
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version I-2013.12-SP5 for RHEL32 -- Jul 20, 2014
               Copyright (c) 1988-2014 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Information: As of the J-2014.09 version of dc_shell, the 32-bit
             version of the product will not be delivered by default.
             If you require a 32-bit version for any reason, please
             contact Synopsys technical support.

Initializing...
Initializing gui preferences from file  /home/de/desa9341/.synopsys_dv_prefs.tcl
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/CORE_SYNTH/libraries/syn/dw_foundation.sldb }
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/CORE_SYNTH/libraries/syn/dw_foundation.sldb 
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25
read_verilog calc.v
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'
Loading db file '/apps/synopsys/CORE_SYNTH/libraries/syn/dw_foundation.sldb'
Loading db file '/apps/synopsys/CORE_SYNTH/libraries/syn/gtech.db'
Loading db file '/apps/synopsys/CORE_SYNTH/libraries/syn/standard.sldb'
  Loading link library 'tc240c'
  Loading link library 'gtech'
Loading verilog file '/home/de/desa9341/calc/calc.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/de/desa9341/calc/calc.v
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  /home/de/desa9341/calc/calc.v:34: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/de/desa9341/calc/calc.v:133: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/de/desa9341/calc/calc.v:166: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/de/desa9341/calc/calc.v:167: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/de/desa9341/calc/calc.v:168: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/de/desa9341/calc/calc.v:185: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/de/desa9341/calc/calc.v:186: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/de/desa9341/calc/calc.v:187: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine calc line 36 in file
		'/home/de/desa9341/calc/calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       f51_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     all_in7_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       f52_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     all_in6_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     all_in5_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     all_in4_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     all_in3_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     all_in2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     all_in1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      res_d_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     all_in_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      seen_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      captA_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      captB_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      captC_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     pushOut_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       res_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f01_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f02_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f03_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f11_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f12_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f13_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f14_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f15_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f16_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f17_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f21_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f22_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f23_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f24_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f25_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f26_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f27_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f30_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f31_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f32_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f33_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f34_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f41_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f42_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       f43_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/de/desa9341/calc/calc.db:calc'
Loaded 1 design.
Current design is 'calc'.
calc
current_design calc
Current design is 'calc'.
{calc}
check_design
1
set_drive 0 clk
1
set_drive 0 rst
1
set_dont_touch_network clk
1
create_clock clk -name clk -period 4.000000
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
{A[31] A[30] A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[31] B[30] B[29] B[28] B[27] B[26] B[25] B[24] B[23] B[22] B[21] B[20] B[19] B[18] B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] C[31] C[30] C[29] C[28] C[27] C[26] C[25] C[24] C[23] C[22] C[21] C[20] C[19] C[18] C[17] C[16] C[15] C[14] C[13] C[12] C[11] C[10] C[9] C[8] C[7] C[6] C[5] C[4] C[3] C[2] C[1] C[0] pushA pushB pushC}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.5 -clock clk $all_inputs_wo_rst_clk
1
set_max_delay 3.5 -to [all_outputs]
1
set_max_delay 3.5 -from $all_inputs_wo_rst_clk
1
set_fix_hold [ get_clocks clk ]
1
compile -map_effort high
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | I-2013.12-DWBB_201312.5 |     *     |
| Licensed DW Building Blocks        | I-2013.12-DWBB_201312.5 |     *     |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'calc'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'calc_DW01_add_0'
  Processing 'calc_DW01_add_1'
  Processing 'calc_DW01_add_2'
  Processing 'calc_DW01_add_3'
  Processing 'calc_DW01_add_4'
  Processing 'calc_DW01_add_5'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
  Mapping 'calc_DW_mult_uns_0'
  Mapping 'calc_DW_mult_uns_1'
  Mapping 'calc_DW_mult_uns_2'
  Mapping 'calc_DW_mult_uns_3'
  Mapping 'calc_DW_mult_uns_4'
  Mapping 'calc_DW_mult_uns_5'
  Mapping 'calc_DW_mult_uns_6'
  Mapping 'calc_DW_mult_uns_7'
  Mapping 'calc_DW_mult_uns_8'
  Mapping 'calc_DW_mult_uns_9'
  Mapping 'calc_DW_mult_uns_10'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   47422.5      1.51     196.4       5.0                                0.00
    0:00:15   47422.5      1.51     196.4       5.0                                0.00
Information: The register 'f12_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'f15_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'f25_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'f34_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'f14_reg[1]' is a constant and will be removed. (OPT-1206)
    0:00:23   47778.0      0.11       4.2       0.0                                0.00
    0:00:23   47778.0      0.11       4.2       0.0                                0.00
    0:00:23   47778.0      0.11       4.2       0.0                                0.00
    0:00:23   47776.5      0.11       4.2       0.0                                0.00
    0:00:23   47776.5      0.11       4.2       0.0                                0.00
    0:00:27   35698.5      1.31     124.3       0.0                                0.00
    0:00:28   36056.0      1.43     121.9       0.0                                0.00
    0:00:29   35967.0      0.99      99.3       0.0                                0.00
    0:00:30   35971.5      0.93      84.6       0.0                                0.00
    0:00:30   35970.5      0.82      74.2       0.0                                0.00
    0:00:30   35986.0      0.74      64.9       0.0                                0.00
    0:00:31   35994.0      0.63      60.5       0.0                                0.00
    0:00:31   36021.0      0.59      56.3       0.0                                0.00
    0:00:31   36025.0      0.55      53.2       0.0                                0.00
    0:00:32   36045.5      0.51      51.6       0.0                                0.00
    0:00:32   36064.0      0.49      49.2       0.0                                0.00
    0:00:32   36108.5      0.47      49.1       0.0                                0.00
    0:00:32   36140.0      0.47      48.0       0.0                                0.00
    0:00:33   36157.0      0.47      44.7       0.0                                0.00
    0:00:33   36177.5      0.46      40.9       0.0                                0.00
    0:00:33   36184.5      0.45      40.7       0.0                                0.00
    0:00:33   36219.0      0.45      40.1       0.0                                0.00
    0:00:33   36233.0      0.42      39.0       0.0                                0.00
    0:00:34   36259.5      0.42      38.0       0.0                                0.00
    0:00:34   36259.5      0.42      38.0       0.0                                0.00
    0:00:34   36259.5      0.42      38.0       0.0                                0.00
    0:00:34   36259.5      0.42      38.0       0.0                                0.00
    0:00:34   36259.5      0.42      38.0       0.0                                0.00
    0:00:34   36259.5      0.42      38.0       0.0                                0.00
    0:00:34   36358.0      0.36      30.7       0.0 f23_reg[31]/D                  0.00
    0:00:34   36458.0      0.31      26.6       0.0 f16_reg[30]/D                  0.00
    0:00:34   36514.0      0.28      22.5       0.0 f16_reg[31]/D                  0.00
    0:00:35   36568.5      0.26      20.6       0.0 f31_reg[26]/D                  0.00
    0:00:35   36645.5      0.24      16.1       0.0 f41_reg[26]/D                  0.00
    0:00:35   36717.5      0.22      15.3       0.0 f16_reg[30]/D                  0.00
    0:00:35   36854.0      0.20      13.2       0.0 f17_reg[30]/D                  0.00
    0:00:36   37060.5      0.17      11.2       0.0 f22_reg[31]/D                  0.00
    0:00:36   37105.5      0.15      10.1       0.0 f31_reg[30]/D                  0.00
    0:00:36   37170.0      0.14       9.3       0.0 f23_reg[26]/D                  0.00
    0:00:36   37213.5      0.13       8.8       0.0 f24_reg[27]/D                  0.00
    0:00:37   37276.0      0.12       7.5       0.0 f41_reg[31]/D                  0.00
    0:00:37   37309.5      0.12       6.7       0.0 f23_reg[28]/D                  0.00
    0:00:37   37352.0      0.11       5.9       0.0 f26_reg[31]/D                  0.00
    0:00:37   37396.5      0.10       4.9       0.0                                0.00
    0:00:37   37424.5      0.09       4.1       0.0                                0.00
    0:00:38   37429.5      0.08       3.5       0.0                                0.00
    0:00:38   37450.5      0.07       3.2       0.0                                0.00
    0:00:38   37460.0      0.07       2.8       0.0                                0.00
    0:00:38   37473.5      0.06       2.3       0.0                                0.00
    0:00:38   37492.5      0.06       2.3       0.0                                0.00
    0:00:38   37498.5      0.05       2.0       0.0                                0.00
    0:00:39   37523.0      0.05       1.7       0.0                                0.00
    0:00:39   37533.5      0.04       1.7       0.0                                0.00
    0:00:39   37544.5      0.04       1.6       0.0                                0.00
    0:00:39   37586.0      0.04       1.4       0.0                                0.00
    0:00:39   37611.5      0.03       1.0       0.0                                0.00
    0:00:39   37624.5      0.03       1.0       0.0                                0.00
    0:00:39   37621.0      0.03       0.9       0.0                                0.00
    0:00:40   37627.5      0.02       0.7       0.0                                0.00
    0:00:40   37633.0      0.02       0.6       0.0                                0.00
    0:00:40   37648.0      0.02       0.5       0.0                                0.00
    0:00:40   37662.5      0.01       0.3       0.0                                0.00
    0:00:40   37675.5      0.01       0.2       0.0                                0.00
    0:00:40   37691.0      0.01       0.1       0.0                                0.00
    0:00:40   37696.0      0.00       0.0       0.0                                0.00
    0:00:40   37691.0      0.00       0.0       0.0                                0.00
    0:00:41   37691.5      0.00       0.0       0.0                                0.00



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:41   37691.5      0.00       0.0       0.0                                0.00
    0:00:41   37696.5      0.00       0.0       0.0                                0.00
    0:00:41   37696.5      0.00       0.0       0.0                                0.00


  Beginning Design Rule Fixing  (min_path)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:41   37696.5      0.00       0.0       0.0                              -68.64
    0:00:41   37762.5      0.00       0.0       0.0 f02_reg[3]/D                 -63.78
    0:00:42   37830.5      0.00       0.0       0.0 f13_reg[12]/D                -58.75
    0:00:43   37898.5      0.00       0.0       0.0 f11_reg[5]/D                 -53.75
    0:00:43   37965.5      0.00       0.0       0.0 f13_reg[5]/D                 -48.97
    0:00:43   38025.5      0.00       0.0       0.0 f34_reg[29]/D                -44.33
    0:00:44   38084.5      0.00       0.0       0.0 f42_reg[27]/D                -39.98
    0:00:44   38138.5      0.00       0.0       0.0 f51_reg[1]/D                 -36.05
    0:00:44   38202.0      0.00       0.0       0.0 f34_reg[3]/D                 -31.09
    0:00:44   38256.0      0.00       0.0       0.0 f42_reg[10]/D                -27.09
    0:00:44   38314.0      0.00       0.0       0.0 f52_reg[14]/D                -22.96
    0:00:45   38372.5      0.00       0.0       0.0 f02_reg[28]/D                -18.57
    0:00:45   38436.0      0.00       0.0       0.0 f25_reg[27]/D                -13.98
    0:00:45   38494.0      0.00       0.0       0.0 f25_reg[8]/D                  -9.78
    0:00:45   38551.0      0.00       0.0       0.0 res_reg[9]/D                  -5.79
    0:00:45   38610.0      0.00       0.0       0.0 res_reg[29]/D                 -1.49
    0:00:45   38628.5      0.00       0.0       0.0                               -0.19


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:45   38628.5      0.00       0.0       0.0                               -0.19
    0:00:45   38628.5      0.00       0.0       0.0                               -0.19
    0:00:47   38405.0      0.04       0.4       0.0                               -0.19
    0:00:47   38343.5      0.04       0.5       0.0                               -0.19
    0:00:47   38308.0      0.04       0.5       0.0                               -0.19
    0:00:47   38287.0      0.04       0.5       0.0                               -0.19
    0:00:47   38274.0      0.04       0.5       0.0                               -0.19
    0:00:47   38274.0      0.04       0.5       0.0                               -0.19
    0:00:47   38263.0      0.00       0.0       0.0                               -0.27
    0:00:48   38264.5      0.00       0.0       0.0                               -0.27
    0:00:48   37651.5      0.53      12.4       0.0                               -0.29
    0:00:48   37596.0      0.50      12.4       0.0                               -0.29
    0:00:48   37586.5      0.50      12.4       0.0                               -0.29
    0:00:48   37586.5      0.50      12.4       0.0                               -0.29
    0:00:48   37586.5      0.50      12.4       0.0                               -0.29
    0:00:48   37586.5      0.50      12.4       0.0                               -0.29
    0:00:48   37586.5      0.50      12.4       0.0                               -0.29
    0:00:48   37586.5      0.50      12.4       0.0                               -0.29
    0:00:49   37697.0      0.08       3.5       0.0 f31_reg[31]/D                 -0.29
    0:00:49   37770.5      0.05       1.5       0.0 f16_reg[26]/D                 -0.39
    0:00:49   37796.5      0.03       0.7       0.0 f17_reg[26]/D                 -0.42
    0:00:49   37806.5      0.02       0.4       0.0 f17_reg[31]/D                 -0.42
    0:00:50   37826.0      0.01       0.2       0.0                               -0.42
    0:00:50   37829.5      0.01       0.1       0.0                               -0.42
    0:00:50   37834.5      0.01       0.1       0.0                               -0.42
    0:00:50   37843.5      0.00       0.0       0.0                               -0.42
    0:00:51   37741.0      0.00       0.0       0.0                               -0.15
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'

  Optimization Complete
  ---------------------
Warning: Design 'calc' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 1031 load(s), 1 driver(s)
1
create_clock clk -name clk -period 5.000000
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
update_timing
Information: Updating design information... (UID-85)
Warning: Design 'calc' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
1
report -cell
report_cell
 
****************************************
Report : cell
Design : calc
Version: I-2013.12-SP5
Date   : Wed Sep 17 23:57:14 2014
****************************************

Attributes:
   BO - reference allows boundary optimization
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U119                      CNIVX1          tc240c          1.000000  
U120                      CNIVX3          tc240c          2.000000  
U121                      CNIVXL          tc240c          1.000000  
U122                      CNIVXL          tc240c          1.000000  
U123                      CIVX1           tc240c          1.000000  
U124                      CNIVX1          tc240c          1.000000  
U125                      CIVDX1          tc240c          2.000000  
U126                      CNIVX1          tc240c          1.000000  
U127                      CIVX2           tc240c          1.000000  
U128                      CDLY1XL         tc240c          3.500000  
U129                      CNIVX2          tc240c          1.500000  
U130                      CNIVX1          tc240c          1.000000  
U131                      CNIVX2          tc240c          1.500000  
U132                      CNIVXL          tc240c          1.000000  
U133                      CNIVX1          tc240c          1.000000  
U134                      CNIVXL          tc240c          1.000000  
U135                      CNIVX1          tc240c          1.000000  
U136                      CNIVX1          tc240c          1.000000  
U137                      CNIVX4          tc240c          2.500000  
U138                      CNIVXL          tc240c          1.000000  
U139                      CNIVX1          tc240c          1.000000  
U140                      CNIVX1          tc240c          1.000000  
U141                      CNIVX1          tc240c          1.000000  
U142                      CNIVX3          tc240c          2.000000  
U143                      CNIVX1          tc240c          1.000000  
U144                      CNIVX3          tc240c          2.000000  
U145                      CNIVX1          tc240c          1.000000  
U146                      CNIVX1          tc240c          1.000000  
U147                      CNIVX1          tc240c          1.000000  
U148                      CDLY1XL         tc240c          3.500000  
U149                      CIVDX1          tc240c          2.000000  
U150                      CNIVX1          tc240c          1.000000  
U151                      CIVDX1          tc240c          2.000000  
U152                      CNIVX1          tc240c          1.000000  
U153                      CIVDX1          tc240c          2.000000  
U154                      CNIVX1          tc240c          1.000000  
U155                      CIVDX1          tc240c          2.000000  
U156                      CNIVX1          tc240c          1.000000  
U157                      CIVDX1          tc240c          2.000000  
U158                      CNIVX1          tc240c          1.000000  
U159                      CIVDX1          tc240c          2.000000  
U160                      CNIVX1          tc240c          1.000000  
U161                      CIVDX1          tc240c          2.000000  
U162                      CNIVX1          tc240c          1.000000  
U163                      CIVDX1          tc240c          2.000000  
U164                      CNIVX1          tc240c          1.000000  
U165                      CIVDX1          tc240c          2.000000  
U166                      CNIVX1          tc240c          1.000000  
U167                      CIVDX1          tc240c          2.000000  
U168                      CNIVX1          tc240c          1.000000  
U169                      CIVDX1          tc240c          2.000000  
U170                      CNIVX1          tc240c          1.000000  
U171                      CIVDX1          tc240c          2.000000  
U172                      CNIVX1          tc240c          1.000000  
U173                      CIVDX1          tc240c          2.000000  
U174                      CNIVX1          tc240c          1.000000  
U175                      CIVDX1          tc240c          2.000000  
U176                      CNIVX1          tc240c          1.000000  
U177                      CIVDX1          tc240c          2.000000  
U178                      CNIVX1          tc240c          1.000000  
U179                      CIVDX1          tc240c          2.000000  
U180                      CNIVX1          tc240c          1.000000  
U181                      CIVDX1          tc240c          2.000000  
U182                      CNIVX1          tc240c          1.000000  
U183                      CIVDX1          tc240c          2.000000  
U184                      CNIVX1          tc240c          1.000000  
U185                      CIVDX1          tc240c          2.000000  
U186                      CNIVX1          tc240c          1.000000  
U187                      CIVDX1          tc240c          2.000000  
U188                      CNIVX1          tc240c          1.000000  
U189                      CIVDX1          tc240c          2.000000  
U190                      CNIVX1          tc240c          1.000000  
U191                      CIVDX1          tc240c          2.000000  
U192                      CNIVX1          tc240c          1.000000  
U193                      CIVDX1          tc240c          2.000000  
U194                      CNIVX1          tc240c          1.000000  
U195                      CIVDX1          tc240c          2.000000  
U196                      CNIVX1          tc240c          1.000000  
U197                      CIVDX1          tc240c          2.000000  
U198                      CNIVX1          tc240c          1.000000  
U199                      CIVDX1          tc240c          2.000000  
U200                      CNIVX1          tc240c          1.000000  
U201                      CIVDX1          tc240c          2.000000  
U202                      CNIVX1          tc240c          1.000000  
U203                      CIVDX1          tc240c          2.000000  
U204                      CNIVX1          tc240c          1.000000  
U205                      CIVDX1          tc240c          2.000000  
U206                      CNIVX1          tc240c          1.000000  
U207                      CIVDX1          tc240c          2.000000  
U208                      CNIVX1          tc240c          1.000000  
U209                      CIVDX1          tc240c          2.000000  
U210                      CNIVX1          tc240c          1.000000  
U211                      CIVDX1          tc240c          2.000000  
U212                      CNIVX1          tc240c          1.000000  
U213                      CIVDX1          tc240c          2.000000  
U214                      CNIVX1          tc240c          1.000000  
U215                      CIVDX1          tc240c          2.000000  
U216                      CNIVX1          tc240c          1.000000  
U217                      CIVDX1          tc240c          2.000000  
U218                      CNIVX1          tc240c          1.000000  
U219                      CIVDX1          tc240c          2.000000  
U220                      CNIVX1          tc240c          1.000000  
U221                      CIVDX1          tc240c          2.000000  
U222                      CNIVX1          tc240c          1.000000  
U223                      CIVDX1          tc240c          2.000000  
U224                      CNIVX1          tc240c          1.000000  
U225                      CIVDX1          tc240c          2.000000  
U226                      CNIVX1          tc240c          1.000000  
U227                      CIVDX1          tc240c          2.000000  
U228                      CNIVX1          tc240c          1.000000  
U229                      CIVDX1          tc240c          2.000000  
U230                      CNIVX1          tc240c          1.000000  
U231                      CIVDX1          tc240c          2.000000  
U232                      CNIVX1          tc240c          1.000000  
U233                      CIVDX1          tc240c          2.000000  
U234                      CNIVX1          tc240c          1.000000  
U235                      CIVDX1          tc240c          2.000000  
U236                      CNIVX1          tc240c          1.000000  
U237                      CIVDX1          tc240c          2.000000  
U238                      CNIVX1          tc240c          1.000000  
U239                      CIVDX1          tc240c          2.000000  
U240                      CNIVX1          tc240c          1.000000  
U241                      CIVDX1          tc240c          2.000000  
U242                      CNIVX1          tc240c          1.000000  
U243                      CIVDX1          tc240c          2.000000  
U244                      CNIVX1          tc240c          1.000000  
U245                      CIVDX1          tc240c          2.000000  
U246                      CNIVX1          tc240c          1.000000  
U247                      CIVDX1          tc240c          2.000000  
U248                      CNIVX1          tc240c          1.000000  
U249                      CIVDX1          tc240c          2.000000  
U250                      CNIVX1          tc240c          1.000000  
U251                      CIVDX1          tc240c          2.000000  
U252                      CNIVX1          tc240c          1.000000  
U253                      CIVDX1          tc240c          2.000000  
U254                      CNIVX1          tc240c          1.000000  
U255                      CIVDX1          tc240c          2.000000  
U256                      CNIVX1          tc240c          1.000000  
U257                      CIVDX1          tc240c          2.000000  
U258                      CNIVX1          tc240c          1.000000  
U259                      CIVDX1          tc240c          2.000000  
U260                      CNIVX1          tc240c          1.000000  
U261                      CIVDX1          tc240c          2.000000  
U262                      CNIVX1          tc240c          1.000000  
U263                      CIVDX1          tc240c          2.000000  
U264                      CNIVX1          tc240c          1.000000  
U265                      CIVDX1          tc240c          2.000000  
U266                      CNIVX1          tc240c          1.000000  
U267                      CIVDX1          tc240c          2.000000  
U268                      CNIVX1          tc240c          1.000000  
U269                      CIVDX1          tc240c          2.000000  
U270                      CNIVX1          tc240c          1.000000  
U271                      CIVDX1          tc240c          2.000000  
U272                      CNIVX1          tc240c          1.000000  
U273                      CIVDX1          tc240c          2.000000  
U274                      CNIVX1          tc240c          1.000000  
U275                      CIVDX1          tc240c          2.000000  
U276                      CNIVX1          tc240c          1.000000  
U277                      CNIVX3          tc240c          2.000000  
U278                      CNIVX1          tc240c          1.000000  
U279                      CIVDX1          tc240c          2.000000  
U280                      CNIVX1          tc240c          1.000000  
U281                      CIVDX1          tc240c          2.000000  
U282                      CNIVX1          tc240c          1.000000  
U283                      CIVDX1          tc240c          2.000000  
U284                      CNIVX1          tc240c          1.000000  
U285                      CIVDX1          tc240c          2.000000  
U286                      CNIVX1          tc240c          1.000000  
U287                      CIVDX1          tc240c          2.000000  
U288                      CNIVX1          tc240c          1.000000  
U289                      CIVDX1          tc240c          2.000000  
U290                      CNIVX1          tc240c          1.000000  
U291                      CIVDX1          tc240c          2.000000  
U292                      CNIVX1          tc240c          1.000000  
U293                      CNIVX1          tc240c          1.000000  
U294                      CNIVX1          tc240c          1.000000  
U295                      CIVDX1          tc240c          2.000000  
U296                      CNIVX1          tc240c          1.000000  
U297                      CNIVXL          tc240c          1.000000  
U298                      CNIVX1          tc240c          1.000000  
U299                      CNIVX1          tc240c          1.000000  
U300                      CNIVX1          tc240c          1.000000  
U301                      CNIVX1          tc240c          1.000000  
U302                      CNIVX1          tc240c          1.000000  
U303                      CNIVX1          tc240c          1.000000  
U304                      CNIVX1          tc240c          1.000000  
U305                      CIVX4           tc240c          2.000000  
U306                      CIVXL           tc240c          1.000000  
U307                      CNIVX1          tc240c          1.000000  
U308                      CNIVX1          tc240c          1.000000  
U309                      CNIVX1          tc240c          1.000000  
U310                      CNIVXL          tc240c          1.000000  
U311                      CNIVX1          tc240c          1.000000  
U312                      CNIVX2          tc240c          1.500000  
U313                      CNIVX1          tc240c          1.000000  
U314                      CNIVX1          tc240c          1.000000  
U315                      CNIVX1          tc240c          1.000000  
U316                      CNIVXL          tc240c          1.000000  
U317                      CNIVX1          tc240c          1.000000  
U318                      CNIVXL          tc240c          1.000000  
U319                      CNIVX1          tc240c          1.000000  
U320                      CNIVXL          tc240c          1.000000  
U321                      CNIVX1          tc240c          1.000000  
U322                      CNIVXL          tc240c          1.000000  
U323                      CNIVX1          tc240c          1.000000  
U324                      CIVX3           tc240c          1.500000  
U325                      CNIVX1          tc240c          1.000000  
U326                      CIVXL           tc240c          1.000000  
U327                      CNIVX1          tc240c          1.000000  
U328                      CNIVX1          tc240c          1.000000  
U329                      CNIVX1          tc240c          1.000000  
U330                      CNIVX2          tc240c          1.500000  
U331                      CNIVX2          tc240c          1.500000  
U332                      CNIVXL          tc240c          1.000000  
U333                      CNIVX1          tc240c          1.000000  
U334                      CNIVX1          tc240c          1.000000  
U335                      CNIVX1          tc240c          1.000000  
U336                      CNIVX1          tc240c          1.000000  
U337                      CNIVX1          tc240c          1.000000  
U338                      CNIVX1          tc240c          1.000000  
U339                      CNIVX1          tc240c          1.000000  
U340                      CNIVXL          tc240c          1.000000  
U341                      CNIVXL          tc240c          1.000000  
U342                      CIVX4           tc240c          2.000000  
U343                      CIVXL           tc240c          1.000000  
U344                      CNIVX1          tc240c          1.000000  
U345                      CNIVX1          tc240c          1.000000  
U346                      CNIVX1          tc240c          1.000000  
U347                      CNIVX1          tc240c          1.000000  
U348                      CIVDX1          tc240c          2.000000  
U349                      CNIVX1          tc240c          1.000000  
U350                      CIVDX1          tc240c          2.000000  
U351                      CNIVX1          tc240c          1.000000  
U352                      CIVDX1          tc240c          2.000000  
U353                      CNIVX1          tc240c          1.000000  
U354                      CIVDX1          tc240c          2.000000  
U355                      CNIVX1          tc240c          1.000000  
U356                      CIVDX1          tc240c          2.000000  
U357                      CNIVX1          tc240c          1.000000  
U358                      CIVDX1          tc240c          2.000000  
U359                      CNIVX1          tc240c          1.000000  
U360                      CIVDX1          tc240c          2.000000  
U361                      CNIVX1          tc240c          1.000000  
U362                      CIVDX1          tc240c          2.000000  
U363                      CNIVX1          tc240c          1.000000  
U364                      CIVDX1          tc240c          2.000000  
U365                      CNIVX1          tc240c          1.000000  
U366                      CIVDX1          tc240c          2.000000  
U367                      CNIVX1          tc240c          1.000000  
U368                      CIVDX1          tc240c          2.000000  
U369                      CNIVX1          tc240c          1.000000  
U370                      CIVDX1          tc240c          2.000000  
U371                      CNIVX1          tc240c          1.000000  
U372                      CIVDX1          tc240c          2.000000  
U373                      CNIVX1          tc240c          1.000000  
U374                      CIVDX1          tc240c          2.000000  
U375                      CNIVX1          tc240c          1.000000  
U376                      CIVDX1          tc240c          2.000000  
U377                      CNIVX1          tc240c          1.000000  
U378                      CIVDX1          tc240c          2.000000  
U379                      CNIVX1          tc240c          1.000000  
U380                      CIVDX1          tc240c          2.000000  
U381                      CNIVX1          tc240c          1.000000  
U382                      CIVDX1          tc240c          2.000000  
U383                      CNIVX1          tc240c          1.000000  
U384                      CIVDX1          tc240c          2.000000  
U385                      CNIVX1          tc240c          1.000000  
U386                      CIVDX1          tc240c          2.000000  
U387                      CNIVX1          tc240c          1.000000  
U388                      CIVDX1          tc240c          2.000000  
U389                      CNIVX1          tc240c          1.000000  
U390                      CIVDX1          tc240c          2.000000  
U391                      CNIVX1          tc240c          1.000000  
U392                      CIVDX1          tc240c          2.000000  
U393                      CNIVX1          tc240c          1.000000  
U394                      CIVDX1          tc240c          2.000000  
U395                      CNIVX1          tc240c          1.000000  
U396                      CIVDX1          tc240c          2.000000  
U397                      CNIVX1          tc240c          1.000000  
U398                      CIVDX1          tc240c          2.000000  
U399                      CNIVX1          tc240c          1.000000  
U400                      CIVDX1          tc240c          2.000000  
U401                      CNIVX1          tc240c          1.000000  
U402                      CIVDX1          tc240c          2.000000  
U403                      CNIVX1          tc240c          1.000000  
U404                      CIVDX1          tc240c          2.000000  
U405                      CNIVX1          tc240c          1.000000  
U406                      CIVDX1          tc240c          2.000000  
U407                      CNIVX1          tc240c          1.000000  
U408                      CIVDX1          tc240c          2.000000  
U409                      CNIVX1          tc240c          1.000000  
U410                      CIVDX1          tc240c          2.000000  
U411                      CNIVX1          tc240c          1.000000  
U412                      CIVDX1          tc240c          2.000000  
U413                      CNIVX1          tc240c          1.000000  
U414                      CIVDX1          tc240c          2.000000  
U415                      CNIVX1          tc240c          1.000000  
U416                      CIVDX1          tc240c          2.000000  
U417                      CNIVX1          tc240c          1.000000  
U418                      CIVDX1          tc240c          2.000000  
U419                      CNIVX1          tc240c          1.000000  
U420                      CIVDX1          tc240c          2.000000  
U421                      CNIVX1          tc240c          1.000000  
U422                      CIVDX1          tc240c          2.000000  
U423                      CNIVX1          tc240c          1.000000  
U424                      CIVDX1          tc240c          2.000000  
U425                      CNIVX1          tc240c          1.000000  
U426                      CIVDX1          tc240c          2.000000  
U427                      CNIVX1          tc240c          1.000000  
U428                      CIVDX1          tc240c          2.000000  
U429                      CNIVX1          tc240c          1.000000  
U430                      CIVDX1          tc240c          2.000000  
U431                      CNIVX1          tc240c          1.000000  
U432                      CIVDX1          tc240c          2.000000  
U433                      CNIVX1          tc240c          1.000000  
U434                      CIVDX1          tc240c          2.000000  
U435                      CNIVX1          tc240c          1.000000  
U436                      CIVDX1          tc240c          2.000000  
U437                      CNIVX1          tc240c          1.000000  
U438                      CIVDX1          tc240c          2.000000  
U439                      CNIVX1          tc240c          1.000000  
U440                      CIVDX1          tc240c          2.000000  
U441                      CNIVX1          tc240c          1.000000  
U442                      CIVDX1          tc240c          2.000000  
U443                      CNIVX1          tc240c          1.000000  
U444                      CIVDX1          tc240c          2.000000  
U445                      CNIVX1          tc240c          1.000000  
U446                      CIVDX1          tc240c          2.000000  
U447                      CNIVX1          tc240c          1.000000  
U448                      CIVDX1          tc240c          2.000000  
U449                      CNIVX1          tc240c          1.000000  
U450                      CIVDX1          tc240c          2.000000  
U451                      CNIVX1          tc240c          1.000000  
U452                      CIVDX1          tc240c          2.000000  
U453                      CNIVX1          tc240c          1.000000  
U454                      CIVDX1          tc240c          2.000000  
U455                      CNIVX1          tc240c          1.000000  
U456                      CIVDX1          tc240c          2.000000  
U457                      CNIVX1          tc240c          1.000000  
U458                      CIVDX1          tc240c          2.000000  
U459                      CNIVX1          tc240c          1.000000  
U460                      CIVDX1          tc240c          2.000000  
U461                      CNIVX1          tc240c          1.000000  
U462                      CIVDX1          tc240c          2.000000  
U463                      CNIVX1          tc240c          1.000000  
U464                      CNIVXL          tc240c          1.000000  
U465                      CNIVX1          tc240c          1.000000  
U466                      CNIVX3          tc240c          2.000000  
U467                      CNIVX1          tc240c          1.000000  
U468                      CNIVX1          tc240c          1.000000  
U469                      CNIVX1          tc240c          1.000000  
U470                      CNIVX1          tc240c          1.000000  
U471                      CNIVX1          tc240c          1.000000  
U472                      CNIVX1          tc240c          1.000000  
U473                      CNIVX1          tc240c          1.000000  
U474                      CNIVX1          tc240c          1.000000  
U475                      CNIVX1          tc240c          1.000000  
U476                      CNIVX1          tc240c          1.000000  
U477                      CNIVX1          tc240c          1.000000  
U478                      CNIVX1          tc240c          1.000000  
U479                      CNIVX1          tc240c          1.000000  
U480                      CNIVX1          tc240c          1.000000  
U481                      CNIVX1          tc240c          1.000000  
U482                      CNIVX1          tc240c          1.000000  
U483                      CIVX3           tc240c          1.500000  
U484                      CIVXL           tc240c          1.000000  
U485                      CNIVX1          tc240c          1.000000  
U486                      CNIVX1          tc240c          1.000000  
U487                      CNIVX1          tc240c          1.000000  
U488                      CNIVX1          tc240c          1.000000  
U489                      CNIVX1          tc240c          1.000000  
U490                      CNIVX1          tc240c          1.000000  
U491                      CNIVX1          tc240c          1.000000  
U492                      CNIVX1          tc240c          1.000000  
U493                      CNIVXL          tc240c          1.000000  
U494                      CNIVX1          tc240c          1.000000  
U495                      CNIVXL          tc240c          1.000000  
U496                      CNIVX1          tc240c          1.000000  
U497                      CIVDX1          tc240c          2.000000  
U498                      CNIVX1          tc240c          1.000000  
U499                      CIVDX1          tc240c          2.000000  
U500                      CNIVX1          tc240c          1.000000  
U501                      CIVDX1          tc240c          2.000000  
U502                      CNIVX1          tc240c          1.000000  
U503                      CIVDX1          tc240c          2.000000  
U504                      CNIVX1          tc240c          1.000000  
U505                      CIVDX1          tc240c          2.000000  
U506                      CNIVX1          tc240c          1.000000  
U507                      CIVDX1          tc240c          2.000000  
U508                      CNIVX1          tc240c          1.000000  
U509                      CIVDX1          tc240c          2.000000  
U510                      CNIVX1          tc240c          1.000000  
U511                      CIVDX1          tc240c          2.000000  
U512                      CNIVX1          tc240c          1.000000  
U513                      CIVDX1          tc240c          2.000000  
U514                      CNIVX1          tc240c          1.000000  
U515                      CIVDX1          tc240c          2.000000  
U516                      CNIVX1          tc240c          1.000000  
U517                      CIVDX1          tc240c          2.000000  
U518                      CNIVX1          tc240c          1.000000  
U519                      CIVDX1          tc240c          2.000000  
U520                      CNIVX1          tc240c          1.000000  
U521                      CIVDX1          tc240c          2.000000  
U522                      CNIVX1          tc240c          1.000000  
U523                      CIVDX1          tc240c          2.000000  
U524                      CNIVX1          tc240c          1.000000  
U525                      CIVDX1          tc240c          2.000000  
U526                      CNIVX1          tc240c          1.000000  
U527                      CIVDX1          tc240c          2.000000  
U528                      CNIVX1          tc240c          1.000000  
U529                      CIVDX1          tc240c          2.000000  
U530                      CNIVX1          tc240c          1.000000  
U531                      CIVDX1          tc240c          2.000000  
U532                      CNIVX1          tc240c          1.000000  
U533                      CIVDX1          tc240c          2.000000  
U534                      CNIVX1          tc240c          1.000000  
U535                      CIVDX1          tc240c          2.000000  
U536                      CNIVX1          tc240c          1.000000  
U537                      CIVDX1          tc240c          2.000000  
U538                      CNIVX1          tc240c          1.000000  
U539                      CIVDX1          tc240c          2.000000  
U540                      CNIVX1          tc240c          1.000000  
U541                      CIVDX1          tc240c          2.000000  
U542                      CNIVX1          tc240c          1.000000  
U543                      CIVDX1          tc240c          2.000000  
U544                      CNIVX1          tc240c          1.000000  
U545                      CIVDX1          tc240c          2.000000  
U546                      CNIVX1          tc240c          1.000000  
U547                      CNIVXL          tc240c          1.000000  
U548                      CNIVX1          tc240c          1.000000  
U549                      CNIVX1          tc240c          1.000000  
U550                      CNIVX1          tc240c          1.000000  
U551                      CIVDX1          tc240c          2.000000  
U552                      CNIVX1          tc240c          1.000000  
U553                      CIVDX1          tc240c          2.000000  
U554                      CNIVX1          tc240c          1.000000  
U555                      CIVDX1          tc240c          2.000000  
U556                      CNIVX1          tc240c          1.000000  
U557                      CIVDX1          tc240c          2.000000  
U558                      CNIVX1          tc240c          1.000000  
U559                      CIVDX1          tc240c          2.000000  
U560                      CNIVX1          tc240c          1.000000  
U561                      CIVDX1          tc240c          2.000000  
U562                      CNIVX1          tc240c          1.000000  
U563                      CIVDX1          tc240c          2.000000  
U564                      CNIVX1          tc240c          1.000000  
U565                      CIVDX1          tc240c          2.000000  
U566                      CNIVX1          tc240c          1.000000  
U567                      CIVDX1          tc240c          2.000000  
U568                      CNIVX1          tc240c          1.000000  
U569                      CIVDX1          tc240c          2.000000  
U570                      CNIVX1          tc240c          1.000000  
U571                      CIVDX1          tc240c          2.000000  
U572                      CNIVX1          tc240c          1.000000  
U573                      CIVDX1          tc240c          2.000000  
U574                      CNIVX1          tc240c          1.000000  
U575                      CNIVX1          tc240c          1.000000  
U576                      CNIVX1          tc240c          1.000000  
U577                      CNIVX1          tc240c          1.000000  
U578                      CNIVX1          tc240c          1.000000  
U579                      CNIVX1          tc240c          1.000000  
U580                      CNIVX1          tc240c          1.000000  
U581                      CNIVX1          tc240c          1.000000  
U582                      CIVDX1          tc240c          2.000000  
U583                      CNIVX3          tc240c          2.000000  
U584                      CIVDX1          tc240c          2.000000  
U585                      CIVDX1          tc240c          2.000000  
U586                      CNIVX1          tc240c          1.000000  
U587                      CNIVX1          tc240c          1.000000  
U588                      CNIVX1          tc240c          1.000000  
U589                      CNIVX1          tc240c          1.000000  
U590                      CIVDX1          tc240c          2.000000  
U591                      CNIVX1          tc240c          1.000000  
U592                      CNIVX1          tc240c          1.000000  
U593                      CNIVX1          tc240c          1.000000  
U594                      CNIVX1          tc240c          1.000000  
U595                      CNIVX1          tc240c          1.000000  
U596                      CNIVX1          tc240c          1.000000  
U597                      CNIVX1          tc240c          1.000000  
U598                      CNIVX1          tc240c          1.000000  
U599                      CNIVXL          tc240c          1.000000  
U600                      CNIVX1          tc240c          1.000000  
U601                      CNIVX1          tc240c          1.000000  
U602                      CNIVX1          tc240c          1.000000  
U603                      CNIVX1          tc240c          1.000000  
U604                      CNIVX1          tc240c          1.000000  
U605                      CNIVX1          tc240c          1.000000  
U606                      CNIVX1          tc240c          1.000000  
U607                      CNIVX1          tc240c          1.000000  
U608                      CNIVX1          tc240c          1.000000  
U609                      CNIVX1          tc240c          1.000000  
U610                      CNIVX1          tc240c          1.000000  
U611                      CNIVX1          tc240c          1.000000  
U612                      CNIVX1          tc240c          1.000000  
U613                      CNIVX1          tc240c          1.000000  
U614                      CNIVX1          tc240c          1.000000  
U615                      CNIVX1          tc240c          1.000000  
U616                      CNIVX1          tc240c          1.000000  
U617                      CNIVX3          tc240c          2.000000  
U618                      CIVDX1          tc240c          2.000000  
U619                      CNIVX1          tc240c          1.000000  
U620                      CNIVX1          tc240c          1.000000  
U621                      CNIVX1          tc240c          1.000000  
U622                      CIVDX1          tc240c          2.000000  
U623                      CNIVX1          tc240c          1.000000  
U624                      CNIVX1          tc240c          1.000000  
U625                      CNIVX1          tc240c          1.000000  
U626                      CNIVX1          tc240c          1.000000  
U627                      CNIVX1          tc240c          1.000000  
U628                      CIVDX1          tc240c          2.000000  
U629                      CNIVX1          tc240c          1.000000  
U630                      CNIVX1          tc240c          1.000000  
U631                      CNIVX1          tc240c          1.000000  
U632                      CNIVX1          tc240c          1.000000  
U633                      CNIVX1          tc240c          1.000000  
U634                      CIVDX1          tc240c          2.000000  
U635                      CIVDX1          tc240c          2.000000  
U636                      CNIVX3          tc240c          2.000000  
U637                      CIVDX1          tc240c          2.000000  
U638                      CIVDX1          tc240c          2.000000  
U639                      CNIVX1          tc240c          1.000000  
U640                      CNIVX1          tc240c          1.000000  
U641                      CNIVX1          tc240c          1.000000  
U642                      CNIVX1          tc240c          1.000000  
U643                      CNIVXL          tc240c          1.000000  
U644                      CIVDX1          tc240c          2.000000  
U645                      CIVDX1          tc240c          2.000000  
U646                      CIVDX1          tc240c          2.000000  
U647                      CIVDX1          tc240c          2.000000  
U648                      CIVDX1          tc240c          2.000000  
U649                      CNIVX1          tc240c          1.000000  
U650                      CIVDX1          tc240c          2.000000  
U651                      CNIVX1          tc240c          1.000000  
U652                      CNIVX1          tc240c          1.000000  
U653                      CNIVX1          tc240c          1.000000  
U654                      CIVXL           tc240c          1.000000  
U655                      CNIVX1          tc240c          1.000000  
U656                      CNIVX1          tc240c          1.000000  
U657                      CIVDX1          tc240c          2.000000  
U658                      CNIVX1          tc240c          1.000000  
U659                      CNIVX1          tc240c          1.000000  
U660                      CNIVX1          tc240c          1.000000  
U661                      CNIVX1          tc240c          1.000000  
U662                      CNIVX1          tc240c          1.000000  
U663                      CNIVX1          tc240c          1.000000  
U664                      CIVDX1          tc240c          2.000000  
U665                      CNIVX3          tc240c          2.000000  
U666                      CNIVX1          tc240c          1.000000  
U667                      CNIVX1          tc240c          1.000000  
U668                      CNIVX1          tc240c          1.000000  
U669                      CNIVX1          tc240c          1.000000  
U670                      CNIVX1          tc240c          1.000000  
U671                      CDLY1XL         tc240c          3.500000  
U672                      CNIVX1          tc240c          1.000000  
U673                      CNIVX1          tc240c          1.000000  
U674                      CNIVX3          tc240c          2.000000  
U675                      CNIVX1          tc240c          1.000000  
U676                      CNIVX1          tc240c          1.000000  
U677                      CIVDX1          tc240c          2.000000  
U678                      CNIVX1          tc240c          1.000000  
U679                      CNIVX1          tc240c          1.000000  
U680                      CNIVXL          tc240c          1.000000  
U681                      CNIVX1          tc240c          1.000000  
U682                      CNIVX1          tc240c          1.000000  
U683                      CNIVX1          tc240c          1.000000  
U684                      CIVDX1          tc240c          2.000000  
U685                      CNIVX1          tc240c          1.000000  
U686                      CNIVX1          tc240c          1.000000  
U687                      CNIVX1          tc240c          1.000000  
U688                      CNIVX1          tc240c          1.000000  
U689                      CNIVX1          tc240c          1.000000  
U690                      CNIVX1          tc240c          1.000000  
U691                      CIVDX1          tc240c          2.000000  
U692                      CIVDX1          tc240c          2.000000  
U693                      CNIVX1          tc240c          1.000000  
U694                      CNIVX1          tc240c          1.000000  
U695                      CNIVX1          tc240c          1.000000  
U696                      CNIVX1          tc240c          1.000000  
U697                      CNIVX1          tc240c          1.000000  
U698                      CNIVX1          tc240c          1.000000  
U699                      CNIVX1          tc240c          1.000000  
U700                      CNIVX1          tc240c          1.000000  
U701                      CNIVX1          tc240c          1.000000  
U702                      CNIVXL          tc240c          1.000000  
U703                      CNIVX1          tc240c          1.000000  
U704                      CNIVX1          tc240c          1.000000  
U705                      CNIVX1          tc240c          1.000000  
U706                      CNIVX1          tc240c          1.000000  
U707                      CNIVX1          tc240c          1.000000  
U708                      CNIVX1          tc240c          1.000000  
U709                      CNIVXL          tc240c          1.000000  
U710                      CNIVX1          tc240c          1.000000  
U711                      CNIVX1          tc240c          1.000000  
U712                      CNIVX1          tc240c          1.000000  
U713                      CNIVX1          tc240c          1.000000  
U714                      CNIVX1          tc240c          1.000000  
U715                      CNIVX1          tc240c          1.000000  
U716                      CNIVX1          tc240c          1.000000  
U717                      CNIVX1          tc240c          1.000000  
U718                      CNIVX1          tc240c          1.000000  
U719                      CNIVX1          tc240c          1.000000  
U720                      CNIVX1          tc240c          1.000000  
U721                      CNIVX1          tc240c          1.000000  
U722                      CNIVX1          tc240c          1.000000  
U723                      CNIVX1          tc240c          1.000000  
U724                      CNIVX1          tc240c          1.000000  
U725                      CNIVX1          tc240c          1.000000  
U726                      CNIVX1          tc240c          1.000000  
U727                      CNIVX1          tc240c          1.000000  
U728                      CNIVX1          tc240c          1.000000  
U729                      CIVDX1          tc240c          2.000000  
U730                      CNIVX1          tc240c          1.000000  
U731                      CNIVX1          tc240c          1.000000  
U732                      CNIVX3          tc240c          2.000000  
U733                      CNIVX1          tc240c          1.000000  
U734                      CNIVX1          tc240c          1.000000  
U735                      CNIVX1          tc240c          1.000000  
U736                      CNIVX1          tc240c          1.000000  
U737                      CNIVX1          tc240c          1.000000  
U738                      CNIVX1          tc240c          1.000000  
U739                      CNIVX1          tc240c          1.000000  
U740                      CNIVX1          tc240c          1.000000  
U741                      CNIVX1          tc240c          1.000000  
U742                      CNIVX1          tc240c          1.000000  
U743                      CNIVX1          tc240c          1.000000  
U744                      CNIVX1          tc240c          1.000000  
U745                      CNIVX1          tc240c          1.000000  
U746                      CNIVX1          tc240c          1.000000  
U747                      CNIVX1          tc240c          1.000000  
U748                      CNIVX1          tc240c          1.000000  
U749                      CNIVX1          tc240c          1.000000  
U750                      CNIVX1          tc240c          1.000000  
U751                      CNIVX1          tc240c          1.000000  
U752                      CNIVX1          tc240c          1.000000  
U753                      CNIVX1          tc240c          1.000000  
U754                      CNIVX1          tc240c          1.000000  
U755                      CNIVX1          tc240c          1.000000  
U756                      CNIVX1          tc240c          1.000000  
U757                      CNIVX1          tc240c          1.000000  
U758                      CNIVX1          tc240c          1.000000  
U759                      CNIVX1          tc240c          1.000000  
U760                      CNIVX1          tc240c          1.000000  
U761                      CNIVX1          tc240c          1.000000  
U762                      CNIVX1          tc240c          1.000000  
U763                      CNIVX1          tc240c          1.000000  
U764                      CNIVX1          tc240c          1.000000  
U765                      CNIVX1          tc240c          1.000000  
U766                      CNIVX1          tc240c          1.000000  
U767                      CNIVX1          tc240c          1.000000  
U768                      CNIVX1          tc240c          1.000000  
U769                      CNIVX1          tc240c          1.000000  
U770                      CNIVX1          tc240c          1.000000  
U771                      CNIVX1          tc240c          1.000000  
U772                      CNIVX1          tc240c          1.000000  
U773                      CNIVX1          tc240c          1.000000  
U774                      CNIVX1          tc240c          1.000000  
U775                      CNIVX1          tc240c          1.000000  
U776                      CNIVX1          tc240c          1.000000  
U777                      CNIVX1          tc240c          1.000000  
U778                      CNIVX1          tc240c          1.000000  
U779                      CNIVX1          tc240c          1.000000  
U780                      CNIVX1          tc240c          1.000000  
U781                      CNIVX1          tc240c          1.000000  
U782                      CNIVX1          tc240c          1.000000  
U783                      CNIVX1          tc240c          1.000000  
U784                      CNIVX1          tc240c          1.000000  
U785                      CNIVX1          tc240c          1.000000  
U786                      CNIVX1          tc240c          1.000000  
U787                      CNIVX1          tc240c          1.000000  
U788                      CNIVX1          tc240c          1.000000  
U789                      CNIVX1          tc240c          1.000000  
U790                      CNIVX1          tc240c          1.000000  
U791                      CNIVX1          tc240c          1.000000  
U792                      CNIVX1          tc240c          1.000000  
U793                      CNIVX1          tc240c          1.000000  
U794                      CNIVX1          tc240c          1.000000  
U795                      CNIVX1          tc240c          1.000000  
U796                      CNIVX1          tc240c          1.000000  
U797                      CNIVX1          tc240c          1.000000  
U798                      CNIVX1          tc240c          1.000000  
U799                      CNIVX1          tc240c          1.000000  
U800                      CNIVX1          tc240c          1.000000  
U801                      CNIVX1          tc240c          1.000000  
U802                      CNIVX1          tc240c          1.000000  
U803                      CNIVX1          tc240c          1.000000  
U804                      CNIVX1          tc240c          1.000000  
U805                      CNIVX1          tc240c          1.000000  
U806                      CNIVX1          tc240c          1.000000  
U807                      CNIVX1          tc240c          1.000000  
U808                      CNIVX1          tc240c          1.000000  
U809                      CNIVX1          tc240c          1.000000  
U810                      CNIVX1          tc240c          1.000000  
U811                      CNIVX1          tc240c          1.000000  
U812                      CNIVX1          tc240c          1.000000  
U813                      CNIVX1          tc240c          1.000000  
U814                      CNIVX1          tc240c          1.000000  
U815                      CNIVX1          tc240c          1.000000  
U816                      CNIVX1          tc240c          1.000000  
U817                      CNIVX1          tc240c          1.000000  
U818                      CNIVX1          tc240c          1.000000  
U819                      CNIVX1          tc240c          1.000000  
U820                      CNIVX1          tc240c          1.000000  
U821                      CNIVX1          tc240c          1.000000  
U822                      CNIVX1          tc240c          1.000000  
U823                      CNIVX1          tc240c          1.000000  
U824                      CNIVX1          tc240c          1.000000  
U825                      CNIVX3          tc240c          2.000000  
U826                      CIVDX1          tc240c          2.000000  
U827                      CIVDX1          tc240c          2.000000  
U828                      CIVDX1          tc240c          2.000000  
U829                      CNIVXL          tc240c          1.000000  
U830                      CNIVX1          tc240c          1.000000  
U831                      CNIVX1          tc240c          1.000000  
U832                      CNIVX1          tc240c          1.000000  
U833                      CNR3XL          tc240c          1.500000  
U834                      CNR2X1          tc240c          1.000000  
U835                      CNR2X1          tc240c          1.000000  
U836                      CNR2X1          tc240c          1.000000  
U837                      CNIVX1          tc240c          1.000000  
U838                      CNIVX1          tc240c          1.000000  
U839                      CNIVX1          tc240c          1.000000  
U840                      CNIVX1          tc240c          1.000000  
U841                      CNIVX1          tc240c          1.000000  
U842                      CNIVX1          tc240c          1.000000  
U843                      CNIVX1          tc240c          1.000000  
U844                      CNIVX1          tc240c          1.000000  
U845                      CNIVX1          tc240c          1.000000  
U846                      CNIVX1          tc240c          1.000000  
U847                      CNIVX1          tc240c          1.000000  
U848                      CNIVX1          tc240c          1.000000  
U849                      CNIVX1          tc240c          1.000000  
U850                      CNIVX1          tc240c          1.000000  
U851                      CNIVX1          tc240c          1.000000  
U852                      CNIVX1          tc240c          1.000000  
U853                      CNIVX1          tc240c          1.000000  
U854                      CNIVX1          tc240c          1.000000  
U855                      CNIVX1          tc240c          1.000000  
U856                      CNIVX1          tc240c          1.000000  
U857                      CNIVX1          tc240c          1.000000  
U858                      CNIVX1          tc240c          1.000000  
U859                      CNIVX1          tc240c          1.000000  
U860                      CNIVX1          tc240c          1.000000  
U861                      CNIVX1          tc240c          1.000000  
U862                      CNIVX1          tc240c          1.000000  
U863                      CNIVX1          tc240c          1.000000  
U864                      CNIVX1          tc240c          1.000000  
U865                      CNIVX1          tc240c          1.000000  
U866                      CNIVX1          tc240c          1.000000  
U867                      CNIVX1          tc240c          1.000000  
U868                      CNIVX1          tc240c          1.000000  
U869                      CNIVX1          tc240c          1.000000  
U870                      CNIVX1          tc240c          1.000000  
U871                      CNIVX1          tc240c          1.000000  
U872                      CNIVX1          tc240c          1.000000  
U873                      CNIVX1          tc240c          1.000000  
U874                      CNIVX1          tc240c          1.000000  
U875                      CNIVX1          tc240c          1.000000  
U876                      CNIVX1          tc240c          1.000000  
U877                      CNIVX1          tc240c          1.000000  
U878                      CNIVX1          tc240c          1.000000  
U879                      CNIVX1          tc240c          1.000000  
U880                      CNIVX1          tc240c          1.000000  
U881                      CNIVX1          tc240c          1.000000  
U882                      CNIVX1          tc240c          1.000000  
U883                      CNIVX1          tc240c          1.000000  
U884                      CNIVX1          tc240c          1.000000  
U885                      CNIVX1          tc240c          1.000000  
U886                      CNIVX1          tc240c          1.000000  
U887                      CNIVX1          tc240c          1.000000  
U888                      CNIVX1          tc240c          1.000000  
U889                      CNIVX1          tc240c          1.000000  
U890                      CNIVX1          tc240c          1.000000  
U891                      CNIVX1          tc240c          1.000000  
U892                      CNIVX1          tc240c          1.000000  
U893                      CNIVX1          tc240c          1.000000  
U894                      CNIVX1          tc240c          1.000000  
U895                      CNIVX1          tc240c          1.000000  
U896                      CNIVX1          tc240c          1.000000  
U897                      CNIVX1          tc240c          1.000000  
U898                      CNIVX1          tc240c          1.000000  
U899                      CNIVX1          tc240c          1.000000  
U900                      CNIVX1          tc240c          1.000000  
U901                      CNIVX1          tc240c          1.000000  
U902                      CNIVX1          tc240c          1.000000  
U903                      CNIVX1          tc240c          1.000000  
U904                      CNIVX1          tc240c          1.000000  
U905                      CNIVX1          tc240c          1.000000  
U906                      CNIVX1          tc240c          1.000000  
U907                      CNIVX1          tc240c          1.000000  
U908                      CNIVX1          tc240c          1.000000  
U909                      CNIVX1          tc240c          1.000000  
U910                      CNIVX1          tc240c          1.000000  
U911                      CNIVX1          tc240c          1.000000  
U912                      CNIVX1          tc240c          1.000000  
U913                      CNIVX1          tc240c          1.000000  
U914                      CNIVX1          tc240c          1.000000  
U915                      CNIVX1          tc240c          1.000000  
U916                      CNIVX1          tc240c          1.000000  
U917                      CNR2IX1         tc240c          1.500000  
U918                      CNR2IX1         tc240c          1.500000  
U919                      CNR2IX1         tc240c          1.500000  
U920                      CNR2IX1         tc240c          1.500000  
U921                      CNR2IX1         tc240c          1.500000  
U922                      CNR2IX1         tc240c          1.500000  
U923                      CNR2IX1         tc240c          1.500000  
U924                      CNR2IX1         tc240c          1.500000  
U925                      CNR2IX1         tc240c          1.500000  
U926                      CNR2X1          tc240c          1.000000  
U927                      CNR2X1          tc240c          1.000000  
U928                      CNR2X1          tc240c          1.000000  
U929                      CIVX2           tc240c          1.000000  
U933                      CIVXL           tc240c          1.000000  
U934                      CIVX2           tc240c          1.000000  
U935                      CIVXL           tc240c          1.000000  
U936                      CIVXL           tc240c          1.000000  
U937                      CIVXL           tc240c          1.000000  
U938                      CIVXL           tc240c          1.000000  
U939                      CIVXL           tc240c          1.000000  
U940                      CMX2X1          tc240c          2.500000  
U941                      CMX2X1          tc240c          2.500000  
U942                      CMX2X1          tc240c          2.500000  
U943                      CMX2X1          tc240c          2.500000  
U944                      CMX2X1          tc240c          2.500000  
U945                      CMX2X1          tc240c          2.500000  
U946                      CMX2X1          tc240c          2.500000  
U947                      CMX2X1          tc240c          2.500000  
U948                      CMX2X1          tc240c          2.500000  
U949                      CMX2X1          tc240c          2.500000  
U950                      CMX2X1          tc240c          2.500000  
U951                      CMX2X1          tc240c          2.500000  
U952                      CMX2X1          tc240c          2.500000  
U953                      CMX2X1          tc240c          2.500000  
U954                      CMX2X1          tc240c          2.500000  
U955                      CMX2X1          tc240c          2.500000  
U956                      CMX2X1          tc240c          2.500000  
U957                      CMX2X1          tc240c          2.500000  
U958                      CMX2X1          tc240c          2.500000  
U959                      CMX2X1          tc240c          2.500000  
U960                      CMX2X1          tc240c          2.500000  
U961                      CMX2X1          tc240c          2.500000  
U962                      CMX2X1          tc240c          2.500000  
U963                      CMX2X1          tc240c          2.500000  
U964                      CMX2X1          tc240c          2.500000  
U965                      CMX2X1          tc240c          2.500000  
U966                      CMX2X1          tc240c          2.500000  
U967                      CMX2X1          tc240c          2.500000  
U968                      CMX2X1          tc240c          2.500000  
U969                      CMX2X1          tc240c          2.500000  
U970                      CMX2X1          tc240c          2.500000  
U971                      CMX2X1          tc240c          2.500000  
U972                      CMX2X1          tc240c          2.500000  
U973                      CMX2X1          tc240c          2.500000  
U974                      CMX2X1          tc240c          2.500000  
U975                      CMX2X1          tc240c          2.500000  
U976                      CMX2X1          tc240c          2.500000  
U977                      CMX2X1          tc240c          2.500000  
U978                      CMX2X1          tc240c          2.500000  
U979                      CMX2X1          tc240c          2.500000  
U980                      CMX2X1          tc240c          2.500000  
U981                      CMX2X1          tc240c          2.500000  
U982                      CMX2X1          tc240c          2.500000  
U983                      CMX2X1          tc240c          2.500000  
U984                      CMX2X1          tc240c          2.500000  
U985                      CMX2X1          tc240c          2.500000  
U986                      CMX2X1          tc240c          2.500000  
U987                      CMX2X1          tc240c          2.500000  
U988                      CMX2X1          tc240c          2.500000  
U989                      CMX2X1          tc240c          2.500000  
U990                      CMX2X1          tc240c          2.500000  
U991                      CMX2X1          tc240c          2.500000  
U992                      CMX2X1          tc240c          2.500000  
U993                      CMX2X1          tc240c          2.500000  
U994                      CMX2X1          tc240c          2.500000  
U995                      CMX2X1          tc240c          2.500000  
U996                      CMX2X1          tc240c          2.500000  
U997                      CMX2X1          tc240c          2.500000  
U998                      CMX2X1          tc240c          2.500000  
U999                      CMX2X1          tc240c          2.500000  
U1000                     CMX2X1          tc240c          2.500000  
U1001                     CMX2X1          tc240c          2.500000  
U1002                     CMX2X1          tc240c          2.500000  
U1003                     CMX2X1          tc240c          2.500000  
U1004                     CMX2X1          tc240c          2.500000  
U1005                     CMX2X1          tc240c          2.500000  
U1006                     CMX2X1          tc240c          2.500000  
U1007                     CMX2X1          tc240c          2.500000  
U1008                     CMX2X1          tc240c          2.500000  
U1009                     CMX2X1          tc240c          2.500000  
U1010                     CMX2X1          tc240c          2.500000  
U1011                     CMX2X1          tc240c          2.500000  
U1012                     CMX2X1          tc240c          2.500000  
U1013                     CMX2X1          tc240c          2.500000  
U1014                     CMX2X1          tc240c          2.500000  
U1015                     CMX2X1          tc240c          2.500000  
U1016                     CMX2X1          tc240c          2.500000  
U1017                     CMX2X1          tc240c          2.500000  
U1018                     CMX2X1          tc240c          2.500000  
U1019                     CMX2X1          tc240c          2.500000  
U1020                     CMX2X1          tc240c          2.500000  
U1021                     CMX2X1          tc240c          2.500000  
U1022                     CMX2X1          tc240c          2.500000  
U1023                     CMX2X1          tc240c          2.500000  
U1024                     CMX2X1          tc240c          2.500000  
U1025                     CMX2X1          tc240c          2.500000  
U1026                     CMX2X1          tc240c          2.500000  
U1027                     CMX2X1          tc240c          2.500000  
U1028                     CMX2X1          tc240c          2.500000  
U1029                     CMX2X1          tc240c          2.500000  
U1030                     CMX2X1          tc240c          2.500000  
U1031                     CMX2X1          tc240c          2.500000  
U1032                     CMX2X1          tc240c          2.500000  
U1033                     CMX2X1          tc240c          2.500000  
U1034                     CMX2X1          tc240c          2.500000  
U1035                     CMX2X1          tc240c          2.500000  
add_208                   calc_DW01_add_6                 279.500000
                                                                    BO, h
add_214                   calc_DW01_add_11                276.500000
                                                                    BO, h
add_215                   calc_DW01_add_10                276.500000
                                                                    BO, h
add_223                   calc_DW01_add_9                 276.500000
                                                                    BO, h
add_227                   calc_DW01_add_8                 277.000000
                                                                    BO, h
add_232                   calc_DW01_add_7                 277.500000
                                                                    BO, h
all_in1_reg               CFD2QXL         tc240c          5.000000  n
all_in2_reg               CFD2QXL         tc240c          5.000000  n
all_in3_reg               CFD2QXL         tc240c          5.000000  n
all_in4_reg               CFD2QXL         tc240c          5.000000  n
all_in5_reg               CFD2QXL         tc240c          5.000000  n
all_in6_reg               CFD2QXL         tc240c          5.000000  n
all_in7_reg               CFD2QXL         tc240c          5.000000  n
all_in_reg                CFD2QXL         tc240c          5.000000  n
captA_reg[0]              CFD2QXL         tc240c          5.000000  n
captA_reg[1]              CFD2QXL         tc240c          5.000000  n
captA_reg[2]              CFD2QXL         tc240c          5.000000  n
captA_reg[3]              CFD2QXL         tc240c          5.000000  n
captA_reg[4]              CFD2QXL         tc240c          5.000000  n
captA_reg[5]              CFD2QXL         tc240c          5.000000  n
captA_reg[6]              CFD2QXL         tc240c          5.000000  n
captA_reg[7]              CFD2QXL         tc240c          5.000000  n
captA_reg[8]              CFD2QXL         tc240c          5.000000  n
captA_reg[9]              CFD2QXL         tc240c          5.000000  n
captA_reg[10]             CFD2QXL         tc240c          5.000000  n
captA_reg[11]             CFD2QXL         tc240c          5.000000  n
captA_reg[12]             CFD2QXL         tc240c          5.000000  n
captA_reg[13]             CFD2QXL         tc240c          5.000000  n
captA_reg[14]             CFD2QXL         tc240c          5.000000  n
captA_reg[15]             CFD2QXL         tc240c          5.000000  n
captA_reg[16]             CFD2QXL         tc240c          5.000000  n
captA_reg[17]             CFD2QXL         tc240c          5.000000  n
captA_reg[18]             CFD2QXL         tc240c          5.000000  n
captA_reg[19]             CFD2QXL         tc240c          5.000000  n
captA_reg[20]             CFD2QXL         tc240c          5.000000  n
captA_reg[21]             CFD2QXL         tc240c          5.000000  n
captA_reg[22]             CFD2QXL         tc240c          5.000000  n
captA_reg[23]             CFD2QXL         tc240c          5.000000  n
captA_reg[24]             CFD2QXL         tc240c          5.000000  n
captA_reg[25]             CFD2QXL         tc240c          5.000000  n
captA_reg[26]             CFD2QXL         tc240c          5.000000  n
captA_reg[27]             CFD2QXL         tc240c          5.000000  n
captA_reg[28]             CFD2QXL         tc240c          5.000000  n
captA_reg[29]             CFD2QXL         tc240c          5.000000  n
captA_reg[30]             CFD2QXL         tc240c          5.000000  n
captA_reg[31]             CFD2QXL         tc240c          5.000000  n
captB_reg[0]              CFD2QXL         tc240c          5.000000  n
captB_reg[1]              CFD2QXL         tc240c          5.000000  n
captB_reg[2]              CFD2QXL         tc240c          5.000000  n
captB_reg[3]              CFD2QXL         tc240c          5.000000  n
captB_reg[4]              CFD2QXL         tc240c          5.000000  n
captB_reg[5]              CFD2QXL         tc240c          5.000000  n
captB_reg[6]              CFD2QXL         tc240c          5.000000  n
captB_reg[7]              CFD2QXL         tc240c          5.000000  n
captB_reg[8]              CFD2QXL         tc240c          5.000000  n
captB_reg[9]              CFD2QXL         tc240c          5.000000  n
captB_reg[10]             CFD2QXL         tc240c          5.000000  n
captB_reg[11]             CFD2QXL         tc240c          5.000000  n
captB_reg[12]             CFD2QXL         tc240c          5.000000  n
captB_reg[13]             CFD2QXL         tc240c          5.000000  n
captB_reg[14]             CFD2QXL         tc240c          5.000000  n
captB_reg[15]             CFD2QXL         tc240c          5.000000  n
captB_reg[16]             CFD2QXL         tc240c          5.000000  n
captB_reg[17]             CFD2QXL         tc240c          5.000000  n
captB_reg[18]             CFD2QXL         tc240c          5.000000  n
captB_reg[19]             CFD2QXL         tc240c          5.000000  n
captB_reg[20]             CFD2QXL         tc240c          5.000000  n
captB_reg[21]             CFD2QXL         tc240c          5.000000  n
captB_reg[22]             CFD2QXL         tc240c          5.000000  n
captB_reg[23]             CFD2QXL         tc240c          5.000000  n
captB_reg[24]             CFD2QXL         tc240c          5.000000  n
captB_reg[25]             CFD2QXL         tc240c          5.000000  n
captB_reg[26]             CFD2QXL         tc240c          5.000000  n
captB_reg[27]             CFD2QXL         tc240c          5.000000  n
captB_reg[28]             CFD2QXL         tc240c          5.000000  n
captB_reg[29]             CFD2QXL         tc240c          5.000000  n
captB_reg[30]             CFD2QXL         tc240c          5.000000  n
captB_reg[31]             CFD2QXL         tc240c          5.000000  n
captC_reg[0]              CFD2QXL         tc240c          5.000000  n
captC_reg[1]              CFD2QXL         tc240c          5.000000  n
captC_reg[2]              CFD2QXL         tc240c          5.000000  n
captC_reg[3]              CFD2QXL         tc240c          5.000000  n
captC_reg[4]              CFD2QXL         tc240c          5.000000  n
captC_reg[5]              CFD2QXL         tc240c          5.000000  n
captC_reg[6]              CFD2QXL         tc240c          5.000000  n
captC_reg[7]              CFD2QXL         tc240c          5.000000  n
captC_reg[8]              CFD2QXL         tc240c          5.000000  n
captC_reg[9]              CFD2QXL         tc240c          5.000000  n
captC_reg[10]             CFD2QXL         tc240c          5.000000  n
captC_reg[11]             CFD2QXL         tc240c          5.000000  n
captC_reg[12]             CFD2QXL         tc240c          5.000000  n
captC_reg[13]             CFD2QXL         tc240c          5.000000  n
captC_reg[14]             CFD2QXL         tc240c          5.000000  n
captC_reg[15]             CFD2QXL         tc240c          5.000000  n
captC_reg[16]             CFD2QXL         tc240c          5.000000  n
captC_reg[17]             CFD2QXL         tc240c          5.000000  n
captC_reg[18]             CFD2QXL         tc240c          5.000000  n
captC_reg[19]             CFD2QXL         tc240c          5.000000  n
captC_reg[20]             CFD2QXL         tc240c          5.000000  n
captC_reg[21]             CFD2QXL         tc240c          5.000000  n
captC_reg[22]             CFD2QXL         tc240c          5.000000  n
captC_reg[23]             CFD2QXL         tc240c          5.000000  n
captC_reg[24]             CFD2QXL         tc240c          5.000000  n
captC_reg[25]             CFD2QXL         tc240c          5.000000  n
captC_reg[26]             CFD2QXL         tc240c          5.000000  n
captC_reg[27]             CFD2QXL         tc240c          5.000000  n
captC_reg[28]             CFD2QXL         tc240c          5.000000  n
captC_reg[29]             CFD2QXL         tc240c          5.000000  n
captC_reg[30]             CFD2QXL         tc240c          5.000000  n
captC_reg[31]             CFD2QXL         tc240c          5.000000  n
f01_reg[0]                CFD2QX2         tc240c          7.500000  n
f01_reg[1]                CFD2QX1         tc240c          7.000000  n
f01_reg[2]                CFD2QX1         tc240c          7.000000  n
f01_reg[3]                CFD2QX1         tc240c          7.000000  n
f01_reg[4]                CFD2QX1         tc240c          7.000000  n
f01_reg[5]                CFD2QX1         tc240c          7.000000  n
f01_reg[6]                CFD2QX1         tc240c          7.000000  n
f01_reg[7]                CFD2QX1         tc240c          7.000000  n
f01_reg[8]                CFD2QX1         tc240c          7.000000  n
f01_reg[9]                CFD2QX1         tc240c          7.000000  n
f01_reg[10]               CFD2QX1         tc240c          7.000000  n
f01_reg[11]               CFD2QX1         tc240c          7.000000  n
f01_reg[12]               CFD2QX1         tc240c          7.000000  n
f01_reg[13]               CFD2QX1         tc240c          7.000000  n
f01_reg[14]               CFD2QX1         tc240c          7.000000  n
f01_reg[15]               CFD2QX1         tc240c          7.000000  n
f01_reg[16]               CFD2QX1         tc240c          7.000000  n
f01_reg[17]               CFD2QX1         tc240c          7.000000  n
f01_reg[18]               CFD2QX1         tc240c          7.000000  n
f01_reg[19]               CFD2QX1         tc240c          7.000000  n
f01_reg[20]               CFD2QX1         tc240c          7.000000  n
f01_reg[21]               CFD2QX1         tc240c          7.000000  n
f01_reg[22]               CFD2QX1         tc240c          7.000000  n
f01_reg[23]               CFD2QX1         tc240c          7.000000  n
f01_reg[24]               CFD2QX1         tc240c          7.000000  n
f01_reg[25]               CFD2QX1         tc240c          7.000000  n
f01_reg[26]               CFD2QX1         tc240c          7.000000  n
f01_reg[27]               CFD2QX1         tc240c          7.000000  n
f01_reg[28]               CFD2QXL         tc240c          5.000000  n
f01_reg[29]               CFD2QX1         tc240c          7.000000  n
f01_reg[30]               CFD2QXL         tc240c          5.000000  n
f01_reg[31]               CFD2QXL         tc240c          5.000000  n
f02_reg[0]                CFD2QX1         tc240c          7.000000  n
f02_reg[1]                CFD2QX1         tc240c          7.000000  n
f02_reg[2]                CFD2QX1         tc240c          7.000000  n
f02_reg[3]                CFD2QX2         tc240c          7.500000  n
f02_reg[4]                CFD2QX1         tc240c          7.000000  n
f02_reg[5]                CFD2QX2         tc240c          7.500000  n
f02_reg[6]                CFD2QX1         tc240c          7.000000  n
f02_reg[7]                CFD2QX2         tc240c          7.500000  n
f02_reg[8]                CFD2QX2         tc240c          7.500000  n
f02_reg[9]                CFD2QX1         tc240c          7.000000  n
f02_reg[10]               CFD2QX2         tc240c          7.500000  n
f02_reg[11]               CFD2QX2         tc240c          7.500000  n
f02_reg[12]               CFD2QX1         tc240c          7.000000  n
f02_reg[13]               CFD2QX1         tc240c          7.000000  n
f02_reg[14]               CFD2QX1         tc240c          7.000000  n
f02_reg[15]               CFD2QX2         tc240c          7.500000  n
f02_reg[16]               CFD2QX1         tc240c          7.000000  n
f02_reg[17]               CFD2QX1         tc240c          7.000000  n
f02_reg[18]               CFD2QX1         tc240c          7.000000  n
f02_reg[19]               CFD2QX1         tc240c          7.000000  n
f02_reg[20]               CFD2QX1         tc240c          7.000000  n
f02_reg[21]               CFD2QX1         tc240c          7.000000  n
f02_reg[22]               CFD2QX1         tc240c          7.000000  n
f02_reg[23]               CFD2QX1         tc240c          7.000000  n
f02_reg[24]               CFD2QX1         tc240c          7.000000  n
f02_reg[25]               CFD2QX1         tc240c          7.000000  n
f02_reg[26]               CFD2QX1         tc240c          7.000000  n
f02_reg[27]               CFD2QX2         tc240c          7.500000  n
f02_reg[28]               CFD2QXL         tc240c          5.000000  n
f02_reg[29]               CFD2QX1         tc240c          7.000000  n
f02_reg[30]               CFD2QXL         tc240c          5.000000  n
f02_reg[31]               CFD2QXL         tc240c          5.000000  n
f03_reg[0]                CFD2QX2         tc240c          7.500000  n
f03_reg[1]                CFD2QX1         tc240c          7.000000  n
f03_reg[2]                CFD2QX1         tc240c          7.000000  n
f03_reg[3]                CFD2QX1         tc240c          7.000000  n
f03_reg[4]                CFD2QX1         tc240c          7.000000  n
f03_reg[5]                CFD2QX1         tc240c          7.000000  n
f03_reg[6]                CFD2QX2         tc240c          7.500000  n
f03_reg[7]                CFD2QX2         tc240c          7.500000  n
f03_reg[8]                CFD2QX2         tc240c          7.500000  n
f03_reg[9]                CFD2QX2         tc240c          7.500000  n
f03_reg[10]               CFD2QX2         tc240c          7.500000  n
f03_reg[11]               CFD2QX1         tc240c          7.000000  n
f03_reg[12]               CFD2QX2         tc240c          7.500000  n
f03_reg[13]               CFD2QX1         tc240c          7.000000  n
f03_reg[14]               CFD2QX2         tc240c          7.500000  n
f03_reg[15]               CFD2QX2         tc240c          7.500000  n
f03_reg[16]               CFD2QX2         tc240c          7.500000  n
f03_reg[17]               CFD2QX2         tc240c          7.500000  n
f03_reg[18]               CFD2QX2         tc240c          7.500000  n
f03_reg[19]               CFD2QX1         tc240c          7.000000  n
f03_reg[20]               CFD2QX1         tc240c          7.000000  n
f03_reg[21]               CFD2QX1         tc240c          7.000000  n
f03_reg[22]               CFD2QX1         tc240c          7.000000  n
f03_reg[23]               CFD2QX1         tc240c          7.000000  n
f03_reg[24]               CFD2QX1         tc240c          7.000000  n
f03_reg[25]               CFD2QXL         tc240c          5.000000  n
f03_reg[26]               CFD2QX1         tc240c          7.000000  n
f03_reg[27]               CFD2QXL         tc240c          5.000000  n
f03_reg[28]               CFD2QXL         tc240c          5.000000  n
f03_reg[29]               CFD2QXL         tc240c          5.000000  n
f03_reg[30]               CFD2QXL         tc240c          5.000000  n
f03_reg[31]               CFD2QXL         tc240c          5.000000  n
f11_reg[0]                CFD2QX1         tc240c          7.000000  n
f11_reg[1]                CFD2QX1         tc240c          7.000000  n
f11_reg[2]                CFD2QX2         tc240c          7.500000  n
f11_reg[3]                CFD2QX1         tc240c          7.000000  n
f11_reg[4]                CFD2QX1         tc240c          7.000000  n
f11_reg[5]                CFD2QX1         tc240c          7.000000  n
f11_reg[6]                CFD2QX1         tc240c          7.000000  n
f11_reg[7]                CFD2QX2         tc240c          7.500000  n
f11_reg[8]                CFD2QX1         tc240c          7.000000  n
f11_reg[9]                CFD2QX1         tc240c          7.000000  n
f11_reg[10]               CFD2QX1         tc240c          7.000000  n
f11_reg[11]               CFD2QX1         tc240c          7.000000  n
f11_reg[12]               CFD2QX4         tc240c          8.000000  n
f11_reg[13]               CFD2QX1         tc240c          7.000000  n
f11_reg[14]               CFD2QX2         tc240c          7.500000  n
f11_reg[15]               CFD2QX2         tc240c          7.500000  n
f11_reg[16]               CFD2QX2         tc240c          7.500000  n
f11_reg[17]               CFD2QX2         tc240c          7.500000  n
f11_reg[18]               CFD2QX1         tc240c          7.000000  n
f11_reg[19]               CFD2QX1         tc240c          7.000000  n
f11_reg[20]               CFD2QX2         tc240c          7.500000  n
f11_reg[21]               CFD2QX1         tc240c          7.000000  n
f11_reg[22]               CFD2QX2         tc240c          7.500000  n
f11_reg[23]               CFD2QX2         tc240c          7.500000  n
f11_reg[24]               CFD2QX1         tc240c          7.000000  n
f11_reg[25]               CFD2QX1         tc240c          7.000000  n
f11_reg[26]               CFD2QX1         tc240c          7.000000  n
f11_reg[27]               CFD2QX1         tc240c          7.000000  n
f11_reg[28]               CFD2QXL         tc240c          5.000000  n
f11_reg[29]               CFD2QXL         tc240c          5.000000  n
f11_reg[30]               CFD2QXL         tc240c          5.000000  n
f11_reg[31]               CFD2QXL         tc240c          5.000000  n
f12_reg[0]                CFD2QX1         tc240c          7.000000  n
f12_reg[2]                CFD2QX1         tc240c          7.000000  n
f12_reg[3]                CFD2QX2         tc240c          7.500000  n
f12_reg[4]                CFD2QX2         tc240c          7.500000  n
f12_reg[5]                CFD2QX1         tc240c          7.000000  n
f12_reg[6]                CFD2QX1         tc240c          7.000000  n
f12_reg[7]                CFD2QX1         tc240c          7.000000  n
f12_reg[8]                CFD2QX1         tc240c          7.000000  n
f12_reg[9]                CFD2QX1         tc240c          7.000000  n
f12_reg[10]               CFD2QX2         tc240c          7.500000  n
f12_reg[11]               CFD2QX1         tc240c          7.000000  n
f12_reg[12]               CFD2QX2         tc240c          7.500000  n
f12_reg[13]               CFD2QX2         tc240c          7.500000  n
f12_reg[14]               CFD2QX2         tc240c          7.500000  n
f12_reg[15]               CFD2QX1         tc240c          7.000000  n
f12_reg[16]               CFD2QX1         tc240c          7.000000  n
f12_reg[17]               CFD2QX1         tc240c          7.000000  n
f12_reg[18]               CFD2QX2         tc240c          7.500000  n
f12_reg[19]               CFD2QX1         tc240c          7.000000  n
f12_reg[20]               CFD2QX2         tc240c          7.500000  n
f12_reg[21]               CFD2QX1         tc240c          7.000000  n
f12_reg[22]               CFD2QX1         tc240c          7.000000  n
f12_reg[23]               CFD2QX1         tc240c          7.000000  n
f12_reg[24]               CFD2QX2         tc240c          7.500000  n
f12_reg[25]               CFD2QX1         tc240c          7.000000  n
f12_reg[26]               CFD2QX1         tc240c          7.000000  n
f12_reg[27]               CFD2QX4         tc240c          8.000000  n
f12_reg[28]               CFD2QX1         tc240c          7.000000  n
f12_reg[29]               CFD2QX2         tc240c          7.500000  n
f12_reg[30]               CFD2QXL         tc240c          5.000000  n
f12_reg[31]               CFD2QXL         tc240c          5.000000  n
f13_reg[0]                CFD2QX1         tc240c          7.000000  n
f13_reg[1]                CFD2QX1         tc240c          7.000000  n
f13_reg[2]                CFD2QX1         tc240c          7.000000  n
f13_reg[3]                CFD2QX1         tc240c          7.000000  n
f13_reg[4]                CFD2QX1         tc240c          7.000000  n
f13_reg[5]                CFD2QX1         tc240c          7.000000  n
f13_reg[6]                CFD2QX1         tc240c          7.000000  n
f13_reg[7]                CFD2QX1         tc240c          7.000000  n
f13_reg[8]                CFD2QX1         tc240c          7.000000  n
f13_reg[9]                CFD2QX1         tc240c          7.000000  n
f13_reg[10]               CFD2QX1         tc240c          7.000000  n
f13_reg[11]               CFD2QX1         tc240c          7.000000  n
f13_reg[12]               CFD2QX2         tc240c          7.500000  n
f13_reg[13]               CFD2QX1         tc240c          7.000000  n
f13_reg[14]               CFD2QX2         tc240c          7.500000  n
f13_reg[15]               CFD2QX1         tc240c          7.000000  n
f13_reg[16]               CFD2QX2         tc240c          7.500000  n
f13_reg[17]               CFD2QX1         tc240c          7.000000  n
f13_reg[18]               CFD2QX2         tc240c          7.500000  n
f13_reg[19]               CFD2QX1         tc240c          7.000000  n
f13_reg[20]               CFD2QX1         tc240c          7.000000  n
f13_reg[21]               CFD2QX2         tc240c          7.500000  n
f13_reg[22]               CFD2QX1         tc240c          7.000000  n
f13_reg[23]               CFD2QX2         tc240c          7.500000  n
f13_reg[24]               CFD2QX1         tc240c          7.000000  n
f13_reg[25]               CFD2QX2         tc240c          7.500000  n
f13_reg[26]               CFD2QX1         tc240c          7.000000  n
f13_reg[27]               CFD2QX2         tc240c          7.500000  n
f13_reg[28]               CFD2QX1         tc240c          7.000000  n
f13_reg[29]               CFD2QXL         tc240c          5.000000  n
f13_reg[30]               CFD2QXL         tc240c          5.000000  n
f13_reg[31]               CFD2QXL         tc240c          5.000000  n
f14_reg[0]                CFD2QXL         tc240c          5.000000  n
f14_reg[2]                CFD2QXL         tc240c          5.000000  n
f14_reg[3]                CFD2QXL         tc240c          5.000000  n
f14_reg[4]                CFD2QXL         tc240c          5.000000  n
f14_reg[5]                CFD2QXL         tc240c          5.000000  n
f14_reg[6]                CFD2QXL         tc240c          5.000000  n
f14_reg[7]                CFD2QXL         tc240c          5.000000  n
f14_reg[8]                CFD2QXL         tc240c          5.000000  n
f14_reg[9]                CFD2QXL         tc240c          5.000000  n
f14_reg[10]               CFD2QXL         tc240c          5.000000  n
f14_reg[11]               CFD2QXL         tc240c          5.000000  n
f14_reg[12]               CFD2QXL         tc240c          5.000000  n
f14_reg[13]               CFD2QXL         tc240c          5.000000  n
f14_reg[14]               CFD2QXL         tc240c          5.000000  n
f14_reg[15]               CFD2QXL         tc240c          5.000000  n
f14_reg[16]               CFD2QXL         tc240c          5.000000  n
f14_reg[17]               CFD2QX1         tc240c          7.000000  n
f14_reg[18]               CFD2QXL         tc240c          5.000000  n
f14_reg[19]               CFD2QX1         tc240c          7.000000  n
f14_reg[20]               CFD2QX1         tc240c          7.000000  n
f14_reg[21]               CFD2QXL         tc240c          5.000000  n
f14_reg[22]               CFD2QXL         tc240c          5.000000  n
f14_reg[23]               CFD2QXL         tc240c          5.000000  n
f14_reg[24]               CFD2QXL         tc240c          5.000000  n
f14_reg[25]               CFD2QXL         tc240c          5.000000  n
f14_reg[26]               CFD2QXL         tc240c          5.000000  n
f14_reg[27]               CFD2QXL         tc240c          5.000000  n
f14_reg[28]               CFD2QXL         tc240c          5.000000  n
f14_reg[29]               CFD2QXL         tc240c          5.000000  n
f14_reg[30]               CFD2QXL         tc240c          5.000000  n
f14_reg[31]               CFD2QXL         tc240c          5.000000  n
f15_reg[0]                CFD2QXL         tc240c          5.000000  n
f15_reg[2]                CFD2QXL         tc240c          5.000000  n
f15_reg[3]                CFD2QXL         tc240c          5.000000  n
f15_reg[4]                CFD2QXL         tc240c          5.000000  n
f15_reg[5]                CFD2QXL         tc240c          5.000000  n
f15_reg[6]                CFD2QXL         tc240c          5.000000  n
f15_reg[7]                CFD2QXL         tc240c          5.000000  n
f15_reg[8]                CFD2QXL         tc240c          5.000000  n
f15_reg[9]                CFD2QXL         tc240c          5.000000  n
f15_reg[10]               CFD2QXL         tc240c          5.000000  n
f15_reg[11]               CFD2QXL         tc240c          5.000000  n
f15_reg[12]               CFD2QXL         tc240c          5.000000  n
f15_reg[13]               CFD2QXL         tc240c          5.000000  n
f15_reg[14]               CFD2QXL         tc240c          5.000000  n
f15_reg[15]               CFD2QXL         tc240c          5.000000  n
f15_reg[16]               CFD2QXL         tc240c          5.000000  n
f15_reg[17]               CFD2QXL         tc240c          5.000000  n
f15_reg[18]               CFD2QXL         tc240c          5.000000  n
f15_reg[19]               CFD2QXL         tc240c          5.000000  n
f15_reg[20]               CFD2QXL         tc240c          5.000000  n
f15_reg[21]               CFD2QXL         tc240c          5.000000  n
f15_reg[22]               CFD2QXL         tc240c          5.000000  n
f15_reg[23]               CFD2QXL         tc240c          5.000000  n
f15_reg[24]               CFD2QXL         tc240c          5.000000  n
f15_reg[25]               CFD2QXL         tc240c          5.000000  n
f15_reg[26]               CFD2QXL         tc240c          5.000000  n
f15_reg[27]               CFD2QXL         tc240c          5.000000  n
f15_reg[28]               CFD2QXL         tc240c          5.000000  n
f15_reg[29]               CFD2QXL         tc240c          5.000000  n
f15_reg[30]               CFD2QXL         tc240c          5.000000  n
f15_reg[31]               CFD2QXL         tc240c          5.000000  n
f16_reg[0]                CFD2QXL         tc240c          5.000000  n
f16_reg[1]                CFD2QXL         tc240c          5.000000  n
f16_reg[2]                CFD2QXL         tc240c          5.000000  n
f16_reg[3]                CFD2QXL         tc240c          5.000000  n
f16_reg[4]                CFD2QXL         tc240c          5.000000  n
f16_reg[5]                CFD2QXL         tc240c          5.000000  n
f16_reg[6]                CFD2QXL         tc240c          5.000000  n
f16_reg[7]                CFD2QXL         tc240c          5.000000  n
f16_reg[8]                CFD2QXL         tc240c          5.000000  n
f16_reg[9]                CFD2QXL         tc240c          5.000000  n
f16_reg[10]               CFD2QXL         tc240c          5.000000  n
f16_reg[11]               CFD2QXL         tc240c          5.000000  n
f16_reg[12]               CFD2QXL         tc240c          5.000000  n
f16_reg[13]               CFD2QXL         tc240c          5.000000  n
f16_reg[14]               CFD2QXL         tc240c          5.000000  n
f16_reg[15]               CFD2QXL         tc240c          5.000000  n
f16_reg[16]               CFD2QXL         tc240c          5.000000  n
f16_reg[17]               CFD2QXL         tc240c          5.000000  n
f16_reg[18]               CFD2QXL         tc240c          5.000000  n
f16_reg[19]               CFD2QXL         tc240c          5.000000  n
f16_reg[20]               CFD2QXL         tc240c          5.000000  n
f16_reg[21]               CFD2QXL         tc240c          5.000000  n
f16_reg[22]               CFD2QXL         tc240c          5.000000  n
f16_reg[23]               CFD2QXL         tc240c          5.000000  n
f16_reg[24]               CFD2QXL         tc240c          5.000000  n
f16_reg[25]               CFD2QXL         tc240c          5.000000  n
f16_reg[26]               CFD2QXL         tc240c          5.000000  n
f16_reg[27]               CFD2QXL         tc240c          5.000000  n
f16_reg[28]               CFD2QXL         tc240c          5.000000  n
f16_reg[29]               CFD2QXL         tc240c          5.000000  n
f16_reg[30]               CFD2QXL         tc240c          5.000000  n
f16_reg[31]               CFD2QXL         tc240c          5.000000  n
f17_reg[0]                CFD2QX1         tc240c          7.000000  n
f17_reg[1]                CFD2QX1         tc240c          7.000000  n
f17_reg[2]                CFD2QX1         tc240c          7.000000  n
f17_reg[3]                CFD2QX1         tc240c          7.000000  n
f17_reg[4]                CFD2QX1         tc240c          7.000000  n
f17_reg[5]                CFD2QX1         tc240c          7.000000  n
f17_reg[6]                CFD2QXL         tc240c          5.000000  n
f17_reg[7]                CFD2QXL         tc240c          5.000000  n
f17_reg[8]                CFD2QXL         tc240c          5.000000  n
f17_reg[9]                CFD2QXL         tc240c          5.000000  n
f17_reg[10]               CFD2QXL         tc240c          5.000000  n
f17_reg[11]               CFD2QXL         tc240c          5.000000  n
f17_reg[12]               CFD2QXL         tc240c          5.000000  n
f17_reg[13]               CFD2QXL         tc240c          5.000000  n
f17_reg[14]               CFD2QX1         tc240c          7.000000  n
f17_reg[15]               CFD2QX1         tc240c          7.000000  n
f17_reg[16]               CFD2QXL         tc240c          5.000000  n
f17_reg[17]               CFD2QX1         tc240c          7.000000  n
f17_reg[18]               CFD2QX1         tc240c          7.000000  n
f17_reg[19]               CFD2QX1         tc240c          7.000000  n
f17_reg[20]               CFD2QXL         tc240c          5.000000  n
f17_reg[21]               CFD2QXL         tc240c          5.000000  n
f17_reg[22]               CFD2QXL         tc240c          5.000000  n
f17_reg[23]               CFD2QXL         tc240c          5.000000  n
f17_reg[24]               CFD2QXL         tc240c          5.000000  n
f17_reg[25]               CFD2QXL         tc240c          5.000000  n
f17_reg[26]               CFD2QXL         tc240c          5.000000  n
f17_reg[27]               CFD2QXL         tc240c          5.000000  n
f17_reg[28]               CFD2QXL         tc240c          5.000000  n
f17_reg[29]               CFD2QXL         tc240c          5.000000  n
f17_reg[30]               CFD2QXL         tc240c          5.000000  n
f17_reg[31]               CFD2QXL         tc240c          5.000000  n
f21_reg[0]                CFD2QX1         tc240c          7.000000  n
f21_reg[1]                CFD2QXL         tc240c          5.000000  n
f21_reg[2]                CFD2QXL         tc240c          5.000000  n
f21_reg[3]                CFD2QXL         tc240c          5.000000  n
f21_reg[4]                CFD2QXL         tc240c          5.000000  n
f21_reg[5]                CFD2QXL         tc240c          5.000000  n
f21_reg[6]                CFD2QXL         tc240c          5.000000  n
f21_reg[7]                CFD2QXL         tc240c          5.000000  n
f21_reg[8]                CFD2QXL         tc240c          5.000000  n
f21_reg[9]                CFD2QXL         tc240c          5.000000  n
f21_reg[10]               CFD2QXL         tc240c          5.000000  n
f21_reg[11]               CFD2QXL         tc240c          5.000000  n
f21_reg[12]               CFD2QXL         tc240c          5.000000  n
f21_reg[13]               CFD2QXL         tc240c          5.000000  n
f21_reg[14]               CFD2QXL         tc240c          5.000000  n
f21_reg[15]               CFD2QXL         tc240c          5.000000  n
f21_reg[16]               CFD2QX1         tc240c          7.000000  n
f21_reg[17]               CFD2QX1         tc240c          7.000000  n
f21_reg[18]               CFD2QX1         tc240c          7.000000  n
f21_reg[19]               CFD2QX1         tc240c          7.000000  n
f21_reg[20]               CFD2QXL         tc240c          5.000000  n
f21_reg[21]               CFD2QX1         tc240c          7.000000  n
f21_reg[22]               CFD2QXL         tc240c          5.000000  n
f21_reg[23]               CFD2QXL         tc240c          5.000000  n
f21_reg[24]               CFD2QXL         tc240c          5.000000  n
f21_reg[25]               CFD2QXL         tc240c          5.000000  n
f21_reg[26]               CFD2QXL         tc240c          5.000000  n
f21_reg[27]               CFD2QXL         tc240c          5.000000  n
f21_reg[28]               CFD2QXL         tc240c          5.000000  n
f21_reg[29]               CFD2QXL         tc240c          5.000000  n
f21_reg[30]               CFD2QXL         tc240c          5.000000  n
f21_reg[31]               CFD2QXL         tc240c          5.000000  n
f22_reg[0]                CFD2QXL         tc240c          5.000000  n
f22_reg[1]                CFD2QXL         tc240c          5.000000  n
f22_reg[2]                CFD2QXL         tc240c          5.000000  n
f22_reg[3]                CFD2QXL         tc240c          5.000000  n
f22_reg[4]                CFD2QXL         tc240c          5.000000  n
f22_reg[5]                CFD2QXL         tc240c          5.000000  n
f22_reg[6]                CFD2QXL         tc240c          5.000000  n
f22_reg[7]                CFD2QXL         tc240c          5.000000  n
f22_reg[8]                CFD2QXL         tc240c          5.000000  n
f22_reg[9]                CFD2QXL         tc240c          5.000000  n
f22_reg[10]               CFD2QXL         tc240c          5.000000  n
f22_reg[11]               CFD2QXL         tc240c          5.000000  n
f22_reg[12]               CFD2QXL         tc240c          5.000000  n
f22_reg[13]               CFD2QXL         tc240c          5.000000  n
f22_reg[14]               CFD2QXL         tc240c          5.000000  n
f22_reg[15]               CFD2QXL         tc240c          5.000000  n
f22_reg[16]               CFD2QXL         tc240c          5.000000  n
f22_reg[17]               CFD2QXL         tc240c          5.000000  n
f22_reg[18]               CFD2QXL         tc240c          5.000000  n
f22_reg[19]               CFD2QXL         tc240c          5.000000  n
f22_reg[20]               CFD2QXL         tc240c          5.000000  n
f22_reg[21]               CFD2QXL         tc240c          5.000000  n
f22_reg[22]               CFD2QXL         tc240c          5.000000  n
f22_reg[23]               CFD2QXL         tc240c          5.000000  n
f22_reg[24]               CFD2QXL         tc240c          5.000000  n
f22_reg[25]               CFD2QXL         tc240c          5.000000  n
f22_reg[26]               CFD2QXL         tc240c          5.000000  n
f22_reg[27]               CFD2QXL         tc240c          5.000000  n
f22_reg[28]               CFD2QXL         tc240c          5.000000  n
f22_reg[29]               CFD2QXL         tc240c          5.000000  n
f22_reg[30]               CFD2QXL         tc240c          5.000000  n
f22_reg[31]               CFD2QXL         tc240c          5.000000  n
f23_reg[0]                CFD2QXL         tc240c          5.000000  n
f23_reg[1]                CFD2QX1         tc240c          7.000000  n
f23_reg[2]                CFD2QX1         tc240c          7.000000  n
f23_reg[3]                CFD2QX1         tc240c          7.000000  n
f23_reg[4]                CFD2QX1         tc240c          7.000000  n
f23_reg[5]                CFD2QX1         tc240c          7.000000  n
f23_reg[6]                CFD2QX1         tc240c          7.000000  n
f23_reg[7]                CFD2QX1         tc240c          7.000000  n
f23_reg[8]                CFD2QX1         tc240c          7.000000  n
f23_reg[9]                CFD2QX1         tc240c          7.000000  n
f23_reg[10]               CFD2QXL         tc240c          5.000000  n
f23_reg[11]               CFD2QX1         tc240c          7.000000  n
f23_reg[12]               CFD2QX1         tc240c          7.000000  n
f23_reg[13]               CFD2QX1         tc240c          7.000000  n
f23_reg[14]               CFD2QX1         tc240c          7.000000  n
f23_reg[15]               CFD2QX1         tc240c          7.000000  n
f23_reg[16]               CFD2QXL         tc240c          5.000000  n
f23_reg[17]               CFD2QX1         tc240c          7.000000  n
f23_reg[18]               CFD2QX1         tc240c          7.000000  n
f23_reg[19]               CFD2QX1         tc240c          7.000000  n
f23_reg[20]               CFD2QX1         tc240c          7.000000  n
f23_reg[21]               CFD2QX1         tc240c          7.000000  n
f23_reg[22]               CFD2QX1         tc240c          7.000000  n
f23_reg[23]               CFD2QX1         tc240c          7.000000  n
f23_reg[24]               CFD2QX1         tc240c          7.000000  n
f23_reg[25]               CFD2QXL         tc240c          5.000000  n
f23_reg[26]               CFD2QXL         tc240c          5.000000  n
f23_reg[27]               CFD2QXL         tc240c          5.000000  n
f23_reg[28]               CFD2QXL         tc240c          5.000000  n
f23_reg[29]               CFD2QXL         tc240c          5.000000  n
f23_reg[30]               CFD2QXL         tc240c          5.000000  n
f23_reg[31]               CFD2QXL         tc240c          5.000000  n
f24_reg[0]                CFD2QXL         tc240c          5.000000  n
f24_reg[1]                CFD2QXL         tc240c          5.000000  n
f24_reg[2]                CFD2QXL         tc240c          5.000000  n
f24_reg[3]                CFD2QXL         tc240c          5.000000  n
f24_reg[4]                CFD2QXL         tc240c          5.000000  n
f24_reg[5]                CFD2QXL         tc240c          5.000000  n
f24_reg[6]                CFD2QXL         tc240c          5.000000  n
f24_reg[7]                CFD2QXL         tc240c          5.000000  n
f24_reg[8]                CFD2QXL         tc240c          5.000000  n
f24_reg[9]                CFD2QXL         tc240c          5.000000  n
f24_reg[10]               CFD2QXL         tc240c          5.000000  n
f24_reg[11]               CFD2QXL         tc240c          5.000000  n
f24_reg[12]               CFD2QXL         tc240c          5.000000  n
f24_reg[13]               CFD2QXL         tc240c          5.000000  n
f24_reg[14]               CFD2QXL         tc240c          5.000000  n
f24_reg[15]               CFD2QXL         tc240c          5.000000  n
f24_reg[16]               CFD2QXL         tc240c          5.000000  n
f24_reg[17]               CFD2QXL         tc240c          5.000000  n
f24_reg[18]               CFD2QXL         tc240c          5.000000  n
f24_reg[19]               CFD2QXL         tc240c          5.000000  n
f24_reg[20]               CFD2QXL         tc240c          5.000000  n
f24_reg[21]               CFD2QXL         tc240c          5.000000  n
f24_reg[22]               CFD2QXL         tc240c          5.000000  n
f24_reg[23]               CFD2QXL         tc240c          5.000000  n
f24_reg[24]               CFD2QXL         tc240c          5.000000  n
f24_reg[25]               CFD2QXL         tc240c          5.000000  n
f24_reg[26]               CFD2QXL         tc240c          5.000000  n
f24_reg[27]               CFD2QXL         tc240c          5.000000  n
f24_reg[28]               CFD2QXL         tc240c          5.000000  n
f24_reg[29]               CFD2QXL         tc240c          5.000000  n
f24_reg[30]               CFD2QXL         tc240c          5.000000  n
f24_reg[31]               CFD2QXL         tc240c          5.000000  n
f25_reg[0]                CFD2QXL         tc240c          5.000000  n
f25_reg[2]                CFD2QXL         tc240c          5.000000  n
f25_reg[3]                CFD2QXL         tc240c          5.000000  n
f25_reg[4]                CFD2QXL         tc240c          5.000000  n
f25_reg[5]                CFD2QXL         tc240c          5.000000  n
f25_reg[6]                CFD2QXL         tc240c          5.000000  n
f25_reg[7]                CFD2QXL         tc240c          5.000000  n
f25_reg[8]                CFD2QXL         tc240c          5.000000  n
f25_reg[9]                CFD2QXL         tc240c          5.000000  n
f25_reg[10]               CFD2QXL         tc240c          5.000000  n
f25_reg[11]               CFD2QXL         tc240c          5.000000  n
f25_reg[12]               CFD2QXL         tc240c          5.000000  n
f25_reg[13]               CFD2QXL         tc240c          5.000000  n
f25_reg[14]               CFD2QXL         tc240c          5.000000  n
f25_reg[15]               CFD2QXL         tc240c          5.000000  n
f25_reg[16]               CFD2QXL         tc240c          5.000000  n
f25_reg[17]               CFD2QXL         tc240c          5.000000  n
f25_reg[18]               CFD2QXL         tc240c          5.000000  n
f25_reg[19]               CFD2QXL         tc240c          5.000000  n
f25_reg[20]               CFD2QXL         tc240c          5.000000  n
f25_reg[21]               CFD2QXL         tc240c          5.000000  n
f25_reg[22]               CFD2QXL         tc240c          5.000000  n
f25_reg[23]               CFD2QXL         tc240c          5.000000  n
f25_reg[24]               CFD2QXL         tc240c          5.000000  n
f25_reg[25]               CFD2QXL         tc240c          5.000000  n
f25_reg[26]               CFD2QXL         tc240c          5.000000  n
f25_reg[27]               CFD2QXL         tc240c          5.000000  n
f25_reg[28]               CFD2QXL         tc240c          5.000000  n
f25_reg[29]               CFD2QXL         tc240c          5.000000  n
f25_reg[30]               CFD2QXL         tc240c          5.000000  n
f25_reg[31]               CFD2QXL         tc240c          5.000000  n
f26_reg[0]                CFD2QXL         tc240c          5.000000  n
f26_reg[1]                CFD2QXL         tc240c          5.000000  n
f26_reg[2]                CFD2QXL         tc240c          5.000000  n
f26_reg[3]                CFD2QXL         tc240c          5.000000  n
f26_reg[4]                CFD2QXL         tc240c          5.000000  n
f26_reg[5]                CFD2QXL         tc240c          5.000000  n
f26_reg[6]                CFD2QXL         tc240c          5.000000  n
f26_reg[7]                CFD2QXL         tc240c          5.000000  n
f26_reg[8]                CFD2QXL         tc240c          5.000000  n
f26_reg[9]                CFD2QXL         tc240c          5.000000  n
f26_reg[10]               CFD2QXL         tc240c          5.000000  n
f26_reg[11]               CFD2QXL         tc240c          5.000000  n
f26_reg[12]               CFD2QXL         tc240c          5.000000  n
f26_reg[13]               CFD2QXL         tc240c          5.000000  n
f26_reg[14]               CFD2QXL         tc240c          5.000000  n
f26_reg[15]               CFD2QXL         tc240c          5.000000  n
f26_reg[16]               CFD2QXL         tc240c          5.000000  n
f26_reg[17]               CFD2QXL         tc240c          5.000000  n
f26_reg[18]               CFD2QXL         tc240c          5.000000  n
f26_reg[19]               CFD2QXL         tc240c          5.000000  n
f26_reg[20]               CFD2QXL         tc240c          5.000000  n
f26_reg[21]               CFD2QXL         tc240c          5.000000  n
f26_reg[22]               CFD2QXL         tc240c          5.000000  n
f26_reg[23]               CFD2QXL         tc240c          5.000000  n
f26_reg[24]               CFD2QXL         tc240c          5.000000  n
f26_reg[25]               CFD2QXL         tc240c          5.000000  n
f26_reg[26]               CFD2QXL         tc240c          5.000000  n
f26_reg[27]               CFD2QXL         tc240c          5.000000  n
f26_reg[28]               CFD2QXL         tc240c          5.000000  n
f26_reg[29]               CFD2QXL         tc240c          5.000000  n
f26_reg[30]               CFD2QXL         tc240c          5.000000  n
f26_reg[31]               CFD2QXL         tc240c          5.000000  n
f27_reg[0]                CFD2QXL         tc240c          5.000000  n
f27_reg[1]                CFD2QXL         tc240c          5.000000  n
f27_reg[2]                CFD2QXL         tc240c          5.000000  n
f27_reg[3]                CFD2QXL         tc240c          5.000000  n
f27_reg[4]                CFD2QXL         tc240c          5.000000  n
f27_reg[5]                CFD2QXL         tc240c          5.000000  n
f27_reg[6]                CFD2QXL         tc240c          5.000000  n
f27_reg[7]                CFD2QXL         tc240c          5.000000  n
f27_reg[8]                CFD2QXL         tc240c          5.000000  n
f27_reg[9]                CFD2QXL         tc240c          5.000000  n
f27_reg[10]               CFD2QXL         tc240c          5.000000  n
f27_reg[11]               CFD2QXL         tc240c          5.000000  n
f27_reg[12]               CFD2QXL         tc240c          5.000000  n
f27_reg[13]               CFD2QXL         tc240c          5.000000  n
f27_reg[14]               CFD2QXL         tc240c          5.000000  n
f27_reg[15]               CFD2QXL         tc240c          5.000000  n
f27_reg[16]               CFD2QXL         tc240c          5.000000  n
f27_reg[17]               CFD2QXL         tc240c          5.000000  n
f27_reg[18]               CFD2QXL         tc240c          5.000000  n
f27_reg[19]               CFD2QXL         tc240c          5.000000  n
f27_reg[20]               CFD2QXL         tc240c          5.000000  n
f27_reg[21]               CFD2QXL         tc240c          5.000000  n
f27_reg[22]               CFD2QXL         tc240c          5.000000  n
f27_reg[23]               CFD2QXL         tc240c          5.000000  n
f27_reg[24]               CFD2QXL         tc240c          5.000000  n
f27_reg[25]               CFD2QXL         tc240c          5.000000  n
f27_reg[26]               CFD2QXL         tc240c          5.000000  n
f27_reg[27]               CFD2QXL         tc240c          5.000000  n
f27_reg[28]               CFD2QXL         tc240c          5.000000  n
f27_reg[29]               CFD2QXL         tc240c          5.000000  n
f27_reg[30]               CFD2QXL         tc240c          5.000000  n
f27_reg[31]               CFD2QXL         tc240c          5.000000  n
f30_reg[0]                CFD2QXL         tc240c          5.000000  n
f30_reg[1]                CFD2QXL         tc240c          5.000000  n
f30_reg[2]                CFD2QXL         tc240c          5.000000  n
f30_reg[3]                CFD2QXL         tc240c          5.000000  n
f30_reg[4]                CFD2QXL         tc240c          5.000000  n
f30_reg[5]                CFD2QXL         tc240c          5.000000  n
f30_reg[6]                CFD2QXL         tc240c          5.000000  n
f30_reg[7]                CFD2QXL         tc240c          5.000000  n
f30_reg[8]                CFD2QXL         tc240c          5.000000  n
f30_reg[9]                CFD2QXL         tc240c          5.000000  n
f30_reg[10]               CFD2QXL         tc240c          5.000000  n
f30_reg[11]               CFD2QXL         tc240c          5.000000  n
f30_reg[12]               CFD2QXL         tc240c          5.000000  n
f30_reg[13]               CFD2QXL         tc240c          5.000000  n
f30_reg[14]               CFD2QXL         tc240c          5.000000  n
f30_reg[15]               CFD2QXL         tc240c          5.000000  n
f30_reg[16]               CFD2QX1         tc240c          7.000000  n
f30_reg[17]               CFD2QX1         tc240c          7.000000  n
f30_reg[18]               CFD2QX1         tc240c          7.000000  n
f30_reg[19]               CFD2QXL         tc240c          5.000000  n
f30_reg[20]               CFD2QXL         tc240c          5.000000  n
f30_reg[21]               CFD2QXL         tc240c          5.000000  n
f30_reg[22]               CFD2QXL         tc240c          5.000000  n
f30_reg[23]               CFD2QXL         tc240c          5.000000  n
f30_reg[24]               CFD2QXL         tc240c          5.000000  n
f30_reg[25]               CFD2QXL         tc240c          5.000000  n
f30_reg[26]               CFD2QXL         tc240c          5.000000  n
f30_reg[27]               CFD2QXL         tc240c          5.000000  n
f30_reg[28]               CFD2QXL         tc240c          5.000000  n
f30_reg[29]               CFD2QXL         tc240c          5.000000  n
f30_reg[30]               CFD2QXL         tc240c          5.000000  n
f30_reg[31]               CFD2QXL         tc240c          5.000000  n
f31_reg[0]                CFD2QX1         tc240c          7.000000  n
f31_reg[1]                CFD2QX1         tc240c          7.000000  n
f31_reg[2]                CFD2QX1         tc240c          7.000000  n
f31_reg[3]                CFD2QX1         tc240c          7.000000  n
f31_reg[4]                CFD2QX1         tc240c          7.000000  n
f31_reg[5]                CFD2QX1         tc240c          7.000000  n
f31_reg[6]                CFD2QX1         tc240c          7.000000  n
f31_reg[7]                CFD2QX1         tc240c          7.000000  n
f31_reg[8]                CFD2QXL         tc240c          5.000000  n
f31_reg[9]                CFD2QX1         tc240c          7.000000  n
f31_reg[10]               CFD2QX1         tc240c          7.000000  n
f31_reg[11]               CFD2QX1         tc240c          7.000000  n
f31_reg[12]               CFD2QXL         tc240c          5.000000  n
f31_reg[13]               CFD2QX1         tc240c          7.000000  n
f31_reg[14]               CFD2QX1         tc240c          7.000000  n
f31_reg[15]               CFD2QX1         tc240c          7.000000  n
f31_reg[16]               CFD2QX1         tc240c          7.000000  n
f31_reg[17]               CFD2QX1         tc240c          7.000000  n
f31_reg[18]               CFD2QXL         tc240c          5.000000  n
f31_reg[19]               CFD2QX1         tc240c          7.000000  n
f31_reg[20]               CFD2QXL         tc240c          5.000000  n
f31_reg[21]               CFD2QX1         tc240c          7.000000  n
f31_reg[22]               CFD2QX1         tc240c          7.000000  n
f31_reg[23]               CFD2QXL         tc240c          5.000000  n
f31_reg[24]               CFD2QX1         tc240c          7.000000  n
f31_reg[25]               CFD2QX1         tc240c          7.000000  n
f31_reg[26]               CFD2QXL         tc240c          5.000000  n
f31_reg[27]               CFD2QXL         tc240c          5.000000  n
f31_reg[28]               CFD2QXL         tc240c          5.000000  n
f31_reg[29]               CFD2QX1         tc240c          7.000000  n
f31_reg[30]               CFD2QXL         tc240c          5.000000  n
f31_reg[31]               CFD2QXL         tc240c          5.000000  n
f32_reg[0]                CFD2QXL         tc240c          5.000000  n
f32_reg[1]                CFD2QXL         tc240c          5.000000  n
f32_reg[2]                CFD2QXL         tc240c          5.000000  n
f32_reg[3]                CFD2QXL         tc240c          5.000000  n
f32_reg[4]                CFD2QXL         tc240c          5.000000  n
f32_reg[5]                CFD2QXL         tc240c          5.000000  n
f32_reg[6]                CFD2QXL         tc240c          5.000000  n
f32_reg[7]                CFD2QXL         tc240c          5.000000  n
f32_reg[8]                CFD2QXL         tc240c          5.000000  n
f32_reg[9]                CFD2QXL         tc240c          5.000000  n
f32_reg[10]               CFD2QXL         tc240c          5.000000  n
f32_reg[11]               CFD2QXL         tc240c          5.000000  n
f32_reg[12]               CFD2QXL         tc240c          5.000000  n
f32_reg[13]               CFD2QXL         tc240c          5.000000  n
f32_reg[14]               CFD2QXL         tc240c          5.000000  n
f32_reg[15]               CFD2QXL         tc240c          5.000000  n
f32_reg[16]               CFD2QXL         tc240c          5.000000  n
f32_reg[17]               CFD2QXL         tc240c          5.000000  n
f32_reg[18]               CFD2QXL         tc240c          5.000000  n
f32_reg[19]               CFD2QXL         tc240c          5.000000  n
f32_reg[20]               CFD2QXL         tc240c          5.000000  n
f32_reg[21]               CFD2QXL         tc240c          5.000000  n
f32_reg[22]               CFD2QXL         tc240c          5.000000  n
f32_reg[23]               CFD2QXL         tc240c          5.000000  n
f32_reg[24]               CFD2QXL         tc240c          5.000000  n
f32_reg[25]               CFD2QXL         tc240c          5.000000  n
f32_reg[26]               CFD2QXL         tc240c          5.000000  n
f32_reg[27]               CFD2QXL         tc240c          5.000000  n
f32_reg[28]               CFD2QXL         tc240c          5.000000  n
f32_reg[29]               CFD2QXL         tc240c          5.000000  n
f32_reg[30]               CFD2QXL         tc240c          5.000000  n
f32_reg[31]               CFD2QXL         tc240c          5.000000  n
f33_reg[0]                CFD2QXL         tc240c          5.000000  n
f33_reg[1]                CFD2QXL         tc240c          5.000000  n
f33_reg[2]                CFD2QXL         tc240c          5.000000  n
f33_reg[3]                CFD2QXL         tc240c          5.000000  n
f33_reg[4]                CFD2QXL         tc240c          5.000000  n
f33_reg[5]                CFD2QXL         tc240c          5.000000  n
f33_reg[6]                CFD2QXL         tc240c          5.000000  n
f33_reg[7]                CFD2QXL         tc240c          5.000000  n
f33_reg[8]                CFD2QXL         tc240c          5.000000  n
f33_reg[9]                CFD2QXL         tc240c          5.000000  n
f33_reg[10]               CFD2QXL         tc240c          5.000000  n
f33_reg[11]               CFD2QXL         tc240c          5.000000  n
f33_reg[12]               CFD2QXL         tc240c          5.000000  n
f33_reg[13]               CFD2QXL         tc240c          5.000000  n
f33_reg[14]               CFD2QXL         tc240c          5.000000  n
f33_reg[15]               CFD2QXL         tc240c          5.000000  n
f33_reg[16]               CFD2QXL         tc240c          5.000000  n
f33_reg[17]               CFD2QXL         tc240c          5.000000  n
f33_reg[18]               CFD2QXL         tc240c          5.000000  n
f33_reg[19]               CFD2QXL         tc240c          5.000000  n
f33_reg[20]               CFD2QXL         tc240c          5.000000  n
f33_reg[21]               CFD2QXL         tc240c          5.000000  n
f33_reg[22]               CFD2QXL         tc240c          5.000000  n
f33_reg[23]               CFD2QXL         tc240c          5.000000  n
f33_reg[24]               CFD2QXL         tc240c          5.000000  n
f33_reg[25]               CFD2QXL         tc240c          5.000000  n
f33_reg[26]               CFD2QXL         tc240c          5.000000  n
f33_reg[27]               CFD2QXL         tc240c          5.000000  n
f33_reg[28]               CFD2QXL         tc240c          5.000000  n
f33_reg[29]               CFD2QXL         tc240c          5.000000  n
f33_reg[30]               CFD2QXL         tc240c          5.000000  n
f33_reg[31]               CFD2QXL         tc240c          5.000000  n
f34_reg[0]                CFD2QXL         tc240c          5.000000  n
f34_reg[2]                CFD2QXL         tc240c          5.000000  n
f34_reg[3]                CFD2QXL         tc240c          5.000000  n
f34_reg[4]                CFD2QXL         tc240c          5.000000  n
f34_reg[5]                CFD2QXL         tc240c          5.000000  n
f34_reg[6]                CFD2QXL         tc240c          5.000000  n
f34_reg[7]                CFD2QXL         tc240c          5.000000  n
f34_reg[8]                CFD2QXL         tc240c          5.000000  n
f34_reg[9]                CFD2QXL         tc240c          5.000000  n
f34_reg[10]               CFD2QXL         tc240c          5.000000  n
f34_reg[11]               CFD2QXL         tc240c          5.000000  n
f34_reg[12]               CFD2QXL         tc240c          5.000000  n
f34_reg[13]               CFD2QXL         tc240c          5.000000  n
f34_reg[14]               CFD2QXL         tc240c          5.000000  n
f34_reg[15]               CFD2QXL         tc240c          5.000000  n
f34_reg[16]               CFD2QXL         tc240c          5.000000  n
f34_reg[17]               CFD2QXL         tc240c          5.000000  n
f34_reg[18]               CFD2QXL         tc240c          5.000000  n
f34_reg[19]               CFD2QXL         tc240c          5.000000  n
f34_reg[20]               CFD2QXL         tc240c          5.000000  n
f34_reg[21]               CFD2QXL         tc240c          5.000000  n
f34_reg[22]               CFD2QXL         tc240c          5.000000  n
f34_reg[23]               CFD2QXL         tc240c          5.000000  n
f34_reg[24]               CFD2QXL         tc240c          5.000000  n
f34_reg[25]               CFD2QXL         tc240c          5.000000  n
f34_reg[26]               CFD2QXL         tc240c          5.000000  n
f34_reg[27]               CFD2QXL         tc240c          5.000000  n
f34_reg[28]               CFD2QXL         tc240c          5.000000  n
f34_reg[29]               CFD2QXL         tc240c          5.000000  n
f34_reg[30]               CFD2QXL         tc240c          5.000000  n
f34_reg[31]               CFD2QXL         tc240c          5.000000  n
f41_reg[0]                CFD2QXL         tc240c          5.000000  n
f41_reg[1]                CFD2QXL         tc240c          5.000000  n
f41_reg[2]                CFD2QXL         tc240c          5.000000  n
f41_reg[3]                CFD2QXL         tc240c          5.000000  n
f41_reg[4]                CFD2QXL         tc240c          5.000000  n
f41_reg[5]                CFD2QXL         tc240c          5.000000  n
f41_reg[6]                CFD2QXL         tc240c          5.000000  n
f41_reg[7]                CFD2QXL         tc240c          5.000000  n
f41_reg[8]                CFD2QXL         tc240c          5.000000  n
f41_reg[9]                CFD2QXL         tc240c          5.000000  n
f41_reg[10]               CFD2QXL         tc240c          5.000000  n
f41_reg[11]               CFD2QXL         tc240c          5.000000  n
f41_reg[12]               CFD2QXL         tc240c          5.000000  n
f41_reg[13]               CFD2QXL         tc240c          5.000000  n
f41_reg[14]               CFD2QXL         tc240c          5.000000  n
f41_reg[15]               CFD2QXL         tc240c          5.000000  n
f41_reg[16]               CFD2QXL         tc240c          5.000000  n
f41_reg[17]               CFD2QXL         tc240c          5.000000  n
f41_reg[18]               CFD2QXL         tc240c          5.000000  n
f41_reg[19]               CFD2QXL         tc240c          5.000000  n
f41_reg[20]               CFD2QXL         tc240c          5.000000  n
f41_reg[21]               CFD2QXL         tc240c          5.000000  n
f41_reg[22]               CFD2QXL         tc240c          5.000000  n
f41_reg[23]               CFD2QXL         tc240c          5.000000  n
f41_reg[24]               CFD2QXL         tc240c          5.000000  n
f41_reg[25]               CFD2QXL         tc240c          5.000000  n
f41_reg[26]               CFD2QXL         tc240c          5.000000  n
f41_reg[27]               CFD2QXL         tc240c          5.000000  n
f41_reg[28]               CFD2QXL         tc240c          5.000000  n
f41_reg[29]               CFD2QXL         tc240c          5.000000  n
f41_reg[30]               CFD2QXL         tc240c          5.000000  n
f41_reg[31]               CFD2QXL         tc240c          5.000000  n
f42_reg[0]                CFD2QXL         tc240c          5.000000  n
f42_reg[1]                CFD2QXL         tc240c          5.000000  n
f42_reg[2]                CFD2QXL         tc240c          5.000000  n
f42_reg[3]                CFD2QXL         tc240c          5.000000  n
f42_reg[4]                CFD2QXL         tc240c          5.000000  n
f42_reg[5]                CFD2QXL         tc240c          5.000000  n
f42_reg[6]                CFD2QXL         tc240c          5.000000  n
f42_reg[7]                CFD2QXL         tc240c          5.000000  n
f42_reg[8]                CFD2QXL         tc240c          5.000000  n
f42_reg[9]                CFD2QXL         tc240c          5.000000  n
f42_reg[10]               CFD2QXL         tc240c          5.000000  n
f42_reg[11]               CFD2QXL         tc240c          5.000000  n
f42_reg[12]               CFD2QXL         tc240c          5.000000  n
f42_reg[13]               CFD2QXL         tc240c          5.000000  n
f42_reg[14]               CFD2QXL         tc240c          5.000000  n
f42_reg[15]               CFD2QXL         tc240c          5.000000  n
f42_reg[16]               CFD2QXL         tc240c          5.000000  n
f42_reg[17]               CFD2QXL         tc240c          5.000000  n
f42_reg[18]               CFD2QXL         tc240c          5.000000  n
f42_reg[19]               CFD2QXL         tc240c          5.000000  n
f42_reg[20]               CFD2QXL         tc240c          5.000000  n
f42_reg[21]               CFD2QXL         tc240c          5.000000  n
f42_reg[22]               CFD2QXL         tc240c          5.000000  n
f42_reg[23]               CFD2QXL         tc240c          5.000000  n
f42_reg[24]               CFD2QXL         tc240c          5.000000  n
f42_reg[25]               CFD2QXL         tc240c          5.000000  n
f42_reg[26]               CFD2QXL         tc240c          5.000000  n
f42_reg[27]               CFD2QXL         tc240c          5.000000  n
f42_reg[28]               CFD2QXL         tc240c          5.000000  n
f42_reg[29]               CFD2QXL         tc240c          5.000000  n
f42_reg[30]               CFD2QXL         tc240c          5.000000  n
f42_reg[31]               CFD2QXL         tc240c          5.000000  n
f43_reg[0]                CFD2QXL         tc240c          5.000000  n
f43_reg[1]                CFD2QXL         tc240c          5.000000  n
f43_reg[2]                CFD2QXL         tc240c          5.000000  n
f43_reg[3]                CFD2QXL         tc240c          5.000000  n
f43_reg[4]                CFD2QXL         tc240c          5.000000  n
f43_reg[5]                CFD2QXL         tc240c          5.000000  n
f43_reg[6]                CFD2QXL         tc240c          5.000000  n
f43_reg[7]                CFD2QXL         tc240c          5.000000  n
f43_reg[8]                CFD2QXL         tc240c          5.000000  n
f43_reg[9]                CFD2QXL         tc240c          5.000000  n
f43_reg[10]               CFD2QXL         tc240c          5.000000  n
f43_reg[11]               CFD2QXL         tc240c          5.000000  n
f43_reg[12]               CFD2QXL         tc240c          5.000000  n
f43_reg[13]               CFD2QXL         tc240c          5.000000  n
f43_reg[14]               CFD2QXL         tc240c          5.000000  n
f43_reg[15]               CFD2QXL         tc240c          5.000000  n
f43_reg[16]               CFD2QXL         tc240c          5.000000  n
f43_reg[17]               CFD2QXL         tc240c          5.000000  n
f43_reg[18]               CFD2QXL         tc240c          5.000000  n
f43_reg[19]               CFD2QXL         tc240c          5.000000  n
f43_reg[20]               CFD2QXL         tc240c          5.000000  n
f43_reg[21]               CFD2QXL         tc240c          5.000000  n
f43_reg[22]               CFD2QXL         tc240c          5.000000  n
f43_reg[23]               CFD2QXL         tc240c          5.000000  n
f43_reg[24]               CFD2QXL         tc240c          5.000000  n
f43_reg[25]               CFD2QXL         tc240c          5.000000  n
f43_reg[26]               CFD2QXL         tc240c          5.000000  n
f43_reg[27]               CFD2QXL         tc240c          5.000000  n
f43_reg[28]               CFD2QXL         tc240c          5.000000  n
f43_reg[29]               CFD2QXL         tc240c          5.000000  n
f43_reg[30]               CFD2QXL         tc240c          5.000000  n
f43_reg[31]               CFD2QXL         tc240c          5.000000  n
f51_reg[0]                CFD2QXL         tc240c          5.000000  n
f51_reg[1]                CFD2QXL         tc240c          5.000000  n
f51_reg[2]                CFD2QXL         tc240c          5.000000  n
f51_reg[3]                CFD2QXL         tc240c          5.000000  n
f51_reg[4]                CFD2QXL         tc240c          5.000000  n
f51_reg[5]                CFD2QXL         tc240c          5.000000  n
f51_reg[6]                CFD2QXL         tc240c          5.000000  n
f51_reg[7]                CFD2QXL         tc240c          5.000000  n
f51_reg[8]                CFD2QXL         tc240c          5.000000  n
f51_reg[9]                CFD2QXL         tc240c          5.000000  n
f51_reg[10]               CFD2QXL         tc240c          5.000000  n
f51_reg[11]               CFD2QXL         tc240c          5.000000  n
f51_reg[12]               CFD2QXL         tc240c          5.000000  n
f51_reg[13]               CFD2QXL         tc240c          5.000000  n
f51_reg[14]               CFD2QXL         tc240c          5.000000  n
f51_reg[15]               CFD2QXL         tc240c          5.000000  n
f51_reg[16]               CFD2QXL         tc240c          5.000000  n
f51_reg[17]               CFD2QXL         tc240c          5.000000  n
f51_reg[18]               CFD2QXL         tc240c          5.000000  n
f51_reg[19]               CFD2QXL         tc240c          5.000000  n
f51_reg[20]               CFD2QXL         tc240c          5.000000  n
f51_reg[21]               CFD2QXL         tc240c          5.000000  n
f51_reg[22]               CFD2QXL         tc240c          5.000000  n
f51_reg[23]               CFD2QXL         tc240c          5.000000  n
f51_reg[24]               CFD2QXL         tc240c          5.000000  n
f51_reg[25]               CFD2QXL         tc240c          5.000000  n
f51_reg[26]               CFD2QXL         tc240c          5.000000  n
f51_reg[27]               CFD2QXL         tc240c          5.000000  n
f51_reg[28]               CFD2QXL         tc240c          5.000000  n
f51_reg[29]               CFD2QXL         tc240c          5.000000  n
f51_reg[30]               CFD2QXL         tc240c          5.000000  n
f51_reg[31]               CFD2QXL         tc240c          5.000000  n
f52_reg[0]                CFD2QXL         tc240c          5.000000  n
f52_reg[1]                CFD2QXL         tc240c          5.000000  n
f52_reg[2]                CFD2QXL         tc240c          5.000000  n
f52_reg[3]                CFD2QXL         tc240c          5.000000  n
f52_reg[4]                CFD2QXL         tc240c          5.000000  n
f52_reg[5]                CFD2QXL         tc240c          5.000000  n
f52_reg[6]                CFD2QXL         tc240c          5.000000  n
f52_reg[7]                CFD2QXL         tc240c          5.000000  n
f52_reg[8]                CFD2QXL         tc240c          5.000000  n
f52_reg[9]                CFD2QXL         tc240c          5.000000  n
f52_reg[10]               CFD2QXL         tc240c          5.000000  n
f52_reg[11]               CFD2QXL         tc240c          5.000000  n
f52_reg[12]               CFD2QXL         tc240c          5.000000  n
f52_reg[13]               CFD2QXL         tc240c          5.000000  n
f52_reg[14]               CFD2QXL         tc240c          5.000000  n
f52_reg[15]               CFD2QXL         tc240c          5.000000  n
f52_reg[16]               CFD2QXL         tc240c          5.000000  n
f52_reg[17]               CFD2QXL         tc240c          5.000000  n
f52_reg[18]               CFD2QXL         tc240c          5.000000  n
f52_reg[19]               CFD2QXL         tc240c          5.000000  n
f52_reg[20]               CFD2QXL         tc240c          5.000000  n
f52_reg[21]               CFD2QXL         tc240c          5.000000  n
f52_reg[22]               CFD2QXL         tc240c          5.000000  n
f52_reg[23]               CFD2QXL         tc240c          5.000000  n
f52_reg[24]               CFD2QXL         tc240c          5.000000  n
f52_reg[25]               CFD2QXL         tc240c          5.000000  n
f52_reg[26]               CFD2QXL         tc240c          5.000000  n
f52_reg[27]               CFD2QXL         tc240c          5.000000  n
f52_reg[28]               CFD2QXL         tc240c          5.000000  n
f52_reg[29]               CFD2QXL         tc240c          5.000000  n
f52_reg[30]               CFD2QXL         tc240c          5.000000  n
f52_reg[31]               CFD2QXL         tc240c          5.000000  n
mult_193                  calc_DW_mult_uns_21             1649.500000
                                                                    BO, h
mult_195                  calc_DW_mult_uns_20             1650.000000
                                                                    BO, h
mult_196                  calc_DW_mult_uns_19             1651.000000
                                                                    BO, h
mult_197                  calc_DW_mult_uns_16             3032.000000
                                                                    BO, h
mult_198                  calc_DW_mult_uns_15             3034.000000
                                                                    BO, h
mult_203                  calc_DW_mult_uns_13             3059.500000
                                                                    BO, h
mult_204                  calc_DW_mult_uns_12             2997.500000
                                                                    BO, h
mult_205                  calc_DW_mult_uns_11             2969.500000
                                                                    BO, h
mult_207                  calc_DW_mult_uns_14             3016.500000
                                                                    BO, h
mult_213                  calc_DW_mult_uns_17             3048.000000
                                                                    BO, h
mult_221                  calc_DW_mult_uns_18             3030.500000
                                                                    BO, h
pushOut_reg               CFD2QXL         tc240c          5.000000  n
res_d_reg[0]              CFD2QXL         tc240c          5.000000  n
res_d_reg[1]              CFD2QXL         tc240c          5.000000  n
res_d_reg[2]              CFD2QXL         tc240c          5.000000  n
res_d_reg[3]              CFD2QXL         tc240c          5.000000  n
res_d_reg[4]              CFD2QXL         tc240c          5.000000  n
res_d_reg[5]              CFD2QXL         tc240c          5.000000  n
res_d_reg[6]              CFD2QXL         tc240c          5.000000  n
res_d_reg[7]              CFD2QXL         tc240c          5.000000  n
res_d_reg[8]              CFD2QXL         tc240c          5.000000  n
res_d_reg[9]              CFD2QXL         tc240c          5.000000  n
res_d_reg[10]             CFD2QXL         tc240c          5.000000  n
res_d_reg[11]             CFD2QXL         tc240c          5.000000  n
res_d_reg[12]             CFD2QXL         tc240c          5.000000  n
res_d_reg[13]             CFD2QXL         tc240c          5.000000  n
res_d_reg[14]             CFD2QXL         tc240c          5.000000  n
res_d_reg[15]             CFD2QXL         tc240c          5.000000  n
res_d_reg[16]             CFD2QXL         tc240c          5.000000  n
res_d_reg[17]             CFD2QXL         tc240c          5.000000  n
res_d_reg[18]             CFD2QXL         tc240c          5.000000  n
res_d_reg[19]             CFD2QXL         tc240c          5.000000  n
res_d_reg[20]             CFD2QXL         tc240c          5.000000  n
res_d_reg[21]             CFD2QXL         tc240c          5.000000  n
res_d_reg[22]             CFD2QXL         tc240c          5.000000  n
res_d_reg[23]             CFD2QXL         tc240c          5.000000  n
res_d_reg[24]             CFD2QXL         tc240c          5.000000  n
res_d_reg[25]             CFD2QXL         tc240c          5.000000  n
res_d_reg[26]             CFD2QXL         tc240c          5.000000  n
res_d_reg[27]             CFD2QXL         tc240c          5.000000  n
res_d_reg[28]             CFD2QXL         tc240c          5.000000  n
res_d_reg[29]             CFD2QXL         tc240c          5.000000  n
res_d_reg[30]             CFD2QXL         tc240c          5.000000  n
res_d_reg[31]             CFD2QXL         tc240c          5.000000  n
res_reg[0]                CFD2QXL         tc240c          5.000000  n
res_reg[1]                CFD2QXL         tc240c          5.000000  n
res_reg[2]                CFD2QXL         tc240c          5.000000  n
res_reg[3]                CFD2QXL         tc240c          5.000000  n
res_reg[4]                CFD2QXL         tc240c          5.000000  n
res_reg[5]                CFD2QXL         tc240c          5.000000  n
res_reg[6]                CFD2QXL         tc240c          5.000000  n
res_reg[7]                CFD2QXL         tc240c          5.000000  n
res_reg[8]                CFD2QXL         tc240c          5.000000  n
res_reg[9]                CFD2QXL         tc240c          5.000000  n
res_reg[10]               CFD2QXL         tc240c          5.000000  n
res_reg[11]               CFD2QXL         tc240c          5.000000  n
res_reg[12]               CFD2QXL         tc240c          5.000000  n
res_reg[13]               CFD2QXL         tc240c          5.000000  n
res_reg[14]               CFD2QXL         tc240c          5.000000  n
res_reg[15]               CFD2QXL         tc240c          5.000000  n
res_reg[16]               CFD2QXL         tc240c          5.000000  n
res_reg[17]               CFD2QXL         tc240c          5.000000  n
res_reg[18]               CFD2QXL         tc240c          5.000000  n
res_reg[19]               CFD2QXL         tc240c          5.000000  n
res_reg[20]               CFD2QXL         tc240c          5.000000  n
res_reg[21]               CFD2QXL         tc240c          5.000000  n
res_reg[22]               CFD2QXL         tc240c          5.000000  n
res_reg[23]               CFD2QXL         tc240c          5.000000  n
res_reg[24]               CFD2QXL         tc240c          5.000000  n
res_reg[25]               CFD2QXL         tc240c          5.000000  n
res_reg[26]               CFD2QXL         tc240c          5.000000  n
res_reg[27]               CFD2QXL         tc240c          5.000000  n
res_reg[28]               CFD2QXL         tc240c          5.000000  n
res_reg[29]               CFD2QXL         tc240c          5.000000  n
res_reg[30]               CFD2QXL         tc240c          5.000000  n
res_reg[31]               CFD2QXL         tc240c          5.000000  n
seen_reg[0]               CFD2QXL         tc240c          5.000000  n
seen_reg[1]               CFD2QXL         tc240c          5.000000  n
seen_reg[2]               CFD2QXL         tc240c          5.000000  n
--------------------------------------------------------------------------------
Total 1962 cells                                          37741.000000
1
report_timing -max_paths 10
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : calc
Version: I-2013.12-SP5
Date   : Wed Sep 17 23:57:14 2014
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: f23_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f31_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  f23_reg[5]/CP (CFD2QX1)                                 0.00 #     0.00 r
  f23_reg[5]/Q (CFD2QX1)                                  0.27       0.27 r
  mult_213/a[5] (calc_DW_mult_uns_17)                     0.00       0.27 r
  mult_213/U2184/Z (CIVX2)                                0.07       0.33 f
  mult_213/U2039/Z (CIVX1)                                0.16       0.50 r
  mult_213/U2038/Z (CENX1)                                0.20       0.70 r
  mult_213/U2013/Z (CND2X2)                               0.19       0.89 f
  mult_213/U2157/Z (COND2XL)                              0.31       1.19 r
  mult_213/U2065/S (CFA1X1)                               0.44       1.63 f
  mult_213/U515/S (CFA1X1)                                0.39       2.03 r
  mult_213/U513/S (CFA1X1)                                0.35       2.38 f
  mult_213/U512/S (CFA1X1)                                0.36       2.74 r
  mult_213/U1833/Z (CND2X1)                               0.08       2.82 f
  mult_213/U1521/Z (COAN1X1)                              0.18       3.01 f
  mult_213/U1528/Z (COND1X2)                              0.08       3.08 r
  mult_213/U1529/Z (CANR1X1)                              0.09       3.18 f
  mult_213/U1564/Z (COND1X1)                              0.08       3.26 r
  mult_213/U1756/Z (CAOR1X1)                              0.14       3.40 r
  mult_213/U1562/Z (CENXL)                                0.13       3.53 r
  mult_213/product[30] (calc_DW_mult_uns_17)              0.00       3.53 r
  f31_reg[30]/D (CFD2QXL)                                 0.00       3.53 r
  data arrival time                                                  3.53

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.25       4.75
  f31_reg[30]/CP (CFD2QXL)                                0.00       4.75 r
  library setup time                                     -0.22       4.53
  data required time                                                 4.53
  --------------------------------------------------------------------------
  data required time                                                 4.53
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: f12_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f24_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  f12_reg[15]/CP (CFD2QX1)                                0.00 #     0.00 r
  f12_reg[15]/Q (CFD2QX1)                                 0.32       0.32 f
  mult_205/a[15] (calc_DW_mult_uns_11)                    0.00       0.32 f
  mult_205/U1456/Z (CIVX2)                                0.10       0.41 r
  mult_205/U1518/Z (CIVX3)                                0.09       0.50 f
  mult_205/U1750/Z (CND2X1)                               0.09       0.60 r
  mult_205/U1752/Z (CND2X4)                               0.12       0.72 f
  mult_205/U1474/Z (CND2X2)                               0.12       0.84 r
  mult_205/U771/Z (COND2X1)                               0.13       0.97 f
  mult_205/U551/CO (CFA1X1)                               0.25       1.22 f
  mult_205/U538/CO (CFA1X1)                               0.25       1.47 f
  mult_205/U526/CO (CFA1X1)                               0.25       1.72 f
  mult_205/U514/CO (CFA1X1)                               0.25       1.97 f
  mult_205/U502/S (CFA1X1)                                0.37       2.34 r
  mult_205/U501/S (CFA1X1)                                0.36       2.70 f
  mult_205/U205/Z (CND2X2)                                0.05       2.75 r
  mult_205/U2151/Z (CIVX2)                                0.05       2.80 f
  mult_205/U1604/Z (CANR1X2)                              0.11       2.91 r
  mult_205/U197/Z (COND1X1)                               0.12       3.03 f
  mult_205/U1355/Z (CANR1X1)                              0.13       3.15 r
  mult_205/U1770/Z (COND1X1)                              0.10       3.26 f
  mult_205/U1825/Z (CANR1XL)                              0.11       3.37 r
  mult_205/U1749/Z (CENXL)                                0.16       3.53 r
  mult_205/product[30] (calc_DW_mult_uns_11)              0.00       3.53 r
  f24_reg[30]/D (CFD2QXL)                                 0.00       3.53 r
  data arrival time                                                  3.53

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.25       4.75
  f24_reg[30]/CP (CFD2QXL)                                0.00       4.75 r
  library setup time                                     -0.22       4.53
  data required time                                                 4.53
  --------------------------------------------------------------------------
  data required time                                                 4.53
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: f12_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f23_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  f12_reg[17]/CP (CFD2QX1)                                0.00 #     0.00 r
  f12_reg[17]/Q (CFD2QX1)                                 0.29       0.29 r
  mult_204/a[17] (calc_DW_mult_uns_12)                    0.00       0.29 r
  mult_204/U1683/Z (CIVXL)                                0.10       0.38 f
  mult_204/U1994/Z (CIVX2)                                0.10       0.49 r
  mult_204/U2057/Z (CEOX1)                                0.22       0.71 r
  mult_204/U1486/Z (CND2X2)                               0.18       0.89 f
  mult_204/U766/Z (COND2X1)                               0.15       1.04 r
  mult_204/U498/CO (CFA1X1)                               0.28       1.32 r
  mult_204/U483/S (CFA1X1)                                0.35       1.67 f
  mult_204/U480/CO (CFA1X1)                               0.25       1.92 f
  mult_204/U466/CO (CFA1X1)                               0.25       2.17 f
  mult_204/U452/S (CFA1X1)                                0.37       2.54 r
  mult_204/U451/S (CFA1X1)                                0.34       2.88 f
  mult_204/U1991/Z (CNR2X2)                               0.08       2.97 r
  mult_204/U1990/Z (COND1X1)                              0.08       3.05 f
  mult_204/U1736/Z (CANR1X1)                              0.13       3.18 r
  mult_204/U1714/Z (COND1XL)                              0.12       3.30 f
  mult_204/U1668/Z (CANR1X1)                              0.08       3.38 r
  mult_204/U1667/Z (CENXL)                                0.15       3.53 r
  mult_204/product[30] (calc_DW_mult_uns_12)              0.00       3.53 r
  f23_reg[30]/D (CFD2QXL)                                 0.00       3.53 r
  data arrival time                                                  3.53

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.25       4.75
  f23_reg[30]/CP (CFD2QXL)                                0.00       4.75 r
  library setup time                                     -0.22       4.53
  data required time                                                 4.53
  --------------------------------------------------------------------------
  data required time                                                 4.53
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: f12_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f23_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  f12_reg[17]/CP (CFD2QX1)                                0.00 #     0.00 r
  f12_reg[17]/Q (CFD2QX1)                                 0.29       0.29 r
  mult_204/a[17] (calc_DW_mult_uns_12)                    0.00       0.29 r
  mult_204/U1683/Z (CIVXL)                                0.10       0.38 f
  mult_204/U1994/Z (CIVX2)                                0.10       0.49 r
  mult_204/U2057/Z (CEOX1)                                0.22       0.71 r
  mult_204/U1486/Z (CND2X2)                               0.18       0.89 f
  mult_204/U766/Z (COND2X1)                               0.15       1.04 r
  mult_204/U498/CO (CFA1X1)                               0.28       1.32 r
  mult_204/U483/S (CFA1X1)                                0.35       1.67 f
  mult_204/U480/CO (CFA1X1)                               0.25       1.92 f
  mult_204/U466/CO (CFA1X1)                               0.25       2.17 f
  mult_204/U452/S (CFA1X1)                                0.37       2.54 r
  mult_204/U451/S (CFA1X1)                                0.34       2.88 f
  mult_204/U1991/Z (CNR2X2)                               0.08       2.97 r
  mult_204/U1990/Z (COND1X1)                              0.08       3.05 f
  mult_204/U1736/Z (CANR1X1)                              0.13       3.18 r
  mult_204/U1712/Z (COND1XL)                              0.12       3.30 f
  mult_204/U1670/Z (CANR1X1)                              0.08       3.38 r
  mult_204/U1669/Z (CENXL)                                0.15       3.53 r
  mult_204/product[31] (calc_DW_mult_uns_12)              0.00       3.53 r
  f23_reg[31]/D (CFD2QXL)                                 0.00       3.53 r
  data arrival time                                                  3.53

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.25       4.75
  f23_reg[31]/CP (CFD2QXL)                                0.00       4.75 r
  library setup time                                     -0.22       4.53
  data required time                                                 4.53
  --------------------------------------------------------------------------
  data required time                                                 4.53
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: f02_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f14_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  f02_reg[16]/CP (CFD2QX1)                                0.00 #     0.00 r
  f02_reg[16]/Q (CFD2QX1)                                 0.36       0.36 f
  mult_195/b[16] (calc_DW_mult_uns_20)                    0.00       0.36 f
  mult_195/U828/Z (CIVXL)                                 0.42       0.77 r
  mult_195/U959/Z (CNR2XL)                                0.21       0.98 f
  mult_195/U458/CO (CHA1X1)                               0.15       1.14 f
  mult_195/U448/CO (CFA1X1)                               0.25       1.38 f
  mult_195/U439/CO (CFA1X1)                               0.25       1.63 f
  mult_195/U429/CO (CFA1X1)                               0.25       1.88 f
  mult_195/U419/S (CFA1X1)                                0.37       2.26 r
  mult_195/U418/S (CFA1X1)                                0.33       2.59 f
  mult_195/U1047/Z (CNR2X1)                               0.14       2.72 r
  mult_195/U1022/Z (COND1XL)                              0.12       2.84 f
  mult_195/U1014/Z (CANR1XL)                              0.13       2.97 r
  mult_195/U857/Z (COND1X1)                               0.15       3.12 f
  mult_195/U1015/Z (CANR1X1)                              0.14       3.25 r
  mult_195/U1012/Z (COND1XL)                              0.16       3.41 f
  mult_195/U1010/Z (CENX1)                                0.12       3.53 f
  mult_195/product[30] (calc_DW_mult_uns_20)              0.00       3.53 f
  f14_reg[30]/D (CFD2QXL)                                 0.00       3.53 f
  data arrival time                                                  3.53

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.25       4.75
  f14_reg[30]/CP (CFD2QXL)                                0.00       4.75 r
  library setup time                                     -0.22       4.53
  data required time                                                 4.53
  --------------------------------------------------------------------------
  data required time                                                 4.53
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: f02_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f14_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  f02_reg[16]/CP (CFD2QX1)                                0.00 #     0.00 r
  f02_reg[16]/Q (CFD2QX1)                                 0.36       0.36 f
  mult_195/b[16] (calc_DW_mult_uns_20)                    0.00       0.36 f
  mult_195/U828/Z (CIVXL)                                 0.42       0.77 r
  mult_195/U959/Z (CNR2XL)                                0.21       0.98 f
  mult_195/U458/CO (CHA1X1)                               0.15       1.14 f
  mult_195/U448/CO (CFA1X1)                               0.25       1.38 f
  mult_195/U439/CO (CFA1X1)                               0.25       1.63 f
  mult_195/U429/CO (CFA1X1)                               0.25       1.88 f
  mult_195/U419/S (CFA1X1)                                0.37       2.26 r
  mult_195/U418/S (CFA1X1)                                0.33       2.59 f
  mult_195/U1047/Z (CNR2X1)                               0.14       2.72 r
  mult_195/U1022/Z (COND1XL)                              0.12       2.84 f
  mult_195/U1014/Z (CANR1XL)                              0.13       2.97 r
  mult_195/U857/Z (COND1X1)                               0.15       3.12 f
  mult_195/U1015/Z (CANR1X1)                              0.14       3.25 r
  mult_195/U1009/Z (COND1XL)                              0.16       3.41 f
  mult_195/U1008/Z (CENX1)                                0.12       3.53 f
  mult_195/product[29] (calc_DW_mult_uns_20)              0.00       3.53 f
  f14_reg[29]/D (CFD2QXL)                                 0.00       3.53 f
  data arrival time                                                  3.53

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.25       4.75
  f14_reg[29]/CP (CFD2QXL)                                0.00       4.75 r
  library setup time                                     -0.22       4.53
  data required time                                                 4.53
  --------------------------------------------------------------------------
  data required time                                                 4.53
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: f02_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f14_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  f02_reg[16]/CP (CFD2QX1)                                0.00 #     0.00 r
  f02_reg[16]/Q (CFD2QX1)                                 0.36       0.36 f
  mult_195/b[16] (calc_DW_mult_uns_20)                    0.00       0.36 f
  mult_195/U828/Z (CIVXL)                                 0.42       0.77 r
  mult_195/U959/Z (CNR2XL)                                0.21       0.98 f
  mult_195/U458/CO (CHA1X1)                               0.15       1.14 f
  mult_195/U448/CO (CFA1X1)                               0.25       1.38 f
  mult_195/U439/CO (CFA1X1)                               0.25       1.63 f
  mult_195/U429/CO (CFA1X1)                               0.25       1.88 f
  mult_195/U419/S (CFA1X1)                                0.37       2.26 r
  mult_195/U418/S (CFA1X1)                                0.33       2.59 f
  mult_195/U1047/Z (CNR2X1)                               0.14       2.72 r
  mult_195/U1022/Z (COND1XL)                              0.12       2.84 f
  mult_195/U1014/Z (CANR1XL)                              0.13       2.97 r
  mult_195/U857/Z (COND1X1)                               0.15       3.12 f
  mult_195/U1015/Z (CANR1X1)                              0.14       3.25 r
  mult_195/U1007/Z (COND1XL)                              0.16       3.41 f
  mult_195/U801/Z (CENX1)                                 0.12       3.53 f
  mult_195/product[28] (calc_DW_mult_uns_20)              0.00       3.53 f
  f14_reg[28]/D (CFD2QXL)                                 0.00       3.53 f
  data arrival time                                                  3.53

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.25       4.75
  f14_reg[28]/CP (CFD2QXL)                                0.00       4.75 r
  library setup time                                     -0.22       4.53
  data required time                                                 4.53
  --------------------------------------------------------------------------
  data required time                                                 4.53
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: f11_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f22_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  f11_reg[15]/CP (CFD2QX2)                                0.00 #     0.00 r
  f11_reg[15]/Q (CFD2QX2)                                 0.39       0.39 f
  mult_203/a[15] (calc_DW_mult_uns_13)                    0.00       0.39 f
  mult_203/U1641/Z (CNIVX4)                               0.14       0.53 f
  mult_203/U1281/Z (CIVX3)                                0.04       0.57 r
  mult_203/U1435/Z (CND2X2)                               0.07       0.64 f
  mult_203/U1396/Z (CND2X2)                               0.07       0.71 r
  mult_203/U1291/Z (CND2X4)                               0.08       0.79 f
  mult_203/U1477/Z (COR2X2)                               0.20       0.99 f
  mult_203/U1478/Z (CND2X2)                               0.05       1.04 r
  mult_203/U506/S (CFA1X1)                                0.33       1.37 f
  mult_203/U501/CO (CFA1X1)                               0.26       1.63 f
  mult_203/U487/S (CFA1X1)                                0.34       1.97 f
  mult_203/U485/S (CFA1X1)                                0.38       2.35 r
  mult_203/U484/S (CFA1X1)                                0.33       2.68 f
  mult_203/U1764/Z (COR2X1)                               0.17       2.85 f
  mult_203/U1431/Z (CANR1X2)                              0.07       2.92 r
  mult_203/U1542/Z (COND1X1)                              0.11       3.03 f
  mult_203/U1446/Z (CANR1XL)                              0.15       3.19 r
  mult_203/U1711/Z (COND1XL)                              0.12       3.30 f
  mult_203/U1577/Z (CANR1X1)                              0.08       3.38 r
  mult_203/U1675/Z (CENXL)                                0.15       3.53 r
  mult_203/product[31] (calc_DW_mult_uns_13)              0.00       3.53 r
  f22_reg[31]/D (CFD2QXL)                                 0.00       3.53 r
  data arrival time                                                  3.53

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.25       4.75
  f22_reg[31]/CP (CFD2QXL)                                0.00       4.75 r
  library setup time                                     -0.22       4.53
  data required time                                                 4.53
  --------------------------------------------------------------------------
  data required time                                                 4.53
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: f02_reg[9] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f17_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  f02_reg[9]/CP (CFD2QX1)                                 0.00 #     0.00 r
  f02_reg[9]/Q (CFD2QX1)                                  0.32       0.32 r
  mult_198/a[9] (calc_DW_mult_uns_15)                     0.00       0.32 r
  mult_198/U1394/Z (CIVX2)                                0.08       0.40 f
  mult_198/U1570/Z (CIVX3)                                0.12       0.52 r
  mult_198/U1418/Z (CENX2)                                0.15       0.67 r
  mult_198/U1439/Z (CND2IX2)                              0.16       0.83 f
  mult_198/U1957/Z (COND2XL)                              0.23       1.06 r
  mult_198/U487/S (CFA1X1)                                0.41       1.47 f
  mult_198/U482/CO (CFA1X1)                               0.26       1.73 f
  mult_198/U467/CO (CFA1X1)                               0.28       2.01 f
  mult_198/U453/CO (CFA1X1)                               0.25       2.26 f
  mult_198/U438/S (CFA1X1)                                0.37       2.63 r
  mult_198/U437/S (CFA1X1)                                0.34       2.97 f
  mult_198/U1701/Z (COR2X1)                               0.17       3.14 f
  mult_198/U1680/Z (CAN2XL)                               0.13       3.27 f
  mult_198/U1509/Z (CANR1X1)                              0.10       3.36 r
  mult_198/U2023/Z (CEOXL)                                0.16       3.53 r
  mult_198/product[31] (calc_DW_mult_uns_15)              0.00       3.53 r
  f17_reg[31]/D (CFD2QXL)                                 0.00       3.53 r
  data arrival time                                                  3.53

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.25       4.75
  f17_reg[31]/CP (CFD2QXL)                                0.00       4.75 r
  library setup time                                     -0.22       4.53
  data required time                                                 4.53
  --------------------------------------------------------------------------
  data required time                                                 4.53
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: f30_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f41_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  f30_reg[3]/CP (CFD2QXL)                                 0.00 #     0.00 r
  f30_reg[3]/Q (CFD2QXL)                                  0.39       0.39 r
  mult_221/b[3] (calc_DW_mult_uns_18)                     0.00       0.39 r
  mult_221/U1396/Z (CNIVX2)                               0.25       0.64 r
  mult_221/U1332/Z (CENXL)                                0.21       0.85 r
  mult_221/U2091/Z (COND2XL)                              0.14       0.99 f
  mult_221/U1633/Z (CIVXL)                                0.09       1.08 r
  mult_221/U1634/Z (CIVX2)                                0.07       1.15 f
  mult_221/U575/CO (CFA1X1)                               0.28       1.43 f
  mult_221/U565/CO (CFA1X1)                               0.26       1.69 f
  mult_221/U554/CO (CFA1X1)                               0.28       1.97 f
  mult_221/U544/S (CFA1X1)                                0.37       2.34 r
  mult_221/U543/S (CFA1X1)                                0.33       2.67 f
  mult_221/U1829/Z (COR2X1)                               0.17       2.84 f
  mult_221/U1408/Z (CANR1X1)                              0.11       2.95 r
  mult_221/U1785/Z (COND1X1)                              0.13       3.08 f
  mult_221/U1537/Z (CANR1X2)                              0.10       3.18 r
  mult_221/U1520/Z (CIVX2)                                0.08       3.26 f
  mult_221/U1773/Z (CANR1XL)                              0.11       3.37 r
  mult_221/U1620/Z (CENXL)                                0.16       3.53 r
  mult_221/product[27] (calc_DW_mult_uns_18)              0.00       3.53 r
  f41_reg[27]/D (CFD2QXL)                                 0.00       3.53 r
  data arrival time                                                  3.53

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (propagated)                        0.00       5.00
  clock uncertainty                                      -0.25       4.75
  f41_reg[27]/CP (CFD2QXL)                                0.00       4.75 r
  library setup time                                     -0.22       4.53
  data required time                                                 4.53
  --------------------------------------------------------------------------
  data required time                                                 4.53
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


1
write -hierarchy -format verilog -output calc_gates.v
Writing verilog file '/home/de/desa9341/calc/calc_gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 355 nets to module calc using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
