Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 21 11:55:49 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_1seccnt_timing_summary_routed.rpt -pb my_1seccnt_timing_summary_routed.pb -rpx my_1seccnt_timing_summary_routed.rpx -warn_on_violation
| Design       : my_1seccnt
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   56          inf        0.000                      0                   56           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.150ns  (logic 4.064ns (66.080%)  route 2.086ns (33.920%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE                         0.000     0.000 r  LED_reg/C
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  LED_reg/Q
                         net (fo=2, routed)           2.086     2.604    LED_OBUF
    L15                  OBUF (Prop_obuf_I_O)         3.546     6.150 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     6.150    LED
    L15                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt_val_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.557ns  (logic 1.599ns (35.091%)  route 2.958ns (64.909%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=2, routed)           1.789     3.264    RST_IBUF
    SLICE_X42Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.388 r  cnt_val[0]_i_1/O
                         net (fo=27, routed)          1.169     4.557    cnt_val[0]_i_1_n_0
    SLICE_X43Y67         FDRE                                         r  cnt_val_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt_val_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.557ns  (logic 1.599ns (35.091%)  route 2.958ns (64.909%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=2, routed)           1.789     3.264    RST_IBUF
    SLICE_X42Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.388 r  cnt_val[0]_i_1/O
                         net (fo=27, routed)          1.169     4.557    cnt_val[0]_i_1_n_0
    SLICE_X43Y67         FDRE                                         r  cnt_val_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt_val_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.557ns  (logic 1.599ns (35.091%)  route 2.958ns (64.909%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=2, routed)           1.789     3.264    RST_IBUF
    SLICE_X42Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.388 r  cnt_val[0]_i_1/O
                         net (fo=27, routed)          1.169     4.557    cnt_val[0]_i_1_n_0
    SLICE_X43Y67         FDRE                                         r  cnt_val_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt_val_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.557ns  (logic 1.599ns (35.091%)  route 2.958ns (64.909%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=2, routed)           1.789     3.264    RST_IBUF
    SLICE_X42Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.388 r  cnt_val[0]_i_1/O
                         net (fo=27, routed)          1.169     4.557    cnt_val[0]_i_1_n_0
    SLICE_X43Y67         FDRE                                         r  cnt_val_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt_val_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.278ns  (logic 1.599ns (37.382%)  route 2.679ns (62.618%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=2, routed)           1.789     3.264    RST_IBUF
    SLICE_X42Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.388 r  cnt_val[0]_i_1/O
                         net (fo=27, routed)          0.890     4.278    cnt_val[0]_i_1_n_0
    SLICE_X43Y65         FDRE                                         r  cnt_val_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt_val_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.278ns  (logic 1.599ns (37.382%)  route 2.679ns (62.618%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=2, routed)           1.789     3.264    RST_IBUF
    SLICE_X42Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.388 r  cnt_val[0]_i_1/O
                         net (fo=27, routed)          0.890     4.278    cnt_val[0]_i_1_n_0
    SLICE_X43Y65         FDRE                                         r  cnt_val_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt_val_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.278ns  (logic 1.599ns (37.382%)  route 2.679ns (62.618%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=2, routed)           1.789     3.264    RST_IBUF
    SLICE_X42Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.388 r  cnt_val[0]_i_1/O
                         net (fo=27, routed)          0.890     4.278    cnt_val[0]_i_1_n_0
    SLICE_X43Y65         FDRE                                         r  cnt_val_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt_val_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.278ns  (logic 1.599ns (37.382%)  route 2.679ns (62.618%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=2, routed)           1.789     3.264    RST_IBUF
    SLICE_X42Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.388 r  cnt_val[0]_i_1/O
                         net (fo=27, routed)          0.890     4.278    cnt_val[0]_i_1_n_0
    SLICE_X43Y65         FDRE                                         r  cnt_val_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            cnt_val_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.177ns  (logic 1.599ns (38.283%)  route 2.578ns (61.717%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=2, routed)           1.789     3.264    RST_IBUF
    SLICE_X42Y67         LUT2 (Prop_lut2_I1_O)        0.124     3.388 r  cnt_val[0]_i_1/O
                         net (fo=27, routed)          0.789     4.177    cnt_val[0]_i_1_n_0
    SLICE_X43Y71         FDRE                                         r  cnt_val_reg[24]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_val_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_val_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE                         0.000     0.000 r  cnt_val_reg[11]/C
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_val_reg[11]/Q
                         net (fo=2, routed)           0.117     0.258    cnt_val_reg[11]
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  cnt_val_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    cnt_val_reg[8]_i_1_n_4
    SLICE_X43Y67         FDRE                                         r  cnt_val_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_val_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_val_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  cnt_val_reg[19]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_val_reg[19]/Q
                         net (fo=2, routed)           0.117     0.258    cnt_val_reg[19]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  cnt_val_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    cnt_val_reg[16]_i_1_n_4
    SLICE_X43Y69         FDRE                                         r  cnt_val_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_val_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_val_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE                         0.000     0.000 r  cnt_val_reg[23]/C
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_val_reg[23]/Q
                         net (fo=2, routed)           0.117     0.258    cnt_val_reg[23]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  cnt_val_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    cnt_val_reg[20]_i_1_n_4
    SLICE_X43Y70         FDRE                                         r  cnt_val_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_val_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_val_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE                         0.000     0.000 r  cnt_val_reg[7]/C
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_val_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    cnt_val_reg[7]
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  cnt_val_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    cnt_val_reg[4]_i_1_n_4
    SLICE_X43Y66         FDRE                                         r  cnt_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_val_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_val_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE                         0.000     0.000 r  cnt_val_reg[15]/C
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_val_reg[15]/Q
                         net (fo=2, routed)           0.120     0.261    cnt_val_reg[15]
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  cnt_val_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    cnt_val_reg[12]_i_1_n_4
    SLICE_X43Y68         FDRE                                         r  cnt_val_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_val_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_val_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE                         0.000     0.000 r  cnt_val_reg[3]/C
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_val_reg[3]/Q
                         net (fo=2, routed)           0.120     0.261    cnt_val_reg[3]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  cnt_val_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.369    cnt_val_reg[0]_i_2_n_4
    SLICE_X43Y65         FDRE                                         r  cnt_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_val_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_val_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  cnt_val_reg[16]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_val_reg[16]/Q
                         net (fo=2, routed)           0.116     0.257    cnt_val_reg[16]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  cnt_val_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    cnt_val_reg[16]_i_1_n_7
    SLICE_X43Y69         FDRE                                         r  cnt_val_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_val_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_val_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE                         0.000     0.000 r  cnt_val_reg[4]/C
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_val_reg[4]/Q
                         net (fo=2, routed)           0.116     0.257    cnt_val_reg[4]
    SLICE_X43Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  cnt_val_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    cnt_val_reg[4]_i_1_n_7
    SLICE_X43Y66         FDRE                                         r  cnt_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_val_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_val_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  cnt_val_reg[18]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_val_reg[18]/Q
                         net (fo=2, routed)           0.120     0.261    cnt_val_reg[18]
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  cnt_val_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    cnt_val_reg[16]_i_1_n_5
    SLICE_X43Y69         FDRE                                         r  cnt_val_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_val_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_val_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE                         0.000     0.000 r  cnt_val_reg[2]/C
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_val_reg[2]/Q
                         net (fo=2, routed)           0.120     0.261    cnt_val_reg[2]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  cnt_val_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.372    cnt_val_reg[0]_i_2_n_5
    SLICE_X43Y65         FDRE                                         r  cnt_val_reg[2]/D
  -------------------------------------------------------------------    -------------------





