--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Lab7_TopModule.twx Lab7_TopModule.ncd -o
Lab7_TopModule.twr Lab7_TopModule.pcf -ucf Nexys4DDR_XC7A100T_ISE-Template.ucf

Design file:              Lab7_TopModule.ncd
Physical constraint file: Lab7_TopModule.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
adr_sel     |    1.363(R)|      FAST  |    1.684(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    1.385(R)|      FAST  |    2.220(R)|      SLOW  |clk_BUFGP         |   0.000|
s_sel       |    4.897(R)|      SLOW  |    0.885(R)|      SLOW  |clk_BUFGP         |   0.000|
step        |   -0.139(R)|      FAST  |    1.854(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
C           |        14.792(R)|      SLOW  |         5.232(R)|      FAST  |clk_BUFGP         |   0.000|
N           |        15.166(R)|      SLOW  |         5.512(R)|      FAST  |clk_BUFGP         |   0.000|
Z           |        16.661(R)|      SLOW  |         5.331(R)|      FAST  |clk_BUFGP         |   0.000|
a           |        17.929(R)|      SLOW  |         6.291(R)|      FAST  |clk_BUFGP         |   0.000|
b           |        17.977(R)|      SLOW  |         6.197(R)|      FAST  |clk_BUFGP         |   0.000|
c           |        17.295(R)|      SLOW  |         5.909(R)|      FAST  |clk_BUFGP         |   0.000|
d           |        17.883(R)|      SLOW  |         6.246(R)|      FAST  |clk_BUFGP         |   0.000|
e           |        17.552(R)|      SLOW  |         5.892(R)|      FAST  |clk_BUFGP         |   0.000|
f           |        17.509(R)|      SLOW  |         6.080(R)|      FAST  |clk_BUFGP         |   0.000|
g           |        17.285(R)|      SLOW  |         5.730(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.920|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
adr_sel        |a              |    9.956|
adr_sel        |b              |   10.155|
adr_sel        |c              |    9.311|
adr_sel        |d              |    9.924|
adr_sel        |e              |    9.509|
adr_sel        |f              |    9.532|
adr_sel        |g              |    9.242|
s_sel          |C              |   11.440|
s_sel          |N              |   11.946|
s_sel          |Z              |   13.014|
s_sel          |a              |   14.757|
s_sel          |b              |   14.757|
s_sel          |c              |   14.196|
s_sel          |d              |   14.713|
s_sel          |e              |   14.377|
s_sel          |f              |   14.410|
s_sel          |g              |   14.110|
---------------+---------------+---------+


Analysis completed Thu Apr 19 21:41:37 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 708 MB



