

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Fri Dec 13 11:23:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7901|     7901|  79.010 us|  79.010 us|  7902|  7902|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                           |                                |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_fft_Pipeline_1_fu_346                  |fft_Pipeline_1                  |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
        |grp_fft_Pipeline_2_fu_355                  |fft_Pipeline_2                  |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
        |grp_fft_Pipeline_Reverse_Operation_fu_364  |fft_Pipeline_Reverse_Operation  |      516|      516|   5.160 us|   5.160 us|   516|   516|       no|
        |grp_fft_stage_first_fu_377                 |fft_stage_first                 |      524|      524|   5.240 us|   5.240 us|   524|   524|       no|
        |grp_fft_Pipeline_Stage_loop_2_fu_388       |fft_Pipeline_Stage_loop_2       |      530|      530|   5.300 us|   5.300 us|   530|   530|       no|
        |grp_fft_Pipeline_Stage_loop_3_fu_403       |fft_Pipeline_Stage_loop_3       |      530|      530|   5.300 us|   5.300 us|   530|   530|       no|
        |grp_fft_Pipeline_Stage_loop_4_fu_418       |fft_Pipeline_Stage_loop_4       |      530|      530|   5.300 us|   5.300 us|   530|   530|       no|
        |grp_fft_Pipeline_Stage_loop_5_fu_433       |fft_Pipeline_Stage_loop_5       |      530|      530|   5.300 us|   5.300 us|   530|   530|       no|
        |grp_fft_Pipeline_Stage_loop_6_fu_448       |fft_Pipeline_Stage_loop_6       |      530|      530|   5.300 us|   5.300 us|   530|   530|       no|
        |grp_fft_Pipeline_Stage_loop_7_fu_464       |fft_Pipeline_Stage_loop_7       |      530|      530|   5.300 us|   5.300 us|   530|   530|       no|
        |grp_fft_Pipeline_Stage_loop_8_fu_480       |fft_Pipeline_Stage_loop_8       |      530|      530|   5.300 us|   5.300 us|   530|   530|       no|
        |grp_fft_Pipeline_Stage_loop_9_fu_496       |fft_Pipeline_Stage_loop_9       |      530|      530|   5.300 us|   5.300 us|   530|   530|       no|
        |grp_fft_Pipeline_last_stage_loop_fu_512    |fft_Pipeline_last_stage_loop    |      529|      529|   5.290 us|   5.290 us|   529|   529|       no|
        |grp_fft_Pipeline_13_fu_528                 |fft_Pipeline_13                 |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
        |grp_fft_Pipeline_14_fu_537                 |fft_Pipeline_14                 |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     10|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|   24|   15179|  13720|    -|
|Memory           |       90|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   5221|    -|
|Register         |        -|    -|     174|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       91|   24|   15353|  18951|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       32|   10|      14|     35|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U253        |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U256        |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U257        |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |grp_fft_Pipeline_1_fu_346                  |fft_Pipeline_1                  |        0|   0|    69|    75|    0|
    |grp_fft_Pipeline_13_fu_528                 |fft_Pipeline_13                 |        0|   0|    50|    82|    0|
    |grp_fft_Pipeline_14_fu_537                 |fft_Pipeline_14                 |        0|   0|    50|    82|    0|
    |grp_fft_Pipeline_2_fu_355                  |fft_Pipeline_2                  |        0|   0|    69|    75|    0|
    |grp_fft_Pipeline_Reverse_Operation_fu_364  |fft_Pipeline_Reverse_Operation  |        1|   0|   368|   192|    0|
    |grp_fft_Pipeline_Stage_loop_2_fu_388       |fft_Pipeline_Stage_loop_2       |        0|   0|  1167|   386|    0|
    |grp_fft_Pipeline_Stage_loop_3_fu_403       |fft_Pipeline_Stage_loop_3       |        0|   0|   979|   272|    0|
    |grp_fft_Pipeline_Stage_loop_4_fu_418       |fft_Pipeline_Stage_loop_4       |        0|   0|  1167|   386|    0|
    |grp_fft_Pipeline_Stage_loop_5_fu_433       |fft_Pipeline_Stage_loop_5       |        0|   0|   979|   272|    0|
    |grp_fft_Pipeline_Stage_loop_6_fu_448       |fft_Pipeline_Stage_loop_6       |        0|   0|   905|   258|    0|
    |grp_fft_Pipeline_Stage_loop_7_fu_464       |fft_Pipeline_Stage_loop_7       |        0|   0|   905|   258|    0|
    |grp_fft_Pipeline_Stage_loop_8_fu_480       |fft_Pipeline_Stage_loop_8       |        0|   0|   905|   258|    0|
    |grp_fft_Pipeline_Stage_loop_9_fu_496       |fft_Pipeline_Stage_loop_9       |        0|   0|   905|   258|    0|
    |grp_fft_Pipeline_last_stage_loop_fu_512    |fft_Pipeline_last_stage_loop    |        0|   0|   836|   226|    0|
    |fft_s_axi_U                                |fft_s_axi                       |        0|   0|   188|   296|    0|
    |grp_fft_stage_first_fu_377                 |fft_stage_first                 |        0|   0|   963|  1448|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U258         |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U259         |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U260         |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U261         |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U252        |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U254        |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U255        |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |input1_m_axi_U                             |input1_m_axi                    |        0|   0|   718|  1318|    0|
    |input2_m_axi_U                             |input2_m_axi                    |        0|   0|   718|  1318|    0|
    |output1_m_axi_U                            |output1_m_axi                   |        0|   0|   718|  1318|    0|
    |output2_m_axi_U                            |output2_m_axi                   |        0|   0|   718|  1318|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                      |                                |        1|  24| 15179| 13720|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Stage0_I_U    |Stage0_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage2_R_U    |Stage0_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage4_R_U    |Stage0_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Stage0_R_U    |Stage0_R_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |Stage0_R_1_U  |Stage0_R_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |Stage2_I_U    |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage2_I_1_U  |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage3_R_U    |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage3_R_1_U  |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage3_I_U    |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage3_I_1_U  |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage4_I_U    |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage4_I_1_U  |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage5_R_U    |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage5_R_1_U  |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage5_I_U    |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage5_I_1_U  |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage6_R_U    |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage6_R_1_U  |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage6_I_U    |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage6_I_1_U  |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage7_R_U    |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage7_R_1_U  |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage7_I_U    |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage7_I_1_U  |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage8_R_U    |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage8_R_1_U  |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage8_I_U    |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage8_I_1_U  |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage9_R_U    |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage9_R_1_U  |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage9_I_U    |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage9_I_1_U  |Stage2_I_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |W_imag_U      |W_imag_ROM_AUTO_1R      |        1|  0|   0|    0|   512|   32|     1|        16384|
    |W_real_U      |W_real_ROM_AUTO_1R      |        1|  0|   0|    0|   512|   32|     1|        16384|
    |buf_o_R_U     |buf_o_R_RAM_AUTO_1R1W   |        2|  0|   0|    0|   512|   32|     1|        16384|
    |buf_o_R_1_U   |buf_o_R_RAM_AUTO_1R1W   |        2|  0|   0|    0|   512|   32|     1|        16384|
    |buf_o_I_U     |buf_o_R_RAM_AUTO_1R1W   |        2|  0|   0|    0|   512|   32|     1|        16384|
    |buf_o_I_1_U   |buf_o_R_RAM_AUTO_1R1W   |        2|  0|   0|    0|   512|   32|     1|        16384|
    |in_R_U        |in_R_RAM_AUTO_1R1W      |        2|  0|   0|    0|   512|   32|     1|        16384|
    |in_R_1_U      |in_R_RAM_AUTO_1R1W      |        2|  0|   0|    0|   512|   32|     1|        16384|
    |in_I_U        |in_R_RAM_AUTO_1R1W      |        2|  0|   0|    0|   512|   32|     1|        16384|
    |in_I_1_U      |in_R_RAM_AUTO_1R1W      |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage1_R_0_U  |in_R_RAM_AUTO_1R1W      |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage1_R_1_U  |in_R_RAM_AUTO_1R1W      |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage1_I_0_U  |in_R_RAM_AUTO_1R1W      |        2|  0|   0|    0|   512|   32|     1|        16384|
    |Stage1_I_1_U  |in_R_RAM_AUTO_1R1W      |        2|  0|   0|    0|   512|   32|     1|        16384|
    +--------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                        |       90|  0|   0|    0| 25600| 1504|    47|       819200|
    +--------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state32_io               |        or|   0|  0|   2|           1|           1|
    |ap_block_state34_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state39                  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  10|           5|           5|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |Stage0_I_address0    |   14|          3|   10|         30|
    |Stage0_I_address1    |   14|          3|   10|         30|
    |Stage0_I_ce0         |   14|          3|    1|          3|
    |Stage0_I_ce1         |   14|          3|    1|          3|
    |Stage0_I_we0         |    9|          2|    1|          2|
    |Stage0_I_we1         |    9|          2|    1|          2|
    |Stage0_R_1_address0  |   14|          3|    9|         27|
    |Stage0_R_1_ce0       |   14|          3|    1|          3|
    |Stage0_R_1_we0       |    9|          2|    1|          2|
    |Stage0_R_address0    |   14|          3|    9|         27|
    |Stage0_R_ce0         |   14|          3|    1|          3|
    |Stage0_R_we0         |    9|          2|    1|          2|
    |Stage1_I_0_address0  |   14|          3|    9|         27|
    |Stage1_I_0_ce0       |   14|          3|    1|          3|
    |Stage1_I_0_ce1       |    9|          2|    1|          2|
    |Stage1_I_0_we0       |    9|          2|    1|          2|
    |Stage1_I_1_address0  |   14|          3|    9|         27|
    |Stage1_I_1_ce0       |   14|          3|    1|          3|
    |Stage1_I_1_ce1       |    9|          2|    1|          2|
    |Stage1_I_1_we0       |    9|          2|    1|          2|
    |Stage1_R_0_address0  |   14|          3|    9|         27|
    |Stage1_R_0_ce0       |   14|          3|    1|          3|
    |Stage1_R_0_ce1       |    9|          2|    1|          2|
    |Stage1_R_0_we0       |    9|          2|    1|          2|
    |Stage1_R_1_address0  |   14|          3|    9|         27|
    |Stage1_R_1_ce0       |   14|          3|    1|          3|
    |Stage1_R_1_ce1       |    9|          2|    1|          2|
    |Stage1_R_1_we0       |    9|          2|    1|          2|
    |Stage2_I_1_address0  |   14|          3|    9|         27|
    |Stage2_I_1_address1  |   14|          3|    9|         27|
    |Stage2_I_1_ce0       |   14|          3|    1|          3|
    |Stage2_I_1_ce1       |   14|          3|    1|          3|
    |Stage2_I_1_we0       |    9|          2|    1|          2|
    |Stage2_I_1_we1       |    9|          2|    1|          2|
    |Stage2_I_address0    |   14|          3|    9|         27|
    |Stage2_I_address1    |   14|          3|    9|         27|
    |Stage2_I_ce0         |   14|          3|    1|          3|
    |Stage2_I_ce1         |   14|          3|    1|          3|
    |Stage2_I_we0         |    9|          2|    1|          2|
    |Stage2_I_we1         |    9|          2|    1|          2|
    |Stage2_R_address0    |   14|          3|   10|         30|
    |Stage2_R_address1    |   14|          3|   10|         30|
    |Stage2_R_ce0         |   14|          3|    1|          3|
    |Stage2_R_ce1         |   14|          3|    1|          3|
    |Stage2_R_we0         |    9|          2|    1|          2|
    |Stage2_R_we1         |    9|          2|    1|          2|
    |Stage3_I_1_address0  |   14|          3|    9|         27|
    |Stage3_I_1_address1  |   14|          3|    9|         27|
    |Stage3_I_1_ce0       |   14|          3|    1|          3|
    |Stage3_I_1_ce1       |   14|          3|    1|          3|
    |Stage3_I_1_we0       |    9|          2|    1|          2|
    |Stage3_I_1_we1       |    9|          2|    1|          2|
    |Stage3_I_address0    |   14|          3|    9|         27|
    |Stage3_I_address1    |   14|          3|    9|         27|
    |Stage3_I_ce0         |   14|          3|    1|          3|
    |Stage3_I_ce1         |   14|          3|    1|          3|
    |Stage3_I_we0         |    9|          2|    1|          2|
    |Stage3_I_we1         |    9|          2|    1|          2|
    |Stage3_R_1_address0  |   14|          3|    9|         27|
    |Stage3_R_1_address1  |   14|          3|    9|         27|
    |Stage3_R_1_ce0       |   14|          3|    1|          3|
    |Stage3_R_1_ce1       |   14|          3|    1|          3|
    |Stage3_R_1_we0       |    9|          2|    1|          2|
    |Stage3_R_1_we1       |    9|          2|    1|          2|
    |Stage3_R_address0    |   14|          3|    9|         27|
    |Stage3_R_address1    |   14|          3|    9|         27|
    |Stage3_R_ce0         |   14|          3|    1|          3|
    |Stage3_R_ce1         |   14|          3|    1|          3|
    |Stage3_R_we0         |    9|          2|    1|          2|
    |Stage3_R_we1         |    9|          2|    1|          2|
    |Stage4_I_1_address0  |   14|          3|    9|         27|
    |Stage4_I_1_address1  |   14|          3|    9|         27|
    |Stage4_I_1_ce0       |   14|          3|    1|          3|
    |Stage4_I_1_ce1       |   14|          3|    1|          3|
    |Stage4_I_1_we0       |    9|          2|    1|          2|
    |Stage4_I_1_we1       |    9|          2|    1|          2|
    |Stage4_I_address0    |   14|          3|    9|         27|
    |Stage4_I_address1    |   14|          3|    9|         27|
    |Stage4_I_ce0         |   14|          3|    1|          3|
    |Stage4_I_ce1         |   14|          3|    1|          3|
    |Stage4_I_we0         |    9|          2|    1|          2|
    |Stage4_I_we1         |    9|          2|    1|          2|
    |Stage4_R_address0    |   14|          3|   10|         30|
    |Stage4_R_address1    |   14|          3|   10|         30|
    |Stage4_R_ce0         |   14|          3|    1|          3|
    |Stage4_R_ce1         |   14|          3|    1|          3|
    |Stage4_R_we0         |    9|          2|    1|          2|
    |Stage4_R_we1         |    9|          2|    1|          2|
    |Stage5_I_1_address0  |   14|          3|    9|         27|
    |Stage5_I_1_address1  |   14|          3|    9|         27|
    |Stage5_I_1_ce0       |   14|          3|    1|          3|
    |Stage5_I_1_ce1       |   14|          3|    1|          3|
    |Stage5_I_1_we0       |    9|          2|    1|          2|
    |Stage5_I_1_we1       |    9|          2|    1|          2|
    |Stage5_I_address0    |   14|          3|    9|         27|
    |Stage5_I_address1    |   14|          3|    9|         27|
    |Stage5_I_ce0         |   14|          3|    1|          3|
    |Stage5_I_ce1         |   14|          3|    1|          3|
    |Stage5_I_we0         |    9|          2|    1|          2|
    |Stage5_I_we1         |    9|          2|    1|          2|
    |Stage5_R_1_address0  |   14|          3|    9|         27|
    |Stage5_R_1_address1  |   14|          3|    9|         27|
    |Stage5_R_1_ce0       |   14|          3|    1|          3|
    |Stage5_R_1_ce1       |   14|          3|    1|          3|
    |Stage5_R_1_we0       |    9|          2|    1|          2|
    |Stage5_R_1_we1       |    9|          2|    1|          2|
    |Stage5_R_address0    |   14|          3|    9|         27|
    |Stage5_R_address1    |   14|          3|    9|         27|
    |Stage5_R_ce0         |   14|          3|    1|          3|
    |Stage5_R_ce1         |   14|          3|    1|          3|
    |Stage5_R_we0         |    9|          2|    1|          2|
    |Stage5_R_we1         |    9|          2|    1|          2|
    |Stage6_I_1_address0  |   14|          3|    9|         27|
    |Stage6_I_1_address1  |   14|          3|    9|         27|
    |Stage6_I_1_ce0       |   14|          3|    1|          3|
    |Stage6_I_1_ce1       |   14|          3|    1|          3|
    |Stage6_I_1_we0       |    9|          2|    1|          2|
    |Stage6_I_1_we1       |    9|          2|    1|          2|
    |Stage6_I_address0    |   14|          3|    9|         27|
    |Stage6_I_address1    |   14|          3|    9|         27|
    |Stage6_I_ce0         |   14|          3|    1|          3|
    |Stage6_I_ce1         |   14|          3|    1|          3|
    |Stage6_I_we0         |    9|          2|    1|          2|
    |Stage6_I_we1         |    9|          2|    1|          2|
    |Stage6_R_1_address0  |   14|          3|    9|         27|
    |Stage6_R_1_address1  |   14|          3|    9|         27|
    |Stage6_R_1_ce0       |   14|          3|    1|          3|
    |Stage6_R_1_ce1       |   14|          3|    1|          3|
    |Stage6_R_1_we0       |    9|          2|    1|          2|
    |Stage6_R_1_we1       |    9|          2|    1|          2|
    |Stage6_R_address0    |   14|          3|    9|         27|
    |Stage6_R_address1    |   14|          3|    9|         27|
    |Stage6_R_ce0         |   14|          3|    1|          3|
    |Stage6_R_ce1         |   14|          3|    1|          3|
    |Stage6_R_we0         |    9|          2|    1|          2|
    |Stage6_R_we1         |    9|          2|    1|          2|
    |Stage7_I_1_address0  |   14|          3|    9|         27|
    |Stage7_I_1_address1  |   14|          3|    9|         27|
    |Stage7_I_1_ce0       |   14|          3|    1|          3|
    |Stage7_I_1_ce1       |   14|          3|    1|          3|
    |Stage7_I_1_we0       |    9|          2|    1|          2|
    |Stage7_I_1_we1       |    9|          2|    1|          2|
    |Stage7_I_address0    |   14|          3|    9|         27|
    |Stage7_I_address1    |   14|          3|    9|         27|
    |Stage7_I_ce0         |   14|          3|    1|          3|
    |Stage7_I_ce1         |   14|          3|    1|          3|
    |Stage7_I_we0         |    9|          2|    1|          2|
    |Stage7_I_we1         |    9|          2|    1|          2|
    |Stage7_R_1_address0  |   14|          3|    9|         27|
    |Stage7_R_1_address1  |   14|          3|    9|         27|
    |Stage7_R_1_ce0       |   14|          3|    1|          3|
    |Stage7_R_1_ce1       |   14|          3|    1|          3|
    |Stage7_R_1_we0       |    9|          2|    1|          2|
    |Stage7_R_1_we1       |    9|          2|    1|          2|
    |Stage7_R_address0    |   14|          3|    9|         27|
    |Stage7_R_address1    |   14|          3|    9|         27|
    |Stage7_R_ce0         |   14|          3|    1|          3|
    |Stage7_R_ce1         |   14|          3|    1|          3|
    |Stage7_R_we0         |    9|          2|    1|          2|
    |Stage7_R_we1         |    9|          2|    1|          2|
    |Stage8_I_1_address0  |   14|          3|    9|         27|
    |Stage8_I_1_address1  |   14|          3|    9|         27|
    |Stage8_I_1_ce0       |   14|          3|    1|          3|
    |Stage8_I_1_ce1       |   14|          3|    1|          3|
    |Stage8_I_1_we0       |    9|          2|    1|          2|
    |Stage8_I_1_we1       |    9|          2|    1|          2|
    |Stage8_I_address0    |   14|          3|    9|         27|
    |Stage8_I_address1    |   14|          3|    9|         27|
    |Stage8_I_ce0         |   14|          3|    1|          3|
    |Stage8_I_ce1         |   14|          3|    1|          3|
    |Stage8_I_we0         |    9|          2|    1|          2|
    |Stage8_I_we1         |    9|          2|    1|          2|
    |Stage8_R_1_address0  |   14|          3|    9|         27|
    |Stage8_R_1_address1  |   14|          3|    9|         27|
    |Stage8_R_1_ce0       |   14|          3|    1|          3|
    |Stage8_R_1_ce1       |   14|          3|    1|          3|
    |Stage8_R_1_we0       |    9|          2|    1|          2|
    |Stage8_R_1_we1       |    9|          2|    1|          2|
    |Stage8_R_address0    |   14|          3|    9|         27|
    |Stage8_R_address1    |   14|          3|    9|         27|
    |Stage8_R_ce0         |   14|          3|    1|          3|
    |Stage8_R_ce1         |   14|          3|    1|          3|
    |Stage8_R_we0         |    9|          2|    1|          2|
    |Stage8_R_we1         |    9|          2|    1|          2|
    |Stage9_I_1_address0  |   14|          3|    9|         27|
    |Stage9_I_1_address1  |   14|          3|    9|         27|
    |Stage9_I_1_ce0       |   14|          3|    1|          3|
    |Stage9_I_1_ce1       |   14|          3|    1|          3|
    |Stage9_I_1_we0       |    9|          2|    1|          2|
    |Stage9_I_1_we1       |    9|          2|    1|          2|
    |Stage9_I_address0    |   14|          3|    9|         27|
    |Stage9_I_address1    |   14|          3|    9|         27|
    |Stage9_I_ce0         |   14|          3|    1|          3|
    |Stage9_I_ce1         |   14|          3|    1|          3|
    |Stage9_I_we0         |    9|          2|    1|          2|
    |Stage9_I_we1         |    9|          2|    1|          2|
    |Stage9_R_1_address0  |   14|          3|    9|         27|
    |Stage9_R_1_address1  |   14|          3|    9|         27|
    |Stage9_R_1_ce0       |   14|          3|    1|          3|
    |Stage9_R_1_ce1       |   14|          3|    1|          3|
    |Stage9_R_1_we0       |    9|          2|    1|          2|
    |Stage9_R_1_we1       |    9|          2|    1|          2|
    |Stage9_R_address0    |   14|          3|    9|         27|
    |Stage9_R_address1    |   14|          3|    9|         27|
    |Stage9_R_ce0         |   14|          3|    1|          3|
    |Stage9_R_ce1         |   14|          3|    1|          3|
    |Stage9_R_we0         |    9|          2|    1|          2|
    |Stage9_R_we1         |    9|          2|    1|          2|
    |W_imag_address0      |   53|         10|    9|         90|
    |W_imag_ce0           |   53|         10|    1|         10|
    |W_real_address0      |   53|         10|    9|         90|
    |W_real_ce0           |   53|         10|    1|         10|
    |ap_NS_fsm            |  177|         40|    1|         40|
    |buf_o_I_1_address0   |   14|          3|    9|         27|
    |buf_o_I_1_ce0        |   14|          3|    1|          3|
    |buf_o_I_1_ce1        |    9|          2|    1|          2|
    |buf_o_I_1_we0        |    9|          2|    1|          2|
    |buf_o_I_1_we1        |    9|          2|    1|          2|
    |buf_o_I_address0     |   14|          3|    9|         27|
    |buf_o_I_ce0          |   14|          3|    1|          3|
    |buf_o_I_ce1          |    9|          2|    1|          2|
    |buf_o_I_we0          |    9|          2|    1|          2|
    |buf_o_I_we1          |    9|          2|    1|          2|
    |buf_o_R_1_address0   |   14|          3|    9|         27|
    |buf_o_R_1_ce0        |   14|          3|    1|          3|
    |buf_o_R_1_ce1        |    9|          2|    1|          2|
    |buf_o_R_1_we0        |    9|          2|    1|          2|
    |buf_o_R_1_we1        |    9|          2|    1|          2|
    |buf_o_R_address0     |   14|          3|    9|         27|
    |buf_o_R_ce0          |   14|          3|    1|          3|
    |buf_o_R_ce1          |    9|          2|    1|          2|
    |buf_o_R_we0          |    9|          2|    1|          2|
    |buf_o_R_we1          |    9|          2|    1|          2|
    |grp_fu_670_ce        |   53|         10|    1|         10|
    |grp_fu_670_p0        |   53|         10|   32|        320|
    |grp_fu_670_p1        |   53|         10|   32|        320|
    |grp_fu_674_ce        |   53|         10|    1|         10|
    |grp_fu_674_p0        |   53|         10|   32|        320|
    |grp_fu_674_p1        |   53|         10|   32|        320|
    |grp_fu_678_ce        |   53|         10|    1|         10|
    |grp_fu_678_p0        |   53|         10|   32|        320|
    |grp_fu_678_p1        |   53|         10|   32|        320|
    |grp_fu_682_ce        |   53|         10|    1|         10|
    |grp_fu_682_p0        |   53|         10|   32|        320|
    |grp_fu_682_p1        |   53|         10|   32|        320|
    |grp_fu_686_ce        |   53|         10|    1|         10|
    |grp_fu_686_p0        |   53|         10|   32|        320|
    |grp_fu_686_p1        |   53|         10|   32|        320|
    |grp_fu_690_ce        |   53|         10|    1|         10|
    |grp_fu_690_p0        |   53|         10|   32|        320|
    |grp_fu_690_p1        |   53|         10|   32|        320|
    |grp_fu_694_ce        |   53|         10|    1|         10|
    |grp_fu_694_p0        |   53|         10|   32|        320|
    |grp_fu_694_p1        |   53|         10|   32|        320|
    |grp_fu_698_ce        |   53|         10|    1|         10|
    |grp_fu_698_p0        |   53|         10|   32|        320|
    |grp_fu_698_p1        |   53|         10|   32|        320|
    |grp_fu_702_ce        |   53|         10|    1|         10|
    |grp_fu_702_p0        |   53|         10|   32|        320|
    |grp_fu_702_p1        |   53|         10|   32|        320|
    |grp_fu_706_ce        |   53|         10|    1|         10|
    |grp_fu_706_p0        |   53|         10|   32|        320|
    |grp_fu_706_p1        |   53|         10|   32|        320|
    |in_I_1_address0      |   14|          3|    9|         27|
    |in_I_1_ce0           |   14|          3|    1|          3|
    |in_I_1_ce1           |    9|          2|    1|          2|
    |in_I_1_we0           |    9|          2|    1|          2|
    |in_I_address0        |   14|          3|    9|         27|
    |in_I_ce0             |   14|          3|    1|          3|
    |in_I_ce1             |    9|          2|    1|          2|
    |in_I_we0             |    9|          2|    1|          2|
    |in_R_1_address0      |   14|          3|    9|         27|
    |in_R_1_ce0           |   14|          3|    1|          3|
    |in_R_1_ce1           |    9|          2|    1|          2|
    |in_R_1_we0           |    9|          2|    1|          2|
    |in_R_address0        |   14|          3|    9|         27|
    |in_R_ce0             |   14|          3|    1|          3|
    |in_R_ce1             |    9|          2|    1|          2|
    |in_R_we0             |    9|          2|    1|          2|
    |input1_ARADDR        |   14|          3|   32|         96|
    |input1_ARLEN         |   14|          3|   32|         96|
    |input1_ARVALID       |   14|          3|    1|          3|
    |input1_RREADY        |    9|          2|    1|          2|
    |input1_blk_n_AR      |    9|          2|    1|          2|
    |input2_ARADDR        |   14|          3|   32|         96|
    |input2_ARLEN         |   14|          3|   32|         96|
    |input2_ARVALID       |   14|          3|    1|          3|
    |input2_RREADY        |    9|          2|    1|          2|
    |input2_blk_n_AR      |    9|          2|    1|          2|
    |output1_AWADDR       |   14|          3|   32|         96|
    |output1_AWLEN        |   14|          3|   32|         96|
    |output1_AWVALID      |   14|          3|    1|          3|
    |output1_BREADY       |   14|          3|    1|          3|
    |output1_WVALID       |    9|          2|    1|          2|
    |output1_blk_n_AW     |    9|          2|    1|          2|
    |output1_blk_n_B      |    9|          2|    1|          2|
    |output2_AWADDR       |   14|          3|   32|         96|
    |output2_AWLEN        |   14|          3|   32|         96|
    |output2_AWVALID      |   14|          3|    1|          3|
    |output2_BREADY       |   14|          3|    1|          3|
    |output2_WVALID       |    9|          2|    1|          2|
    |output2_blk_n_AW     |    9|          2|    1|          2|
    |output2_blk_n_B      |    9|          2|    1|          2|
    +---------------------+-----+-----------+-----+-----------+
    |Total                | 5221|       1082| 1801|      10028|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |  39|   0|   39|          0|
    |grp_fft_Pipeline_13_fu_528_ap_start_reg                 |   1|   0|    1|          0|
    |grp_fft_Pipeline_14_fu_537_ap_start_reg                 |   1|   0|    1|          0|
    |grp_fft_Pipeline_1_fu_346_ap_start_reg                  |   1|   0|    1|          0|
    |grp_fft_Pipeline_2_fu_355_ap_start_reg                  |   1|   0|    1|          0|
    |grp_fft_Pipeline_Reverse_Operation_fu_364_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_Pipeline_Stage_loop_2_fu_388_ap_start_reg       |   1|   0|    1|          0|
    |grp_fft_Pipeline_Stage_loop_3_fu_403_ap_start_reg       |   1|   0|    1|          0|
    |grp_fft_Pipeline_Stage_loop_4_fu_418_ap_start_reg       |   1|   0|    1|          0|
    |grp_fft_Pipeline_Stage_loop_5_fu_433_ap_start_reg       |   1|   0|    1|          0|
    |grp_fft_Pipeline_Stage_loop_6_fu_448_ap_start_reg       |   1|   0|    1|          0|
    |grp_fft_Pipeline_Stage_loop_7_fu_464_ap_start_reg       |   1|   0|    1|          0|
    |grp_fft_Pipeline_Stage_loop_8_fu_480_ap_start_reg       |   1|   0|    1|          0|
    |grp_fft_Pipeline_Stage_loop_9_fu_496_ap_start_reg       |   1|   0|    1|          0|
    |grp_fft_Pipeline_last_stage_loop_fu_512_ap_start_reg    |   1|   0|    1|          0|
    |grp_fft_stage_first_fu_377_ap_start_reg                 |   1|   0|    1|          0|
    |trunc_ln1_reg_638                                       |  30|   0|   30|          0|
    |trunc_ln2_reg_644                                       |  30|   0|   30|          0|
    |trunc_ln5_reg_632                                       |  30|   0|   30|          0|
    |trunc_ln_reg_626                                        |  30|   0|   30|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 174|   0|  174|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_fft_AWVALID       |   in|    1|       s_axi|           fft|        scalar|
|s_axi_fft_AWREADY       |  out|    1|       s_axi|           fft|        scalar|
|s_axi_fft_AWADDR        |   in|    6|       s_axi|           fft|        scalar|
|s_axi_fft_WVALID        |   in|    1|       s_axi|           fft|        scalar|
|s_axi_fft_WREADY        |  out|    1|       s_axi|           fft|        scalar|
|s_axi_fft_WDATA         |   in|   32|       s_axi|           fft|        scalar|
|s_axi_fft_WSTRB         |   in|    4|       s_axi|           fft|        scalar|
|s_axi_fft_ARVALID       |   in|    1|       s_axi|           fft|        scalar|
|s_axi_fft_ARREADY       |  out|    1|       s_axi|           fft|        scalar|
|s_axi_fft_ARADDR        |   in|    6|       s_axi|           fft|        scalar|
|s_axi_fft_RVALID        |  out|    1|       s_axi|           fft|        scalar|
|s_axi_fft_RREADY        |   in|    1|       s_axi|           fft|        scalar|
|s_axi_fft_RDATA         |  out|   32|       s_axi|           fft|        scalar|
|s_axi_fft_RRESP         |  out|    2|       s_axi|           fft|        scalar|
|s_axi_fft_BVALID        |  out|    1|       s_axi|           fft|        scalar|
|s_axi_fft_BREADY        |   in|    1|       s_axi|           fft|        scalar|
|s_axi_fft_BRESP         |  out|    2|       s_axi|           fft|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|           fft|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|           fft|  return value|
|m_axi_input1_AWVALID    |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_AWREADY    |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_AWADDR     |  out|   32|       m_axi|        input1|       pointer|
|m_axi_input1_AWID       |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_AWLEN      |  out|    8|       m_axi|        input1|       pointer|
|m_axi_input1_AWSIZE     |  out|    3|       m_axi|        input1|       pointer|
|m_axi_input1_AWBURST    |  out|    2|       m_axi|        input1|       pointer|
|m_axi_input1_AWLOCK     |  out|    2|       m_axi|        input1|       pointer|
|m_axi_input1_AWCACHE    |  out|    4|       m_axi|        input1|       pointer|
|m_axi_input1_AWPROT     |  out|    3|       m_axi|        input1|       pointer|
|m_axi_input1_AWQOS      |  out|    4|       m_axi|        input1|       pointer|
|m_axi_input1_AWREGION   |  out|    4|       m_axi|        input1|       pointer|
|m_axi_input1_AWUSER     |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_WVALID     |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_WREADY     |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_WDATA      |  out|   32|       m_axi|        input1|       pointer|
|m_axi_input1_WSTRB      |  out|    4|       m_axi|        input1|       pointer|
|m_axi_input1_WLAST      |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_WID        |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_WUSER      |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_ARVALID    |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_ARREADY    |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_ARADDR     |  out|   32|       m_axi|        input1|       pointer|
|m_axi_input1_ARID       |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_ARLEN      |  out|    8|       m_axi|        input1|       pointer|
|m_axi_input1_ARSIZE     |  out|    3|       m_axi|        input1|       pointer|
|m_axi_input1_ARBURST    |  out|    2|       m_axi|        input1|       pointer|
|m_axi_input1_ARLOCK     |  out|    2|       m_axi|        input1|       pointer|
|m_axi_input1_ARCACHE    |  out|    4|       m_axi|        input1|       pointer|
|m_axi_input1_ARPROT     |  out|    3|       m_axi|        input1|       pointer|
|m_axi_input1_ARQOS      |  out|    4|       m_axi|        input1|       pointer|
|m_axi_input1_ARREGION   |  out|    4|       m_axi|        input1|       pointer|
|m_axi_input1_ARUSER     |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_RVALID     |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_RREADY     |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_RDATA      |   in|   32|       m_axi|        input1|       pointer|
|m_axi_input1_RLAST      |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_RID        |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_RUSER      |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_RRESP      |   in|    2|       m_axi|        input1|       pointer|
|m_axi_input1_BVALID     |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_BREADY     |  out|    1|       m_axi|        input1|       pointer|
|m_axi_input1_BRESP      |   in|    2|       m_axi|        input1|       pointer|
|m_axi_input1_BID        |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input1_BUSER      |   in|    1|       m_axi|        input1|       pointer|
|m_axi_input2_AWVALID    |  out|    1|       m_axi|        input2|       pointer|
|m_axi_input2_AWREADY    |   in|    1|       m_axi|        input2|       pointer|
|m_axi_input2_AWADDR     |  out|   32|       m_axi|        input2|       pointer|
|m_axi_input2_AWID       |  out|    1|       m_axi|        input2|       pointer|
|m_axi_input2_AWLEN      |  out|    8|       m_axi|        input2|       pointer|
|m_axi_input2_AWSIZE     |  out|    3|       m_axi|        input2|       pointer|
|m_axi_input2_AWBURST    |  out|    2|       m_axi|        input2|       pointer|
|m_axi_input2_AWLOCK     |  out|    2|       m_axi|        input2|       pointer|
|m_axi_input2_AWCACHE    |  out|    4|       m_axi|        input2|       pointer|
|m_axi_input2_AWPROT     |  out|    3|       m_axi|        input2|       pointer|
|m_axi_input2_AWQOS      |  out|    4|       m_axi|        input2|       pointer|
|m_axi_input2_AWREGION   |  out|    4|       m_axi|        input2|       pointer|
|m_axi_input2_AWUSER     |  out|    1|       m_axi|        input2|       pointer|
|m_axi_input2_WVALID     |  out|    1|       m_axi|        input2|       pointer|
|m_axi_input2_WREADY     |   in|    1|       m_axi|        input2|       pointer|
|m_axi_input2_WDATA      |  out|   32|       m_axi|        input2|       pointer|
|m_axi_input2_WSTRB      |  out|    4|       m_axi|        input2|       pointer|
|m_axi_input2_WLAST      |  out|    1|       m_axi|        input2|       pointer|
|m_axi_input2_WID        |  out|    1|       m_axi|        input2|       pointer|
|m_axi_input2_WUSER      |  out|    1|       m_axi|        input2|       pointer|
|m_axi_input2_ARVALID    |  out|    1|       m_axi|        input2|       pointer|
|m_axi_input2_ARREADY    |   in|    1|       m_axi|        input2|       pointer|
|m_axi_input2_ARADDR     |  out|   32|       m_axi|        input2|       pointer|
|m_axi_input2_ARID       |  out|    1|       m_axi|        input2|       pointer|
|m_axi_input2_ARLEN      |  out|    8|       m_axi|        input2|       pointer|
|m_axi_input2_ARSIZE     |  out|    3|       m_axi|        input2|       pointer|
|m_axi_input2_ARBURST    |  out|    2|       m_axi|        input2|       pointer|
|m_axi_input2_ARLOCK     |  out|    2|       m_axi|        input2|       pointer|
|m_axi_input2_ARCACHE    |  out|    4|       m_axi|        input2|       pointer|
|m_axi_input2_ARPROT     |  out|    3|       m_axi|        input2|       pointer|
|m_axi_input2_ARQOS      |  out|    4|       m_axi|        input2|       pointer|
|m_axi_input2_ARREGION   |  out|    4|       m_axi|        input2|       pointer|
|m_axi_input2_ARUSER     |  out|    1|       m_axi|        input2|       pointer|
|m_axi_input2_RVALID     |   in|    1|       m_axi|        input2|       pointer|
|m_axi_input2_RREADY     |  out|    1|       m_axi|        input2|       pointer|
|m_axi_input2_RDATA      |   in|   32|       m_axi|        input2|       pointer|
|m_axi_input2_RLAST      |   in|    1|       m_axi|        input2|       pointer|
|m_axi_input2_RID        |   in|    1|       m_axi|        input2|       pointer|
|m_axi_input2_RUSER      |   in|    1|       m_axi|        input2|       pointer|
|m_axi_input2_RRESP      |   in|    2|       m_axi|        input2|       pointer|
|m_axi_input2_BVALID     |   in|    1|       m_axi|        input2|       pointer|
|m_axi_input2_BREADY     |  out|    1|       m_axi|        input2|       pointer|
|m_axi_input2_BRESP      |   in|    2|       m_axi|        input2|       pointer|
|m_axi_input2_BID        |   in|    1|       m_axi|        input2|       pointer|
|m_axi_input2_BUSER      |   in|    1|       m_axi|        input2|       pointer|
|m_axi_output1_AWVALID   |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_AWREADY   |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_AWADDR    |  out|   32|       m_axi|       output1|       pointer|
|m_axi_output1_AWID      |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_AWLEN     |  out|    8|       m_axi|       output1|       pointer|
|m_axi_output1_AWSIZE    |  out|    3|       m_axi|       output1|       pointer|
|m_axi_output1_AWBURST   |  out|    2|       m_axi|       output1|       pointer|
|m_axi_output1_AWLOCK    |  out|    2|       m_axi|       output1|       pointer|
|m_axi_output1_AWCACHE   |  out|    4|       m_axi|       output1|       pointer|
|m_axi_output1_AWPROT    |  out|    3|       m_axi|       output1|       pointer|
|m_axi_output1_AWQOS     |  out|    4|       m_axi|       output1|       pointer|
|m_axi_output1_AWREGION  |  out|    4|       m_axi|       output1|       pointer|
|m_axi_output1_AWUSER    |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_WVALID    |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_WREADY    |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_WDATA     |  out|   32|       m_axi|       output1|       pointer|
|m_axi_output1_WSTRB     |  out|    4|       m_axi|       output1|       pointer|
|m_axi_output1_WLAST     |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_WID       |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_WUSER     |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_ARVALID   |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_ARREADY   |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_ARADDR    |  out|   32|       m_axi|       output1|       pointer|
|m_axi_output1_ARID      |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_ARLEN     |  out|    8|       m_axi|       output1|       pointer|
|m_axi_output1_ARSIZE    |  out|    3|       m_axi|       output1|       pointer|
|m_axi_output1_ARBURST   |  out|    2|       m_axi|       output1|       pointer|
|m_axi_output1_ARLOCK    |  out|    2|       m_axi|       output1|       pointer|
|m_axi_output1_ARCACHE   |  out|    4|       m_axi|       output1|       pointer|
|m_axi_output1_ARPROT    |  out|    3|       m_axi|       output1|       pointer|
|m_axi_output1_ARQOS     |  out|    4|       m_axi|       output1|       pointer|
|m_axi_output1_ARREGION  |  out|    4|       m_axi|       output1|       pointer|
|m_axi_output1_ARUSER    |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_RVALID    |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_RREADY    |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_RDATA     |   in|   32|       m_axi|       output1|       pointer|
|m_axi_output1_RLAST     |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_RID       |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_RUSER     |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_RRESP     |   in|    2|       m_axi|       output1|       pointer|
|m_axi_output1_BVALID    |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_BREADY    |  out|    1|       m_axi|       output1|       pointer|
|m_axi_output1_BRESP     |   in|    2|       m_axi|       output1|       pointer|
|m_axi_output1_BID       |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output1_BUSER     |   in|    1|       m_axi|       output1|       pointer|
|m_axi_output2_AWVALID   |  out|    1|       m_axi|       output2|       pointer|
|m_axi_output2_AWREADY   |   in|    1|       m_axi|       output2|       pointer|
|m_axi_output2_AWADDR    |  out|   32|       m_axi|       output2|       pointer|
|m_axi_output2_AWID      |  out|    1|       m_axi|       output2|       pointer|
|m_axi_output2_AWLEN     |  out|    8|       m_axi|       output2|       pointer|
|m_axi_output2_AWSIZE    |  out|    3|       m_axi|       output2|       pointer|
|m_axi_output2_AWBURST   |  out|    2|       m_axi|       output2|       pointer|
|m_axi_output2_AWLOCK    |  out|    2|       m_axi|       output2|       pointer|
|m_axi_output2_AWCACHE   |  out|    4|       m_axi|       output2|       pointer|
|m_axi_output2_AWPROT    |  out|    3|       m_axi|       output2|       pointer|
|m_axi_output2_AWQOS     |  out|    4|       m_axi|       output2|       pointer|
|m_axi_output2_AWREGION  |  out|    4|       m_axi|       output2|       pointer|
|m_axi_output2_AWUSER    |  out|    1|       m_axi|       output2|       pointer|
|m_axi_output2_WVALID    |  out|    1|       m_axi|       output2|       pointer|
|m_axi_output2_WREADY    |   in|    1|       m_axi|       output2|       pointer|
|m_axi_output2_WDATA     |  out|   32|       m_axi|       output2|       pointer|
|m_axi_output2_WSTRB     |  out|    4|       m_axi|       output2|       pointer|
|m_axi_output2_WLAST     |  out|    1|       m_axi|       output2|       pointer|
|m_axi_output2_WID       |  out|    1|       m_axi|       output2|       pointer|
|m_axi_output2_WUSER     |  out|    1|       m_axi|       output2|       pointer|
|m_axi_output2_ARVALID   |  out|    1|       m_axi|       output2|       pointer|
|m_axi_output2_ARREADY   |   in|    1|       m_axi|       output2|       pointer|
|m_axi_output2_ARADDR    |  out|   32|       m_axi|       output2|       pointer|
|m_axi_output2_ARID      |  out|    1|       m_axi|       output2|       pointer|
|m_axi_output2_ARLEN     |  out|    8|       m_axi|       output2|       pointer|
|m_axi_output2_ARSIZE    |  out|    3|       m_axi|       output2|       pointer|
|m_axi_output2_ARBURST   |  out|    2|       m_axi|       output2|       pointer|
|m_axi_output2_ARLOCK    |  out|    2|       m_axi|       output2|       pointer|
|m_axi_output2_ARCACHE   |  out|    4|       m_axi|       output2|       pointer|
|m_axi_output2_ARPROT    |  out|    3|       m_axi|       output2|       pointer|
|m_axi_output2_ARQOS     |  out|    4|       m_axi|       output2|       pointer|
|m_axi_output2_ARREGION  |  out|    4|       m_axi|       output2|       pointer|
|m_axi_output2_ARUSER    |  out|    1|       m_axi|       output2|       pointer|
|m_axi_output2_RVALID    |   in|    1|       m_axi|       output2|       pointer|
|m_axi_output2_RREADY    |  out|    1|       m_axi|       output2|       pointer|
|m_axi_output2_RDATA     |   in|   32|       m_axi|       output2|       pointer|
|m_axi_output2_RLAST     |   in|    1|       m_axi|       output2|       pointer|
|m_axi_output2_RID       |   in|    1|       m_axi|       output2|       pointer|
|m_axi_output2_RUSER     |   in|    1|       m_axi|       output2|       pointer|
|m_axi_output2_RRESP     |   in|    2|       m_axi|       output2|       pointer|
|m_axi_output2_BVALID    |   in|    1|       m_axi|       output2|       pointer|
|m_axi_output2_BREADY    |  out|    1|       m_axi|       output2|       pointer|
|m_axi_output2_BRESP     |   in|    2|       m_axi|       output2|       pointer|
|m_axi_output2_BID       |   in|    1|       m_axi|       output2|       pointer|
|m_axi_output2_BUSER     |   in|    1|       m_axi|       output2|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

