/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [58:0] _01_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [19:0] celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [21:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [21:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [12:0] celloutsig_0_26z;
  wire [17:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [28:0] celloutsig_0_38z;
  wire [7:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [6:0] celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire [7:0] celloutsig_0_46z;
  wire [11:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_53z;
  wire [16:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [7:0] celloutsig_0_75z;
  wire [4:0] celloutsig_0_77z;
  wire [7:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_18z ? celloutsig_0_34z[1] : in_data[64];
  assign celloutsig_0_7z = celloutsig_0_6z ? celloutsig_0_5z[13] : in_data[56];
  assign celloutsig_1_0z = in_data[124] ? in_data[125] : in_data[157];
  assign celloutsig_0_8z = celloutsig_0_6z ? celloutsig_0_7z : celloutsig_0_5z[5];
  assign celloutsig_0_18z = celloutsig_0_2z[1] ? celloutsig_0_6z : celloutsig_0_12z;
  assign celloutsig_0_24z = celloutsig_0_1z[4] ? celloutsig_0_10z : celloutsig_0_22z;
  assign celloutsig_1_4z = ~(celloutsig_1_0z | celloutsig_1_2z);
  assign celloutsig_1_6z = ~(celloutsig_1_3z | celloutsig_1_4z);
  assign celloutsig_1_8z = ~(celloutsig_1_3z | celloutsig_1_1z[0]);
  assign celloutsig_1_19z = ~(celloutsig_1_1z[1] | celloutsig_1_8z);
  assign celloutsig_0_31z = ~(in_data[35] | celloutsig_0_27z[15]);
  assign celloutsig_0_4z = ~(celloutsig_0_1z[18] ^ celloutsig_0_1z[17]);
  assign celloutsig_0_71z = ~(celloutsig_0_22z ^ celloutsig_0_45z);
  assign celloutsig_0_12z = ~(celloutsig_0_6z ^ celloutsig_0_10z);
  assign celloutsig_0_14z = ~(celloutsig_0_7z ^ celloutsig_0_8z);
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_0z[9:6], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 59'h000000000000000;
    else _01_ <= { celloutsig_0_5z[12:0], celloutsig_0_8z, celloutsig_0_7z, _00_, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_1_3z = celloutsig_1_1z && in_data[116:114];
  assign celloutsig_0_0z = - in_data[60:51];
  assign celloutsig_0_34z = - celloutsig_0_16z[6:2];
  assign celloutsig_0_38z = - { celloutsig_0_21z[19:14], celloutsig_0_18z, celloutsig_0_21z };
  assign celloutsig_0_40z = - celloutsig_0_38z[21:19];
  assign celloutsig_0_42z = - { celloutsig_0_0z[8:5], celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_35z };
  assign celloutsig_0_46z = - { celloutsig_0_42z[6:2], celloutsig_0_45z, celloutsig_0_45z, celloutsig_0_20z };
  assign celloutsig_0_2z = - celloutsig_0_0z[9:1];
  assign celloutsig_0_75z = - celloutsig_0_26z[7:0];
  assign celloutsig_1_11z = - { in_data[133], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_18z = - { celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_26z = - celloutsig_0_15z[17:5];
  assign celloutsig_0_27z = - { celloutsig_0_1z[12], celloutsig_0_5z };
  assign celloutsig_0_32z = - { celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_31z };
  assign celloutsig_0_45z = celloutsig_0_1z[12:7] !== { celloutsig_0_32z[2:0], celloutsig_0_40z };
  assign celloutsig_0_25z = { celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_12z } !== { _01_[43:34], celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_29z = celloutsig_0_27z[9:3] !== celloutsig_0_21z[12:6];
  assign celloutsig_0_6z = in_data[13] & celloutsig_0_5z[0];
  assign celloutsig_1_2z = in_data[129] & celloutsig_1_1z[0];
  assign celloutsig_0_10z = in_data[11] & _00_[6];
  assign celloutsig_0_11z = celloutsig_0_2z[1] & celloutsig_0_3z[1];
  assign celloutsig_0_20z = in_data[68] & celloutsig_0_15z[17];
  assign celloutsig_0_22z = _01_[24] & in_data[74];
  assign celloutsig_0_5z = { celloutsig_0_3z[6:0], celloutsig_0_0z } >> { celloutsig_0_0z[8:2], celloutsig_0_0z };
  assign celloutsig_0_78z = { celloutsig_0_21z[21:20], celloutsig_0_53z } >> { celloutsig_0_75z[5:0], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_1z = { in_data[181], celloutsig_1_0z, celloutsig_1_0z } >> in_data[145:143];
  assign celloutsig_0_1z = in_data[24:3] >> { in_data[92:81], celloutsig_0_0z };
  assign celloutsig_0_53z = _00_[7:2] >>> celloutsig_0_49z[7:2];
  assign celloutsig_0_16z = { in_data[94:83], celloutsig_0_11z } >>> celloutsig_0_5z[13:1];
  assign celloutsig_0_21z = { celloutsig_0_15z[16:0], celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_7z } >>> celloutsig_0_1z;
  assign celloutsig_0_3z = in_data[34:27] >>> celloutsig_0_0z[9:2];
  assign celloutsig_0_49z = { celloutsig_0_38z[27:26], celloutsig_0_35z, celloutsig_0_2z } - { celloutsig_0_46z[4:3], celloutsig_0_2z, celloutsig_0_25z };
  assign celloutsig_0_77z = { celloutsig_0_27z[14:12], celloutsig_0_71z, celloutsig_0_25z } - celloutsig_0_21z[9:5];
  assign celloutsig_0_15z = { in_data[93:88], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z } - { in_data[50:32], celloutsig_0_12z };
  assign { out_data[136:128], out_data[96], out_data[36:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
