{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 29 21:02:21 2014 " "Info: Processing started: Sun Jun 29 21:02:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key5.v" { { "Info" "ISGN_ENTITY_NAME" "1 key5 " "Info: Found entity 1: key5" {  } { { "key5.v" "" { Text "G:/TEST/VGA/key5.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Info: Found entity 1: VGA" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Info: Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA.v(58) " "Warning (10230): Verilog HDL assignment warning at VGA.v(58): truncated value with size 32 to match size of target (2)" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "GRBX VGA.v(64) " "Warning (10235): Verilog HDL Always Construct warning at VGA.v(64): variable \"GRBX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "GRBY VGA.v(65) " "Warning (10235): Verilog HDL Always Construct warning at VGA.v(65): variable \"GRBY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "GRBX VGA.v(66) " "Warning (10235): Verilog HDL Always Construct warning at VGA.v(66): variable \"GRBX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "GRBY VGA.v(66) " "Warning (10235): Verilog HDL Always Construct warning at VGA.v(66): variable \"GRBY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA.v(74) " "Warning (10230): Verilog HDL assignment warning at VGA.v(74): truncated value with size 32 to match size of target (6)" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA.v(84) " "Warning (10230): Verilog HDL assignment warning at VGA.v(84): truncated value with size 32 to match size of target (5)" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA.v(94) " "Warning (10230): Verilog HDL assignment warning at VGA.v(94): truncated value with size 32 to match size of target (9)" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA.v(109) " "Warning (10230): Verilog HDL assignment warning at VGA.v(109): truncated value with size 32 to match size of target (3)" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA.v(110) " "Warning (10230): Verilog HDL assignment warning at VGA.v(110): truncated value with size 32 to match size of target (3)" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA.v(111) " "Warning (10230): Verilog HDL assignment warning at VGA.v(111): truncated value with size 32 to match size of target (3)" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA.v(112) " "Warning (10230): Verilog HDL assignment warning at VGA.v(112): truncated value with size 32 to match size of target (3)" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA.v(113) " "Warning (10230): Verilog HDL assignment warning at VGA.v(113): truncated value with size 32 to match size of target (3)" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA.v(114) " "Warning (10230): Verilog HDL assignment warning at VGA.v(114): truncated value with size 32 to match size of target (3)" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA.v(122) " "Warning (10230): Verilog HDL assignment warning at VGA.v(122): truncated value with size 32 to match size of target (3)" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA.v(123) " "Warning (10230): Verilog HDL assignment warning at VGA.v(123): truncated value with size 32 to match size of target (3)" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA.v(124) " "Warning (10230): Verilog HDL assignment warning at VGA.v(124): truncated value with size 32 to match size of target (3)" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA.v(125) " "Warning (10230): Verilog HDL assignment warning at VGA.v(125): truncated value with size 32 to match size of target (3)" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA.v(126) " "Warning (10230): Verilog HDL assignment warning at VGA.v(126): truncated value with size 32 to match size of target (3)" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA.v(127) " "Warning (10230): Verilog HDL assignment warning at VGA.v(127): truncated value with size 32 to match size of target (3)" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key5 key5:key5_a " "Info: Elaborating entity \"key5\" for hierarchy \"key5:key5_a\"" {  } { { "VGA.v" "key5_a" { Text "G:/TEST/VGA/VGA.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 key5.v(43) " "Warning (10230): Verilog HDL assignment warning at key5.v(43): truncated value with size 32 to match size of target (22)" {  } { { "key5.v" "" { Text "G:/TEST/VGA/key5.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 key5.v(49) " "Warning (10230): Verilog HDL assignment warning at key5.v(49): truncated value with size 32 to match size of target (22)" {  } { { "key5.v" "" { Text "G:/TEST/VGA/key5.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_s key5.v(62) " "Warning (10240): Verilog HDL Always Construct warning at key5.v(62): inferring latch(es) for variable \"next_s\", which holds its previous value in one or more paths through the always construct" {  } { { "key5.v" "" { Text "G:/TEST/VGA/key5.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_s key5.v(62) " "Info (10041): Inferred latch for \"next_s\" at key5.v(62)" {  } { { "key5.v" "" { Text "G:/TEST/VGA/key5.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "key5:key5_a\|next_s " "Warning: Latch key5:key5_a\|next_s has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA KEYA " "Warning: Ports D and ENA on the latch are fed by the same signal KEYA" {  } { { "VGA.v" "" { Text "G:/TEST/VGA/VGA.v" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "key5.v" "" { Text "G:/TEST/VGA/key5.v" 32 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Info: Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Info: Implemented 111 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Allocated 143 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 29 21:02:22 2014 " "Info: Processing ended: Sun Jun 29 21:02:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
