module mux8_1(output y, input i0,i1,i2,i3,i4,i5,i6,i7,s2,s1,s0);
wire x,z;
assign x= ~s2&(~s1&~s0&i0|~s1&s0&i1)|~s2&(s1&~s0&i2|s1&s0&i3);
assign z= s2&(~s1&~s0&i4|~s1&s0&i5)|s2&(s1&~s0&i6|s1&s0&i7);
assign y= x|z;
endmodule
