<profile>

<section name = "Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_227_17'" level="0">
<item name = "Date">Sat May 11 11:31:40 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">receiver</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 4.755 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">21, 21, 0.168 us, 0.168 us, 21, 21, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_227_17">19, 19, 3, 1, 1, 17, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 177, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 141, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln227_fu_260_p2">+, 0, 0, 14, 7, 3</column>
<column name="ret_V_35_fu_293_p2">+, 0, 0, 36, 29, 29</column>
<column name="ret_V_36_fu_307_p2">+, 0, 0, 36, 29, 29</column>
<column name="ret_V_37_fu_321_p2">+, 0, 0, 36, 29, 29</column>
<column name="ret_V_fu_279_p2">+, 0, 0, 36, 29, 29</column>
<column name="icmp_ln227_fu_254_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="or_ln227_fu_248_p2">or, 0, 0, 7, 7, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_9">9, 2, 7, 14</column>
<column name="i_fu_58">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="i_fu_58">7, 0, 7, 0</column>
<column name="icmp_ln227_reg_362">1, 0, 1, 0</column>
<column name="icmp_ln227_reg_362_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ret_V_35_reg_391">29, 0, 29, 0</column>
<column name="ret_V_36_reg_396">29, 0, 29, 0</column>
<column name="ret_V_37_reg_401">29, 0, 29, 0</column>
<column name="ret_V_reg_386">29, 0, 29, 0</column>
<column name="zext_ln813_reg_334">5, 0, 64, 59</column>
<column name="zext_ln813_reg_334_pp0_iter1_reg">5, 0, 64, 59</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_227_17, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_227_17, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_227_17, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_227_17, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_227_17, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_227_17, return value</column>
<column name="arr_5_I_V_address0">out, 5, ap_memory, arr_5_I_V, array</column>
<column name="arr_5_I_V_ce0">out, 1, ap_memory, arr_5_I_V, array</column>
<column name="arr_5_I_V_q0">in, 28, ap_memory, arr_5_I_V, array</column>
<column name="arr_5_I_V_1_address0">out, 5, ap_memory, arr_5_I_V_1, array</column>
<column name="arr_5_I_V_1_ce0">out, 1, ap_memory, arr_5_I_V_1, array</column>
<column name="arr_5_I_V_1_q0">in, 28, ap_memory, arr_5_I_V_1, array</column>
<column name="arr_6_I_V_address0">out, 5, ap_memory, arr_6_I_V, array</column>
<column name="arr_6_I_V_ce0">out, 1, ap_memory, arr_6_I_V, array</column>
<column name="arr_6_I_V_we0">out, 1, ap_memory, arr_6_I_V, array</column>
<column name="arr_6_I_V_d0">out, 29, ap_memory, arr_6_I_V, array</column>
<column name="arr_5_Q_V_address0">out, 5, ap_memory, arr_5_Q_V, array</column>
<column name="arr_5_Q_V_ce0">out, 1, ap_memory, arr_5_Q_V, array</column>
<column name="arr_5_Q_V_q0">in, 28, ap_memory, arr_5_Q_V, array</column>
<column name="arr_5_Q_V_1_address0">out, 5, ap_memory, arr_5_Q_V_1, array</column>
<column name="arr_5_Q_V_1_ce0">out, 1, ap_memory, arr_5_Q_V_1, array</column>
<column name="arr_5_Q_V_1_q0">in, 28, ap_memory, arr_5_Q_V_1, array</column>
<column name="arr_6_Q_V_address0">out, 5, ap_memory, arr_6_Q_V, array</column>
<column name="arr_6_Q_V_ce0">out, 1, ap_memory, arr_6_Q_V, array</column>
<column name="arr_6_Q_V_we0">out, 1, ap_memory, arr_6_Q_V, array</column>
<column name="arr_6_Q_V_d0">out, 29, ap_memory, arr_6_Q_V, array</column>
<column name="arr_5_I_V_2_address0">out, 5, ap_memory, arr_5_I_V_2, array</column>
<column name="arr_5_I_V_2_ce0">out, 1, ap_memory, arr_5_I_V_2, array</column>
<column name="arr_5_I_V_2_q0">in, 28, ap_memory, arr_5_I_V_2, array</column>
<column name="arr_5_I_V_3_address0">out, 5, ap_memory, arr_5_I_V_3, array</column>
<column name="arr_5_I_V_3_ce0">out, 1, ap_memory, arr_5_I_V_3, array</column>
<column name="arr_5_I_V_3_q0">in, 28, ap_memory, arr_5_I_V_3, array</column>
<column name="arr_6_I_V_2_address0">out, 5, ap_memory, arr_6_I_V_2, array</column>
<column name="arr_6_I_V_2_ce0">out, 1, ap_memory, arr_6_I_V_2, array</column>
<column name="arr_6_I_V_2_we0">out, 1, ap_memory, arr_6_I_V_2, array</column>
<column name="arr_6_I_V_2_d0">out, 29, ap_memory, arr_6_I_V_2, array</column>
<column name="arr_5_Q_V_2_address0">out, 5, ap_memory, arr_5_Q_V_2, array</column>
<column name="arr_5_Q_V_2_ce0">out, 1, ap_memory, arr_5_Q_V_2, array</column>
<column name="arr_5_Q_V_2_q0">in, 28, ap_memory, arr_5_Q_V_2, array</column>
<column name="arr_5_Q_V_3_address0">out, 5, ap_memory, arr_5_Q_V_3, array</column>
<column name="arr_5_Q_V_3_ce0">out, 1, ap_memory, arr_5_Q_V_3, array</column>
<column name="arr_5_Q_V_3_q0">in, 28, ap_memory, arr_5_Q_V_3, array</column>
<column name="arr_6_Q_V_2_address0">out, 5, ap_memory, arr_6_Q_V_2, array</column>
<column name="arr_6_Q_V_2_ce0">out, 1, ap_memory, arr_6_Q_V_2, array</column>
<column name="arr_6_Q_V_2_we0">out, 1, ap_memory, arr_6_Q_V_2, array</column>
<column name="arr_6_Q_V_2_d0">out, 29, ap_memory, arr_6_Q_V_2, array</column>
</table>
</item>
</section>
</profile>
