<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: verilog_backend.cc File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d7/d1b/verilog__backend_8cc.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">verilog_backend.cc File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../df/d80/register_8h_source.html">kernel/register.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d5/d51/celltypes_8h_source.html">kernel/celltypes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d7/d7f/log_8h_source.html">kernel/log.h</a>&quot;</code><br/>
<code>#include &lt;string&gt;</code><br/>
<code>#include &lt;sstream&gt;</code><br/>
<code>#include &lt;set&gt;</code><br/>
<code>#include &lt;map&gt;</code><br/>
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Include dependency graph for verilog_backend.cc:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../da/dd1/verilog__backend_8cc__incl.png" border="0" usemap="#verilog__backend_8cc" alt=""/></div>
<map name="verilog__backend_8cc" id="verilog__backend_8cc">
<area shape="rect" id="node2" href="../../df/d80/register_8h.html" title="kernel/register.h" alt="" coords="795,80,909,107"/><area shape="rect" id="node21" href="../../d7/d7f/log_8h.html" title="kernel/log.h" alt="" coords="1643,229,1731,256"/><area shape="rect" id="node26" href="../../d5/d51/celltypes_8h.html" title="kernel/celltypes.h" alt="" coords="471,80,593,107"/><area shape="rect" id="node3" href="../../d6/d81/yosys_8h.html" title="kernel/yosys.h" alt="" coords="800,155,904,181"/><area shape="rect" id="node25" href="../../d4/d80/rtlil_8h.html" title="kernel/rtlil.h" alt="" coords="1448,229,1536,256"/></map>
</div>
</div>
<p><a href="../../d7/d1b/verilog__backend_8cc_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/dff/structVerilogBackend.html">VerilogBackend</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ac353d9e309a2c4c03a3d7170ab8ff543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#ac353d9e309a2c4c03a3d7170ab8ff543">HANDLE_UNIOP</a>(_type, _operator)&#160;&#160;&#160;<a class="el" href="../../df/d7e/verilog__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">if</a> (cell-&gt;type ==_type) { <a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a7d47db1f2f823fd4e883de4d1b142cdb">dump_cell_expr_uniop</a>(f, indent, cell, _operator); return true; }</td></tr>
<tr class="separator:ac353d9e309a2c4c03a3d7170ab8ff543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b2c76e5bff8e6aec8a5542fdf03330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(_type, _operator)&#160;&#160;&#160;<a class="el" href="../../df/d7e/verilog__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">if</a> (cell-&gt;type ==_type) { <a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a6e33652332d46fbaaffa850901dd0f9d">dump_cell_expr_binop</a>(f, indent, cell, _operator); return true; }</td></tr>
<tr class="separator:a96b2c76e5bff8e6aec8a5542fdf03330"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a176ca1f57781d43a5ee1039172874dfa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a176ca1f57781d43a5ee1039172874dfa">reset_auto_counter_id</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> <a class="el" href="../../d9/daf/test__autotb_8cc.html#a772927c4b8a7a0dc61bda792453be950">id</a>, bool may_rename)</td></tr>
<tr class="separator:a176ca1f57781d43a5ee1039172874dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a0449a0f3bc20a8f7475493dab3b5cf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a7a0449a0f3bc20a8f7475493dab3b5cf">reset_auto_counter</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>)</td></tr>
<tr class="separator:a7a0449a0f3bc20a8f7475493dab3b5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64ab94bde941c75b44ab5302b79dd739"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a> (<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> internal_id, bool may_rename=true)</td></tr>
<tr class="separator:a64ab94bde941c75b44ab5302b79dd739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28aad0cb1350136978db41fd2d62716f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a28aad0cb1350136978db41fd2d62716f">is_reg_wire</a> (<a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig, std::string &amp;reg_name)</td></tr>
<tr class="separator:a28aad0cb1350136978db41fd2d62716f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af452d6e9cc16066cd127cb31353fcd4f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a> (std::ostream &amp;f, const <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> &amp;data, int width=-1, int offset=0, bool no_decimal=false, bool set_signed=false)</td></tr>
<tr class="separator:af452d6e9cc16066cd127cb31353fcd4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a996c389809c3c77e4ca4548c7a965919"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919">dump_sigchunk</a> (std::ostream &amp;f, const <a class="el" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> &amp;chunk, bool no_decimal=false)</td></tr>
<tr class="separator:a996c389809c3c77e4ca4548c7a965919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f5b58374b7d31fc022638fb95433105"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a> (std::ostream &amp;f, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;sig)</td></tr>
<tr class="separator:a8f5b58374b7d31fc022638fb95433105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff08953c9cbb9ccb17a9f0baca14e8b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a> (std::ostream &amp;f, std::string indent, std::map&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> &gt; &amp;attributes, char term= '\n')</td></tr>
<tr class="separator:aaff08953c9cbb9ccb17a9f0baca14e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f042fae8da55b313e597c43a4b1c179"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a7f042fae8da55b313e597c43a4b1c179">dump_wire</a> (std::ostream &amp;f, std::string indent, <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire)</td></tr>
<tr class="separator:a7f042fae8da55b313e597c43a4b1c179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0cea71109574eaf5f93e4b922a41813"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#ad0cea71109574eaf5f93e4b922a41813">dump_memory</a> (std::ostream &amp;f, std::string indent, <a class="el" href="../../d9/d83/structRTLIL_1_1Memory.html">RTLIL::Memory</a> *memory)</td></tr>
<tr class="separator:ad0cea71109574eaf5f93e4b922a41813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab947b1f58df960ccc8bc8453e36c5fa7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a> (std::ostream &amp;f, <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell, std::string port, bool gen_signed=true)</td></tr>
<tr class="separator:ab947b1f58df960ccc8bc8453e36c5fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4547204fd4e6bd7eae408bdc8c7fc0d0"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a4547204fd4e6bd7eae408bdc8c7fc0d0">cellname</a> (<a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell)</td></tr>
<tr class="separator:a4547204fd4e6bd7eae408bdc8c7fc0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d47db1f2f823fd4e883de4d1b142cdb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a7d47db1f2f823fd4e883de4d1b142cdb">dump_cell_expr_uniop</a> (std::ostream &amp;f, std::string indent, <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell, std::string op)</td></tr>
<tr class="separator:a7d47db1f2f823fd4e883de4d1b142cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e33652332d46fbaaffa850901dd0f9d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a6e33652332d46fbaaffa850901dd0f9d">dump_cell_expr_binop</a> (std::ostream &amp;f, std::string indent, <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell, std::string op)</td></tr>
<tr class="separator:a6e33652332d46fbaaffa850901dd0f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb0db6978caac6cd12da1ae045c1b8ab"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab">dump_cell_expr</a> (std::ostream &amp;f, std::string indent, <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell)</td></tr>
<tr class="separator:acb0db6978caac6cd12da1ae045c1b8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf87d608950921ea0126a91c8024f29b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b">dump_cell</a> (std::ostream &amp;f, std::string indent, <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell)</td></tr>
<tr class="separator:adf87d608950921ea0126a91c8024f29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36331bf90617fb637a8502ee19fc95fc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a36331bf90617fb637a8502ee19fc95fc">dump_conn</a> (std::ostream &amp;f, std::string indent, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;left, const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;right)</td></tr>
<tr class="separator:a36331bf90617fb637a8502ee19fc95fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8351d1187d52b68972cb8933f54cc6dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd">dump_proc_switch</a> (std::ostream &amp;f, std::string indent, <a class="el" href="../../d4/dca/structRTLIL_1_1SwitchRule.html">RTLIL::SwitchRule</a> *sw)</td></tr>
<tr class="separator:a8351d1187d52b68972cb8933f54cc6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa439d5e48fd67321a1951019aaf8ac9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9">dump_case_body</a> (std::ostream &amp;f, std::string indent, <a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *cs, bool omit_trailing_begin=false)</td></tr>
<tr class="separator:aaa439d5e48fd67321a1951019aaf8ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace08137ffa7bf07034625ca0345a4a9e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#ace08137ffa7bf07034625ca0345a4a9e">case_body_find_regs</a> (<a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *cs)</td></tr>
<tr class="separator:ace08137ffa7bf07034625ca0345a4a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0154e2057696ffd85f9ebf61d526a55f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a0154e2057696ffd85f9ebf61d526a55f">dump_process</a> (std::ostream &amp;f, std::string indent, <a class="el" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a> *proc, bool find_regs=false)</td></tr>
<tr class="separator:a0154e2057696ffd85f9ebf61d526a55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8af84e39e8b00ea459e861ee745116e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e">dump_module</a> (std::ostream &amp;f, std::string indent, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>)</td></tr>
<tr class="separator:ac8af84e39e8b00ea459e861ee745116e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a5f81b5dbfc5b08ecff1144e8d0b2e564"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> <br class="typebreak"/>
<a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a5f81b5dbfc5b08ecff1144e8d0b2e564">norename</a></td></tr>
<tr class="separator:a5f81b5dbfc5b08ecff1144e8d0b2e564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65120486d115d13675e052f736a743d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> <br class="typebreak"/>
<a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#ad65120486d115d13675e052f736a743d">noattr</a></td></tr>
<tr class="separator:ad65120486d115d13675e052f736a743d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c0e4e087f86336b5f222ba15e3b956"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> <br class="typebreak"/>
<a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a59c0e4e087f86336b5f222ba15e3b956">attr2comment</a></td></tr>
<tr class="separator:a59c0e4e087f86336b5f222ba15e3b956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2505da268af4b6f79cfaa25bee4cfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> <br class="typebreak"/>
<a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a7e2505da268af4b6f79cfaa25bee4cfb">noexpr</a></td></tr>
<tr class="separator:a7e2505da268af4b6f79cfaa25bee4cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f543441f4e4099c11ae53fe6c87178"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a87f543441f4e4099c11ae53fe6c87178">auto_name_counter</a></td></tr>
<tr class="separator:a87f543441f4e4099c11ae53fe6c87178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb91191491d6eabcd3813c89139cd1db"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#abb91191491d6eabcd3813c89139cd1db">auto_name_offset</a></td></tr>
<tr class="separator:abb91191491d6eabcd3813c89139cd1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd8e85afdd132990082bb4a521389f20"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#acd8e85afdd132990082bb4a521389f20">auto_name_digits</a></td></tr>
<tr class="separator:acd8e85afdd132990082bb4a521389f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16041bd3589997adfaf6e6a31a486a99"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a16041bd3589997adfaf6e6a31a486a99">auto_name_map</a></td></tr>
<tr class="separator:a16041bd3589997adfaf6e6a31a486a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8330dbc44ee796b2ecf4e0937e73e14c"><td class="memItemLeft" align="right" valign="top">std::set&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a8330dbc44ee796b2ecf4e0937e73e14c">reg_wires</a></td></tr>
<tr class="separator:a8330dbc44ee796b2ecf4e0937e73e14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ccbbd62566bf20db93d474044108d09"><td class="memItemLeft" align="right" valign="top">std::set&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a4ccbbd62566bf20db93d474044108d09">reg_ct</a></td></tr>
<tr class="separator:a4ccbbd62566bf20db93d474044108d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524b0c294b90ce2be7ee89b9bffaf160"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a524b0c294b90ce2be7ee89b9bffaf160">active_module</a></td></tr>
<tr class="separator:a524b0c294b90ce2be7ee89b9bffaf160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3eba4917668f90f847467a1d7bfaf85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/dff/structVerilogBackend.html">VerilogBackend</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html#af3eba4917668f90f847467a1d7bfaf85">VerilogBackend</a></td></tr>
<tr class="separator:af3eba4917668f90f847467a1d7bfaf85"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a96b2c76e5bff8e6aec8a5542fdf03330"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HANDLE_BINOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_type, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_operator&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="../../df/d7e/verilog__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">if</a> (cell-&gt;type ==_type) { <a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a6e33652332d46fbaaffa850901dd0f9d">dump_cell_expr_binop</a>(f, indent, cell, _operator); return true; }</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac353d9e309a2c4c03a3d7170ab8ff543"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HANDLE_UNIOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_type, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_operator&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="../../df/d7e/verilog__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">if</a> (cell-&gt;type ==_type) { <a class="el" href="../../d7/d1b/verilog__backend_8cc.html#a7d47db1f2f823fd4e883de4d1b142cdb">dump_cell_expr_uniop</a>(f, indent, cell, _operator); return true; }</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ace08137ffa7bf07034625ca0345a4a9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void case_body_find_regs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *&#160;</td>
          <td class="paramname"><em>cs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00858">858</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;{</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>.begin(); it != cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>.end(); it++)</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it2 = (*it)-&gt;cases.begin(); it2 != (*it)-&gt;cases.end(); it2++)</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ace08137ffa7bf07034625ca0345a4a9e">case_body_find_regs</a>(*it2);</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>.begin(); it != cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>.end(); it++) {</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;c : it-&gt;first.chunks())</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;            <span class="keywordflow">if</span> (c.wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8330dbc44ee796b2ecf4e0937e73e14c">reg_wires</a>.insert(c.wire-&gt;name);</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    }</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;}</div>
<div class="ttc" id="verilog__backend_8cc_html_a8330dbc44ee796b2ecf4e0937e73e14c"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8330dbc44ee796b2ecf4e0937e73e14c">reg_wires</a></div><div class="ttdeci">std::set&lt; RTLIL::IdString &gt; reg_wires</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00043">verilog_backend.cc:43</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_ace08137ffa7bf07034625ca0345a4a9e"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#ace08137ffa7bf07034625ca0345a4a9e">case_body_find_regs</a></div><div class="ttdeci">void case_body_find_regs(RTLIL::CaseRule *cs)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00858">verilog_backend.cc:858</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a56d3ce1e78fc2ab0c36f8ec3ff919de7"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">RTLIL::CaseRule::actions</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; actions</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01120">rtlil.h:1120</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a8dab499a1f68902dce2b6f019bde88c2"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">RTLIL::CaseRule::switches</a></div><div class="ttdeci">std::vector&lt; RTLIL::SwitchRule * &gt; switches</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01121">rtlil.h:1121</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_ace08137ffa7bf07034625ca0345a4a9e_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_ace08137ffa7bf07034625ca0345a4a9e_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_ace08137ffa7bf07034625ca0345a4a9e_icgraph" id="d7/d1b/verilog__backend_8cc_ace08137ffa7bf07034625ca0345a4a9e_icgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#a0154e2057696ffd85f9ebf61d526a55f" title="dump_process" alt="" coords="197,5,304,32"/><area shape="rect" id="node3" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="353,5,455,32"/><area shape="rect" id="node4" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="505,5,669,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a4547204fd4e6bd7eae408bdc8c7fc0d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string cellname </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00314">314</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;{</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a5f81b5dbfc5b08ecff1144e8d0b2e564">norename</a> &amp;&amp; cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>[0] == <span class="charliteral">&#39;$&#39;</span> &amp;&amp; <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a4ccbbd62566bf20db93d474044108d09">reg_ct</a>.count(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>) &amp;&amp; cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a8299134eefc9061770be24c29f3c7af0">hasPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>))</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    {</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>);</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig) != 1 || sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>())</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;            <span class="keywordflow">goto</span> no_special_reg_name;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire = sig[0].wire;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>[0] != <span class="charliteral">&#39;\\&#39;</span>)</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;            <span class="keywordflow">goto</span> no_special_reg_name;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        std::string cell_name = wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>();</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        <span class="keywordtype">size_t</span> pos = cell_name.find(<span class="charliteral">&#39;[&#39;</span>);</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        <span class="keywordflow">if</span> (pos != std::string::npos)</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;            cell_name = cell_name.substr(0, pos) + <span class="stringliteral">&quot;_reg&quot;</span> + cell_name.substr(pos);</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;            cell_name = cell_name + <span class="stringliteral">&quot;_reg&quot;</span>;</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a> != 1)</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;            cell_name += <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;[%d]&quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a> + sig[0].offset);</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a524b0c294b90ce2be7ee89b9bffaf160">active_module</a> &amp;&amp; <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a524b0c294b90ce2be7ee89b9bffaf160">active_module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46">count_id</a>(cell_name) &gt; 0)</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                <span class="keywordflow">goto</span> no_special_reg_name;</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a>(cell_name);</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    }</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    {</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;no_special_reg_name:</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>).c_str();</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    }</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_abe954d84d173aa85d6bf7820c1ee2040"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">RTLIL::IdString::str</a></div><div class="ttdeci">std::string str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00182">rtlil.h:182</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a8299134eefc9061770be24c29f3c7af0"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a8299134eefc9061770be24c29f3c7af0">RTLIL::Cell::hasPort</a></div><div class="ttdeci">RTLIL_ATTRIBUTE_MEMBERS bool hasPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01766">rtlil.cc:1766</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_affb6be514bcd0dd530279d57a2fe0207"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">RTLIL::SigSpec::is_fully_const</a></div><div class="ttdeci">bool is_fully_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02763">rtlil.cc:2763</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a2f0fab7c19a7c1c3b9f0a7566fde8a46"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46">RTLIL::Module::count_id</a></div><div class="ttdeci">virtual size_t count_id(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00472">rtlil.cc:472</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a4ccbbd62566bf20db93d474044108d09"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a4ccbbd62566bf20db93d474044108d09">reg_ct</a></div><div class="ttdeci">std::set&lt; RTLIL::IdString &gt; reg_ct</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00043">verilog_backend.cc:43</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a5f81b5dbfc5b08ecff1144e8d0b2e564"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a5f81b5dbfc5b08ecff1144e8d0b2e564">norename</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool norename</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00040">verilog_backend.cc:40</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a524b0c294b90ce2be7ee89b9bffaf160"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a524b0c294b90ce2be7ee89b9bffaf160">active_module</a></div><div class="ttdeci">RTLIL::Module * active_module</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00045">verilog_backend.cc:45</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_ab0074027acd7260a5a71666aec9ab549"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">RTLIL::Wire::start_offset</a></div><div class="ttdeci">int start_offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a64ab94bde941c75b44ab5302b79dd739"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a></div><div class="ttdeci">std::string id(RTLIL::IdString internal_id, bool may_rename=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00096">verilog_backend.cc:96</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a4547204fd4e6bd7eae408bdc8c7fc0d0_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a4547204fd4e6bd7eae408bdc8c7fc0d0_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a4547204fd4e6bd7eae408bdc8c7fc0d0_cgraph" id="d7/d1b/verilog__backend_8cc_a4547204fd4e6bd7eae408bdc8c7fc0d0_cgraph">
<area shape="rect" id="node2" href="../../d6/db5/structRTLIL_1_1Cell.html#a8299134eefc9061770be24c29f3c7af0" title="RTLIL::Cell::hasPort" alt="" coords="140,5,279,32"/><area shape="rect" id="node3" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="142,56,277,83"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="175,107,243,133"/><area shape="rect" id="node5" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="144,158,275,199"/><area shape="rect" id="node6" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040" title="RTLIL::IdString::str" alt="" coords="144,224,275,251"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="180,275,239,301"/><area shape="rect" id="node10" href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46" title="RTLIL::Module::count_id" alt="" coords="128,325,291,352"/><area shape="rect" id="node11" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739" title="id" alt="" coords="190,376,229,403"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="379,275,445,301"/><area shape="rect" id="node9" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="534,275,578,301"/><area shape="rect" id="node12" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="339,376,485,403"/></map>
</div>
</p>

<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a4547204fd4e6bd7eae408bdc8c7fc0d0_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a4547204fd4e6bd7eae408bdc8c7fc0d0_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a4547204fd4e6bd7eae408bdc8c7fc0d0_icgraph" id="d7/d1b/verilog__backend_8cc_a4547204fd4e6bd7eae408bdc8c7fc0d0_icgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="128,5,240,32"/><area shape="rect" id="node3" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="289,31,370,57"/><area shape="rect" id="node4" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="419,31,522,57"/><area shape="rect" id="node5" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="571,31,735,57"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aaff08953c9cbb9ccb17a9f0baca14e8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dump_attributes </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::map&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>attributes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">char&#160;</td>
          <td class="paramname"><em>term</em> = <code>'\n'</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00249">249</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;{</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ad65120486d115d13675e052f736a743d">noattr</a>)</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = attributes.begin(); it != attributes.end(); it++) {</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;%s %s&quot;</span>, indent.c_str(), <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a59c0e4e087f86336b5f222ba15e3b956">attr2comment</a> ? <span class="stringliteral">&quot;/*&quot;</span> : <span class="stringliteral">&quot;(*&quot;</span>, <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a>(it-&gt;first).c_str());</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; = &quot;</span>);</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a>(f, it-&gt;second);</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; %s%c&quot;</span>, <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a59c0e4e087f86336b5f222ba15e3b956">attr2comment</a> ? <span class="stringliteral">&quot;*/&quot;</span> : <span class="stringliteral">&quot;*)&quot;</span>, term);</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    }</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_af452d6e9cc16066cd127cb31353fcd4f"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a></div><div class="ttdeci">void dump_const(std::ostream &amp;f, const RTLIL::Const &amp;data, int width=-1, int offset=0, bool no_decimal=false, bool set_signed=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00154">verilog_backend.cc:154</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a59c0e4e087f86336b5f222ba15e3b956"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a59c0e4e087f86336b5f222ba15e3b956">attr2comment</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool attr2comment</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00040">verilog_backend.cc:40</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a64ab94bde941c75b44ab5302b79dd739"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a></div><div class="ttdeci">std::string id(RTLIL::IdString internal_id, bool may_rename=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00096">verilog_backend.cc:96</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_ad65120486d115d13675e052f736a743d"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#ad65120486d115d13675e052f736a743d">noattr</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool noattr</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00040">verilog_backend.cc:40</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_aaff08953c9cbb9ccb17a9f0baca14e8b_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_aaff08953c9cbb9ccb17a9f0baca14e8b_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_aaff08953c9cbb9ccb17a9f0baca14e8b_cgraph" id="d7/d1b/verilog__backend_8cc_aaff08953c9cbb9ccb17a9f0baca14e8b_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="873,68,932,95"/><area shape="rect" id="node5" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739" title="id" alt="" coords="195,43,234,69"/><area shape="rect" id="node7" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="168,119,261,145"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1003,93,1069,120"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1118,93,1162,120"/><area shape="rect" id="node6" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="310,43,455,69"/><area shape="rect" id="node8" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="347,144,419,171"/><area shape="rect" id="node15" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="309,195,456,237"/><area shape="rect" id="node9" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="505,169,583,196"/><area shape="rect" id="node10" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="650,144,689,171"/><area shape="rect" id="node11" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="755,144,802,171"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="633,245,706,272"/><area shape="rect" id="node12" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="869,169,937,196"/><area shape="rect" id="node13" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="851,220,954,247"/></map>
</div>
</p>

<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_aaff08953c9cbb9ccb17a9f0baca14e8b_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_aaff08953c9cbb9ccb17a9f0baca14e8b_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_aaff08953c9cbb9ccb17a9f0baca14e8b_icgraph" id="d7/d1b/verilog__backend_8cc_aaff08953c9cbb9ccb17a9f0baca14e8b_icgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#a7f042fae8da55b313e597c43a4b1c179" title="dump_wire" alt="" coords="379,5,464,32"/><area shape="rect" id="node3" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="523,81,626,108"/><area shape="rect" id="node5" href="../../d7/d1b/verilog__backend_8cc.html#ad0cea71109574eaf5f93e4b922a41813" title="dump_memory" alt="" coords="368,107,475,133"/><area shape="rect" id="node6" href="../../d7/d1b/verilog__backend_8cc.html#a7d47db1f2f823fd4e883de4d1b142cdb" title="dump_cell_expr_uniop" alt="" coords="169,157,319,184"/><area shape="rect" id="node7" href="../../d7/d1b/verilog__backend_8cc.html#a6e33652332d46fbaaffa850901dd0f9d" title="dump_cell_expr_binop" alt="" coords="169,208,319,235"/><area shape="rect" id="node8" href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="188,259,300,285"/><area shape="rect" id="node9" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="381,259,462,285"/><area shape="rect" id="node4" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="675,81,839,108"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="aaa439d5e48fd67321a1951019aaf8ac9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dump_case_body </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d5b/structRTLIL_1_1CaseRule.html">RTLIL::CaseRule</a> *&#160;</td>
          <td class="paramname"><em>cs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>omit_trailing_begin</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00797">797</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;{</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="keywordtype">int</span> number_of_stmts = cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>.size() + cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>.size();</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="keywordflow">if</span> (!omit_trailing_begin &amp;&amp; number_of_stmts &gt;= 2)</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;begin\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>.begin(); it != cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">actions</a>.end(); it++) {</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;        <span class="keywordflow">if</span> (it-&gt;first.size() == 0)</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s  &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, it-&gt;first);</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; = &quot;</span>);</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, it-&gt;second);</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;;\n&quot;</span>);</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    }</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>.begin(); it != cs-&gt;<a class="code" href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">switches</a>.end(); it++)</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd">dump_proc_switch</a>(f, indent + <span class="stringliteral">&quot;  &quot;</span>, *it);</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <span class="keywordflow">if</span> (!omit_trailing_begin &amp;&amp; number_of_stmts == 0)</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s  /* empty */;\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <span class="keywordflow">if</span> (omit_trailing_begin || number_of_stmts &gt;= 2)</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;end\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8f5b58374b7d31fc022638fb95433105"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a></div><div class="ttdeci">void dump_sigspec(std::ostream &amp;f, const RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00234">verilog_backend.cc:234</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8351d1187d52b68972cb8933f54cc6dd"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd">dump_proc_switch</a></div><div class="ttdeci">void dump_proc_switch(std::ostream &amp;f, std::string indent, RTLIL::SwitchRule *sw)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00824">verilog_backend.cc:824</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a56d3ce1e78fc2ab0c36f8ec3ff919de7"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a56d3ce1e78fc2ab0c36f8ec3ff919de7">RTLIL::CaseRule::actions</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; actions</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01120">rtlil.h:1120</a></div></div>
<div class="ttc" id="structRTLIL_1_1CaseRule_html_a8dab499a1f68902dce2b6f019bde88c2"><div class="ttname"><a href="../../db/d5b/structRTLIL_1_1CaseRule.html#a8dab499a1f68902dce2b6f019bde88c2">RTLIL::CaseRule::switches</a></div><div class="ttdeci">std::vector&lt; RTLIL::SwitchRule * &gt; switches</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01121">rtlil.h:1121</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_aaa439d5e48fd67321a1951019aaf8ac9_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_aaa439d5e48fd67321a1951019aaf8ac9_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_aaa439d5e48fd67321a1951019aaf8ac9_cgraph" id="d7/d1b/verilog__backend_8cc_aaa439d5e48fd67321a1951019aaf8ac9_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1735,203,1793,229"/><area shape="rect" id="node5" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="373,211,480,237"/><area shape="rect" id="node26" href="../../d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd" title="dump_proc_switch" alt="" coords="176,127,307,153"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1865,300,1930,327"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1979,300,2023,327"/><area shape="rect" id="node6" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1533,511,1664,553"/><area shape="rect" id="node8" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919" title="dump_sigchunk" alt="" coords="571,211,685,237"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="561,313,695,354"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="547,261,709,288"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1730,515,1798,541"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="757,145,928,186"/><area shape="rect" id="node11" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="770,261,915,288"/><area shape="rect" id="node12" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="796,211,889,237"/><area shape="rect" id="node10" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="976,195,1123,237"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1013,363,1085,389"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1227,363,1306,389"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1429,413,1467,440"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1575,413,1622,440"/><area shape="rect" id="node18" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1411,363,1485,389"/><area shape="rect" id="node17" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1713,413,1815,440"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="769,400,917,427"/><area shape="rect" id="node22" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1021,439,1078,465"/><area shape="rect" id="node23" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1175,515,1358,541"/><area shape="rect" id="node24" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1190,413,1343,440"/><area shape="rect" id="node25" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1171,464,1363,491"/><area shape="rect" id="node27" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="355,127,498,153"/></map>
</div>
</p>

<p><div id="dynsection-7" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-7-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-7-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-7-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_aaa439d5e48fd67321a1951019aaf8ac9_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_aaa439d5e48fd67321a1951019aaf8ac9_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_aaa439d5e48fd67321a1951019aaf8ac9_icgraph" id="d7/d1b/verilog__backend_8cc_aaa439d5e48fd67321a1951019aaf8ac9_icgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd" title="dump_proc_switch" alt="" coords="176,5,307,32"/><area shape="rect" id="node3" href="../../d7/d1b/verilog__backend_8cc.html#a0154e2057696ffd85f9ebf61d526a55f" title="dump_process" alt="" coords="188,56,295,83"/><area shape="rect" id="node4" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="355,56,458,83"/><area shape="rect" id="node5" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="507,56,671,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="adf87d608950921ea0126a91c8024f29b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dump_cell </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00724">724</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;{</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>[0] == <span class="charliteral">&#39;$&#39;</span> &amp;&amp; !<a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a7e2505da268af4b6f79cfaa25bee4cfb">noexpr</a>) {</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab">dump_cell_expr</a>(f, indent, cell))</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    }</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a>(f, indent, cell-&gt;attributes);</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;%s&quot;</span>, indent.c_str(), <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>, <span class="keyword">false</span>).c_str());</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.size() &gt; 0) {</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; #(&quot;</span>);</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.begin(); it != cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.end(); it++) {</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;            <span class="keywordflow">if</span> (it != cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.begin())</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;,&quot;</span>);</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n%s  .%s(&quot;</span>, indent.c_str(), <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a>(it-&gt;first).c_str());</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;            <span class="keywordtype">bool</span> is_signed = (it-&gt;second.flags &amp; <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a33b7d8fd4814f1f9a3c727bf9e8ab2a2af751eb2580c6331bb79fab4ee7fd0d8f">RTLIL::CONST_FLAG_SIGNED</a>) != 0;</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a>(f, it-&gt;second, -1, 0, !is_signed, is_signed);</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;)&quot;</span>);</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;        }</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n%s&quot;</span> <span class="stringliteral">&quot;)&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    }</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    std::string cell_name = <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a4547204fd4e6bd7eae408bdc8c7fc0d0">cellname</a>(cell);</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <span class="keywordflow">if</span> (cell_name != <span class="keywordtype">id</span>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>))</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; %s /* %s */ (&quot;</span>, cell_name.c_str(), <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>).c_str());</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; %s (&quot;</span>, cell_name.c_str());</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="keywordtype">bool</span> first_arg = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    std::set&lt;RTLIL::IdString&gt; numbered_ports;</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 1; <span class="keyword">true</span>; i++) {</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;        <span class="keywordtype">char</span> str[16];</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;        snprintf(str, 16, <span class="stringliteral">&quot;$%d&quot;</span>, i);</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>().begin(); it != cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>().end(); it++) {</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;            <span class="keywordflow">if</span> (it-&gt;first != str)</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;            <span class="keywordflow">if</span> (!first_arg)</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;,&quot;</span>);</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;            first_arg = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n%s  &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, it-&gt;second);</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;            numbered_ports.insert(it-&gt;first);</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;            <span class="keywordflow">goto</span> found_numbered_port;</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;        }</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    found_numbered_port:;</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    }</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>().begin(); it != cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>().end(); it++) {</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;        <span class="keywordflow">if</span> (numbered_ports.count(it-&gt;first))</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;        <span class="keywordflow">if</span> (!first_arg)</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;,&quot;</span>);</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;        first_arg = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n%s  .%s(&quot;</span>, indent.c_str(), <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a>(it-&gt;first).c_str());</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;        <span class="keywordflow">if</span> (it-&gt;second.size() &gt; 0)</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, it-&gt;second);</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;)&quot;</span>);</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    }</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n%s&quot;</span> <span class="stringliteral">&quot;);\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_acb0db6978caac6cd12da1ae045c1b8ab"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab">dump_cell_expr</a></div><div class="ttdeci">bool dump_cell_expr(std::ostream &amp;f, std::string indent, RTLIL::Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00372">verilog_backend.cc:372</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a4547204fd4e6bd7eae408bdc8c7fc0d0"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a4547204fd4e6bd7eae408bdc8c7fc0d0">cellname</a></div><div class="ttdeci">std::string cellname(RTLIL::Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00314">verilog_backend.cc:314</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8f5b58374b7d31fc022638fb95433105"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a></div><div class="ttdeci">void dump_sigspec(std::ostream &amp;f, const RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00234">verilog_backend.cc:234</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_af452d6e9cc16066cd127cb31353fcd4f"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a></div><div class="ttdeci">void dump_const(std::ostream &amp;f, const RTLIL::Const &amp;data, int width=-1, int offset=0, bool no_decimal=false, bool set_signed=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00154">verilog_backend.cc:154</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a7e2505da268af4b6f79cfaa25bee4cfb"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a7e2505da268af4b6f79cfaa25bee4cfb">noexpr</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool noexpr</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00040">verilog_backend.cc:40</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a64ab94bde941c75b44ab5302b79dd739"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a></div><div class="ttdeci">std::string id(RTLIL::IdString internal_id, bool may_rename=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00096">verilog_backend.cc:96</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_aaff08953c9cbb9ccb17a9f0baca14e8b"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a></div><div class="ttdeci">void dump_attributes(std::ostream &amp;f, std::string indent, std::map&lt; RTLIL::IdString, RTLIL::Const &gt; &amp;attributes, char term= '\n')</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00249">verilog_backend.cc:249</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a6eba6dfa5a38ad99056c945dcd794873"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">RTLIL::Cell::connections</a></div><div class="ttdeci">const std::map&lt; RTLIL::IdString, RTLIL::SigSpec &gt; &amp; connections() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01814">rtlil.cc:1814</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a33b7d8fd4814f1f9a3c727bf9e8ab2a2af751eb2580c6331bb79fab4ee7fd0d8f"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a33b7d8fd4814f1f9a3c727bf9e8ab2a2af751eb2580c6331bb79fab4ee7fd0d8f">RTLIL::CONST_FLAG_SIGNED</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00051">rtlil.h:51</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-8" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-8-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-8-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-8-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_adf87d608950921ea0126a91c8024f29b_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_adf87d608950921ea0126a91c8024f29b_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_adf87d608950921ea0126a91c8024f29b_cgraph" id="d7/d1b/verilog__backend_8cc_adf87d608950921ea0126a91c8024f29b_cgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="161,397,273,424"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1852,524,1911,551"/><area shape="rect" id="node6" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="564,456,671,483"/><area shape="rect" id="node13" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="996,591,1089,617"/><area shape="rect" id="node28" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b" title="dump_attributes" alt="" coords="360,195,475,221"/><area shape="rect" id="node29" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739" title="id" alt="" coords="598,195,637,221"/><area shape="rect" id="node33" href="../../d7/d1b/verilog__backend_8cc.html#a4547204fd4e6bd7eae408bdc8c7fc0d0" title="cellname" alt="" coords="380,777,455,804"/><area shape="rect" id="node40" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="136,752,299,779"/><area shape="rect" id="node27" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="550,600,685,627"/><area shape="rect" id="node30" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7" title="dump_cell_expr_port" alt="" coords="347,549,488,576"/><area shape="rect" id="node31" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e" title="RTLIL::IdString::in" alt="" coords="354,448,481,475"/><area shape="rect" id="node32" href="../../d8/df7/structRTLIL_1_1IdString.html#a027939234ae831a0135748917d1ca1d4" title="RTLIL::IdString::substr" alt="" coords="752,195,904,221"/><area shape="rect" id="node38" href="../../d7/d1b/verilog__backend_8cc.html#a28aad0cb1350136978db41fd2d62716f" title="is_reg_wire" alt="" coords="373,347,461,373"/><area shape="rect" id="node39" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="546,296,689,323"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1982,611,2047,637"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2097,611,2141,637"/><area shape="rect" id="node7" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="763,566,893,607"/><area shape="rect" id="node9" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919" title="dump_sigchunk" alt="" coords="771,464,885,491"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="761,297,895,338"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="747,413,909,440"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1847,945,1915,972"/><area shape="rect" id="node10" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="957,499,1128,541"/><area shape="rect" id="node12" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="970,195,1115,221"/><area shape="rect" id="node11" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1176,550,1323,591"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1213,667,1285,693"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1427,805,1506,832"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1629,793,1667,820"/><area shape="rect" id="node17" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1734,793,1781,820"/><area shape="rect" id="node19" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1611,844,1685,871"/><area shape="rect" id="node18" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1830,793,1933,820"/><area shape="rect" id="node22" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="969,397,1117,424"/><area shape="rect" id="node23" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1221,397,1278,424"/><area shape="rect" id="node24" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1375,347,1558,373"/><area shape="rect" id="node25" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1390,397,1543,424"/><area shape="rect" id="node26" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1371,448,1563,475"/><area shape="rect" id="node34" href="../../d6/db5/structRTLIL_1_1Cell.html#a8299134eefc9061770be24c29f3c7af0" title="RTLIL::Cell::hasPort" alt="" coords="548,803,687,829"/><area shape="rect" id="node35" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="552,854,683,895"/><area shape="rect" id="node36" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040" title="RTLIL::IdString::str" alt="" coords="552,920,683,947"/><area shape="rect" id="node37" href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46" title="RTLIL::Module::count_id" alt="" coords="536,971,699,997"/></map>
</div>
</p>

<p><div id="dynsection-9" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-9-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-9-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-9-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_adf87d608950921ea0126a91c8024f29b_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_adf87d608950921ea0126a91c8024f29b_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_adf87d608950921ea0126a91c8024f29b_icgraph" id="d7/d1b/verilog__backend_8cc_adf87d608950921ea0126a91c8024f29b_icgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="137,5,239,32"/><area shape="rect" id="node3" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="289,5,453,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="acb0db6978caac6cd12da1ae045c1b8ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dump_cell_expr </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00372">372</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;{</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$_NOT_&quot;</span>) {</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;assign &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; = &quot;</span>);</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;~&quot;</span>);</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a>(f, <span class="stringliteral">&quot;&quot;</span>, cell-&gt;attributes, <span class="charliteral">&#39; &#39;</span>);</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;A&quot;</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;;\n&quot;</span>);</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    }</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e">in</a>(<span class="stringliteral">&quot;$_AND_&quot;</span>, <span class="stringliteral">&quot;$_NAND_&quot;</span>, <span class="stringliteral">&quot;$_OR_&quot;</span>, <span class="stringliteral">&quot;$_NOR_&quot;</span>, <span class="stringliteral">&quot;$_XOR_&quot;</span>, <span class="stringliteral">&quot;$_XNOR_&quot;</span>)) {</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;assign &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; = &quot;</span>);</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e">in</a>(<span class="stringliteral">&quot;$_NAND_&quot;</span>, <span class="stringliteral">&quot;$_NOR_&quot;</span>, <span class="stringliteral">&quot;$_XNOR_&quot;</span>))</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;~(&quot;</span>);</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;A&quot;</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; &quot;</span>);</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e">in</a>(<span class="stringliteral">&quot;$_AND_&quot;</span>, <span class="stringliteral">&quot;$_NAND_&quot;</span>))</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;&amp;&quot;</span>);</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e">in</a>(<span class="stringliteral">&quot;$_OR_&quot;</span>, <span class="stringliteral">&quot;$_NOR_&quot;</span>))</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;|&quot;</span>);</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e">in</a>(<span class="stringliteral">&quot;$_XOR_&quot;</span>, <span class="stringliteral">&quot;$_XNOR_&quot;</span>))</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;^&quot;</span>);</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a>(f, <span class="stringliteral">&quot;&quot;</span>, cell-&gt;attributes, <span class="charliteral">&#39; &#39;</span>);</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; &quot;</span>);</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;B&quot;</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e">in</a>(<span class="stringliteral">&quot;$_NAND_&quot;</span>, <span class="stringliteral">&quot;$_NOR_&quot;</span>, <span class="stringliteral">&quot;$_XNOR_&quot;</span>))</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;)&quot;</span>);</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;;\n&quot;</span>);</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    }</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$_MUX_&quot;</span>) {</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;assign &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; = &quot;</span>);</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;S&quot;</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; ? &quot;</span>);</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a>(f, <span class="stringliteral">&quot;&quot;</span>, cell-&gt;attributes, <span class="charliteral">&#39; &#39;</span>);</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;B&quot;</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; : &quot;</span>);</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;A&quot;</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;;\n&quot;</span>);</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    }</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e">in</a>(<span class="stringliteral">&quot;$_AOI3_&quot;</span>, <span class="stringliteral">&quot;$_OAI3_&quot;</span>)) {</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;assign &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; = ~((&quot;</span>);</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;A&quot;</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$_AOI3_&quot;</span> ? <span class="stringliteral">&quot; &amp; &quot;</span> : <span class="stringliteral">&quot; | &quot;</span>);</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;B&quot;</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$_AOI3_&quot;</span> ? <span class="stringliteral">&quot;) |&quot;</span> : <span class="stringliteral">&quot;) &amp;&quot;</span>);</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a>(f, <span class="stringliteral">&quot;&quot;</span>, cell-&gt;attributes, <span class="charliteral">&#39; &#39;</span>);</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; &quot;</span>);</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;C&quot;</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;);\n&quot;</span>);</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    }</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e">in</a>(<span class="stringliteral">&quot;$_AOI4_&quot;</span>, <span class="stringliteral">&quot;$_OAI4_&quot;</span>)) {</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;assign &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; = ~((&quot;</span>);</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;A&quot;</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$_AOI4_&quot;</span> ? <span class="stringliteral">&quot; &amp; &quot;</span> : <span class="stringliteral">&quot; | &quot;</span>);</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;B&quot;</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$_AOI4_&quot;</span> ? <span class="stringliteral">&quot;) |&quot;</span> : <span class="stringliteral">&quot;) &amp;&quot;</span>);</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a>(f, <span class="stringliteral">&quot;&quot;</span>, cell-&gt;attributes, <span class="charliteral">&#39; &#39;</span>);</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; (&quot;</span>);</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;C&quot;</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$_AOI4_&quot;</span> ? <span class="stringliteral">&quot; &amp; &quot;</span> : <span class="stringliteral">&quot; | &quot;</span>);</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;D&quot;</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;));\n&quot;</span>);</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    }</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a027939234ae831a0135748917d1ca1d4">substr</a>(0, 6) == <span class="stringliteral">&quot;$_DFF_&quot;</span>)</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    {</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        std::string reg_name = <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a4547204fd4e6bd7eae408bdc8c7fc0d0">cellname</a>(cell);</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        <span class="keywordtype">bool</span> out_is_reg_wire = <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a28aad0cb1350136978db41fd2d62716f">is_reg_wire</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>), reg_name);</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        <span class="keywordflow">if</span> (!out_is_reg_wire)</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;reg %s;\n&quot;</span>, indent.c_str(), reg_name.c_str());</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a>(f, indent, cell-&gt;attributes);</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;always @(%sedge &quot;</span>, indent.c_str(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>[6] == <span class="charliteral">&#39;P&#39;</span> ? <span class="stringliteral">&quot;pos&quot;</span> : <span class="stringliteral">&quot;neg&quot;</span>);</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\C&quot;</span>));</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>[7] != <span class="charliteral">&#39;_&#39;</span>) {</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; or %sedge &quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>[7] == <span class="charliteral">&#39;P&#39;</span> ? <span class="stringliteral">&quot;pos&quot;</span> : <span class="stringliteral">&quot;neg&quot;</span>);</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\R&quot;</span>));</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        }</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;)\n&quot;</span>);</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>[7] != <span class="charliteral">&#39;_&#39;</span>) {</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;  if (%s&quot;</span>, indent.c_str(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>[7] == <span class="charliteral">&#39;P&#39;</span> ? <span class="stringliteral">&quot;&quot;</span> : <span class="stringliteral">&quot;!&quot;</span>);</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\R&quot;</span>));</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;)\n&quot;</span>);</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;    %s &lt;= %c;\n&quot;</span>, indent.c_str(), reg_name.c_str(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>[8]);</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;  else\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        }</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;    %s &lt;= &quot;</span>, indent.c_str(), reg_name.c_str());</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;D&quot;</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;;\n&quot;</span>);</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        <span class="keywordflow">if</span> (!out_is_reg_wire) {</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;assign &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>));</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; = %s;\n&quot;</span>, reg_name.c_str());</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        }</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    }</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a027939234ae831a0135748917d1ca1d4">substr</a>(0, 8) == <span class="stringliteral">&quot;$_DFFSR_&quot;</span>)</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    {</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        <span class="keywordtype">char</span> pol_c = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>[8], pol_s = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>[9], pol_r = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>[10];</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        std::string reg_name = <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a4547204fd4e6bd7eae408bdc8c7fc0d0">cellname</a>(cell);</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        <span class="keywordtype">bool</span> out_is_reg_wire = <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a28aad0cb1350136978db41fd2d62716f">is_reg_wire</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>), reg_name);</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        <span class="keywordflow">if</span> (!out_is_reg_wire)</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;reg %s;\n&quot;</span>, indent.c_str(), reg_name.c_str());</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a>(f, indent, cell-&gt;attributes);</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;always @(%sedge &quot;</span>, indent.c_str(), pol_c == <span class="charliteral">&#39;P&#39;</span> ? <span class="stringliteral">&quot;pos&quot;</span> : <span class="stringliteral">&quot;neg&quot;</span>);</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\C&quot;</span>));</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; or %sedge &quot;</span>, pol_s == <span class="charliteral">&#39;P&#39;</span> ? <span class="stringliteral">&quot;pos&quot;</span> : <span class="stringliteral">&quot;neg&quot;</span>);</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>));</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; or %sedge &quot;</span>, pol_r == <span class="charliteral">&#39;P&#39;</span> ? <span class="stringliteral">&quot;pos&quot;</span> : <span class="stringliteral">&quot;neg&quot;</span>);</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\R&quot;</span>));</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;)\n&quot;</span>);</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;  if (%s&quot;</span>, indent.c_str(), pol_r == <span class="charliteral">&#39;P&#39;</span> ? <span class="stringliteral">&quot;&quot;</span> : <span class="stringliteral">&quot;!&quot;</span>);</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\R&quot;</span>));</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;)\n&quot;</span>);</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;    %s &lt;= 0;\n&quot;</span>, indent.c_str(), reg_name.c_str());</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;  else if (%s&quot;</span>, indent.c_str(), pol_s == <span class="charliteral">&#39;P&#39;</span> ? <span class="stringliteral">&quot;&quot;</span> : <span class="stringliteral">&quot;!&quot;</span>);</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>));</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;)\n&quot;</span>);</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;    %s &lt;= 1;\n&quot;</span>, indent.c_str(), reg_name.c_str());</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;  else\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;    %s &lt;= &quot;</span>, indent.c_str(), reg_name.c_str());</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;D&quot;</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;;\n&quot;</span>);</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        <span class="keywordflow">if</span> (!out_is_reg_wire) {</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;assign &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>));</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; = %s;\n&quot;</span>, reg_name.c_str());</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        }</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    }</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define HANDLE_UNIOP(_type, _operator) \</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">    if (cell-&gt;type ==_type) { dump_cell_expr_uniop(f, indent, cell, _operator); return true; }</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HANDLE_BINOP(_type, _operator) \</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">    if (cell-&gt;type ==_type) { dump_cell_expr_binop(f, indent, cell, _operator); return true; }</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ac353d9e309a2c4c03a3d7170ab8ff543">HANDLE_UNIOP</a>(<span class="stringliteral">&quot;$not&quot;</span>, <span class="stringliteral">&quot;~&quot;</span>)</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ac353d9e309a2c4c03a3d7170ab8ff543">HANDLE_UNIOP</a>(&quot;$pos&quot;, &quot;+&quot;)</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ac353d9e309a2c4c03a3d7170ab8ff543">HANDLE_UNIOP</a>(&quot;$neg&quot;, &quot;-&quot;)</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$and&quot;,  &quot;&amp;&quot;)</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$or&quot;,   &quot;|&quot;)</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$xor&quot;,  &quot;^&quot;)</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$xnor&quot;, &quot;~^&quot;)</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ac353d9e309a2c4c03a3d7170ab8ff543">HANDLE_UNIOP</a>(&quot;$reduce_and&quot;,  &quot;&amp;&quot;)</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ac353d9e309a2c4c03a3d7170ab8ff543">HANDLE_UNIOP</a>(&quot;$reduce_or&quot;,   &quot;|&quot;)</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ac353d9e309a2c4c03a3d7170ab8ff543">HANDLE_UNIOP</a>(&quot;$reduce_xor&quot;,  &quot;^&quot;)</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ac353d9e309a2c4c03a3d7170ab8ff543">HANDLE_UNIOP</a>(&quot;$reduce_xnor&quot;, &quot;~^&quot;)</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ac353d9e309a2c4c03a3d7170ab8ff543">HANDLE_UNIOP</a>(&quot;$reduce_bool&quot;, &quot;|&quot;)</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$shl&quot;,  &quot;&lt;&lt;&quot;)</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$shr&quot;,  &quot;&gt;&gt;&quot;)</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$sshl&quot;, &quot;&lt;&lt;&lt;&quot;)</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$sshr&quot;, &quot;&gt;&gt;&gt;&quot;)</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$lt&quot;,  &quot;&lt;&quot;)</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$le&quot;,  &quot;&lt;=&quot;)</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$eq&quot;,  &quot;==&quot;)</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$ne&quot;,  &quot;!=&quot;)</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$eqx&quot;, &quot;===&quot;)</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$nex&quot;, &quot;!==&quot;)</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$ge&quot;,  &quot;&gt;=&quot;)</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$gt&quot;,  &quot;&gt;&quot;)</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$add&quot;, &quot;+&quot;)</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$sub&quot;, &quot;-&quot;)</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$mul&quot;, &quot;*&quot;)</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$div&quot;, &quot;/&quot;)</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$mod&quot;, &quot;%&quot;)</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$pow&quot;, &quot;**&quot;)</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ac353d9e309a2c4c03a3d7170ab8ff543">HANDLE_UNIOP</a>(&quot;$logic_not&quot;, &quot;!&quot;)</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$logic_and&quot;, &quot;&amp;&amp;&quot;)</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a>(&quot;$logic_or&quot;,  &quot;||&quot;)</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#undef HANDLE_UNIOP</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#undef HANDLE_BINOP</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$mux&quot;</span>)</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    {</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;assign &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; = &quot;</span>);</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>));</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; ? &quot;</span>);</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a>(f, <span class="stringliteral">&quot;&quot;</span>, cell-&gt;attributes, <span class="charliteral">&#39; &#39;</span>);</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>));</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; : &quot;</span>);</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>));</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;;\n&quot;</span>);</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    }</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$pmux&quot;</span> || cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$pmux_safe&quot;</span>)</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    {</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        <span class="keywordtype">int</span> width = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>].as_int();</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;        <span class="keywordtype">int</span> s_width = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;        std::string func_name = <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a4547204fd4e6bd7eae408bdc8c7fc0d0">cellname</a>(cell);</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;function [%d:0] %s;\n&quot;</span>, indent.c_str(), width-1, func_name.c_str());</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;  input [%d:0] a;\n&quot;</span>, indent.c_str(), width-1);</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;  input [%d:0] b;\n&quot;</span>, indent.c_str(), s_width*width-1);</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;  input [%d:0] s;\n&quot;</span>, indent.c_str(), s_width-1);</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a>(f, indent + <span class="stringliteral">&quot;  &quot;</span>, cell-&gt;attributes);</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> != <span class="stringliteral">&quot;$pmux_safe&quot;</span> &amp;&amp; !<a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ad65120486d115d13675e052f736a743d">noattr</a>)</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;  (* parallel_case *)\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;  casez (s)&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> != <span class="stringliteral">&quot;$pmux_safe&quot;</span>)</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ad65120486d115d13675e052f736a743d">noattr</a> ? <span class="stringliteral">&quot; // synopsys parallel_case\n&quot;</span> : <span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; s_width; i++)</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        {</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;    %d&#39;b&quot;</span>, indent.c_str(), s_width);</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = s_width-1; j &gt;= 0; j--)</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%c&quot;</span>, j == i ? <span class="charliteral">&#39;1&#39;</span> : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$pmux_safe&quot;</span> ? <span class="charliteral">&#39;0&#39;</span> : <span class="charliteral">&#39;?&#39;</span>);</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;:\n&quot;</span>);</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;      %s = b[%d:%d];\n&quot;</span>, indent.c_str(), func_name.c_str(), (i+1)*width-1, i*width);</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        }</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;    default:\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;      %s = a;\n&quot;</span>, indent.c_str(), func_name.c_str());</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;  endcase\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;endfunction\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;assign &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; = %s(&quot;</span>, func_name.c_str());</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>));</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;, &quot;</span>);</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>));</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;, &quot;</span>);</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\S&quot;</span>));</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;);\n&quot;</span>);</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    }</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$slice&quot;</span>)</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    {</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;assign &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; = &quot;</span>);</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>));</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; &gt;&gt; %d;\n&quot;</span>, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.at(<span class="stringliteral">&quot;\\OFFSET&quot;</span>).as_int());</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    }</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$concat&quot;</span>)</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    {</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;assign &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; = { &quot;</span>);</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>));</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; , &quot;</span>);</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>));</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; };\n&quot;</span>);</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    }</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$dff&quot;</span> || cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$adff&quot;</span>)</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    {</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;        <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_clk, sig_arst, val_arst;</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;        <span class="keywordtype">bool</span> pol_clk, pol_arst = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        sig_clk = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\CLK&quot;</span>);</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;        pol_clk = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\CLK_POLARITY&quot;</span>].as_bool();</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$adff&quot;</span>) {</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;            sig_arst = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\ARST&quot;</span>);</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;            pol_arst = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\ARST_POLARITY&quot;</span>].as_bool();</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;            val_arst = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\ARST_VALUE&quot;</span>]);</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;        }</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;        std::string reg_name = <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a4547204fd4e6bd7eae408bdc8c7fc0d0">cellname</a>(cell);</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;        <span class="keywordtype">bool</span> out_is_reg_wire = <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a28aad0cb1350136978db41fd2d62716f">is_reg_wire</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>), reg_name);</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;        <span class="keywordflow">if</span> (!out_is_reg_wire)</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;reg [%d:0] %s;\n&quot;</span>, indent.c_str(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\WIDTH&quot;</span>].as_int()-1, reg_name.c_str());</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;always @(%sedge &quot;</span>, indent.c_str(), pol_clk ? <span class="stringliteral">&quot;pos&quot;</span> : <span class="stringliteral">&quot;neg&quot;</span>);</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, sig_clk);</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$adff&quot;</span>) {</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; or %sedge &quot;</span>, pol_arst ? <span class="stringliteral">&quot;pos&quot;</span> : <span class="stringliteral">&quot;neg&quot;</span>);</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, sig_arst);</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;        }</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;)\n&quot;</span>);</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        <span class="keywordflow">if</span> (cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> == <span class="stringliteral">&quot;$adff&quot;</span>) {</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;  if (%s&quot;</span>, indent.c_str(), pol_arst ? <span class="stringliteral">&quot;&quot;</span> : <span class="stringliteral">&quot;!&quot;</span>);</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, sig_arst);</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;)\n&quot;</span>);</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;    %s &lt;= &quot;</span>, indent.c_str(), reg_name.c_str());</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, val_arst);</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;;\n&quot;</span>);</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;  else\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;        }</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;    %s &lt;= &quot;</span>, indent.c_str(), reg_name.c_str());</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;D&quot;</span>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;;\n&quot;</span>);</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;        <span class="keywordflow">if</span> (!out_is_reg_wire) {</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;assign &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>));</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; = %s;\n&quot;</span>, reg_name.c_str());</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        }</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    }</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="comment">// FIXME: $_SR_[PN][PN]_, $_DLATCH_[PN]_, $_DLATCHSR_[PN][PN][PN]_</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="comment">// FIXME: $sr, $dffsr, $dlatch, $memrd, $memwr, $mem, $fsm</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a28aad0cb1350136978db41fd2d62716f"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a28aad0cb1350136978db41fd2d62716f">is_reg_wire</a></div><div class="ttdeci">bool is_reg_wire(RTLIL::SigSpec sig, std::string &amp;reg_name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00132">verilog_backend.cc:132</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a4547204fd4e6bd7eae408bdc8c7fc0d0"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a4547204fd4e6bd7eae408bdc8c7fc0d0">cellname</a></div><div class="ttdeci">std::string cellname(RTLIL::Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00314">verilog_backend.cc:314</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a414596a8e4b5072e15bc41667f63ad1e"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e">RTLIL::IdString::in</a></div><div class="ttdeci">bool in(T first, Args...rest)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00241">rtlil.h:241</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8f5b58374b7d31fc022638fb95433105"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a></div><div class="ttdeci">void dump_sigspec(std::ostream &amp;f, const RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00234">verilog_backend.cc:234</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a96b2c76e5bff8e6aec8a5542fdf03330"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a96b2c76e5bff8e6aec8a5542fdf03330">HANDLE_BINOP</a></div><div class="ttdeci">#define HANDLE_BINOP(_type, _operator)</div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a027939234ae831a0135748917d1ca1d4"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a027939234ae831a0135748917d1ca1d4">RTLIL::IdString::substr</a></div><div class="ttdeci">std::string substr(size_t pos=0, size_t len=std::string::npos) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00208">rtlil.h:208</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_ab947b1f58df960ccc8bc8453e36c5fa7"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a></div><div class="ttdeci">void dump_cell_expr_port(std::ostream &amp;f, RTLIL::Cell *cell, std::string port, bool gen_signed=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00304">verilog_backend.cc:304</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_ac353d9e309a2c4c03a3d7170ab8ff543"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#ac353d9e309a2c4c03a3d7170ab8ff543">HANDLE_UNIOP</a></div><div class="ttdeci">#define HANDLE_UNIOP(_type, _operator)</div></div>
<div class="ttc" id="verilog__backend_8cc_html_aaff08953c9cbb9ccb17a9f0baca14e8b"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a></div><div class="ttdeci">void dump_attributes(std::ostream &amp;f, std::string indent, std::map&lt; RTLIL::IdString, RTLIL::Const &gt; &amp;attributes, char term= '\n')</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00249">verilog_backend.cc:249</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_ad65120486d115d13675e052f736a743d"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#ad65120486d115d13675e052f736a743d">noattr</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool noattr</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00040">verilog_backend.cc:40</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-10" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-10-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-10-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-10-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_acb0db6978caac6cd12da1ae045c1b8ab_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_acb0db6978caac6cd12da1ae045c1b8ab_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_acb0db6978caac6cd12da1ae045c1b8ab_cgraph" id="d7/d1b/verilog__backend_8cc_acb0db6978caac6cd12da1ae045c1b8ab_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1681,309,1740,336"/><area shape="rect" id="node5" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="393,487,500,513"/><area shape="rect" id="node26" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="379,537,514,564"/><area shape="rect" id="node27" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b" title="dump_attributes" alt="" coords="389,388,504,415"/><area shape="rect" id="node29" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7" title="dump_cell_expr_port" alt="" coords="171,527,312,553"/><area shape="rect" id="node30" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e" title="RTLIL::IdString::in" alt="" coords="178,999,305,1025"/><area shape="rect" id="node31" href="../../d8/df7/structRTLIL_1_1IdString.html#a027939234ae831a0135748917d1ca1d4" title="RTLIL::IdString::substr" alt="" coords="165,628,317,655"/><area shape="rect" id="node32" href="../../d7/d1b/verilog__backend_8cc.html#a4547204fd4e6bd7eae408bdc8c7fc0d0" title="cellname" alt="" coords="204,948,279,975"/><area shape="rect" id="node37" href="../../d7/d1b/verilog__backend_8cc.html#a28aad0cb1350136978db41fd2d62716f" title="is_reg_wire" alt="" coords="403,744,491,771"/><area shape="rect" id="node38" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="586,872,729,899"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1811,196,1877,223"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1926,196,1970,223"/><area shape="rect" id="node6" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="592,690,723,731"/><area shape="rect" id="node8" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919" title="dump_sigchunk" alt="" coords="601,487,714,513"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="590,755,725,797"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="576,432,739,459"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1677,771,1745,797"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="787,482,957,523"/><area shape="rect" id="node11" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="799,655,945,681"/><area shape="rect" id="node12" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="825,372,919,399"/><area shape="rect" id="node10" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1005,365,1152,406"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1043,157,1115,184"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1257,81,1335,108"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1458,5,1497,32"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1563,81,1610,108"/><area shape="rect" id="node18" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1441,107,1514,133"/><area shape="rect" id="node17" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1659,132,1762,159"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="798,431,946,457"/><area shape="rect" id="node22" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1050,431,1107,457"/><area shape="rect" id="node23" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1205,411,1387,437"/><area shape="rect" id="node24" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1219,461,1373,488"/><area shape="rect" id="node25" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1200,360,1392,387"/><area shape="rect" id="node28" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739" title="id" alt="" coords="638,639,677,665"/><area shape="rect" id="node33" href="../../d6/db5/structRTLIL_1_1Cell.html#a8299134eefc9061770be24c29f3c7af0" title="RTLIL::Cell::hasPort" alt="" coords="377,1125,516,1152"/><area shape="rect" id="node34" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="381,1177,512,1218"/><area shape="rect" id="node35" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040" title="RTLIL::IdString::str" alt="" coords="381,1024,512,1051"/><area shape="rect" id="node36" href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46" title="RTLIL::Module::count_id" alt="" coords="365,1075,528,1101"/></map>
</div>
</p>

<p><div id="dynsection-11" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-11-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-11-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-11-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_acb0db6978caac6cd12da1ae045c1b8ab_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_acb0db6978caac6cd12da1ae045c1b8ab_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_acb0db6978caac6cd12da1ae045c1b8ab_icgraph" id="d7/d1b/verilog__backend_8cc_acb0db6978caac6cd12da1ae045c1b8ab_icgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="166,5,247,32"/><area shape="rect" id="node3" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="297,5,399,32"/><area shape="rect" id="node4" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="449,5,613,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a6e33652332d46fbaaffa850901dd0f9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dump_cell_expr_binop </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00360">360</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;{</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;assign &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; = &quot;</span>);</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;A&quot;</span>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; %s &quot;</span>, <a class="code" href="../../d5/de3/namespacegenerate.html#af72b2b22846de705b7f63ade4d22829b">op</a>.c_str());</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a>(f, <span class="stringliteral">&quot;&quot;</span>, cell-&gt;attributes, <span class="charliteral">&#39; &#39;</span>);</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;B&quot;</span>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;;\n&quot;</span>);</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8f5b58374b7d31fc022638fb95433105"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a></div><div class="ttdeci">void dump_sigspec(std::ostream &amp;f, const RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00234">verilog_backend.cc:234</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="namespacegenerate_html_af72b2b22846de705b7f63ade4d22829b"><div class="ttname"><a href="../../d5/de3/namespacegenerate.html#af72b2b22846de705b7f63ade4d22829b">generate.op</a></div><div class="ttdeci">tuple op</div><div class="ttdef"><b>Definition:</b> <a href="../../da/de3/share_2generate_8py_source.html#l00031">share/generate.py:31</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_ab947b1f58df960ccc8bc8453e36c5fa7"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a></div><div class="ttdeci">void dump_cell_expr_port(std::ostream &amp;f, RTLIL::Cell *cell, std::string port, bool gen_signed=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00304">verilog_backend.cc:304</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_aaff08953c9cbb9ccb17a9f0baca14e8b"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a></div><div class="ttdeci">void dump_attributes(std::ostream &amp;f, std::string indent, std::map&lt; RTLIL::IdString, RTLIL::Const &gt; &amp;attributes, char term= '\n')</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00249">verilog_backend.cc:249</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-12" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-12-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-12-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-12-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a6e33652332d46fbaaffa850901dd0f9d_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a6e33652332d46fbaaffa850901dd0f9d_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a6e33652332d46fbaaffa850901dd0f9d_cgraph" id="d7/d1b/verilog__backend_8cc_a6e33652332d46fbaaffa850901dd0f9d_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1767,305,1825,332"/><area shape="rect" id="node5" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="409,543,516,569"/><area shape="rect" id="node26" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="395,777,530,804"/><area shape="rect" id="node27" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7" title="dump_cell_expr_port" alt="" coords="205,631,347,657"/><area shape="rect" id="node28" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b" title="dump_attributes" alt="" coords="405,331,520,357"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1897,199,1962,225"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2011,199,2055,225"/><area shape="rect" id="node6" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1565,5,1696,46"/><area shape="rect" id="node8" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919" title="dump_sigchunk" alt="" coords="603,524,717,551"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="593,458,727,499"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="579,625,741,652"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1762,27,1830,53"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="789,407,960,449"/><area shape="rect" id="node11" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="802,305,947,332"/><area shape="rect" id="node12" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="828,356,921,383"/><area shape="rect" id="node10" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1008,357,1155,398"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1045,140,1117,167"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1259,115,1338,141"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1461,52,1499,79"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1607,92,1654,119"/><area shape="rect" id="node18" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1443,153,1517,180"/><area shape="rect" id="node17" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1745,143,1847,169"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="801,625,949,652"/><area shape="rect" id="node22" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1053,625,1110,652"/><area shape="rect" id="node23" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1207,575,1390,601"/><area shape="rect" id="node24" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1222,625,1375,652"/><area shape="rect" id="node25" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1203,676,1395,703"/><area shape="rect" id="node29" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739" title="id" alt="" coords="641,305,679,332"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ab947b1f58df960ccc8bc8453e36c5fa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dump_cell_expr_port </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>gen_signed</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00304">304</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;{</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordflow">if</span> (gen_signed &amp;&amp; cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>.count(<span class="stringliteral">&quot;\\&quot;</span> + port + <span class="stringliteral">&quot;_SIGNED&quot;</span>) &gt; 0 &amp;&amp; cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\&quot;</span> + port + <span class="stringliteral">&quot;_SIGNED&quot;</span>].as_bool()) {</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$signed(&quot;</span>);</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\&quot;</span> + port));</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;)&quot;</span>);</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\&quot;</span> + port));</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8f5b58374b7d31fc022638fb95433105"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a></div><div class="ttdeci">void dump_sigspec(std::ostream &amp;f, const RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00234">verilog_backend.cc:234</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-13" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-13-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-13-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-13-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_ab947b1f58df960ccc8bc8453e36c5fa7_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_ab947b1f58df960ccc8bc8453e36c5fa7_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_ab947b1f58df960ccc8bc8453e36c5fa7_cgraph" id="d7/d1b/verilog__backend_8cc_ab947b1f58df960ccc8bc8453e36c5fa7_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1567,296,1625,323"/><area shape="rect" id="node5" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="209,249,316,276"/><area shape="rect" id="node26" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="195,300,330,327"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1697,335,1762,361"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1811,335,1855,361"/><area shape="rect" id="node6" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1365,525,1496,566"/><area shape="rect" id="node8" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919" title="dump_sigchunk" alt="" coords="403,304,517,331"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="393,605,527,646"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="379,137,541,164"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1562,517,1630,544"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="589,297,760,338"/><area shape="rect" id="node11" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="602,363,747,389"/><area shape="rect" id="node12" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="628,413,721,440"/><area shape="rect" id="node10" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="808,347,955,389"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="845,464,917,491"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1059,456,1138,483"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1261,452,1299,479"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1407,452,1454,479"/><area shape="rect" id="node18" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1243,401,1317,428"/><area shape="rect" id="node17" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1545,452,1647,479"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="601,112,749,139"/><area shape="rect" id="node22" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="853,105,910,132"/><area shape="rect" id="node23" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1007,93,1190,120"/><area shape="rect" id="node24" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1022,144,1175,171"/><area shape="rect" id="node25" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1003,43,1195,69"/></map>
</div>
</p>

<p><div id="dynsection-14" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-14-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-14-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-14-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_ab947b1f58df960ccc8bc8453e36c5fa7_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_ab947b1f58df960ccc8bc8453e36c5fa7_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_ab947b1f58df960ccc8bc8453e36c5fa7_icgraph" id="d7/d1b/verilog__backend_8cc_ab947b1f58df960ccc8bc8453e36c5fa7_icgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#a7d47db1f2f823fd4e883de4d1b142cdb" title="dump_cell_expr_uniop" alt="" coords="195,5,346,32"/><area shape="rect" id="node3" href="../../d7/d1b/verilog__backend_8cc.html#a6e33652332d46fbaaffa850901dd0f9d" title="dump_cell_expr_binop" alt="" coords="195,56,346,83"/><area shape="rect" id="node4" href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="215,107,327,133"/><area shape="rect" id="node5" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="395,107,477,133"/><area shape="rect" id="node6" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="526,107,629,133"/><area shape="rect" id="node7" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="678,107,842,133"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a7d47db1f2f823fd4e883de4d1b142cdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dump_cell_expr_uniop </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00350">350</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;{</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;assign &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>));</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; = %s &quot;</span>, <a class="code" href="../../d5/de3/namespacegenerate.html#af72b2b22846de705b7f63ade4d22829b">op</a>.c_str());</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a>(f, <span class="stringliteral">&quot;&quot;</span>, cell-&gt;attributes, <span class="charliteral">&#39; &#39;</span>);</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a>(f, cell, <span class="stringliteral">&quot;A&quot;</span>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;;\n&quot;</span>);</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8f5b58374b7d31fc022638fb95433105"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a></div><div class="ttdeci">void dump_sigspec(std::ostream &amp;f, const RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00234">verilog_backend.cc:234</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="namespacegenerate_html_af72b2b22846de705b7f63ade4d22829b"><div class="ttname"><a href="../../d5/de3/namespacegenerate.html#af72b2b22846de705b7f63ade4d22829b">generate.op</a></div><div class="ttdeci">tuple op</div><div class="ttdef"><b>Definition:</b> <a href="../../da/de3/share_2generate_8py_source.html#l00031">share/generate.py:31</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_ab947b1f58df960ccc8bc8453e36c5fa7"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7">dump_cell_expr_port</a></div><div class="ttdeci">void dump_cell_expr_port(std::ostream &amp;f, RTLIL::Cell *cell, std::string port, bool gen_signed=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00304">verilog_backend.cc:304</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_aaff08953c9cbb9ccb17a9f0baca14e8b"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a></div><div class="ttdeci">void dump_attributes(std::ostream &amp;f, std::string indent, std::map&lt; RTLIL::IdString, RTLIL::Const &gt; &amp;attributes, char term= '\n')</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00249">verilog_backend.cc:249</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-15" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-15-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-15-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-15-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a7d47db1f2f823fd4e883de4d1b142cdb_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a7d47db1f2f823fd4e883de4d1b142cdb_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a7d47db1f2f823fd4e883de4d1b142cdb_cgraph" id="d7/d1b/verilog__backend_8cc_a7d47db1f2f823fd4e883de4d1b142cdb_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1767,305,1825,332"/><area shape="rect" id="node5" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="409,543,516,569"/><area shape="rect" id="node26" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="395,777,530,804"/><area shape="rect" id="node27" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b" title="dump_attributes" alt="" coords="405,331,520,357"/><area shape="rect" id="node29" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7" title="dump_cell_expr_port" alt="" coords="205,631,347,657"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1897,199,1962,225"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2011,199,2055,225"/><area shape="rect" id="node6" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1565,5,1696,46"/><area shape="rect" id="node8" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919" title="dump_sigchunk" alt="" coords="603,524,717,551"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="593,458,727,499"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="579,625,741,652"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1762,27,1830,53"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="789,407,960,449"/><area shape="rect" id="node11" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="802,305,947,332"/><area shape="rect" id="node12" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="828,356,921,383"/><area shape="rect" id="node10" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1008,357,1155,398"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1045,140,1117,167"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1259,115,1338,141"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1461,52,1499,79"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1607,92,1654,119"/><area shape="rect" id="node18" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1443,153,1517,180"/><area shape="rect" id="node17" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1745,143,1847,169"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="801,625,949,652"/><area shape="rect" id="node22" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1053,625,1110,652"/><area shape="rect" id="node23" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1207,575,1390,601"/><area shape="rect" id="node24" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1222,625,1375,652"/><area shape="rect" id="node25" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1203,676,1395,703"/><area shape="rect" id="node28" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739" title="id" alt="" coords="641,305,679,332"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a36331bf90617fb637a8502ee19fc95fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dump_conn </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>left</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>right</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00786">786</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;{</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;assign &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, left);</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; = &quot;</span>);</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, right);</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;;\n&quot;</span>);</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8f5b58374b7d31fc022638fb95433105"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a></div><div class="ttdeci">void dump_sigspec(std::ostream &amp;f, const RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00234">verilog_backend.cc:234</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-16" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-16-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-16-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-16-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a36331bf90617fb637a8502ee19fc95fc_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a36331bf90617fb637a8502ee19fc95fc_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a36331bf90617fb637a8502ee19fc95fc_cgraph" id="d7/d1b/verilog__backend_8cc_a36331bf90617fb637a8502ee19fc95fc_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1476,347,1535,373"/><area shape="rect" id="node5" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="144,293,315,334"/><area shape="rect" id="node26" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="176,209,283,236"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1606,461,1671,488"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1721,461,1765,488"/><area shape="rect" id="node6" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="383,391,513,433"/><area shape="rect" id="node8" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="363,326,533,367"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="381,261,515,302"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="367,159,529,185"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1471,639,1539,665"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="581,265,752,306"/><area shape="rect" id="node11" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="594,212,739,239"/><area shape="rect" id="node12" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="620,333,713,360"/><area shape="rect" id="node10" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="800,281,947,322"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="837,397,909,424"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1051,524,1130,551"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1253,600,1291,627"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1358,575,1405,601"/><area shape="rect" id="node18" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1235,499,1309,525"/><area shape="rect" id="node17" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1454,524,1557,551"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="593,93,741,120"/><area shape="rect" id="node22" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="845,161,902,188"/><area shape="rect" id="node23" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="999,245,1182,272"/><area shape="rect" id="node24" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1014,144,1167,171"/><area shape="rect" id="node25" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="995,195,1187,221"/><area shape="rect" id="node27" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919" title="dump_sigchunk" alt="" coords="391,209,505,236"/></map>
</div>
</p>

<p><div id="dynsection-17" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-17-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-17-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-17-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a36331bf90617fb637a8502ee19fc95fc_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a36331bf90617fb637a8502ee19fc95fc_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a36331bf90617fb637a8502ee19fc95fc_icgraph" id="d7/d1b/verilog__backend_8cc_a36331bf90617fb637a8502ee19fc95fc_icgraph">
<area shape="rect" id="node2" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="144,23,315,65"/><area shape="rect" id="node6" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="178,89,281,116"/><area shape="rect" id="node3" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c" title="ILANG_BACKEND::dump\l_design" alt="" coords="363,23,533,65"/><area shape="rect" id="node4" href="../../d6/d2f/structIlangBackend.html#a5e6d124d46df56cd0f407d35484cebeb" title="IlangBackend::execute" alt="" coords="581,5,733,32"/><area shape="rect" id="node5" href="../../d9/d75/structDumpPass.html#a690d2aa30ca587997af7c834b634a37d" title="DumpPass::execute" alt="" coords="589,56,726,83"/><area shape="rect" id="node7" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="366,89,530,116"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="af452d6e9cc16066cd127cb31353fcd4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dump_const </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> &amp;&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>width</em> = <code>-1</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>offset</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>no_decimal</em> = <code>false</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>set_signed</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00154">154</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;{</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">if</span> (width &lt; 0)</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        width = data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>.size() - offset;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">if</span> ((data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#a3aa32762a8853146353206eed9550cbc">flags</a> &amp; <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a33b7d8fd4814f1f9a3c727bf9e8ab2a2ad560c087af49481a59ff15d221409540">RTLIL::CONST_FLAG_STRING</a>) == 0 || width != (<span class="keywordtype">int</span>)data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>.size()) {</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        <span class="keywordflow">if</span> (width == 32 &amp;&amp; !no_decimal) {</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            int32_t val = 0;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = offset+width-1; i &gt;= offset; i--) {</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(i &lt; (<span class="keywordtype">int</span>)data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>.size());</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                <span class="keywordflow">if</span> (data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>[i] != <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a> &amp;&amp; data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>[i] != <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a>)</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                    <span class="keywordflow">goto</span> dump_bits;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                <span class="keywordflow">if</span> (data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>[i] == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a> &amp;&amp; (i - offset) == 31)</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                    <span class="keywordflow">goto</span> dump_bits;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                <span class="keywordflow">if</span> (data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>[i] == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a>)</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                    val |= 1 &lt;&lt; (i - offset);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            }</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;32&#39;%sd%d&quot;</span>, set_signed ? <span class="stringliteral">&quot;s&quot;</span> : <span class="stringliteral">&quot;&quot;</span>, val);</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    dump_bits:</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%d&#39;%sb&quot;</span>, width, set_signed ? <span class="stringliteral">&quot;s&quot;</span> : <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;            <span class="keywordflow">if</span> (width == 0)</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;0&quot;</span>);</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = offset+width-1; i &gt;= offset; i--) {</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(i &lt; (<span class="keywordtype">int</span>)data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>.size());</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                <span class="keywordflow">switch</span> (data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>[i]) {</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;0&quot;</span>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;1&quot;</span>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;x&quot;</span>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::Sz</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;z&quot;</span>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4">RTLIL::Sa</a>: f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;z&quot;</span>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                <span class="keywordflow">case</span> <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::Sm</a>: <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Found marker state in final netlist.&quot;</span>);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                }</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;            }</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        }</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\&quot;&quot;</span>);</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        std::string str = data.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf">decode_string</a>();</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; str.size(); i++) {</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;            <span class="keywordflow">if</span> (str[i] == <span class="charliteral">&#39;\n&#39;</span>)</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\n&quot;</span>);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (str[i] == <span class="charliteral">&#39;\t&#39;</span>)</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\t&quot;</span>);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (str[i] &lt; 32)</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\%03o&quot;</span>, str[i]);</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (str[i] == <span class="charliteral">&#39;&quot;&#39;</span>)</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\\&quot;&quot;</span>);</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span> (str[i] == <span class="charliteral">&#39;\\&#39;</span>)</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\\\&quot;</span>);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                f &lt;&lt; str[i];</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        }</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\&quot;&quot;</span>);</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    }</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::Sz</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00033">rtlil.h:33</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html_a3aa32762a8853146353206eed9550cbc"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html#a3aa32762a8853146353206eed9550cbc">RTLIL::Const::flags</a></div><div class="ttdeci">int flags</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00437">rtlil.h:437</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="log_8cc_html_a01de98826735d07d7d41604a2ced9a64"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a></div><div class="ttdeci">void log_error(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00204">log.cc:204</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00031">rtlil.h:31</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html_a763d87b6140dd3da83e670d1391bd9cf"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf">RTLIL::Const::decode_string</a></div><div class="ttdeci">std::string decode_string() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00131">rtlil.cc:131</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0ad4315a0d63709c90c2aa0771fce16da4">RTLIL::Sa</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00034">rtlil.h:34</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html_ae5e5cbf7769988072459931e2c902132"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">RTLIL::Const::bits</a></div><div class="ttdeci">std::vector&lt; RTLIL::State &gt; bits</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00438">rtlil.h:438</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a33b7d8fd4814f1f9a3c727bf9e8ab2a2ad560c087af49481a59ff15d221409540"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a33b7d8fd4814f1f9a3c727bf9e8ab2a2ad560c087af49481a59ff15d221409540">RTLIL::CONST_FLAG_STRING</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00050">rtlil.h:50</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a2f93ae5d90e2c4d3d945f76ae68d5743">RTLIL::Sm</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00035">rtlil.h:35</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-18" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-18-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-18-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-18-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_af452d6e9cc16066cd127cb31353fcd4f_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_af452d6e9cc16066cd127cb31353fcd4f_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_af452d6e9cc16066cd127cb31353fcd4f_cgraph" id="d7/d1b/verilog__backend_8cc_af452d6e9cc16066cd127cb31353fcd4f_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="711,5,769,32"/><area shape="rect" id="node5" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="184,81,256,108"/><area shape="rect" id="node12" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="147,133,293,174"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="841,31,906,57"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="955,31,999,57"/><area shape="rect" id="node6" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="342,95,421,121"/><area shape="rect" id="node7" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="487,56,526,83"/><area shape="rect" id="node8" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="593,56,639,83"/><area shape="rect" id="node11" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="470,157,543,184"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="706,107,774,133"/><area shape="rect" id="node10" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="689,157,791,184"/></map>
</div>
</p>

<p><div id="dynsection-19" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-19-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-19-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-19-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_af452d6e9cc16066cd127cb31353fcd4f_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_af452d6e9cc16066cd127cb31353fcd4f_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_af452d6e9cc16066cd127cb31353fcd4f_icgraph" id="d7/d1b/verilog__backend_8cc_af452d6e9cc16066cd127cb31353fcd4f_icgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919" title="dump_sigchunk" alt="" coords="147,1760,261,1787"/><area shape="rect" id="node43" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="1077,1976,1158,2003"/><area shape="rect" id="node48" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b" title="dump_attributes" alt="" coords="571,2013,685,2040"/><area shape="rect" id="node3" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="309,1375,480,1417"/><area shape="rect" id="node38" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="341,1760,448,1787"/><area shape="rect" id="node4" href="../../d5/d25/namespaceILANG__BACKEND.html#ad3d289cd8752e2e12da6ed77176e86ff" title="ILANG_BACKEND::dump_cell" alt="" coords="529,1507,727,1533"/><area shape="rect" id="node7" href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50" title="ILANG_BACKEND::dump\l_proc_case_body" alt="" coords="543,1375,713,1417"/><area shape="rect" id="node8" href="../../d5/d25/namespaceILANG__BACKEND.html#aef3197cb4adeadf4e751cd873e01f747" title="ILANG_BACKEND::dump\l_proc_switch" alt="" coords="795,1375,965,1417"/><area shape="rect" id="node10" href="../../d5/d25/namespaceILANG__BACKEND.html#a129461731159f7d3df350ab204451592" title="ILANG_BACKEND::dump\l_proc_sync" alt="" coords="543,1441,713,1482"/><area shape="rect" id="node11" href="../../d5/d25/namespaceILANG__BACKEND.html#aee9e46da06237f59a787dc2cb1c0ed22" title="ILANG_BACKEND::dump_conn" alt="" coords="777,1324,983,1351"/><area shape="rect" id="node14" href="../../d7/d7f/log_8h.html#a60b86fabb1430bf0e068c60e3ca832b2" title="log_signal" alt="" coords="588,665,668,692"/><area shape="rect" id="node5" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="1032,1463,1203,1505"/><area shape="rect" id="node6" href="../../d7/d7f/log_8h.html#ab44a53c60020f165bea50d36a4edc954" title="log_cell" alt="" coords="847,1547,913,1573"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#ac2f7d234e36d6fe6efcdb991fda69ebd" title="ILANG_BACKEND::dump_proc" alt="" coords="779,1445,981,1472"/><area shape="rect" id="node12" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="1263,1976,1366,2003"/><area shape="rect" id="node13" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="1427,1976,1591,2003"/><area shape="rect" id="node15" href="../../d0/dde/abc_8cc.html#ae957455a74979021ee46b27a555ef840" title="dump_loop_graph" alt="" coords="818,924,942,951"/><area shape="rect" id="node16" href="../../d0/dde/abc_8cc.html#a1538e69c81ae0ee4319cbdfb16c1b537" title="handle_loops" alt="" coords="1068,873,1167,900"/><area shape="rect" id="node17" href="../../d0/dde/abc_8cc.html#a62382e93d1259f618c0dd4e6bd178766" title="abc_module" alt="" coords="1269,757,1361,784"/><area shape="rect" id="node18" href="../../db/d8e/structAST_1_1AstModule.html#a0c7a0b6f77ca9128e0a939a852ae34bd" title="AST::AstModule::derive" alt="" coords="801,691,959,717"/><area shape="rect" id="node19" href="../../d1/d07/structConnwrappersWorker.html#af6f999820a9625f7ca60a8b7e6c4fb33" title="ConnwrappersWorker\l::work" alt="" coords="807,742,953,783"/><area shape="rect" id="node20" href="../../d7/dd7/structDff2dffeWorker.html#a4fbb8e200932a617e2769a8b6c29ecfd" title="Dff2dffeWorker::handle\l_dff_cell" alt="" coords="805,807,955,849"/><area shape="rect" id="node21" href="../../db/d2a/structEdifBackend.html#afb4aa2cf74deb80fb40793d820b165a2" title="EdifBackend::execute" alt="" coords="807,1076,953,1103"/><area shape="rect" id="node22" href="../../d7/d1a/structBruteForceEquivChecker.html#a0fe042ec53517b0ca5af77a9a7cede17" title="BruteForceEquivChecker\l::run_checker" alt="" coords="797,1127,963,1169"/><area shape="rect" id="node23" href="../../d5/d3c/structVlogHammerReporter.html#a6f9d4edd55538c8afd05c03872dc321f" title="VlogHammerReporter\l::sat_check" alt="" coords="807,1193,953,1234"/><area shape="rect" id="node24" href="../../d5/d3c/structVlogHammerReporter.html#aec06b6aef3e25ab1b70871a74166da2a" title="VlogHammerReporter::run" alt="" coords="1032,1025,1203,1052"/><area shape="rect" id="node25" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="1251,1000,1379,1027"/><area shape="rect" id="node26" href="../../db/dcf/structFindReducedInputs.html#a0b5c76f24f50c7212a676b2137cddaf6" title="FindReducedInputs::\lregister_pi_bit" alt="" coords="810,1258,950,1299"/><area shape="rect" id="node27" href="../../db/dcf/structFindReducedInputs.html#aeaa77a3e58feb4804688071d1b3c1e33" title="FindReducedInputs::\lanalyze" alt="" coords="810,57,950,98"/><area shape="rect" id="node28" href="../../d9/d04/structFreduceWorker.html#a354887cf624d9a4421cd14f51e1fe8b5" title="FreduceWorker::run" alt="" coords="1050,93,1185,120"/><area shape="rect" id="node29" href="../../d5/ddd/structPerformReduction.html#ab674bca62b8152132e08a001a511c7f1" title="PerformReduction::analyze\l_const" alt="" coords="793,174,967,215"/><area shape="rect" id="node30" href="../../d5/ddd/structPerformReduction.html#a83fbaef509c7d9f195700541ad2858cf" title="PerformReduction::analyze" alt="" coords="793,5,967,32"/><area shape="rect" id="node31" href="../../d9/d39/fsm__detect_8cc.html#ac98c72a8130fee3f86e08800d73052e1" title="check_state_mux_tree" alt="" coords="803,240,957,267"/><area shape="rect" id="node32" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="837,341,923,368"/><area shape="rect" id="node33" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="1072,341,1163,368"/><area shape="rect" id="node34" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7" title="find_transitions" alt="" coords="825,291,935,317"/><area shape="rect" id="node35" href="../../d8/d65/structFsmOpt.html#ab1bf4d0eddc5c154a149a0d09105991d" title="FsmOpt::opt_unreachable\l_states" alt="" coords="795,393,965,434"/><area shape="rect" id="node36" href="../../d8/d65/structFsmOpt.html#a14da1e819d09da6680b867c72bdd2158" title="FsmOpt::opt_const_and\l_unused_inputs" alt="" coords="800,458,960,499"/><area shape="rect" id="node37" href="../../d8/d65/structFsmOpt.html#acdcff4f0f4a309f39613d0759b0497d9" title="FsmOpt::opt_unused\l_outputs" alt="" coords="809,523,951,565"/><area shape="rect" id="node39" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7" title="dump_cell_expr_port" alt="" coords="557,1811,699,1837"/><area shape="rect" id="node40" href="../../d7/d1b/verilog__backend_8cc.html#a7d47db1f2f823fd4e883de4d1b142cdb" title="dump_cell_expr_uniop" alt="" coords="805,1912,955,1939"/><area shape="rect" id="node41" href="../../d7/d1b/verilog__backend_8cc.html#a6e33652332d46fbaaffa850901dd0f9d" title="dump_cell_expr_binop" alt="" coords="805,1861,955,1888"/><area shape="rect" id="node42" href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="824,1811,936,1837"/><area shape="rect" id="node44" href="../../d7/d1b/verilog__backend_8cc.html#a36331bf90617fb637a8502ee19fc95fc" title="dump_conn" alt="" coords="835,1709,925,1736"/><area shape="rect" id="node45" href="../../d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9" title="dump_case_body" alt="" coords="567,1608,689,1635"/><area shape="rect" id="node46" href="../../d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd" title="dump_proc_switch" alt="" coords="815,1652,945,1679"/><area shape="rect" id="node47" href="../../d7/d1b/verilog__backend_8cc.html#a0154e2057696ffd85f9ebf61d526a55f" title="dump_process" alt="" coords="827,1601,933,1628"/><area shape="rect" id="node49" href="../../d7/d1b/verilog__backend_8cc.html#a7f042fae8da55b313e597c43a4b1c179" title="dump_wire" alt="" coords="1075,2216,1160,2243"/><area shape="rect" id="node50" href="../../d7/d1b/verilog__backend_8cc.html#ad0cea71109574eaf5f93e4b922a41813" title="dump_memory" alt="" coords="1064,2052,1171,2079"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ad0cea71109574eaf5f93e4b922a41813"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dump_memory </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d83/structRTLIL_1_1Memory.html">RTLIL::Memory</a> *&#160;</td>
          <td class="paramname"><em>memory</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00298">298</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;{</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a>(f, indent, memory-&gt;attributes);</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;reg [%d:0] %s [%d:0];\n&quot;</span>, indent.c_str(), memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#a58a77eb36784d11490f05b2b263e3a61">width</a>-1, <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a>(memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#aff55a964d2e6c6ac3ce7c001099b38e5">name</a>).c_str(), memory-&gt;<a class="code" href="../../d9/d83/structRTLIL_1_1Memory.html#ad6f35f920bf9f497f189717eb1e025f9">size</a>-1);</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Memory_html_ad6f35f920bf9f497f189717eb1e025f9"><div class="ttname"><a href="../../d9/d83/structRTLIL_1_1Memory.html#ad6f35f920bf9f497f189717eb1e025f9">RTLIL::Memory::size</a></div><div class="ttdeci">int size</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00836">rtlil.h:836</a></div></div>
<div class="ttc" id="structRTLIL_1_1Memory_html_aff55a964d2e6c6ac3ce7c001099b38e5"><div class="ttname"><a href="../../d9/d83/structRTLIL_1_1Memory.html#aff55a964d2e6c6ac3ce7c001099b38e5">RTLIL::Memory::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00835">rtlil.h:835</a></div></div>
<div class="ttc" id="structRTLIL_1_1Memory_html_a58a77eb36784d11490f05b2b263e3a61"><div class="ttname"><a href="../../d9/d83/structRTLIL_1_1Memory.html#a58a77eb36784d11490f05b2b263e3a61">RTLIL::Memory::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00836">rtlil.h:836</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a64ab94bde941c75b44ab5302b79dd739"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a></div><div class="ttdeci">std::string id(RTLIL::IdString internal_id, bool may_rename=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00096">verilog_backend.cc:96</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_aaff08953c9cbb9ccb17a9f0baca14e8b"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a></div><div class="ttdeci">void dump_attributes(std::ostream &amp;f, std::string indent, std::map&lt; RTLIL::IdString, RTLIL::Const &gt; &amp;attributes, char term= '\n')</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00249">verilog_backend.cc:249</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-20" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-20-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-20-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-20-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_ad0cea71109574eaf5f93e4b922a41813_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_ad0cea71109574eaf5f93e4b922a41813_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_ad0cea71109574eaf5f93e4b922a41813_cgraph" id="d7/d1b/verilog__backend_8cc_ad0cea71109574eaf5f93e4b922a41813_cgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b" title="dump_attributes" alt="" coords="160,123,275,149"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1028,47,1087,73"/><area shape="rect" id="node6" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739" title="id" alt="" coords="350,173,389,200"/><area shape="rect" id="node8" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="323,123,416,149"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1158,97,1223,124"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1273,97,1317,124"/><area shape="rect" id="node7" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="465,261,610,288"/><area shape="rect" id="node9" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="501,211,573,237"/><area shape="rect" id="node16" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="464,145,611,186"/><area shape="rect" id="node10" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="659,203,738,229"/><area shape="rect" id="node11" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="805,249,843,276"/><area shape="rect" id="node12" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="910,148,957,175"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="787,199,861,225"/><area shape="rect" id="node13" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1023,199,1091,225"/><area shape="rect" id="node14" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1006,97,1109,124"/></map>
</div>
</p>

<p><div id="dynsection-21" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-21-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-21-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-21-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_ad0cea71109574eaf5f93e4b922a41813_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_ad0cea71109574eaf5f93e4b922a41813_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_ad0cea71109574eaf5f93e4b922a41813_icgraph" id="d7/d1b/verilog__backend_8cc_ad0cea71109574eaf5f93e4b922a41813_icgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="161,5,263,32"/><area shape="rect" id="node3" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="313,5,477,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ac8af84e39e8b00ea459e861ee745116e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dump_module </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00943">943</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;{</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8330dbc44ee796b2ecf4e0937e73e14c">reg_wires</a>.clear();</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a7a0449a0f3bc20a8f7475493dab3b5cf">reset_auto_counter</a>(module);</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a524b0c294b90ce2be7ee89b9bffaf160">active_module</a> = <a class="code" href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>;</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\n&quot;</span>);</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>.begin(); it != module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>.end(); it++)</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a0154e2057696ffd85f9ebf61d526a55f">dump_process</a>(f, indent + <span class="stringliteral">&quot;  &quot;</span>, it-&gt;second, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a7e2505da268af4b6f79cfaa25bee4cfb">noexpr</a>)</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    {</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        std::set&lt;std::pair&lt;RTLIL::Wire*,int&gt;&gt; reg_bits;</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>)</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;        {</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = it.second;</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a4ccbbd62566bf20db93d474044108d09">reg_ct</a>.count(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>) || !cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a8299134eefc9061770be24c29f3c7af0">hasPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>))</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">getPort</a>(<span class="stringliteral">&quot;\\Q&quot;</span>);</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;            <span class="keywordflow">if</span> (sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a">is_chunk</a>()) {</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;                <a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> chunk = sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619">as_chunk</a>();</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;                <span class="keywordflow">if</span> (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a> != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a>; i++)</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;                        reg_bits.insert(std::pair&lt;RTLIL::Wire*,int&gt;(chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>, chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a>+i));</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;            }</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;        }</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>)</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;        {</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;            <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire = it.second;</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>; i++)</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;                <span class="keywordflow">if</span> (reg_bits.count(std::pair&lt;RTLIL::Wire*,int&gt;(wire, i)) == 0)</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;                    <span class="keywordflow">goto</span> this_wire_aint_reg;</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;            <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>)</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;                <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8330dbc44ee796b2ecf4e0937e73e14c">reg_wires</a>.insert(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>);</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;        this_wire_aint_reg:;</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;        }</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    }</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a>(f, indent, module-&gt;attributes);</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;module %s(&quot;</span>, indent.c_str(), <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a>(module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <span class="keyword">false</span>).c_str());</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    <span class="keywordtype">bool</span> keep_running = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> port_id = 1; keep_running; port_id++) {</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;        keep_running = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.begin(); it != module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.end(); it++) {</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;            <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *wire = it-&gt;second;</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;            <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a> == port_id) {</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;                <span class="keywordflow">if</span> (port_id != 1)</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;                    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;, &quot;</span>);</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span>, <span class="keywordtype">id</span>(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>).c_str());</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;                keep_running = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;            }</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;        }</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    }</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;);\n&quot;</span>);</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.begin(); it != module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.end(); it++)</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a7f042fae8da55b313e597c43a4b1c179">dump_wire</a>(f, indent + <span class="stringliteral">&quot;  &quot;</span>, it-&gt;second);</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a>.begin(); it != module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a>.end(); it++)</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ad0cea71109574eaf5f93e4b922a41813">dump_memory</a>(f, indent + <span class="stringliteral">&quot;  &quot;</span>, it-&gt;second);</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.begin(); it != module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.end(); it++)</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b">dump_cell</a>(f, indent + <span class="stringliteral">&quot;  &quot;</span>, it-&gt;second);</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>.begin(); it != module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>.end(); it++)</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a0154e2057696ffd85f9ebf61d526a55f">dump_process</a>(f, indent + <span class="stringliteral">&quot;  &quot;</span>, it-&gt;second);</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9">connections</a>().begin(); it != module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9">connections</a>().end(); it++)</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a36331bf90617fb637a8502ee19fc95fc">dump_conn</a>(f, indent + <span class="stringliteral">&quot;  &quot;</span>, it-&gt;first, it-&gt;second);</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;endmodule\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a524b0c294b90ce2be7ee89b9bffaf160">active_module</a> = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8330dbc44ee796b2ecf4e0937e73e14c"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8330dbc44ee796b2ecf4e0937e73e14c">reg_wires</a></div><div class="ttdeci">std::set&lt; RTLIL::IdString &gt; reg_wires</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00043">verilog_backend.cc:43</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a7f042fae8da55b313e597c43a4b1c179"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a7f042fae8da55b313e597c43a4b1c179">dump_wire</a></div><div class="ttdeci">void dump_wire(std::ostream &amp;f, std::string indent, RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00261">verilog_backend.cc:261</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aa093cc84407f5e461655a356b1b0f6e9"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9">RTLIL::Module::connections</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigSig &gt; &amp; connections() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01307">rtlil.cc:1307</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a8ab3d0765815d534439e924a38f14432"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">RTLIL::Module::memories</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Memory * &gt; memories</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00601">rtlil.h:601</a></div></div>
<div class="ttc" id="abc_8cc_html_a550cbb7dc5b7c8608f818e8cf882f31a"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00094">abc.cc:94</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a8b2cf8236e1887b5eedc625ec46d14eb"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">RTLIL::Wire::port_id</a></div><div class="ttdeci">int port_id</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a36331bf90617fb637a8502ee19fc95fc"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a36331bf90617fb637a8502ee19fc95fc">dump_conn</a></div><div class="ttdeci">void dump_conn(std::ostream &amp;f, std::string indent, const RTLIL::SigSpec &amp;left, const RTLIL::SigSpec &amp;right)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00786">verilog_backend.cc:786</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_a848274c30e38e79a2e73f87ee12677e9"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">RTLIL::SigChunk::offset</a></div><div class="ttdeci">int offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00887">rtlil.h:887</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a0154e2057696ffd85f9ebf61d526a55f"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a0154e2057696ffd85f9ebf61d526a55f">dump_process</a></div><div class="ttdeci">void dump_process(std::ostream &amp;f, std::string indent, RTLIL::Process *proc, bool find_regs=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00871">verilog_backend.cc:871</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_abbf3532ef7d58e63b594c645bb462508"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">RTLIL::SigChunk::wire</a></div><div class="ttdeci">RTLIL::Wire * wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00885">rtlil.h:885</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a766321f59e1006e522e788d42dd1d18a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a">RTLIL::SigSpec::is_chunk</a></div><div class="ttdeci">bool is_chunk() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02755">rtlil.cc:2755</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a8299134eefc9061770be24c29f3c7af0"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a8299134eefc9061770be24c29f3c7af0">RTLIL::Cell::hasPort</a></div><div class="ttdeci">RTLIL_ATTRIBUTE_MEMBERS bool hasPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01766">rtlil.cc:1766</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00883">rtlil.h:883</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_ab7eb467bc49c31774c512f090a372fea"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea">RTLIL::Cell::getPort</a></div><div class="ttdeci">const RTLIL::SigSpec &amp; getPort(RTLIL::IdString portname) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01809">rtlil.cc:1809</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a7a0449a0f3bc20a8f7475493dab3b5cf"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a7a0449a0f3bc20a8f7475493dab3b5cf">reset_auto_counter</a></div><div class="ttdeci">void reset_auto_counter(RTLIL::Module *module)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00069">verilog_backend.cc:69</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_adf87d608950921ea0126a91c8024f29b"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b">dump_cell</a></div><div class="ttdeci">void dump_cell(std::ostream &amp;f, std::string indent, RTLIL::Cell *cell)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00724">verilog_backend.cc:724</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aaff2c3edb53b99750d743e33c0f39619"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619">RTLIL::SigSpec::as_chunk</a></div><div class="ttdeci">RTLIL::SigChunk as_chunk() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02877">rtlil.cc:2877</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_addc20f55f4a908d5729b8bf8b9d995b1"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">RTLIL::SigChunk::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00887">rtlil.h:887</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_af55a9fd32752e514ca1adfe8d3b5e271"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">RTLIL::Module::processes</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Process * &gt; processes</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00602">rtlil.h:602</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a4ccbbd62566bf20db93d474044108d09"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a4ccbbd62566bf20db93d474044108d09">reg_ct</a></div><div class="ttdeci">std::set&lt; RTLIL::IdString &gt; reg_ct</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00043">verilog_backend.cc:43</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a524b0c294b90ce2be7ee89b9bffaf160"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a524b0c294b90ce2be7ee89b9bffaf160">active_module</a></div><div class="ttdeci">RTLIL::Module * active_module</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00045">verilog_backend.cc:45</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_ad0cea71109574eaf5f93e4b922a41813"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#ad0cea71109574eaf5f93e4b922a41813">dump_memory</a></div><div class="ttdeci">void dump_memory(std::ostream &amp;f, std::string indent, RTLIL::Memory *memory)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00298">verilog_backend.cc:298</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a7e2505da268af4b6f79cfaa25bee4cfb"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a7e2505da268af4b6f79cfaa25bee4cfb">noexpr</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool noexpr</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00040">verilog_backend.cc:40</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a64ab94bde941c75b44ab5302b79dd739"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a></div><div class="ttdeci">std::string id(RTLIL::IdString internal_id, bool may_rename=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00096">verilog_backend.cc:96</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_aaff08953c9cbb9ccb17a9f0baca14e8b"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a></div><div class="ttdeci">void dump_attributes(std::ostream &amp;f, std::string indent, std::map&lt; RTLIL::IdString, RTLIL::Const &gt; &amp;attributes, char term= '\n')</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00249">verilog_backend.cc:249</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-22" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-22-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-22-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-22-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_ac8af84e39e8b00ea459e861ee745116e_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_ac8af84e39e8b00ea459e861ee745116e_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_ac8af84e39e8b00ea459e861ee745116e_cgraph" id="d7/d1b/verilog__backend_8cc_ac8af84e39e8b00ea459e861ee745116e_cgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#a7a0449a0f3bc20a8f7475493dab3b5cf" title="reset_auto_counter" alt="" coords="404,126,537,153"/><area shape="rect" id="node4" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739" title="id" alt="" coords="866,278,905,305"/><area shape="rect" id="node12" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="2020,963,2079,990"/><area shape="rect" id="node13" href="../../d7/d1b/verilog__backend_8cc.html#a0154e2057696ffd85f9ebf61d526a55f" title="dump_process" alt="" coords="196,1409,303,1435"/><area shape="rect" id="node17" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1039,905,1169,947"/><area shape="rect" id="node25" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="1037,1073,1171,1115"/><area shape="rect" id="node31" href="../../d6/db5/structRTLIL_1_1Cell.html#a8299134eefc9061770be24c29f3c7af0" title="RTLIL::Cell::hasPort" alt="" coords="816,699,955,726"/><area shape="rect" id="node32" href="../../d6/db5/structRTLIL_1_1Cell.html#ab7eb467bc49c31774c512f090a372fea" title="RTLIL::Cell::getPort" alt="" coords="818,649,953,675"/><area shape="rect" id="node33" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b" title="dump_attributes" alt="" coords="619,278,733,305"/><area shape="rect" id="node34" href="../../d7/d1b/verilog__backend_8cc.html#a7f042fae8da55b313e597c43a4b1c179" title="dump_wire" alt="" coords="428,329,513,355"/><area shape="rect" id="node35" href="../../d7/d1b/verilog__backend_8cc.html#ad0cea71109574eaf5f93e4b922a41813" title="dump_memory" alt="" coords="417,189,524,215"/><area shape="rect" id="node36" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="209,633,290,659"/><area shape="rect" id="node47" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9" title="RTLIL::Module::connections" alt="" coords="158,1662,341,1689"/><area shape="rect" id="node48" href="../../d7/d1b/verilog__backend_8cc.html#a36331bf90617fb637a8502ee19fc95fc" title="dump_conn" alt="" coords="631,1459,721,1486"/><area shape="rect" id="node3" href="../../d7/d1b/verilog__backend_8cc.html#a176ca1f57781d43a5ee1039172874dfa" title="reset_auto_counter_id" alt="" coords="601,126,751,153"/><area shape="rect" id="node6" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1797,25,1835,51"/><area shape="rect" id="node5" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="1250,1026,1395,1053"/><area shape="rect" id="node7" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1902,75,1949,102"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="2150,507,2215,534"/><area shape="rect" id="node10" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="2015,151,2083,178"/><area shape="rect" id="node11" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1998,101,2101,127"/><area shape="rect" id="node9" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2265,507,2309,534"/><area shape="rect" id="node14" href="../../d7/d1b/verilog__backend_8cc.html#ace08137ffa7bf07034625ca0345a4a9e" title="case_body_find_regs" alt="" coords="399,1459,542,1486"/><area shape="rect" id="node15" href="../../d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9" title="dump_case_body" alt="" coords="409,1358,532,1385"/><area shape="rect" id="node16" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="832,1253,939,1279"/><area shape="rect" id="node29" href="../../d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd" title="dump_proc_switch" alt="" coords="611,1358,741,1385"/><area shape="rect" id="node18" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919" title="dump_sigchunk" alt="" coords="1047,1139,1161,1166"/><area shape="rect" id="node26" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="1023,1307,1185,1334"/><area shape="rect" id="node19" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="1237,1132,1408,1173"/><area shape="rect" id="node21" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="1276,971,1369,998"/><area shape="rect" id="node20" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1456,1015,1603,1056"/><area shape="rect" id="node22" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1493,135,1565,162"/><area shape="rect" id="node23" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1651,126,1730,153"/><area shape="rect" id="node24" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1779,126,1853,153"/><area shape="rect" id="node27" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="1249,1307,1397,1334"/><area shape="rect" id="node28" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1501,1307,1558,1334"/><area shape="rect" id="node30" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="814,1003,957,1030"/><area shape="rect" id="node37" href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="415,801,527,827"/><area shape="rect" id="node41" href="../../d7/d1b/verilog__backend_8cc.html#a4547204fd4e6bd7eae408bdc8c7fc0d0" title="cellname" alt="" coords="639,582,713,609"/><area shape="rect" id="node46" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="389,633,552,659"/><area shape="rect" id="node38" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7" title="dump_cell_expr_port" alt="" coords="605,1003,747,1030"/><area shape="rect" id="node39" href="../../d8/df7/structRTLIL_1_1IdString.html#a414596a8e4b5072e15bc41667f63ad1e" title="RTLIL::IdString::in" alt="" coords="613,902,739,929"/><area shape="rect" id="node40" href="../../d8/df7/structRTLIL_1_1IdString.html#a027939234ae831a0135748917d1ca1d4" title="RTLIL::IdString::substr" alt="" coords="1028,1022,1180,1049"/><area shape="rect" id="node45" href="../../d7/d1b/verilog__backend_8cc.html#a28aad0cb1350136978db41fd2d62716f" title="is_reg_wire" alt="" coords="632,801,720,827"/><area shape="rect" id="node42" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="820,583,951,624"/><area shape="rect" id="node43" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040" title="RTLIL::IdString::str" alt="" coords="820,481,951,507"/><area shape="rect" id="node44" href="../../d7/d6c/structRTLIL_1_1Module.html#a2f0fab7c19a7c1c3b9f0a7566fde8a46" title="RTLIL::Module::count_id" alt="" coords="804,531,967,558"/><area shape="rect" id="node49" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="800,1304,971,1345"/><area shape="rect" id="node50" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="1019,1191,1189,1232"/></map>
</div>
</p>

<p><div id="dynsection-23" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-23-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-23-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-23-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_ac8af84e39e8b00ea459e861ee745116e_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_ac8af84e39e8b00ea459e861ee745116e_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_ac8af84e39e8b00ea459e861ee745116e_icgraph" id="d7/d1b/verilog__backend_8cc_ac8af84e39e8b00ea459e861ee745116e_icgraph">
<area shape="rect" id="node2" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="158,5,322,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a8351d1187d52b68972cb8933f54cc6dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dump_proc_switch </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d4/dca/structRTLIL_1_1SwitchRule.html">RTLIL::SwitchRule</a> *&#160;</td>
          <td class="paramname"><em>sw</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00824">824</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;{</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="keywordflow">if</span> (sw-&gt;<a class="code" href="../../d4/dca/structRTLIL_1_1SwitchRule.html#a26ddf0bb53943ca1827f0d2b2620eb02">signal</a>.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == 0) {</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;begin\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = sw-&gt;<a class="code" href="../../d4/dca/structRTLIL_1_1SwitchRule.html#ad7df507624c435bf6ffc901cd8bff3ad">cases</a>.begin(); it != sw-&gt;<a class="code" href="../../d4/dca/structRTLIL_1_1SwitchRule.html#ad7df507624c435bf6ffc901cd8bff3ad">cases</a>.end(); it++) {</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;            <span class="keywordflow">if</span> ((*it)-&gt;compare.size() == 0)</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;                <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9">dump_case_body</a>(f, indent + <span class="stringliteral">&quot;  &quot;</span>, *it);</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;        }</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;end\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    }</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;casez (&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, sw-&gt;<a class="code" href="../../d4/dca/structRTLIL_1_1SwitchRule.html#a26ddf0bb53943ca1827f0d2b2620eb02">signal</a>);</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;)\n&quot;</span>);</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = sw-&gt;<a class="code" href="../../d4/dca/structRTLIL_1_1SwitchRule.html#ad7df507624c435bf6ffc901cd8bff3ad">cases</a>.begin(); it != sw-&gt;<a class="code" href="../../d4/dca/structRTLIL_1_1SwitchRule.html#ad7df507624c435bf6ffc901cd8bff3ad">cases</a>.end(); it++) {</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s  &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;        <span class="keywordflow">if</span> ((*it)-&gt;compare.size() == 0)</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;default&quot;</span>);</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;        <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; (*it)-&gt;compare.size(); i++) {</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;                <span class="keywordflow">if</span> (i &gt; 0)</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;                    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;, &quot;</span>);</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, (*it)-&gt;compare[i]);</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;            }</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;        }</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;:\n&quot;</span>);</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9">dump_case_body</a>(f, indent + <span class="stringliteral">&quot;    &quot;</span>, *it);</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    }</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;endcase\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1SwitchRule_html_ad7df507624c435bf6ffc901cd8bff3ad"><div class="ttname"><a href="../../d4/dca/structRTLIL_1_1SwitchRule.html#ad7df507624c435bf6ffc901cd8bff3ad">RTLIL::SwitchRule::cases</a></div><div class="ttdeci">RTLIL_ATTRIBUTE_MEMBERS std::vector&lt; RTLIL::CaseRule * &gt; cases</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01134">rtlil.h:1134</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8f5b58374b7d31fc022638fb95433105"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a></div><div class="ttdeci">void dump_sigspec(std::ostream &amp;f, const RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00234">verilog_backend.cc:234</a></div></div>
<div class="ttc" id="structRTLIL_1_1SwitchRule_html_a26ddf0bb53943ca1827f0d2b2620eb02"><div class="ttname"><a href="../../d4/dca/structRTLIL_1_1SwitchRule.html#a26ddf0bb53943ca1827f0d2b2620eb02">RTLIL::SwitchRule::signal</a></div><div class="ttdeci">RTLIL::SigSpec signal</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01132">rtlil.h:1132</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_aaa439d5e48fd67321a1951019aaf8ac9"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9">dump_case_body</a></div><div class="ttdeci">void dump_case_body(std::ostream &amp;f, std::string indent, RTLIL::CaseRule *cs, bool omit_trailing_begin=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00797">verilog_backend.cc:797</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-24" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-24-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-24-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-24-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a8351d1187d52b68972cb8933f54cc6dd_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a8351d1187d52b68972cb8933f54cc6dd_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a8351d1187d52b68972cb8933f54cc6dd_cgraph" id="d7/d1b/verilog__backend_8cc_a8351d1187d52b68972cb8933f54cc6dd_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="185,5,327,32"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1719,385,1777,412"/><area shape="rect" id="node6" href="../../d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9" title="dump_case_body" alt="" coords="195,107,317,133"/><area shape="rect" id="node7" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="376,251,483,277"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1849,459,1914,485"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1963,459,2007,485"/><area shape="rect" id="node8" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1517,662,1648,703"/><area shape="rect" id="node10" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919" title="dump_sigchunk" alt="" coords="555,419,669,445"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="545,243,679,285"/><area shape="rect" id="node22" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="531,192,693,219"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1714,665,1782,692"/><area shape="rect" id="node11" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="741,411,912,453"/><area shape="rect" id="node13" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="754,528,899,555"/><area shape="rect" id="node14" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="780,477,873,504"/><area shape="rect" id="node12" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="960,462,1107,503"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="997,579,1069,605"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1211,579,1290,605"/><area shape="rect" id="node17" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1413,629,1451,656"/><area shape="rect" id="node18" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1559,589,1606,616"/><area shape="rect" id="node20" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1395,528,1469,555"/><area shape="rect" id="node19" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1697,589,1799,616"/><area shape="rect" id="node23" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="753,196,901,223"/><area shape="rect" id="node24" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1005,204,1062,231"/><area shape="rect" id="node25" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1159,259,1342,285"/><area shape="rect" id="node26" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1174,157,1327,184"/><area shape="rect" id="node27" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1155,208,1347,235"/></map>
</div>
</p>

<p><div id="dynsection-25" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-25-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-25-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-25-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a8351d1187d52b68972cb8933f54cc6dd_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a8351d1187d52b68972cb8933f54cc6dd_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a8351d1187d52b68972cb8933f54cc6dd_icgraph" id="d7/d1b/verilog__backend_8cc_a8351d1187d52b68972cb8933f54cc6dd_icgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9" title="dump_case_body" alt="" coords="184,5,307,32"/><area shape="rect" id="node3" href="../../d7/d1b/verilog__backend_8cc.html#a0154e2057696ffd85f9ebf61d526a55f" title="dump_process" alt="" coords="355,5,461,32"/><area shape="rect" id="node4" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="510,5,613,32"/><area shape="rect" id="node5" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="662,5,826,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a0154e2057696ffd85f9ebf61d526a55f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dump_process </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../df/d7b/structRTLIL_1_1Process.html">RTLIL::Process</a> *&#160;</td>
          <td class="paramname"><em>proc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>find_regs</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00871">871</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;{</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="keywordflow">if</span> (find_regs) {</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#ace08137ffa7bf07034625ca0345a4a9e">case_body_find_regs</a>(&amp;proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a644f137dfccd2d7b0a7c4e74ea155b37">root_case</a>);</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">syncs</a>.begin(); it != proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">syncs</a>.end(); it++)</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it2 = (*it)-&gt;actions.begin(); it2 != (*it)-&gt;actions.end(); it2++) {</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;c : it2-&gt;first.chunks())</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;                <span class="keywordflow">if</span> (c.wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;                    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8330dbc44ee796b2ecf4e0937e73e14c">reg_wires</a>.insert(c.wire-&gt;name);</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;        }</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    }</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;always @* begin\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9">dump_case_body</a>(f, indent, &amp;proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#a644f137dfccd2d7b0a7c4e74ea155b37">root_case</a>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    std::string backup_indent = indent;</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">syncs</a>.size(); i++)</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    {</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;        <a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html">RTLIL::SyncRule</a> *sync = proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">syncs</a>[i];</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;        indent = backup_indent;</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;        <span class="keywordflow">if</span> (sync-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa65e8e8508ca2291714be46f0f7683f1a">RTLIL::STa</a>) {</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;always @* begin\n&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;always @(&quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;            <span class="keywordflow">if</span> (sync-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e">RTLIL::STp</a> || sync-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737">RTLIL::ST1</a>)</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;posedge &quot;</span>);</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;            <span class="keywordflow">if</span> (sync-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa9728422b07ad54eb365e6333c9fd8559">RTLIL::STn</a> || sync-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900faf9346eb4a30f3e794a486e1aca606f72">RTLIL::ST0</a>)</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;negedge &quot;</span>);</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, sync-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a85b50eaadda24bb6749352dff8b901e8">signal</a>);</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;) begin\n&quot;</span>);</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;        }</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;        std::string ends = indent + <span class="stringliteral">&quot;end\n&quot;</span>;</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;        indent += <span class="stringliteral">&quot;  &quot;</span>;</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;        <span class="keywordflow">if</span> (sync-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900faf9346eb4a30f3e794a486e1aca606f72">RTLIL::ST0</a> || sync-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737">RTLIL::ST1</a>) {</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;if (%s&quot;</span>, indent.c_str(), sync-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900faf9346eb4a30f3e794a486e1aca606f72">RTLIL::ST0</a> ? <span class="stringliteral">&quot;!&quot;</span> : <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, sync-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a85b50eaadda24bb6749352dff8b901e8">signal</a>);</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;) begin\n&quot;</span>);</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;            ends = indent + <span class="stringliteral">&quot;end\n&quot;</span> + ends;</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;            indent += <span class="stringliteral">&quot;  &quot;</span>;</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;        }</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;        <span class="keywordflow">if</span> (sync-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e">RTLIL::STp</a> || sync-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa9728422b07ad54eb365e6333c9fd8559">RTLIL::STn</a>) {</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> j = 0; j &lt; proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">syncs</a>.size(); j++) {</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                <a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html">RTLIL::SyncRule</a> *sync2 = proc-&gt;<a class="code" href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">syncs</a>[j];</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                <span class="keywordflow">if</span> (sync2-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900faf9346eb4a30f3e794a486e1aca606f72">RTLIL::ST0</a> || sync2-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737">RTLIL::ST1</a>) {</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;if (%s&quot;</span>, indent.c_str(), sync2-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">type</a> == <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737">RTLIL::ST1</a> ? <span class="stringliteral">&quot;!&quot;</span> : <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;                    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, sync2-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a85b50eaadda24bb6749352dff8b901e8">signal</a>);</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;                    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;) begin\n&quot;</span>);</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;                    ends = indent + <span class="stringliteral">&quot;end\n&quot;</span> + ends;</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;                    indent += <span class="stringliteral">&quot;  &quot;</span>;</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;                }</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;            }</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;        }</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = sync-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a6387e5d08402fed7d5b6e170050902e9">actions</a>.begin(); it != sync-&gt;<a class="code" href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a6387e5d08402fed7d5b6e170050902e9">actions</a>.end(); it++) {</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;            <span class="keywordflow">if</span> (it-&gt;first.size() == 0)</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s  &quot;</span>, indent.c_str());</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, it-&gt;first);</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; &lt;= &quot;</span>);</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a>(f, it-&gt;second);</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;;\n&quot;</span>);</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;        }</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span>, ends.c_str());</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    }</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8330dbc44ee796b2ecf4e0937e73e14c"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8330dbc44ee796b2ecf4e0937e73e14c">reg_wires</a></div><div class="ttdeci">std::set&lt; RTLIL::IdString &gt; reg_wires</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00043">verilog_backend.cc:43</a></div></div>
<div class="ttc" id="structRTLIL_1_1SyncRule_html_ab0e1e03d57059d5bd4f0990c4ef183c3"><div class="ttname"><a href="../../dc/d6a/structRTLIL_1_1SyncRule.html#ab0e1e03d57059d5bd4f0990c4ef183c3">RTLIL::SyncRule::type</a></div><div class="ttdeci">RTLIL::SyncType type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01144">rtlil.h:1144</a></div></div>
<div class="ttc" id="structRTLIL_1_1SyncRule_html_a85b50eaadda24bb6749352dff8b901e8"><div class="ttname"><a href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a85b50eaadda24bb6749352dff8b901e8">RTLIL::SyncRule::signal</a></div><div class="ttdeci">RTLIL::SigSpec signal</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01145">rtlil.h:1145</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8f5b58374b7d31fc022638fb95433105"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105">dump_sigspec</a></div><div class="ttdeci">void dump_sigspec(std::ostream &amp;f, const RTLIL::SigSpec &amp;sig)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00234">verilog_backend.cc:234</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa65e8e8508ca2291714be46f0f7683f1a"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa65e8e8508ca2291714be46f0f7683f1a">RTLIL::STa</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00044">rtlil.h:44</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa9728422b07ad54eb365e6333c9fd8559"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa9728422b07ad54eb365e6333c9fd8559">RTLIL::STn</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00042">rtlil.h:42</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa50a6b247a1dedc63b888216c19a3c44e">RTLIL::STp</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00041">rtlil.h:41</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900faf9346eb4a30f3e794a486e1aca606f72"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900faf9346eb4a30f3e794a486e1aca606f72">RTLIL::ST0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00039">rtlil.h:39</a></div></div>
<div class="ttc" id="structRTLIL_1_1SyncRule_html_a6387e5d08402fed7d5b6e170050902e9"><div class="ttname"><a href="../../dc/d6a/structRTLIL_1_1SyncRule.html#a6387e5d08402fed7d5b6e170050902e9">RTLIL::SyncRule::actions</a></div><div class="ttdeci">std::vector&lt; RTLIL::SigSig &gt; actions</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01146">rtlil.h:1146</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_ace08137ffa7bf07034625ca0345a4a9e"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#ace08137ffa7bf07034625ca0345a4a9e">case_body_find_regs</a></div><div class="ttdeci">void case_body_find_regs(RTLIL::CaseRule *cs)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00858">verilog_backend.cc:858</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1Process_html_ae13957f7c26982b8d99df375172a4c51"><div class="ttname"><a href="../../df/d7b/structRTLIL_1_1Process.html#ae13957f7c26982b8d99df375172a4c51">RTLIL::Process::syncs</a></div><div class="ttdeci">std::vector&lt; RTLIL::SyncRule * &gt; syncs</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01157">rtlil.h:1157</a></div></div>
<div class="ttc" id="structRTLIL_1_1SyncRule_html"><div class="ttname"><a href="../../dc/d6a/structRTLIL_1_1SyncRule.html">RTLIL::SyncRule</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01142">rtlil.h:1142</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_aaa439d5e48fd67321a1951019aaf8ac9"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9">dump_case_body</a></div><div class="ttdeci">void dump_case_body(std::ostream &amp;f, std::string indent, RTLIL::CaseRule *cs, bool omit_trailing_begin=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00797">verilog_backend.cc:797</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a79713e13c00e4e216c60fb297be1900fa28ea00c8ba9ece92394c457158d55737">RTLIL::ST1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00040">rtlil.h:40</a></div></div>
<div class="ttc" id="structRTLIL_1_1Process_html_a644f137dfccd2d7b0a7c4e74ea155b37"><div class="ttname"><a href="../../df/d7b/structRTLIL_1_1Process.html#a644f137dfccd2d7b0a7c4e74ea155b37">RTLIL::Process::root_case</a></div><div class="ttdeci">RTLIL_ATTRIBUTE_MEMBERS RTLIL::CaseRule root_case</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01156">rtlil.h:1156</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-26" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-26-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-26-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-26-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a0154e2057696ffd85f9ebf61d526a55f_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a0154e2057696ffd85f9ebf61d526a55f_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a0154e2057696ffd85f9ebf61d526a55f_cgraph" id="d7/d1b/verilog__backend_8cc_a0154e2057696ffd85f9ebf61d526a55f_cgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#ace08137ffa7bf07034625ca0345a4a9e" title="case_body_find_regs" alt="" coords="161,5,303,32"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1911,411,1969,437"/><area shape="rect" id="node6" href="../../d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9" title="dump_case_body" alt="" coords="171,179,293,205"/><area shape="rect" id="node7" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="549,299,656,325"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="2041,471,2106,497"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2155,471,2199,497"/><area shape="rect" id="node28" href="../../d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd" title="dump_proc_switch" alt="" coords="352,179,483,205"/><area shape="rect" id="node8" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1709,713,1840,754"/><area shape="rect" id="node10" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919" title="dump_sigchunk" alt="" coords="747,469,861,496"/><area shape="rect" id="node21" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="737,294,871,335"/><area shape="rect" id="node22" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="723,243,885,269"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1906,716,1974,743"/><area shape="rect" id="node11" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="933,462,1104,503"/><area shape="rect" id="node13" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="946,528,1091,555"/><area shape="rect" id="node14" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="972,579,1065,605"/><area shape="rect" id="node12" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1152,513,1299,554"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1189,629,1261,656"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1403,629,1482,656"/><area shape="rect" id="node17" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1605,680,1643,707"/><area shape="rect" id="node18" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1751,640,1798,667"/><area shape="rect" id="node20" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1587,579,1661,605"/><area shape="rect" id="node19" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1889,640,1991,667"/><area shape="rect" id="node23" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="945,247,1093,273"/><area shape="rect" id="node24" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1197,255,1254,281"/><area shape="rect" id="node25" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1351,309,1534,336"/><area shape="rect" id="node26" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1366,208,1519,235"/><area shape="rect" id="node27" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1347,259,1539,285"/><area shape="rect" id="node29" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="531,157,674,184"/></map>
</div>
</p>

<p><div id="dynsection-27" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-27-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-27-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-27-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a0154e2057696ffd85f9ebf61d526a55f_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a0154e2057696ffd85f9ebf61d526a55f_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a0154e2057696ffd85f9ebf61d526a55f_icgraph" id="d7/d1b/verilog__backend_8cc_a0154e2057696ffd85f9ebf61d526a55f_icgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="161,5,263,32"/><area shape="rect" id="node3" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="313,5,477,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a996c389809c3c77e4ca4548c7a965919"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dump_sigchunk </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> &amp;&#160;</td>
          <td class="paramname"><em>chunk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>no_decimal</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00209">209</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;{</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordflow">if</span> (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a> == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>) {</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a>(f, chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a3525a2cdfea778f992e7e9210b7b92ed">data</a>, chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a>, chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a>, no_decimal);</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        <span class="keywordflow">if</span> (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a> == chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a> &amp;&amp; chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a> == 0) {</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;            f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span>, <span class="keywordtype">id</span>(chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>).c_str());</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a> == 1) {</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            <span class="keywordflow">if</span> (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a3a54c1d2873eed2682da304234ad3bee">upto</a>)</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s[%d]&quot;</span>, <span class="keywordtype">id</span>(chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>).c_str(), (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a> - chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a> - 1) + chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a>);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s[%d]&quot;</span>, <span class="keywordtype">id</span>(chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>).c_str(), chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a> + chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a>);</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            <span class="keywordflow">if</span> (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a3a54c1d2873eed2682da304234ad3bee">upto</a>)</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s[%d:%d]&quot;</span>, <span class="keywordtype">id</span>(chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>).c_str(),</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                        (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a> - (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a> + chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a> - 1) - 1) + chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a>,</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                        (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a> - chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a> - 1) + chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a>);</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s[%d:%d]&quot;</span>, <span class="keywordtype">id</span>(chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>).c_str(),</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                        (chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a> + chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a> - 1) + chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a>,</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                        chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a> + chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a>);</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        }</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    }</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a3a54c1d2873eed2682da304234ad3bee"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a3a54c1d2873eed2682da304234ad3bee">RTLIL::Wire::upto</a></div><div class="ttdeci">bool upto</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_a848274c30e38e79a2e73f87ee12677e9"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">RTLIL::SigChunk::offset</a></div><div class="ttdeci">int offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00887">rtlil.h:887</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_abbf3532ef7d58e63b594c645bb462508"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">RTLIL::SigChunk::wire</a></div><div class="ttdeci">RTLIL::Wire * wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00885">rtlil.h:885</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_addc20f55f4a908d5729b8bf8b9d995b1"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">RTLIL::SigChunk::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00887">rtlil.h:887</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_af452d6e9cc16066cd127cb31353fcd4f"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f">dump_const</a></div><div class="ttdeci">void dump_const(std::ostream &amp;f, const RTLIL::Const &amp;data, int width=-1, int offset=0, bool no_decimal=false, bool set_signed=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00154">verilog_backend.cc:154</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_ab0074027acd7260a5a71666aec9ab549"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">RTLIL::Wire::start_offset</a></div><div class="ttdeci">int start_offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_a3525a2cdfea778f992e7e9210b7b92ed"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a3525a2cdfea778f992e7e9210b7b92ed">RTLIL::SigChunk::data</a></div><div class="ttdeci">std::vector&lt; RTLIL::State &gt; data</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00886">rtlil.h:886</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-28" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-28-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-28-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-28-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a996c389809c3c77e4ca4548c7a965919_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a996c389809c3c77e4ca4548c7a965919_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a996c389809c3c77e4ca4548c7a965919_cgraph" id="d7/d1b/verilog__backend_8cc_a996c389809c3c77e4ca4548c7a965919_cgraph">
<area shape="rect" id="node2" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="168,69,339,110"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="951,135,1009,161"/><area shape="rect" id="node7" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="181,185,326,212"/><area shape="rect" id="node8" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="207,135,300,161"/><area shape="rect" id="node6" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="387,94,533,135"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1081,160,1146,187"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1195,160,1239,187"/><area shape="rect" id="node9" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="424,224,496,251"/><area shape="rect" id="node10" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="582,249,661,276"/><area shape="rect" id="node11" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="727,261,766,288"/><area shape="rect" id="node12" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="833,236,879,263"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="710,312,783,339"/><area shape="rect" id="node13" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="946,236,1014,263"/><area shape="rect" id="node14" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="929,287,1031,313"/></map>
</div>
</p>

<p><div id="dynsection-29" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-29-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-29-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-29-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a996c389809c3c77e4ca4548c7a965919_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a996c389809c3c77e4ca4548c7a965919_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a996c389809c3c77e4ca4548c7a965919_icgraph" id="d7/d1b/verilog__backend_8cc_a996c389809c3c77e4ca4548c7a965919_icgraph">
<area shape="rect" id="node2" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="168,1744,339,1785"/><area shape="rect" id="node41" href="../../d7/d1b/verilog__backend_8cc.html#a8f5b58374b7d31fc022638fb95433105" title="dump_sigspec" alt="" coords="200,2088,307,2115"/><area shape="rect" id="node3" href="../../d5/d25/namespaceILANG__BACKEND.html#ad3d289cd8752e2e12da6ed77176e86ff" title="ILANG_BACKEND::dump_cell" alt="" coords="387,1627,586,1654"/><area shape="rect" id="node6" href="../../d5/d25/namespaceILANG__BACKEND.html#a89dadf45bc22054ddf09fa78df084e50" title="ILANG_BACKEND::dump\l_proc_case_body" alt="" coords="401,1744,572,1785"/><area shape="rect" id="node7" href="../../d5/d25/namespaceILANG__BACKEND.html#aef3197cb4adeadf4e751cd873e01f747" title="ILANG_BACKEND::dump\l_proc_switch" alt="" coords="653,1788,824,1829"/><area shape="rect" id="node9" href="../../d5/d25/namespaceILANG__BACKEND.html#a129461731159f7d3df350ab204451592" title="ILANG_BACKEND::dump\l_proc_sync" alt="" coords="401,1678,572,1720"/><area shape="rect" id="node10" href="../../d5/d25/namespaceILANG__BACKEND.html#aee9e46da06237f59a787dc2cb1c0ed22" title="ILANG_BACKEND::dump_conn" alt="" coords="635,1860,842,1887"/><area shape="rect" id="node12" href="../../d7/d7f/log_8h.html#a60b86fabb1430bf0e068c60e3ca832b2" title="log_signal" alt="" coords="447,812,527,839"/><area shape="rect" id="node4" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="891,1777,1061,1818"/><area shape="rect" id="node5" href="../../d7/d7f/log_8h.html#ab44a53c60020f165bea50d36a4edc954" title="log_cell" alt="" coords="705,1682,772,1708"/><area shape="rect" id="node8" href="../../d5/d25/namespaceILANG__BACKEND.html#ac2f7d234e36d6fe6efcdb991fda69ebd" title="ILANG_BACKEND::dump_proc" alt="" coords="637,1736,840,1763"/><area shape="rect" id="node11" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="1122,1962,1225,1988"/><area shape="rect" id="node13" href="../../d0/dde/abc_8cc.html#ae957455a74979021ee46b27a555ef840" title="dump_loop_graph" alt="" coords="677,812,801,839"/><area shape="rect" id="node14" href="../../d0/dde/abc_8cc.html#a1538e69c81ae0ee4319cbdfb16c1b537" title="handle_loops" alt="" coords="927,762,1025,788"/><area shape="rect" id="node15" href="../../d0/dde/abc_8cc.html#a62382e93d1259f618c0dd4e6bd178766" title="abc_module" alt="" coords="1127,395,1219,422"/><area shape="rect" id="node16" href="../../db/d8e/structAST_1_1AstModule.html#a0c7a0b6f77ca9128e0a939a852ae34bd" title="AST::AstModule::derive" alt="" coords="660,914,817,940"/><area shape="rect" id="node17" href="../../d1/d07/structConnwrappersWorker.html#af6f999820a9625f7ca60a8b7e6c4fb33" title="ConnwrappersWorker\l::work" alt="" coords="665,965,812,1006"/><area shape="rect" id="node18" href="../../d7/dd7/structDff2dffeWorker.html#a4fbb8e200932a617e2769a8b6c29ecfd" title="Dff2dffeWorker::handle\l_dff_cell" alt="" coords="663,1030,814,1072"/><area shape="rect" id="node19" href="../../db/d2a/structEdifBackend.html#afb4aa2cf74deb80fb40793d820b165a2" title="EdifBackend::execute" alt="" coords="665,1096,812,1123"/><area shape="rect" id="node20" href="../../d7/d1a/structBruteForceEquivChecker.html#a0fe042ec53517b0ca5af77a9a7cede17" title="BruteForceEquivChecker\l::run_checker" alt="" coords="655,1148,822,1189"/><area shape="rect" id="node21" href="../../d5/d3c/structVlogHammerReporter.html#a6f9d4edd55538c8afd05c03872dc321f" title="VlogHammerReporter\l::sat_check" alt="" coords="665,1265,812,1306"/><area shape="rect" id="node22" href="../../d5/d3c/structVlogHammerReporter.html#aec06b6aef3e25ab1b70871a74166da2a" title="VlogHammerReporter::run" alt="" coords="891,1214,1061,1240"/><area shape="rect" id="node23" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="1109,1039,1237,1066"/><area shape="rect" id="node24" href="../../db/dcf/structFindReducedInputs.html#a0b5c76f24f50c7212a676b2137cddaf6" title="FindReducedInputs::\lregister_pi_bit" alt="" coords="669,1330,809,1372"/><area shape="rect" id="node25" href="../../db/dcf/structFindReducedInputs.html#aeaa77a3e58feb4804688071d1b3c1e33" title="FindReducedInputs::\lanalyze" alt="" coords="669,1565,809,1606"/><area shape="rect" id="node26" href="../../d9/d04/structFreduceWorker.html#a354887cf624d9a4421cd14f51e1fe8b5" title="FreduceWorker::run" alt="" coords="909,1484,1043,1511"/><area shape="rect" id="node27" href="../../d5/ddd/structPerformReduction.html#ab674bca62b8152132e08a001a511c7f1" title="PerformReduction::analyze\l_const" alt="" coords="651,1448,826,1489"/><area shape="rect" id="node28" href="../../d5/ddd/structPerformReduction.html#a83fbaef509c7d9f195700541ad2858cf" title="PerformReduction::analyze" alt="" coords="651,1514,826,1540"/><area shape="rect" id="node29" href="../../d9/d39/fsm__detect_8cc.html#ac98c72a8130fee3f86e08800d73052e1" title="check_state_mux_tree" alt="" coords="662,78,815,104"/><area shape="rect" id="node30" href="../../d1/d38/fsm__extract_8cc.html#a078e61a2bf807d2038b4276f5c388abf" title="find_states" alt="" coords="696,128,781,155"/><area shape="rect" id="node31" href="../../d1/d38/fsm__extract_8cc.html#a0f894d9dedeb3f6537902f9d6326a4ca" title="extract_fsm" alt="" coords="931,179,1021,206"/><area shape="rect" id="node32" href="../../d1/d38/fsm__extract_8cc.html#a51d25ca2e14c2cee1fa77c854b523ca7" title="find_transitions" alt="" coords="684,230,793,256"/><area shape="rect" id="node33" href="../../d8/d65/structFsmOpt.html#ab1bf4d0eddc5c154a149a0d09105991d" title="FsmOpt::opt_unreachable\l_states" alt="" coords="653,281,824,322"/><area shape="rect" id="node34" href="../../d8/d65/structFsmOpt.html#a14da1e819d09da6680b867c72bdd2158" title="FsmOpt::opt_const_and\l_unused_inputs" alt="" coords="659,346,819,388"/><area shape="rect" id="node35" href="../../d8/d65/structFsmOpt.html#acdcff4f0f4a309f39613d0759b0497d9" title="FsmOpt::opt_unused\l_outputs" alt="" coords="667,412,810,453"/><area shape="rect" id="node36" href="../../d8/d65/structFsmOpt.html#aa14f76d26c9901a72e11c19b376e8467" title="FsmOpt::opt_alias_inputs" alt="" coords="654,478,823,504"/><area shape="rect" id="node37" href="../../d8/d65/structFsmOpt.html#ac37549696718ccf7609d0b17b2708279" title="FsmOpt::opt_feedback\l_inputs" alt="" coords="662,529,815,570"/><area shape="rect" id="node38" href="../../d8/d65/structFsmOpt.html#a0ff23e05d58b6ecf5b651e7a626c6638" title="FsmOpt::opt_find_dont\l_care_worker" alt="" coords="663,594,815,636"/><area shape="rect" id="node39" href="../../dd/d2c/structFsmData.html#acd5d854a61bb8421286cebc630edaeff" title="FsmData::log_info" alt="" coords="675,660,802,687"/><area shape="rect" id="node40" href="../../db/d68/structAST_1_1AstNode.html#ae85721dbe9edcee0920aa7268522b6f0" title="AST::AstNode::genRTLIL" alt="" coords="654,711,823,738"/><area shape="rect" id="node42" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7" title="dump_cell_expr_port" alt="" coords="416,2266,557,2292"/><area shape="rect" id="node43" href="../../d7/d1b/verilog__backend_8cc.html#a7d47db1f2f823fd4e883de4d1b142cdb" title="dump_cell_expr_uniop" alt="" coords="663,2228,814,2255"/><area shape="rect" id="node44" href="../../d7/d1b/verilog__backend_8cc.html#a6e33652332d46fbaaffa850901dd0f9d" title="dump_cell_expr_binop" alt="" coords="663,2304,814,2331"/><area shape="rect" id="node45" href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="683,2164,795,2191"/><area shape="rect" id="node46" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="935,2114,1017,2140"/><area shape="rect" id="node47" href="../../d7/d1b/verilog__backend_8cc.html#a36331bf90617fb637a8502ee19fc95fc" title="dump_conn" alt="" coords="694,1911,783,1938"/><area shape="rect" id="node48" href="../../d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9" title="dump_case_body" alt="" coords="425,2012,548,2039"/><area shape="rect" id="node49" href="../../d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd" title="dump_proc_switch" alt="" coords="673,1987,804,2014"/><area shape="rect" id="node50" href="../../d7/d1b/verilog__backend_8cc.html#a0154e2057696ffd85f9ebf61d526a55f" title="dump_process" alt="" coords="685,2038,792,2064"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a8f5b58374b7d31fc022638fb95433105"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dump_sigspec </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> &amp;&#160;</td>
          <td class="paramname"><em>sig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00234">234</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;{</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordflow">if</span> (sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a">is_chunk</a>()) {</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919">dump_sigchunk</a>(f, sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619">as_chunk</a>());</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;{ &quot;</span>);</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">chunks</a>().rbegin(); it != sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">chunks</a>().rend(); it++) {</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;            <span class="keywordflow">if</span> (it != sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">chunks</a>().rbegin())</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;, &quot;</span>);</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;            <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919">dump_sigchunk</a>(f, *it, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        }</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; }&quot;</span>);</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    }</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a996c389809c3c77e4ca4548c7a965919"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919">dump_sigchunk</a></div><div class="ttdeci">void dump_sigchunk(std::ostream &amp;f, const RTLIL::SigChunk &amp;chunk, bool no_decimal=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00209">verilog_backend.cc:209</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a766321f59e1006e522e788d42dd1d18a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a">RTLIL::SigSpec::is_chunk</a></div><div class="ttdeci">bool is_chunk() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02755">rtlil.cc:2755</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aaff2c3edb53b99750d743e33c0f39619"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619">RTLIL::SigSpec::as_chunk</a></div><div class="ttdeci">RTLIL::SigChunk as_chunk() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02877">rtlil.cc:2877</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a89320bf61e66da75ed172a1e0ecf2be0"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0">RTLIL::SigSpec::chunks</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigChunk &gt; &amp; chunks() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01016">rtlil.h:1016</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-30" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-30-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-30-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-30-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a8f5b58374b7d31fc022638fb95433105_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a8f5b58374b7d31fc022638fb95433105_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a8f5b58374b7d31fc022638fb95433105_cgraph" id="d7/d1b/verilog__backend_8cc_a8f5b58374b7d31fc022638fb95433105_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1147,5,1277,46"/><area shape="rect" id="node4" href="../../d7/d1b/verilog__backend_8cc.html#a996c389809c3c77e4ca4548c7a965919" title="dump_sigchunk" alt="" coords="185,263,298,289"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1348,252,1407,279"/><area shape="rect" id="node18" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="174,423,309,465"/><area shape="rect" id="node19" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="160,489,323,516"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1343,27,1411,53"/><area shape="rect" id="node5" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="371,255,541,297"/><area shape="rect" id="node10" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="383,153,529,180"/><area shape="rect" id="node11" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="409,204,503,231"/><area shape="rect" id="node9" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="589,205,736,246"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1478,208,1543,235"/><area shape="rect" id="node8" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1593,208,1637,235"/><area shape="rect" id="node12" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="627,103,699,129"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="841,103,919,129"/><area shape="rect" id="node14" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1042,52,1081,79"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1189,92,1235,119"/><area shape="rect" id="node17" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1025,153,1098,180"/><area shape="rect" id="node16" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1326,92,1429,119"/><area shape="rect" id="node20" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="382,489,530,516"/><area shape="rect" id="node21" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="634,489,691,516"/><area shape="rect" id="node22" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="789,439,971,465"/><area shape="rect" id="node23" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="803,489,957,516"/><area shape="rect" id="node24" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="784,540,976,567"/></map>
</div>
</p>

<p><div id="dynsection-31" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-31-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-31-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-31-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a8f5b58374b7d31fc022638fb95433105_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a8f5b58374b7d31fc022638fb95433105_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a8f5b58374b7d31fc022638fb95433105_icgraph" id="d7/d1b/verilog__backend_8cc_a8f5b58374b7d31fc022638fb95433105_icgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#ab947b1f58df960ccc8bc8453e36c5fa7" title="dump_cell_expr_port" alt="" coords="160,93,301,120"/><area shape="rect" id="node3" href="../../d7/d1b/verilog__backend_8cc.html#a7d47db1f2f823fd4e883de4d1b142cdb" title="dump_cell_expr_uniop" alt="" coords="359,5,510,32"/><area shape="rect" id="node4" href="../../d7/d1b/verilog__backend_8cc.html#a6e33652332d46fbaaffa850901dd0f9d" title="dump_cell_expr_binop" alt="" coords="359,68,510,95"/><area shape="rect" id="node5" href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="379,144,491,171"/><area shape="rect" id="node6" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="613,195,694,221"/><area shape="rect" id="node9" href="../../d7/d1b/verilog__backend_8cc.html#a36331bf90617fb637a8502ee19fc95fc" title="dump_conn" alt="" coords="186,397,275,424"/><area shape="rect" id="node14" href="../../d7/d1b/verilog__backend_8cc.html#aaa439d5e48fd67321a1951019aaf8ac9" title="dump_case_body" alt="" coords="169,296,292,323"/><area shape="rect" id="node15" href="../../d7/d1b/verilog__backend_8cc.html#a8351d1187d52b68972cb8933f54cc6dd" title="dump_proc_switch" alt="" coords="369,296,500,323"/><area shape="rect" id="node16" href="../../d7/d1b/verilog__backend_8cc.html#a0154e2057696ffd85f9ebf61d526a55f" title="dump_process" alt="" coords="381,245,488,272"/><area shape="rect" id="node7" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="811,245,914,272"/><area shape="rect" id="node8" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="987,245,1151,272"/><area shape="rect" id="node10" href="../../d5/d25/namespaceILANG__BACKEND.html#ad401ce6f755a6ff0a8fecaba5bb585e0" title="ILANG_BACKEND::dump\l_module" alt="" coords="349,398,520,439"/><area shape="rect" id="node11" href="../../d5/d25/namespaceILANG__BACKEND.html#a30b07518859b127b2f6323b91e43988c" title="ILANG_BACKEND::dump\l_design" alt="" coords="568,398,739,439"/><area shape="rect" id="node12" href="../../d6/d2f/structIlangBackend.html#a5e6d124d46df56cd0f407d35484cebeb" title="IlangBackend::execute" alt="" coords="787,431,939,457"/><area shape="rect" id="node13" href="../../d9/d75/structDumpPass.html#a690d2aa30ca587997af7c834b634a37d" title="DumpPass::execute" alt="" coords="794,380,931,407"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a7f042fae8da55b313e597c43a4b1c179"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dump_wire </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>f</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string&#160;</td>
          <td class="paramname"><em>indent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td>
          <td class="paramname"><em>wire</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00261">261</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;{</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a>(f, indent, wire-&gt;attributes);</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#if 0</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span>    <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> &amp;&amp; !wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>)</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;input %s&quot;</span>, indent.c_str(), <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8330dbc44ee796b2ecf4e0937e73e14c">reg_wires</a>.count(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>) ? <span class="stringliteral">&quot;reg &quot;</span> : <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> &amp;&amp; wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>)</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;output %s&quot;</span>, indent.c_str(), <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8330dbc44ee796b2ecf4e0937e73e14c">reg_wires</a>.count(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>) ? <span class="stringliteral">&quot;reg &quot;</span> : <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> &amp;&amp; wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>)</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;inout %s&quot;</span>, indent.c_str(), <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8330dbc44ee796b2ecf4e0937e73e14c">reg_wires</a>.count(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>) ? <span class="stringliteral">&quot;reg &quot;</span> : <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;%s &quot;</span>, indent.c_str(), <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8330dbc44ee796b2ecf4e0937e73e14c">reg_wires</a>.count(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>) ? <span class="stringliteral">&quot;reg&quot;</span> : <span class="stringliteral">&quot;wire&quot;</span>);</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a> != 1)</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;[%d:%d] &quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a> - 1 + wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a>);</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s;\n&quot;</span>, <span class="keywordtype">id</span>(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>).c_str());</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span>    <span class="comment">// do not use Verilog-2k &quot;outut reg&quot; syntax in verilog export</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    std::string range = <span class="stringliteral">&quot;&quot;</span>;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a> != 1) {</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a3a54c1d2873eed2682da304234ad3bee">upto</a>)</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;            range = <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; [%d:%d]&quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a> - 1 + wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a>);</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;            range = <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot; [%d:%d]&quot;</span>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a> - 1 + wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a>, wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a>);</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    }</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> &amp;&amp; !wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>)</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;input%s %s;\n&quot;</span>, indent.c_str(), range.c_str(), <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a>(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>).c_str());</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordflow">if</span> (!wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> &amp;&amp; wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>)</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;output%s %s;\n&quot;</span>, indent.c_str(), range.c_str(), <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a>(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>).c_str());</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">if</span> (wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> &amp;&amp; wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>)</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;inout%s %s;\n&quot;</span>, indent.c_str(), range.c_str(), <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a>(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>).c_str());</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8330dbc44ee796b2ecf4e0937e73e14c">reg_wires</a>.count(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>))</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;reg%s %s;\n&quot;</span>, indent.c_str(), range.c_str(), <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a>(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>).c_str());</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> &amp;&amp; !wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>)</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        f &lt;&lt; <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s&quot;</span> <span class="stringliteral">&quot;wire%s %s;\n&quot;</span>, indent.c_str(), range.c_str(), <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a>(wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>).c_str());</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span>}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8330dbc44ee796b2ecf4e0937e73e14c"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8330dbc44ee796b2ecf4e0937e73e14c">reg_wires</a></div><div class="ttdeci">std::set&lt; RTLIL::IdString &gt; reg_wires</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00043">verilog_backend.cc:43</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a3a54c1d2873eed2682da304234ad3bee"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a3a54c1d2873eed2682da304234ad3bee">RTLIL::Wire::upto</a></div><div class="ttdeci">bool upto</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a77eef216a437c42740e17840fa984ba2"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">RTLIL::Wire::port_input</a></div><div class="ttdeci">bool port_input</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_abc6e83a9c737ca0c613cf19879da0e5c"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">RTLIL::Wire::port_output</a></div><div class="ttdeci">bool port_output</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_ab0074027acd7260a5a71666aec9ab549"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">RTLIL::Wire::start_offset</a></div><div class="ttdeci">int start_offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a64ab94bde941c75b44ab5302b79dd739"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a></div><div class="ttdeci">std::string id(RTLIL::IdString internal_id, bool may_rename=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00096">verilog_backend.cc:96</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_aaff08953c9cbb9ccb17a9f0baca14e8b"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b">dump_attributes</a></div><div class="ttdeci">void dump_attributes(std::ostream &amp;f, std::string indent, std::map&lt; RTLIL::IdString, RTLIL::Const &gt; &amp;attributes, char term= '\n')</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00249">verilog_backend.cc:249</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-32" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-32-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-32-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-32-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a7f042fae8da55b313e597c43a4b1c179_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a7f042fae8da55b313e597c43a4b1c179_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a7f042fae8da55b313e597c43a4b1c179_cgraph" id="d7/d1b/verilog__backend_8cc_a7f042fae8da55b313e597c43a4b1c179_cgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b" title="dump_attributes" alt="" coords="139,123,253,149"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1007,47,1065,73"/><area shape="rect" id="node6" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739" title="id" alt="" coords="329,173,367,200"/><area shape="rect" id="node8" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="301,123,395,149"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1137,97,1202,124"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1251,97,1295,124"/><area shape="rect" id="node7" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="443,261,589,288"/><area shape="rect" id="node9" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="480,211,552,237"/><area shape="rect" id="node16" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="443,145,589,186"/><area shape="rect" id="node10" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="638,203,717,229"/><area shape="rect" id="node11" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="783,249,822,276"/><area shape="rect" id="node12" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="889,148,935,175"/><area shape="rect" id="node15" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="766,199,839,225"/><area shape="rect" id="node13" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1002,199,1070,225"/><area shape="rect" id="node14" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="985,97,1087,124"/></map>
</div>
</p>

<p><div id="dynsection-33" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-33-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-33-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-33-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a7f042fae8da55b313e597c43a4b1c179_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a7f042fae8da55b313e597c43a4b1c179_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a7f042fae8da55b313e597c43a4b1c179_icgraph" id="d7/d1b/verilog__backend_8cc_a7f042fae8da55b313e597c43a4b1c179_icgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="139,5,242,32"/><area shape="rect" id="node3" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="291,5,455,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a64ab94bde941c75b44ab5302b79dd739"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string id </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>internal_id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>may_rename</em> = <code>true</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00096">96</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;{</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *str = internal_id.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>();</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keywordtype">bool</span> do_escape = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">if</span> (may_rename &amp;&amp; <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a16041bd3589997adfaf6e6a31a486a99">auto_name_map</a>.count(internal_id) != 0) {</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <span class="keywordtype">char</span> buffer[100];</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        snprintf(buffer, 100, <span class="stringliteral">&quot;_%0*d_&quot;</span>, <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#acd8e85afdd132990082bb4a521389f20">auto_name_digits</a>, <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#abb91191491d6eabcd3813c89139cd1db">auto_name_offset</a> + <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a16041bd3589997adfaf6e6a31a486a99">auto_name_map</a>[internal_id]);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <span class="keywordflow">return</span> std::string(buffer);</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    }</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">if</span> (*str == <span class="charliteral">&#39;\\&#39;</span>)</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        str++;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">if</span> (<span class="charliteral">&#39;0&#39;</span> &lt;= *str &amp;&amp; *str &lt;= <span class="charliteral">&#39;9&#39;</span>)</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        do_escape = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; str[i]; i++)</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    {</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <span class="keywordflow">if</span> (<span class="charliteral">&#39;0&#39;</span> &lt;= str[i] &amp;&amp; str[i] &lt;= <span class="charliteral">&#39;9&#39;</span>)</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <span class="keywordflow">if</span> (<span class="charliteral">&#39;a&#39;</span> &lt;= str[i] &amp;&amp; str[i] &lt;= <span class="charliteral">&#39;z&#39;</span>)</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="keywordflow">if</span> (<span class="charliteral">&#39;A&#39;</span> &lt;= str[i] &amp;&amp; str[i] &lt;= <span class="charliteral">&#39;Z&#39;</span>)</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="keywordflow">if</span> (str[i] == <span class="charliteral">&#39;_&#39;</span>)</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        do_escape = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    }</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">if</span> (do_escape)</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;\\&quot;</span> + std::string(str) + <span class="stringliteral">&quot; &quot;</span>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">return</span> std::string(str);</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_abb91191491d6eabcd3813c89139cd1db"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#abb91191491d6eabcd3813c89139cd1db">auto_name_offset</a></div><div class="ttdeci">int auto_name_offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00041">verilog_backend.cc:41</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_acd8e85afdd132990082bb4a521389f20"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#acd8e85afdd132990082bb4a521389f20">auto_name_digits</a></div><div class="ttdeci">int auto_name_digits</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00041">verilog_backend.cc:41</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a16041bd3589997adfaf6e6a31a486a99"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a16041bd3589997adfaf6e6a31a486a99">auto_name_map</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, int &gt; auto_name_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00042">verilog_backend.cc:42</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-34" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-34-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-34-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-34-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a64ab94bde941c75b44ab5302b79dd739_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a64ab94bde941c75b44ab5302b79dd739_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a64ab94bde941c75b44ab5302b79dd739_cgraph" id="d7/d1b/verilog__backend_8cc_a64ab94bde941c75b44ab5302b79dd739_cgraph">
<area shape="rect" id="node2" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="94,5,239,32"/></map>
</div>
</p>

<p><div id="dynsection-35" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-35-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-35-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-35-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a64ab94bde941c75b44ab5302b79dd739_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a64ab94bde941c75b44ab5302b79dd739_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a64ab94bde941c75b44ab5302b79dd739_icgraph" id="d7/d1b/verilog__backend_8cc_a64ab94bde941c75b44ab5302b79dd739_icgraph">
<area shape="rect" id="node2" href="../../d0/d07/classezSAT.html#a2dca9180ed9954fa01ee187ddef51a3f" title="ezSAT::frozen_literal" alt="" coords="109,495,249,522"/><area shape="rect" id="node20" href="../../d0/d07/classezSAT.html#affe61fafe163541f617926ecd5ee578c" title="ezSAT::expression" alt="" coords="114,546,243,572"/><area shape="rect" id="node21" href="../../d0/db4/structezSATbit.html#a5d1e56e477cbc40123b219f56147f396" title="ezSATbit::operator int" alt="" coords="106,596,251,623"/><area shape="rect" id="node22" href="../../d0/db4/structezSATbit.html#a2e35abdd198bc82488b190c72261ed23" title="ezSATbit::vector\&lt; int \&gt;" alt="" coords="102,647,255,674"/><area shape="rect" id="node23" href="../../d7/d1b/structHierarchyPass.html#a8aec90959b007cbe981c3c79254f37df" title="HierarchyPass::execute" alt="" coords="99,698,258,724"/><area shape="rect" id="node24" href="../../d0/d84/structProcCleanPass.html#a732e8b364cab0175685295730f22202f" title="ProcCleanPass::execute" alt="" coords="97,748,260,775"/><area shape="rect" id="node25" href="../../d8/df7/structRTLIL_1_1IdString.html#a6aa4707d75d8d9a2df56eae956cc5ac0" title="RTLIL::IdString::operator=" alt="" coords="93,799,264,826"/><area shape="rect" id="node26" href="../../d3/d4b/structShowWorker.html#ae781b12d8d81388d8881856a3f0efdb3" title="ShowWorker::escape" alt="" coords="107,900,251,927"/><area shape="rect" id="node32" href="../../d3/d4b/structShowWorker.html#a64f216886b72c4fcc140dec8dad2a54e" title="ShowWorker::id2num" alt="" coords="340,791,484,818"/><area shape="rect" id="node33" href="../../db/d68/structAST_1_1AstNode.html#afab847942e36fce2c23efa1918998bdc" title="AST::AstNode::mem2reg\l_as_needed_pass2" alt="" coords="96,952,261,993"/><area shape="rect" id="node34" href="../../db/d3b/techmap_8cc.html#a5688eeee81e28485063865403d09d8be" title="apply_prefix" alt="" coords="134,1018,223,1044"/><area shape="rect" id="node38" href="../../d7/d1b/verilog__backend_8cc.html#a176ca1f57781d43a5ee1039172874dfa" title="reset_auto_counter_id" alt="" coords="103,1575,254,1602"/><area shape="rect" id="node40" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="838,1372,941,1399"/><area shape="rect" id="node42" href="../../d7/d1b/verilog__backend_8cc.html#a28aad0cb1350136978db41fd2d62716f" title="is_reg_wire" alt="" coords="135,1170,223,1196"/><area shape="rect" id="node44" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="615,1170,697,1196"/><area shape="rect" id="node45" href="../../d7/d1b/verilog__backend_8cc.html#aaff08953c9cbb9ccb17a9f0baca14e8b" title="dump_attributes" alt="" coords="121,1296,236,1323"/><area shape="rect" id="node46" href="../../d7/d1b/verilog__backend_8cc.html#a7f042fae8da55b313e597c43a4b1c179" title="dump_wire" alt="" coords="369,1220,455,1247"/><area shape="rect" id="node47" href="../../d7/d1b/verilog__backend_8cc.html#ad0cea71109574eaf5f93e4b922a41813" title="dump_memory" alt="" coords="359,1474,465,1500"/><area shape="rect" id="node50" href="../../d7/d1b/verilog__backend_8cc.html#a4547204fd4e6bd7eae408bdc8c7fc0d0" title="cellname" alt="" coords="141,1119,216,1146"/><area shape="rect" id="node3" href="../../da/de4/structSatGen.html#a2f489f2080ca834b04ad2e4181ad1fbc" title="SatGen::importSigSpecWorker" alt="" coords="313,419,511,446"/><area shape="rect" id="node16" href="../../d0/dca/testbench_8cc.html#a22096e5f9046cd5d9578ea9e1850304e" title="test_onehot" alt="" coords="367,571,457,598"/><area shape="rect" id="node18" href="../../d0/dca/testbench_8cc.html#a7a7ea27549b53342c1579579cd580717" title="test_manyhot" alt="" coords="362,470,462,496"/><area shape="rect" id="node19" href="../../d0/dca/testbench_8cc.html#a84e1fa2d38b4884255d0d69544e4dfbf" title="test_ordered" alt="" coords="365,520,459,547"/><area shape="rect" id="node4" href="../../da/de4/structSatGen.html#af487620d52dead3d63fc635450604646" title="SatGen::importSigSpec" alt="" coords="577,186,735,212"/><area shape="rect" id="node13" href="../../da/de4/structSatGen.html#a7109397c44b842ccd40d37559d9c0d05" title="SatGen::importDefSigSpec" alt="" coords="801,579,978,606"/><area shape="rect" id="node14" href="../../da/de4/structSatGen.html#ac81ec0b06ee814d0da98ac6967e95073" title="SatGen::importUndefSigSpec" alt="" coords="560,368,752,395"/><area shape="rect" id="node15" href="../../da/de4/structSatGen.html#acadc03e7b306a38eaf5c97ed5ba93c14" title="SatGen::importSigBit" alt="" coords="585,470,727,496"/><area shape="rect" id="node5" href="../../db/dcf/structFindReducedInputs.html#a0b5c76f24f50c7212a676b2137cddaf6" title="FindReducedInputs::\lregister_pi_bit" alt="" coords="819,361,959,402"/><area shape="rect" id="node6" href="../../db/dcf/structFindReducedInputs.html#aeaa77a3e58feb4804688071d1b3c1e33" title="FindReducedInputs::\lanalyze" alt="" coords="819,178,959,220"/><area shape="rect" id="node7" href="../../d5/ddd/structPerformReduction.html#ac278fe9ca9179951d3b90ca5f0063b60" title="PerformReduction::register\l_cone_worker" alt="" coords="1241,237,1415,278"/><area shape="rect" id="node8" href="../../d5/ddd/structPerformReduction.html#af39271f0654e18cff3e23bec13014357" title="PerformReduction::Perform\lReduction" alt="" coords="1464,237,1643,278"/><area shape="rect" id="node9" href="../../d2/db8/structMemoryShareWorker.html#aa86f937bf1924175b5bbdeeae0b7491d" title="MemoryShareWorker::\lconsolidate_wr_using_sat" alt="" coords="1242,98,1414,140"/><area shape="rect" id="node10" href="../../dd/d09/structSatHelper.html#aec53ebe23a471f4c226a6e84e5d25317" title="SatHelper::generate\l_model" alt="" coords="821,296,957,337"/><area shape="rect" id="node11" href="../../da/de4/structSatGen.html#a23e90ecd60ab908fd59383c7f98008d0" title="SatGen::signals_eq" alt="" coords="822,244,957,271"/><area shape="rect" id="node12" href="../../da/de4/structSatGen.html#a91c1be90a6c2ef1b98ab37502ab6b25b" title="SatGen::importCell" alt="" coords="1044,244,1175,271"/><area shape="rect" id="node17" href="../../d0/dca/testbench_8cc.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title="main" alt="" coords="631,520,681,547"/><area shape="rect" id="node27" href="../../d3/d4b/structShowWorker.html#ab7c0e043e715f25e8f207e0c15428346" title="ShowWorker::findLabel" alt="" coords="335,900,489,927"/><area shape="rect" id="node30" href="../../d3/d4b/structShowWorker.html#a6313c2b23613f554f27f30799b823d61" title="ShowWorker::handle\l_module" alt="" coords="1039,861,1179,902"/><area shape="rect" id="node28" href="../../d3/d4b/structShowWorker.html#a0047ee63f50dab71af0833fdc30ceaa6" title="ShowWorker::gen_signode\l_simple" alt="" coords="569,893,743,934"/><area shape="rect" id="node29" href="../../d3/d4b/structShowWorker.html#abe1de13e78b4de4ae146a6e26a71047b" title="ShowWorker::gen_portbox" alt="" coords="803,896,975,923"/><area shape="rect" id="node31" href="../../d3/d4b/structShowWorker.html#aa06247afd511eda7d7676b77fb5900a7" title="ShowWorker::ShowWorker" alt="" coords="1240,868,1416,895"/><area shape="rect" id="node35" href="../../db/d3b/techmap_8cc.html#a5fb31bc42505e2c7a6038cd9d560c693" title="apply_prefix" alt="" coords="367,951,457,978"/><area shape="rect" id="node36" href="../../df/d86/structTechmapWorker.html#a16c426df603a5d603903463358fb916b" title="TechmapWorker::techmap\l_module_worker" alt="" coords="325,1002,499,1044"/><area shape="rect" id="node37" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="569,1010,743,1052"/><area shape="rect" id="node39" href="../../d7/d1b/verilog__backend_8cc.html#a7a0449a0f3bc20a8f7475493dab3b5cf" title="reset_auto_counter" alt="" coords="589,1575,723,1602"/><area shape="rect" id="node41" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="1027,1372,1191,1399"/><area shape="rect" id="node43" href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="356,1170,468,1196"/><area shape="rect" id="node48" href="../../d7/d1b/verilog__backend_8cc.html#a7d47db1f2f823fd4e883de4d1b142cdb" title="dump_cell_expr_uniop" alt="" coords="337,1372,487,1399"/><area shape="rect" id="node49" href="../../d7/d1b/verilog__backend_8cc.html#a6e33652332d46fbaaffa850901dd0f9d" title="dump_cell_expr_binop" alt="" coords="337,1423,487,1450"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a28aad0cb1350136978db41fd2d62716f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool is_reg_wire </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>&#160;</td>
          <td class="paramname"><em>sig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string &amp;&#160;</td>
          <td class="paramname"><em>reg_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00132">132</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;{</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">if</span> (!sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a">is_chunk</a>() || sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619">as_chunk</a>().<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a> == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a> chunk = sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619">as_chunk</a>();</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a8330dbc44ee796b2ecf4e0937e73e14c">reg_wires</a>.count(chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>) == 0)</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    reg_name = <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a>(chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordflow">if</span> (sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() != chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">width</a>) {</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        <span class="keywordflow">if</span> (sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == 1)</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;            reg_name += <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;[%d]&quot;</span>, chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a> +  chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a>);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;            reg_name += <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;[%d:%d]&quot;</span>, chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a> +  chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a> + chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">width</a> - 1,</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                    chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">wire</a>-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">start_offset</a> +  chunk.<a class="code" href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">offset</a>);</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    }</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;}</div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a8330dbc44ee796b2ecf4e0937e73e14c"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a8330dbc44ee796b2ecf4e0937e73e14c">reg_wires</a></div><div class="ttdeci">std::set&lt; RTLIL::IdString &gt; reg_wires</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00043">verilog_backend.cc:43</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a233b3d8cca155ae54b6c3cd0ca0fe000"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a233b3d8cca155ae54b6c3cd0ca0fe000">RTLIL::Wire::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_a848274c30e38e79a2e73f87ee12677e9"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#a848274c30e38e79a2e73f87ee12677e9">RTLIL::SigChunk::offset</a></div><div class="ttdeci">int offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00887">rtlil.h:887</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_abbf3532ef7d58e63b594c645bb462508"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#abbf3532ef7d58e63b594c645bb462508">RTLIL::SigChunk::wire</a></div><div class="ttdeci">RTLIL::Wire * wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00885">rtlil.h:885</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a766321f59e1006e522e788d42dd1d18a"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a">RTLIL::SigSpec::is_chunk</a></div><div class="ttdeci">bool is_chunk() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02755">rtlil.cc:2755</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html">RTLIL::SigChunk</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00883">rtlil.h:883</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_aaff2c3edb53b99750d743e33c0f39619"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619">RTLIL::SigSpec::as_chunk</a></div><div class="ttdeci">RTLIL::SigChunk as_chunk() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02877">rtlil.cc:2877</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigChunk_html_addc20f55f4a908d5729b8bf8b9d995b1"><div class="ttname"><a href="../../d3/d6d/structRTLIL_1_1SigChunk.html#addc20f55f4a908d5729b8bf8b9d995b1">RTLIL::SigChunk::width</a></div><div class="ttdeci">int width</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00887">rtlil.h:887</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_ab0074027acd7260a5a71666aec9ab549"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#ab0074027acd7260a5a71666aec9ab549">RTLIL::Wire::start_offset</a></div><div class="ttdeci">int start_offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a64ab94bde941c75b44ab5302b79dd739"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a></div><div class="ttdeci">std::string id(RTLIL::IdString internal_id, bool may_rename=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00096">verilog_backend.cc:96</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-36" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-36-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-36-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-36-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a28aad0cb1350136978db41fd2d62716f_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a28aad0cb1350136978db41fd2d62716f_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a28aad0cb1350136978db41fd2d62716f_cgraph" id="d7/d1b/verilog__backend_8cc_a28aad0cb1350136978db41fd2d62716f_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="148,5,279,46"/><area shape="rect" id="node4" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="146,70,281,111"/><area shape="rect" id="node5" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739" title="id" alt="" coords="194,136,233,163"/><area shape="rect" id="node7" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="142,187,285,213"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="184,237,243,264"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="373,12,441,39"/><area shape="rect" id="node6" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="334,136,479,163"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="374,237,439,264"/><area shape="rect" id="node10" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="529,237,573,264"/></map>
</div>
</p>

<p><div id="dynsection-37" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-37-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-37-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-37-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a28aad0cb1350136978db41fd2d62716f_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a28aad0cb1350136978db41fd2d62716f_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a28aad0cb1350136978db41fd2d62716f_icgraph" id="d7/d1b/verilog__backend_8cc_a28aad0cb1350136978db41fd2d62716f_icgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#acb0db6978caac6cd12da1ae045c1b8ab" title="dump_cell_expr" alt="" coords="141,5,253,32"/><area shape="rect" id="node3" href="../../d7/d1b/verilog__backend_8cc.html#adf87d608950921ea0126a91c8024f29b" title="dump_cell" alt="" coords="302,5,383,32"/><area shape="rect" id="node4" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="433,5,535,32"/><area shape="rect" id="node5" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="585,5,749,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a7a0449a0f3bc20a8f7475493dab3b5cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void reset_auto_counter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00069">69</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;{</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a16041bd3589997adfaf6e6a31a486a99">auto_name_map</a>.clear();</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a87f543441f4e4099c11ae53fe6c87178">auto_name_counter</a> = 0;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#abb91191491d6eabcd3813c89139cd1db">auto_name_offset</a> = 0;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a176ca1f57781d43a5ee1039172874dfa">reset_auto_counter_id</a>(module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.begin(); it != module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.end(); it++)</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a176ca1f57781d43a5ee1039172874dfa">reset_auto_counter_id</a>(it-&gt;second-&gt;name, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.begin(); it != module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>.end(); it++) {</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a176ca1f57781d43a5ee1039172874dfa">reset_auto_counter_id</a>(it-&gt;second-&gt;name, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a176ca1f57781d43a5ee1039172874dfa">reset_auto_counter_id</a>(it-&gt;second-&gt;type, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    }</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>.begin(); it != module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>.end(); it++)</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a176ca1f57781d43a5ee1039172874dfa">reset_auto_counter_id</a>(it-&gt;second-&gt;name, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#acd8e85afdd132990082bb4a521389f20">auto_name_digits</a> = 1;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 10; i &lt; <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#abb91191491d6eabcd3813c89139cd1db">auto_name_offset</a> + <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a16041bd3589997adfaf6e6a31a486a99">auto_name_map</a>.size(); i = i*10)</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#acd8e85afdd132990082bb4a521389f20">auto_name_digits</a>++;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a16041bd3589997adfaf6e6a31a486a99">auto_name_map</a>.begin(); it != <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a16041bd3589997adfaf6e6a31a486a99">auto_name_map</a>.end(); it++)</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  renaming `%s&#39; to `_%0*d_&#39;.\n&quot;</span>, it-&gt;first.c_str(), <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#acd8e85afdd132990082bb4a521389f20">auto_name_digits</a>, <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#abb91191491d6eabcd3813c89139cd1db">auto_name_offset</a> + it-&gt;second);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;}</div>
<div class="ttc" id="verilog__backend_8cc_html_abb91191491d6eabcd3813c89139cd1db"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#abb91191491d6eabcd3813c89139cd1db">auto_name_offset</a></div><div class="ttdeci">int auto_name_offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00041">verilog_backend.cc:41</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a87f543441f4e4099c11ae53fe6c87178"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a87f543441f4e4099c11ae53fe6c87178">auto_name_counter</a></div><div class="ttdeci">int auto_name_counter</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00041">verilog_backend.cc:41</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_acd8e85afdd132990082bb4a521389f20"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#acd8e85afdd132990082bb4a521389f20">auto_name_digits</a></div><div class="ttdeci">int auto_name_digits</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00041">verilog_backend.cc:41</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_af55a9fd32752e514ca1adfe8d3b5e271"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">RTLIL::Module::processes</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Process * &gt; processes</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00602">rtlil.h:602</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a16041bd3589997adfaf6e6a31a486a99"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a16041bd3589997adfaf6e6a31a486a99">auto_name_map</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, int &gt; auto_name_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00042">verilog_backend.cc:42</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a176ca1f57781d43a5ee1039172874dfa"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a176ca1f57781d43a5ee1039172874dfa">reset_auto_counter_id</a></div><div class="ttdeci">void reset_auto_counter_id(RTLIL::IdString id, bool may_rename)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00047">verilog_backend.cc:47</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-38" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-38-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-38-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-38-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a7a0449a0f3bc20a8f7475493dab3b5cf_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a7a0449a0f3bc20a8f7475493dab3b5cf_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a7a0449a0f3bc20a8f7475493dab3b5cf_cgraph" id="d7/d1b/verilog__backend_8cc_a7a0449a0f3bc20a8f7475493dab3b5cf_cgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#a176ca1f57781d43a5ee1039172874dfa" title="reset_auto_counter_id" alt="" coords="187,44,338,71"/><area shape="rect" id="node5" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="243,107,282,133"/><area shape="rect" id="node3" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739" title="id" alt="" coords="391,19,430,45"/><area shape="rect" id="node4" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="483,5,629,32"/><area shape="rect" id="node6" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="387,107,434,133"/><area shape="rect" id="node7" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="678,132,743,159"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="522,107,590,133"/><area shape="rect" id="node10" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="505,157,607,184"/><area shape="rect" id="node11" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="527,208,585,235"/><area shape="rect" id="node8" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="793,132,837,159"/></map>
</div>
</p>

<p><div id="dynsection-39" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-39-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-39-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-39-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a7a0449a0f3bc20a8f7475493dab3b5cf_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a7a0449a0f3bc20a8f7475493dab3b5cf_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a7a0449a0f3bc20a8f7475493dab3b5cf_icgraph" id="d7/d1b/verilog__backend_8cc_a7a0449a0f3bc20a8f7475493dab3b5cf_icgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="187,5,290,32"/><area shape="rect" id="node3" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="339,5,503,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a176ca1f57781d43a5ee1039172874dfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void reset_auto_counter_id </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>may_rename</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00047">47</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;{</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *str = <span class="keywordtype">id</span>.c_str();</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keywordflow">if</span> (*str == <span class="charliteral">&#39;$&#39;</span> &amp;&amp; may_rename &amp;&amp; !<a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a5f81b5dbfc5b08ecff1144e8d0b2e564">norename</a>)</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a16041bd3589997adfaf6e6a31a486a99">auto_name_map</a>[<a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a>] = <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#a87f543441f4e4099c11ae53fe6c87178">auto_name_counter</a>++;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keywordflow">if</span> (str[0] != <span class="charliteral">&#39;\\&#39;</span> || str[1] != <span class="charliteral">&#39;_&#39;</span> || str[2] == 0)</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 2; str[i] != 0; i++) {</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        <span class="keywordflow">if</span> (str[i] == <span class="charliteral">&#39;_&#39;</span> &amp;&amp; str[i+1] == 0)</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="keywordflow">if</span> (str[i] &lt; <span class="charliteral">&#39;0&#39;</span> || str[i] &gt; <span class="charliteral">&#39;9&#39;</span>)</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;            <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    }</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keywordtype">int</span> num = atoi(str+2);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keywordflow">if</span> (num &gt;= <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#abb91191491d6eabcd3813c89139cd1db">auto_name_offset</a>)</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <a class="code" href="../../d7/d1b/verilog__backend_8cc.html#abb91191491d6eabcd3813c89139cd1db">auto_name_offset</a> = num + 1;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;}</div>
<div class="ttc" id="verilog__backend_8cc_html_abb91191491d6eabcd3813c89139cd1db"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#abb91191491d6eabcd3813c89139cd1db">auto_name_offset</a></div><div class="ttdeci">int auto_name_offset</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00041">verilog_backend.cc:41</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a87f543441f4e4099c11ae53fe6c87178"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a87f543441f4e4099c11ae53fe6c87178">auto_name_counter</a></div><div class="ttdeci">int auto_name_counter</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00041">verilog_backend.cc:41</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a16041bd3589997adfaf6e6a31a486a99"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a16041bd3589997adfaf6e6a31a486a99">auto_name_map</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, int &gt; auto_name_map</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00042">verilog_backend.cc:42</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a5f81b5dbfc5b08ecff1144e8d0b2e564"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a5f81b5dbfc5b08ecff1144e8d0b2e564">norename</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool norename</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00040">verilog_backend.cc:40</a></div></div>
<div class="ttc" id="verilog__backend_8cc_html_a64ab94bde941c75b44ab5302b79dd739"><div class="ttname"><a href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739">id</a></div><div class="ttdeci">std::string id(RTLIL::IdString internal_id, bool may_rename=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d1b/verilog__backend_8cc_source.html#l00096">verilog_backend.cc:96</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-40" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-40-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-40-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-40-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a176ca1f57781d43a5ee1039172874dfa_cgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a176ca1f57781d43a5ee1039172874dfa_cgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a176ca1f57781d43a5ee1039172874dfa_cgraph" id="d7/d1b/verilog__backend_8cc_a176ca1f57781d43a5ee1039172874dfa_cgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739" title="id" alt="" coords="206,5,245,32"/><area shape="rect" id="node3" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="294,5,439,32"/></map>
</div>
</p>

<p><div id="dynsection-41" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-41-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-41-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-41-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d7/d1b/verilog__backend_8cc_a176ca1f57781d43a5ee1039172874dfa_icgraph.png" border="0" usemap="#d7/d1b/verilog__backend_8cc_a176ca1f57781d43a5ee1039172874dfa_icgraph" alt=""/></div>
<map name="d7/d1b/verilog__backend_8cc_a176ca1f57781d43a5ee1039172874dfa_icgraph" id="d7/d1b/verilog__backend_8cc_a176ca1f57781d43a5ee1039172874dfa_icgraph">
<area shape="rect" id="node2" href="../../d7/d1b/verilog__backend_8cc.html#a7a0449a0f3bc20a8f7475493dab3b5cf" title="reset_auto_counter" alt="" coords="205,5,339,32"/><area shape="rect" id="node3" href="../../d7/d1b/verilog__backend_8cc.html#ac8af84e39e8b00ea459e861ee745116e" title="dump_module" alt="" coords="387,5,490,32"/><area shape="rect" id="node4" href="../../d0/dff/structVerilogBackend.html#a78bdd93e64b8adce95c19eec4b0205d2" title="VerilogBackend::execute" alt="" coords="539,5,703,32"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a524b0c294b90ce2be7ee89b9bffaf160"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a>* active_module</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00045">45</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a59c0e4e087f86336b5f222ba15e3b956"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> <a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> bool attr2comment</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00040">40</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a87f543441f4e4099c11ae53fe6c87178"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int auto_name_counter</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00041">41</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>

</div>
</div>
<a class="anchor" id="acd8e85afdd132990082bb4a521389f20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int auto_name_digits</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00041">41</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a16041bd3589997adfaf6e6a31a486a99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, int&gt; auto_name_map</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00042">42</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>

</div>
</div>
<a class="anchor" id="abb91191491d6eabcd3813c89139cd1db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int auto_name_offset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00041">41</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ad65120486d115d13675e052f736a743d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> <a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> bool noattr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00040">40</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a7e2505da268af4b6f79cfaa25bee4cfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> <a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> bool noexpr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00040">40</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a5f81b5dbfc5b08ecff1144e8d0b2e564"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d81/yosys_8h.html#aa8687f3e6fff919b5c71cc2654d69f13">USING_YOSYS_NAMESPACE</a> <a class="el" href="../../d6/d81/yosys_8h.html#a361de5ff07fc17687fd73f446a380d29">PRIVATE_NAMESPACE_BEGIN</a> bool norename</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00040">40</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a4ccbbd62566bf20db93d474044108d09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt;<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&gt; reg_ct</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00043">43</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a8330dbc44ee796b2ecf4e0937e73e14c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt;<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>&gt; reg_wires</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html#l00043">43</a> of file <a class="el" href="../../d7/d1b/verilog__backend_8cc_source.html">verilog_backend.cc</a>.</p>

</div>
</div>
<a class="anchor" id="af3eba4917668f90f847467a1d7bfaf85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"> <a class="el" href="../../d0/dff/structVerilogBackend.html">VerilogBackend</a>  <a class="el" href="../../d0/dff/structVerilogBackend.html">VerilogBackend</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_dec21994cd756836ecefab773235960a.html">backends</a></li><li class="navelem"><a class="el" href="../../dir_460a049645ef09af95c76c6c540492c5.html">verilog</a></li><li class="navelem"><a class="el" href="../../d7/d1b/verilog__backend_8cc.html">verilog_backend.cc</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:17 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
