{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 1.2800"
  ],
  "cts__clock__skew__hold": 0.0112,
  "cts__clock__skew__hold__post_repair": 0.0093,
  "cts__clock__skew__hold__pre_repair": 0.0093,
  "cts__clock__skew__setup": 0.0112,
  "cts__clock__skew__setup__post_repair": 0.0093,
  "cts__clock__skew__setup__pre_repair": 0.0093,
  "cts__design__instance__area": 2139.3601,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 1907.04,
  "cts__design__instance__area__pre_repair": 1907.04,
  "cts__design__instance__area__stdcell": 2139.3601,
  "cts__design__instance__area__stdcell__post_repair": 1907.04,
  "cts__design__instance__area__stdcell__pre_repair": 1907.04,
  "cts__design__instance__count": 482,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 441,
  "cts__design__instance__count__pre_repair": 441,
  "cts__design__instance__count__setup_buffer": 41.0,
  "cts__design__instance__count__stdcell": 482,
  "cts__design__instance__count__stdcell__post_repair": 441,
  "cts__design__instance__count__stdcell__pre_repair": 441,
  "cts__design__instance__displacement__max": 9.848,
  "cts__design__instance__displacement__mean": 0.518,
  "cts__design__instance__displacement__total": 249.8815,
  "cts__design__instance__utilization": 0.3377,
  "cts__design__instance__utilization__post_repair": 0.301,
  "cts__design__instance__utilization__pre_repair": 0.301,
  "cts__design__instance__utilization__stdcell": 0.3377,
  "cts__design__instance__utilization__stdcell__post_repair": 0.301,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.301,
  "cts__design__io": 54,
  "cts__design__io__post_repair": 54,
  "cts__design__io__pre_repair": 54,
  "cts__design__violations": 0,
  "cts__route__wirelength__estimated": 4894.5535,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.985,
  "cts__timing__drv__max_cap_limit__post_repair": 0.9728,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.9728,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.9079,
  "cts__timing__drv__max_slew_limit__post_repair": 0.9113,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.9113,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -1.59,
  "cts__timing__setup__tns__post_repair": -2.39,
  "cts__timing__setup__tns__pre_repair": -2.39,
  "cts__timing__setup__ws": -0.14,
  "cts__timing__setup__ws__post_repair": -0.4,
  "cts__timing__setup__ws__pre_repair": -0.4,
  "detailedplace__clock__skew__hold": 0.0,
  "detailedplace__clock__skew__setup": 0.0,
  "detailedplace__cpu__total": 3.72,
  "detailedplace__design__instance__area": 1883.04,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 1883.04,
  "detailedplace__design__instance__count": 436,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 436,
  "detailedplace__design__instance__displacement__max": 5.7,
  "detailedplace__design__instance__displacement__mean": 1.281,
  "detailedplace__design__instance__displacement__total": 558.5765,
  "detailedplace__design__instance__utilization": 0.2972,
  "detailedplace__design__instance__utilization__stdcell": 0.2972,
  "detailedplace__design__io": 54,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 277884.0,
  "detailedplace__route__wirelength__estimated": 4657.0785,
  "detailedplace__runtime__total": "0:04.10",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.9728,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.7651,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -0.5,
  "detailedplace__timing__setup__ws": -0.2,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 76,
  "detailedroute__route__drc_errors__iter:2": 29,
  "detailedroute__route__drc_errors__iter:3": 8,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 435,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 2099,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 2099,
  "detailedroute__route__wirelength": 5928,
  "detailedroute__route__wirelength__iter:1": 6024,
  "detailedroute__route__wirelength__iter:2": 5950,
  "detailedroute__route__wirelength__iter:3": 5928,
  "detailedroute__route__wirelength__iter:4": 5928,
  "finish__clock__skew__hold": 0.0087,
  "finish__clock__skew__setup": 0.0087,
  "finish__cpu__total": 5.35,
  "finish__design__instance__area": 2139.3601,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 2139.3601,
  "finish__design__instance__count": 482,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 482,
  "finish__design__instance__utilization": 0.3377,
  "finish__design__instance__utilization__stdcell": 0.3377,
  "finish__design__io": 54,
  "finish__mem__peak": 350452.0,
  "finish__runtime__total": "0:05.82",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9881,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.9325,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": -1.05,
  "finish__timing__setup__ws": -0.2,
  "finish__timing__wns_percent_delay": -12.379452,
  "floorplan__clock__skew__hold": 0.0,
  "floorplan__clock__skew__setup": 0.0,
  "floorplan__cpu__total": 3.82,
  "floorplan__design__instance__area": 1702.5601,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 1702.5601,
  "floorplan__design__instance__count": 300,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 300,
  "floorplan__design__instance__utilization": 0.2687,
  "floorplan__design__instance__utilization__stdcell": 0.2687,
  "floorplan__design__io": 54,
  "floorplan__mem__peak": 273804.0,
  "floorplan__runtime__total": "0:04.08",
  "floorplan__timing__setup__tns": -4.97,
  "floorplan__timing__setup__ws": -0.33,
  "globalplace__clock__skew__hold": 0.0,
  "globalplace__clock__skew__setup": 0.0,
  "globalplace__design__instance__area": 1782.24,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 1782.24,
  "globalplace__design__instance__count": 383,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 383,
  "globalplace__design__instance__utilization": 0.2813,
  "globalplace__design__instance__utilization__stdcell": 0.2813,
  "globalplace__design__io": 54,
  "globalplace__timing__setup__tns": -8.73,
  "globalplace__timing__setup__ws": -0.51,
  "globalroute__clock__skew__hold": 0.0127,
  "globalroute__clock__skew__setup": 0.0127,
  "globalroute__design__instance__area": 2139.3601,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 2139.3601,
  "globalroute__design__instance__count": 482,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 482,
  "globalroute__design__instance__utilization": 0.3377,
  "globalroute__design__instance__utilization__stdcell": 0.3377,
  "globalroute__design__io": 54,
  "globalroute__timing__clock__slack": -0.326,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.98,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.9034,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -3.47,
  "globalroute__timing__setup__ws": -0.33,
  "placeopt__clock__skew__hold": 0.0,
  "placeopt__clock__skew__hold__pre_opt": 0.0,
  "placeopt__clock__skew__setup": 0.0,
  "placeopt__clock__skew__setup__pre_opt": 0.0,
  "placeopt__cpu__total": 3.94,
  "placeopt__design__instance__area": 1883.04,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 1782.24,
  "placeopt__design__instance__area__stdcell": 1883.04,
  "placeopt__design__instance__area__stdcell__pre_opt": 1782.24,
  "placeopt__design__instance__count": 436,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 383,
  "placeopt__design__instance__count__stdcell": 436,
  "placeopt__design__instance__count__stdcell__pre_opt": 383,
  "placeopt__design__instance__utilization": 0.2972,
  "placeopt__design__instance__utilization__pre_opt": 0.2813,
  "placeopt__design__instance__utilization__stdcell": 0.2972,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.2813,
  "placeopt__design__io": 54,
  "placeopt__design__io__pre_opt": 54,
  "placeopt__mem__peak": 294048.0,
  "placeopt__runtime__total": "0:04.23",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.9708,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.7666,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -0.42,
  "placeopt__timing__setup__tns__pre_opt": -8.73,
  "placeopt__timing__setup__ws": -0.18,
  "placeopt__timing__setup__ws__pre_opt": -0.51,
  "run__flow__design": "gcd",
  "run__flow__generate_date": "2022-09-07 09:28",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-4871-g6fd2fefc4",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "b25f2daf0825d34d8053a13141d30ac3424479e7",
  "run__flow__scripts_commit": "8aa9f2dd46129f2c0a670095c93e8c9477cb1ccc",
  "run__flow__uuid": "a1e9f134-3943-48f1-b845-c632fce88e6a",
  "run__flow__variant": "base",
  "synth__cpu__total": 8.83,
  "synth__design__instance__area__stdcell": 1790.4,
  "synth__design__instance__count__stdcell": 311.0,
  "synth__mem__peak": 201892.0,
  "synth__runtime__total": "0:09.32",
  "total_time": "0:00:27.550000"
}