
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035706                       # Number of seconds simulated
sim_ticks                                 35705965272                       # Number of ticks simulated
final_tick                               562672328457                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  76877                       # Simulator instruction rate (inst/s)
host_op_rate                                    96901                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2495433                       # Simulator tick rate (ticks/s)
host_mem_usage                               16883244                       # Number of bytes of host memory used
host_seconds                                 14308.53                       # Real time elapsed on the host
sim_insts                                  1100000002                       # Number of instructions simulated
sim_ops                                    1386509642                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      1554944                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1556736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       512384                       # Number of bytes written to this memory
system.physmem.bytes_written::total            512384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        12148                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12162                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4003                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4003                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        50188                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     43548578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                43598765                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        50188                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              50188                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14350095                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14350095                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14350095                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        50188                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     43548578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               57948860                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 85625817                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         31086238                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     25263185                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2118176                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      13019542                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         12143167                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          3280099                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        89534                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     31174957                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              172328717                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            31086238                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15423266                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              37912910                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        11380138                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        6255562                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          15270856                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        913170                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     84558412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.518382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.306712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         46645502     55.16%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3322315      3.93%     59.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2696619      3.19%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          6546355      7.74%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1785685      2.11%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2278828      2.69%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1642147      1.94%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           921682      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         18719279     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     84558412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.363047                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.012579                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         32615587                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       6065556                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          36458115                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        246641                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        9172511                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      5310993                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         42829                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      206080751                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         82969                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        9172511                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         35007048                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1320214                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1222402                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          34257004                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       3579231                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      198803573                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         30199                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1479508                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       1115434                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents         1570                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    278254715                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     928106388                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    928106388                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     170695504                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        107559166                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        40659                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        22792                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           9822273                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     18542853                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9441649                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       146977                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2765438                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          188009583                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        39077                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         149379598                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       287979                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     64910630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    198252362                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         6009                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     84558412                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.766585                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.889254                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     29251564     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     18302012     21.64%     56.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     11805795     13.96%     70.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8848975     10.46%     80.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7656384      9.05%     89.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3952322      4.67%     94.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3382696      4.00%     98.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       633563      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       725101      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     84558412                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          874107     70.92%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             11      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         179476     14.56%     85.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        178957     14.52%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     124451018     83.31%     83.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2125848      1.42%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     14819652      9.92%     94.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7966546      5.33%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      149379598                       # Type of FU issued
system.switch_cpus.iq.rate                   1.744563                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             1232551                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008251                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    384838137                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    252959925                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    145578850                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      150612149                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       557588                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      7308885                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2908                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          636                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2415873                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        9172511                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          531942                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         80638                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    188048660                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       406898                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      18542853                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      9441649                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        22543                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          72444                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          636                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1263082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1194278                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2457360                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     147006414                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      13910988                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2373183                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             21660638                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         20740229                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7749650                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.716847                       # Inst execution rate
system.switch_cpus.iew.wb_sent              145675850                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             145578850                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          94873997                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         267890434                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.700175                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.354152                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     65240030                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2122286                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     75385901                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.629077                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.141854                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     29153126     38.67%     38.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     20966484     27.81%     66.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8537228     11.32%     77.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4796484      6.36%     84.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3910484      5.19%     89.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1579688      2.10%     91.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1876399      2.49%     93.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       947791      1.26%     95.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3618217      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     75385901                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122809435                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18259741                       # Number of memory references committed
system.switch_cpus.commit.loads              11233968                       # Number of loads committed
system.switch_cpus.commit.membars               16534                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17645481                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110655596                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       3618217                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            259817149                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           385277322                       # The number of ROB writes
system.switch_cpus.timesIdled                   40818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1067405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.856258                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.856258                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.167872                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.167872                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        661333760                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       201164723                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       190133839                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33068                       # number of misc regfile writes
system.l2.replacements                          12162                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           911115                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44930                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.278544                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          6854.307144                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      13.052598                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    5082.911862                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              73.828773                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           20743.899622                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.209177                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000398                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.155118                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.002253                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.633054                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        60455                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   60455                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            23928                       # number of Writeback hits
system.l2.Writeback_hits::total                 23928                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         60455                       # number of demand (read+write) hits
system.l2.demand_hits::total                    60455                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        60455                       # number of overall hits
system.l2.overall_hits::total                   60455                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        12148                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12162                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        12148                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12162                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        12148                       # number of overall misses
system.l2.overall_misses::total                 12162                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       853828                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    711642033                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       712495861                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       853828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    711642033                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        712495861                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       853828                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    711642033                       # number of overall miss cycles
system.l2.overall_miss_latency::total       712495861                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        72603                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               72617                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        23928                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             23928                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        72603                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                72617                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        72603                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               72617                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.167321                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.167481                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.167321                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.167481                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.167321                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.167481                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 60987.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 58581.003704                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 58583.774133                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 60987.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 58581.003704                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 58583.774133                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 60987.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 58581.003704                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 58583.774133                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4003                       # number of writebacks
system.l2.writebacks::total                      4003                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        12148                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12162                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        12148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12162                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        12148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12162                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       771257                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    639179930                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    639951187                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       771257                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    639179930                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    639951187                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       771257                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    639179930                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    639951187                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.167321                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.167481                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.167321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.167481                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.167321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.167481                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 55089.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 52616.062726                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 52618.910294                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 55089.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 52616.062726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 52618.910294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 55089.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 52616.062726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 52618.910294                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                496.996097                       # Cycle average of tags in use
system.cpu.icache.total_refs               1015278457                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    497                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2042813.796781                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    13.996097                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.022430                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.796468                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     15270840                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15270840                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     15270840                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15270840                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     15270840                       # number of overall hits
system.cpu.icache.overall_hits::total        15270840                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1016634                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1016634                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1016634                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1016634                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1016634                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1016634                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     15270856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15270856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     15270856                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15270856                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     15270856                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15270856                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 63539.625000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63539.625000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 63539.625000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63539.625000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 63539.625000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63539.625000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       868498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       868498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       868498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       868498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       868498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       868498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 62035.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62035.571429                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 62035.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62035.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 62035.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62035.571429                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  72603                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                180563518                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  72859                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                2478.259625                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   230.508584                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      25.491416                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.900424                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.099576                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     10571664                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10571664                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      6992705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6992705                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        22131                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        22131                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16534                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     17564369                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17564369                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     17564369                       # number of overall hits
system.cpu.dcache.overall_hits::total        17564369                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       152494                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152494                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       152494                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         152494                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       152494                       # number of overall misses
system.cpu.dcache.overall_misses::total        152494                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   4532661508                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4532661508                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   4532661508                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4532661508                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   4532661508                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4532661508                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     10724158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10724158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        22131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        22131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     17716863                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17716863                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     17716863                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17716863                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.014220                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014220                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008607                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008607                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008607                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008607                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 29723.539995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29723.539995                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 29723.539995                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29723.539995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 29723.539995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29723.539995                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        23928                       # number of writebacks
system.cpu.dcache.writebacks::total             23928                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        79891                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        79891                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        79891                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        79891                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        79891                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        79891                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        72603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        72603                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        72603                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        72603                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        72603                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        72603                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1199670500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1199670500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1199670500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1199670500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1199670500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1199670500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006770                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004098                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004098                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004098                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004098                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 16523.704255                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16523.704255                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 16523.704255                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16523.704255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 16523.704255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16523.704255                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
