# Verilog_and_verification
Practice Verilog and design verification
