// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Linear_layer_qkv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v242_address0,
        v242_ce0,
        v242_q0,
        v243_address0,
        v243_ce0,
        v243_q0,
        v244_address0,
        v244_ce0,
        v244_q0,
        v3_address0,
        v3_ce0,
        v3_we0,
        v3_d0,
        v3_q0,
        v3_address1,
        v3_ce1,
        v3_q1
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] v242_address0;
output   v242_ce0;
input  [23:0] v242_q0;
output  [19:0] v243_address0;
output   v243_ce0;
input  [23:0] v243_q0;
output  [9:0] v244_address0;
output   v244_ce0;
input  [23:0] v244_q0;
output  [13:0] v3_address0;
output   v3_ce0;
output   v3_we0;
output  [23:0] v3_d0;
input  [23:0] v3_q0;
output  [13:0] v3_address1;
output   v3_ce1;
input  [23:0] v3_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] v3_address0;
reg v3_ce0;
reg v3_we0;
reg[23:0] v3_d0;
reg v3_ce1;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [9:0] select_ln28_fu_165_p3;
reg   [9:0] select_ln28_reg_288;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln28_fu_135_p2;
wire   [3:0] select_ln28_1_fu_173_p3;
reg   [3:0] select_ln28_1_reg_295;
wire   [13:0] sub_ln31_fu_220_p2;
reg   [13:0] sub_ln31_reg_301;
wire    ap_CS_fsm_state4;
wire   [13:0] empty_407_fu_229_p2;
reg   [13:0] empty_407_reg_306;
wire   [19:0] sub_ln32_fu_258_p2;
reg   [19:0] sub_ln32_reg_316;
wire    ap_CS_fsm_state5;
reg   [23:0] v3_load_reg_321;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_start;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_done;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_idle;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_ready;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_v3_address0;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_v3_ce0;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_v3_we0;
wire   [23:0] grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_v3_d0;
wire    grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_start;
wire    grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_done;
wire    grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_idle;
wire    grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_ready;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_ce0;
wire    grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_we0;
wire   [23:0] grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_d0;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_address1;
wire    grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_ce1;
wire   [9:0] grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v244_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v244_ce0;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_start;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_done;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_idle;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_ready;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v3_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v3_ce0;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v3_we0;
wire   [23:0] grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v3_d0;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v242_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v242_ce0;
wire   [19:0] grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v243_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v243_ce0;
reg    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [63:0] p_cast_fu_235_p1;
reg   [9:0] j_fu_64;
wire   [9:0] add_ln29_fu_181_p2;
reg   [3:0] i_fu_68;
reg   [13:0] indvar_flatten6_fu_72;
wire   [13:0] add_ln28_1_fu_141_p2;
wire   [0:0] icmp_ln29_fu_159_p2;
wire   [3:0] add_ln28_fu_153_p2;
wire   [11:0] tmp_26_fu_209_p3;
wire   [13:0] tmp_s_fu_202_p3;
wire   [13:0] zext_ln31_fu_216_p1;
wire   [13:0] zext_ln32_fu_226_p1;
wire   [17:0] tmp_28_fu_247_p3;
wire   [19:0] tmp_27_fu_240_p3;
wire   [19:0] zext_ln32_1_fu_254_p1;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_start_reg = 1'b0;
#0 grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_start_reg = 1'b0;
#0 grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_start_reg = 1'b0;
end

Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_start),
    .ap_done(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_done),
    .ap_idle(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_idle),
    .ap_ready(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_ready),
    .v3_address0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_v3_address0),
    .v3_ce0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_v3_ce0),
    .v3_we0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_v3_we0),
    .v3_d0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_v3_d0)
);

Bert_layer_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1 grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_start),
    .ap_done(grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_done),
    .ap_idle(grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_idle),
    .ap_ready(grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_ready),
    .v3_address0(grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_address0),
    .v3_ce0(grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_ce0),
    .v3_we0(grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_we0),
    .v3_d0(grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_d0),
    .v3_address1(grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_address1),
    .v3_ce1(grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_ce1),
    .v3_q1(v3_q1),
    .v244_address0(grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v244_address0),
    .v244_ce0(grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v244_ce0),
    .v244_q0(v244_q0)
);

Bert_layer_Linear_layer_qkv_Pipeline_l_S_k_0_k grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_start),
    .ap_done(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_done),
    .ap_idle(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_idle),
    .ap_ready(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_ready),
    .v3_load(v3_load_reg_321),
    .v3_address0(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v3_address0),
    .v3_ce0(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v3_ce0),
    .v3_we0(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v3_we0),
    .v3_d0(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v3_d0),
    .empty(empty_407_reg_306),
    .sub_ln31(sub_ln31_reg_301),
    .v242_address0(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v242_address0),
    .v242_ce0(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v242_ce0),
    .v242_q0(v242_q0),
    .sub_ln32(sub_ln32_reg_316),
    .v243_address0(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v243_address0),
    .v243_ce0(grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v243_ce0),
    .v243_q0(v243_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_ready == 1'b1)) begin
            grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_ready == 1'b1)) begin
            grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln28_fu_135_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_ready == 1'b1)) begin
            grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_68 <= 4'd0;
    end else if (((icmp_ln28_fu_135_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_fu_68 <= select_ln28_1_fu_173_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten6_fu_72 <= 14'd0;
    end else if (((icmp_ln28_fu_135_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        indvar_flatten6_fu_72 <= add_ln28_1_fu_141_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_fu_64 <= 10'd0;
    end else if (((icmp_ln28_fu_135_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        j_fu_64 <= add_ln29_fu_181_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_407_reg_306 <= empty_407_fu_229_p2;
        sub_ln31_reg_301[13 : 8] <= sub_ln31_fu_220_p2[13 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_fu_135_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        select_ln28_1_reg_295 <= select_ln28_1_fu_173_p3;
        select_ln28_reg_288 <= select_ln28_fu_165_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sub_ln32_reg_316[19 : 8] <= sub_ln32_fu_258_p2[19 : 8];
        v3_load_reg_321 <= v3_q0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state8) & (grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v3_address0 = p_cast_fu_235_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v3_address0 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v3_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        v3_address0 = grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v3_address0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_v3_address0;
    end else begin
        v3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        v3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v3_ce0 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        v3_ce0 = grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v3_ce0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_v3_ce0;
    end else begin
        v3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        v3_ce1 = grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_ce1;
    end else begin
        v3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v3_d0 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v3_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        v3_d0 = grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v3_d0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_v3_d0;
    end else begin
        v3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v3_we0 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v3_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        v3_we0 = grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        v3_we0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_v3_we0;
    end else begin
        v3_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln28_fu_135_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln28_1_fu_141_p2 = (indvar_flatten6_fu_72 + 14'd1);

assign add_ln28_fu_153_p2 = (i_fu_68 + 4'd1);

assign add_ln29_fu_181_p2 = (select_ln28_fu_165_p3 + 10'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign empty_407_fu_229_p2 = (sub_ln31_fu_220_p2 + zext_ln32_fu_226_p1);

assign grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_start = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_fu_89_ap_start_reg;

assign grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_start = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_ap_start_reg;

assign grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_start = grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_ap_start_reg;

assign icmp_ln28_fu_135_p2 = ((indvar_flatten6_fu_72 == 14'd9216) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_159_p2 = ((j_fu_64 == 10'd768) ? 1'b1 : 1'b0);

assign p_cast_fu_235_p1 = empty_407_fu_229_p2;

assign select_ln28_1_fu_173_p3 = ((icmp_ln29_fu_159_p2[0:0] == 1'b1) ? add_ln28_fu_153_p2 : i_fu_68);

assign select_ln28_fu_165_p3 = ((icmp_ln29_fu_159_p2[0:0] == 1'b1) ? 10'd0 : j_fu_64);

assign sub_ln31_fu_220_p2 = (tmp_s_fu_202_p3 - zext_ln31_fu_216_p1);

assign sub_ln32_fu_258_p2 = (tmp_27_fu_240_p3 - zext_ln32_1_fu_254_p1);

assign tmp_26_fu_209_p3 = {{select_ln28_1_reg_295}, {8'd0}};

assign tmp_27_fu_240_p3 = {{select_ln28_reg_288}, {10'd0}};

assign tmp_28_fu_247_p3 = {{select_ln28_reg_288}, {8'd0}};

assign tmp_s_fu_202_p3 = {{select_ln28_1_reg_295}, {10'd0}};

assign v242_address0 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v242_address0;

assign v242_ce0 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v242_ce0;

assign v243_address0 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v243_address0;

assign v243_ce0 = grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_fu_103_v243_ce0;

assign v244_address0 = grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v244_address0;

assign v244_ce0 = grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v244_ce0;

assign v3_address1 = grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_95_v3_address1;

assign zext_ln31_fu_216_p1 = tmp_26_fu_209_p3;

assign zext_ln32_1_fu_254_p1 = tmp_28_fu_247_p3;

assign zext_ln32_fu_226_p1 = select_ln28_reg_288;

always @ (posedge ap_clk) begin
    sub_ln31_reg_301[7:0] <= 8'b00000000;
    sub_ln32_reg_316[7:0] <= 8'b00000000;
end

endmodule //Bert_layer_Linear_layer_qkv
