
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037356                       # Number of seconds simulated
sim_ticks                                 37355915500                       # Number of ticks simulated
final_tick                               464556355500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78983                       # Simulator instruction rate (inst/s)
host_op_rate                                   132404                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29504653                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210036                       # Number of bytes of host memory used
host_seconds                                  1266.10                       # Real time elapsed on the host
sim_insts                                   100000004                       # Number of instructions simulated
sim_ops                                     167636863                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             35200                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             84800                       # Number of bytes read from this memory
system.physmem.bytes_read::total               120000                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        35200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35200                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                550                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1325                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1875                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               942287                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              2270055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3212343                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          942287                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             942287                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              942287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             2270055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                3212343                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1535.950581                       # Cycle average of tags in use
system.l2.total_refs                           818141                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1729                       # Sample count of references to valid blocks.
system.l2.avg_refs                         473.187392                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           523.741447                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             483.282837                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             528.926297                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.127867                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.117989                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.129132                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.374988                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                41676                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               405161                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  446837                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           530367                       # number of Writeback hits
system.l2.Writeback_hits::total                530367                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             376273                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                376273                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 41676                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                781434                       # number of demand (read+write) hits
system.l2.demand_hits::total                   823110                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                41676                       # number of overall hits
system.l2.overall_hits::cpu.data               781434                       # number of overall hits
system.l2.overall_hits::total                  823110                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                550                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                677                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1227                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              648                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 648                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 550                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1325                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1875                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                550                       # number of overall misses
system.l2.overall_misses::cpu.data               1325                       # number of overall misses
system.l2.overall_misses::total                  1875                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     29469000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     37563000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        67032000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     34018000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34018000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      29469000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      71581000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        101050000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     29469000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     71581000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       101050000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            42226                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           405838                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              448064                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       530367                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            530367                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         376921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            376921                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             42226                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            782759                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               824985                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            42226                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           782759                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              824985                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.013025                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.001668                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002738                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.001719                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.001719                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.013025                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.001693                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002273                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.013025                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.001693                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002273                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst        53580                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55484.490399                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54630.806846                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52496.913580                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52496.913580                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst        53580                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54023.396226                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53893.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst        53580                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54023.396226                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53893.333333                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           550                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           677                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1227                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            648                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1875                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1875                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     22773500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     29322000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     52095500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26200000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26200000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     22773500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     55522000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     78295500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     22773500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     55522000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     78295500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.013025                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.001668                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002738                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.001719                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.001719                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.013025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.001693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002273                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.013025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.001693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.002273                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41406.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 43311.669129                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42457.620212                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40432.098765                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40432.098765                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41406.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41903.396226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41757.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41406.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41903.396226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41757.600000                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                16313278                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16313278                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1135469                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11990340                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9151377                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.322915                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         74711831                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           20386673                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      123391913                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16313278                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9151377                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      34741873                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5149117                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               15468820                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  18746338                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                340776                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           74594566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.806766                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.440843                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 40444633     54.22%     54.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2009315      2.69%     56.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   824091      1.10%     58.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4912937      6.59%     64.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1559290      2.09%     66.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1744344      2.34%     69.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3054770      4.10%     73.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2675810      3.59%     76.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 17369376     23.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             74594566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.218349                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.651571                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 24325192                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              12784794                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  32065782                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1421591                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3997200                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              205581638                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                3997200                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26776353                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 5788543                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  30721663                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7310800                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              201764058                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1682121                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1054572                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               3132614                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           236954282                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             492655695                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        303573947                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         189081748                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815753                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 37138456                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  17184023                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33024866                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9189209                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2400641                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1028821                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  194961711                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               19782                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 181152381                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3446163                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        27313095                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     45713186                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           8062                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      74594566                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.428493                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.619823                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10629009     14.25%     14.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            15148288     20.31%     34.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11007408     14.76%     49.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16179028     21.69%     71.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            14606593     19.58%     90.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5388452      7.22%     97.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1397591      1.87%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              207561      0.28%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               30636      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        74594566                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                14745101     39.55%     39.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     39.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              22391702     60.06%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 137455      0.37%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9080      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            150812      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             105230891     58.09%     58.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     58.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     58.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            36312649     20.05%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31674423     17.48%     95.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7783606      4.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              181152381                       # Type of FU issued
system.cpu.iq.rate                           2.424681                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    37283338                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.205812                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          338758407                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         148904459                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    121474337                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           138870417                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           73399454                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     57183937                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              137921000                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                80363907                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2560220                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4627226                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         6053                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         9371                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1959337                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         12988                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3997200                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1232470                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 93580                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           194981493                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            317723                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33024866                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9189209                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  33363                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5698                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           9371                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1064099                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       102216                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1166315                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             179728249                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              31294873                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1424127                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     38863371                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 13247284                       # Number of branches executed
system.cpu.iew.exec_stores                    7568498                       # Number of stores executed
system.cpu.iew.exec_rate                     2.405620                       # Inst execution rate
system.cpu.iew.wb_sent                      179005913                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     178658274                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 139262320                       # num instructions producing a value
system.cpu.iew.wb_consumers                 215176265                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.391298                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.647201                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        27344879                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1135469                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     70597366                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.374548                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.814816                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     25286871     35.82%     35.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     14705537     20.83%     56.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5110044      7.24%     63.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7808790     11.06%     74.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3505084      4.96%     79.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1392579      1.97%     81.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1363373      1.93%     83.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1279305      1.81%     85.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10145783     14.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     70597366                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000004                       # Number of instructions committed
system.cpu.commit.committedOps              167636863                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627502                       # Number of memory references committed
system.cpu.commit.loads                      28397631                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683873                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087435                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              10145783                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    255433325                       # The number of ROB reads
system.cpu.rob.rob_writes                   393966160                       # The number of ROB writes
system.cpu.timesIdled                           15900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          117265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000004                       # Number of Instructions Simulated
system.cpu.committedOps                     167636863                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000004                       # Number of Instructions Simulated
system.cpu.cpi                               0.747118                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.747118                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.338476                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.338476                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                264129283                       # number of integer regfile reads
system.cpu.int_regfile_writes               161129967                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  95977543                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 51580511                       # number of floating regfile writes
system.cpu.misc_regfile_reads                73363964                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  41970                       # number of replacements
system.cpu.icache.tagsinuse                249.675017                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18702028                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  42226                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 442.903140                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle           442309839000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     249.675017                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.975293                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.975293                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18702028                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18702028                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18702028                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18702028                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18702028                       # number of overall hits
system.cpu.icache.overall_hits::total        18702028                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        44310                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         44310                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        44310                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          44310                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        44310                       # number of overall misses
system.cpu.icache.overall_misses::total         44310                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    594768000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    594768000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    594768000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    594768000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    594768000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    594768000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18746338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18746338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18746338                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18746338                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18746338                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18746338                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002364                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002364                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002364                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002364                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002364                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002364                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13422.884225                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13422.884225                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13422.884225                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13422.884225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13422.884225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13422.884225                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2084                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2084                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2084                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2084                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2084                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2084                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        42226                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42226                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        42226                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42226                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        42226                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42226                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    495569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    495569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    495569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    495569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    495569000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    495569000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002252                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002252                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002252                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002252                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002252                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002252                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11736.110453                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11736.110453                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11736.110453                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11736.110453                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11736.110453                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11736.110453                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 782503                       # number of replacements
system.cpu.dcache.tagsinuse                255.926959                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 34915641                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 782759                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  44.605863                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           427262963000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.926959                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999715                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999715                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     28063242                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28063242                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6852399                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6852399                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      34915641                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34915641                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     34915641                       # number of overall hits
system.cpu.dcache.overall_hits::total        34915641                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       657772                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        657772                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       377472                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       377472                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1035244                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1035244                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1035244                       # number of overall misses
system.cpu.dcache.overall_misses::total       1035244                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   8440754500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8440754500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4940552167                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4940552167                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13381306667                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13381306667                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13381306667                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13381306667                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     28721014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28721014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     35950885                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35950885                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     35950885                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35950885                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.022902                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022902                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.052210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052210                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.028796                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028796                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028796                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028796                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12832.340842                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12832.340842                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13088.526214                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13088.526214                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12925.751482                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12925.751482                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12925.751482                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12925.751482                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        81255                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8147                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.973610                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       530367                       # number of writebacks
system.cpu.dcache.writebacks::total            530367                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       251931                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       251931                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          554                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          554                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       252485                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       252485                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       252485                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       252485                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       405841                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       405841                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       376918                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       376918                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       782759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       782759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       782759                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       782759                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4581254000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4581254000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4181995667                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4181995667                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8763249667                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8763249667                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8763249667                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8763249667                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.014130                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014130                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.052133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.052133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.021773                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021773                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.021773                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021773                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11288.297634                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11288.297634                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11095.239991                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11095.239991                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11195.335559                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11195.335559                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11195.335559                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11195.335559                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
