@INPROCEEDINGS{iscasmasab, 
author={M. Ahmad and A. M. Kamboh and R. Hafiz}, 
booktitle={Circuits and Systems (ISCAS), 2014 IEEE International Symposium on}, 
title={Power amp; throughput optimized lifting architecture for Wavelet Packet Transform}, 
year={2014}, 
pages={2205-2208}, 
keywords={Fibonacci sequences;field programmable gate arrays;filtering theory;low-power electronics;wavelet transforms;FPGA implementation;Fibonacci based technique;WPT architecture;bit rate 342 Mbit/s;field programmable gate array;power 46 mW;throughput optimized lifting architecture;wavelet packet transform;Adders;Clocks;Computer architecture;Discrete wavelet transforms;Finite impulse response filters;Hardware;Throughput}, 
doi={10.1109/ISCAS.2014.6865607}, 
month={June},}