<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › rtlwifi › rtl8192de › phy.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>phy.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/******************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2009-2012  Realtek Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of version 2 of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA</span>
<span class="cm"> *</span>
<span class="cm"> * The full GNU General Public License is included in this distribution in the</span>
<span class="cm"> * file called LICENSE.</span>
<span class="cm"> *</span>
<span class="cm"> * Contact Information:</span>
<span class="cm"> * wlanfae &lt;wlanfae@realtek.com&gt;</span>
<span class="cm"> * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,</span>
<span class="cm"> * Hsinchu 300, Taiwan.</span>
<span class="cm"> *</span>
<span class="cm"> * Larry Finger &lt;Larry.Finger@lwfinger.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *****************************************************************************/</span>

<span class="cp">#include &quot;../wifi.h&quot;</span>
<span class="cp">#include &quot;../pci.h&quot;</span>
<span class="cp">#include &quot;../ps.h&quot;</span>
<span class="cp">#include &quot;reg.h&quot;</span>
<span class="cp">#include &quot;def.h&quot;</span>
<span class="cp">#include &quot;phy.h&quot;</span>
<span class="cp">#include &quot;rf.h&quot;</span>
<span class="cp">#include &quot;dm.h&quot;</span>
<span class="cp">#include &quot;table.h&quot;</span>
<span class="cp">#include &quot;sw.h&quot;</span>
<span class="cp">#include &quot;hw.h&quot;</span>

<span class="cp">#define MAX_RF_IMR_INDEX			12</span>
<span class="cp">#define MAX_RF_IMR_INDEX_NORMAL			13</span>
<span class="cp">#define RF_REG_NUM_FOR_C_CUT_5G			6</span>
<span class="cp">#define RF_REG_NUM_FOR_C_CUT_5G_INTERNALPA	7</span>
<span class="cp">#define RF_REG_NUM_FOR_C_CUT_2G			5</span>
<span class="cp">#define RF_CHNL_NUM_5G				19</span>
<span class="cp">#define RF_CHNL_NUM_5G_40M			17</span>
<span class="cp">#define TARGET_CHNL_NUM_5G			221</span>
<span class="cp">#define TARGET_CHNL_NUM_2G			14</span>
<span class="cp">#define CV_CURVE_CNT				64</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">rf_reg_for_5g_swchnl_normal</span><span class="p">[</span><span class="n">MAX_RF_IMR_INDEX_NORMAL</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">0</span><span class="p">,</span> <span class="mh">0x2f</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mh">0x31</span><span class="p">,</span> <span class="mh">0x32</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">,</span> <span class="mh">0x34</span><span class="p">,</span> <span class="mh">0x35</span><span class="p">,</span> <span class="mh">0x36</span><span class="p">,</span> <span class="mh">0x37</span><span class="p">,</span> <span class="mh">0x38</span><span class="p">,</span> <span class="mh">0x39</span><span class="p">,</span> <span class="mh">0x0</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">rf_reg_for_c_cut_5g</span><span class="p">[</span><span class="n">RF_REG_NUM_FOR_C_CUT_5G</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">RF_SYN_G1</span><span class="p">,</span> <span class="n">RF_SYN_G2</span><span class="p">,</span> <span class="n">RF_SYN_G3</span><span class="p">,</span> <span class="n">RF_SYN_G4</span><span class="p">,</span> <span class="n">RF_SYN_G5</span><span class="p">,</span> <span class="n">RF_SYN_G6</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">rf_reg_for_c_cut_2g</span><span class="p">[</span><span class="n">RF_REG_NUM_FOR_C_CUT_2G</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">RF_SYN_G1</span><span class="p">,</span> <span class="n">RF_SYN_G2</span><span class="p">,</span> <span class="n">RF_SYN_G3</span><span class="p">,</span> <span class="n">RF_SYN_G7</span><span class="p">,</span> <span class="n">RF_SYN_G8</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">rf_for_c_cut_5g_internal_pa</span><span class="p">[</span><span class="n">RF_REG_NUM_FOR_C_CUT_5G_INTERNALPA</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0x0B</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">,</span> <span class="mh">0x49</span><span class="p">,</span> <span class="mh">0x4B</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x0E</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">rf_reg_mask_for_c_cut_2g</span><span class="p">[</span><span class="n">RF_REG_NUM_FOR_C_CUT_2G</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">BIT</span><span class="p">(</span><span class="mi">19</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">18</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">17</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">14</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">9</span><span class="p">),</span>
	<span class="n">BIT</span><span class="p">(</span><span class="mi">18</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">17</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">BIT</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
	<span class="n">BIT</span><span class="p">(</span><span class="mi">15</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">14</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">11</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">rf_chnl_5g</span><span class="p">[</span><span class="n">RF_CHNL_NUM_5G</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">36</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">52</span><span class="p">,</span> <span class="mi">56</span><span class="p">,</span> <span class="mi">60</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">104</span><span class="p">,</span> <span class="mi">108</span><span class="p">,</span>
	<span class="mi">112</span><span class="p">,</span> <span class="mi">116</span><span class="p">,</span> <span class="mi">120</span><span class="p">,</span> <span class="mi">124</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">132</span><span class="p">,</span> <span class="mi">136</span><span class="p">,</span> <span class="mi">140</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">rf_chnl_5g_40m</span><span class="p">[</span><span class="n">RF_CHNL_NUM_5G_40M</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">38</span><span class="p">,</span> <span class="mi">42</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">54</span><span class="p">,</span> <span class="mi">58</span><span class="p">,</span> <span class="mi">62</span><span class="p">,</span> <span class="mi">102</span><span class="p">,</span> <span class="mi">106</span><span class="p">,</span> <span class="mi">110</span><span class="p">,</span> <span class="mi">114</span><span class="p">,</span>
	<span class="mi">118</span><span class="p">,</span> <span class="mi">122</span><span class="p">,</span> <span class="mi">126</span><span class="p">,</span> <span class="mi">130</span><span class="p">,</span> <span class="mi">134</span><span class="p">,</span> <span class="mi">138</span>
<span class="p">};</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">rf_reg_pram_c_5g</span><span class="p">[</span><span class="mi">5</span><span class="p">][</span><span class="n">RF_REG_NUM_FOR_C_CUT_5G</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0xE43BE</span><span class="p">,</span> <span class="mh">0xFC638</span><span class="p">,</span> <span class="mh">0x77C0A</span><span class="p">,</span> <span class="mh">0xDE471</span><span class="p">,</span> <span class="mh">0xd7110</span><span class="p">,</span> <span class="mh">0x8EB04</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0xE43BE</span><span class="p">,</span> <span class="mh">0xFC078</span><span class="p">,</span> <span class="mh">0xF7C1A</span><span class="p">,</span> <span class="mh">0xE0C71</span><span class="p">,</span> <span class="mh">0xD7550</span><span class="p">,</span> <span class="mh">0xAEB04</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0xE43BF</span><span class="p">,</span> <span class="mh">0xFF038</span><span class="p">,</span> <span class="mh">0xF7C0A</span><span class="p">,</span> <span class="mh">0xDE471</span><span class="p">,</span> <span class="mh">0xE5550</span><span class="p">,</span> <span class="mh">0xAEB04</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0xE43BF</span><span class="p">,</span> <span class="mh">0xFF079</span><span class="p">,</span> <span class="mh">0xF7C1A</span><span class="p">,</span> <span class="mh">0xDE471</span><span class="p">,</span> <span class="mh">0xE5550</span><span class="p">,</span> <span class="mh">0xAEB04</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0xE43BF</span><span class="p">,</span> <span class="mh">0xFF038</span><span class="p">,</span> <span class="mh">0xF7C1A</span><span class="p">,</span> <span class="mh">0xDE471</span><span class="p">,</span> <span class="mh">0xd7550</span><span class="p">,</span> <span class="mh">0xAEB04</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">rf_reg_param_for_c_cut_2g</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="n">RF_REG_NUM_FOR_C_CUT_2G</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x643BC</span><span class="p">,</span> <span class="mh">0xFC038</span><span class="p">,</span> <span class="mh">0x77C1A</span><span class="p">,</span> <span class="mh">0x41289</span><span class="p">,</span> <span class="mh">0x01840</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x643BC</span><span class="p">,</span> <span class="mh">0xFC038</span><span class="p">,</span> <span class="mh">0x07C1A</span><span class="p">,</span> <span class="mh">0x41289</span><span class="p">,</span> <span class="mh">0x01840</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x243BC</span><span class="p">,</span> <span class="mh">0xFC438</span><span class="p">,</span> <span class="mh">0x07C1A</span><span class="p">,</span> <span class="mh">0x4128B</span><span class="p">,</span> <span class="mh">0x0FC41</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">rf_syn_g4_for_c_cut_2g</span> <span class="o">=</span> <span class="mh">0xD1C31</span> <span class="o">&amp;</span> <span class="mh">0x7FF</span><span class="p">;</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">rf_pram_c_5g_int_pa</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="n">RF_REG_NUM_FOR_C_CUT_5G_INTERNALPA</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mh">0x01a00</span><span class="p">,</span> <span class="mh">0x40443</span><span class="p">,</span> <span class="mh">0x00eb5</span><span class="p">,</span> <span class="mh">0x89bec</span><span class="p">,</span> <span class="mh">0x94a12</span><span class="p">,</span> <span class="mh">0x94a12</span><span class="p">,</span> <span class="mh">0x94a12</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x01800</span><span class="p">,</span> <span class="mh">0xc0443</span><span class="p">,</span> <span class="mh">0x00730</span><span class="p">,</span> <span class="mh">0x896ee</span><span class="p">,</span> <span class="mh">0x94a52</span><span class="p">,</span> <span class="mh">0x94a52</span><span class="p">,</span> <span class="mh">0x94a52</span><span class="p">},</span>
	<span class="p">{</span><span class="mh">0x01800</span><span class="p">,</span> <span class="mh">0xc0443</span><span class="p">,</span> <span class="mh">0x00730</span><span class="p">,</span> <span class="mh">0x896ee</span><span class="p">,</span> <span class="mh">0x94a12</span><span class="p">,</span> <span class="mh">0x94a12</span><span class="p">,</span> <span class="mh">0x94a12</span><span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* [mode][patha+b][reg] */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">rf_imr_param_normal</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">3</span><span class="p">][</span><span class="n">MAX_RF_IMR_INDEX_NORMAL</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* channel 1-14. */</span>
		<span class="p">{</span>
			<span class="mh">0x70000</span><span class="p">,</span> <span class="mh">0x00ff0</span><span class="p">,</span> <span class="mh">0x4400f</span><span class="p">,</span> <span class="mh">0x00ff0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span>
			<span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x64888</span><span class="p">,</span> <span class="mh">0xe266c</span><span class="p">,</span> <span class="mh">0x00090</span><span class="p">,</span> <span class="mh">0x22fff</span>
		<span class="p">},</span>
		<span class="cm">/* path 36-64 */</span>
		<span class="p">{</span>
			<span class="mh">0x70000</span><span class="p">,</span> <span class="mh">0x22880</span><span class="p">,</span> <span class="mh">0x4470f</span><span class="p">,</span> <span class="mh">0x55880</span><span class="p">,</span> <span class="mh">0x00070</span><span class="p">,</span> <span class="mh">0x88000</span><span class="p">,</span>
			<span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x88080</span><span class="p">,</span> <span class="mh">0x70000</span><span class="p">,</span> <span class="mh">0x64a82</span><span class="p">,</span> <span class="mh">0xe466c</span><span class="p">,</span> <span class="mh">0x00090</span><span class="p">,</span>
			<span class="mh">0x32c9a</span>
		<span class="p">},</span>
		<span class="cm">/* 100 -165 */</span>
		<span class="p">{</span>
			<span class="mh">0x70000</span><span class="p">,</span> <span class="mh">0x44880</span><span class="p">,</span> <span class="mh">0x4477f</span><span class="p">,</span> <span class="mh">0x77880</span><span class="p">,</span> <span class="mh">0x00070</span><span class="p">,</span> <span class="mh">0x88000</span><span class="p">,</span>
			<span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x880b0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">,</span> <span class="mh">0x64b82</span><span class="p">,</span> <span class="mh">0xe466c</span><span class="p">,</span> <span class="mh">0x00090</span><span class="p">,</span> <span class="mh">0x32c9a</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">curveindex_5g</span><span class="p">[</span><span class="n">TARGET_CHNL_NUM_5G</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">curveindex_2g</span><span class="p">[</span><span class="n">TARGET_CHNL_NUM_2G</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">targetchnl_5g</span><span class="p">[</span><span class="n">TARGET_CHNL_NUM_5G</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">25141</span><span class="p">,</span> <span class="mi">25116</span><span class="p">,</span> <span class="mi">25091</span><span class="p">,</span> <span class="mi">25066</span><span class="p">,</span> <span class="mi">25041</span><span class="p">,</span>
	<span class="mi">25016</span><span class="p">,</span> <span class="mi">24991</span><span class="p">,</span> <span class="mi">24966</span><span class="p">,</span> <span class="mi">24941</span><span class="p">,</span> <span class="mi">24917</span><span class="p">,</span>
	<span class="mi">24892</span><span class="p">,</span> <span class="mi">24867</span><span class="p">,</span> <span class="mi">24843</span><span class="p">,</span> <span class="mi">24818</span><span class="p">,</span> <span class="mi">24794</span><span class="p">,</span>
	<span class="mi">24770</span><span class="p">,</span> <span class="mi">24765</span><span class="p">,</span> <span class="mi">24721</span><span class="p">,</span> <span class="mi">24697</span><span class="p">,</span> <span class="mi">24672</span><span class="p">,</span>
	<span class="mi">24648</span><span class="p">,</span> <span class="mi">24624</span><span class="p">,</span> <span class="mi">24600</span><span class="p">,</span> <span class="mi">24576</span><span class="p">,</span> <span class="mi">24552</span><span class="p">,</span>
	<span class="mi">24528</span><span class="p">,</span> <span class="mi">24504</span><span class="p">,</span> <span class="mi">24480</span><span class="p">,</span> <span class="mi">24457</span><span class="p">,</span> <span class="mi">24433</span><span class="p">,</span>
	<span class="mi">24409</span><span class="p">,</span> <span class="mi">24385</span><span class="p">,</span> <span class="mi">24362</span><span class="p">,</span> <span class="mi">24338</span><span class="p">,</span> <span class="mi">24315</span><span class="p">,</span>
	<span class="mi">24291</span><span class="p">,</span> <span class="mi">24268</span><span class="p">,</span> <span class="mi">24245</span><span class="p">,</span> <span class="mi">24221</span><span class="p">,</span> <span class="mi">24198</span><span class="p">,</span>
	<span class="mi">24175</span><span class="p">,</span> <span class="mi">24151</span><span class="p">,</span> <span class="mi">24128</span><span class="p">,</span> <span class="mi">24105</span><span class="p">,</span> <span class="mi">24082</span><span class="p">,</span>
	<span class="mi">24059</span><span class="p">,</span> <span class="mi">24036</span><span class="p">,</span> <span class="mi">24013</span><span class="p">,</span> <span class="mi">23990</span><span class="p">,</span> <span class="mi">23967</span><span class="p">,</span>
	<span class="mi">23945</span><span class="p">,</span> <span class="mi">23922</span><span class="p">,</span> <span class="mi">23899</span><span class="p">,</span> <span class="mi">23876</span><span class="p">,</span> <span class="mi">23854</span><span class="p">,</span>
	<span class="mi">23831</span><span class="p">,</span> <span class="mi">23809</span><span class="p">,</span> <span class="mi">23786</span><span class="p">,</span> <span class="mi">23764</span><span class="p">,</span> <span class="mi">23741</span><span class="p">,</span>
	<span class="mi">23719</span><span class="p">,</span> <span class="mi">23697</span><span class="p">,</span> <span class="mi">23674</span><span class="p">,</span> <span class="mi">23652</span><span class="p">,</span> <span class="mi">23630</span><span class="p">,</span>
	<span class="mi">23608</span><span class="p">,</span> <span class="mi">23586</span><span class="p">,</span> <span class="mi">23564</span><span class="p">,</span> <span class="mi">23541</span><span class="p">,</span> <span class="mi">23519</span><span class="p">,</span>
	<span class="mi">23498</span><span class="p">,</span> <span class="mi">23476</span><span class="p">,</span> <span class="mi">23454</span><span class="p">,</span> <span class="mi">23432</span><span class="p">,</span> <span class="mi">23410</span><span class="p">,</span>
	<span class="mi">23388</span><span class="p">,</span> <span class="mi">23367</span><span class="p">,</span> <span class="mi">23345</span><span class="p">,</span> <span class="mi">23323</span><span class="p">,</span> <span class="mi">23302</span><span class="p">,</span>
	<span class="mi">23280</span><span class="p">,</span> <span class="mi">23259</span><span class="p">,</span> <span class="mi">23237</span><span class="p">,</span> <span class="mi">23216</span><span class="p">,</span> <span class="mi">23194</span><span class="p">,</span>
	<span class="mi">23173</span><span class="p">,</span> <span class="mi">23152</span><span class="p">,</span> <span class="mi">23130</span><span class="p">,</span> <span class="mi">23109</span><span class="p">,</span> <span class="mi">23088</span><span class="p">,</span>
	<span class="mi">23067</span><span class="p">,</span> <span class="mi">23046</span><span class="p">,</span> <span class="mi">23025</span><span class="p">,</span> <span class="mi">23003</span><span class="p">,</span> <span class="mi">22982</span><span class="p">,</span>
	<span class="mi">22962</span><span class="p">,</span> <span class="mi">22941</span><span class="p">,</span> <span class="mi">22920</span><span class="p">,</span> <span class="mi">22899</span><span class="p">,</span> <span class="mi">22878</span><span class="p">,</span>
	<span class="mi">22857</span><span class="p">,</span> <span class="mi">22837</span><span class="p">,</span> <span class="mi">22816</span><span class="p">,</span> <span class="mi">22795</span><span class="p">,</span> <span class="mi">22775</span><span class="p">,</span>
	<span class="mi">22754</span><span class="p">,</span> <span class="mi">22733</span><span class="p">,</span> <span class="mi">22713</span><span class="p">,</span> <span class="mi">22692</span><span class="p">,</span> <span class="mi">22672</span><span class="p">,</span>
	<span class="mi">22652</span><span class="p">,</span> <span class="mi">22631</span><span class="p">,</span> <span class="mi">22611</span><span class="p">,</span> <span class="mi">22591</span><span class="p">,</span> <span class="mi">22570</span><span class="p">,</span>
	<span class="mi">22550</span><span class="p">,</span> <span class="mi">22530</span><span class="p">,</span> <span class="mi">22510</span><span class="p">,</span> <span class="mi">22490</span><span class="p">,</span> <span class="mi">22469</span><span class="p">,</span>
	<span class="mi">22449</span><span class="p">,</span> <span class="mi">22429</span><span class="p">,</span> <span class="mi">22409</span><span class="p">,</span> <span class="mi">22390</span><span class="p">,</span> <span class="mi">22370</span><span class="p">,</span>
	<span class="mi">22350</span><span class="p">,</span> <span class="mi">22336</span><span class="p">,</span> <span class="mi">22310</span><span class="p">,</span> <span class="mi">22290</span><span class="p">,</span> <span class="mi">22271</span><span class="p">,</span>
	<span class="mi">22251</span><span class="p">,</span> <span class="mi">22231</span><span class="p">,</span> <span class="mi">22212</span><span class="p">,</span> <span class="mi">22192</span><span class="p">,</span> <span class="mi">22173</span><span class="p">,</span>
	<span class="mi">22153</span><span class="p">,</span> <span class="mi">22134</span><span class="p">,</span> <span class="mi">22114</span><span class="p">,</span> <span class="mi">22095</span><span class="p">,</span> <span class="mi">22075</span><span class="p">,</span>
	<span class="mi">22056</span><span class="p">,</span> <span class="mi">22037</span><span class="p">,</span> <span class="mi">22017</span><span class="p">,</span> <span class="mi">21998</span><span class="p">,</span> <span class="mi">21979</span><span class="p">,</span>
	<span class="mi">21960</span><span class="p">,</span> <span class="mi">21941</span><span class="p">,</span> <span class="mi">21921</span><span class="p">,</span> <span class="mi">21902</span><span class="p">,</span> <span class="mi">21883</span><span class="p">,</span>
	<span class="mi">21864</span><span class="p">,</span> <span class="mi">21845</span><span class="p">,</span> <span class="mi">21826</span><span class="p">,</span> <span class="mi">21807</span><span class="p">,</span> <span class="mi">21789</span><span class="p">,</span>
	<span class="mi">21770</span><span class="p">,</span> <span class="mi">21751</span><span class="p">,</span> <span class="mi">21732</span><span class="p">,</span> <span class="mi">21713</span><span class="p">,</span> <span class="mi">21695</span><span class="p">,</span>
	<span class="mi">21676</span><span class="p">,</span> <span class="mi">21657</span><span class="p">,</span> <span class="mi">21639</span><span class="p">,</span> <span class="mi">21620</span><span class="p">,</span> <span class="mi">21602</span><span class="p">,</span>
	<span class="mi">21583</span><span class="p">,</span> <span class="mi">21565</span><span class="p">,</span> <span class="mi">21546</span><span class="p">,</span> <span class="mi">21528</span><span class="p">,</span> <span class="mi">21509</span><span class="p">,</span>
	<span class="mi">21491</span><span class="p">,</span> <span class="mi">21473</span><span class="p">,</span> <span class="mi">21454</span><span class="p">,</span> <span class="mi">21436</span><span class="p">,</span> <span class="mi">21418</span><span class="p">,</span>
	<span class="mi">21400</span><span class="p">,</span> <span class="mi">21381</span><span class="p">,</span> <span class="mi">21363</span><span class="p">,</span> <span class="mi">21345</span><span class="p">,</span> <span class="mi">21327</span><span class="p">,</span>
	<span class="mi">21309</span><span class="p">,</span> <span class="mi">21291</span><span class="p">,</span> <span class="mi">21273</span><span class="p">,</span> <span class="mi">21255</span><span class="p">,</span> <span class="mi">21237</span><span class="p">,</span>
	<span class="mi">21219</span><span class="p">,</span> <span class="mi">21201</span><span class="p">,</span> <span class="mi">21183</span><span class="p">,</span> <span class="mi">21166</span><span class="p">,</span> <span class="mi">21148</span><span class="p">,</span>
	<span class="mi">21130</span><span class="p">,</span> <span class="mi">21112</span><span class="p">,</span> <span class="mi">21095</span><span class="p">,</span> <span class="mi">21077</span><span class="p">,</span> <span class="mi">21059</span><span class="p">,</span>
	<span class="mi">21042</span><span class="p">,</span> <span class="mi">21024</span><span class="p">,</span> <span class="mi">21007</span><span class="p">,</span> <span class="mi">20989</span><span class="p">,</span> <span class="mi">20972</span><span class="p">,</span>
	<span class="mi">25679</span><span class="p">,</span> <span class="mi">25653</span><span class="p">,</span> <span class="mi">25627</span><span class="p">,</span> <span class="mi">25601</span><span class="p">,</span> <span class="mi">25575</span><span class="p">,</span>
	<span class="mi">25549</span><span class="p">,</span> <span class="mi">25523</span><span class="p">,</span> <span class="mi">25497</span><span class="p">,</span> <span class="mi">25471</span><span class="p">,</span> <span class="mi">25446</span><span class="p">,</span>
	<span class="mi">25420</span><span class="p">,</span> <span class="mi">25394</span><span class="p">,</span> <span class="mi">25369</span><span class="p">,</span> <span class="mi">25343</span><span class="p">,</span> <span class="mi">25318</span><span class="p">,</span>
	<span class="mi">25292</span><span class="p">,</span> <span class="mi">25267</span><span class="p">,</span> <span class="mi">25242</span><span class="p">,</span> <span class="mi">25216</span><span class="p">,</span> <span class="mi">25191</span><span class="p">,</span>
	<span class="mi">25166</span>
<span class="p">};</span>

<span class="cm">/* channel 1~14 */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">targetchnl_2g</span><span class="p">[</span><span class="n">TARGET_CHNL_NUM_2G</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">26084</span><span class="p">,</span> <span class="mi">26030</span><span class="p">,</span> <span class="mi">25976</span><span class="p">,</span> <span class="mi">25923</span><span class="p">,</span> <span class="mi">25869</span><span class="p">,</span> <span class="mi">25816</span><span class="p">,</span> <span class="mi">25764</span><span class="p">,</span>
	<span class="mi">25711</span><span class="p">,</span> <span class="mi">25658</span><span class="p">,</span> <span class="mi">25606</span><span class="p">,</span> <span class="mi">25554</span><span class="p">,</span> <span class="mi">25502</span><span class="p">,</span> <span class="mi">25451</span><span class="p">,</span> <span class="mi">25328</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">_rtl92d_phy_calculate_bit_shift</span><span class="p">(</span><span class="n">u32</span> <span class="n">bitmask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mi">31</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(((</span><span class="n">bitmask</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">rtl92d_phy_query_bb_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u32</span> <span class="n">regaddr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bitmask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">returnvalue</span><span class="p">,</span> <span class="n">originalvalue</span><span class="p">,</span> <span class="n">bitshift</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">dbi_direct</span><span class="p">;</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span> <span class="s">&quot;regaddr(%#x), bitmask(%#x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">regaddr</span><span class="p">,</span> <span class="n">bitmask</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">during_mac1init_radioa</span> <span class="o">||</span> <span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">during_mac0init_radiob</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* mac1 use phy0 read radio_b. */</span>
		<span class="cm">/* mac0 use phy1 read radio_b. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">during_mac1init_radioa</span><span class="p">)</span>
			<span class="n">dbi_direct</span> <span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">during_mac0init_radiob</span><span class="p">)</span>
			<span class="n">dbi_direct</span> <span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="n">originalvalue</span> <span class="o">=</span> <span class="n">rtl92de_read_dword_dbi</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">regaddr</span><span class="p">,</span>
			<span class="n">dbi_direct</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">originalvalue</span> <span class="o">=</span> <span class="n">rtl_read_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">regaddr</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">bitshift</span> <span class="o">=</span> <span class="n">_rtl92d_phy_calculate_bit_shift</span><span class="p">(</span><span class="n">bitmask</span><span class="p">);</span>
	<span class="n">returnvalue</span> <span class="o">=</span> <span class="p">(</span><span class="n">originalvalue</span> <span class="o">&amp;</span> <span class="n">bitmask</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">bitshift</span><span class="p">;</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
		 <span class="s">&quot;BBR MASK=0x%x Addr[0x%x]=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">bitmask</span><span class="p">,</span> <span class="n">regaddr</span><span class="p">,</span> <span class="n">originalvalue</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">returnvalue</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92d_phy_set_bb_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
			   <span class="n">u32</span> <span class="n">regaddr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bitmask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">dbi_direct</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">originalvalue</span><span class="p">,</span> <span class="n">bitshift</span><span class="p">;</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
		 <span class="s">&quot;regaddr(%#x), bitmask(%#x), data(%#x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">regaddr</span><span class="p">,</span> <span class="n">bitmask</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">during_mac1init_radioa</span><span class="p">)</span>
		<span class="n">dbi_direct</span> <span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">during_mac0init_radiob</span><span class="p">)</span>
		<span class="cm">/* mac0 use phy1 write radio_b. */</span>
		<span class="n">dbi_direct</span> <span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bitmask</span> <span class="o">!=</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">during_mac1init_radioa</span> <span class="o">||</span>
		    <span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">during_mac0init_radiob</span><span class="p">)</span>
			<span class="n">originalvalue</span> <span class="o">=</span> <span class="n">rtl92de_read_dword_dbi</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
					<span class="p">(</span><span class="n">u16</span><span class="p">)</span> <span class="n">regaddr</span><span class="p">,</span>
					<span class="n">dbi_direct</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">originalvalue</span> <span class="o">=</span> <span class="n">rtl_read_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">regaddr</span><span class="p">);</span>
		<span class="n">bitshift</span> <span class="o">=</span> <span class="n">_rtl92d_phy_calculate_bit_shift</span><span class="p">(</span><span class="n">bitmask</span><span class="p">);</span>
		<span class="n">data</span> <span class="o">=</span> <span class="p">((</span><span class="n">originalvalue</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">bitmask</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="n">bitshift</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">during_mac1init_radioa</span> <span class="o">||</span> <span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">during_mac0init_radiob</span><span class="p">)</span>
		<span class="n">rtl92de_write_dword_dbi</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span> <span class="n">regaddr</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="n">dbi_direct</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">regaddr</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
		 <span class="s">&quot;regaddr(%#x), bitmask(%#x), data(%#x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">regaddr</span><span class="p">,</span> <span class="n">bitmask</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">_rtl92d_phy_rf_serial_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
				      <span class="k">enum</span> <span class="n">radio_path</span> <span class="n">rfpath</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>

	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bb_reg_def</span> <span class="o">*</span><span class="n">pphyreg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">rfpath</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">newoffset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmplong</span><span class="p">,</span> <span class="n">tmplong2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rfpi_enable</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">retvalue</span><span class="p">;</span>

	<span class="n">newoffset</span> <span class="o">=</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">tmplong</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XA_HSSIPARAMETER2</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">==</span> <span class="n">RF90_PATH_A</span><span class="p">)</span>
		<span class="n">tmplong2</span> <span class="o">=</span> <span class="n">tmplong</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">tmplong2</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfhssi_para2</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
	<span class="n">tmplong2</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmplong2</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">BLSSIREADADDRESS</span><span class="p">))</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">newoffset</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">)</span> <span class="o">|</span> <span class="n">BLSSIREADEDGE</span><span class="p">;</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XA_HSSIPARAMETER2</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span>
		<span class="n">tmplong</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">BLSSIREADEDGE</span><span class="p">));</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfhssi_para2</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="n">tmplong2</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XA_HSSIPARAMETER2</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span>
		<span class="n">tmplong</span> <span class="o">|</span> <span class="n">BLSSIREADEDGE</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">==</span> <span class="n">RF90_PATH_A</span><span class="p">)</span>
		<span class="n">rfpi_enable</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XA_HSSIPARAMETER1</span><span class="p">,</span>
			      <span class="n">BIT</span><span class="p">(</span><span class="mi">8</span><span class="p">));</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">==</span> <span class="n">RF90_PATH_B</span><span class="p">)</span>
		<span class="n">rfpi_enable</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XB_HSSIPARAMETER1</span><span class="p">,</span>
			      <span class="n">BIT</span><span class="p">(</span><span class="mi">8</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rfpi_enable</span><span class="p">)</span>
		<span class="n">retvalue</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rflssi_readbackpi</span><span class="p">,</span>
			<span class="n">BLSSIREADBACKDATA</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">retvalue</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rflssi_readback</span><span class="p">,</span>
			<span class="n">BLSSIREADBACKDATA</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span> <span class="s">&quot;RFR-%d Addr[0x%x] = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">rfpath</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rflssi_readback</span><span class="p">,</span> <span class="n">retvalue</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">retvalue</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_rf_serial_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
					<span class="k">enum</span> <span class="n">radio_path</span> <span class="n">rfpath</span><span class="p">,</span>
					<span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data_and_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">newoffset</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bb_reg_def</span> <span class="o">*</span><span class="n">pphyreg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">rfpath</span><span class="p">];</span>

	<span class="n">newoffset</span> <span class="o">=</span> <span class="n">offset</span><span class="p">;</span>
	<span class="cm">/* T65 RF */</span>
	<span class="n">data_and_addr</span> <span class="o">=</span> <span class="p">((</span><span class="n">newoffset</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">data</span> <span class="o">&amp;</span> <span class="mh">0x000fffff</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0x0fffffff</span><span class="p">;</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rf3wire_offset</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="n">data_and_addr</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span> <span class="s">&quot;RFW-%d Addr[0x%x]=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">rfpath</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rf3wire_offset</span><span class="p">,</span> <span class="n">data_and_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">rtl92d_phy_query_rf_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
			    <span class="k">enum</span> <span class="n">radio_path</span> <span class="n">rfpath</span><span class="p">,</span> <span class="n">u32</span> <span class="n">regaddr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bitmask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">original_value</span><span class="p">,</span> <span class="n">readback_value</span><span class="p">,</span> <span class="n">bitshift</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
		 <span class="s">&quot;regaddr(%#x), rfpath(%#x), bitmask(%#x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">regaddr</span><span class="p">,</span> <span class="n">rfpath</span><span class="p">,</span> <span class="n">bitmask</span><span class="p">);</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">locks</span><span class="p">.</span><span class="n">rf_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">original_value</span> <span class="o">=</span> <span class="n">_rtl92d_phy_rf_serial_read</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">rfpath</span><span class="p">,</span> <span class="n">regaddr</span><span class="p">);</span>
	<span class="n">bitshift</span> <span class="o">=</span> <span class="n">_rtl92d_phy_calculate_bit_shift</span><span class="p">(</span><span class="n">bitmask</span><span class="p">);</span>
	<span class="n">readback_value</span> <span class="o">=</span> <span class="p">(</span><span class="n">original_value</span> <span class="o">&amp;</span> <span class="n">bitmask</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">bitshift</span><span class="p">;</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">locks</span><span class="p">.</span><span class="n">rf_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
		 <span class="s">&quot;regaddr(%#x), rfpath(%#x), bitmask(%#x), original_value(%#x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">regaddr</span><span class="p">,</span> <span class="n">rfpath</span><span class="p">,</span> <span class="n">bitmask</span><span class="p">,</span> <span class="n">original_value</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">readback_value</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92d_phy_set_rf_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="k">enum</span> <span class="n">radio_path</span> <span class="n">rfpath</span><span class="p">,</span>
	<span class="n">u32</span> <span class="n">regaddr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bitmask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">original_value</span><span class="p">,</span> <span class="n">bitshift</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
		 <span class="s">&quot;regaddr(%#x), bitmask(%#x), data(%#x), rfpath(%#x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">regaddr</span><span class="p">,</span> <span class="n">bitmask</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="n">rfpath</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bitmask</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">locks</span><span class="p">.</span><span class="n">rf_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rf_mode</span> <span class="o">!=</span> <span class="n">RF_OP_BY_FW</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bitmask</span> <span class="o">!=</span> <span class="n">BRFREGOFFSETMASK</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">original_value</span> <span class="o">=</span> <span class="n">_rtl92d_phy_rf_serial_read</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
				<span class="n">rfpath</span><span class="p">,</span> <span class="n">regaddr</span><span class="p">);</span>
			<span class="n">bitshift</span> <span class="o">=</span> <span class="n">_rtl92d_phy_calculate_bit_shift</span><span class="p">(</span><span class="n">bitmask</span><span class="p">);</span>
			<span class="n">data</span> <span class="o">=</span> <span class="p">((</span><span class="n">original_value</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">bitmask</span><span class="p">))</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="n">bitshift</span><span class="p">));</span>
		<span class="p">}</span>
		<span class="n">_rtl92d_phy_rf_serial_write</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">rfpath</span><span class="p">,</span> <span class="n">regaddr</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">locks</span><span class="p">.</span><span class="n">rf_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
		 <span class="s">&quot;regaddr(%#x), bitmask(%#x), data(%#x), rfpath(%#x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">regaddr</span><span class="p">,</span> <span class="n">bitmask</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="n">rfpath</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">rtl92d_phy_mac_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">arraylength</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">ptrarray</span><span class="p">;</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span> <span class="s">&quot;Read Rtl819XMACPHY_Array</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">arraylength</span> <span class="o">=</span> <span class="n">MAC_2T_ARRAYLENGTH</span><span class="p">;</span>
	<span class="n">ptrarray</span> <span class="o">=</span> <span class="n">rtl8192de_mac_2tarray</span><span class="p">;</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span> <span class="s">&quot;Img:Rtl819XMAC_Array</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">arraylength</span><span class="p">;</span> <span class="n">i</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">ptrarray</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">ptrarray</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">SINGLEMAC_SINGLEPHY</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* improve 2-stream TX EVM */</span>
		<span class="cm">/* rtl_write_byte(rtlpriv, 0x14,0x71); */</span>
		<span class="cm">/* AMPDU aggregation number 9 */</span>
		<span class="cm">/* rtl_write_word(rtlpriv, REG_MAX_AGGR_NUM, MAX_AGGR_NUM); */</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAX_AGGR_NUM</span><span class="p">,</span> <span class="mh">0x0B</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* 92D need to test to decide the num. */</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAX_AGGR_NUM</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_init_bb_rf_register_definition</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>

	<span class="cm">/* RF Interface Sowrtware Control */</span>
	<span class="cm">/* 16 LSBs if read 32-bit from 0x870 */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rfintfs</span> <span class="o">=</span> <span class="n">RFPGA0_XAB_RFINTERFACESW</span><span class="p">;</span>
	<span class="cm">/* 16 MSBs if read 32-bit from 0x870 (16-bit for 0x872) */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rfintfs</span> <span class="o">=</span> <span class="n">RFPGA0_XAB_RFINTERFACESW</span><span class="p">;</span>
	<span class="cm">/* 16 LSBs if read 32-bit from 0x874 */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_C</span><span class="p">].</span><span class="n">rfintfs</span> <span class="o">=</span> <span class="n">RFPGA0_XCD_RFINTERFACESW</span><span class="p">;</span>
	<span class="cm">/* 16 MSBs if read 32-bit from 0x874 (16-bit for 0x876) */</span>

	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_D</span><span class="p">].</span><span class="n">rfintfs</span> <span class="o">=</span> <span class="n">RFPGA0_XCD_RFINTERFACESW</span><span class="p">;</span>
	<span class="cm">/* RF Interface Readback Value */</span>
	<span class="cm">/* 16 LSBs if read 32-bit from 0x8E0 */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rfintfi</span> <span class="o">=</span> <span class="n">RFPGA0_XAB_RFINTERFACERB</span><span class="p">;</span>
	<span class="cm">/* 16 MSBs if read 32-bit from 0x8E0 (16-bit for 0x8E2) */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rfintfi</span> <span class="o">=</span> <span class="n">RFPGA0_XAB_RFINTERFACERB</span><span class="p">;</span>
	<span class="cm">/* 16 LSBs if read 32-bit from 0x8E4 */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_C</span><span class="p">].</span><span class="n">rfintfi</span> <span class="o">=</span> <span class="n">RFPGA0_XCD_RFINTERFACERB</span><span class="p">;</span>
	<span class="cm">/* 16 MSBs if read 32-bit from 0x8E4 (16-bit for 0x8E6) */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_D</span><span class="p">].</span><span class="n">rfintfi</span> <span class="o">=</span> <span class="n">RFPGA0_XCD_RFINTERFACERB</span><span class="p">;</span>

	<span class="cm">/* RF Interface Output (and Enable) */</span>
	<span class="cm">/* 16 LSBs if read 32-bit from 0x860 */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rfintfo</span> <span class="o">=</span> <span class="n">RFPGA0_XA_RFINTERFACEOE</span><span class="p">;</span>
	<span class="cm">/* 16 LSBs if read 32-bit from 0x864 */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rfintfo</span> <span class="o">=</span> <span class="n">RFPGA0_XB_RFINTERFACEOE</span><span class="p">;</span>

	<span class="cm">/* RF Interface (Output and)  Enable */</span>
	<span class="cm">/* 16 MSBs if read 32-bit from 0x860 (16-bit for 0x862) */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rfintfe</span> <span class="o">=</span> <span class="n">RFPGA0_XA_RFINTERFACEOE</span><span class="p">;</span>
	<span class="cm">/* 16 MSBs if read 32-bit from 0x864 (16-bit for 0x866) */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rfintfe</span> <span class="o">=</span> <span class="n">RFPGA0_XB_RFINTERFACEOE</span><span class="p">;</span>

	<span class="cm">/* Addr of LSSI. Wirte RF register by driver */</span>
	<span class="cm">/* LSSI Parameter */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rf3wire_offset</span> <span class="o">=</span>
				 <span class="n">RFPGA0_XA_LSSIPARAMETER</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rf3wire_offset</span> <span class="o">=</span>
				 <span class="n">RFPGA0_XB_LSSIPARAMETER</span><span class="p">;</span>

	<span class="cm">/* RF parameter */</span>
	<span class="cm">/* BB Band Select */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rflssi_select</span> <span class="o">=</span> <span class="n">RFPGA0_XAB_RFPARAMETER</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rflssi_select</span> <span class="o">=</span> <span class="n">RFPGA0_XAB_RFPARAMETER</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_C</span><span class="p">].</span><span class="n">rflssi_select</span> <span class="o">=</span> <span class="n">RFPGA0_XCD_RFPARAMETER</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_D</span><span class="p">].</span><span class="n">rflssi_select</span> <span class="o">=</span> <span class="n">RFPGA0_XCD_RFPARAMETER</span><span class="p">;</span>

	<span class="cm">/* Tx AGC Gain Stage (same for all path. Should we remove this?) */</span>
	<span class="cm">/* Tx gain stage */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rftxgain_stage</span> <span class="o">=</span> <span class="n">RFPGA0_TXGAINSTAGE</span><span class="p">;</span>
	<span class="cm">/* Tx gain stage */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rftxgain_stage</span> <span class="o">=</span> <span class="n">RFPGA0_TXGAINSTAGE</span><span class="p">;</span>
	<span class="cm">/* Tx gain stage */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_C</span><span class="p">].</span><span class="n">rftxgain_stage</span> <span class="o">=</span> <span class="n">RFPGA0_TXGAINSTAGE</span><span class="p">;</span>
	<span class="cm">/* Tx gain stage */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_D</span><span class="p">].</span><span class="n">rftxgain_stage</span> <span class="o">=</span> <span class="n">RFPGA0_TXGAINSTAGE</span><span class="p">;</span>

	<span class="cm">/* Tranceiver A~D HSSI Parameter-1 */</span>
	<span class="cm">/* wire control parameter1 */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rfhssi_para1</span> <span class="o">=</span> <span class="n">RFPGA0_XA_HSSIPARAMETER1</span><span class="p">;</span>
	<span class="cm">/* wire control parameter1 */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rfhssi_para1</span> <span class="o">=</span> <span class="n">RFPGA0_XB_HSSIPARAMETER1</span><span class="p">;</span>

	<span class="cm">/* Tranceiver A~D HSSI Parameter-2 */</span>
	<span class="cm">/* wire control parameter2 */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rfhssi_para2</span> <span class="o">=</span> <span class="n">RFPGA0_XA_HSSIPARAMETER2</span><span class="p">;</span>
	<span class="cm">/* wire control parameter2 */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rfhssi_para2</span> <span class="o">=</span> <span class="n">RFPGA0_XB_HSSIPARAMETER2</span><span class="p">;</span>

	<span class="cm">/* RF switch Control */</span>
	<span class="cm">/* TR/Ant switch control */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rfswitch_control</span> <span class="o">=</span>
		<span class="n">RFPGA0_XAB_SWITCHCONTROL</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rfswitch_control</span> <span class="o">=</span>
	    <span class="n">RFPGA0_XAB_SWITCHCONTROL</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_C</span><span class="p">].</span><span class="n">rfswitch_control</span> <span class="o">=</span>
	    <span class="n">RFPGA0_XCD_SWITCHCONTROL</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_D</span><span class="p">].</span><span class="n">rfswitch_control</span> <span class="o">=</span>
	    <span class="n">RFPGA0_XCD_SWITCHCONTROL</span><span class="p">;</span>

	<span class="cm">/* AGC control 1 */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rfagc_control1</span> <span class="o">=</span> <span class="n">ROFDM0_XAAGCCORE1</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rfagc_control1</span> <span class="o">=</span> <span class="n">ROFDM0_XBAGCCORE1</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_C</span><span class="p">].</span><span class="n">rfagc_control1</span> <span class="o">=</span> <span class="n">ROFDM0_XCAGCCORE1</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_D</span><span class="p">].</span><span class="n">rfagc_control1</span> <span class="o">=</span> <span class="n">ROFDM0_XDAGCCORE1</span><span class="p">;</span>

	<span class="cm">/* AGC control 2  */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rfagc_control2</span> <span class="o">=</span> <span class="n">ROFDM0_XAAGCCORE2</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rfagc_control2</span> <span class="o">=</span> <span class="n">ROFDM0_XBAGCCORE2</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_C</span><span class="p">].</span><span class="n">rfagc_control2</span> <span class="o">=</span> <span class="n">ROFDM0_XCAGCCORE2</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_D</span><span class="p">].</span><span class="n">rfagc_control2</span> <span class="o">=</span> <span class="n">ROFDM0_XDAGCCORE2</span><span class="p">;</span>

	<span class="cm">/* RX AFE control 1 */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rfrxiq_imbalance</span> <span class="o">=</span>
	    <span class="n">ROFDM0_XARXIQIMBALANCE</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rfrxiq_imbalance</span> <span class="o">=</span>
	    <span class="n">ROFDM0_XBRXIQIMBALANCE</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_C</span><span class="p">].</span><span class="n">rfrxiq_imbalance</span> <span class="o">=</span>
	    <span class="n">ROFDM0_XCRXIQIMBALANCE</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_D</span><span class="p">].</span><span class="n">rfrxiq_imbalance</span> <span class="o">=</span>
	    <span class="n">ROFDM0_XDRXIQIMBALANCE</span><span class="p">;</span>

	<span class="cm">/*RX AFE control 1 */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rfrx_afe</span> <span class="o">=</span> <span class="n">ROFDM0_XARXAFE</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rfrx_afe</span> <span class="o">=</span> <span class="n">ROFDM0_XBRXAFE</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_C</span><span class="p">].</span><span class="n">rfrx_afe</span> <span class="o">=</span> <span class="n">ROFDM0_XCRXAFE</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_D</span><span class="p">].</span><span class="n">rfrx_afe</span> <span class="o">=</span> <span class="n">ROFDM0_XDRXAFE</span><span class="p">;</span>

	<span class="cm">/* Tx AFE control 1 */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rftxiq_imbalance</span> <span class="o">=</span>
	    <span class="n">ROFDM0_XATxIQIMBALANCE</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rftxiq_imbalance</span> <span class="o">=</span>
	    <span class="n">ROFDM0_XBTxIQIMBALANCE</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_C</span><span class="p">].</span><span class="n">rftxiq_imbalance</span> <span class="o">=</span>
	    <span class="n">ROFDM0_XCTxIQIMBALANCE</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_D</span><span class="p">].</span><span class="n">rftxiq_imbalance</span> <span class="o">=</span>
	    <span class="n">ROFDM0_XDTxIQIMBALANCE</span><span class="p">;</span>

	<span class="cm">/* Tx AFE control 2 */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rftx_afe</span> <span class="o">=</span> <span class="n">ROFDM0_XATxAFE</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rftx_afe</span> <span class="o">=</span> <span class="n">ROFDM0_XBTxAFE</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_C</span><span class="p">].</span><span class="n">rftx_afe</span> <span class="o">=</span> <span class="n">ROFDM0_XCTxAFE</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_D</span><span class="p">].</span><span class="n">rftx_afe</span> <span class="o">=</span> <span class="n">ROFDM0_XDTxAFE</span><span class="p">;</span>

	<span class="cm">/* Tranceiver LSSI Readback SI mode */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rflssi_readback</span> <span class="o">=</span>
	    <span class="n">RFPGA0_XA_LSSIREADBACK</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rflssi_readback</span> <span class="o">=</span>
	    <span class="n">RFPGA0_XB_LSSIREADBACK</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_C</span><span class="p">].</span><span class="n">rflssi_readback</span> <span class="o">=</span>
	    <span class="n">RFPGA0_XC_LSSIREADBACK</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_D</span><span class="p">].</span><span class="n">rflssi_readback</span> <span class="o">=</span>
	    <span class="n">RFPGA0_XD_LSSIREADBACK</span><span class="p">;</span>

	<span class="cm">/* Tranceiver LSSI Readback PI mode */</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">].</span><span class="n">rflssi_readbackpi</span> <span class="o">=</span>
	    <span class="n">TRANSCEIVERA_HSPI_READBACK</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">].</span><span class="n">rflssi_readbackpi</span> <span class="o">=</span>
	    <span class="n">TRANSCEIVERB_HSPI_READBACK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">_rtl92d_phy_config_bb_with_headerfile</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
	<span class="n">u8</span> <span class="n">configtype</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">phy_regarray_table</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">agctab_array_table</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">agctab_5garray_table</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">phy_reg_arraylen</span><span class="p">,</span> <span class="n">agctab_arraylen</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">agctab_5garraylen</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>

	<span class="cm">/* Normal chip,Mac0 use AGC_TAB.txt for 2G and 5G band. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">agctab_arraylen</span> <span class="o">=</span> <span class="n">AGCTAB_ARRAYLENGTH</span><span class="p">;</span>
		<span class="n">agctab_array_table</span> <span class="o">=</span> <span class="n">rtl8192de_agctab_array</span><span class="p">;</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot; ===&gt; phy:MAC0, Rtl819XAGCTAB_Array</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_2_4G</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">agctab_arraylen</span> <span class="o">=</span> <span class="n">AGCTAB_2G_ARRAYLENGTH</span><span class="p">;</span>
			<span class="n">agctab_array_table</span> <span class="o">=</span> <span class="n">rtl8192de_agctab_2garray</span><span class="p">;</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
				 <span class="s">&quot; ===&gt; phy:MAC1, Rtl819XAGCTAB_2GArray</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">agctab_5garraylen</span> <span class="o">=</span> <span class="n">AGCTAB_5G_ARRAYLENGTH</span><span class="p">;</span>
			<span class="n">agctab_5garray_table</span> <span class="o">=</span> <span class="n">rtl8192de_agctab_5garray</span><span class="p">;</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
				 <span class="s">&quot; ===&gt; phy:MAC1, Rtl819XAGCTAB_5GArray</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">phy_reg_arraylen</span> <span class="o">=</span> <span class="n">PHY_REG_2T_ARRAYLENGTH</span><span class="p">;</span>
	<span class="n">phy_regarray_table</span> <span class="o">=</span> <span class="n">rtl8192de_phy_reg_2tarray</span><span class="p">;</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
		 <span class="s">&quot; ===&gt; phy:Rtl819XPHY_REG_Array_PG</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">configtype</span> <span class="o">==</span> <span class="n">BASEBAND_CONFIG_PHY_REG</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">phy_reg_arraylen</span><span class="p">;</span> <span class="n">i</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">phy_regarray_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfe</span><span class="p">)</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">phy_regarray_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfd</span><span class="p">)</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">phy_regarray_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfc</span><span class="p">)</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">phy_regarray_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfb</span><span class="p">)</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">phy_regarray_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfa</span><span class="p">)</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">phy_regarray_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xf9</span><span class="p">)</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">phy_regarray_table</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">BMASKDWORD</span><span class="p">,</span>
				      <span class="n">phy_regarray_table</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]);</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
				 <span class="s">&quot;The phy_regarray_table[0] is %x Rtl819XPHY_REGArray[1] is %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">phy_regarray_table</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
				 <span class="n">phy_regarray_table</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">configtype</span> <span class="o">==</span> <span class="n">BASEBAND_CONFIG_AGC_TAB</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">agctab_arraylen</span><span class="p">;</span> <span class="n">i</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">agctab_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					<span class="n">BMASKDWORD</span><span class="p">,</span>
					<span class="n">agctab_array_table</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]);</span>
				<span class="cm">/* Add 1us delay between BB/RF register</span>
<span class="cm">				 * setting. */</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
				<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
					 <span class="s">&quot;The Rtl819XAGCTAB_Array_Table[0] is %ul Rtl819XPHY_REGArray[1] is %ul</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					 <span class="n">agctab_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					 <span class="n">agctab_array_table</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]);</span>
			<span class="p">}</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
				 <span class="s">&quot;Normal Chip, MAC0, load Rtl819XAGCTAB_Array</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_2_4G</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">agctab_arraylen</span><span class="p">;</span> <span class="n">i</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">agctab_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
						<span class="n">BMASKDWORD</span><span class="p">,</span>
						<span class="n">agctab_array_table</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]);</span>
					<span class="cm">/* Add 1us delay between BB/RF register</span>
<span class="cm">					 * setting. */</span>
					<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
					<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
						 <span class="s">&quot;The Rtl819XAGCTAB_Array_Table[0] is %ul Rtl819XPHY_REGArray[1] is %ul</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
						 <span class="n">agctab_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
						 <span class="n">agctab_array_table</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]);</span>
				<span class="p">}</span>
				<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
					 <span class="s">&quot;Load Rtl819XAGCTAB_2GArray</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">agctab_5garraylen</span><span class="p">;</span> <span class="n">i</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
						<span class="n">agctab_5garray_table</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
						<span class="n">BMASKDWORD</span><span class="p">,</span>
						<span class="n">agctab_5garray_table</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]);</span>
					<span class="cm">/* Add 1us delay between BB/RF registeri</span>
<span class="cm">					 * setting. */</span>
					<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
					<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
						 <span class="s">&quot;The Rtl819XAGCTAB_5GArray_Table[0] is %ul Rtl819XPHY_REGArray[1] is %ul</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
						 <span class="n">agctab_5garray_table</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
						 <span class="n">agctab_5garray_table</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]);</span>
				<span class="p">}</span>
				<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
					 <span class="s">&quot;Load Rtl819XAGCTAB_5GArray</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_store_pwrindex_diffrate_offset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
						   <span class="n">u32</span> <span class="n">regaddr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bitmask</span><span class="p">,</span>
						   <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">index</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">regaddr</span> <span class="o">==</span> <span class="n">RTXAGC_A_RATE18_06</span><span class="p">)</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">regaddr</span> <span class="o">==</span> <span class="n">RTXAGC_A_RATE54_24</span><span class="p">)</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">regaddr</span> <span class="o">==</span> <span class="n">RTXAGC_A_CCK1_MCS32</span><span class="p">)</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">regaddr</span> <span class="o">==</span> <span class="n">RTXAGC_B_CCK11_A_CCK2_11</span> <span class="o">&amp;&amp;</span> <span class="n">bitmask</span> <span class="o">==</span> <span class="mh">0xffffff00</span><span class="p">)</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">regaddr</span> <span class="o">==</span> <span class="n">RTXAGC_A_MCS03_MCS00</span><span class="p">)</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">regaddr</span> <span class="o">==</span> <span class="n">RTXAGC_A_MCS07_MCS04</span><span class="p">)</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">regaddr</span> <span class="o">==</span> <span class="n">RTXAGC_A_MCS11_MCS08</span><span class="p">)</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">regaddr</span> <span class="o">==</span> <span class="n">RTXAGC_A_MCS15_MCS12</span><span class="p">)</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">regaddr</span> <span class="o">==</span> <span class="n">RTXAGC_B_RATE18_06</span><span class="p">)</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">regaddr</span> <span class="o">==</span> <span class="n">RTXAGC_B_RATE54_24</span><span class="p">)</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">regaddr</span> <span class="o">==</span> <span class="n">RTXAGC_B_CCK1_55_MCS32</span><span class="p">)</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">14</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">regaddr</span> <span class="o">==</span> <span class="n">RTXAGC_B_CCK11_A_CCK2_11</span> <span class="o">&amp;&amp;</span> <span class="n">bitmask</span> <span class="o">==</span> <span class="mh">0x000000ff</span><span class="p">)</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">regaddr</span> <span class="o">==</span> <span class="n">RTXAGC_B_MCS03_MCS00</span><span class="p">)</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">regaddr</span> <span class="o">==</span> <span class="n">RTXAGC_B_MCS07_MCS04</span><span class="p">)</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">11</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">regaddr</span> <span class="o">==</span> <span class="n">RTXAGC_B_MCS11_MCS08</span><span class="p">)</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">regaddr</span> <span class="o">==</span> <span class="n">RTXAGC_B_MCS15_MCS12</span><span class="p">)</span>
		<span class="n">index</span> <span class="o">=</span> <span class="mi">13</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">mcs_txpwrlevel_origoffset</span><span class="p">[</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">pwrgroup_cnt</span><span class="p">][</span><span class="n">index</span><span class="p">]</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
		 <span class="s">&quot;MCSTxPowerLevelOriginalOffset[%d][%d] = 0x%ulx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">pwrgroup_cnt</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span>
		 <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">mcs_txpwrlevel_origoffset</span>
		 <span class="p">[</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">pwrgroup_cnt</span><span class="p">][</span><span class="n">index</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">==</span> <span class="mi">13</span><span class="p">)</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">pwrgroup_cnt</span><span class="o">++</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">_rtl92d_phy_config_bb_with_pgheaderfile</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
	<span class="n">u8</span> <span class="n">configtype</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">phy_regarray_table_pg</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">phy_regarray_pg_len</span><span class="p">;</span>

	<span class="n">phy_regarray_pg_len</span> <span class="o">=</span> <span class="n">PHY_REG_ARRAY_PG_LENGTH</span><span class="p">;</span>
	<span class="n">phy_regarray_table_pg</span> <span class="o">=</span> <span class="n">rtl8192de_phy_reg_array_pg</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">configtype</span> <span class="o">==</span> <span class="n">BASEBAND_CONFIG_PHY_REG</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">phy_regarray_pg_len</span><span class="p">;</span> <span class="n">i</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">phy_regarray_table_pg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfe</span><span class="p">)</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">phy_regarray_table_pg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfd</span><span class="p">)</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">phy_regarray_table_pg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfc</span><span class="p">)</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">phy_regarray_table_pg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfb</span><span class="p">)</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">phy_regarray_table_pg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfa</span><span class="p">)</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">phy_regarray_table_pg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xf9</span><span class="p">)</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="n">_rtl92d_store_pwrindex_diffrate_offset</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
				<span class="n">phy_regarray_table_pg</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
				<span class="n">phy_regarray_table_pg</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">],</span>
				<span class="n">phy_regarray_table_pg</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">2</span><span class="p">]);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SEND</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
			 <span class="s">&quot;configtype != BaseBand_Config_PHY_REG</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">_rtl92d_phy_bb_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_efuse</span> <span class="o">*</span><span class="n">rtlefuse</span> <span class="o">=</span> <span class="n">rtl_efuse</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">bool</span> <span class="n">rtstatus</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span> <span class="s">&quot;==&gt;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">rtstatus</span> <span class="o">=</span> <span class="n">_rtl92d_phy_config_bb_with_headerfile</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
		<span class="n">BASEBAND_CONFIG_PHY_REG</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rtstatus</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span> <span class="s">&quot;Write BB Reg Fail!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* if (rtlphy-&gt;rf_type == RF_1T2R) {</span>
<span class="cm">	 *      _rtl92c_phy_bb_config_1t(hw);</span>
<span class="cm">	 *     RT_TRACE(rtlpriv, COMP_INIT, DBG_TRACE, &quot;Config to 1T!!\n&quot;);</span>
<span class="cm">	 *} */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">autoload_failflag</span> <span class="o">==</span> <span class="nb">false</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">pwrgroup_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rtstatus</span> <span class="o">=</span> <span class="n">_rtl92d_phy_config_bb_with_pgheaderfile</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
			<span class="n">BASEBAND_CONFIG_PHY_REG</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rtstatus</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span> <span class="s">&quot;BB_PG Reg Fail!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rtstatus</span> <span class="o">=</span> <span class="n">_rtl92d_phy_config_bb_with_headerfile</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
		<span class="n">BASEBAND_CONFIG_AGC_TAB</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rtstatus</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span> <span class="s">&quot;AGC Table Fail</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">cck_high_power</span> <span class="o">=</span> <span class="p">(</span><span class="n">bool</span><span class="p">)</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
		<span class="n">RFPGA0_XA_HSSIPARAMETER2</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">));</span>

	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">rtl92d_phy_bb_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u16</span> <span class="n">regval</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">regvaldw</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">value</span><span class="p">;</span>

	<span class="n">_rtl92d_phy_init_bb_rf_register_definition</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">regval</span> <span class="o">=</span> <span class="n">rtl_read_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SYS_FUNC_EN</span><span class="p">);</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SYS_FUNC_EN</span><span class="p">,</span>
		       <span class="n">regval</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_AFE_PLL_CTRL</span><span class="p">,</span> <span class="mh">0x83</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_AFE_PLL_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0xdb</span><span class="p">);</span>
	<span class="cm">/* 0x1f bit7 bit6 represent for mac0/mac1 driver ready */</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RF_CTRL</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RF_CTRL</span><span class="p">,</span> <span class="n">value</span> <span class="o">|</span> <span class="n">RF_EN</span> <span class="o">|</span> <span class="n">RF_RSTB</span> <span class="o">|</span>
		<span class="n">RF_SDMRSTB</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SYS_FUNC_EN</span><span class="p">,</span> <span class="n">FEN_PPLL</span> <span class="o">|</span> <span class="n">FEN_PCIEA</span> <span class="o">|</span>
		<span class="n">FEN_DIO_PCIE</span> <span class="o">|</span> <span class="n">FEN_BB_GLB_RSTn</span> <span class="o">|</span> <span class="n">FEN_BBRSTB</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_AFE_XTAL_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">IS_92D_SINGLEPHY</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">version</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">regvaldw</span> <span class="o">=</span> <span class="n">rtl_read_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_LEDCFG0</span><span class="p">);</span>
		<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_LEDCFG0</span><span class="p">,</span> <span class="n">regvaldw</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">23</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">_rtl92d_phy_bb_config</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">rtl92d_phy_rf_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">rtl92d_phy_rf6052_config</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">rtl92d_phy_config_rf_with_headerfile</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
					  <span class="k">enum</span> <span class="n">rf_content</span> <span class="n">content</span><span class="p">,</span>
					  <span class="k">enum</span> <span class="n">radio_path</span> <span class="n">rfpath</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">radioa_array_table</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">radiob_array_table</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">radioa_arraylen</span><span class="p">,</span> <span class="n">radiob_arraylen</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="n">radioa_arraylen</span> <span class="o">=</span> <span class="n">RADIOA_2T_ARRAYLENGTH</span><span class="p">;</span>
	<span class="n">radioa_array_table</span> <span class="o">=</span> <span class="n">rtl8192de_radioa_2tarray</span><span class="p">;</span>
	<span class="n">radiob_arraylen</span> <span class="o">=</span> <span class="n">RADIOB_2T_ARRAYLENGTH</span><span class="p">;</span>
	<span class="n">radiob_array_table</span> <span class="o">=</span> <span class="n">rtl8192de_radiob_2tarray</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">efuse</span><span class="p">.</span><span class="n">internal_pa_5g</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">radioa_arraylen</span> <span class="o">=</span> <span class="n">RADIOA_2T_INT_PA_ARRAYLENGTH</span><span class="p">;</span>
		<span class="n">radioa_array_table</span> <span class="o">=</span> <span class="n">rtl8192de_radioa_2t_int_paarray</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">efuse</span><span class="p">.</span><span class="n">internal_pa_5g</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">radiob_arraylen</span> <span class="o">=</span> <span class="n">RADIOB_2T_INT_PA_ARRAYLENGTH</span><span class="p">;</span>
		<span class="n">radiob_array_table</span> <span class="o">=</span> <span class="n">rtl8192de_radiob_2t_int_paarray</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
		 <span class="s">&quot;PHY_ConfigRFWithHeaderFile() Radio_A:Rtl819XRadioA_1TArray</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
		 <span class="s">&quot;PHY_ConfigRFWithHeaderFile() Radio_B:Rtl819XRadioB_1TArray</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span> <span class="s">&quot;Radio No %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rfpath</span><span class="p">);</span>

	<span class="cm">/* this only happens when DMDP, mac0 start on 2.4G,</span>
<span class="cm">	 * mac1 start on 5G, mac 0 has to set phy0&amp;phy1</span>
<span class="cm">	 * pathA or mac1 has to set phy0&amp;phy1 pathA */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">content</span> <span class="o">==</span> <span class="n">radiob_txt</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">==</span> <span class="n">RF90_PATH_A</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot; ===&gt; althougth Path A, we load radiob.txt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">radioa_arraylen</span> <span class="o">=</span> <span class="n">radiob_arraylen</span><span class="p">;</span>
		<span class="n">radioa_array_table</span> <span class="o">=</span> <span class="n">radiob_array_table</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rfpath</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RF90_PATH_A</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">radioa_arraylen</span><span class="p">;</span> <span class="n">i</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">radioa_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfe</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">radioa_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfd</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* delay_ms(5); */</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">radioa_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfc</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* delay_ms(1); */</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">radioa_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfb</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">radioa_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfa</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">radioa_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xf9</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">rfpath</span><span class="p">,</span> <span class="n">radioa_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					      <span class="n">BRFREGOFFSETMASK</span><span class="p">,</span>
					      <span class="n">radioa_array_table</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]);</span>
				<span class="cm">/*  Add 1us delay between BB/RF register set. */</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RF90_PATH_B</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">radiob_arraylen</span><span class="p">;</span> <span class="n">i</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">radiob_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfe</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* Delay specific ms. Only RF configuration</span>
<span class="cm">				 * requires delay. */</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">radiob_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfd</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* delay_ms(5); */</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">radiob_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfc</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* delay_ms(1); */</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">radiob_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfb</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">radiob_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xfa</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">radiob_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xf9</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">rfpath</span><span class="p">,</span> <span class="n">radiob_array_table</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					      <span class="n">BRFREGOFFSETMASK</span><span class="p">,</span>
					      <span class="n">radiob_array_table</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]);</span>
				<span class="cm">/*  Add 1us delay between BB/RF register set. */</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RF90_PATH_C</span>:
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
			 <span class="s">&quot;switch case not processed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RF90_PATH_D</span>:
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
			 <span class="s">&quot;switch case not processed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92d_phy_get_hw_reg_originalvalue</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>

	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">default_initialgain</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span>
	    <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XAAGCCORE1</span><span class="p">,</span> <span class="n">BMASKBYTE0</span><span class="p">);</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">default_initialgain</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span>
	    <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XBAGCCORE1</span><span class="p">,</span> <span class="n">BMASKBYTE0</span><span class="p">);</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">default_initialgain</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span>
	    <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XCAGCCORE1</span><span class="p">,</span> <span class="n">BMASKBYTE0</span><span class="p">);</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">default_initialgain</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span>
	    <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XDAGCCORE1</span><span class="p">,</span> <span class="n">BMASKBYTE0</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
		 <span class="s">&quot;Default initial gain (c50=0x%x, c58=0x%x, c60=0x%x, c68=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">default_initialgain</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		 <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">default_initialgain</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		 <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">default_initialgain</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		 <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">default_initialgain</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">framesync</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_RXDETECTOR3</span><span class="p">,</span>
					      <span class="n">BMASKBYTE0</span><span class="p">);</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">framesync_c34</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_RXDETECTOR2</span><span class="p">,</span>
					      <span class="n">BMASKDWORD</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
		 <span class="s">&quot;Default framesync (0x%x) = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">ROFDM0_RXDETECTOR3</span><span class="p">,</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">framesync</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_get_txpower_index</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">channel</span><span class="p">,</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">cckpowerlevel</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">ofdmpowerlevel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_efuse</span> <span class="o">*</span><span class="n">rtlefuse</span> <span class="o">=</span> <span class="n">rtl_efuse</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u8</span> <span class="n">index</span> <span class="o">=</span> <span class="p">(</span><span class="n">channel</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* 1. CCK */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_2_4G</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* RF-A */</span>
		<span class="n">cckpowerlevel</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">]</span> <span class="o">=</span>
				 <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">txpwrlevel_cck</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">][</span><span class="n">index</span><span class="p">];</span>
		<span class="cm">/* RF-B */</span>
		<span class="n">cckpowerlevel</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">]</span> <span class="o">=</span>
				 <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">txpwrlevel_cck</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">][</span><span class="n">index</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">cckpowerlevel</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cckpowerlevel</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* 2. OFDM for 1S or 2S */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rf_type</span> <span class="o">==</span> <span class="n">RF_1T2R</span> <span class="o">||</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rf_type</span> <span class="o">==</span> <span class="n">RF_1T1R</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*  Read HT 40 OFDM TX power */</span>
		<span class="n">ofdmpowerlevel</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">]</span> <span class="o">=</span>
		    <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">txpwrlevel_ht40_1s</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">][</span><span class="n">index</span><span class="p">];</span>
		<span class="n">ofdmpowerlevel</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">]</span> <span class="o">=</span>
		    <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">txpwrlevel_ht40_1s</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">][</span><span class="n">index</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rf_type</span> <span class="o">==</span> <span class="n">RF_2T2R</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Read HT 40 OFDM TX power */</span>
		<span class="n">ofdmpowerlevel</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">]</span> <span class="o">=</span>
		    <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">txpwrlevel_ht40_2s</span><span class="p">[</span><span class="n">RF90_PATH_A</span><span class="p">][</span><span class="n">index</span><span class="p">];</span>
		<span class="n">ofdmpowerlevel</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">]</span> <span class="o">=</span>
		    <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">txpwrlevel_ht40_2s</span><span class="p">[</span><span class="n">RF90_PATH_B</span><span class="p">][</span><span class="n">index</span><span class="p">];</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_ccxpower_index_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
	<span class="n">u8</span> <span class="n">channel</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">cckpowerlevel</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">ofdmpowerlevel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>

	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">cur_cck_txpwridx</span> <span class="o">=</span> <span class="n">cckpowerlevel</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">cur_ofdm24g_txpwridx</span> <span class="o">=</span> <span class="n">ofdmpowerlevel</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">_rtl92c_phy_get_rightchnlplace</span><span class="p">(</span><span class="n">u8</span> <span class="n">chnl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">channel_5g</span><span class="p">[</span><span class="mi">59</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span>
		<span class="mi">36</span><span class="p">,</span> <span class="mi">38</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">42</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">52</span><span class="p">,</span> <span class="mi">54</span><span class="p">,</span> <span class="mi">56</span><span class="p">,</span> <span class="mi">58</span><span class="p">,</span>
		<span class="mi">60</span><span class="p">,</span> <span class="mi">62</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">102</span><span class="p">,</span> <span class="mi">104</span><span class="p">,</span> <span class="mi">106</span><span class="p">,</span> <span class="mi">108</span><span class="p">,</span> <span class="mi">110</span><span class="p">,</span> <span class="mi">112</span><span class="p">,</span>
		<span class="mi">114</span><span class="p">,</span> <span class="mi">116</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">120</span><span class="p">,</span> <span class="mi">122</span><span class="p">,</span> <span class="mi">124</span><span class="p">,</span> <span class="mi">126</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span>
		<span class="mi">130</span><span class="p">,</span> <span class="mi">132</span><span class="p">,</span> <span class="mi">134</span><span class="p">,</span> <span class="mi">136</span><span class="p">,</span> <span class="mi">138</span><span class="p">,</span> <span class="mi">140</span><span class="p">,</span> <span class="mi">149</span><span class="p">,</span> <span class="mi">151</span><span class="p">,</span>
		<span class="mi">153</span><span class="p">,</span> <span class="mi">155</span><span class="p">,</span> <span class="mi">157</span><span class="p">,</span> <span class="mi">159</span><span class="p">,</span> <span class="mi">161</span><span class="p">,</span> <span class="mi">163</span><span class="p">,</span> <span class="mi">165</span>
	<span class="p">};</span>
	<span class="n">u8</span> <span class="n">place</span> <span class="o">=</span> <span class="n">chnl</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chnl</span> <span class="o">&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">place</span> <span class="o">=</span> <span class="mi">14</span><span class="p">;</span> <span class="n">place</span> <span class="o">&lt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">channel_5g</span><span class="p">);</span> <span class="n">place</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">channel_5g</span><span class="p">[</span><span class="n">place</span><span class="p">]</span> <span class="o">==</span> <span class="n">chnl</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">place</span><span class="o">++</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">place</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92d_phy_set_txpower_level</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_efuse</span> <span class="o">*</span><span class="n">rtlefuse</span> <span class="o">=</span> <span class="n">rtl_efuse</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">cckpowerlevel</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="n">ofdmpowerlevel</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">txpwr_fromeprom</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">channel</span> <span class="o">=</span> <span class="n">_rtl92c_phy_get_rightchnlplace</span><span class="p">(</span><span class="n">channel</span><span class="p">);</span>
	<span class="n">_rtl92d_get_txpower_index</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">channel</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cckpowerlevel</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="o">&amp;</span><span class="n">ofdmpowerlevel</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_2_4G</span><span class="p">)</span>
		<span class="n">_rtl92d_ccxpower_index_check</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">channel</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cckpowerlevel</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
				<span class="o">&amp;</span><span class="n">ofdmpowerlevel</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_2_4G</span><span class="p">)</span>
		<span class="n">rtl92d_phy_rf6052_set_cck_txpower</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cckpowerlevel</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">rtl92d_phy_rf6052_set_ofdm_txpower</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ofdmpowerlevel</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">channel</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92d_phy_scan_operation_backup</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">operation</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">enum</span> <span class="n">io_type</span> <span class="n">iotype</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_hal_stop</span><span class="p">(</span><span class="n">rtlhal</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">operation</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">SCAN_OPT_BACKUP</span>:
			<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtypebackup</span> <span class="o">=</span>
						 <span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span><span class="p">;</span>
			<span class="n">iotype</span> <span class="o">=</span> <span class="n">IO_CMD_PAUSE_DM_BY_SCAN</span><span class="p">;</span>
			<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_hw_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">HW_VAR_IO_CMD</span><span class="p">,</span>
						      <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">iotype</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">SCAN_OPT_RESTORE</span>:
			<span class="n">iotype</span> <span class="o">=</span> <span class="n">IO_CMD_RESUME_DM_BY_SCAN</span><span class="p">;</span>
			<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_hw_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">HW_VAR_IO_CMD</span><span class="p">,</span>
						      <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">iotype</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
				 <span class="s">&quot;Unknown Scan Backup operation</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92d_phy_set_bw_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
			    <span class="k">enum</span> <span class="n">nl80211_channel_type</span> <span class="n">ch_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_mac</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="n">rtl_mac</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flag</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reg_prsr_rsc</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reg_bw_opmode</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">set_bwmode_inprogress</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">is_hal_stop</span><span class="p">(</span><span class="n">rtlhal</span><span class="p">))</span> <span class="o">||</span> <span class="p">(</span><span class="n">RT_CANNOT_IO</span><span class="p">(</span><span class="n">hw</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_WARNING</span><span class="p">,</span>
			 <span class="s">&quot;FALSE driver sleep or unload</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">set_bwmode_inprogress</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SCAN</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span> <span class="s">&quot;Switch to %s bandwidth</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_chan_bw</span> <span class="o">==</span> <span class="n">HT_CHANNEL_WIDTH_20</span> <span class="o">?</span>
		 <span class="s">&quot;20MHz&quot;</span> <span class="o">:</span> <span class="s">&quot;40MHz&quot;</span><span class="p">);</span>
	<span class="n">reg_bw_opmode</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BWOPMODE</span><span class="p">);</span>
	<span class="n">reg_prsr_rsc</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RRSR</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_chan_bw</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">HT_CHANNEL_WIDTH_20</span>:
		<span class="n">reg_bw_opmode</span> <span class="o">|=</span> <span class="n">BW_OPMODE_20MHZ</span><span class="p">;</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BWOPMODE</span><span class="p">,</span> <span class="n">reg_bw_opmode</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HT_CHANNEL_WIDTH_20_40</span>:
		<span class="n">reg_bw_opmode</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BW_OPMODE_20MHZ</span><span class="p">;</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BWOPMODE</span><span class="p">,</span> <span class="n">reg_bw_opmode</span><span class="p">);</span>

		<span class="n">reg_prsr_rsc</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg_prsr_rsc</span> <span class="o">&amp;</span> <span class="mh">0x90</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">cur_40_prime_sc</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RRSR</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">reg_prsr_rsc</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
			 <span class="s">&quot;unknown bandwidth: %#X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_chan_bw</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_chan_bw</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">HT_CHANNEL_WIDTH_20</span>:
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">BRFMOD</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA1_RFMOD</span><span class="p">,</span> <span class="n">BRFMOD</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="cm">/* SET BIT10 BIT11  for receive cck */</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ANALOGPARAMETER2</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span> <span class="o">|</span>
			      <span class="n">BIT</span><span class="p">(</span><span class="mi">11</span><span class="p">),</span> <span class="mi">3</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HT_CHANNEL_WIDTH_20_40</span>:
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">BRFMOD</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA1_RFMOD</span><span class="p">,</span> <span class="n">BRFMOD</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
		<span class="cm">/* Set Control channel to upper or lower.</span>
<span class="cm">		 * These settings are required only for 40MHz */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_2_4G</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rtl92d_acquire_cckandrw_pagea_ctl</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">flag</span><span class="p">);</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RCCK0_SYSTEM</span><span class="p">,</span> <span class="n">BCCKSIDEBAND</span><span class="p">,</span>
				<span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">cur_40_prime_sc</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">));</span>
			<span class="n">rtl92d_release_cckandrw_pagea_ctl</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">flag</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM1_LSTF</span><span class="p">,</span> <span class="mh">0xC00</span><span class="p">,</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">cur_40_prime_sc</span><span class="p">);</span>
		<span class="cm">/* SET BIT10 BIT11  for receive cck */</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ANALOGPARAMETER2</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span> <span class="o">|</span>
			      <span class="n">BIT</span><span class="p">(</span><span class="mi">11</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0x818</span><span class="p">,</span> <span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">26</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">27</span><span class="p">)),</span>
			<span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">cur_40_prime_sc</span> <span class="o">==</span>
			<span class="n">HAL_PRIME_CHNL_OFFSET_LOWER</span><span class="p">)</span> <span class="o">?</span> <span class="mi">2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
			 <span class="s">&quot;unknown bandwidth: %#X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_chan_bw</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="p">}</span>
	<span class="n">rtl92d_phy_rf6052_set_bandwidth</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_chan_bw</span><span class="p">);</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">set_bwmode_inprogress</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SCAN</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span> <span class="s">&quot;&lt;==</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_stop_trx_before_changeband</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">BCCKEN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">BOFDMEN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_TRXPATHENABLE</span><span class="p">,</span> <span class="n">BMASKBYTE0</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM1_TRXPATHENABLE</span><span class="p">,</span> <span class="n">BDWORD</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rtl92d_phy_switch_wirelessband</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">band</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u8</span> <span class="n">value8</span><span class="p">;</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;==&gt;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">bandset</span> <span class="o">=</span> <span class="n">band</span><span class="p">;</span>
	<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">=</span> <span class="n">band</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_92D_SINGLEPHY</span><span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">))</span>
		<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">bandset</span> <span class="o">=</span> <span class="n">BAND_ON_BOTH</span><span class="p">;</span>
	<span class="cm">/* stop RX/Tx */</span>
	<span class="n">_rtl92d_phy_stop_trx_before_changeband</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="cm">/* reconfig BB/RF according to wireless mode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_2_4G</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* BB &amp; RF Config */</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span> <span class="s">&quot;====&gt;2.4G</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">_rtl92d_phy_config_bb_with_headerfile</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
				<span class="n">BASEBAND_CONFIG_AGC_TAB</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* 5G band */</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span> <span class="s">&quot;====&gt;5G</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">_rtl92d_phy_config_bb_with_headerfile</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
				<span class="n">BASEBAND_CONFIG_AGC_TAB</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">rtl92d_update_bbrf_configuration</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_2_4G</span><span class="p">)</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">BCCKEN</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">BOFDMEN</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>

	<span class="cm">/* 20M BW. */</span>
	<span class="cm">/* rtl_set_bbreg(hw, RFPGA0_ANALOGPARAMETER2, BIT(10), 1); */</span>
	<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">reloadtxpowerindex</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="cm">/* notice fw know band status  0x81[1]/0x53[1] = 0: 5G, 1: 2G */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_2_4G</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">value8</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span>	<span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span>
			<span class="mi">0</span> <span class="o">?</span> <span class="n">REG_MAC0</span> <span class="o">:</span> <span class="n">REG_MAC1</span><span class="p">));</span>
		<span class="n">value8</span> <span class="o">|=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span>
			<span class="mi">0</span> <span class="o">?</span> <span class="n">REG_MAC0</span> <span class="o">:</span> <span class="n">REG_MAC1</span><span class="p">),</span> <span class="n">value8</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">value8</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span>
			<span class="mi">0</span> <span class="o">?</span> <span class="n">REG_MAC0</span> <span class="o">:</span> <span class="n">REG_MAC1</span><span class="p">));</span>
		<span class="n">value8</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span>
			<span class="mi">0</span> <span class="o">?</span> <span class="n">REG_MAC0</span> <span class="o">:</span> <span class="n">REG_MAC1</span><span class="p">),</span> <span class="n">value8</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;&lt;==Switch Band OK</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_reload_imr_setting</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
	<span class="n">u8</span> <span class="n">channel</span><span class="p">,</span> <span class="n">u8</span> <span class="n">rfpath</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">imr_num</span> <span class="o">=</span> <span class="n">MAX_RF_IMR_INDEX</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rfmask</span> <span class="o">=</span> <span class="n">BRFREGOFFSETMASK</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">group</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flag</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;====&gt;path %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rfpath</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_5G</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;====&gt;5G</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">25</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">24</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ANALOGPARAMETER4</span><span class="p">,</span> <span class="mh">0x00f00000</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">);</span>
		<span class="cm">/* fc area 0xd2c */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">&gt;</span> <span class="mi">99</span><span class="p">)</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM1_CFOTRACKING</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span> <span class="o">|</span>
				      <span class="n">BIT</span><span class="p">(</span><span class="mi">14</span><span class="p">),</span> <span class="mi">2</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM1_CFOTRACKING</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span> <span class="o">|</span>
				      <span class="n">BIT</span><span class="p">(</span><span class="mi">14</span><span class="p">),</span> <span class="mi">1</span><span class="p">);</span>
		<span class="cm">/* leave 0 for channel1-14. */</span>
		<span class="n">group</span> <span class="o">=</span> <span class="n">channel</span> <span class="o">&lt;=</span> <span class="mi">64</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">imr_num</span> <span class="o">=</span> <span class="n">MAX_RF_IMR_INDEX_NORMAL</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">imr_num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">rfpath</span><span class="p">,</span>
				      <span class="n">rf_reg_for_5g_swchnl_normal</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">rfmask</span><span class="p">,</span>
				      <span class="n">rf_imr_param_normal</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="n">group</span><span class="p">][</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ANALOGPARAMETER4</span><span class="p">,</span> <span class="mh">0x00f00000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">BOFDMEN</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* G band. */</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SCAN</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;Load RF IMR parameters for G band. IMR already setting %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">load_imrandiqk_setting_for2g</span><span class="p">);</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;====&gt;2.4G</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">load_imrandiqk_setting_for2g</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SCAN</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
				 <span class="s">&quot;Load RF IMR parameters for G band. %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">rfpath</span><span class="p">);</span>
			<span class="n">rtl92d_acquire_cckandrw_pagea_ctl</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">flag</span><span class="p">);</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">25</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">24</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ANALOGPARAMETER4</span><span class="p">,</span>
				      <span class="mh">0x00f00000</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">);</span>
			<span class="n">imr_num</span> <span class="o">=</span> <span class="n">MAX_RF_IMR_INDEX_NORMAL</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">imr_num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">rfpath</span><span class="p">,</span>
					      <span class="n">rf_reg_for_5g_swchnl_normal</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					      <span class="n">BRFREGOFFSETMASK</span><span class="p">,</span>
					      <span class="n">rf_imr_param_normal</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">][</span><span class="n">i</span><span class="p">]);</span>
			<span class="p">}</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ANALOGPARAMETER4</span><span class="p">,</span>
				      <span class="mh">0x00f00000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">BOFDMEN</span> <span class="o">|</span> <span class="n">BCCKEN</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
			<span class="n">rtl92d_release_cckandrw_pagea_ctl</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">flag</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;&lt;====</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_enable_rf_env</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
	<span class="n">u8</span> <span class="n">rfpath</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">pu4_regval</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bb_reg_def</span> <span class="o">*</span><span class="n">pphyreg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">rfpath</span><span class="p">];</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;====&gt;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="cm">/*----Store original RFENV control type----*/</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rfpath</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RF90_PATH_A</span>:
	<span class="k">case</span> <span class="n">RF90_PATH_C</span>:
		<span class="o">*</span><span class="n">pu4_regval</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfintfs</span><span class="p">,</span> <span class="n">BRFSI_RFENV</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RF90_PATH_B</span>:
	<span class="k">case</span> <span class="n">RF90_PATH_D</span>:
		<span class="o">*</span><span class="n">pu4_regval</span> <span class="o">=</span>
		    <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfintfs</span><span class="p">,</span> <span class="n">BRFSI_RFENV</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/*----Set RF_ENV enable----*/</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfintfe</span><span class="p">,</span> <span class="n">BRFSI_RFENV</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="cm">/*----Set RF_ENV output high----*/</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfintfo</span><span class="p">,</span> <span class="n">BRFSI_RFENV</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* Set bit number of Address and Data for RF register */</span>
	<span class="cm">/* Set 1 to 4 bits for 8255 */</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfhssi_para2</span><span class="p">,</span> <span class="n">B3WIREADDRESSLENGTH</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="cm">/*Set 0 to 12 bits for 8255 */</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfhssi_para2</span><span class="p">,</span> <span class="n">B3WIREDATALENGTH</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;&lt;====</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_restore_rf_env</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">rfpath</span><span class="p">,</span>
				       <span class="n">u32</span> <span class="o">*</span><span class="n">pu4_regval</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">bb_reg_def</span> <span class="o">*</span><span class="n">pphyreg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">phyreg_def</span><span class="p">[</span><span class="n">rfpath</span><span class="p">];</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;=====&gt;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="cm">/*----Restore RFENV control type----*/</span> <span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rfpath</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RF90_PATH_A</span>:
	<span class="k">case</span> <span class="n">RF90_PATH_C</span>:
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfintfs</span><span class="p">,</span> <span class="n">BRFSI_RFENV</span><span class="p">,</span> <span class="o">*</span><span class="n">pu4_regval</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RF90_PATH_B</span>:
	<span class="k">case</span> <span class="n">RF90_PATH_D</span>:
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pphyreg</span><span class="o">-&gt;</span><span class="n">rfintfs</span><span class="p">,</span> <span class="n">BRFSI_RFENV</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">,</span>
			      <span class="o">*</span><span class="n">pu4_regval</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;&lt;=====</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_switch_rf_setting</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">path</span> <span class="o">=</span> <span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span>
	    <span class="n">BAND_ON_5G</span> <span class="o">?</span> <span class="n">RF90_PATH_A</span> <span class="o">:</span> <span class="n">RF90_PATH_B</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">rfpath</span> <span class="o">=</span> <span class="n">RF90_PATH_A</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">need_pwr_down</span> <span class="o">=</span> <span class="nb">false</span><span class="p">,</span> <span class="n">internal_pa</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">u4regvalue</span><span class="p">,</span> <span class="n">mask</span> <span class="o">=</span> <span class="mh">0x1C000</span><span class="p">,</span> <span class="n">value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">u4tmp</span><span class="p">,</span> <span class="n">u4tmp2</span><span class="p">;</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;====&gt;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="cm">/* config path A for 5G */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_5G</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;====&gt;5G</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">u4tmp</span> <span class="o">=</span> <span class="n">curveindex_5g</span><span class="p">[</span><span class="n">channel</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
			<span class="s">&quot;ver 1 set RF-A, 5G, 0x28 = 0x%x !!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">u4tmp</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">RF_CHNL_NUM_5G</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">==</span> <span class="n">rf_chnl_5g</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="n">channel</span> <span class="o">&lt;=</span> <span class="mi">140</span><span class="p">)</span>
				<span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">RF_CHNL_NUM_5G_40M</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">==</span> <span class="n">rf_chnl_5g_40m</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="n">channel</span> <span class="o">&lt;=</span> <span class="mi">140</span><span class="p">)</span>
				<span class="n">index</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">==</span> <span class="mi">149</span> <span class="o">||</span> <span class="n">channel</span> <span class="o">==</span> <span class="mi">155</span> <span class="o">||</span> <span class="n">channel</span> <span class="o">==</span> <span class="mi">161</span><span class="p">)</span>
			<span class="n">index</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">==</span> <span class="mi">151</span> <span class="o">||</span> <span class="n">channel</span> <span class="o">==</span> <span class="mi">153</span> <span class="o">||</span> <span class="n">channel</span> <span class="o">==</span> <span class="mi">163</span>
			 <span class="o">||</span> <span class="n">channel</span> <span class="o">==</span> <span class="mi">165</span><span class="p">)</span>
			<span class="n">index</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">==</span> <span class="mi">157</span> <span class="o">||</span> <span class="n">channel</span> <span class="o">==</span> <span class="mi">159</span><span class="p">)</span>
			<span class="n">index</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">DUALMAC_DUALPHY</span>
		    <span class="o">&amp;&amp;</span> <span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">need_pwr_down</span> <span class="o">=</span> <span class="n">rtl92d_phy_enable_anotherphy</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
			<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">during_mac1init_radioa</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="cm">/* asume no this case */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">need_pwr_down</span><span class="p">)</span>
				<span class="n">_rtl92d_phy_enable_rf_env</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">path</span><span class="p">,</span>
							  <span class="o">&amp;</span><span class="n">u4regvalue</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">RF_REG_NUM_FOR_C_CUT_5G</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">DUALMAC_DUALPHY</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">path</span><span class="p">,</span>
					      <span class="n">rf_reg_for_c_cut_5g</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					      <span class="n">BRFREGOFFSETMASK</span><span class="p">,</span> <span class="mh">0xE439D</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rf_reg_for_c_cut_5g</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="n">RF_SYN_G4</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">u4tmp2</span> <span class="o">=</span> <span class="p">(</span><span class="n">rf_reg_pram_c_5g</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span>
				     <span class="mh">0x7FF</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">u4tmp</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">==</span> <span class="mi">36</span><span class="p">)</span>
					<span class="n">u4tmp2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">7</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">));</span>
				<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">path</span><span class="p">,</span>
					      <span class="n">rf_reg_for_c_cut_5g</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					      <span class="n">BRFREGOFFSETMASK</span><span class="p">,</span> <span class="n">u4tmp2</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">path</span><span class="p">,</span>
					      <span class="n">rf_reg_for_c_cut_5g</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					      <span class="n">BRFREGOFFSETMASK</span><span class="p">,</span>
					      <span class="n">rf_reg_pram_c_5g</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="n">i</span><span class="p">]);</span>
			<span class="p">}</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
				 <span class="s">&quot;offset 0x%x value 0x%x path %d index %d readback 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">rf_reg_for_c_cut_5g</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
				 <span class="n">rf_reg_pram_c_5g</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="n">i</span><span class="p">],</span>
				 <span class="n">path</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span>
				 <span class="n">rtl_get_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">path</span><span class="p">,</span>
					       <span class="n">rf_reg_for_c_cut_5g</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					       <span class="n">BRFREGOFFSETMASK</span><span class="p">));</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">need_pwr_down</span><span class="p">)</span>
			<span class="n">_rtl92d_phy_restore_rf_env</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">path</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">u4regvalue</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">during_mac1init_radioa</span><span class="p">)</span>
			<span class="n">rtl92d_phy_powerdown_anotherphy</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">&lt;</span> <span class="mi">149</span><span class="p">)</span>
			<span class="n">value</span> <span class="o">=</span> <span class="mh">0x07</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">&gt;=</span> <span class="mi">149</span><span class="p">)</span>
			<span class="n">value</span> <span class="o">=</span> <span class="mh">0x02</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">&gt;=</span> <span class="mi">36</span> <span class="o">&amp;&amp;</span> <span class="n">channel</span> <span class="o">&lt;=</span> <span class="mi">64</span><span class="p">)</span>
			<span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">&gt;=</span> <span class="mi">100</span> <span class="o">&amp;&amp;</span> <span class="n">channel</span> <span class="o">&lt;=</span> <span class="mi">140</span><span class="p">)</span>
			<span class="n">index</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">index</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">=</span> <span class="n">RF90_PATH_A</span><span class="p">;</span> <span class="n">rfpath</span> <span class="o">&lt;</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">num_total_rfpath</span><span class="p">;</span>
			<span class="n">rfpath</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">DUALMAC_DUALPHY</span> <span class="o">&amp;&amp;</span>
				<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>	<span class="cm">/* MAC 1 5G */</span>
				<span class="n">internal_pa</span> <span class="o">=</span> <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">efuse</span><span class="p">.</span><span class="n">internal_pa_5g</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
			<span class="k">else</span>
				<span class="n">internal_pa</span> <span class="o">=</span>
					 <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">efuse</span><span class="p">.</span><span class="n">internal_pa_5g</span><span class="p">[</span><span class="n">rfpath</span><span class="p">];</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">internal_pa</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				     <span class="n">i</span> <span class="o">&lt;</span> <span class="n">RF_REG_NUM_FOR_C_CUT_5G_INTERNALPA</span><span class="p">;</span>
				     <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">rfpath</span><span class="p">,</span>
						<span class="n">rf_for_c_cut_5g_internal_pa</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
						<span class="n">BRFREGOFFSETMASK</span><span class="p">,</span>
						<span class="n">rf_pram_c_5g_int_pa</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="n">i</span><span class="p">]);</span>
					<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
						 <span class="s">&quot;offset 0x%x value 0x%x path %d index %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
						 <span class="n">rf_for_c_cut_5g_internal_pa</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
						 <span class="n">rf_pram_c_5g_int_pa</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="n">i</span><span class="p">],</span>
						 <span class="n">rfpath</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>
				<span class="p">}</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">rfpath</span><span class="p">,</span> <span class="mh">0x0B</span><span class="p">,</span>
					      <span class="n">mask</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_2_4G</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;====&gt;2.4G</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">u4tmp</span> <span class="o">=</span> <span class="n">curveindex_2g</span><span class="p">[</span><span class="n">channel</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
			<span class="s">&quot;ver 3 set RF-B, 2G, 0x28 = 0x%x !!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">u4tmp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">||</span> <span class="n">channel</span> <span class="o">==</span> <span class="mi">2</span> <span class="o">||</span> <span class="n">channel</span> <span class="o">==</span> <span class="mi">4</span> <span class="o">||</span> <span class="n">channel</span> <span class="o">==</span> <span class="mi">9</span>
		    <span class="o">||</span> <span class="n">channel</span> <span class="o">==</span> <span class="mi">10</span> <span class="o">||</span> <span class="n">channel</span> <span class="o">==</span> <span class="mi">11</span> <span class="o">||</span> <span class="n">channel</span> <span class="o">==</span> <span class="mi">12</span><span class="p">)</span>
			<span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">==</span> <span class="mi">3</span> <span class="o">||</span> <span class="n">channel</span> <span class="o">==</span> <span class="mi">13</span> <span class="o">||</span> <span class="n">channel</span> <span class="o">==</span> <span class="mi">14</span><span class="p">)</span>
			<span class="n">index</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">&gt;=</span> <span class="mi">5</span> <span class="o">&amp;&amp;</span> <span class="n">channel</span> <span class="o">&lt;=</span> <span class="mi">8</span><span class="p">)</span>
			<span class="n">index</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">DUALMAC_DUALPHY</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">path</span> <span class="o">=</span> <span class="n">RF90_PATH_A</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">need_pwr_down</span> <span class="o">=</span>
					 <span class="n">rtl92d_phy_enable_anotherphy</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
				<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">during_mac0init_radiob</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">need_pwr_down</span><span class="p">)</span>
					<span class="n">_rtl92d_phy_enable_rf_env</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">path</span><span class="p">,</span>
								  <span class="o">&amp;</span><span class="n">u4regvalue</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">RF_REG_NUM_FOR_C_CUT_2G</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rf_reg_for_c_cut_2g</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="n">RF_SYN_G7</span><span class="p">)</span>
				<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">path</span><span class="p">,</span>
					<span class="n">rf_reg_for_c_cut_2g</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					<span class="n">BRFREGOFFSETMASK</span><span class="p">,</span>
					<span class="p">(</span><span class="n">rf_reg_param_for_c_cut_2g</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">|</span>
					<span class="n">BIT</span><span class="p">(</span><span class="mi">17</span><span class="p">)));</span>
			<span class="k">else</span>
				<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">path</span><span class="p">,</span>
					      <span class="n">rf_reg_for_c_cut_2g</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					      <span class="n">BRFREGOFFSETMASK</span><span class="p">,</span>
					      <span class="n">rf_reg_param_for_c_cut_2g</span>
					      <span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="n">i</span><span class="p">]);</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
				 <span class="s">&quot;offset 0x%x value 0x%x mak 0x%x path %d index %d readback 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">rf_reg_for_c_cut_2g</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
				 <span class="n">rf_reg_param_for_c_cut_2g</span><span class="p">[</span><span class="n">index</span><span class="p">][</span><span class="n">i</span><span class="p">],</span>
				 <span class="n">rf_reg_mask_for_c_cut_2g</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">path</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span>
				 <span class="n">rtl_get_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">path</span><span class="p">,</span>
					       <span class="n">rf_reg_for_c_cut_2g</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
					       <span class="n">BRFREGOFFSETMASK</span><span class="p">));</span>
		<span class="p">}</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
			<span class="s">&quot;cosa ver 3 set RF-B, 2G, 0x28 = 0x%x !!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">rf_syn_g4_for_c_cut_2g</span> <span class="o">|</span> <span class="p">(</span><span class="n">u4tmp</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">));</span>

		<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">path</span><span class="p">,</span> <span class="n">RF_SYN_G4</span><span class="p">,</span>
			      <span class="n">BRFREGOFFSETMASK</span><span class="p">,</span>
			      <span class="n">rf_syn_g4_for_c_cut_2g</span> <span class="o">|</span> <span class="p">(</span><span class="n">u4tmp</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">need_pwr_down</span><span class="p">)</span>
			<span class="n">_rtl92d_phy_restore_rf_env</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">path</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">u4regvalue</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">during_mac0init_radiob</span><span class="p">)</span>
			<span class="n">rtl92d_phy_powerdown_anotherphy</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;&lt;====</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">u8</span> <span class="nf">rtl92d_get_rightchnlplace_for_iqk</span><span class="p">(</span><span class="n">u8</span> <span class="n">chnl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">channel_all</span><span class="p">[</span><span class="mi">59</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span>
		<span class="mi">36</span><span class="p">,</span> <span class="mi">38</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">42</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">52</span><span class="p">,</span> <span class="mi">54</span><span class="p">,</span> <span class="mi">56</span><span class="p">,</span> <span class="mi">58</span><span class="p">,</span>
		<span class="mi">60</span><span class="p">,</span> <span class="mi">62</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">102</span><span class="p">,</span> <span class="mi">104</span><span class="p">,</span> <span class="mi">106</span><span class="p">,</span> <span class="mi">108</span><span class="p">,</span> <span class="mi">110</span><span class="p">,</span> <span class="mi">112</span><span class="p">,</span>
		<span class="mi">114</span><span class="p">,</span> <span class="mi">116</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">120</span><span class="p">,</span> <span class="mi">122</span><span class="p">,</span> <span class="mi">124</span><span class="p">,</span> <span class="mi">126</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span>	<span class="mi">130</span><span class="p">,</span>
		<span class="mi">132</span><span class="p">,</span> <span class="mi">134</span><span class="p">,</span> <span class="mi">136</span><span class="p">,</span> <span class="mi">138</span><span class="p">,</span> <span class="mi">140</span><span class="p">,</span> <span class="mi">149</span><span class="p">,</span> <span class="mi">151</span><span class="p">,</span> <span class="mi">153</span><span class="p">,</span> <span class="mi">155</span><span class="p">,</span>
		<span class="mi">157</span><span class="p">,</span> <span class="mi">159</span><span class="p">,</span> <span class="mi">161</span><span class="p">,</span> <span class="mi">163</span><span class="p">,</span> <span class="mi">165</span>
	<span class="p">};</span>
	<span class="n">u8</span> <span class="n">place</span> <span class="o">=</span> <span class="n">chnl</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chnl</span> <span class="o">&gt;</span> <span class="mi">14</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">place</span> <span class="o">=</span> <span class="mi">14</span><span class="p">;</span> <span class="n">place</span> <span class="o">&lt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">channel_all</span><span class="p">);</span> <span class="n">place</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">channel_all</span><span class="p">[</span><span class="n">place</span><span class="p">]</span> <span class="o">==</span> <span class="n">chnl</span><span class="p">)</span>
				<span class="k">return</span> <span class="n">place</span> <span class="o">-</span> <span class="mi">13</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define MAX_TOLERANCE		5</span>
<span class="cp">#define IQK_DELAY_TIME		1	</span><span class="cm">/* ms */</span><span class="cp"></span>
<span class="cp">#define MAX_TOLERANCE_92D	3</span>

<span class="cm">/* bit0 = 1 =&gt; Tx OK, bit1 = 1 =&gt; Rx OK */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="nf">_rtl92d_phy_patha_iqk</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">bool</span> <span class="n">configpathb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u32</span> <span class="n">regeac</span><span class="p">,</span> <span class="n">rege94</span><span class="p">,</span> <span class="n">rege9c</span><span class="p">,</span> <span class="n">regea4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">result</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;Path A IQK!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="cm">/* path-A IQK setting */</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;Path-A IQK setting!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe30</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x10008c1f</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe34</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x10008c1f</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe30</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x10008c22</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe34</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x10008c22</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe38</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x82140102</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe3c</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x28160206</span><span class="p">);</span>
	<span class="cm">/* path-B IQK setting */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">configpathb</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe50</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x10008c22</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe54</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x10008c22</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe58</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x82140102</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe5c</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x28160206</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* LO calibration setting */</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;LO calibration setting!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe4c</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x00462911</span><span class="p">);</span>
	<span class="cm">/* One shot, path A LOK &amp; IQK */</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;One shot, path A LOK &amp; IQK!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe48</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0xf9000000</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe48</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0xf8000000</span><span class="p">);</span>
	<span class="cm">/* delay x ms */</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
		<span class="s">&quot;Delay %d ms for One shot, path A LOK &amp; IQK</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">IQK_DELAY_TIME</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="n">IQK_DELAY_TIME</span><span class="p">);</span>
	<span class="cm">/* Check failed */</span>
	<span class="n">regeac</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xeac</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xeac = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regeac</span><span class="p">);</span>
	<span class="n">rege94</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe94</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xe94 = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rege94</span><span class="p">);</span>
	<span class="n">rege9c</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe9c</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xe9c = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rege9c</span><span class="p">);</span>
	<span class="n">regea4</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xea4</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xea4 = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regea4</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">regeac</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">28</span><span class="p">))</span> <span class="o">&amp;&amp;</span> <span class="p">(((</span><span class="n">rege94</span> <span class="o">&amp;</span> <span class="mh">0x03FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x142</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(((</span><span class="n">rege9c</span> <span class="o">&amp;</span> <span class="mh">0x03FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x42</span><span class="p">))</span>
		<span class="n">result</span> <span class="o">|=</span> <span class="mh">0x01</span><span class="p">;</span>
	<span class="k">else</span>			<span class="cm">/* if Tx not OK, ignore Rx */</span>
		<span class="k">return</span> <span class="n">result</span><span class="p">;</span>
	<span class="cm">/* if Tx is OK, check whether Rx is OK */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">regeac</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">27</span><span class="p">))</span> <span class="o">&amp;&amp;</span> <span class="p">(((</span><span class="n">regea4</span> <span class="o">&amp;</span> <span class="mh">0x03FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x132</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(((</span><span class="n">regeac</span> <span class="o">&amp;</span> <span class="mh">0x03FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x36</span><span class="p">))</span>
		<span class="n">result</span> <span class="o">|=</span> <span class="mh">0x02</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;Path A Rx IQK fail!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* bit0 = 1 =&gt; Tx OK, bit1 = 1 =&gt; Rx OK */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="nf">_rtl92d_phy_patha_iqk_5g_normal</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
					  <span class="n">bool</span> <span class="n">configpathb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">regeac</span><span class="p">,</span> <span class="n">rege94</span><span class="p">,</span> <span class="n">rege9c</span><span class="p">,</span> <span class="n">regea4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">result</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">retrycount</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">TxOKBit</span> <span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">28</span><span class="p">),</span> <span class="n">RxOKBit</span> <span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">27</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* PHY1 */</span>
		<span class="n">TxOKBit</span> <span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">31</span><span class="p">);</span>
		<span class="n">RxOKBit</span> <span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">30</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;Path A IQK!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="cm">/* path-A IQK setting */</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;Path-A IQK setting!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe30</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x18008c1f</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe34</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x18008c1f</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe38</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x82140307</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe3c</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x68160960</span><span class="p">);</span>
	<span class="cm">/* path-B IQK setting */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">configpathb</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe50</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x18008c2f</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe54</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x18008c2f</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe58</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x82110000</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe5c</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x68110000</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* LO calibration setting */</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;LO calibration setting!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe4c</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x00462911</span><span class="p">);</span>
	<span class="cm">/* path-A PA on */</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFINTERFACESW</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x07000f60</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XA_RFINTERFACEOE</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x66e60e30</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">retrycount</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* One shot, path A LOK &amp; IQK */</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
			<span class="s">&quot;One shot, path A LOK &amp; IQK!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe48</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0xf9000000</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe48</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0xf8000000</span><span class="p">);</span>
		<span class="cm">/* delay x ms */</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
			<span class="s">&quot;Delay %d ms for One shot, path A LOK &amp; IQK.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">IQK_DELAY_TIME</span><span class="p">);</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="n">IQK_DELAY_TIME</span> <span class="o">*</span> <span class="mi">10</span><span class="p">);</span>
		<span class="cm">/* Check failed */</span>
		<span class="n">regeac</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xeac</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xeac = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regeac</span><span class="p">);</span>
		<span class="n">rege94</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe94</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xe94 = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rege94</span><span class="p">);</span>
		<span class="n">rege9c</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe9c</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xe9c = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rege9c</span><span class="p">);</span>
		<span class="n">regea4</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xea4</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xea4 = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regea4</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">regeac</span> <span class="o">&amp;</span> <span class="n">TxOKBit</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		     <span class="p">(((</span><span class="n">rege94</span> <span class="o">&amp;</span> <span class="mh">0x03FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x142</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">result</span> <span class="o">|=</span> <span class="mh">0x01</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> <span class="cm">/* if Tx not OK, ignore Rx */</span>
			<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
				<span class="s">&quot;Path A Tx IQK fail!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* if Tx is OK, check whether Rx is OK */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">regeac</span> <span class="o">&amp;</span> <span class="n">RxOKBit</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(((</span><span class="n">regea4</span> <span class="o">&amp;</span> <span class="mh">0x03FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x132</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">result</span> <span class="o">|=</span> <span class="mh">0x02</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
				<span class="s">&quot;Path A Rx IQK fail!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* path A PA off */</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFINTERFACESW</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span>
		      <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_bb_backup</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XA_RFINTERFACEOE</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span>
		      <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_bb_backup</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* bit0 = 1 =&gt; Tx OK, bit1 = 1 =&gt; Rx OK */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="nf">_rtl92d_phy_pathb_iqk</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">regeac</span><span class="p">,</span> <span class="n">regeb4</span><span class="p">,</span> <span class="n">regebc</span><span class="p">,</span> <span class="n">regec4</span><span class="p">,</span> <span class="n">regecc</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">result</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;Path B IQK!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="cm">/* One shot, path B LOK &amp; IQK */</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;One shot, path A LOK &amp; IQK!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe60</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe60</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="cm">/* delay x ms  */</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
		<span class="s">&quot;Delay %d ms for One shot, path B LOK &amp; IQK</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">IQK_DELAY_TIME</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="n">IQK_DELAY_TIME</span><span class="p">);</span>
	<span class="cm">/* Check failed */</span>
	<span class="n">regeac</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xeac</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xeac = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regeac</span><span class="p">);</span>
	<span class="n">regeb4</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xeb4</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xeb4 = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regeb4</span><span class="p">);</span>
	<span class="n">regebc</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xebc</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xebc = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regebc</span><span class="p">);</span>
	<span class="n">regec4</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xec4</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xec4 = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regec4</span><span class="p">);</span>
	<span class="n">regecc</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xecc</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xecc = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regecc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">regeac</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">31</span><span class="p">))</span> <span class="o">&amp;&amp;</span> <span class="p">(((</span><span class="n">regeb4</span> <span class="o">&amp;</span> <span class="mh">0x03FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x142</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(((</span><span class="n">regebc</span> <span class="o">&amp;</span> <span class="mh">0x03FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x42</span><span class="p">))</span>
		<span class="n">result</span> <span class="o">|=</span> <span class="mh">0x01</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">result</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">regeac</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">30</span><span class="p">))</span> <span class="o">&amp;&amp;</span> <span class="p">(((</span><span class="n">regec4</span> <span class="o">&amp;</span> <span class="mh">0x03FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x132</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(((</span><span class="n">regecc</span> <span class="o">&amp;</span> <span class="mh">0x03FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x36</span><span class="p">))</span>
		<span class="n">result</span> <span class="o">|=</span> <span class="mh">0x02</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;Path B Rx IQK fail!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* bit0 = 1 =&gt; Tx OK, bit1 = 1 =&gt; Rx OK */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="nf">_rtl92d_phy_pathb_iqk_5g_normal</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">regeac</span><span class="p">,</span> <span class="n">regeb4</span><span class="p">,</span> <span class="n">regebc</span><span class="p">,</span> <span class="n">regec4</span><span class="p">,</span> <span class="n">regecc</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">result</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">retrycount</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;Path B IQK!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="cm">/* path-A IQK setting */</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;Path-A IQK setting!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe30</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x18008c1f</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe34</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x18008c1f</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe38</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x82110000</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe3c</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x68110000</span><span class="p">);</span>

	<span class="cm">/* path-B IQK setting */</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe50</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x18008c2f</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe54</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x18008c2f</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe58</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x82140307</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe5c</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x68160960</span><span class="p">);</span>

	<span class="cm">/* LO calibration setting */</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;LO calibration setting!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe4c</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x00462911</span><span class="p">);</span>

	<span class="cm">/* path-B PA on */</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFINTERFACESW</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x0f600700</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XB_RFINTERFACEOE</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x061f0d30</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">retrycount</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* One shot, path B LOK &amp; IQK */</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
			<span class="s">&quot;One shot, path A LOK &amp; IQK!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe48</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0xfa000000</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe48</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0xf8000000</span><span class="p">);</span>

		<span class="cm">/* delay x ms */</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
			<span class="s">&quot;Delay %d ms for One shot, path B LOK &amp; IQK.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="n">IQK_DELAY_TIME</span> <span class="o">*</span> <span class="mi">10</span><span class="p">);</span>

		<span class="cm">/* Check failed */</span>
		<span class="n">regeac</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xeac</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xeac = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regeac</span><span class="p">);</span>
		<span class="n">regeb4</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xeb4</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xeb4 = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regeb4</span><span class="p">);</span>
		<span class="n">regebc</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xebc</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xebc = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regebc</span><span class="p">);</span>
		<span class="n">regec4</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xec4</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xec4 = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regec4</span><span class="p">);</span>
		<span class="n">regecc</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xecc</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;0xecc = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regecc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">regeac</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">31</span><span class="p">))</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(((</span><span class="n">regeb4</span> <span class="o">&amp;</span> <span class="mh">0x03FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x142</span><span class="p">))</span>
			<span class="n">result</span> <span class="o">|=</span> <span class="mh">0x01</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">regeac</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">30</span><span class="p">))</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(((</span><span class="n">regec4</span> <span class="o">&amp;</span> <span class="mh">0x03FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x132</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">result</span> <span class="o">|=</span> <span class="mh">0x02</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
				<span class="s">&quot;Path B Rx IQK fail!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* path B PA off */</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFINTERFACESW</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span>
		      <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_bb_backup</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XB_RFINTERFACEOE</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span>
		      <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_bb_backup</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_save_adda_registers</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
					    <span class="n">u32</span> <span class="o">*</span><span class="n">adda_reg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">adda_backup</span><span class="p">,</span>
					    <span class="n">u32</span> <span class="n">regnum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;Save ADDA parameters.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">regnum</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">adda_backup</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">adda_reg</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_save_mac_registers</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">macreg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">macbackup</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;Save MAC parameters.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">IQK_MAC_REG_NUM</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">macbackup</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">macreg</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="n">macbackup</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">rtl_read_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">macreg</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_reload_adda_registers</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
					      <span class="n">u32</span> <span class="o">*</span><span class="n">adda_reg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">adda_backup</span><span class="p">,</span>
					      <span class="n">u32</span> <span class="n">regnum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
		<span class="s">&quot;Reload ADDA power saving parameters !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">regnum</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">adda_reg</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="n">adda_backup</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_reload_mac_registers</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
					     <span class="n">u32</span> <span class="o">*</span><span class="n">macreg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">macbackup</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;Reload MAC parameters !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">IQK_MAC_REG_NUM</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">macreg</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">macbackup</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">macreg</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">macbackup</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_path_adda_on</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
		<span class="n">u32</span> <span class="o">*</span><span class="n">adda_reg</span><span class="p">,</span> <span class="n">bool</span> <span class="n">patha_on</span><span class="p">,</span> <span class="n">bool</span> <span class="n">is2t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">pathon</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;ADDA ON.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pathon</span> <span class="o">=</span> <span class="n">patha_on</span> <span class="o">?</span> <span class="mh">0x04db25a4</span> <span class="o">:</span> <span class="mh">0x0b1b25a4</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">patha_on</span><span class="p">)</span>
		<span class="n">pathon</span> <span class="o">=</span> <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">?</span>
		    <span class="mh">0x04db25a4</span> <span class="o">:</span> <span class="mh">0x0b1b25a4</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IQK_ADDA_REG_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">adda_reg</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="n">pathon</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_mac_setting_calibration</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
						<span class="n">u32</span> <span class="o">*</span><span class="n">macreg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">macbackup</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;MAC settings for Calibration.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">macreg</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="mh">0x3F</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">IQK_MAC_REG_NUM</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">macreg</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">macbackup</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span>
			       <span class="p">(</span><span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">))));</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">macreg</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="p">(</span><span class="n">macbackup</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="mi">5</span><span class="p">))));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_patha_standby</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;Path-A standby mode!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe28</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XA_LSSIPARAMETER</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x00010000</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe28</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x80800000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_pimode_switch</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">bool</span> <span class="n">pi_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">mode</span><span class="p">;</span>

	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
		<span class="s">&quot;BB Switch to %s mode!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pi_mode</span> <span class="o">?</span> <span class="s">&quot;PI&quot;</span> <span class="o">:</span> <span class="s">&quot;SI&quot;</span><span class="p">);</span>
	<span class="n">mode</span> <span class="o">=</span> <span class="n">pi_mode</span> <span class="o">?</span> <span class="mh">0x01000100</span> <span class="o">:</span> <span class="mh">0x01000000</span><span class="p">;</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0x820</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0x828</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_iq_calibrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">long</span> <span class="n">result</span><span class="p">[][</span><span class="mi">8</span><span class="p">],</span>
				     <span class="n">u8</span> <span class="n">t</span><span class="p">,</span> <span class="n">bool</span> <span class="n">is2t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">patha_ok</span><span class="p">,</span> <span class="n">pathb_ok</span><span class="p">;</span>
	<span class="k">static</span> <span class="n">u32</span> <span class="n">adda_reg</span><span class="p">[</span><span class="n">IQK_ADDA_REG_NUM</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">RFPGA0_XCD_SWITCHCONTROL</span><span class="p">,</span> <span class="mh">0xe6c</span><span class="p">,</span> <span class="mh">0xe70</span><span class="p">,</span> <span class="mh">0xe74</span><span class="p">,</span>
		<span class="mh">0xe78</span><span class="p">,</span> <span class="mh">0xe7c</span><span class="p">,</span> <span class="mh">0xe80</span><span class="p">,</span> <span class="mh">0xe84</span><span class="p">,</span>
		<span class="mh">0xe88</span><span class="p">,</span> <span class="mh">0xe8c</span><span class="p">,</span> <span class="mh">0xed0</span><span class="p">,</span> <span class="mh">0xed4</span><span class="p">,</span>
		<span class="mh">0xed8</span><span class="p">,</span> <span class="mh">0xedc</span><span class="p">,</span> <span class="mh">0xee0</span><span class="p">,</span> <span class="mh">0xeec</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="n">u32</span> <span class="n">iqk_mac_reg</span><span class="p">[</span><span class="n">IQK_MAC_REG_NUM</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mh">0x522</span><span class="p">,</span> <span class="mh">0x550</span><span class="p">,</span> <span class="mh">0x551</span><span class="p">,</span> <span class="mh">0x040</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="n">u32</span> <span class="n">iqk_bb_reg</span><span class="p">[</span><span class="n">IQK_BB_REG_NUM</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">RFPGA0_XAB_RFINTERFACESW</span><span class="p">,</span> <span class="n">RFPGA0_XA_RFINTERFACEOE</span><span class="p">,</span>
		<span class="n">RFPGA0_XB_RFINTERFACEOE</span><span class="p">,</span> <span class="n">ROFDM0_TRMUXPAR</span><span class="p">,</span>
		<span class="n">RFPGA0_XCD_RFINTERFACESW</span><span class="p">,</span> <span class="n">ROFDM0_TRXPATHENABLE</span><span class="p">,</span>
		<span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">RFPGA0_ANALOGPARAMETER4</span><span class="p">,</span>
		<span class="n">ROFDM0_XAAGCCORE1</span><span class="p">,</span> <span class="n">ROFDM0_XBAGCCORE1</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="n">retrycount</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bbvalue</span><span class="p">;</span>

	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;IQK for 2.4G :Start!!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bbvalue</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;==&gt;0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">bbvalue</span><span class="p">);</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span> <span class="s">&quot;IQ Calibration for %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">is2t</span> <span class="o">?</span> <span class="s">&quot;2T2R&quot;</span> <span class="o">:</span> <span class="s">&quot;1T1R&quot;</span><span class="p">);</span>

		<span class="cm">/*  Save ADDA parameters, turn Path A ADDA on */</span>
		<span class="n">_rtl92d_phy_save_adda_registers</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">adda_reg</span><span class="p">,</span>
			<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">adda_backup</span><span class="p">,</span> <span class="n">IQK_ADDA_REG_NUM</span><span class="p">);</span>
		<span class="n">_rtl92d_phy_save_mac_registers</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">iqk_mac_reg</span><span class="p">,</span>
			<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_mac_backup</span><span class="p">);</span>
		<span class="n">_rtl92d_phy_save_adda_registers</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">iqk_bb_reg</span><span class="p">,</span>
			<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_bb_backup</span><span class="p">,</span> <span class="n">IQK_BB_REG_NUM</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">_rtl92d_phy_path_adda_on</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">adda_reg</span><span class="p">,</span> <span class="nb">true</span><span class="p">,</span> <span class="n">is2t</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfpi_enable</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
				<span class="n">RFPGA0_XA_HSSIPARAMETER1</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">8</span><span class="p">));</span>

	<span class="cm">/*  Switch BB to PI mode to do IQ Calibration. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfpi_enable</span><span class="p">)</span>
		<span class="n">_rtl92d_phy_pimode_switch</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">24</span><span class="p">),</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_TRXPATHENABLE</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x03a05600</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_TRMUXPAR</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x000800e4</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XCD_RFINTERFACESW</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x22204000</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ANALOGPARAMETER4</span><span class="p">,</span> <span class="mh">0xf00000</span><span class="p">,</span> <span class="mh">0x0f</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is2t</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XA_LSSIPARAMETER</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span>
			      <span class="mh">0x00010000</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XB_LSSIPARAMETER</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span>
			      <span class="mh">0x00010000</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* MAC settings */</span>
	<span class="n">_rtl92d_phy_mac_setting_calibration</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">iqk_mac_reg</span><span class="p">,</span>
					    <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_mac_backup</span><span class="p">);</span>
	<span class="cm">/* Page B init */</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xb68</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x0f600000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is2t</span><span class="p">)</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xb6c</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x0f600000</span><span class="p">);</span>
	<span class="cm">/* IQ calibration setting */</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;IQK setting!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe28</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x80800000</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe40</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x01007c00</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe44</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x01004800</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">retrycount</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">patha_ok</span> <span class="o">=</span> <span class="n">_rtl92d_phy_patha_iqk</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">is2t</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">patha_ok</span> <span class="o">==</span> <span class="mh">0x03</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
				<span class="s">&quot;Path A IQK Success!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe94</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe9c</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xea4</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xeac</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="p">(</span><span class="n">retrycount</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">patha_ok</span> <span class="o">==</span> <span class="mh">0x01</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Tx IQK OK */</span>
			<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
				<span class="s">&quot;Path A IQK Only  Tx Success!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

			<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe94</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe9c</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
					<span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="mh">0x00</span> <span class="o">==</span> <span class="n">patha_ok</span><span class="p">)</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;Path A IQK failed!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is2t</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">_rtl92d_phy_patha_standby</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
		<span class="cm">/* Turn Path B ADDA on */</span>
		<span class="n">_rtl92d_phy_path_adda_on</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">adda_reg</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="n">is2t</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">retrycount</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pathb_ok</span> <span class="o">=</span> <span class="n">_rtl92d_phy_pathb_iqk</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">pathb_ok</span> <span class="o">==</span> <span class="mh">0x03</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
					<span class="s">&quot;Path B IQK Success!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xeb4</span><span class="p">,</span>
					       <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
				<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xebc</span><span class="p">,</span>
					       <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
				<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xec4</span><span class="p">,</span>
					       <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
				<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xecc</span><span class="p">,</span>
					       <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="p">(</span><span class="n">retrycount</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">pathb_ok</span> <span class="o">==</span> <span class="mh">0x01</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* Tx IQK OK */</span>
				<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
					<span class="s">&quot;Path B Only Tx IQK Success!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xeb4</span><span class="p">,</span>
					       <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
				<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xebc</span><span class="p">,</span>
					       <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="mh">0x00</span> <span class="o">==</span> <span class="n">pathb_ok</span><span class="p">)</span>
			<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
				<span class="s">&quot;Path B IQK failed!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Back to BB mode, load original value */</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
		<span class="s">&quot;IQK:Back to BB mode, load original value!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe28</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Switch back BB to SI mode after finish IQ Calibration. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfpi_enable</span><span class="p">)</span>
			<span class="n">_rtl92d_phy_pimode_switch</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="cm">/* Reload ADDA power saving parameters */</span>
		<span class="n">_rtl92d_phy_reload_adda_registers</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">adda_reg</span><span class="p">,</span>
				<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">adda_backup</span><span class="p">,</span> <span class="n">IQK_ADDA_REG_NUM</span><span class="p">);</span>
		<span class="cm">/* Reload MAC parameters */</span>
		<span class="n">_rtl92d_phy_reload_mac_registers</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">iqk_mac_reg</span><span class="p">,</span>
					<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_mac_backup</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">is2t</span><span class="p">)</span>
			<span class="n">_rtl92d_phy_reload_adda_registers</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">iqk_bb_reg</span><span class="p">,</span>
							  <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_bb_backup</span><span class="p">,</span>
							  <span class="n">IQK_BB_REG_NUM</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">_rtl92d_phy_reload_adda_registers</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">iqk_bb_reg</span><span class="p">,</span>
							  <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_bb_backup</span><span class="p">,</span>
							  <span class="n">IQK_BB_REG_NUM</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="cm">/* load 0xe30 IQC default value */</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe30</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x01008c00</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe34</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x01008c00</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;&lt;==</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_iq_calibrate_5g_normal</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
					       <span class="kt">long</span> <span class="n">result</span><span class="p">[][</span><span class="mi">8</span><span class="p">],</span> <span class="n">u8</span> <span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">patha_ok</span><span class="p">,</span> <span class="n">pathb_ok</span><span class="p">;</span>
	<span class="k">static</span> <span class="n">u32</span> <span class="n">adda_reg</span><span class="p">[</span><span class="n">IQK_ADDA_REG_NUM</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">RFPGA0_XCD_SWITCHCONTROL</span><span class="p">,</span> <span class="mh">0xe6c</span><span class="p">,</span> <span class="mh">0xe70</span><span class="p">,</span> <span class="mh">0xe74</span><span class="p">,</span>
		<span class="mh">0xe78</span><span class="p">,</span> <span class="mh">0xe7c</span><span class="p">,</span> <span class="mh">0xe80</span><span class="p">,</span> <span class="mh">0xe84</span><span class="p">,</span>
		<span class="mh">0xe88</span><span class="p">,</span> <span class="mh">0xe8c</span><span class="p">,</span> <span class="mh">0xed0</span><span class="p">,</span> <span class="mh">0xed4</span><span class="p">,</span>
		<span class="mh">0xed8</span><span class="p">,</span> <span class="mh">0xedc</span><span class="p">,</span> <span class="mh">0xee0</span><span class="p">,</span> <span class="mh">0xeec</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="n">u32</span> <span class="n">iqk_mac_reg</span><span class="p">[</span><span class="n">IQK_MAC_REG_NUM</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mh">0x522</span><span class="p">,</span> <span class="mh">0x550</span><span class="p">,</span> <span class="mh">0x551</span><span class="p">,</span> <span class="mh">0x040</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="n">u32</span> <span class="n">iqk_bb_reg</span><span class="p">[</span><span class="n">IQK_BB_REG_NUM</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">RFPGA0_XAB_RFINTERFACESW</span><span class="p">,</span> <span class="n">RFPGA0_XA_RFINTERFACEOE</span><span class="p">,</span>
		<span class="n">RFPGA0_XB_RFINTERFACEOE</span><span class="p">,</span> <span class="n">ROFDM0_TRMUXPAR</span><span class="p">,</span>
		<span class="n">RFPGA0_XCD_RFINTERFACESW</span><span class="p">,</span> <span class="n">ROFDM0_TRXPATHENABLE</span><span class="p">,</span>
		<span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">RFPGA0_ANALOGPARAMETER4</span><span class="p">,</span>
		<span class="n">ROFDM0_XAAGCCORE1</span><span class="p">,</span> <span class="n">ROFDM0_XBAGCCORE1</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">bbvalue</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">is2t</span> <span class="o">=</span> <span class="n">IS_92D_SINGLEPHY</span><span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">);</span>

	<span class="cm">/* Note: IQ calibration must be performed after loading</span>
<span class="cm">	 * PHY_REG.txt , and radio_a, radio_b.txt */</span>

	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;IQK for 5G NORMAL:Start!!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="n">IQK_DELAY_TIME</span> <span class="o">*</span> <span class="mi">20</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bbvalue</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;==&gt;0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">bbvalue</span><span class="p">);</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span> <span class="s">&quot;IQ Calibration for %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">is2t</span> <span class="o">?</span> <span class="s">&quot;2T2R&quot;</span> <span class="o">:</span> <span class="s">&quot;1T1R&quot;</span><span class="p">);</span>
		<span class="cm">/* Save ADDA parameters, turn Path A ADDA on */</span>
		<span class="n">_rtl92d_phy_save_adda_registers</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">adda_reg</span><span class="p">,</span>
						<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">adda_backup</span><span class="p">,</span>
						<span class="n">IQK_ADDA_REG_NUM</span><span class="p">);</span>
		<span class="n">_rtl92d_phy_save_mac_registers</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">iqk_mac_reg</span><span class="p">,</span>
					       <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_mac_backup</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">is2t</span><span class="p">)</span>
			<span class="n">_rtl92d_phy_save_adda_registers</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">iqk_bb_reg</span><span class="p">,</span>
							<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_bb_backup</span><span class="p">,</span>
							<span class="n">IQK_BB_REG_NUM</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">_rtl92d_phy_save_adda_registers</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">iqk_bb_reg</span><span class="p">,</span>
							<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_bb_backup</span><span class="p">,</span>
							<span class="n">IQK_BB_REG_NUM</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">_rtl92d_phy_path_adda_on</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">adda_reg</span><span class="p">,</span> <span class="nb">true</span><span class="p">,</span> <span class="n">is2t</span><span class="p">);</span>
	<span class="cm">/* MAC settings */</span>
	<span class="n">_rtl92d_phy_mac_setting_calibration</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">iqk_mac_reg</span><span class="p">,</span>
			<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_mac_backup</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfpi_enable</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
			<span class="n">RFPGA0_XA_HSSIPARAMETER1</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">8</span><span class="p">));</span>
	<span class="cm">/*  Switch BB to PI mode to do IQ Calibration. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfpi_enable</span><span class="p">)</span>
		<span class="n">_rtl92d_phy_pimode_switch</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">24</span><span class="p">),</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_TRXPATHENABLE</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x03a05600</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_TRMUXPAR</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x000800e4</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XCD_RFINTERFACESW</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x22208000</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ANALOGPARAMETER4</span><span class="p">,</span> <span class="mh">0xf00000</span><span class="p">,</span> <span class="mh">0x0f</span><span class="p">);</span>

	<span class="cm">/* Page B init */</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xb68</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x0f600000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is2t</span><span class="p">)</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xb6c</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x0f600000</span><span class="p">);</span>
	<span class="cm">/* IQ calibration setting  */</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;IQK setting!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe28</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x80800000</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe40</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x10007c00</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe44</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x01004800</span><span class="p">);</span>
	<span class="n">patha_ok</span> <span class="o">=</span> <span class="n">_rtl92d_phy_patha_iqk_5g_normal</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">is2t</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">patha_ok</span> <span class="o">==</span> <span class="mh">0x03</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;Path A IQK Success!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe94</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
				<span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe9c</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
				<span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xea4</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
				<span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xeac</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
				<span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">patha_ok</span> <span class="o">==</span> <span class="mh">0x01</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* Tx IQK OK */</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
			<span class="s">&quot;Path A IQK Only  Tx Success!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe94</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
				<span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe9c</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
				<span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;Path A IQK Fail!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is2t</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* _rtl92d_phy_patha_standby(hw); */</span>
		<span class="cm">/* Turn Path B ADDA on  */</span>
		<span class="n">_rtl92d_phy_path_adda_on</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">adda_reg</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="n">is2t</span><span class="p">);</span>
		<span class="n">pathb_ok</span> <span class="o">=</span> <span class="n">_rtl92d_phy_pathb_iqk_5g_normal</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pathb_ok</span> <span class="o">==</span> <span class="mh">0x03</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
				<span class="s">&quot;Path B IQK Success!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xeb4</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
			     <span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xebc</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
			     <span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xec4</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
			     <span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xecc</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
			     <span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pathb_ok</span> <span class="o">==</span> <span class="mh">0x01</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* Tx IQK OK */</span>
			<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
				<span class="s">&quot;Path B Only Tx IQK Success!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xeb4</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
			     <span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">result</span><span class="p">[</span><span class="n">t</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xebc</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&amp;</span>
			     <span class="mh">0x3FF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
				<span class="s">&quot;Path B IQK failed!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Back to BB mode, load original value */</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
		<span class="s">&quot;IQK:Back to BB mode, load original value!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xe28</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">is2t</span><span class="p">)</span>
			<span class="n">_rtl92d_phy_reload_adda_registers</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">iqk_bb_reg</span><span class="p">,</span>
							  <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_bb_backup</span><span class="p">,</span>
							  <span class="n">IQK_BB_REG_NUM</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">_rtl92d_phy_reload_adda_registers</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">iqk_bb_reg</span><span class="p">,</span>
							  <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_bb_backup</span><span class="p">,</span>
							  <span class="n">IQK_BB_REG_NUM</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="cm">/* Reload MAC parameters */</span>
		<span class="n">_rtl92d_phy_reload_mac_registers</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">iqk_mac_reg</span><span class="p">,</span>
				<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_mac_backup</span><span class="p">);</span>
		<span class="cm">/*  Switch back BB to SI mode after finish IQ Calibration. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfpi_enable</span><span class="p">)</span>
			<span class="n">_rtl92d_phy_pimode_switch</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="cm">/* Reload ADDA power saving parameters */</span>
		<span class="n">_rtl92d_phy_reload_adda_registers</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">adda_reg</span><span class="p">,</span>
						  <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">adda_backup</span><span class="p">,</span>
						  <span class="n">IQK_ADDA_REG_NUM</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;&lt;==</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">_rtl92d_phy_simularity_compare</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
	<span class="kt">long</span> <span class="n">result</span><span class="p">[][</span><span class="mi">8</span><span class="p">],</span> <span class="n">u8</span> <span class="n">c1</span><span class="p">,</span> <span class="n">u8</span> <span class="n">c2</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">diff</span><span class="p">,</span> <span class="n">sim_bitmap</span><span class="p">,</span> <span class="n">bound</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">final_candidate</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mh">0xFF</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">};</span>	<span class="cm">/* for path A and path B */</span>
	<span class="n">bool</span> <span class="n">bresult</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">is2t</span> <span class="o">=</span> <span class="n">IS_92D_SINGLEPHY</span><span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is2t</span><span class="p">)</span>
		<span class="n">bound</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">bound</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">sim_bitmap</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">bound</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">diff</span> <span class="o">=</span> <span class="p">(</span><span class="n">result</span><span class="p">[</span><span class="n">c1</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">&gt;</span> <span class="n">result</span><span class="p">[</span><span class="n">c2</span><span class="p">][</span><span class="n">i</span><span class="p">])</span> <span class="o">?</span> <span class="p">(</span><span class="n">result</span><span class="p">[</span><span class="n">c1</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">-</span>
		       <span class="n">result</span><span class="p">[</span><span class="n">c2</span><span class="p">][</span><span class="n">i</span><span class="p">])</span> <span class="o">:</span> <span class="p">(</span><span class="n">result</span><span class="p">[</span><span class="n">c2</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">-</span> <span class="n">result</span><span class="p">[</span><span class="n">c1</span><span class="p">][</span><span class="n">i</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">diff</span> <span class="o">&gt;</span> <span class="n">MAX_TOLERANCE_92D</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">i</span> <span class="o">==</span> <span class="mi">2</span> <span class="o">||</span> <span class="n">i</span> <span class="o">==</span> <span class="mi">6</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">sim_bitmap</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">result</span><span class="p">[</span><span class="n">c1</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">result</span><span class="p">[</span><span class="n">c1</span><span class="p">][</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
					<span class="n">final_candidate</span><span class="p">[(</span><span class="n">i</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)]</span> <span class="o">=</span> <span class="n">c2</span><span class="p">;</span>
				<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">result</span><span class="p">[</span><span class="n">c2</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">+</span> <span class="n">result</span><span class="p">[</span><span class="n">c2</span><span class="p">][</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
					<span class="n">final_candidate</span><span class="p">[(</span><span class="n">i</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)]</span> <span class="o">=</span> <span class="n">c1</span><span class="p">;</span>
				<span class="k">else</span>
					<span class="n">sim_bitmap</span> <span class="o">=</span> <span class="n">sim_bitmap</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">sim_bitmap</span> <span class="o">=</span> <span class="n">sim_bitmap</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sim_bitmap</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">bound</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">final_candidate</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0xFF</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">-</span> <span class="mi">2</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
					<span class="n">result</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="n">j</span><span class="p">]</span> <span class="o">=</span>
						 <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">[</span><span class="n">i</span><span class="p">]][</span><span class="n">j</span><span class="p">];</span>
				<span class="n">bresult</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">return</span> <span class="n">bresult</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">sim_bitmap</span> <span class="o">&amp;</span> <span class="mh">0x0F</span><span class="p">))</span> <span class="p">{</span> <span class="cm">/* path A OK */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">result</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">c1</span><span class="p">][</span><span class="n">i</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">sim_bitmap</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">))</span> <span class="p">{</span> <span class="cm">/* path A, Tx OK */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">result</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">c1</span><span class="p">][</span><span class="n">i</span><span class="p">];</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">sim_bitmap</span> <span class="o">&amp;</span> <span class="mh">0xF0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">is2t</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* path B OK */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">result</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">c1</span><span class="p">][</span><span class="n">i</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">sim_bitmap</span> <span class="o">&amp;</span> <span class="mh">0x30</span><span class="p">))</span> <span class="p">{</span> <span class="cm">/* path B, Tx OK */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">6</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">result</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">c1</span><span class="p">][</span><span class="n">i</span><span class="p">];</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_patha_fill_iqk_matrix</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
					      <span class="n">bool</span> <span class="n">iqk_ok</span><span class="p">,</span> <span class="kt">long</span> <span class="n">result</span><span class="p">[][</span><span class="mi">8</span><span class="p">],</span>
					      <span class="n">u8</span> <span class="n">final_candidate</span><span class="p">,</span> <span class="n">bool</span> <span class="n">txonly</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">oldval_0</span><span class="p">,</span> <span class="n">val_x</span><span class="p">,</span> <span class="n">tx0_a</span><span class="p">,</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">val_y</span><span class="p">,</span> <span class="n">tx0_c</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">is2t</span> <span class="o">=</span> <span class="n">IS_92D_SINGLEPHY</span><span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">DUALMAC_DUALPHY</span><span class="p">;</span>

	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
		<span class="s">&quot;Path A IQ Calibration %s !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">iqk_ok</span> <span class="o">?</span> <span class="s">&quot;Success&quot;</span> <span class="o">:</span> <span class="s">&quot;Failed&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">final_candidate</span> <span class="o">==</span> <span class="mh">0xFF</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">iqk_ok</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">oldval_0</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XATxIQIMBALANCE</span><span class="p">,</span>
			<span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">22</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3FF</span><span class="p">;</span>	<span class="cm">/* OFDM0_D */</span>
		<span class="n">val_x</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">0</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">val_x</span> <span class="o">&amp;</span> <span class="mh">0x00000200</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">val_x</span> <span class="o">=</span> <span class="n">val_x</span> <span class="o">|</span> <span class="mh">0xFFFFFC00</span><span class="p">;</span>
		<span class="n">tx0_a</span> <span class="o">=</span> <span class="p">(</span><span class="n">val_x</span> <span class="o">*</span> <span class="n">oldval_0</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
			<span class="s">&quot;X = 0x%x, tx0_a = 0x%x, oldval_0 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">val_x</span><span class="p">,</span> <span class="n">tx0_a</span><span class="p">,</span> <span class="n">oldval_0</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XATxIQIMBALANCE</span><span class="p">,</span> <span class="mh">0x3FF</span><span class="p">,</span> <span class="n">tx0_a</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_ECCATHRESHOLD</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">24</span><span class="p">),</span>
			      <span class="p">((</span><span class="n">val_x</span> <span class="o">*</span> <span class="n">oldval_0</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">));</span>
		<span class="n">val_y</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">1</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">val_y</span> <span class="o">&amp;</span> <span class="mh">0x00000200</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">val_y</span> <span class="o">=</span> <span class="n">val_y</span> <span class="o">|</span> <span class="mh">0xFFFFFC00</span><span class="p">;</span>
		<span class="cm">/* path B IQK result + 3 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span>
			<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_5G</span><span class="p">)</span>
			<span class="n">val_y</span> <span class="o">+=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">tx0_c</span> <span class="o">=</span> <span class="p">(</span><span class="n">val_y</span> <span class="o">*</span> <span class="n">oldval_0</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
			<span class="s">&quot;Y = 0x%lx, tx0_c = 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">val_y</span><span class="p">,</span> <span class="n">tx0_c</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XCTxAFE</span><span class="p">,</span> <span class="mh">0xF0000000</span><span class="p">,</span>
			      <span class="p">((</span><span class="n">tx0_c</span> <span class="o">&amp;</span> <span class="mh">0x3C0</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">));</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XATxIQIMBALANCE</span><span class="p">,</span> <span class="mh">0x003F0000</span><span class="p">,</span>
			      <span class="p">(</span><span class="n">tx0_c</span> <span class="o">&amp;</span> <span class="mh">0x3F</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">is2t</span><span class="p">)</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_ECCATHRESHOLD</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">26</span><span class="p">),</span>
				      <span class="p">((</span><span class="n">val_y</span> <span class="o">*</span> <span class="n">oldval_0</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">));</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span> <span class="s">&quot;0xC80 = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XATxIQIMBALANCE</span><span class="p">,</span>
				      <span class="n">BMASKDWORD</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">txonly</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;only Tx OK</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">2</span><span class="p">];</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XARXIQIMBALANCE</span><span class="p">,</span> <span class="mh">0x3FF</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x3F</span><span class="p">;</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XARXIQIMBALANCE</span><span class="p">,</span> <span class="mh">0xFC00</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">;</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xca0</span><span class="p">,</span> <span class="mh">0xF0000000</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_pathb_fill_iqk_matrix</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
	<span class="n">bool</span> <span class="n">iqk_ok</span><span class="p">,</span> <span class="kt">long</span> <span class="n">result</span><span class="p">[][</span><span class="mi">8</span><span class="p">],</span> <span class="n">u8</span> <span class="n">final_candidate</span><span class="p">,</span> <span class="n">bool</span> <span class="n">txonly</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">oldval_1</span><span class="p">,</span> <span class="n">val_x</span><span class="p">,</span> <span class="n">tx1_a</span><span class="p">,</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">val_y</span><span class="p">,</span> <span class="n">tx1_c</span><span class="p">;</span>

	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span> <span class="s">&quot;Path B IQ Calibration %s !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">iqk_ok</span> <span class="o">?</span> <span class="s">&quot;Success&quot;</span> <span class="o">:</span> <span class="s">&quot;Failed&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">final_candidate</span> <span class="o">==</span> <span class="mh">0xFF</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">iqk_ok</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">oldval_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XBTxIQIMBALANCE</span><span class="p">,</span>
					  <span class="n">BMASKDWORD</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">22</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3FF</span><span class="p">;</span>
		<span class="n">val_x</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">4</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">val_x</span> <span class="o">&amp;</span> <span class="mh">0x00000200</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">val_x</span> <span class="o">=</span> <span class="n">val_x</span> <span class="o">|</span> <span class="mh">0xFFFFFC00</span><span class="p">;</span>
		<span class="n">tx1_a</span> <span class="o">=</span> <span class="p">(</span><span class="n">val_x</span> <span class="o">*</span> <span class="n">oldval_1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span> <span class="s">&quot;X = 0x%x, tx1_a = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">val_x</span><span class="p">,</span> <span class="n">tx1_a</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XBTxIQIMBALANCE</span><span class="p">,</span> <span class="mh">0x3FF</span><span class="p">,</span> <span class="n">tx1_a</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_ECCATHRESHOLD</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">28</span><span class="p">),</span>
			      <span class="p">((</span><span class="n">val_x</span> <span class="o">*</span> <span class="n">oldval_1</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">));</span>
		<span class="n">val_y</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">5</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">val_y</span> <span class="o">&amp;</span> <span class="mh">0x00000200</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">val_y</span> <span class="o">=</span> <span class="n">val_y</span> <span class="o">|</span> <span class="mh">0xFFFFFC00</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_5G</span><span class="p">)</span>
			<span class="n">val_y</span> <span class="o">+=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">tx1_c</span> <span class="o">=</span> <span class="p">(</span><span class="n">val_y</span> <span class="o">*</span> <span class="n">oldval_1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span> <span class="s">&quot;Y = 0x%lx, tx1_c = 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">val_y</span><span class="p">,</span> <span class="n">tx1_c</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XDTxAFE</span><span class="p">,</span> <span class="mh">0xF0000000</span><span class="p">,</span>
			      <span class="p">((</span><span class="n">tx1_c</span> <span class="o">&amp;</span> <span class="mh">0x3C0</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">));</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XBTxIQIMBALANCE</span><span class="p">,</span> <span class="mh">0x003F0000</span><span class="p">,</span>
			      <span class="p">(</span><span class="n">tx1_c</span> <span class="o">&amp;</span> <span class="mh">0x3F</span><span class="p">));</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_ECCATHRESHOLD</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">30</span><span class="p">),</span>
			      <span class="p">((</span><span class="n">val_y</span> <span class="o">*</span> <span class="n">oldval_1</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">txonly</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">6</span><span class="p">];</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XBRXIQIMBALANCE</span><span class="p">,</span> <span class="mh">0x3FF</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">7</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x3F</span><span class="p">;</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XBRXIQIMBALANCE</span><span class="p">,</span> <span class="mh">0xFC00</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">7</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">;</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_AGCRSSITABLE</span><span class="p">,</span> <span class="mh">0x0000F000</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92d_phy_iq_calibrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">);</span>
	<span class="kt">long</span> <span class="n">result</span><span class="p">[</span><span class="mi">4</span><span class="p">][</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">,</span> <span class="n">final_candidate</span><span class="p">,</span> <span class="n">indexforchannel</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">patha_ok</span><span class="p">,</span> <span class="n">pathb_ok</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">rege94</span><span class="p">,</span> <span class="n">rege9c</span><span class="p">,</span> <span class="n">regea4</span><span class="p">,</span> <span class="n">regeac</span><span class="p">,</span> <span class="n">regeb4</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">regebc</span><span class="p">,</span> <span class="n">regec4</span><span class="p">,</span> <span class="n">regecc</span><span class="p">,</span> <span class="n">regtmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">is12simular</span><span class="p">,</span> <span class="n">is13simular</span><span class="p">,</span> <span class="n">is23simular</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flag</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
		<span class="s">&quot;IQK:Start!!!channel %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_channel</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">result</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">result</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">result</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">result</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">final_candidate</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">patha_ok</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">pathb_ok</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">is12simular</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">is23simular</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">is13simular</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
		<span class="s">&quot;IQK !!!currentband %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span><span class="p">);</span>
	<span class="n">rtl92d_acquire_cckandrw_pagea_ctl</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">flag</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_5G</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">_rtl92d_phy_iq_calibrate_5g_normal</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">result</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_2_4G</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">IS_92D_SINGLEPHY</span><span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">))</span>
				<span class="n">_rtl92d_phy_iq_calibrate</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">result</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">_rtl92d_phy_iq_calibrate</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">result</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">is12simular</span> <span class="o">=</span> <span class="n">_rtl92d_phy_simularity_compare</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">result</span><span class="p">,</span>
								     <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">is12simular</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">final_candidate</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">is13simular</span> <span class="o">=</span> <span class="n">_rtl92d_phy_simularity_compare</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">result</span><span class="p">,</span>
								     <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">is13simular</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">final_candidate</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">is23simular</span> <span class="o">=</span> <span class="n">_rtl92d_phy_simularity_compare</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">result</span><span class="p">,</span>
								     <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">is23simular</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">final_candidate</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
					<span class="n">regtmp</span> <span class="o">+=</span> <span class="n">result</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="n">i</span><span class="p">];</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">regtmp</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
					<span class="n">final_candidate</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
				<span class="k">else</span>
					<span class="n">final_candidate</span> <span class="o">=</span> <span class="mh">0xFF</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">rtl92d_release_cckandrw_pagea_ctl</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">flag</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rege94</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">rege9c</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="p">];</span>
		<span class="n">regea4</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">2</span><span class="p">];</span>
		<span class="n">regeac</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">3</span><span class="p">];</span>
		<span class="n">regeb4</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">4</span><span class="p">];</span>
		<span class="n">regebc</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="p">];</span>
		<span class="n">regec4</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">6</span><span class="p">];</span>
		<span class="n">regecc</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">7</span><span class="p">];</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
			<span class="s">&quot;IQK: rege94=%lx rege9c=%lx regea4=%lx regeac=%lx regeb4=%lx regebc=%lx regec4=%lx regecc=%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">rege94</span><span class="p">,</span> <span class="n">rege9c</span><span class="p">,</span> <span class="n">regea4</span><span class="p">,</span> <span class="n">regeac</span><span class="p">,</span> <span class="n">regeb4</span><span class="p">,</span> <span class="n">regebc</span><span class="p">,</span> <span class="n">regec4</span><span class="p">,</span>
			<span class="n">regecc</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">final_candidate</span> <span class="o">!=</span> <span class="mh">0xff</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">reg_e94</span> <span class="o">=</span> <span class="n">rege94</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">reg_e9c</span> <span class="o">=</span> <span class="n">rege9c</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">1</span><span class="p">];</span>
		<span class="n">regea4</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">2</span><span class="p">];</span>
		<span class="n">regeac</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">3</span><span class="p">];</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">reg_eb4</span> <span class="o">=</span> <span class="n">regeb4</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">4</span><span class="p">];</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">reg_ebc</span> <span class="o">=</span> <span class="n">regebc</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">5</span><span class="p">];</span>
		<span class="n">regec4</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">6</span><span class="p">];</span>
		<span class="n">regecc</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="mi">7</span><span class="p">];</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
			<span class="s">&quot;IQK: final_candidate is %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">final_candidate</span><span class="p">);</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
			<span class="s">&quot;IQK: rege94=%lx rege9c=%lx regea4=%lx regeac=%lx regeb4=%lx regebc=%lx regec4=%lx regecc=%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">rege94</span><span class="p">,</span> <span class="n">rege9c</span><span class="p">,</span> <span class="n">regea4</span><span class="p">,</span> <span class="n">regeac</span><span class="p">,</span> <span class="n">regeb4</span><span class="p">,</span> <span class="n">regebc</span><span class="p">,</span> <span class="n">regec4</span><span class="p">,</span>
			<span class="n">regecc</span><span class="p">);</span>
		<span class="n">patha_ok</span> <span class="o">=</span> <span class="n">pathb_ok</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">reg_e94</span> <span class="o">=</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">reg_eb4</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">;</span> <span class="cm">/* X default value */</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">reg_e9c</span> <span class="o">=</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">reg_ebc</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>   <span class="cm">/* Y default value */</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rege94</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="cm">/*&amp;&amp;(regea4 != 0) */</span><span class="p">)</span>
		<span class="n">_rtl92d_phy_patha_fill_iqk_matrix</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">patha_ok</span><span class="p">,</span> <span class="n">result</span><span class="p">,</span>
				<span class="n">final_candidate</span><span class="p">,</span> <span class="p">(</span><span class="n">regea4</span> <span class="o">==</span> <span class="mi">0</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_92D_SINGLEPHY</span><span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">regeb4</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="cm">/*&amp;&amp;(regec4 != 0) */</span><span class="p">)</span>
			<span class="n">_rtl92d_phy_pathb_fill_iqk_matrix</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pathb_ok</span><span class="p">,</span> <span class="n">result</span><span class="p">,</span>
						<span class="n">final_candidate</span><span class="p">,</span> <span class="p">(</span><span class="n">regec4</span> <span class="o">==</span> <span class="mi">0</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">final_candidate</span> <span class="o">!=</span> <span class="mh">0xFF</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">indexforchannel</span> <span class="o">=</span> <span class="n">rtl92d_get_rightchnlplace_for_iqk</span><span class="p">(</span>
				  <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_channel</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IQK_MATRIX_REG_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span><span class="n">indexforchannel</span><span class="p">].</span>
				<span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">result</span><span class="p">[</span><span class="n">final_candidate</span><span class="p">][</span><span class="n">i</span><span class="p">];</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span><span class="n">indexforchannel</span><span class="p">].</span><span class="n">iqk_done</span> <span class="o">=</span>
			<span class="nb">true</span><span class="p">;</span>

		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SCAN</span> <span class="o">|</span> <span class="n">COMP_MLME</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;IQK OK indexforchannel %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">indexforchannel</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92d_phy_reload_iqk_setting</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">indexforchannel</span><span class="p">;</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;channel %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>
	<span class="cm">/*------Do IQK for normal chip and test chip 5G band------- */</span>
	<span class="n">indexforchannel</span> <span class="o">=</span> <span class="n">rtl92d_get_rightchnlplace_for_iqk</span><span class="p">(</span><span class="n">channel</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;indexforchannel %d done %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">indexforchannel</span><span class="p">,</span>
		 <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span><span class="n">indexforchannel</span><span class="p">].</span><span class="n">iqk_done</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span><span class="n">indexforchannel</span><span class="p">].</span><span class="n">iqk_done</span> <span class="o">&amp;&amp;</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">need_iqk</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Re Do IQK. */</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SCAN</span> <span class="o">|</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;Do IQK Matrix reg for channel:%d....</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>
		<span class="n">rtl92d_phy_iq_calibrate</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Just load the value. */</span>
		<span class="cm">/* 2G band just load once. */</span>
		<span class="k">if</span> <span class="p">(((</span><span class="o">!</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">load_imrandiqk_setting_for2g</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="n">indexforchannel</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">||</span> <span class="n">indexforchannel</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SCAN</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
				 <span class="s">&quot;Just Read IQK Matrix reg for channel:%d....</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">channel</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span><span class="n">indexforchannel</span><span class="p">].</span>
			     <span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span>
				<span class="cm">/*&amp;&amp;(regea4 != 0) */</span><span class="p">)</span>
				<span class="n">_rtl92d_phy_patha_fill_iqk_matrix</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">true</span><span class="p">,</span>
					<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span>
					<span class="n">indexforchannel</span><span class="p">].</span><span class="n">value</span><span class="p">,</span>	<span class="mi">0</span><span class="p">,</span>
					<span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span>
					<span class="n">indexforchannel</span><span class="p">].</span><span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">==</span> <span class="mi">0</span><span class="p">));</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">IS_92D_SINGLEPHY</span><span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">))</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">((</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span>
					<span class="n">indexforchannel</span><span class="p">].</span><span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">4</span><span class="p">]</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
					<span class="cm">/*&amp;&amp;(regec4 != 0) */</span><span class="p">)</span>
					<span class="n">_rtl92d_phy_pathb_fill_iqk_matrix</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
						<span class="nb">true</span><span class="p">,</span>
						<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span>
						<span class="n">indexforchannel</span><span class="p">].</span><span class="n">value</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
						<span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span>
						<span class="n">indexforchannel</span><span class="p">].</span><span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">6</span><span class="p">]</span>
						<span class="o">==</span> <span class="mi">0</span><span class="p">));</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">need_iqk</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;&lt;====</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">_rtl92d_phy_get_abs</span><span class="p">(</span><span class="n">u32</span> <span class="n">val1</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val2</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val1</span> <span class="o">&gt;=</span> <span class="n">val2</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">val1</span> <span class="o">-</span> <span class="n">val2</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">val2</span> <span class="o">-</span> <span class="n">val1</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">_rtl92d_is_legal_5g_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>

	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">channel_5g</span><span class="p">[</span><span class="mi">45</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mi">36</span><span class="p">,</span> <span class="mi">38</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">42</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">52</span><span class="p">,</span> <span class="mi">54</span><span class="p">,</span> <span class="mi">56</span><span class="p">,</span> <span class="mi">58</span><span class="p">,</span>
		<span class="mi">60</span><span class="p">,</span> <span class="mi">62</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">102</span><span class="p">,</span> <span class="mi">104</span><span class="p">,</span> <span class="mi">106</span><span class="p">,</span> <span class="mi">108</span><span class="p">,</span> <span class="mi">110</span><span class="p">,</span> <span class="mi">112</span><span class="p">,</span>
		<span class="mi">114</span><span class="p">,</span> <span class="mi">116</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">120</span><span class="p">,</span> <span class="mi">122</span><span class="p">,</span> <span class="mi">124</span><span class="p">,</span> <span class="mi">126</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">130</span><span class="p">,</span> <span class="mi">132</span><span class="p">,</span>
		<span class="mi">134</span><span class="p">,</span> <span class="mi">136</span><span class="p">,</span> <span class="mi">138</span><span class="p">,</span> <span class="mi">140</span><span class="p">,</span> <span class="mi">149</span><span class="p">,</span> <span class="mi">151</span><span class="p">,</span> <span class="mi">153</span><span class="p">,</span> <span class="mi">155</span><span class="p">,</span> <span class="mi">157</span><span class="p">,</span> <span class="mi">159</span><span class="p">,</span>
		<span class="mi">161</span><span class="p">,</span> <span class="mi">163</span><span class="p">,</span> <span class="mi">165</span>
	<span class="p">};</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">channel_5g</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">==</span> <span class="n">channel_5g</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
			<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_calc_curvindex</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
				       <span class="n">u32</span> <span class="o">*</span><span class="n">targetchnl</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span> <span class="n">curvecount_val</span><span class="p">,</span>
				       <span class="n">bool</span> <span class="n">is5g</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">curveindex</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">smallest_abs_val</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">u4tmp</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">chnl_num</span> <span class="o">=</span> <span class="n">is5g</span> <span class="o">?</span> <span class="n">TARGET_CHNL_NUM_5G</span> <span class="o">:</span> <span class="n">TARGET_CHNL_NUM_2G</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">chnl_num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">is5g</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">_rtl92d_is_legal_5g_channel</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">curveindex</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">CV_CURVE_CNT</span> <span class="o">*</span> <span class="mi">2</span><span class="p">);</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u4tmp</span> <span class="o">=</span> <span class="n">_rtl92d_phy_get_abs</span><span class="p">(</span><span class="n">targetchnl</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
				<span class="n">curvecount_val</span><span class="p">[</span><span class="n">j</span><span class="p">]);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">u4tmp</span> <span class="o">&lt;</span> <span class="n">smallest_abs_val</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">curveindex</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">j</span><span class="p">;</span>
				<span class="n">smallest_abs_val</span> <span class="o">=</span> <span class="n">u4tmp</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">smallest_abs_val</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span> <span class="s">&quot;curveindex[%d] = %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">i</span><span class="p">,</span> <span class="n">curveindex</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_reload_lck_setting</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
		<span class="n">u8</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">erfpath</span> <span class="o">=</span> <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">current_bandtype</span> <span class="o">==</span>
		<span class="n">BAND_ON_5G</span> <span class="o">?</span> <span class="n">RF90_PATH_A</span> <span class="o">:</span>
		<span class="n">IS_92D_SINGLEPHY</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">version</span><span class="p">)</span> <span class="o">?</span>
		<span class="n">RF90_PATH_B</span> <span class="o">:</span> <span class="n">RF90_PATH_A</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">u4tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">u4regvalue</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">bneed_powerdown_radio</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;path %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">erfpath</span><span class="p">);</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span> <span class="s">&quot;band type = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">current_bandtype</span><span class="p">);</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;channel = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_5G</span><span class="p">)</span> <span class="p">{</span><span class="cm">/* Path-A for 5G */</span>
		<span class="n">u4tmp</span> <span class="o">=</span> <span class="n">curveindex_5g</span><span class="p">[</span><span class="n">channel</span><span class="o">-</span><span class="mi">1</span><span class="p">];</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
			<span class="s">&quot;ver 1 set RF-A, 5G,	0x28 = 0x%ulx !!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">u4tmp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">DUALMAC_DUALPHY</span> <span class="o">&amp;&amp;</span>
			<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">bneed_powerdown_radio</span> <span class="o">=</span>
				<span class="n">rtl92d_phy_enable_anotherphy</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
			<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">during_mac1init_radioa</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="cm">/* asume no this case */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">bneed_powerdown_radio</span><span class="p">)</span>
				<span class="n">_rtl92d_phy_enable_rf_env</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">erfpath</span><span class="p">,</span>
							  <span class="o">&amp;</span><span class="n">u4regvalue</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">erfpath</span><span class="p">,</span> <span class="n">RF_SYN_G4</span><span class="p">,</span> <span class="mh">0x3f800</span><span class="p">,</span> <span class="n">u4tmp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bneed_powerdown_radio</span><span class="p">)</span>
			<span class="n">_rtl92d_phy_restore_rf_env</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">erfpath</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">u4regvalue</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">during_mac1init_radioa</span><span class="p">)</span>
			<span class="n">rtl92d_phy_powerdown_anotherphy</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_2_4G</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u4tmp</span> <span class="o">=</span> <span class="n">curveindex_2g</span><span class="p">[</span><span class="n">channel</span><span class="o">-</span><span class="mi">1</span><span class="p">];</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
			<span class="s">&quot;ver 3 set RF-B, 2G, 0x28 = 0x%ulx !!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">u4tmp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">DUALMAC_DUALPHY</span> <span class="o">&amp;&amp;</span>
			<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">bneed_powerdown_radio</span> <span class="o">=</span>
				<span class="n">rtl92d_phy_enable_anotherphy</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
			<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">during_mac0init_radiob</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">bneed_powerdown_radio</span><span class="p">)</span>
				<span class="n">_rtl92d_phy_enable_rf_env</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">erfpath</span><span class="p">,</span>
							  <span class="o">&amp;</span><span class="n">u4regvalue</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">erfpath</span><span class="p">,</span> <span class="n">RF_SYN_G4</span><span class="p">,</span> <span class="mh">0x3f800</span><span class="p">,</span> <span class="n">u4tmp</span><span class="p">);</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
			<span class="s">&quot;ver 3 set RF-B, 2G, 0x28 = 0x%ulx !!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">rtl_get_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>  <span class="n">erfpath</span><span class="p">,</span> <span class="n">RF_SYN_G4</span><span class="p">,</span> <span class="mh">0x3f800</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bneed_powerdown_radio</span><span class="p">)</span>
			<span class="n">_rtl92d_phy_restore_rf_env</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">erfpath</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">u4regvalue</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">during_mac0init_radiob</span><span class="p">)</span>
			<span class="n">rtl92d_phy_powerdown_anotherphy</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;&lt;====</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_lc_calibrate_sw</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">bool</span> <span class="n">is2t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_pci</span> <span class="o">*</span><span class="n">rtlpci</span> <span class="o">=</span> <span class="n">rtl_pcidev</span><span class="p">(</span><span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u8</span> <span class="n">tmpreg</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="n">rf_mode</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">path</span> <span class="o">=</span> <span class="n">is2t</span> <span class="o">?</span> <span class="mi">2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">u4tmp</span><span class="p">,</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">curvecount_val</span><span class="p">[</span><span class="n">CV_CURVE_CNT</span> <span class="o">*</span> <span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">0</span><span class="p">};</span>
	<span class="n">u16</span> <span class="n">timeout</span> <span class="o">=</span> <span class="mi">800</span><span class="p">,</span> <span class="n">timecount</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Check continuous TX and Packet TX */</span>
	<span class="n">tmpreg</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0xd03</span><span class="p">);</span>
	<span class="cm">/* if Deal with contisuous TX case, disable all continuous TX */</span>
	<span class="cm">/* if Deal with Packet TX case, block all queues */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">tmpreg</span> <span class="o">&amp;</span> <span class="mh">0x70</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0xd03</span><span class="p">,</span> <span class="n">tmpreg</span> <span class="o">&amp;</span> <span class="mh">0x8F</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TXPAUSE</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ANALOGPARAMETER4</span><span class="p">,</span> <span class="mh">0xF00000</span><span class="p">,</span> <span class="mh">0x0F</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">index</span> <span class="o">&lt;</span> <span class="n">path</span><span class="p">;</span> <span class="n">index</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* 1. Read original RF mode */</span>
		<span class="n">offset</span> <span class="o">=</span> <span class="n">index</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">?</span> <span class="n">ROFDM0_XAAGCCORE1</span> <span class="o">:</span> <span class="n">ROFDM0_XBAGCCORE1</span><span class="p">;</span>
		<span class="n">rf_mode</span><span class="p">[</span><span class="n">index</span><span class="p">]</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
		<span class="cm">/* 2. Set RF mode = standby mode */</span>
		<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">index</span><span class="p">,</span> <span class="n">RF_AC</span><span class="p">,</span>
			      <span class="n">BRFREGOFFSETMASK</span><span class="p">,</span> <span class="mh">0x010000</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">init_ready</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* switch CV-curve control by LC-calibration */</span>
			<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">index</span><span class="p">,</span> <span class="n">RF_SYN_G7</span><span class="p">,</span>
				      <span class="n">BIT</span><span class="p">(</span><span class="mi">17</span><span class="p">),</span> <span class="mh">0x0</span><span class="p">);</span>
			<span class="cm">/* 4. Set LC calibration begin */</span>
			<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">index</span><span class="p">,</span> <span class="n">RF_CHNLBW</span><span class="p">,</span>
				      <span class="mh">0x08000</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">u4tmp</span> <span class="o">=</span> <span class="n">rtl_get_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">index</span><span class="p">,</span> <span class="n">RF_SYN_G6</span><span class="p">,</span>
				  <span class="n">BRFREGOFFSETMASK</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">((</span><span class="o">!</span><span class="p">(</span><span class="n">u4tmp</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">11</span><span class="p">)))</span> <span class="o">&amp;&amp;</span> <span class="n">timecount</span> <span class="o">&lt;=</span> <span class="n">timeout</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">mdelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
			<span class="n">timecount</span> <span class="o">+=</span> <span class="mi">50</span><span class="p">;</span>
			<span class="n">u4tmp</span> <span class="o">=</span> <span class="n">rtl_get_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">index</span><span class="p">,</span>
					      <span class="n">RF_SYN_G6</span><span class="p">,</span> <span class="n">BRFREGOFFSETMASK</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
			<span class="s">&quot;PHY_LCK finish delay for %d ms=2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">timecount</span><span class="p">);</span>
		<span class="n">u4tmp</span> <span class="o">=</span> <span class="n">rtl_get_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">index</span><span class="p">,</span> <span class="n">RF_SYN_G4</span><span class="p">,</span> <span class="n">BRFREGOFFSETMASK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
				<span class="s">&quot;path-A / 5G LCK</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
				<span class="s">&quot;path-B / 2.4G LCK</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">curvecount_val</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CV_CURVE_CNT</span> <span class="o">*</span> <span class="mi">2</span><span class="p">);</span>
		<span class="cm">/* Set LC calibration off */</span>
		<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">index</span><span class="p">,</span> <span class="n">RF_CHNLBW</span><span class="p">,</span>
			      <span class="mh">0x08000</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;set RF 0x18[15] = 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="cm">/* save Curve-counting number */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">CV_CURVE_CNT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">readval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">readval2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">index</span><span class="p">,</span> <span class="mh">0x3F</span><span class="p">,</span>
				      <span class="mh">0x7f</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

			<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">index</span><span class="p">,</span> <span class="mh">0x4D</span><span class="p">,</span>
				<span class="n">BRFREGOFFSETMASK</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
			<span class="n">readval</span> <span class="o">=</span> <span class="n">rtl_get_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">index</span><span class="p">,</span>
					  <span class="mh">0x4F</span><span class="p">,</span> <span class="n">BRFREGOFFSETMASK</span><span class="p">);</span>
			<span class="n">curvecount_val</span><span class="p">[</span><span class="mi">2</span> <span class="o">*</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">readval</span> <span class="o">&amp;</span> <span class="mh">0xfffe0</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">;</span>
			<span class="cm">/* reg 0x4f [4:0] */</span>
			<span class="cm">/* reg 0x50 [19:10] */</span>
			<span class="n">readval2</span> <span class="o">=</span> <span class="n">rtl_get_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">index</span><span class="p">,</span>
						 <span class="mh">0x50</span><span class="p">,</span> <span class="mh">0xffc00</span><span class="p">);</span>
			<span class="n">curvecount_val</span><span class="p">[</span><span class="mi">2</span> <span class="o">*</span> <span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(((</span><span class="n">readval</span> <span class="o">&amp;</span> <span class="mh">0x1F</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">readval2</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">_rtl92d_phy_calc_curvindex</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">targetchnl_5g</span><span class="p">,</span>
						   <span class="n">curvecount_val</span><span class="p">,</span>
						   <span class="nb">true</span><span class="p">,</span> <span class="n">curveindex_5g</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">_rtl92d_phy_calc_curvindex</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">targetchnl_2g</span><span class="p">,</span>
						   <span class="n">curvecount_val</span><span class="p">,</span>
						   <span class="nb">false</span><span class="p">,</span> <span class="n">curveindex_2g</span><span class="p">);</span>
		<span class="cm">/* switch CV-curve control mode */</span>
		<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">index</span><span class="p">,</span> <span class="n">RF_SYN_G7</span><span class="p">,</span>
			      <span class="n">BIT</span><span class="p">(</span><span class="mi">17</span><span class="p">),</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Restore original situation  */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">index</span> <span class="o">&lt;</span> <span class="n">path</span><span class="p">;</span> <span class="n">index</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">offset</span> <span class="o">=</span> <span class="n">index</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">?</span> <span class="n">ROFDM0_XAAGCCORE1</span> <span class="o">:</span> <span class="n">ROFDM0_XBAGCCORE1</span><span class="p">;</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">rf_mode</span><span class="p">[</span><span class="n">index</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">tmpreg</span> <span class="o">&amp;</span> <span class="mh">0x70</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0xd03</span><span class="p">,</span> <span class="n">tmpreg</span><span class="p">);</span>
	<span class="k">else</span> <span class="cm">/*Deal with Packet TX case */</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TXPAUSE</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ANALOGPARAMETER4</span><span class="p">,</span> <span class="mh">0xF00000</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">_rtl92d_phy_reload_lck_setting</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">current_channel</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_lc_calibrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">bool</span> <span class="n">is2t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;cosa PHY_LCK ver=2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">_rtl92d_phy_lc_calibrate_sw</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">is2t</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92d_phy_lc_calibrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">timeout</span> <span class="o">=</span> <span class="mi">2000</span><span class="p">,</span> <span class="n">timecount</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">mac80211</span><span class="p">.</span><span class="n">act_scanning</span> <span class="o">&amp;&amp;</span> <span class="n">timecount</span> <span class="o">&lt;</span> <span class="n">timeout</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
		<span class="n">timecount</span> <span class="o">+=</span> <span class="mi">50</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">lck_inprogress</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>
		<span class="s">&quot;LCK:Start!!! currentband %x delay %d ms</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span><span class="p">,</span> <span class="n">timecount</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_92D_SINGLEPHY</span><span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">version</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">_rtl92d_phy_lc_calibrate</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* For 1T1R */</span>
		<span class="n">_rtl92d_phy_lc_calibrate</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">lck_inprogress</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">RTPRINT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">FINIT</span><span class="p">,</span> <span class="n">INIT_IQK</span><span class="p">,</span>  <span class="s">&quot;LCK:Finish!!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92d_phy_ap_calibrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">char</span> <span class="n">delta</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">_rtl92d_phy_set_sw_chnl_cmdarray</span><span class="p">(</span><span class="k">struct</span> <span class="n">swchnlcmd</span> <span class="o">*</span><span class="n">cmdtable</span><span class="p">,</span>
		<span class="n">u32</span> <span class="n">cmdtableidx</span><span class="p">,</span> <span class="n">u32</span> <span class="n">cmdtablesz</span><span class="p">,</span> <span class="k">enum</span> <span class="n">swchnlcmd_id</span> <span class="n">cmdid</span><span class="p">,</span>
		<span class="n">u32</span> <span class="n">para1</span><span class="p">,</span> <span class="n">u32</span> <span class="n">para2</span><span class="p">,</span> <span class="n">u32</span> <span class="n">msdelay</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">swchnlcmd</span> <span class="o">*</span><span class="n">pcmd</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cmdtable</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RT_ASSERT</span><span class="p">(</span><span class="nb">false</span><span class="p">,</span> <span class="s">&quot;cmdtable cannot be NULL</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cmdtableidx</span> <span class="o">&gt;=</span> <span class="n">cmdtablesz</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">pcmd</span> <span class="o">=</span> <span class="n">cmdtable</span> <span class="o">+</span> <span class="n">cmdtableidx</span><span class="p">;</span>
	<span class="n">pcmd</span><span class="o">-&gt;</span><span class="n">cmdid</span> <span class="o">=</span> <span class="n">cmdid</span><span class="p">;</span>
	<span class="n">pcmd</span><span class="o">-&gt;</span><span class="n">para1</span> <span class="o">=</span> <span class="n">para1</span><span class="p">;</span>
	<span class="n">pcmd</span><span class="o">-&gt;</span><span class="n">para2</span> <span class="o">=</span> <span class="n">para2</span><span class="p">;</span>
	<span class="n">pcmd</span><span class="o">-&gt;</span><span class="n">msdelay</span> <span class="o">=</span> <span class="n">msdelay</span><span class="p">;</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92d_phy_reset_iqk_result</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
		 <span class="s">&quot;settings regs %d default regs %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="p">(</span><span class="kt">int</span><span class="p">)(</span><span class="k">sizeof</span><span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">)</span> <span class="o">/</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">iqk_matrix_regs</span><span class="p">)),</span>
		 <span class="n">IQK_MATRIX_REG_NUM</span><span class="p">);</span>
	<span class="cm">/* 0xe94, 0xe9c, 0xea4, 0xeac, 0xeb4, 0xebc, 0xec4, 0xecc */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IQK_MATRIX_SETTINGS_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">;</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">;</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">;</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">;</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">iqk_done</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">_rtl92d_phy_sw_chnl_step_by_step</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
					     <span class="n">u8</span> <span class="n">channel</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">stage</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">step</span><span class="p">,</span>
					     <span class="n">u32</span> <span class="o">*</span><span class="n">delay</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">swchnlcmd</span> <span class="n">precommoncmd</span><span class="p">[</span><span class="n">MAX_PRECMD_CNT</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">precommoncmdcnt</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">swchnlcmd</span> <span class="n">postcommoncmd</span><span class="p">[</span><span class="n">MAX_POSTCMD_CNT</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">postcommoncmdcnt</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">swchnlcmd</span> <span class="n">rfdependcmd</span><span class="p">[</span><span class="n">MAX_RFDEPENDCMD_CNT</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">rfdependcmdcnt</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">swchnlcmd</span> <span class="o">*</span><span class="n">currentcmd</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rfpath</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">num_total_rfpath</span> <span class="o">=</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">num_total_rfpath</span><span class="p">;</span>

	<span class="n">precommoncmdcnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">_rtl92d_phy_set_sw_chnl_cmdarray</span><span class="p">(</span><span class="n">precommoncmd</span><span class="p">,</span> <span class="n">precommoncmdcnt</span><span class="o">++</span><span class="p">,</span>
					 <span class="n">MAX_PRECMD_CNT</span><span class="p">,</span>
					 <span class="n">CMDID_SET_TXPOWEROWER_LEVEL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">_rtl92d_phy_set_sw_chnl_cmdarray</span><span class="p">(</span><span class="n">precommoncmd</span><span class="p">,</span> <span class="n">precommoncmdcnt</span><span class="o">++</span><span class="p">,</span>
					 <span class="n">MAX_PRECMD_CNT</span><span class="p">,</span> <span class="n">CMDID_END</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">postcommoncmdcnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">_rtl92d_phy_set_sw_chnl_cmdarray</span><span class="p">(</span><span class="n">postcommoncmd</span><span class="p">,</span> <span class="n">postcommoncmdcnt</span><span class="o">++</span><span class="p">,</span>
					 <span class="n">MAX_POSTCMD_CNT</span><span class="p">,</span> <span class="n">CMDID_END</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rfdependcmdcnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">_rtl92d_phy_set_sw_chnl_cmdarray</span><span class="p">(</span><span class="n">rfdependcmd</span><span class="p">,</span> <span class="n">rfdependcmdcnt</span><span class="o">++</span><span class="p">,</span>
					 <span class="n">MAX_RFDEPENDCMD_CNT</span><span class="p">,</span> <span class="n">CMDID_RF_WRITEREG</span><span class="p">,</span>
					 <span class="n">RF_CHNLBW</span><span class="p">,</span> <span class="n">channel</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">_rtl92d_phy_set_sw_chnl_cmdarray</span><span class="p">(</span><span class="n">rfdependcmd</span><span class="p">,</span> <span class="n">rfdependcmdcnt</span><span class="o">++</span><span class="p">,</span>
					 <span class="n">MAX_RFDEPENDCMD_CNT</span><span class="p">,</span> <span class="n">CMDID_END</span><span class="p">,</span>
					 <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="o">*</span><span class="n">stage</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="n">currentcmd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">precommoncmd</span><span class="p">[</span><span class="o">*</span><span class="n">step</span><span class="p">];</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">currentcmd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rfdependcmd</span><span class="p">[</span><span class="o">*</span><span class="n">step</span><span class="p">];</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="n">currentcmd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">postcommoncmd</span><span class="p">[</span><span class="o">*</span><span class="n">step</span><span class="p">];</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">currentcmd</span><span class="o">-&gt;</span><span class="n">cmdid</span> <span class="o">==</span> <span class="n">CMDID_END</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="o">*</span><span class="n">stage</span><span class="p">)</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="p">(</span><span class="o">*</span><span class="n">stage</span><span class="p">)</span><span class="o">++</span><span class="p">;</span>
				<span class="p">(</span><span class="o">*</span><span class="n">step</span><span class="p">)</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">currentcmd</span><span class="o">-&gt;</span><span class="n">cmdid</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">CMDID_SET_TXPOWEROWER_LEVEL</span>:
			<span class="n">rtl92d_phy_set_txpower_level</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CMDID_WRITEPORT_ULONG</span>:
			<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">currentcmd</span><span class="o">-&gt;</span><span class="n">para1</span><span class="p">,</span>
					<span class="n">currentcmd</span><span class="o">-&gt;</span><span class="n">para2</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CMDID_WRITEPORT_USHORT</span>:
			<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">currentcmd</span><span class="o">-&gt;</span><span class="n">para1</span><span class="p">,</span>
				       <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">currentcmd</span><span class="o">-&gt;</span><span class="n">para2</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CMDID_WRITEPORT_UCHAR</span>:
			<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">currentcmd</span><span class="o">-&gt;</span><span class="n">para1</span><span class="p">,</span>
				       <span class="p">(</span><span class="n">u8</span><span class="p">)</span><span class="n">currentcmd</span><span class="o">-&gt;</span><span class="n">para2</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CMDID_RF_WRITEREG</span>:
			<span class="k">for</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">rfpath</span> <span class="o">&lt;</span> <span class="n">num_total_rfpath</span><span class="p">;</span> <span class="n">rfpath</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span><span class="p">[</span><span class="n">rfpath</span><span class="p">]</span> <span class="o">=</span>
					<span class="p">((</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span><span class="p">[</span><span class="n">rfpath</span><span class="p">]</span> <span class="o">&amp;</span>
					<span class="mh">0xffffff00</span><span class="p">)</span> <span class="o">|</span> <span class="n">currentcmd</span><span class="o">-&gt;</span><span class="n">para2</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">current_bandtype</span> <span class="o">==</span>
				    <span class="n">BAND_ON_5G</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">currentcmd</span><span class="o">-&gt;</span><span class="n">para2</span> <span class="o">&gt;</span> <span class="mi">99</span><span class="p">)</span>
						<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span><span class="p">[</span><span class="n">rfpath</span><span class="p">]</span> <span class="o">=</span>
						    <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span>
						    <span class="p">[</span><span class="n">rfpath</span><span class="p">]</span> <span class="o">|</span> <span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">18</span><span class="p">));</span>
					<span class="k">else</span>
						<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span><span class="p">[</span><span class="n">rfpath</span><span class="p">]</span> <span class="o">=</span>
						    <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span>
						    <span class="p">[</span><span class="n">rfpath</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="mi">18</span><span class="p">));</span>
					<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span><span class="p">[</span><span class="n">rfpath</span><span class="p">]</span> <span class="o">|=</span>
						 <span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">8</span><span class="p">));</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
					<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span><span class="p">[</span><span class="n">rfpath</span><span class="p">]</span> <span class="o">&amp;=</span>
						<span class="o">~</span><span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">18</span><span class="p">));</span>
				<span class="p">}</span>
				<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">rfpath</span><span class="p">,</span>
					      <span class="n">currentcmd</span><span class="o">-&gt;</span><span class="n">para1</span><span class="p">,</span>
					      <span class="n">BRFREGOFFSETMASK</span><span class="p">,</span>
					      <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span><span class="p">[</span><span class="n">rfpath</span><span class="p">]);</span>
				<span class="n">_rtl92d_phy_reload_imr_setting</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">channel</span><span class="p">,</span>
							       <span class="n">rfpath</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">_rtl92d_phy_switch_rf_setting</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>
			<span class="cm">/* do IQK when all parameters are ready */</span>
			<span class="n">rtl92d_phy_reload_iqk_setting</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
				 <span class="s">&quot;switch case not processed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="nb">true</span><span class="p">);</span>
	<span class="p">(</span><span class="o">*</span><span class="n">delay</span><span class="p">)</span> <span class="o">=</span> <span class="n">currentcmd</span><span class="o">-&gt;</span><span class="n">msdelay</span><span class="p">;</span>
	<span class="p">(</span><span class="o">*</span><span class="n">step</span><span class="p">)</span><span class="o">++</span><span class="p">;</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u8</span> <span class="nf">rtl92d_phy_sw_chnl</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u32</span> <span class="n">delay</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">timeout</span> <span class="o">=</span> <span class="mi">1000</span><span class="p">,</span> <span class="n">timecount</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_channel</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ret_value</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">sw_chnl_inprogress</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">set_bwmode_inprogress</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">is_hal_stop</span><span class="p">(</span><span class="n">rtlhal</span><span class="p">))</span> <span class="o">||</span> <span class="p">(</span><span class="n">RT_CANNOT_IO</span><span class="p">(</span><span class="n">hw</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CHAN</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;sw_chnl_inprogress false driver sleep or unload</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">lck_inprogress</span> <span class="o">&amp;&amp;</span> <span class="n">timecount</span> <span class="o">&lt;</span> <span class="n">timeout</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
		<span class="n">timecount</span> <span class="o">+=</span> <span class="mi">50</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">SINGLEMAC_SINGLEPHY</span> <span class="o">&amp;&amp;</span>
	    <span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">bandset</span> <span class="o">==</span> <span class="n">BAND_ON_BOTH</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret_value</span> <span class="o">=</span> <span class="n">rtl_get_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFPARAMETER</span><span class="p">,</span>
					  <span class="n">BMASKDWORD</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_channel</span> <span class="o">&gt;</span> <span class="mi">14</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">ret_value</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">)))</span>
			<span class="n">rtl92d_phy_switch_wirelessband</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">BAND_ON_5G</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_channel</span> <span class="o">&lt;=</span> <span class="mi">14</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">ret_value</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">)))</span>
			<span class="n">rtl92d_phy_switch_wirelessband</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">BAND_ON_2_4G</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">BAND_ON_5G</span>:
		<span class="cm">/* Get first channel error when change between</span>
<span class="cm">		 * 5G and 2.4G band. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">&lt;=</span> <span class="mi">14</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">RT_ASSERT</span><span class="p">((</span><span class="n">channel</span> <span class="o">&gt;</span> <span class="mi">14</span><span class="p">),</span> <span class="s">&quot;5G but channel&lt;=14</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">BAND_ON_2_4G</span>:
		<span class="cm">/* Get first channel error when change between</span>
<span class="cm">		 * 5G and 2.4G band. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">&gt;</span> <span class="mi">14</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">RT_ASSERT</span><span class="p">((</span><span class="n">channel</span> <span class="o">&lt;=</span> <span class="mi">14</span><span class="p">),</span> <span class="s">&quot;2G but channel&gt;14</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">RT_ASSERT</span><span class="p">(</span><span class="nb">false</span><span class="p">,</span> <span class="s">&quot;Invalid WirelessMode(%#x)!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">mac80211</span><span class="p">.</span><span class="n">mode</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">sw_chnl_inprogress</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">channel</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">sw_chnl_stage</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">sw_chnl_step</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SCAN</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
		 <span class="s">&quot;switch to channel%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_channel</span><span class="p">);</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">sw_chnl_inprogress</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">_rtl92d_phy_sw_chnl_step_by_step</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
						      <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_channel</span><span class="p">,</span>
		    <span class="o">&amp;</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">sw_chnl_stage</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">sw_chnl_step</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">delay</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">delay</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="n">delay</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">sw_chnl_inprogress</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="nb">true</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SCAN</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span> <span class="s">&quot;&lt;==</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">sw_chnl_inprogress</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rtl92d_phy_set_io</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">dig_t</span> <span class="o">*</span><span class="n">de_digtable</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">dm_digtable</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
		 <span class="s">&quot;---&gt;Cmd(%#x), set_io_inprogress(%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_io_type</span><span class="p">,</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">set_io_inprogress</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_io_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IO_CMD_RESUME_DM_BY_SCAN</span>:
		<span class="n">de_digtable</span><span class="o">-&gt;</span><span class="n">cur_igvalue</span> <span class="o">=</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">initgain_backup</span><span class="p">.</span><span class="n">xaagccore1</span><span class="p">;</span>
		<span class="n">rtl92d_dm_write_dig</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
		<span class="n">rtl92d_phy_set_txpower_level</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_channel</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IO_CMD_PAUSE_DM_BY_SCAN</span>:
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">initgain_backup</span><span class="p">.</span><span class="n">xaagccore1</span> <span class="o">=</span> <span class="n">de_digtable</span><span class="o">-&gt;</span><span class="n">cur_igvalue</span><span class="p">;</span>
		<span class="n">de_digtable</span><span class="o">-&gt;</span><span class="n">cur_igvalue</span> <span class="o">=</span> <span class="mh">0x37</span><span class="p">;</span>
		<span class="n">rtl92d_dm_write_dig</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
			 <span class="s">&quot;switch case not processed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">set_io_inprogress</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span> <span class="s">&quot;&lt;---(%#x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_io_type</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">rtl92d_phy_set_io_cmd</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="k">enum</span> <span class="n">io_type</span> <span class="n">iotype</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="n">bool</span> <span class="n">postprocessing</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
		 <span class="s">&quot;--&gt;IO Cmd(%#x), set_io_inprogress(%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">iotype</span><span class="p">,</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">set_io_inprogress</span><span class="p">);</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">iotype</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">IO_CMD_RESUME_DM_BY_SCAN</span>:
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
				 <span class="s">&quot;[IO CMD] Resume DM after scan</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">postprocessing</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">IO_CMD_PAUSE_DM_BY_SCAN</span>:
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
				 <span class="s">&quot;[IO CMD] Pause DM before scan</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">postprocessing</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
				 <span class="s">&quot;switch case not processed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="nb">false</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">postprocessing</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">set_io_inprogress</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">set_io_inprogress</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_io_type</span> <span class="o">=</span> <span class="n">iotype</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rtl92d_phy_set_io</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_CMD</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span> <span class="s">&quot;&lt;--IO Type(%#x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">iotype</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_set_rfon</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="cm">/* a.  SYS_CLKR 0x08[11] = 1  restore MAC clock */</span>
	<span class="cm">/* b.  SPS_CTRL 0x11[7:0] = 0x2b */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">SINGLEMAC_SINGLEPHY</span><span class="p">)</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SPS0_CTRL</span><span class="p">,</span> <span class="mh">0x2b</span><span class="p">);</span>
	<span class="cm">/* c.  For PCIE: SYS_FUNC_EN 0x02[7:0] = 0xE3 enable BB TRX function */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SYS_FUNC_EN</span><span class="p">,</span> <span class="mh">0xE3</span><span class="p">);</span>
	<span class="cm">/* RF_ON_EXCEP(d~g): */</span>
	<span class="cm">/* d.  APSD_CTRL 0x600[7:0] = 0x00 */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_APSD_CTRL</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="cm">/* e.  SYS_FUNC_EN 0x02[7:0] = 0xE2  reset BB TRX function again */</span>
	<span class="cm">/* f.  SYS_FUNC_EN 0x02[7:0] = 0xE3  enable BB TRX function*/</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SYS_FUNC_EN</span><span class="p">,</span> <span class="mh">0xE2</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SYS_FUNC_EN</span><span class="p">,</span> <span class="mh">0xE3</span><span class="p">);</span>
	<span class="cm">/* g.   txpause 0x522[7:0] = 0x00  enable mac tx queue */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TXPAUSE</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92d_phy_set_rfsleep</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">u4btmp</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">delay</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>

	<span class="cm">/* a.   TXPAUSE 0x522[7:0] = 0xFF  Pause MAC TX queue  */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TXPAUSE</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="cm">/* b.   RF path 0 offset 0x00 = 0x00  disable RF  */</span>
	<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RF90_PATH_A</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">BRFREGOFFSETMASK</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="cm">/* c.   APSD_CTRL 0x600[7:0] = 0x40 */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_APSD_CTRL</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">);</span>
	<span class="cm">/* d. APSD_CTRL 0x600[7:0] = 0x00</span>
<span class="cm">	 * APSD_CTRL 0x600[7:0] = 0x00</span>
<span class="cm">	 * RF path 0 offset 0x00 = 0x00</span>
<span class="cm">	 * APSD_CTRL 0x600[7:0] = 0x40</span>
<span class="cm">	 * */</span>
	<span class="n">u4btmp</span> <span class="o">=</span> <span class="n">rtl_get_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RF90_PATH_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">BRFREGOFFSETMASK</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">u4btmp</span> <span class="o">!=</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">delay</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_APSD_CTRL</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RF90_PATH_A</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">BRFREGOFFSETMASK</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_APSD_CTRL</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">);</span>
		<span class="n">u4btmp</span> <span class="o">=</span> <span class="n">rtl_get_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RF90_PATH_A</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">BRFREGOFFSETMASK</span><span class="p">);</span>
		<span class="n">delay</span><span class="o">--</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">delay</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Jump out the LPS turn off sequence to RF_ON_EXCEP */</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_APSD_CTRL</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>

		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SYS_FUNC_EN</span><span class="p">,</span> <span class="mh">0xE2</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SYS_FUNC_EN</span><span class="p">,</span> <span class="mh">0xE3</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TXPAUSE</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;Fail !!! Switch RF timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* e.   For PCIE: SYS_FUNC_EN 0x02[7:0] = 0xE2 reset BB TRX function */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SYS_FUNC_EN</span><span class="p">,</span> <span class="mh">0xE2</span><span class="p">);</span>
	<span class="cm">/* f.   SPS_CTRL 0x11[7:0] = 0x22 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">SINGLEMAC_SINGLEPHY</span><span class="p">)</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SPS0_CTRL</span><span class="p">,</span> <span class="mh">0x22</span><span class="p">);</span>
	<span class="cm">/* g.    SYS_CLKR 0x08[11] = 0  gated MAC clock */</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">rtl92d_phy_set_rf_power_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
				   <span class="k">enum</span> <span class="n">rf_pwrstate</span> <span class="n">rfpwr_state</span><span class="p">)</span>
<span class="p">{</span>

	<span class="n">bool</span> <span class="n">bresult</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_pci_priv</span> <span class="o">*</span><span class="n">pcipriv</span> <span class="o">=</span> <span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_mac</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="n">rtl_mac</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_ps_ctl</span> <span class="o">*</span><span class="n">ppsc</span> <span class="o">=</span> <span class="n">rtl_psc</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_pci</span> <span class="o">*</span><span class="n">rtlpci</span> <span class="o">=</span> <span class="n">rtl_pcidev</span><span class="p">(</span><span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">,</span> <span class="n">queue_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rtl8192_tx_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rfpwr_state</span> <span class="o">==</span> <span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">rfpwr_state</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rfpwr_state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ERFON</span>:
		<span class="k">if</span> <span class="p">((</span><span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">rfpwr_state</span> <span class="o">==</span> <span class="n">ERFOFF</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="n">RT_IN_PS_LEVEL</span><span class="p">(</span><span class="n">ppsc</span><span class="p">,</span> <span class="n">RT_RF_OFF_LEVL_HALT_NIC</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">bool</span> <span class="n">rtstatus</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">InitializeCount</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">do</span> <span class="p">{</span>
				<span class="n">InitializeCount</span><span class="o">++</span><span class="p">;</span>
				<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span>
					 <span class="s">&quot;IPS Set eRf nic enable</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">rtstatus</span> <span class="o">=</span> <span class="n">rtl_ps_enable_nic</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">rtstatus</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">InitializeCount</span> <span class="o">&lt;</span> <span class="mi">10</span><span class="p">));</span>

			<span class="n">RT_CLEAR_PS_LEVEL</span><span class="p">(</span><span class="n">ppsc</span><span class="p">,</span>
					  <span class="n">RT_RF_OFF_LEVL_HALT_NIC</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span>
				 <span class="s">&quot;awake, sleeped:%d ms state_inap:%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">jiffies_to_msecs</span><span class="p">(</span><span class="n">jiffies</span> <span class="o">-</span>
						  <span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">last_sleep_jiffies</span><span class="p">),</span>
				 <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">psc</span><span class="p">.</span><span class="n">state_inap</span><span class="p">);</span>
			<span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">last_awake_jiffies</span> <span class="o">=</span> <span class="n">jiffies</span><span class="p">;</span>
			<span class="n">_rtl92d_phy_set_rfon</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">link_state</span> <span class="o">==</span> <span class="n">MAC80211_LINKED</span><span class="p">)</span>
			<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">led_control</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
					 <span class="n">LED_CTL_LINK</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">led_control</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
					 <span class="n">LED_CTL_NO_LINK</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ERFOFF</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">reg_rfps_level</span> <span class="o">&amp;</span> <span class="n">RT_RF_OFF_LEVL_HALT_NIC</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span>
				 <span class="s">&quot;IPS Set eRf nic disable</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">rtl_ps_disable_nic</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
			<span class="n">RT_SET_PS_LEVEL</span><span class="p">(</span><span class="n">ppsc</span><span class="p">,</span> <span class="n">RT_RF_OFF_LEVL_HALT_NIC</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">rfoff_reason</span> <span class="o">==</span> <span class="n">RF_CHANGE_BY_IPS</span><span class="p">)</span>
				<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">led_control</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
						 <span class="n">LED_CTL_NO_LINK</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">led_control</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
						 <span class="n">LED_CTL_POWER_OFF</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ERFSLEEP</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">rfpwr_state</span> <span class="o">==</span> <span class="n">ERFOFF</span><span class="p">)</span>
			<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">queue_id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		     <span class="n">queue_id</span> <span class="o">&lt;</span> <span class="n">RTL_PCI_MAX_TX_QUEUE_COUNT</span><span class="p">;)</span> <span class="p">{</span>
			<span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pcipriv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">queue_id</span><span class="p">];</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">skb_queue_len</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">||</span>
			    <span class="n">queue_id</span> <span class="o">==</span> <span class="n">BEACON_QUEUE</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">queue_id</span><span class="o">++</span><span class="p">;</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">current_state</span> <span class="o">!=</span> <span class="n">PCI_D0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
					 <span class="s">&quot;eRf Off/Sleep: %d times TcbBusyQueue[%d] !=0 but lower power state!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					 <span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">queue_id</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_WARNING</span><span class="p">,</span>
					 <span class="s">&quot;eRf Off/Sleep: %d times TcbBusyQueue[%d] =%d before doze!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					 <span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">queue_id</span><span class="p">,</span>
					 <span class="n">skb_queue_len</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">));</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
				<span class="n">i</span><span class="o">++</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="n">MAX_DOZE_WAITING_TIMES_9x</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_WARNING</span><span class="p">,</span>
					 <span class="s">&quot;ERFOFF: %d times TcbBusyQueue[%d] = %d !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					 <span class="n">MAX_DOZE_WAITING_TIMES_9x</span><span class="p">,</span> <span class="n">queue_id</span><span class="p">,</span>
					 <span class="n">skb_queue_len</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span>
			 <span class="s">&quot;Set rfsleep awaked:%d ms</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">jiffies_to_msecs</span><span class="p">(</span><span class="n">jiffies</span> <span class="o">-</span> <span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">last_awake_jiffies</span><span class="p">));</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_POWER</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span>
			 <span class="s">&quot;sleep awaked:%d ms state_inap:%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">jiffies_to_msecs</span><span class="p">(</span><span class="n">jiffies</span> <span class="o">-</span>
					  <span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">last_awake_jiffies</span><span class="p">),</span>
			 <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">psc</span><span class="p">.</span><span class="n">state_inap</span><span class="p">);</span>
		<span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">last_sleep_jiffies</span> <span class="o">=</span> <span class="n">jiffies</span><span class="p">;</span>
		<span class="n">_rtl92d_phy_set_rfsleep</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
			 <span class="s">&quot;switch case not processed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">bresult</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bresult</span><span class="p">)</span>
		<span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">rfpwr_state</span> <span class="o">=</span> <span class="n">rfpwr_state</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">bresult</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92d_phy_config_macphymode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u8</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">REG_MAC_PHY_CTRL_NORMAL</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DUALMAC_DUALPHY</span>:
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;MacPhyMode: DUALMAC_DUALPHY</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="mh">0xF3</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SINGLEMAC_SINGLEPHY</span>:
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;MacPhyMode: SINGLEMAC_SINGLEPHY</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="mh">0xF4</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DUALMAC_SINGLEPHY</span>:
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;MacPhyMode: DUALMAC_SINGLEPHY</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="mh">0xF1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92d_phy_config_macphymode_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DUALMAC_SINGLEPHY</span>:
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rf_type</span> <span class="o">=</span> <span class="n">RF_2T2R</span><span class="p">;</span>
		<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">|=</span> <span class="n">CHIP_92D_SINGLEPHY</span><span class="p">;</span>
		<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">bandset</span> <span class="o">=</span> <span class="n">BAND_ON_BOTH</span><span class="p">;</span>
		<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">=</span> <span class="n">BAND_ON_2_4G</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SINGLEMAC_SINGLEPHY</span>:
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rf_type</span> <span class="o">=</span> <span class="n">RF_2T2R</span><span class="p">;</span>
		<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">|=</span> <span class="n">CHIP_92D_SINGLEPHY</span><span class="p">;</span>
		<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">bandset</span> <span class="o">=</span> <span class="n">BAND_ON_BOTH</span><span class="p">;</span>
		<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">=</span> <span class="n">BAND_ON_2_4G</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">DUALMAC_DUALPHY</span>:
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rf_type</span> <span class="o">=</span> <span class="n">RF_1T1R</span><span class="p">;</span>
		<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="n">CHIP_92D_SINGLEPHY</span><span class="p">);</span>
		<span class="cm">/* Now we let MAC0 run on 5G band. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">bandset</span> <span class="o">=</span> <span class="n">BAND_ON_5G</span><span class="p">;</span>
			<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">=</span> <span class="n">BAND_ON_5G</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">bandset</span> <span class="o">=</span> <span class="n">BAND_ON_2_4G</span><span class="p">;</span>
			<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">=</span> <span class="n">BAND_ON_2_4G</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">u8</span> <span class="nf">rtl92d_get_chnlgroup_fromarray</span><span class="p">(</span><span class="n">u8</span> <span class="n">chnl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">group</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">channel_info</span><span class="p">[</span><span class="mi">59</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span>
		<span class="mi">36</span><span class="p">,</span> <span class="mi">38</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">42</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">52</span><span class="p">,</span> <span class="mi">54</span><span class="p">,</span> <span class="mi">56</span><span class="p">,</span>
		<span class="mi">58</span><span class="p">,</span> <span class="mi">60</span><span class="p">,</span> <span class="mi">62</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">102</span><span class="p">,</span> <span class="mi">104</span><span class="p">,</span> <span class="mi">106</span><span class="p">,</span> <span class="mi">108</span><span class="p">,</span>
		<span class="mi">110</span><span class="p">,</span> <span class="mi">112</span><span class="p">,</span> <span class="mi">114</span><span class="p">,</span> <span class="mi">116</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">120</span><span class="p">,</span> <span class="mi">122</span><span class="p">,</span> <span class="mi">124</span><span class="p">,</span>
		<span class="mi">126</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">130</span><span class="p">,</span> <span class="mi">132</span><span class="p">,</span> <span class="mi">134</span><span class="p">,</span> <span class="mi">136</span><span class="p">,</span> <span class="mi">138</span><span class="p">,</span> <span class="mi">140</span><span class="p">,</span>
		<span class="mi">149</span><span class="p">,</span> <span class="mi">151</span><span class="p">,</span> <span class="mi">153</span><span class="p">,</span> <span class="mi">155</span><span class="p">,</span> <span class="mi">157</span><span class="p">,</span> <span class="mi">159</span><span class="p">,</span> <span class="mi">161</span><span class="p">,</span> <span class="mi">163</span><span class="p">,</span>
		<span class="mi">165</span>
	<span class="p">};</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">channel_info</span><span class="p">[</span><span class="n">chnl</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">3</span><span class="p">)</span>
		<span class="n">group</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">channel_info</span><span class="p">[</span><span class="n">chnl</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">9</span><span class="p">)</span>
		<span class="n">group</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">channel_info</span><span class="p">[</span><span class="n">chnl</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">14</span><span class="p">)</span>
		<span class="n">group</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">channel_info</span><span class="p">[</span><span class="n">chnl</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">44</span><span class="p">)</span>
		<span class="n">group</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">channel_info</span><span class="p">[</span><span class="n">chnl</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">54</span><span class="p">)</span>
		<span class="n">group</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">channel_info</span><span class="p">[</span><span class="n">chnl</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">64</span><span class="p">)</span>
		<span class="n">group</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">channel_info</span><span class="p">[</span><span class="n">chnl</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">112</span><span class="p">)</span>
		<span class="n">group</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">channel_info</span><span class="p">[</span><span class="n">chnl</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">126</span><span class="p">)</span>
		<span class="n">group</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">channel_info</span><span class="p">[</span><span class="n">chnl</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">140</span><span class="p">)</span>
		<span class="n">group</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">channel_info</span><span class="p">[</span><span class="n">chnl</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">153</span><span class="p">)</span>
		<span class="n">group</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">channel_info</span><span class="p">[</span><span class="n">chnl</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">159</span><span class="p">)</span>
		<span class="n">group</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">group</span> <span class="o">=</span> <span class="mi">11</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">group</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92d_phy_set_poweron</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">value8</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mac_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">?</span> <span class="n">REG_MAC0</span> <span class="o">:</span> <span class="n">REG_MAC1</span><span class="p">);</span>

	<span class="cm">/* notice fw know band status  0x81[1]/0x53[1] = 0: 5G, 1: 2G */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_2_4G</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">value8</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">mac_reg</span><span class="p">);</span>
		<span class="n">value8</span> <span class="o">|=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">mac_reg</span><span class="p">,</span> <span class="n">value8</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">value8</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">mac_reg</span><span class="p">);</span>
		<span class="n">value8</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">mac_reg</span><span class="p">,</span> <span class="n">value8</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">SINGLEMAC_SINGLEPHY</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">value8</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC0</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC0</span><span class="p">,</span> <span class="n">value8</span> <span class="o">|</span> <span class="n">MAC0_ON</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">globalmutex_power</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">value8</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC0</span><span class="p">);</span>
			<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC0</span><span class="p">,</span> <span class="n">value8</span> <span class="o">|</span> <span class="n">MAC0_ON</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">value8</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC1</span><span class="p">);</span>
			<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC1</span><span class="p">,</span> <span class="n">value8</span> <span class="o">|</span> <span class="n">MAC1_ON</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">value8</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_POWER_OFF_IN_PROCESS</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">globalmutex_power</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">200</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">value8</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">7</span><span class="p">))</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>
				<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">globalmutex_power</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
				<span class="n">value8</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span>
						    <span class="n">REG_POWER_OFF_IN_PROCESS</span><span class="p">);</span>
				<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">globalmutex_power</span><span class="p">,</span>
						       <span class="n">flags</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">200</span><span class="p">)</span>
			<span class="n">RT_ASSERT</span><span class="p">(</span><span class="nb">false</span><span class="p">,</span> <span class="s">&quot;Another mac power off over time</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92d_phy_config_maccoexist_rfpage</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">macphymode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DUALMAC_DUALPHY</span>:
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_DMC</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RX_PKT_LIMIT</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
		<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TRXFF_BNDY</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x13ff</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DUALMAC_SINGLEPHY</span>:
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_DMC</span><span class="p">,</span> <span class="mh">0xf8</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RX_PKT_LIMIT</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
		<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TRXFF_BNDY</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x13ff</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SINGLEMAC_SINGLEPHY</span>:
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_DMC</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RX_PKT_LIMIT</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>
		<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="p">(</span><span class="n">REG_TRXFF_BNDY</span> <span class="o">+</span> <span class="mi">2</span><span class="p">),</span> <span class="mh">0x27FF</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92d_update_bbrf_configuration</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_efuse</span> <span class="o">*</span><span class="n">rtlefuse</span> <span class="o">=</span> <span class="n">rtl_efuse</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u8</span> <span class="n">rfpath</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;==&gt;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="cm">/* r_select_5G for path_A/B 0 for 2.4G, 1 for 5G */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_2_4G</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* r_select_5G for path_A/B,0x878 */</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFPARAMETER</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFPARAMETER</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">15</span><span class="p">),</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">!=</span> <span class="n">DUALMAC_DUALPHY</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFPARAMETER</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span> <span class="mh">0x0</span><span class="p">);</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFPARAMETER</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">31</span><span class="p">),</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* rssi_table_select:index 0 for 2.4G.1~3 for 5G,0xc78 */</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_AGCRSSITABLE</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">7</span><span class="p">),</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="cm">/* fc_area  0xd2c */</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM1_CFOTRACKING</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">14</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">13</span><span class="p">),</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="cm">/* 5G LAN ON */</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xB30</span><span class="p">,</span> <span class="mh">0x00F00000</span><span class="p">,</span> <span class="mh">0xa</span><span class="p">);</span>
		<span class="cm">/* TX BB gain shift*1,Just for testchip,0xc80,0xc88 */</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XATxIQIMBALANCE</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span>
			      <span class="mh">0x40000100</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XBTxIQIMBALANCE</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span>
			      <span class="mh">0x40000100</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">DUALMAC_DUALPHY</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFINTERFACESW</span><span class="p">,</span>
				      <span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_c9</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
				      <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_c9</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">))</span> <span class="o">|</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_cc</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">));</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XA_RFINTERFACEOE</span><span class="p">,</span>
				      <span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_c9</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">2</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_c9</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_cc</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">));</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFPARAMETER</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">15</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFINTERFACESW</span><span class="p">,</span>
				      <span class="n">BIT</span><span class="p">(</span><span class="mi">26</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">22</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">21</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span> <span class="o">|</span>
				      <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_c9</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
				      <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_c9</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">))</span> <span class="o">|</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_cc</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_c9</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">7</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">)</span> <span class="o">|</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_c9</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">5</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">|</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_cc</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">));</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XA_RFINTERFACEOE</span><span class="p">,</span>
				      <span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_c9</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">2</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_c9</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_cc</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">));</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XB_RFINTERFACEOE</span><span class="p">,</span>
				      <span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_c9</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_c9</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">4</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_cc</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">2</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">));</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFPARAMETER</span><span class="p">,</span>
				      <span class="n">BIT</span><span class="p">(</span><span class="mi">31</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">15</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* 1.5V_LDO */</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* r_select_5G for path_A/B */</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFPARAMETER</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mh">0x1</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFPARAMETER</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">15</span><span class="p">),</span> <span class="mh">0x1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">!=</span> <span class="n">DUALMAC_DUALPHY</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFPARAMETER</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">16</span><span class="p">),</span> <span class="mh">0x1</span><span class="p">);</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFPARAMETER</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">31</span><span class="p">),</span> <span class="mh">0x1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* rssi_table_select:index 0 for 2.4G.1~3 for 5G */</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_AGCRSSITABLE</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">7</span><span class="p">),</span> <span class="mh">0x1</span><span class="p">);</span>
		<span class="cm">/* fc_area */</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM1_CFOTRACKING</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">14</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">13</span><span class="p">),</span> <span class="mh">0x1</span><span class="p">);</span>
		<span class="cm">/* 5G LAN ON */</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xB30</span><span class="p">,</span> <span class="mh">0x00F00000</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="cm">/* TX BB gain shift,Just for testchip,0xc80,0xc88 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">internal_pa_5g</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XATxIQIMBALANCE</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span>
				      <span class="mh">0x2d4000b5</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XATxIQIMBALANCE</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span>
				      <span class="mh">0x20000080</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">internal_pa_5g</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XBTxIQIMBALANCE</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span>
				      <span class="mh">0x2d4000b5</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XBTxIQIMBALANCE</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span>
				      <span class="mh">0x20000080</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">DUALMAC_DUALPHY</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFINTERFACESW</span><span class="p">,</span>
				      <span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span>
				      <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_cc</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">5</span><span class="p">)));</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XA_RFINTERFACEOE</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">),</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_cc</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">4</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">));</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFPARAMETER</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">15</span><span class="p">),</span>
				      <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_cc</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">4</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFINTERFACESW</span><span class="p">,</span>
				      <span class="n">BIT</span><span class="p">(</span><span class="mi">26</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">22</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">21</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span> <span class="o">|</span>
				      <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span>
				      <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_cc</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">5</span><span class="p">))</span> <span class="o">|</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_cc</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">7</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">));</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XA_RFINTERFACEOE</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">),</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_cc</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">4</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">));</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XB_RFINTERFACEOE</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">),</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_cc</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">));</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XAB_RFPARAMETER</span><span class="p">,</span>
				      <span class="n">BIT</span><span class="p">(</span><span class="mi">31</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">15</span><span class="p">),</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_cc</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">4</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
				      <span class="p">((</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_cc</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* update IQK related settings */</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XARXIQIMBALANCE</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x40000100</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XBRXIQIMBALANCE</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">,</span> <span class="mh">0x40000100</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XCTxAFE</span><span class="p">,</span> <span class="mh">0xF0000000</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_ECCATHRESHOLD</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">30</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">28</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">BIT</span><span class="p">(</span><span class="mi">26</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">24</span><span class="p">),</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_XDTxAFE</span><span class="p">,</span> <span class="mh">0xF0000000</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mh">0xca0</span><span class="p">,</span> <span class="mh">0xF0000000</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_AGCRSSITABLE</span><span class="p">,</span> <span class="mh">0x0000F000</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>

	<span class="cm">/* Update RF */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">=</span> <span class="n">RF90_PATH_A</span><span class="p">;</span> <span class="n">rfpath</span> <span class="o">&lt;</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">num_total_rfpath</span><span class="p">;</span>
	     <span class="n">rfpath</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_2_4G</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* MOD_AG for RF paht_A 0x18 BIT8,BIT16 */</span>
			<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">rfpath</span><span class="p">,</span> <span class="n">RF_CHNLBW</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
				      <span class="n">BIT</span><span class="p">(</span><span class="mi">18</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
			<span class="cm">/* RF0x0b[16:14] =3b&#39;111 */</span>
			<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">rfpath</span><span class="p">,</span> <span class="mh">0x0B</span><span class="p">,</span>
				      <span class="mh">0x1c000</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* MOD_AG for RF paht_A 0x18 BIT8,BIT16 */</span>
			<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">rfpath</span><span class="p">,</span> <span class="n">RF_CHNLBW</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
				      <span class="n">BIT</span><span class="p">(</span><span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">18</span><span class="p">),</span>
				      <span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">8</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* Update for all band. */</span>
	<span class="cm">/* DMDP */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rf_type</span> <span class="o">==</span> <span class="n">RF_1T1R</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Use antenna 0,0xc04,0xd04 */</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_TRXPATHENABLE</span><span class="p">,</span> <span class="n">BMASKBYTE0</span><span class="p">,</span> <span class="mh">0x11</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM1_TRXPATHENABLE</span><span class="p">,</span> <span class="n">BDWORD</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>

		<span class="cm">/* enable ad/da clock1 for dual-phy reg0x888 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ADDALLOCKEN</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span> <span class="o">|</span>
				      <span class="n">BIT</span><span class="p">(</span><span class="mi">13</span><span class="p">),</span> <span class="mh">0x3</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">rtl92d_phy_enable_anotherphy</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
				 <span class="s">&quot;MAC1 use DBI to update 0x888</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="cm">/* 0x888 */</span>
			<span class="n">rtl92de_write_dword_dbi</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ADDALLOCKEN</span><span class="p">,</span>
						<span class="n">rtl92de_read_dword_dbi</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
						<span class="n">RFPGA0_ADDALLOCKEN</span><span class="p">,</span>
						<span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">))</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">13</span><span class="p">),</span>
						<span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>
			<span class="n">rtl92d_phy_powerdown_anotherphy</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Single PHY */</span>
		<span class="cm">/* Use antenna 0 &amp; 1,0xc04,0xd04 */</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_TRXPATHENABLE</span><span class="p">,</span> <span class="n">BMASKBYTE0</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">);</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM1_TRXPATHENABLE</span><span class="p">,</span> <span class="n">BDWORD</span><span class="p">,</span> <span class="mh">0x3</span><span class="p">);</span>
		<span class="cm">/* disable ad/da clock1,0x888 */</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ADDALLOCKEN</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">13</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">=</span> <span class="n">RF90_PATH_A</span><span class="p">;</span> <span class="n">rfpath</span> <span class="o">&lt;</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">num_total_rfpath</span><span class="p">;</span>
	     <span class="n">rfpath</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span><span class="p">[</span><span class="n">rfpath</span><span class="p">]</span> <span class="o">=</span> <span class="n">rtl_get_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">rfpath</span><span class="p">,</span>
						<span class="n">RF_CHNLBW</span><span class="p">,</span> <span class="n">BRFREGOFFSETMASK</span><span class="p">);</span>
		<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">reg_rf3c</span><span class="p">[</span><span class="n">rfpath</span><span class="p">]</span> <span class="o">=</span> <span class="n">rtl_get_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">rfpath</span><span class="p">,</span> <span class="mh">0x3C</span><span class="p">,</span>
			<span class="n">BRFREGOFFSETMASK</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;RF 0x18 = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;&lt;==</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

<span class="p">}</span>

<span class="n">bool</span> <span class="nf">rtl92d_phy_check_poweroff</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u8</span> <span class="n">u1btmp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">SINGLEMAC_SINGLEPHY</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u1btmp</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC0</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC0</span><span class="p">,</span> <span class="n">u1btmp</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">MAC0_ON</span><span class="p">));</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">globalmutex_power</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u1btmp</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC0</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC0</span><span class="p">,</span> <span class="n">u1btmp</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">MAC0_ON</span><span class="p">));</span>
		<span class="n">u1btmp</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC1</span><span class="p">);</span>
		<span class="n">u1btmp</span> <span class="o">&amp;=</span> <span class="n">MAC1_ON</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">u1btmp</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC1</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC1</span><span class="p">,</span> <span class="n">u1btmp</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">MAC1_ON</span><span class="p">));</span>
		<span class="n">u1btmp</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC0</span><span class="p">);</span>
		<span class="n">u1btmp</span> <span class="o">&amp;=</span> <span class="n">MAC0_ON</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">u1btmp</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">globalmutex_power</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">u1btmp</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_POWER_OFF_IN_PROCESS</span><span class="p">);</span>
	<span class="n">u1btmp</span> <span class="o">|=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_POWER_OFF_IN_PROCESS</span><span class="p">,</span> <span class="n">u1btmp</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">globalmutex_power</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
