/*
 * Copyright (C) 2013 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include "imx6dl.dtsi"

/ {
	model = "Freescale i.MX6 DualLite/Solo Wise HMI Board";
	compatible = "autorock,imx6dl-wisehmi", "autorock,imx6qdl-wisehmi", "fsl,imx6dl";

	memory {
		reg = <0x10000000 0x40000000>;
	};

	chosen {
		bootargs = "root=ubi0:rootfs rootfstype=ubifs ubi.mtd=ubifs rw console=ttymxc1,115200n8 splash=0x13000000,0x80000";
//		bootargs = "console=ttymxc1,115200n8 root=/dev/nfs nfsroot=192.168.0.55:/data/samba/nfs/mx6/rbctrl-root ip=192.168.0.114:192.168.0.254:192.168.0.254:255.255.255.0:freescale:eth0:off init=/linuxrc";
    };

	aliases {
		mxcfb0 = &mxcfb1;
	};

	/*ldb and lcd device naming rules: [manufacturers name]_[product number]
	 * all letters must be uppercase
	 * not allow named like :xxxx-1280x480
	 */
	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		min_nbuf = <2>;
		status = "okay";
	};

	regulators {
		compatible = "simple-bus";
		reg_usb_h1_vbus: usb_h1_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 0 0>;
			enable-active-high;
			regulator-boot-on;
		};

		reg_usb_otg_vbus: usb_otg_vbus {
			compatible = "regulator-fixed";
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 22 0>;
			enable-active-high;
			regulator-boot-on;
		};
	};

	psspi0 {
		compatible = "spi-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&psspi0_pins_cfg>;
		status = "okay";
		gpio-sck = <&gpio2 18 0>;
		gpio-mosi = <&gpio5 4 0>;
		num-chipselects = <1>;
		#address-cells = <1>;
		#size-cells = <0>;
		/* clients */

		psdev: psdev@0{
			compatible = "altr,passive-serial";
			reg = <0>;
			spi-max-frequency = <100000>;
			gpio-nstatus = <&gpio6 6 0>;
			gpio-confdone = <&gpio2 17 0>;
			gpio-nconfig = <&gpio2 16 0>;
		};
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	hog {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_0__GPIO1_IO00 	0x1b0b0		//gpio1.0 usb host1 power
				MX6QDL_PAD_EIM_D22__GPIO3_IO22	0x80000000	//gpio3.22 usb otg power
				MX6QDL_PAD_GPIO_3__GPIO1_IO03   0x80000000	//gpio1.3 usb host1 over current
				MX6QDL_PAD_EIM_D21__GPIO3_IO21  0x80000000	//gpio3.21 usb otg over current
				MX6QDL_PAD_GPIO_1__USB_OTG_ID	0x80000000	//usb otg id
				MX6QDL_PAD_GPIO_8__GPIO1_IO08	0x80000000	//fpga interrupt
			>;
		};
	};

	imx6qdl-wisehmi {
		pinctrl_enet: enetgrp {

			fsl,pins = <
			    /* RMII */
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO			0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC			0x1b0b0
				MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN		0x1b0b0
				MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER		0x1b0b0
				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN		0x1b0b0
				MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0		0x1b0b0
				MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1		0x1b0b0
				MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0		0x1b0b0
				MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1		0x1b0b0
				/* reset */
				MX6QDL_PAD_GPIO_2__GPIO1_IO02			0x80000000
				/* interrupt */
				MX6QDL_PAD_GPIO_9__GPIO1_IO09			0x80000000
				/* reference clock */
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK		0x4001b0a8
			>;
		};

		pinctrl_gpmi_nand: gpminandgrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CLE__NAND_CLE     0xb0b1
				MX6QDL_PAD_NANDF_ALE__NAND_ALE     0xb0b1
				MX6QDL_PAD_NANDF_WP_B__NAND_WP_B   0xb0b1
				MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000
				MX6QDL_PAD_NANDF_CS0__NAND_CE0_B   0xb0b1
				MX6QDL_PAD_NANDF_CS1__NAND_CE1_B   0xb0b1
				MX6QDL_PAD_NANDF_CS2__NAND_CE2_B   0xb0b1
				MX6QDL_PAD_NANDF_CS3__NAND_CE3_B   0xb0b1
				MX6QDL_PAD_SD4_CMD__NAND_RE_B      0xb0b1
				MX6QDL_PAD_SD4_CLK__NAND_WE_B      0xb0b1
				MX6QDL_PAD_NANDF_D0__NAND_DATA00   0xb0b1
				MX6QDL_PAD_NANDF_D1__NAND_DATA01   0xb0b1
				MX6QDL_PAD_NANDF_D2__NAND_DATA02   0xb0b1
				MX6QDL_PAD_NANDF_D3__NAND_DATA03   0xb0b1
				MX6QDL_PAD_NANDF_D4__NAND_DATA04   0xb0b1
				MX6QDL_PAD_NANDF_D5__NAND_DATA05   0xb0b1
				MX6QDL_PAD_NANDF_D6__NAND_DATA06   0xb0b1
				MX6QDL_PAD_NANDF_D7__NAND_DATA07   0xb0b1
				MX6QDL_PAD_SD4_DAT0__NAND_DQS      0x00b1
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D27__UART2_RX_DATA	0x1b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
			>;
		};

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__UART5_TX_DATA	0x1b0b1
				MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA	0x1b0b1
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17079
				MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10079
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17079
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17079
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17079
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17079
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17079
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17079
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17079
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17079
			>;
		};

		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX 0x80000000
				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX 0x80000000
			>;
		};

		pinctrl_flexcan2: flexcan2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 0x80000000
				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 0x80000000
			>;
		};

/*		pinctrl_ecspi2: ecspi2grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__ECSPI2_MISO 0x100b1
				MX6QDL_PAD_CSI0_DAT9__ECSPI2_MOSI  0x100b1
				MX6QDL_PAD_CSI0_DAT8__ECSPI2_SCLK  0x100b1
				// CS
				MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29  0x80000000
			>;
		};
		pinctrl_ipu1: ipu1grp {
			fsl,pins = <
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
				MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
			>;
		};*/
	};
	weim {
		pinctrl_weim_cs0: weim_cs0grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_CS0__EIM_CS0_B   0xb0b1
			>;
		};
		pinctrl_weim_cs1: weim_cs1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_CS1__EIM_CS1_B	0xb0b1
			>;
		};
		pinctrl_weim_nor: weim_norgrp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_OE__EIM_OE_B		0xb0b1
				MX6QDL_PAD_EIM_RW__EIM_RW		0xb0b1
				MX6QDL_PAD_EIM_WAIT__EIM_WAIT_B	0xb060
				MX6QDL_PAD_EIM_EB0__EIM_EB0_B	0x80000000
				MX6QDL_PAD_EIM_EB1__EIM_EB1_B	0x80000000
				MX6QDL_PAD_EIM_LBA__EIM_LBA_B	0x80000000
				MX6QDL_PAD_EIM_BCLK__EIM_BCLK	0x80000000
				/* data */
				MX6QDL_PAD_EIM_DA0__EIM_AD00	0xb0b0
				MX6QDL_PAD_EIM_DA1__EIM_AD01	0xb0b0
				MX6QDL_PAD_EIM_DA2__EIM_AD02	0xb0b0
				MX6QDL_PAD_EIM_DA3__EIM_AD03	0xb0b0
				MX6QDL_PAD_EIM_DA4__EIM_AD04	0xb0b0
				MX6QDL_PAD_EIM_DA5__EIM_AD05	0xb0b0
				MX6QDL_PAD_EIM_DA6__EIM_AD06	0xb0b0
				MX6QDL_PAD_EIM_DA7__EIM_AD07	0xb0b0
				MX6QDL_PAD_EIM_DA8__EIM_AD08	0xb0b0
				MX6QDL_PAD_EIM_DA9__EIM_AD09	0xb0b0
				MX6QDL_PAD_EIM_DA10__EIM_AD10	0xb0b0
				MX6QDL_PAD_EIM_DA11__EIM_AD11	0xb0b0
				MX6QDL_PAD_EIM_DA12__EIM_AD12	0xb0b0
				MX6QDL_PAD_EIM_DA13__EIM_AD13	0xb0b0
				MX6QDL_PAD_EIM_DA14__EIM_AD14	0xb0b0
				MX6QDL_PAD_EIM_DA15__EIM_AD15	0xb0b0
				/* address */
				MX6QDL_PAD_EIM_A17__EIM_ADDR17	0xb0b1
				MX6QDL_PAD_EIM_A16__EIM_ADDR16	0xb0b1
			>;
		};
	};

	psspi0_pins_cfg {
		psspi0_pins_cfg: psspi0 {
			fsl,pins = <
				MX6QDL_PAD_EIM_A20__GPIO2_IO18	0x80000000	//gpio2.18 fpga ps dclk
				MX6QDL_PAD_EIM_A24__GPIO5_IO04	0x80000000	//gpio5.4 fpga ps dat0
				MX6QDL_PAD_EIM_A21__GPIO2_IO17	0x80000000	//gpio2.17 fpga ps config done
				MX6QDL_PAD_EIM_A22__GPIO2_IO16	0x80000000	//gpio2.16 fpga ps nconfig
				MX6QDL_PAD_EIM_A23__GPIO6_IO06	0x80000000	//gpio6.6 fpga ps nstatus
			>;
		};
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rmii";
	phy-reset-gpios = <&gpio1 2 0>;
	status = "okay";
};

&gpmi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpmi_nand>;
	nand-on-flash-bbt;
	status = "okay";

	partition@0 {
		label = "kernel";
		reg = <0x0 0x500000>;
	};
	partition@500000 {
		label = "ubifs";
		reg = <0x500000 0x0>;
	};
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	bus-width = <8>;
	status = "okay";
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	status = "okay";
};

&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	dr_mode = "host";
	status = "okay";
};

&weim {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_weim_nor &pinctrl_weim_cs1 &pinctrl_weim_cs0>;
	fsl,weim-cs-gpr = <&gpr>;
	#address-cells = <2>;
	#size-cells = <1>;
	ranges = <0 0 0x08000000 0x02000000		//cs0, fpga
			1 0 0x0A000000 0x02000000	//cs1, fram
			2 0 0x0C000000 0x02000000	//cs2, unused
			3 0 0x0E000000 0x02000000>;	//cs3, unused

	/*<offset data offset data>...*/
	fsl,weim-reg-set = <0x9c 0x0	//ACLK is disabled
				0x90 ((1<<5)|(1<<3)|(3<<1)|(1<<0))	//BCLK always output divide 4
				0x94 ((14<<16)|(1<<0))	//enable dcr
				0x9c (1<<4)			//ACLK is enabled
				/*reset dcr*/
	/*			0x94 ((14<<16)|(1<<0)|(1<<1))
				0x94 ((14<<16)|(1<<0)|(1<<0))
				0x94 ((14<<16)|(1<<0)|(1<<1))*/
			>;

	status = "okay";

	fpga@0,0 {
		compatible = "rbctrl-fpga";
		reg = <0 0 0x4000>;
		interrupt-parent = <&gpio1>;
		interrupts = <8 0x8>;
		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <2>;
		fsl,weim-cs-timing = <0x00610089 0x00000001 0x1c172000
				0x00000000 0x1c3ca3ca 0x00000000>;
	};
	fram@1,0 {
		compatible = "mtd-ram";
		reg = <1 0 0x4000>;
		#address-cells = <1>;
		#size-cells = <1>;
		bank-width = <2>;
		fsl,weim-cs-timing = <0x00610089 0x00000001 0x1c172000
				0x00000000 0x1c3ca3ca 0x00000000>;
	};
};

&ldb {
	status = "okay";
	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
		crtc = "ipu1-di0";
		primary;
		status = "okay";

		display-timings {
			native-mode = <&AUO_A070XN01>;

			AUO_A070XN01: timing0{
				clock-frequency = <52000000>; /*HZ*/
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <104>;
				hfront-porch = <88>;
				vback-porch = <23>;
				vfront-porch = <11>;
				hsync-len = <128>;
				vsync-len = <4>;
			};
			AUO_A070SN02: timing1{
				clock-frequency = <40000000>; /*HZ*/
				hactive = <800>;
				vactive = <600>;
				hback-porch = <40>;
				hfront-porch = <88>;
				vback-porch = <39>;
				vfront-porch = <23>;
				hsync-len = <128>;
				vsync-len = <4>;
			};
		};
	};

/*	ipu_id = <0>;
	disp_id = <0>;
	ext_ref = <1>;
	mode = "sin0";
	sec_ipu_id = <0>;
	sec_disp_id = <1>;*/
};
