{"Source Block": ["serv/rtl/serv_csr.v@70:108@HdlStmProcess", "\n   assign mcause = (i_cnt[4:2] == 3'd0) ? mcause3_0[0] : //[3:0]\n\t\t   ((i_cnt[4:2] == 3'd7) & i_cnt_r[3]) ? mcause31 //[31]\n\t\t   : 1'b0;\n\n   always @(posedge i_clk) begin\n      if (i_mstatus_en & (i_cnt[4:2] == 3'd0) & i_cnt_r[3])\n\tmstatus_mie <= csr_in;\n\n      if (i_mie_en & (i_cnt[4:2] == 3'd1) & i_cnt_r[3])\n\tmie_mtie <= csr_in;\n\n      mstatus <= (i_cnt[4:2] == 0) & i_cnt_r[2] & mstatus_mie;\n\n      if (i_trap) begin\n\t mcause31  <= i_mtip & o_timer_irq_en;\n\t mcause3_0 <= (i_mtip & o_timer_irq_en) ? 4'd7 : i_mcause[3:0];\n      end\n      if (i_mscratch_en)\n\tmscratch <= {csr_in, mscratch[31:1]};\n\n      if (i_mtvec_en)\n\tmtvec <= {csr_in, mtvec[31:1]};\n\n      if (i_mepc_en | i_trap)\n\tmepc <= {i_trap ? i_pc : csr_in, mepc[31:1]};\n\n      if (i_mcause_en) begin\n\t if (i_cnt[4:2] == 3'd0)\n\t   mcause3_0 <= {csr_in, mcause3_0[3:1]};\n\t if ((i_cnt[4:2] == 3'd7) & i_cnt_r[3])\n\t   mcause31 <= csr_in;\n      end\n\n      if (i_mtval_en | i_trap)\n\tmtval <= {i_trap ? i_mtval : csr_in, mtval[31:1]};\n   end\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[88, "      if (i_mscratch_en)\n"], [89, "\tmscratch <= {csr_in, mscratch[31:1]};\n"], [91, "      if (i_mtvec_en)\n"], [92, "\tmtvec <= {csr_in, mtvec[31:1]};\n"]], "Add": []}}