* ******************************************************************************

* iCEcube Router

* Version:            2014.12.27052

* Build Date:         Dec  8 2014 15:05:17

* File Generated:     Jun 17 2015 16:21:51

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : un2_y_if_generate_plus_mult1_un47_sum_axb_7
T_1_3_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g0_4
T_2_3_wire_logic_cluster/lc_5/in_1

End 

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_6_THRU_CO
T_1_4_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g0_5
T_2_4_wire_logic_cluster/lc_4/in_1

End 

Net : un2_y_if_generate_plus_mult1_un68_sum_axb_7
T_1_2_wire_logic_cluster/lc_4/out
T_1_1_lc_trk_g0_4
T_1_1_wire_logic_cluster/lc_5/in_1

End 

Net : un2_y_if_generate_plus_mult1_un75_sum_cry_6_c_invZ0
T_2_1_wire_logic_cluster/lc_4/out
T_2_1_lc_trk_g2_4
T_2_1_input_2_4
T_2_1_wire_logic_cluster/lc_4/in_2

End 

Net : un2_y_if_generate_plus_mult1_un26_sum_cry_4
T_2_4_wire_logic_cluster/lc_2/cout
T_2_4_wire_logic_cluster/lc_3/in_3

Net : un13lto4_i_1_cascade_
T_4_1_wire_logic_cluster/lc_2/ltout
T_4_1_wire_logic_cluster/lc_3/in_2

End 

Net : N_47
T_5_1_wire_logic_cluster/lc_3/out
T_6_1_lc_trk_g1_3
T_6_1_wire_logic_cluster/lc_7/in_3

End 

Net : N_49
T_4_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g0_3
T_5_1_input_2_3
T_5_1_wire_logic_cluster/lc_3/in_2

End 

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_6
T_1_4_wire_logic_cluster/lc_4/cout
T_1_4_wire_logic_cluster/lc_5/in_3

End 

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_6_c_RNI5Q1VEZ0
T_1_2_wire_logic_cluster/lc_5/out
T_1_1_sp4_v_t_42
T_1_2_lc_trk_g2_2
T_1_2_wire_logic_cluster/lc_4/in_0

T_1_2_wire_logic_cluster/lc_5/out
T_1_1_lc_trk_g1_5
T_1_1_wire_logic_cluster/lc_1/in_1

T_1_2_wire_logic_cluster/lc_5/out
T_1_1_lc_trk_g1_5
T_1_1_input_2_2
T_1_1_wire_logic_cluster/lc_2/in_2

T_1_2_wire_logic_cluster/lc_5/out
T_1_1_lc_trk_g1_5
T_1_1_wire_logic_cluster/lc_3/in_1

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_6_c_RNITLSZ0Z12
T_1_3_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g1_5
T_1_3_wire_logic_cluster/lc_4/in_0

T_1_3_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g1_5
T_2_3_wire_logic_cluster/lc_1/in_1

T_1_3_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g1_5
T_2_3_input_2_2
T_2_3_wire_logic_cluster/lc_2/in_2

T_1_3_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g1_5
T_2_3_wire_logic_cluster/lc_3/in_1

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_6_c_RNIEETDZ0Z7
T_2_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_4/in_0

T_2_2_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g3_5
T_1_2_wire_logic_cluster/lc_1/in_1

T_2_2_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g3_5
T_1_2_input_2_2
T_1_2_wire_logic_cluster/lc_2/in_2

T_2_2_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g3_5
T_1_2_wire_logic_cluster/lc_3/in_1

End 

Net : un2_y_if_generate_plus_mult1_un75_sum_cry_6
T_2_1_wire_logic_cluster/lc_4/cout
T_2_1_wire_logic_cluster/lc_5/in_3

End 

Net : N_83_cascade_
T_4_1_wire_logic_cluster/lc_1/ltout
T_4_1_wire_logic_cluster/lc_2/in_2

End 

Net : un2_y_if_generate_plus_mult1_un26_sum_cry_4_c_RNI9SLCZ0
T_2_4_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g3_3
T_1_4_wire_logic_cluster/lc_6/in_0

T_2_4_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g2_3
T_1_4_wire_logic_cluster/lc_6/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g2_3
T_1_4_wire_logic_cluster/lc_4/in_1

End 

Net : un2_y_if_generate_plus_mult1_un75_sum_cry_6_c_RNINAPFRZ0Z1
T_2_1_wire_logic_cluster/lc_5/out
T_2_1_sp12_h_l_1
T_4_1_lc_trk_g0_6
T_4_1_wire_logic_cluster/lc_1/in_3

T_2_1_wire_logic_cluster/lc_5/out
T_2_1_sp12_h_l_1
T_4_1_lc_trk_g0_6
T_4_1_wire_logic_cluster/lc_2/in_0

T_2_1_wire_logic_cluster/lc_5/out
T_2_1_sp12_h_l_1
T_4_1_lc_trk_g0_6
T_4_1_wire_logic_cluster/lc_3/in_3

T_2_1_wire_logic_cluster/lc_5/out
T_2_1_sp12_h_l_1
T_5_1_lc_trk_g1_1
T_5_1_wire_logic_cluster/lc_3/in_1

End 

Net : un2_y_if_generate_plus_mult1_un26_sum_cry_4_c_RNIIOBPZ0
T_1_4_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g0_6
T_1_4_input_2_4
T_1_4_wire_logic_cluster/lc_4/in_2

End 

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_6_c_RNIJ7MFZ0
T_2_4_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g2_4
T_1_4_wire_logic_cluster/lc_4/in_0

T_2_4_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g2_4
T_1_3_wire_logic_cluster/lc_1/in_1

T_2_4_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g2_4
T_1_3_input_2_2
T_1_3_wire_logic_cluster/lc_2/in_2

T_2_4_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g2_4
T_1_3_wire_logic_cluster/lc_3/in_1

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_axb_7
T_1_4_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g0_4
T_1_3_wire_logic_cluster/lc_5/in_1

End 

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_6_c_RNI22UUTZ0
T_1_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g0_5
T_2_1_wire_logic_cluster/lc_4/in_3

T_1_1_wire_logic_cluster/lc_5/out
T_1_1_lc_trk_g3_5
T_1_1_wire_logic_cluster/lc_4/in_0

T_1_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g0_5
T_2_1_input_2_1
T_2_1_wire_logic_cluster/lc_1/in_2

T_1_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g0_5
T_2_1_wire_logic_cluster/lc_2/in_1

T_1_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g0_5
T_2_1_input_2_3
T_2_1_wire_logic_cluster/lc_3/in_2

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_6_c_RNIJJ1MZ0Z3
T_2_3_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g3_5
T_2_3_wire_logic_cluster/lc_4/in_0

T_2_3_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_1/in_1

T_2_3_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g1_5
T_2_2_input_2_2
T_2_2_wire_logic_cluster/lc_2/in_2

T_2_3_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_3/in_1

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_axb_7
T_2_3_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g0_4
T_2_2_wire_logic_cluster/lc_5/in_1

End 

Net : un2_y_if_generate_plus_mult1_un61_sum_axb_7
T_2_2_wire_logic_cluster/lc_4/out
T_1_2_lc_trk_g2_4
T_1_2_wire_logic_cluster/lc_5/in_1

End 

Net : yZ0Z_9
T_2_6_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_40
T_2_4_lc_trk_g3_0
T_2_4_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g3_0
T_1_5_wire_logic_cluster/lc_2/in_3

T_2_6_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_40
T_2_4_lc_trk_g2_0
T_2_4_wire_logic_cluster/lc_6/in_0

T_2_6_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g3_0
T_1_5_wire_logic_cluster/lc_0/in_3

T_2_6_wire_logic_cluster/lc_0/out
T_3_3_sp4_v_t_41
T_2_6_lc_trk_g3_1
T_2_6_input_2_0
T_2_6_wire_logic_cluster/lc_0/in_2

End 

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_6_c_RNIJ7MFZ0_cascade_
T_2_4_wire_logic_cluster/lc_4/ltout
T_2_4_wire_logic_cluster/lc_5/in_2

End 

Net : un2_y_if_generate_plus_mult1_un33_sum_i_7
T_2_4_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g3_5
T_1_3_input_2_4
T_1_3_wire_logic_cluster/lc_4/in_2

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_6
T_1_3_wire_logic_cluster/lc_4/cout
T_1_3_wire_logic_cluster/lc_5/in_3

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_6
T_2_3_wire_logic_cluster/lc_4/cout
T_2_3_wire_logic_cluster/lc_5/in_3

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_6
T_2_2_wire_logic_cluster/lc_4/cout
T_2_2_wire_logic_cluster/lc_5/in_3

End 

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_6
T_1_2_wire_logic_cluster/lc_4/cout
T_1_2_wire_logic_cluster/lc_5/in_3

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_6_c_RNIEETDZ0Z7_cascade_
T_2_2_wire_logic_cluster/lc_5/ltout
T_2_2_wire_logic_cluster/lc_6/in_2

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_6_c_RNITLSZ0Z12_cascade_
T_1_3_wire_logic_cluster/lc_5/ltout
T_1_3_wire_logic_cluster/lc_6/in_2

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_i_7
T_2_3_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g0_6
T_2_2_input_2_4
T_2_2_wire_logic_cluster/lc_4/in_2

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_6_c_RNIJJ1MZ0Z3_cascade_
T_2_3_wire_logic_cluster/lc_5/ltout
T_2_3_wire_logic_cluster/lc_6/in_2

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_i_7
T_2_2_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g2_6
T_1_2_input_2_4
T_1_2_wire_logic_cluster/lc_4/in_2

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_i_7
T_1_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g0_6
T_2_3_input_2_4
T_2_3_wire_logic_cluster/lc_4/in_2

End 

Net : un2_y_if_generate_plus_mult1_un75_sum_axb_7
T_1_1_wire_logic_cluster/lc_4/out
T_2_1_lc_trk_g0_4
T_2_1_wire_logic_cluster/lc_5/in_1

End 

Net : un2_y_if_generate_plus_mult1_un1_rem_adjust_cry_3_THRU_CO
T_5_1_wire_logic_cluster/lc_2/out
T_4_1_lc_trk_g3_2
T_4_1_wire_logic_cluster/lc_2/in_3

End 

Net : un2_y_if_generate_plus_mult1_un1_rem_adjust_cry_3
T_5_1_wire_logic_cluster/lc_1/cout
T_5_1_wire_logic_cluster/lc_2/in_3

Net : un2_y_if_generate_plus_mult1_un75_sum_cry_2_c_RNIFQFCUZ0
T_2_1_wire_logic_cluster/lc_1/out
T_3_1_sp4_h_l_2
T_5_1_lc_trk_g2_7
T_5_1_input_2_1
T_5_1_wire_logic_cluster/lc_1/in_2

T_2_1_wire_logic_cluster/lc_1/out
T_3_1_sp4_h_l_2
T_4_1_lc_trk_g2_2
T_4_1_wire_logic_cluster/lc_1/in_1

End 

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_6
T_1_1_wire_logic_cluster/lc_4/cout
T_1_1_wire_logic_cluster/lc_5/in_3

End 

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_6_c_RNI5Q1VEZ0_cascade_
T_1_2_wire_logic_cluster/lc_5/ltout
T_1_2_wire_logic_cluster/lc_6/in_2

End 

Net : un2_y_if_generate_plus_mult1_un61_sum_i_7
T_1_2_wire_logic_cluster/lc_6/out
T_1_1_lc_trk_g0_6
T_1_1_input_2_4
T_1_1_wire_logic_cluster/lc_4/in_2

End 

Net : un2_y_if_generate_plus_mult1_un26_sum_cry_3
T_2_4_wire_logic_cluster/lc_1/cout
T_2_4_wire_logic_cluster/lc_2/in_3

Net : un2_y_if_generate_plus_mult1_un26_sum_cry_2
T_2_4_wire_logic_cluster/lc_0/cout
T_2_4_wire_logic_cluster/lc_1/in_3

Net : un2_y_if_generate_plus_mult1_un26_sum_cry_3_c_RNI8QKCZ0
T_2_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g2_2
T_1_4_wire_logic_cluster/lc_3/in_1

End 

Net : un2_y_if_generate_plus_mult1_un26_sum_cry_2_c_RNI7OJCZ0
T_2_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g2_1
T_1_4_wire_logic_cluster/lc_2/in_1

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_4
T_2_3_wire_logic_cluster/lc_2/cout
T_2_3_wire_logic_cluster/lc_3/in_3

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_4_c_RNILM3VZ0Z6
T_2_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g2_3
T_1_2_wire_logic_cluster/lc_4/in_1

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_4_c_RNIFIVGZ0Z3
T_2_3_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g0_3
T_2_2_wire_logic_cluster/lc_4/in_1

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_4
T_2_2_wire_logic_cluster/lc_2/cout
T_2_2_wire_logic_cluster/lc_3/in_3

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_4_c_RNI5HAZ0Z81
T_1_3_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g0_3
T_2_3_wire_logic_cluster/lc_4/in_1

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_4
T_1_3_wire_logic_cluster/lc_2/cout
T_1_3_wire_logic_cluster/lc_3/in_3

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_3
T_2_3_wire_logic_cluster/lc_1/cout
T_2_3_wire_logic_cluster/lc_2/in_3

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_3_c_RNIRB5GZ0Z6
T_2_2_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g3_2
T_1_2_input_2_3
T_1_2_wire_logic_cluster/lc_3/in_2

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_3
T_1_3_wire_logic_cluster/lc_1/cout
T_1_3_wire_logic_cluster/lc_2/in_3

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_3
T_2_2_wire_logic_cluster/lc_1/cout
T_2_2_wire_logic_cluster/lc_2/in_3

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_3_c_RNIONZ0Z573
T_2_3_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g1_2
T_2_2_input_2_3
T_2_2_wire_logic_cluster/lc_3/in_2

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_3_c_RNI6QDZ0Z31
T_1_3_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g1_2
T_2_3_input_2_3
T_2_3_wire_logic_cluster/lc_3/in_2

End 

Net : un2_y_if_generate_plus_mult1_un75_sum_cry_3_c_RNIRD1NDZ0Z1
T_2_1_wire_logic_cluster/lc_2/out
T_2_1_sp4_h_l_9
T_4_1_lc_trk_g3_4
T_4_1_wire_logic_cluster/lc_2/in_1

T_2_1_wire_logic_cluster/lc_2/out
T_2_1_sp4_h_l_9
T_5_0_span4_vert_9
T_5_1_lc_trk_g0_1
T_5_1_wire_logic_cluster/lc_2/in_1

End 

Net : un2_y_if_generate_plus_mult1_un75_sum_cry_3
T_2_1_wire_logic_cluster/lc_1/cout
T_2_1_wire_logic_cluster/lc_2/in_3

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_5
T_2_2_wire_logic_cluster/lc_3/cout
T_2_2_wire_logic_cluster/lc_4/in_3

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_5
T_1_3_wire_logic_cluster/lc_3/cout
T_1_3_wire_logic_cluster/lc_4/in_3

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_5
T_2_3_wire_logic_cluster/lc_3/cout
T_2_3_wire_logic_cluster/lc_4/in_3

Net : un2_y_if_generate_plus_mult1_un33_sum_sbtinv_RNIG1LPZ0
T_1_3_wire_logic_cluster/lc_1/out
T_2_3_lc_trk_g0_1
T_2_3_wire_logic_cluster/lc_2/in_1

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_sbtinv_RNIVE8OZ0Z2
T_2_3_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g0_1
T_2_2_wire_logic_cluster/lc_2/in_1

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_2_c_RNIQ2OZ0Z14
T_2_2_wire_logic_cluster/lc_1/out
T_1_2_lc_trk_g2_1
T_1_2_wire_logic_cluster/lc_2/in_1

End 

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_4_c_RNIHE66EZ0
T_1_2_wire_logic_cluster/lc_3/out
T_1_1_lc_trk_g0_3
T_1_1_wire_logic_cluster/lc_4/in_1

End 

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_4
T_1_2_wire_logic_cluster/lc_2/cout
T_1_2_wire_logic_cluster/lc_3/in_3

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_3
T_1_2_wire_logic_cluster/lc_1/cout
T_1_2_wire_logic_cluster/lc_2/in_3

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_3_c_RNIF3ONBZ0
T_1_2_wire_logic_cluster/lc_2/out
T_1_1_lc_trk_g1_2
T_1_1_input_2_3
T_1_1_wire_logic_cluster/lc_3/in_2

End 

Net : y_RNIA5P7Z0Z_9
T_1_5_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g0_2
T_1_4_wire_logic_cluster/lc_1/in_1

End 

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_5
T_1_2_wire_logic_cluster/lc_3/cout
T_1_2_wire_logic_cluster/lc_4/in_3

Net : un2_y_if_generate_plus_mult1_un54_sum_sbtinv_RNIHHNPZ0Z7
T_1_2_wire_logic_cluster/lc_1/out
T_1_1_lc_trk_g0_1
T_1_1_wire_logic_cluster/lc_2/in_1

End 

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_3
T_1_1_wire_logic_cluster/lc_1/cout
T_1_1_wire_logic_cluster/lc_2/in_3

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_4_c_RNI36E1RZ0
T_1_1_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g0_3
T_2_1_wire_logic_cluster/lc_4/in_1

End 

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_4
T_1_1_wire_logic_cluster/lc_2/cout
T_1_1_wire_logic_cluster/lc_3/in_3

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_3_c_RNI4IC3NZ0
T_1_1_wire_logic_cluster/lc_2/out
T_2_1_lc_trk_g0_2
T_2_1_wire_logic_cluster/lc_3/in_1

End 

Net : un2_y_if_generate_plus_mult1_un1_rem_adjust_cry_4
T_5_1_wire_logic_cluster/lc_2/cout
T_5_1_wire_logic_cluster/lc_3/in_3

End 

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_5
T_1_1_wire_logic_cluster/lc_3/cout
T_1_1_wire_logic_cluster/lc_4/in_3

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_2_c_RNIDS8NFZ0
T_1_1_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g1_1
T_2_1_input_2_2
T_2_1_wire_logic_cluster/lc_2/in_2

End 

Net : yZ0Z_8
T_2_5_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g2_7
T_1_4_wire_logic_cluster/lc_0/in_1

T_2_5_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g2_7
T_1_4_wire_logic_cluster/lc_7/in_0

T_2_5_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g3_7
T_1_5_wire_logic_cluster/lc_5/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g3_7
T_2_5_wire_logic_cluster/lc_7/in_1

End 

Net : Pixel_RNOZ0Z_4
T_2_1_wire_logic_cluster/lc_3/out
T_3_1_sp4_h_l_6
T_5_1_lc_trk_g2_3
T_5_1_wire_logic_cluster/lc_3/in_0

End 

Net : un2_y_if_generate_plus_mult1_un75_sum_cry_4
T_2_1_wire_logic_cluster/lc_2/cout
T_2_1_wire_logic_cluster/lc_3/in_3

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_4_c_RNIFVHFZ0
T_1_4_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g0_3
T_1_3_wire_logic_cluster/lc_4/in_1

End 

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_4
T_1_4_wire_logic_cluster/lc_2/cout
T_1_4_wire_logic_cluster/lc_3/in_3

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_5
T_1_4_wire_logic_cluster/lc_3/cout
T_1_4_wire_logic_cluster/lc_4/in_3

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_3_c_RNIDRFFZ0
T_1_4_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g1_2
T_1_3_input_2_3
T_1_3_wire_logic_cluster/lc_3/in_2

End 

Net : un2_y_if_generate_plus_mult1_un26_sum_cry_5
T_2_4_wire_logic_cluster/lc_3/cout
T_2_4_wire_logic_cluster/lc_4/in_3

End 

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_3
T_1_4_wire_logic_cluster/lc_1/cout
T_1_4_wire_logic_cluster/lc_2/in_3

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_2_c_RNIF6KAZ0
T_1_4_wire_logic_cluster/lc_1/out
T_1_3_lc_trk_g0_1
T_1_3_wire_logic_cluster/lc_2/in_1

End 

Net : un2_y_if_generate_plus_mult1_un33_sum_cry_2
T_1_4_wire_logic_cluster/lc_0/cout
T_1_4_wire_logic_cluster/lc_1/in_3

Net : un2_y_if_generate_plus_mult1_un33_sum_i_0
T_1_4_wire_logic_cluster/lc_7/out
T_1_3_lc_trk_g0_7
T_1_3_input_2_1
T_1_3_wire_logic_cluster/lc_1/in_2

End 

Net : yZ0Z_7
T_2_5_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_41
T_0_3_span4_horz_28
T_1_3_lc_trk_g2_1
T_1_3_wire_logic_cluster/lc_0/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g0_6
T_2_4_wire_logic_cluster/lc_7/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g3_6
T_1_5_wire_logic_cluster/lc_6/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g1_6
T_2_5_wire_logic_cluster/lc_6/in_1

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_cry_2
T_1_3_wire_logic_cluster/lc_0/cout
T_1_3_wire_logic_cluster/lc_1/in_3

Net : un2_x_if_generate_plus_mult1_un75_sum_cry_7
T_5_2_wire_logic_cluster/lc_3/cout
T_5_2_wire_logic_cluster/lc_4/in_3

End 

Net : un2_x_if_generate_plus_mult1_un40_sum_cry_5_THRU_CO
T_6_5_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g2_1
T_7_4_wire_logic_cluster/lc_6/in_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g2_1
T_7_4_wire_logic_cluster/lc_6/in_3

T_6_5_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g2_1
T_7_4_input_2_3
T_7_4_wire_logic_cluster/lc_3/in_2

End 

Net : un2_x_if_generate_plus_mult1_un40_sum_cry_4_c_RNI8CEHZ0
T_7_4_wire_logic_cluster/lc_6/out
T_7_4_lc_trk_g0_6
T_7_4_wire_logic_cluster/lc_3/in_1

End 

Net : N_57
T_5_2_wire_logic_cluster/lc_5/out
T_6_1_lc_trk_g3_5
T_6_1_wire_logic_cluster/lc_3/in_3

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_cry_7
T_6_3_wire_logic_cluster/lc_3/cout
T_6_3_wire_logic_cluster/lc_4/in_3

End 

Net : un2_x_if_generate_plus_mult1_un54_sum_cry_7
T_7_3_wire_logic_cluster/lc_3/cout
T_7_3_wire_logic_cluster/lc_4/in_3

End 

Net : un2_x_if_generate_plus_mult1_un47_sum_i_8
T_7_4_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g1_5
T_7_3_wire_logic_cluster/lc_1/in_1

T_7_4_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g1_5
T_7_3_wire_logic_cluster/lc_3/in_1

End 

Net : un2_x_if_generate_plus_mult1_un47_sum_cry_7
T_7_4_wire_logic_cluster/lc_3/cout
T_7_4_wire_logic_cluster/lc_4/in_3

End 

Net : un2_x_if_generate_plus_mult1_un68_sum_cry_7_c_RNIVABUZ0Z5
T_6_2_wire_logic_cluster/lc_4/out
T_5_2_lc_trk_g2_4
T_5_2_wire_logic_cluster/lc_3/in_3

T_6_2_wire_logic_cluster/lc_4/out
T_6_2_lc_trk_g3_4
T_6_2_wire_logic_cluster/lc_3/in_0

T_6_2_wire_logic_cluster/lc_4/out
T_5_2_lc_trk_g2_4
T_5_2_input_2_2
T_5_2_wire_logic_cluster/lc_2/in_2

End 

Net : un2_x_if_generate_plus_mult1_un68_sum_cry_7
T_6_2_wire_logic_cluster/lc_3/cout
T_6_2_wire_logic_cluster/lc_4/in_3

End 

Net : un2_x_if_generate_plus_mult1_un75_sum_cry_7_c_RNIU3THBZ0_cascade_
T_5_2_wire_logic_cluster/lc_4/ltout
T_5_2_wire_logic_cluster/lc_5/in_2

End 

Net : un2_x_if_generate_plus_mult1_un54_sum_i_8
T_7_3_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g3_5
T_6_3_wire_logic_cluster/lc_1/in_1

T_7_3_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g3_5
T_6_3_wire_logic_cluster/lc_3/in_1

End 

Net : N_55
T_6_1_wire_logic_cluster/lc_2/out
T_6_1_lc_trk_g2_2
T_6_1_wire_logic_cluster/lc_7/in_1

End 

Net : N_59
T_6_1_wire_logic_cluster/lc_3/out
T_6_1_lc_trk_g3_3
T_6_1_input_2_2
T_6_1_wire_logic_cluster/lc_2/in_2

End 

Net : un2_x_if_generate_plus_mult1_un68_sum_i_8
T_5_2_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g1_3
T_5_2_wire_logic_cluster/lc_1/in_1

T_5_2_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g1_3
T_5_2_wire_logic_cluster/lc_3/in_1

End 

Net : xZ0Z_9
T_5_5_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g1_0
T_6_5_wire_logic_cluster/lc_0/in_1

T_5_5_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g2_0
T_6_4_wire_logic_cluster/lc_1/in_3

T_5_5_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g2_0
T_6_4_wire_logic_cluster/lc_7/in_3

T_5_5_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g2_0
T_6_4_wire_logic_cluster/lc_0/in_0

T_5_5_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g2_0
T_6_4_wire_logic_cluster/lc_3/in_3

T_5_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_0/in_0

End 

Net : un2_x_if_generate_plus_mult1_un40_sum_cry_5
T_6_5_wire_logic_cluster/lc_0/cout
T_6_5_wire_logic_cluster/lc_1/in_3

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_cry_7_c_RNI6N2RZ0Z2_cascade_
T_6_3_wire_logic_cluster/lc_4/ltout
T_6_3_wire_logic_cluster/lc_5/in_2

End 

Net : un2_x_if_generate_plus_mult1_un47_sum_cry_7_c_RNIE0BBZ0_cascade_
T_7_4_wire_logic_cluster/lc_4/ltout
T_7_4_wire_logic_cluster/lc_5/in_2

End 

Net : un2_x_if_generate_plus_mult1_un54_sum_cry_7_c_RNIJQCIZ0Z1_cascade_
T_7_3_wire_logic_cluster/lc_4/ltout
T_7_3_wire_logic_cluster/lc_5/in_2

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_i_8
T_6_3_wire_logic_cluster/lc_5/out
T_6_2_lc_trk_g1_5
T_6_2_wire_logic_cluster/lc_1/in_1

T_6_3_wire_logic_cluster/lc_5/out
T_6_2_lc_trk_g1_5
T_6_2_wire_logic_cluster/lc_3/in_1

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_cry_7_c_RNI6N2RZ0Z2
T_6_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g1_4
T_6_3_wire_logic_cluster/lc_3/in_0

T_6_3_wire_logic_cluster/lc_4/out
T_6_2_lc_trk_g1_4
T_6_2_wire_logic_cluster/lc_2/in_1

End 

Net : un2_x_if_generate_plus_mult1_un68_sum_axb_8
T_6_3_wire_logic_cluster/lc_3/out
T_6_2_lc_trk_g0_3
T_6_2_wire_logic_cluster/lc_4/in_1

End 

Net : un2_x_if_generate_plus_mult1_un54_sum_cry_7_c_RNIJQCIZ0Z1
T_7_3_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g3_4
T_7_3_wire_logic_cluster/lc_3/in_0

T_7_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g3_4
T_6_3_wire_logic_cluster/lc_2/in_1

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_axb_8
T_7_3_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g2_3
T_6_3_wire_logic_cluster/lc_4/in_1

End 

Net : un2_x_if_generate_plus_mult1_un47_sum_cry_7_c_RNIE0BBZ0
T_7_4_wire_logic_cluster/lc_4/out
T_7_4_lc_trk_g1_4
T_7_4_wire_logic_cluster/lc_3/in_0

T_7_4_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g1_4
T_7_3_wire_logic_cluster/lc_2/in_1

End 

Net : un2_x_if_generate_plus_mult1_un54_sum_axb_8
T_7_4_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g0_3
T_7_3_wire_logic_cluster/lc_4/in_1

End 

Net : un2_x_if_generate_plus_mult1_un75_sum_cry_7_c_RNIU3THBZ0
T_5_2_wire_logic_cluster/lc_4/out
T_6_1_lc_trk_g2_4
T_6_1_wire_logic_cluster/lc_3/in_1

T_5_2_wire_logic_cluster/lc_4/out
T_6_1_lc_trk_g2_4
T_6_1_wire_logic_cluster/lc_2/in_0

End 

Net : un2_y_if_generate_plus_mult1_un40_sum_i_0
T_2_4_wire_logic_cluster/lc_7/out
T_2_3_lc_trk_g0_7
T_2_3_input_2_1
T_2_3_wire_logic_cluster/lc_1/in_2

End 

Net : un2_x_if_generate_plus_mult1_un40_sum_cry_4_c_RNI46NZ0Z8
T_6_5_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g3_2
T_7_4_wire_logic_cluster/lc_2/in_1

End 

Net : un2_x_if_generate_plus_mult1_un40_sum_cry_5_THRU_CO_cascade_
T_6_5_wire_logic_cluster/lc_1/ltout
T_6_5_wire_logic_cluster/lc_2/in_2

End 

Net : un2_x_if_generate_plus_mult1_un75_sum_axb_8
T_6_2_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g2_3
T_5_2_wire_logic_cluster/lc_4/in_1

End 

Net : yZ0Z_6
T_2_5_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_47
T_2_3_lc_trk_g3_2
T_2_3_wire_logic_cluster/lc_0/in_1

T_2_5_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_47
T_2_3_lc_trk_g3_2
T_2_3_wire_logic_cluster/lc_7/in_0

T_2_5_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g3_5
T_1_5_wire_logic_cluster/lc_5/in_1

T_2_5_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g1_5
T_2_5_wire_logic_cluster/lc_5/in_1

End 

Net : un2_x_if_generate_plus_mult1_un75_sum_cry_4_c_RNIHZ0Z747
T_5_2_wire_logic_cluster/lc_1/out
T_6_1_lc_trk_g2_1
T_6_1_wire_logic_cluster/lc_3/in_0

T_5_2_wire_logic_cluster/lc_1/out
T_6_1_lc_trk_g2_1
T_6_1_input_2_1
T_6_1_wire_logic_cluster/lc_1/in_2

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_cry_5
T_6_3_wire_logic_cluster/lc_1/cout
T_6_3_wire_logic_cluster/lc_2/in_3

Net : un2_x_if_generate_plus_mult1_un54_sum_cry_5_c_RNIC2PUZ0
T_7_3_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g3_2
T_6_3_input_2_3
T_6_3_wire_logic_cluster/lc_3/in_2

End 

Net : un2_x_if_generate_plus_mult1_un54_sum_cry_5
T_7_3_wire_logic_cluster/lc_1/cout
T_7_3_wire_logic_cluster/lc_2/in_3

Net : un2_x_if_generate_plus_mult1_un61_sum_cry_5_c_RNIQDKDZ0Z2
T_6_3_wire_logic_cluster/lc_2/out
T_6_2_lc_trk_g1_2
T_6_2_input_2_3
T_6_2_wire_logic_cluster/lc_3/in_2

End 

Net : un2_x_if_generate_plus_mult1_un40_sum_i
T_6_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g1_1
T_7_4_wire_logic_cluster/lc_1/in_1

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_cry_6
T_6_3_wire_logic_cluster/lc_2/cout
T_6_3_wire_logic_cluster/lc_3/in_3

Net : un2_x_if_generate_plus_mult1_un54_sum_cry_6
T_7_3_wire_logic_cluster/lc_2/cout
T_7_3_wire_logic_cluster/lc_3/in_3

Net : un2_x_if_generate_plus_mult1_un61_sum_cry_4_c_RNI17PZ0Z02
T_6_3_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g1_1
T_6_2_input_2_2
T_6_2_wire_logic_cluster/lc_2/in_2

End 

Net : un2_x_if_generate_plus_mult1_un54_sum_cry_4_c_RNIV4GJZ0
T_7_3_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g3_1
T_6_3_input_2_2
T_6_3_wire_logic_cluster/lc_2/in_2

End 

Net : un2_x_if_generate_plus_mult1_un75_sum_cry_5
T_5_2_wire_logic_cluster/lc_1/cout
T_5_2_wire_logic_cluster/lc_2/in_3

Net : Pixel_RNOZ0Z_6
T_5_2_wire_logic_cluster/lc_2/out
T_6_1_lc_trk_g3_2
T_6_1_wire_logic_cluster/lc_2/in_1

End 

Net : un2_x_if_generate_plus_mult1_un1_rem_adjust_cry_5
T_6_1_wire_logic_cluster/lc_1/cout
T_6_1_wire_logic_cluster/lc_2/in_3

End 

Net : un2_x_if_generate_plus_mult1_un68_sum_cry_5_c_RNIMZ0Z0465
T_6_2_wire_logic_cluster/lc_2/out
T_5_2_lc_trk_g3_2
T_5_2_input_2_3
T_5_2_wire_logic_cluster/lc_3/in_2

End 

Net : un2_x_if_generate_plus_mult1_un68_sum_cry_5
T_6_2_wire_logic_cluster/lc_1/cout
T_6_2_wire_logic_cluster/lc_2/in_3

Net : xZ0Z_8
T_5_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_3
T_7_4_lc_trk_g3_6
T_7_4_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_3
T_7_4_lc_trk_g3_6
T_7_4_wire_logic_cluster/lc_7/in_0

T_5_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_3
T_6_4_lc_trk_g3_3
T_6_4_wire_logic_cluster/lc_7/in_1

T_5_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_3
T_6_4_lc_trk_g3_3
T_6_4_wire_logic_cluster/lc_3/in_1

T_5_4_wire_logic_cluster/lc_7/out
T_6_4_lc_trk_g0_7
T_6_4_wire_logic_cluster/lc_0/in_3

T_5_4_wire_logic_cluster/lc_7/out
T_6_5_lc_trk_g2_7
T_6_5_wire_logic_cluster/lc_0/in_3

T_5_4_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g3_7
T_5_4_wire_logic_cluster/lc_7/in_1

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_cry_2
T_2_3_wire_logic_cluster/lc_0/cout
T_2_3_wire_logic_cluster/lc_1/in_3

Net : un2_x_if_generate_plus_mult1_un47_sum_cry_6
T_7_4_wire_logic_cluster/lc_2/cout
T_7_4_wire_logic_cluster/lc_3/in_3

Net : un2_x_if_generate_plus_mult1_un68_sum_cry_6
T_6_2_wire_logic_cluster/lc_2/cout
T_6_2_wire_logic_cluster/lc_3/in_3

Net : un2_x_if_generate_plus_mult1_un47_sum_cry_5_c_RNIG20KZ0
T_7_4_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g1_2
T_7_3_input_2_3
T_7_3_wire_logic_cluster/lc_3/in_2

End 

Net : un2_x_if_generate_plus_mult1_un68_sum_cry_4_c_RNIQMVBZ0Z3
T_6_2_wire_logic_cluster/lc_1/out
T_5_2_lc_trk_g2_1
T_5_2_wire_logic_cluster/lc_2/in_1

End 

Net : un2_y_if_generate_plus_mult1_un47_sum_i_0
T_2_3_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g0_7
T_2_2_input_2_1
T_2_2_wire_logic_cluster/lc_1/in_2

End 

Net : un2_x_if_generate_plus_mult1_un47_sum_cry_5
T_7_4_wire_logic_cluster/lc_1/cout
T_7_4_wire_logic_cluster/lc_2/in_3

Net : un2_x_if_generate_plus_mult1_un47_sum_cry_4_c_RNIKSTHZ0
T_7_4_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g1_1
T_7_3_input_2_2
T_7_3_wire_logic_cluster/lc_2/in_2

End 

Net : un2_x_if_generate_plus_mult1_un47_sum_cry_4
T_7_4_wire_logic_cluster/lc_0/cout
T_7_4_wire_logic_cluster/lc_1/in_3

Net : yZ0Z_5
T_2_5_wire_logic_cluster/lc_4/out
T_2_1_sp4_v_t_45
T_2_2_lc_trk_g2_5
T_2_2_wire_logic_cluster/lc_0/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_2_0_span4_vert_40
T_1_2_lc_trk_g1_5
T_1_2_wire_logic_cluster/lc_7/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g3_4
T_1_5_wire_logic_cluster/lc_5/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_4/in_1

End 

Net : un2_x_if_generate_plus_mult1_un47_sum_i
T_7_4_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g0_7
T_7_3_input_2_1
T_7_3_wire_logic_cluster/lc_1/in_2

End 

Net : xZ0Z_7
T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_6_3_sp4_h_l_2
T_7_3_lc_trk_g3_2
T_7_3_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_6/out
T_6_3_lc_trk_g2_6
T_6_3_wire_logic_cluster/lc_7/in_3

T_5_4_wire_logic_cluster/lc_6/out
T_6_4_lc_trk_g1_6
T_6_4_wire_logic_cluster/lc_6/in_3

T_5_4_wire_logic_cluster/lc_6/out
T_6_4_lc_trk_g1_6
T_6_4_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g1_6
T_5_4_wire_logic_cluster/lc_6/in_1

T_5_4_wire_logic_cluster/lc_6/out
T_6_4_lc_trk_g0_6
T_6_4_input_2_4
T_6_4_wire_logic_cluster/lc_4/in_2

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_i_0
T_1_2_wire_logic_cluster/lc_7/out
T_1_2_lc_trk_g2_7
T_1_2_input_2_1
T_1_2_wire_logic_cluster/lc_1/in_2

End 

Net : un2_y_if_generate_plus_mult1_un54_sum_cry_2
T_2_2_wire_logic_cluster/lc_0/cout
T_2_2_wire_logic_cluster/lc_1/in_3

Net : un2_x_if_generate_plus_mult1_un54_sum_cry_4
T_7_3_wire_logic_cluster/lc_0/cout
T_7_3_wire_logic_cluster/lc_1/in_3

Net : yZ0Z_4
T_2_5_wire_logic_cluster/lc_3/out
T_2_1_sp4_v_t_43
T_1_2_lc_trk_g3_3
T_1_2_input_2_0
T_1_2_wire_logic_cluster/lc_0/in_2

T_2_5_wire_logic_cluster/lc_3/out
T_2_1_sp4_v_t_43
T_0_1_span4_horz_30
T_1_1_lc_trk_g3_3
T_1_1_wire_logic_cluster/lc_7/in_3

T_2_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g2_3
T_1_5_wire_logic_cluster/lc_6/in_1

T_2_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_3/in_1

End 

Net : un2_x_if_generate_plus_mult1_un54_sum_i
T_6_3_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g2_7
T_6_3_input_2_1
T_6_3_wire_logic_cluster/lc_1/in_2

End 

Net : xZ0Z_6
T_5_4_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g2_5
T_6_3_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g2_5
T_6_3_wire_logic_cluster/lc_6/in_3

T_5_4_wire_logic_cluster/lc_5/out
T_6_4_lc_trk_g0_5
T_6_4_wire_logic_cluster/lc_6/in_1

T_5_4_wire_logic_cluster/lc_5/out
T_6_4_lc_trk_g0_5
T_6_4_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g1_5
T_5_4_wire_logic_cluster/lc_5/in_1

T_5_4_wire_logic_cluster/lc_5/out
T_6_4_lc_trk_g0_5
T_6_4_wire_logic_cluster/lc_4/in_1

End 

Net : un2_y_if_generate_plus_mult1_un61_sum_cry_2
T_1_2_wire_logic_cluster/lc_0/cout
T_1_2_wire_logic_cluster/lc_1/in_3

Net : un2_y_if_generate_plus_mult1_un61_sum_i_0
T_1_1_wire_logic_cluster/lc_7/out
T_1_1_lc_trk_g2_7
T_1_1_input_2_1
T_1_1_wire_logic_cluster/lc_1/in_2

End 

Net : un2_counterlt7
T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_1/in_3

End 

Net : un2_counterlto4_2
T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_wire_logic_cluster/lc_4/in_3

End 

Net : un2_counter_0
T_2_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_1/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_3/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_5/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_7/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g1_2
T_1_7_wire_logic_cluster/lc_3/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g1_2
T_1_7_wire_logic_cluster/lc_1/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g1_2
T_1_7_wire_logic_cluster/lc_5/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g2_2
T_1_6_wire_logic_cluster/lc_0/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g2_2
T_1_6_wire_logic_cluster/lc_2/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g2_2
T_1_6_wire_logic_cluster/lc_4/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g2_2
T_1_6_wire_logic_cluster/lc_6/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g0_2
T_1_7_wire_logic_cluster/lc_2/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g0_2
T_1_7_wire_logic_cluster/lc_4/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g0_2
T_1_7_wire_logic_cluster/lc_0/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g1_2
T_1_7_wire_logic_cluster/lc_6/in_3

End 

Net : un2_counterlt11_cascade_
T_2_6_wire_logic_cluster/lc_1/ltout
T_2_6_wire_logic_cluster/lc_2/in_2

End 

Net : CounterZ0Z_4
T_1_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_3/in_0

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g3_4
T_1_6_wire_logic_cluster/lc_4/in_1

End 

Net : CounterZ0Z_3
T_1_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_3/in_3

T_1_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g1_3
T_1_6_wire_logic_cluster/lc_3/in_1

End 

Net : CounterZ0Z_0
T_1_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g0_0
T_2_6_wire_logic_cluster/lc_3/in_1

T_1_6_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_0/in_1

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_cry_4
T_6_3_wire_logic_cluster/lc_0/cout
T_6_3_wire_logic_cluster/lc_1/in_3

Net : yZ0Z_3
T_1_5_wire_logic_cluster/lc_7/out
T_1_0_span12_vert_22
T_1_1_lc_trk_g3_6
T_1_1_wire_logic_cluster/lc_0/in_1

T_1_5_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_39
T_2_0_span4_vert_23
T_2_1_lc_trk_g0_7
T_2_1_wire_logic_cluster/lc_6/in_3

T_1_5_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g2_7
T_2_4_wire_logic_cluster/lc_6/in_3

T_1_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g0_7
T_2_5_wire_logic_cluster/lc_2/in_1

T_1_5_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g2_7
T_1_5_input_2_7
T_1_5_wire_logic_cluster/lc_7/in_2

End 

Net : un2_x_if_generate_plus_mult1_un61_sum_i
T_6_3_wire_logic_cluster/lc_6/out
T_6_2_lc_trk_g1_6
T_6_2_input_2_1
T_6_2_wire_logic_cluster/lc_1/in_2

End 

Net : xZ0Z_5
T_5_4_wire_logic_cluster/lc_4/out
T_6_0_span4_vert_44
T_6_2_lc_trk_g2_1
T_6_2_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_4/out
T_6_0_span4_vert_44
T_5_2_lc_trk_g0_2
T_5_2_wire_logic_cluster/lc_7/in_3

T_5_4_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g0_4
T_6_4_wire_logic_cluster/lc_6/in_0

T_5_4_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g0_4
T_6_4_wire_logic_cluster/lc_5/in_3

T_5_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g3_4
T_5_4_wire_logic_cluster/lc_4/in_1

T_5_4_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g0_4
T_6_4_wire_logic_cluster/lc_4/in_0

End 

Net : un2_y_if_generate_plus_mult1_un68_sum_cry_2
T_1_1_wire_logic_cluster/lc_0/cout
T_1_1_wire_logic_cluster/lc_1/in_3

Net : un2_y_if_generate_plus_mult1_un68_sum_i_0
T_2_1_wire_logic_cluster/lc_6/out
T_2_1_lc_trk_g0_6
T_2_1_wire_logic_cluster/lc_1/in_1

End 

Net : CounterZ0Z_2
T_1_6_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g0_2
T_2_6_wire_logic_cluster/lc_4/in_0

T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g1_2
T_1_6_wire_logic_cluster/lc_2/in_1

End 

Net : CounterZ0Z_1
T_1_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g0_1
T_2_6_wire_logic_cluster/lc_4/in_1

T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_1/in_1

End 

Net : CounterZ0Z_5
T_1_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g1_5
T_2_6_input_2_4
T_2_6_wire_logic_cluster/lc_4/in_2

T_1_6_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g1_5
T_1_6_wire_logic_cluster/lc_5/in_1

End 

Net : yZ0Z_2
T_1_5_wire_logic_cluster/lc_3/out
T_2_1_sp4_v_t_42
T_2_0_span4_vert_10
T_2_1_lc_trk_g1_2
T_2_1_wire_logic_cluster/lc_0/in_1

T_1_5_wire_logic_cluster/lc_3/out
T_2_1_sp4_v_t_42
T_3_1_sp4_h_l_7
T_4_1_lc_trk_g3_7
T_4_1_wire_logic_cluster/lc_5/in_3

T_1_5_wire_logic_cluster/lc_3/out
T_2_1_sp4_v_t_42
T_2_0_span4_vert_10
T_1_1_lc_trk_g2_2
T_1_1_wire_logic_cluster/lc_0/in_0

T_1_5_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g2_3
T_2_4_wire_logic_cluster/lc_6/in_1

T_1_5_wire_logic_cluster/lc_3/out
T_2_1_sp4_v_t_42
T_3_1_sp4_h_l_7
T_4_1_lc_trk_g3_7
T_4_1_wire_logic_cluster/lc_3/in_1

T_1_5_wire_logic_cluster/lc_3/out
T_2_1_sp4_v_t_42
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_1/in_1

T_1_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g0_3
T_1_5_input_2_3
T_1_5_wire_logic_cluster/lc_3/in_2

End 

Net : un2_y_if_generate_plus_mult1_un75_sum_cry_2
T_2_1_wire_logic_cluster/lc_0/cout
T_2_1_wire_logic_cluster/lc_1/in_3

Net : Counter_cry_12
T_1_7_wire_logic_cluster/lc_4/cout
T_1_7_wire_logic_cluster/lc_5/in_3

End 

Net : un2_y_if_generate_plus_mult1_un75_sum_i_0
T_4_1_wire_logic_cluster/lc_5/out
T_5_1_lc_trk_g0_5
T_5_1_wire_logic_cluster/lc_0/in_1

T_4_1_wire_logic_cluster/lc_5/out
T_4_1_lc_trk_g1_5
T_4_1_wire_logic_cluster/lc_5/in_1

End 

Net : un2_y_if_generate_plus_mult1_un1_rem_adjust_cry_2_THRU_CO
T_5_1_wire_logic_cluster/lc_1/out
T_4_1_lc_trk_g2_1
T_4_1_wire_logic_cluster/lc_1/in_0

End 

Net : un2_y_if_generate_plus_mult1_un1_rem_adjust_cry_2
T_5_1_wire_logic_cluster/lc_0/cout
T_5_1_wire_logic_cluster/lc_1/in_3

Net : CounterZ0Z_11
T_1_7_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_2/in_0

T_1_7_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g1_3
T_1_7_wire_logic_cluster/lc_3/in_1

End 

Net : un2_counterlto11_1
T_2_7_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g1_2
T_2_6_wire_logic_cluster/lc_2/in_3

End 

Net : un2_x_if_generate_plus_mult1_un68_sum_cry_4
T_6_2_wire_logic_cluster/lc_0/cout
T_6_2_wire_logic_cluster/lc_1/in_3

Net : Counter_cry_11
T_1_7_wire_logic_cluster/lc_3/cout
T_1_7_wire_logic_cluster/lc_4/in_3

Net : CounterZ0Z_9
T_1_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g0_1
T_2_7_wire_logic_cluster/lc_2/in_1

T_1_7_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g3_1
T_1_7_wire_logic_cluster/lc_1/in_1

End 

Net : CounterZ0Z_10
T_1_7_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_2/in_3

T_1_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g3_2
T_1_7_wire_logic_cluster/lc_2/in_1

End 

Net : un2_x_if_generate_plus_mult1_un68_sum_i
T_5_2_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g2_7
T_5_2_input_2_1
T_5_2_wire_logic_cluster/lc_1/in_2

End 

Net : Counter_cry_10
T_1_7_wire_logic_cluster/lc_2/cout
T_1_7_wire_logic_cluster/lc_3/in_3

Net : Counter_cry_9
T_1_7_wire_logic_cluster/lc_1/cout
T_1_7_wire_logic_cluster/lc_2/in_3

Net : xZ0Z_4
T_5_4_wire_logic_cluster/lc_3/out
T_6_1_sp4_v_t_47
T_6_2_lc_trk_g3_7
T_6_2_wire_logic_cluster/lc_5/in_3

T_5_4_wire_logic_cluster/lc_3/out
T_5_1_sp4_v_t_46
T_5_2_lc_trk_g3_6
T_5_2_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_3/out
T_5_1_sp4_v_t_46
T_5_2_lc_trk_g3_6
T_5_2_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g1_3
T_6_4_input_2_6
T_6_4_wire_logic_cluster/lc_6/in_2

T_5_4_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g1_3
T_6_4_wire_logic_cluster/lc_5/in_1

T_5_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_3/in_1

End 

Net : un2_x_if_generate_plus_mult1_un1_rem_adjust_cry_4
T_6_1_wire_logic_cluster/lc_0/cout
T_6_1_wire_logic_cluster/lc_1/in_3

Net : un2_x_if_generate_plus_mult1_un1_rem_adjust_cry_4_THRU_CO
T_6_1_wire_logic_cluster/lc_1/out
T_6_1_lc_trk_g0_1
T_6_1_input_2_3
T_6_1_wire_logic_cluster/lc_3/in_2

End 

Net : un2_x_if_generate_plus_mult1_un75_sum_i_0
T_6_2_wire_logic_cluster/lc_5/out
T_6_1_lc_trk_g0_5
T_6_1_wire_logic_cluster/lc_0/in_1

T_6_2_wire_logic_cluster/lc_5/out
T_6_2_lc_trk_g2_5
T_6_2_wire_logic_cluster/lc_5/in_0

End 

Net : Counter_cry_8
T_1_7_wire_logic_cluster/lc_0/cout
T_1_7_wire_logic_cluster/lc_1/in_3

Net : bfn_1_7_0_
T_1_7_wire_logic_cluster/carry_in_mux/cout
T_1_7_wire_logic_cluster/lc_0/in_3

Net : CounterZ0Z_7
T_1_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g0_7
T_2_6_wire_logic_cluster/lc_1/in_0

T_1_6_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g3_7
T_1_6_wire_logic_cluster/lc_7/in_1

End 

Net : CounterZ0Z_6
T_1_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g0_6
T_2_6_wire_logic_cluster/lc_1/in_1

T_1_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g1_6
T_1_6_wire_logic_cluster/lc_6/in_1

End 

Net : CounterZ0Z_8
T_1_7_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g3_0
T_2_6_input_2_1
T_2_6_wire_logic_cluster/lc_1/in_2

T_1_7_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g3_0
T_1_7_wire_logic_cluster/lc_0/in_1

End 

Net : Pixel_0_sqmuxa_i_0
T_6_4_wire_logic_cluster/lc_3/out
T_6_0_span4_vert_43
T_6_1_lc_trk_g2_3
T_6_1_wire_logic_cluster/lc_7/in_0

End 

Net : N_140
T_1_5_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g2_6
T_2_4_input_2_6
T_2_4_wire_logic_cluster/lc_6/in_2

T_1_5_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g1_6
T_1_5_wire_logic_cluster/lc_0/in_1

End 

Net : un13_x_i_i_a2_0_3_cascade_
T_1_5_wire_logic_cluster/lc_5/ltout
T_1_5_wire_logic_cluster/lc_6/in_2

End 

Net : y_RNIMA162Z0Z_9
T_2_4_wire_logic_cluster/lc_6/out
T_0_4_span12_horz_0
T_6_4_lc_trk_g1_4
T_6_4_wire_logic_cluster/lc_3/in_0

T_2_4_wire_logic_cluster/lc_6/out
T_0_4_span12_horz_0
T_8_4_lc_trk_g0_0
T_8_4_wire_logic_cluster/lc_3/in_1

End 

Net : ClockVGAZ0
T_1_7_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g3_6
T_1_7_wire_logic_cluster/lc_6/in_1

T_1_7_wire_logic_cluster/lc_6/out
T_0_7_span4_horz_1
T_0_7_span4_vert_t_12
T_0_9_lc_trk_g1_0
T_0_9_wire_gbuf/in

End 

Net : N_85
T_1_5_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g1_4
T_1_5_input_2_5
T_1_5_wire_logic_cluster/lc_5/in_2

T_1_5_wire_logic_cluster/lc_4/out
T_1_1_sp4_v_t_45
T_2_1_sp4_h_l_8
T_4_1_lc_trk_g2_5
T_4_1_wire_logic_cluster/lc_3/in_0

T_1_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g1_4
T_2_5_wire_logic_cluster/lc_0/in_1

T_1_5_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g1_4
T_1_5_wire_logic_cluster/lc_4/in_3

End 

Net : Counter_cry_6
T_1_6_wire_logic_cluster/lc_6/cout
T_1_6_wire_logic_cluster/lc_7/in_3

Net : un2_x_if_generate_plus_mult1_un75_sum_cry_4
T_5_2_wire_logic_cluster/lc_0/cout
T_5_2_wire_logic_cluster/lc_1/in_3

Net : CounterZ0Z_13
T_1_7_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g3_5
T_2_6_wire_logic_cluster/lc_2/in_0

T_1_7_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_5/in_1

End 

Net : CounterZ0Z_12
T_1_7_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g3_4
T_2_6_wire_logic_cluster/lc_2/in_1

T_1_7_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g3_4
T_1_7_wire_logic_cluster/lc_4/in_1

End 

Net : Counter_cry_5
T_1_6_wire_logic_cluster/lc_5/cout
T_1_6_wire_logic_cluster/lc_6/in_3

Net : Counter_cry_4
T_1_6_wire_logic_cluster/lc_4/cout
T_1_6_wire_logic_cluster/lc_5/in_3

Net : N_89
T_5_4_wire_logic_cluster/lc_2/out
T_6_1_sp4_v_t_45
T_5_2_lc_trk_g3_5
T_5_2_wire_logic_cluster/lc_5/in_3

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g0_2
T_5_3_wire_logic_cluster/lc_1/in_3

T_5_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g1_2
T_5_4_wire_logic_cluster/lc_2/in_1

End 

Net : un13_x_i_i_a2_1
T_1_1_wire_logic_cluster/lc_0/out
T_1_0_span12_vert_16
T_1_5_lc_trk_g2_0
T_1_5_wire_logic_cluster/lc_0/in_0

End 

Net : N_130
T_1_5_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g2_0
T_2_6_wire_logic_cluster/lc_0/in_0

T_1_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_3/in_1

T_1_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_7/in_1

End 

Net : xZ0Z_1
T_5_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g3_6
T_5_3_wire_logic_cluster/lc_1/in_0

T_5_3_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g0_6
T_5_4_input_2_0
T_5_4_wire_logic_cluster/lc_0/in_2

T_5_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g3_6
T_5_3_wire_logic_cluster/lc_6/in_3

End 

Net : x_RNID8R22Z0Z_9
T_6_4_wire_logic_cluster/lc_7/out
T_6_2_sp4_v_t_43
T_3_6_sp4_h_l_6
T_2_2_sp4_v_t_43
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_4/in_0

T_6_4_wire_logic_cluster/lc_7/out
T_6_2_sp4_v_t_43
T_3_6_sp4_h_l_6
T_2_2_sp4_v_t_43
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_3/in_0

T_6_4_wire_logic_cluster/lc_7/out
T_6_2_sp4_v_t_43
T_3_6_sp4_h_l_6
T_2_2_sp4_v_t_43
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_5/in_0

T_6_4_wire_logic_cluster/lc_7/out
T_6_2_sp4_v_t_43
T_3_6_sp4_h_l_6
T_2_2_sp4_v_t_43
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_7/in_0

T_6_4_wire_logic_cluster/lc_7/out
T_6_2_sp4_v_t_43
T_3_6_sp4_h_l_6
T_2_2_sp4_v_t_46
T_2_5_lc_trk_g0_6
T_2_5_wire_logic_cluster/lc_4/in_0

T_6_4_wire_logic_cluster/lc_7/out
T_6_2_sp4_v_t_43
T_3_6_sp4_h_l_6
T_2_2_sp4_v_t_46
T_2_5_lc_trk_g0_6
T_2_5_wire_logic_cluster/lc_6/in_0

T_6_4_wire_logic_cluster/lc_7/out
T_6_2_sp4_v_t_43
T_3_6_sp4_h_l_6
T_2_2_sp4_v_t_43
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_1/in_3

T_6_4_wire_logic_cluster/lc_7/out
T_6_2_sp4_v_t_43
T_3_6_sp4_h_l_6
T_2_2_sp4_v_t_43
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_3/in_3

T_6_4_wire_logic_cluster/lc_7/out
T_6_2_sp4_v_t_43
T_3_6_sp4_h_l_6
T_2_2_sp4_v_t_43
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_7/in_3

T_6_4_wire_logic_cluster/lc_7/out
T_6_2_sp4_v_t_43
T_3_6_sp4_h_l_6
T_2_6_lc_trk_g1_6
T_2_6_wire_logic_cluster/lc_0/in_1

T_6_4_wire_logic_cluster/lc_7/out
T_4_4_sp4_h_l_11
T_5_4_lc_trk_g3_3
T_5_4_wire_logic_cluster/lc_4/in_0

T_6_4_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g2_7
T_5_4_wire_logic_cluster/lc_7/in_0

T_6_4_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g0_7
T_5_5_wire_logic_cluster/lc_0/in_1

End 

Net : un11_x_0_a2_2_2
T_5_3_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g2_1
T_6_4_wire_logic_cluster/lc_7/in_0

T_5_3_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g2_1
T_6_4_input_2_3
T_6_4_wire_logic_cluster/lc_3/in_2

End 

Net : xZ0Z_0
T_5_3_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g3_5
T_5_3_wire_logic_cluster/lc_1/in_1

T_5_3_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g0_5
T_5_4_wire_logic_cluster/lc_0/in_1

T_5_3_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g3_5
T_5_3_wire_logic_cluster/lc_6/in_0

T_5_3_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g3_5
T_5_3_wire_logic_cluster/lc_5/in_3

End 

Net : xZ0Z_2
T_5_4_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g0_1
T_5_3_input_2_1
T_5_3_wire_logic_cluster/lc_1/in_2

T_5_4_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_1/in_1

End 

Net : Counter_cry_3
T_1_6_wire_logic_cluster/lc_3/cout
T_1_6_wire_logic_cluster/lc_4/in_3

Net : Counter_cry_2
T_1_6_wire_logic_cluster/lc_2/cout
T_1_6_wire_logic_cluster/lc_3/in_3

Net : Counter_cry_1
T_1_6_wire_logic_cluster/lc_1/cout
T_1_6_wire_logic_cluster/lc_2/in_3

Net : un11_x_0_a2_1_cascade_
T_6_4_wire_logic_cluster/lc_6/ltout
T_6_4_wire_logic_cluster/lc_7/in_2

End 

Net : N_130_cascade_
T_1_5_wire_logic_cluster/lc_0/ltout
T_1_5_wire_logic_cluster/lc_1/in_2

End 

Net : N_90
T_6_4_wire_logic_cluster/lc_5/out
T_6_4_lc_trk_g1_5
T_6_4_input_2_0
T_6_4_wire_logic_cluster/lc_0/in_2

End 

Net : Pixel_0_sqmuxa_i_1
T_6_4_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_37
T_6_1_lc_trk_g2_5
T_6_1_input_2_7
T_6_1_wire_logic_cluster/lc_7/in_2

End 

Net : Counter_cry_0
T_1_6_wire_logic_cluster/lc_0/cout
T_1_6_wire_logic_cluster/lc_1/in_3

Net : un3_y_cry_2
T_2_5_wire_logic_cluster/lc_1/cout
T_2_5_wire_logic_cluster/lc_2/in_3

Net : un3_y_cry_2_THRU_CO
T_2_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g3_2
T_1_5_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_2_6_0_
T_2_6_wire_logic_cluster/carry_in_mux/cout
T_2_6_wire_logic_cluster/lc_0/in_3

End 

Net : yZ0Z_0
T_1_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g1_1
T_2_5_input_2_0
T_2_5_wire_logic_cluster/lc_0/in_2

T_1_5_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g1_1
T_1_5_input_2_0
T_1_5_wire_logic_cluster/lc_0/in_2

T_1_5_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g1_1
T_1_5_wire_logic_cluster/lc_1/in_1

T_1_5_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g1_1
T_1_5_input_2_4
T_1_5_wire_logic_cluster/lc_4/in_2

End 

Net : un3_y_cry_1_THRU_CO
T_2_5_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g2_1
T_1_5_wire_logic_cluster/lc_3/in_0

End 

Net : un3_y_cry_1
T_2_5_wire_logic_cluster/lc_0/cout
T_2_5_wire_logic_cluster/lc_1/in_3

Net : bfn_5_5_0_
T_5_5_wire_logic_cluster/carry_in_mux/cout
T_5_5_wire_logic_cluster/lc_0/in_3

End 

Net : un3_y_cry_7
T_2_5_wire_logic_cluster/lc_6/cout
T_2_5_wire_logic_cluster/lc_7/in_3

Net : un3_y_cry_6
T_2_5_wire_logic_cluster/lc_5/cout
T_2_5_wire_logic_cluster/lc_6/in_3

Net : un16_x_cry_7
T_5_4_wire_logic_cluster/lc_6/cout
T_5_4_wire_logic_cluster/lc_7/in_3

Net : un3_y_cry_5
T_2_5_wire_logic_cluster/lc_4/cout
T_2_5_wire_logic_cluster/lc_5/in_3

Net : un16_x_cry_6
T_5_4_wire_logic_cluster/lc_5/cout
T_5_4_wire_logic_cluster/lc_6/in_3

Net : un3_y_cry_4
T_2_5_wire_logic_cluster/lc_3/cout
T_2_5_wire_logic_cluster/lc_4/in_3

Net : un1_xlto9_i_0
T_6_5_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g1_0
T_6_4_wire_logic_cluster/lc_4/in_3

End 

Net : un16_x_cry_5
T_5_4_wire_logic_cluster/lc_4/cout
T_5_4_wire_logic_cluster/lc_5/in_3

Net : un3_y_cry_3
T_2_5_wire_logic_cluster/lc_2/cout
T_2_5_wire_logic_cluster/lc_3/in_3

Net : un16_x_cry_4
T_5_4_wire_logic_cluster/lc_3/cout
T_5_4_wire_logic_cluster/lc_4/in_3

Net : un16_x_cry_3
T_5_4_wire_logic_cluster/lc_2/cout
T_5_4_wire_logic_cluster/lc_3/in_3

Net : un16_x_cry_2
T_5_4_wire_logic_cluster/lc_1/cout
T_5_4_wire_logic_cluster/lc_2/in_3

Net : un16_x_cry_1
T_5_4_wire_logic_cluster/lc_0/cout
T_5_4_wire_logic_cluster/lc_1/in_3

Net : CONSTANT_ONE_NET
T_4_1_wire_logic_cluster/lc_4/out
T_5_1_lc_trk_g0_4
T_5_1_wire_logic_cluster/lc_1/in_1

T_4_1_wire_logic_cluster/lc_4/out
T_5_1_lc_trk_g0_4
T_5_1_input_2_2
T_5_1_wire_logic_cluster/lc_2/in_2

T_4_1_wire_logic_cluster/lc_4/out
T_3_1_sp4_h_l_0
T_6_1_sp4_v_t_40
T_6_2_lc_trk_g2_0
T_6_2_wire_logic_cluster/lc_5/in_1

T_4_1_wire_logic_cluster/lc_4/out
T_3_1_sp4_h_l_0
T_2_1_sp4_v_t_37
T_2_4_lc_trk_g1_5
T_2_4_wire_logic_cluster/lc_1/in_1

T_4_1_wire_logic_cluster/lc_4/out
T_4_0_span4_vert_40
T_0_4_span4_horz_5
T_2_4_lc_trk_g2_5
T_2_4_input_2_1
T_2_4_wire_logic_cluster/lc_1/in_2

T_4_1_wire_logic_cluster/lc_4/out
T_4_0_span4_vert_40
T_0_4_span4_horz_5
T_2_4_lc_trk_g2_5
T_2_4_wire_logic_cluster/lc_2/in_1

T_4_1_wire_logic_cluster/lc_4/out
T_3_1_sp4_h_l_0
T_2_1_sp4_v_t_37
T_2_4_lc_trk_g1_5
T_2_4_wire_logic_cluster/lc_3/in_1

T_4_1_wire_logic_cluster/lc_4/out
T_4_0_span4_vert_40
T_5_4_sp4_h_l_5
T_7_4_lc_trk_g2_0
T_7_4_input_2_2
T_7_4_wire_logic_cluster/lc_2/in_2

T_4_1_wire_logic_cluster/lc_4/out
T_3_1_sp4_h_l_0
T_2_1_sp4_v_t_37
T_1_4_lc_trk_g2_5
T_1_4_input_2_1
T_1_4_wire_logic_cluster/lc_1/in_2

T_4_1_wire_logic_cluster/lc_4/out
T_4_0_span4_vert_40
T_0_4_span4_horz_5
T_1_4_lc_trk_g0_0
T_1_4_input_2_2
T_1_4_wire_logic_cluster/lc_2/in_2

T_4_1_wire_logic_cluster/lc_4/out
T_3_1_sp4_h_l_0
T_2_1_sp4_v_t_37
T_1_4_lc_trk_g2_5
T_1_4_input_2_3
T_1_4_wire_logic_cluster/lc_3/in_2

End 

Net : VSync_c
T_8_4_wire_logic_cluster/lc_3/out
T_8_0_span12_vert_13
T_8_0_lc_trk_g0_5
T_8_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : Clock12MHz_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET_cascade_
T_4_1_wire_logic_cluster/lc_4/ltout
T_4_1_wire_logic_cluster/lc_5/in_2

End 

Net : Pixel_c
T_6_1_wire_logic_cluster/lc_7/out
T_6_1_sp4_h_l_3
T_9_0_span4_vert_3
T_9_0_lc_trk_g0_3
T_9_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : HSync_c
T_6_4_wire_logic_cluster/lc_4/out
T_6_3_sp4_v_t_40
T_6_0_span4_vert_25
T_6_0_span4_horz_r_0
T_9_0_lc_trk_g0_4
T_9_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : G_167
T_1_8_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g3_0
T_1_8_wire_logic_cluster/lc_0/in_1

T_1_8_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g3_0
T_1_8_wire_logic_cluster/lc_0/in_3

T_1_8_wire_logic_cluster/lc_0/out
T_1_4_sp4_v_t_37
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_0/out
T_1_4_sp4_v_t_37
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_0/out
T_1_4_sp4_v_t_37
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_0/out
T_1_4_sp4_v_t_37
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_0/out
T_1_4_sp4_v_t_37
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_0/out
T_1_4_sp4_v_t_37
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_0/out
T_1_4_sp4_v_t_37
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_0/out
T_1_4_sp12_v_t_23
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_0/out
T_1_4_sp12_v_t_23
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_0/out
T_1_4_sp12_v_t_23
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_0/out
T_1_4_sp12_v_t_23
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_0/out
T_1_4_sp12_v_t_23
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_0/out
T_1_4_sp12_v_t_23
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_0/out
T_1_4_sp12_v_t_23
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_0/out
T_1_4_sp12_v_t_23
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_5/s_r

End 

Net : ClockVGA_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_3_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_4_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_1_wire_logic_cluster/lc_3/clk

End 

Net : bfn_1_6_0_
