\BOOKMARK [0][-]{chapter.1}{Introducci\363n}{}% 1
\BOOKMARK [1][-]{section.1.1}{Marco tem\341tico}{chapter.1}% 2
\BOOKMARK [2][-]{subsection.1.1.1}{Esculturas cin\351ticas}{section.1.1}% 3
\BOOKMARK [3][-]{subsubsection.1.1.1.1}{Definici\363n}{subsection.1.1.1}% 4
\BOOKMARK [3][-]{subsubsection.1.1.1.2}{Aplicaciones y estado actual del arte}{subsection.1.1.1}% 5
\BOOKMARK [2][-]{subsection.1.1.2}{Sistemas de iluminaci\363n}{section.1.1}% 6
\BOOKMARK [3][-]{subsubsection.1.1.2.1}{Equipos de luces}{subsection.1.1.2}% 7
\BOOKMARK [3][-]{subsubsection.1.1.2.2}{Consolas de control de luminaria}{subsection.1.1.2}% 8
\BOOKMARK [1][-]{section.1.2}{DMX}{chapter.1}% 9
\BOOKMARK [2][-]{subsection.1.2.1}{Definici\363n e historia}{section.1.2}% 10
\BOOKMARK [2][-]{subsection.1.2.2}{Capa f\355sica}{section.1.2}% 11
\BOOKMARK [3][-]{subsubsection.1.2.2.1}{Cableado y conectores}{subsection.1.2.2}% 12
\BOOKMARK [3][-]{subsubsection.1.2.2.2}{Topolog\355a}{subsection.1.2.2}% 13
\BOOKMARK [3][-]{subsubsection.1.2.2.3}{Se\361al}{subsection.1.2.2}% 14
\BOOKMARK [2][-]{subsection.1.2.3}{Capa de enlace de datos}{section.1.2}% 15
\BOOKMARK [3][-]{subsubsection.1.2.3.1}{Subcapa de control de enlace l\363gico}{subsection.1.2.3}% 16
\BOOKMARK [3][-]{subsubsection.1.2.3.2}{Subcapa de control de acceso al medio}{subsection.1.2.3}% 17
\BOOKMARK [1][-]{section.1.3}{Updown}{chapter.1}% 18
\BOOKMARK [2][-]{subsection.1.3.1}{Definici\363n}{section.1.3}% 19
\BOOKMARK [2][-]{subsection.1.3.2}{Descripci\363n del sistema}{section.1.3}% 20
\BOOKMARK [3][-]{subsubsection.1.3.2.1}{Fuente de alimentaci\363n}{subsection.1.3.2}% 21
\BOOKMARK [3][-]{subsubsection.1.3.2.2}{Entrada y salida DMX}{subsection.1.3.2}% 22
\BOOKMARK [3][-]{subsubsection.1.3.2.3}{Dip-switch}{subsection.1.3.2}% 23
\BOOKMARK [3][-]{subsubsection.1.3.2.4}{Freno}{subsection.1.3.2}% 24
\BOOKMARK [3][-]{subsubsection.1.3.2.5}{Fin de carrera}{subsection.1.3.2}% 25
\BOOKMARK [3][-]{subsubsection.1.3.2.6}{Sistema motor}{subsection.1.3.2}% 26
\BOOKMARK [3][-]{subsubsection.1.3.2.7}{Placa de control}{subsection.1.3.2}% 27
\BOOKMARK [2][-]{subsection.1.3.3}{Resumen de entradas y salidas del sistema}{section.1.3}% 28
\BOOKMARK [3][-]{subsubsection.1.3.3.1}{Entradas}{subsection.1.3.3}% 29
\BOOKMARK [3][-]{subsubsection.1.3.3.2}{Salidas}{subsection.1.3.3}% 30
\BOOKMARK [1][-]{section.1.4}{Justificaci\363n del proyecto}{chapter.1}% 31
\BOOKMARK [1][-]{section.1.5}{Objetivos}{chapter.1}% 32
\BOOKMARK [2][-]{subsection.1.5.1}{REQ-01}{section.1.5}% 33
\BOOKMARK [2][-]{subsection.1.5.2}{REQ-02}{section.1.5}% 34
\BOOKMARK [2][-]{subsection.1.5.3}{REQ-03}{section.1.5}% 35
\BOOKMARK [2][-]{subsection.1.5.4}{REQ-04}{section.1.5}% 36
\BOOKMARK [2][-]{subsection.1.5.5}{REQ-05}{section.1.5}% 37
\BOOKMARK [2][-]{subsection.1.5.6}{Otros}{section.1.5}% 38
\BOOKMARK [0][-]{chapter.2}{Dise\361o}{}% 39
\BOOKMARK [1][-]{section.2.1}{An\341lisis de los requerimientos a resolver}{chapter.2}% 40
\BOOKMARK [2][-]{subsection.2.1.1}{REQ-01}{section.2.1}% 41
\BOOKMARK [3][-]{subsubsection.2.1.1.1}{An\341lisis}{subsection.2.1.1}% 42
\BOOKMARK [3][-]{subsubsection.2.1.1.2}{Diagr\341ma de m\363dulos}{subsection.2.1.1}% 43
\BOOKMARK [2][-]{subsection.2.1.2}{REQ-02}{section.2.1}% 44
\BOOKMARK [2][-]{subsection.2.1.3}{REQ-03}{section.2.1}% 45
\BOOKMARK [2][-]{subsection.2.1.4}{REQ-04}{section.2.1}% 46
\BOOKMARK [2][-]{subsection.2.1.5}{REQ-05}{section.2.1}% 47
\BOOKMARK [1][-]{section.2.2}{Hardware}{chapter.2}% 48
\BOOKMARK [1][-]{section.2.3}{Firmware}{chapter.2}% 49
\BOOKMARK [1][-]{section.2.4}{Controlador}{chapter.2}% 50
\BOOKMARK [0][-]{chapter.3}{Desarrollo}{}% 51
\BOOKMARK [1][-]{section.3.1}{d1}{chapter.3}% 52
\BOOKMARK [2][-]{subsection.3.1.1}{d11}{section.3.1}% 53
\BOOKMARK [2][-]{subsection.3.1.2}{d12}{section.3.1}% 54
\BOOKMARK [0][-]{chapter.4}{Implementaci\363n}{}% 55
\BOOKMARK [1][-]{section.4.1}{i1}{chapter.4}% 56
\BOOKMARK [2][-]{subsection.4.1.1}{i11}{section.4.1}% 57
\BOOKMARK [2][-]{subsection.4.1.2}{i12}{section.4.1}% 58
\BOOKMARK [0][-]{chapter.5}{Conclusiones}{}% 59
\BOOKMARK [1][-]{section.5.1}{c1}{chapter.5}% 60
