VPR FPGA Placement and Routing.
Version: 8.1.0-dev+5ff861344
Revision: v8.0.0-rc2-3044-g5ff861344
Compiled: 2022-09-23T02:30:32
Compiler: GNU 10.2.1 on Linux-5.4.0-faked aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml helloworldfpga.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /data/data/com.termux/files/home/fpga-examples/blink/build/helloworldfpga_dummy.sdc --route


Architecture file: /data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: helloworldfpga

# Loading Architecture Description
# Loading Architecture Description took 1.39 seconds (max_rss 27.8 MiB, delta_rss +24.2 MiB)
# Building complex block graph
# Building complex block graph took 0.38 seconds (max_rss 34.6 MiB, delta_rss +6.8 MiB)
# Load circuit
# Load circuit took 0.04 seconds (max_rss 36.2 MiB, delta_rss +1.6 MiB)
# Clean circuit
Absorbed 979 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   39 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 145
# Clean circuit took 0.02 seconds (max_rss 36.4 MiB, delta_rss +0.3 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 36.7 MiB, delta_rss +0.3 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 36.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 112
    .output   :       3
    ASSP      :       1
    BIDIR_CELL:       3
    C_FRAG    :      32
    F_FRAG    :       1
    GND       :       1
    Q_FRAG    :      28
    T_FRAG    :      42
    VCC       :       1
  Nets  : 109
    Avg Fanout:     9.9
    Max Fanout:   505.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1191
  Timing Graph Edges: 1941
  Timing Graph Levels: 24
# Build Timing Graph took 0.00 seconds (max_rss 36.7 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 28 pins (2.4%), 28 blocks (25.0%)
# Load Timing Constraints

SDC file '/data/data/com.termux/files/home/fpga-examples/blink/build/helloworldfpga_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 36.7 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: helloworldfpga.net
Circuit placement file: helloworldfpga.place
Circuit routing file: helloworldfpga.route
Circuit SDC file: /data/data/com.termux/files/home/fpga-examples/blink/build/helloworldfpga_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'helloworldfpga.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.085254 seconds).
# Load Packing took 0.09 seconds (max_rss 37.6 MiB, delta_rss +0.9 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #57 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #58 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 81
Netlist num_blocks: 59
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 53.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 3.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 0
Netlist output pins: 9


Pb types usage...
  PB-LOGIC          : 53
   LOGIC            : 53
    FRAGS           : 53
     c_frag_modes   : 53
      SINGLE        : 32
       c_frag       : 32
      SPLIT         : 21
       b_frag       : 21
       t_frag       : 21
     f_frag         : 1
     q_frag_modes   : 28
      INT           : 25
       q_frag       : 25
      EXT           : 3
       q_frag       : 3
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 3
   BIDIR            : 3
    OUTPUT          : 3
     bidir          : 3
     outpad         : 3
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		53	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		3	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.04 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.06 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.09 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.02 seconds (max_rss 37.7 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 4: This architecture version is for VPR 8.1.0-dev+5ff861344 while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 3.07 seconds (max_rss 441.3 MiB, delta_rss +403.6 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 6.68 seconds (max_rss 441.3 MiB, delta_rss +403.6 MiB)

# Load Placement
Reading helloworldfpga.place.

Successfully read helloworldfpga.place.

# Load Placement took 0.00 seconds (max_rss 441.3 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 81.83 seconds (max_rss 441.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 441.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 81.83 seconds (max_rss 441.3 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 648 ( 62.7%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)  34 (  3.3%) |**
[      0.4:      0.5)  29 (  2.8%) |**
[      0.5:      0.6)  48 (  4.6%) |***
[      0.6:      0.7)  31 (  3.0%) |**
[      0.7:      0.8)  27 (  2.6%) |**
[      0.8:      0.9)  29 (  2.8%) |**
[      0.9:        1) 187 ( 18.1%) |**************
## Initializing router criticalities took 0.01 seconds (max_rss 450.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1   24.0     0.0    0 2.7e+07      81    1033    1568 ( 0.112%)   25118 ( 1.8%)   60.086     -1488.    -60.086      0.000      0.000      N/A
   2   19.8     4.0    0 2.1e+07      76     668     730 ( 0.052%)   25386 ( 1.8%)   60.164     -1489.    -60.164      0.000      0.000      N/A
   3   13.4     5.2    0 1.4e+07      49     441     447 ( 0.032%)   25451 ( 1.8%)   60.136     -1493.    -60.136      0.000      0.000      N/A
   4    9.1     6.8    0 9603625      42     336     277 ( 0.020%)   25813 ( 1.8%)   60.201     -1498.    -60.201      0.000      0.000      N/A
   5    7.0     8.8    0 7162369      23     201     171 ( 0.012%)   25857 ( 1.8%)   60.201     -1499.    -60.201      0.000      0.000      N/A
   6    7.8    11.4    0 7926736      19     135     102 ( 0.007%)   25917 ( 1.8%)   60.201     -1498.    -60.201      0.000      0.000      N/A
   7    8.4    14.9    0 8367592      19     109      81 ( 0.006%)   26041 ( 1.8%)   60.201     -1498.    -60.201      0.000      0.000      N/A
   8    5.3    19.3    0 5321424      12      62      50 ( 0.004%)   26178 ( 1.9%)   60.201     -1500.    -60.201      0.000      0.000      N/A
   9    4.2    25.1    0 4228097      11      50      24 ( 0.002%)   26264 ( 1.9%)   59.915     -1500.    -59.915      0.000      0.000      N/A
  10    4.9    32.6    0 4757507       7      31      24 ( 0.002%)   26336 ( 1.9%)   59.915     -1500.    -59.915      0.000      0.000       16
  11    3.0    42.4    0 2932146       5      19      20 ( 0.001%)   26387 ( 1.9%)   59.915     -1500.    -59.915      0.000      0.000       17
  12    2.3    55.1    0 2347944       7      21      18 ( 0.001%)   26396 ( 1.9%)   59.915     -1500.    -59.915      0.000      0.000       19
  13    2.8    71.7    0 2655233       5      11      12 ( 0.001%)   26404 ( 1.9%)   60.415     -1501.    -60.415      0.000      0.000       21
  14    0.7    93.2    0  679822       3       6       3 ( 0.000%)   26456 ( 1.9%)   60.415     -1503.    -60.415      0.000      0.000       22
  15    0.2   121.1    0  117173       2       3       0 ( 0.000%)   26485 ( 1.9%)   60.415     -1505.    -60.415      0.000      0.000       19
Restoring best routing
Critical path: 60.4146 ns
Successfully routed after 15 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 648 ( 62.7%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   2 (  0.2%) |
[      0.3:      0.4)  32 (  3.1%) |**
[      0.4:      0.5)  43 (  4.2%) |***
[      0.5:      0.6)  38 (  3.7%) |***
[      0.6:      0.7)  27 (  2.6%) |**
[      0.7:      0.8)  29 (  2.8%) |**
[      0.8:      0.9)  24 (  2.3%) |**
[      0.9:        1) 190 ( 18.4%) |**************
Router Stats: total_nets_routed: 361 total_connections_routed: 3126 total_heap_pushes: 118309086 total_heap_pops: 106194337
# Routing took 116.58 seconds (max_rss 450.9 MiB, delta_rss +9.6 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1325297550
Circuit successfully routed with a channel width factor of 100.
Incr Slack updates 16 in 0.000782963 sec
Full Max Req/Worst Slack updates 3 in 4.7232e-05 sec
Incr Max Req/Worst Slack updates 13 in 0.000191038 sec
Incr Criticality updates 9 in 0.000483886 sec
Full Criticality updates 7 in 0.000460537 sec
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 450.9 MiB, delta_rss +0.0 MiB)
Found 0 mismatches between routing and packing results.
Fixed 0 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 450.9 MiB, delta_rss +0.0 MiB)
Warning 9: All 2 clocks will be treated as global.
	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-GMUX: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-LOGIC: # blocks: 53, average # input + clock pins used: 16.283, average # output pins used: 1.4717
	PB-CLOCK: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-MULT: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-SDIOMUX: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-RAM: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	PB-SYN_VCC: # blocks: 1, average # input + clock pins used: 0, average # output pins used: 1
	PB-BIDIR: # blocks: 3, average # input + clock pins used: 3, average # output pins used: 0
	PB-SYN_GND: # blocks: 1, average # input + clock pins used: 0, average # output pins used: 1
	PB-ASSP: # blocks: 1, average # input + clock pins used: 161, average # output pins used: 1
Absorbed logical nets 28 out of 109 nets, 81 nets not absorbed.


Average number of bends per net: 270.395  Maximum # of bends: 6254

Number of global nets: 0
Number of routed nets (nonglobal): 81
Wire length results (in units of 1 clb segments)...
	Total wirelength: 25119, average net length: 310.111
	Maximum net length: 8262

Wire length results in terms of physical segments...
	Total wiring segments used: 22537, average wire segments per net: 278.235
	Maximum segments used by a net: 6545
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)   62 (  2.4%) |*
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    6 (  0.2%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    2 (  0.1%) |
[      0.2:      0.3)   68 (  2.6%) |*
[      0.1:      0.2)   60 (  2.3%) |*
[        0:      0.1) 2386 ( 92.3%) |**********************************************
Maximum routing channel utilization:         1 at (1,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.436        2
                         1     161  10.026      221
                         2       0   0.000        0
                         3      83  15.564      635
                         4      65   2.077      623
                         5      60   1.538      658
                         6      77   1.974      623
                         7      74   1.897      623
                         8      28   1.282      623
                         9       0   0.000      623
                        10       9   0.615      665
                        11      64   2.077      623
                        12      76   2.513      647
                        13      76   1.949      623
                        14      66   3.333      623
                        15     163  23.462      623
                        16     231  42.154      623
                        17     236  44.462      623
                        18     205  39.974      725
                        19     227  42.359      623
                        20     176  15.282      623
                        21     197  32.026      623
                        22     208  22.000      623
                        23     133   5.692      623
                        24       0   0.000      623
                        25       0   0.000      657
                        26       0   0.000      634
                        27       7   0.179      623
                        28       0   0.000      623
                        29      10   0.256      624
                        30       0   0.000      625
                        31       0   0.000      626
                        32      30   2.103      786
                        33       0   0.000      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1      47   4.057      287
                         2       1   0.029        4
                         3     175  54.771      848
                         4      36   1.086      874
                         5      46   2.000      819
                         6      23   3.229      760
                         7      44   3.114      761
                         8       6   0.629      761
                         9      44   4.400      761
                        10      11   1.200      757
                        11       6   1.171      775
                        12      31   2.371      757
                        13      39   2.200      761
                        14      11   0.829      761
                        15      14   1.886      761
                        16     206  26.971      761
                        17     201  46.257      761
                        18     191  33.514      761
                        19     208  36.514      816
                        20     223  31.171      761
                        21     221  32.771      883
                        22     214  34.086      761
                        23     189  27.057      761
                        24     151  11.514      761
                        25       0   0.000      761
                        26       0   0.000      757
                        27       0   0.000      775
                        28       0   0.000      757
                        29       0   0.000      761
                        30      25   2.486      761
                        31       0   0.000      761
                        32       0   0.000      761
                        33       0   0.000      763
                        34       0   0.000      762
                        35       0   0.000      764
                        36       0   0.000     1024
                        37       0   0.000      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 840000

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2      0.0145
                                   vcc    3       0.107
                                   gnd    4       0.121
                                  hop1    5      0.0187
                                  hop2    6      0.0227
                                  hop3    7      0.0128
                                  hop4    8      0.0124
                                 clock    9           0
                               special   10      0.0828

Segment usage by length: length utilization
                         ------ -----------
                              1      0.0152
                              2      0.0227
                              3      0.0128
                              4      0.0124


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.4e-09:  7.2e-09)  1 (  3.6%) |**
[  7.2e-09:    1e-08) 23 ( 82.1%) |************************************************
[    1e-08:  1.3e-08)  2 (  7.1%) |****
[  1.3e-08:  1.6e-08)  1 (  3.6%) |**
[  1.6e-08:  1.8e-08)  0 (  0.0%) |
[  1.8e-08:  2.1e-08)  0 (  0.0%) |
[  2.1e-08:  2.4e-08)  0 (  0.0%) |
[  2.4e-08:  2.7e-08)  0 (  0.0%) |
[  2.7e-08:    3e-08)  0 (  0.0%) |
[    3e-08:  3.3e-08)  1 (  3.6%) |**

Final critical path delay (least slack): 60.4146 ns, Fmax: 16.5523 MHz
Final setup Worst Negative Slack (sWNS): -60.4146 ns
Final setup Total Negative Slack (sTNS): -1503.82 ns

Final setup slack histogram:
[   -6e-08: -5.6e-08) 16 ( 57.1%) |************************************************
[ -5.6e-08: -5.1e-08) 10 ( 35.7%) |******************************
[ -5.1e-08: -4.6e-08)  0 (  0.0%) |
[ -4.6e-08: -4.1e-08)  0 (  0.0%) |
[ -4.1e-08: -3.7e-08)  0 (  0.0%) |
[ -3.7e-08: -3.2e-08)  1 (  3.6%) |***
[ -3.2e-08: -2.7e-08)  0 (  0.0%) |
[ -2.7e-08: -2.2e-08)  0 (  0.0%) |
[ -2.2e-08: -1.7e-08)  0 (  0.0%) |
[ -1.7e-08: -1.3e-08)  1 (  3.6%) |***

Final geomean non-virtual intra-domain period: 60.4146 ns (16.5523 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 60.4146 ns (16.5523 MHz)

Incr Slack updates 1 in 8.4616e-05 sec
Full Max Req/Worst Slack updates 1 in 2.0461e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 8.1731e-05 sec
Flow timing analysis took 0.0398725 seconds (0.0361018 STA, 0.00377062 slack) (17 full updates: 0 setup, 0 hold, 17 combined).
VPR succeeded
The entire flow of VPR took 207.53 seconds (max_rss 450.9 MiB)
