<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>E:\Embedded\Projects\POCP\Lab06\synthesis\LIFO\synlog\LIFO_fpga_mapper.srr</data>
<title>##### START OF TIMING REPORT #####[</title>
</report_link>
<row>
<data>Clock Name</data>
<data>Req Freq</data>
<data>Est Freq</data>
<data>Slack</data>
</row>
<row>
<data>LIFO|CLK</data>
<data>107.9 MHz</data>
<data>91.7 MHz</data>
<data>-1.636</data>
</row>
<row>
<data>System</data>
<data>98.1 MHz</data>
<data>83.4 MHz</data>
<data>-1.798</data>
</row>
</report_table>
