

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2'
================================================================
* Date:           Sat May 11 22:35:39 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        UserDMA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|        ?|  0.200 us|         ?|   20|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_106_2  |       18|        ?|        19|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%count_1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %count_1"   --->   Operation 23 'read' 'count_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sub_i_i_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %sub_i_i"   --->   Operation 24 'read' 'sub_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_m2s_len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_m2s_len"   --->   Operation 25 'read' 'in_m2s_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sub_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %sub"   --->   Operation 26 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln"   --->   Operation 27 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln106_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln106"   --->   Operation 28 'read' 'sext_ln106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%count_1_cast = zext i31 %count_1_read"   --->   Operation 29 'zext' 'count_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln106_cast = sext i62 %sext_ln106_read"   --->   Operation 30 'sext' 'sext_ln106_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_16, i32 0, i32 0, void @empty_17, i32 10, i32 1024, void @empty_20, void @empty_19, void @empty_17, i32 16, i32 16, i32 16, i32 64, void @empty_17, void @empty_17"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %outbuf, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.29ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 34 [1/1] (1.29ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%first_itr = phi i1 0, void %.split_ifconv, i1 1, void %newFuncRoot"   --->   Operation 35 'phi' 'first_itr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_2 = load i31 %i" [UserDMA/userdma.cpp:106]   --->   Operation 36 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.96ns)   --->   "%icmp_ln106 = icmp_eq  i31 %i_2, i31 %trunc_ln_read" [UserDMA/userdma.cpp:106]   --->   Operation 37 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.87ns)   --->   "%add_ln106 = add i31 %i_2, i31 1" [UserDMA/userdma.cpp:106]   --->   Operation 38 'add' 'add_ln106' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %new, void %._crit_edge.loopexit.exitStub" [UserDMA/userdma.cpp:106]   --->   Operation 39 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %first_itr, void %.split_ifconv, void %for.req" [UserDMA/userdma.cpp:106]   --->   Operation 40 'br' 'br_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%m2s_len_load = load i32 %m2s_len" [UserDMA/userdma.cpp:110]   --->   Operation 41 'load' 'm2s_len_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.96ns)   --->   "%icmp_ln110 = icmp_slt  i32 %m2s_len_load, i32 17" [UserDMA/userdma.cpp:110]   --->   Operation 42 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln106)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.96ns)   --->   "%icmp_ln110_1 = icmp_eq  i31 %i_2, i31 %sub_read" [UserDMA/userdma.cpp:110]   --->   Operation 43 'icmp' 'icmp_ln110_1' <Predicate = (!icmp_ln106)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.80ns)   --->   "%out_val_last_V = and i1 %icmp_ln110, i1 %icmp_ln110_1" [UserDMA/userdma.cpp:110]   --->   Operation 44 'and' 'out_val_last_V' <Predicate = (!icmp_ln106)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.96ns)   --->   "%icmp_ln115 = icmp_eq  i32 %m2s_len_load, i32 %in_m2s_len_read" [UserDMA/userdma.cpp:115]   --->   Operation 45 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln106)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Img_width_count_load = load i32 %Img_width_count" [UserDMA/userdma.cpp:118]   --->   Operation 46 'load' 'Img_width_count_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1064 = sext i32 %Img_width_count_load"   --->   Operation 47 'sext' 'sext_ln1064' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.98ns)   --->   "%icmp_ln1064 = icmp_eq  i33 %sext_ln1064, i33 %sub_i_i_read"   --->   Operation 48 'icmp' 'icmp_ln1064' <Predicate = (!icmp_ln106)> <Delay = 1.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.89ns)   --->   "%add_ln122 = add i32 %Img_width_count_load, i32 1" [UserDMA/userdma.cpp:122]   --->   Operation 49 'add' 'add_ln122' <Predicate = (!icmp_ln106)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.70ns)   --->   "%select_ln1064 = select i1 %icmp_ln1064, i32 0, i32 %add_ln122"   --->   Operation 50 'select' 'select_ln1064' <Predicate = (!icmp_ln106)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln120 = store i32 %select_ln1064, i32 %Img_width_count" [UserDMA/userdma.cpp:120]   --->   Operation 51 'store' 'store_ln120' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.89ns)   --->   "%add_ln126 = add i32 %m2s_len_load, i32 4294967295" [UserDMA/userdma.cpp:126]   --->   Operation 52 'add' 'add_ln126' <Predicate = (!icmp_ln106)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln126 = store i32 %add_ln126, i32 %m2s_len" [UserDMA/userdma.cpp:126]   --->   Operation 53 'store' 'store_ln126' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln106 = store i31 %add_ln106, i31 %i" [UserDMA/userdma.cpp:106]   --->   Operation 54 'store' 'store_ln106' <Predicate = (!icmp_ln106)> <Delay = 1.29>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln106_cast" [UserDMA/userdma.cpp:106]   --->   Operation 56 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [16/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 58 'readreq' 'empty_56' <Predicate = (!icmp_ln106 & first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 59 [15/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 59 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 60 [14/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 60 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 61 [13/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 61 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 62 [12/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 62 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 63 [11/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 63 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 64 [10/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 64 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 65 [9/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 65 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 66 [8/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 66 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 67 [7/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 67 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 68 [6/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 68 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 69 [5/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 69 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 70 [4/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 70 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 71 [3/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 71 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 72 [2/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 72 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 73 [1/16] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %count_1_cast" [UserDMA/userdma.cpp:106]   --->   Operation 73 'readreq' 'empty_56' <Predicate = (first_itr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln106 = br void %.split_ifconv" [UserDMA/userdma.cpp:106]   --->   Operation 74 'br' 'br_ln106' <Predicate = (first_itr)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 75 [1/1] (7.30ns)   --->   "%out_val_data_filed_V = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr"   --->   Operation 75 'read' 'out_val_data_filed_V' <Predicate = (!icmp_ln106)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 85 'ret' 'ret_ln0' <Predicate = (icmp_ln106)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 4.25>
ST_19 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [UserDMA/userdma.cpp:106]   --->   Operation 76 'specpipeline' 'specpipeline_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_19 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [UserDMA/userdma.cpp:106]   --->   Operation 77 'specloopname' 'specloopname_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_19 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln1064_1)   --->   "%select_ln118 = select i1 %icmp_ln115, i3 4, i3 0" [UserDMA/userdma.cpp:118]   --->   Operation 78 'select' 'select_ln118' <Predicate = (!icmp_ln106 & icmp_ln1064)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln1064_1)   --->   "%select_ln118_1 = select i1 %icmp_ln115, i7 4, i7 0" [UserDMA/userdma.cpp:118]   --->   Operation 79 'select' 'select_ln118_1' <Predicate = (!icmp_ln106 & !icmp_ln1064)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln1064_1)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %select_ln118"   --->   Operation 80 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln106 & icmp_ln1064)> <Delay = 0.00>
ST_19 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln1064_1)   --->   "%p_Result_s = zext i4 %tmp"   --->   Operation 81 'zext' 'p_Result_s' <Predicate = (!icmp_ln106 & icmp_ln1064)> <Delay = 0.00>
ST_19 : Operation 82 [1/1] (0.83ns) (out node of the LUT)   --->   "%select_ln1064_1 = select i1 %icmp_ln1064, i7 %p_Result_s, i7 %select_ln118_1"   --->   Operation 82 'select' 'select_ln1064_1' <Predicate = (!icmp_ln106)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 83 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i1.i7.i32, i1 %out_val_last_V, i7 %select_ln1064_1, i32 %out_val_data_filed_V" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 83 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_19 : Operation 84 [1/1] (3.41ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i40P0A, i40 %outbuf, i40 %p_0" [X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 84 'write' 'write_ln173' <Predicate = (!icmp_ln106)> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 40> <Depth = 1024> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.26ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0 ns)
	'load' operation ('i', UserDMA/userdma.cpp:106) on local variable 'i' [26]  (0 ns)
	'add' operation ('add_ln106', UserDMA/userdma.cpp:106) [30]  (1.87 ns)
	'store' operation ('store_ln106', UserDMA/userdma.cpp:106) of variable 'add_ln106', UserDMA/userdma.cpp:106 on local variable 'i' [61]  (1.3 ns)
	blocking operation 0.0897 ns on control path)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr', UserDMA/userdma.cpp:106) [27]  (0 ns)
	bus request operation ('empty_56', UserDMA/userdma.cpp:106) on port 'gmem1' (UserDMA/userdma.cpp:106) [35]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_56', UserDMA/userdma.cpp:106) on port 'gmem1' (UserDMA/userdma.cpp:106) [35]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_56', UserDMA/userdma.cpp:106) on port 'gmem1' (UserDMA/userdma.cpp:106) [35]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_56', UserDMA/userdma.cpp:106) on port 'gmem1' (UserDMA/userdma.cpp:106) [35]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_56', UserDMA/userdma.cpp:106) on port 'gmem1' (UserDMA/userdma.cpp:106) [35]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_56', UserDMA/userdma.cpp:106) on port 'gmem1' (UserDMA/userdma.cpp:106) [35]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_56', UserDMA/userdma.cpp:106) on port 'gmem1' (UserDMA/userdma.cpp:106) [35]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_56', UserDMA/userdma.cpp:106) on port 'gmem1' (UserDMA/userdma.cpp:106) [35]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_56', UserDMA/userdma.cpp:106) on port 'gmem1' (UserDMA/userdma.cpp:106) [35]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_56', UserDMA/userdma.cpp:106) on port 'gmem1' (UserDMA/userdma.cpp:106) [35]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_56', UserDMA/userdma.cpp:106) on port 'gmem1' (UserDMA/userdma.cpp:106) [35]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_56', UserDMA/userdma.cpp:106) on port 'gmem1' (UserDMA/userdma.cpp:106) [35]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_56', UserDMA/userdma.cpp:106) on port 'gmem1' (UserDMA/userdma.cpp:106) [35]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_56', UserDMA/userdma.cpp:106) on port 'gmem1' (UserDMA/userdma.cpp:106) [35]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_56', UserDMA/userdma.cpp:106) on port 'gmem1' (UserDMA/userdma.cpp:106) [35]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_56', UserDMA/userdma.cpp:106) on port 'gmem1' (UserDMA/userdma.cpp:106) [35]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read operation ('out_val.data_filed.V') on port 'gmem1' [40]  (7.3 ns)

 <State 19>: 4.25ns
The critical path consists of the following:
	'select' operation ('select_ln118', UserDMA/userdma.cpp:118) [46]  (0 ns)
	'select' operation ('select_ln1064_1') [56]  (0.836 ns)
	fifo write operation ('write_ln173', X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'outbuf' (X:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [58]  (3.42 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
