// Seed: 3836972291
module module_0 #(
    parameter id_4 = 32'd39
) (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign module_1.id_2 = 0;
  uwire id_3;
  logic _id_4;
  assign id_3 = 1;
  tri1 id_5 = id_3, id_6;
  wire [id_4 : -1 'h0] id_7;
  always @(posedge -1 or posedge id_6);
  assign id_6 = ~-1;
  assign id_6 = 1;
endmodule
module module_1 (
    id_1
);
  inout supply1 id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  tri id_2 = (id_2) & id_2;
  assign id_1 = 1;
endmodule
