clocks:
  clk48:
    - freq: 3579545
      outputs:
        - cen_fm
        - cen_fm2
audio:
  rsum: 18k
  channels:
    - { name: fm, module: jt51, rsum: 4.7k, rc: [{ r: 1rout, c: 2.2n }], pre: 2.2 }
    # to do: variable gain for PCM
    - { name: pcm, data_width: 11, dcrm: true, rsum: 100, fir: fir_192k_4k.csv, vpp: 1.0 }
    - { name: cus30, module: jtcus30, rsum: 6.8k }
sdram:
  banks:
    - buses:
      - name: main
        addr_width: 19
        data_width: 8
    - buses:
      - name: snd,
        addr_width: 16
        data_width: 8
      - name: pcm
        addr_width: 19
        data_width: 8
    - buses:
      - name: fix
        addr_width: 17
        data_width: 32
      - name: scr
        addr_width: 16
        data_width: 32
    - buses:
      - name: obj
        addr_width: 19
        data_width: 32
      - name: mcusub
        addr_width: 19
        data_width: 8
bram:
  # PROM order here must match the MRA order
  - name: rgpal # 3R
    addr_width: 9
    data_width: 8
    prom: true
  - name: bpal # 3S
    addr_width: 9
    data_width: 8
    prom: true
  - name: scr_pal # 4V
    addr_width: 11
    data_width: 8
    prom: true
  - name: obj_pal # 5V
    addr_width: 11
    data_width: 8
    prom: true
  - name: tiledec # 6U
    addr_width: 5
    data_width: 8
    prom: true
  - name: scr0 # CUS42 tilemap RAM -> gfx1
    addr_width: 13
    data_width: 8
  - name: scr1 # CUS42 tilemap RAM -> gfx2
    addr_width: 13
    data_width: 8