From f54b6f58cf11b5ee16a860cb9763e081760acd75 Mon Sep 17 00:00:00 2001
From: vinothneevee <vinoth@neeveetech.com>
Date: Wed, 10 Jul 2024 12:37:06 +0530
Subject: [PATCH] clk data change of fec2

---
 arch/arm/boot/dts/imx7-colibri.dtsi | 22 +++++++++++-----------
 1 file changed, 11 insertions(+), 11 deletions(-)

diff --git a/arch/arm/boot/dts/imx7-colibri.dtsi b/arch/arm/boot/dts/imx7-colibri.dtsi
index abff8883e2d7..0657c9a9ebb3 100644
--- a/arch/arm/boot/dts/imx7-colibri.dtsi
+++ b/arch/arm/boot/dts/imx7-colibri.dtsi
@@ -223,7 +223,7 @@ ethphy0: ethernet-phy@0 {
 
 &fec2 {
 		assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;
-		assigned-clock-rates = <0>, <100000000>;
+		assigned-clock-rates = <0>, <100000000>, <50000000>;
 		assigned-clocks = <&clks IMX7D_ENET2_TIME_ROOT_SRC>,
 		                  <&clks IMX7D_ENET2_TIME_ROOT_CLK>;
 		fsl,magic-packet;
@@ -899,15 +899,15 @@ MX7D_PAD_SD2_WP__GPIO5_IO10			0x0
 
 	pinctrl_enet2: enet2grp {
                 fsl,pins = <
-                        MX7D_PAD_GPIO1_IO15__ENET2_MDC                  0x3  /* SODIMM 178 */
-                        MX7D_PAD_GPIO1_IO14__ENET2_MDIO                 0x3  /* SODIMM 188 */
-                        MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0            0x73 /* SODIMM 114 */
-                        MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1             0x73 /* SODIMM 116 */
-                        MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL         0x73 /* SODIMM 122 */
-                        MX7D_PAD_EPDC_SDCE1__ENET2_RX_ER                0x73 /* SODIMM 124 */
-                        MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0            0x73 /* SODIMM 127 */
-                        MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1            0x73 /* SODIMM 130 */
-                        MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL          0x73 /* SOIDMM 133 */
+                        MX7D_PAD_GPIO1_IO15__ENET2_MDC                  0x2  /* SODIMM 178 */
+                        MX7D_PAD_GPIO1_IO14__ENET2_MDIO                 0x2  /* SODIMM 188 */
+                        MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0            0x2 /* SODIMM 114 */
+                        MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1             0x2 /* SODIMM 116 */
+                        MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL         0x2 /* SODIMM 122 */
+                        MX7D_PAD_EPDC_SDCE1__ENET2_RX_ER                0x3 /* SODIMM 124 */
+                        MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0            0x2 /* SODIMM 127 */
+                        MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1            0x2 /* SODIMM 130 */
+                        MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL          0x2 /* SOIDMM 133 */
                 >;
         };
 
@@ -1360,7 +1360,7 @@ &iomuxc_lpsr {
 
 	pinctrl_enet2_lpsr: enet2_lpsr {
 		fsl,pins = <
-			MX7D_PAD_LPSR_GPIO1_IO03__CCM_ENET_REF_CLK2     0x1 /* SODIMM 22 */
+			MX7D_PAD_LPSR_GPIO1_IO03__CCM_ENET_REF_CLK2     0x2 /* SODIMM 22 */
 		>;
 	};
 
-- 
2.25.1

