# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:59 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 12:12:59 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:12:59 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 12:12:59 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:00 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 12:13:00 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:00 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 12:13:00 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:00 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 12:13:00 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:00 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 12:13:00 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:00 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 12:13:00 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:00 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 12:13:00 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:01 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 12:13:01 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:01 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 12:13:01 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:01 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 12:13:01 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:01 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 12:13:01 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:01 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 12:13:02 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:02 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 12:13:02 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:02 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 12:13:02 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:02 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:13:02 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:02 on Nov 08,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:13:02 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:02 on Nov 08,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:13:02 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:02 on Nov 08,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:13:03 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:03 on Nov 08,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 12:13:03 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:03 on Nov 08,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 12:13:03 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:03 on Nov 08,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 12:13:03 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:03 on Nov 08,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 12:13:03 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:03 on Nov 08,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 12:13:03 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:03 on Nov 08,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:13:04 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:04 on Nov 08,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 12:13:04 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:04 on Nov 08,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 12:13:04 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:04 on Nov 08,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 12:13:04 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:04 on Nov 08,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 12:13:04 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 12:13:05 on Nov 08,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# ** Error: (vsim-3037) ./BillyCPU.sv(23): Missing instance name in instantiation of 'PCIncrementor'.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut File: ./BillyCPU.sv
# ** Error: (vsim-3037) ./BillyCPU.sv(37): Missing instance name in instantiation of 'instrDecoder'.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut File: ./BillyCPU.sv
# ** Error: (vsim-3037) ./BillyCPU.sv(49): Missing instance name in instantiation of 'datapath'.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut File: ./BillyCPU.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 40
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:59 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 12:13:59 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:59 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 12:13:59 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:59 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 12:13:59 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:59 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 12:13:59 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 12:14:00 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 12:14:00 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 12:14:00 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 12:14:00 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 12:14:00 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 12:14:00 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:00 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 12:14:01 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 12:14:01 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 12:14:01 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 12:14:01 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 12:14:01 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:14:01 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Nov 08,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:14:01 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:01 on Nov 08,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:14:02 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Nov 08,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:14:02 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Nov 08,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 12:14:02 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Nov 08,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 12:14:02 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Nov 08,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 12:14:02 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Nov 08,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 12:14:02 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Nov 08,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 12:14:02 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Nov 08,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:14:02 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:02 on Nov 08,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 12:14:03 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:03 on Nov 08,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 12:14:03 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:03 on Nov 08,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 12:14:03 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:03 on Nov 08,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 12:14:03 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 12:13:05 on Nov 08,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# ** Error: (vsim-3033) ./datapath.sv(56): Instantiation of 'leftshift' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP File: ./datapath.sv
#         Searched libraries:
#             C:/Users/USER/Desktop/UW/courses/20 AU/EE 469/EE469_Labs/Lab3/work
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 40
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:35 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 12:14:35 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:35 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 12:14:35 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:35 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 12:14:35 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:35 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 12:14:36 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:36 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 12:14:36 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:36 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 12:14:36 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:36 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 12:14:36 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:36 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 12:14:36 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:36 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 12:14:36 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:36 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 12:14:36 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:36 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 12:14:37 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:37 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 12:14:37 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:37 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 12:14:37 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:37 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 12:14:37 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:37 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 12:14:37 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:37 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:14:38 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:38 on Nov 08,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:14:38 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:38 on Nov 08,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:14:38 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:38 on Nov 08,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:14:38 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:38 on Nov 08,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 12:14:38 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:38 on Nov 08,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 12:14:38 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:38 on Nov 08,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 12:14:39 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:39 on Nov 08,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 12:14:39 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:39 on Nov 08,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 12:14:39 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:39 on Nov 08,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:14:39 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:39 on Nov 08,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 12:14:39 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:39 on Nov 08,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 12:14:39 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:39 on Nov 08,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 12:14:39 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:14:40 on Nov 08,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 12:14:40 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 12:13:05 on Nov 08,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: (vsim-3015) ./PCIncrementor.sv(18): [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: ../Lab2/fullAdder64bit.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/pc/UncondAdder File: ../Lab2/fullAdder64bit.sv
# ** Warning: (vsim-3015) ./PCIncrementor.sv(20): [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: ../Lab2/fullAdder64bit.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/pc/Adder4 File: ../Lab2/fullAdder64bit.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[0]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[1]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[1]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[2]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[2]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[3]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[3]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[4]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[4]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[5]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[5]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[6]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[6]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[7]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[7]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[8]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[8]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[9]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[9]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[10]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[10]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[11]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[11]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[12]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[12]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[13]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[13]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[14]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[14]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[15]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[15]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[16]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[16]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[17]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[17]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[18]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[18]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[19]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[19]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[20]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[20]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[21]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[21]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[22]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[22]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[23]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[23]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[24]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[24]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[25]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[25]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[26]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[26]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[27]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[27]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[28]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[28]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[29]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[29]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[30]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[30]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[31]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[31]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[32]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[32]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[33]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[33]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[34]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[34]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[35]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[35]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[36]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[36]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[37]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[37]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[38]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[38]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[39]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[39]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[40]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[40]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[41]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[41]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[42]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[42]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[43]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[43]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[44]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[44]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[45]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[45]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[46]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[46]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[47]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[47]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[48]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[48]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[49]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[49]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[50]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[50]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[51]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[51]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[52]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[52]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[53]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[53]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[54]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[54]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[55]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[55]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[56]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[56]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[57]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[57]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[58]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[58]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[59]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[59]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[60]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[60]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[61]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[61]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[62]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[62]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[63]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[63]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[0]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[1]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[2]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[3]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[4]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[5]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[6]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[7]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[8]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[9]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[10]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[11]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[12]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[13]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[14]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[15]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[16]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[17]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[18]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[19]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[20]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[21]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[22]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[23]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[24]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[25]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[26]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[27]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[28]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[29]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[30]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ./datapath.sv(60): [PCDPC] - Port size (1) does not match connection size (32) for port 'read_enable'. The port definition is at: ./datamem.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/memory File: ./datamem.sv
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: Cannot open macro file: wave_regstim.do
# Error in macro ./runlab.do line 45
# Cannot open macro file: wave_regstim.do
#     while executing
# "do wave_regstim.do"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:06 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 12:15:06 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:06 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 12:15:06 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:06 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 12:15:06 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:06 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 12:15:07 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:07 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 12:15:07 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:07 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 12:15:07 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:07 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 12:15:07 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:07 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 12:15:07 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:07 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 12:15:07 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 12:15:08 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 12:15:08 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 12:15:08 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 12:15:08 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:08 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 12:15:09 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:09 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 12:15:09 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:09 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:15:09 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:09 on Nov 08,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:15:09 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:09 on Nov 08,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:15:09 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:09 on Nov 08,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:15:10 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:10 on Nov 08,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 12:15:10 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:10 on Nov 08,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 12:15:10 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:10 on Nov 08,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 12:15:10 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:10 on Nov 08,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 12:15:10 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:10 on Nov 08,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 12:15:11 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:11 on Nov 08,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:15:11 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:11 on Nov 08,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 12:15:11 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:11 on Nov 08,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 12:15:11 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:11 on Nov 08,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 12:15:11 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:11 on Nov 08,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 12:15:11 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:15:12 on Nov 08,2020, Elapsed time: 0:02:07
# Errors: 7, Warnings: 163
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 12:15:12 on Nov 08,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: (vsim-3015) ./PCIncrementor.sv(18): [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: ../Lab2/fullAdder64bit.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/pc/UncondAdder File: ../Lab2/fullAdder64bit.sv
# ** Warning: (vsim-3015) ./PCIncrementor.sv(20): [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: ../Lab2/fullAdder64bit.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/pc/Adder4 File: ../Lab2/fullAdder64bit.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[0]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[1]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[1]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[2]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[2]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[3]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[3]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[4]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[4]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[5]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[5]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[6]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[6]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[7]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[7]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[8]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[8]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[9]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[9]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[10]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[10]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[11]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[11]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[12]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[12]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[13]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[13]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[14]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[14]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[15]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[15]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[16]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[16]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[17]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[17]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[18]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[18]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[19]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[19]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[20]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[20]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[21]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[21]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[22]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[22]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[23]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[23]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[24]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[24]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[25]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[25]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[26]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[26]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[27]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[27]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[28]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[28]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[29]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[29]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[30]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[30]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[31]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[31]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[32]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[32]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[33]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[33]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[34]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[34]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[35]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[35]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[36]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[36]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[37]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[37]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[38]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[38]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[39]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[39]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[40]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[40]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[41]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[41]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[42]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[42]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[43]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[43]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[44]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[44]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[45]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[45]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[46]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[46]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[47]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[47]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[48]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[48]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[49]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[49]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[50]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[50]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[51]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[51]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[52]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[52]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[53]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[53]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[54]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[54]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[55]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[55]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[56]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[56]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[57]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[57]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[58]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[58]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[59]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[59]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[60]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[60]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[61]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[61]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[62]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[62]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[63]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[63]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[0]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[1]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[2]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[3]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[4]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[5]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[6]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[7]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[8]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[9]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[10]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[11]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[12]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[13]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[14]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[15]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[16]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[17]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[18]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[19]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[20]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[21]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[22]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[23]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[24]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[25]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[26]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[27]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[28]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[29]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[30]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ./datapath.sv(60): [PCDPC] - Port size (1) does not match connection size (32) for port 'read_enable'. The port definition is at: ./datamem.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/memory File: ./datamem.sv
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 100050 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:33 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 12:16:33 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:34 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 12:16:34 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:34 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 12:16:34 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:34 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 12:16:34 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:34 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 12:16:34 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:34 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 12:16:34 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:34 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 12:16:34 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:34 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 12:16:35 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:35 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 12:16:35 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:35 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 12:16:35 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:35 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 12:16:35 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:35 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 12:16:36 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:36 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 12:16:36 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:36 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 12:16:36 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:36 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 12:16:36 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:36 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:16:36 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:37 on Nov 08,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:16:37 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:37 on Nov 08,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:16:37 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:37 on Nov 08,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:16:37 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:37 on Nov 08,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 12:16:38 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:38 on Nov 08,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 12:16:38 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:38 on Nov 08,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 12:16:38 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:38 on Nov 08,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 12:16:38 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:38 on Nov 08,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 12:16:38 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:38 on Nov 08,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:16:38 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:38 on Nov 08,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 12:16:39 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:39 on Nov 08,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 12:16:39 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:39 on Nov 08,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 12:16:39 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:39 on Nov 08,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 12:16:39 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:16:41 on Nov 08,2020, Elapsed time: 0:01:29
# Errors: 10, Warnings: 163
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 12:16:41 on Nov 08,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: (vsim-3015) ./PCIncrementor.sv(18): [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: ../Lab2/fullAdder64bit.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/pc/UncondAdder File: ../Lab2/fullAdder64bit.sv
# ** Warning: (vsim-3015) ./PCIncrementor.sv(20): [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: ../Lab2/fullAdder64bit.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/pc/Adder4 File: ../Lab2/fullAdder64bit.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[0]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[1]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[1]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[2]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[2]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[3]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[3]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[4]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[4]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[5]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[5]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[6]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[6]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[7]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[7]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[8]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[8]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[9]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[9]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[10]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[10]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[11]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[11]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[12]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[12]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[13]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[13]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[14]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[14]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[15]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[15]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[16]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[16]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[17]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[17]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[18]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[18]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[19]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[19]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[20]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[20]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[21]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[21]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[22]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[22]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[23]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[23]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[24]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[24]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[25]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[25]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[26]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[26]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[27]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[27]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[28]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[28]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[29]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[29]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[30]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[30]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[31]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[31]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[32]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[32]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[33]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[33]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[34]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[34]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[35]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[35]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[36]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[36]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[37]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[37]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[38]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[38]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[39]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[39]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[40]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[40]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[41]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[41]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[42]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[42]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[43]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[43]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[44]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[44]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[45]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[45]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[46]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[46]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[47]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[47]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[48]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[48]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[49]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[49]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[50]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[50]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[51]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[51]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[52]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[52]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[53]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[53]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[54]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[54]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[55]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[55]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[56]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[56]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[57]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[57]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[58]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[58]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[59]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[59]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[60]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[60]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[61]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[61]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[62]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[62]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ./datapath.sv(35): [PCDPC] - Port size (1) does not match connection size (64) for port 'out'. The port definition is at: ../Lab1/mux2x1.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[63]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3839) ./datapath.sv(35): Variable '/BillyCPU_testbench/dut/dataP/ALUin', driven via a port connection, is multiply driven. See ./datapath.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/build64BitMux[63]/ALUSrcSel File: ../Lab1/mux2x1.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[0]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[1]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[2]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[3]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[4]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[5]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[6]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[7]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[8]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[9]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[10]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[11]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[12]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[13]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[14]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[15]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[16]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[17]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[18]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[19]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[20]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[21]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[22]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[23]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[24]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[25]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[26]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[27]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[28]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[29]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[30]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ./datapath.sv(60): [PCDPC] - Port size (1) does not match connection size (32) for port 'read_enable'. The port definition is at: ./datamem.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/memory File: ./datamem.sv
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 150 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: BillyCPU_testbench.dut.dataP.memory File: ./datamem.sv Line: 33
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:46 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 12:21:46 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:46 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 12:21:46 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:46 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 12:21:46 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:46 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 12:21:46 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:46 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 12:21:47 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:47 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 12:21:47 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:47 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 12:21:47 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:47 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 12:21:47 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:47 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 12:21:47 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:47 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 12:21:48 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:48 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 12:21:48 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:48 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 12:21:48 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:48 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 12:21:48 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:48 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 12:21:48 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:48 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 12:21:49 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:49 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:21:49 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:49 on Nov 08,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:21:49 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:49 on Nov 08,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:21:49 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:49 on Nov 08,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:21:49 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:49 on Nov 08,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 12:21:50 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:50 on Nov 08,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 12:21:50 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:50 on Nov 08,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 12:21:50 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:50 on Nov 08,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 12:21:50 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:50 on Nov 08,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 12:21:50 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:50 on Nov 08,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:21:50 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:50 on Nov 08,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 12:21:51 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:51 on Nov 08,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 12:21:51 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:51 on Nov 08,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 12:21:51 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:51 on Nov 08,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 12:21:51 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:21:53 on Nov 08,2020, Elapsed time: 0:05:12
# Errors: 10, Warnings: 163
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 12:21:53 on Nov 08,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: (vsim-3015) ./PCIncrementor.sv(18): [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: ../Lab2/fullAdder64bit.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/pc/UncondAdder File: ../Lab2/fullAdder64bit.sv
# ** Warning: (vsim-3015) ./PCIncrementor.sv(20): [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: ../Lab2/fullAdder64bit.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/pc/Adder4 File: ../Lab2/fullAdder64bit.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[0]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[1]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[2]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[3]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[4]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[5]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[6]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[7]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[8]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[9]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[10]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[11]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[12]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[13]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[14]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[15]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[16]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[17]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[18]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[19]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[20]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[21]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[22]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[23]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[24]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[25]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[26]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[27]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[28]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[29]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ../Lab1/regfile.sv(26): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: ../Lab1/register.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/registers/stackReg[30]/regs File: ../Lab1/register.sv
# ** Warning: (vsim-3015) ./datapath.sv(60): [PCDPC] - Port size (1) does not match connection size (32) for port 'read_enable'. The port definition is at: ./datamem.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /BillyCPU_testbench/dut/dataP/memory File: ./datamem.sv
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:23 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/register.sv 
# -- Compiling module D_FF
# -- Compiling module register
# -- Compiling module register_dut_testbench
# 
# Top level modules:
# 	register_dut_testbench
# End time: 12:23:23 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:23 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 12:23:23 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:23 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux32x1.sv 
# -- Compiling module mux32x1
# -- Compiling module mux32x1_testbench
# 
# Top level modules:
# 	mux32x1_testbench
# End time: 12:23:23 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:23 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux8x1.sv 
# -- Compiling module mux8x1
# -- Compiling module mux8x1_testbench
# 
# Top level modules:
# 	mux8x1_testbench
# End time: 12:23:24 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:24 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/mux2x1.sv 
# -- Compiling module mux2x1
# -- Compiling module mux2x1_testbench
# 
# Top level modules:
# 	mux2x1_testbench
# End time: 12:23:24 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:24 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder5x32.sv 
# -- Compiling module decoder5x32
# -- Compiling module decoder5x32_testbench
# 
# Top level modules:
# 	decoder5x32_testbench
# End time: 12:23:24 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:24 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder1x2.sv 
# -- Compiling module decoder1x2
# -- Compiling module decoder_1x2_testbench
# 
# Top level modules:
# 	decoder_1x2_testbench
# End time: 12:23:24 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:24 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder2x4.sv 
# -- Compiling module decoder2x4
# -- Compiling module decoder_2x4_testbench
# 
# Top level modules:
# 	decoder_2x4_testbench
# End time: 12:23:24 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:24 on Nov 08,2020
# vlog -reportprogress 300 ../Lab1/decoder3x8.sv 
# -- Compiling module decoder3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 12:23:24 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:24 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/xorOp.sv 
# -- Compiling module xorOp
# -- Compiling module xorOp_testbench
# 
# Top level modules:
# 	xorOp_testbench
# End time: 12:23:25 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:25 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/orOp.sv 
# -- Compiling module orOp
# -- Compiling module orOp_testbench
# 
# Top level modules:
# 	orOp_testbench
# End time: 12:23:25 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:25 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/norGate64x1.sv 
# -- Compiling module norGate64x1
# -- Compiling module norGate64x1_testbench
# 
# Top level modules:
# 	norGate64x1_testbench
# End time: 12:23:25 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:25 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/fullAdder64bit.sv 
# -- Compiling module fullAdder64bit
# -- Compiling module fullAdder64bit_testbench
# 
# Top level modules:
# 	fullAdder64bit_testbench
# End time: 12:23:25 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:25 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 12:23:25 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:25 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/andOp.sv 
# -- Compiling module andOp
# -- Compiling module andOp_testbench
# 
# Top level modules:
# 	andOp_testbench
# End time: 12:23:25 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:25 on Nov 08,2020
# vlog -reportprogress 300 ../Lab2/alustim.sv 
# -- Compiling module alu
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:23:25 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:26 on Nov 08,2020
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 12:23:26 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:26 on Nov 08,2020
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:23:26 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:26 on Nov 08,2020
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:23:26 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:26 on Nov 08,2020
# vlog -reportprogress 300 ./pc.sv 
# -- Compiling module pc
# -- Compiling module pc_testbench
# 
# Top level modules:
# 	pc_testbench
# End time: 12:23:26 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:26 on Nov 08,2020
# vlog -reportprogress 300 ./se_9bit.sv 
# -- Compiling module se_9bit
# -- Compiling module se_9bit_testbench
# 
# Top level modules:
# 	se_9bit_testbench
# End time: 12:23:26 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:26 on Nov 08,2020
# vlog -reportprogress 300 ./se_19bit.sv 
# -- Compiling module se_19bit
# ** Warning: ./se_19bit.sv(5): (vlog-2576) [BSOB] - Bit-select into 'in' is out of bounds.
# -- Compiling module se_19bit_testbench
# 
# Top level modules:
# 	se_19bit_testbench
# End time: 12:23:27 on Nov 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:27 on Nov 08,2020
# vlog -reportprogress 300 ./se_26bit.sv 
# -- Compiling module se_26bit
# -- Compiling module se_26bit_testbench
# 
# Top level modules:
# 	se_26bit_testbench
# End time: 12:23:27 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:27 on Nov 08,2020
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# -- Compiling module se_testbench
# 
# Top level modules:
# 	se_testbench
# End time: 12:23:27 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:27 on Nov 08,2020
# vlog -reportprogress 300 ./datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:23:27 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:27 on Nov 08,2020
# vlog -reportprogress 300 ./PCIncrementor.sv 
# -- Compiling module PCIncrementor
# 
# Top level modules:
# 	PCIncrementor
# End time: 12:23:27 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:27 on Nov 08,2020
# vlog -reportprogress 300 ./instrDecoder.sv 
# -- Compiling module instrDecoder
# 
# Top level modules:
# 	instrDecoder
# End time: 12:23:27 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:28 on Nov 08,2020
# vlog -reportprogress 300 ./leftShift.sv 
# -- Compiling module leftShift
# -- Compiling module leftShift_testbench
# 
# Top level modules:
# 	leftShift_testbench
# End time: 12:23:28 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:28 on Nov 08,2020
# vlog -reportprogress 300 ./BillyCPU.sv 
# -- Compiling module BillyCPU
# -- Compiling module BillyCPU_testbench
# 
# Top level modules:
# 	BillyCPU_testbench
# End time: 12:23:28 on Nov 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:23:29 on Nov 08,2020, Elapsed time: 0:01:36
# Errors: 0, Warnings: 36
# vsim -voptargs=""+acc"" -t 1ps -lib work BillyCPU_testbench 
# Start time: 12:23:29 on Nov 08,2020
# Loading sv_std.std
# Loading work.BillyCPU_testbench
# Loading work.BillyCPU
# Loading work.PCIncrementor
# Loading work.se
# Loading work.leftShift
# Loading work.fullAdder64bit
# Loading work.fullAdder
# Loading work.norGate64x1
# Loading work.pc
# Loading work.instructmem
# Loading work.instrDecoder
# Loading work.datapath
# Loading work.regfile
# Loading work.decoder5x32
# Loading work.decoder2x4
# Loading work.decoder1x2
# Loading work.decoder3x8
# Loading work.alu
# Loading work.mux8x1
# Loading work.mux2x1
# Loading work.andOp
# Loading work.orOp
# Loading work.xorOp
# Loading work.datamem
# Loading work.D_FF
# Loading work.register
# Loading work.mux32x1
# ** Warning: Design size of 8718 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./BillyCPU.sv(66)
#    Time: 1550 ns  Iteration: 1  Instance: /BillyCPU_testbench
# Break in Module BillyCPU_testbench at ./BillyCPU.sv line 66
# End time: 12:25:18 on Nov 08,2020, Elapsed time: 0:01:49
# Errors: 0, Warnings: 1
