//! # Receiver (RX) support module
use core::convert::Infallible;

use crate::{
    DEFAULT_RX_TRIGGER_LEVEL,
    regs::{
        self,
        fields::{
            FifoControl, InterruptEnable, InterruptId2, InterruptIdentification, LineStatus,
            RxFifoTrigger,
        },
    },
};

/// RX errors structure.
#[derive(Debug, Default, Copy, Clone, Eq, PartialEq)]
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
pub struct RxErrors {
    parity: bool,
    frame: bool,
    overrun: bool,
}

impl RxErrors {
    /// Construct a new empty [RxErrors] structure.
    #[inline]
    pub const fn new() -> Self {
        Self {
            parity: false,
            frame: false,
            overrun: false,
        }
    }

    /// Parity error.
    #[inline]
    pub const fn parity(&self) -> bool {
        self.parity
    }

    /// Framing error.
    #[inline]
    pub const fn frame(&self) -> bool {
        self.frame
    }

    /// Overrun error.
    #[inline]
    pub const fn overrun(&self) -> bool {
        self.overrun
    }

    /// Error has occurred.
    #[inline]
    pub const fn has_errors(&self) -> bool {
        self.parity || self.frame || self.overrun
    }
}

/// AXI UARTLITE RX driver.
///
/// Can be created by [super::AxiUart16550::split]ting a regular AXI UART16550 structure or
/// by [Self::steal]ing it unsafely.
pub struct Rx {
    /// Internal MMIO register structure.
    pub(crate) regs: regs::MmioRegisters<'static>,
    pub(crate) errors: Option<RxErrors>,
    // Tracked locally because the FIFO Control register is write-only while LCR's divisor
    // latch access bit is cleared, which is the case for the entire operational lifetime of
    // the driver, so the configured trigger level can not be read back from hardware. Currently
    // always set to DEFAULT_RX_TRIGGER_LEVEL, but tracked as a field to allow the trigger level
    // to become configurable in the future without revisiting this constraint.
    rx_fifo_trigger: RxFifoTrigger,
}

impl Rx {
    /// Steal the RX part of the UART 16550.
    ///
    /// You should only use this if you can not use the regular [super::AxiUart16550] constructor
    /// and the [super::AxiUart16550::split] method.
    ///
    /// This function assumes that the setup of the UART was already done.
    /// It can be used to create an RX handle inside an interrupt handler without having to use
    /// a [critical_section::Mutex] if the user can guarantee that the RX handle will only be
    /// used by the interrupt handler or only interrupt specific API will be used.
    ///
    /// # Safety
    ///
    /// The same safey rules specified in [super::AxiUart16550::new] apply.
    pub const unsafe fn steal(base_addr: usize) -> Self {
        Self {
            regs: unsafe { regs::Registers::new_mmio_at(base_addr) },
            errors: None,
            rx_fifo_trigger: DEFAULT_RX_TRIGGER_LEVEL,
        }
    }

    pub(crate) fn new(regs: regs::MmioRegisters<'static>) -> Self {
        Self {
            regs,
            errors: None,
            rx_fifo_trigger: DEFAULT_RX_TRIGGER_LEVEL,
        }
    }

    /// Read the RX FIFO.
    ///
    /// This functions offers a [nb::Result] based API and returns [nb::Error::WouldBlock] if there
    /// is nothing to read.
    #[inline]
    pub fn read_fifo(&mut self) -> nb::Result<u8, Infallible> {
        let status_reg = self.regs.read_lsr();
        if !status_reg.data_ready() {
            return Err(nb::Error::WouldBlock);
        }
        if status_reg.error_in_rx_fifo() {
            self.errors = Some(Self::lsr_to_errors(&status_reg));
        }
        Ok(self.read_fifo_unchecked())
    }

    /// Read from the FIFO without checking the FIFO fill status.
    #[inline(always)]
    pub fn read_fifo_unchecked(&mut self) -> u8 {
        self.regs.read_fifo_or_dll() as u8
    }

    /// Start interrupt driven reception.
    ///
    /// This function resets the FIFO with [Self::reset_fifo] and then enables the interrupts
    /// with [Self::enable_interrupt].
    /// After this, you only need to call [Self::on_interrupt_receiver_line_status] and
    /// [Self::on_interrupt_data_available_or_char_timeout] in your interrupt handler depending
    /// on the value of the IIR register to continously receive data.
    #[inline]
    pub fn start_interrupt_driven_reception(&mut self) {
        self.reset_fifo();
        self.enable_interrupt();
    }

    /// Enable RX interrupts.
    #[inline]
    pub fn enable_interrupt(&mut self) {
        self.regs.modify_ier_or_dlm(|val| {
            let mut ier = InterruptEnable::new_with_raw_value(val);
            ier.set_rx_avl(true);
            ier.set_line_status(true);
            ier.raw_value()
        });
    }

    /// Disable RX interrupts.
    #[inline]
    pub fn disable_interrupt(&mut self) {
        self.regs.modify_ier_or_dlm(|val| {
            let mut ier = InterruptEnable::new_with_raw_value(val);
            ier.set_rx_avl(false);
            ier.set_line_status(false);
            ier.raw_value()
        });
    }

    /// Reset the RX FIFO.
    #[inline]
    pub fn reset_fifo(&mut self) {
        self.regs.write_iir_or_fcr(
            FifoControl::builder()
                .with_rx_fifo_trigger(self.rx_fifo_trigger)
                .with_dma_mode_sel(false)
                .with_reset_tx_fifo(false)
                .with_reset_rx_fifo(true)
                .with_fifo_enable(true)
                .build()
                .raw_value(),
        );
    }

    /// Data is available.
    #[inline(always)]
    pub fn has_data(&self) -> bool {
        self.regs.read_lsr().data_ready()
    }

    /// Read the IIR register.
    #[inline]
    pub fn read_iir(&mut self) -> InterruptIdentification {
        InterruptIdentification::new_with_raw_value(self.regs.read_iir_or_fcr())
    }

    /// Should be called when a Line Status interrupt occurs.
    #[inline]
    pub fn on_interrupt_receiver_line_status(&mut self, _iir: InterruptIdentification) -> RxErrors {
        let lsr = self.regs.read_lsr();
        Self::lsr_to_errors(&lsr)
    }

    /// Should be called when a Data Available or Character Timeout interrupt occurs.
    ///
    /// Reads all available data into the provided buffer and returns the number of bytes read.
    #[inline]
    pub fn on_interrupt_data_available_or_char_timeout(
        &mut self,
        _int_id2: InterruptId2,
        buf: &mut [u8; 16],
    ) -> usize {
        // `RxDataAvailable` is documented to guarantee at least `rx_fifo_trigger` bytes are
        // present, but we still gate every read on `has_data()` rather than trusting that count
        // blindly: reading the FIFO once it is actually empty returns stale/undefined data
        // instead of erroring, so any mismatch between the assumed and actual trigger behavior
        // (soft-core IP quirks, interrupt latency) would otherwise read garbage bytes.
        let mut read = 0;
        while self.has_data() && read < 16 {
            buf[read] = self.read_fifo_unchecked();
            read += 1;
        }
        read
    }

    /// Extract RX errors from the LSR register.
    pub fn lsr_to_errors(status_reg: &LineStatus) -> RxErrors {
        let mut errors = RxErrors::new();
        if status_reg.framing_error() {
            errors.frame = true;
        }
        if status_reg.parity_error() {
            errors.parity = true;
        }
        if status_reg.overrun_error() {
            errors.overrun = true;
        }
        errors
    }

    /// Read the LSR register.
    pub fn read_lsr(&self) -> LineStatus {
        self.regs.read_lsr()
    }
}

impl embedded_hal_nb::serial::ErrorType for Rx {
    type Error = Infallible;
}

impl embedded_hal_nb::serial::Read for Rx {
    #[inline]
    fn read(&mut self) -> nb::Result<u8, Self::Error> {
        self.read_fifo()
    }
}

impl embedded_io::ErrorType for Rx {
    type Error = Infallible;
}

impl embedded_io::Read for Rx {
    fn read(&mut self, buf: &mut [u8]) -> Result<usize, Self::Error> {
        if buf.is_empty() {
            return Ok(0);
        }
        while !self.has_data() {}
        let mut read = 0;
        for byte in buf.iter_mut() {
            match self.read_fifo() {
                Ok(data) => {
                    *byte = data;
                    read += 1;
                }
                Err(nb::Error::WouldBlock) => break,
            }
        }
        Ok(read)
    }
}
