{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628014555005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628014555007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 03 15:15:54 2021 " "Processing started: Tue Aug 03 15:15:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628014555007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628014555007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628014555007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628014555544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628014555544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-hardware " "Found design unit 1: ALU-hardware" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628014569662 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628014569662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628014569662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628014569715 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.vhd 2 1 " "Using design file ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-hardware " "Found design unit 1: ULA-hardware" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628014569736 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628014569736 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1628014569736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA_calculate " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA_calculate\"" {  } { { "ALU.vhd" "ULA_calculate" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628014569739 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resAdd ula.vhd(99) " "VHDL Process Statement warning at ula.vhd(99): signal \"resAdd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569742 "|ALU|ULA:ULA_calculate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zer_add ula.vhd(100) " "VHDL Process Statement warning at ula.vhd(100): signal \"zer_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569742 "|ALU|ULA:ULA_calculate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg_add ula.vhd(101) " "VHDL Process Statement warning at ula.vhd(101): signal \"neg_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569742 "|ALU|ULA:ULA_calculate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_add ula.vhd(102) " "VHDL Process Statement warning at ula.vhd(102): signal \"over_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569742 "|ALU|ULA:ULA_calculate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_add ula.vhd(103) " "VHDL Process Statement warning at ula.vhd(103): signal \"cout_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569742 "|ALU|ULA:ULA_calculate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resSub ula.vhd(107) " "VHDL Process Statement warning at ula.vhd(107): signal \"resSub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569742 "|ALU|ULA:ULA_calculate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zer_sub ula.vhd(108) " "VHDL Process Statement warning at ula.vhd(108): signal \"zer_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569742 "|ALU|ULA:ULA_calculate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg_sub ula.vhd(109) " "VHDL Process Statement warning at ula.vhd(109): signal \"neg_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569742 "|ALU|ULA:ULA_calculate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_sub ula.vhd(110) " "VHDL Process Statement warning at ula.vhd(110): signal \"over_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569743 "|ALU|ULA:ULA_calculate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_sub ula.vhd(111) " "VHDL Process Statement warning at ula.vhd(111): signal \"cout_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569743 "|ALU|ULA:ULA_calculate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_bin ula.vhd(147) " "VHDL Process Statement warning at ula.vhd(147): signal \"res_bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569743 "|ALU|ULA:ULA_calculate"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_bin ula.vhd(154) " "VHDL Process Statement warning at ula.vhd(154): signal \"res_bin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569743 "|ALU|ULA:ULA_calculate"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res_bin ula.vhd(94) " "VHDL Process Statement warning at ula.vhd(94): inferring latch(es) for signal or variable \"res_bin\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1628014569743 "|ALU|ULA:ULA_calculate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_bin\[0\] ula.vhd(94) " "Inferred latch for \"res_bin\[0\]\" at ula.vhd(94)" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628014569743 "|ALU|ULA:ULA_calculate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_bin\[1\] ula.vhd(94) " "Inferred latch for \"res_bin\[1\]\" at ula.vhd(94)" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628014569743 "|ALU|ULA:ULA_calculate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_bin\[2\] ula.vhd(94) " "Inferred latch for \"res_bin\[2\]\" at ula.vhd(94)" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628014569744 "|ALU|ULA:ULA_calculate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res_bin\[3\] ula.vhd(94) " "Inferred latch for \"res_bin\[3\]\" at ula.vhd(94)" {  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628014569744 "|ALU|ULA:ULA_calculate"}
{ "Warning" "WSGN_SEARCH_FILE" "counter_2_numbers.vhd 2 1 " "Using design file counter_2_numbers.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_2_numbers-hardware " "Found design unit 1: counter_2_numbers-hardware" {  } { { "counter_2_numbers.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/counter_2_numbers.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628014569767 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_2_numbers " "Found entity 1: counter_2_numbers" {  } { { "counter_2_numbers.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/counter_2_numbers.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628014569767 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1628014569767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_2_numbers ULA:ULA_calculate\|counter_2_numbers:counter " "Elaborating entity \"counter_2_numbers\" for hierarchy \"ULA:ULA_calculate\|counter_2_numbers:counter\"" {  } { { "ula.vhd" "counter" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628014569768 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.vhd 2 1 " "Using design file counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-hardware " "Found design unit 1: counter-hardware" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/counter.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628014569785 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/counter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628014569785 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1628014569785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter ULA:ULA_calculate\|counter_2_numbers:counter\|counter:A_counter " "Elaborating entity \"counter\" for hierarchy \"ULA:ULA_calculate\|counter_2_numbers:counter\|counter:A_counter\"" {  } { { "counter_2_numbers.vhd" "A_counter" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/counter_2_numbers.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628014569786 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "maximum counter.vhd(36) " "VHDL Variable Declaration warning at counter.vhd(36): used initial value expression for variable \"maximum\" because variable was never assigned a value" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/counter.vhd" 36 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1628014569788 "|ALU|ULA:ULA_calculate|counter_2_numbers:counter|counter:A_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause counter.vhd(39) " "VHDL Process Statement warning at counter.vhd(39): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/counter.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569788 "|ALU|ULA:ULA_calculate|counter_2_numbers:counter|counter:A_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter ULA:ULA_calculate\|counter_2_numbers:counter\|counter:B_counter " "Elaborating entity \"counter\" for hierarchy \"ULA:ULA_calculate\|counter_2_numbers:counter\|counter:B_counter\"" {  } { { "counter_2_numbers.vhd" "B_counter" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/counter_2_numbers.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628014569799 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "maximum counter.vhd(36) " "VHDL Variable Declaration warning at counter.vhd(36): used initial value expression for variable \"maximum\" because variable was never assigned a value" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/counter.vhd" 36 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1628014569799 "|ALU|ULA:ULA_calculate|counter_2_numbers:counter|counter:B_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause counter.vhd(39) " "VHDL Process Statement warning at counter.vhd(39): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/counter.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569800 "|ALU|ULA:ULA_calculate|counter_2_numbers:counter|counter:B_counter"}
{ "Warning" "WSGN_SEARCH_FILE" "add_sub_c2.vhd 2 1 " "Using design file add_sub_c2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Sub_C2-hardware " "Found design unit 1: Add_Sub_C2-hardware" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/add_sub_c2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628014569831 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Sub_C2 " "Found entity 1: Add_Sub_C2" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/add_sub_c2.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628014569831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1628014569831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Sub_C2 ULA:ULA_calculate\|Add_Sub_C2:Add_C2 " "Elaborating entity \"Add_Sub_C2\" for hierarchy \"ULA:ULA_calculate\|Add_Sub_C2:Add_C2\"" {  } { { "ula.vhd" "Add_C2" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628014569831 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "signalA add_sub_c2.vhd(53) " "VHDL Variable Declaration warning at add_sub_c2.vhd(53): used initial value expression for variable \"signalA\" because variable was never assigned a value" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/add_sub_c2.vhd" 53 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1628014569832 "|ALU|ULA:ULA_calculate|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "signalB add_sub_c2.vhd(54) " "VHDL Variable Declaration warning at add_sub_c2.vhd(54): used initial value expression for variable \"signalB\" because variable was never assigned a value" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/add_sub_c2.vhd" 54 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1628014569832 "|ALU|ULA:ULA_calculate|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IS_ADD add_sub_c2.vhd(64) " "VHDL Process Statement warning at add_sub_c2.vhd(64): signal \"IS_ADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/add_sub_c2.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569833 "|ALU|ULA:ULA_calculate|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "signalA add_sub_c2.vhd(79) " "VHDL Variable Declaration warning at add_sub_c2.vhd(79): used initial value expression for variable \"signalA\" because variable was never assigned a value" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/add_sub_c2.vhd" 79 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1628014569833 "|ALU|ULA:ULA_calculate|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "signalB add_sub_c2.vhd(80) " "VHDL Variable Declaration warning at add_sub_c2.vhd(80): used initial value expression for variable \"signalB\" because variable was never assigned a value" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/add_sub_c2.vhd" 80 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1628014569833 "|ALU|ULA:ULA_calculate|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "A_diff_B add_sub_c2.vhd(81) " "VHDL Variable Declaration warning at add_sub_c2.vhd(81): used initial value expression for variable \"A_diff_B\" because variable was never assigned a value" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/add_sub_c2.vhd" 81 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1628014569833 "|ALU|ULA:ULA_calculate|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_map add_sub_c2.vhd(84) " "VHDL Process Statement warning at add_sub_c2.vhd(84): signal \"res_map\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/add_sub_c2.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569833 "|ALU|ULA:ULA_calculate|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res add_sub_c2.vhd(87) " "VHDL Process Statement warning at add_sub_c2.vhd(87): signal \"res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/add_sub_c2.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569833 "|ALU|ULA:ULA_calculate|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res add_sub_c2.vhd(96) " "VHDL Process Statement warning at add_sub_c2.vhd(96): signal \"res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/add_sub_c2.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569833 "|ALU|ULA:ULA_calculate|Add_Sub_C2:Add_C2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res add_sub_c2.vhd(99) " "VHDL Process Statement warning at add_sub_c2.vhd(99): signal \"res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "add_sub_c2.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/add_sub_c2.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569833 "|ALU|ULA:ULA_calculate|Add_Sub_C2:Add_C2"}
{ "Warning" "WSGN_SEARCH_FILE" "fa_4_bits.vhd 2 1 " "Using design file fa_4_bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA_4_bits-hardware " "Found design unit 1: FA_4_bits-hardware" {  } { { "fa_4_bits.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/fa_4_bits.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628014569851 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA_4_bits " "Found entity 1: FA_4_bits" {  } { { "fa_4_bits.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/fa_4_bits.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628014569851 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1628014569851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_4_bits ULA:ULA_calculate\|Add_Sub_C2:Add_C2\|FA_4_bits:Full_Adder " "Elaborating entity \"FA_4_bits\" for hierarchy \"ULA:ULA_calculate\|Add_Sub_C2:Add_C2\|FA_4_bits:Full_Adder\"" {  } { { "add_sub_c2.vhd" "Full_Adder" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/add_sub_c2.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628014569852 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.vhd 2 1 " "Using design file fa.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-hardware " "Found design unit 1: FA-hardware" {  } { { "fa.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/fa.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628014569873 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/fa.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628014569873 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1628014569873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ULA:ULA_calculate\|Add_Sub_C2:Add_C2\|FA_4_bits:Full_Adder\|FA:a0 " "Elaborating entity \"FA\" for hierarchy \"ULA:ULA_calculate\|Add_Sub_C2:Add_C2\|FA_4_bits:Full_Adder\|FA:a0\"" {  } { { "fa_4_bits.vhd" "a0" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/fa_4_bits.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628014569874 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.vhd 2 1 " "Using design file display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-hardware " "Found design unit 1: display-hardware" {  } { { "display.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/display.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628014569905 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/display.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628014569905 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1628014569905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:disp_A " "Elaborating entity \"display\" for hierarchy \"display:disp_A\"" {  } { { "ALU.vhd" "disp_A" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628014569906 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "less_one_in_FA display.vhd(50) " "VHDL Signal Declaration warning at display.vhd(50): used explicit default value for signal \"less_one_in_FA\" because signal was never assigned a value" {  } { { "display.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/display.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1628014569906 "|ALU|display:disp_A"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NEG display.vhd(58) " "VHDL Variable Declaration warning at display.vhd(58): used initial value expression for variable \"NEG\" because variable was never assigned a value" {  } { { "display.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/display.vhd" 58 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1628014569906 "|ALU|display:disp_A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VALUE_IN_sub display.vhd(68) " "VHDL Process Statement warning at display.vhd(68): signal \"VALUE_IN_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/display.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569907 "|ALU|display:disp_A"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VALUE_IN_proc display.vhd(73) " "VHDL Process Statement warning at display.vhd(73): signal \"VALUE_IN_proc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/display.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628014569907 "|ALU|display:disp_A"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA_calculate\|res_bin\[1\] " "Latch ULA:ULA_calculate\|res_bin\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal V_SW\[2\]" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628014570696 ""}  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628014570696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA_calculate\|res_bin\[2\] " "Latch ULA:ULA_calculate\|res_bin\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal V_SW\[2\]" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628014570696 ""}  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628014570696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA_calculate\|res_bin\[3\] " "Latch ULA:ULA_calculate\|res_bin\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal V_SW\[2\]" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628014570696 ""}  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628014570696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA_calculate\|res_bin\[0\] " "Latch ULA:ULA_calculate\|res_bin\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA V_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal V_SW\[2\]" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1628014570696 ""}  } { { "ula.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ula.vhd" 94 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1628014570696 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[0\] VCC " "Pin \"G_HEX7\[0\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[1\] VCC " "Pin \"G_HEX7\[1\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[2\] VCC " "Pin \"G_HEX7\[2\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[3\] VCC " "Pin \"G_HEX7\[3\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[4\] VCC " "Pin \"G_HEX7\[4\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[5\] VCC " "Pin \"G_HEX7\[5\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX7\[6\] VCC " "Pin \"G_HEX7\[6\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[0\] VCC " "Pin \"G_HEX5\[0\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[1\] VCC " "Pin \"G_HEX5\[1\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[2\] VCC " "Pin \"G_HEX5\[2\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[3\] VCC " "Pin \"G_HEX5\[3\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[4\] VCC " "Pin \"G_HEX5\[4\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[5\] VCC " "Pin \"G_HEX5\[5\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX5\[6\] GND " "Pin \"G_HEX5\[6\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[0\] VCC " "Pin \"G_HEX2\[0\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[1\] VCC " "Pin \"G_HEX2\[1\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[2\] VCC " "Pin \"G_HEX2\[2\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[3\] GND " "Pin \"G_HEX2\[3\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[4\] VCC " "Pin \"G_HEX2\[4\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[5\] VCC " "Pin \"G_HEX2\[5\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX2\[6\] GND " "Pin \"G_HEX2\[6\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX1\[0\] VCC " "Pin \"G_HEX1\[0\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX1\[1\] VCC " "Pin \"G_HEX1\[1\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX1\[2\] VCC " "Pin \"G_HEX1\[2\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX1\[3\] VCC " "Pin \"G_HEX1\[3\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX1\[4\] VCC " "Pin \"G_HEX1\[4\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX1\[5\] VCC " "Pin \"G_HEX1\[5\]\" is stuck at VCC" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_HEX1\[6\] GND " "Pin \"G_HEX1\[6\]\" is stuck at GND" {  } { { "ALU.vhd" "" { Text "C:/Users/chris/Desktop/quartus/Trabalhos/ALU/ALU.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628014570910 "|ALU|G_HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1628014570910 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628014571123 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628014571878 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628014571878 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "307 " "Implemented 307 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628014571962 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628014571962 ""} { "Info" "ICUT_CUT_TM_LCELLS" "242 " "Implemented 242 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628014571962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628014571962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628014571984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 03 15:16:11 2021 " "Processing ended: Tue Aug 03 15:16:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628014571984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628014571984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628014571984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628014571984 ""}
