F:/Maven_Training/Verilog/Verilog_labs/lab1/Bidir_buffer/rtl/bidir_buf.v {1 {vlog -work work -stats=none {F:\Maven_Training\Verilog\Verilog_labs\lab1\Bidir_buffer\rtl\bidir_buf.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module bidir_buf

Top level modules:
	bidir_buf

} {} {}}
