my_package.sv,systemverilog,xil_defaultlib,../../../../../../../Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/my_package.sv,incdir="../CHI-DMA.srcs/sources_1/new"
CHIConverter.sv,systemverilog,xil_defaultlib,../../../../../../../Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/CHIConverter.sv,incdir="../CHI-DMA.srcs/sources_1/new"
Completer.sv,systemverilog,xil_defaultlib,../../../../../../../Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/Completer.sv,incdir="../CHI-DMA.srcs/sources_1/new"
FIFOInit.sv,systemverilog,xil_defaultlib,../../../../../../../Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFOInit.sv,incdir="../CHI-DMA.srcs/sources_1/new"
FIFO_Addr.sv,systemverilog,xil_defaultlib,../../../../../../../Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv,incdir="../CHI-DMA.srcs/sources_1/new"
TestCHIConverter.sv,systemverilog,xil_defaultlib,../../../../../../../Desktop/github/Chi-DMA/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestCHIConverter.sv,incdir="../CHI-DMA.srcs/sources_1/new"
glbl.v,Verilog,xil_defaultlib,glbl.v
