

================================================================
== Vitis HLS Report for 'loop_perfect'
================================================================
* Date:           Tue Feb 14 08:27:58 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj_loop_perfect
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.050 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    |  min |  max |   Type  |
    +---------+---------+----------+-----------+------+------+---------+
    |     2441|     3641|  9.764 us|  14.564 us|  2442|  3642|       no|
    +---------+---------+----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+-----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+-----------+-----------+-----------+------+----------+
        |- LOOP_I   |     2440|     3640|  122 ~ 182|          -|          -|    20|        no|
        | + LOOP_J  |      120|      180|      6 ~ 9|          -|          -|    20|        no|
        +-----------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 11 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul4 = alloca i32 1"   --->   Operation 12 'alloca' 'phi_mul4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%acc_V = alloca i32 1"   --->   Operation 14 'alloca' 'acc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [loop_perfect.cpp:19]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A_0"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A_1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %B_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B_0"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %B_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B_1"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln23 = store i5 0, i5 %i" [loop_perfect.cpp:23]   --->   Operation 24 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln23 = store i11 0, i11 %phi_mul4" [loop_perfect.cpp:23]   --->   Operation 25 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln23 = br void %LOOP_J" [loop_perfect.cpp:23]   --->   Operation 26 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul4_load = load i11 %phi_mul4"   --->   Operation 27 'load' 'phi_mul4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i"   --->   Operation 28 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i5 %i_1" [loop_perfect.cpp:23]   --->   Operation 29 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.73ns)   --->   "%add_ln23_1 = add i11 %phi_mul4_load, i11 52" [loop_perfect.cpp:23]   --->   Operation 30 'add' 'add_ln23_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.63ns)   --->   "%icmp_ln23 = icmp_eq  i5 %i_1, i5 20" [loop_perfect.cpp:23]   --->   Operation 31 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln23 = add i5 %i_1, i5 1" [loop_perfect.cpp:23]   --->   Operation 33 'add' 'add_ln23' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %LOOP_J.split, void %for.end21" [loop_perfect.cpp:23]   --->   Operation 34 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [loop_perfect.cpp:21]   --->   Operation 35 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty_13 = trunc i5 %i_1"   --->   Operation 36 'trunc' 'empty_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.63ns)   --->   "%empty_14 = icmp_ult  i5 %i_1, i5 10"   --->   Operation 37 'icmp' 'empty_14' <Predicate = (!icmp_ln23)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.70ns)   --->   "%empty_15 = add i4 %trunc_ln23, i4 6" [loop_perfect.cpp:23]   --->   Operation 38 'add' 'empty_15' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.35ns)   --->   "%empty_16 = select i1 %empty_14, i4 %trunc_ln23, i4 %empty_15" [loop_perfect.cpp:23]   --->   Operation 39 'select' 'empty_16' <Predicate = (!icmp_ln23)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast1 = zext i4 %empty_16" [loop_perfect.cpp:23]   --->   Operation 40 'zext' 'p_cast1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %phi_mul4_load, i32 9"   --->   Operation 41 'bitselect' 'tmp_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i6 %B_1, i64 0, i64 %p_cast1" [loop_perfect.cpp:29]   --->   Operation 42 'getelementptr' 'B_1_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i6 %B_0, i64 0, i64 %p_cast1" [loop_perfect.cpp:29]   --->   Operation 43 'getelementptr' 'B_0_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.38ns)   --->   "%br_ln24 = br void %for.body3" [loop_perfect.cpp:24]   --->   Operation 44 'br' 'br_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [loop_perfect.cpp:35]   --->   Operation 45 'ret' 'ret_ln35' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.72>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%j = phi i5 0, void %LOOP_J.split, i5 %add_ln24, void %for.inc"   --->   Operation 46 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 0, void %LOOP_J.split, i11 %add_ln232_1, void %for.inc"   --->   Operation 47 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i5 %j" [loop_perfect.cpp:24]   --->   Operation 48 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.63ns)   --->   "%icmp_ln24 = icmp_eq  i5 %j, i5 20" [loop_perfect.cpp:24]   --->   Operation 49 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 50 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln24 = add i5 %j, i5 1" [loop_perfect.cpp:24]   --->   Operation 51 'add' 'add_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.body3.split, void %for.inc19" [loop_perfect.cpp:24]   --->   Operation 52 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.73ns)   --->   "%add_ln232_1 = add i11 %phi_mul, i11 52"   --->   Operation 53 'add' 'add_ln232_1' <Predicate = (!icmp_ln24)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %phi_mul, i32 9, i32 10"   --->   Operation 54 'partselect' 'tmp_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.63ns)   --->   "%icmp_ln232 = icmp_ult  i5 %j, i5 10"   --->   Operation 55 'icmp' 'icmp_ln232' <Predicate = (!icmp_ln24)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.70ns)   --->   "%add_ln232 = add i4 %trunc_ln24, i4 6"   --->   Operation 56 'add' 'add_ln232' <Predicate = (!icmp_ln24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.35ns)   --->   "%select_ln232 = select i1 %icmp_ln232, i4 %trunc_ln24, i4 %add_ln232"   --->   Operation 57 'select' 'select_ln232' <Predicate = (!icmp_ln24)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i4 %select_ln232"   --->   Operation 58 'zext' 'zext_ln232' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i5 %A_0, i64 0, i64 %zext_ln232"   --->   Operation 59 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (0.66ns)   --->   "%A_0_load = load i4 %A_0_addr"   --->   Operation 60 'load' 'A_0_load' <Predicate = (!icmp_ln24)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i5 %A_1, i64 0, i64 %zext_ln232"   --->   Operation 61 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (0.66ns)   --->   "%A_1_load = load i4 %A_1_addr"   --->   Operation 62 'load' 'A_1_load' <Predicate = (!icmp_ln24)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_3 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln23 = store i5 %add_ln23, i5 %i" [loop_perfect.cpp:23]   --->   Operation 63 'store' 'store_ln23' <Predicate = (icmp_ln24)> <Delay = 0.38>
ST_3 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln23 = store i11 %add_ln23_1, i11 %phi_mul4" [loop_perfect.cpp:23]   --->   Operation 64 'store' 'store_ln23' <Predicate = (icmp_ln24)> <Delay = 0.38>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln23 = br void %LOOP_J" [loop_perfect.cpp:23]   --->   Operation 65 'br' 'br_ln23' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.05>
ST_4 : Operation 66 [1/1] (0.63ns)   --->   "%icmp_ln25 = icmp_eq  i5 %j, i5 0" [loop_perfect.cpp:25]   --->   Operation 66 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/2] (0.66ns)   --->   "%A_0_load = load i4 %A_0_addr"   --->   Operation 67 'load' 'A_0_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_4 : Operation 68 [1/2] (0.66ns)   --->   "%A_1_load = load i4 %A_1_addr"   --->   Operation 68 'load' 'A_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 10> <RAM>
ST_4 : Operation 69 [1/1] (0.38ns)   --->   "%tmp = mux i5 @_ssdm_op_Mux.ap_auto.2i5.i2, i5 %A_0_load, i5 %A_1_load, i2 %tmp_2"   --->   Operation 69 'mux' 'tmp' <Predicate = true> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln886 = sext i5 %tmp"   --->   Operation 70 'sext' 'sext_ln886' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i5 %j"   --->   Operation 71 'zext' 'zext_ln886' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [3/3] (0.99ns) (grouped into DSP with root node acc_V_3)   --->   "%mul_ln886 = mul i10 %zext_ln886, i10 %sext_ln886"   --->   Operation 72 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (0.63ns)   --->   "%icmp_ln27 = icmp_eq  i5 %j, i5 19" [loop_perfect.cpp:27]   --->   Operation 73 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 74 [2/3] (0.99ns) (grouped into DSP with root node acc_V_3)   --->   "%mul_ln886 = mul i10 %zext_ln886, i10 %sext_ln886"   --->   Operation 74 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.94>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%acc_V_load = load i12 %acc_V" [loop_perfect.cpp:25]   --->   Operation 75 'load' 'acc_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.29ns)   --->   "%acc_V_2 = select i1 %icmp_ln25, i12 0, i12 %acc_V_load" [loop_perfect.cpp:25]   --->   Operation 76 'select' 'acc_V_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node acc_V_3)   --->   "%mul_ln886 = mul i10 %zext_ln886, i10 %sext_ln886"   --->   Operation 77 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into DSP with root node acc_V_3)   --->   "%sext_ln886_1 = sext i10 %mul_ln886"   --->   Operation 78 'sext' 'sext_ln886_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (0.64ns) (root node of the DSP)   --->   "%acc_V_3 = add i12 %sext_ln886_1, i12 %acc_V_2"   --->   Operation 79 'add' 'acc_V_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.18>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [loop_perfect.cpp:21]   --->   Operation 80 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/2] (0.64ns) (root node of the DSP)   --->   "%acc_V_3 = add i12 %sext_ln886_1, i12 %acc_V_2"   --->   Operation 81 'add' 'acc_V_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc, void %if.then7" [loop_perfect.cpp:27]   --->   Operation 82 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %empty_13, void %if.then9, void %if.else" [loop_perfect.cpp:28]   --->   Operation 83 'br' 'br_ln28' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1559 = sext i12 %acc_V_3"   --->   Operation 84 'sext' 'sext_ln1559' <Predicate = (icmp_ln27 & !empty_13)> <Delay = 0.00>
ST_7 : Operation 85 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 85 'mul' 'mul_ln1559' <Predicate = (icmp_ln27 & !empty_13)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp_1, void %arrayidx13.0.0.0911.case.0, void %arrayidx13.0.0.0911.case.1" [loop_perfect.cpp:31]   --->   Operation 86 'br' 'br_ln31' <Predicate = (icmp_ln27 & empty_13)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i4 %B_0_addr" [loop_perfect.cpp:31]   --->   Operation 87 'store' 'store_ln31' <Predicate = (icmp_ln27 & empty_13 & !tmp_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.0.0.0911.exit" [loop_perfect.cpp:31]   --->   Operation 88 'br' 'br_ln31' <Predicate = (icmp_ln27 & empty_13 & !tmp_1)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 0, i4 %B_1_addr" [loop_perfect.cpp:31]   --->   Operation 89 'store' 'store_ln31' <Predicate = (icmp_ln27 & empty_13 & tmp_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.0.0.0911.exit" [loop_perfect.cpp:31]   --->   Operation 90 'br' 'br_ln31' <Predicate = (icmp_ln27 & empty_13 & tmp_1)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end17"   --->   Operation 91 'br' 'br_ln0' <Predicate = (icmp_ln27 & empty_13)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.53>
ST_8 : Operation 92 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 92 'mul' 'mul_ln1559' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.53>
ST_9 : Operation 93 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 93 'mul' 'mul_ln1559' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.83>
ST_10 : Operation 94 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 94 'mul' 'mul_ln1559' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln1559 = trunc i26 %mul_ln1559"   --->   Operation 95 'trunc' 'trunc_ln1559' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.83ns)   --->   "%sub_ln1559 = sub i25 0, i25 %trunc_ln1559"   --->   Operation 96 'sub' 'sub_ln1559' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %acc_V_3, i32 11"   --->   Operation 97 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1559_1)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i25.i32.i32, i25 %sub_ln1559, i32 17, i32 22"   --->   Operation 98 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i26.i32.i32, i26 %mul_ln1559, i32 17, i32 22"   --->   Operation 99 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1559_1)   --->   "%select_ln1559 = select i1 %tmp_3, i6 %tmp_4, i6 %tmp_5"   --->   Operation 100 'select' 'select_ln1559' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln1559_1 = sub i6 0, i6 %select_ln1559"   --->   Operation 101 'sub' 'sub_ln1559_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.29ns)   --->   "%select_ln1559_1 = select i1 %tmp_3, i6 %sub_ln1559_1, i6 %tmp_5"   --->   Operation 102 'select' 'select_ln1559_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %tmp_1, void %arrayidx13.0.0.0911.case.02, void %arrayidx13.0.0.0911.case.13" [loop_perfect.cpp:29]   --->   Operation 103 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.66>
ST_11 : Operation 104 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i4 %B_0_addr" [loop_perfect.cpp:29]   --->   Operation 104 'store' 'store_ln29' <Predicate = (icmp_ln27 & !empty_13 & !tmp_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx13.0.0.0911.exit1" [loop_perfect.cpp:29]   --->   Operation 105 'br' 'br_ln29' <Predicate = (icmp_ln27 & !empty_13 & !tmp_1)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.66ns)   --->   "%store_ln29 = store i6 %select_ln1559_1, i4 %B_1_addr" [loop_perfect.cpp:29]   --->   Operation 106 'store' 'store_ln29' <Predicate = (icmp_ln27 & !empty_13 & tmp_1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln29 = br void %arrayidx13.0.0.0911.exit1" [loop_perfect.cpp:29]   --->   Operation 107 'br' 'br_ln29' <Predicate = (icmp_ln27 & !empty_13 & tmp_1)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln29 = br void %if.end17" [loop_perfect.cpp:29]   --->   Operation 108 'br' 'br_ln29' <Predicate = (icmp_ln27 & !empty_13)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [loop_perfect.cpp:32]   --->   Operation 109 'br' 'br_ln32' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln24 = store i12 %acc_V_3, i12 %acc_V" [loop_perfect.cpp:24]   --->   Operation 110 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.body3" [loop_perfect.cpp:24]   --->   Operation 111 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'store' operation ('store_ln23', loop_perfect.cpp:23) of constant 0 on local variable 'i' [17]  (0.387 ns)

 <State 2>: 1.06ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'i' [22]  (0 ns)
	'add' operation ('empty_15', loop_perfect.cpp:23) [33]  (0.708 ns)
	'select' operation ('empty_16', loop_perfect.cpp:23) [34]  (0.351 ns)

 <State 3>: 1.73ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('add_ln24', loop_perfect.cpp:24) [41]  (0 ns)
	'add' operation ('add_ln232') [56]  (0.708 ns)
	'select' operation ('select_ln232') [57]  (0.351 ns)
	'getelementptr' operation ('A_0_addr') [59]  (0 ns)
	'load' operation ('A_0_load') on array 'A_0' [60]  (0.667 ns)

 <State 4>: 2.05ns
The critical path consists of the following:
	'load' operation ('A_0_load') on array 'A_0' [60]  (0.667 ns)
	'mux' operation ('tmp') [63]  (0.387 ns)
	'mul' operation of DSP[68] ('mul_ln886') [66]  (0.996 ns)

 <State 5>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[68] ('mul_ln886') [66]  (0.996 ns)

 <State 6>: 0.944ns
The critical path consists of the following:
	'load' operation ('acc_V_load', loop_perfect.cpp:25) on local variable 'acc.V' [49]  (0 ns)
	'select' operation ('acc.V', loop_perfect.cpp:25) [52]  (0.299 ns)
	'add' operation of DSP[68] ('acc.V') [68]  (0.645 ns)

 <State 7>: 1.18ns
The critical path consists of the following:
	'add' operation of DSP[68] ('acc.V') [68]  (0.645 ns)
	'mul' operation of DSP[75] ('mul_ln1559') [75]  (0.535 ns)

 <State 8>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[75] ('mul_ln1559') [75]  (0.535 ns)

 <State 9>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[75] ('mul_ln1559') [75]  (0.535 ns)

 <State 10>: 1.84ns
The critical path consists of the following:
	'mul' operation of DSP[75] ('mul_ln1559') [75]  (0 ns)
	'sub' operation ('sub_ln1559') [77]  (0.838 ns)
	'select' operation ('select_ln1559') [81]  (0 ns)
	'sub' operation ('sub_ln1559_1') [82]  (0.706 ns)
	'select' operation ('select_ln1559_1') [83]  (0.293 ns)

 <State 11>: 0.667ns
The critical path consists of the following:
	'store' operation ('store_ln29', loop_perfect.cpp:29) of variable 'select_ln1559_1' on array 'B_0' [86]  (0.667 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
