============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:46:45 pm
  Module:                 Port_D
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (28028 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     720                  
             Slack:=   28028                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_211_1 
  output_delay            10000            Port_D_constraints_t_line_84_274_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  2.9    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  7.2   270   225   12477    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.4   102    93   12570    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 19.2   248   177   12747    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g715__8428/Z  -       A1->Z  R     AO222HDV1         1  2.2    67   224   12972    (-,-) 
  dbus_out[1]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      R     (port)            -    -     -     0   12972    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 2: MET (28028 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     720                  
             Slack:=   28028                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_211_1 
  output_delay            10000            Port_D_constraints_t_line_84_273_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  2.9    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  7.2   270   225   12477    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.4   102    93   12570    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 19.2   248   177   12747    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g712__5107/Z  -       A1->Z  R     AO222HDV1         1  2.2    67   224   12972    (-,-) 
  dbus_out[2]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      R     (port)            -    -     -     0   12972    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 3: MET (28028 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     720                  
             Slack:=   28028                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_211_1 
  output_delay            10000            Port_D_constraints_t_line_84_272_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  2.9    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  7.2   270   225   12477    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.4   102    93   12570    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 19.2   248   177   12747    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g714__4319/Z  -       A1->Z  R     AO222HDV1         1  2.2    67   224   12972    (-,-) 
  dbus_out[3]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      R     (port)            -    -     -     0   12972    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 4: MET (28028 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     720                  
             Slack:=   28028                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_211_1 
  output_delay            10000            Port_D_constraints_t_line_84_270_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  2.9    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  7.2   270   225   12477    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.4   102    93   12570    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 19.2   248   177   12747    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g713__6260/Z  -       A1->Z  R     AO222HDV1         1  2.2    67   224   12972    (-,-) 
  dbus_out[5]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)            -    -     -     0   12972    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 5: MET (28028 ps) Late External Delay Assertion at pin dbus_out[7]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[7]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     720                  
             Slack:=   28028                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_211_1 
  output_delay            10000            Port_D_constraints_t_line_84_268_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  2.9    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  7.2   270   225   12477    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.4   102    93   12570    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 19.2   248   177   12747    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g710__5477/Z  -       A1->Z  R     AO222HDV1         1  2.2    67   224   12972    (-,-) 
  dbus_out[7]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[7]                  -       -      R     (port)            -    -     -     0   12972    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 6: MET (28029 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     719                  
             Slack:=   28029                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_211_1 
  output_delay            10000            Port_D_constraints_t_line_84_275_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  2.9    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  7.2   270   225   12477    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.4   102    93   12570    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g720__2802/ZN -       B1->ZN R     INOR2HDV2         9 19.2   256   188   12759    (-,-) 
  IO_Port_D_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g711__2398/Z  -       B1->Z  R     AO222HDV1         1  2.2    67   213   12971    (-,-) 
  dbus_out[0]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)            -    -     -     0   12971    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 7: MET (28029 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     719                  
             Slack:=   28029                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_211_1 
  output_delay            10000            Port_D_constraints_t_line_84_271_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  2.9    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  7.2   270   225   12477    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.4   102    93   12570    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g720__2802/ZN -       B1->ZN R     INOR2HDV2         9 19.2   256   188   12759    (-,-) 
  IO_Port_D_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g708__7410/Z  -       B1->Z  R     AO222HDV1         1  2.2    67   213   12971    (-,-) 
  dbus_out[4]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)            -    -     -     0   12971    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 8: MET (28029 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     719                  
             Slack:=   28029                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_211_1 
  output_delay            10000            Port_D_constraints_t_line_84_269_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  2.9    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  7.2   270   225   12477    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.4   102    93   12570    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g720__2802/ZN -       B1->ZN R     INOR2HDV2         9 19.2   256   188   12759    (-,-) 
  IO_Port_D_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g709__6417/Z  -       B1->Z  R     AO222HDV1         1  2.2    67   213   12971    (-,-) 
  dbus_out[6]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)            -    -     -     0   12971    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 9: MET (28030 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     717                  
             Slack:=   28030                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_211_1 
  output_delay            10000            Port_D_constraints_t_line_84_275_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.9    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2       3  7.2   270   225   12477    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 19.2   257   266   12743    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g711__2398/Z  -       A1->Z  R     AO222HDV1       1  2.2    67   227   12970    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   12970    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 10: MET (28030 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     717                  
             Slack:=   28030                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_211_1 
  output_delay            10000            Port_D_constraints_t_line_84_271_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.9    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2       3  7.2   270   225   12477    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 19.2   257   266   12743    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g708__7410/Z  -       A1->Z  R     AO222HDV1       1  2.2    67   227   12970    (-,-) 
  dbus_out[4]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)          -    -     -     0   12970    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 11: MET (28030 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     717                  
             Slack:=   28030                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_211_1 
  output_delay            10000            Port_D_constraints_t_line_84_269_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.9    19     0   12252    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2       3  7.2   270   225   12477    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 19.2   257   266   12743    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g709__6417/Z  -       A1->Z  R     AO222HDV1       1  2.2    67   227   12970    (-,-) 
  dbus_out[6]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)          -    -     -     0   12970    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 12: MET (28037 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     711                  
             Slack:=   28037                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_212_1 
  output_delay            10000            Port_D_constraints_t_line_84_274_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)         1  2.8    19     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2         3  7.2   270   216   12468    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.4   102    93   12562    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 19.2   248   177   12739    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g715__8428/Z  -       A1->Z  R     AO222HDV1         1  2.2    67   224   12963    (-,-) 
  dbus_out[1]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      R     (port)            -    -     -     0   12963    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 13: MET (28037 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     711                  
             Slack:=   28037                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_212_1 
  output_delay            10000            Port_D_constraints_t_line_84_273_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)         1  2.8    19     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2         3  7.2   270   216   12468    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.4   102    93   12562    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 19.2   248   177   12739    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g712__5107/Z  -       A1->Z  R     AO222HDV1         1  2.2    67   224   12963    (-,-) 
  dbus_out[2]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      R     (port)            -    -     -     0   12963    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 14: MET (28037 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     711                  
             Slack:=   28037                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_212_1 
  output_delay            10000            Port_D_constraints_t_line_84_272_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)         1  2.8    19     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2         3  7.2   270   216   12468    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.4   102    93   12562    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 19.2   248   177   12739    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g714__4319/Z  -       A1->Z  R     AO222HDV1         1  2.2    67   224   12963    (-,-) 
  dbus_out[3]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      R     (port)            -    -     -     0   12963    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 15: MET (28037 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     711                  
             Slack:=   28037                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_212_1 
  output_delay            10000            Port_D_constraints_t_line_84_270_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)         1  2.8    19     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2         3  7.2   270   216   12468    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.4   102    93   12562    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 19.2   248   177   12739    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g713__6260/Z  -       A1->Z  R     AO222HDV1         1  2.2    67   224   12963    (-,-) 
  dbus_out[5]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)            -    -     -     0   12963    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 16: MET (28037 ps) Late External Delay Assertion at pin dbus_out[7]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[7]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     711                  
             Slack:=   28037                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_212_1 
  output_delay            10000            Port_D_constraints_t_line_84_268_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)         1  2.8    19     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2         3  7.2   270   216   12468    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.4   102    93   12562    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 19.2   248   177   12739    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g710__5477/Z  -       A1->Z  R     AO222HDV1         1  2.2    67   224   12963    (-,-) 
  dbus_out[7]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[7]                  -       -      R     (port)            -    -     -     0   12963    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 17: MET (28037 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     710                  
             Slack:=   28037                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_212_1 
  output_delay            10000            Port_D_constraints_t_line_84_275_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)         1  2.8    19     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2         3  7.2   270   216   12468    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.4   102    93   12562    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g720__2802/ZN -       B1->ZN R     INOR2HDV2         9 19.2   256   188   12750    (-,-) 
  IO_Port_D_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g711__2398/Z  -       B1->Z  R     AO222HDV1         1  2.2    67   213   12963    (-,-) 
  dbus_out[0]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)            -    -     -     0   12963    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 18: MET (28037 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     710                  
             Slack:=   28037                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_212_1 
  output_delay            10000            Port_D_constraints_t_line_84_271_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)         1  2.8    19     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2         3  7.2   270   216   12468    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.4   102    93   12562    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g720__2802/ZN -       B1->ZN R     INOR2HDV2         9 19.2   256   188   12750    (-,-) 
  IO_Port_D_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g708__7410/Z  -       B1->Z  R     AO222HDV1         1  2.2    67   213   12963    (-,-) 
  dbus_out[4]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)            -    -     -     0   12963    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 19: MET (28037 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     710                  
             Slack:=   28037                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_212_1 
  output_delay            10000            Port_D_constraints_t_line_84_269_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)         1  2.8    19     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2         3  7.2   270   216   12468    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  6.4   102    93   12562    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g720__2802/ZN -       B1->ZN R     INOR2HDV2         9 19.2   256   188   12750    (-,-) 
  IO_Port_D_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g709__6417/Z  -       B1->Z  R     AO222HDV1         1  2.2    67   213   12963    (-,-) 
  dbus_out[6]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)            -    -     -     0   12963    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 20: MET (28039 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_tt_v1p5_25c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            2     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2252     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2252                  
       Input Delay:-   10000                  
         Data Path:-     709                  
             Slack:=   28039                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_t_line_83_212_1 
  output_delay            10000            Port_D_constraints_t_line_84_275_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  2.8    19     0   12252    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2       3  7.2   270   216   12468    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 19.2   257   266   12734    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g711__2398/Z  -       A1->Z  R     AO222HDV1       1  2.2    67   227   12961    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   12961    (-,-) 
#-------------------------------------------------------------------------------------------------------

