#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jun  9 20:49:35 2022
# Process ID: 16652
# Current directory: D:/CSAPP_Vivado/task_2/task_2.runs/synth_1
# Command line: vivado.exe -log processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl
# Log file: D:/CSAPP_Vivado/task_2/task_2.runs/synth_1/processor.vds
# Journal file: D:/CSAPP_Vivado/task_2/task_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source processor.tcl -notrace
Command: synth_design -top processor -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5644 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 389.949 ; gain = 98.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'processor' [D:/CSAPP_Vivado/task_2/task_2.srcs/sources_1/new/processor.v:2]
INFO: [Synth 8-638] synthesizing module 'ram' [D:/CSAPP_Vivado/task_2/task_2.srcs/sources_1/new/ram.v:2]
INFO: [Synth 8-256] done synthesizing module 'ram' (1#1) [D:/CSAPP_Vivado/task_2/task_2.srcs/sources_1/new/ram.v:2]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/CSAPP_Vivado/task_2/task_2.srcs/sources_1/new/regfile.v:2]
INFO: [Synth 8-256] done synthesizing module 'regfile' (2#1) [D:/CSAPP_Vivado/task_2/task_2.srcs/sources_1/new/regfile.v:2]
INFO: [Synth 8-256] done synthesizing module 'processor' (3#1) [D:/CSAPP_Vivado/task_2/task_2.srcs/sources_1/new/processor.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 441.977 ; gain = 150.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 441.977 ; gain = 150.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 441.977 ; gain = 150.961
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
WARNING: [Synth 8-327] inferring latch for variable 'reg_rB_reg' [D:/CSAPP_Vivado/task_2/task_2.srcs/sources_1/new/processor.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'reg_valC_reg' [D:/CSAPP_Vivado/task_2/task_2.srcs/sources_1/new/processor.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 441.977 ; gain = 150.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
	   8 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module processor 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
	   8 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u2/reg7_reg[16]' (FDCE) to 'u2/reg7_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg7_reg[17]' (FDCE) to 'u2/reg7_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg7_reg[18]' (FDCE) to 'u2/reg7_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg7_reg[19]' (FDCE) to 'u2/reg7_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg7_reg[20]' (FDCE) to 'u2/reg7_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg7_reg[21]' (FDCE) to 'u2/reg7_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg7_reg[22]' (FDCE) to 'u2/reg7_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg7_reg[23]' (FDCE) to 'u2/reg7_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg7_reg[24]' (FDCE) to 'u2/reg7_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg7_reg[25]' (FDCE) to 'u2/reg7_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg7_reg[26]' (FDCE) to 'u2/reg7_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg7_reg[27]' (FDCE) to 'u2/reg7_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg7_reg[28]' (FDCE) to 'u2/reg7_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg7_reg[29]' (FDCE) to 'u2/reg7_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg7_reg[30]' (FDCE) to 'u2/reg7_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u2/reg7_reg[31] )
INFO: [Synth 8-3886] merging instance 'u2/reg6_reg[16]' (FDCE) to 'u2/reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg6_reg[17]' (FDCE) to 'u2/reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg6_reg[18]' (FDCE) to 'u2/reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg6_reg[19]' (FDCE) to 'u2/reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg6_reg[20]' (FDCE) to 'u2/reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg6_reg[21]' (FDCE) to 'u2/reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg6_reg[22]' (FDCE) to 'u2/reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg6_reg[23]' (FDCE) to 'u2/reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg6_reg[24]' (FDCE) to 'u2/reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg6_reg[25]' (FDCE) to 'u2/reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg6_reg[26]' (FDCE) to 'u2/reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg6_reg[27]' (FDCE) to 'u2/reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg6_reg[28]' (FDCE) to 'u2/reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg6_reg[29]' (FDCE) to 'u2/reg6_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg6_reg[30]' (FDCE) to 'u2/reg6_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u2/reg6_reg[31] )
INFO: [Synth 8-3886] merging instance 'u2/reg5_reg[16]' (FDCE) to 'u2/reg5_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg5_reg[17]' (FDCE) to 'u2/reg5_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg5_reg[18]' (FDCE) to 'u2/reg5_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg5_reg[19]' (FDCE) to 'u2/reg5_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg5_reg[20]' (FDCE) to 'u2/reg5_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg5_reg[21]' (FDCE) to 'u2/reg5_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg5_reg[22]' (FDCE) to 'u2/reg5_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg5_reg[23]' (FDCE) to 'u2/reg5_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg5_reg[24]' (FDCE) to 'u2/reg5_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg5_reg[25]' (FDCE) to 'u2/reg5_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg5_reg[26]' (FDCE) to 'u2/reg5_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg5_reg[27]' (FDCE) to 'u2/reg5_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg5_reg[28]' (FDCE) to 'u2/reg5_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg5_reg[29]' (FDCE) to 'u2/reg5_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg5_reg[30]' (FDCE) to 'u2/reg5_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u2/reg5_reg[31] )
INFO: [Synth 8-3886] merging instance 'u2/reg4_reg[16]' (FDCE) to 'u2/reg4_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg4_reg[17]' (FDCE) to 'u2/reg4_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg4_reg[18]' (FDCE) to 'u2/reg4_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg4_reg[19]' (FDCE) to 'u2/reg4_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg4_reg[20]' (FDCE) to 'u2/reg4_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg4_reg[21]' (FDCE) to 'u2/reg4_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg4_reg[22]' (FDCE) to 'u2/reg4_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg4_reg[23]' (FDCE) to 'u2/reg4_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg4_reg[24]' (FDCE) to 'u2/reg4_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg4_reg[25]' (FDCE) to 'u2/reg4_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg4_reg[26]' (FDCE) to 'u2/reg4_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg4_reg[27]' (FDCE) to 'u2/reg4_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg4_reg[28]' (FDCE) to 'u2/reg4_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg4_reg[29]' (FDCE) to 'u2/reg4_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg4_reg[30]' (FDCE) to 'u2/reg4_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u2/reg4_reg[31] )
INFO: [Synth 8-3886] merging instance 'u2/reg3_reg[16]' (FDCE) to 'u2/reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg3_reg[17]' (FDCE) to 'u2/reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg3_reg[18]' (FDCE) to 'u2/reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg3_reg[19]' (FDCE) to 'u2/reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg3_reg[20]' (FDCE) to 'u2/reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg3_reg[21]' (FDCE) to 'u2/reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg3_reg[22]' (FDCE) to 'u2/reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg3_reg[23]' (FDCE) to 'u2/reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg3_reg[24]' (FDCE) to 'u2/reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg3_reg[25]' (FDCE) to 'u2/reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg3_reg[26]' (FDCE) to 'u2/reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg3_reg[27]' (FDCE) to 'u2/reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg3_reg[28]' (FDCE) to 'u2/reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg3_reg[29]' (FDCE) to 'u2/reg3_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg3_reg[30]' (FDCE) to 'u2/reg3_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u2/reg3_reg[31] )
INFO: [Synth 8-3886] merging instance 'u2/reg2_reg[16]' (FDCE) to 'u2/reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg2_reg[17]' (FDCE) to 'u2/reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg2_reg[18]' (FDCE) to 'u2/reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg2_reg[19]' (FDCE) to 'u2/reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg2_reg[20]' (FDCE) to 'u2/reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg2_reg[21]' (FDCE) to 'u2/reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg2_reg[22]' (FDCE) to 'u2/reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg2_reg[23]' (FDCE) to 'u2/reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg2_reg[24]' (FDCE) to 'u2/reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg2_reg[25]' (FDCE) to 'u2/reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg2_reg[26]' (FDCE) to 'u2/reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg2_reg[27]' (FDCE) to 'u2/reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg2_reg[28]' (FDCE) to 'u2/reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg2_reg[29]' (FDCE) to 'u2/reg2_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg2_reg[30]' (FDCE) to 'u2/reg2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u2/reg2_reg[31] )
INFO: [Synth 8-3886] merging instance 'u2/reg1_reg[16]' (FDCE) to 'u2/reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg1_reg[17]' (FDCE) to 'u2/reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg1_reg[18]' (FDCE) to 'u2/reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg1_reg[19]' (FDCE) to 'u2/reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg1_reg[20]' (FDCE) to 'u2/reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg1_reg[21]' (FDCE) to 'u2/reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg1_reg[22]' (FDCE) to 'u2/reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg1_reg[23]' (FDCE) to 'u2/reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg1_reg[24]' (FDCE) to 'u2/reg1_reg[31]'
INFO: [Synth 8-3886] merging instance 'u2/reg1_reg[25]' (FDCE) to 'u2/reg1_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u2/reg1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u2/reg0_reg[31] )
WARNING: [Synth 8-3332] Sequential element (u2/reg0_reg[31]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (u2/reg1_reg[31]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (u2/reg2_reg[31]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (u2/reg3_reg[31]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (u2/reg4_reg[31]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (u2/reg5_reg[31]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (u2/reg6_reg[31]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (u2/reg7_reg[31]) is unused and will be removed from module processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 754.816 ; gain = 463.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram:        | memory_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 754.816 ; gain = 463.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram:        | memory_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance u1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 754.816 ; gain = 463.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 754.816 ; gain = 463.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 754.816 ; gain = 463.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 754.816 ; gain = 463.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 754.816 ; gain = 463.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 754.816 ; gain = 463.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 754.816 ; gain = 463.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT3     |     1|
|3     |LUT4     |     7|
|4     |LUT5     |    16|
|5     |LUT6     |     1|
|6     |RAMB18E1 |     1|
|7     |FDCE     |   128|
|8     |FDRE     |    20|
|9     |LD       |    20|
|10    |IBUF     |    44|
|11    |OBUF     |   256|
+------+---------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   495|
|2     |  u1     |ram     |     3|
|3     |  u2     |regfile |   151|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 754.816 ; gain = 463.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 754.816 ; gain = 463.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 754.816 ; gain = 463.801
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  LD => LDCE: 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 866.957 ; gain = 588.648
INFO: [Common 17-1381] The checkpoint 'D:/CSAPP_Vivado/task_2/task_2.runs/synth_1/processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_synth.rpt -pb processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.294 . Memory (MB): peak = 866.957 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun  9 20:50:04 2022...
