C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis  -sap  C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\m2s_creative_ddr_top.sap  -otap  C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\m2s_creative_ddr_top.tap  -omap  C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\m2s_creative_ddr_top.map   -part M2S025  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\synlog\report\m2s_creative_ddr_top_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  m2s_creative_ddr_top  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\scratchproject.prs  -multisrs  -ovm  C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\m2s_creative_ddr_top.vm   -freq 100.000   -tcl  C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\designer\m2s_creative_ddr_top\synthesis.fdc  C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\synwork\m2s_creative_ddr_top_prem.srd  -devicelib  C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\syntmp\m2s_creative_ddr_top.plg  -osyn  C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\m2s_creative_ddr_top.srm  -prjdir  C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\  -prjname  m2s_creative_ddr_top_syn  -log  C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\synlog\m2s_creative_ddr_top_fpga_mapper.srr  -sn  2022.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -sap ..\m2s_creative_ddr_top.sap -otap ..\m2s_creative_ddr_top.tap -omap ..\m2s_creative_ddr_top.map -part M2S025 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\m2s_creative_ddr_top_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module m2s_creative_ddr_top -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\m2s_creative_ddr_top.vm -freq 100.000 -tcl ..\..\designer\m2s_creative_ddr_top\synthesis.fdc ..\synwork\m2s_creative_ddr_top_prem.srd -devicelib ..\..\..\..\..\..\..\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v -ologparam m2s_creative_ddr_top.plg -osyn ..\m2s_creative_ddr_top.srm -prjdir ..\ -prjname m2s_creative_ddr_top_syn -log ..\synlog\m2s_creative_ddr_top_fpga_mapper.srr -sn 2022.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:6
file:..\m2s_creative_ddr_top.sap|io:o|time:1728042869|size:9505|exec:0|csum:
file:..\m2s_creative_ddr_top.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\m2s_creative_ddr_top.map|io:o|time:1728042876|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1728042602|size:8627|exec:0|csum:
file:..\m2s_creative_ddr_top.vm|io:o|time:1728042875|size:672012|exec:0|csum:
file:..\..\designer\m2s_creative_ddr_top\synthesis.fdc|io:i|time:1728042840|size:3853|exec:0|csum:A08DF9B71F84374A9A807939C8FA0BC4
file:..\synwork\m2s_creative_ddr_top_prem.srd|io:i|time:1728042869|size:336225|exec:0|csum:C2B1018A3A3B45D534039FD8DD844711
file:..\..\..\..\..\..\..\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1691490345|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:m2s_creative_ddr_top.plg|io:o|time:1728042876|size:2045|exec:0|csum:
file:..\m2s_creative_ddr_top.srm|io:o|time:1728042874|size:13089|exec:0|csum:
file:..\synlog\m2s_creative_ddr_top_fpga_mapper.srr|io:o|time:1728042876|size:62921|exec:0|csum:
file:..\..\..\..\..\..\..\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe|io:i|time:1691490330|size:50508288|exec:1|csum:14830ADE17C8CEBF4CCBD03A62E37054
