

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6'
================================================================
* Date:           Sun Oct 12 22:06:28 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.184 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2080803|  2080803|  20.808 ms|  20.808 ms|  2080803|  2080803|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6  |  2080801|  2080801|         3|          1|          1|  2080800|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     382|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     139|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     139|     454|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln30_1_fu_139_p2     |         +|   0|  0|  28|          21|           1|
    |add_ln30_fu_157_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln31_1_fu_310_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln31_fu_229_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln32_fu_304_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln34_1_fu_293_p2     |         +|   0|  0|  21|          21|          21|
    |add_ln34_fu_261_p2       |         +|   0|  0|  23|          16|          16|
    |sub_ln34_1_fu_283_p2     |         -|   0|  0|  21|          21|          21|
    |sub_ln34_fu_201_p2       |         -|   0|  0|  22|          15|          15|
    |and_ln224_fu_384_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln30_fu_223_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln224_1_fu_372_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln224_fu_366_p2     |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln30_fu_133_p2      |      icmp|   0|  0|  28|          21|          15|
    |icmp_ln31_fu_163_p2      |      icmp|   0|  0|  23|          16|          10|
    |icmp_ln32_fu_217_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln224_fu_378_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln31_fu_235_p2        |        or|   0|  0|   2|           1|           1|
    |feat2_d0                 |    select|   0|  0|  32|           1|          32|
    |select_ln30_1_fu_177_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln30_fu_169_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln31_1_fu_249_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln31_2_fu_316_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln31_fu_241_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln30_fu_211_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 382|         220|         165|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_fu_74                  |   9|          2|    6|         12|
    |indvar_flatten40_fu_70   |   9|          2|   16|         32|
    |indvar_flatten53_fu_78   |   9|          2|   21|         42|
    |x_fu_62                  |   9|          2|    8|         16|
    |y_fu_66                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   62|        124|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |c_fu_74                           |   6|   0|    6|          0|
    |feat2_addr_reg_437                |  21|   0|   21|          0|
    |feat2_addr_reg_437_pp0_iter2_reg  |  21|   0|   21|          0|
    |feat2_load_reg_443                |  32|   0|   32|          0|
    |indvar_flatten40_fu_70            |  16|   0|   16|          0|
    |indvar_flatten53_fu_78            |  21|   0|   21|          0|
    |x_fu_62                           |   8|   0|    8|          0|
    |y_fu_66                           |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 139|   0|  139|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6|  return value|
|grp_fu_487_p_din0    |  out|   32|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6|  return value|
|grp_fu_487_p_din1    |  out|   32|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6|  return value|
|grp_fu_487_p_opcode  |  out|    5|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6|  return value|
|grp_fu_487_p_dout0   |   in|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6|  return value|
|grp_fu_487_p_ce      |  out|    1|  ap_ctrl_hs|  srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6|  return value|
|feat2_address0       |  out|   21|   ap_memory|                                                           feat2|         array|
|feat2_ce0            |  out|    1|   ap_memory|                                                           feat2|         array|
|feat2_we0            |  out|    1|   ap_memory|                                                           feat2|         array|
|feat2_d0             |  out|   32|   ap_memory|                                                           feat2|         array|
|feat2_address1       |  out|   21|   ap_memory|                                                           feat2|         array|
|feat2_ce1            |  out|    1|   ap_memory|                                                           feat2|         array|
|feat2_q1             |   in|   32|   ap_memory|                                                           feat2|         array|
+---------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

