<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MCRegisterInfo.h source code [llvm/llvm/include/llvm/MC/MCRegisterInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::MCRegAliasIterator,llvm::MCRegUnitIterator,llvm::MCRegUnitMaskIterator,llvm::MCRegUnitRootIterator,llvm::MCRegisterClass,llvm::MCRegisterDesc,llvm::MCRegisterInfo,llvm::MCSubRegIndexIterator,llvm::MCSubRegIterator,llvm::MCSuperRegIterator "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/MC/MCRegisterInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>MC</a>/<a href='MCRegisterInfo.h.html'>MCRegisterInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MC/MCRegisterInfo.h - Target Register Description --------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file describes an abstract interface used to get information about a</i></td></tr>
<tr><th id="10">10</th><td><i>// target machines register file.  This information is used for a variety of</i></td></tr>
<tr><th id="11">11</th><td><i>// purposed, especially register allocation.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifndef</span> <span class="macro" data-ref="_M/LLVM_MC_MCREGISTERINFO_H">LLVM_MC_MCREGISTERINFO_H</span></u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/LLVM_MC_MCREGISTERINFO_H" data-ref="_M/LLVM_MC_MCREGISTERINFO_H">LLVM_MC_MCREGISTERINFO_H</dfn></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i class="doc">/// An unsigned integer type large enough to represent all physical registers,</i></td></tr>
<tr><th id="28">28</th><td><i class="doc">/// but not necessarily virtual registers.</i></td></tr>
<tr><th id="29">29</th><td><b>using</b> <dfn class="typedef" id="llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</dfn> = <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>class</b> <dfn class="type" id="llvm::MipsABIInfo" title='llvm::MipsABIInfo' data-ref="llvm::MipsABIInfo">MipsABIInfo</dfn>; <i>// To update RA after creation</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i class="doc">/// MCRegisterClass - Base class of TargetRegisterClass.</i></td></tr>
<tr><th id="34">34</th><td><b>class</b> <dfn class="type def" id="llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass">MCRegisterClass</dfn> {</td></tr>
<tr><th id="35">35</th><td><b>public</b>:</td></tr>
<tr><th id="36">36</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MCRegisterClass::iterator" title='llvm::MCRegisterClass::iterator' data-type='const MCPhysReg *' data-ref="llvm::MCRegisterClass::iterator">iterator</dfn> = <em>const</em> <a class="typedef" href="#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>*;</td></tr>
<tr><th id="37">37</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MCRegisterClass::const_iterator" title='llvm::MCRegisterClass::const_iterator' data-type='const MCPhysReg *' data-ref="llvm::MCRegisterClass::const_iterator">const_iterator</dfn> = <em>const</em> <a class="typedef" href="#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>*;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>  <em>const</em> <a class="typedef" href="#llvm::MCRegisterClass::iterator" title='llvm::MCRegisterClass::iterator' data-type='const MCPhysReg *' data-ref="llvm::MCRegisterClass::iterator">iterator</a> <dfn class="decl" id="llvm::MCRegisterClass::RegsBegin" title='llvm::MCRegisterClass::RegsBegin' data-ref="llvm::MCRegisterClass::RegsBegin">RegsBegin</dfn>;</td></tr>
<tr><th id="40">40</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> *<em>const</em> <dfn class="decl" id="llvm::MCRegisterClass::RegSet" title='llvm::MCRegisterClass::RegSet' data-ref="llvm::MCRegisterClass::RegSet">RegSet</dfn>;</td></tr>
<tr><th id="41">41</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="llvm::MCRegisterClass::NameIdx" title='llvm::MCRegisterClass::NameIdx' data-ref="llvm::MCRegisterClass::NameIdx">NameIdx</dfn>;</td></tr>
<tr><th id="42">42</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCRegisterClass::RegsSize" title='llvm::MCRegisterClass::RegsSize' data-ref="llvm::MCRegisterClass::RegsSize">RegsSize</dfn>;</td></tr>
<tr><th id="43">43</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCRegisterClass::RegSetSize" title='llvm::MCRegisterClass::RegSetSize' data-ref="llvm::MCRegisterClass::RegSetSize">RegSetSize</dfn>;</td></tr>
<tr><th id="44">44</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCRegisterClass::ID" title='llvm::MCRegisterClass::ID' data-ref="llvm::MCRegisterClass::ID">ID</dfn>;</td></tr>
<tr><th id="45">45</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t">int8_t</a> <dfn class="decl" id="llvm::MCRegisterClass::CopyCost" title='llvm::MCRegisterClass::CopyCost' data-ref="llvm::MCRegisterClass::CopyCost">CopyCost</dfn>;</td></tr>
<tr><th id="46">46</th><td>  <em>const</em> <em>bool</em> <dfn class="decl" id="llvm::MCRegisterClass::Allocatable" title='llvm::MCRegisterClass::Allocatable' data-ref="llvm::MCRegisterClass::Allocatable">Allocatable</dfn>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <i class="doc">/// getID() - Return the register class ID number.</i></td></tr>
<tr><th id="49">49</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="50">50</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15MCRegisterClass5getIDEv" title='llvm::MCRegisterClass::getID' data-ref="_ZNK4llvm15MCRegisterClass5getIDEv">getID</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCRegisterClass::ID" title='llvm::MCRegisterClass::ID' data-ref="llvm::MCRegisterClass::ID">ID</a>; }</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <i class="doc">/// begin/end - Return all of the registers in this class.</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="54">54</th><td>  <a class="typedef" href="#llvm::MCRegisterClass::iterator" title='llvm::MCRegisterClass::iterator' data-type='const MCPhysReg *' data-ref="llvm::MCRegisterClass::iterator">iterator</a>       <dfn class="decl def" id="_ZNK4llvm15MCRegisterClass5beginEv" title='llvm::MCRegisterClass::begin' data-ref="_ZNK4llvm15MCRegisterClass5beginEv">begin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCRegisterClass::RegsBegin" title='llvm::MCRegisterClass::RegsBegin' data-ref="llvm::MCRegisterClass::RegsBegin">RegsBegin</a>; }</td></tr>
<tr><th id="55">55</th><td>  <a class="typedef" href="#llvm::MCRegisterClass::iterator" title='llvm::MCRegisterClass::iterator' data-type='const MCPhysReg *' data-ref="llvm::MCRegisterClass::iterator">iterator</a>         <dfn class="decl def" id="_ZNK4llvm15MCRegisterClass3endEv" title='llvm::MCRegisterClass::end' data-ref="_ZNK4llvm15MCRegisterClass3endEv">end</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCRegisterClass::RegsBegin" title='llvm::MCRegisterClass::RegsBegin' data-ref="llvm::MCRegisterClass::RegsBegin">RegsBegin</a> + <a class="member" href="#llvm::MCRegisterClass::RegsSize" title='llvm::MCRegisterClass::RegsSize' data-ref="llvm::MCRegisterClass::RegsSize">RegsSize</a>; }</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <i class="doc">/// getNumRegs - Return the number of registers in this class.</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="59">59</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15MCRegisterClass10getNumRegsEv" title='llvm::MCRegisterClass::getNumRegs' data-ref="_ZNK4llvm15MCRegisterClass10getNumRegsEv">getNumRegs</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCRegisterClass::RegsSize" title='llvm::MCRegisterClass::RegsSize' data-ref="llvm::MCRegisterClass::RegsSize">RegsSize</a>; }</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <i class="doc">/// getRegister - Return the specified register in the class.</i></td></tr>
<tr><th id="62">62</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="63">63</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15MCRegisterClass11getRegisterEj" title='llvm::MCRegisterClass::getRegister' data-ref="_ZNK4llvm15MCRegisterClass11getRegisterEj">getRegister</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="401i" title='i' data-type='unsigned int' data-ref="401i">i</dfn>) <em>const</em> {</td></tr>
<tr><th id="64">64</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (i &lt; getNumRegs() &amp;&amp; &quot;Register number out of range!&quot;) ? void (0) : __assert_fail (&quot;i &lt; getNumRegs() &amp;&amp; \&quot;Register number out of range!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/MC/MCRegisterInfo.h&quot;, 64, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#401i" title='i' data-ref="401i">i</a> &lt; <a class="member" href="#_ZNK4llvm15MCRegisterClass10getNumRegsEv" title='llvm::MCRegisterClass::getNumRegs' data-ref="_ZNK4llvm15MCRegisterClass10getNumRegsEv">getNumRegs</a>() &amp;&amp; <q>"Register number out of range!"</q>);</td></tr>
<tr><th id="65">65</th><td>    <b>return</b> <a class="member" href="#llvm::MCRegisterClass::RegsBegin" title='llvm::MCRegisterClass::RegsBegin' data-ref="llvm::MCRegisterClass::RegsBegin">RegsBegin</a>[<a class="local col1 ref" href="#401i" title='i' data-ref="401i">i</a>];</td></tr>
<tr><th id="66">66</th><td>  }</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <i class="doc">/// contains - Return true if the specified register is included in this</i></td></tr>
<tr><th id="69">69</th><td><i class="doc">  /// register class.  This does not include virtual registers.</i></td></tr>
<tr><th id="70">70</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15MCRegisterClass8containsEj" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsEj">contains</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="402Reg" title='Reg' data-type='unsigned int' data-ref="402Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="71">71</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="403InByte" title='InByte' data-type='unsigned int' data-ref="403InByte">InByte</dfn> = <a class="local col2 ref" href="#402Reg" title='Reg' data-ref="402Reg">Reg</a> % <var>8</var>;</td></tr>
<tr><th id="72">72</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="404Byte" title='Byte' data-type='unsigned int' data-ref="404Byte">Byte</dfn> = <a class="local col2 ref" href="#402Reg" title='Reg' data-ref="402Reg">Reg</a> / <var>8</var>;</td></tr>
<tr><th id="73">73</th><td>    <b>if</b> (<a class="local col4 ref" href="#404Byte" title='Byte' data-ref="404Byte">Byte</a> &gt;= <a class="member" href="#llvm::MCRegisterClass::RegSetSize" title='llvm::MCRegisterClass::RegSetSize' data-ref="llvm::MCRegisterClass::RegSetSize">RegSetSize</a>)</td></tr>
<tr><th id="74">74</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="75">75</th><td>    <b>return</b> (<a class="member" href="#llvm::MCRegisterClass::RegSet" title='llvm::MCRegisterClass::RegSet' data-ref="llvm::MCRegisterClass::RegSet">RegSet</a>[<a class="local col4 ref" href="#404Byte" title='Byte' data-ref="404Byte">Byte</a>] &amp; (<var>1</var> &lt;&lt; <a class="local col3 ref" href="#403InByte" title='InByte' data-ref="403InByte">InByte</a>)) != <var>0</var>;</td></tr>
<tr><th id="76">76</th><td>  }</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <i class="doc">/// contains - Return true if both registers are in this class.</i></td></tr>
<tr><th id="79">79</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15MCRegisterClass8containsEjj" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsEjj">contains</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="405Reg1" title='Reg1' data-type='unsigned int' data-ref="405Reg1">Reg1</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="406Reg2" title='Reg2' data-type='unsigned int' data-ref="406Reg2">Reg2</dfn>) <em>const</em> {</td></tr>
<tr><th id="80">80</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm15MCRegisterClass8containsEj" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsEj">contains</a>(<a class="local col5 ref" href="#405Reg1" title='Reg1' data-ref="405Reg1">Reg1</a>) &amp;&amp; <a class="member" href="#_ZNK4llvm15MCRegisterClass8containsEj" title='llvm::MCRegisterClass::contains' data-ref="_ZNK4llvm15MCRegisterClass8containsEj">contains</a>(<a class="local col6 ref" href="#406Reg2" title='Reg2' data-ref="406Reg2">Reg2</a>);</td></tr>
<tr><th id="81">81</th><td>  }</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <i class="doc">/// getCopyCost - Return the cost of copying a value between two registers in</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">  /// this class. A negative number means the register class is very expensive</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">  /// to copy e.g. status flag register classes.</i></td></tr>
<tr><th id="86">86</th><td>  <em>int</em> <dfn class="decl def" id="_ZNK4llvm15MCRegisterClass11getCopyCostEv" title='llvm::MCRegisterClass::getCopyCost' data-ref="_ZNK4llvm15MCRegisterClass11getCopyCostEv">getCopyCost</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCRegisterClass::CopyCost" title='llvm::MCRegisterClass::CopyCost' data-ref="llvm::MCRegisterClass::CopyCost">CopyCost</a>; }</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i class="doc">/// isAllocatable - Return true if this register class may be used to create</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">  /// virtual registers.</i></td></tr>
<tr><th id="90">90</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15MCRegisterClass13isAllocatableEv" title='llvm::MCRegisterClass::isAllocatable' data-ref="_ZNK4llvm15MCRegisterClass13isAllocatableEv">isAllocatable</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCRegisterClass::Allocatable" title='llvm::MCRegisterClass::Allocatable' data-ref="llvm::MCRegisterClass::Allocatable">Allocatable</a>; }</td></tr>
<tr><th id="91">91</th><td>};</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i class="doc">/// MCRegisterDesc - This record contains information about a particular</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">/// register.  The SubRegs field is a zero terminated array of registers that</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">/// are sub-registers of the specific register, e.g. AL, AH are sub-registers</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">/// of AX. The SuperRegs field is a zero terminated array of registers that are</i></td></tr>
<tr><th id="97">97</th><td><i class="doc">/// super-registers of the specific register, e.g. RAX, EAX, are</i></td></tr>
<tr><th id="98">98</th><td><i class="doc">/// super-registers of AX.</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">///</i></td></tr>
<tr><th id="100">100</th><td><b>struct</b> <dfn class="type def" id="llvm::MCRegisterDesc" title='llvm::MCRegisterDesc' data-ref="llvm::MCRegisterDesc">MCRegisterDesc</dfn> {</td></tr>
<tr><th id="101">101</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="llvm::MCRegisterDesc::Name" title='llvm::MCRegisterDesc::Name' data-ref="llvm::MCRegisterDesc::Name">Name</dfn>;      <i>// Printable name for the reg (for debugging)</i></td></tr>
<tr><th id="102">102</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="llvm::MCRegisterDesc::SubRegs" title='llvm::MCRegisterDesc::SubRegs' data-ref="llvm::MCRegisterDesc::SubRegs">SubRegs</dfn>;   <i>// Sub-register set, described above</i></td></tr>
<tr><th id="103">103</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="llvm::MCRegisterDesc::SuperRegs" title='llvm::MCRegisterDesc::SuperRegs' data-ref="llvm::MCRegisterDesc::SuperRegs">SuperRegs</dfn>; <i>// Super-register set, described above</i></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i>// Offset into MCRI::SubRegIndices of a list of sub-register indices for each</i></td></tr>
<tr><th id="106">106</th><td><i>  // sub-register in SubRegs.</i></td></tr>
<tr><th id="107">107</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="llvm::MCRegisterDesc::SubRegIndices" title='llvm::MCRegisterDesc::SubRegIndices' data-ref="llvm::MCRegisterDesc::SubRegIndices">SubRegIndices</dfn>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <i>// RegUnits - Points to the list of register units. The low 4 bits holds the</i></td></tr>
<tr><th id="110">110</th><td><i>  // Scale, the high bits hold an offset into DiffLists. See MCRegUnitIterator.</i></td></tr>
<tr><th id="111">111</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="llvm::MCRegisterDesc::RegUnits" title='llvm::MCRegisterDesc::RegUnits' data-ref="llvm::MCRegisterDesc::RegUnits">RegUnits</dfn>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <i class="doc">/// Index into list with lane mask sequences. The sequence contains a lanemask</i></td></tr>
<tr><th id="114">114</th><td><i class="doc">  /// for every register unit.</i></td></tr>
<tr><th id="115">115</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCRegisterDesc::RegUnitLaneMasks" title='llvm::MCRegisterDesc::RegUnitLaneMasks' data-ref="llvm::MCRegisterDesc::RegUnitLaneMasks">RegUnitLaneMasks</dfn>;</td></tr>
<tr><th id="116">116</th><td>};</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><i class="doc">/// MCRegisterInfo base class - We assume that the target defines a static</i></td></tr>
<tr><th id="119">119</th><td><i class="doc">/// array of MCRegisterDesc objects that represent all of the machine</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">/// registers that the target has.  As such, we simply have to track a pointer</i></td></tr>
<tr><th id="121">121</th><td><i class="doc">/// to this array so that we can turn register number into a register</i></td></tr>
<tr><th id="122">122</th><td><i class="doc">/// descriptor.</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">///</i></td></tr>
<tr><th id="124">124</th><td><i class="doc">/// Note this class is designed to be a base class of TargetRegisterInfo, which</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">/// is the interface used by codegen. However, specific targets *should never*</i></td></tr>
<tr><th id="126">126</th><td><i class="doc">/// specialize this class. MCRegisterInfo should only contain getters to access</i></td></tr>
<tr><th id="127">127</th><td><i class="doc">/// TableGen generated physical register data. It must not be extended with</i></td></tr>
<tr><th id="128">128</th><td><i class="doc">/// virtual methods.</i></td></tr>
<tr><th id="129">129</th><td><i class="doc">///</i></td></tr>
<tr><th id="130">130</th><td><b>class</b> <dfn class="type def" id="llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</dfn> {</td></tr>
<tr><th id="131">131</th><td><b>public</b>:</td></tr>
<tr><th id="132">132</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MCRegisterInfo::regclass_iterator" title='llvm::MCRegisterInfo::regclass_iterator' data-type='const llvm::MCRegisterClass *' data-ref="llvm::MCRegisterInfo::regclass_iterator">regclass_iterator</dfn> = <em>const</em> <a class="type" href="#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass">MCRegisterClass</a> *;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <i class="doc">/// DwarfLLVMRegPair - Emitted by tablegen so Dwarf&lt;-&gt;LLVM reg mappings can be</i></td></tr>
<tr><th id="135">135</th><td><i class="doc">  /// performed with a binary search.</i></td></tr>
<tr><th id="136">136</th><td>  <b>struct</b> <dfn class="type def" id="llvm::MCRegisterInfo::DwarfLLVMRegPair" title='llvm::MCRegisterInfo::DwarfLLVMRegPair' data-ref="llvm::MCRegisterInfo::DwarfLLVMRegPair">DwarfLLVMRegPair</dfn> {</td></tr>
<tr><th id="137">137</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::MCRegisterInfo::DwarfLLVMRegPair::FromReg" title='llvm::MCRegisterInfo::DwarfLLVMRegPair::FromReg' data-ref="llvm::MCRegisterInfo::DwarfLLVMRegPair::FromReg">FromReg</dfn>;</td></tr>
<tr><th id="138">138</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::MCRegisterInfo::DwarfLLVMRegPair::ToReg" title='llvm::MCRegisterInfo::DwarfLLVMRegPair::ToReg' data-ref="llvm::MCRegisterInfo::DwarfLLVMRegPair::ToReg">ToReg</dfn>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo16DwarfLLVMRegPairltES1_" title='llvm::MCRegisterInfo::DwarfLLVMRegPair::operator&lt;' data-ref="_ZNK4llvm14MCRegisterInfo16DwarfLLVMRegPairltES1_"><b>operator</b>&lt;</dfn>(<a class="type" href="#llvm::MCRegisterInfo::DwarfLLVMRegPair" title='llvm::MCRegisterInfo::DwarfLLVMRegPair' data-ref="llvm::MCRegisterInfo::DwarfLLVMRegPair">DwarfLLVMRegPair</a> <dfn class="local col7 decl" id="407RHS" title='RHS' data-type='llvm::MCRegisterInfo::DwarfLLVMRegPair' data-ref="407RHS">RHS</dfn>) <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCRegisterInfo::DwarfLLVMRegPair::FromReg" title='llvm::MCRegisterInfo::DwarfLLVMRegPair::FromReg' data-ref="llvm::MCRegisterInfo::DwarfLLVMRegPair::FromReg">FromReg</a> &lt; <a class="local col7 ref" href="#407RHS" title='RHS' data-ref="407RHS">RHS</a>.<a class="member" href="#llvm::MCRegisterInfo::DwarfLLVMRegPair::FromReg" title='llvm::MCRegisterInfo::DwarfLLVMRegPair::FromReg' data-ref="llvm::MCRegisterInfo::DwarfLLVMRegPair::FromReg">FromReg</a>; }</td></tr>
<tr><th id="141">141</th><td>  };</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <i class="doc">/// SubRegCoveredBits - Emitted by tablegen: bit range covered by a subreg</i></td></tr>
<tr><th id="144">144</th><td><i class="doc">  /// index, -1 in any being invalid.</i></td></tr>
<tr><th id="145">145</th><td>  <b>struct</b> <dfn class="type def" id="llvm::MCRegisterInfo::SubRegCoveredBits" title='llvm::MCRegisterInfo::SubRegCoveredBits' data-ref="llvm::MCRegisterInfo::SubRegCoveredBits">SubRegCoveredBits</dfn> {</td></tr>
<tr><th id="146">146</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCRegisterInfo::SubRegCoveredBits::Offset" title='llvm::MCRegisterInfo::SubRegCoveredBits::Offset' data-ref="llvm::MCRegisterInfo::SubRegCoveredBits::Offset">Offset</dfn>;</td></tr>
<tr><th id="147">147</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCRegisterInfo::SubRegCoveredBits::Size" title='llvm::MCRegisterInfo::SubRegCoveredBits::Size' data-ref="llvm::MCRegisterInfo::SubRegCoveredBits::Size">Size</dfn>;</td></tr>
<tr><th id="148">148</th><td>  };</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><b>private</b>:</td></tr>
<tr><th id="151">151</th><td>  <em>const</em> <a class="type" href="#llvm::MCRegisterDesc" title='llvm::MCRegisterDesc' data-ref="llvm::MCRegisterDesc">MCRegisterDesc</a> *<dfn class="decl" id="llvm::MCRegisterInfo::Desc" title='llvm::MCRegisterInfo::Desc' data-ref="llvm::MCRegisterInfo::Desc">Desc</dfn>;                 <i>// Pointer to the descriptor array</i></td></tr>
<tr><th id="152">152</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCRegisterInfo::NumRegs" title='llvm::MCRegisterInfo::NumRegs' data-ref="llvm::MCRegisterInfo::NumRegs">NumRegs</dfn>;                           <i>// Number of entries in the array</i></td></tr>
<tr><th id="153">153</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCRegisterInfo::RAReg" title='llvm::MCRegisterInfo::RAReg' data-ref="llvm::MCRegisterInfo::RAReg">RAReg</dfn>;                             <i>// Return address register</i></td></tr>
<tr><th id="154">154</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCRegisterInfo::PCReg" title='llvm::MCRegisterInfo::PCReg' data-ref="llvm::MCRegisterInfo::PCReg">PCReg</dfn>;                             <i>// Program counter register</i></td></tr>
<tr><th id="155">155</th><td>  <em>const</em> <a class="type" href="#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass">MCRegisterClass</a> *<dfn class="decl" id="llvm::MCRegisterInfo::Classes" title='llvm::MCRegisterInfo::Classes' data-ref="llvm::MCRegisterInfo::Classes">Classes</dfn>;             <i>// Pointer to the regclass array</i></td></tr>
<tr><th id="156">156</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCRegisterInfo::NumClasses" title='llvm::MCRegisterInfo::NumClasses' data-ref="llvm::MCRegisterInfo::NumClasses">NumClasses</dfn>;                        <i>// Number of entries in the array</i></td></tr>
<tr><th id="157">157</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCRegisterInfo::NumRegUnits" title='llvm::MCRegisterInfo::NumRegUnits' data-ref="llvm::MCRegisterInfo::NumRegUnits">NumRegUnits</dfn>;                       <i>// Number of regunits.</i></td></tr>
<tr><th id="158">158</th><td>  <em>const</em> <a class="typedef" href="#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> (*<dfn class="decl" id="llvm::MCRegisterInfo::RegUnitRoots" title='llvm::MCRegisterInfo::RegUnitRoots' data-ref="llvm::MCRegisterInfo::RegUnitRoots">RegUnitRoots</dfn>)[<var>2</var>];         <i>// Pointer to regunit root table.</i></td></tr>
<tr><th id="159">159</th><td>  <em>const</em> <a class="typedef" href="#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="decl" id="llvm::MCRegisterInfo::DiffLists" title='llvm::MCRegisterInfo::DiffLists' data-ref="llvm::MCRegisterInfo::DiffLists">DiffLists</dfn>;                 <i>// Pointer to the difflists array</i></td></tr>
<tr><th id="160">160</th><td>  <em>const</em> <a class="type" href="LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> *<dfn class="decl" id="llvm::MCRegisterInfo::RegUnitMaskSequences" title='llvm::MCRegisterInfo::RegUnitMaskSequences' data-ref="llvm::MCRegisterInfo::RegUnitMaskSequences">RegUnitMaskSequences</dfn>;    <i>// Pointer to lane mask sequences</i></td></tr>
<tr><th id="161">161</th><td>                                              <i>// for register units.</i></td></tr>
<tr><th id="162">162</th><td>  <em>const</em> <em>char</em> *<dfn class="decl" id="llvm::MCRegisterInfo::RegStrings" title='llvm::MCRegisterInfo::RegStrings' data-ref="llvm::MCRegisterInfo::RegStrings">RegStrings</dfn>;                     <i>// Pointer to the string table.</i></td></tr>
<tr><th id="163">163</th><td>  <em>const</em> <em>char</em> *<dfn class="decl" id="llvm::MCRegisterInfo::RegClassStrings" title='llvm::MCRegisterInfo::RegClassStrings' data-ref="llvm::MCRegisterInfo::RegClassStrings">RegClassStrings</dfn>;                <i>// Pointer to the class strings.</i></td></tr>
<tr><th id="164">164</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="decl" id="llvm::MCRegisterInfo::SubRegIndices" title='llvm::MCRegisterInfo::SubRegIndices' data-ref="llvm::MCRegisterInfo::SubRegIndices">SubRegIndices</dfn>;              <i>// Pointer to the subreg lookup</i></td></tr>
<tr><th id="165">165</th><td>                                              <i>// array.</i></td></tr>
<tr><th id="166">166</th><td>  <em>const</em> <a class="type" href="#llvm::MCRegisterInfo::SubRegCoveredBits" title='llvm::MCRegisterInfo::SubRegCoveredBits' data-ref="llvm::MCRegisterInfo::SubRegCoveredBits">SubRegCoveredBits</a> *<dfn class="decl" id="llvm::MCRegisterInfo::SubRegIdxRanges" title='llvm::MCRegisterInfo::SubRegIdxRanges' data-ref="llvm::MCRegisterInfo::SubRegIdxRanges">SubRegIdxRanges</dfn>;   <i>// Pointer to the subreg covered</i></td></tr>
<tr><th id="167">167</th><td>                                              <i>// bit ranges array.</i></td></tr>
<tr><th id="168">168</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCRegisterInfo::NumSubRegIndices" title='llvm::MCRegisterInfo::NumSubRegIndices' data-ref="llvm::MCRegisterInfo::NumSubRegIndices">NumSubRegIndices</dfn>;                  <i>// Number of subreg indices.</i></td></tr>
<tr><th id="169">169</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="decl" id="llvm::MCRegisterInfo::RegEncodingTable" title='llvm::MCRegisterInfo::RegEncodingTable' data-ref="llvm::MCRegisterInfo::RegEncodingTable">RegEncodingTable</dfn>;           <i>// Pointer to array of register</i></td></tr>
<tr><th id="170">170</th><td>                                              <i>// encodings.</i></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCRegisterInfo::L2DwarfRegsSize" title='llvm::MCRegisterInfo::L2DwarfRegsSize' data-ref="llvm::MCRegisterInfo::L2DwarfRegsSize">L2DwarfRegsSize</dfn>;</td></tr>
<tr><th id="173">173</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCRegisterInfo::EHL2DwarfRegsSize" title='llvm::MCRegisterInfo::EHL2DwarfRegsSize' data-ref="llvm::MCRegisterInfo::EHL2DwarfRegsSize">EHL2DwarfRegsSize</dfn>;</td></tr>
<tr><th id="174">174</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCRegisterInfo::Dwarf2LRegsSize" title='llvm::MCRegisterInfo::Dwarf2LRegsSize' data-ref="llvm::MCRegisterInfo::Dwarf2LRegsSize">Dwarf2LRegsSize</dfn>;</td></tr>
<tr><th id="175">175</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCRegisterInfo::EHDwarf2LRegsSize" title='llvm::MCRegisterInfo::EHDwarf2LRegsSize' data-ref="llvm::MCRegisterInfo::EHDwarf2LRegsSize">EHDwarf2LRegsSize</dfn>;</td></tr>
<tr><th id="176">176</th><td>  <em>const</em> <a class="type" href="#llvm::MCRegisterInfo::DwarfLLVMRegPair" title='llvm::MCRegisterInfo::DwarfLLVMRegPair' data-ref="llvm::MCRegisterInfo::DwarfLLVMRegPair">DwarfLLVMRegPair</a> *<dfn class="decl" id="llvm::MCRegisterInfo::L2DwarfRegs" title='llvm::MCRegisterInfo::L2DwarfRegs' data-ref="llvm::MCRegisterInfo::L2DwarfRegs">L2DwarfRegs</dfn>;        <i>// LLVM to Dwarf regs mapping</i></td></tr>
<tr><th id="177">177</th><td>  <em>const</em> <a class="type" href="#llvm::MCRegisterInfo::DwarfLLVMRegPair" title='llvm::MCRegisterInfo::DwarfLLVMRegPair' data-ref="llvm::MCRegisterInfo::DwarfLLVMRegPair">DwarfLLVMRegPair</a> *<dfn class="decl" id="llvm::MCRegisterInfo::EHL2DwarfRegs" title='llvm::MCRegisterInfo::EHL2DwarfRegs' data-ref="llvm::MCRegisterInfo::EHL2DwarfRegs">EHL2DwarfRegs</dfn>;      <i>// LLVM to Dwarf regs mapping EH</i></td></tr>
<tr><th id="178">178</th><td>  <em>const</em> <a class="type" href="#llvm::MCRegisterInfo::DwarfLLVMRegPair" title='llvm::MCRegisterInfo::DwarfLLVMRegPair' data-ref="llvm::MCRegisterInfo::DwarfLLVMRegPair">DwarfLLVMRegPair</a> *<dfn class="decl" id="llvm::MCRegisterInfo::Dwarf2LRegs" title='llvm::MCRegisterInfo::Dwarf2LRegs' data-ref="llvm::MCRegisterInfo::Dwarf2LRegs">Dwarf2LRegs</dfn>;        <i>// Dwarf to LLVM regs mapping</i></td></tr>
<tr><th id="179">179</th><td>  <em>const</em> <a class="type" href="#llvm::MCRegisterInfo::DwarfLLVMRegPair" title='llvm::MCRegisterInfo::DwarfLLVMRegPair' data-ref="llvm::MCRegisterInfo::DwarfLLVMRegPair">DwarfLLVMRegPair</a> *<dfn class="decl" id="llvm::MCRegisterInfo::EHDwarf2LRegs" title='llvm::MCRegisterInfo::EHDwarf2LRegs' data-ref="llvm::MCRegisterInfo::EHDwarf2LRegs">EHDwarf2LRegs</dfn>;      <i>// Dwarf to LLVM regs mapping EH</i></td></tr>
<tr><th id="180">180</th><td>  <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>int</em>&gt; <dfn class="decl" id="llvm::MCRegisterInfo::L2SEHRegs" title='llvm::MCRegisterInfo::L2SEHRegs' data-ref="llvm::MCRegisterInfo::L2SEHRegs">L2SEHRegs</dfn>;          <i>// LLVM to SEH regs mapping</i></td></tr>
<tr><th id="181">181</th><td>  <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>int</em>&gt; <dfn class="decl" id="llvm::MCRegisterInfo::L2CVRegs" title='llvm::MCRegisterInfo::L2CVRegs' data-ref="llvm::MCRegisterInfo::L2CVRegs">L2CVRegs</dfn>;           <i>// LLVM to CV regs mapping</i></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><b>public</b>:</td></tr>
<tr><th id="184">184</th><td>  <i class="doc">/// DiffListIterator - Base iterator class that can traverse the</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">  /// differentially encoded register and regunit lists in DiffLists.</i></td></tr>
<tr><th id="186">186</th><td><i class="doc">  /// Don't use this class directly, use one of the specialized sub-classes</i></td></tr>
<tr><th id="187">187</th><td><i class="doc">  /// defined below.</i></td></tr>
<tr><th id="188">188</th><td>  <b>class</b> <dfn class="type def" id="llvm::MCRegisterInfo::DiffListIterator" title='llvm::MCRegisterInfo::DiffListIterator' data-ref="llvm::MCRegisterInfo::DiffListIterator">DiffListIterator</dfn> {</td></tr>
<tr><th id="189">189</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCRegisterInfo::DiffListIterator::Val" title='llvm::MCRegisterInfo::DiffListIterator::Val' data-ref="llvm::MCRegisterInfo::DiffListIterator::Val">Val</dfn> = <var>0</var>;</td></tr>
<tr><th id="190">190</th><td>    <em>const</em> <a class="typedef" href="#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="decl" id="llvm::MCRegisterInfo::DiffListIterator::List" title='llvm::MCRegisterInfo::DiffListIterator::List' data-ref="llvm::MCRegisterInfo::DiffListIterator::List">List</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>  <b>protected</b>:</td></tr>
<tr><th id="193">193</th><td>    <i class="doc">/// Create an invalid iterator. Call init() to point to something useful.</i></td></tr>
<tr><th id="194">194</th><td>    <dfn class="decl def" id="_ZN4llvm14MCRegisterInfo16DiffListIteratorC1Ev" title='llvm::MCRegisterInfo::DiffListIterator::DiffListIterator' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorC1Ev">DiffListIterator</dfn>() = <b>default</b>;</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>    <i class="doc">/// init - Point the iterator to InitVal, decoding subsequent values from</i></td></tr>
<tr><th id="197">197</th><td><i class="doc">    /// DiffList. The iterator will initially point to InitVal, sub-classes are</i></td></tr>
<tr><th id="198">198</th><td><i class="doc">    /// responsible for skipping the seed value if it is not part of the list.</i></td></tr>
<tr><th id="199">199</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm14MCRegisterInfo16DiffListIterator4initEtPKt" title='llvm::MCRegisterInfo::DiffListIterator::init' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIterator4initEtPKt">init</dfn>(<a class="typedef" href="#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="408InitVal" title='InitVal' data-type='MCPhysReg' data-ref="408InitVal">InitVal</dfn>, <em>const</em> <a class="typedef" href="#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col9 decl" id="409DiffList" title='DiffList' data-type='const MCPhysReg *' data-ref="409DiffList">DiffList</dfn>) {</td></tr>
<tr><th id="200">200</th><td>      <a class="member" href="#llvm::MCRegisterInfo::DiffListIterator::Val" title='llvm::MCRegisterInfo::DiffListIterator::Val' data-ref="llvm::MCRegisterInfo::DiffListIterator::Val">Val</a> = <a class="local col8 ref" href="#408InitVal" title='InitVal' data-ref="408InitVal">InitVal</a>;</td></tr>
<tr><th id="201">201</th><td>      <a class="member" href="#llvm::MCRegisterInfo::DiffListIterator::List" title='llvm::MCRegisterInfo::DiffListIterator::List' data-ref="llvm::MCRegisterInfo::DiffListIterator::List">List</a> = <a class="local col9 ref" href="#409DiffList" title='DiffList' data-ref="409DiffList">DiffList</a>;</td></tr>
<tr><th id="202">202</th><td>    }</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>    <i class="doc">/// advance - Move to the next list position, return the applied</i></td></tr>
<tr><th id="205">205</th><td><i class="doc">    /// differential. This function does not detect the end of the list, that</i></td></tr>
<tr><th id="206">206</th><td><i class="doc">    /// is the caller's responsibility (by checking for a 0 return value).</i></td></tr>
<tr><th id="207">207</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm14MCRegisterInfo16DiffListIterator7advanceEv" title='llvm::MCRegisterInfo::DiffListIterator::advance' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIterator7advanceEv">advance</dfn>() {</td></tr>
<tr><th id="208">208</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isValid() &amp;&amp; &quot;Cannot move off the end of the list.&quot;) ? void (0) : __assert_fail (&quot;isValid() &amp;&amp; \&quot;Cannot move off the end of the list.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/MC/MCRegisterInfo.h&quot;, 208, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>() &amp;&amp; <q>"Cannot move off the end of the list."</q>);</td></tr>
<tr><th id="209">209</th><td>      <a class="typedef" href="#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="410D" title='D' data-type='MCPhysReg' data-ref="410D">D</dfn> = *<a class="member" href="#llvm::MCRegisterInfo::DiffListIterator::List" title='llvm::MCRegisterInfo::DiffListIterator::List' data-ref="llvm::MCRegisterInfo::DiffListIterator::List">List</a>++;</td></tr>
<tr><th id="210">210</th><td>      <a class="member" href="#llvm::MCRegisterInfo::DiffListIterator::Val" title='llvm::MCRegisterInfo::DiffListIterator::Val' data-ref="llvm::MCRegisterInfo::DiffListIterator::Val">Val</a> += <a class="local col0 ref" href="#410D" title='D' data-ref="410D">D</a>;</td></tr>
<tr><th id="211">211</th><td>      <b>return</b> <a class="local col0 ref" href="#410D" title='D' data-ref="410D">D</a>;</td></tr>
<tr><th id="212">212</th><td>    }</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <b>public</b>:</td></tr>
<tr><th id="215">215</th><td>    <i class="doc">/// isValid - returns true if this iterator is not yet at the end.</i></td></tr>
<tr><th id="216">216</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCRegisterInfo::DiffListIterator::List" title='llvm::MCRegisterInfo::DiffListIterator::List' data-ref="llvm::MCRegisterInfo::DiffListIterator::List">List</a>; }</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>    <i class="doc">/// Dereference the iterator to get the value at the current position.</i></td></tr>
<tr><th id="219">219</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv"><b>operator</b>*</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCRegisterInfo::DiffListIterator::Val" title='llvm::MCRegisterInfo::DiffListIterator::Val' data-ref="llvm::MCRegisterInfo::DiffListIterator::Val">Val</a>; }</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>    <i class="doc">/// Pre-increment to move to the next position.</i></td></tr>
<tr><th id="222">222</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv"><b>operator</b>++</dfn>() {</td></tr>
<tr><th id="223">223</th><td>      <i>// The end of the list is encoded as a 0 differential.</i></td></tr>
<tr><th id="224">224</th><td>      <b>if</b> (!<a class="member" href="#_ZN4llvm14MCRegisterInfo16DiffListIterator7advanceEv" title='llvm::MCRegisterInfo::DiffListIterator::advance' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIterator7advanceEv">advance</a>())</td></tr>
<tr><th id="225">225</th><td>        <a class="member" href="#llvm::MCRegisterInfo::DiffListIterator::List" title='llvm::MCRegisterInfo::DiffListIterator::List' data-ref="llvm::MCRegisterInfo::DiffListIterator::List">List</a> = <b>nullptr</b>;</td></tr>
<tr><th id="226">226</th><td>    }</td></tr>
<tr><th id="227">227</th><td>  };</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <i>// These iterators are allowed to sub-class DiffListIterator and access</i></td></tr>
<tr><th id="230">230</th><td><i>  // internal list pointers.</i></td></tr>
<tr><th id="231">231</th><td>  <b>friend</b> <b>class</b> <a class="type" href="#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a>;</td></tr>
<tr><th id="232">232</th><td>  <b>friend</b> <b>class</b> <a class="type" href="#llvm::MCSubRegIndexIterator" title='llvm::MCSubRegIndexIterator' data-ref="llvm::MCSubRegIndexIterator">MCSubRegIndexIterator</a>;</td></tr>
<tr><th id="233">233</th><td>  <b>friend</b> <b>class</b> <a class="type" href="#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a>;</td></tr>
<tr><th id="234">234</th><td>  <b>friend</b> <b>class</b> <a class="type" href="#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a>;</td></tr>
<tr><th id="235">235</th><td>  <b>friend</b> <b>class</b> <a class="type" href="#llvm::MCRegUnitMaskIterator" title='llvm::MCRegUnitMaskIterator' data-ref="llvm::MCRegUnitMaskIterator">MCRegUnitMaskIterator</a>;</td></tr>
<tr><th id="236">236</th><td>  <b>friend</b> <b>class</b> <a class="type" href="#llvm::MCRegUnitRootIterator" title='llvm::MCRegUnitRootIterator' data-ref="llvm::MCRegUnitRootIterator">MCRegUnitRootIterator</a>;</td></tr>
<tr><th id="237">237</th><td>  <b>friend</b> <b>class</b> <a class="type" href="#llvm::MipsABIInfo" title='llvm::MipsABIInfo' data-ref="llvm::MipsABIInfo">MipsABIInfo</a>; <i>// Hack to update RA register after creation</i></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <i class="doc">/// Initialize MCRegisterInfo, called by TableGen</i></td></tr>
<tr><th id="240">240</th><td><i class="doc">  /// auto-generated routines. *DO NOT USE*.</i></td></tr>
<tr><th id="241">241</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MCRegisterInfo18InitMCRegisterInfoEPKNS_14MCRegisterDescEjjjPKNS_15MCRegisterClassEjPA2_KtjPS7_PKNS_11LaneBitmaskEPKcSF_SA_jPKNS0_17SubRegCoveredBitsESA_" title='llvm::MCRegisterInfo::InitMCRegisterInfo' data-ref="_ZN4llvm14MCRegisterInfo18InitMCRegisterInfoEPKNS_14MCRegisterDescEjjjPKNS_15MCRegisterClassEjPA2_KtjPS7_PKNS_11LaneBitmaskEPKcSF_SA_jPKNS0_17SubRegCoveredBitsESA_">InitMCRegisterInfo</dfn>(<em>const</em> <a class="type" href="#llvm::MCRegisterDesc" title='llvm::MCRegisterDesc' data-ref="llvm::MCRegisterDesc">MCRegisterDesc</a> *<dfn class="local col1 decl" id="411D" title='D' data-type='const llvm::MCRegisterDesc *' data-ref="411D">D</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="412NR" title='NR' data-type='unsigned int' data-ref="412NR">NR</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="413RA" title='RA' data-type='unsigned int' data-ref="413RA">RA</dfn>,</td></tr>
<tr><th id="242">242</th><td>                          <em>unsigned</em> <dfn class="local col4 decl" id="414PC" title='PC' data-type='unsigned int' data-ref="414PC">PC</dfn>,</td></tr>
<tr><th id="243">243</th><td>                          <em>const</em> <a class="type" href="#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass">MCRegisterClass</a> *<dfn class="local col5 decl" id="415C" title='C' data-type='const llvm::MCRegisterClass *' data-ref="415C">C</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="416NC" title='NC' data-type='unsigned int' data-ref="416NC">NC</dfn>,</td></tr>
<tr><th id="244">244</th><td>                          <em>const</em> <a class="typedef" href="#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> (*<dfn class="local col7 decl" id="417RURoots" title='RURoots' data-type='const MCPhysReg (*)[2]' data-ref="417RURoots">RURoots</dfn>)[<var>2</var>],</td></tr>
<tr><th id="245">245</th><td>                          <em>unsigned</em> <dfn class="local col8 decl" id="418NRU" title='NRU' data-type='unsigned int' data-ref="418NRU">NRU</dfn>,</td></tr>
<tr><th id="246">246</th><td>                          <em>const</em> <a class="typedef" href="#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col9 decl" id="419DL" title='DL' data-type='const MCPhysReg *' data-ref="419DL">DL</dfn>,</td></tr>
<tr><th id="247">247</th><td>                          <em>const</em> <a class="type" href="LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> *<dfn class="local col0 decl" id="420RUMS" title='RUMS' data-type='const llvm::LaneBitmask *' data-ref="420RUMS">RUMS</dfn>,</td></tr>
<tr><th id="248">248</th><td>                          <em>const</em> <em>char</em> *<dfn class="local col1 decl" id="421Strings" title='Strings' data-type='const char *' data-ref="421Strings">Strings</dfn>,</td></tr>
<tr><th id="249">249</th><td>                          <em>const</em> <em>char</em> *<dfn class="local col2 decl" id="422ClassStrings" title='ClassStrings' data-type='const char *' data-ref="422ClassStrings">ClassStrings</dfn>,</td></tr>
<tr><th id="250">250</th><td>                          <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col3 decl" id="423SubIndices" title='SubIndices' data-type='const uint16_t *' data-ref="423SubIndices">SubIndices</dfn>,</td></tr>
<tr><th id="251">251</th><td>                          <em>unsigned</em> <dfn class="local col4 decl" id="424NumIndices" title='NumIndices' data-type='unsigned int' data-ref="424NumIndices">NumIndices</dfn>,</td></tr>
<tr><th id="252">252</th><td>                          <em>const</em> <a class="type" href="#llvm::MCRegisterInfo::SubRegCoveredBits" title='llvm::MCRegisterInfo::SubRegCoveredBits' data-ref="llvm::MCRegisterInfo::SubRegCoveredBits">SubRegCoveredBits</a> *<dfn class="local col5 decl" id="425SubIdxRanges" title='SubIdxRanges' data-type='const llvm::MCRegisterInfo::SubRegCoveredBits *' data-ref="425SubIdxRanges">SubIdxRanges</dfn>,</td></tr>
<tr><th id="253">253</th><td>                          <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="local col6 decl" id="426RET" title='RET' data-type='const uint16_t *' data-ref="426RET">RET</dfn>) {</td></tr>
<tr><th id="254">254</th><td>    <a class="member" href="#llvm::MCRegisterInfo::Desc" title='llvm::MCRegisterInfo::Desc' data-ref="llvm::MCRegisterInfo::Desc">Desc</a> = <a class="local col1 ref" href="#411D" title='D' data-ref="411D">D</a>;</td></tr>
<tr><th id="255">255</th><td>    <a class="member" href="#llvm::MCRegisterInfo::NumRegs" title='llvm::MCRegisterInfo::NumRegs' data-ref="llvm::MCRegisterInfo::NumRegs">NumRegs</a> = <a class="local col2 ref" href="#412NR" title='NR' data-ref="412NR">NR</a>;</td></tr>
<tr><th id="256">256</th><td>    <a class="member" href="#llvm::MCRegisterInfo::RAReg" title='llvm::MCRegisterInfo::RAReg' data-ref="llvm::MCRegisterInfo::RAReg">RAReg</a> = <a class="local col3 ref" href="#413RA" title='RA' data-ref="413RA">RA</a>;</td></tr>
<tr><th id="257">257</th><td>    <a class="member" href="#llvm::MCRegisterInfo::PCReg" title='llvm::MCRegisterInfo::PCReg' data-ref="llvm::MCRegisterInfo::PCReg">PCReg</a> = <a class="local col4 ref" href="#414PC" title='PC' data-ref="414PC">PC</a>;</td></tr>
<tr><th id="258">258</th><td>    <a class="member" href="#llvm::MCRegisterInfo::Classes" title='llvm::MCRegisterInfo::Classes' data-ref="llvm::MCRegisterInfo::Classes">Classes</a> = <a class="local col5 ref" href="#415C" title='C' data-ref="415C">C</a>;</td></tr>
<tr><th id="259">259</th><td>    <a class="member" href="#llvm::MCRegisterInfo::DiffLists" title='llvm::MCRegisterInfo::DiffLists' data-ref="llvm::MCRegisterInfo::DiffLists">DiffLists</a> = <a class="local col9 ref" href="#419DL" title='DL' data-ref="419DL">DL</a>;</td></tr>
<tr><th id="260">260</th><td>    <a class="member" href="#llvm::MCRegisterInfo::RegUnitMaskSequences" title='llvm::MCRegisterInfo::RegUnitMaskSequences' data-ref="llvm::MCRegisterInfo::RegUnitMaskSequences">RegUnitMaskSequences</a> = <a class="local col0 ref" href="#420RUMS" title='RUMS' data-ref="420RUMS">RUMS</a>;</td></tr>
<tr><th id="261">261</th><td>    <a class="member" href="#llvm::MCRegisterInfo::RegStrings" title='llvm::MCRegisterInfo::RegStrings' data-ref="llvm::MCRegisterInfo::RegStrings">RegStrings</a> = <a class="local col1 ref" href="#421Strings" title='Strings' data-ref="421Strings">Strings</a>;</td></tr>
<tr><th id="262">262</th><td>    <a class="member" href="#llvm::MCRegisterInfo::RegClassStrings" title='llvm::MCRegisterInfo::RegClassStrings' data-ref="llvm::MCRegisterInfo::RegClassStrings">RegClassStrings</a> = <a class="local col2 ref" href="#422ClassStrings" title='ClassStrings' data-ref="422ClassStrings">ClassStrings</a>;</td></tr>
<tr><th id="263">263</th><td>    <a class="member" href="#llvm::MCRegisterInfo::NumClasses" title='llvm::MCRegisterInfo::NumClasses' data-ref="llvm::MCRegisterInfo::NumClasses">NumClasses</a> = <a class="local col6 ref" href="#416NC" title='NC' data-ref="416NC">NC</a>;</td></tr>
<tr><th id="264">264</th><td>    <a class="member" href="#llvm::MCRegisterInfo::RegUnitRoots" title='llvm::MCRegisterInfo::RegUnitRoots' data-ref="llvm::MCRegisterInfo::RegUnitRoots">RegUnitRoots</a> = <a class="local col7 ref" href="#417RURoots" title='RURoots' data-ref="417RURoots">RURoots</a>;</td></tr>
<tr><th id="265">265</th><td>    <a class="member" href="#llvm::MCRegisterInfo::NumRegUnits" title='llvm::MCRegisterInfo::NumRegUnits' data-ref="llvm::MCRegisterInfo::NumRegUnits">NumRegUnits</a> = <a class="local col8 ref" href="#418NRU" title='NRU' data-ref="418NRU">NRU</a>;</td></tr>
<tr><th id="266">266</th><td>    <a class="member" href="#llvm::MCRegisterInfo::SubRegIndices" title='llvm::MCRegisterInfo::SubRegIndices' data-ref="llvm::MCRegisterInfo::SubRegIndices">SubRegIndices</a> = <a class="local col3 ref" href="#423SubIndices" title='SubIndices' data-ref="423SubIndices">SubIndices</a>;</td></tr>
<tr><th id="267">267</th><td>    <a class="member" href="#llvm::MCRegisterInfo::NumSubRegIndices" title='llvm::MCRegisterInfo::NumSubRegIndices' data-ref="llvm::MCRegisterInfo::NumSubRegIndices">NumSubRegIndices</a> = <a class="local col4 ref" href="#424NumIndices" title='NumIndices' data-ref="424NumIndices">NumIndices</a>;</td></tr>
<tr><th id="268">268</th><td>    <a class="member" href="#llvm::MCRegisterInfo::SubRegIdxRanges" title='llvm::MCRegisterInfo::SubRegIdxRanges' data-ref="llvm::MCRegisterInfo::SubRegIdxRanges">SubRegIdxRanges</a> = <a class="local col5 ref" href="#425SubIdxRanges" title='SubIdxRanges' data-ref="425SubIdxRanges">SubIdxRanges</a>;</td></tr>
<tr><th id="269">269</th><td>    <a class="member" href="#llvm::MCRegisterInfo::RegEncodingTable" title='llvm::MCRegisterInfo::RegEncodingTable' data-ref="llvm::MCRegisterInfo::RegEncodingTable">RegEncodingTable</a> = <a class="local col6 ref" href="#426RET" title='RET' data-ref="426RET">RET</a>;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>    <i>// Initialize DWARF register mapping variables</i></td></tr>
<tr><th id="272">272</th><td>    <a class="member" href="#llvm::MCRegisterInfo::EHL2DwarfRegs" title='llvm::MCRegisterInfo::EHL2DwarfRegs' data-ref="llvm::MCRegisterInfo::EHL2DwarfRegs">EHL2DwarfRegs</a> = <b>nullptr</b>;</td></tr>
<tr><th id="273">273</th><td>    <a class="member" href="#llvm::MCRegisterInfo::EHL2DwarfRegsSize" title='llvm::MCRegisterInfo::EHL2DwarfRegsSize' data-ref="llvm::MCRegisterInfo::EHL2DwarfRegsSize">EHL2DwarfRegsSize</a> = <var>0</var>;</td></tr>
<tr><th id="274">274</th><td>    <a class="member" href="#llvm::MCRegisterInfo::L2DwarfRegs" title='llvm::MCRegisterInfo::L2DwarfRegs' data-ref="llvm::MCRegisterInfo::L2DwarfRegs">L2DwarfRegs</a> = <b>nullptr</b>;</td></tr>
<tr><th id="275">275</th><td>    <a class="member" href="#llvm::MCRegisterInfo::L2DwarfRegsSize" title='llvm::MCRegisterInfo::L2DwarfRegsSize' data-ref="llvm::MCRegisterInfo::L2DwarfRegsSize">L2DwarfRegsSize</a> = <var>0</var>;</td></tr>
<tr><th id="276">276</th><td>    <a class="member" href="#llvm::MCRegisterInfo::EHDwarf2LRegs" title='llvm::MCRegisterInfo::EHDwarf2LRegs' data-ref="llvm::MCRegisterInfo::EHDwarf2LRegs">EHDwarf2LRegs</a> = <b>nullptr</b>;</td></tr>
<tr><th id="277">277</th><td>    <a class="member" href="#llvm::MCRegisterInfo::EHDwarf2LRegsSize" title='llvm::MCRegisterInfo::EHDwarf2LRegsSize' data-ref="llvm::MCRegisterInfo::EHDwarf2LRegsSize">EHDwarf2LRegsSize</a> = <var>0</var>;</td></tr>
<tr><th id="278">278</th><td>    <a class="member" href="#llvm::MCRegisterInfo::Dwarf2LRegs" title='llvm::MCRegisterInfo::Dwarf2LRegs' data-ref="llvm::MCRegisterInfo::Dwarf2LRegs">Dwarf2LRegs</a> = <b>nullptr</b>;</td></tr>
<tr><th id="279">279</th><td>    <a class="member" href="#llvm::MCRegisterInfo::Dwarf2LRegsSize" title='llvm::MCRegisterInfo::Dwarf2LRegsSize' data-ref="llvm::MCRegisterInfo::Dwarf2LRegsSize">Dwarf2LRegsSize</a> = <var>0</var>;</td></tr>
<tr><th id="280">280</th><td>  }</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <i class="doc">/// Used to initialize LLVM register to Dwarf</i></td></tr>
<tr><th id="283">283</th><td><i class="doc">  /// register number mapping. Called by TableGen auto-generated routines.</i></td></tr>
<tr><th id="284">284</th><td><i class="doc">  /// *DO NOT USE*.</i></td></tr>
<tr><th id="285">285</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MCRegisterInfo22mapLLVMRegsToDwarfRegsEPKNS0_16DwarfLLVMRegPairEjb" title='llvm::MCRegisterInfo::mapLLVMRegsToDwarfRegs' data-ref="_ZN4llvm14MCRegisterInfo22mapLLVMRegsToDwarfRegsEPKNS0_16DwarfLLVMRegPairEjb">mapLLVMRegsToDwarfRegs</dfn>(<em>const</em> <a class="type" href="#llvm::MCRegisterInfo::DwarfLLVMRegPair" title='llvm::MCRegisterInfo::DwarfLLVMRegPair' data-ref="llvm::MCRegisterInfo::DwarfLLVMRegPair">DwarfLLVMRegPair</a> *<dfn class="local col7 decl" id="427Map" title='Map' data-type='const llvm::MCRegisterInfo::DwarfLLVMRegPair *' data-ref="427Map">Map</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="428Size" title='Size' data-type='unsigned int' data-ref="428Size">Size</dfn>,</td></tr>
<tr><th id="286">286</th><td>                              <em>bool</em> <dfn class="local col9 decl" id="429isEH" title='isEH' data-type='bool' data-ref="429isEH">isEH</dfn>) {</td></tr>
<tr><th id="287">287</th><td>    <b>if</b> (<a class="local col9 ref" href="#429isEH" title='isEH' data-ref="429isEH">isEH</a>) {</td></tr>
<tr><th id="288">288</th><td>      <a class="member" href="#llvm::MCRegisterInfo::EHL2DwarfRegs" title='llvm::MCRegisterInfo::EHL2DwarfRegs' data-ref="llvm::MCRegisterInfo::EHL2DwarfRegs">EHL2DwarfRegs</a> = <a class="local col7 ref" href="#427Map" title='Map' data-ref="427Map">Map</a>;</td></tr>
<tr><th id="289">289</th><td>      <a class="member" href="#llvm::MCRegisterInfo::EHL2DwarfRegsSize" title='llvm::MCRegisterInfo::EHL2DwarfRegsSize' data-ref="llvm::MCRegisterInfo::EHL2DwarfRegsSize">EHL2DwarfRegsSize</a> = <a class="local col8 ref" href="#428Size" title='Size' data-ref="428Size">Size</a>;</td></tr>
<tr><th id="290">290</th><td>    } <b>else</b> {</td></tr>
<tr><th id="291">291</th><td>      <a class="member" href="#llvm::MCRegisterInfo::L2DwarfRegs" title='llvm::MCRegisterInfo::L2DwarfRegs' data-ref="llvm::MCRegisterInfo::L2DwarfRegs">L2DwarfRegs</a> = <a class="local col7 ref" href="#427Map" title='Map' data-ref="427Map">Map</a>;</td></tr>
<tr><th id="292">292</th><td>      <a class="member" href="#llvm::MCRegisterInfo::L2DwarfRegsSize" title='llvm::MCRegisterInfo::L2DwarfRegsSize' data-ref="llvm::MCRegisterInfo::L2DwarfRegsSize">L2DwarfRegsSize</a> = <a class="local col8 ref" href="#428Size" title='Size' data-ref="428Size">Size</a>;</td></tr>
<tr><th id="293">293</th><td>    }</td></tr>
<tr><th id="294">294</th><td>  }</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <i class="doc">/// Used to initialize Dwarf register to LLVM</i></td></tr>
<tr><th id="297">297</th><td><i class="doc">  /// register number mapping. Called by TableGen auto-generated routines.</i></td></tr>
<tr><th id="298">298</th><td><i class="doc">  /// *DO NOT USE*.</i></td></tr>
<tr><th id="299">299</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MCRegisterInfo22mapDwarfRegsToLLVMRegsEPKNS0_16DwarfLLVMRegPairEjb" title='llvm::MCRegisterInfo::mapDwarfRegsToLLVMRegs' data-ref="_ZN4llvm14MCRegisterInfo22mapDwarfRegsToLLVMRegsEPKNS0_16DwarfLLVMRegPairEjb">mapDwarfRegsToLLVMRegs</dfn>(<em>const</em> <a class="type" href="#llvm::MCRegisterInfo::DwarfLLVMRegPair" title='llvm::MCRegisterInfo::DwarfLLVMRegPair' data-ref="llvm::MCRegisterInfo::DwarfLLVMRegPair">DwarfLLVMRegPair</a> *<dfn class="local col0 decl" id="430Map" title='Map' data-type='const llvm::MCRegisterInfo::DwarfLLVMRegPair *' data-ref="430Map">Map</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="431Size" title='Size' data-type='unsigned int' data-ref="431Size">Size</dfn>,</td></tr>
<tr><th id="300">300</th><td>                              <em>bool</em> <dfn class="local col2 decl" id="432isEH" title='isEH' data-type='bool' data-ref="432isEH">isEH</dfn>) {</td></tr>
<tr><th id="301">301</th><td>    <b>if</b> (<a class="local col2 ref" href="#432isEH" title='isEH' data-ref="432isEH">isEH</a>) {</td></tr>
<tr><th id="302">302</th><td>      <a class="member" href="#llvm::MCRegisterInfo::EHDwarf2LRegs" title='llvm::MCRegisterInfo::EHDwarf2LRegs' data-ref="llvm::MCRegisterInfo::EHDwarf2LRegs">EHDwarf2LRegs</a> = <a class="local col0 ref" href="#430Map" title='Map' data-ref="430Map">Map</a>;</td></tr>
<tr><th id="303">303</th><td>      <a class="member" href="#llvm::MCRegisterInfo::EHDwarf2LRegsSize" title='llvm::MCRegisterInfo::EHDwarf2LRegsSize' data-ref="llvm::MCRegisterInfo::EHDwarf2LRegsSize">EHDwarf2LRegsSize</a> = <a class="local col1 ref" href="#431Size" title='Size' data-ref="431Size">Size</a>;</td></tr>
<tr><th id="304">304</th><td>    } <b>else</b> {</td></tr>
<tr><th id="305">305</th><td>      <a class="member" href="#llvm::MCRegisterInfo::Dwarf2LRegs" title='llvm::MCRegisterInfo::Dwarf2LRegs' data-ref="llvm::MCRegisterInfo::Dwarf2LRegs">Dwarf2LRegs</a> = <a class="local col0 ref" href="#430Map" title='Map' data-ref="430Map">Map</a>;</td></tr>
<tr><th id="306">306</th><td>      <a class="member" href="#llvm::MCRegisterInfo::Dwarf2LRegsSize" title='llvm::MCRegisterInfo::Dwarf2LRegsSize' data-ref="llvm::MCRegisterInfo::Dwarf2LRegsSize">Dwarf2LRegsSize</a> = <a class="local col1 ref" href="#431Size" title='Size' data-ref="431Size">Size</a>;</td></tr>
<tr><th id="307">307</th><td>    }</td></tr>
<tr><th id="308">308</th><td>  }</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <i class="doc">/// mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register</i></td></tr>
<tr><th id="311">311</th><td><i class="doc">  /// number mapping. By default the SEH register number is just the same</i></td></tr>
<tr><th id="312">312</th><td><i class="doc">  /// as the LLVM register number.</i></td></tr>
<tr><th id="313">313</th><td><i class="doc">  /// FIXME: TableGen these numbers. Currently this requires target specific</i></td></tr>
<tr><th id="314">314</th><td><i class="doc">  /// initialization code.</i></td></tr>
<tr><th id="315">315</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MCRegisterInfo18mapLLVMRegToSEHRegEji" title='llvm::MCRegisterInfo::mapLLVMRegToSEHReg' data-ref="_ZN4llvm14MCRegisterInfo18mapLLVMRegToSEHRegEji">mapLLVMRegToSEHReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="433LLVMReg" title='LLVMReg' data-type='unsigned int' data-ref="433LLVMReg">LLVMReg</dfn>, <em>int</em> <dfn class="local col4 decl" id="434SEHReg" title='SEHReg' data-type='int' data-ref="434SEHReg">SEHReg</dfn>) {</td></tr>
<tr><th id="316">316</th><td>    <a class="member" href="#llvm::MCRegisterInfo::L2SEHRegs" title='llvm::MCRegisterInfo::L2SEHRegs' data-ref="llvm::MCRegisterInfo::L2SEHRegs">L2SEHRegs</a><a class="ref" href="../ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col3 ref" href="#433LLVMReg" title='LLVMReg' data-ref="433LLVMReg">LLVMReg</a>]</a> = <a class="local col4 ref" href="#434SEHReg" title='SEHReg' data-ref="434SEHReg">SEHReg</a>;</td></tr>
<tr><th id="317">317</th><td>  }</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm14MCRegisterInfo17mapLLVMRegToCVRegEji" title='llvm::MCRegisterInfo::mapLLVMRegToCVReg' data-ref="_ZN4llvm14MCRegisterInfo17mapLLVMRegToCVRegEji">mapLLVMRegToCVReg</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="435LLVMReg" title='LLVMReg' data-type='unsigned int' data-ref="435LLVMReg">LLVMReg</dfn>, <em>int</em> <dfn class="local col6 decl" id="436CVReg" title='CVReg' data-type='int' data-ref="436CVReg">CVReg</dfn>) {</td></tr>
<tr><th id="320">320</th><td>    <a class="member" href="#llvm::MCRegisterInfo::L2CVRegs" title='llvm::MCRegisterInfo::L2CVRegs' data-ref="llvm::MCRegisterInfo::L2CVRegs">L2CVRegs</a><a class="ref" href="../ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col5 ref" href="#435LLVMReg" title='LLVMReg' data-ref="435LLVMReg">LLVMReg</a>]</a> = <a class="local col6 ref" href="#436CVReg" title='CVReg' data-ref="436CVReg">CVReg</a>;</td></tr>
<tr><th id="321">321</th><td>  }</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <i class="doc">/// This method should return the register where the return</i></td></tr>
<tr><th id="324">324</th><td><i class="doc">  /// address can be found.</i></td></tr>
<tr><th id="325">325</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo13getRARegisterEv" title='llvm::MCRegisterInfo::getRARegister' data-ref="_ZNK4llvm14MCRegisterInfo13getRARegisterEv">getRARegister</dfn>() <em>const</em> {</td></tr>
<tr><th id="326">326</th><td>    <b>return</b> <a class="member" href="#llvm::MCRegisterInfo::RAReg" title='llvm::MCRegisterInfo::RAReg' data-ref="llvm::MCRegisterInfo::RAReg">RAReg</a>;</td></tr>
<tr><th id="327">327</th><td>  }</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <i class="doc">/// Return the register which is the program counter.</i></td></tr>
<tr><th id="330">330</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo17getProgramCounterEv" title='llvm::MCRegisterInfo::getProgramCounter' data-ref="_ZNK4llvm14MCRegisterInfo17getProgramCounterEv">getProgramCounter</dfn>() <em>const</em> {</td></tr>
<tr><th id="331">331</th><td>    <b>return</b> <a class="member" href="#llvm::MCRegisterInfo::PCReg" title='llvm::MCRegisterInfo::PCReg' data-ref="llvm::MCRegisterInfo::PCReg">PCReg</a>;</td></tr>
<tr><th id="332">332</th><td>  }</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <em>const</em> <a class="type" href="#llvm::MCRegisterDesc" title='llvm::MCRegisterDesc' data-ref="llvm::MCRegisterDesc">MCRegisterDesc</a> &amp;<dfn class="decl def" id="_ZNK4llvm14MCRegisterInfoixEj" title='llvm::MCRegisterInfo::operator[]' data-ref="_ZNK4llvm14MCRegisterInfoixEj"><b>operator</b>[]</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="437RegNo" title='RegNo' data-type='unsigned int' data-ref="437RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="335">335</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegNo &lt; NumRegs &amp;&amp; &quot;Attempting to access record for invalid register number!&quot;) ? void (0) : __assert_fail (&quot;RegNo &lt; NumRegs &amp;&amp; \&quot;Attempting to access record for invalid register number!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/MC/MCRegisterInfo.h&quot;, 336, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#437RegNo" title='RegNo' data-ref="437RegNo">RegNo</a> &lt; <a class="member" href="#llvm::MCRegisterInfo::NumRegs" title='llvm::MCRegisterInfo::NumRegs' data-ref="llvm::MCRegisterInfo::NumRegs">NumRegs</a> &amp;&amp;</td></tr>
<tr><th id="336">336</th><td>           <q>"Attempting to access record for invalid register number!"</q>);</td></tr>
<tr><th id="337">337</th><td>    <b>return</b> <a class="member" href="#llvm::MCRegisterInfo::Desc" title='llvm::MCRegisterInfo::Desc' data-ref="llvm::MCRegisterInfo::Desc">Desc</a>[<a class="local col7 ref" href="#437RegNo" title='RegNo' data-ref="437RegNo">RegNo</a>];</td></tr>
<tr><th id="338">338</th><td>  }</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <i class="doc">/// Provide a get method, equivalent to [], but more useful with a</i></td></tr>
<tr><th id="341">341</th><td><i class="doc">  /// pointer to this object.</i></td></tr>
<tr><th id="342">342</th><td>  <em>const</em> <a class="type" href="#llvm::MCRegisterDesc" title='llvm::MCRegisterDesc' data-ref="llvm::MCRegisterDesc">MCRegisterDesc</a> &amp;<dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo3getEj" title='llvm::MCRegisterInfo::get' data-ref="_ZNK4llvm14MCRegisterInfo3getEj">get</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="438RegNo" title='RegNo' data-type='unsigned int' data-ref="438RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="343">343</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm14MCRegisterInfoixEj" title='llvm::MCRegisterInfo::operator[]' data-ref="_ZNK4llvm14MCRegisterInfoixEj"><b>operator</b>[]</a>(<a class="local col8 ref" href="#438RegNo" title='RegNo' data-ref="438RegNo">RegNo</a>);</td></tr>
<tr><th id="344">344</th><td>  }</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <i class="doc">/// Returns the physical register number of sub-register "Index"</i></td></tr>
<tr><th id="347">347</th><td><i class="doc">  /// for physical register RegNo. Return zero if the sub-register does not</i></td></tr>
<tr><th id="348">348</th><td><i class="doc">  /// exist.</i></td></tr>
<tr><th id="349">349</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14MCRegisterInfo9getSubRegEjj" title='llvm::MCRegisterInfo::getSubReg' data-ref="_ZNK4llvm14MCRegisterInfo9getSubRegEjj">getSubReg</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="439Reg" title='Reg' data-type='unsigned int' data-ref="439Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="440Idx" title='Idx' data-type='unsigned int' data-ref="440Idx">Idx</dfn>) <em>const</em>;</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <i class="doc">/// Return a super-register of the specified register</i></td></tr>
<tr><th id="352">352</th><td><i class="doc">  /// Reg so its sub-register of index SubIdx is Reg.</i></td></tr>
<tr><th id="353">353</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14MCRegisterInfo19getMatchingSuperRegEjjPKNS_15MCRegisterClassE" title='llvm::MCRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm14MCRegisterInfo19getMatchingSuperRegEjjPKNS_15MCRegisterClassE">getMatchingSuperReg</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="441Reg" title='Reg' data-type='unsigned int' data-ref="441Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="442SubIdx" title='SubIdx' data-type='unsigned int' data-ref="442SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="354">354</th><td>                               <em>const</em> <a class="type" href="#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass">MCRegisterClass</a> *<dfn class="local col3 decl" id="443RC" title='RC' data-type='const llvm::MCRegisterClass *' data-ref="443RC">RC</dfn>) <em>const</em>;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <i class="doc">/// For a given register pair, return the sub-register index</i></td></tr>
<tr><th id="357">357</th><td><i class="doc">  /// if the second register is a sub-register of the first. Return zero</i></td></tr>
<tr><th id="358">358</th><td><i class="doc">  /// otherwise.</i></td></tr>
<tr><th id="359">359</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14MCRegisterInfo14getSubRegIndexEjj" title='llvm::MCRegisterInfo::getSubRegIndex' data-ref="_ZNK4llvm14MCRegisterInfo14getSubRegIndexEjj">getSubRegIndex</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="444RegNo" title='RegNo' data-type='unsigned int' data-ref="444RegNo">RegNo</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="445SubRegNo" title='SubRegNo' data-type='unsigned int' data-ref="445SubRegNo">SubRegNo</dfn>) <em>const</em>;</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <i class="doc">/// Get the size of the bit range covered by a sub-register index.</i></td></tr>
<tr><th id="362">362</th><td><i class="doc">  /// If the index isn't continuous, return the sum of the sizes of its parts.</i></td></tr>
<tr><th id="363">363</th><td><i class="doc">  /// If the index is used to access subregisters of different sizes, return -1.</i></td></tr>
<tr><th id="364">364</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14MCRegisterInfo16getSubRegIdxSizeEj" title='llvm::MCRegisterInfo::getSubRegIdxSize' data-ref="_ZNK4llvm14MCRegisterInfo16getSubRegIdxSizeEj">getSubRegIdxSize</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="446Idx" title='Idx' data-type='unsigned int' data-ref="446Idx">Idx</dfn>) <em>const</em>;</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <i class="doc">/// Get the offset of the bit range covered by a sub-register index.</i></td></tr>
<tr><th id="367">367</th><td><i class="doc">  /// If an Offset doesn't make sense (the index isn't continuous, or is used to</i></td></tr>
<tr><th id="368">368</th><td><i class="doc">  /// access sub-registers at different offsets), return -1.</i></td></tr>
<tr><th id="369">369</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm14MCRegisterInfo18getSubRegIdxOffsetEj" title='llvm::MCRegisterInfo::getSubRegIdxOffset' data-ref="_ZNK4llvm14MCRegisterInfo18getSubRegIdxOffsetEj">getSubRegIdxOffset</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="447Idx" title='Idx' data-type='unsigned int' data-ref="447Idx">Idx</dfn>) <em>const</em>;</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>  <i class="doc">/// Return the human-readable symbolic target-specific name for the</i></td></tr>
<tr><th id="372">372</th><td><i class="doc">  /// specified physical register.</i></td></tr>
<tr><th id="373">373</th><td>  <em>const</em> <em>char</em> *<dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo7getNameEj" title='llvm::MCRegisterInfo::getName' data-ref="_ZNK4llvm14MCRegisterInfo7getNameEj">getName</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="448RegNo" title='RegNo' data-type='unsigned int' data-ref="448RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="374">374</th><td>    <b>return</b> <a class="member" href="#llvm::MCRegisterInfo::RegStrings" title='llvm::MCRegisterInfo::RegStrings' data-ref="llvm::MCRegisterInfo::RegStrings">RegStrings</a> + <a class="member" href="#_ZNK4llvm14MCRegisterInfo3getEj" title='llvm::MCRegisterInfo::get' data-ref="_ZNK4llvm14MCRegisterInfo3getEj">get</a>(<a class="local col8 ref" href="#448RegNo" title='RegNo' data-ref="448RegNo">RegNo</a>).<a class="ref" href="#llvm::MCRegisterDesc::Name" title='llvm::MCRegisterDesc::Name' data-ref="llvm::MCRegisterDesc::Name">Name</a>;</td></tr>
<tr><th id="375">375</th><td>  }</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <i class="doc">/// Return the number of registers this target has (useful for</i></td></tr>
<tr><th id="378">378</th><td><i class="doc">  /// sizing arrays holding per register information)</i></td></tr>
<tr><th id="379">379</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</dfn>() <em>const</em> {</td></tr>
<tr><th id="380">380</th><td>    <b>return</b> <a class="member" href="#llvm::MCRegisterInfo::NumRegs" title='llvm::MCRegisterInfo::NumRegs' data-ref="llvm::MCRegisterInfo::NumRegs">NumRegs</a>;</td></tr>
<tr><th id="381">381</th><td>  }</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <i class="doc">/// Return the number of sub-register indices</i></td></tr>
<tr><th id="384">384</th><td><i class="doc">  /// understood by the target. Index 0 is reserved for the no-op sub-register,</i></td></tr>
<tr><th id="385">385</th><td><i class="doc">  /// while 1 to getNumSubRegIndices() - 1 represent real sub-registers.</i></td></tr>
<tr><th id="386">386</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo19getNumSubRegIndicesEv" title='llvm::MCRegisterInfo::getNumSubRegIndices' data-ref="_ZNK4llvm14MCRegisterInfo19getNumSubRegIndicesEv">getNumSubRegIndices</dfn>() <em>const</em> {</td></tr>
<tr><th id="387">387</th><td>    <b>return</b> <a class="member" href="#llvm::MCRegisterInfo::NumSubRegIndices" title='llvm::MCRegisterInfo::NumSubRegIndices' data-ref="llvm::MCRegisterInfo::NumSubRegIndices">NumSubRegIndices</a>;</td></tr>
<tr><th id="388">388</th><td>  }</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <i class="doc">/// Return the number of (native) register units in the</i></td></tr>
<tr><th id="391">391</th><td><i class="doc">  /// target. Register units are numbered from 0 to getNumRegUnits() - 1. They</i></td></tr>
<tr><th id="392">392</th><td><i class="doc">  /// can be accessed through MCRegUnitIterator defined below.</i></td></tr>
<tr><th id="393">393</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</dfn>() <em>const</em> {</td></tr>
<tr><th id="394">394</th><td>    <b>return</b> <a class="member" href="#llvm::MCRegisterInfo::NumRegUnits" title='llvm::MCRegisterInfo::NumRegUnits' data-ref="llvm::MCRegisterInfo::NumRegUnits">NumRegUnits</a>;</td></tr>
<tr><th id="395">395</th><td>  }</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>  <i class="doc">/// Map a target register to an equivalent dwarf register</i></td></tr>
<tr><th id="398">398</th><td><i class="doc">  /// number.  Returns -1 if there is no equivalent value.  The second</i></td></tr>
<tr><th id="399">399</th><td><i class="doc">  /// parameter allows targets to use different numberings for EH info and</i></td></tr>
<tr><th id="400">400</th><td><i class="doc">  /// debugging info.</i></td></tr>
<tr><th id="401">401</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumEjb">getDwarfRegNum</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="449RegNum" title='RegNum' data-type='unsigned int' data-ref="449RegNum">RegNum</dfn>, <em>bool</em> <dfn class="local col0 decl" id="450isEH" title='isEH' data-type='bool' data-ref="450isEH">isEH</dfn>) <em>const</em>;</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <i class="doc">/// Map a dwarf register back to a target register.</i></td></tr>
<tr><th id="404">404</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm14MCRegisterInfo13getLLVMRegNumEjb" title='llvm::MCRegisterInfo::getLLVMRegNum' data-ref="_ZNK4llvm14MCRegisterInfo13getLLVMRegNumEjb">getLLVMRegNum</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="451RegNum" title='RegNum' data-type='unsigned int' data-ref="451RegNum">RegNum</dfn>, <em>bool</em> <dfn class="local col2 decl" id="452isEH" title='isEH' data-type='bool' data-ref="452isEH">isEH</dfn>) <em>const</em>;</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <i class="doc">/// Map a DWARF EH register back to a target register (same as</i></td></tr>
<tr><th id="407">407</th><td><i class="doc">  /// getLLVMRegNum(RegNum, true)) but return -1 if there is no mapping,</i></td></tr>
<tr><th id="408">408</th><td><i class="doc">  /// rather than asserting that there must be one.</i></td></tr>
<tr><th id="409">409</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm14MCRegisterInfo19getLLVMRegNumFromEHEj" title='llvm::MCRegisterInfo::getLLVMRegNumFromEH' data-ref="_ZNK4llvm14MCRegisterInfo19getLLVMRegNumFromEHEj">getLLVMRegNumFromEH</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="453RegNum" title='RegNum' data-type='unsigned int' data-ref="453RegNum">RegNum</dfn>) <em>const</em>;</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <i class="doc">/// Map a target EH register number to an equivalent DWARF register</i></td></tr>
<tr><th id="412">412</th><td><i class="doc">  /// number.</i></td></tr>
<tr><th id="413">413</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm14MCRegisterInfo31getDwarfRegNumFromDwarfEHRegNumEj" title='llvm::MCRegisterInfo::getDwarfRegNumFromDwarfEHRegNum' data-ref="_ZNK4llvm14MCRegisterInfo31getDwarfRegNumFromDwarfEHRegNumEj">getDwarfRegNumFromDwarfEHRegNum</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="454RegNum" title='RegNum' data-type='unsigned int' data-ref="454RegNum">RegNum</dfn>) <em>const</em>;</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  <i class="doc">/// Map a target register to an equivalent SEH register</i></td></tr>
<tr><th id="416">416</th><td><i class="doc">  /// number.  Returns LLVM register number if there is no equivalent value.</i></td></tr>
<tr><th id="417">417</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm14MCRegisterInfo12getSEHRegNumEj" title='llvm::MCRegisterInfo::getSEHRegNum' data-ref="_ZNK4llvm14MCRegisterInfo12getSEHRegNumEj">getSEHRegNum</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="455RegNum" title='RegNum' data-type='unsigned int' data-ref="455RegNum">RegNum</dfn>) <em>const</em>;</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <i class="doc">/// Map a target register to an equivalent CodeView register</i></td></tr>
<tr><th id="420">420</th><td><i class="doc">  /// number.</i></td></tr>
<tr><th id="421">421</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm14MCRegisterInfo17getCodeViewRegNumEj" title='llvm::MCRegisterInfo::getCodeViewRegNum' data-ref="_ZNK4llvm14MCRegisterInfo17getCodeViewRegNumEj">getCodeViewRegNum</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="456RegNum" title='RegNum' data-type='unsigned int' data-ref="456RegNum">RegNum</dfn>) <em>const</em>;</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>  <a class="typedef" href="#llvm::MCRegisterInfo::regclass_iterator" title='llvm::MCRegisterInfo::regclass_iterator' data-type='const llvm::MCRegisterClass *' data-ref="llvm::MCRegisterInfo::regclass_iterator">regclass_iterator</a> <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo14regclass_beginEv" title='llvm::MCRegisterInfo::regclass_begin' data-ref="_ZNK4llvm14MCRegisterInfo14regclass_beginEv">regclass_begin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCRegisterInfo::Classes" title='llvm::MCRegisterInfo::Classes' data-ref="llvm::MCRegisterInfo::Classes">Classes</a>; }</td></tr>
<tr><th id="424">424</th><td>  <a class="typedef" href="#llvm::MCRegisterInfo::regclass_iterator" title='llvm::MCRegisterInfo::regclass_iterator' data-type='const llvm::MCRegisterClass *' data-ref="llvm::MCRegisterInfo::regclass_iterator">regclass_iterator</a> <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo12regclass_endEv" title='llvm::MCRegisterInfo::regclass_end' data-ref="_ZNK4llvm14MCRegisterInfo12regclass_endEv">regclass_end</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCRegisterInfo::Classes" title='llvm::MCRegisterInfo::Classes' data-ref="llvm::MCRegisterInfo::Classes">Classes</a>+<a class="member" href="#llvm::MCRegisterInfo::NumClasses" title='llvm::MCRegisterInfo::NumClasses' data-ref="llvm::MCRegisterInfo::NumClasses">NumClasses</a>; }</td></tr>
<tr><th id="425">425</th><td>  <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MCRegisterInfo::regclass_iterator" title='llvm::MCRegisterInfo::regclass_iterator' data-type='const llvm::MCRegisterClass *' data-ref="llvm::MCRegisterInfo::regclass_iterator">regclass_iterator</a>&gt; <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo10regclassesEv" title='llvm::MCRegisterInfo::regclasses' data-ref="_ZNK4llvm14MCRegisterInfo10regclassesEv">regclasses</dfn>() <em>const</em> {</td></tr>
<tr><th id="426">426</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm14MCRegisterInfo14regclass_beginEv" title='llvm::MCRegisterInfo::regclass_begin' data-ref="_ZNK4llvm14MCRegisterInfo14regclass_beginEv">regclass_begin</a>(), <a class="member" href="#_ZNK4llvm14MCRegisterInfo12regclass_endEv" title='llvm::MCRegisterInfo::regclass_end' data-ref="_ZNK4llvm14MCRegisterInfo12regclass_endEv">regclass_end</a>());</td></tr>
<tr><th id="427">427</th><td>  }</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo16getNumRegClassesEv" title='llvm::MCRegisterInfo::getNumRegClasses' data-ref="_ZNK4llvm14MCRegisterInfo16getNumRegClassesEv">getNumRegClasses</dfn>() <em>const</em> {</td></tr>
<tr><th id="430">430</th><td>    <b>return</b> (<em>unsigned</em>)(<a class="member" href="#_ZNK4llvm14MCRegisterInfo12regclass_endEv" title='llvm::MCRegisterInfo::regclass_end' data-ref="_ZNK4llvm14MCRegisterInfo12regclass_endEv">regclass_end</a>()-<a class="member" href="#_ZNK4llvm14MCRegisterInfo14regclass_beginEv" title='llvm::MCRegisterInfo::regclass_begin' data-ref="_ZNK4llvm14MCRegisterInfo14regclass_beginEv">regclass_begin</a>());</td></tr>
<tr><th id="431">431</th><td>  }</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>  <i class="doc">/// Returns the register class associated with the enumeration</i></td></tr>
<tr><th id="434">434</th><td><i class="doc">  /// value.  See class MCOperandInfo.</i></td></tr>
<tr><th id="435">435</th><td>  <em>const</em> <a class="type" href="#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass">MCRegisterClass</a>&amp; <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo11getRegClassEj" title='llvm::MCRegisterInfo::getRegClass' data-ref="_ZNK4llvm14MCRegisterInfo11getRegClassEj">getRegClass</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="457i" title='i' data-type='unsigned int' data-ref="457i">i</dfn>) <em>const</em> {</td></tr>
<tr><th id="436">436</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (i &lt; getNumRegClasses() &amp;&amp; &quot;Register Class ID out of range&quot;) ? void (0) : __assert_fail (&quot;i &lt; getNumRegClasses() &amp;&amp; \&quot;Register Class ID out of range\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/MC/MCRegisterInfo.h&quot;, 436, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#457i" title='i' data-ref="457i">i</a> &lt; <a class="member" href="#_ZNK4llvm14MCRegisterInfo16getNumRegClassesEv" title='llvm::MCRegisterInfo::getNumRegClasses' data-ref="_ZNK4llvm14MCRegisterInfo16getNumRegClassesEv">getNumRegClasses</a>() &amp;&amp; <q>"Register Class ID out of range"</q>);</td></tr>
<tr><th id="437">437</th><td>    <b>return</b> <a class="member" href="#llvm::MCRegisterInfo::Classes" title='llvm::MCRegisterInfo::Classes' data-ref="llvm::MCRegisterInfo::Classes">Classes</a>[<a class="local col7 ref" href="#457i" title='i' data-ref="457i">i</a>];</td></tr>
<tr><th id="438">438</th><td>  }</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>  <em>const</em> <em>char</em> *<dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo15getRegClassNameEPKNS_15MCRegisterClassE" title='llvm::MCRegisterInfo::getRegClassName' data-ref="_ZNK4llvm14MCRegisterInfo15getRegClassNameEPKNS_15MCRegisterClassE">getRegClassName</dfn>(<em>const</em> <a class="type" href="#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass">MCRegisterClass</a> *<dfn class="local col8 decl" id="458Class" title='Class' data-type='const llvm::MCRegisterClass *' data-ref="458Class">Class</dfn>) <em>const</em> {</td></tr>
<tr><th id="441">441</th><td>    <b>return</b> <a class="member" href="#llvm::MCRegisterInfo::RegClassStrings" title='llvm::MCRegisterInfo::RegClassStrings' data-ref="llvm::MCRegisterInfo::RegClassStrings">RegClassStrings</a> + <a class="local col8 ref" href="#458Class" title='Class' data-ref="458Class">Class</a>-&gt;<a class="ref" href="#llvm::MCRegisterClass::NameIdx" title='llvm::MCRegisterClass::NameIdx' data-ref="llvm::MCRegisterClass::NameIdx">NameIdx</a>;</td></tr>
<tr><th id="442">442</th><td>  }</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>   <i class="doc">/// Returns the encoding for RegNo</i></td></tr>
<tr><th id="445">445</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="459RegNo" title='RegNo' data-type='unsigned int' data-ref="459RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="446">446</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegNo &lt; NumRegs &amp;&amp; &quot;Attempting to get encoding for invalid register number!&quot;) ? void (0) : __assert_fail (&quot;RegNo &lt; NumRegs &amp;&amp; \&quot;Attempting to get encoding for invalid register number!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/MC/MCRegisterInfo.h&quot;, 447, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#459RegNo" title='RegNo' data-ref="459RegNo">RegNo</a> &lt; <a class="member" href="#llvm::MCRegisterInfo::NumRegs" title='llvm::MCRegisterInfo::NumRegs' data-ref="llvm::MCRegisterInfo::NumRegs">NumRegs</a> &amp;&amp;</td></tr>
<tr><th id="447">447</th><td>           <q>"Attempting to get encoding for invalid register number!"</q>);</td></tr>
<tr><th id="448">448</th><td>    <b>return</b> <a class="member" href="#llvm::MCRegisterInfo::RegEncodingTable" title='llvm::MCRegisterInfo::RegEncodingTable' data-ref="llvm::MCRegisterInfo::RegEncodingTable">RegEncodingTable</a>[<a class="local col9 ref" href="#459RegNo" title='RegNo' data-ref="459RegNo">RegNo</a>];</td></tr>
<tr><th id="449">449</th><td>  }</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <i class="doc">/// Returns true if RegB is a sub-register of RegA.</i></td></tr>
<tr><th id="452">452</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo13isSubRegisterEjj" title='llvm::MCRegisterInfo::isSubRegister' data-ref="_ZNK4llvm14MCRegisterInfo13isSubRegisterEjj">isSubRegister</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="460RegA" title='RegA' data-type='unsigned int' data-ref="460RegA">RegA</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="461RegB" title='RegB' data-type='unsigned int' data-ref="461RegB">RegB</dfn>) <em>const</em> {</td></tr>
<tr><th id="453">453</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj">isSuperRegister</a>(<a class="local col1 ref" href="#461RegB" title='RegB' data-ref="461RegB">RegB</a>, <a class="local col0 ref" href="#460RegA" title='RegA' data-ref="460RegA">RegA</a>);</td></tr>
<tr><th id="454">454</th><td>  }</td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>  <i class="doc">/// Returns true if RegB is a super-register of RegA.</i></td></tr>
<tr><th id="457">457</th><td>  <em>bool</em> <a class="decl" href="#_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj">isSuperRegister</a>(<em>unsigned</em> <dfn class="local col2 decl" id="462RegA" title='RegA' data-type='unsigned int' data-ref="462RegA">RegA</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="463RegB" title='RegB' data-type='unsigned int' data-ref="463RegB">RegB</dfn>) <em>const</em>;</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <i class="doc">/// Returns true if RegB is a sub-register of RegA or if RegB == RegA.</i></td></tr>
<tr><th id="460">460</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqEjj" title='llvm::MCRegisterInfo::isSubRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqEjj">isSubRegisterEq</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="464RegA" title='RegA' data-type='unsigned int' data-ref="464RegA">RegA</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="465RegB" title='RegB' data-type='unsigned int' data-ref="465RegB">RegB</dfn>) <em>const</em> {</td></tr>
<tr><th id="461">461</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqEjj" title='llvm::MCRegisterInfo::isSuperRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqEjj">isSuperRegisterEq</a>(<a class="local col5 ref" href="#465RegB" title='RegB' data-ref="465RegB">RegB</a>, <a class="local col4 ref" href="#464RegA" title='RegA' data-ref="464RegA">RegA</a>);</td></tr>
<tr><th id="462">462</th><td>  }</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <i class="doc">/// Returns true if RegB is a super-register of RegA or if</i></td></tr>
<tr><th id="465">465</th><td><i class="doc">  /// RegB == RegA.</i></td></tr>
<tr><th id="466">466</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqEjj" title='llvm::MCRegisterInfo::isSuperRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqEjj">isSuperRegisterEq</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="466RegA" title='RegA' data-type='unsigned int' data-ref="466RegA">RegA</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="467RegB" title='RegB' data-type='unsigned int' data-ref="467RegB">RegB</dfn>) <em>const</em> {</td></tr>
<tr><th id="467">467</th><td>    <b>return</b> <a class="local col6 ref" href="#466RegA" title='RegA' data-ref="466RegA">RegA</a> == <a class="local col7 ref" href="#467RegB" title='RegB' data-ref="467RegB">RegB</a> || <a class="member" href="#_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj">isSuperRegister</a>(<a class="local col6 ref" href="#466RegA" title='RegA' data-ref="466RegA">RegA</a>, <a class="local col7 ref" href="#467RegB" title='RegB' data-ref="467RegB">RegB</a>);</td></tr>
<tr><th id="468">468</th><td>  }</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <i class="doc">/// Returns true if RegB is a super-register or sub-register of RegA</i></td></tr>
<tr><th id="471">471</th><td><i class="doc">  /// or if RegB == RegA.</i></td></tr>
<tr><th id="472">472</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo22isSuperOrSubRegisterEqEjj" title='llvm::MCRegisterInfo::isSuperOrSubRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo22isSuperOrSubRegisterEqEjj">isSuperOrSubRegisterEq</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="468RegA" title='RegA' data-type='unsigned int' data-ref="468RegA">RegA</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="469RegB" title='RegB' data-type='unsigned int' data-ref="469RegB">RegB</dfn>) <em>const</em> {</td></tr>
<tr><th id="473">473</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm14MCRegisterInfo15isSubRegisterEqEjj" title='llvm::MCRegisterInfo::isSubRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqEjj">isSubRegisterEq</a>(<a class="local col8 ref" href="#468RegA" title='RegA' data-ref="468RegA">RegA</a>, <a class="local col9 ref" href="#469RegB" title='RegB' data-ref="469RegB">RegB</a>) || <a class="member" href="#_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj">isSuperRegister</a>(<a class="local col8 ref" href="#468RegA" title='RegA' data-ref="468RegA">RegA</a>, <a class="local col9 ref" href="#469RegB" title='RegB' data-ref="469RegB">RegB</a>);</td></tr>
<tr><th id="474">474</th><td>  }</td></tr>
<tr><th id="475">475</th><td>};</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="478">478</th><td><i>//                          Register List Iterators</i></td></tr>
<tr><th id="479">479</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="480">480</th><td><i></i></td></tr>
<tr><th id="481">481</th><td><i>// MCRegisterInfo provides lists of super-registers, sub-registers, and</i></td></tr>
<tr><th id="482">482</th><td><i>// aliasing registers. Use these iterator classes to traverse the lists.</i></td></tr>
<tr><th id="483">483</th><td><i></i></td></tr>
<tr><th id="484">484</th><td><i>/// MCSubRegIterator enumerates all sub-registers of Reg.</i></td></tr>
<tr><th id="485">485</th><td><i>/// If IncludeSelf is set, Reg itself is included in the list.</i></td></tr>
<tr><th id="486">486</th><td><b>class</b> <dfn class="type def" id="llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</dfn> : <b>public</b> <a class="type" href="#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a>::<a class="type" href="#llvm::MCRegisterInfo::DiffListIterator" title='llvm::MCRegisterInfo::DiffListIterator' data-ref="llvm::MCRegisterInfo::DiffListIterator">DiffListIterator</a> {</td></tr>
<tr><th id="487">487</th><td><b>public</b>:</td></tr>
<tr><th id="488">488</th><td>  <dfn class="decl def" id="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">MCSubRegIterator</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="470Reg" title='Reg' data-type='unsigned int' data-ref="470Reg">Reg</dfn>, <em>const</em> <a class="type" href="#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col1 decl" id="471MCRI" title='MCRI' data-type='const llvm::MCRegisterInfo *' data-ref="471MCRI">MCRI</dfn>,</td></tr>
<tr><th id="489">489</th><td>                     <em>bool</em> <dfn class="local col2 decl" id="472IncludeSelf" title='IncludeSelf' data-type='bool' data-ref="472IncludeSelf">IncludeSelf</dfn> = <b>false</b>) {</td></tr>
<tr><th id="490">490</th><td>    <a class="member" href="#_ZN4llvm14MCRegisterInfo16DiffListIterator4initEtPKt" title='llvm::MCRegisterInfo::DiffListIterator::init' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIterator4initEtPKt">init</a>(<a class="local col0 ref" href="#470Reg" title='Reg' data-ref="470Reg">Reg</a>, <a class="local col1 ref" href="#471MCRI" title='MCRI' data-ref="471MCRI">MCRI</a>-&gt;<a class="ref" href="#llvm::MCRegisterInfo::DiffLists" title='llvm::MCRegisterInfo::DiffLists' data-ref="llvm::MCRegisterInfo::DiffLists">DiffLists</a> + <a class="local col1 ref" href="#471MCRI" title='MCRI' data-ref="471MCRI">MCRI</a>-&gt;<a class="ref" href="#_ZNK4llvm14MCRegisterInfo3getEj" title='llvm::MCRegisterInfo::get' data-ref="_ZNK4llvm14MCRegisterInfo3getEj">get</a>(<a class="local col0 ref" href="#470Reg" title='Reg' data-ref="470Reg">Reg</a>).<a class="ref" href="#llvm::MCRegisterDesc::SubRegs" title='llvm::MCRegisterDesc::SubRegs' data-ref="llvm::MCRegisterDesc::SubRegs">SubRegs</a>);</td></tr>
<tr><th id="491">491</th><td>    <i>// Initially, the iterator points to Reg itself.</i></td></tr>
<tr><th id="492">492</th><td>    <b>if</b> (!<a class="local col2 ref" href="#472IncludeSelf" title='IncludeSelf' data-ref="472IncludeSelf">IncludeSelf</a>)</td></tr>
<tr><th id="493">493</th><td>      <a class="member" href="#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a>*<b>this</b>;</td></tr>
<tr><th id="494">494</th><td>  }</td></tr>
<tr><th id="495">495</th><td>};</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><i class="doc">/// Iterator that enumerates the sub-registers of a Reg and the associated</i></td></tr>
<tr><th id="498">498</th><td><i class="doc">/// sub-register indices.</i></td></tr>
<tr><th id="499">499</th><td><b>class</b> <dfn class="type def" id="llvm::MCSubRegIndexIterator" title='llvm::MCSubRegIndexIterator' data-ref="llvm::MCSubRegIndexIterator">MCSubRegIndexIterator</dfn> {</td></tr>
<tr><th id="500">500</th><td>  <a class="type" href="#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="decl" id="llvm::MCSubRegIndexIterator::SRIter" title='llvm::MCSubRegIndexIterator::SRIter' data-ref="llvm::MCSubRegIndexIterator::SRIter">SRIter</dfn>;</td></tr>
<tr><th id="501">501</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> *<dfn class="decl" id="llvm::MCSubRegIndexIterator::SRIndex" title='llvm::MCSubRegIndexIterator::SRIndex' data-ref="llvm::MCSubRegIndexIterator::SRIndex">SRIndex</dfn>;</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><b>public</b>:</td></tr>
<tr><th id="504">504</th><td>  <i class="doc">/// Constructs an iterator that traverses subregisters and their</i></td></tr>
<tr><th id="505">505</th><td><i class="doc">  /// associated subregister indices.</i></td></tr>
<tr><th id="506">506</th><td>  <dfn class="decl def" id="_ZN4llvm21MCSubRegIndexIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCSubRegIndexIterator::MCSubRegIndexIterator' data-ref="_ZN4llvm21MCSubRegIndexIteratorC1EjPKNS_14MCRegisterInfoE">MCSubRegIndexIterator</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="473Reg" title='Reg' data-type='unsigned int' data-ref="473Reg">Reg</dfn>, <em>const</em> <a class="type" href="#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col4 decl" id="474MCRI" title='MCRI' data-type='const llvm::MCRegisterInfo *' data-ref="474MCRI">MCRI</dfn>)</td></tr>
<tr><th id="507">507</th><td>    : <a class="member" href="#llvm::MCSubRegIndexIterator::SRIter" title='llvm::MCSubRegIndexIterator::SRIter' data-ref="llvm::MCSubRegIndexIterator::SRIter">SRIter</a><a class="ref" href="#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col3 ref" href="#473Reg" title='Reg' data-ref="473Reg">Reg</a>, <a class="local col4 ref" href="#474MCRI" title='MCRI' data-ref="474MCRI">MCRI</a>) {</td></tr>
<tr><th id="508">508</th><td>    <a class="member" href="#llvm::MCSubRegIndexIterator::SRIndex" title='llvm::MCSubRegIndexIterator::SRIndex' data-ref="llvm::MCSubRegIndexIterator::SRIndex">SRIndex</a> = <a class="local col4 ref" href="#474MCRI" title='MCRI' data-ref="474MCRI">MCRI</a>-&gt;<a class="ref" href="#llvm::MCRegisterInfo::SubRegIndices" title='llvm::MCRegisterInfo::SubRegIndices' data-ref="llvm::MCRegisterInfo::SubRegIndices">SubRegIndices</a> + <a class="local col4 ref" href="#474MCRI" title='MCRI' data-ref="474MCRI">MCRI</a>-&gt;<a class="ref" href="#_ZNK4llvm14MCRegisterInfo3getEj" title='llvm::MCRegisterInfo::get' data-ref="_ZNK4llvm14MCRegisterInfo3getEj">get</a>(<a class="local col3 ref" href="#473Reg" title='Reg' data-ref="473Reg">Reg</a>).<a class="ref" href="#llvm::MCRegisterDesc::SubRegIndices" title='llvm::MCRegisterDesc::SubRegIndices' data-ref="llvm::MCRegisterDesc::SubRegIndices">SubRegIndices</a>;</td></tr>
<tr><th id="509">509</th><td>  }</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>  <i class="doc">/// Returns current sub-register.</i></td></tr>
<tr><th id="512">512</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21MCSubRegIndexIterator9getSubRegEv" title='llvm::MCSubRegIndexIterator::getSubReg' data-ref="_ZNK4llvm21MCSubRegIndexIterator9getSubRegEv">getSubReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="513">513</th><td>    <b>return</b> <a class="ref" href="#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="member" href="#llvm::MCSubRegIndexIterator::SRIter" title='llvm::MCSubRegIndexIterator::SRIter' data-ref="llvm::MCSubRegIndexIterator::SRIter">SRIter</a>;</td></tr>
<tr><th id="514">514</th><td>  }</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>  <i class="doc">/// Returns sub-register index of the current sub-register.</i></td></tr>
<tr><th id="517">517</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21MCSubRegIndexIterator14getSubRegIndexEv" title='llvm::MCSubRegIndexIterator::getSubRegIndex' data-ref="_ZNK4llvm21MCSubRegIndexIterator14getSubRegIndexEv">getSubRegIndex</dfn>() <em>const</em> {</td></tr>
<tr><th id="518">518</th><td>    <b>return</b> *<a class="member" href="#llvm::MCSubRegIndexIterator::SRIndex" title='llvm::MCSubRegIndexIterator::SRIndex' data-ref="llvm::MCSubRegIndexIterator::SRIndex">SRIndex</a>;</td></tr>
<tr><th id="519">519</th><td>  }</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <i class="doc">/// Returns true if this iterator is not yet at the end.</i></td></tr>
<tr><th id="522">522</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21MCSubRegIndexIterator7isValidEv" title='llvm::MCSubRegIndexIterator::isValid' data-ref="_ZNK4llvm21MCSubRegIndexIterator7isValidEv">isValid</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCSubRegIndexIterator::SRIter" title='llvm::MCSubRegIndexIterator::SRIter' data-ref="llvm::MCSubRegIndexIterator::SRIter">SRIter</a>.<a class="ref" href="#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); }</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>  <i class="doc">/// Moves to the next position.</i></td></tr>
<tr><th id="525">525</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21MCSubRegIndexIteratorppEv" title='llvm::MCSubRegIndexIterator::operator++' data-ref="_ZN4llvm21MCSubRegIndexIteratorppEv"><b>operator</b>++</dfn>() {</td></tr>
<tr><th id="526">526</th><td>    <a class="ref" href="#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="member" href="#llvm::MCSubRegIndexIterator::SRIter" title='llvm::MCSubRegIndexIterator::SRIter' data-ref="llvm::MCSubRegIndexIterator::SRIter">SRIter</a>;</td></tr>
<tr><th id="527">527</th><td>    ++<a class="member" href="#llvm::MCSubRegIndexIterator::SRIndex" title='llvm::MCSubRegIndexIterator::SRIndex' data-ref="llvm::MCSubRegIndexIterator::SRIndex">SRIndex</a>;</td></tr>
<tr><th id="528">528</th><td>  }</td></tr>
<tr><th id="529">529</th><td>};</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td><i class="doc">/// MCSuperRegIterator enumerates all super-registers of Reg.</i></td></tr>
<tr><th id="532">532</th><td><i class="doc">/// If IncludeSelf is set, Reg itself is included in the list.</i></td></tr>
<tr><th id="533">533</th><td><b>class</b> <dfn class="type def" id="llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</dfn> : <b>public</b> <a class="type" href="#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a>::<a class="type" href="#llvm::MCRegisterInfo::DiffListIterator" title='llvm::MCRegisterInfo::DiffListIterator' data-ref="llvm::MCRegisterInfo::DiffListIterator">DiffListIterator</a> {</td></tr>
<tr><th id="534">534</th><td><b>public</b>:</td></tr>
<tr><th id="535">535</th><td>  <dfn class="decl def" id="_ZN4llvm18MCSuperRegIteratorC1Ev" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1Ev">MCSuperRegIterator</dfn>() = <b>default</b>;</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <dfn class="decl def" id="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb">MCSuperRegIterator</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="475Reg" title='Reg' data-type='unsigned int' data-ref="475Reg">Reg</dfn>, <em>const</em> <a class="type" href="#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col6 decl" id="476MCRI" title='MCRI' data-type='const llvm::MCRegisterInfo *' data-ref="476MCRI">MCRI</dfn>,</td></tr>
<tr><th id="538">538</th><td>                     <em>bool</em> <dfn class="local col7 decl" id="477IncludeSelf" title='IncludeSelf' data-type='bool' data-ref="477IncludeSelf">IncludeSelf</dfn> = <b>false</b>) {</td></tr>
<tr><th id="539">539</th><td>    <a class="member" href="#_ZN4llvm14MCRegisterInfo16DiffListIterator4initEtPKt" title='llvm::MCRegisterInfo::DiffListIterator::init' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIterator4initEtPKt">init</a>(<a class="local col5 ref" href="#475Reg" title='Reg' data-ref="475Reg">Reg</a>, <a class="local col6 ref" href="#476MCRI" title='MCRI' data-ref="476MCRI">MCRI</a>-&gt;<a class="ref" href="#llvm::MCRegisterInfo::DiffLists" title='llvm::MCRegisterInfo::DiffLists' data-ref="llvm::MCRegisterInfo::DiffLists">DiffLists</a> + <a class="local col6 ref" href="#476MCRI" title='MCRI' data-ref="476MCRI">MCRI</a>-&gt;<a class="ref" href="#_ZNK4llvm14MCRegisterInfo3getEj" title='llvm::MCRegisterInfo::get' data-ref="_ZNK4llvm14MCRegisterInfo3getEj">get</a>(<a class="local col5 ref" href="#475Reg" title='Reg' data-ref="475Reg">Reg</a>).<a class="ref" href="#llvm::MCRegisterDesc::SuperRegs" title='llvm::MCRegisterDesc::SuperRegs' data-ref="llvm::MCRegisterDesc::SuperRegs">SuperRegs</a>);</td></tr>
<tr><th id="540">540</th><td>    <i>// Initially, the iterator points to Reg itself.</i></td></tr>
<tr><th id="541">541</th><td>    <b>if</b> (!<a class="local col7 ref" href="#477IncludeSelf" title='IncludeSelf' data-ref="477IncludeSelf">IncludeSelf</a>)</td></tr>
<tr><th id="542">542</th><td>      <a class="member" href="#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a>*<b>this</b>;</td></tr>
<tr><th id="543">543</th><td>  }</td></tr>
<tr><th id="544">544</th><td>};</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><i>// Definition for isSuperRegister. Put it down here since it needs the</i></td></tr>
<tr><th id="547">547</th><td><i>// iterator defined above in addition to the MCRegisterInfo class itself.</i></td></tr>
<tr><th id="548">548</th><td><b>inline</b> <em>bool</em> <a class="type" href="#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterEjj">isSuperRegister</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="478RegA" title='RegA' data-type='unsigned int' data-ref="478RegA">RegA</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="479RegB" title='RegB' data-type='unsigned int' data-ref="479RegB">RegB</dfn>) <em>const</em>{</td></tr>
<tr><th id="549">549</th><td>  <b>for</b> (<a class="type" href="#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a> <dfn class="local col0 decl" id="480I" title='I' data-type='llvm::MCSuperRegIterator' data-ref="480I">I</dfn><a class="ref" href="#_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col8 ref" href="#478RegA" title='RegA' data-ref="478RegA">RegA</a>, <b>this</b>); <a class="local col0 ref" href="#480I" title='I' data-ref="480I">I</a>.<a class="ref" href="#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col0 ref" href="#480I" title='I' data-ref="480I">I</a>)</td></tr>
<tr><th id="550">550</th><td>    <b>if</b> (<a class="ref" href="#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col0 ref" href="#480I" title='I' data-ref="480I">I</a> == <a class="local col9 ref" href="#479RegB" title='RegB' data-ref="479RegB">RegB</a>)</td></tr>
<tr><th id="551">551</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="552">552</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="553">553</th><td>}</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="556">556</th><td><i>//                               Register Units</i></td></tr>
<tr><th id="557">557</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="558">558</th><td><i></i></td></tr>
<tr><th id="559">559</th><td><i>// Register units are used to compute register aliasing. Every register has at</i></td></tr>
<tr><th id="560">560</th><td><i>// least one register unit, but it can have more. Two registers overlap if and</i></td></tr>
<tr><th id="561">561</th><td><i>// only if they have a common register unit.</i></td></tr>
<tr><th id="562">562</th><td><i>//</i></td></tr>
<tr><th id="563">563</th><td><i>// A target with a complicated sub-register structure will typically have many</i></td></tr>
<tr><th id="564">564</th><td><i>// fewer register units than actual registers. MCRI::getNumRegUnits() returns</i></td></tr>
<tr><th id="565">565</th><td><i>// the number of register units in the target.</i></td></tr>
<tr><th id="566">566</th><td><i></i></td></tr>
<tr><th id="567">567</th><td><i>// MCRegUnitIterator enumerates a list of register units for Reg. The list is</i></td></tr>
<tr><th id="568">568</th><td><i>// in ascending numerical order.</i></td></tr>
<tr><th id="569">569</th><td><b>class</b> <dfn class="type def" id="llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</dfn> : <b>public</b> <a class="type" href="#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a>::<a class="type" href="#llvm::MCRegisterInfo::DiffListIterator" title='llvm::MCRegisterInfo::DiffListIterator' data-ref="llvm::MCRegisterInfo::DiffListIterator">DiffListIterator</a> {</td></tr>
<tr><th id="570">570</th><td><b>public</b>:</td></tr>
<tr><th id="571">571</th><td>  <i class="doc">/// MCRegUnitIterator - Create an iterator that traverses the register units</i></td></tr>
<tr><th id="572">572</th><td><i class="doc">  /// in Reg.</i></td></tr>
<tr><th id="573">573</th><td>  <dfn class="decl def" id="_ZN4llvm17MCRegUnitIteratorC1Ev" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1Ev">MCRegUnitIterator</dfn>() = <b>default</b>;</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>  <dfn class="decl def" id="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">MCRegUnitIterator</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="481Reg" title='Reg' data-type='unsigned int' data-ref="481Reg">Reg</dfn>, <em>const</em> <a class="type" href="#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col2 decl" id="482MCRI" title='MCRI' data-type='const llvm::MCRegisterInfo *' data-ref="482MCRI">MCRI</dfn>) {</td></tr>
<tr><th id="576">576</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg &amp;&amp; &quot;Null register has no regunits&quot;) ? void (0) : __assert_fail (&quot;Reg &amp;&amp; \&quot;Null register has no regunits\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/MC/MCRegisterInfo.h&quot;, 576, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#481Reg" title='Reg' data-ref="481Reg">Reg</a> &amp;&amp; <q>"Null register has no regunits"</q>);</td></tr>
<tr><th id="577">577</th><td>    <i>// Decode the RegUnits MCRegisterDesc field.</i></td></tr>
<tr><th id="578">578</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="483RU" title='RU' data-type='unsigned int' data-ref="483RU">RU</dfn> = <a class="local col2 ref" href="#482MCRI" title='MCRI' data-ref="482MCRI">MCRI</a>-&gt;<a class="ref" href="#_ZNK4llvm14MCRegisterInfo3getEj" title='llvm::MCRegisterInfo::get' data-ref="_ZNK4llvm14MCRegisterInfo3getEj">get</a>(<a class="local col1 ref" href="#481Reg" title='Reg' data-ref="481Reg">Reg</a>).<a class="ref" href="#llvm::MCRegisterDesc::RegUnits" title='llvm::MCRegisterDesc::RegUnits' data-ref="llvm::MCRegisterDesc::RegUnits">RegUnits</a>;</td></tr>
<tr><th id="579">579</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="484Scale" title='Scale' data-type='unsigned int' data-ref="484Scale">Scale</dfn> = <a class="local col3 ref" href="#483RU" title='RU' data-ref="483RU">RU</a> &amp; <var>15</var>;</td></tr>
<tr><th id="580">580</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="485Offset" title='Offset' data-type='unsigned int' data-ref="485Offset">Offset</dfn> = <a class="local col3 ref" href="#483RU" title='RU' data-ref="483RU">RU</a> &gt;&gt; <var>4</var>;</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>    <i>// Initialize the iterator to Reg * Scale, and the List pointer to</i></td></tr>
<tr><th id="583">583</th><td><i>    // DiffLists + Offset.</i></td></tr>
<tr><th id="584">584</th><td>    <a class="member" href="#_ZN4llvm14MCRegisterInfo16DiffListIterator4initEtPKt" title='llvm::MCRegisterInfo::DiffListIterator::init' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIterator4initEtPKt">init</a>(<a class="local col1 ref" href="#481Reg" title='Reg' data-ref="481Reg">Reg</a> * <a class="local col4 ref" href="#484Scale" title='Scale' data-ref="484Scale">Scale</a>, <a class="local col2 ref" href="#482MCRI" title='MCRI' data-ref="482MCRI">MCRI</a>-&gt;<a class="ref" href="#llvm::MCRegisterInfo::DiffLists" title='llvm::MCRegisterInfo::DiffLists' data-ref="llvm::MCRegisterInfo::DiffLists">DiffLists</a> + <a class="local col5 ref" href="#485Offset" title='Offset' data-ref="485Offset">Offset</a>);</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>    <i>// That may not be a valid unit, we need to advance by one to get the real</i></td></tr>
<tr><th id="587">587</th><td><i>    // unit number. The first differential can be 0 which would normally</i></td></tr>
<tr><th id="588">588</th><td><i>    // terminate the list, but since we know every register has at least one</i></td></tr>
<tr><th id="589">589</th><td><i>    // unit, we can allow a 0 differential here.</i></td></tr>
<tr><th id="590">590</th><td>    <a class="member" href="#_ZN4llvm14MCRegisterInfo16DiffListIterator7advanceEv" title='llvm::MCRegisterInfo::DiffListIterator::advance' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIterator7advanceEv">advance</a>();</td></tr>
<tr><th id="591">591</th><td>  }</td></tr>
<tr><th id="592">592</th><td>};</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><i class="doc">/// MCRegUnitMaskIterator enumerates a list of register units and their</i></td></tr>
<tr><th id="595">595</th><td><i class="doc">/// associated lane masks for Reg. The register units are in ascending</i></td></tr>
<tr><th id="596">596</th><td><i class="doc">/// numerical order.</i></td></tr>
<tr><th id="597">597</th><td><b>class</b> <dfn class="type def" id="llvm::MCRegUnitMaskIterator" title='llvm::MCRegUnitMaskIterator' data-ref="llvm::MCRegUnitMaskIterator">MCRegUnitMaskIterator</dfn> {</td></tr>
<tr><th id="598">598</th><td>  <a class="type" href="#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="decl" id="llvm::MCRegUnitMaskIterator::RUIter" title='llvm::MCRegUnitMaskIterator::RUIter' data-ref="llvm::MCRegUnitMaskIterator::RUIter">RUIter</dfn>;</td></tr>
<tr><th id="599">599</th><td>  <em>const</em> <a class="type" href="LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> *<dfn class="decl" id="llvm::MCRegUnitMaskIterator::MaskListIter" title='llvm::MCRegUnitMaskIterator::MaskListIter' data-ref="llvm::MCRegUnitMaskIterator::MaskListIter">MaskListIter</dfn>;</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td><b>public</b>:</td></tr>
<tr><th id="602">602</th><td>  <dfn class="decl" id="_ZN4llvm21MCRegUnitMaskIteratorC1Ev" title='llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator' data-ref="_ZN4llvm21MCRegUnitMaskIteratorC1Ev">MCRegUnitMaskIterator</dfn>() = <b>default</b>;</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <i class="doc">/// Constructs an iterator that traverses the register units and their</i></td></tr>
<tr><th id="605">605</th><td><i class="doc">  /// associated LaneMasks in Reg.</i></td></tr>
<tr><th id="606">606</th><td>  <dfn class="decl def" id="_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator' data-ref="_ZN4llvm21MCRegUnitMaskIteratorC1EjPKNS_14MCRegisterInfoE">MCRegUnitMaskIterator</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="486Reg" title='Reg' data-type='unsigned int' data-ref="486Reg">Reg</dfn>, <em>const</em> <a class="type" href="#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col7 decl" id="487MCRI" title='MCRI' data-type='const llvm::MCRegisterInfo *' data-ref="487MCRI">MCRI</dfn>)</td></tr>
<tr><th id="607">607</th><td>    : <a class="member" href="#llvm::MCRegUnitMaskIterator::RUIter" title='llvm::MCRegUnitMaskIterator::RUIter' data-ref="llvm::MCRegUnitMaskIterator::RUIter">RUIter</a><a class="ref" href="#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col6 ref" href="#486Reg" title='Reg' data-ref="486Reg">Reg</a>, <a class="local col7 ref" href="#487MCRI" title='MCRI' data-ref="487MCRI">MCRI</a>) {</td></tr>
<tr><th id="608">608</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="488Idx" title='Idx' data-type='uint16_t' data-ref="488Idx">Idx</dfn> = <a class="local col7 ref" href="#487MCRI" title='MCRI' data-ref="487MCRI">MCRI</a>-&gt;<a class="ref" href="#_ZNK4llvm14MCRegisterInfo3getEj" title='llvm::MCRegisterInfo::get' data-ref="_ZNK4llvm14MCRegisterInfo3getEj">get</a>(<a class="local col6 ref" href="#486Reg" title='Reg' data-ref="486Reg">Reg</a>).<a class="ref" href="#llvm::MCRegisterDesc::RegUnitLaneMasks" title='llvm::MCRegisterDesc::RegUnitLaneMasks' data-ref="llvm::MCRegisterDesc::RegUnitLaneMasks">RegUnitLaneMasks</a>;</td></tr>
<tr><th id="609">609</th><td>      <a class="member" href="#llvm::MCRegUnitMaskIterator::MaskListIter" title='llvm::MCRegUnitMaskIterator::MaskListIter' data-ref="llvm::MCRegUnitMaskIterator::MaskListIter">MaskListIter</a> = &amp;<a class="local col7 ref" href="#487MCRI" title='MCRI' data-ref="487MCRI">MCRI</a>-&gt;<a class="ref" href="#llvm::MCRegisterInfo::RegUnitMaskSequences" title='llvm::MCRegisterInfo::RegUnitMaskSequences' data-ref="llvm::MCRegisterInfo::RegUnitMaskSequences">RegUnitMaskSequences</a>[<a class="local col8 ref" href="#488Idx" title='Idx' data-ref="488Idx">Idx</a>];</td></tr>
<tr><th id="610">610</th><td>  }</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>  <i class="doc">/// Returns a (RegUnit, LaneMask) pair.</i></td></tr>
<tr><th id="613">613</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>,<a class="type" href="LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>&gt; <dfn class="decl def" id="_ZNK4llvm21MCRegUnitMaskIteratordeEv" title='llvm::MCRegUnitMaskIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitMaskIteratordeEv"><b>operator</b>*</dfn>() <em>const</em> {</td></tr>
<tr><th id="614">614</th><td>    <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="ref" href="#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="member" href="#llvm::MCRegUnitMaskIterator::RUIter" title='llvm::MCRegUnitMaskIterator::RUIter' data-ref="llvm::MCRegUnitMaskIterator::RUIter">RUIter</a>, *<a class="member" href="#llvm::MCRegUnitMaskIterator::MaskListIter" title='llvm::MCRegUnitMaskIterator::MaskListIter' data-ref="llvm::MCRegUnitMaskIterator::MaskListIter">MaskListIter</a>);</td></tr>
<tr><th id="615">615</th><td>  }</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>  <i class="doc">/// Returns true if this iterator is not yet at the end.</i></td></tr>
<tr><th id="618">618</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21MCRegUnitMaskIterator7isValidEv" title='llvm::MCRegUnitMaskIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitMaskIterator7isValidEv">isValid</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCRegUnitMaskIterator::RUIter" title='llvm::MCRegUnitMaskIterator::RUIter' data-ref="llvm::MCRegUnitMaskIterator::RUIter">RUIter</a>.<a class="ref" href="#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); }</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td>  <i class="doc">/// Moves to the next position.</i></td></tr>
<tr><th id="621">621</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21MCRegUnitMaskIteratorppEv" title='llvm::MCRegUnitMaskIterator::operator++' data-ref="_ZN4llvm21MCRegUnitMaskIteratorppEv"><b>operator</b>++</dfn>() {</td></tr>
<tr><th id="622">622</th><td>    ++<a class="member" href="#llvm::MCRegUnitMaskIterator::MaskListIter" title='llvm::MCRegUnitMaskIterator::MaskListIter' data-ref="llvm::MCRegUnitMaskIterator::MaskListIter">MaskListIter</a>;</td></tr>
<tr><th id="623">623</th><td>    <a class="ref" href="#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="member" href="#llvm::MCRegUnitMaskIterator::RUIter" title='llvm::MCRegUnitMaskIterator::RUIter' data-ref="llvm::MCRegUnitMaskIterator::RUIter">RUIter</a>;</td></tr>
<tr><th id="624">624</th><td>  }</td></tr>
<tr><th id="625">625</th><td>};</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td><i>// Each register unit has one or two root registers. The complete set of</i></td></tr>
<tr><th id="628">628</th><td><i>// registers containing a register unit is the union of the roots and their</i></td></tr>
<tr><th id="629">629</th><td><i>// super-registers. All registers aliasing Unit can be visited like this:</i></td></tr>
<tr><th id="630">630</th><td><i>//</i></td></tr>
<tr><th id="631">631</th><td><i>//   for (MCRegUnitRootIterator RI(Unit, MCRI); RI.isValid(); ++RI) {</i></td></tr>
<tr><th id="632">632</th><td><i>//     for (MCSuperRegIterator SI(*RI, MCRI, true); SI.isValid(); ++SI)</i></td></tr>
<tr><th id="633">633</th><td><i>//       visit(*SI);</i></td></tr>
<tr><th id="634">634</th><td><i>//    }</i></td></tr>
<tr><th id="635">635</th><td><i></i></td></tr>
<tr><th id="636">636</th><td><i>/// MCRegUnitRootIterator enumerates the root registers of a register unit.</i></td></tr>
<tr><th id="637">637</th><td><b>class</b> <dfn class="type def" id="llvm::MCRegUnitRootIterator" title='llvm::MCRegUnitRootIterator' data-ref="llvm::MCRegUnitRootIterator">MCRegUnitRootIterator</dfn> {</td></tr>
<tr><th id="638">638</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCRegUnitRootIterator::Reg0" title='llvm::MCRegUnitRootIterator::Reg0' data-ref="llvm::MCRegUnitRootIterator::Reg0">Reg0</dfn> = <var>0</var>;</td></tr>
<tr><th id="639">639</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::MCRegUnitRootIterator::Reg1" title='llvm::MCRegUnitRootIterator::Reg1' data-ref="llvm::MCRegUnitRootIterator::Reg1">Reg1</dfn> = <var>0</var>;</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><b>public</b>:</td></tr>
<tr><th id="642">642</th><td>  <dfn class="decl def" id="_ZN4llvm21MCRegUnitRootIteratorC1Ev" title='llvm::MCRegUnitRootIterator::MCRegUnitRootIterator' data-ref="_ZN4llvm21MCRegUnitRootIteratorC1Ev">MCRegUnitRootIterator</dfn>() = <b>default</b>;</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td>  <dfn class="decl def" id="_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitRootIterator::MCRegUnitRootIterator' data-ref="_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE">MCRegUnitRootIterator</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="489RegUnit" title='RegUnit' data-type='unsigned int' data-ref="489RegUnit">RegUnit</dfn>, <em>const</em> <a class="type" href="#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col0 decl" id="490MCRI" title='MCRI' data-type='const llvm::MCRegisterInfo *' data-ref="490MCRI">MCRI</dfn>) {</td></tr>
<tr><th id="645">645</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegUnit &lt; MCRI-&gt;getNumRegUnits() &amp;&amp; &quot;Invalid register unit&quot;) ? void (0) : __assert_fail (&quot;RegUnit &lt; MCRI-&gt;getNumRegUnits() &amp;&amp; \&quot;Invalid register unit\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/MC/MCRegisterInfo.h&quot;, 645, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#489RegUnit" title='RegUnit' data-ref="489RegUnit">RegUnit</a> &lt; <a class="local col0 ref" href="#490MCRI" title='MCRI' data-ref="490MCRI">MCRI</a>-&gt;<a class="ref" href="#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>() &amp;&amp; <q>"Invalid register unit"</q>);</td></tr>
<tr><th id="646">646</th><td>    <a class="member" href="#llvm::MCRegUnitRootIterator::Reg0" title='llvm::MCRegUnitRootIterator::Reg0' data-ref="llvm::MCRegUnitRootIterator::Reg0">Reg0</a> = <a class="local col0 ref" href="#490MCRI" title='MCRI' data-ref="490MCRI">MCRI</a>-&gt;<a class="ref" href="#llvm::MCRegisterInfo::RegUnitRoots" title='llvm::MCRegisterInfo::RegUnitRoots' data-ref="llvm::MCRegisterInfo::RegUnitRoots">RegUnitRoots</a>[<a class="local col9 ref" href="#489RegUnit" title='RegUnit' data-ref="489RegUnit">RegUnit</a>][<var>0</var>];</td></tr>
<tr><th id="647">647</th><td>    <a class="member" href="#llvm::MCRegUnitRootIterator::Reg1" title='llvm::MCRegUnitRootIterator::Reg1' data-ref="llvm::MCRegUnitRootIterator::Reg1">Reg1</a> = <a class="local col0 ref" href="#490MCRI" title='MCRI' data-ref="490MCRI">MCRI</a>-&gt;<a class="ref" href="#llvm::MCRegisterInfo::RegUnitRoots" title='llvm::MCRegisterInfo::RegUnitRoots' data-ref="llvm::MCRegisterInfo::RegUnitRoots">RegUnitRoots</a>[<a class="local col9 ref" href="#489RegUnit" title='RegUnit' data-ref="489RegUnit">RegUnit</a>][<var>1</var>];</td></tr>
<tr><th id="648">648</th><td>  }</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>  <i class="doc">/// Dereference to get the current root register.</i></td></tr>
<tr><th id="651">651</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm21MCRegUnitRootIteratordeEv" title='llvm::MCRegUnitRootIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitRootIteratordeEv"><b>operator</b>*</dfn>() <em>const</em> {</td></tr>
<tr><th id="652">652</th><td>    <b>return</b> <a class="member" href="#llvm::MCRegUnitRootIterator::Reg0" title='llvm::MCRegUnitRootIterator::Reg0' data-ref="llvm::MCRegUnitRootIterator::Reg0">Reg0</a>;</td></tr>
<tr><th id="653">653</th><td>  }</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  <i class="doc">/// Check if the iterator is at the end of the list.</i></td></tr>
<tr><th id="656">656</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm21MCRegUnitRootIterator7isValidEv" title='llvm::MCRegUnitRootIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitRootIterator7isValidEv">isValid</dfn>() <em>const</em> {</td></tr>
<tr><th id="657">657</th><td>    <b>return</b> <a class="member" href="#llvm::MCRegUnitRootIterator::Reg0" title='llvm::MCRegUnitRootIterator::Reg0' data-ref="llvm::MCRegUnitRootIterator::Reg0">Reg0</a>;</td></tr>
<tr><th id="658">658</th><td>  }</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>  <i class="doc">/// Preincrement to move to the next root register.</i></td></tr>
<tr><th id="661">661</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm21MCRegUnitRootIteratorppEv" title='llvm::MCRegUnitRootIterator::operator++' data-ref="_ZN4llvm21MCRegUnitRootIteratorppEv"><b>operator</b>++</dfn>() {</td></tr>
<tr><th id="662">662</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isValid() &amp;&amp; &quot;Cannot move off the end of the list.&quot;) ? void (0) : __assert_fail (&quot;isValid() &amp;&amp; \&quot;Cannot move off the end of the list.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/MC/MCRegisterInfo.h&quot;, 662, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm21MCRegUnitRootIterator7isValidEv" title='llvm::MCRegUnitRootIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitRootIterator7isValidEv">isValid</a>() &amp;&amp; <q>"Cannot move off the end of the list."</q>);</td></tr>
<tr><th id="663">663</th><td>    <a class="member" href="#llvm::MCRegUnitRootIterator::Reg0" title='llvm::MCRegUnitRootIterator::Reg0' data-ref="llvm::MCRegUnitRootIterator::Reg0">Reg0</a> = <a class="member" href="#llvm::MCRegUnitRootIterator::Reg1" title='llvm::MCRegUnitRootIterator::Reg1' data-ref="llvm::MCRegUnitRootIterator::Reg1">Reg1</a>;</td></tr>
<tr><th id="664">664</th><td>    <a class="member" href="#llvm::MCRegUnitRootIterator::Reg1" title='llvm::MCRegUnitRootIterator::Reg1' data-ref="llvm::MCRegUnitRootIterator::Reg1">Reg1</a> = <var>0</var>;</td></tr>
<tr><th id="665">665</th><td>  }</td></tr>
<tr><th id="666">666</th><td>};</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><i class="doc">/// MCRegAliasIterator enumerates all registers aliasing Reg.  If IncludeSelf is</i></td></tr>
<tr><th id="669">669</th><td><i class="doc">/// set, Reg itself is included in the list.  This iterator does not guarantee</i></td></tr>
<tr><th id="670">670</th><td><i class="doc">/// any ordering or that entries are unique.</i></td></tr>
<tr><th id="671">671</th><td><b>class</b> <dfn class="type def" id="llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</dfn> {</td></tr>
<tr><th id="672">672</th><td><b>private</b>:</td></tr>
<tr><th id="673">673</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::MCRegAliasIterator::Reg" title='llvm::MCRegAliasIterator::Reg' data-ref="llvm::MCRegAliasIterator::Reg">Reg</dfn>;</td></tr>
<tr><th id="674">674</th><td>  <em>const</em> <a class="type" href="#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="decl" id="llvm::MCRegAliasIterator::MCRI" title='llvm::MCRegAliasIterator::MCRI' data-ref="llvm::MCRegAliasIterator::MCRI">MCRI</dfn>;</td></tr>
<tr><th id="675">675</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MCRegAliasIterator::IncludeSelf" title='llvm::MCRegAliasIterator::IncludeSelf' data-ref="llvm::MCRegAliasIterator::IncludeSelf">IncludeSelf</dfn>;</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>  <a class="type" href="#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="decl" id="llvm::MCRegAliasIterator::RI" title='llvm::MCRegAliasIterator::RI' data-ref="llvm::MCRegAliasIterator::RI">RI</dfn>;</td></tr>
<tr><th id="678">678</th><td>  <a class="type" href="#llvm::MCRegUnitRootIterator" title='llvm::MCRegUnitRootIterator' data-ref="llvm::MCRegUnitRootIterator">MCRegUnitRootIterator</a> <dfn class="decl" id="llvm::MCRegAliasIterator::RRI" title='llvm::MCRegAliasIterator::RRI' data-ref="llvm::MCRegAliasIterator::RRI">RRI</dfn>;</td></tr>
<tr><th id="679">679</th><td>  <a class="type" href="#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a> <dfn class="decl" id="llvm::MCRegAliasIterator::SI" title='llvm::MCRegAliasIterator::SI' data-ref="llvm::MCRegAliasIterator::SI">SI</dfn>;</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><b>public</b>:</td></tr>
<tr><th id="682">682</th><td>  <dfn class="decl def" id="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">MCRegAliasIterator</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="491Reg" title='Reg' data-type='unsigned int' data-ref="491Reg">Reg</dfn>, <em>const</em> <a class="type" href="#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col2 decl" id="492MCRI" title='MCRI' data-type='const llvm::MCRegisterInfo *' data-ref="492MCRI">MCRI</dfn>,</td></tr>
<tr><th id="683">683</th><td>                     <em>bool</em> <dfn class="local col3 decl" id="493IncludeSelf" title='IncludeSelf' data-type='bool' data-ref="493IncludeSelf">IncludeSelf</dfn>)</td></tr>
<tr><th id="684">684</th><td>    : <a class="member" href="#llvm::MCRegAliasIterator::Reg" title='llvm::MCRegAliasIterator::Reg' data-ref="llvm::MCRegAliasIterator::Reg">Reg</a>(<a class="local col1 ref" href="#491Reg" title='Reg' data-ref="491Reg">Reg</a>), <a class="member" href="#llvm::MCRegAliasIterator::MCRI" title='llvm::MCRegAliasIterator::MCRI' data-ref="llvm::MCRegAliasIterator::MCRI">MCRI</a>(<a class="local col2 ref" href="#492MCRI" title='MCRI' data-ref="492MCRI">MCRI</a>), <a class="member" href="#llvm::MCRegAliasIterator::IncludeSelf" title='llvm::MCRegAliasIterator::IncludeSelf' data-ref="llvm::MCRegAliasIterator::IncludeSelf">IncludeSelf</a>(<a class="local col3 ref" href="#493IncludeSelf" title='IncludeSelf' data-ref="493IncludeSelf">IncludeSelf</a>) {</td></tr>
<tr><th id="685">685</th><td>    <i>// Initialize the iterators.</i></td></tr>
<tr><th id="686">686</th><td>    <b>for</b> (<a class="member" href="#llvm::MCRegAliasIterator::RI" title='llvm::MCRegAliasIterator::RI' data-ref="llvm::MCRegAliasIterator::RI">RI</a> <a class="ref" href="#569" title='llvm::MCRegUnitIterator::operator=' data-ref="_ZN4llvm17MCRegUnitIteratoraSEOS0_">=</a> <a class="type" href="#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a><a class="ref" href="#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col1 ref" href="#491Reg" title='Reg' data-ref="491Reg">Reg</a>, <a class="local col2 ref" href="#492MCRI" title='MCRI' data-ref="492MCRI">MCRI</a>); <a class="member" href="#llvm::MCRegAliasIterator::RI" title='llvm::MCRegAliasIterator::RI' data-ref="llvm::MCRegAliasIterator::RI">RI</a>.<a class="ref" href="#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="member" href="#llvm::MCRegAliasIterator::RI" title='llvm::MCRegAliasIterator::RI' data-ref="llvm::MCRegAliasIterator::RI">RI</a>) {</td></tr>
<tr><th id="687">687</th><td>      <b>for</b> (<a class="member" href="#llvm::MCRegAliasIterator::RRI" title='llvm::MCRegAliasIterator::RRI' data-ref="llvm::MCRegAliasIterator::RRI">RRI</a> <a class="ref" href="#637" title='llvm::MCRegUnitRootIterator::operator=' data-ref="_ZN4llvm21MCRegUnitRootIteratoraSEOS0_">=</a> <a class="type" href="#llvm::MCRegUnitRootIterator" title='llvm::MCRegUnitRootIterator' data-ref="llvm::MCRegUnitRootIterator">MCRegUnitRootIterator</a><a class="ref" href="#_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitRootIterator::MCRegUnitRootIterator' data-ref="_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="ref" href="#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="member" href="#llvm::MCRegAliasIterator::RI" title='llvm::MCRegAliasIterator::RI' data-ref="llvm::MCRegAliasIterator::RI">RI</a>, <a class="local col2 ref" href="#492MCRI" title='MCRI' data-ref="492MCRI">MCRI</a>); <a class="member" href="#llvm::MCRegAliasIterator::RRI" title='llvm::MCRegAliasIterator::RRI' data-ref="llvm::MCRegAliasIterator::RRI">RRI</a>.<a class="ref" href="#_ZNK4llvm21MCRegUnitRootIterator7isValidEv" title='llvm::MCRegUnitRootIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitRootIterator7isValidEv">isValid</a>(); <a class="ref" href="#_ZN4llvm21MCRegUnitRootIteratorppEv" title='llvm::MCRegUnitRootIterator::operator++' data-ref="_ZN4llvm21MCRegUnitRootIteratorppEv">++</a><a class="member" href="#llvm::MCRegAliasIterator::RRI" title='llvm::MCRegAliasIterator::RRI' data-ref="llvm::MCRegAliasIterator::RRI">RRI</a>) {</td></tr>
<tr><th id="688">688</th><td>        <b>for</b> (<a class="member" href="#llvm::MCRegAliasIterator::SI" title='llvm::MCRegAliasIterator::SI' data-ref="llvm::MCRegAliasIterator::SI">SI</a> <a class="ref" href="#533" title='llvm::MCSuperRegIterator::operator=' data-ref="_ZN4llvm18MCSuperRegIteratoraSEOS0_">=</a> <a class="type" href="#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a><a class="ref" href="#_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="ref" href="#_ZNK4llvm21MCRegUnitRootIteratordeEv" title='llvm::MCRegUnitRootIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitRootIteratordeEv">*</a><a class="member" href="#llvm::MCRegAliasIterator::RRI" title='llvm::MCRegAliasIterator::RRI' data-ref="llvm::MCRegAliasIterator::RRI">RRI</a>, <a class="local col2 ref" href="#492MCRI" title='MCRI' data-ref="492MCRI">MCRI</a>, <b>true</b>); <a class="member" href="#llvm::MCRegAliasIterator::SI" title='llvm::MCRegAliasIterator::SI' data-ref="llvm::MCRegAliasIterator::SI">SI</a>.<a class="ref" href="#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="member" href="#llvm::MCRegAliasIterator::SI" title='llvm::MCRegAliasIterator::SI' data-ref="llvm::MCRegAliasIterator::SI">SI</a>) {</td></tr>
<tr><th id="689">689</th><td>          <b>if</b> (!(!<a class="local col3 ref" href="#493IncludeSelf" title='IncludeSelf' data-ref="493IncludeSelf">IncludeSelf</a> &amp;&amp; <a class="local col1 ref" href="#491Reg" title='Reg' data-ref="491Reg">Reg</a> == <a class="ref" href="#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="member" href="#llvm::MCRegAliasIterator::SI" title='llvm::MCRegAliasIterator::SI' data-ref="llvm::MCRegAliasIterator::SI">SI</a>))</td></tr>
<tr><th id="690">690</th><td>            <b>return</b>;</td></tr>
<tr><th id="691">691</th><td>        }</td></tr>
<tr><th id="692">692</th><td>      }</td></tr>
<tr><th id="693">693</th><td>    }</td></tr>
<tr><th id="694">694</th><td>  }</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MCRegAliasIterator::RI" title='llvm::MCRegAliasIterator::RI' data-ref="llvm::MCRegAliasIterator::RI">RI</a>.<a class="ref" href="#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); }</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv"><b>operator</b>*</dfn>() <em>const</em> {</td></tr>
<tr><th id="699">699</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SI.isValid() &amp;&amp; &quot;Cannot dereference an invalid iterator.&quot;) ? void (0) : __assert_fail (&quot;SI.isValid() &amp;&amp; \&quot;Cannot dereference an invalid iterator.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/MC/MCRegisterInfo.h&quot;, 699, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MCRegAliasIterator::SI" title='llvm::MCRegAliasIterator::SI' data-ref="llvm::MCRegAliasIterator::SI">SI</a>.<a class="ref" href="#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>() &amp;&amp; <q>"Cannot dereference an invalid iterator."</q>);</td></tr>
<tr><th id="700">700</th><td>    <b>return</b> <a class="ref" href="#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="member" href="#llvm::MCRegAliasIterator::SI" title='llvm::MCRegAliasIterator::SI' data-ref="llvm::MCRegAliasIterator::SI">SI</a>;</td></tr>
<tr><th id="701">701</th><td>  }</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm18MCRegAliasIterator7advanceEv" title='llvm::MCRegAliasIterator::advance' data-ref="_ZN4llvm18MCRegAliasIterator7advanceEv">advance</dfn>() {</td></tr>
<tr><th id="704">704</th><td>    <i>// Assuming SI is valid.</i></td></tr>
<tr><th id="705">705</th><td>    <a class="ref" href="#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="member" href="#llvm::MCRegAliasIterator::SI" title='llvm::MCRegAliasIterator::SI' data-ref="llvm::MCRegAliasIterator::SI">SI</a>;</td></tr>
<tr><th id="706">706</th><td>    <b>if</b> (<a class="member" href="#llvm::MCRegAliasIterator::SI" title='llvm::MCRegAliasIterator::SI' data-ref="llvm::MCRegAliasIterator::SI">SI</a>.<a class="ref" href="#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>()) <b>return</b>;</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>    <a class="ref" href="#_ZN4llvm21MCRegUnitRootIteratorppEv" title='llvm::MCRegUnitRootIterator::operator++' data-ref="_ZN4llvm21MCRegUnitRootIteratorppEv">++</a><a class="member" href="#llvm::MCRegAliasIterator::RRI" title='llvm::MCRegAliasIterator::RRI' data-ref="llvm::MCRegAliasIterator::RRI">RRI</a>;</td></tr>
<tr><th id="709">709</th><td>    <b>if</b> (<a class="member" href="#llvm::MCRegAliasIterator::RRI" title='llvm::MCRegAliasIterator::RRI' data-ref="llvm::MCRegAliasIterator::RRI">RRI</a>.<a class="ref" href="#_ZNK4llvm21MCRegUnitRootIterator7isValidEv" title='llvm::MCRegUnitRootIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitRootIterator7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="710">710</th><td>      <a class="member" href="#llvm::MCRegAliasIterator::SI" title='llvm::MCRegAliasIterator::SI' data-ref="llvm::MCRegAliasIterator::SI">SI</a> <a class="ref" href="#533" title='llvm::MCSuperRegIterator::operator=' data-ref="_ZN4llvm18MCSuperRegIteratoraSEOS0_">=</a> <a class="type" href="#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a><a class="ref" href="#_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="ref" href="#_ZNK4llvm21MCRegUnitRootIteratordeEv" title='llvm::MCRegUnitRootIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitRootIteratordeEv">*</a><a class="member" href="#llvm::MCRegAliasIterator::RRI" title='llvm::MCRegAliasIterator::RRI' data-ref="llvm::MCRegAliasIterator::RRI">RRI</a>, <a class="member" href="#llvm::MCRegAliasIterator::MCRI" title='llvm::MCRegAliasIterator::MCRI' data-ref="llvm::MCRegAliasIterator::MCRI">MCRI</a>, <b>true</b>);</td></tr>
<tr><th id="711">711</th><td>      <b>return</b>;</td></tr>
<tr><th id="712">712</th><td>    }</td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td>    <a class="ref" href="#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="member" href="#llvm::MCRegAliasIterator::RI" title='llvm::MCRegAliasIterator::RI' data-ref="llvm::MCRegAliasIterator::RI">RI</a>;</td></tr>
<tr><th id="715">715</th><td>    <b>if</b> (<a class="member" href="#llvm::MCRegAliasIterator::RI" title='llvm::MCRegAliasIterator::RI' data-ref="llvm::MCRegAliasIterator::RI">RI</a>.<a class="ref" href="#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="716">716</th><td>      <a class="member" href="#llvm::MCRegAliasIterator::RRI" title='llvm::MCRegAliasIterator::RRI' data-ref="llvm::MCRegAliasIterator::RRI">RRI</a> <a class="ref" href="#637" title='llvm::MCRegUnitRootIterator::operator=' data-ref="_ZN4llvm21MCRegUnitRootIteratoraSEOS0_">=</a> <a class="type" href="#llvm::MCRegUnitRootIterator" title='llvm::MCRegUnitRootIterator' data-ref="llvm::MCRegUnitRootIterator">MCRegUnitRootIterator</a><a class="ref" href="#_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitRootIterator::MCRegUnitRootIterator' data-ref="_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="ref" href="#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="member" href="#llvm::MCRegAliasIterator::RI" title='llvm::MCRegAliasIterator::RI' data-ref="llvm::MCRegAliasIterator::RI">RI</a>, <a class="member" href="#llvm::MCRegAliasIterator::MCRI" title='llvm::MCRegAliasIterator::MCRI' data-ref="llvm::MCRegAliasIterator::MCRI">MCRI</a>);</td></tr>
<tr><th id="717">717</th><td>      <a class="member" href="#llvm::MCRegAliasIterator::SI" title='llvm::MCRegAliasIterator::SI' data-ref="llvm::MCRegAliasIterator::SI">SI</a> <a class="ref" href="#533" title='llvm::MCSuperRegIterator::operator=' data-ref="_ZN4llvm18MCSuperRegIteratoraSEOS0_">=</a> <a class="type" href="#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a><a class="ref" href="#_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="ref" href="#_ZNK4llvm21MCRegUnitRootIteratordeEv" title='llvm::MCRegUnitRootIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitRootIteratordeEv">*</a><a class="member" href="#llvm::MCRegAliasIterator::RRI" title='llvm::MCRegAliasIterator::RRI' data-ref="llvm::MCRegAliasIterator::RRI">RRI</a>, <a class="member" href="#llvm::MCRegAliasIterator::MCRI" title='llvm::MCRegAliasIterator::MCRI' data-ref="llvm::MCRegAliasIterator::MCRI">MCRI</a>, <b>true</b>);</td></tr>
<tr><th id="718">718</th><td>    }</td></tr>
<tr><th id="719">719</th><td>  }</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv"><b>operator</b>++</dfn>() {</td></tr>
<tr><th id="722">722</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isValid() &amp;&amp; &quot;Cannot move off the end of the list.&quot;) ? void (0) : __assert_fail (&quot;isValid() &amp;&amp; \&quot;Cannot move off the end of the list.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/MC/MCRegisterInfo.h&quot;, 722, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>() &amp;&amp; <q>"Cannot move off the end of the list."</q>);</td></tr>
<tr><th id="723">723</th><td>    <b>do</b> <a class="member" href="#_ZN4llvm18MCRegAliasIterator7advanceEv" title='llvm::MCRegAliasIterator::advance' data-ref="_ZN4llvm18MCRegAliasIterator7advanceEv">advance</a>();</td></tr>
<tr><th id="724">724</th><td>    <b>while</b> (!<a class="member" href="#llvm::MCRegAliasIterator::IncludeSelf" title='llvm::MCRegAliasIterator::IncludeSelf' data-ref="llvm::MCRegAliasIterator::IncludeSelf">IncludeSelf</a> &amp;&amp; <a class="member" href="#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>() &amp;&amp; <a class="ref" href="#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="member" href="#llvm::MCRegAliasIterator::SI" title='llvm::MCRegAliasIterator::SI' data-ref="llvm::MCRegAliasIterator::SI">SI</a> == <a class="member" href="#llvm::MCRegAliasIterator::Reg" title='llvm::MCRegAliasIterator::Reg' data-ref="llvm::MCRegAliasIterator::Reg">Reg</a>);</td></tr>
<tr><th id="725">725</th><td>  }</td></tr>
<tr><th id="726">726</th><td>};</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td><u>#<span data-ppcond="15">endif</span> // LLVM_MC_MCREGISTERINFO_H</u></td></tr>
<tr><th id="731">731</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../clang/lib/CodeGen/CodeGenAction.cpp.html'>llvm/clang/lib/CodeGen/CodeGenAction.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
