#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Mar 11 12:53:24 2021
# Process ID: 2432
# Current directory: F:/Desk/Exp1_GPIO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4204 F:\Desk\Exp1_GPIO\Exp1_GPIO.xpr
# Log file: F:/Desk/Exp1_GPIO/vivado.log
# Journal file: F:/Desk/Exp1_GPIO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Desk/Exp1_GPIO/Exp1_GPIO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desk/Exp1_GPIO/ORGIP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xlinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 860.664 ; gain = 111.148
update_compile_order -fileset sources_1
open_bd_design {F:/Desk/Exp1_GPIO/Exp1_GPIO.srcs/sources_1/bd/Exp1_GPIO/Exp1_GPIO.bd}
Adding cell -- ZJUCLIP:user:Arraykeys:1.0 - U9
Adding cell -- ZJUCLIP:user:EnterT32:1.0 - M4
Adding cell -- ZJUCLIP:user:SWOUT:1.0 - SWTap
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - ROM_D
Adding cell -- ZJUCLIP:user:PIO:1.0 - U71
Adding cell -- ZJUCLIP:user:GPIO:1.0 - U7
Adding cell -- ZJUCLIP:user:DSEGIO:1.0 - U5
Adding cell -- ZJUCLIP:user:Disp2Hex:1.0 - U61
Adding cell -- ZJUCLIP:user:Display:1.0 - U6
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - RAM_B
Adding cell -- ZJUCLIP:user:Clkdiv:1.0 - U8
Adding cell -- ZJUCLIP:user:DIVO:1.0 - DIVTap
WARNING: [BD 41-1731] Type mismatch between connected pins: /U9/rst(undef) and /clk/rst(rst)
Successfully read diagram <Exp1_GPIO> from BD file <F:/Desk/Exp1_GPIO/Exp1_GPIO.srcs/sources_1/bd/Exp1_GPIO/Exp1_GPIO.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 939.148 ; gain = 78.484
close_bd_design [get_bd_designs Exp1_GPIO]
open_bd_design {F:/Desk/Exp1_GPIO/Exp1_GPIO.srcs/sources_1/bd/Exp1_GPIO/Exp1_GPIO.bd}
Adding cell -- ZJUCLIP:user:Arraykeys:1.0 - U9
Adding cell -- ZJUCLIP:user:EnterT32:1.0 - M4
Adding cell -- ZJUCLIP:user:SWOUT:1.0 - SWTap
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - ROM_D
Adding cell -- ZJUCLIP:user:PIO:1.0 - U71
Adding cell -- ZJUCLIP:user:GPIO:1.0 - U7
Adding cell -- ZJUCLIP:user:DSEGIO:1.0 - U5
Adding cell -- ZJUCLIP:user:Disp2Hex:1.0 - U61
Adding cell -- ZJUCLIP:user:Display:1.0 - U6
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - RAM_B
Adding cell -- ZJUCLIP:user:Clkdiv:1.0 - U8
Adding cell -- ZJUCLIP:user:DIVO:1.0 - DIVTap
WARNING: [BD 41-1731] Type mismatch between connected pins: /U9/rst(undef) and /clk/rst(rst)
Successfully read diagram <Exp1_GPIO> from BD file <F:/Desk/Exp1_GPIO/Exp1_GPIO.srcs/sources_1/bd/Exp1_GPIO/Exp1_GPIO.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 11 13:04:23 2021...
