MUX2T1_32.v,verilog,xil_defaultlib,../../../../npcpu.srcs/sources_1/ip/partial_store_0/src/MUX2T1_32_0/src/MUX2T1_32.v,
MUX2T1_32_0.v,verilog,xil_defaultlib,../../../../npcpu.srcs/sources_1/ip/partial_store_0/src/MUX2T1_32_0/sim/MUX2T1_32_0.v,
MUX4T1_32.v,verilog,xil_defaultlib,../../../../npcpu.srcs/sources_1/ip/partial_store_0/src/MUX4T1_32_0/src/MUX4T1_32.v,
MUX4T1_32_0.v,verilog,xil_defaultlib,../../../../npcpu.srcs/sources_1/ip/partial_store_0/src/MUX4T1_32_0/sim/MUX4T1_32_0.v,
partial_store.v,verilog,xil_defaultlib,../../../../npcpu.srcs/sources_1/ip/partial_store_0/src/partial_store.v,
partial_store_0.v,verilog,xil_defaultlib,../../../../npcpu.srcs/sources_1/ip/partial_store_0/sim/partial_store_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
