Command: vcs -Mupdate tb_3.sv -o prueba_3 -full64 -sverilog -kdb -lca -debug_acc+all \
-debug_region+cell+encrypt -l log_test +lint=TFIPC-L -cm line+tgl+cond+fsm+branch+assert \

                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Mon May 19 20:00:34 2025

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file 'tb_3.sv'
Parsing included file 'top.sv'.
Back to file 'tb_3.sv'.
Top Level Modules:
       tb_top
TimeScale is 1 ns / 1 ps

Lint-[TFIPC-L] Too few instance port connections
top.sv, 34
top, "syndrome syndrome_inst( .clk (clk),  .enable (enable),  .parity (parity),  .parity_stored (parity_stored),  .counter_reg (counter),  .reset (reset),  .syndrome (syndrome),  .busy (busy),  .enable_last (enable_last),  .error_detected_data (error_detected_data),  .corrected_counter (corrected_counter),  .corrected_parity (corrected_parity));"
  The above instance has fewer port connections than the module definition,
  There are 13 port(s) in module "syndrome" definition, but only 12 port 
  connect(s) in the instance.
  output port 'error_detected_parity' is not connected.

VCS Coverage Metrics Release R-2020.12-SP2_Full64 Copyright (c) 1991-2020 by Synopsys Inc.
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module tb_top
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic --no-relax  -o .//../prueba_3.daidir//_cuarc0.so objs/amcQw_d.o \

rm -f _cuarc0.so
if [ -x ../prueba_3 ]; then chmod a-x ../prueba_3; fi
g++  -o ../prueba_3      -rdynamic  -Wl,-rpath='$ORIGIN'/prueba_3.daidir -Wl,-rpath=./prueba_3.daidir \
-Wl,-rpath=/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib -L/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _58830_archive_1.so _prev_archive_1.so \
_cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-lreader_common /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/libBA.a -luclinative \
/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_save_restore_new.o \
/mnt/vol_NFS_rh003/tools/verdi/R-2020.12-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc \
-lm -lpthread -ldl 
../prueba_3 up to date
CPU time: .408 seconds to compile + .249 seconds to elab + .251 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
