INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/DFF/DFF.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/MUX2_1/MUX2_1.srcs/sources_1/new/MUX_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/Decoder4_16/Decoder4_16.srcs/sources_1/new/Decoder4_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder4_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/reg_file/reg_file.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/Decoder/Decoder.srcs/sources_1/new/Decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/MUX16x16_1/MUX16x16_1.srcs/sources_1/new/MUX16x16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX16x16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/reg_file/reg_file.srcs/sim_1/new/sim_reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chuong/Documents/Verilog/reg_file/reg_file.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
