-- compteur 0 a 9

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity compteur_0_9 is
    port (
        clk  : in  std_logic;
        rst  : in  std_logic;
        dout : out std_logic_vector(3 downto 0)
    );
end entity;

architecture rtl of compteur_0_9 is
    signal count : unsigned(3 downto 0) := (others => '0');
begin

    process(clk)
    begin
        if rising_edge(clk) then
            if rst = '1' then
                count <= (others => '0');
            else
                if count = to_unsigned(9,4) then
                    count <= (others => '0');
                else
                    count <= count + 1;
                end if;
            end if;
        end if;
    end process;

    dout <= std_logic_vector(count);

end architecture;
