Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May  6 21:46:23 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.401        0.000                      0                 1327        0.031        0.000                      0                 1327        3.750        0.000                       0                   544  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.401        0.000                      0                 1327        0.031        0.000                      0                 1327        3.750        0.000                       0                   544  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 3.025ns (32.513%)  route 6.279ns (67.487%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.635     5.156    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/Q
                         net (fo=91, routed)          1.481     7.093    U_Core/U_ControlUnit/Q[3]
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.124     7.217 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.037     8.254    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X11Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.378 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.378    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_76[0]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.910 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.910    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.024 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.024    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.138 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.138    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.252 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.252    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.366 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.366    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  U_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.480    U_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.793 r  U_Core/U_DataPath/U_ALU/result0_carry__5/O[3]
                         net (fo=1, routed)           0.921    10.714    U_Core/U_DataPath/U_ALU/result0_carry__5_n_4
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.332    11.046 r  U_Core/U_DataPath/U_ALU/q[27]_i_10/O
                         net (fo=1, routed)           0.524    11.570    U_Core/U_ControlUnit/q_reg[27]_3
    SLICE_X12Y22         LUT6 (Prop_lut6_I3_O)        0.326    11.896 r  U_Core/U_ControlUnit/q[27]_i_5/O
                         net (fo=1, routed)           0.767    12.663    U_Core/U_ControlUnit/q[27]_i_5_n_0
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.124    12.787 r  U_Core/U_ControlUnit/q[27]_i_1/O
                         net (fo=2, routed)           0.909    13.696    U_Core/U_ControlUnit/q_reg[31][25]
    SLICE_X5Y17          LUT6 (Prop_lut6_I4_O)        0.124    13.820 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.641    14.460    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB1
    SLICE_X6Y16          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.510    14.851    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y16          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X6Y16          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.861    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -14.460    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 3.025ns (33.058%)  route 6.125ns (66.942%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.635     5.156    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/Q
                         net (fo=91, routed)          1.481     7.093    U_Core/U_ControlUnit/Q[3]
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.124     7.217 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.037     8.254    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X11Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.378 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.378    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_76[0]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.910 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.910    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.024 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.024    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.138 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.138    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.252 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.252    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.366 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.366    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  U_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.480    U_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.793 r  U_Core/U_DataPath/U_ALU/result0_carry__5/O[3]
                         net (fo=1, routed)           0.921    10.714    U_Core/U_DataPath/U_ALU/result0_carry__5_n_4
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.332    11.046 r  U_Core/U_DataPath/U_ALU/q[27]_i_10/O
                         net (fo=1, routed)           0.524    11.570    U_Core/U_ControlUnit/q_reg[27]_3
    SLICE_X12Y22         LUT6 (Prop_lut6_I3_O)        0.326    11.896 r  U_Core/U_ControlUnit/q[27]_i_5/O
                         net (fo=1, routed)           0.767    12.663    U_Core/U_ControlUnit/q[27]_i_5_n_0
    SLICE_X8Y22          LUT5 (Prop_lut5_I4_O)        0.124    12.787 r  U_Core/U_ControlUnit/q[27]_i_1/O
                         net (fo=2, routed)           0.909    13.696    U_Core/U_ControlUnit/q_reg[31][25]
    SLICE_X5Y17          LUT6 (Prop_lut6_I4_O)        0.124    13.820 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.487    14.307    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIB1
    SLICE_X6Y17          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.509    14.850    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X6Y17          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X6Y17          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.860    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -14.307    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.636ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 2.815ns (31.144%)  route 6.224ns (68.856%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.635     5.156    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/Q
                         net (fo=91, routed)          1.481     7.093    U_Core/U_ControlUnit/Q[3]
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.124     7.217 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.037     8.254    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X11Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.378 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.378    U_Core/U_DataPath/U_ALU/RegFile_reg_r1_0_31_0_5_i_76[0]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.910 r  U_Core/U_DataPath/U_ALU/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.910    U_Core/U_DataPath/U_ALU/result0_carry_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.024 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.024    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.138 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.138    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.252 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.252    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.366 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.366    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  U_Core/U_DataPath/U_ALU/result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.480    U_Core/U_DataPath/U_ALU/result0_carry__4_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.814 r  U_Core/U_DataPath/U_ALU/result0_carry__5/O[1]
                         net (fo=1, routed)           0.906    10.720    U_Core/U_DataPath/U_ALU/result0_carry__5_n_6
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.303    11.023 r  U_Core/U_DataPath/U_ALU/q[25]_i_10/O
                         net (fo=1, routed)           0.485    11.508    U_Core/U_ControlUnit/q_reg[25]_2
    SLICE_X11Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.632 r  U_Core/U_ControlUnit/q[25]_i_5/O
                         net (fo=1, routed)           0.518    12.150    U_Core/U_ControlUnit/q[25]_i_5_n_0
    SLICE_X10Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.274 r  U_Core/U_ControlUnit/q[25]_i_1__0/O
                         net (fo=2, routed)           0.993    13.267    U_Core/U_ControlUnit/q_reg[31][23]
    SLICE_X4Y17          LUT6 (Prop_lut6_I4_O)        0.124    13.391 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.804    14.195    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA1
    SLICE_X6Y16          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.510    14.851    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y16          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X6Y16          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.831    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 1.748ns (19.387%)  route 7.268ns (80.613%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.569     5.090    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.456     5.546 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=65, routed)          1.271     6.818    U_Core/U_DataPath/U_PC/q_reg[31]_1[3]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.942 r  U_Core/U_DataPath/U_PC/q[13]_i_3/O
                         net (fo=1, routed)           0.617     7.559    U_Core/U_DataPath/U_PC/q[13]_i_3_n_0
    SLICE_X12Y6          LUT5 (Prop_lut5_I0_O)        0.124     7.683 r  U_Core/U_DataPath/U_PC/q[13]_i_2/O
                         net (fo=6, routed)           1.096     8.779    U_Core/U_ControlUnit/instrCode[0]
    SLICE_X9Y17          LUT5 (Prop_lut5_I4_O)        0.150     8.929 r  U_Core/U_ControlUnit/q[30]_i_9/O
                         net (fo=6, routed)           0.732     9.661    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.326     9.987 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=31, routed)          1.183    11.170    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_1
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.116    11.286 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_56/O
                         net (fo=1, routed)           0.853    12.139    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_56_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I1_O)        0.328    12.467 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.845    13.312    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124    13.436 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.670    14.107    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIA1
    SLICE_X6Y7           RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.516    14.857    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y7           RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y7           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.824    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.967ns  (logic 1.748ns (19.494%)  route 7.219ns (80.506%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.569     5.090    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X9Y6           FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.456     5.546 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=65, routed)          1.271     6.818    U_Core/U_DataPath/U_PC/q_reg[31]_1[3]
    SLICE_X12Y6          LUT6 (Prop_lut6_I1_O)        0.124     6.942 r  U_Core/U_DataPath/U_PC/q[13]_i_3/O
                         net (fo=1, routed)           0.617     7.559    U_Core/U_DataPath/U_PC/q[13]_i_3_n_0
    SLICE_X12Y6          LUT5 (Prop_lut5_I0_O)        0.124     7.683 r  U_Core/U_DataPath/U_PC/q[13]_i_2/O
                         net (fo=6, routed)           1.096     8.779    U_Core/U_ControlUnit/instrCode[0]
    SLICE_X9Y17          LUT5 (Prop_lut5_I4_O)        0.150     8.929 r  U_Core/U_ControlUnit/q[30]_i_9/O
                         net (fo=6, routed)           0.732     9.661    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.326     9.987 r  U_Core/U_ControlUnit/q[31]_i_8/O
                         net (fo=31, routed)          1.183    11.170    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_1
    SLICE_X12Y9          LUT4 (Prop_lut4_I0_O)        0.116    11.286 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_56/O
                         net (fo=1, routed)           0.853    12.139    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_56_n_0
    SLICE_X12Y9          LUT6 (Prop_lut6_I1_O)        0.328    12.467 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.845    13.312    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.124    13.436 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.621    14.057    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/DIA1
    SLICE_X6Y6           RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.517    14.858    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y6           RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y6           RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.825    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -14.057    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.188ns  (logic 2.331ns (25.370%)  route 6.857ns (74.630%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.635     5.156    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/Q
                         net (fo=91, routed)          1.481     7.093    U_Core/U_ControlUnit/Q[3]
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.124     7.217 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.021     8.239    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.363 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_4/O
                         net (fo=2, routed)           0.645     9.008    U_Core/U_DataPath/U_ALU/DI[0]
    SLICE_X6Y12          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.558 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.558    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.675    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.792 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.792    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.169    11.078    U_Core/U_DataPath/U_DecReg_RFRD1/CO[0]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.124    11.202 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0/O
                         net (fo=1, routed)           0.282    11.484    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.608 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__1/O
                         net (fo=1, routed)           1.044    12.652    U_Core/U_ControlUnit/btaken
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.152    12.804 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.214    14.018    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X7Y7           LUT3 (Prop_lut3_I1_O)        0.326    14.344 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    14.344    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[4]
    SLICE_X7Y7           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.516    14.857    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y7           FDCE (Setup_fdce_C_D)        0.031    15.126    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -14.344    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 2.331ns (25.381%)  route 6.853ns (74.619%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.635     5.156    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/Q
                         net (fo=91, routed)          1.481     7.093    U_Core/U_ControlUnit/Q[3]
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.124     7.217 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.021     8.239    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.363 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_4/O
                         net (fo=2, routed)           0.645     9.008    U_Core/U_DataPath/U_ALU/DI[0]
    SLICE_X6Y12          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.558 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.558    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.675    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.792 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.792    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.169    11.078    U_Core/U_DataPath/U_DecReg_RFRD1/CO[0]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.124    11.202 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0/O
                         net (fo=1, routed)           0.282    11.484    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.608 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__1/O
                         net (fo=1, routed)           1.044    12.652    U_Core/U_ControlUnit/btaken
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.152    12.804 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.210    14.014    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X7Y7           LUT3 (Prop_lut3_I1_O)        0.326    14.340 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    14.340    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[2]
    SLICE_X7Y7           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.516    14.857    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X7Y7           FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[2]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y7           FDCE (Setup_fdce_C_D)        0.029    15.124    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -14.340    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 2.331ns (25.475%)  route 6.819ns (74.525%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.635     5.156    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/Q
                         net (fo=91, routed)          1.481     7.093    U_Core/U_ControlUnit/Q[3]
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.124     7.217 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.021     8.239    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.363 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_4/O
                         net (fo=2, routed)           0.645     9.008    U_Core/U_DataPath/U_ALU/DI[0]
    SLICE_X6Y12          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.558 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.558    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.675    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.792 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.792    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.169    11.078    U_Core/U_DataPath/U_DecReg_RFRD1/CO[0]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.124    11.202 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0/O
                         net (fo=1, routed)           0.282    11.484    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.608 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__1/O
                         net (fo=1, routed)           1.044    12.652    U_Core/U_ControlUnit/btaken
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.152    12.804 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.176    13.980    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.326    14.306 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[13]_i_1__0/O
                         net (fo=1, routed)           0.000    14.306    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[13]
    SLICE_X0Y10          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.517    14.858    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[13]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y10          FDCE (Setup_fdce_C_D)        0.029    15.112    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.306    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 2.357ns (25.686%)  route 6.819ns (74.314%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.635     5.156    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/Q
                         net (fo=91, routed)          1.481     7.093    U_Core/U_ControlUnit/Q[3]
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.124     7.217 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.021     8.239    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.363 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_4/O
                         net (fo=2, routed)           0.645     9.008    U_Core/U_DataPath/U_ALU/DI[0]
    SLICE_X6Y12          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.558 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.558    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.675 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.675    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.792 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.792    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.909 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.169    11.078    U_Core/U_DataPath/U_DecReg_RFRD1/CO[0]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.124    11.202 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0/O
                         net (fo=1, routed)           0.282    11.484    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__0_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.608 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__1/O
                         net (fo=1, routed)           1.044    12.652    U_Core/U_ControlUnit/btaken
    SLICE_X7Y17          LUT5 (Prop_lut5_I0_O)        0.152    12.804 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.176    13.980    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.352    14.332 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[15]_i_1__0/O
                         net (fo=1, routed)           0.000    14.332    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[15]
    SLICE_X0Y10          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.517    14.858    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[15]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y10          FDCE (Setup_fdce_C_D)        0.075    15.158    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -14.332    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 3.345ns (37.540%)  route 5.565ns (62.460%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.568     5.089    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X10Y7          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDCE (Prop_fdce_C_Q)         0.518     5.607 f  U_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=62, routed)          0.769     6.377    U_Core/U_DataPath/U_PC/q_reg[31]_1[6]
    SLICE_X11Y3          LUT2 (Prop_lut2_I1_O)        0.124     6.501 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_68/O
                         net (fo=4, routed)           0.541     7.042    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_68_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I2_O)        0.124     7.166 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39/O
                         net (fo=4, routed)           0.433     7.599    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_39_n_0
    SLICE_X9Y3           LUT5 (Prop_lut5_I0_O)        0.124     7.723 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=38, routed)          1.474     9.197    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y7           RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.347 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.596     9.943    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X4Y7           LUT5 (Prop_lut5_I2_O)        0.328    10.271 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.271    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.803 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    10.803    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.917 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.917    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.031 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.031    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.145 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.145    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.259 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.259    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.373 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.373    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.487 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.487    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.821 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[1]
                         net (fo=2, routed)           0.513    12.333    U_Core/U_ControlUnit/PC_Imm_AdderResult[29]
    SLICE_X4Y16          LUT6 (Prop_lut6_I1_O)        0.303    12.636 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_12/O
                         net (fo=1, routed)           0.610    13.247    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124    13.371 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.629    14.000    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIC1
    SLICE_X6Y17          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         1.509    14.850    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X6Y17          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X6Y17          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.826    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -14.000    
  -------------------------------------------------------------------
                         slack                                  0.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.629%)  route 0.184ns (55.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.565     1.448    U_APB_Master/clk_IBUF_BUFG
    SLICE_X8Y7           FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.148     1.596 r  U_APB_Master/temp_wdata_reg_reg[5]/Q
                         net (fo=3, routed)           0.184     1.780    U_RAM/mem_reg_0[5]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242     1.749    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIOA/U_APB_Intf/slv_reg2_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOA/U_APB_Intf/PRDATA_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.595     1.478    U_GPIOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  U_GPIOA/U_APB_Intf/slv_reg2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_GPIOA/U_APB_Intf/slv_reg2_reg[24]/Q
                         net (fo=1, routed)           0.054     1.673    U_GPIOA/U_APB_Intf/slv_reg2[24]
    SLICE_X2Y4           LUT4 (Prop_lut4_I3_O)        0.045     1.718 r  U_GPIOA/U_APB_Intf/PRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000     1.718    U_GPIOA/U_APB_Intf/PRDATA[24]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  U_GPIOA/U_APB_Intf/PRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.866     1.993    U_GPIOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  U_GPIOA/U_APB_Intf/PRDATA_reg[24]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.121     1.612    U_GPIOA/U_APB_Intf/PRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.000%)  route 0.314ns (69.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.593     1.476    U_APB_Master/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_APB_Master/temp_wdata_reg_reg[17]/Q
                         net (fo=3, routed)           0.314     1.931    U_RAM/mem_reg_0[17]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296     1.823    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.841%)  route 0.307ns (65.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.593     1.476    U_APB_Master/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  U_APB_Master/temp_wdata_reg_reg[0]/Q
                         net (fo=3, routed)           0.307     1.947    U_RAM/mem_reg_0[0]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.823    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.808%)  route 0.307ns (65.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.593     1.476    U_APB_Master/clk_IBUF_BUFG
    SLICE_X6Y4           FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  U_APB_Master/temp_wdata_reg_reg[1]/Q
                         net (fo=3, routed)           0.307     1.947    U_RAM/mem_reg_0[1]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.823    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.780%)  route 0.332ns (70.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.595     1.478    U_APB_Master/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_APB_Master/temp_wdata_reg_reg[14]/Q
                         net (fo=3, routed)           0.332     1.952    U_RAM/mem_reg_0[14]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.823    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_GPIOA/U_APB_Intf/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOA/U_APB_Intf/PRDATA_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.593     1.476    U_GPIOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X4Y4           FDCE                                         r  U_GPIOA/U_APB_Intf/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_GPIOA/U_APB_Intf/slv_reg0_reg[20]/Q
                         net (fo=1, routed)           0.053     1.670    U_GPIOA/U_APB_Intf/slv_reg0_reg_n_0_[20]
    SLICE_X5Y4           LUT4 (Prop_lut4_I0_O)        0.045     1.715 r  U_GPIOA/U_APB_Intf/PRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000     1.715    U_GPIOA/U_APB_Intf/PRDATA[20]_i_1_n_0
    SLICE_X5Y4           FDRE                                         r  U_GPIOA/U_APB_Intf/PRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.864     1.991    U_GPIOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X5Y4           FDRE                                         r  U_GPIOA/U_APB_Intf/PRDATA_reg[20]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X5Y4           FDRE (Hold_fdre_C_D)         0.092     1.581    U_GPIOA/U_APB_Intf/PRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.395%)  route 0.339ns (70.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.594     1.477    U_APB_Master/clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_APB_Master/temp_wdata_reg_reg[3]/Q
                         net (fo=3, routed)           0.339     1.957    U_RAM/mem_reg_0[3]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.823    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.635%)  route 0.212ns (56.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.566     1.449    U_APB_Master/clk_IBUF_BUFG
    SLICE_X8Y5           FDCE                                         r  U_APB_Master/temp_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  U_APB_Master/temp_addr_reg_reg[7]/Q
                         net (fo=1, routed)           0.212     1.825    U_RAM/Q[5]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.690    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.346%)  route 0.339ns (70.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.595     1.478    U_APB_Master/clk_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_APB_Master/temp_wdata_reg_reg[24]/Q
                         net (fo=3, routed)           0.339     1.959    U_RAM/mem_reg_0[24]
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=543, routed)         0.877     2.005    U_RAM/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.296     1.823    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X5Y20    U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y20    U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y20    U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y12    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y13    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y18    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y18    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y21    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[17]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y7     U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y7     U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y7     U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y7     U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y7     U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y7     U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y7     U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y7     U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y6     U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y6     U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y15    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y7     U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y7     U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK



