Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr  2 11:24:43 2024
| Host         : DESKTOP-OKU8BN1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file traffic_light_controller_timing_summary_routed.rpt -pb traffic_light_controller_timing_summary_routed.pb -rpx traffic_light_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light_controller
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   39          inf        0.000                      0                   39           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.140ns  (logic 2.816ns (68.006%)  route 1.325ns (31.994%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.282     0.282 r  FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           1.325     1.607    green_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.534     4.140 r  green_OBUF_inst/O
                         net (fo=0)                   0.000     4.140    green
    U16                                                               r  green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.043ns  (logic 2.754ns (68.115%)  route 1.289ns (31.885%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.308     0.308 r  FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           1.289     1.597    red_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.446     4.043 r  red_OBUF_inst/O
                         net (fo=0)                   0.000     4.043    red
    R18                                                               r  red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            orange
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.032ns  (logic 2.759ns (68.411%)  route 1.274ns (31.589%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.308     0.308 r  FSM_onehot_state_reg[1]/Q
                         net (fo=10, routed)          1.274     1.582    orange_OBUF
    P18                  OBUF (Prop_obuf_I_O)         2.451     4.032 r  orange_OBUF_inst/O
                         net (fo=0)                   0.000     4.032    orange
    P18                                                               r  orange (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.536ns  (logic 0.520ns (20.507%)  route 2.016ns (79.493%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE                         0.000     0.000 r  timer_reg[1]/C
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.246     0.246 f  timer_reg[1]/Q
                         net (fo=7, routed)           0.691     0.937    timer_reg_n_0_[1]
    SLICE_X3Y1           LUT6 (Prop_lut6_I5_O)        0.158     1.095 f  FSM_onehot_state[2]_i_4/O
                         net (fo=3, routed)           0.557     1.652    FSM_onehot_state[2]_i_4_n_0
    SLICE_X2Y0           LUT6 (Prop_lut6_I5_O)        0.053     1.705 f  FSM_onehot_state[2]_i_2/O
                         net (fo=2, routed)           0.482     2.187    FSM_onehot_state[2]_i_2_n_0
    SLICE_X2Y1           LUT5 (Prop_lut5_I1_O)        0.063     2.250 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.286     2.536    FSM_onehot_state[2]_i_1_n_0
    SLICE_X2Y1           FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.381ns  (logic 0.553ns (23.230%)  route 1.828ns (76.770%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.282     0.282 r  FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           0.660     0.942    green_OBUF
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.153     1.095 r  timer[10]_i_10/O
                         net (fo=1, routed)           0.459     1.554    timer[10]_i_10_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.053     1.607 r  timer[10]_i_4/O
                         net (fo=11, routed)          0.709     2.316    timer[10]_i_4_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I2_O)        0.065     2.381 r  timer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.381    timer[1]_i_1_n_0
    SLICE_X3Y3           FDRE                                         r  timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 0.541ns (22.841%)  route 1.828ns (77.159%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.282     0.282 r  FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           0.660     0.942    green_OBUF
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.153     1.095 r  timer[10]_i_10/O
                         net (fo=1, routed)           0.459     1.554    timer[10]_i_10_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.053     1.607 r  timer[10]_i_4/O
                         net (fo=11, routed)          0.709     2.316    timer[10]_i_4_n_0
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.053     2.369 r  timer[0]_i_1/O
                         net (fo=1, routed)           0.000     2.369    timer[0]_i_1_n_0
    SLICE_X3Y3           FDRE                                         r  timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 0.541ns (22.841%)  route 1.828ns (77.159%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.282     0.282 r  FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           0.660     0.942    green_OBUF
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.153     1.095 r  timer[10]_i_10/O
                         net (fo=1, routed)           0.459     1.554    timer[10]_i_10_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.053     1.607 r  timer[10]_i_4/O
                         net (fo=11, routed)          0.709     2.316    timer[10]_i_4_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I2_O)        0.053     2.369 r  timer[4]_i_1/O
                         net (fo=1, routed)           0.000     2.369    timer[4]_i_1_n_0
    SLICE_X3Y3           FDRE                                         r  timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.262ns  (logic 0.541ns (23.921%)  route 1.721ns (76.079%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.282     0.282 r  FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           0.660     0.942    green_OBUF
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.153     1.095 r  timer[10]_i_10/O
                         net (fo=1, routed)           0.459     1.554    timer[10]_i_10_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.053     1.607 r  timer[10]_i_4/O
                         net (fo=11, routed)          0.602     2.209    timer[10]_i_4_n_0
    SLICE_X3Y0           LUT5 (Prop_lut5_I1_O)        0.053     2.262 r  timer[8]_i_1/O
                         net (fo=1, routed)           0.000     2.262    timer[8]_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.257ns  (logic 0.541ns (23.965%)  route 1.716ns (76.035%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.282     0.282 r  FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           0.660     0.942    green_OBUF
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.153     1.095 r  timer[10]_i_10/O
                         net (fo=1, routed)           0.459     1.554    timer[10]_i_10_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.053     1.607 r  timer[10]_i_4/O
                         net (fo=11, routed)          0.598     2.204    timer[10]_i_4_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I1_O)        0.053     2.257 r  timer[3]_i_1/O
                         net (fo=1, routed)           0.000     2.257    timer[3]_i_1_n_0
    SLICE_X3Y2           FDRE                                         r  timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.257ns  (logic 0.541ns (23.969%)  route 1.716ns (76.031%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.282     0.282 r  FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           0.660     0.942    green_OBUF
    SLICE_X2Y2           LUT5 (Prop_lut5_I4_O)        0.153     1.095 r  timer[10]_i_10/O
                         net (fo=1, routed)           0.459     1.554    timer[10]_i_10_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.053     1.607 r  timer[10]_i_4/O
                         net (fo=11, routed)          0.597     2.204    timer[10]_i_4_n_0
    SLICE_X3Y3           LUT5 (Prop_lut5_I1_O)        0.053     2.257 r  timer[5]_i_1/O
                         net (fo=1, routed)           0.000     2.257    timer[5]_i_1_n_0
    SLICE_X3Y3           FDRE                                         r  timer_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timer_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.262%)  route 0.127ns (49.738%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE                         0.000     0.000 r  timer_reg[4]/C
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  timer_reg[4]/Q
                         net (fo=8, routed)           0.127     0.227    timer_reg_n_0_[4]
    SLICE_X3Y3           LUT5 (Prop_lut5_I3_O)        0.028     0.255 r  timer[4]_i_1/O
                         net (fo=1, routed)           0.000     0.255    timer[4]_i_1_n_0
    SLICE_X3Y3           FDRE                                         r  timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.171ns (62.640%)  route 0.102ns (37.360%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.107     0.107 r  FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           0.102     0.209    green_OBUF
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.064     0.273 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.273    FSM_onehot_state[0]_i_1_n_0
    SLICE_X2Y1           FDRE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.128ns (45.868%)  route 0.151ns (54.132%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE                         0.000     0.000 r  timer_reg[6]/C
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  timer_reg[6]/Q
                         net (fo=6, routed)           0.151     0.251    timer_reg_n_0_[6]
    SLICE_X3Y0           LUT5 (Prop_lut5_I2_O)        0.028     0.279 r  timer[6]_i_1/O
                         net (fo=1, routed)           0.000     0.279    timer[6]_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.128ns (45.542%)  route 0.153ns (54.458%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE                         0.000     0.000 r  timer_reg[6]/C
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  timer_reg[6]/Q
                         net (fo=6, routed)           0.153     0.253    timer_reg_n_0_[6]
    SLICE_X3Y0           LUT6 (Prop_lut6_I4_O)        0.028     0.281 r  timer[7]_i_1/O
                         net (fo=1, routed)           0.000     0.281    timer[7]_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.128ns (40.168%)  route 0.191ns (59.832%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE                         0.000     0.000 r  timer_reg[4]/C
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  timer_reg[4]/Q
                         net (fo=8, routed)           0.191     0.291    timer_reg_n_0_[4]
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.028     0.319 r  timer[5]_i_1/O
                         net (fo=1, routed)           0.000     0.319    timer[5]_i_1_n_0
    SLICE_X3Y3           FDRE                                         r  timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.128ns (40.042%)  route 0.192ns (59.958%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE                         0.000     0.000 r  timer_reg[2]/C
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  timer_reg[2]/Q
                         net (fo=8, routed)           0.192     0.292    timer_reg_n_0_[2]
    SLICE_X3Y2           LUT5 (Prop_lut5_I2_O)        0.028     0.320 r  timer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.320    timer[2]_i_1_n_0
    SLICE_X3Y2           FDRE                                         r  timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.146ns (45.658%)  route 0.174ns (54.342%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.118     0.118 r  FSM_onehot_state_reg[1]/Q
                         net (fo=10, routed)          0.174     0.292    orange_OBUF
    SLICE_X2Y1           LUT5 (Prop_lut5_I3_O)        0.028     0.320 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.320    FSM_onehot_state[1]_i_1_n_0
    SLICE_X2Y1           FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.128ns (40.028%)  route 0.192ns (59.972%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE                         0.000     0.000 r  timer_reg[8]/C
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  timer_reg[8]/Q
                         net (fo=4, routed)           0.192     0.292    timer_reg_n_0_[8]
    SLICE_X3Y0           LUT5 (Prop_lut5_I2_O)        0.028     0.320 r  timer[8]_i_1/O
                         net (fo=1, routed)           0.000     0.320    timer[8]_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.128ns (39.172%)  route 0.199ns (60.828%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE                         0.000     0.000 r  timer_reg[0]/C
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  timer_reg[0]/Q
                         net (fo=9, routed)           0.199     0.299    timer_reg_n_0_[0]
    SLICE_X3Y2           LUT6 (Prop_lut6_I4_O)        0.028     0.327 r  timer[3]_i_1/O
                         net (fo=1, routed)           0.000     0.327    timer[3]_i_1_n_0
    SLICE_X3Y2           FDRE                                         r  timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.128ns (37.618%)  route 0.212ns (62.382%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE                         0.000     0.000 r  timer_reg[9]/C
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  timer_reg[9]/Q
                         net (fo=7, routed)           0.212     0.312    timer_reg_n_0_[9]
    SLICE_X3Y2           LUT5 (Prop_lut5_I2_O)        0.028     0.340 r  timer[9]_i_1/O
                         net (fo=1, routed)           0.000     0.340    timer[9]_i_1_n_0
    SLICE_X3Y2           FDRE                                         r  timer_reg[9]/D
  -------------------------------------------------------------------    -------------------





