============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 21 2019  11:17:16 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                       Leakage    Dynamic     Total   
    Instance    Cells Power(nW)  Power(nW)  Power(nW) 
------------------------------------------------------
dsc_mul           234  7485.253 421805.241 429290.494 
  stoch2bin_out    78  3111.507 160574.047 163685.554 
  prg_b            77  2181.204 113525.679 115706.883 
    ctr4           43  1697.480  89435.455  91132.935 
    comp8          34   483.724  24090.223  24573.948 
      comp1         2    49.307   2341.230   2390.537 
      comp2         2    49.307   2234.939   2284.246 
      comp3         2    49.307   2132.748   2182.054 
      comp4         2    49.307   2034.691   2083.998 
      comp5         2    49.307   1818.957   1868.264 
      comp6         2    49.307   1842.509   1891.815 
      comp7         2    49.307   1715.647   1764.953 
      comp0         2    17.348    572.186    589.533 
  prg_a            76  2161.451 124454.504 126615.955 
    ctr4           42  1677.726 101206.969 102884.696 
    comp8          34   483.724  23247.535  23731.260 
      comp1         2    49.307   2185.613   2234.919 
      comp2         2    49.307   2270.294   2319.601 
      comp3         2    49.307   2039.358   2088.665 
      comp4         2    49.307   2001.647   2050.953 
      comp5         2    49.307   1735.786   1785.092 
      comp6         2    49.307   1776.660   1825.967 
      comp7         2    49.307   1548.320   1597.627 
      comp0         2    17.348    570.766    588.113 
  mul               1    15.606   5280.667   5296.273 

