

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Wed Apr  5 23:41:21 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck24-ubva530-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+-----------+-----------+-----------+-----+
    |             Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |           |           |           |     |
    |             & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP    |     FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+-----------+-----------+-----------+-----+
    |+ atax                           |     -|  0.23|      493|  2.465e+03|         -|      494|     -|        no|     -|  120 (33%)|  3479 (2%)|  3269 (4%)|    -|
    | + atax_Pipeline_VITIS_LOOP_7_1  |     -|  0.23|      482|  2.410e+03|         -|      482|     -|        no|     -|  120 (33%)|  2826 (2%)|  3086 (4%)|    -|
    |  o VITIS_LOOP_7_1               |    II|  3.65|      480|  2.400e+03|        24|       24|    20|       yes|     -|          -|          -|          -|    -|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+-----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| A_address0   | 9        |
| A_address1   | 9        |
| A_q0         | 32       |
| A_q1         | 32       |
| tmp_address0 | 5        |
| tmp_d0       | 32       |
| tmp_q0       | 32       |
| x_address0   | 5        |
| x_address1   | 5        |
| x_q0         | 32       |
| x_q1         | 32       |
| y_address0   | 5        |
| y_address1   | 5        |
| y_d0         | 32       |
| y_d1         | 32       |
| y_q0         | 32       |
| y_q1         | 32       |
+--------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| x        | in        | int*     |
| y        | inout     | int*     |
| tmp      | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_q1         | port    |          |
| x        | x_address0   | port    | offset   |
| x        | x_ce0        | port    |          |
| x        | x_q0         | port    |          |
| x        | x_address1   | port    | offset   |
| x        | x_ce1        | port    |          |
| x        | x_q1         | port    |          |
| y        | y_address0   | port    | offset   |
| y        | y_ce0        | port    |          |
| y        | y_we0        | port    |          |
| y        | y_d0         | port    |          |
| y        | y_q0         | port    |          |
| y        | y_address1   | port    | offset   |
| y        | y_ce1        | port    |          |
| y        | y_we1        | port    |          |
| y        | y_d1         | port    |          |
| y        | y_q1         | port    |          |
| tmp      | tmp_address0 | port    | offset   |
| tmp      | tmp_ce0      | port    |          |
| tmp      | tmp_we0      | port    |          |
| tmp      | tmp_d0       | port    |          |
| tmp      | tmp_q0       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------------+-----+--------+-------------+-----+--------+---------+
| + atax                          | 120 |        |             |     |        |         |
|  + atax_Pipeline_VITIS_LOOP_7_1 | 120 |        |             |     |        |         |
|    add_ln7_fu_655_p2            | -   |        | add_ln7     | add | fabric | 0       |
|    add_ln11_20_fu_686_p2        | -   |        | add_ln11_20 | add | fabric | 0       |
|    add_ln11_21_fu_743_p2        | -   |        | add_ln11_21 | add | fabric | 0       |
|    add_ln11_22_fu_761_p2        | -   |        | add_ln11_22 | add | fabric | 0       |
|    add_ln11_23_fu_771_p2        | -   |        | add_ln11_23 | add | fabric | 0       |
|    add_ln11_24_fu_789_p2        | -   |        | add_ln11_24 | add | fabric | 0       |
|    add_ln11_25_fu_799_p2        | -   |        | add_ln11_25 | add | fabric | 0       |
|    add_ln11_26_fu_826_p2        | -   |        | add_ln11_26 | add | fabric | 0       |
|    add_ln11_27_fu_836_p2        | -   |        | add_ln11_27 | add | fabric | 0       |
|    add_ln11_28_fu_863_p2        | -   |        | add_ln11_28 | add | fabric | 0       |
|    add_ln11_29_fu_723_p2        | -   |        | add_ln11_29 | add | fabric | 0       |
|    add_ln11_30_fu_873_p2        | -   |        | add_ln11_30 | add | fabric | 0       |
|    add_ln11_31_fu_895_p2        | -   |        | add_ln11_31 | add | fabric | 0       |
|    add_ln11_32_fu_905_p2        | -   |        | add_ln11_32 | add | fabric | 0       |
|    add_ln11_33_fu_923_p2        | -   |        | add_ln11_33 | add | fabric | 0       |
|    add_ln11_34_fu_933_p2        | -   |        | add_ln11_34 | add | fabric | 0       |
|    add_ln11_35_fu_951_p2        | -   |        | add_ln11_35 | add | fabric | 0       |
|    add_ln11_36_fu_961_p2        | -   |        | add_ln11_36 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U1        | 3   |        | mul_ln11    | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U3        | 3   |        | mul_ln11_1  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U5        | 3   |        | mul_ln11_2  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U2        | 3   |        | mul_ln11_3  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U6        | 3   |        | mul_ln11_4  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U7        | 3   |        | mul_ln11_5  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U8        | 3   |        | mul_ln11_6  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U9        | 3   |        | mul_ln11_7  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U10       | 3   |        | mul_ln11_8  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U11       | 3   |        | mul_ln11_9  | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U12       | 3   |        | mul_ln11_10 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U13       | 3   |        | mul_ln11_11 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U4        | 3   |        | mul_ln11_12 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U14       | 3   |        | mul_ln11_13 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U15       | 3   |        | mul_ln11_14 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U16       | 3   |        | mul_ln11_15 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U17       | 3   |        | mul_ln11_16 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U18       | 3   |        | mul_ln11_17 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U19       | 3   |        | mul_ln11_18 | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U20       | 3   |        | mul_ln11_19 | mul | auto   | 0       |
|    add_ln11_13_fu_891_p2        | -   |        | add_ln11_13 | add | fabric | 0       |
|    add_ln11_15_fu_1037_p2       | -   |        | add_ln11_15 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U21       | 3   |        | mul_ln13    | mul | auto   | 0       |
|    add_ln13_fu_1075_p2          | -   |        | add_ln13    | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U22       | 3   |        | mul_ln13_1  | mul | auto   | 0       |
|    add_ln13_1_fu_1080_p2        | -   |        | add_ln13_1  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U23       | 3   |        | mul_ln13_2  | mul | auto   | 0       |
|    add_ln13_2_fu_1093_p2        | -   |        | add_ln13_2  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U24       | 3   |        | mul_ln13_3  | mul | auto   | 0       |
|    add_ln13_3_fu_1098_p2        | -   |        | add_ln13_3  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U25       | 3   |        | mul_ln13_4  | mul | auto   | 0       |
|    add_ln13_4_fu_1111_p2        | -   |        | add_ln13_4  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U26       | 3   |        | mul_ln13_5  | mul | auto   | 0       |
|    add_ln13_5_fu_1116_p2        | -   |        | add_ln13_5  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U27       | 3   |        | mul_ln13_6  | mul | auto   | 0       |
|    add_ln13_6_fu_1129_p2        | -   |        | add_ln13_6  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U28       | 3   |        | mul_ln13_7  | mul | auto   | 0       |
|    add_ln13_7_fu_1134_p2        | -   |        | add_ln13_7  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U29       | 3   |        | mul_ln13_8  | mul | auto   | 0       |
|    add_ln13_8_fu_1147_p2        | -   |        | add_ln13_8  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U30       | 3   |        | mul_ln13_9  | mul | auto   | 0       |
|    add_ln13_9_fu_1152_p2        | -   |        | add_ln13_9  | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U31       | 3   |        | mul_ln13_10 | mul | auto   | 0       |
|    add_ln13_10_fu_1165_p2       | -   |        | add_ln13_10 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U32       | 3   |        | mul_ln13_11 | mul | auto   | 0       |
|    add_ln13_11_fu_1170_p2       | -   |        | add_ln13_11 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U33       | 3   |        | mul_ln13_12 | mul | auto   | 0       |
|    add_ln13_12_fu_1183_p2       | -   |        | add_ln13_12 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U34       | 3   |        | mul_ln13_13 | mul | auto   | 0       |
|    add_ln13_13_fu_1188_p2       | -   |        | add_ln13_13 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U35       | 3   |        | mul_ln13_14 | mul | auto   | 0       |
|    add_ln13_14_fu_1201_p2       | -   |        | add_ln13_14 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U36       | 3   |        | mul_ln13_15 | mul | auto   | 0       |
|    add_ln13_15_fu_1206_p2       | -   |        | add_ln13_15 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U37       | 3   |        | mul_ln13_16 | mul | auto   | 0       |
|    add_ln13_16_fu_1219_p2       | -   |        | add_ln13_16 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U38       | 3   |        | mul_ln13_17 | mul | auto   | 0       |
|    add_ln13_17_fu_1224_p2       | -   |        | add_ln13_17 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U39       | 3   |        | mul_ln13_18 | mul | auto   | 0       |
|    add_ln13_18_fu_1237_p2       | -   |        | add_ln13_18 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U40       | 3   |        | mul_ln13_19 | mul | auto   | 0       |
|    add_ln13_19_fu_1242_p2       | -   |        | add_ln13_19 | add | fabric | 0       |
+---------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

