$date
	Sun Oct 23 02:39:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#53434
b10101 &
b10101 %
1$
b10101 !
1"
#53435
0"
#53438
b1000000 &
b1000000 %
#53442
b100000 &
b100000 %
#53446
b10000 &
b10000 %
#53450
b1000 &
b1000 %
#53454
b100 &
b100 %
#53458
b10 &
b10 %
#53462
b1 &
1#
b1 %
#53466
b0 &
b0 %
0#
0$
#1109238
b1000 &
b1000 %
1$
b1000 !
1"
#1109239
0"
#1109242
b100 &
b100 %
#1109246
b10 &
b10 %
#1109250
b1 &
b1 %
1#
#1109254
b0 &
0#
b0 %
0$
#2057829
b111 !
1"
#2057830
b111 &
b111 %
1$
#2057831
0"
#2057834
b10110 &
b10110 %
#2057838
b1011 &
b1011 %
#2057842
b100010 &
b100010 %
#2057846
b10001 &
b10001 %
#2057850
b110100 &
b110100 %
#2057854
b11010 &
b11010 %
#2057858
b1101 &
b1101 %
#2057862
b101000 &
b101000 %
#2057866
b10100 &
b10100 %
#2057870
b1010 &
b1010 %
#2057874
b101 &
b101 %
#2057878
b10000 &
b10000 %
#2057882
b1000 &
b1000 %
#2057886
b100 &
b100 %
#2057890
b10 &
b10 %
#2057894
b1 &
1#
b1 %
#2057898
b0 &
b0 %
0#
0$
#4500012
