0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.sim/sim_1/synth/func/xsim/testbench_func_synth.v,1576405474,verilog,,C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sim_1/imports/new/testbench.v,,ALU;Nestor;Register;aludec;comparator;controller;cp0_reg;data_mem;data_mem_blk_mem_gen_generic_cstr;data_mem_blk_mem_gen_prim_width;data_mem_blk_mem_gen_prim_wrapper_init;data_mem_blk_mem_gen_top;data_mem_blk_mem_gen_v8_4_2;data_mem_blk_mem_gen_v8_4_2_synth;datapath;div;flopenr;flopenrc;flopenrc__parameterized0;flopenrc__parameterized0_1;flopenrc__parameterized0_15;flopenrc__parameterized0_16;flopenrc__parameterized0_2;flopenrc__parameterized0_3;flopenrc__parameterized0_4;flopenrc__parameterized0_6;flopenrc__parameterized1;flopenrc__parameterized1_10;flopenrc__parameterized1_13;flopenrc__parameterized1_14;flopr;flopr__parameterized0;flopr__parameterized1;flopr__parameterized1_12;flopr__parameterized1_5;flopr__parameterized1_7;flopr__parameterized1_8;flopr__parameterized1_9;flopr__parameterized2;flopr__parameterized2_11;glbl;hilo_reg;inst_mem;inst_mem_blk_mem_gen_generic_cstr;inst_mem_blk_mem_gen_prim_width;inst_mem_blk_mem_gen_prim_wrapper_init;inst_mem_blk_mem_gen_top;inst_mem_blk_mem_gen_v8_4_2;inst_mem_blk_mem_gen_v8_4_2_synth;maindec;mux3;mux3_0;soc_lite_top,,,../../../../../pipelineX.srcs/sources_1/new,,,,,
C:/Users/a/Desktop/MIPS32_SOC_lite/pipelineX.srcs/sim_1/imports/new/testbench.v,1576403355,verilog,,,,testbench,,,../../../../../pipelineX.srcs/sources_1/new,,,,,
