# *Week 1* VSD RISC-V Tapeout Program ![RTL Simulation & Optimisation](https://img.shields.io/badge/RTL_Simulation_%26_Optimisation-done-darkgreen)

`20/09/2025` to `27/09/2025`

This document focuses on RTL design, simulation, and optimisation using __Yosys, Icarus Verilog, GTKWave, SKY130 PDK__.


## Table of Contents

1. [Roadmap](#roadmap)
2. [Day-Wise Folders](#day-wise-folders)
    - Sources
    - Testbench
    - README.md
3. [Summary](#summary)
4. [Notes / Troubleshooting](#notes--troubleshooting)




## Roadmap

| Day   | Topic                 | Highlights                                |
| ----- | --------------------- | ----------------------------------------- |
| Day 1 | RTL Introduction      | Mux, DFF, testbenches                     |
| Day 2 | Timing & Hierarchy    | Hierarchical vs flat synthesis            |
| Day 3 | Optimizations         | Propagation, Cloning                      |
| Day 4 | Gate Level Simulation | Blocking vs non-blocking, mismatches      |
| Day 5 | Optimizations in synthesis | Conditions and Loops                 |


## Day-Wise Folders
 - [Day 1: Introduction to Verilog RTL design and synthesis](https://github.com/navneetprasad1311/vsd-soc-pgrm-w1/tree/main/Day1)


## Summary



## Contributor
  Navneet Prasad ([navneetprasad1311](https://linkedin.com/in/navneetprasad1311)) 

---

Previous week, Week 0 (Installation of Tools) : [Week 0 Repository](https://github.com/navneetprasad1311/vsd-soc-pgrm-w0)
