m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/git-repository/fpga_training/dds/prj/simulation/questa
T_opt
!s110 1724838787
VPiFPjY^Qa4kMf2n?5XEzQ2
04 6 4 work dds_tb fast 0
=1-00d861e3bc76-66cef382-302-12240
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vaddr_ctrl
Z2 !s110 1724838784
!i10b 1
!s100 D20V625[an_8?7YlDb2Dk1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IHE0`ag1__b7Gj49Y7_UO]3
R0
w1724836666
8D:/git-repository/fpga_training/dds/rtl/addr_ctrl.v
FD:/git-repository/fpga_training/dds/rtl/addr_ctrl.v
!i122 2
L0 1 20
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1724838784.000000
!s107 D:/git-repository/fpga_training/dds/rtl/addr_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/dds/rtl|D:/git-repository/fpga_training/dds/rtl/addr_ctrl.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vdds
R2
!i10b 1
!s100 ng;;SJSk=hCJoKW:AM5OD2
R3
IBBb=[o`0e=J4`oOz>To7O2
R0
w1724836859
8D:/git-repository/fpga_training/dds/rtl/dds.v
FD:/git-repository/fpga_training/dds/rtl/dds.v
!i122 1
L0 1 26
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/dds/rtl/dds.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/dds/rtl|D:/git-repository/fpga_training/dds/rtl/dds.v|
!i113 0
R7
R8
R1
vdds_tb
!s110 1724838785
!i10b 1
!s100 K1K^AQF_8?CeHNG5;h2;70
R3
ID?PGhU]gI7V@RECcbnj6]1
R0
w1724837407
8D:/git-repository/fpga_training/dds/prj/../sim/dds_tb.v
FD:/git-repository/fpga_training/dds/prj/../sim/dds_tb.v
!i122 4
L0 3 23
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/dds/prj/../sim/dds_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/dds/prj/../sim|D:/git-repository/fpga_training/dds/prj/../sim/dds_tb.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vdiv_clk
R2
!i10b 1
!s100 9cQJA_R5NI4C6[IjnWnfm3
R3
IF@5dY?6Z6Vn@DX?UnFc]W1
R0
w1724836788
8D:/git-repository/fpga_training/dds/rtl/div_clk.v
FD:/git-repository/fpga_training/dds/rtl/div_clk.v
!i122 0
L0 2 24
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/dds/rtl/div_clk.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/dds/rtl|D:/git-repository/fpga_training/dds/rtl/div_clk.v|
!i113 0
R7
R8
R1
vip_1port_rom
R2
!i10b 1
!s100 lPhVAE>SF@RgG1JI2S4_32
R3
I:6mFLDJ:MjYk]827^S76_3
R0
w1724838686
8D:/git-repository/fpga_training/dds/prj/ip_1port_rom.v
FD:/git-repository/fpga_training/dds/prj/ip_1port_rom.v
!i122 3
L0 40 62
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/dds/prj/ip_1port_rom.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/dds/prj|D:/git-repository/fpga_training/dds/prj/ip_1port_rom.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/dds/prj -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
