// Seed: 1118204752
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  initial $display(1);
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input wand id_3,
    output logic id_4,
    input tri0 id_5,
    input wor id_6,
    output logic id_7,
    output uwire id_8,
    input tri0 id_9,
    input wire id_10,
    input tri id_11,
    input wor id_12,
    input tri1 id_13
    , id_42,
    input supply0 id_14,
    input tri0 id_15,
    output tri0 id_16,
    input wire id_17,
    input wor id_18,
    input wor id_19,
    input supply0 id_20,
    output wor id_21,
    output wor id_22,
    input supply0 id_23,
    output tri1 id_24,
    input supply1 id_25,
    input tri0 id_26,
    input supply0 id_27,
    input tri id_28,
    input tri1 id_29,
    input tri1 id_30,
    output supply1 id_31,
    output uwire id_32
    , id_43,
    output tri1 id_33,
    input supply1 id_34,
    output tri1 id_35,
    output wor id_36,
    output tri id_37,
    output tri1 id_38,
    input wand id_39,
    output tri1 id_40
);
  assign id_4 = id_42;
  wire id_44;
  wire id_45;
  wire id_46;
  module_0(
      id_44, id_46, id_45, id_45
  );
  wire id_47;
  initial begin
    id_16 = 1;
    if (1 | 1) id_7 <= id_43;
  end
endmodule
