Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Thu Dec  3 02:13:33 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/reportes/tea/timing/16_32.txt
| Design       : dut_impl
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

iStartCipher
iStartDecipher
rst
serial_port_in[0]
serial_port_in[10]
serial_port_in[11]
serial_port_in[12]
serial_port_in[13]
serial_port_in[14]
serial_port_in[15]
serial_port_in[1]
serial_port_in[2]
serial_port_in[3]
serial_port_in[4]
serial_port_in[5]
serial_port_in[6]
serial_port_in[7]
serial_port_in[8]
serial_port_in[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

oDoneCipher
oDoneDecipher
serial_port_out[0]
serial_port_out[10]
serial_port_out[11]
serial_port_out[12]
serial_port_out[13]
serial_port_out[14]
serial_port_out[15]
serial_port_out[1]
serial_port_out[2]
serial_port_out[3]
serial_port_out[4]
serial_port_out[5]
serial_port_out[6]
serial_port_out[7]
serial_port_out[8]
serial_port_out[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.028        0.000                      0                  546        0.142        0.000                      0                  546        0.875        0.000                       0                   329  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.275}        2.550           392.157         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.028        0.000                      0                  546        0.142        0.000                      0                  546        0.875        0.000                       0                   329  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 dut_implementacion/descifrar/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            dut_implementacion/descifrar/rAux3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.550ns  (clk rise@2.550ns - clk rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.014ns (41.593%)  route 1.424ns (58.407%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 6.942 - 2.550 ) 
    Source Clock Delay      (SCD):    4.743ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.638     4.743    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.308     5.051 r  dut_implementacion/descifrar/FSM_sequential_state_reg[1]/Q
                         net (fo=74, routed)          0.661     5.712    dut_implementacion/descifrar/state[1]
    SLICE_X7Y22                                                       r  dut_implementacion/descifrar/rAux3[7]_i_4/I0
    SLICE_X7Y22          LUT4 (Prop_lut4_I0_O)        0.053     5.765 r  dut_implementacion/descifrar/rAux3[7]_i_4/O
                         net (fo=1, routed)           0.385     6.150    dut_implementacion/descifrar/p_1_in_0[7]
    SLICE_X7Y24                                                       r  dut_implementacion/descifrar/rAux3_reg[7]_i_3/DI[3]
    SLICE_X7Y24          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     6.380 r  dut_implementacion/descifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.388    dut_implementacion/descifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X7Y25                                                       r  dut_implementacion/descifrar/rAux3_reg[11]_i_3/CI
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.446 r  dut_implementacion/descifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.446    dut_implementacion/descifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X7Y26                                                       r  dut_implementacion/descifrar/rAux3_reg[15]_i_4/CI
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.659 r  dut_implementacion/descifrar/rAux3_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.370     7.029    dut_implementacion/descifrar/p_2_out[13]
    SLICE_X9Y27                                                       r  dut_implementacion/descifrar/rAux3[13]_i_1/I1
    SLICE_X9Y27          LUT5 (Prop_lut5_I1_O)        0.152     7.181 r  dut_implementacion/descifrar/rAux3[13]_i_1/O
                         net (fo=1, routed)           0.000     7.181    dut_implementacion/descifrar/rAux3_nxt[13]
    SLICE_X9Y27          FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.550     2.550 r  
    P23                                               0.000     2.550 r  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.359    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.470     6.942    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[13]/C
                         clock pessimism              0.267     7.209    
                         clock uncertainty           -0.035     7.174    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)        0.035     7.209    dut_implementacion/descifrar/rAux3_reg[13]
  -------------------------------------------------------------------
                         required time                          7.209    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.045ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.550ns  (clk rise@2.550ns - clk rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 1.128ns (45.510%)  route 1.351ns (54.490%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 7.002 - 2.550 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.639     4.744    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.308     5.052 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=91, routed)          0.819     5.871    dut_implementacion/cifrar/state[2]
    SLICE_X3Y23                                                       f  dut_implementacion/cifrar/rAux3[3]_i_4/I1
    SLICE_X3Y23          LUT5 (Prop_lut5_I1_O)        0.053     5.924 r  dut_implementacion/cifrar/rAux3[3]_i_4/O
                         net (fo=2, routed)           0.247     6.171    dut_implementacion/cifrar/p_1_in[3]
    SLICE_X5Y23                                                       r  dut_implementacion/cifrar/rAux3[3]_i_8/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.053     6.224 r  dut_implementacion/cifrar/rAux3[3]_i_8/O
                         net (fo=1, routed)           0.000     6.224    dut_implementacion/cifrar/rAux3[3]_i_8_n_0
    SLICE_X5Y23                                                       r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/S[3]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.457 r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.457    dut_implementacion/cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X5Y24                                                       r  dut_implementacion/cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.515 r  dut_implementacion/cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.523    dut_implementacion/cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X5Y25                                                       r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.581 r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.581    dut_implementacion/cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X5Y26                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_4/CI
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.794 r  dut_implementacion/cifrar/rAux3_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.277     7.071    dut_implementacion/cifrar/p_2_out[13]
    SLICE_X4Y26                                                       r  dut_implementacion/cifrar/rAux3[13]_i_1/I4
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.152     7.223 r  dut_implementacion/cifrar/rAux3[13]_i_1/O
                         net (fo=1, routed)           0.000     7.223    dut_implementacion/cifrar/rAux3_nxt[13]
    SLICE_X4Y26          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.550     2.550 r  
    P23                                               0.000     2.550 r  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.359    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.530     7.002    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[13]/C
                         clock pessimism              0.267     7.269    
                         clock uncertainty           -0.035     7.234    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.034     7.268    dut_implementacion/cifrar/rAux3_reg[13]
  -------------------------------------------------------------------
                         required time                          7.268    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.550ns  (clk rise@2.550ns - clk rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.968ns (39.278%)  route 1.496ns (60.722%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 7.002 - 2.550 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.639     4.744    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.308     5.052 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=91, routed)          0.819     5.871    dut_implementacion/cifrar/state[2]
    SLICE_X3Y23                                                       f  dut_implementacion/cifrar/rAux3[3]_i_4/I1
    SLICE_X3Y23          LUT5 (Prop_lut5_I1_O)        0.053     5.924 r  dut_implementacion/cifrar/rAux3[3]_i_4/O
                         net (fo=2, routed)           0.247     6.171    dut_implementacion/cifrar/p_1_in[3]
    SLICE_X5Y23                                                       r  dut_implementacion/cifrar/rAux3[3]_i_8/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.053     6.224 r  dut_implementacion/cifrar/rAux3[3]_i_8/O
                         net (fo=1, routed)           0.000     6.224    dut_implementacion/cifrar/rAux3[3]_i_8_n_0
    SLICE_X5Y23                                                       r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/S[3]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.457 r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.457    dut_implementacion/cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X5Y24                                                       r  dut_implementacion/cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.636 r  dut_implementacion/cifrar/rAux3_reg[7]_i_3/O[3]
                         net (fo=1, routed)           0.430     7.066    dut_implementacion/cifrar/p_2_out[7]
    SLICE_X4Y26                                                       r  dut_implementacion/cifrar/rAux3[7]_i_1/I4
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.142     7.208 r  dut_implementacion/cifrar/rAux3[7]_i_1/O
                         net (fo=1, routed)           0.000     7.208    dut_implementacion/cifrar/rAux3_nxt[7]
    SLICE_X4Y26          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.550     2.550 r  
    P23                                               0.000     2.550 r  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.359    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.530     7.002    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[7]/C
                         clock pessimism              0.267     7.269    
                         clock uncertainty           -0.035     7.234    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.035     7.269    dut_implementacion/cifrar/rAux3_reg[7]
  -------------------------------------------------------------------
                         required time                          7.269    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 dut_implementacion/descifrar/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            dut_implementacion/descifrar/rAux3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.550ns  (clk rise@2.550ns - clk rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.970ns (40.593%)  route 1.420ns (59.407%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 6.939 - 2.550 ) 
    Source Clock Delay      (SCD):    4.743ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.638     4.743    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.308     5.051 r  dut_implementacion/descifrar/FSM_sequential_state_reg[1]/Q
                         net (fo=74, routed)          0.661     5.712    dut_implementacion/descifrar/state[1]
    SLICE_X7Y22                                                       r  dut_implementacion/descifrar/rAux3[7]_i_4/I0
    SLICE_X7Y22          LUT4 (Prop_lut4_I0_O)        0.053     5.765 r  dut_implementacion/descifrar/rAux3[7]_i_4/O
                         net (fo=1, routed)           0.385     6.150    dut_implementacion/descifrar/p_1_in_0[7]
    SLICE_X7Y24                                                       r  dut_implementacion/descifrar/rAux3_reg[7]_i_3/DI[3]
    SLICE_X7Y24          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     6.380 r  dut_implementacion/descifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.388    dut_implementacion/descifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X7Y25                                                       r  dut_implementacion/descifrar/rAux3_reg[11]_i_3/CI
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.446 r  dut_implementacion/descifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.446    dut_implementacion/descifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X7Y26                                                       r  dut_implementacion/descifrar/rAux3_reg[15]_i_4/CI
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.625 r  dut_implementacion/descifrar/rAux3_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.366     6.991    dut_implementacion/descifrar/p_2_out[15]
    SLICE_X9Y25                                                       r  dut_implementacion/descifrar/rAux3[15]_i_2/I1
    SLICE_X9Y25          LUT5 (Prop_lut5_I1_O)        0.142     7.133 r  dut_implementacion/descifrar/rAux3[15]_i_2/O
                         net (fo=1, routed)           0.000     7.133    dut_implementacion/descifrar/rAux3_nxt[15]
    SLICE_X9Y25          FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.550     2.550 r  
    P23                                               0.000     2.550 r  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.359    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.467     6.939    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[15]/C
                         clock pessimism              0.267     7.206    
                         clock uncertainty           -0.035     7.171    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)        0.035     7.206    dut_implementacion/descifrar/rAux3_reg[15]
  -------------------------------------------------------------------
                         required time                          7.206    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 dut_implementacion/descifrar/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            dut_implementacion/descifrar/rAux3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.550ns  (clk rise@2.550ns - clk rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.885ns (36.508%)  route 1.539ns (63.492%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 6.941 - 2.550 ) 
    Source Clock Delay      (SCD):    4.743ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.638     4.743    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.308     5.051 r  dut_implementacion/descifrar/FSM_sequential_state_reg[1]/Q
                         net (fo=74, routed)          0.661     5.712    dut_implementacion/descifrar/state[1]
    SLICE_X7Y22                                                       r  dut_implementacion/descifrar/rAux3[7]_i_4/I0
    SLICE_X7Y22          LUT4 (Prop_lut4_I0_O)        0.053     5.765 r  dut_implementacion/descifrar/rAux3[7]_i_4/O
                         net (fo=1, routed)           0.385     6.150    dut_implementacion/descifrar/p_1_in_0[7]
    SLICE_X7Y24                                                       r  dut_implementacion/descifrar/rAux3_reg[7]_i_3/DI[3]
    SLICE_X7Y24          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     6.380 r  dut_implementacion/descifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.388    dut_implementacion/descifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X7Y25                                                       r  dut_implementacion/descifrar/rAux3_reg[11]_i_3/CI
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.527 r  dut_implementacion/descifrar/rAux3_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.485     7.012    dut_implementacion/descifrar/p_2_out[8]
    SLICE_X8Y26                                                       r  dut_implementacion/descifrar/rAux3[8]_i_1/I1
    SLICE_X8Y26          LUT5 (Prop_lut5_I1_O)        0.155     7.167 r  dut_implementacion/descifrar/rAux3[8]_i_1/O
                         net (fo=1, routed)           0.000     7.167    dut_implementacion/descifrar/rAux3_nxt[8]
    SLICE_X8Y26          FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.550     2.550 r  
    P23                                               0.000     2.550 r  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.359    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.469     6.941    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[8]/C
                         clock pessimism              0.267     7.208    
                         clock uncertainty           -0.035     7.173    
    SLICE_X8Y26          FDRE (Setup_fdre_C_D)        0.073     7.246    dut_implementacion/descifrar/rAux3_reg[8]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.550ns  (clk rise@2.550ns - clk rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.941ns (38.249%)  route 1.519ns (61.751%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 7.004 - 2.550 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.639     4.744    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.308     5.052 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=91, routed)          0.819     5.871    dut_implementacion/cifrar/state[2]
    SLICE_X3Y23                                                       f  dut_implementacion/cifrar/rAux3[3]_i_4/I1
    SLICE_X3Y23          LUT5 (Prop_lut5_I1_O)        0.053     5.924 r  dut_implementacion/cifrar/rAux3[3]_i_4/O
                         net (fo=2, routed)           0.247     6.171    dut_implementacion/cifrar/p_1_in[3]
    SLICE_X5Y23                                                       r  dut_implementacion/cifrar/rAux3[3]_i_8/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.053     6.224 r  dut_implementacion/cifrar/rAux3[3]_i_8/O
                         net (fo=1, routed)           0.000     6.224    dut_implementacion/cifrar/rAux3[3]_i_8_n_0
    SLICE_X5Y23                                                       r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/S[3]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.457 r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.457    dut_implementacion/cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X5Y24                                                       r  dut_implementacion/cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.596 r  dut_implementacion/cifrar/rAux3_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.453     7.049    dut_implementacion/cifrar/p_2_out[4]
    SLICE_X6Y21                                                       r  dut_implementacion/cifrar/rAux3[4]_i_1/I4
    SLICE_X6Y21          LUT5 (Prop_lut5_I4_O)        0.155     7.204 r  dut_implementacion/cifrar/rAux3[4]_i_1/O
                         net (fo=1, routed)           0.000     7.204    dut_implementacion/cifrar/rAux3_nxt[4]
    SLICE_X6Y21          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.550     2.550 r  
    P23                                               0.000     2.550 r  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.359    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.532     7.004    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[4]/C
                         clock pessimism              0.273     7.277    
                         clock uncertainty           -0.035     7.242    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)        0.073     7.315    dut_implementacion/cifrar/rAux3_reg[4]
  -------------------------------------------------------------------
                         required time                          7.315    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.550ns  (clk rise@2.550ns - clk rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 1.084ns (45.341%)  route 1.307ns (54.659%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 7.000 - 2.550 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.639     4.744    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.308     5.052 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=91, routed)          0.819     5.871    dut_implementacion/cifrar/state[2]
    SLICE_X3Y23                                                       f  dut_implementacion/cifrar/rAux3[3]_i_4/I1
    SLICE_X3Y23          LUT5 (Prop_lut5_I1_O)        0.053     5.924 r  dut_implementacion/cifrar/rAux3[3]_i_4/O
                         net (fo=2, routed)           0.247     6.171    dut_implementacion/cifrar/p_1_in[3]
    SLICE_X5Y23                                                       r  dut_implementacion/cifrar/rAux3[3]_i_8/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.053     6.224 r  dut_implementacion/cifrar/rAux3[3]_i_8/O
                         net (fo=1, routed)           0.000     6.224    dut_implementacion/cifrar/rAux3[3]_i_8_n_0
    SLICE_X5Y23                                                       r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/S[3]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.457 r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.457    dut_implementacion/cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X5Y24                                                       r  dut_implementacion/cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.515 r  dut_implementacion/cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.523    dut_implementacion/cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X5Y25                                                       r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.581 r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.581    dut_implementacion/cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X5Y26                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_4/CI
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.760 r  dut_implementacion/cifrar/rAux3_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.233     6.993    dut_implementacion/cifrar/p_2_out[15]
    SLICE_X4Y25                                                       r  dut_implementacion/cifrar/rAux3[15]_i_2/I4
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.142     7.135 r  dut_implementacion/cifrar/rAux3[15]_i_2/O
                         net (fo=1, routed)           0.000     7.135    dut_implementacion/cifrar/rAux3_nxt[15]
    SLICE_X4Y25          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.550     2.550 r  
    P23                                               0.000     2.550 r  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.359    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.528     7.000    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[15]/C
                         clock pessimism              0.267     7.267    
                         clock uncertainty           -0.035     7.232    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)        0.035     7.267    dut_implementacion/cifrar/rAux3_reg[15]
  -------------------------------------------------------------------
                         required time                          7.267    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 dut_implementacion/descifrar/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            dut_implementacion/descifrar/rAux3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.550ns  (clk rise@2.550ns - clk rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.912ns (38.584%)  route 1.452ns (61.416%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 6.941 - 2.550 ) 
    Source Clock Delay      (SCD):    4.743ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.638     4.743    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  dut_implementacion/descifrar/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.308     5.051 r  dut_implementacion/descifrar/FSM_sequential_state_reg[1]/Q
                         net (fo=74, routed)          0.661     5.712    dut_implementacion/descifrar/state[1]
    SLICE_X7Y22                                                       r  dut_implementacion/descifrar/rAux3[7]_i_4/I0
    SLICE_X7Y22          LUT4 (Prop_lut4_I0_O)        0.053     5.765 r  dut_implementacion/descifrar/rAux3[7]_i_4/O
                         net (fo=1, routed)           0.385     6.150    dut_implementacion/descifrar/p_1_in_0[7]
    SLICE_X7Y24                                                       r  dut_implementacion/descifrar/rAux3_reg[7]_i_3/DI[3]
    SLICE_X7Y24          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     6.380 r  dut_implementacion/descifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.388    dut_implementacion/descifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X7Y25                                                       r  dut_implementacion/descifrar/rAux3_reg[11]_i_3/CI
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.567 r  dut_implementacion/descifrar/rAux3_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.398     6.965    dut_implementacion/descifrar/p_2_out[11]
    SLICE_X8Y26                                                       r  dut_implementacion/descifrar/rAux3[11]_i_1/I1
    SLICE_X8Y26          LUT5 (Prop_lut5_I1_O)        0.142     7.107 r  dut_implementacion/descifrar/rAux3[11]_i_1/O
                         net (fo=1, routed)           0.000     7.107    dut_implementacion/descifrar/rAux3_nxt[11]
    SLICE_X8Y26          FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.550     2.550 r  
    P23                                               0.000     2.550 r  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.359    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.469     6.941    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  dut_implementacion/descifrar/rAux3_reg[11]/C
                         clock pessimism              0.267     7.208    
                         clock uncertainty           -0.035     7.173    
    SLICE_X8Y26          FDRE (Setup_fdre_C_D)        0.073     7.246    dut_implementacion/descifrar/rAux3_reg[11]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.550ns  (clk rise@2.550ns - clk rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 1.070ns (44.931%)  route 1.311ns (55.069%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 7.002 - 2.550 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.639     4.744    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.308     5.052 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=91, routed)          0.819     5.871    dut_implementacion/cifrar/state[2]
    SLICE_X3Y23                                                       f  dut_implementacion/cifrar/rAux3[3]_i_4/I1
    SLICE_X3Y23          LUT5 (Prop_lut5_I1_O)        0.053     5.924 r  dut_implementacion/cifrar/rAux3[3]_i_4/O
                         net (fo=2, routed)           0.247     6.171    dut_implementacion/cifrar/p_1_in[3]
    SLICE_X5Y23                                                       r  dut_implementacion/cifrar/rAux3[3]_i_8/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.053     6.224 r  dut_implementacion/cifrar/rAux3[3]_i_8/O
                         net (fo=1, routed)           0.000     6.224    dut_implementacion/cifrar/rAux3[3]_i_8_n_0
    SLICE_X5Y23                                                       r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/S[3]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.457 r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.457    dut_implementacion/cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X5Y24                                                       r  dut_implementacion/cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.515 r  dut_implementacion/cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.523    dut_implementacion/cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X5Y25                                                       r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.736 r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.237     6.973    dut_implementacion/cifrar/p_2_out[9]
    SLICE_X4Y26                                                       r  dut_implementacion/cifrar/rAux3[9]_i_1/I4
    SLICE_X4Y26          LUT5 (Prop_lut5_I4_O)        0.152     7.125 r  dut_implementacion/cifrar/rAux3[9]_i_1/O
                         net (fo=1, routed)           0.000     7.125    dut_implementacion/cifrar/rAux3_nxt[9]
    SLICE_X4Y26          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.550     2.550 r  
    P23                                               0.000     2.550 r  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.359    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.530     7.002    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[9]/C
                         clock pessimism              0.267     7.269    
                         clock uncertainty           -0.035     7.234    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)        0.035     7.269    dut_implementacion/cifrar/rAux3_reg[9]
  -------------------------------------------------------------------
                         required time                          7.269    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            dut_implementacion/cifrar/rAux3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.550ns  (clk rise@2.550ns - clk rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 1.057ns (44.702%)  route 1.308ns (55.298%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 7.000 - 2.550 ) 
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.639     4.744    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.308     5.052 f  dut_implementacion/cifrar/FSM_sequential_state_reg[2]/Q
                         net (fo=91, routed)          0.819     5.871    dut_implementacion/cifrar/state[2]
    SLICE_X3Y23                                                       f  dut_implementacion/cifrar/rAux3[3]_i_4/I1
    SLICE_X3Y23          LUT5 (Prop_lut5_I1_O)        0.053     5.924 r  dut_implementacion/cifrar/rAux3[3]_i_4/O
                         net (fo=2, routed)           0.247     6.171    dut_implementacion/cifrar/p_1_in[3]
    SLICE_X5Y23                                                       r  dut_implementacion/cifrar/rAux3[3]_i_8/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.053     6.224 r  dut_implementacion/cifrar/rAux3[3]_i_8/O
                         net (fo=1, routed)           0.000     6.224    dut_implementacion/cifrar/rAux3[3]_i_8_n_0
    SLICE_X5Y23                                                       r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/S[3]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.457 r  dut_implementacion/cifrar/rAux3_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.457    dut_implementacion/cifrar/rAux3_reg[3]_i_3_n_0
    SLICE_X5Y24                                                       r  dut_implementacion/cifrar/rAux3_reg[7]_i_3/CI
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.515 r  dut_implementacion/cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.008     6.523    dut_implementacion/cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X5Y25                                                       r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.581 r  dut_implementacion/cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.581    dut_implementacion/cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X5Y26                                                       r  dut_implementacion/cifrar/rAux3_reg[15]_i_4/CI
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.720 r  dut_implementacion/cifrar/rAux3_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.234     6.954    dut_implementacion/cifrar/p_2_out[12]
    SLICE_X4Y25                                                       r  dut_implementacion/cifrar/rAux3[12]_i_1/I4
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.155     7.109 r  dut_implementacion/cifrar/rAux3[12]_i_1/O
                         net (fo=1, routed)           0.000     7.109    dut_implementacion/cifrar/rAux3_nxt[12]
    SLICE_X4Y25          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.550     2.550 r  
    P23                                               0.000     2.550 r  clk (IN)
                         net (fo=0)                   0.000     2.550    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     3.319 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     5.359    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.528     7.000    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  dut_implementacion/cifrar/rAux3_reg[12]/C
                         clock pessimism              0.267     7.267    
                         clock uncertainty           -0.035     7.232    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)        0.034     7.266    dut_implementacion/cifrar/rAux3_reg[12]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                  0.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrar/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            dut_implementacion/cifrar/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.128ns (59.969%)  route 0.085ns (40.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.625     1.623    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  dut_implementacion/cifrar/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.100     1.723 r  dut_implementacion/cifrar/rCount_reg[2]/Q
                         net (fo=4, routed)           0.085     1.808    dut_implementacion/cifrar/rCount_reg__0[2]
    SLICE_X1Y29                                                       r  dut_implementacion/cifrar/rCount[4]_i_2/I0
    SLICE_X1Y29          LUT5 (Prop_lut5_I0_O)        0.028     1.836 r  dut_implementacion/cifrar/rCount[4]_i_2/O
                         net (fo=1, routed)           0.000     1.836    dut_implementacion/cifrar/p_0_in[4]
    SLICE_X1Y29          FDRE                                         r  dut_implementacion/cifrar/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.844     2.159    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  dut_implementacion/cifrar/rCount_reg[4]/C
                         clock pessimism             -0.525     1.634    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.060     1.694    dut_implementacion/cifrar/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrar/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            dut_implementacion/cifrar/rCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.689%)  route 0.086ns (40.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.625     1.623    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  dut_implementacion/cifrar/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.100     1.723 r  dut_implementacion/cifrar/rCount_reg[2]/Q
                         net (fo=4, routed)           0.086     1.809    dut_implementacion/cifrar/rCount_reg__0[2]
    SLICE_X1Y29                                                       r  dut_implementacion/cifrar/rCount[3]_i_1/I2
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.028     1.837 r  dut_implementacion/cifrar/rCount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.837    dut_implementacion/cifrar/p_0_in[3]
    SLICE_X1Y29          FDRE                                         r  dut_implementacion/cifrar/rCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.844     2.159    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  dut_implementacion/cifrar/rCount_reg[3]/C
                         clock pessimism             -0.525     1.634    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.060     1.694    dut_implementacion/cifrar/rCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 iK0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            dut_implementacion/cifrar/rAux1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.448%)  route 0.142ns (52.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.595     1.593    clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  iK0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.100     1.693 r  iK0_reg[3]/Q
                         net (fo=2, routed)           0.142     1.835    dut_implementacion/cifrar/iK0_reg[15][3]
    SLICE_X7Y19                                                       r  dut_implementacion/cifrar/rAux1[3]_i_1/I2
    SLICE_X7Y19          LUT4 (Prop_lut4_I2_O)        0.028     1.863 r  dut_implementacion/cifrar/rAux1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.863    dut_implementacion/cifrar/p_4_in[3]
    SLICE_X7Y19          FDRE                                         r  dut_implementacion/cifrar/rAux1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.844     2.159    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  dut_implementacion/cifrar/rAux1_reg[3]/C
                         clock pessimism             -0.505     1.654    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.061     1.715    dut_implementacion/cifrar/rAux1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrar/oC1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.043%)  route 0.123ns (48.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.622     1.620    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  dut_implementacion/cifrar/oC1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.100     1.720 r  dut_implementacion/cifrar/oC1_reg[11]/Q
                         net (fo=5, routed)           0.123     1.843    dut_implementacion/descifrar/oC1[11]
    SLICE_X2Y23                                                       r  dut_implementacion/descifrar/serial_port_out[11]_i_1/I1
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.028     1.871 r  dut_implementacion/descifrar/serial_port_out[11]_i_1/O
                         net (fo=1, routed)           0.000     1.871    dut_implementacion_n_13
    SLICE_X2Y23          FDRE                                         r  serial_port_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.840     2.155    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  serial_port_out_reg[11]/C
                         clock pessimism             -0.524     1.631    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.087     1.718    serial_port_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrar/oC0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.640%)  route 0.125ns (49.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.623     1.621    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  dut_implementacion/cifrar/oC0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.100     1.721 r  dut_implementacion/cifrar/oC0_reg[6]/Q
                         net (fo=5, routed)           0.125     1.846    dut_implementacion/descifrar/oC0[6]
    SLICE_X2Y23                                                       r  dut_implementacion/descifrar/serial_port_out[6]_i_1/I4
    SLICE_X2Y23          LUT6 (Prop_lut6_I4_O)        0.028     1.874 r  dut_implementacion/descifrar/serial_port_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.874    dut_implementacion_n_8
    SLICE_X2Y23          FDRE                                         r  serial_port_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.840     2.155    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  serial_port_out_reg[6]/C
                         clock pessimism             -0.524     1.631    
    SLICE_X2Y23          FDRE (Hold_fdre_C_D)         0.087     1.718    serial_port_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrar/oC0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.941%)  route 0.123ns (49.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.622     1.620    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  dut_implementacion/cifrar/oC0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.100     1.720 r  dut_implementacion/cifrar/oC0_reg[8]/Q
                         net (fo=5, routed)           0.123     1.843    dut_implementacion/descifrar/oC0[8]
    SLICE_X3Y23                                                       r  dut_implementacion/descifrar/serial_port_out[8]_i_1/I4
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.028     1.871 r  dut_implementacion/descifrar/serial_port_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.871    dut_implementacion_n_10
    SLICE_X3Y23          FDRE                                         r  serial_port_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.840     2.155    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  serial_port_out_reg[8]/C
                         clock pessimism             -0.524     1.631    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.061     1.692    serial_port_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrar/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            dut_implementacion/descifrar/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.644%)  route 0.125ns (49.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.593     1.591    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  dut_implementacion/descifrar/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.100     1.691 r  dut_implementacion/descifrar/rCount_reg[2]/Q
                         net (fo=4, routed)           0.125     1.816    dut_implementacion/descifrar/rCount_reg__0[2]
    SLICE_X11Y27                                                      r  dut_implementacion/descifrar/rCount[4]_i_1__0/I0
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.028     1.844 r  dut_implementacion/descifrar/rCount[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.844    dut_implementacion/descifrar/p_0_in__0[4]
    SLICE_X11Y27         FDRE                                         r  dut_implementacion/descifrar/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.810     2.125    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  dut_implementacion/descifrar/rCount_reg[4]/C
                         clock pessimism             -0.523     1.602    
    SLICE_X11Y27         FDRE (Hold_fdre_C_D)         0.060     1.662    dut_implementacion/descifrar/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 iV1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            dut_implementacion/descifrar/oC1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.146ns (47.903%)  route 0.159ns (52.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.623     1.621    clk_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  iV1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.118     1.739 r  iV1_reg[0]/Q
                         net (fo=2, routed)           0.159     1.898    dut_implementacion/descifrar/Q[0]
    SLICE_X2Y19                                                       r  dut_implementacion/descifrar/oC1[0]_i_1__0/I2
    SLICE_X2Y19          LUT4 (Prop_lut4_I2_O)        0.028     1.926 r  dut_implementacion/descifrar/oC1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.926    dut_implementacion/descifrar/p_1_in[0]
    SLICE_X2Y19          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.845     2.160    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[0]/C
                         clock pessimism             -0.505     1.655    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.087     1.742    dut_implementacion/descifrar/oC1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrar/sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            dut_implementacion/cifrar/rAux2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.179ns (61.641%)  route 0.111ns (38.359%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.624     1.622    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  dut_implementacion/cifrar/sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.100     1.722 r  dut_implementacion/cifrar/sum_reg[2]/Q
                         net (fo=3, routed)           0.111     1.833    dut_implementacion/cifrar/sum_reg[2]
    SLICE_X3Y19                                                       r  dut_implementacion/cifrar/rAux2[3]_i_3/I0
    SLICE_X3Y19          LUT5 (Prop_lut5_I0_O)        0.028     1.861 r  dut_implementacion/cifrar/rAux2[3]_i_3/O
                         net (fo=1, routed)           0.000     1.861    dut_implementacion/cifrar/rAux2[3]_i_3_n_0
    SLICE_X3Y19                                                       r  dut_implementacion/cifrar/rAux2_reg[3]_i_1/S[2]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.912 r  dut_implementacion/cifrar/rAux2_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    dut_implementacion/cifrar/rAux2_nxt1_in[2]
    SLICE_X3Y19          FDRE                                         r  dut_implementacion/cifrar/rAux2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.845     2.160    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  dut_implementacion/cifrar/rAux2_reg[2]/C
                         clock pessimism             -0.505     1.655    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.071     1.726    dut_implementacion/cifrar/rAux2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 iV1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            dut_implementacion/descifrar/oC1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.146ns (47.231%)  route 0.163ns (52.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.623     1.621    clk_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  iV1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.118     1.739 r  iV1_reg[2]/Q
                         net (fo=2, routed)           0.163     1.902    dut_implementacion/descifrar/Q[2]
    SLICE_X2Y20                                                       r  dut_implementacion/descifrar/oC1[2]_i_1/I2
    SLICE_X2Y20          LUT4 (Prop_lut4_I2_O)        0.028     1.930 r  dut_implementacion/descifrar/oC1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.930    dut_implementacion/descifrar/p_1_in[2]
    SLICE_X2Y20          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.844     2.159    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[2]/C
                         clock pessimism             -0.505     1.654    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.087     1.741    dut_implementacion/descifrar/oC1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.275 }
Period(ns):         2.550
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         2.550       0.950      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         2.550       1.800      SLICE_X7Y22    iK1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.550       1.800      SLICE_X7Y22    iK1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.550       1.800      SLICE_X6Y20    iV1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.550       1.800      SLICE_X6Y20    iV1_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.550       1.800      SLICE_X3Y24    iV1_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.550       1.800      SLICE_X3Y24    iV1_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.550       1.800      SLICE_X9Y21    iK0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.550       1.800      SLICE_X7Y20    iK0_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.550       1.800      SLICE_X9Y21    iK0_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.275       0.875      SLICE_X7Y21    iK2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.275       0.875      SLICE_X7Y21    iK2_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.275       0.875      SLICE_X7Y21    iK2_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.275       0.875      SLICE_X7Y21    iK2_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.275       0.875      SLICE_X7Y22    iK1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.275       0.875      SLICE_X7Y22    iK1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.275       0.875      SLICE_X6Y20    iV1_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.275       0.875      SLICE_X6Y20    iV1_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.275       0.875      SLICE_X3Y24    iV1_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.275       0.875      SLICE_X3Y24    iV1_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.275       0.925      SLICE_X4Y24    dut_implementacion/cifrar/rAux3_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.275       0.925      SLICE_X4Y25    dut_implementacion/cifrar/rAux3_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.275       0.925      SLICE_X4Y25    dut_implementacion/cifrar/rAux3_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.275       0.925      SLICE_X4Y25    dut_implementacion/cifrar/rAux3_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.275       0.925      SLICE_X6Y24    dut_implementacion/cifrar/rAux3_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.275       0.925      SLICE_X4Y24    dut_implementacion/cifrar/rAux3_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.275       0.925      SLICE_X6Y24    dut_implementacion/cifrar/rAux3_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.275       0.925      SLICE_X8Y19    dut_implementacion/descifrar/rAux1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.275       0.925      SLICE_X9Y19    iK0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.275       0.925      SLICE_X6Y25    iK3_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut_implementacion/descifrar/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            oDoneDecipher
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.418ns  (logic 2.785ns (63.039%)  route 1.633ns (36.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.581     4.686    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  dut_implementacion/descifrar/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.308     4.994 r  dut_implementacion/descifrar/oDone_reg/Q
                         net (fo=5, routed)           1.633     6.627    oDoneDecipher_OBUF
    P25                                                               r  oDoneDecipher_OBUF_inst/I
    P25                  OBUF (Prop_obuf_I_O)         2.477     9.104 r  oDoneDecipher_OBUF_inst/O
                         net (fo=0)                   0.000     9.104    oDoneDecipher
    P25                                                               r  oDoneDecipher (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.253ns  (logic 2.792ns (65.650%)  route 1.461ns (34.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.639     4.744    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  serial_port_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.308     5.052 r  serial_port_out_reg[11]/Q
                         net (fo=1, routed)           1.461     6.513    serial_port_out_OBUF[11]
    P20                                                               r  serial_port_out_OBUF[11]_inst/I
    P20                  OBUF (Prop_obuf_I_O)         2.484     8.997 r  serial_port_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.997    serial_port_out[11]
    P20                                                               r  serial_port_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.229ns  (logic 2.757ns (65.188%)  route 1.472ns (34.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.637     4.742    clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  serial_port_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.269     5.011 r  serial_port_out_reg[14]/Q
                         net (fo=1, routed)           1.472     6.483    serial_port_out_OBUF[14]
    M24                                                               r  serial_port_out_OBUF[14]_inst/I
    M24                  OBUF (Prop_obuf_I_O)         2.488     8.971 r  serial_port_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.971    serial_port_out[14]
    M24                                                               r  serial_port_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_implementacion/cifrar/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            oDoneCipher
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.194ns  (logic 2.766ns (65.959%)  route 1.428ns (34.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.643     4.748    dut_implementacion/cifrar/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  dut_implementacion/cifrar/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.308     5.056 r  dut_implementacion/cifrar/oDone_reg/Q
                         net (fo=5, routed)           1.428     6.484    oDoneCipher_OBUF
    N19                                                               r  oDoneCipher_OBUF_inst/I
    N19                  OBUF (Prop_obuf_I_O)         2.458     8.942 r  oDoneCipher_OBUF_inst/O
                         net (fo=0)                   0.000     8.942    oDoneCipher
    N19                                                               r  oDoneCipher (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.180ns  (logic 2.769ns (66.253%)  route 1.411ns (33.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.637     4.742    clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  serial_port_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.269     5.011 r  serial_port_out_reg[13]/Q
                         net (fo=1, routed)           1.411     6.422    serial_port_out_OBUF[13]
    L24                                                               r  serial_port_out_OBUF[13]_inst/I
    L24                  OBUF (Prop_obuf_I_O)         2.500     8.922 r  serial_port_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.922    serial_port_out[13]
    L24                                                               r  serial_port_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.179ns  (logic 2.733ns (65.402%)  route 1.446ns (34.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.637     4.742    clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  serial_port_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.269     5.011 r  serial_port_out_reg[15]/Q
                         net (fo=1, routed)           1.446     6.457    serial_port_out_OBUF[15]
    M20                                                               r  serial_port_out_OBUF[15]_inst/I
    M20                  OBUF (Prop_obuf_I_O)         2.464     8.921 r  serial_port_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.921    serial_port_out[15]
    M20                                                               r  serial_port_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.166ns  (logic 2.745ns (65.896%)  route 1.421ns (34.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.639     4.744    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  serial_port_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.269     5.013 r  serial_port_out_reg[10]/Q
                         net (fo=1, routed)           1.421     6.434    serial_port_out_OBUF[10]
    M21                                                               r  serial_port_out_OBUF[10]_inst/I
    M21                  OBUF (Prop_obuf_I_O)         2.476     8.910 r  serial_port_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.910    serial_port_out[10]
    M21                                                               r  serial_port_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.158ns  (logic 2.791ns (67.123%)  route 1.367ns (32.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.639     4.744    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  serial_port_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.308     5.052 r  serial_port_out_reg[7]/Q
                         net (fo=1, routed)           1.367     6.419    serial_port_out_OBUF[7]
    N21                                                               r  serial_port_out_OBUF[7]_inst/I
    N21                  OBUF (Prop_obuf_I_O)         2.483     8.902 r  serial_port_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.902    serial_port_out[7]
    N21                                                               r  serial_port_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.152ns  (logic 2.789ns (67.168%)  route 1.363ns (32.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.639     4.744    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  serial_port_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.308     5.052 r  serial_port_out_reg[6]/Q
                         net (fo=1, routed)           1.363     6.415    serial_port_out_OBUF[6]
    N22                                                               r  serial_port_out_OBUF[6]_inst/I
    N22                  OBUF (Prop_obuf_I_O)         2.481     8.896 r  serial_port_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.896    serial_port_out[6]
    N22                                                               r  serial_port_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.151ns  (logic 2.750ns (66.247%)  route 1.401ns (33.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.637     4.742    clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  serial_port_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.269     5.011 r  serial_port_out_reg[12]/Q
                         net (fo=1, routed)           1.401     6.412    serial_port_out_OBUF[12]
    P19                                                               r  serial_port_out_OBUF[12]_inst/I
    P19                  OBUF (Prop_obuf_I_O)         2.481     8.893 r  serial_port_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.893    serial_port_out[12]
    P19                                                               r  serial_port_out[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_port_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 1.387ns (81.739%)  route 0.310ns (18.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.622     1.620    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  serial_port_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.100     1.720 r  serial_port_out_reg[5]/Q
                         net (fo=1, routed)           0.310     2.030    serial_port_out_OBUF[5]
    R21                                                               r  serial_port_out_OBUF[5]_inst/I
    R21                  OBUF (Prop_obuf_I_O)         1.287     3.317 r  serial_port_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.317    serial_port_out[5]
    R21                                                               r  serial_port_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.398ns (81.956%)  route 0.308ns (18.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.626     1.624    clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  serial_port_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100     1.724 r  serial_port_out_reg[1]/Q
                         net (fo=1, routed)           0.308     2.032    serial_port_out_OBUF[1]
    T24                                                               r  serial_port_out_OBUF[1]_inst/I
    T24                  OBUF (Prop_obuf_I_O)         1.298     3.330 r  serial_port_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.330    serial_port_out[1]
    T24                                                               r  serial_port_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.404ns (82.083%)  route 0.307ns (17.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.622     1.620    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  serial_port_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.118     1.738 r  serial_port_out_reg[4]/Q
                         net (fo=1, routed)           0.307     2.044    serial_port_out_OBUF[4]
    P21                                                               r  serial_port_out_OBUF[4]_inst/I
    P21                  OBUF (Prop_obuf_I_O)         1.286     3.331 r  serial_port_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.331    serial_port_out[4]
    P21                                                               r  serial_port_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.401ns (81.854%)  route 0.311ns (18.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.626     1.624    clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  serial_port_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100     1.724 r  serial_port_out_reg[0]/Q
                         net (fo=1, routed)           0.311     2.035    serial_port_out_OBUF[0]
    T25                                                               r  serial_port_out_OBUF[0]_inst/I
    T25                  OBUF (Prop_obuf_I_O)         1.301     3.336 r  serial_port_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.336    serial_port_out[0]
    T25                                                               r  serial_port_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.398ns (81.529%)  route 0.317ns (18.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.626     1.624    clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  serial_port_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100     1.724 r  serial_port_out_reg[2]/Q
                         net (fo=1, routed)           0.317     2.041    serial_port_out_OBUF[2]
    R23                                                               r  serial_port_out_OBUF[2]_inst/I
    R23                  OBUF (Prop_obuf_I_O)         1.298     3.339 r  serial_port_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.339    serial_port_out[2]
    R23                                                               r  serial_port_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.400ns (80.271%)  route 0.344ns (19.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.626     1.624    clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  serial_port_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.100     1.724 r  serial_port_out_reg[3]/Q
                         net (fo=1, routed)           0.344     2.068    serial_port_out_OBUF[3]
    R22                                                               r  serial_port_out_OBUF[3]_inst/I
    R22                  OBUF (Prop_obuf_I_O)         1.300     3.368 r  serial_port_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.368    serial_port_out[3]
    R22                                                               r  serial_port_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.412ns (80.501%)  route 0.342ns (19.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.621     1.619    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  serial_port_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.100     1.719 r  serial_port_out_reg[9]/Q
                         net (fo=1, routed)           0.342     2.061    serial_port_out_OBUF[9]
    M22                                                               r  serial_port_out_OBUF[9]_inst/I
    M22                  OBUF (Prop_obuf_I_O)         1.312     3.373 r  serial_port_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.373    serial_port_out[9]
    M22                                                               r  serial_port_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.406ns (79.672%)  route 0.359ns (20.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.622     1.620    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  serial_port_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.100     1.720 r  serial_port_out_reg[8]/Q
                         net (fo=1, routed)           0.359     2.079    serial_port_out_OBUF[8]
    N23                                                               r  serial_port_out_OBUF[8]_inst/I
    N23                  OBUF (Prop_obuf_I_O)         1.306     3.385 r  serial_port_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.385    serial_port_out[8]
    N23                                                               r  serial_port_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.428ns (79.673%)  route 0.364ns (20.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.622     1.620    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  serial_port_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.118     1.738 r  serial_port_out_reg[6]/Q
                         net (fo=1, routed)           0.364     2.102    serial_port_out_OBUF[6]
    N22                                                               r  serial_port_out_OBUF[6]_inst/I
    N22                  OBUF (Prop_obuf_I_O)         1.310     3.412 r  serial_port_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.412    serial_port_out[6]
    N22                                                               r  serial_port_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Destination:            serial_port_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.410ns (78.588%)  route 0.384ns (21.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                                                               r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.621     1.619    clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  serial_port_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.100     1.719 r  serial_port_out_reg[12]/Q
                         net (fo=1, routed)           0.384     2.103    serial_port_out_OBUF[12]
    P19                                                               r  serial_port_out_OBUF[12]_inst/I
    P19                  OBUF (Prop_obuf_I_O)         1.310     3.413 r  serial_port_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.413    serial_port_out[12]
    P19                                                               r  serial_port_out[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           376 Endpoints
Min Delay           376 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.839ns  (logic 0.875ns (18.089%)  route 3.964ns (81.911%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T20                                                               r  rst_IBUF_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                         net (fo=104, routed)         2.741     3.563    dut_implementacion/descifrar/rst_IBUF
    SLICE_X6Y28                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.053     3.616 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=74, routed)          1.223     4.839    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X8Y20          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.472     4.394    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.839ns  (logic 0.875ns (18.089%)  route 3.964ns (81.911%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T20                                                               r  rst_IBUF_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                         net (fo=104, routed)         2.741     3.563    dut_implementacion/descifrar/rst_IBUF
    SLICE_X6Y28                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.053     3.616 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=74, routed)          1.223     4.839    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X8Y20          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.472     4.394    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.839ns  (logic 0.875ns (18.089%)  route 3.964ns (81.911%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T20                                                               r  rst_IBUF_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                         net (fo=104, routed)         2.741     3.563    dut_implementacion/descifrar/rst_IBUF
    SLICE_X6Y28                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.053     3.616 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=74, routed)          1.223     4.839    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X8Y20          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.472     4.394    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.780ns  (logic 0.875ns (18.313%)  route 3.905ns (81.687%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T20                                                               r  rst_IBUF_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                         net (fo=104, routed)         2.741     3.563    dut_implementacion/descifrar/rst_IBUF
    SLICE_X6Y28                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.053     3.616 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=74, routed)          1.163     4.780    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X8Y19          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.473     4.395    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.780ns  (logic 0.875ns (18.313%)  route 3.905ns (81.687%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T20                                                               r  rst_IBUF_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                         net (fo=104, routed)         2.741     3.563    dut_implementacion/descifrar/rst_IBUF
    SLICE_X6Y28                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.053     3.616 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=74, routed)          1.163     4.780    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X8Y19          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.473     4.395    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.780ns  (logic 0.875ns (18.313%)  route 3.905ns (81.687%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T20                                                               r  rst_IBUF_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                         net (fo=104, routed)         2.741     3.563    dut_implementacion/descifrar/rst_IBUF
    SLICE_X6Y28                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.053     3.616 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=74, routed)          1.163     4.780    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X8Y19          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.473     4.395    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.780ns  (logic 0.875ns (18.313%)  route 3.905ns (81.687%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T20                                                               r  rst_IBUF_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                         net (fo=104, routed)         2.741     3.563    dut_implementacion/descifrar/rst_IBUF
    SLICE_X6Y28                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.053     3.616 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=74, routed)          1.163     4.780    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X8Y19          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.473     4.395    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.739ns  (logic 0.875ns (18.471%)  route 3.864ns (81.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T20                                                               r  rst_IBUF_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                         net (fo=104, routed)         2.741     3.563    dut_implementacion/descifrar/rst_IBUF
    SLICE_X6Y28                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.053     3.616 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=74, routed)          1.122     4.739    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X8Y21          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.471     4.393    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.739ns  (logic 0.875ns (18.471%)  route 3.864ns (81.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T20                                                               r  rst_IBUF_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                         net (fo=104, routed)         2.741     3.563    dut_implementacion/descifrar/rst_IBUF
    SLICE_X6Y28                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.053     3.616 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=74, routed)          1.122     4.739    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X8Y21          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.471     4.393    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/rAux1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.739ns  (logic 0.875ns (18.471%)  route 3.864ns (81.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T20                                                               r  rst_IBUF_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         0.822     0.822 r  rst_IBUF_inst/O
                         net (fo=104, routed)         2.741     3.563    dut_implementacion/descifrar/rst_IBUF
    SLICE_X6Y28                                                       r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X6Y28          LUT2 (Prop_lut2_I0_O)        0.053     3.616 r  dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0/O
                         net (fo=74, routed)          1.122     4.739    dut_implementacion/descifrar/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X8Y21          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     2.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.471     4.393    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  dut_implementacion/descifrar/rAux1_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/oC1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.114ns (21.541%)  route 0.417ns (78.459%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T20                                                               r  rst_IBUF_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         0.086     0.086 r  rst_IBUF_inst/O
                         net (fo=104, routed)         0.417     0.503    dut_implementacion/descifrar/rst_IBUF
    SLICE_X2Y19                                                       r  dut_implementacion/descifrar/oC1[0]_i_1__0/I0
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.028     0.531 r  dut_implementacion/descifrar/oC1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.531    dut_implementacion/descifrar/p_1_in[0]
    SLICE_X2Y19          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.845     2.160    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/descifrar/oC1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.114ns (21.541%)  route 0.417ns (78.459%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T20                                                               r  rst_IBUF_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         0.086     0.086 r  rst_IBUF_inst/O
                         net (fo=104, routed)         0.417     0.503    dut_implementacion/descifrar/rst_IBUF
    SLICE_X2Y19                                                       r  dut_implementacion/descifrar/oC1[3]_i_1/I0
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.028     0.531 r  dut_implementacion/descifrar/oC1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.531    dut_implementacion/descifrar/p_1_in[3]
    SLICE_X2Y19          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.845     2.160    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[3]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/descifrar/oC1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.118ns (21.525%)  route 0.431ns (78.475%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    R20                                                               r  iStartDecipher_IBUF_inst/I
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iStartDecipher_IBUF_inst/O
                         net (fo=35, routed)          0.431     0.522    dut_implementacion/descifrar/iStartDecipher_IBUF
    SLICE_X2Y20                                                       r  dut_implementacion/descifrar/oC1[1]_i_1/I1
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.028     0.550 r  dut_implementacion/descifrar/oC1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.550    dut_implementacion/descifrar/p_1_in[1]
    SLICE_X2Y20          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.844     2.159    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[1]/C

Slack:                    inf
  Source:                 serial_port_in[7]
                            (input port)
  Destination:            iV0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.073ns (13.031%)  route 0.486ns (86.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  serial_port_in[7] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[7]
    R17                                                               r  serial_port_in_IBUF[7]_inst/I
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  serial_port_in_IBUF[7]_inst/O
                         net (fo=6, routed)           0.486     0.559    serial_port_in_IBUF[7]
    SLICE_X1Y20          FDRE                                         r  iV0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.844     2.159    clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  iV0_reg[7]/C

Slack:                    inf
  Source:                 serial_port_in[4]
                            (input port)
  Destination:            iV0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.050ns (8.691%)  route 0.525ns (91.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  serial_port_in[4] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[4]
    U17                                                               r  serial_port_in_IBUF[4]_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  serial_port_in_IBUF[4]_inst/O
                         net (fo=6, routed)           0.525     0.575    serial_port_in_IBUF[4]
    SLICE_X1Y20          FDRE                                         r  iV0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.844     2.159    clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  iV0_reg[4]/C

Slack:                    inf
  Source:                 serial_port_in[8]
                            (input port)
  Destination:            iK0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.076ns (13.115%)  route 0.505ns (86.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  serial_port_in[8] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[8]
    R16                                                               r  serial_port_in_IBUF[8]_inst/I
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  serial_port_in_IBUF[8]_inst/O
                         net (fo=6, routed)           0.505     0.581    serial_port_in_IBUF[8]
    SLICE_X7Y20          FDRE                                         r  iK0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.843     2.158    clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  iK0_reg[8]/C

Slack:                    inf
  Source:                 serial_port_in[14]
                            (input port)
  Destination:            iV0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.073ns (12.278%)  route 0.522ns (87.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  serial_port_in[14] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[14]
    U19                                                               r  serial_port_in_IBUF[14]_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  serial_port_in_IBUF[14]_inst/O
                         net (fo=6, routed)           0.522     0.595    serial_port_in_IBUF[14]
    SLICE_X0Y26          FDRE                                         r  iV0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.840     2.155    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  iV0_reg[14]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/descifrar/oC0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.118ns (19.644%)  route 0.484ns (80.356%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    R20                                                               r  iStartDecipher_IBUF_inst/I
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iStartDecipher_IBUF_inst/O
                         net (fo=35, routed)          0.484     0.574    dut_implementacion/descifrar/iStartDecipher_IBUF
    SLICE_X2Y21                                                       r  dut_implementacion/descifrar/oC0[2]_i_1/I1
    SLICE_X2Y21          LUT4 (Prop_lut4_I1_O)        0.028     0.602 r  dut_implementacion/descifrar/oC0[2]_i_1/O
                         net (fo=1, routed)           0.000     0.602    dut_implementacion/descifrar/oC0[2]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.843     2.158    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  dut_implementacion/descifrar/oC0_reg[2]/C

Slack:                    inf
  Source:                 serial_port_in[9]
                            (input port)
  Destination:            iK2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.077ns (12.654%)  route 0.529ns (87.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  serial_port_in[9] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[9]
    N17                                                               r  serial_port_in_IBUF[9]_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.077     0.077 r  serial_port_in_IBUF[9]_inst/O
                         net (fo=6, routed)           0.529     0.606    serial_port_in_IBUF[9]
    SLICE_X7Y21          FDRE                                         r  iK2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.842     2.157    clk_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  iK2_reg[9]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/descifrar/oC1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.275ns period=2.550ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.118ns (19.471%)  route 0.489ns (80.529%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    R20                                                               r  iStartDecipher_IBUF_inst/I
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iStartDecipher_IBUF_inst/O
                         net (fo=35, routed)          0.489     0.580    dut_implementacion/descifrar/iStartDecipher_IBUF
    SLICE_X2Y20                                                       r  dut_implementacion/descifrar/oC1[2]_i_1/I1
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.028     0.608 r  dut_implementacion/descifrar/oC1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.608    dut_implementacion/descifrar/p_1_in[2]
    SLICE_X2Y20          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF                                         r  clk_IBUF_inst/I
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.844     2.159    dut_implementacion/descifrar/clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  dut_implementacion/descifrar/oC1_reg[2]/C





