{
    "description": "Only LUT benchmarks where LUT > 100",
    "tool": "yosys",
    "yosys":
        {
            "yosys_path": "yosys/install/bin/yosys",
            "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_optional.ys",
            "verific": true,
            "synth_rs" :
                {
                    "-tech": "genesis",
                    "-goal": "area",
                    "-de": "True",
                    "-no_dsp": "True",
                    "-no_bram": "True"
                }
        },
    "vivado": 
        {
            "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl"
        },
    "diamond":
        {
            "diamond_template_script": "scripts/synth/diamond/diamond_template.tcl"
        },
    "num_process": 32,
    "timeout": 21600,
    "benchmarks": [
        {
            "name": "cavlc",
            "rtl_path": "RTL_Benchmark/Verilog/OpenCores_designs/cavlc/rtl",
            "top_module": "cavlc"
        }
    ]
}
