# Lab 1 - Chinese Course

- Topic: Verilog Combination Syntax  
- TA: 張怡萱

## The following files are contributed:  
```
./ver0/*
./ver1/*
```
