#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d1ce82f0d40 .scope module, "registerFile_testbench" "registerFile_testbench" 2 1;
 .timescale 0 0;
v0x5d1ce832b010_0 .var "addr_a", 2 0;
v0x5d1ce832b0f0_0 .var "addr_b", 2 0;
v0x5d1ce832b1c0_0 .var "clk", 0 0;
v0x5d1ce832b2c0_0 .var "d_in", 7 0;
v0x5d1ce832b390_0 .var/i "i", 31 0;
v0x5d1ce832b430_0 .var "load", 0 0;
v0x5d1ce832b4d0_0 .var "mb_select", 0 0;
v0x5d1ce832b5a0_0 .net "out_a", 7 0, v0x5d1ce832acb0_0;  1 drivers
v0x5d1ce832b670_0 .net "out_b", 7 0, v0x5d1ce832ad90_0;  1 drivers
v0x5d1ce832b740_0 .var "reset", 0 0;
v0x5d1ce832b810_0 .var "reset_all", 0 0;
S_0x5d1ce8302ea0 .scope module, "test_register" "FileRegister" 2 19, 3 3 0, S_0x5d1ce82f0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reset_all";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 3 "addr_a";
    .port_info 5 /INPUT 3 "addr_b";
    .port_info 6 /INPUT 8 "d_in";
    .port_info 7 /INPUT 1 "mb_select";
    .port_info 8 /OUTPUT 8 "val_a";
    .port_info 9 /OUTPUT 8 "val_b";
v0x5d1ce82f0820_0 .net "addr_a", 2 0, v0x5d1ce832b010_0;  1 drivers
v0x5d1ce82f08c0_0 .net "addr_b", 2 0, v0x5d1ce832b0f0_0;  1 drivers
v0x5d1ce832a4f0_0 .net "clk", 0 0, v0x5d1ce832b1c0_0;  1 drivers
v0x5d1ce832a590_0 .net "d_in", 7 0, v0x5d1ce832b2c0_0;  1 drivers
v0x5d1ce832a670_0 .var/i "i", 31 0;
v0x5d1ce832a7a0_0 .net "load", 0 0, v0x5d1ce832b430_0;  1 drivers
v0x5d1ce832a860_0 .net "mb_select", 0 0, v0x5d1ce832b4d0_0;  1 drivers
v0x5d1ce832a920 .array "registers", 7 0, 7 0;
v0x5d1ce832ab30_0 .net "reset", 0 0, v0x5d1ce832b740_0;  1 drivers
v0x5d1ce832abf0_0 .net "reset_all", 0 0, v0x5d1ce832b810_0;  1 drivers
v0x5d1ce832acb0_0 .var "val_a", 7 0;
v0x5d1ce832ad90_0 .var "val_b", 7 0;
v0x5d1ce832a920_0 .array/port v0x5d1ce832a920, 0;
v0x5d1ce832a920_1 .array/port v0x5d1ce832a920, 1;
v0x5d1ce832a920_2 .array/port v0x5d1ce832a920, 2;
E_0x5d1ce82c5560/0 .event edge, v0x5d1ce82f0820_0, v0x5d1ce832a920_0, v0x5d1ce832a920_1, v0x5d1ce832a920_2;
v0x5d1ce832a920_3 .array/port v0x5d1ce832a920, 3;
v0x5d1ce832a920_4 .array/port v0x5d1ce832a920, 4;
v0x5d1ce832a920_5 .array/port v0x5d1ce832a920, 5;
v0x5d1ce832a920_6 .array/port v0x5d1ce832a920, 6;
E_0x5d1ce82c5560/1 .event edge, v0x5d1ce832a920_3, v0x5d1ce832a920_4, v0x5d1ce832a920_5, v0x5d1ce832a920_6;
v0x5d1ce832a920_7 .array/port v0x5d1ce832a920, 7;
E_0x5d1ce82c5560/2 .event edge, v0x5d1ce832a920_7, v0x5d1ce832a860_0, v0x5d1ce82f08c0_0;
E_0x5d1ce82c5560 .event/or E_0x5d1ce82c5560/0, E_0x5d1ce82c5560/1, E_0x5d1ce82c5560/2;
E_0x5d1ce82c57b0 .event posedge, v0x5d1ce832ab30_0, v0x5d1ce832a4f0_0;
    .scope S_0x5d1ce8302ea0;
T_0 ;
    %wait E_0x5d1ce82c57b0;
    %load/vec4 v0x5d1ce832ab30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5d1ce82f0820_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d1ce832a920, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5d1ce832abf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d1ce832a670_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x5d1ce832a670_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5d1ce832a670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d1ce832a920, 0, 4;
    %load/vec4 v0x5d1ce832a670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d1ce832a670_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5d1ce832a7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x5d1ce832a590_0;
    %load/vec4 v0x5d1ce82f0820_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d1ce832a920, 0, 4;
T_0.6 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5d1ce8302ea0;
T_1 ;
    %wait E_0x5d1ce82c5560;
    %load/vec4 v0x5d1ce82f0820_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5d1ce832a920, 4;
    %store/vec4 v0x5d1ce832acb0_0, 0, 8;
    %load/vec4 v0x5d1ce832a860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5d1ce82f08c0_0;
    %pad/u 8;
    %store/vec4 v0x5d1ce832ad90_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5d1ce82f08c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5d1ce832a920, 4;
    %store/vec4 v0x5d1ce832ad90_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5d1ce82f0d40;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x5d1ce832b1c0_0;
    %inv;
    %store/vec4 v0x5d1ce832b1c0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5d1ce82f0d40;
T_3 ;
    %vpi_call 2 37 "$dumpfile", "test_FileRegister.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5d1ce82f0d40 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d1ce832b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d1ce832b740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d1ce832b810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d1ce832b430_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d1ce832b010_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d1ce832b0f0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5d1ce832b2c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d1ce832b4d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d1ce832b810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d1ce832b810_0, 0, 1;
    %vpi_call 2 55 "$display", "Test 1: Loading values in all registers..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d1ce832b390_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5d1ce832b390_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x5d1ce832b390_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x5d1ce832b010_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d1ce832b430_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %load/vec4 v0x5d1ce832b010_0;
    %pad/u 8;
    %add;
    %store/vec4 v0x5d1ce832b2c0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d1ce832b430_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 62 "$display", "Address A: %d, Address B: %d, d_in: %b, out_a: %b, out_b: %b, load: %b", v0x5d1ce832b010_0, v0x5d1ce832b0f0_0, v0x5d1ce832b2c0_0, v0x5d1ce832b5a0_0, v0x5d1ce832b670_0, v0x5d1ce832b430_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5d1ce832b390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5d1ce832b390_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 64 "$display", "Test 1 done!" {0 0 0};
    %vpi_call 2 67 "$display", "Test 2: Resetting one register..." {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d1ce832b010_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5d1ce832b0f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d1ce832b740_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d1ce832b740_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 74 "$display", "Address A: %d, Address B: %d, d_in: %b, out_a: %b, out_b: %b, load: %b", v0x5d1ce832b010_0, v0x5d1ce832b0f0_0, v0x5d1ce832b2c0_0, v0x5d1ce832b5a0_0, v0x5d1ce832b670_0, v0x5d1ce832b430_0 {0 0 0};
    %vpi_call 2 75 "$display", "Test 2 done!" {0 0 0};
    %vpi_call 2 77 "$display", "Test 3: Changing input without changing load..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x5d1ce832b2c0_0, 0, 8;
    %vpi_call 2 80 "$display", "Address A: %d, Address B: %d, d_in: %b, out_a: %b, out_b: %b, load: %b", v0x5d1ce832b010_0, v0x5d1ce832b0f0_0, v0x5d1ce832b2c0_0, v0x5d1ce832b5a0_0, v0x5d1ce832b670_0, v0x5d1ce832b430_0 {0 0 0};
    %vpi_call 2 81 "$display", "Test 3 done!" {0 0 0};
    %vpi_call 2 83 "$display", "Test 4: Changing load and varying address to change register value..." {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d1ce832b430_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d1ce832b390_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x5d1ce832b390_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %delay 10, 0;
    %load/vec4 v0x5d1ce832b390_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x5d1ce832b010_0, 0, 3;
    %vpi_call 2 88 "$display", "Address A: %d, Address B: %d, d_in: %b, out_a: %b, out_b: %b, load: %b", v0x5d1ce832b010_0, v0x5d1ce832b0f0_0, v0x5d1ce832b2c0_0, v0x5d1ce832b5a0_0, v0x5d1ce832b670_0, v0x5d1ce832b430_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5d1ce832b390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5d1ce832b390_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d1ce832b430_0, 0, 1;
    %vpi_call 2 91 "$display", "Test 4 done!" {0 0 0};
    %vpi_call 2 93 "$display", "Test 5: Put a constant as val_b..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5d1ce832b0f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d1ce832b4d0_0, 0, 1;
    %vpi_call 2 97 "$display", "Address A: %d, Address B: %d, d_in: %b, out_a: %b, out_b: %b, load: %b", v0x5d1ce832b010_0, v0x5d1ce832b0f0_0, v0x5d1ce832b2c0_0, v0x5d1ce832b5a0_0, v0x5d1ce832b670_0, v0x5d1ce832b430_0 {0 0 0};
    %vpi_call 2 98 "$display", "Test 6 done!" {0 0 0};
    %vpi_call 2 101 "$display", "Test 6: Reset all registers..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d1ce832b810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d1ce832b810_0, 0, 1;
    %vpi_call 2 105 "$display", "Test 6 done!" {0 0 0};
    %vpi_call 2 107 "$display", "Test finished! :D" {0 0 0};
    %delay 50, 0;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test/registerFile_testbench.v";
    "modules/FileRegister.v";
