

================================================================
== Vitis HLS Report for 'et_calculation_1_Pipeline_VITIS_LOOP_59_1'
================================================================
* Date:           Thu Jul 10 19:09:13 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        process_event_updated
* Solution:       code_test (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.490 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     8194|     8194|  32.776 us|  32.776 us|  8193|  8193|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_1  |     8192|     8192|         2|          1|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       22|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       34|     -|
|Register             |        -|      -|       31|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       31|       56|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2470|   3588|  1680448|   840224|   637|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     9882|  14352|  6721792|  3360896|  2549|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln59_fu_56_p2   |         +|   0|  0|  14|          14|           1|
    |icmp_ln59_fu_62_p2  |      icmp|   0|  0|   6|          14|          15|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  22|          29|          18|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |  16|          2|   14|         28|
    |i_fu_30                  |  16|          2|   14|         28|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  34|          8|   30|         60|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_1_reg_92               |  14|   0|   14|          0|
    |i_fu_30                  |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  et_calculation.1_Pipeline_VITIS_LOOP_59_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  et_calculation.1_Pipeline_VITIS_LOOP_59_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  et_calculation.1_Pipeline_VITIS_LOOP_59_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  et_calculation.1_Pipeline_VITIS_LOOP_59_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  et_calculation.1_Pipeline_VITIS_LOOP_59_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  et_calculation.1_Pipeline_VITIS_LOOP_59_1|  return value|
|bitmask_address0  |  out|   13|   ap_memory|                                    bitmask|         array|
|bitmask_ce0       |  out|    1|   ap_memory|                                    bitmask|         array|
|bitmask_we0       |  out|    1|   ap_memory|                                    bitmask|         array|
|bitmask_d0        |  out|    1|   ap_memory|                                    bitmask|         array|
+------------------+-----+-----+------------+-------------------------------------------+--------------+

