start vivado project
remove previous project

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in /home/ricky/.Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/home/ricky/.Xilinx/Vivado/init.tcl'
source vvd_caravel_fpga_fsic_sim.tcl
# proc checkRequiredFiles { origin_dir} {
#   set status true
#   set files [list \
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/vip/RAM128.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/vip/RAM256.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/chip_io.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/mprj_io/rtl/fsic_mprj_io.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/la_mux/rtl/la_mux.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_AES128_EN.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/user_subsys/rtl/user_subsys.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/soc/caravel.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_entry_proc.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_flow_control_loop_pipe_sequential_init.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/sw_fpga.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/fpga/rtl/PL/ps_axil.v"]"\
#  "[file normalize "$origin_dir/vitis_prj/verilog_spiflash/spiflash.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/header/user_defines.v"]"\
#  "[file normalize "$origin_dir/vvd_srcs/caravel_soc/rtl/header/defines.v"]"\
#  "[file normalize "$origin_dir/fsic_defines.v"]"\
#  "[file normalize "$origin_dir/fsic.coe"]"\
#  "[file normalize "$origin_dir/fsic_tb.sv"]"\
#  "[file normalize "$origin_dir/fsic_tb_behav.wcfg"]"\
#   ]
#   foreach ifile $files {
#     if { ![file isfile $ifile] } {
#       puts " Could not find remote file $ifile "
#       set status false
#     }
#   }
# 
#   set paths [list \
#  "[file normalize "$origin_dir/[file normalize "$origin_dir/vitis_prj/hls_caravel_ps"]"]"\
#  "[file normalize "$origin_dir/[file normalize "$origin_dir/vitis_prj/hls_output_pin"]"]"\
#  "[file normalize "$origin_dir/[file normalize "$origin_dir/vitis_prj/hls_read_romcode"]"]"\
#  "[file normalize "$origin_dir/[file normalize "$origin_dir/vitis_prj/hls_userdma"]"]"\
#   ]
#   foreach ipath $paths {
#     if { ![file isdirectory $ipath] } {
#       puts " Could not access $ipath "
#       set status false
#     }
#   }
# 
#   return $status
# }
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set _xil_proj_name_ "vvd_caravel_fpga_sim"
# if { [info exists ::user_project_name] } {
#   set _xil_proj_name_ $::user_project_name
# }
# variable script_file
# set script_file "vvd_caravel_fpga_sim.tcl"
# proc print_help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
#       "--help"         { print_help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/vvd_caravel_fpga_sim"]"
# set validate_required 0
# if { $validate_required } {
#   if { [checkRequiredFiles $origin_dir] } {
#     puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
#   } else {
#     puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
#     return
#   }
# }
# create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7z020clg400-1
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "board_part" -value "tul.com.tw:pynq-z2:part0:1.0" -objects $obj
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "enable_resource_estimation" -value "0" -objects $obj
# set_property -name "enable_vhdl_2008" -value "1" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
# set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
# set_property -name "platform.board_id" -value "pynq-z2" -objects $obj
# set_property -name "revised_directory_structure" -value "1" -objects $obj
# set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "webtalk.activehdl_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.ies_export_sim" -value "10" -objects $obj
# set_property -name "webtalk.modelsim_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.questa_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.riviera_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.vcs_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.xcelium_export_sim" -value "1" -objects $obj
# set_property -name "webtalk.xsim_export_sim" -value "34" -objects $obj
# set_property -name "webtalk.xsim_launch_sim" -value "84" -objects $obj
# set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# if { $obj != {} } {
#    set_property "ip_repo_paths" "[file normalize "$origin_dir/vitis_prj/hls_caravel_ps"] [file normalize "$origin_dir/vitis_prj/hls_output_pin"] [file normalize "$origin_dir/vitis_prj/hls_read_romcode"] [file normalize "$origin_dir/vitis_prj/hls_userdma"]" $obj
# 
#    # Rebuild user ip_repo's index before adding any source files
#    update_ip_catalog -rebuild
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_read_romcode'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
# set obj [get_filesets sources_1]
# set files [list \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/vip/RAM128.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/vip/RAM256.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/chip_io.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/mprj_io/rtl/fsic_mprj_io.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/la_mux/rtl/la_mux.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_AES128_EN.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/user_subsys/rtl/user_subsys.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/soc/caravel.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_entry_proc.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_flow_control_loop_pipe_sequential_init.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/sw_fpga.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/fpga/rtl/PL/ps_axil.v"] \
#  [file normalize "${origin_dir}/vitis_prj/verilog_spiflash/spiflash.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/header/user_defines.v"] \
#  [file normalize "${origin_dir}/vvd_srcs/caravel_soc/rtl/header/defines.v"] \
#  [file normalize "${origin_dir}/fsic_defines.v"] \
#  [file normalize "${origin_dir}/fsic.coe"] \
# ]
# add_files -norecurse -fileset $obj $files
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/header/user_defines.v"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "Verilog Header" -objects $file_obj
# set_property -name "is_global_include" -value "1" -objects $file_obj
# set file "$origin_dir/vvd_srcs/caravel_soc/rtl/header/defines.v"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "Verilog Header" -objects $file_obj
# set_property -name "is_global_include" -value "1" -objects $file_obj
# set file "$origin_dir/fsic_defines.v"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "is_global_include" -value "1" -objects $file_obj
# set obj [get_filesets sources_1]
# set_property -name "top" -value "design_1_wrapper" -objects $obj
# set_property -name "top_auto_set" -value "0" -objects $obj
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# set obj [get_filesets constrs_1]
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set files [list \
#  [file normalize "${origin_dir}/fsic_tb.sv"] \
#  [file normalize "${origin_dir}/fsic_tb_behav.wcfg"] \
# ]
# add_files -norecurse -fileset $obj $files
# set file "$origin_dir/fsic_tb.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "0" -objects $file_obj
# set obj [get_filesets sim_1]
# set_property -name "top" -value "fsic_tb" -objects $obj
# set_property -name "top_auto_set" -value "0" -objects $obj
# set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "verilog_define" -value "USER_PROJECT_SIDEBAND_SUPPORT=1 USE_EDGEDETECT_IP=1 pSERIALIO_WIDTH=13" -objects $obj
# set obj [get_filesets utils_1]
# set obj [get_filesets utils_1]
# proc cr_bd_design_1 { parentCell } {
# # The design that will be created by this Tcl proc contains the following 
# # module references:
# # caravel, ps_axil, spiflash
# 
# 
# 
#   # CHANGE DESIGN NAME HERE
#   set design_name design_1
# 
#   common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#   create_bd_design $design_name
# 
#   set bCheckIPsPassed 1
#   ##################################################################
#   # CHECK IPs
#   ##################################################################
#   set bCheckIPs 1
#   if { $bCheckIPs == 1 } {
#      set list_check_ips "\ 
#   xilinx.com:ip:smartconnect:1.0\
#   xilinx.com:ip:axi_vip:1.1\
#   xilinx.com:ip:blk_mem_gen:8.4\
#   xilinx.com:ip:clk_wiz:6.0\
#   xilinx.com:ip:proc_sys_reset:5.0\
#   xilinx.com:hls:userdma:1.0\
#   "
# 
#    set list_ips_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
#   }
# 
#   ##################################################################
#   # CHECK Modules
#   ##################################################################
#   set bCheckModules 1
#   if { $bCheckModules == 1 } {
#      set list_check_mods "\ 
#   caravel\
#   ps_axil\
#   spiflash\
#   "
# 
#    set list_mods_missing ""
#    common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."
# 
#    foreach mod_vlnv $list_check_mods {
#       if { [can_resolve_reference $mod_vlnv] == 0 } {
#          lappend list_mods_missing $mod_vlnv
#       }
#    }
# 
#    if { $list_mods_missing ne "" } {
#       catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
#       common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
#       set bCheckIPsPassed 0
#    }
# }
# 
#   if { $bCheckIPsPassed != 1 } {
#     common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
#     return 3
#   }
# 
#   variable script_folder
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
# 
#   # Create ports
#   set resetb_0 [ create_bd_port -dir I resetb_0 ]
#   set sys_clock [ create_bd_port -dir I -type clk -freq_hz 250000000 sys_clock ]
#   set_property -dict [ list \
#    CONFIG.PHASE {0.0} \
#  ] $sys_clock
#   set sys_reset [ create_bd_port -dir I -type rst sys_reset ]
#   set_property -dict [ list \
#    CONFIG.POLARITY {ACTIVE_LOW} \
#  ] $sys_reset
# 
#   # Create instance: axi_smc, and set properties
#   set axi_smc [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc ]
#   set_property -dict [ list \
#    CONFIG.NUM_SI {1} \
#  ] $axi_smc
# 
#   # Create instance: axi_smc_1, and set properties
#   set axi_smc_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc_1 ]
#   set_property -dict [ list \
#    CONFIG.NUM_SI {1} \
#  ] $axi_smc_1
# 
#   # Create instance: axi_smc_2, and set properties
#   set axi_smc_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc_2 ]
#   set_property -dict [ list \
#    CONFIG.NUM_SI {1} \
#  ] $axi_smc_2
# 
#   # Create instance: axi_vip_0, and set properties
#   set axi_vip_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_0 ]
#   set_property -dict [ list \
#    CONFIG.ADDR_WIDTH {32} \
#    CONFIG.ARUSER_WIDTH {0} \
#    CONFIG.AWUSER_WIDTH {0} \
#    CONFIG.BUSER_WIDTH {0} \
#    CONFIG.DATA_WIDTH {32} \
#    CONFIG.HAS_BRESP {1} \
#    CONFIG.HAS_BURST {0} \
#    CONFIG.HAS_CACHE {0} \
#    CONFIG.HAS_LOCK {0} \
#    CONFIG.HAS_PROT {0} \
#    CONFIG.HAS_QOS {0} \
#    CONFIG.HAS_REGION {0} \
#    CONFIG.HAS_RRESP {1} \
#    CONFIG.HAS_WSTRB {1} \
#    CONFIG.ID_WIDTH {0} \
#    CONFIG.INTERFACE_MODE {MASTER} \
#    CONFIG.PROTOCOL {AXI4LITE} \
#    CONFIG.READ_WRITE_MODE {READ_WRITE} \
#    CONFIG.RUSER_BITS_PER_BYTE {0} \
#    CONFIG.RUSER_WIDTH {0} \
#    CONFIG.SUPPORTS_NARROW {0} \
#    CONFIG.WUSER_BITS_PER_BYTE {0} \
#    CONFIG.WUSER_WIDTH {0} \
#  ] $axi_vip_0
# 
#   # Create instance: axi_vip_0_axi_periph, and set properties
#   set axi_vip_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_vip_0_axi_periph ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {3} \
#  ] $axi_vip_0_axi_periph
# 
#   # Create instance: axi_vip_1, and set properties
#   set axi_vip_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_1 ]
#   set_property -dict [ list \
#    CONFIG.INTERFACE_MODE {SLAVE} \
#  ] $axi_vip_1
# 
#   # Create instance: axi_vip_2, and set properties
#   set axi_vip_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_2 ]
#   set_property -dict [ list \
#    CONFIG.INTERFACE_MODE {SLAVE} \
#  ] $axi_vip_2
# 
#   # Create instance: axi_vip_3, and set properties
#   set axi_vip_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_3 ]
#   set_property -dict [ list \
#    CONFIG.INTERFACE_MODE {SLAVE} \
#  ] $axi_vip_3
# 
#   # Create instance: blk_mem_gen_0, and set properties
#   set blk_mem_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0 ]
#   set_property -dict [ list \
#    CONFIG.Byte_Size {8} \
# CONFIG.Coe_File {/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic.coe} \
#    CONFIG.EN_SAFETY_CKT {true} \
#    CONFIG.Enable_32bit_Address {true} \
#    CONFIG.Enable_A {Use_ENA_Pin} \
#    CONFIG.Enable_B {Always_Enabled} \
#    CONFIG.Fill_Remaining_Memory_Locations {true} \
#    CONFIG.Load_Init_File {true} \
#    CONFIG.Memory_Type {Single_Port_RAM} \
#    CONFIG.Operating_Mode_A {READ_FIRST} \
#    CONFIG.Port_A_Write_Rate {50} \
#    CONFIG.Port_B_Clock {0} \
#    CONFIG.Port_B_Enable_Rate {0} \
#    CONFIG.Port_B_Write_Rate {0} \
#    CONFIG.Register_PortA_Output_of_Memory_Core {false} \
#    CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
#    CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
#    CONFIG.Reset_Priority_A {CE} \
#    CONFIG.Use_Byte_Write_Enable {true} \
#    CONFIG.Use_RSTA_Pin {true} \
#    CONFIG.Use_RSTB_Pin {false} \
#    CONFIG.use_bram_block {Stand_Alone} \
#  ] $blk_mem_gen_0
# 
#   # Create instance: caravel_0, and set properties
#   set block_name caravel
#   set block_cell_name caravel_0
#   if { [catch {set caravel_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $caravel_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: clk_wiz_0, and set properties
#   set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
#   set_property -dict [ list \
#    CONFIG.CLKIN1_JITTER_PS {40.0} \
#    CONFIG.CLKOUT1_JITTER {925.151} \
#    CONFIG.CLKOUT1_PHASE_ERROR {919.522} \
#    CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} \
#    CONFIG.CLKOUT2_JITTER {761.006} \
#    CONFIG.CLKOUT2_PHASE_ERROR {919.522} \
#    CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {20} \
#    CONFIG.CLKOUT2_USED {true} \
#    CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
#    CONFIG.MMCM_CLKFBOUT_MULT_F {64.000} \
#    CONFIG.MMCM_CLKIN1_PERIOD {4.000} \
#    CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
#    CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} \
#    CONFIG.MMCM_CLKOUT1_DIVIDE {32} \
#    CONFIG.MMCM_DIVCLK_DIVIDE {25} \
#    CONFIG.NUM_OUT_CLKS {2} \
#    CONFIG.RESET_PORT {resetn} \
#    CONFIG.RESET_TYPE {ACTIVE_LOW} \
#    CONFIG.USE_BOARD_FLOW {true} \
#  ] $clk_wiz_0
# 
#   # Create instance: ps_axil_0, and set properties
#   set block_name ps_axil
#   set block_cell_name ps_axil_0
#   if { [catch {set ps_axil_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $ps_axil_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   set_property -dict [ list \
#    CONFIG.FREQ_HZ {5000000} \
#  ] [get_bd_intf_pins /ps_axil_0/ladma_mm]
# 
#   # Create instance: rst_clk_wiz_0_5M, and set properties
#   set rst_clk_wiz_0_5M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_5M ]
# 
#   # Create instance: spiflash_0, and set properties
#   set block_name spiflash
#   set block_cell_name spiflash_0
#   if { [catch {set spiflash_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    } elseif { $spiflash_0 eq "" } {
#      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
#      return 1
#    }
#   
#   # Create instance: userdma_0, and set properties
#   set userdma_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:userdma:1.0 userdma_0 ]
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net axi_smc_1_M00_AXI [get_bd_intf_pins axi_smc_1/M00_AXI] [get_bd_intf_pins axi_vip_2/S_AXI]
#   connect_bd_intf_net -intf_net axi_smc_2_M00_AXI [get_bd_intf_pins axi_smc_2/M00_AXI] [get_bd_intf_pins axi_vip_3/S_AXI]
#   connect_bd_intf_net -intf_net axi_smc_M00_AXI [get_bd_intf_pins axi_smc/M00_AXI] [get_bd_intf_pins axi_vip_1/S_AXI]
#   connect_bd_intf_net -intf_net axi_vip_0_M_AXI [get_bd_intf_pins axi_vip_0/M_AXI] [get_bd_intf_pins axi_vip_0_axi_periph/S00_AXI]
#   connect_bd_intf_net -intf_net axi_vip_0_axi_periph_M00_AXI [get_bd_intf_pins axi_vip_0_axi_periph/M00_AXI] [get_bd_intf_pins ps_axil_0/s_axi]
#   connect_bd_intf_net -intf_net axi_vip_0_axi_periph_M01_AXI [get_bd_intf_pins axi_vip_0_axi_periph/M01_AXI] [get_bd_intf_pins ps_axil_0/ladma_s]
#   connect_bd_intf_net -intf_net axi_vip_0_axi_periph_M02_AXI [get_bd_intf_pins axi_vip_0_axi_periph/M02_AXI] [get_bd_intf_pins userdma_0/s_axi_control]
#   connect_bd_intf_net -intf_net ps_axil_0_ladma_mm [get_bd_intf_pins axi_smc/S00_AXI] [get_bd_intf_pins ps_axil_0/ladma_mm]
#   connect_bd_intf_net -intf_net ps_axil_0_updma_so [get_bd_intf_pins ps_axil_0/updma_so] [get_bd_intf_pins userdma_0/inStreamTop]
#   connect_bd_intf_net -intf_net userdma_0_m_axi_gmem0 [get_bd_intf_pins axi_smc_1/S00_AXI] [get_bd_intf_pins userdma_0/m_axi_gmem0]
#   connect_bd_intf_net -intf_net userdma_0_m_axi_gmem1 [get_bd_intf_pins axi_smc_2/S00_AXI] [get_bd_intf_pins userdma_0/m_axi_gmem1]
#   connect_bd_intf_net -intf_net userdma_0_outStreamTop [get_bd_intf_pins ps_axil_0/updma_si] [get_bd_intf_pins userdma_0/outStreamTop]
# 
#   # Create port connections
#   connect_bd_net -net blk_mem_gen_0_douta [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins spiflash_0/romcode_Dout_A]
#   connect_bd_net -net caravel_0_flash_clk [get_bd_pins caravel_0/flash_clk] [get_bd_pins spiflash_0/spiclk]
#   connect_bd_net -net caravel_0_flash_csb [get_bd_pins caravel_0/flash_csb] [get_bd_pins spiflash_0/csb]
#   connect_bd_net -net caravel_0_flash_io0 [get_bd_pins caravel_0/flash_io0] [get_bd_pins spiflash_0/io0]
#   connect_bd_net -net caravel_0_mprj_o [get_bd_pins caravel_0/mprj_o] [get_bd_pins ps_axil_0/caravel_mprj_in]
#   connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins axi_smc/aclk] [get_bd_pins axi_smc_1/aclk] [get_bd_pins axi_smc_2/aclk] [get_bd_pins axi_vip_0/aclk] [get_bd_pins axi_vip_0_axi_periph/ACLK] [get_bd_pins axi_vip_0_axi_periph/M00_ACLK] [get_bd_pins axi_vip_0_axi_periph/M01_ACLK] [get_bd_pins axi_vip_0_axi_periph/M02_ACLK] [get_bd_pins axi_vip_0_axi_periph/S00_ACLK] [get_bd_pins axi_vip_1/aclk] [get_bd_pins axi_vip_2/aclk] [get_bd_pins axi_vip_3/aclk] [get_bd_pins caravel_0/clock] [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ps_axil_0/axi_clk] [get_bd_pins ps_axil_0/axi_clk_m] [get_bd_pins ps_axil_0/axi_clk_udso] [get_bd_pins ps_axil_0/axi_clk_usdi] [get_bd_pins ps_axil_0/axis_clk] [get_bd_pins rst_clk_wiz_0_5M/slowest_sync_clk] [get_bd_pins spiflash_0/ap_clk] [get_bd_pins userdma_0/ap_clk]
#   connect_bd_net -net clk_wiz_0_clk_out2 [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins ps_axil_0/is_ioclk]
#   connect_bd_net -net clk_wiz_0_locked [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_0_5M/dcm_locked]
#   connect_bd_net -net ps_axil_0_caravel_mprj_out [get_bd_pins caravel_0/mprj_i] [get_bd_pins ps_axil_0/caravel_mprj_out]
#   connect_bd_net -net reset_rtl_1 [get_bd_ports sys_reset] [get_bd_pins clk_wiz_0/resetn] [get_bd_pins rst_clk_wiz_0_5M/ext_reset_in]
#   connect_bd_net -net resetb_0_1 [get_bd_ports resetb_0] [get_bd_pins caravel_0/resetb]
#   connect_bd_net -net rst_clk_wiz_0_5M_peripheral_aresetn [get_bd_pins axi_smc/aresetn] [get_bd_pins axi_smc_1/aresetn] [get_bd_pins axi_smc_2/aresetn] [get_bd_pins axi_vip_0/aresetn] [get_bd_pins axi_vip_0_axi_periph/ARESETN] [get_bd_pins axi_vip_0_axi_periph/M00_ARESETN] [get_bd_pins axi_vip_0_axi_periph/M01_ARESETN] [get_bd_pins axi_vip_0_axi_periph/M02_ARESETN] [get_bd_pins axi_vip_0_axi_periph/S00_ARESETN] [get_bd_pins axi_vip_1/aresetn] [get_bd_pins axi_vip_2/aresetn] [get_bd_pins axi_vip_3/aresetn] [get_bd_pins ps_axil_0/axi_reset_m_n] [get_bd_pins ps_axil_0/axi_reset_n] [get_bd_pins ps_axil_0/axi_reset_udso_n] [get_bd_pins ps_axil_0/axi_reset_usdi_n] [get_bd_pins ps_axil_0/axis_rst_n] [get_bd_pins rst_clk_wiz_0_5M/peripheral_aresetn] [get_bd_pins userdma_0/ap_rst_n]
#   connect_bd_net -net rst_clk_wiz_0_5M_peripheral_reset [get_bd_pins rst_clk_wiz_0_5M/peripheral_reset] [get_bd_pins spiflash_0/ap_rst]
#   connect_bd_net -net spiflash_0_io1 [get_bd_pins caravel_0/flash_io1] [get_bd_pins spiflash_0/io1]
#   connect_bd_net -net spiflash_0_romcode_Addr_A [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins spiflash_0/romcode_Addr_A]
#   connect_bd_net -net spiflash_0_romcode_Clk_A [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins spiflash_0/romcode_Clk_A]
#   connect_bd_net -net spiflash_0_romcode_Din_A [get_bd_pins blk_mem_gen_0/dina] [get_bd_pins spiflash_0/romcode_Din_A]
#   connect_bd_net -net spiflash_0_romcode_EN_A [get_bd_pins blk_mem_gen_0/ena] [get_bd_pins spiflash_0/romcode_EN_A]
#   connect_bd_net -net spiflash_0_romcode_Rst_A [get_bd_pins blk_mem_gen_0/rsta] [get_bd_pins spiflash_0/romcode_Rst_A]
#   connect_bd_net -net spiflash_0_romcode_WEN_A [get_bd_pins blk_mem_gen_0/wea] [get_bd_pins spiflash_0/romcode_WEN_A]
#   connect_bd_net -net sys_clock_1 [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]
# 
#   # Create address segments
#   assign_bd_address -offset 0x60000000 -range 0x00008000 -target_address_space [get_bd_addr_spaces axi_vip_0/Master_AXI] [get_bd_addr_segs ps_axil_0/s_axi/reg0] -force
#   assign_bd_address -offset 0x60008000 -range 0x00001000 -target_address_space [get_bd_addr_spaces axi_vip_0/Master_AXI] [get_bd_addr_segs ps_axil_0/ladma_s/reg0] -force
#   assign_bd_address -offset 0x60009000 -range 0x00001000 -target_address_space [get_bd_addr_spaces axi_vip_0/Master_AXI] [get_bd_addr_segs userdma_0/s_axi_control/Reg] -force
#   assign_bd_address -offset 0x44A00000 -range 0x00008000 -target_address_space [get_bd_addr_spaces ps_axil_0/ladma_mm] [get_bd_addr_segs axi_vip_1/S_AXI/Reg] -force
#   assign_bd_address -offset 0x45000000 -range 0x00080000 -target_address_space [get_bd_addr_spaces userdma_0/Data_m_axi_gmem0] [get_bd_addr_segs axi_vip_2/S_AXI/Reg] -force
#   assign_bd_address -offset 0x45080000 -range 0x00080000 -target_address_space [get_bd_addr_spaces userdma_0/Data_m_axi_gmem1] [get_bd_addr_segs axi_vip_3/S_AXI/Reg] -force
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
#   close_bd_design $design_name 
# }
# cr_bd_design_1 ""
INFO: [BD::TCL 103-2010] Currently there is no design <design_1> in project, so creating one...
Wrote  : </home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
  xilinx.com:ip:smartconnect:1.0 xilinx.com:ip:axi_vip:1.1 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:hls:userdma:1.0  .
INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:  
  caravel ps_axil spiflash  .
INFO: [IP_Flow 19-3484] Absolute path of file '/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic.coe' provided. It will be converted relative to IP Instance files '../../../../../../../fsic.coe'
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'flash_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clock' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clock' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-5661] Bus Interface 'flash_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'flash_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_DIVCLK_DIVIDE' from '5' to '25' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKFBOUT_MULT_F' from '32.000' to '64.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '4.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'clk_wiz_0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_m' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_m' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udsi' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udsi' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udso' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk_udso' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'updma_si' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'updma_so' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ladma_mm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ladma_s' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aa_mb_irq' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ladma_interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axis_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aa_mb_irq': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ladma_interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_reset_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_m': Added interface parameter 'ASSOCIATED_BUSIF' with value 'ladma_mm'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_m': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_reset_m_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_m': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udsi': Added interface parameter 'ASSOCIATED_BUSIF' with value 'updma_si'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udsi': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udsi': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udso': Added interface parameter 'ASSOCIATED_BUSIF' with value 'updma_so'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udso': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_clk_udso': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'ladma_s'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'axis_rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'axis_clk': Added interface parameter 'FREQ_HZ' with value '5000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk_m' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk_udsi' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axi_clk_udso' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'axis_clk' has a fixed FREQ_HZ of '5000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'ap_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'ap_clk' has no FREQ_HZ parameter.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/douta> is being overridden by the user with net <blk_mem_gen_0_douta>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/addra> is being overridden by the user with net <spiflash_0_romcode_Addr_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/clka> is being overridden by the user with net <spiflash_0_romcode_Clk_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/dina> is being overridden by the user with net <spiflash_0_romcode_Din_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/ena> is being overridden by the user with net <spiflash_0_romcode_EN_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/rsta> is being overridden by the user with net <spiflash_0_romcode_Rst_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
WARNING: [BD 41-1306] The connection to interface pin </blk_mem_gen_0/wea> is being overridden by the user with net <spiflash_0_romcode_WEN_A>. This pin will not be connected as a part of interface connection <BRAM_PORTA>.
Slave segment '/ps_axil_0/s_axi/reg0' is being assigned into address space '/axi_vip_0/Master_AXI' at <0x6000_0000 [ 32K ]>.
Slave segment '/ps_axil_0/ladma_s/reg0' is being assigned into address space '/axi_vip_0/Master_AXI' at <0x6000_8000 [ 4K ]>.
Slave segment '/userdma_0/s_axi_control/Reg' is being assigned into address space '/axi_vip_0/Master_AXI' at <0x6000_9000 [ 4K ]>.
Slave segment '/axi_vip_1/S_AXI/Reg' is being assigned into address space '/ps_axil_0/ladma_mm' at <0x44A0_0000 [ 32K ]>.
Slave segment '/axi_vip_2/S_AXI/Reg' is being assigned into address space '/userdma_0/Data_m_axi_gmem0' at <0x4500_0000 [ 512K ]>.
Slave segment '/axi_vip_3/S_AXI/Reg' is being assigned into address space '/userdma_0/Data_m_axi_gmem1' at <0x4508_0000 [ 512K ]>.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 32K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: RUSER_WIDTH (1) of S00_AXI must be integer number of bits per byte of RDATA (32).
CRITICAL WARNING: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: WUSER_WIDTH (1) of S00_AXI must be integer number of bits per byte of WDATA (32).
INFO: [BD 5-943] Reserving offset range <0x4500_0000 [ 512K ]> from slave interface '/axi_smc_1/S00_AXI' to master interface '/axi_smc_1/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1_0: SmartConnect design_1_axi_smc_1_0 is in High-performance Mode.
INFO: [BD 5-943] Reserving offset range <0x4508_0000 [ 512K ]> from slave interface '/axi_smc_2/S00_AXI' to master interface '/axi_smc_2/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_2_0: SmartConnect design_1_axi_smc_2_0 is in High-performance Mode.
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ps_axil_0/qspi_io0_i
/ps_axil_0/qspi_sck_i
/ps_axil_0/qspi_ss_i

Wrote  : </home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.srcs/sources_1/bd/design_1/design_1.bd> 
# set_property REGISTERED_WITH_MANAGER "1" [get_files design_1.bd ] 
# set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files design_1.bd ] 
# if { [get_property IS_LOCKED [ get_files -norecurse design_1.bd] ] == 1  } {
#   import_files -fileset sources_1 [file normalize "${origin_dir}/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" ]
# } else {
#   set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse design_1.bd] -top]
#   add_files -norecurse -fileset sources_1 $wrapper_path
# }
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ps_axil_0/qspi_io0_i
/ps_axil_0/qspi_sck_i
/ps_axil_0/qspi_ss_i

WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/ps_axil_0/ladma_mm_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/ps_axil_0/ladma_mm_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to pin: '/userdma_0/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_2/S00_AXI_arlock'(1) to pin: '/userdma_0/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/ps_axil_0/ladma_mm_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/ps_axil_0/ladma_mm_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to pin: '/userdma_0/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_2/S00_AXI_arlock'(1) to pin: '/userdma_0/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
# set idrFlowPropertiesConstraints ""
# catch {
#  set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
#  set_param runs.disableIDRFlowPropertyConstraints 1
# }
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part xc7z020clg400-1 -flow {Vivado Synthesis 2020} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2020" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
#   create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
# }
# set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
# if { $obj != "" } {
# 
# }
# set obj [get_runs synth_1]
# set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
# set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     create_run -name impl_1 -part xc7z020clg400-1 -flow {Vivado Implementation 2020} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2020" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
#   create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
# if { $obj != "" } {
# set_property -name "options.verbose" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
#   create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "is_enabled" -value "0" -objects $obj
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "options.max_paths" -value "10" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
# if { $obj != "" } {
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
#   create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
# if { $obj != "" } {
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
# if { $obj != "" } {
# set_property -name "options.max_paths" -value "10" -objects $obj
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# 
# }
# if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
#   create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
# }
# set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
# if { $obj != "" } {
# set_property -name "options.warn_on_violation" -value "1" -objects $obj
# 
# }
# set obj [get_runs impl_1]
# set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
# set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
# current_run -implementation [get_runs impl_1]
# catch {
#  if { $idrFlowPropertiesConstraints != {} } {
#    set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
#  }
# }
# puts "INFO: Project created:${_xil_proj_name_}"
INFO: Project created:vvd_caravel_fpga_sim
# if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
# create_dashboard_gadget -name {drc_1} -type drc
# }
# set obj [get_dashboard_gadgets [ list "drc_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
# create_dashboard_gadget -name {methodology_1} -type methodology
# }
# set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
# create_dashboard_gadget -name {power_1} -type power
# }
# set obj [get_dashboard_gadgets [ list "power_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
# create_dashboard_gadget -name {timing_1} -type timing
# }
# set obj [get_dashboard_gadgets [ list "timing_1" ] ]
# set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
# create_dashboard_gadget -name {utilization_1} -type utilization
# }
# set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
# set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
# set_property -name "run.step" -value "synth_design" -objects $obj
# set_property -name "run.type" -value "synthesis" -objects $obj
# if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
# create_dashboard_gadget -name {utilization_2} -type utilization
# }
# set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
# set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj
# move_dashboard_gadget -name {utilization_1} -row 0 -col 0
# move_dashboard_gadget -name {power_1} -row 1 -col 0
# move_dashboard_gadget -name {drc_1} -row 2 -col 0
# move_dashboard_gadget -name {timing_1} -row 0 -col 1
# move_dashboard_gadget -name {utilization_2} -row 1 -col 1
# move_dashboard_gadget -name {methodology_1} -row 2 -col 1
# set_property target_simulator "XSim" [current_project]  
# set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
# launch_simulation -mode behavioral
Command: launch_simulation  -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ps_axil_0/qspi_io0_i
/ps_axil_0/qspi_sck_i
/ps_axil_0/qspi_ss_i

WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/ps_axil_0/ladma_mm_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/ps_axil_0/ladma_mm_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to pin: '/userdma_0/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_2/S00_AXI_arlock'(1) to pin: '/userdma_0/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/ps_axil_0/ladma_mm_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/ps_axil_0/ladma_mm_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_1/S00_AXI_awlock'(1) to pin: '/userdma_0/m_axi_gmem0_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc_2/S00_AXI_arlock'(1) to pin: '/userdma_0/m_axi_gmem1_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hw_handoff/design_1_axi_smc_1_0.hwh
Generated Hardware Definition File /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/design_1_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_1 .
Exporting to file /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/hw_handoff/design_1_axi_smc_2_0.hwh
Generated Hardware Definition File /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/synth/design_1_axi_smc_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block caravel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_axil_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_5M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block spiflash_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block userdma_0 .
Exporting to file /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fsic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_1_0.mem'
INFO: [SIM-utils-43] Exported '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_2_0.mem'
INFO: [SIM-utils-43] Exported '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/fsic.coe'
INFO: [SIM-utils-43] Exported '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/design_1_blk_mem_gen_0_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_15 -L smartconnect_v1_0 -L xilinx_vip -prj fsic_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOGIC_ANLZ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/vip/RAM128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM128
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/vip/RAM256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VexRiscv
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIL_SLAV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_MSTR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SLAV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_AES128_EN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccs_in_wait_v1
INFO: [VRFC 10-311] analyzing module ccs_out_wait_v1
INFO: [VRFC 10-311] analyzing module AES128_ENmgc_rom_18_256_8_1
INFO: [VRFC 10-311] analyzing module AES128_ENmgc_rom_19_512_8_1
INFO: [VRFC 10-311] analyzing module AES128_EN_run_run_fsm
INFO: [VRFC 10-311] analyzing module AES128_EN_run_staller
INFO: [VRFC 10-311] analyzing module AES128_EN_run_ciphertext_out_rsci_ciphertext_out_wait_dp
INFO: [VRFC 10-311] analyzing module AES128_EN_run_ciphertext_out_rsci_ciphertext_out_wait_ctrl
INFO: [VRFC 10-311] analyzing module AES128_EN_run_key_in_rsci_key_in_wait_dp
INFO: [VRFC 10-311] analyzing module AES128_EN_run_key_in_rsci_key_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module AES128_EN_run_plaintext_in_rsci_plaintext_in_wait_dp
INFO: [VRFC 10-311] analyzing module AES128_EN_run_plaintext_in_rsci_plaintext_in_wait_ctrl
INFO: [VRFC 10-311] analyzing module AES128_EN_run_ciphertext_out_rsci
INFO: [VRFC 10-311] analyzing module AES128_EN_run_key_in_rsci
INFO: [VRFC 10-311] analyzing module AES128_EN_run_plaintext_in_rsci
INFO: [VRFC 10-311] analyzing module AES128_EN_run
INFO: [VRFC 10-311] analyzing module AES128_EN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFG_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC_CLKRST
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_coreclk_phase_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_io_serdes_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/mprj_io/rtl/fsic_mprj_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPRJ_IOz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_control_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_defaults_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module housekeeping
INFO: [VRFC 10-311] analyzing module boledu_fd_sc_hd__clkbuf_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module housekeeping_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_SERDES
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRQ_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/la_mux/rtl/la_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgmt_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgmt_core_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mprj_io
INFO: [VRFC 10-311] analyzing module boledu_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SW
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_project_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/rtl/user_subsys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_SUBSYS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ctrl_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIL_AXIS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axilite_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axilite_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caravel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_control_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_entry_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w1_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w1_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w1_d2_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w32_d8_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w32_d8_S_shiftReg
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w32_d8_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w33_d128_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w33_d128_A_ram
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w33_d128_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w64_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module ladmatr_fifo_w64_d3_S
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_getinstream
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module ladmatr_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_regslice_both
INFO: [VRFC 10-311] analyzing module ladmatr_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_start_for_streamtoparallelwithburst_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_start_for_streamtoparallelwithburst_U0_shiftReg
INFO: [VRFC 10-311] analyzing module ladmatr_start_for_streamtoparallelwithburst_U0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_streamtoparallelwithburst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/LA_DMA/ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/sw_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SWz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/fpga/rtl/PL/ps_axil.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps_axil
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/verilog_spiflash/spiflash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spiflash
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a878
INFO: [VRFC 10-311] analyzing module clk_map_imp_G6MO4E
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1I3LT8L
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_I9HTTY
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_NF95JW
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_0/sim/bd_a888_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_2/sim/bd_a888_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_3/sim/bd_a888_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_4/sim/bd_a888_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_5/sim/bd_a888_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_6/sim/bd_a888_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_7/sim/bd_a888_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_8/sim/bd_a888_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_9/sim/bd_a888_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_a888
INFO: [VRFC 10-311] analyzing module clk_map_imp_1GNU3PT
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_J937NU
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_1J0OY2X
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_1MT4N83
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/sim/design_1_axi_smc_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_1_0/sim/design_1_axi_vip_1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_2_0/sim/design_1_axi_vip_2_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_2_0/sim/design_1_axi_vip_2_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_3_0/sim/design_1_axi_vip_3_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_vip_3_0/sim/design_1_axi_vip_3_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_caravel_0_0/sim/design_1_caravel_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_caravel_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_ps_axil_0_0/sim/design_1_ps_axil_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ps_axil_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_spiflash_0_0/sim/design_1_spiflash_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_spiflash_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_control_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_entry_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w1_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w1_d2_S
INFO: [VRFC 10-311] analyzing module userdma_fifo_w1_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d2_S
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w32_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d4_S
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w33_d64_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w33_d64_A
INFO: [VRFC 10-311] analyzing module userdma_fifo_w33_d64_A_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w64_d3_S
INFO: [VRFC 10-311] analyzing module userdma_fifo_w64_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_getinstream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_getinstream
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_getinstream_Pipeline_VITIS_LOOP_49_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_getinstream_Pipeline_VITIS_LOOP_49_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_hls_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_hls_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_hls_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_paralleltostreamwithburst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_paralleltostreamwithburst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_regslice_both
INFO: [VRFC 10-311] analyzing module userdma_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_sendoutstream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_sendoutstream
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_sendoutstream_Pipeline_VITIS_LOOP_128_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_sendoutstream_Pipeline_VITIS_LOOP_128_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_start_for_sendoutstream_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_start_for_sendoutstream_U0
INFO: [VRFC 10-311] analyzing module userdma_start_for_sendoutstream_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_start_for_streamtoparallelwithburst_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_start_for_streamtoparallelwithburst_U0
INFO: [VRFC 10-311] analyzing module userdma_start_for_streamtoparallelwithburst_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_streamtoparallelwithburst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_streamtoparallelwithburst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_21_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_21_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_userdma_0_0/sim/design_1_userdma_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_userdma_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_NA355P
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1GCZ8ZG
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_NX0Y1Q
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1BEKOF3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_tb
WARNING: [VRFC 10-8895] design contains a SystemVerilog implicit generate region [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_tb.sv:92]
WARNING: [VRFC 10-8986] generate block is only allowed inside a loop or conditional generate in SystemVerilog mode [/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_tb.sv:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj fsic_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_afc3_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/sim/bd_a878_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_a878_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/sim/bd_a888_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_a888_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_5M_0/sim/design_1_rst_clk_wiz_0_5M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_clk_wiz_0_5M_0'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_8 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_29 -L axi_vip_v1_1_15 -L generic_baseblocks_v2_1_1 -L fifo_generator_v13_2_9 -L axi_data_fifo_v2_1_28 -L axi_crossbar_v2_1_30 -L blk_mem_gen_v8_4_7 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_8 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_14 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_29 -L axi_vip_v1_1_15 -L generic_baseblocks_v2_1_1 -L fifo_generator_v13_2_9 -L axi_data_fifo_v2_1_28 -L axi_crossbar_v2_1_30 -L blk_mem_gen_v8_4_7 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'key_in_rsc_vld' [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v:199]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/sim/design_1.v:718]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:849]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v:497]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v:413]
WARNING: [VRFC 10-3129] assignment to input 'flash_io1' [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v:371]
WARNING: [VRFC 10-5021] port 'vccd1' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:123]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w64_d3_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w32_d4_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w32_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_fifo_w1_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_start_for_streamtoparallelwithburst_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/4780/hdl/verilog/userdma_start_for_sendoutstream_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v" Line 77. Module caravel_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v" Line 77. Module caravel_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling package xpm.$unit_xpm_cdc_sv_220102727
Compiling package xpm.axi_xil_sb_pkg_xpm_nsu
Compiling package xpm.axi_data_integrity_checker_xpm_n...
Compiling package xpm.xpm_axi_data_integrity_checker_n...
Compiling package xpm.xpm_axi_xil_sb_pkg_nmu
Compiling package xil_defaultlib.$unit_user_defines_v_3073216456
Compiling package xil_defaultlib.design_1_axi_vip_0_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_1_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_2_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_3_0_pkg
Compiling module xlconstant_v1_1_8.xlconstant_v1_1_8_xlconstant
Compiling module xil_defaultlib.bd_afc3_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_afc3_psr_aclk_0_arch of entity xil_defaultlib.bd_afc3_psr_aclk_0 [bd_afc3_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_5Y9LOC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_afc3_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1TZX5BB
Compiling module xil_defaultlib.bd_afc3_m00s2a_0
Compiling module xil_defaultlib.bd_afc3_s00a2s_0
Compiling module xil_defaultlib.bd_afc3_s00mmu_0
Compiling module xil_defaultlib.bd_afc3_s00sic_0
Compiling module xil_defaultlib.bd_afc3_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_USCCV8
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=60...
Compiling module xil_defaultlib.bd_afc3_sarn_0
Compiling module xil_defaultlib.bd_afc3_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xil_defaultlib.bd_afc3_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xil_defaultlib.bd_afc3_srn_0
Compiling module xil_defaultlib.bd_afc3_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_Y7M43I
Compiling module xil_defaultlib.bd_afc3
Compiling module xil_defaultlib.design_1_axi_smc_0
Compiling module xil_defaultlib.bd_a878_one_0
Compiling architecture bd_a878_psr_aclk_0_arch of entity xil_defaultlib.bd_a878_psr_aclk_0 [bd_a878_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_G6MO4E
Compiling module xil_defaultlib.bd_a878_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1I3LT8L
Compiling module xil_defaultlib.bd_a878_m00s2a_0
Compiling module xil_defaultlib.bd_a878_s00a2s_0
Compiling module xil_defaultlib.bd_a878_s00mmu_0
Compiling module xil_defaultlib.bd_a878_s00sic_0
Compiling module xil_defaultlib.bd_a878_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_I9HTTY
Compiling module xil_defaultlib.bd_a878_sawn_0
Compiling module xil_defaultlib.bd_a878_sbn_0
Compiling module xil_defaultlib.bd_a878_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_NF95JW
Compiling module xil_defaultlib.bd_a878
Compiling module xil_defaultlib.design_1_axi_smc_1_0
Compiling module xil_defaultlib.bd_a888_one_0
Compiling architecture bd_a888_psr_aclk_0_arch of entity xil_defaultlib.bd_a888_psr_aclk_0 [bd_a888_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1GNU3PT
Compiling module xil_defaultlib.bd_a888_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_J937NU
Compiling module xil_defaultlib.bd_a888_m00s2a_0
Compiling module xil_defaultlib.bd_a888_s00a2s_0
Compiling module xil_defaultlib.bd_a888_s00mmu_0
Compiling module xil_defaultlib.bd_a888_s00sic_0
Compiling module xil_defaultlib.bd_a888_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1J0OY2X
Compiling module xil_defaultlib.bd_a888_sarn_0
Compiling module xil_defaultlib.bd_a888_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_1MT4N83
Compiling module xil_defaultlib.bd_a888
Compiling module xil_defaultlib.design_1_axi_smc_2_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.m00_couplers_imp_NA355P
Compiling module xil_defaultlib.m01_couplers_imp_1GCZ8ZG
Compiling module xil_defaultlib.m02_couplers_imp_NX0Y1Q
Compiling module xil_defaultlib.s00_couplers_imp_1BEKOF3
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_addr_arbite...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_carry_...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_compar...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_addr_decode...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_splitter(C_...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_splitter
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_mux_en...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_mux_en...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_mux_en...
Compiling module axi_register_slice_v2_1_29.axi_register_slice_v2_1_29_axic_...
Compiling module generic_baseblocks_v2_1_1.generic_baseblocks_v2_1_1_mux_en...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_decerr_slav...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_crossbar_sa...
Compiling module axi_crossbar_v2_1_30.axi_crossbar_v2_1_30_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_vip_0_axi_periph_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_AWUSER_WIDTH=1,...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_AWUSER...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_SUPPOR...
Compiling module xil_defaultlib.design_1_axi_vip_2_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_15.axi_vip_v1_1_15_top(C_AXI_SUPPOR...
Compiling module xil_defaultlib.design_1_axi_vip_3_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module xil_defaultlib.boledu_io
Compiling module xil_defaultlib.mprj_io_default
Compiling module xil_defaultlib.chip_io
Compiling module xil_defaultlib.RAM256_default
Compiling module xil_defaultlib.RAM128_default
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.VexRiscv
Compiling module xil_defaultlib.mgmt_core
Compiling module xil_defaultlib.mgmt_core_wrapper
Compiling module xil_defaultlib.CFG_CTRL(pADDR_WIDTH=15)
Compiling module xil_defaultlib.axilite_master
Compiling module xil_defaultlib.axilite_slave
Compiling module xil_defaultlib.axis_master
Compiling module xil_defaultlib.axis_slave
Compiling module xil_defaultlib.axi_ctrl_logic
Compiling module xil_defaultlib.AXIL_AXIS
Compiling module xil_defaultlib.AXIS_SW(pADDR_WIDTH=15)
Compiling module xil_defaultlib.fsic_coreclk_phase_cnt
Compiling module xil_defaultlib.fsic_io_serdes_rx
Compiling module xil_defaultlib.IO_SERDES_default
Compiling module xil_defaultlib.sram_default
Compiling module xil_defaultlib.LOGIC_ANLZ
Compiling module xil_defaultlib.AXIL_SLAV
Compiling module xil_defaultlib.AES128_ENmgc_rom_18_256_8_1
Compiling module xil_defaultlib.AES128_ENmgc_rom_19_512_8_1
Compiling module xil_defaultlib.ccs_in_wait_v1(width=128)
Compiling module xil_defaultlib.AES128_EN_run_plaintext_in_rsci_...
Compiling module xil_defaultlib.AES128_EN_run_plaintext_in_rsci_...
Compiling module xil_defaultlib.AES128_EN_run_plaintext_in_rsci
Compiling module xil_defaultlib.AES128_EN_run_key_in_rsci_key_in...
Compiling module xil_defaultlib.AES128_EN_run_key_in_rsci_key_in...
Compiling module xil_defaultlib.AES128_EN_run_key_in_rsci
Compiling module xil_defaultlib.ccs_out_wait_v1(rscid=3,width=12...
Compiling module xil_defaultlib.AES128_EN_run_ciphertext_out_rsc...
Compiling module xil_defaultlib.AES128_EN_run_ciphertext_out_rsc...
Compiling module xil_defaultlib.AES128_EN_run_ciphertext_out_rsc...
Compiling module xil_defaultlib.AES128_EN_run_staller
Compiling module xil_defaultlib.AES128_EN_run_run_fsm
Compiling module xil_defaultlib.AES128_EN_run
Compiling module xil_defaultlib.AES128_EN
Compiling module xil_defaultlib.USER_PRJ0
Compiling module xil_defaultlib.USER_PRJ1
Compiling module xil_defaultlib.USER_PRJ2
Compiling module xil_defaultlib.USER_PRJ3
Compiling module xil_defaultlib.AXIS_SLAV
Compiling module xil_defaultlib.AXIS_MSTR
Compiling module xil_defaultlib.IRQ_MUX
Compiling module xil_defaultlib.LA_MUX
Compiling module xil_defaultlib.USER_SUBSYS(pADDR_WIDTH=15)
Compiling module xil_defaultlib.FSIC_CLKRST
Compiling module xil_defaultlib.MPRJ_IOz(pADDR_WIDTH=15)
Compiling module xil_defaultlib.FSIC
Compiling module xil_defaultlib.user_project_wrapper
Compiling module xil_defaultlib.boledu_fd_sc_hd__clkbuf_8
Compiling module xil_defaultlib.housekeeping_spi
Compiling module xil_defaultlib.housekeeping
Compiling module xil_defaultlib.gpio_defaults_block
Compiling module xil_defaultlib.gpio_control_block
Compiling module xil_defaultlib.caravel_default
Compiling module xil_defaultlib.design_1_caravel_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=64.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.AXIS_SWz(pADDR_WIDTH=15)
Compiling module xil_defaultlib.ladmatr_control_s_axi
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_throttle(CON...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_write(CONSER...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_read(C_USER_...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.ladmatr_entry_proc
Compiling module xil_defaultlib.ladmatr_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.ladmatr_getinstream_Pipeline_VIT...
Compiling module xil_defaultlib.ladmatr_regslice_both
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_getinstream
Compiling module xil_defaultlib.ladmatr_streamtoparallelwithburs...
Compiling module xil_defaultlib.ladmatr_streamtoparallelwithburs...
Compiling module xil_defaultlib.ladmatr_fifo_w64_d3_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w64_d3_S
Compiling module xil_defaultlib.ladmatr_fifo_w33_d128_A_ram
Compiling module xil_defaultlib.ladmatr_fifo_w33_d128_A
Compiling module xil_defaultlib.ladmatr_fifo_w32_d8_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w32_d8_S
Compiling module xil_defaultlib.ladmatr_fifo_w1_d2_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w1_d2_S
Compiling module xil_defaultlib.ladmatr_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w32_d2_S
Compiling module xil_defaultlib.ladmatr_start_for_streamtoparall...
Compiling module xil_defaultlib.ladmatr_start_for_streamtoparall...
Compiling module xil_defaultlib.ladmatr
Compiling module xil_defaultlib.ps_axil
Compiling module xil_defaultlib.design_1_ps_axil_0_0
Compiling architecture imp of entity proc_sys_reset_v5_0_14.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_14.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_0_5m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_0_5M_0 [design_1_rst_clk_wiz_0_5m_0_defa...]
Compiling module xil_defaultlib.spiflash
Compiling module xil_defaultlib.design_1_spiflash_0_0
Compiling module xil_defaultlib.userdma_control_s_axi
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_burst_conver...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_throttle(CON...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_write(CONSER...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_read(C_USER_...
Compiling module xil_defaultlib.userdma_gmem0_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_burst_conver...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_throttle(CON...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_write(CONSER...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_read(C_USER_...
Compiling module xil_defaultlib.userdma_gmem1_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.userdma_entry_proc
Compiling module xil_defaultlib.userdma_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.userdma_getinstream_Pipeline_VIT...
Compiling module xil_defaultlib.userdma_regslice_both
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_getinstream
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_sendoutstream_Pipeline_V...
Compiling module xil_defaultlib.userdma_sendoutstream
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S_ShiftReg
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S
Compiling module xil_defaultlib.userdma_fifo_w33_d64_A_ram
Compiling module xil_defaultlib.userdma_fifo_w33_d64_A
Compiling module xil_defaultlib.userdma_fifo_w32_d4_S_ShiftReg
Compiling module xil_defaultlib.userdma_fifo_w32_d4_S
Compiling module xil_defaultlib.userdma_fifo_w32_d2_S_ShiftReg
Compiling module xil_defaultlib.userdma_fifo_w32_d2_S
Compiling module xil_defaultlib.userdma_fifo_w1_d2_S_ShiftReg
Compiling module xil_defaultlib.userdma_fifo_w1_d2_S
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_idx0_monito...
Compiling module xil_defaultlib.userdma(C_M_AXI_GMEM0_USER_VALUE...
Compiling module xil_defaultlib.design_1_userdma_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fsic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fsic_tb_behav
execute_script: Time (s): cpu = 00:01:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2213.328 ; gain = 0.000 ; free physical = 19493 ; free virtual = 25201
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ricky/asoc/final_project/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fsic_tb_behav -key {Behavioral:sim_1:Functional:fsic_tb} -tclbatch {fsic_tb.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/bd_a878.protoinst" -protoinst "protoinst_files/bd_a888.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a878.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a888.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_2/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_2/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_2/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_3/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/ladma_mm
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/ladma_s
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/updma_si
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/updma_so
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/inStreamTop
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/m_axi_gmem0
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/m_axi_gmem1
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/outStreamTop
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/s_axi_control
Time resolution is 1 ps
open_wave_config /home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_tb_behav.wcfg
source fsic_tb.tcl
## current_wave_config
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_1.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_2.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_3.inst
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module fsic_tb.DUT.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
                 200=> sys_rest = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fsic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:33 ; elapsed = 00:00:30 . Memory (MB): peak = 2510.180 ; gain = 494.816 ; free physical = 19129 ; free virtual = 24855
# run all
               28858=> rst_clk_wiz_0_5M_peripheral_aresetn = 1
              228858=> CaravelSoC resetb_0 = 1
             8151658=> FW working, caravel_0_mprj_o[37] = 1
             8151658=> PL_IS enabling...
             8153858=> AXI4LITE_WRITE_BURST 60007000, value: 0001, resp: 00
             8165858=> AXI4LITE_WRITE_BURST 60007000, value: 0003, resp: 00
             8177458=> AXI4LITE_READ_BURST 60007000, value: 0003, resp: 00
             8177458=> PL_IS enables: = 00000003
             8177458=> Starting test...
             8177458=> Starting Fpga2Soc_CfgRead() test...
             8177458=> =======================================================================
             8177458=> Fpga2Soc_Read testing: SOC_CC
             8188058=> AXI4LITE_READ_BURST 60005000, value: 001f, resp: 00
             8198058=> Fpga2Soc_Read SOC_CC offset 000 = 0000001f, PASS
             8198058=> Fpga2Soc_Read testing: SOC_AS
             8208458=> AXI4LITE_READ_BURST 60004000, value: 0006, resp: 00
             8218458=> Fpga2Soc_Read SOC_AS = 00000006, PASS
             8218458=> Fpga2Soc_Read testing: SOC_IS
             8228858=> AXI4LITE_READ_BURST 60003000, value: 0001, resp: 00
             8238858=> Fpga2Soc_Read SOC_IS = 00000001, PASS
             8238858=> Fpga2Soc_Read testing: SOC_LA
             8249258=> AXI4LITE_READ_BURST 60001000, value: 0000, resp: 00
             8259258=> Fpga2Soc_Read SOC_LA = 00000000, PASS
             8259258=> End Fpga2Soc_CfgRead() test...
             8259258=> =======================================================================
             8259258=> Starting Fpga2Soc_CfgWrite() test...
             8259258=> =======================================================================
             8259258=> Fpga2Soc_Write testing: SOC_CC
             8261658=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8273858=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8273858=> #00000000, Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8276458=> AXI4LITE_WRITE_BURST 60000008, value: 0400, resp: 00
             8280658=> AXI4LITE_WRITE_BURST 60000010, value: 66653132, resp: 00
             8284858=> AXI4LITE_WRITE_BURST 60000014, value: 33343536, resp: 00
             8289058=> AXI4LITE_WRITE_BURST 60000018, value: 37383930, resp: 00
             8293258=> AXI4LITE_WRITE_BURST 6000001c, value: 61626364, resp: 00
             8297458=> AXI4LITE_WRITE_BURST 60000000, value: 0001, resp: 00
             8301658=> AXI4LITE_WRITE_BURST 60000000, value: 0000, resp: 00
             8301658=> Fpga2Soc_Read testing: SOC_UP AES data length
             8313858=> AXI4LITE_READ_BURST 60000008, value: 0400, resp: 00
             8323858=> Fpga2Soc_Read SOC_UP offset 008 = 00000400, PASS
             8323858=> Fpga2Soc_Read testing: SOC_UP  AES key0
             8334258=> AXI4LITE_READ_BURST 60000010, value: 66653132, resp: 00
             8344258=> Fpga2Soc_Read SOC_UP offset 010 = 66653132, PASS
             8344258=> Fpga2Soc_Read testing: SOC_UP  AES key1
             8354658=> AXI4LITE_READ_BURST 60000014, value: 33343536, resp: 00
             8364658=> Fpga2Soc_Read SOC_UP offset 014 = 33343536, PASS
             8364658=> Fpga2Soc_Read testing: SOC_UP  AES key2
             8375058=> AXI4LITE_READ_BURST 60000018, value: 37383930, resp: 00
             8385058=> Fpga2Soc_Read SOC_UP offset 018 = 37383930, PASS
             8385058=> Fpga2Soc_Read testing: SOC_UP  AES key3
             8395458=> AXI4LITE_READ_BURST 6000001c, value: 61626364, resp: 00
             8405458=> Fpga2Soc_Read SOC_UP offset 01c = 61626364, PASS
             8407858=> AXI4LITE_WRITE_BURST 60005000, value: 0001, resp: 00
             8420058=> AXI4LITE_READ_BURST 60005000, value: 0001, resp: 00
             8420058=> #00000001, Fpga2Soc_Write SOC_CC offset 000 = 00000001, PASS
             8422658=> AXI4LITE_WRITE_BURST 60005000, value: 0002, resp: 00
             8434858=> AXI4LITE_READ_BURST 60005000, value: 0002, resp: 00
             8434858=> #00000002, Fpga2Soc_Write SOC_CC offset 000 = 00000002, PASS
             8437458=> AXI4LITE_WRITE_BURST 60005000, value: 0003, resp: 00
             8449658=> AXI4LITE_READ_BURST 60005000, value: 0003, resp: 00
             8449658=> #00000003, Fpga2Soc_Write SOC_CC offset 000 = 00000003, PASS
             8452258=> AXI4LITE_WRITE_BURST 60005000, value: 0004, resp: 00
             8464458=> AXI4LITE_READ_BURST 60005000, value: 0004, resp: 00
             8464458=> #00000004, Fpga2Soc_Write SOC_CC offset 000 = 00000004, PASS
             8464458=> End Fpga2Soc_CfgWrite() test...
             8464458=> =======================================================================
             8464458=> Starting FpgaLocal_CfgRead() test...
             8464458=> =======================================================================
             8464458=> FpgaLocal_CfgRead testing: PL_AS
             8466258=> AXI4LITE_READ_BURST 60006000, value: 0006, resp: 00
             8476258=> FpgaLocal_CfgRead PL_AS offset 000 = 00000006, PASS
             8476258=> FpgaLocal_CfgRead testing: PL_IS
             8477858=> AXI4LITE_READ_BURST 60007000, value: 0003, resp: 00
             8487858=> FpgaLocal_CfgRead PL_IS = 00000003, PASS
             8487858=> FpgaLocal_CfgRead testing: PL_DMA
             8488858=> AXI4LITE_READ_BURST 60008000, value: 0004, resp: 00
             8498858=> FpgaLocal_CfgRead PL_DMA = 00000004, PASS
             8498858=> FpgaLocal_CfgRead testing: PL_AA
             8502258=> AXI4LITE_READ_BURST 60002100, value: 0000, resp: 00
             8512258=> FpgaLocal_CfgRead PL_AA = 00000000, PASS
             8512258=> FpgaLocal_CfgRead testing: PL_UPDMA
             8513258=> AXI4LITE_READ_BURST 60009000, value: 0004, resp: 00
             8523258=> FpgaLocal_CfgRead PL_UPDMA = 00000004, PASS
             8523258=> End FpgaLocal_CfgRead() test...
             8523258=> =======================================================================
             8523258=> Starting SocUp2DmaPath() test...
             8523258=> =======================================================================
84be2329
cb9d6d2c
db58971d
93adeae2
39d1be05
3846bb88
9ac0bb6b
ce84f9e3
ad8ddca1
edd0527f
87395010
04f31f7c
34c72d27
cbbed547
a78e0b93
c923d56a
dc5538f0
2dde0e13
ae825fda
c2a527d8
cad798fc
f0833640
c9f45b4f
c6fe136f
edc757aa
d07cacff
836297e4
f91e5711
3129efe8
f09fa15a
84452599
036d27bf
8e6a78b2
8d082c91
2440431c
3521d48a
b2aabc35
db25649c
09578073
f27ca116
d4fd9fdf
cda205db
27aba545
ebd9aa77
d5a4a895
a0804d62
33e354c2
fadb5c96
c987fd82
f4570d76
a77a3faf
c55bd2b8
c9fda08c
12ae439b
f6c773ba
e7e323a0
c0c5148c
3a91675f
e66ffae4
a42aec2a
0e39ac87
debc53da
261313c3
c7a7c4a3
cd48239e
266418e5
1f5f3b95
9f715e02
eca75f9a
c5d5772f
c6c1c597
e3e25744
f3692573
a9b7ce98
fb0b8c22
f4b7d93f
c7701502
376b0b3d
e5f45e53
f4020d60
865fd69e
eb6d18d4
97e2aaba
f9ac1851
85471e5f
fe1494b4
ca4cc40c
1d98a555
a88f45b9
c2b1d737
d442a27b
c30fdb79
d5cd4ba5
1ebd1636
117180c4
fe545d95
803a2fd5
9d117419
079b11e8
20d7acbd
c7d54200
96e4842a
c5c7909a
242ba12d
f4a16fa1
fb102571
f0e4bb20
dc210547
25862afb
b02c8e61
a7f043ba
ab935b33
a671d201
34bb4d01
e91ff284
c87c2014
cf91c4a6
fd376d8a
1b25db40
dbfb474b
d1bc3d24
d932b4ec
223e0865
da320e9b
ccf5a8e7
b364c3e2
179b2f60
cc631c34
2490d897
d8c34339
e098da3e
fc2065a3
8529b2e3
d4e3a95b
e4038685
f1076239
82289cce
1ee66eee
cfba40e7
81125f42
f8e77ae0
06fd6b32
10acb248
ca04d744
228f9073
e9fda5d7
f8ca6f52
f586e009
db5a003e
b87fe92c
f2111e84
3c62e946
8d6b1f04
cdde35f6
0309e2b7
29a57508
d0750216
f783ab1d
928e5576
c0586615
fbfebaf2
dee0ae49
d82221ed
fa0eaf35
2d1c4054
b1eac0f6
0ba15a0c
e0e138f1
f8bd9a98
d2cbfa43
def6beea
00715d82
17b459d6
933d5815
19fc21cc
10b13f69
31b07c02
fce9fae1
f3dc673f
d2a19d92
fe8846b2
e886fbe7
f78ac464
c51108bb
f6130b57
2d9804e8
cd8e356b
94981c59
c3a1411f
9b2b849c
f187f92e
d9b737a7
ce249dc5
1be75967
b09a5ad7
13ff8dba
d7ba5c0e
c8e24a87
3fa81728
cd06dd2b
fe671033
15e927e9
dca14f7c
8f676681
f403c332
cc552b85
8f65f272
13d4ecfc
9c6518e2
f9257c05
fd468f04
a69e52e7
19aba84a
f8bf325e
9f68a174
d313617e
f9144a13
f2d730f0
8786bfa3
389cba4b
c09b09ee
c46f4e82
28781a9c
9ec11d65
1017c1bc
fc2bcf5b
edb09e4b
c6f408cb
96c3c36c
aa24754c
de4e438f
c5eab816
ce0d6a5d
f00f2db8
198356aa
d2eed20a
808c24a3
dbf9631e
334c9228
f97a73f7
f3d8b6de
1573d75b
d5ac92cb
fae36a1f
09854a15
d05741d0
080df6e3
f7c870af
11934129
ef244f88
a8d139c1
2d455588
d35fde79
356508a0
b20cd4d0
c11442bc
de6816b0
cf74aeb3
d925d0e2
1a4fe3a5
f78de7e5
e9c492bf
ed90dcdf
8414d005
3e1a282d
d4ddffeb
e71bc5c3
2bf3e4de
e535ee49
99cd4805
2596b4ee
a00d84de
8acca386
d2d63059
e9d38fd7
10ea8f07
b4a033ad
8ac55ca6
06a88700
9d6c6a39
fb48bb27
e831c70e
06daf758
25370096
c223b2ad
cd68c7e8
d29ca7fb
8820ad04
94c05af4
1589753c
f756617c
3fcab494
a5121fdb
d5542a0d
e38cfc20
f5823f93
c89f1c3f
8ad669d0
c59005a1
01e220b9
8e2f225a
25b3edfa
363f21b4
f56c87c2
2b72e110
f41bd915
cd4504dd
ed653318
d1b34970
21810c89
febd88a6
d00c8b99
e96c3575
f18d987f
932e5680
8324b6a5
fc9a8c29
f4b24f43
ee1bcd60
d9dc0b31
eab659d2
2789bdff
2b3cd9c7
34451c9b
3cf7d0c2
34ca3dec
8b169d3a
e4a16260
e109d155
d96ba0a5
c27355bb
f60779a3
ca81c41c
cf731a9e
03ba0742
b8f3f23e
e7372eb3
e1627052
de5dccca
bc12fce3
de905ef5
f670d08f
8cbc7a29
b6bdc9b9
12517627
94333785
fa54b6a8
2abeaa03
8ca62d07
fef1e1b5
ed508049
04611a92
12f21092
9c4e5ff4
e4a1b92f
b0f59c3a
f793ca1c
e63f5f4d
c788eabf
d51de839
bf1cb512
bb5d47db
f1534b09
3862e94d
b0700063
0cbb94be
28504bff
a5134e84
d8c04c98
b1cee37f
2e4958ae
ea8400b1
c709a5c0
dc52e499
27041b65
f6fe58fd
ae0dc1a4
ec4ca0c6
2ed37936
3186730f
1ce13ae7
ddd3141b
1908af74
bae68e78
35e9eac8
bfbe3fd9
b56d9941
e13531d5
c452e772
f9eed514
d1c9b061
8bd6bcd3
fd2134cf
1ec0f53e
b2fdf391
e590432c
c91a8be6
c45138d2
decff500
ef68f2b6
80e5e449
f3ba2be6
328c5128
1322e9bf
cc6d98bf
dfd878f1
fae8971f
834a79e4
ee5acd10
fc1e563c
25c679e9
a1ccd75e
ad1caa36
1deb2df6
9331dc8a
8667428a
d949ea5c
0b570d82
ef1f271e
ab50351b
086911b4
f6a742fb
dde0ca50
d8a239ab
3f453f86
cf497d05
c814cfe1
c5397df4
c75a0fb6
1482fb1a
0b0dee77
b92ad24b
ab636199
cdadcdb6
144a8519
987f8874
bfade6f5
e62d567a
b1786131
f78225d8
8a21ab68
1daf7ca5
e1c03d0a
a0a66f12
92e68592
fe55ebdc
e9d63235
dcb13dfe
d5b81b22
020bc717
88102d04
2e7428a6
c4cce52f
097b530f
177557c6
1dff5bcb
f53da05c
e77aaf05
fa7c68c6
dbc392ab
2fba0987
833e41e2
e6a9495b
b0467020
166352f0
f384b23b
2a2c64dc
342803ec
c08fb833
e7acb6a7
8693a793
1194b36f
a01ec337
f9416a35
fc872bc2
e81b898d
dca5ef43
215cf442
1e43beb7
db484f2b
93e51130
3ca543c7
f42af1e5
a25a266d
af14a058
b7facd77
3ae20961
f17c0131
e9f6a9f1
107b6bd2
aa63d2d7
ea94862a
ed55e03a
d40b5597
de1de3ff
b807888e
a46f27c8
e50e4197
df29691b
02e51638
83989103
e7f357f5
848b69ee
ea569812
0823fb44
f94e8d68
044078c9
00f0b27f
e55fd785
133aa33a
a2894cae
15e60795
20e48784
021c0e67
d9a5260a
8bbfe4a1
fa89adc8
f4e0902b
2bb01373
3c236fa8
e639c1ae
09ff632e
ff816bf7
d2c0bca8
25bb2de9
1cc02049
2d21cc6d
0f193817
92dcfa9e
04d4bbac
83481bab
d0457475
16251681
d51a307c
2dcdb29a
ce9b6480
1cee2c86
0aba3223
33c3880a
90e41e48
29ad17e9
f499b3e3
dfe3ce9e
95d55378
c990e6db
e36a6ac5
cdccd74e
fd52d2d1
b0592167
f9b8a0dd
2bdb3637
fc2e109d
1c3457d0
dceb4e9a
c1d0c68a
d73da6ac
de051eb2
0d2458de
85943a19
a94dbe97
e39958f2
b67217af
2b4e86de
05fbccc3
e7e3433c
e37281a7
3463ee6c
f191bb24
c34bce9c
edffa051
92502be1
d26a3f00
ae975e15
c069df68
a509a6b1
08debdd3
2c9c683a
e24400b3
d3fedaf3
c4eb084f
e79fe04c
e72f0969
a87866ad
e8973389
e913aa77
0fc63d2e
a2a0b665
0e526c6f
0bb46125
1e18a9e5
d23e07e5
a6c6a37d
ddf26921
9ddab09e
fc6da189
f628a721
da600b20
fb07f4e6
f100fae3
dfeab639
e45c694e
b3ee0e79
eb0008cb
070491fa
cf5c726a
21f73db2
855d773a
cb841a4d
edb54d0a
0676bb3d
ed02ad06
16b452fd
01bc9743
b62671bc
f66f9ff1
bc9c8679
b82c3781
b2c2f898
e2bceb39
dab0f173
1ae922e0
8d73ea59
b2b6c16c
d3ae7fd4
a69b47b8
ba1dcd8d
3ec33699
f347561b
8c631b7a
9469c0b8
2804b570
df434825
8d633458
0ca86c43
02e4fee4
d8a26e90
d0483359
a54adb23
f507e296
2249c8c1
ec54b34a
c794a439
f1c175f3
b1413990
f7118ca4
b8d5ddfa
f29d2350
9e4ed429
d0b34cf5
d724b25b
977565c1
9c0fbbf6
a828b322
0c2fd1c9
2965b673
f3f01d67
aa89ccc6
991b528c
b49de718
b65a4bdd
38231765
cf759eae
f93de7bb
d7ec2ede
f160ff3f
e761cdc1
c6bb5729
c3da7456
381c56b4
2b3c424f
8478034f
0ee9adc9
d58fbd69
fa25f089
cfa6f55c
168d41e9
e536b32a
e9ae95e0
c972baf6
9c62ec3f
15ae0b1e
c6118259
9b89e9ef
9eeb3f39
b137f54a
3df824df
e4f9684b
04a24dce
ef2cc101
1b95d656
e3b95b4b
d9861dc7
d2e61c82
ce1757a7
8c5afcb2
1a4b6dc1
383c7c7d
e862c58d
a2037acc
134d3a47
1a3ff7ac
e2b49d09
1807c4f7
8d939bb4
3247bce9
c9439c3a
38211526
3a21ba49
d16d6ee6
dc60b9c5
f297a496
830f712b
dd00770f
c674c805
3cc79089
3706d980
32c36b23
d677050b
f62104c5
0fb8735a
01dfd35d
e62f78d2
9c1fa333
d14e7dc2
ddff76ad
1e8293b3
94f2e4cd
b0e3ff2b
32f25ba7
0f6692f1
9818c0db
2a70792e
f20fb99d
12d26f8b
1bfc674d
20fed6c7
e7078468
9ad5e358
cc6bab03
0c9df2b2
f3732fcc
c06f3956
043c6ffd
9da704ad
10ab032f
de163e59
1cd9527e
e65fb71f
d488f2b9
0475f5e6
f45891ba
c3a15c7f
21dce7d3
e112b5dc
0f302350
f4b6b07d
310d0ba1
3cce0380
ce72bde9
fdddad1d
3f7fc9ce
faabb0c0
07e9c846
df7fd6d4
e064f550
3326eb1f
f640f305
e186f612
d6a5e89f
ada944ad
259a8d6f
ec2ac481
fc40764b
80d8a65c
d1a915c0
81184351
0de98c5e
9aec4cef
ed3bf8f1
fceab1e6
bb25859f
d7d6ff41
133f844c
0cde098d
a7606d71
8bb9a5f9
c28f5422
eb366bac
d0f45eba
cfeb74fc
c6e50eb6
b37e8ffd
d7d96dc0
2a6ea20e
f02c2932
d3a02250
e100fa58
d70a27aa
9aca0c4a
94c2af28
94c66a21
c4c83a82
f6c44309
dca26d07
f28f4a3f
a16aa7a0
fdf0dede
fe16120d
f080298a
f87c1d50
aab5eaeb
e9054433
1b3614cb
3a7cc4e3
b58f84c1
0825ee81
e9c0fd12
82a2b396
31f5d4bc
d1079614
1bb6d1e5
eca5ad21
f094c871
0e9b72d7
b3503789
3b412049
f70d7076
ff7f8786
c3590b73
3ac0a836
199c50ad
9ac144cb
03f9f914
ee7d5074
9302110c
d2f85ec2
2ff76dbc
da711288
aab765e0
d42249cf
daaed3eb
ee935c83
1428c4dc
be0442a3
2ed79915
c593028a
8bf2c490
c8b49b24
93c5c0df
0e479df7
bb95f433
a72ab4bd
f660526a
1c76efbb
cd6c65ab
a305bdc3
1cc81b77
d87810f6
a8df3230
d4a445b4
c5a74dcd
0617ba18
bf61ce34
e4e57ef2
9e047f72
c3f89c76
b007571c
d32b37d3
b51073c2
fe28715e
f3d64056
b68164e3
c1e21796
b4a9d670
2ce487fb
dbb9a97d
07c20302
1063804b
b6e0a1c1
afb88e66
e5a741bb
99177201
8932aafa
db557b50
eed9ecdb
cd6850f9
95ed7917
35cc5595
1dc2c963
0334a6ad
c374c078
87015c61
a1378a07
8a36036e
e30661b7
d26950ce
1d394f41
dc9f547a
f0cf26b8
220f317c
ce087655
97a9e943
c96e6442
f1b44f1b
d776dada
c95e38b3
1d896702
3fd4e4b5
b500424d
e22e80cf
cf79cb13
dbf11fcd
dd7570ba
d71b03d6
1a6974a6
ee7e2f1e
f7dee5b2
9e949672
fc78050e
b8ea246d
b456eaef
977ebb44
c630d8c3
d0a86837
13832726
e827238d
f6174871
3be9d36a
f09f0ce2
e410f75f
9b5714e6
17ca4ba8
e4f1852b
22dfe030
24f35f3f
189c4984
22e047e6
d4778d1c
9cd0a471
fc4e8f36
bfb0ec8d
d0c61ca2
b061d53e
dfb1c1f5
f012c210
09734201
306d0e86
8c231a0a
b97b340d
bc9af92b
8d6a2f5a
d914436b
edea0096
95af3cd5
b5eaf745
ecead06c
3cd05b4f
029a0d79
cda7dd60
e496561f
f17cd5c7
802bc72a
e22d18b2
98b0db25
d3a9eece
18dca28d
daab0d83
ee7e8911
ee54fca2
c75b2bd1
0ffe5e98
a497f9e4
3e535b76
ebf3260b
fb78fe05
c00963ad
b9cc59de
2bfc89fd
b012af51
ee428aa1
a9df0994
1a3f14e2
99c7fc7b
df561e63
1ca26967
3995336f
abd35da0
86077f01
a1712a7c
ff9cb2b3
dfca06d2
f52ea724
813b31a4
b4cb5a46
3548aabc
3e8c6454
b683dc89
9a5c5ba6
c81f40d2
e5729ada
fea31d8d
98ca59e7
e4a0eb3c
cafbef88
a3440948
e3c649b0
8a9ca160
ecc4b0a7
c6dc0def
a9865dae
8fcf731e
d5698033
96ab8154
3eefde38
ebc8f830
94b9d14f
027479d4
d3a9afc7
8f6fd581
ef79ff8a
2adfb2c5
dc1f12d7
b57257e6
9c1e7def
e0520afc
b83d910f
abe658cb
2915073f
e533c722
ba4dfba8
2b0969c2
f43abb48
f741cdfc
2e88b740
942e22fb
b6a23d5a
cb6ff15f
fe265811
aed89fca
c479b116
ba489161
c2a0095b
f92f3841
a595197b
8c732d00
cf39bfff
a7c8bc40
e12ce8e9
cd374cbd
89620c7a
09deec0e
82f76841
171638d8
a554d820
28d3d423
d4d38422
3fea0d4a
3a285c7b
02f7b052
cd9e4a6f
1bdd211c
07c6a742
eb6e4046
c94acf0a
c74b6196
1111769d
e9fe2bba
a53e1898
f1498dab
cf4af2b2
cfb8e9a7
f27af01c
c1027798
c1c5e314
c4e4cfd0
27bedc5e
2cebe487
028022b4
0b47c1e9
bbe5735f
112f09bc
d760f98d
be5d459a
a13b14c7
cf8c4f99
389c0e78
038f8e96
fd21a2af
3a207b68
0eb9148b
ec760ef2
c51f727f
3f91edd9
13d8876b
2ece785a
b3b3cd78
c75bc98c
c78c54f5
b76cb57f
c29f5526
a5cd1c1f
ca2baa6e
9be65544
1e5c9628
81b371ac
8f8cddbf
3f6265b1
edc40f4b
da113aa2
964c5082
ca6927f1
d73cc37c
e47a6304
148db149
e15026d9
8c34780d
dec5ed51
39bd8cca
3c92a06f
b8ed7d20
c25d2ab5
32ab0a14
8afbf818
e803ad37
8d592311
9aaeb791
0a2961d1
e47300c2
307de85f
d81d1bb7
d4c99554
2a5ba001
05477e01
9b741f19
c2f9aea5
ce8720c2
c8412ccf
10ffdcea
f02dccef
21f86b38
916a5d30
cbf3ab9e
2d65cd5c
06d41371
fed02afa
12c7bf56
1f90bf28
c37b49dd
de60ea63
ef3e6cb8
277f9b80
de836b1b
85e08620
8dc1d7f7
8d6c3271
3f6c12a8
d34cb8ea
cd2deb02
df185c40
f3a1736a
b2651541
00cf5eda
e9b20472
f3374cf1
dc171a2d
cd020f18
1fff5057
8ee440d3
9511cdb3
1be65036
1d0b88c5
bfa302c6
f21d56ea
b484b65f
d5b861c0
fb7a7f07
e0d11c37
d703d287
3e8a91ba
d82317d4
f857114b
c8224dbb
ee85eb56
14275ed4
26dcfccd
f545100c
adccbcef
d0040639
14a9ba0c
0549169c
d8a8b39b
e08a67d6
ad526dd5
e5d37e92
f462e634
de633781
e1b55448
8436b66d
bfca36b8
fdf15bc1
ba7aee67
db237578
d810bee2
09f134ed
928bad86
fe100dab
a6632e1b
e87cbbad
d1ea3efa
cd91667a
c1ccf583
bff71e8c
93b734ca
e683e88e
29d64204
eb28b683
249213f8
eaa80297
930c3674
ece3295c
9099add8
178b2c06
c1123841
e63be6bc
91abe658
fdc7131f
8b737448
8a3bee03
f61abe12
e0fe6494
c8f260b4
e456b3a6
3f0d1f1b
ec59b561
da8d62af
e483356a
199a8201
29d84e20
c5999296
97459c96
9f341508
011deb07
daf3dc5f
293c191c
132354a5
2a5a0460
8db0f0dd
e7514da1
a0d445cd
d1ab5246
d6340f0b
2d3f6550
f7085557
d7e61b1f
f81f4f99
833135ba
af27a51b
db17511e
f25d6a7d
c84aab7d
21850fdf
fc5d5fe9
f9011484
c7e4949c
f38187db
ab469199
8867adcc
a204a2ab
3be935d3
264697a0
0bd7c7c1
c3001030
c7c0fe00
a946a811
109c97cf
12c118d3
f158f91e
bc07c159
b1f38c17
85d1e122
bc47e88e
81d9a2b4
d2e90310
1c2f2f57
cf30ebe7
9e08d22b
b5569fcd
c1bd6994
84878bf3
f8c19f3c
d04097f7
ddc9f667
d4c82428
bd9032e8
c36d27f3
dca7e159
ff39e94e
b33377c9
fe63492f
b3bb191a
d69895ca
0df32dfb
c25fadb5
2166e6cf
d8f843cf
2f5a151c
a847acee
e80af8b0
9a3b545a
b0607151
3870bfa2
08ea5f55
f9b0b11a
b94ad0e0
b14490eb
e37a7720
2af54257
35c0ab86
e509554c
81fb34ba
0ffe97eb
90b743a3
227b1b69
c975edcc
0b7516ae
332894b9
fa512721
9c65bd6f
05c63e00
0f8e52a2
c6b8aa57
0e172eeb
8c7ee8ab
c4aa1e97
173ff7d5
334c25d9
3cba440b
b7f644a0
098c91b8
153b6150
ed4b72da
e62d0940
1594bcea
e4760fc6
c2e02fff
caa31943
ba80e5b7
e887b4b9
bd611607
f32ace1f
02f42625
f803a995
c0553c6a
8429db3a
fb14af7d
a0d03e6e
3b69ec2e
24fa19fe
a70c5d53
8506bfce
897ae6cb
aa00d9f1
2bd549ff
b2b82810
f5503114
f5b46567
da74eca2
c7b0880e
e8c0811a
fd64edbb
da9670ee
2c6e060a
9c525554
29d2f428
c29a2822
ad7dd9b0
c5f11aae
d750ce0c
8a5c40d5
0d7a2b57
e948bec1
bdc65cde
fb244f00
d6bf3c0c
e46d0e0f
fb8a3603
d2b8b030
c4715b10
3725be70
fffb9152
33a8372e
82449be4
eacdf5f9
db3b9082
cfe53c2e
11ea6faa
fab33278
ed26006b
e9afecc6
ce3a3c8c
bd5e829c
3b603d5b
39207331
95f1c631
f67ef603
aa4d66d8
eea4e364
061f0c76
8c28769a
f06c7388
cd8607aa
c274c975
99ae7e92
f2e13d5e
06305413
d8790568
f8da3602
e455a605
d6772f72
194e3dc5
e84cc8d3
fda3e427
17be168f
c2703f5a
e70f7c89
001423e6
399fb449
f9a65ad3
39aa9475
12b5e23c
152b8ff7
1c7dd108
8ed62478
d6385058
0b20c56d
1c34a5cf
d9f6ea57
8b68598c
e3ae6bfd
ceddc83b
fda5566f
c14abeee
ea3cdd34
9827a484
c0dd9721
f26dc6a2
a016d871
a24f17fb
39efd2df
94bcdeec
deaec168
26665eaa
189e9466
bb233dd6
ecb83d71
031c3a11
1e523544
fe3f7830
ec5b281c
be244afe
f1b1fa7f
fc63c36b
b4d25c92
eade56ca
ff7fba5e
e7421a7b
c2819eb3
d7181d5b
e905f654
be5a381c
bcab0948
de4ea0cc
feac62fc
b5a43c41
baa43795
f23ac133
e05537b0
a7defde1
f21166bb
9872dfed
eb6201f6
8051de41
e3ccf78e
c30863fe
8f2ef9de
aa5edf58
de32028d
fccce217
865c5fa9
802724c8
bd962d69
d5e9232f
1cedf059
bd14e544
db1c0047
24eeb830
f809f106
baff00c0
81e19a66
ebfe3e66
20f02876
fff8a27d
c5e15fbc
05f4b396
ffccebb7
ecf1f333
e713f384
c6bcb15a
e6e0df6a
f3aea4db
d26b48ea
956a2be3
f94c287c
e2143417
d491685c
365f3251
26d8f425
d87366db
0f9a8658
1728907e
dd7817bd
af9bf789
ea0343a5
fc6ea396
c77b5bce
ec0a9b84
de59c1c2
1b26d8fc
a5d51daf
e02cd800
3fad38e4
1fb42c70
be7db9ed
26e5a172
c725e4a3
c9c3d701
c5a39f0a
b0a978cd
f4a4c9cf
f97720cc
3a486907
c31bfcf8
d1cec4bb
fc6e372b
8c172df9
bf8a34a1
08c46f6e
cb7c7be5
d4db9da0
cb06b0a1
f20b6229
2f665e40
dfe26345
fa6d0f29
b1a5b0fd
f332a43a
d188145d
2d9fb3aa
02006b21
c886fed9
ac83e2e1
cf2215c9
e9b6a7f5
235a9fde
163a8b18
b27cb604
f7ea7d5e
a27205c2
8e2508b3
fbf358f3
1f18a1a3
d6b311a5
ad3daa64
aba1cdf8
0d2b344c
ea288e73
ba68deef
2ec5bfd2
d4c8a088
9f0b8727
a82ce2ed
0dd1472d
16ad6c70
fc1b631c
beda4fba
22e80db3
c7af7c22
b100f232
df852f54
ece46359
fcada473
856bb0b5
1c32d3f2
f250146e
d79a1f50
f6094383
33ccf37e
a8595804
e3c0646e
017866e5
978d5853
82cd2243
0979cc8e
966ba90a
3a028840
1938cbab
0b9379da
e56173bb
ec9a9f5a
fe9a3fa6
114f726c
07f67afa
d6e57512
ed9557af
cb3ebc05
9a6c5a8b
2224316d
a0fd15b2
a6f6aefc
cf066bcb
a21643b1
d7081ea4
ec78fe06
ccbb5dee
8e8f41e4
fcbee021
cbc92b25
b1faf59e
015d0a25
eeb9d5e7
e8aab368
3f9c348b
c30320fe
07516dd5
d5c4f9a4
e93bf7d8
d8c81b03
f08d6602
b67bdf98
c49f39ab
cf43fad8
0e280308
c64ef472
3d4fb057
1592efa1
f27c507c
d3663bc0
fd89dd1e
01f48ea3
c90190f5
f742a313
cdc1d267
39373216
d6c363a5
05d7e509
f02c5d49
ff0f1752
06efc142
f1fbd95e
11a5ff9d
f10af100
b1912442
b495079b
bd25f677
a59ff8c1
aeb71af5
d82ff785
f54a8332
fdcff096
3cfd0167
32886140
dd35c6e6
c953b515
9a32c89b
0b8d6fe4
dc7df9d0
14e12557
cfac25c7
f27fc2cb
09a2b54c
c760e849
324a3e7a
e902467f
fe285977
895e920a
f0729803
215f397b
fc0c8fd8
83b92f08
ec7f282e
e5049763
0bb32f61
a8bdc6ae
912dbb02
e07188bd
f60e5bf7
f033ec92
c73c176b
f2dd0261
d09d759b
3c0c523c
d7d98d20
2e75456f
e738e190
aa8197fe
d80dd22d
f91d18de
1a4cac16
3c9a1459
f25a7e89
dcd915af
30ff2835
b26e8d49
fc550a36
f3085700
131b950a
a576e48d
0f709f52
37ffe7a0
01b38375
dd76cc6a
11242322
d42bca62
f4c6db8d
d8a733eb
1ee6621f
a6b95c19
f2782e25
185bf36a
f8632d60
0085c5d8
ef8a115b
b1dd1cc5
e7ed3f1b
b2ef9851
3774748c
a4ccb53e
df61b3c1
9af1e935
cb302a46
a6c33bbb
d1967b47
89e532f2
85af1bf2
09a3d221
3040fa86
ea5b5471
09d1e019
9b03c37c
130e3e11
fa9e81ae
9aef2e20
95a24565
15020946
26b85c75
01aec1c5
d5560544
afac2e99
c3aaee6d
d6bfbe58
f1fc5719
c66bed04
f3192c61
ddcd11f4
e51583b7
a438ff2e
b07cda58
c9efe997
ee8dc169
ee28e920
2b012150
e4a082fc
998ee337
d2c96c7c
b7d38795
f1db62f3
ea5dcdfc
dda032e2
c2b8dcf5
826f7453
c6120e21
200fa778
024cb793
c01a3102
085ec634
e029d8c6
fda35c5f
1f1f172d
c60222c9
e64d8d42
94e6a44a
2b2abd9c
1ae8c77c
11784af0
e05ae2ff
f923c87b
e24847dc
a39776e1
d87d00b5
db5be1c1
13c0abed
e5f7f5bb
f9dfd784
f8594413
8da083ce
1e513a08
aa7b5d80
e2f72a6c
f81be19c
e84d0176
afa569e7
2cb58f45
00bcaef5
edfdf421
a3a1c480
102c0693
e45e7390
fe29faf4
9b72fecb
30fc5501
a6d60fbc
2f265058
95431416
06abed18
1514872d
cecda0d5
f22f1af3
e366d2e6
ee483f30
323473ce
cf0dee54
956e94f1
d6519100
a09e6c30
82018edf
f6c34b59
d8532000
f05d1af4
c7badc64
c966854c
e00dfcb4
20c83d76
db891b98
231c58eb
3b971887
dcdff98e
05392706
1164a881
c0d03fde
ee44a29b
93a1bf3b
c07d388f
1471ff4d
eec1db83
8310c076
9d032b43
d782c01c
24c06a00
26359300
f8107b21
fdb85360
b5cc4860
16de781d
e9d18197
d496cb8f
df9dca67
3cce7e49
c924b722
b869e70a
8fc71ea4
85acaa5b
c7e670e3
1711f4e9
f0a8f301
f336e147
0fb0e602
23443972
c059d921
280cdc3e
fabf94bb
244c7909
fb196e33
8b8d11c5
311f59d5
d6de2808
ec38c873
d8d0f086
be5d4733
efaf18c6
c39172f6
d50ca443
ed4113ab
1db72056
d7d723da
ead63d0b
87e53aa8
088d5d9b
b8b7c1d6
cb004229
1d0d85c5
938d9ffb
15c547f9
954712d3
ecc80dff
28d4b30a
db88b933
b86b5a38
174e0fd7
e1400d97
19db6669
36fa6ed3
ca18bc6f
3135dfbf
e3f42320
eacfb723
2e19490d
030a3415
eb08cf81
90dab9d1
c71ad033
93e4ee35
f2239ff7
d4244686
9b05e2c7
c1049844
e624e61c
d8c6c3e6
e1ec542c
b2c6bf8a
210c9d94
c4e7180b
db99851e
deb274f2
bca6231f
e0967e42
b3f92b7c
ff48f38f
f09f4ecd
01767cca
3d988b8d
d9bad3bc
953c776e
982662c9
07f75ca4
d8e5d3a5
dd33d43e
f9e2a83e
c4376479
ebc3df3e
a16b3923
0ed14ad7
ac3b4c41
ba952a33
8da685a1
ed6b5aaa
8ed45e5b
c0fbe897
1c7ae41c
fc52c0fb
32695968
164a0cdc
27dfa0de
c9f9281c
ec48618f
20433568
942802bc
cc476b3b
c66a9f45
d38f3db1
1a92a252
f060f049
f41c1b27
dceb9146
ceaebda8
d0d859fd
a5bdc537
14c8885a
346c8326
fc5c660c
de1ebe77
d124ee99
eb86a500
e759980a
0ea94331
f87e870c
fa2fe889
ef4d5bbe
f7b24f5c
e7cbe309
cadd9b48
b56c36c3
fa7e050b
b6337d37
2c603d51
c493c412
da81d522
bac74178
86e212ce
f028def6
2743ad31
c3eb839e
152a5d01
09ffc364
f7f108ee
8deb4756
a616c98b
dc50a56f
1689ac8f
2a3bed45
fca0765d
98247880
115503eb
9b5bc911
f4fa176e
8824ecc6
0e80c169
e380b601
c37ad922
fa477d0b
d631d1eb
36c39664
f2a80e80
e3fdc90d
069d3f76
dac15fa0
9240b133
def47c3a
d1ca0ca9
f9b5dc54
cb0f5b32
fd6c48d6
3db1535a
901d8859
e1bc11f7
236fecaa
84a84c50
b38d7566
e6645ea5
27c950e5
cd35f47d
f4522989
b39a5358
94ca608e
ca15c69e
891c8a83
3db01a30
ec16a9b4
9012236d
dc37d14e
a6bda100
eb5e461e
324651c1
c79617c0
d903f315
925a3a88
b50bfb3a
f2ebb5c0
a70b517f
9309dd81
11c1f78d
05f593a5
1fd1e61b
ad73e3cd
346d87ac
f36977c5
ed3ad144
a86ed0c9
ca828fd9
f4d3abc3
90b8c4a7
8a30d921
ae66a752
ff04852b
181acf5d
e372c1b3
114f4446
3b72aa47
906eb0c7
e54abd6c
afaa8b8d
a0bd67f3
c0193caa
2e30b6fa
eec33b1e
a7e98230
c7d7db28
c93014fc
d5c56d46
31199750
c4a1e59c
3e20b27b
94e5d3fd
af3a4a21
b2831cf3
91a475b6
1c3be81b
80dec011
0ebf057a
8f39def1
2470bcbc
d0189f72
332fc244
aca49107
3cbe30ce
bcbd308c
88e95670
cf0b1439
d1c8d606
0bc84526
f3ad8fad
8d5ff98c
249286b3
3223a226
ff44b386
2642fa3b
b7891384
ff6b39b3
0fc92a9b
f50b3d9e
fbe1a08a
cd71da74
f2af6869
066ade3d
f4b0a54d
d3dcb8f7
c05b7109
db1a7e66
1a57c66d
07f29add
dab337bc
b3758f53
c7f182bf
fb682a55
a2a4bab3
dc260f73
f0f36968
d78e3a08
2c9387ac
ded556d1
0a7eedd7
8f5ef430
100dd8b7
f3091654
f36966b6
c2680af7
dc72a2bf
f6d8612d
f7b74df0
b9406c65
9429f0fe
d1a8037d
1c4a3eab
0ae87027
b074300c
25ab287d
24c102f8
f09398cd
d535331b
e3560060
ebd49a14
13e99982
c109cd79
d1d484c2
f8c89149
e5be1ed0
39d25eee
193520ae
eb7aa779
3ef33fa8
254d06b5
f34a32c9
f61b60a9
b23d72b5
db6867bf
0560c293
d9fe29d3
b79e3590
f56691c1
dcd7fe15
ce7a8bea
2d71972b
1cdc810d
161b1487
30688549
c38cac00
8d4506a8
b50b23ba
eede8e15
3897cfe7
3c2394f7
dfe8961c
a5ec6736
317bc969
220ffc52
ebd263a6
ce7609e5
f649907b
f086064e
e1dd2619
144dda2f
f1221a00
ddcf43fd
e485aa26
cb47c4c6
fcac6146
29170903
c6a90ab0
17e9740c
1c50cf51
19fbe07a
e35516da
c0dbf30f
ffa5e6a9
9ad7d3ac
fb8a4cb0
a97458e3
fb303390
1d478fd8
031be304
e6385592
97477a0a
9c7b48c2
fe56067f
133f2fe5
ee98e3f6
afba78ef
e2af63c2
2edeee4d
ea43ab26
b794ca8a
f8ddd6ef
f4c2583d
a321825c
ac572304
ed84017d
ddc744d4
d0a5841c
0a1e682b
05f46a07
d771b588
1699ee3e
a1901e32
e548dbe9
c0b1787d
14de2d98
3b3cf9f9
860cd90b
3ecf68f4
c1efa3c4
ba0c634d
f186952a
fedcfdc4
b3763929
b8e96149
d3b93a38
3260cc10
c72f73d1
044590be
e58e297f
df0ad485
c5b900ba
0a55027e
2b4af478
38727b00
f103f56c
dbc2e0ad
2f449d3b
1bd97a3d
f943f623
f79c5b56
18302e6d
38846fc4
d17424da
891c2e74
d2b7da57
e6a38a94
e42bff62
c8bb1c81
b2e9f8f8
2ae56b36
30115bdc
1aa524ea
0181a721
063d44aa
0a8e6657
b9ddcd1b
c028a6d3
1e1a4afd
e3b27077
f0f37b7a
b3aeeedb
c0ae5efc
97615f7b
31a1dac8
f40c97a1
d39f35d9
e4695a88
854110c0
32e37c63
caf967a8
974cd73c
903a78bc
276b7438
c0a50dd4
25bce8ac
d0df86d9
afe83250
b508ffd9
15a51b2e
c5e88710
f634a09e
d80d70a5
8bd9bc4a
b6f15b3c
f2300d0d
dfe7012a
d7052cc8
bddcf9a9
a8d50c94
8ccef87d
bfda3998
23a755a7
89f75f8a
ab87f018
22ccfc94
0f2f45f0
f93e5b79
94128141
dc0b5850
a341c757
1ed4aa03
18a86b03
fae002b6
94e595dd
2c054c9a
981e57ca
e6e54f81
2d03ee0e
a7ac9f7c
fe799464
0e91ef73
8478e5c9
bece914a
0c62239a
e65be3f4
90db09e1
35e407e7
c0a69724
1c3fec0a
38863e40
9dc80d9a
f82f9418
93035d15
c9b135c1
07fc43c3
c2bbee42
c2043e01
8c6d243b
fe31e073
2847e995
d93181ec
cdb0715b
a5d16b3d
0000ca4c
3f02ed6b
e6ac9f1d
f38ff2e0
d6bc989a
8b8e4394
fd693819
e7157958
200b47c0
32a3bd66
dd74802d
d6c69aa0
34f9177c
b06ef4e9
d26d97f1
ee21105f
fa55dc6c
f78b68f1
8cc374be
d88dd67c
b73e0a9b
d0193fa7
1cfce2a6
d4c727b0
c43f78b3
e4e0678d
e13c5b91
e6ce83a8
dd25eb80
cbaeeb72
be62471f
efe0468b
dab6ad30
fb8f3269
9918f49e
e0557df1
d3d6a168
9be4b0a4
ecef9692
df50587d
e8db46c3
e239a629
95caddc3
32bbd046
f914f573
edf0d9e1
27db36ae
e259895a
de441b68
104a637e
861f525c
bd0957aa
c5b46b54
cd53bb8e
b2d85af8
88ea8deb
e17d13d6
963e49a1
ad50d216
11d0ea4b
ac7f6985
e80f3432
99d03bd4
ec11dbe2
df90f39c
9421105a
f9612fd7
3c6fc88c
bfbef189
a98c3c56
f9202191
e3507d24
c9792bcd
ccdcb995
db94b0ca
f2cf7e8b
f90b834e
e6b0d552
14a03469
ad861afa
b6534d0c
ad3253db
a3eee4e0
f306b07f
d2c43127
b93467a8
ddb7b352
dc4dfabe
28697d68
158262d3
1f1c942e
f90a738d
fa95c97d
ce8cd684
80b6fac3
e858af65
344a4f8a
cfe0e94f
cdfcadc1
d1f445f3
fddfbf1b
21d52f78
cbdc6d22
dcd548bb
d04efb8e
feaa786d
f526cbfa
14d824a3
135f7703
ec7e007c
ef8ae00c
c81f0976
e9f28fde
f49d0a2d
f278d367
8d397442
ce1e1654
9ad1e1e3
e79b86fb
2f9b9c27
f4201c1c
31721b23
dbbba360
a4ea41eb
bd8b0365
ef57c086
f2420a67
ecce95d5
1d524873
c32af37c
f698efd7
2e987925
c0448141
31c36cbe
b6dd7155
12d7a1e4
adf58a2b
1d96723d
0bd798ea
d069824a
393d05a9
edfff4bd
1e1001ff
cc211644
0b7fd8f1
d31c6e68
90947842
fd09c349
c9da7e6a
102631d6
da6ef6e4
c1c13b41
3f5ff2b5
11e76d6e
f2ca4cfc
0db1d8c6
b8c39b00
1f99467c
eb8de82d
d3a5e8c5
91c089ef
b33f2f68
fd4e7254
9826b6ec
c501458a
8b65e6c7
c24fb853
3f8752a8
9ca34b3c
e3e89cc3
b7ee6707
e512d7d0
982dee00
f00011a7
901c5531
27bc4a68
03b8a275
d7bc5c42
ecd05b0b
8996c627
f8f679ce
ba4e85de
fec2384d
c57be050
cf87740f
98c5c994
ce49ac97
e51ffa9d
e5e2d51b
bde5c475
0d27e4fe
84d5fbaa
d31f5de6
e9c05d58
2047433d
b1c5c8db
d120e141
db862669
ca6387d4
8c36a590
1c9f5145
e7bccc73
a702d95f
f7877d58
f6df2b29
f83fad19
84e6a1a1
33b68caf
f0634f00
ebf63a29
3549f0da
13b3af5f
95ddad39
d8a54cf9
a4230183
d7bafff2
ecf8bbca
f0604d05
d11bbd85
0af41cd1
1b78b4c1
d44fcd58
ec9472ad
d776271c
9e487b16
d2ca9188
cadcedeb
90da2e75
e5d99992
3ca02355
f0b68798
f3f3e74e
910f7887
f0940b14
c1c60049
b179d9a8
ecd962cb
e20de4f8
079ac675
f236a2a3
dca7f882
ed3feb38
e442bf4d
e1b2964a
87bfb3b3
cef2819a
04fdd674
c042e712
9ac553f9
f63a05c0
dfc32ab8
c4dc3220
2404fa34
bb163828
c3c8252d
9d4adc81
c1563bd8
f15c781d
851e614b
b144980c
d003f608
89a5ad2b
d522579c
e1fa3999
28575da3
049b4a20
fd79b5bd
e87ba5b5
b73cd5cc
86125348
f4b68bbd
904bcc61
0c34a19d
af59832b
e7efca69
0e21394d
f78a8da6
fd7abc85
f875bbac
fbe27dbe
395699b2
b95d3a9d
f1cc559a
f909f26b
347fe08a
b2672d59
e64c367e
e95ab3bc
bb0bb84b
f4bd4474
2157eed8
c12a31ab
3654d464
f5e77688
f0a826d8
2cc28528
e78567b2
22a9fbed
3f322b8e
03d071d1
fb5ff70d
ff75d118
ba9222d3
ec8ac067
35b4f4a5
ec0091bd
c9427ad8
137a59f3
8e014ac1
bf7aec10
d743c5fd
e8e656e7
e5c88d0b
c15ca637
fd0c5344
04127d15
feec75e1
ec73c0ad
e2fd6623
090fbd4a
c4841fac
0e7ee135
2781861c
25cda6ca
f1960e27
0d47eb62
f212f78f
9ac9235f
92f48547
c10c7235
c5077d0c
a81e64ad
f55f6ed2
292ad718
13624f66
d2d4e824
19f092c7
14fb22b0
94577f26
e045c381
fa817689
f540e668
27d4592c
32d1b00c
3757ddc7
a81296c5
f8279a5f
bd3f30d3
ce37a215
cc5664b1
865f3c99
2cc3b6b8
d8726847
391a1bc3
f7cd083c
f9b544fd
0dbe10a4
8bcac410
1e867c7d
02e580b2
8ed47d6f
ceb04510
ed5af9ff
98d1ad56
379692a0
c07d55c6
24f18d0b
84e73825
e0d5fde0
85648e3c
c5c78b0a
b709d7f0
b67e945a
d569c991
fc461fbc
0dfc7b1e
a190f48f
8a6ae1ca
ddd71466
140e7b8e
f0099a30
f774c0bb
0de0aef1
990db3e3
f5f70099
e97dd831
c3d7afeb
c3d636d2
3e5da2ee
064f7274
9b30b638
e648ee2e
cd13b7b7
139cfd7f
cf490b45
cd8d564e
af66ca8e
3a25b77c
d7ab391f
e1e7de86
24daf803
031232d3
15819460
890cf924
365cbba9
251a8f94
f2e2ed64
e37064cf
ecf90f6d
c88af4b5
dfdbfd14
d902e542
051bbb07
3a893d7d
a4f7b87d
868967a6
d7c7a485
e8174243
d5bac06b
2d0e1820
928ad05e
2e20bdbd
e8459113
9f34a6ee
d46a1d8c
0d5564ea
3cafaed7
a15518e8
fc9a32e3
87a5e16d
f949e204
d40ca9d0
856b8cf6
1bb28b87
d7b0d246
beae7575
10f40f8c
b35c645d
28a4e21c
03dd77d3
01cfbd1a
f739dc6c
2a749f56
c14c69be
82e0aa1a
9181a961
ad5549d3
ec621456
e37c7aaa
24e85af8
e9cd27ad
19785eb4
daf76c9e
fe60b9da
ebc9318d
0b57d3ce
b7d7b599
89b88dee
e3a0e76a
edc9a572
f76befc0
f78233b6
db0cd749
246ebb99
ee825dfc
dbf0ef87
c98f358c
234f50a6
c189bc05
983ba38c
e41454ef
a5f160a3
05c820ff
a531a18c
c2d7d945
de727ae8
163cc47e
1c9f7fa5
d9149e04
81a13eae
c350e812
de40bea6
f560e988
cf96e74b
27a12d94
06d30977
f5fd7a9a
efab24d7
d2c47d13
f67e2e97
c8c1f7f6
25e4abb6
8d615e75
1c62da95
fd27f37f
d400d75e
8b65b79f
c95f1554
e1890e5a
9022fe8c
2bc4894d
0086b0f1
cd4d97f0
fbd42fc0
f3aea923
3c5ae0f4
d9f7a499
fd5d66e2
29ea708c
e0bce4f2
83e2153c
eeb64844
e7e7b9f8
e86e90b9
04c532b3
ecbc4d20
a74ef7b8
2e264125
ac142aa1
fc34a804
14dc76c0
d15f864c
00f0a16e
b03820b4
d3c97c4b
da930a75
94ba1e08
09b7593d
8644efbd
3d45c710
b3fa711f
cf6335f7
b6062a6b
8ca8fd19
ea009bb7
b536285e
1974ff56
a8e3c293
ea7a3839
1a3ea2dc
97be5d49
dc1dc8c6
c23895d6
0ce46ac1
b2258464
c1fd96e3
1b62b735
f664b2d8
f58edf91
df66e6db
a9ecfa4b
d926cfb1
0a55e84f
918919ed
cd3e4600
aa09e541
f0a60b20
148e6293
16dfb47a
dd50d65f
847ff407
f1df393d
db5fa8e3
f0dff502
ca391670
fbba91b7
a598bf89
d9124d4a
cbaccaf9
14ccdf54
ca40ede5
fb809f07
21ed5f0b
104d7ea7
c529b059
e26bd841
a176d511
8bb4ba2e
3f9be8e8
c4f4701e
c5b068ef
29a48d99
c54c521a
17c4260e
d38e8aa0
c168b433
31d64017
eb19764e
89d9fdc0
ec822ab9
d4aba13d
d7cf3da1
de9e61ef
c45168a0
9a4ea044
0b8c811c
85bd6909
cfdde9ed
f9076caf
c7a47d73
d5b5bd88
178267db
0ebd2a9c
1010c9b2
d62bdd3a
008e9517
e4e90814
289c6703
fe352f13
e92afc3e
bc199a73
a82723f0
e864e085
aa4d8383
fd79de63
23c5fe6f
d5dd78e3
e70ee558
d357579c
fff77227
ea64f6cc
e70657eb
fdbc4ec2
290e3a32
0cf76a16
1014927a
b1b8561b
9cc6a599
3f9e6fea
13dfd510
ca522934
e5d46dc3
381c113c
d2afa636
c26e3ac0
8e89bc0f
ea4df60a
883dff78
d3c0ce03
9954cbf0
e4bdda77
e192cb82
d17a0be1
b2f1ce81
d9bbedc7
d4849a7d
ab35fa15
acdad007
3c39ff1d
9a5acdea
e76ff963
f245cad8
d20e41b4
e59bfbe6
e082d839
c39e1b64
b4831d2f
02357a96
ee0158ea
c1669a5f
992d73ec
2aa0b252
e02a303e
f29c0460
da6f435e
b6381a17
fa997401
de6d2677
b8edca1d
d4a540c1
f3873e46
d86ed7df
ac1191d6
ad14191a
389433a7
d4285796
e544d608
013c70da
ddd909bc
ca2dd8f3
9fb48b4f
cb6a4a34
a492324e
18586669
cc932804
e3c2b0ec
0a20bdca
bc35953a
cf2b3c26
f8f3a9ad
f2475d20
a6eac0af
cab6fa1c
dfde6aa6
a402f491
bcb60c60
cd25bfe5
dc947749
b128b490
889f099e
2c28fd5c
2533815a
b64d155d
14c9d0d7
895b1f7a
f9fd525c
ffa834f4
fe881447
208a9404
f88566f8
e032c949
f778cfb0
d7440cb5
c8f999f0
f776d652
dfcecc96
d6f71fcb
81c3c9e4
27695970
ef00e16f
b1696007
09c00edf
d8d2b9c0
cc78681b
959baf7c
9638773c
c769cc89
aa037dce
f70b12f7
c03bf55f
be74dfc3
0f0bef50
98b66c51
f64c81c6
972b4c6d
a10b3973
e2a50dd9
30531ec9
f9d05a99
a9236f89
c3eb6b7c
d9768e90
3dbbc659
2124ec12
d7a3bb0f
3a9b7b02
ae5ae4df
86cb760c
25f785c4
0166f158
d4526ac8
fa68b87f
f5b2421d
bbcfaa09
e3001070
de585873
da380bf3
1a2802c8
bd381c75
c7912c9e
31e13beb
fab492d8
ef1958c7
da4feebc
c43efeee
950481d1
335857fa
1ea95afa
d2a5e0fa
b3addcfa
05fe3931
07f5c935
86b1667e
949f0994
f3b43cee
f52ed660
f66092de
c9cde00f
03103321
da08bf01
c8d90308
bcd202b3
0be93653
e0985427
d82375e6
9d6a5722
e40caca0
dfb8f548
04d8408d
fd234cd1
a8e4ed57
f0852625
2eb0580c
eda87333
17954594
dfcf605c
9f2c4644
e6733703
8fbcef68
fa3ac11e
b61b6bf5
e0adf887
1ed3be93
b371c411
c6b3ed5f
d41fbcd1
8c8c4910
b85161b6
d270c90e
cc711eda
f7f8756c
ae6146b2
c39a26c9
93cdc8db
d48dffbb
8d99e892
c8914de8
c86c4eab
dd1f4dcd
c384aad4
2ef02727
e4ec5ced
cc0f7566
d445781f
e13ffa5a
a0367236
ad4f6ffa
cbebc63e
f3c6402c
ac22388e
fa111398
30c2686e
2465851d
b5e00468
de7698f7
2ed138ef
f1e96b7d
24b13d96
906004bd
d99ca7a3
e41e8ff0
974948a8
0d79f806
0c76e293
df93c388
a3c02ba8
d41258b4
c9e7b909
e5cdbffd
c6a3480b
92db7c1c
30f3ad10
f2ab04b8
f796f53a
c5868125
a27f7497
371f3ee8
da166a0e
bca5c067
24119183
d5a9e384
fe27fbe2
d24fa423
b24fc43e
cb57e73e
0973233e
b6a2eee3
f8851404
a3747200
81f8379a
3312c42d
d4590d5c
d6849771
ef4ca858
09975c1c
38de746b
f8e165c1
c1268003
e97d5f03
c8a808b2
03695139
c9ce8905
c5e2139d
062e8ce4
d7bfc5de
8ffd164b
9da1d9bc
055d4e74
d50eb44d
ee55c819
d9b52b30
d5cced75
00b36aec
8422b5d1
da689671
9f3bcf69
89763afd
bc59e8ab
bcda34c8
8704b46a
0e92f3c3
ea633a36
3271c5a6
d80b0b09
fe12e717
db69a89e
f084ad2d
36b75fb3
b0012008
f925a560
f9813081
e1979951
0d0bc518
dabd3f07
ad9192b4
c423af27
ebd84624
dee0ee7c
f2653c32
99f66dc3
c2811919
d1d2bfb9
b4e6558f
f9629e3e
d20148ea
b239fb06
dfe301e4
b36109b9
93bb7438
fe966825
cc99d965
0bc23f24
c602ce23
8a58a7d5
f9a144f7
ab328ba2
d0ac0a15
358b338f
ca4d4f2b
96455d99
dbd2a312
e4cbf46f
ff1b55a2
be4ca18a
19ce6a96
a3189618
98e9c086
bb5f106a
ecd98ecf
9e77a6dd
c5c34f7a
b46fa4d4
c560f715
92e74c19
cb2446f6
fa33d80e
f0cfabce
0d1b246c
94ef5618
bed48e30
0254e847
0befb2d0
fe48db8d
d7411d55
c6ce749f
8a356d40
1e12b378
9abdc4a8
2e78d1b2
fdee9549
f390226a
e75d37f1
3b1660f6
fe47308b
2ea683cc
a2a6606a
05fb213d
e0ed9165
0d9d089b
943b251f
cac8d638
b528b6a1
9865df44
d7c1c87d
2bc3df3a
0cea7f99
9d25219b
f796f061
f2a4cafc
84817031
28c5503a
10dfbe98
fe072718
95612f01
bfc7dace
cc6183d0
decab2ba
babe1657
9e928dce
a9e41ae9
1347b7d8
e4a23190
b1da45fa
87fa11ed
d36b8bf8
ec9c43e9
1e41353b
31791221
802ba427
c519f373
de6cd9ac
aba6ee07
cb01130c
f0c0e18d
c269501e
edebe245
1f92c710
deacc435
faf77a7d
eca8063d
d2d13f5b
a4502dd9
a6c41da2
c9d7713b
835b4926
8723025b
2a1f66d7
ac3e4107
e20cf25b
9a65e089
f330f64b
a50079dc
9b247c55
1861bdc1
2750d604
804a7560
c599277a
98ac335e
05e560fb
fe686cfa
c8ba0650
d714a0b9
0e9f676c
253fc201
a2ef862b
2358ffc3
d8938ab5
c36fdc06
a07e05d3
e6c8dc1f
d20cf407
8a87a927
ddd0c549
0a4be895
d6e2563c
a58f80c3
a56f6d54
d6e00654
d54d271a
f972f312
1ce97f4f
a94e5ce9
8b3209ac
3f6cb444
fdb1ee95
28bb1177
e1df5b88
f7bca48b
a030d287
e077b64c
a914cb66
3638e690
e3276d15
efac000d
0c3c38d1
cafae248
15ca0827
e1ab7f88
fb01a444
c23ed13e
8313860d
a3ea50d4
fe152a88
21f880ed
94475520
dede353e
eb57e2c6
cf41b95f
c45959b7
2e1fef29
efb13cd3
ce6dc0de
d48213f0
fc8db04b
c4335124
cf2dd46c
ef41b8a1
8bbb84ec
8c706d28
aeb0a8a7
e0af0bec
3a6c2dfa
1424166d
e06b47c4
f38d2a39
9ad775fb
e0aca401
2a788ef9
ba3e21c5
9e4b6876
daeac608
c680854d
f835e539
bdc75146
ec1c0ea7
f6728e13
daf99719
f439df6c
e011091f
e66ab80c
8af28bd7
f39ffae0
eb03952a
367a0cbb
ae8b7ba3
2a1a07df
d98f1103
ea9f847d
3c3e7390
d4b98c8e
95cd84c0
ea736a84
05af9551
ff2cf76a
9b7d1a28
cbc343c9
ce4daeab
f1f4d876
a9cac93c
03078df6
fad76705
cdf7c9c6
fd9d938a
d3067585
dc5d8633
0802dc83
c0ffb708
e0622b8c
1ee1e536
01606b3f
dfe19c93
c515c9e3
22c6afe8
c67635ae
c2a84cb7
39fe5110
c61d13a7
996fea1d
08c560bb
a8c8aa4f
c2e361c3
c23894aa
8ba8c29a
0c30fd4e
9adda7ed
ce699247
e6866af7
fde9469b
a8461d86
cc52d8f9
a7c7ebbd
2f6a1a5e
33f83292
14b856cb
c2c4bb76
ef800238
fb673b7c
04385932
97275a64
c0efb936
870e9e30
852812d3
de35f8d0
d3dbfda0
17de13b9
b1ff739e
0f0f7014
867ac7fb
f3a8606b
f87a3bee
a9bc6d96
8ee02610
07ece970
c75a625c
8aa4ba7b
2fc3e860
15829b20
371e4ac9
f922b8e3
33cac9b8
9a3697ee
83e477df
fa5dee17
ad12e67a
c9d3a9c4
f0f75e88
84319813
15fa2cee
116cb778
edf62892
2e99b2f1
cbad9866
38f2b448
129f2482
8087ca98
d5c23f8d
8c133911
e861645d
0c9b03e7
dbc48a59
ee99bf6a
dd21522e
a239608b
9c4642ca
154634ef
d262f83d
907af8c6
f980c9ca
a7510631
cbe3c25f
d0c76282
9cea7bca
c53f9a04
a8ce3e36
2f025fc8
d74abafd
cbfc6c31
99145c88
e203692d
f09f4b18
ebcd9b45
c9b3a7d9
e6cc67ac
caeb951a
ee4dd5a1
d49f3d6d
d51a3d99
34009e62
c56d4d92
c89fdbf9
018c2840
d9f4079c
8c313eb9
e293e3b4
e6b8caa4
fe51f935
807b3d8c
b9e14078
e734083f
92c567b4
fcafb6d8
8ca6a869
3cdf2263
3390324d
de863bc9
273b77f1
1b655e89
f68cdeca
e798390e
1dc856d2
dbf8faf1
9e256888
a76df076
94e922f2
8366ebbc
ea4057ca
fc2ccafd
262e17a2
ff93b746
fa570b9f
f719bdc7
398086ca
ddb21222
fff401dc
eb873771
f97488de
2234ad05
f1c4aff4
cb600085
84349c51
ad94ade0
19026045
16720316
36325fdd
9d021449
d53886c2
f0b1c8d0
326f8400
cdb3dd6a
f8770f2e
fd6112f9
c3e1f6a1
241053af
0d5ac65d
e6edb6fa
d13cbd65
0afe0b23
2d01d77f
a1b718b4
fe3e951b
c5b08711
ed5c76b3
c1c3ac85
d29fa8fc
2e78d0c8
a224657d
e666afca
0dbf7204
eddae422
d2cdd808
a6d25f2f
b988ad66
ada8a693
9f2a78bb
f9c21f27
98b32653
a76ac5ba
02ec2855
e56505aa
9b9f4f07
e5cb2ec5
0c8249d4
c5a29e82
e821993e
92726a6e
fab36f7c
dc0b0aaa
a2d508f1
c778d8b9
1ff203b3
e03aa9ac
dbc27012
e7b382c1
9cb2431e
e73155d8
d1701693
e7e03bff
e6b0ea7b
b18edf02
111c6444
996f1b57
17c4fbf1
cd08ccfe
28e160aa
cd7c856e
be6b6a59
d1641ba9
00482e54
9ee0a125
f312e448
3d0c35af
8c56761e
f4e83a82
949c0b75
8e0629c0
e0f281f6
1be9c77c
3ef3b76e
98ee02a7
9fe639de
f4d7ca6a
ce03b000
83bc15bd
c6e54d19
d18f4398
8f9f22b1
0e6ad976
2f7fd34b
dffa1d4b
bc59f05d
08997090
c4d526e5
c18ef144
f42e3649
c79d2ed1
b9035d9a
f030bd60
f8aae66c
bfa44b16
f1ae4432
08d06bb1
92fc20e8
d05e48a6
2baf024c
992eb4b9
d9fb8bbc
e5c2abc5
1ea5f16e
fef160c5
18cea226
19cd009e
377493f7
18be61a9
8e66c4fb
f742afda
9ed6bc55
100111e3
fa86f319
9a93b8cb
00624cc1
aa94caf1
9f2704fa
d74271bc
f884b507
01d73cf4
0de06258
337a7ca2
ed69b476
f551ba08
ef8ee570
d6179f95
f5f3fda2
cb6959e2
0476720d
c7a42372
fa6a6fe6
130d7d95
f412d58b
1a9fb42a
ae7d45ac
06a8953f
1c63b75a
0e0f513c
0ae0fd35
14b7e6b2
eb164955
f36488b0
0ef2aa15
e117d2bf
0dddd635
d9a330ab
b5cbe3c1
fabb03ad
e5d230d5
f5adbcac
db9e14be
3068c09b
d4b2f9da
0651c0da
b0510ece
cfb5e4cd
bcdfb8b5
c746d41f
c62c2ae2
16fcb948
2e0e5226
e76375d4
b43a7d75
a564cc41
e6401d1d
a2bf31d9
9a7a9ada
e11f618e
fcd0ac64
f8958935
d74b479e
19b4eb35
92df618e
97adeeaa
83260c7c
d86776e1
102a61f6
c7f59a77
93506ea8
395874b7
d80b4e27
e4891876
ab5bbd49
dde18d9c
b1e3d50b
ec7853d1
363af5b5
a35544b9
ad8c4aa5
eaa2857b
23c74096
0df7caa2
ae59f3d1
cc93f7ca
d22134b6
f38725a6
02449bc6
d9a2024e
ad6133e3
8d29283a
83d80518
1411411d
d83dd5f8
3a35cce9
003d583d
ffb9b98f
317691a6
39ef8698
23a128b9
dcd8c37e
ee131da0
96c84a6b
35fc372b
a80aeb99
e40f54f3
3ed3363f
e712315a
d74c68f9
cb2186d9
2f1b02b0
b5b64e14
aaaad0a6
a7dc71e2
19c5d37a
11038f8c
e5e5aa3e
f8e001d6
d8a6e12b
2bbb2d49
32fbe92b
e49b2f65
e49e2db9
d07acec0
a4ad57f4
f515fe97
a246e8fa
f1e9db8c
24702883
a6ffda5f
c6b711c5
cb4aa034
cb32d3bb
f24a7abc
d1e9e59b
a3542ebf
e43ff9be
159ea9d7
cf2542d6
b2f509df
ebe72d1a
0893b3c3
fb0c7036
fb493afb
3c22149f
9cd8521a
f72e8517
d0589577
1039eb29
ad30e7f2
c7687092
b75ad901
2a7e0d53
3d872476
cae1e165
1ba60270
c249543f
d92d2713
342fd2c3
242e676d
da465f5b
24602bb2
e7719575
b71aa0e5
089a5cad
b4762ff1
b00bf25d
94d7a7c7
d2692704
e2493b1e
8275198a
ed716ece
d77c900d
cfbaaa4a
99f1aa05
ea61aca6
054606a6
1317ba4b
df37b0b8
3e956e95
062737bb
d1ad293b
a55ee8ae
c9446592
d8b5924b
9af18f01
d70fde53
08c8ddb0
9f30df47
fcb5d014
b640bde4
c6297bea
e261fc7d
82df4c6e
f19e1dc3
1eab9b5f
28726652
a18ae7cd
f30be7b2
dce8bd12
d00db85c
be73a552
c319a04b
f3ecc8ed
cf18130d
f2606e7e
f9365049
cdd5fc8b
27877940
80366b64
b9b92cef
fcd60b97
1928ae63
fd0c7767
d2e1dba1
faa62350
e0d1be11
d0adfe11
0caefd06
f32382cc
a02d6915
c3d18134
acdc6671
9a01c47c
3c55f8a2
f6cea928
e9325f6e
dc1d4f0d
f651ce80
d2ebf890
df842e25
fba3e52f
dc350053
35947ac9
3bb92ed3
e622ef00
f7acad36
34b2cd25
1a6a7941
f04eff0a
aedbc448
cc066972
c9463dde
2689552a
a4080b55
328fbeed
c649aca2
391ccc07
0bc41188
12b127f0
b9125b50
d557ad5f
c6314002
c10438a6
3f439b6f
ff3e7e8c
f3996d8a
193e1a8c
f2dd0968
c41e147e
3a3fb63a
36579288
ed1cbfe4
c8ca3f60
373d9187
181d356a
245a51bd
fa5fbfae
cc58a27b
d27cf535
b0b2f44a
fd38e6ca
33f0a8e2
cfb5dc62
bd9f008a
c208a9a8
1d35524f
d1be8662
81d8f019
2d72a600
e641bbf6
182c8fb9
01160f85
a53d58bc
c77ab5ea
bd69e8bb
c890c5b8
38880b2d
261d98c0
0eed5747
c7a9c1ea
88dee69b
eca93634
bed0dae1
9b57954e
2bf4e707
3205aebd
03c12526
a658a7a6
e10f2e7a
941eb019
fdcbb72f
fa775809
03943bb3
b40368d9
c15ff342
957f5e2d
a6f6c9f3
a3514f01
e856bd6e
11cc1078
eba860e3
ececb8ce
13ff1e6e
beb8c978
f17e4b41
ca874158
de78ccf8
e23b6e46
902cb5a7
c69a974a
87a0e63c
e8d605cb
dbe5d546
f1537062
a386bbdd
da29767c
cb88e9bf
d88e6902
             8523258=> FpgaLocal_Write: PL_UPDMA, s2m set buffer low...
             8524658=> AXI4LITE_WRITE_BURST 60009030, value: 45080000, resp: 00
             8525858=> AXI4LITE_READ_BURST 60009030, value: 45080000, resp: 00
             8525858=> Fpga2Soc_Write PL_UPDMA offset 030 = 45080000, PASS
             8525858=> FpgaLocal_Write: PL_UPDMA, s2m set buffer high...
             8527458=> AXI4LITE_WRITE_BURST 60009034, value: 0000, resp: 00
             8528658=> AXI4LITE_READ_BURST 60009034, value: 0000, resp: 00
             8528658=> Fpga2Soc_Write PL_UPDMA offset 034 = 00000000, PASS
             8528658=> FpgaLocal_Write: PL_UPDMA, m2s set buffer low...
             8530258=> AXI4LITE_WRITE_BURST 6000904c, value: 45000000, resp: 00
             8531458=> AXI4LITE_READ_BURST 6000904c, value: 45000000, resp: 00
             8531458=> Fpga2Soc_Write PL_UPDMA offset 04c = 45000000, PASS
             8531458=> FpgaLocal_Write: PL_UPDMA, m2s set buffer high...
             8533058=> AXI4LITE_WRITE_BURST 60009050, value: 0000, resp: 00
             8534258=> AXI4LITE_READ_BURST 60009050, value: 0000, resp: 00
             8534258=> Fpga2Soc_Write PL_UPDMA offset 050 = 00000000, PASS
             8534258=> FpgaLocal_Write: PL_UPDMA, s2m set data length...
             8535858=> AXI4LITE_WRITE_BURST 60009020, value: 1000, resp: 00
             8537058=> AXI4LITE_READ_BURST 60009020, value: 1000, resp: 00
             8537058=> Fpga2Soc_Write PL_UPDMA offset 020 = 00001000, PASS
             8537058=> FpgaLocal_Write: PL_UPDMA, m2s set data length...
             8538658=> AXI4LITE_WRITE_BURST 60009068, value: 1000, resp: 00
             8539858=> AXI4LITE_READ_BURST 60009068, value: 1000, resp: 00
             8539858=> Fpga2Soc_Write PL_UPDMA offset 068 = 00001000, PASS
             8539858=> FpgaLocal_Write: PL_UPDMA, endianness...
             8541458=> AXI4LITE_WRITE_BURST 60009078, value: 0001, resp: 00
             8542658=> AXI4LITE_READ_BURST 60009078, value: 0001, resp: 00
             8542658=> Fpga2Soc_Write PL_UPDMA offset 078 = 00000001, PASS
             8542658=> Fpga2Soc_Write: SOC_CC
             8545258=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8557458=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8557458=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8557458=> Fpga2Soc_Write: SOC_CC
             8560058=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8572258=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8572258=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8572258=> FpgaLocal_Write: PL_UPDMA, set ap_start...
             8573858=> AXI4LITE_WRITE_BURST 60009000, value: 0001, resp: 00
             8573858=> Starting CheckuserDMADone()...
             8573858=> =======================================================================
             8573858=> FpgaLocal_Read: PL_UPDMA
             8573858=> Wating buffer transfer done...
            18847858=> Buffer transfer done. offset 010 = 00000001, PASS
            18847858=> End CheckuserDMADone()...
            18847858=> =======================================================================
            18847858=> End SocUp2DmaPath() test...
            18847858=> =======================================================================
            19347858=> End of the test...
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 19347858 ns : File "/home/ricky/asoc/final_project/fsic_fpga/vivado/fsic_tb.sv" Line 139
run: Time (s): cpu = 00:01:37 ; elapsed = 00:01:44 . Memory (MB): peak = 2510.180 ; gain = 0.000 ; free physical = 17811 ; free virtual = 24674
# exit
INFO: xsimkernel Simulation Memory Usage: 268848 KB (Peak: 326188 KB), Simulation CPU Usage: 101130 ms
INFO: [Common 17-206] Exiting Vivado at Sat Jun 22 17:49:45 2024...
======================================================================
                           vivado complete 
======================================================================
