// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _logsch_HH_
#define _logsch_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "logsch_wh_code_taeOg.h"

namespace ap_rtl {

struct logsch : public sc_module {
    // Port declarations 9
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > ih;
    sc_in< sc_lv<32> > nbh;
    sc_out< sc_lv<15> > ap_return;


    // Module declarations
    logsch(sc_module_name name);
    SC_HAS_PROCESS(logsch);

    ~logsch();

    sc_trace_file* mVcdFile;

    logsch_wh_code_taeOg* wh_code_table_U;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > wh_code_table_address0;
    sc_signal< sc_logic > wh_code_table_ce0;
    sc_signal< sc_lv<11> > wh_code_table_q0;
    sc_signal< sc_lv<31> > nbh_assign_cast_fu_115_p2;
    sc_signal< sc_lv<31> > nbh_assign_cast_reg_158;
    sc_signal< sc_lv<1> > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_15_reg_163;
    sc_signal< sc_lv<64> > tmp_38_fu_58_p1;
    sc_signal< sc_lv<39> > p_shl_fu_67_p3;
    sc_signal< sc_lv<39> > tmp_cast2_fu_63_p1;
    sc_signal< sc_lv<39> > tmp_s_fu_75_p2;
    sc_signal< sc_lv<32> > wd_fu_81_p4;
    sc_signal< sc_lv<32> > wh_code_table_load_c_fu_91_p1;
    sc_signal< sc_lv<31> > tmp_5_fu_99_p4;
    sc_signal< sc_lv<31> > tmp_fu_95_p1;
    sc_signal< sc_lv<32> > nbh_assign_fu_109_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state3;
    sc_signal< sc_lv<31> > p_s_fu_129_p3;
    sc_signal< sc_lv<1> > tmp_39_fu_139_p2;
    sc_signal< sc_lv<15> > tmp_16_fu_135_p1;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<31> ap_const_lv31_5800;
    static const sc_lv<15> ap_const_lv15_5800;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_nbh_assign_cast_fu_115_p2();
    void thread_nbh_assign_fu_109_p2();
    void thread_p_s_fu_129_p3();
    void thread_p_shl_fu_67_p3();
    void thread_tmp_16_fu_135_p1();
    void thread_tmp_38_fu_58_p1();
    void thread_tmp_39_fu_139_p2();
    void thread_tmp_5_fu_99_p4();
    void thread_tmp_cast2_fu_63_p1();
    void thread_tmp_fu_95_p1();
    void thread_tmp_s_fu_75_p2();
    void thread_wd_fu_81_p4();
    void thread_wh_code_table_address0();
    void thread_wh_code_table_ce0();
    void thread_wh_code_table_load_c_fu_91_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
