

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Jul 05 19:24:50 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTD	set	3971
    48  0000                     _TRISE	set	3990
    49  0000                     _TRISD	set	3989
    50  0000                     _TRISC	set	3988
    51  0000                     _TRISB	set	3987
    52  0000                     _TRISA	set	3986
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57  007FAC                     __pcinit:
    58                           	callstack 0
    59  007FAC                     start_initialization:
    60                           	callstack 0
    61  007FAC                     __initialization:
    62                           	callstack 0
    63  007FAC                     end_of_initialization:
    64                           	callstack 0
    65  007FAC                     __end_of__initialization:
    66                           	callstack 0
    67  007FAC  0100               	movlb	0
    68  007FAE  EFD9  F03F         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71  000001                     __pcstackCOMRAM:
    72                           	callstack 0
    73  000001                     ??_main:
    74                           
    75                           ; 1 bytes @ 0x0
    76  000001                     	ds	2
    77                           
    78 ;;
    79 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    80 ;;
    81 ;; *************** function _main *****************
    82 ;; Defined at:
    83 ;;		line 21 in file "09-2-funcoes-de-atraso.c"
    84 ;; Parameters:    Size  Location     Type
    85 ;;		None
    86 ;; Auto vars:     Size  Location     Type
    87 ;;		None
    88 ;; Return value:  Size  Location     Type
    89 ;;                  1    wreg      void 
    90 ;; Registers used:
    91 ;;		wreg, status,2
    92 ;; Tracked objects:
    93 ;;		On entry : 0/0
    94 ;;		On exit  : 0/0
    95 ;;		Unchanged: 0/0
    96 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    97 ;;      Params:         0       0       0       0       0       0       0       0       0
    98 ;;      Locals:         0       0       0       0       0       0       0       0       0
    99 ;;      Temps:          2       0       0       0       0       0       0       0       0
   100 ;;      Totals:         2       0       0       0       0       0       0       0       0
   101 ;;Total ram usage:        2 bytes
   102 ;; This function calls:
   103 ;;		Nothing
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110  007FB2                     __ptext0:
   111                           	callstack 0
   112  007FB2                     _main:
   113                           	callstack 31
   114  007FB2  0E00               	movlw	0
   115  007FB4  6E92               	movwf	146,c	;volatile
   116  007FB6  0E00               	movlw	0
   117  007FB8  6E93               	movwf	147,c	;volatile
   118  007FBA  0E00               	movlw	0
   119  007FBC  6E94               	movwf	148,c	;volatile
   120  007FBE  0E00               	movlw	0
   121  007FC0  6E95               	movwf	149,c	;volatile
   122  007FC2  0E00               	movlw	0
   123  007FC4  6E96               	movwf	150,c	;volatile
   124  007FC6                     l19:
   125  007FC6  0E00               	movlw	0
   126  007FC8  6E83               	movwf	131,c	;volatile
   127  007FCA  0E03               	movlw	3
   128  007FCC  6E02               	movwf	(??_main+1)^0,c
   129  007FCE  0E8A               	movlw	138
   130  007FD0  6E01               	movwf	??_main^0,c
   131  007FD2  0E56               	movlw	86
   132  007FD4                     u17:
   133  007FD4  2EE8               	decfsz	wreg,f,c
   134  007FD6  D7FE               	bra	u17
   135  007FD8  2E01               	decfsz	??_main^0,f,c
   136  007FDA  D7FC               	bra	u17
   137  007FDC  2E02               	decfsz	(??_main+1)^0,f,c
   138  007FDE  D7FA               	bra	u17
   139  007FE0  6883               	setf	131,c	;volatile
   140  007FE2  0E03               	movlw	3
   141  007FE4  6E02               	movwf	(??_main+1)^0,c
   142  007FE6  0E8A               	movlw	138
   143  007FE8  6E01               	movwf	??_main^0,c
   144  007FEA  0E56               	movlw	86
   145  007FEC                     u27:
   146  007FEC  2EE8               	decfsz	wreg,f,c
   147  007FEE  D7FE               	bra	u27
   148  007FF0  2E01               	decfsz	??_main^0,f,c
   149  007FF2  D7FC               	bra	u27
   150  007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   151  007FF6  D7FA               	bra	u27
   152  007FF8  EFE3  F03F         	goto	l19
   153  007FFC  EF00  F000         	goto	start
   154  008000                     __end_of_main:
   155                           	callstack 0
   156  0000                     
   157                           	psect	rparam
   158  0000                     
   159                           	psect	idloc
   160                           
   161                           ;Config register IDLOC0 @ 0x200000
   162                           ;	unspecified, using default values
   163  200000                     	org	2097152
   164  200000  FF                 	db	255
   165                           
   166                           ;Config register IDLOC1 @ 0x200001
   167                           ;	unspecified, using default values
   168  200001                     	org	2097153
   169  200001  FF                 	db	255
   170                           
   171                           ;Config register IDLOC2 @ 0x200002
   172                           ;	unspecified, using default values
   173  200002                     	org	2097154
   174  200002  FF                 	db	255
   175                           
   176                           ;Config register IDLOC3 @ 0x200003
   177                           ;	unspecified, using default values
   178  200003                     	org	2097155
   179  200003  FF                 	db	255
   180                           
   181                           ;Config register IDLOC4 @ 0x200004
   182                           ;	unspecified, using default values
   183  200004                     	org	2097156
   184  200004  FF                 	db	255
   185                           
   186                           ;Config register IDLOC5 @ 0x200005
   187                           ;	unspecified, using default values
   188  200005                     	org	2097157
   189  200005  FF                 	db	255
   190                           
   191                           ;Config register IDLOC6 @ 0x200006
   192                           ;	unspecified, using default values
   193  200006                     	org	2097158
   194  200006  FF                 	db	255
   195                           
   196                           ;Config register IDLOC7 @ 0x200007
   197                           ;	unspecified, using default values
   198  200007                     	org	2097159
   199  200007  FF                 	db	255
   200                           
   201                           	psect	config
   202                           
   203                           ;Config register CONFIG1L @ 0x300000
   204                           ;	PLL Prescaler Selection bits
   205                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   206                           ;	System Clock Postscaler Selection bits
   207                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   208                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   209                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   210  300000                     	org	3145728
   211  300000  00                 	db	0
   212                           
   213                           ;Config register CONFIG1H @ 0x300001
   214                           ;	Oscillator Selection bits
   215                           ;	FOSC = HS, HS oscillator (HS)
   216                           ;	Fail-Safe Clock Monitor Enable bit
   217                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   218                           ;	Internal/External Oscillator Switchover bit
   219                           ;	IESO = OFF, Oscillator Switchover mode disabled
   220  300001                     	org	3145729
   221  300001  0C                 	db	12
   222                           
   223                           ;Config register CONFIG2L @ 0x300002
   224                           ;	Power-up Timer Enable bit
   225                           ;	PWRT = ON, PWRT enabled
   226                           ;	Brown-out Reset Enable bits
   227                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   228                           ;	Brown-out Reset Voltage bits
   229                           ;	BORV = 1, Setting 2 4.33V
   230                           ;	USB Voltage Regulator Enable bit
   231                           ;	VREGEN = OFF, USB voltage regulator disabled
   232  300002                     	org	3145730
   233  300002  0E                 	db	14
   234                           
   235                           ;Config register CONFIG2H @ 0x300003
   236                           ;	Watchdog Timer Enable bit
   237                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   238                           ;	Watchdog Timer Postscale Select bits
   239                           ;	WDTPS = 1, 1:1
   240  300003                     	org	3145731
   241  300003  00                 	db	0
   242                           
   243                           ; Padding undefined space
   244  300004                     	org	3145732
   245  300004  FF                 	db	255
   246                           
   247                           ;Config register CONFIG3H @ 0x300005
   248                           ;	CCP2 MUX bit
   249                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   250                           ;	PORTB A/D Enable bit
   251                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   252                           ;	Low-Power Timer 1 Oscillator Enable bit
   253                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   254                           ;	MCLR Pin Enable bit
   255                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   256  300005                     	org	3145733
   257  300005  81                 	db	129
   258                           
   259                           ;Config register CONFIG4L @ 0x300006
   260                           ;	Stack Full/Underflow Reset Enable bit
   261                           ;	STVREN = ON, Stack full/underflow will cause Reset
   262                           ;	Single-Supply ICSP Enable bit
   263                           ;	LVP = OFF, Single-Supply ICSP disabled
   264                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   265                           ;	ICPRT = OFF, ICPORT disabled
   266                           ;	Extended Instruction Set Enable bit
   267                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   268                           ;	Background Debugger Enable bit
   269                           ;	DEBUG = 0x1, unprogrammed default
   270  300006                     	org	3145734
   271  300006  81                 	db	129
   272                           
   273                           ; Padding undefined space
   274  300007                     	org	3145735
   275  300007  FF                 	db	255
   276                           
   277                           ;Config register CONFIG5L @ 0x300008
   278                           ;	Code Protection bit
   279                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   280                           ;	Code Protection bit
   281                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   282                           ;	Code Protection bit
   283                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   284                           ;	Code Protection bit
   285                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   286  300008                     	org	3145736
   287  300008  0F                 	db	15
   288                           
   289                           ;Config register CONFIG5H @ 0x300009
   290                           ;	Boot Block Code Protection bit
   291                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   292                           ;	Data EEPROM Code Protection bit
   293                           ;	CPD = OFF, Data EEPROM is not code-protected
   294  300009                     	org	3145737
   295  300009  C0                 	db	192
   296                           
   297                           ;Config register CONFIG6L @ 0x30000A
   298                           ;	Write Protection bit
   299                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   300                           ;	Write Protection bit
   301                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   302                           ;	Write Protection bit
   303                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   304                           ;	Write Protection bit
   305                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   306  30000A                     	org	3145738
   307  30000A  0F                 	db	15
   308                           
   309                           ;Config register CONFIG6H @ 0x30000B
   310                           ;	Configuration Register Write Protection bit
   311                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   312                           ;	Boot Block Write Protection bit
   313                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   314                           ;	Data EEPROM Write Protection bit
   315                           ;	WRTD = OFF, Data EEPROM is not write-protected
   316  30000B                     	org	3145739
   317  30000B  E0                 	db	224
   318                           
   319                           ;Config register CONFIG7L @ 0x30000C
   320                           ;	Table Read Protection bit
   321                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   322                           ;	Table Read Protection bit
   323                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   324                           ;	Table Read Protection bit
   325                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   326                           ;	Table Read Protection bit
   327                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   328  30000C                     	org	3145740
   329  30000C  0F                 	db	15
   330                           
   331                           ;Config register CONFIG7H @ 0x30000D
   332                           ;	Boot Block Table Read Protection bit
   333                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   334  30000D                     	org	3145741
   335  30000D  40                 	db	64
   336                           tosu	equ	0xFFF
   337                           tosh	equ	0xFFE
   338                           tosl	equ	0xFFD
   339                           stkptr	equ	0xFFC
   340                           pclatu	equ	0xFFB
   341                           pclath	equ	0xFFA
   342                           pcl	equ	0xFF9
   343                           tblptru	equ	0xFF8
   344                           tblptrh	equ	0xFF7
   345                           tblptrl	equ	0xFF6
   346                           tablat	equ	0xFF5
   347                           prodh	equ	0xFF4
   348                           prodl	equ	0xFF3
   349                           indf0	equ	0xFEF
   350                           postinc0	equ	0xFEE
   351                           postdec0	equ	0xFED
   352                           preinc0	equ	0xFEC
   353                           plusw0	equ	0xFEB
   354                           fsr0h	equ	0xFEA
   355                           fsr0l	equ	0xFE9
   356                           wreg	equ	0xFE8
   357                           indf1	equ	0xFE7
   358                           postinc1	equ	0xFE6
   359                           postdec1	equ	0xFE5
   360                           preinc1	equ	0xFE4
   361                           plusw1	equ	0xFE3
   362                           fsr1h	equ	0xFE2
   363                           fsr1l	equ	0xFE1
   364                           bsr	equ	0xFE0
   365                           indf2	equ	0xFDF
   366                           postinc2	equ	0xFDE
   367                           postdec2	equ	0xFDD
   368                           preinc2	equ	0xFDC
   369                           plusw2	equ	0xFDB
   370                           fsr2h	equ	0xFDA
   371                           fsr2l	equ	0xFD9
   372                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Jul 05 19:24:50 2021

                     l19 7FC6                       u17 7FD4                       u27 7FEC  
                    l700 7FCA                      l702 7FE0                      l704 7FE2  
                    l698 7FB2                      wreg 000FE8                     _main 7FB2  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _PORTD 000F83                    _TRISA 000F92                    _TRISB 000F93  
                  _TRISC 000F94                    _TRISD 000F95                    _TRISE 000F96  
        __initialization 7FAC             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   isa$std 000001               __accesstop 0060  
__end_of__initialization 7FAC            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FAC  
                __ramtop 0800                  __ptext0 7FB2     end_of_initialization 7FAC  
    start_initialization 7FAC                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 004E                 isa$xinst 000000  
