<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: BaseBus Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-types">Protected Types</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a>  </div>
  <div class="headertitle">
<h1>BaseBus Class Reference</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="BaseBus" --><!-- doxytag: inherits="MemObject" -->
<p>The base bus contains the common elements of the non-coherent and coherent bus.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="bus_8hh_source.html">bus.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for BaseBus:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classBaseBus.png" usemap="#BaseBus_map" alt=""/>
  <map id="BaseBus_map" name="BaseBus_map">
<area href="classMemObject.html" alt="MemObject" shape="rect" coords="116,168,222,192"/>
<area href="classClockedObject.html" alt="ClockedObject" shape="rect" coords="116,112,222,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="116,56,222,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,106,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="116,0,222,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="232,0,338,24"/>
<area href="classCoherentBus.html" alt="CoherentBus" shape="rect" coords="58,280,164,304"/>
<area href="classNoncoherentBus.html" alt="NoncoherentBus" shape="rect" coords="174,280,280,304"/>
</map>
</div>

<p><a href="classBaseBus-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus_1_1Layer.html">Layer</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A bus layer is an internal bus structure with its own flow control and arbitration.  <a href="classBaseBus_1_1Layer.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structBaseBus_1_1PortCache.html">PortCache</a></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a7832f2360a15567eccf057345f7d22e5">init</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classBaseBus.html#a7832f2360a15567eccf057345f7d22e5" title="init() is called after all C++ SimObjects have been created and all ports are connected.">init()</a> is called after all C++ SimObjects have been created and all ports are connected.  <a href="#a7832f2360a15567eccf057345f7d22e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseMasterPort.html">BaseMasterPort</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#ad2e670f2b229ca3d2fa116a976e0e29b">getMasterPort</a> (const std::string &amp;if_name, <a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx=<a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A function used to return the port associated with this bus object.  <a href="#ad2e670f2b229ca3d2fa116a976e0e29b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseSlavePort.html">BaseSlavePort</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#af9b1a48f0f714485f60ef81b63eaea5c">getSlavePort</a> (const std::string &amp;if_name, <a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx=<a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get a slave port with a given name and index.  <a href="#af9b1a48f0f714485f60ef81b63eaea5c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#ac2643bd8b0cedcc6220a209e1800a3d9">drain</a> (<a class="el" href="classDrainManager.html">DrainManager</a> *dm)=0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Provide a default implementation of the drain interface that simply returns 0 (draining completed) and sets the drain state to Drained.  <a href="#ac2643bd8b0cedcc6220a209e1800a3d9"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-types"></a>
Protected Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classAddrRangeMap.html">AddrRangeMap</a>&lt; <a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> &gt;<br class="typebreak"/>
::iterator&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#acb98aaf86a1902ba1c3567c7405dd870">PortMapIter</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classAddrRangeMap.html">AddrRangeMap</a>&lt; <a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> &gt;<br class="typebreak"/>
::const_iterator&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#af3da67d0c195e60889a991915afbcc09">PortMapConstIter</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classSlavePort.html">SlavePort</a> * &gt;<br class="typebreak"/>
::iterator&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a874e9cc499fe41a8fa1b53081bb9f6a5">SlavePortIter</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Convenience typedefs.  <a href="#a874e9cc499fe41a8fa1b53081bb9f6a5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classstd_1_1vector.html">std::vector</a><br class="typebreak"/>
&lt; <a class="el" href="classMasterPort.html">MasterPort</a> * &gt;::iterator&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a21526f174730320beef6cb707cbd2f8a">MasterPortIter</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classSlavePort.html">SlavePort</a> * &gt;<br class="typebreak"/>
::const_iterator&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#ac07d836f1db7b7c4eca65419a8405c00">SlavePortConstIter</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classstd_1_1vector.html">std::vector</a><br class="typebreak"/>
&lt; <a class="el" href="classMasterPort.html">MasterPort</a> * &gt;<br class="typebreak"/>
::const_iterator&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#ad7ee39c82ad0805529f638eaa1af9be2">MasterPortConstIter</a></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a88b2c8908820c59362dca5e173360322">recvRangeChange</a> (<a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> master_port_id)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Function called by the port when the bus is recieving a range change.  <a href="#a88b2c8908820c59362dca5e173360322"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#aefad5d7ae58d363841b55bb42ecc2aaf">findPort</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Find which port connected to this bus (if any) should be given a packet with this address.  <a href="#aefad5d7ae58d363841b55bb42ecc2aaf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a438eb07a3a94b8b3729add2934ab60a0">checkPortCache</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#ab99e5914ab59e36c4ff608607bcb6d88">updatePortCache</a> (short id, const <a class="el" href="classAddrRange.html">AddrRange</a> &amp;range)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a9bbff67c0884af38a214216de290bdbc">clearPortCache</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">AddrRangeList</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#afe815f8116ce7cd388fe64afcd071916">getAddrRanges</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the address ranges the bus is responsible for.  <a href="#afe815f8116ce7cd388fe64afcd071916"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a153ff3da7562c68041e2213f636ea6db">calcPacketTiming</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Calculate the timing parameters for the packet.  <a href="#a153ff3da7562c68041e2213f636ea6db"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#aa243701c009f7867963ecf3fb0d202cc">deviceBlockSize</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ask everyone on the bus what their size is and determine the bus size as either the maximum, or if no device specifies a block size return the default.  <a href="#aa243701c009f7867963ecf3fb0d202cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a278397858b7df4c3e184e695c73a5a4e">BaseBus</a> (const BaseBusParams *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#ac406607e80ed1d18c5d7da02ee3de26b">~BaseBus</a> ()</td></tr>
<tr><td colspan="2"><h2><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classCycles.html">Cycles</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a798757135dd084f75b93b7a9c389e889">headerCycles</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">cycles of overhead per transaction  <a href="#a798757135dd084f75b93b7a9c389e889"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#ab0fed0741b41e613d783f60d27ad4b75">width</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the width of the bus in bytes  <a href="#ab0fed0741b41e613d783f60d27ad4b75"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAddrRangeMap.html">AddrRangeMap</a>&lt; <a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a0997bab8f4dd1ff9d64e0284454969c0">portMap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">AddrRangeList</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a97a025ecf3da72d91c3d9a397090222a">busRanges</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">all contigous ranges seen by this bus  <a href="#a97a025ecf3da72d91c3d9a397090222a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAddrRange.html">AddrRange</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a8294a3f19d034a6c9b0d1e64f3d2ecb3">defaultRange</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structBaseBus_1_1PortCache.html">PortCache</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a1d4cfc664d4aa6b8e6dc1474b884b577">portCache</a> [3]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; bool &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a6ffbd336a7afc35a1d96ea708aa9d410">gotAddrRanges</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remember for each of the master ports of the bus if we got an address range from the connected slave.  <a href="#a6ffbd336a7afc35a1d96ea708aa9d410"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a116edb10c035e8ff963a6251e81bf414">gotAllAddrRanges</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classSlavePort.html">SlavePort</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#ac6bead1b2e33370b98f078143357396c">slavePorts</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The master and slave ports of the bus.  <a href="#ac6bead1b2e33370b98f078143357396c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classMasterPort.html">MasterPort</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a72f54451d62eaa83c9afff8d924e6a0d">masterPorts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a1abe9ff1bd388d3defe19d161a569af7">defaultPortID</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classPort.html" title="Ports are used to interface memory objects to each other.">Port</a> that handles requests that don't match any of the interfaces.  <a href="#a1abe9ff1bd388d3defe19d161a569af7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a4f2dabd2f8fe46f4e5743c9d5543c3cc">useDefaultRange</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">If true, use address range provided by default device.  <a href="#a4f2dabd2f8fe46f4e5743c9d5543c3cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseBus.html#a6eb437dd93e7ab9e2937c8d526807468">blockSize</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>The base bus contains the common elements of the non-coherent and coherent bus. </p>
<p>It is an abstract class that does not have any of the functionality relating to the actual reception and transmission of packets, as this is left for the subclasses.</p>
<p>The <a class="el" href="classBaseBus.html" title="The base bus contains the common elements of the non-coherent and coherent bus.">BaseBus</a> is responsible for the basic flow control (busy or not), the administration of retries, and the address decoding. </p>

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00071">71</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>
<hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="ad7ee39c82ad0805529f638eaa1af9be2"></a><!-- doxytag: member="BaseBus::MasterPortConstIter" ref="ad7ee39c82ad0805529f638eaa1af9be2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classMasterPort.html">MasterPort</a>*&gt;::const_iterator <a class="el" href="classBaseBus.html#ad7ee39c82ad0805529f638eaa1af9be2">BaseBus::MasterPortConstIter</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00342">342</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a21526f174730320beef6cb707cbd2f8a"></a><!-- doxytag: member="BaseBus::MasterPortIter" ref="a21526f174730320beef6cb707cbd2f8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classMasterPort.html">MasterPort</a>*&gt;::iterator <a class="el" href="classBaseBus.html#a21526f174730320beef6cb707cbd2f8a">BaseBus::MasterPortIter</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00340">340</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af3da67d0c195e60889a991915afbcc09"></a><!-- doxytag: member="BaseBus::PortMapConstIter" ref="af3da67d0c195e60889a991915afbcc09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classAddrRangeMap.html">AddrRangeMap</a>&lt;<a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a>&gt;::const_iterator <a class="el" href="classBaseBus.html#af3da67d0c195e60889a991915afbcc09">BaseBus::PortMapConstIter</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00232">232</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

</div>
</div>
<a class="anchor" id="acb98aaf86a1902ba1c3567c7405dd870"></a><!-- doxytag: member="BaseBus::PortMapIter" ref="acb98aaf86a1902ba1c3567c7405dd870" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classAddrRangeMap.html">AddrRangeMap</a>&lt;<a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a>&gt;::iterator <a class="el" href="classBaseBus.html#acb98aaf86a1902ba1c3567c7405dd870">BaseBus::PortMapIter</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00231">231</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac07d836f1db7b7c4eca65419a8405c00"></a><!-- doxytag: member="BaseBus::SlavePortConstIter" ref="ac07d836f1db7b7c4eca65419a8405c00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classSlavePort.html">SlavePort</a>*&gt;::const_iterator <a class="el" href="classBaseBus.html#ac07d836f1db7b7c4eca65419a8405c00">BaseBus::SlavePortConstIter</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00341">341</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a874e9cc499fe41a8fa1b53081bb9f6a5"></a><!-- doxytag: member="BaseBus::SlavePortIter" ref="a874e9cc499fe41a8fa1b53081bb9f6a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classSlavePort.html">SlavePort</a>*&gt;::iterator <a class="el" href="classBaseBus.html#a874e9cc499fe41a8fa1b53081bb9f6a5">BaseBus::SlavePortIter</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Convenience typedefs. </p>

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00339">339</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a278397858b7df4c3e184e695c73a5a4e"></a><!-- doxytag: member="BaseBus::BaseBus" ref="a278397858b7df4c3e184e695c73a5a4e" args="(const BaseBusParams *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BaseBus::BaseBus </td>
          <td>(</td>
          <td class="paramtype">const BaseBusParams *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="bus_8cc_source.html#l00057">57</a> of file <a class="el" href="bus_8cc_source.html">bus.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ac406607e80ed1d18c5d7da02ee3de26b"></a><!-- doxytag: member="BaseBus::~BaseBus" ref="ac406607e80ed1d18c5d7da02ee3de26b" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BaseBus::~BaseBus </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="bus_8cc_source.html#l00067">67</a> of file <a class="el" href="bus_8cc_source.html">bus.cc</a>.</p>

<p>References <a class="el" href="arm_2miscregs_8hh_source.html#l00378">ArmISA::m</a>, <a class="el" href="bus_8hh_source.html#l00336">masterPorts</a>, <a class="el" href="dt__constants_8hh_source.html#l00081">MipsISA::s</a>, and <a class="el" href="bus_8hh_source.html#l00335">slavePorts</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a153ff3da7562c68041e2213f636ea6db"></a><!-- doxytag: member="BaseBus::calcPacketTiming" ref="a153ff3da7562c68041e2213f636ea6db" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseBus::calcPacketTiming </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Calculate the timing parameters for the packet. </p>
<p>Updates the busFirstWordDelay and busLastWordDelay fields of the packet object with the relative number of ticks required to transmit the header and the first word, and the last word, respectively. </p>

<p>Definition at line <a class="el" href="bus_8cc_source.html#l00133">133</a> of file <a class="el" href="bus_8cc_source.html">bus.cc</a>.</p>

<p>References <a class="el" href="packet_8hh_source.html#l00340">Packet::busFirstWordDelay</a>, <a class="el" href="packet_8hh_source.html#l00349">Packet::busLastWordDelay</a>, <a class="el" href="clocked__object_8hh_source.html#l00185">ClockedObject::clockPeriod()</a>, <a class="el" href="packet_8hh_source.html#l00488">Packet::cmdString()</a>, <a class="el" href="core_8hh_source.html#l00045">curTick()</a>, <a class="el" href="intmath_8hh_source.html#l00198">divCeil()</a>, <a class="el" href="packet_8hh_source.html#l00562">Packet::getSize()</a>, <a class="el" href="packet_8hh_source.html#l00501">Packet::hasData()</a>, <a class="el" href="bus_8hh_source.html#l00227">headerCycles</a>, <a class="el" href="clocked__object_8hh_source.html#l00180">ClockedObject::nextCycle()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00147">ArmISA::offset</a>, <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>, and <a class="el" href="bus_8hh_source.html#l00229">width</a>.</p>

<p>Referenced by <a class="el" href="noncoherent__bus_8cc_source.html#l00091">NoncoherentBus::recvTimingReq()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00115">CoherentBus::recvTimingReq()</a>, <a class="el" href="noncoherent__bus_8cc_source.html#l00142">NoncoherentBus::recvTimingResp()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00200">CoherentBus::recvTimingResp()</a>, and <a class="el" href="coherent__bus_8cc_source.html#l00264">CoherentBus::recvTimingSnoopResp()</a>.</p>

</div>
</div>
<a class="anchor" id="a438eb07a3a94b8b3729add2934ab60a0"></a><!-- doxytag: member="BaseBus::checkPortCache" ref="a438eb07a3a94b8b3729add2934ab60a0" args="(Addr addr) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> BaseBus::checkPortCache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00265">265</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

<p>References <a class="el" href="bus_8hh_source.html#l00257">BaseBus::PortCache::id</a>, <a class="el" href="base_2types_8hh_source.html#l00177">InvalidPortID</a>, and <a class="el" href="bus_8hh_source.html#l00261">portCache</a>.</p>

<p>Referenced by <a class="el" href="bus_8cc_source.html#l00333">findPort()</a>.</p>

</div>
</div>
<a class="anchor" id="a9bbff67c0884af38a214216de290bdbc"></a><!-- doxytag: member="BaseBus::clearPortCache" ref="a9bbff67c0884af38a214216de290bdbc" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseBus::clearPortCache </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00295">295</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

<p>References <a class="el" href="bus_8hh_source.html#l00261">portCache</a>, and <a class="el" href="bus_8hh_source.html#l00256">BaseBus::PortCache::valid</a>.</p>

<p>Referenced by <a class="el" href="coherent__bus_8cc_source.html#l00057">CoherentBus::CoherentBus()</a>, <a class="el" href="noncoherent__bus_8cc_source.html#l00057">NoncoherentBus::NoncoherentBus()</a>, and <a class="el" href="bus_8cc_source.html#l00373">recvRangeChange()</a>.</p>

</div>
</div>
<a class="anchor" id="aa243701c009f7867963ecf3fb0d202cc"></a><!-- doxytag: member="BaseBus::deviceBlockSize" ref="aa243701c009f7867963ecf3fb0d202cc" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned BaseBus::deviceBlockSize </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Ask everyone on the bus what their size is and determine the bus size as either the maximum, or if no device specifies a block size return the default. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>the max of all the sizes or the default if none is set </dd></dl>

<p>Definition at line <a class="el" href="bus_8cc_source.html#l00554">554</a> of file <a class="el" href="bus_8cc_source.html">bus.cc</a>.</p>

<p>References <a class="el" href="bus_8hh_source.html#l00353">blockSize</a>.</p>

<p>Referenced by <a class="el" href="noncoherent__bus_8hh_source.html#l00181">NoncoherentBus::NoncoherentBusMasterPort::deviceBlockSize()</a>, <a class="el" href="noncoherent__bus_8hh_source.html#l00136">NoncoherentBus::NoncoherentBusSlavePort::deviceBlockSize()</a>, <a class="el" href="coherent__bus_8hh_source.html#l00213">CoherentBus::CoherentBusMasterPort::deviceBlockSize()</a>, and <a class="el" href="coherent__bus_8hh_source.html#l00142">CoherentBus::CoherentBusSlavePort::deviceBlockSize()</a>.</p>

</div>
</div>
<a class="anchor" id="ac2643bd8b0cedcc6220a209e1800a3d9"></a><!-- doxytag: member="BaseBus::drain" ref="ac2643bd8b0cedcc6220a209e1800a3d9" args="(DrainManager *dm)=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned int BaseBus::drain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classDrainManager.html">DrainManager</a> *&nbsp;</td>
          <td class="paramname"> <em>drainManger</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Provide a default implementation of the drain interface that simply returns 0 (draining completed) and sets the drain state to Drained. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#a2f35c3af76edda938cf66ceda6e08047">SimObject</a>.</p>

<p>Implemented in <a class="el" href="classCoherentBus.html#ad374a77c79bd1cd04f4fe08466db4555">CoherentBus</a>, and <a class="el" href="classNoncoherentBus.html#ae764775a1bb88e656074ab6e15b508da">NoncoherentBus</a>.</p>

</div>
</div>
<a class="anchor" id="aefad5d7ae58d363841b55bb42ecc2aaf"></a><!-- doxytag: member="BaseBus::findPort" ref="aefad5d7ae58d363841b55bb42ecc2aaf" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> BaseBus::findPort </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Find which port connected to this bus (if any) should be given a packet with this address. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>addr</em>&nbsp;</td><td><a class="el" href="classAddress.html">Address</a> to find port for. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>id of port that the packet should be sent out of. </dd></dl>

<p>Definition at line <a class="el" href="bus_8cc_source.html#l00333">333</a> of file <a class="el" href="bus_8cc_source.html">bus.cc</a>.</p>

<p>References <a class="el" href="bus_8hh_source.html#l00265">checkPortCache()</a>, <a class="el" href="addr__range_8hh_source.html#l00259">AddrRange::contains()</a>, <a class="el" href="bus_8hh_source.html#l00345">defaultPortID</a>, <a class="el" href="bus_8hh_source.html#l00238">defaultRange</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="addr__range__map_8hh_source.html#l00163">AddrRangeMap&lt; V &gt;::end()</a>, <a class="el" href="base_2misc_8hh_source.html#l00084">fatal</a>, <a class="el" href="addr__range__map_8hh_source.html#l00069">AddrRangeMap&lt; V &gt;::find()</a>, <a class="el" href="bus_8hh_source.html#l00332">gotAllAddrRanges</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::i</a>, <a class="el" href="base_2types_8hh_source.html#l00177">InvalidPortID</a>, <a class="el" href="sim__object_8hh_source.html#l00105">SimObject::name()</a>, <a class="el" href="bus_8hh_source.html#l00233">portMap</a>, <a class="el" href="bus_8hh_source.html#l00280">updatePortCache()</a>, and <a class="el" href="bus_8hh_source.html#l00351">useDefaultRange</a>.</p>

<p>Referenced by <a class="el" href="noncoherent__bus_8cc_source.html#l00184">NoncoherentBus::recvAtomic()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00358">CoherentBus::recvAtomic()</a>, <a class="el" href="noncoherent__bus_8cc_source.html#l00202">NoncoherentBus::recvFunctional()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00463">CoherentBus::recvFunctional()</a>, <a class="el" href="noncoherent__bus_8cc_source.html#l00091">NoncoherentBus::recvTimingReq()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00115">CoherentBus::recvTimingReq()</a>, and <a class="el" href="coherent__bus_8cc_source.html#l00240">CoherentBus::recvTimingSnoopReq()</a>.</p>

</div>
</div>
<a class="anchor" id="afe815f8116ce7cd388fe64afcd071916"></a><!-- doxytag: member="BaseBus::getAddrRanges" ref="afe815f8116ce7cd388fe64afcd071916" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">AddrRangeList</a> BaseBus::getAddrRanges </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the address ranges the bus is responsible for. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>a list of non-overlapping address ranges </dd></dl>

<p>Definition at line <a class="el" href="bus_8cc_source.html#l00536">536</a> of file <a class="el" href="bus_8cc_source.html">bus.cc</a>.</p>

<p>References <a class="el" href="bus_8hh_source.html#l00236">busRanges</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, and <a class="el" href="bus_8hh_source.html#l00332">gotAllAddrRanges</a>.</p>

<p>Referenced by <a class="el" href="noncoherent__bus_8hh_source.html#l00130">NoncoherentBus::NoncoherentBusSlavePort::getAddrRanges()</a>, and <a class="el" href="coherent__bus_8hh_source.html#l00136">CoherentBus::CoherentBusSlavePort::getAddrRanges()</a>.</p>

</div>
</div>
<a class="anchor" id="ad2e670f2b229ca3d2fa116a976e0e29b"></a><!-- doxytag: member="BaseBus::getMasterPort" ref="ad2e670f2b229ca3d2fa116a976e0e29b" args="(const std::string &amp;if_name, PortID idx=InvalidPortID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseMasterPort.html">BaseMasterPort</a> &amp; BaseBus::getMasterPort </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>if_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a>&nbsp;</td>
          <td class="paramname"> <em>idx</em> = <code><a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>A function used to return the port associated with this bus object. </p>

<p>Reimplemented from <a class="el" href="classMemObject.html#aa37deab2c27a8c2f8151ff679238fe30">MemObject</a>.</p>

<p>Definition at line <a class="el" href="bus_8cc_source.html#l00109">109</a> of file <a class="el" href="bus_8cc_source.html">bus.cc</a>.</p>

<p>References <a class="el" href="bus_8hh_source.html#l00345">defaultPortID</a>, and <a class="el" href="bus_8hh_source.html#l00336">masterPorts</a>.</p>

</div>
</div>
<a class="anchor" id="af9b1a48f0f714485f60ef81b63eaea5c"></a><!-- doxytag: member="BaseBus::getSlavePort" ref="af9b1a48f0f714485f60ef81b63eaea5c" args="(const std::string &amp;if_name, PortID idx=InvalidPortID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSlavePort.html">BaseSlavePort</a> &amp; BaseBus::getSlavePort </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>if_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a>&nbsp;</td>
          <td class="paramname"> <em>idx</em> = <code><a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get a slave port with a given name and index. </p>
<p>This is used at binding time and returns a reference to a protocol-agnostic base master port.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>if_name</em>&nbsp;</td><td><a class="el" href="classPort.html" title="Ports are used to interface memory objects to each other.">Port</a> name </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>idx</em>&nbsp;</td><td>Index in the case of a VectorPort</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>A reference to the given port </dd></dl>

<p>Reimplemented from <a class="el" href="classMemObject.html#a51d400deb86bb1f483ca6b5525070c23">MemObject</a>.</p>

<p>Definition at line <a class="el" href="bus_8cc_source.html#l00122">122</a> of file <a class="el" href="bus_8cc_source.html">bus.cc</a>.</p>

<p>References <a class="el" href="bus_8hh_source.html#l00335">slavePorts</a>.</p>

<p>Referenced by <a class="el" href="bus_8cc_source.html#l00373">recvRangeChange()</a>.</p>

</div>
</div>
<a class="anchor" id="a7832f2360a15567eccf057345f7d22e5"></a><!-- doxytag: member="BaseBus::init" ref="a7832f2360a15567eccf057345f7d22e5" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseBus::init </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classBaseBus.html#a7832f2360a15567eccf057345f7d22e5" title="init() is called after all C++ SimObjects have been created and all ports are connected.">init()</a> is called after all C++ SimObjects have been created and all ports are connected. </p>
<p>Initializations that are independent of unserialization but rely on a fully instantiated and connected <a class="el" href="classSimObject.html" title="Abstract superclass for simulation objects.">SimObject</a> graph should be done here. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#a2a1c25d4de5184cccaca7f9b0b703a5d">SimObject</a>.</p>

<p>Reimplemented in <a class="el" href="classCoherentBus.html#aa5ce1648d61fa2bbccec17a8c5c07da7">CoherentBus</a>.</p>

<p>Definition at line <a class="el" href="bus_8cc_source.html#l00081">81</a> of file <a class="el" href="bus_8cc_source.html">bus.cc</a>.</p>

<p>References <a class="el" href="bus_8hh_source.html#l00353">blockSize</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00378">ArmISA::m</a>, <a class="el" href="bus_8hh_source.html#l00336">masterPorts</a>, <a class="el" href="dt__constants_8hh_source.html#l00081">MipsISA::s</a>, <a class="el" href="bus_8hh_source.html#l00335">slavePorts</a>, and <a class="el" href="base_2misc_8hh_source.html#l00143">warn_once</a>.</p>

</div>
</div>
<a class="anchor" id="a88b2c8908820c59362dca5e173360322"></a><!-- doxytag: member="BaseBus::recvRangeChange" ref="a88b2c8908820c59362dca5e173360322" args="(PortID master_port_id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseBus::recvRangeChange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a>&nbsp;</td>
          <td class="paramname"> <em>master_port_id</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Function called by the port when the bus is recieving a range change. </p>
<p>Function called by the port when the bus is receiving a range change.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>master_port_id</em>&nbsp;</td><td>id of the port that received the change</td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="bus_8cc_source.html#l00373">373</a> of file <a class="el" href="bus_8cc_source.html">bus.cc</a>.</p>

<p>References <a class="el" href="addr__range__map_8hh_source.html#l00151">AddrRangeMap&lt; V &gt;::begin()</a>, <a class="el" href="bus_8hh_source.html#l00236">busRanges</a>, <a class="el" href="bus_8hh_source.html#l00295">clearPortCache()</a>, <a class="el" href="bus_8hh_source.html#l00345">defaultPortID</a>, <a class="el" href="bus_8hh_source.html#l00238">defaultRange</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="addr__range__map_8hh_source.html#l00163">AddrRangeMap&lt; V &gt;::end()</a>, <a class="el" href="addr__range__map_8hh_source.html#l00133">AddrRangeMap&lt; V &gt;::erase()</a>, <a class="el" href="base_2misc_8hh_source.html#l00084">fatal</a>, <a class="el" href="addr__range__map_8hh_source.html#l00069">AddrRangeMap&lt; V &gt;::find()</a>, <a class="el" href="bus_8cc_source.html#l00122">getSlavePort()</a>, <a class="el" href="bus_8hh_source.html#l00331">gotAddrRanges</a>, <a class="el" href="bus_8hh_source.html#l00332">gotAllAddrRanges</a>, <a class="el" href="addr__range__map_8hh_source.html#l00124">AddrRangeMap&lt; V &gt;::insert()</a>, <a class="el" href="bus_8hh_source.html#l00336">masterPorts</a>, <a class="el" href="sim__object_8hh_source.html#l00105">SimObject::name()</a>, <a class="el" href="pra__constants_8hh_source.html#l00325">MipsISA::p</a>, <a class="el" href="bus_8hh_source.html#l00233">portMap</a>, <a class="el" href="pra__constants_8hh_source.html#l00097">MipsISA::r</a>, <a class="el" href="dt__constants_8hh_source.html#l00081">MipsISA::s</a>, <a class="el" href="bus_8hh_source.html#l00335">slavePorts</a>, <a class="el" href="addr__range_8hh_source.html#l00181">AddrRange::to_string()</a>, and <a class="el" href="bus_8hh_source.html#l00351">useDefaultRange</a>.</p>

<p>Referenced by <a class="el" href="noncoherent__bus_8hh_source.html#l00170">NoncoherentBus::NoncoherentBusMasterPort::recvRangeChange()</a>, and <a class="el" href="coherent__bus_8hh_source.html#l00202">CoherentBus::CoherentBusMasterPort::recvRangeChange()</a>.</p>

</div>
</div>
<a class="anchor" id="ab99e5914ab59e36c4ff608607bcb6d88"></a><!-- doxytag: member="BaseBus::updatePortCache" ref="ab99e5914ab59e36c4ff608607bcb6d88" args="(short id, const AddrRange &amp;range)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseBus::updatePortCache </td>
          <td>(</td>
          <td class="paramtype">short&nbsp;</td>
          <td class="paramname"> <em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classAddrRange.html">AddrRange</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>range</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00280">280</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

<p>References <a class="el" href="bus_8hh_source.html#l00257">BaseBus::PortCache::id</a>, <a class="el" href="bus_8hh_source.html#l00261">portCache</a>, <a class="el" href="bus_8hh_source.html#l00258">BaseBus::PortCache::range</a>, and <a class="el" href="bus_8hh_source.html#l00256">BaseBus::PortCache::valid</a>.</p>

<p>Referenced by <a class="el" href="bus_8cc_source.html#l00333">findPort()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a6eb437dd93e7ab9e2937c8d526807468"></a><!-- doxytag: member="BaseBus::blockSize" ref="a6eb437dd93e7ab9e2937c8d526807468" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classBaseBus.html#a6eb437dd93e7ab9e2937c8d526807468">BaseBus::blockSize</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00353">353</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

<p>Referenced by <a class="el" href="bus_8cc_source.html#l00554">deviceBlockSize()</a>, and <a class="el" href="bus_8cc_source.html#l00081">init()</a>.</p>

</div>
</div>
<a class="anchor" id="a97a025ecf3da72d91c3d9a397090222a"></a><!-- doxytag: member="BaseBus::busRanges" ref="a97a025ecf3da72d91c3d9a397090222a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">AddrRangeList</a> <a class="el" href="classBaseBus.html#a97a025ecf3da72d91c3d9a397090222a">BaseBus::busRanges</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>all contigous ranges seen by this bus </p>

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00236">236</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

<p>Referenced by <a class="el" href="bus_8cc_source.html#l00536">getAddrRanges()</a>, and <a class="el" href="bus_8cc_source.html#l00373">recvRangeChange()</a>.</p>

</div>
</div>
<a class="anchor" id="a1abe9ff1bd388d3defe19d161a569af7"></a><!-- doxytag: member="BaseBus::defaultPortID" ref="a1abe9ff1bd388d3defe19d161a569af7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> <a class="el" href="classBaseBus.html#a1abe9ff1bd388d3defe19d161a569af7">BaseBus::defaultPortID</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classPort.html" title="Ports are used to interface memory objects to each other.">Port</a> that handles requests that don't match any of the interfaces. </p>

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00345">345</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

<p>Referenced by <a class="el" href="coherent__bus_8cc_source.html#l00057">CoherentBus::CoherentBus()</a>, <a class="el" href="bus_8cc_source.html#l00333">findPort()</a>, <a class="el" href="bus_8cc_source.html#l00109">getMasterPort()</a>, <a class="el" href="noncoherent__bus_8cc_source.html#l00057">NoncoherentBus::NoncoherentBus()</a>, and <a class="el" href="bus_8cc_source.html#l00373">recvRangeChange()</a>.</p>

</div>
</div>
<a class="anchor" id="a8294a3f19d034a6c9b0d1e64f3d2ecb3"></a><!-- doxytag: member="BaseBus::defaultRange" ref="a8294a3f19d034a6c9b0d1e64f3d2ecb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAddrRange.html">AddrRange</a> <a class="el" href="classBaseBus.html#a8294a3f19d034a6c9b0d1e64f3d2ecb3">BaseBus::defaultRange</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00238">238</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

<p>Referenced by <a class="el" href="bus_8cc_source.html#l00333">findPort()</a>, and <a class="el" href="bus_8cc_source.html#l00373">recvRangeChange()</a>.</p>

</div>
</div>
<a class="anchor" id="a6ffbd336a7afc35a1d96ea708aa9d410"></a><!-- doxytag: member="BaseBus::gotAddrRanges" ref="a6ffbd336a7afc35a1d96ea708aa9d410" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;bool&gt; <a class="el" href="classBaseBus.html#a6ffbd336a7afc35a1d96ea708aa9d410">BaseBus::gotAddrRanges</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remember for each of the master ports of the bus if we got an address range from the connected slave. </p>
<p>For convenience, also keep track of if we got ranges from all the slave modules or not. </p>

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00331">331</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

<p>Referenced by <a class="el" href="bus_8cc_source.html#l00373">recvRangeChange()</a>.</p>

</div>
</div>
<a class="anchor" id="a116edb10c035e8ff963a6251e81bf414"></a><!-- doxytag: member="BaseBus::gotAllAddrRanges" ref="a116edb10c035e8ff963a6251e81bf414" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classBaseBus.html#a116edb10c035e8ff963a6251e81bf414">BaseBus::gotAllAddrRanges</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00332">332</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

<p>Referenced by <a class="el" href="bus_8cc_source.html#l00333">findPort()</a>, <a class="el" href="bus_8cc_source.html#l00536">getAddrRanges()</a>, and <a class="el" href="bus_8cc_source.html#l00373">recvRangeChange()</a>.</p>

</div>
</div>
<a class="anchor" id="a798757135dd084f75b93b7a9c389e889"></a><!-- doxytag: member="BaseBus::headerCycles" ref="a798757135dd084f75b93b7a9c389e889" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classCycles.html">Cycles</a> <a class="el" href="classBaseBus.html#a798757135dd084f75b93b7a9c389e889">BaseBus::headerCycles</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>cycles of overhead per transaction </p>

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00227">227</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

<p>Referenced by <a class="el" href="bus_8cc_source.html#l00133">calcPacketTiming()</a>, <a class="el" href="noncoherent__bus_8cc_source.html#l00091">NoncoherentBus::recvTimingReq()</a>, and <a class="el" href="coherent__bus_8cc_source.html#l00115">CoherentBus::recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a72f54451d62eaa83c9afff8d924e6a0d"></a><!-- doxytag: member="BaseBus::masterPorts" ref="a72f54451d62eaa83c9afff8d924e6a0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classMasterPort.html">MasterPort</a>*&gt; <a class="el" href="classBaseBus.html#a72f54451d62eaa83c9afff8d924e6a0d">BaseBus::masterPorts</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00336">336</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

<p>Referenced by <a class="el" href="coherent__bus_8cc_source.html#l00057">CoherentBus::CoherentBus()</a>, <a class="el" href="bus_8cc_source.html#l00109">getMasterPort()</a>, <a class="el" href="bus_8cc_source.html#l00081">init()</a>, <a class="el" href="noncoherent__bus_8cc_source.html#l00057">NoncoherentBus::NoncoherentBus()</a>, <a class="el" href="noncoherent__bus_8cc_source.html#l00184">NoncoherentBus::recvAtomic()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00358">CoherentBus::recvAtomic()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00397">CoherentBus::recvAtomicSnoop()</a>, <a class="el" href="noncoherent__bus_8cc_source.html#l00202">NoncoherentBus::recvFunctional()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00463">CoherentBus::recvFunctional()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00489">CoherentBus::recvFunctionalSnoop()</a>, <a class="el" href="bus_8cc_source.html#l00373">recvRangeChange()</a>, <a class="el" href="noncoherent__bus_8cc_source.html#l00091">NoncoherentBus::recvTimingReq()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00115">CoherentBus::recvTimingReq()</a>, <a class="el" href="noncoherent__bus_8cc_source.html#l00142">NoncoherentBus::recvTimingResp()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00200">CoherentBus::recvTimingResp()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00240">CoherentBus::recvTimingSnoopReq()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00264">CoherentBus::recvTimingSnoopResp()</a>, and <a class="el" href="bus_8cc_source.html#l00067">~BaseBus()</a>.</p>

</div>
</div>
<a class="anchor" id="a1d4cfc664d4aa6b8e6dc1474b884b577"></a><!-- doxytag: member="BaseBus::portCache" ref="a1d4cfc664d4aa6b8e6dc1474b884b577" args="[3]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structBaseBus_1_1PortCache.html">PortCache</a> <a class="el" href="classBaseBus.html#a1d4cfc664d4aa6b8e6dc1474b884b577">BaseBus::portCache</a>[3]<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00261">261</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

<p>Referenced by <a class="el" href="bus_8hh_source.html#l00265">checkPortCache()</a>, <a class="el" href="bus_8hh_source.html#l00295">clearPortCache()</a>, and <a class="el" href="bus_8hh_source.html#l00280">updatePortCache()</a>.</p>

</div>
</div>
<a class="anchor" id="a0997bab8f4dd1ff9d64e0284454969c0"></a><!-- doxytag: member="BaseBus::portMap" ref="a0997bab8f4dd1ff9d64e0284454969c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classAddrRangeMap.html">AddrRangeMap</a>&lt;<a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a>&gt; <a class="el" href="classBaseBus.html#a0997bab8f4dd1ff9d64e0284454969c0">BaseBus::portMap</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00233">233</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

<p>Referenced by <a class="el" href="bus_8cc_source.html#l00333">findPort()</a>, and <a class="el" href="bus_8cc_source.html#l00373">recvRangeChange()</a>.</p>

</div>
</div>
<a class="anchor" id="ac6bead1b2e33370b98f078143357396c"></a><!-- doxytag: member="BaseBus::slavePorts" ref="ac6bead1b2e33370b98f078143357396c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classSlavePort.html">SlavePort</a>*&gt; <a class="el" href="classBaseBus.html#ac6bead1b2e33370b98f078143357396c">BaseBus::slavePorts</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The master and slave ports of the bus. </p>

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00335">335</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

<p>Referenced by <a class="el" href="coherent__bus_8cc_source.html#l00057">CoherentBus::CoherentBus()</a>, <a class="el" href="bus_8cc_source.html#l00122">getSlavePort()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00093">CoherentBus::init()</a>, <a class="el" href="bus_8cc_source.html#l00081">init()</a>, <a class="el" href="noncoherent__bus_8cc_source.html#l00057">NoncoherentBus::NoncoherentBus()</a>, <a class="el" href="noncoherent__bus_8cc_source.html#l00184">NoncoherentBus::recvAtomic()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00358">CoherentBus::recvAtomic()</a>, <a class="el" href="noncoherent__bus_8cc_source.html#l00202">NoncoherentBus::recvFunctional()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00463">CoherentBus::recvFunctional()</a>, <a class="el" href="bus_8cc_source.html#l00373">recvRangeChange()</a>, <a class="el" href="noncoherent__bus_8cc_source.html#l00091">NoncoherentBus::recvTimingReq()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00115">CoherentBus::recvTimingReq()</a>, <a class="el" href="noncoherent__bus_8cc_source.html#l00142">NoncoherentBus::recvTimingResp()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00200">CoherentBus::recvTimingResp()</a>, <a class="el" href="coherent__bus_8cc_source.html#l00264">CoherentBus::recvTimingSnoopResp()</a>, and <a class="el" href="bus_8cc_source.html#l00067">~BaseBus()</a>.</p>

</div>
</div>
<a class="anchor" id="a4f2dabd2f8fe46f4e5743c9d5543c3cc"></a><!-- doxytag: member="BaseBus::useDefaultRange" ref="a4f2dabd2f8fe46f4e5743c9d5543c3cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool <a class="el" href="classBaseBus.html#a4f2dabd2f8fe46f4e5743c9d5543c3cc">BaseBus::useDefaultRange</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If true, use address range provided by default device. </p>
<p>Any address not handled by another port and not in default device's range will cause a fatal error. If false, just send all addresses not handled by another port to default device. </p>

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00351">351</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

<p>Referenced by <a class="el" href="bus_8cc_source.html#l00333">findPort()</a>, and <a class="el" href="bus_8cc_source.html#l00373">recvRangeChange()</a>.</p>

</div>
</div>
<a class="anchor" id="ab0fed0741b41e613d783f60d27ad4b75"></a><!-- doxytag: member="BaseBus::width" ref="ab0fed0741b41e613d783f60d27ad4b75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classBaseBus.html#ab0fed0741b41e613d783f60d27ad4b75">BaseBus::width</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>the width of the bus in bytes </p>

<p>Definition at line <a class="el" href="bus_8hh_source.html#l00229">229</a> of file <a class="el" href="bus_8hh_source.html">bus.hh</a>.</p>

<p>Referenced by <a class="el" href="bus_8cc_source.html#l00133">calcPacketTiming()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>mem/<a class="el" href="bus_8hh_source.html">bus.hh</a></li>
<li>mem/<a class="el" href="bus_8cc_source.html">bus.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:17:26 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
