Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 12:50:07 2024
| Host         : LAPTOP-NSS21NBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 204 register/latch pins with no clock driven by root clock pin: flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 824 register/latch pins with no clock driven by root clock pin: flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: flexible_clock_module_6p25m/my_clk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: game/flexible_clock_1000/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line123/flexible_clock_module_1/my_clk_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: nolabel_line123/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nolabel_line129/flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line129/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: nolabel_line157/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line157/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_100Hz/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_1Hz/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_25m/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2647 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.603        0.000                      0                 1932        0.054        0.000                      0                 1932        4.500        0.000                       0                  1308  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.603        0.000                      0                 1932        0.054        0.000                      0                 1932        4.500        0.000                       0                  1308  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.603ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_x_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 1.350ns (18.367%)  route 6.000ns (81.633%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.731     5.252    nolabel_line88/clk_IBUF_BUFG
    SLICE_X17Y132        FDRE                                         r  nolabel_line88/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y132        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  nolabel_line88/xpos_reg[10]/Q
                         net (fo=14, routed)          1.898     7.606    nolabel_line88/xpos[10]
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     7.730 r  nolabel_line88/rectangle_border_x[6]_i_10/O
                         net (fo=1, routed)           0.488     8.218    nolabel_line88/rectangle_border_x[6]_i_10_n_0
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     8.342 r  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.975     9.317    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.441 f  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           0.654    10.095    nolabel_line88/rectangle_border_x_reg[6]_0
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.124    10.219 r  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.275    10.494    nolabel_line123/btn_out_reg
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.124    10.618 r  nolabel_line123/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.457    11.075    nolabel_line123/rectangle_border_x[5]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I5_O)        0.124    11.199 r  nolabel_line123/rectangle_border_x[5]_i_1__1/O
                         net (fo=8, routed)           0.649    11.848    nolabel_line88/rectangle_border_x_reg[5]_3
    SLICE_X10Y94         LUT4 (Prop_lut4_I1_O)        0.150    11.998 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.605    12.603    nolabel_line123/SS[0]
    SLICE_X10Y94         FDRE                                         r  nolabel_line123/rectangle_border_x_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.441    14.782    nolabel_line123/clk_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  nolabel_line123/rectangle_border_x_reg[6]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X10Y94         FDRE (Setup_fdre_C_R)       -0.728    14.205    nolabel_line123/rectangle_border_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 1.350ns (18.503%)  route 5.946ns (81.497%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.731     5.252    nolabel_line88/clk_IBUF_BUFG
    SLICE_X17Y132        FDRE                                         r  nolabel_line88/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y132        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  nolabel_line88/xpos_reg[10]/Q
                         net (fo=14, routed)          1.898     7.606    nolabel_line88/xpos[10]
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     7.730 r  nolabel_line88/rectangle_border_x[6]_i_10/O
                         net (fo=1, routed)           0.488     8.218    nolabel_line88/rectangle_border_x[6]_i_10_n_0
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     8.342 r  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.975     9.317    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.441 f  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           0.654    10.095    nolabel_line88/rectangle_border_x_reg[6]_0
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.124    10.219 r  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.275    10.494    nolabel_line123/btn_out_reg
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.124    10.618 r  nolabel_line123/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.457    11.075    nolabel_line123/rectangle_border_x[5]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I5_O)        0.124    11.199 r  nolabel_line123/rectangle_border_x[5]_i_1__1/O
                         net (fo=8, routed)           0.649    11.848    nolabel_line88/rectangle_border_x_reg[5]_3
    SLICE_X10Y94         LUT4 (Prop_lut4_I1_O)        0.150    11.998 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.551    12.549    nolabel_line123/SS[0]
    SLICE_X8Y94          FDRE                                         r  nolabel_line123/rectangle_border_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.440    14.781    nolabel_line123/clk_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  nolabel_line123/rectangle_border_x_reg[0]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X8Y94          FDRE (Setup_fdre_C_R)       -0.728    14.204    nolabel_line123/rectangle_border_x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 1.350ns (18.503%)  route 5.946ns (81.497%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.731     5.252    nolabel_line88/clk_IBUF_BUFG
    SLICE_X17Y132        FDRE                                         r  nolabel_line88/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y132        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  nolabel_line88/xpos_reg[10]/Q
                         net (fo=14, routed)          1.898     7.606    nolabel_line88/xpos[10]
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     7.730 r  nolabel_line88/rectangle_border_x[6]_i_10/O
                         net (fo=1, routed)           0.488     8.218    nolabel_line88/rectangle_border_x[6]_i_10_n_0
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     8.342 r  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.975     9.317    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.441 f  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           0.654    10.095    nolabel_line88/rectangle_border_x_reg[6]_0
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.124    10.219 r  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.275    10.494    nolabel_line123/btn_out_reg
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.124    10.618 r  nolabel_line123/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.457    11.075    nolabel_line123/rectangle_border_x[5]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I5_O)        0.124    11.199 r  nolabel_line123/rectangle_border_x[5]_i_1__1/O
                         net (fo=8, routed)           0.649    11.848    nolabel_line88/rectangle_border_x_reg[5]_3
    SLICE_X10Y94         LUT4 (Prop_lut4_I1_O)        0.150    11.998 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.551    12.549    nolabel_line123/SS[0]
    SLICE_X8Y94          FDRE                                         r  nolabel_line123/rectangle_border_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.440    14.781    nolabel_line123/clk_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  nolabel_line123/rectangle_border_x_reg[5]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X8Y94          FDRE (Setup_fdre_C_R)       -0.728    14.204    nolabel_line123/rectangle_border_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 1.350ns (18.367%)  route 6.000ns (81.633%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.731     5.252    nolabel_line88/clk_IBUF_BUFG
    SLICE_X17Y132        FDRE                                         r  nolabel_line88/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y132        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  nolabel_line88/xpos_reg[10]/Q
                         net (fo=14, routed)          1.898     7.606    nolabel_line88/xpos[10]
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     7.730 r  nolabel_line88/rectangle_border_x[6]_i_10/O
                         net (fo=1, routed)           0.488     8.218    nolabel_line88/rectangle_border_x[6]_i_10_n_0
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     8.342 r  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.975     9.317    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.441 f  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           0.654    10.095    nolabel_line88/rectangle_border_x_reg[6]_0
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.124    10.219 r  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.275    10.494    nolabel_line123/btn_out_reg
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.124    10.618 r  nolabel_line123/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.457    11.075    nolabel_line123/rectangle_border_x[5]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I5_O)        0.124    11.199 r  nolabel_line123/rectangle_border_x[5]_i_1__1/O
                         net (fo=8, routed)           0.649    11.848    nolabel_line88/rectangle_border_x_reg[5]_3
    SLICE_X10Y94         LUT4 (Prop_lut4_I1_O)        0.150    11.998 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.605    12.603    nolabel_line123/SS[0]
    SLICE_X11Y94         FDRE                                         r  nolabel_line123/rectangle_border_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.441    14.782    nolabel_line123/clk_IBUF_BUFG
    SLICE_X11Y94         FDRE                                         r  nolabel_line123/rectangle_border_y_reg[5]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X11Y94         FDRE (Setup_fdre_C_R)       -0.633    14.300    nolabel_line123/rectangle_border_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_y_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 1.350ns (18.367%)  route 6.000ns (81.633%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.731     5.252    nolabel_line88/clk_IBUF_BUFG
    SLICE_X17Y132        FDRE                                         r  nolabel_line88/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y132        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  nolabel_line88/xpos_reg[10]/Q
                         net (fo=14, routed)          1.898     7.606    nolabel_line88/xpos[10]
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     7.730 r  nolabel_line88/rectangle_border_x[6]_i_10/O
                         net (fo=1, routed)           0.488     8.218    nolabel_line88/rectangle_border_x[6]_i_10_n_0
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     8.342 r  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.975     9.317    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.441 f  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           0.654    10.095    nolabel_line88/rectangle_border_x_reg[6]_0
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.124    10.219 r  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.275    10.494    nolabel_line123/btn_out_reg
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.124    10.618 r  nolabel_line123/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.457    11.075    nolabel_line123/rectangle_border_x[5]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I5_O)        0.124    11.199 r  nolabel_line123/rectangle_border_x[5]_i_1__1/O
                         net (fo=8, routed)           0.649    11.848    nolabel_line88/rectangle_border_x_reg[5]_3
    SLICE_X10Y94         LUT4 (Prop_lut4_I1_O)        0.150    11.998 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.605    12.603    nolabel_line123/SS[0]
    SLICE_X11Y94         FDSE                                         r  nolabel_line123/rectangle_border_y_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.441    14.782    nolabel_line123/clk_IBUF_BUFG
    SLICE_X11Y94         FDSE                                         r  nolabel_line123/rectangle_border_y_reg[7]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X11Y94         FDSE (Setup_fdse_C_S)       -0.633    14.300    nolabel_line123/rectangle_border_y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.751ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_x_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 1.350ns (18.503%)  route 5.946ns (81.497%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.731     5.252    nolabel_line88/clk_IBUF_BUFG
    SLICE_X17Y132        FDRE                                         r  nolabel_line88/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y132        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  nolabel_line88/xpos_reg[10]/Q
                         net (fo=14, routed)          1.898     7.606    nolabel_line88/xpos[10]
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     7.730 r  nolabel_line88/rectangle_border_x[6]_i_10/O
                         net (fo=1, routed)           0.488     8.218    nolabel_line88/rectangle_border_x[6]_i_10_n_0
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     8.342 r  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.975     9.317    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.441 f  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           0.654    10.095    nolabel_line88/rectangle_border_x_reg[6]_0
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.124    10.219 r  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.275    10.494    nolabel_line123/btn_out_reg
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.124    10.618 r  nolabel_line123/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.457    11.075    nolabel_line123/rectangle_border_x[5]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I5_O)        0.124    11.199 r  nolabel_line123/rectangle_border_x[5]_i_1__1/O
                         net (fo=8, routed)           0.649    11.848    nolabel_line88/rectangle_border_x_reg[5]_3
    SLICE_X10Y94         LUT4 (Prop_lut4_I1_O)        0.150    11.998 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.551    12.549    nolabel_line123/SS[0]
    SLICE_X9Y94          FDSE                                         r  nolabel_line123/rectangle_border_x_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.440    14.781    nolabel_line123/clk_IBUF_BUFG
    SLICE_X9Y94          FDSE                                         r  nolabel_line123/rectangle_border_x_reg[7]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X9Y94          FDSE (Setup_fdse_C_S)       -0.633    14.299    nolabel_line123/rectangle_border_x_reg[7]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_win_menu/rectangle_border_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.836ns  (logic 1.444ns (18.429%)  route 6.392ns (81.571%))
  Logic Levels:           8  (LUT5=4 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.731     5.252    nolabel_line88/clk_IBUF_BUFG
    SLICE_X17Y132        FDRE                                         r  nolabel_line88/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y132        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  nolabel_line88/xpos_reg[9]/Q
                         net (fo=14, routed)          2.043     7.751    nolabel_line88/xpos[9]
    SLICE_X35Y106        LUT6 (Prop_lut6_I1_O)        0.124     7.875 f  nolabel_line88/rectangle_border_x[7]_i_6__0/O
                         net (fo=3, routed)           0.709     8.584    nolabel_line88/rectangle_border_x[7]_i_6__0_n_0
    SLICE_X37Y107        LUT6 (Prop_lut6_I0_O)        0.124     8.708 f  nolabel_line88/rectangle_border_x[7]_i_17/O
                         net (fo=2, routed)           0.323     9.031    nolabel_line88/rectangle_border_x[7]_i_17_n_0
    SLICE_X38Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.155 f  nolabel_line88/rectangle_border_a[3]_i_6/O
                         net (fo=1, routed)           0.431     9.586    nolabel_line88/rectangle_border_a[3]_i_6_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I4_O)        0.124     9.710 f  nolabel_line88/rectangle_border_a[3]_i_4/O
                         net (fo=2, routed)           0.446    10.156    game_over_win_menu/ypos_reg[0]
    SLICE_X37Y106        LUT5 (Prop_lut5_I4_O)        0.124    10.280 r  game_over_win_menu/rectangle_border_x[7]_i_7/O
                         net (fo=3, routed)           0.519    10.799    game_over_win_menu/rectangle_border_x[7]_i_7_n_0
    SLICE_X36Y106        LUT5 (Prop_lut5_I0_O)        0.124    10.923 r  game_over_win_menu/rectangle_border_x[7]_i_5/O
                         net (fo=2, routed)           0.551    11.473    game_over_win_menu/rectangle_border_x[7]_i_5_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I0_O)        0.124    11.597 r  game_over_win_menu/rectangle_border_x[7]_i_2/O
                         net (fo=12, routed)          0.806    12.403    game_over_win_menu/rectangle_border_x[7]_i_2_n_0
    SLICE_X35Y107        LUT5 (Prop_lut5_I0_O)        0.120    12.523 r  game_over_win_menu/rectangle_border_b[2]_i_1/O
                         net (fo=1, routed)           0.565    13.088    game_over_win_menu/p_1_in[2]
    SLICE_X35Y107        FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.607    14.948    game_over_win_menu/clk_IBUF_BUFG
    SLICE_X35Y107        FDRE                                         r  game_over_win_menu/rectangle_border_b_reg[2]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X35Y107        FDRE (Setup_fdre_C_D)       -0.250    14.930    game_over_win_menu/rectangle_border_b_reg[2]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.574ns  (logic 1.350ns (17.824%)  route 6.224ns (82.176%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.731     5.252    nolabel_line88/clk_IBUF_BUFG
    SLICE_X17Y132        FDRE                                         r  nolabel_line88/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y132        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  nolabel_line88/xpos_reg[10]/Q
                         net (fo=14, routed)          1.898     7.606    nolabel_line88/xpos[10]
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     7.730 r  nolabel_line88/rectangle_border_x[6]_i_10/O
                         net (fo=1, routed)           0.488     8.218    nolabel_line88/rectangle_border_x[6]_i_10_n_0
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     8.342 r  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.975     9.317    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.441 f  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           0.654    10.095    nolabel_line88/rectangle_border_x_reg[6]_0
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.124    10.219 r  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.275    10.494    nolabel_line123/btn_out_reg
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.124    10.618 r  nolabel_line123/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.457    11.075    nolabel_line123/rectangle_border_x[5]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I5_O)        0.124    11.199 r  nolabel_line123/rectangle_border_x[5]_i_1__1/O
                         net (fo=8, routed)           0.649    11.848    nolabel_line88/rectangle_border_x_reg[5]_3
    SLICE_X10Y94         LUT4 (Prop_lut4_I1_O)        0.150    11.998 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.828    12.826    nolabel_line123/SS[0]
    SLICE_X7Y94          FDRE                                         r  nolabel_line123/rectangle_border_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.507    14.848    nolabel_line123/clk_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  nolabel_line123/rectangle_border_b_reg[7]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X7Y94          FDRE (Setup_fdre_C_D)       -0.275    14.724    nolabel_line123/rectangle_border_b_reg[7]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_a_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 1.324ns (17.421%)  route 6.276ns (82.579%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.731     5.252    nolabel_line88/clk_IBUF_BUFG
    SLICE_X17Y132        FDRE                                         r  nolabel_line88/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y132        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  nolabel_line88/xpos_reg[10]/Q
                         net (fo=14, routed)          1.898     7.606    nolabel_line88/xpos[10]
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     7.730 r  nolabel_line88/rectangle_border_x[6]_i_10/O
                         net (fo=1, routed)           0.488     8.218    nolabel_line88/rectangle_border_x[6]_i_10_n_0
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     8.342 r  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.975     9.317    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.441 f  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           0.654    10.095    nolabel_line88/rectangle_border_x_reg[6]_0
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.124    10.219 r  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.275    10.494    nolabel_line123/btn_out_reg
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.124    10.618 r  nolabel_line123/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.457    11.075    nolabel_line123/rectangle_border_x[5]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I5_O)        0.124    11.199 r  nolabel_line123/rectangle_border_x[5]_i_1__1/O
                         net (fo=8, routed)           1.023    12.221    nolabel_line123/rectangle_border_x_reg[5]_0
    SLICE_X4Y94          LUT5 (Prop_lut5_I1_O)        0.124    12.345 r  nolabel_line123/rectangle_border_a[3]_i_1__1/O
                         net (fo=4, routed)           0.507    12.852    nolabel_line123/b0
    SLICE_X3Y94          FDRE                                         r  nolabel_line123/rectangle_border_a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.509    14.850    nolabel_line123/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  nolabel_line123/rectangle_border_a_reg[3]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.205    14.796    nolabel_line123/rectangle_border_a_reg[3]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_b_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 1.324ns (17.421%)  route 6.276ns (82.579%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.252ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.731     5.252    nolabel_line88/clk_IBUF_BUFG
    SLICE_X17Y132        FDRE                                         r  nolabel_line88/xpos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y132        FDRE (Prop_fdre_C_Q)         0.456     5.708 r  nolabel_line88/xpos_reg[10]/Q
                         net (fo=14, routed)          1.898     7.606    nolabel_line88/xpos[10]
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     7.730 r  nolabel_line88/rectangle_border_x[6]_i_10/O
                         net (fo=1, routed)           0.488     8.218    nolabel_line88/rectangle_border_x[6]_i_10_n_0
    SLICE_X26Y107        LUT5 (Prop_lut5_I1_O)        0.124     8.342 r  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.975     9.317    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124     9.441 f  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=5, routed)           0.654    10.095    nolabel_line88/rectangle_border_x_reg[6]_0
    SLICE_X9Y95          LUT4 (Prop_lut4_I0_O)        0.124    10.219 r  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.275    10.494    nolabel_line123/btn_out_reg
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.124    10.618 r  nolabel_line123/rectangle_border_x[5]_i_4/O
                         net (fo=3, routed)           0.457    11.075    nolabel_line123/rectangle_border_x[5]_i_4_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I5_O)        0.124    11.199 r  nolabel_line123/rectangle_border_x[5]_i_1__1/O
                         net (fo=8, routed)           1.023    12.221    nolabel_line123/rectangle_border_x_reg[5]_0
    SLICE_X4Y94          LUT5 (Prop_lut5_I1_O)        0.124    12.345 r  nolabel_line123/rectangle_border_a[3]_i_1__1/O
                         net (fo=4, routed)           0.507    12.852    nolabel_line123/b0
    SLICE_X3Y94          FDRE                                         r  nolabel_line123/rectangle_border_b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        1.509    14.850    nolabel_line123/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  nolabel_line123/rectangle_border_b_reg[1]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.205    14.796    nolabel_line123/rectangle_border_b_reg[1]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                  1.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 game_over_lose_menu/flexible_clock_module_10/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/flexible_clock_module_10/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.392ns (77.197%)  route 0.116ns (22.803%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.567     1.450    game_over_lose_menu/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]/Q
                         net (fo=3, routed)           0.115     1.706    game_over_lose_menu/flexible_clock_module_10/count_reg[8]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.903 r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.904    game_over_lose_menu/flexible_clock_module_10/count_reg[8]_i_1__1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  game_over_lose_menu/flexible_clock_module_10/count_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.958    game_over_lose_menu/flexible_clock_module_10/count_reg[12]_i_1__1_n_7
    SLICE_X57Y100        FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.920     2.048    game_over_lose_menu/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[12]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    game_over_lose_menu/flexible_clock_module_10/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 game_over_lose_menu/flexible_clock_module_10/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/flexible_clock_module_10/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.403ns (77.680%)  route 0.116ns (22.320%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.567     1.450    game_over_lose_menu/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]/Q
                         net (fo=3, routed)           0.115     1.706    game_over_lose_menu/flexible_clock_module_10/count_reg[8]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.903 r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.904    game_over_lose_menu/flexible_clock_module_10/count_reg[8]_i_1__1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  game_over_lose_menu/flexible_clock_module_10/count_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.969    game_over_lose_menu/flexible_clock_module_10/count_reg[12]_i_1__1_n_5
    SLICE_X57Y100        FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.920     2.048    game_over_lose_menu/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[14]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    game_over_lose_menu/flexible_clock_module_10/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 game_over_lose_menu/flexible_clock_module_10/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/flexible_clock_module_10/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.428ns (78.706%)  route 0.116ns (21.294%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.567     1.450    game_over_lose_menu/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]/Q
                         net (fo=3, routed)           0.115     1.706    game_over_lose_menu/flexible_clock_module_10/count_reg[8]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.903 r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.904    game_over_lose_menu/flexible_clock_module_10/count_reg[8]_i_1__1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.994 r  game_over_lose_menu/flexible_clock_module_10/count_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.994    game_over_lose_menu/flexible_clock_module_10/count_reg[12]_i_1__1_n_6
    SLICE_X57Y100        FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.920     2.048    game_over_lose_menu/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[13]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    game_over_lose_menu/flexible_clock_module_10/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 game_over_lose_menu/flexible_clock_module_10/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/flexible_clock_module_10/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.428ns (78.706%)  route 0.116ns (21.294%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.567     1.450    game_over_lose_menu/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]/Q
                         net (fo=3, routed)           0.115     1.706    game_over_lose_menu/flexible_clock_module_10/count_reg[8]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.903 r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.904    game_over_lose_menu/flexible_clock_module_10/count_reg[8]_i_1__1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.994 r  game_over_lose_menu/flexible_clock_module_10/count_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.994    game_over_lose_menu/flexible_clock_module_10/count_reg[12]_i_1__1_n_4
    SLICE_X57Y100        FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.920     2.048    game_over_lose_menu/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[15]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    game_over_lose_menu/flexible_clock_module_10/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 game_over_lose_menu/flexible_clock_module_10/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/flexible_clock_module_10/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.431ns (78.823%)  route 0.116ns (21.177%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.567     1.450    game_over_lose_menu/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]/Q
                         net (fo=3, routed)           0.115     1.706    game_over_lose_menu/flexible_clock_module_10/count_reg[8]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.903 r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.904    game_over_lose_menu/flexible_clock_module_10/count_reg[8]_i_1__1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  game_over_lose_menu/flexible_clock_module_10/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.943    game_over_lose_menu/flexible_clock_module_10/count_reg[12]_i_1__1_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  game_over_lose_menu/flexible_clock_module_10/count_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.997    game_over_lose_menu/flexible_clock_module_10/count_reg[16]_i_1__1_n_7
    SLICE_X57Y101        FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.920     2.048    game_over_lose_menu/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X57Y101        FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[16]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.105     1.904    game_over_lose_menu/flexible_clock_module_10/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 game_over_lose_menu/flexible_clock_module_10/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/flexible_clock_module_10/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.442ns (79.241%)  route 0.116ns (20.759%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.567     1.450    game_over_lose_menu/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]/Q
                         net (fo=3, routed)           0.115     1.706    game_over_lose_menu/flexible_clock_module_10/count_reg[8]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.903 r  game_over_lose_menu/flexible_clock_module_10/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.904    game_over_lose_menu/flexible_clock_module_10/count_reg[8]_i_1__1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  game_over_lose_menu/flexible_clock_module_10/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.943    game_over_lose_menu/flexible_clock_module_10/count_reg[12]_i_1__1_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  game_over_lose_menu/flexible_clock_module_10/count_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.008    game_over_lose_menu/flexible_clock_module_10/count_reg[16]_i_1__1_n_5
    SLICE_X57Y101        FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.920     2.048    game_over_lose_menu/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X57Y101        FDRE                                         r  game_over_lose_menu/flexible_clock_module_10/count_reg[18]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.105     1.904    game_over_lose_menu/flexible_clock_module_10/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 wipe_settings_main/flexible_clock_module_10/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wipe_settings_main/flexible_clock_module_10/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.373ns (72.917%)  route 0.139ns (27.083%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.567     1.450    wipe_settings_main/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  wipe_settings_main/flexible_clock_module_10/count_reg[14]/Q
                         net (fo=3, routed)           0.138     1.752    wipe_settings_main/flexible_clock_module_10/count_reg[14]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.908 r  wipe_settings_main/flexible_clock_module_10/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.909    wipe_settings_main/flexible_clock_module_10/i_/i_/i__carry__2_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.962 r  wipe_settings_main/flexible_clock_module_10/i_/i_/i__carry__3/O[0]
                         net (fo=1, routed)           0.000     1.962    wipe_settings_main/flexible_clock_module_10/i_/i_/i__carry__3_n_7
    SLICE_X14Y50         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.834     1.962    wipe_settings_main/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[16]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    wipe_settings_main/flexible_clock_module_10/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 timer/flexible_clock_module_1Hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/flexible_clock_module_1Hz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.564     1.447    timer/flexible_clock_module_1Hz/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  timer/flexible_clock_module_1Hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  timer/flexible_clock_module_1Hz/count_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    timer/flexible_clock_module_1Hz/count_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  timer/flexible_clock_module_1Hz/count_reg[24]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.882    timer/flexible_clock_module_1Hz/count_reg[24]_i_1__7_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  timer/flexible_clock_module_1Hz/count_reg[28]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     1.936    timer/flexible_clock_module_1Hz/count_reg[28]_i_1__7_n_7
    SLICE_X28Y50         FDRE                                         r  timer/flexible_clock_module_1Hz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.832     1.959    timer/flexible_clock_module_1Hz/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  timer/flexible_clock_module_1Hz/count_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    timer/flexible_clock_module_1Hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 wipe_settings_main/flexible_clock_module_10/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wipe_settings_main/flexible_clock_module_10/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.386ns (73.588%)  route 0.139ns (26.412%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.567     1.450    wipe_settings_main/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  wipe_settings_main/flexible_clock_module_10/count_reg[14]/Q
                         net (fo=3, routed)           0.138     1.752    wipe_settings_main/flexible_clock_module_10/count_reg[14]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.908 r  wipe_settings_main/flexible_clock_module_10/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.909    wipe_settings_main/flexible_clock_module_10/i_/i_/i__carry__2_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.975 r  wipe_settings_main/flexible_clock_module_10/i_/i_/i__carry__3/O[2]
                         net (fo=1, routed)           0.000     1.975    wipe_settings_main/flexible_clock_module_10/i_/i_/i__carry__3_n_5
    SLICE_X14Y50         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.834     1.962    wipe_settings_main/flexible_clock_module_10/clk_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[18]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    wipe_settings_main/flexible_clock_module_10/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 timer/flexible_clock_module_1Hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/flexible_clock_module_1Hz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.564     1.447    timer/flexible_clock_module_1Hz/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  timer/flexible_clock_module_1Hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  timer/flexible_clock_module_1Hz/count_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    timer/flexible_clock_module_1Hz/count_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  timer/flexible_clock_module_1Hz/count_reg[24]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.882    timer/flexible_clock_module_1Hz/count_reg[24]_i_1__7_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  timer/flexible_clock_module_1Hz/count_reg[28]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     1.947    timer/flexible_clock_module_1Hz/count_reg[28]_i_1__7_n_5
    SLICE_X28Y50         FDRE                                         r  timer/flexible_clock_module_1Hz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1307, routed)        0.832     1.959    timer/flexible_clock_module_1Hz/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  timer/flexible_clock_module_1Hz/count_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    timer/flexible_clock_module_1Hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y49   fade_win_main_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y22   flexible_clock_module_1000/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y24   flexible_clock_module_1000/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y24   flexible_clock_module_1000/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y25   flexible_clock_module_1000/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y25   flexible_clock_module_1000/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y25   flexible_clock_module_1000/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y25   flexible_clock_module_1000/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y26   flexible_clock_module_1000/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y138  game_over_win_menu/flexible_clock_module_10/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y138  game_over_win_menu/flexible_clock_module_10/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y138  game_over_win_menu/flexible_clock_module_10/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y138  game_over_win_menu/flexible_clock_module_10/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y130  game/unit6/new_number_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y129  game/unit6/new_number_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y130  game/unit6/new_number_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y129  game/unit6/new_number_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y129  game/unit6/new_number_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y129  game/unit6/new_number_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y49   fade_win_main_active_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y22   flexible_clock_module_1000/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   flexible_clock_module_1000/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   flexible_clock_module_1000/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   flexible_clock_module_1000/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   flexible_clock_module_1000/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   flexible_clock_module_1000/count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   flexible_clock_module_1000/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   flexible_clock_module_1000/count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y26   flexible_clock_module_1000/count_reg[19]/C



