module logic(clk2, rst, in, out);
input clk2, rst;
input [3:0] in;
output reg [0:0] out;

reg [3:0] s;
reg [3:0] ns;

parameter
START = 3'd0,
   s2 = 3'd1,
	s3 = 3'd2,
	s4 = 3'd3,
  END = 3'd4; 

  
always@ (posedge clk2 or negedge rst)
	if (rst == 1'b0)
		s <= START;
	else 
		s <= ns;
		
always@ (*)
	case(s)
START: if(in == 4'b0010)
			ns = s2;
		else 
			ns = START;
	s2: if (in == 4'b0110)
			ns = s3;
		else 
			ns = s2;
	s3: if (in == 4'b0100)
			ns = s4;
		else
			ns = s3;
	s4: if (in == 4'b1110)
			ns = END;
		else
			ns = s4;
	endcase
always@ (*)
	case(s)
		START: out = 1'b0;
		s2: out = 1'b0;
		s3: out = 1'b0;
		s4: out = 1'b0;
		END: out = 1'b1;
	endcase
endmodule
	
	