<profile>

<section name = "Vitis HLS Report for 'SABR'" level="0">
<item name = "Date">Thu Jan  9 21:43:59 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">SABR</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">spartan7</item>
<item name = "Target device">xc7s15-cpga196-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 9.052 ns, 0.96 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">494961, 494961, 4.480 ms, 4.480 ms, 494962, 494962, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184">SABR_Pipeline_VITIS_LOOP_12_1, 271, 271, 2.168 us, 2.168 us, 202, 202, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194">SABR_Pipeline_VITIS_LOOP_17_2, 494601, 494601, 4.477 ms, 4.477 ms, 494601, 494601, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">60, 164, 50763, 81635, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 791, -</column>
<column name="Register">-, -, 1302, -, -</column>
<specialColumn name="Available">20, 20, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">300, 820, 325, 1030, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184">SABR_Pipeline_VITIS_LOOP_12_1, 0, 0, 657, 827, 0</column>
<column name="grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194">SABR_Pipeline_VITIS_LOOP_17_2, 30, 139, 47034, 77078, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 736, 1320, 0</column>
<column name="dadddsub_64ns_64ns_64_6_full_dsp_1_U81">dadddsub_64ns_64ns_64_6_full_dsp_1, 0, 3, 509, 821, 0</column>
<column name="ddiv_64ns_64ns_64_31_no_dsp_1_U84">ddiv_64ns_64ns_64_31_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="dmul_64ns_64ns_64_6_max_dsp_1_U82">dmul_64ns_64ns_64_6_max_dsp_1, 0, 11, 317, 197, 0</column>
<column name="dmul_64ns_64ns_64_6_max_dsp_1_U83">dmul_64ns_64ns_64_6_max_dsp_1, 0, 11, 317, 197, 0</column>
<column name="dsqrt_64ns_64ns_64_57_no_dsp_1_U85">dsqrt_64ns_64ns_64_57_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="dsqrt_64ns_64ns_64_57_no_dsp_1_U86">dsqrt_64ns_64ns_64_57_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 30, 0, 1193, 1195, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">461, 91, 1, 91</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="gmem_0_ARVALID">9, 2, 1, 2</column>
<column name="gmem_0_AWADDR">15, 3, 64, 192</column>
<column name="gmem_0_AWLEN">15, 3, 32, 96</column>
<column name="gmem_0_AWVALID">15, 3, 1, 3</column>
<column name="gmem_0_BREADY">15, 3, 1, 3</column>
<column name="gmem_0_RREADY">9, 2, 1, 2</column>
<column name="gmem_0_WDATA">15, 3, 256, 768</column>
<column name="gmem_0_WSTRB">15, 3, 32, 96</column>
<column name="gmem_0_WVALID">15, 3, 1, 3</column>
<column name="grp_fu_235_ce">15, 3, 1, 3</column>
<column name="grp_fu_235_opcode">21, 4, 2, 8</column>
<column name="grp_fu_235_p0">21, 4, 64, 256</column>
<column name="grp_fu_235_p1">21, 4, 64, 256</column>
<column name="grp_fu_241_ce">15, 3, 1, 3</column>
<column name="grp_fu_241_p0">33, 6, 64, 384</column>
<column name="grp_fu_241_p1">33, 6, 64, 384</column>
<column name="grp_fu_246_ce">9, 2, 1, 2</column>
<column name="grp_fu_246_p0">15, 3, 64, 192</column>
<column name="grp_fu_246_p1">15, 3, 64, 192</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="S_read_reg_358">64, 0, 64, 0</column>
<column name="T_read_reg_307">64, 0, 64, 0</column>
<column name="V_read_reg_353">64, 0, 64, 0</column>
<column name="add_reg_383">64, 0, 64, 0</column>
<column name="alpha_read_reg_331">64, 0, 64, 0</column>
<column name="ap_CS_fsm">90, 0, 90, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="beta_read_reg_388">64, 0, 64, 0</column>
<column name="deltat_reg_319">64, 0, 64, 0</column>
<column name="empty_322_reg_378">64, 0, 64, 0</column>
<column name="empty_reg_373">64, 0, 64, 0</column>
<column name="grp_SABR_Pipeline_VITIS_LOOP_12_1_fu_184_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_SABR_Pipeline_VITIS_LOOP_17_2_fu_194_ap_start_reg">1, 0, 1, 0</column>
<column name="mul3_reg_343">64, 0, 64, 0</column>
<column name="r_read_reg_338">64, 0, 64, 0</column>
<column name="random_increments_read_reg_348">64, 0, 64, 0</column>
<column name="reg_267">64, 0, 64, 0</column>
<column name="rho_read_reg_312">64, 0, 64, 0</column>
<column name="sub_reg_326">64, 0, 64, 0</column>
<column name="tmp_reg_393">64, 0, 64, 0</column>
<column name="tmp_s_reg_398">64, 0, 64, 0</column>
<column name="trunc_ln12_1_reg_368">59, 0, 59, 0</column>
<column name="trunc_ln_reg_363">59, 0, 59, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, SABR, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, SABR, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, SABR, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 256, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 256, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
