\doxysection{common/core/memory\+\_\+subsystem/pr\+\_\+l1\+\_\+pr\+\_\+l2\+\_\+dram\+\_\+directory\+\_\+msi/dram\+\_\+directory\+\_\+cntlr.h File Reference}
\label{dram__directory__cntlr_8h}\index{common/core/memory\_subsystem/pr\_l1\_pr\_l2\_dram\_directory\_msi/dram\_directory\_cntlr.h@{common/core/memory\_subsystem/pr\_l1\_pr\_l2\_dram\_directory\_msi/dram\_directory\_cntlr.h}}
{\ttfamily \#include "{}dram\+\_\+directory\+\_\+cache.\+h"{}}\newline
{\ttfamily \#include "{}req\+\_\+queue\+\_\+list.\+h"{}}\newline
{\ttfamily \#include "{}dram\+\_\+cntlr.\+h"{}}\newline
{\ttfamily \#include "{}address\+\_\+home\+\_\+lookup.\+h"{}}\newline
{\ttfamily \#include "{}shmem\+\_\+req.\+h"{}}\newline
{\ttfamily \#include "{}shmem\+\_\+msg.\+h"{}}\newline
{\ttfamily \#include "{}shmem\+\_\+perf.\+h"{}}\newline
{\ttfamily \#include "{}mem\+\_\+component.\+h"{}}\newline
{\ttfamily \#include "{}memory\+\_\+manager\+\_\+base.\+h"{}}\newline
{\ttfamily \#include "{}coherency\+\_\+protocol.\+h"{}}\newline
Include dependency graph for dram\+\_\+directory\+\_\+cntlr.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{dram__directory__cntlr_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{dram__directory__cntlr_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI\+::\+Dram\+Directory\+Cntlr}
\end{DoxyCompactItemize}
\doxysubsubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
namespace \textbf{ Pr\+L1\+Pr\+L2\+Dram\+Directory\+MSI}
\end{DoxyCompactItemize}
