Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Dec  1 15:38:29 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a15tiftg256-1L
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblaze_microblaze_0_1'

1. Summary
----------

SUCCESS in the upgrade of microblaze_microblaze_0_1 (xilinx.com:ip:microblaze:11.0) from (Rev. 15) to (Rev. 16)

2. Upgrade messages
-------------------

Set parameter C_BASE_VECTORS to value 0x0000000000000000 (source 'default')
Set parameter C_M_AXI_DP_ADDR_WIDTH to value 32 (source 'default')
Set parameter C_M_AXI_DC_ADDR_WIDTH to value 32 (source 'default')
Set parameter C_M_AXI_IP_ADDR_WIDTH to value 32 (source 'default')
Set parameter C_M_AXI_IC_ADDR_WIDTH to value 32 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Dec  1 15:38:29 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a15tiftg256-1L
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblaze_mdm_1_1'

1. Summary
----------

SUCCESS in the upgrade of microblaze_mdm_1_1 (xilinx.com:ip:mdm:3.2) from (Rev. 28) to (Rev. 29)

2. Upgrade messages
-------------------

Set parameter C_M_AXIS_ID_WIDTH to value 7 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Dec  1 15:38:29 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a15tiftg256-1L
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblaze_lmb_bram_1'

1. Summary
----------

SUCCESS in the upgrade of microblaze_lmb_bram_1 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 11) to (Rev. 12)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Dec  1 15:38:29 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a15tiftg256-1L
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblaze_ilmb_v10_1'

1. Summary
----------

SUCCESS in the upgrade of microblaze_ilmb_v10_1 (xilinx.com:ip:lmb_v10:3.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Dec  1 15:38:29 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a15tiftg256-1L
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblaze_ilmb_bram_if_cntlr_1'

1. Summary
----------

SUCCESS in the upgrade of microblaze_ilmb_bram_if_cntlr_1 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 26) to (Rev. 27)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Dec  1 15:38:29 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a15tiftg256-1L
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblaze_dlmb_v10_1'

1. Summary
----------

SUCCESS in the upgrade of microblaze_dlmb_v10_1 (xilinx.com:ip:lmb_v10:3.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Dec  1 15:38:29 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a15tiftg256-1L
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblaze_dlmb_bram_if_cntlr_1'

1. Summary
----------

SUCCESS in the upgrade of microblaze_dlmb_bram_if_cntlr_1 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 26) to (Rev. 27)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Dec  1 15:38:29 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a15tiftg256-1L
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblaze_axi_smc_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of microblaze_axi_smc_0 (xilinx.com:ip:smartconnect:1.0) from (Rev. 27) to (Rev. 28)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
microblaze_axi_smc_0 may have connection or interface changes.


3. Customization warnings
-------------------------

Parameter 'ASSOCIATED_BUSIF' is no longer present on the upgraded IP 'microblaze_axi_smc_0', and cannot be set to 'M00_AXI:M01_AXI:M02_AXI:M03_AXI:M04_AXI:M05_AXI:S00_AXI'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:smartconnect:1.0 -user_name microblaze_axi_smc_0
set_property -dict "\
  CONFIG.ADVANCED_PROPERTIES {0} \
  CONFIG.Component_Name {microblaze_axi_smc_0} \
  CONFIG.HAS_ARESETN {1} \
  CONFIG.NUM_CLKS {1} \
  CONFIG.NUM_MI {6} \
  CONFIG.NUM_SI {1} " [get_ips microblaze_axi_smc_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Dec  1 15:38:29 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a15tiftg256-1L
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblaze_axi_quad_spi_0_0'

1. Summary
----------

SUCCESS in the upgrade of microblaze_axi_quad_spi_0_0 (xilinx.com:ip:axi_quad_spi:3.2) from (Rev. 34) to (Rev. 35)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Dec  1 15:38:29 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a15tiftg256-1L
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'microblaze_axi_intc_0_0'

1. Summary
----------

SUCCESS in the upgrade of microblaze_axi_intc_0_0 (xilinx.com:ip:axi_intc:4.1) from (Rev. 21) to (Rev. 22)

2. Upgrade messages
-------------------

Set parameter C_IVAR_RESET_VALUE to value 0x0000000000000010 (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Dec  1 15:38:05 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a15tiftg256-1L
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'ila_0'

1. Summary
----------

SUCCESS in the upgrade of ila_0 (xilinx.com:ip:ila:6.2) from (Rev. 18) to (Rev. 19)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Dec  1 15:37:52 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a15tiftg256-1L
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fir_compiler_0'

1. Summary
----------

SUCCESS in the upgrade of fir_compiler_0 (xilinx.com:ip:fir_compiler:7.2) from (Rev. 24) to (Rev. 26)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Dec  1 15:37:43 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a15tiftg256-1L
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fifo_generator_0'

1. Summary
----------

SUCCESS in the upgrade of fifo_generator_0 (xilinx.com:ip:fifo_generator:13.2) from (Rev. 13) to (Rev. 14)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Dec  1 15:37:37 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a15tiftg256-1L
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'clk_wiz_0'

1. Summary
----------

SUCCESS in the upgrade of clk_wiz_0 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 16) to (Rev. 17)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Oct 24 12:10:00 2025
| Host         : DESKTOP-BEUFM6D running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a15tiftg256-1L
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'fir_compiler_0'

1. Summary
----------

CAUTION (success, with warnings) in the update of fir_compiler_0 (xilinx.com:ip:fir_compiler:7.2 (Rev. 24)) to current project options.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'TDATA_NUM_BYTES' is no longer present on the upgraded IP 'fir_compiler_0', and cannot be set to '2'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:fir_compiler:7.2 -user_name fir_compiler_0
set_property -dict "\
  CONFIG.BestPrecision {true} \
  CONFIG.Blank_Output {false} \
  CONFIG.Channel_Sequence {Basic} \
  CONFIG.Clock_Frequency {40} \
  CONFIG.CoefficientSource {COE_File} \
  CONFIG.CoefficientVector {6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6} \
  CONFIG.Coefficient_Buffer_Type {Automatic} \
  CONFIG.Coefficient_Fanout {false} \
  CONFIG.Coefficient_File {../../../../fir20.coe} \
  CONFIG.Coefficient_Fractional_Bits {17} \
  CONFIG.Coefficient_Reload {false} \
  CONFIG.Coefficient_Sets {1} \
  CONFIG.Coefficient_Sign {Signed} \
  CONFIG.Coefficient_Structure {Symmetric} \
  CONFIG.Coefficient_Width {16} \
  CONFIG.ColumnConfig {3} \
  CONFIG.Component_Name {fir_compiler_0} \
  CONFIG.Control_Broadcast_Fanout {false} \
  CONFIG.Control_Column_Fanout {false} \
  CONFIG.Control_LUT_Pipeline {false} \
  CONFIG.Control_Path_Fanout {false} \
  CONFIG.DATA_Has_TLAST {Not_Required} \
  CONFIG.DATA_TUSER_Width {1} \
  CONFIG.Data_Buffer_Type {Automatic} \
  CONFIG.Data_Fractional_Bits {0} \
  CONFIG.Data_Path_Broadcast {false} \
  CONFIG.Data_Path_Fanout {false} \
  CONFIG.Data_Sign {Unsigned} \
  CONFIG.Data_Width {16} \
  CONFIG.Decimation_Rate {20} \
  CONFIG.Disable_Half_Band_Centre_Tap {false} \
  CONFIG.DisplayReloadOrder {false} \
  CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
  CONFIG.Filter_Selection {1} \
  CONFIG.Filter_Type {Decimation} \
  CONFIG.GUI_Behaviour {Coregen} \
  CONFIG.Gen_MIF_Files {false} \
  CONFIG.Gen_MIF_from_COE {false} \
  CONFIG.Gen_MIF_from_Spec {false} \
  CONFIG.HardwareOversamplingRate {1} \
  CONFIG.Has_ACLKEN {false} \
  CONFIG.Has_ARESETn {false} \
  CONFIG.Input_Buffer_Type {Automatic} \
  CONFIG.Inter_Column_Pipe_Length {4} \
  CONFIG.Interpolation_Rate {1} \
  CONFIG.M_AXIS_DATA.CLK_DOMAIN {} \
  CONFIG.M_AXIS_DATA.FREQ_HZ {100000000} \
  CONFIG.M_AXIS_DATA.HAS_TKEEP {0} \
  CONFIG.M_AXIS_DATA.HAS_TLAST {0} \
  CONFIG.M_AXIS_DATA.HAS_TREADY {0} \
  CONFIG.M_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.M_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.M_AXIS_DATA.LAYERED_METADATA {undef} \
  CONFIG.M_AXIS_DATA.PHASE {0.0} \
  CONFIG.M_AXIS_DATA.TDATA_NUM_BYTES {2} \
  CONFIG.M_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.M_DATA_Has_TREADY {false} \
  CONFIG.M_DATA_Has_TUSER {Not_Required} \
  CONFIG.Multi_Column_Support {Automatic} \
  CONFIG.No_BRAM_Read_First_Mode {false} \
  CONFIG.No_SRL_Attributes {false} \
  CONFIG.Num_Reload_Slots {1} \
  CONFIG.Number_Channels {1} \
  CONFIG.Number_Paths {1} \
  CONFIG.Optimal_Column_Lengths {false} \
  CONFIG.Optimization_Goal {Area} \
  CONFIG.Optimization_List {None} \
  CONFIG.Optimization_Selection {None} \
  CONFIG.Other {false} \
  CONFIG.Output_Buffer_Type {Automatic} \
  CONFIG.Output_Rounding_Mode {Convergent_Rounding_to_Even} \
  CONFIG.Output_Width {16} \
  CONFIG.Passband_Max {0.5} \
  CONFIG.Passband_Min {0.0} \
  CONFIG.Pattern_List {P4-0,P4-1,P4-2,P4-3,P4-4} \
  CONFIG.Pre_Adder_Pipeline {false} \
  CONFIG.Preference_For_Other_Storage {Automatic} \
  CONFIG.Quantization {Quantize_Only} \
  CONFIG.RateSpecification {Frequency_Specification} \
  CONFIG.Rate_Change_Type {Integer} \
  CONFIG.Reload_File {no_coe_file_loaded} \
  CONFIG.Reset_Data_Vector {true} \
  CONFIG.S_AXIS_DATA.CLK_DOMAIN {} \
  CONFIG.S_AXIS_DATA.FREQ_HZ {100000000} \
  CONFIG.S_AXIS_DATA.HAS_TKEEP {0} \
  CONFIG.S_AXIS_DATA.HAS_TLAST {0} \
  CONFIG.S_AXIS_DATA.HAS_TREADY {1} \
  CONFIG.S_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.S_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.S_AXIS_DATA.LAYERED_METADATA {undef} \
  CONFIG.S_AXIS_DATA.PHASE {0.0} \
  CONFIG.S_AXIS_DATA.TDATA_NUM_BYTES {2} \
  CONFIG.S_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.S_CONFIG_Method {Single} \
  CONFIG.S_CONFIG_Sync_Mode {On_Vector} \
  CONFIG.S_DATA_Has_FIFO {true} \
  CONFIG.S_DATA_Has_TUSER {Not_Required} \
  CONFIG.SamplePeriod {1} \
  CONFIG.Sample_Frequency {40.0} \
  CONFIG.Select_Pattern {All} \
  CONFIG.Stopband_Max {1.0} \
  CONFIG.Stopband_Min {0.5} \
  CONFIG.Zero_Pack_Factor {1} \
  CONFIG.aclk_intf.ASSOCIATED_BUSIF {S_AXIS_CONFIG:M_AXIS_DATA:S_AXIS_DATA:S_AXIS_RELOAD} \
  CONFIG.aclk_intf.ASSOCIATED_CLKEN {aclken} \
  CONFIG.aclk_intf.ASSOCIATED_PORT {} \
  CONFIG.aclk_intf.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk_intf.CLK_DOMAIN {} \
  CONFIG.aclk_intf.FREQ_HZ {100000000} \
  CONFIG.aclk_intf.FREQ_TOLERANCE_HZ {0} \
  CONFIG.aclk_intf.INSERT_VIP {0} \
  CONFIG.aclk_intf.PHASE {0.0} \
  CONFIG.aclken_intf.POLARITY {ACTIVE_HIGH} \
  CONFIG.aresetn_intf.INSERT_VIP {0} \
  CONFIG.aresetn_intf.POLARITY {ACTIVE_LOW} \
  CONFIG.event_s_config_tlast_missing_intf.PortWidth {1} \
  CONFIG.event_s_config_tlast_missing_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_config_tlast_unexpected_intf.PortWidth {1} \
  CONFIG.event_s_config_tlast_unexpected_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_data_chanid_incorrect_intf.PortWidth {1} \
  CONFIG.event_s_data_chanid_incorrect_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_data_tlast_missing_intf.PortWidth {1} \
  CONFIG.event_s_data_tlast_missing_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_data_tlast_unexpected_intf.PortWidth {1} \
  CONFIG.event_s_data_tlast_unexpected_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_reload_tlast_missing_intf.PortWidth {1} \
  CONFIG.event_s_reload_tlast_missing_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_reload_tlast_unexpected_intf.PortWidth {1} \
  CONFIG.event_s_reload_tlast_unexpected_intf.SENSITIVITY {EDGE_RISING} " [get_ips fir_compiler_0]


