/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Mar  3 03:33:04 2015
 *                 Full Compile MD5 Checksum  b5f19c74ab37a2906e9421a8b2559715
 *                     (minus title and desc)
 *                 MD5 Checksum               778db12b311d8f0cfe2c790ec2a4bd84
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15517
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_GPIO_PER_H__
#define BCHP_GPIO_PER_H__

/***************************************************************************
 *GPIO_PER - GPIO Block Control Registers
 ***************************************************************************/
#define BCHP_GPIO_PER_DIR_LO                     0x14e00100 /* [RW] GPIO Low Pin Direction Control Register */
#define BCHP_GPIO_PER_DIR_MID0                   0x14e00104 /* [RW] GPIO Mid0 Pin Direction Control Register */
#define BCHP_GPIO_PER_DIR_MID1                   0x14e00108 /* [RW] GPIO Mid1 Pin Direction Control Register */
#define BCHP_GPIO_PER_DIR_HI                     0x14e0010c /* [RW] GPIO High Pin Direction Control Register */
#define BCHP_GPIO_PER_DIR_HI2                    0x14e00110 /* [RW] GPIO High2 Pin Direction Control Register */
#define BCHP_GPIO_PER_DIR_HI3                    0x14e00114 /* [RW] GPIO High3 Pin Direction Control Register */
#define BCHP_GPIO_PER_DIR_HI4                    0x14e00118 /* [RW] GPIO High4 Pin Direction Control Register */
#define BCHP_GPIO_PER_DIR_HI5                    0x14e0011c /* [RW] GPIO High5 Pin Direction Control Register */
#define BCHP_GPIO_PER_DIR_HI6                    0x14e00120 /* [RW] GPIO High6 Pin Direction Control Register */
#define BCHP_GPIO_PER_DIR_HI7                    0x14e00124 /* [RW] GPIO High7 Pin Direction Control Register */
#define BCHP_GPIO_PER_DATA_LO                    0x14e0012c /* [RW] GPIO Low Pin Data Register */
#define BCHP_GPIO_PER_DATA_MID0                  0x14e00130 /* [RW] GPIO Mid0 Pin Data Register */
#define BCHP_GPIO_PER_DATA_MID1                  0x14e00134 /* [RW] GPIO Mid1 Pin Data Register */
#define BCHP_GPIO_PER_DATA_HI                    0x14e00138 /* [RW] GPIO High Pin Data Register */
#define BCHP_GPIO_PER_DATA_HI2                   0x14e0013c /* [RW] GPIO High2 Pin Data Register */
#define BCHP_GPIO_PER_DATA_HI3                   0x14e00140 /* [RW] GPIO High3 Pin Data Register */
#define BCHP_GPIO_PER_DATA_HI4                   0x14e00144 /* [RW] GPIO High4 Pin Data Register */
#define BCHP_GPIO_PER_DATA_HI5                   0x14e00148 /* [RW] GPIO High5 Pin Data Register */
#define BCHP_GPIO_PER_DATA_HI6                   0x14e0014c /* [RW] GPIO High6 Pin Data Register */
#define BCHP_GPIO_PER_DATA_HI7                   0x14e00150 /* [RW] GPIO High7 Pin Data Register */
#define BCHP_GPIO_PER_PAD_CTRL                   0x14e00158 /* [RW] GPIO RGMII PAC CTRL  Register */
#define BCHP_GPIO_PER_SPI_CONFIG                 0x14e0015c /* [RW] SPI Configuration Register */
#define BCHP_GPIO_PER_diag_counter_rdback0       0x14e00160 /* [RW] Diag Diag Counter Readback Register0 */
#define BCHP_GPIO_PER_diag_counter_rdback1       0x14e00164 /* [RW] Diag Diag Counter Readback Register1 */
#define BCHP_GPIO_PER_diag_burst_count           0x14e00168 /* [RW] Diag Burst Count Register */
#define BCHP_GPIO_PER_TESTCONTROL                0x14e0016c /* [RW] TESTCONTROL Register */
#define BCHP_GPIO_PER_diag0_1mask                0x14e00174 /* [RW] Diag0 1's Mask Register */
#define BCHP_GPIO_PER_diag0_0mask                0x14e00178 /* [RW] Diag0 0's Mask Register */
#define BCHP_GPIO_PER_diag1_1mask                0x14e0017c /* [RW] Diag1 1's Mask Register */
#define BCHP_GPIO_PER_diag1_0mask                0x14e00180 /* [RW] Diag1 0's Mask Register */
#define BCHP_GPIO_PER_diag0_events               0x14e00184 /* [RW] Diag0 Count Events Register */
#define BCHP_GPIO_PER_diag1_events               0x14e00188 /* [RW] Diag1 Count Events Register */
#define BCHP_GPIO_PER_diag0_func_ctrl            0x14e0018c /* [RW] Diag0 Function Control Register */
#define BCHP_GPIO_PER_diag1_func_ctrl            0x14e00190 /* [RW] Diag1 Function Control Register */
#define BCHP_GPIO_PER_STRAP_BUS                  0x14e00194 /* [RW] Strap Register */
#define BCHP_GPIO_PER_STRAP_OVERRIDE             0x14e00198 /* [RW] Strap Override Register */
#define BCHP_GPIO_PER_QAM_PLL_STATUS             0x14e0019c /* [RW] Reference PLL Status */
#define BCHP_GPIO_PER_STRAP_OUT_BUS              0x14e001a0 /* [RW] Strap Out Register */
#define BCHP_GPIO_PER_DIAG_MEM_CTL               0x14e001a8 /* [RW] Diagnostic Capture Control Register */
#define BCHP_GPIO_PER_DIAG_MEM_SIZE              0x14e001ac /* [RW] Diagnostic Capture Size Register */
#define BCHP_GPIO_PER_SRC_ADDR                   0x14e001b0 /* [RW] Mem-to-Mem Source Address Register */
#define BCHP_GPIO_PER_DEST_ADDR0                 0x14e001b4 /* [RW] Diagnostic Capture Destination Address Register0 */
#define BCHP_GPIO_PER_DEST_ADDR1                 0x14e001b8 /* [RW] Diagnostic Capture Destination Address Register1 */
#define BCHP_GPIO_PER_DEST_ADDR2                 0x14e001bc /* [RW] Diagnostic Capture Destination Address Register2 */
#define BCHP_GPIO_PER_DEST_ADDR3                 0x14e001c0 /* [RW] Diagnostic Capture Destination Address Register3 */
#define BCHP_GPIO_PER_RBUS_DIAG_SEL              0x14e001c4 /* [RW] RBUS diag select */
#define BCHP_GPIO_PER_Diag_Capt_Last_WrAddr0     0x14e001c8 /* [RW] Diag Capture last write address0 */
#define BCHP_GPIO_PER_Diag_Capt_Last_WrAddr1     0x14e001cc /* [RW] Diag Capture last write address1 */
#define BCHP_GPIO_PER_Diag_Capt_Last_WrAddr2     0x14e001d0 /* [RW] Diag Capture last write address2 */
#define BCHP_GPIO_PER_Diag_Capt_Last_WrAddr3     0x14e001d4 /* [RW] Diag Capture last write address3 */
#define BCHP_GPIO_PER_MIPS_DRR_PLL_OVERRIDE      0x14e001d8 /* [RW] MIPS DDR PLL Override */
#define BCHP_GPIO_PER_Kick_timer                 0x14e001dc /* [RW] Kick Timer Count Register */
#define BCHP_GPIO_PER_DIEREVID                   0x14e001e0 /* [RW] Die Revision Id Register */
#define BCHP_GPIO_PER_SPIMASTER_CONTROL          0x14e001e4 /* [RW] SPIMASTERCONTROL Register */
#define BCHP_GPIO_PER_CLKRST_MISC                0x14e001e8 /* [RW] CLKRST MISC Register */
#define BCHP_GPIO_PER_Diag_Capt_OVFL_Det         0x14e001f0 /* [RW] Diag Capture overflow detect */
#define BCHP_GPIO_PER_Diag_Mem_HB_Count          0x14e001f4 /* [RW] Diag Mem Heartbeat count */
#define BCHP_GPIO_PER_Diag_order_control0        0x14e001f8 /* [RW] Diag Order Control0 */
#define BCHP_GPIO_PER_Diag_order_control1        0x14e001fc /* [RW] Diag Order Control1 */
#define BCHP_GPIO_PER_Diag_order_control2        0x14e00200 /* [RW] Diag Order Control2 */
#define BCHP_GPIO_PER_Diag_order_control3        0x14e00204 /* [RW] Diag Order Control3 */
#define BCHP_GPIO_PER_Diag_order_control4        0x14e00208 /* [RW] Diag Order Control4 */
#define BCHP_GPIO_PER_Diag_order_control5        0x14e0020c /* [RW] Diag Order Control5 */
#define BCHP_GPIO_PER_Diag_order_control6        0x14e00210 /* [RW] Diag Order Control6 */
#define BCHP_GPIO_PER_Diag_order_control7        0x14e00214 /* [RW] Diag Order Control7 */
#define BCHP_GPIO_PER_Diag_align_control0        0x14e00218 /* [RW] Diag Align Control0 */
#define BCHP_GPIO_PER_Diag_align_control1        0x14e0021c /* [RW] Diag Align Control1 */
#define BCHP_GPIO_PER_Diag_align_control2        0x14e00220 /* [RW] Diag Align Control2 */
#define BCHP_GPIO_PER_Diag_align_control3        0x14e00224 /* [RW] Diag Align Control3 */
#define BCHP_GPIO_PER_Diag_align_control4        0x14e00228 /* [RW] Diag Align Control4 */
#define BCHP_GPIO_PER_Diag_align_control5        0x14e0022c /* [RW] Diag Align Control5 */
#define BCHP_GPIO_PER_Diag_align_control6        0x14e00230 /* [RW] Diag Align Control6 */
#define BCHP_GPIO_PER_Diag_align_control7        0x14e00234 /* [RW] Diag Align Control7 */
#define BCHP_GPIO_PER_Diag_align_control8        0x14e00238 /* [RW] Diag Align Control8 */
#define BCHP_GPIO_PER_Diag_align_control9        0x14e0023c /* [RW] Diag Align Control9 */
#define BCHP_GPIO_PER_Diag_out_data_control      0x14e00240 /* [RW] Diag Out Data Control */
#define BCHP_GPIO_PER_Diag_misc_control0         0x14e00244 /* [RW] Diag Misc Control0 */
#define BCHP_GPIO_PER_Diag_misc_control1         0x14e00248 /* [RW] Diag Misc Control1 */
#define BCHP_GPIO_PER_Diag_misc_control2         0x14e0024c /* [RW] Diag Misc Control2 */
#define BCHP_GPIO_PER_Diag_misc_control3         0x14e00250 /* [RW] Diag Misc Control3 */
#define BCHP_GPIO_PER_Diag_misc_control4         0x14e00254 /* [RW] Diag Misc Control4 */
#define BCHP_GPIO_PER_Diag_misc_control5         0x14e00258 /* [RW] Diag Misc Control5 */
#define BCHP_GPIO_PER_Diag_misc_control6         0x14e0025c /* [RW] Diag Misc Control6 */
#define BCHP_GPIO_PER_Diag_misc_control7         0x14e00260 /* [RW] Diag Misc Control7 */
#define BCHP_GPIO_PER_Diag_misc_control8         0x14e00264 /* [RW] Diag Misc Control8 */
#define BCHP_GPIO_PER_Diag_misc_control9         0x14e00268 /* [RW] Diag Misc Control9 */
#define BCHP_GPIO_PER_Diag_misc_control10        0x14e0026c /* [RW] Diag Misc Control10 */
#define BCHP_GPIO_PER_Diag_misc_control11        0x14e00270 /* [RW] Diag Misc Control11 */
#define BCHP_GPIO_PER_Diag_misc_control12        0x14e00274 /* [RW] Diag Misc Control12 */
#define BCHP_GPIO_PER_Diag_misc_control13        0x14e00278 /* [RW] Diag Misc Control13 */
#define BCHP_GPIO_PER_Diag_misc_control14        0x14e0027c /* [RW] Diag Misc Control14 */
#define BCHP_GPIO_PER_IRQOutMask1                0x14e00280 /* [RW] Interrupt Out Mask Register1 */
#define BCHP_GPIO_PER_SDRAM_SPACE                0x14e00284 /* [RW] DDR SDRAM size Register */
#define BCHP_GPIO_PER_DDR_16_en                  0x14e00288 /* [RW] 16Bit DDR Enable Register */
#define BCHP_GPIO_PER_TestPortBlkEn1             0x14e0029c /* [RW] Test Port Block Enable MSB */
#define BCHP_GPIO_PER_TestPortBlkEn2             0x14e002a0 /* [RW] Test Port Block Enable LSB */
#define BCHP_GPIO_PER_TestPortBlkData1           0x14e002a4 /* [RW] Test Port Block Data MSB */
#define BCHP_GPIO_PER_TestPortBlkData2           0x14e002a8 /* [RW] Test Port Block Data LSB */
#define BCHP_GPIO_PER_TestPortCommand            0x14e002ac /* [RW] Test Port Command Register */

/***************************************************************************
 *DIR_LO - GPIO Low Pin Direction Control Register
 ***************************************************************************/
/* GPIO_PER :: DIR_LO :: GPIO_oe [31:00] */
#define BCHP_GPIO_PER_DIR_LO_GPIO_oe_MASK                          0xffffffff
#define BCHP_GPIO_PER_DIR_LO_GPIO_oe_SHIFT                         0
#define BCHP_GPIO_PER_DIR_LO_GPIO_oe_DEFAULT                       0x00000000

/***************************************************************************
 *DIR_MID0 - GPIO Mid0 Pin Direction Control Register
 ***************************************************************************/
/* GPIO_PER :: DIR_MID0 :: GPIO_mid0_oe [31:00] */
#define BCHP_GPIO_PER_DIR_MID0_GPIO_mid0_oe_MASK                   0xffffffff
#define BCHP_GPIO_PER_DIR_MID0_GPIO_mid0_oe_SHIFT                  0
#define BCHP_GPIO_PER_DIR_MID0_GPIO_mid0_oe_DEFAULT                0x00000000

/***************************************************************************
 *DIR_MID1 - GPIO Mid1 Pin Direction Control Register
 ***************************************************************************/
/* GPIO_PER :: DIR_MID1 :: GPIO_mid1_oe [31:00] */
#define BCHP_GPIO_PER_DIR_MID1_GPIO_mid1_oe_MASK                   0xffffffff
#define BCHP_GPIO_PER_DIR_MID1_GPIO_mid1_oe_SHIFT                  0
#define BCHP_GPIO_PER_DIR_MID1_GPIO_mid1_oe_DEFAULT                0x00000000

/***************************************************************************
 *DIR_HI - GPIO High Pin Direction Control Register
 ***************************************************************************/
/* GPIO_PER :: DIR_HI :: GPIO_hi_oe [31:00] */
#define BCHP_GPIO_PER_DIR_HI_GPIO_hi_oe_MASK                       0xffffffff
#define BCHP_GPIO_PER_DIR_HI_GPIO_hi_oe_SHIFT                      0
#define BCHP_GPIO_PER_DIR_HI_GPIO_hi_oe_DEFAULT                    0x00000000

/***************************************************************************
 *DIR_HI2 - GPIO High2 Pin Direction Control Register
 ***************************************************************************/
/* GPIO_PER :: DIR_HI2 :: GPIO_hi2_oe [31:00] */
#define BCHP_GPIO_PER_DIR_HI2_GPIO_hi2_oe_MASK                     0xffffffff
#define BCHP_GPIO_PER_DIR_HI2_GPIO_hi2_oe_SHIFT                    0
#define BCHP_GPIO_PER_DIR_HI2_GPIO_hi2_oe_DEFAULT                  0x00000000

/***************************************************************************
 *DIR_HI3 - GPIO High3 Pin Direction Control Register
 ***************************************************************************/
/* GPIO_PER :: DIR_HI3 :: GPIO_hi3_oe [31:00] */
#define BCHP_GPIO_PER_DIR_HI3_GPIO_hi3_oe_MASK                     0xffffffff
#define BCHP_GPIO_PER_DIR_HI3_GPIO_hi3_oe_SHIFT                    0
#define BCHP_GPIO_PER_DIR_HI3_GPIO_hi3_oe_DEFAULT                  0x00000000

/***************************************************************************
 *DIR_HI4 - GPIO High4 Pin Direction Control Register
 ***************************************************************************/
/* GPIO_PER :: DIR_HI4 :: GPIO_hi4_oe [31:00] */
#define BCHP_GPIO_PER_DIR_HI4_GPIO_hi4_oe_MASK                     0xffffffff
#define BCHP_GPIO_PER_DIR_HI4_GPIO_hi4_oe_SHIFT                    0
#define BCHP_GPIO_PER_DIR_HI4_GPIO_hi4_oe_DEFAULT                  0x00000000

/***************************************************************************
 *DIR_HI5 - GPIO High5 Pin Direction Control Register
 ***************************************************************************/
/* GPIO_PER :: DIR_HI5 :: GPIO_hi5_oe [31:00] */
#define BCHP_GPIO_PER_DIR_HI5_GPIO_hi5_oe_MASK                     0xffffffff
#define BCHP_GPIO_PER_DIR_HI5_GPIO_hi5_oe_SHIFT                    0
#define BCHP_GPIO_PER_DIR_HI5_GPIO_hi5_oe_DEFAULT                  0x00000000

/***************************************************************************
 *DIR_HI6 - GPIO High6 Pin Direction Control Register
 ***************************************************************************/
/* GPIO_PER :: DIR_HI6 :: GPIO_hi6_oe [31:00] */
#define BCHP_GPIO_PER_DIR_HI6_GPIO_hi6_oe_MASK                     0xffffffff
#define BCHP_GPIO_PER_DIR_HI6_GPIO_hi6_oe_SHIFT                    0
#define BCHP_GPIO_PER_DIR_HI6_GPIO_hi6_oe_DEFAULT                  0x00000000

/***************************************************************************
 *DIR_HI7 - GPIO High7 Pin Direction Control Register
 ***************************************************************************/
/* GPIO_PER :: DIR_HI7 :: GPIO_hi7_oe [31:00] */
#define BCHP_GPIO_PER_DIR_HI7_GPIO_hi7_oe_MASK                     0xffffffff
#define BCHP_GPIO_PER_DIR_HI7_GPIO_hi7_oe_SHIFT                    0
#define BCHP_GPIO_PER_DIR_HI7_GPIO_hi7_oe_DEFAULT                  0x00000000

/***************************************************************************
 *DATA_LO - GPIO Low Pin Data Register
 ***************************************************************************/
/* GPIO_PER :: DATA_LO :: GPIOvalue [31:00] */
#define BCHP_GPIO_PER_DATA_LO_GPIOvalue_MASK                       0xffffffff
#define BCHP_GPIO_PER_DATA_LO_GPIOvalue_SHIFT                      0

/***************************************************************************
 *DATA_MID0 - GPIO Mid0 Pin Data Register
 ***************************************************************************/
/* GPIO_PER :: DATA_MID0 :: GPIO_mid0_value [31:00] */
#define BCHP_GPIO_PER_DATA_MID0_GPIO_mid0_value_MASK               0xffffffff
#define BCHP_GPIO_PER_DATA_MID0_GPIO_mid0_value_SHIFT              0

/***************************************************************************
 *DATA_MID1 - GPIO Mid1 Pin Data Register
 ***************************************************************************/
/* GPIO_PER :: DATA_MID1 :: GPIO_mid1_value [31:00] */
#define BCHP_GPIO_PER_DATA_MID1_GPIO_mid1_value_MASK               0xffffffff
#define BCHP_GPIO_PER_DATA_MID1_GPIO_mid1_value_SHIFT              0

/***************************************************************************
 *DATA_HI - GPIO High Pin Data Register
 ***************************************************************************/
/* GPIO_PER :: DATA_HI :: GPIO_hi_value [31:00] */
#define BCHP_GPIO_PER_DATA_HI_GPIO_hi_value_MASK                   0xffffffff
#define BCHP_GPIO_PER_DATA_HI_GPIO_hi_value_SHIFT                  0

/***************************************************************************
 *DATA_HI2 - GPIO High2 Pin Data Register
 ***************************************************************************/
/* GPIO_PER :: DATA_HI2 :: GPIO_hi2_value [31:00] */
#define BCHP_GPIO_PER_DATA_HI2_GPIO_hi2_value_MASK                 0xffffffff
#define BCHP_GPIO_PER_DATA_HI2_GPIO_hi2_value_SHIFT                0

/***************************************************************************
 *DATA_HI3 - GPIO High3 Pin Data Register
 ***************************************************************************/
/* GPIO_PER :: DATA_HI3 :: GPIO_hi3_value [31:00] */
#define BCHP_GPIO_PER_DATA_HI3_GPIO_hi3_value_MASK                 0xffffffff
#define BCHP_GPIO_PER_DATA_HI3_GPIO_hi3_value_SHIFT                0

/***************************************************************************
 *DATA_HI4 - GPIO High4 Pin Data Register
 ***************************************************************************/
/* GPIO_PER :: DATA_HI4 :: GPIO_hi4_value [31:00] */
#define BCHP_GPIO_PER_DATA_HI4_GPIO_hi4_value_MASK                 0xffffffff
#define BCHP_GPIO_PER_DATA_HI4_GPIO_hi4_value_SHIFT                0

/***************************************************************************
 *DATA_HI5 - GPIO High5 Pin Data Register
 ***************************************************************************/
/* GPIO_PER :: DATA_HI5 :: GPIO_hi5_value [31:00] */
#define BCHP_GPIO_PER_DATA_HI5_GPIO_hi5_value_MASK                 0xffffffff
#define BCHP_GPIO_PER_DATA_HI5_GPIO_hi5_value_SHIFT                0

/***************************************************************************
 *DATA_HI6 - GPIO High6 Pin Data Register
 ***************************************************************************/
/* GPIO_PER :: DATA_HI6 :: GPIO_hi6_value [31:00] */
#define BCHP_GPIO_PER_DATA_HI6_GPIO_hi6_value_MASK                 0xffffffff
#define BCHP_GPIO_PER_DATA_HI6_GPIO_hi6_value_SHIFT                0

/***************************************************************************
 *DATA_HI7 - GPIO High7 Pin Data Register
 ***************************************************************************/
/* GPIO_PER :: DATA_HI7 :: GPIO_hi7_value [31:00] */
#define BCHP_GPIO_PER_DATA_HI7_GPIO_hi7_value_MASK                 0xffffffff
#define BCHP_GPIO_PER_DATA_HI7_GPIO_hi7_value_SHIFT                0

/***************************************************************************
 *PAD_CTRL - GPIO RGMII PAC CTRL  Register
 ***************************************************************************/
/* GPIO_PER :: PAD_CTRL :: reserved0 [31:24] */
#define BCHP_GPIO_PER_PAD_CTRL_reserved0_MASK                      0xff000000
#define BCHP_GPIO_PER_PAD_CTRL_reserved0_SHIFT                     24

/* GPIO_PER :: PAD_CTRL :: pup_USB1_PWRFLT [23:23] */
#define BCHP_GPIO_PER_PAD_CTRL_pup_USB1_PWRFLT_MASK                0x00800000
#define BCHP_GPIO_PER_PAD_CTRL_pup_USB1_PWRFLT_SHIFT               23
#define BCHP_GPIO_PER_PAD_CTRL_pup_USB1_PWRFLT_DEFAULT             0x00000000

/* GPIO_PER :: PAD_CTRL :: pdn_USB1_PWRFLT [22:22] */
#define BCHP_GPIO_PER_PAD_CTRL_pdn_USB1_PWRFLT_MASK                0x00400000
#define BCHP_GPIO_PER_PAD_CTRL_pdn_USB1_PWRFLT_SHIFT               22
#define BCHP_GPIO_PER_PAD_CTRL_pdn_USB1_PWRFLT_DEFAULT             0x00000000

/* GPIO_PER :: PAD_CTRL :: ind_USB1_PWRFLT [21:21] */
#define BCHP_GPIO_PER_PAD_CTRL_ind_USB1_PWRFLT_MASK                0x00200000
#define BCHP_GPIO_PER_PAD_CTRL_ind_USB1_PWRFLT_SHIFT               21
#define BCHP_GPIO_PER_PAD_CTRL_ind_USB1_PWRFLT_DEFAULT             0x00000000

/* GPIO_PER :: PAD_CTRL :: hys_en_USB1_PWRFLT [20:20] */
#define BCHP_GPIO_PER_PAD_CTRL_hys_en_USB1_PWRFLT_MASK             0x00100000
#define BCHP_GPIO_PER_PAD_CTRL_hys_en_USB1_PWRFLT_SHIFT            20
#define BCHP_GPIO_PER_PAD_CTRL_hys_en_USB1_PWRFLT_DEFAULT          0x00000000

/* GPIO_PER :: PAD_CTRL :: pup_USB0_PWRFLT [19:19] */
#define BCHP_GPIO_PER_PAD_CTRL_pup_USB0_PWRFLT_MASK                0x00080000
#define BCHP_GPIO_PER_PAD_CTRL_pup_USB0_PWRFLT_SHIFT               19
#define BCHP_GPIO_PER_PAD_CTRL_pup_USB0_PWRFLT_DEFAULT             0x00000000

/* GPIO_PER :: PAD_CTRL :: pdn_USB0_PWRFLT [18:18] */
#define BCHP_GPIO_PER_PAD_CTRL_pdn_USB0_PWRFLT_MASK                0x00040000
#define BCHP_GPIO_PER_PAD_CTRL_pdn_USB0_PWRFLT_SHIFT               18
#define BCHP_GPIO_PER_PAD_CTRL_pdn_USB0_PWRFLT_DEFAULT             0x00000000

/* GPIO_PER :: PAD_CTRL :: ind_USB0_PWRFLT [17:17] */
#define BCHP_GPIO_PER_PAD_CTRL_ind_USB0_PWRFLT_MASK                0x00020000
#define BCHP_GPIO_PER_PAD_CTRL_ind_USB0_PWRFLT_SHIFT               17
#define BCHP_GPIO_PER_PAD_CTRL_ind_USB0_PWRFLT_DEFAULT             0x00000000

/* GPIO_PER :: PAD_CTRL :: hys_en_USB0_PWRFLT [16:16] */
#define BCHP_GPIO_PER_PAD_CTRL_hys_en_USB0_PWRFLT_MASK             0x00010000
#define BCHP_GPIO_PER_PAD_CTRL_hys_en_USB0_PWRFLT_SHIFT            16
#define BCHP_GPIO_PER_PAD_CTRL_hys_en_USB0_PWRFLT_DEFAULT          0x00000000

/* GPIO_PER :: PAD_CTRL :: reserved1 [15:12] */
#define BCHP_GPIO_PER_PAD_CTRL_reserved1_MASK                      0x0000f000
#define BCHP_GPIO_PER_PAD_CTRL_reserved1_SHIFT                     12

/* GPIO_PER :: PAD_CTRL :: core0rgmii1_amp_en [11:11] */
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii1_amp_en_MASK             0x00000800
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii1_amp_en_SHIFT            11
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii1_amp_en_DEFAULT          0x00000000

/* GPIO_PER :: PAD_CTRL :: core0rgmii1_sel1 [10:10] */
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii1_sel1_MASK               0x00000400
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii1_sel1_SHIFT              10
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii1_sel1_DEFAULT            0x00000000

/* GPIO_PER :: PAD_CTRL :: core0rgmii1_sel0 [09:09] */
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii1_sel0_MASK               0x00000200
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii1_sel0_SHIFT              9
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii1_sel0_DEFAULT            0x00000000

/* GPIO_PER :: PAD_CTRL :: led_pad_control [08:08] */
#define BCHP_GPIO_PER_PAD_CTRL_led_pad_control_MASK                0x00000100
#define BCHP_GPIO_PER_PAD_CTRL_led_pad_control_SHIFT               8
#define BCHP_GPIO_PER_PAD_CTRL_led_pad_control_DEFAULT             0x00000000

/* GPIO_PER :: PAD_CTRL :: reserved2 [07:07] */
#define BCHP_GPIO_PER_PAD_CTRL_reserved2_MASK                      0x00000080
#define BCHP_GPIO_PER_PAD_CTRL_reserved2_SHIFT                     7

/* GPIO_PER :: PAD_CTRL :: core0rgmii0_amp_en [06:06] */
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii0_amp_en_MASK             0x00000040
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii0_amp_en_SHIFT            6
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii0_amp_en_DEFAULT          0x00000000

/* GPIO_PER :: PAD_CTRL :: core0rgmii0_sel1 [05:05] */
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii0_sel1_MASK               0x00000020
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii0_sel1_SHIFT              5
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii0_sel1_DEFAULT            0x00000000

/* GPIO_PER :: PAD_CTRL :: core0rgmii0_sel0 [04:04] */
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii0_sel0_MASK               0x00000010
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii0_sel0_SHIFT              4
#define BCHP_GPIO_PER_PAD_CTRL_core0rgmii0_sel0_DEFAULT            0x00000000

/* GPIO_PER :: PAD_CTRL :: GPIO_pad_slew [03:03] */
#define BCHP_GPIO_PER_PAD_CTRL_GPIO_pad_slew_MASK                  0x00000008
#define BCHP_GPIO_PER_PAD_CTRL_GPIO_pad_slew_SHIFT                 3
#define BCHP_GPIO_PER_PAD_CTRL_GPIO_pad_slew_DEFAULT               0x00000001

/* GPIO_PER :: PAD_CTRL :: GPIO_pad_drvsel [02:00] */
#define BCHP_GPIO_PER_PAD_CTRL_GPIO_pad_drvsel_MASK                0x00000007
#define BCHP_GPIO_PER_PAD_CTRL_GPIO_pad_drvsel_SHIFT               0
#define BCHP_GPIO_PER_PAD_CTRL_GPIO_pad_drvsel_DEFAULT             0x00000005

/***************************************************************************
 *SPI_CONFIG - SPI Configuration Register
 ***************************************************************************/
/* GPIO_PER :: SPI_CONFIG :: reserved0 [31:18] */
#define BCHP_GPIO_PER_SPI_CONFIG_reserved0_MASK                    0xfffc0000
#define BCHP_GPIO_PER_SPI_CONFIG_reserved0_SHIFT                   18

/* GPIO_PER :: SPI_CONFIG :: SpiSSlv [17:17] */
#define BCHP_GPIO_PER_SPI_CONFIG_SpiSSlv_MASK                      0x00020000
#define BCHP_GPIO_PER_SPI_CONFIG_SpiSSlv_SHIFT                     17
#define BCHP_GPIO_PER_SPI_CONFIG_SpiSSlv_DEFAULT                   0x00000000

/* GPIO_PER :: SPI_CONFIG :: SpiSlvRst [16:16] */
#define BCHP_GPIO_PER_SPI_CONFIG_SpiSlvRst_MASK                    0x00010000
#define BCHP_GPIO_PER_SPI_CONFIG_SpiSlvRst_SHIFT                   16
#define BCHP_GPIO_PER_SPI_CONFIG_SpiSlvRst_DEFAULT                 0x00000000

/* GPIO_PER :: SPI_CONFIG :: reserved1 [15:05] */
#define BCHP_GPIO_PER_SPI_CONFIG_reserved1_MASK                    0x0000ffe0
#define BCHP_GPIO_PER_SPI_CONFIG_reserved1_SHIFT                   5

/* GPIO_PER :: SPI_CONFIG :: Serial_AddrCfg [04:01] */
#define BCHP_GPIO_PER_SPI_CONFIG_Serial_AddrCfg_MASK               0x0000001e
#define BCHP_GPIO_PER_SPI_CONFIG_Serial_AddrCfg_SHIFT              1
#define BCHP_GPIO_PER_SPI_CONFIG_Serial_AddrCfg_DEFAULT            0x00000004

/* GPIO_PER :: SPI_CONFIG :: reserved2 [00:00] */
#define BCHP_GPIO_PER_SPI_CONFIG_reserved2_MASK                    0x00000001
#define BCHP_GPIO_PER_SPI_CONFIG_reserved2_SHIFT                   0

/***************************************************************************
 *diag_counter_rdback0 - Diag Diag Counter Readback Register0
 ***************************************************************************/
/* GPIO_PER :: diag_counter_rdback0 :: diag_counter_rdback [31:00] */
#define BCHP_GPIO_PER_diag_counter_rdback0_diag_counter_rdback_MASK 0xffffffff
#define BCHP_GPIO_PER_diag_counter_rdback0_diag_counter_rdback_SHIFT 0
#define BCHP_GPIO_PER_diag_counter_rdback0_diag_counter_rdback_DEFAULT 0x00000000

/***************************************************************************
 *diag_counter_rdback1 - Diag Diag Counter Readback Register1
 ***************************************************************************/
/* GPIO_PER :: diag_counter_rdback1 :: diag_counter_rdback [31:00] */
#define BCHP_GPIO_PER_diag_counter_rdback1_diag_counter_rdback_MASK 0xffffffff
#define BCHP_GPIO_PER_diag_counter_rdback1_diag_counter_rdback_SHIFT 0
#define BCHP_GPIO_PER_diag_counter_rdback1_diag_counter_rdback_DEFAULT 0x00000000

/***************************************************************************
 *diag_burst_count - Diag Burst Count Register
 ***************************************************************************/
/* GPIO_PER :: diag_burst_count :: diag_burst_count [31:00] */
#define BCHP_GPIO_PER_diag_burst_count_diag_burst_count_MASK       0xffffffff
#define BCHP_GPIO_PER_diag_burst_count_diag_burst_count_SHIFT      0
#define BCHP_GPIO_PER_diag_burst_count_diag_burst_count_DEFAULT    0x00000000

/***************************************************************************
 *TESTCONTROL - TESTCONTROL Register
 ***************************************************************************/
/* GPIO_PER :: TESTCONTROL :: SpiOverride [31:31] */
#define BCHP_GPIO_PER_TESTCONTROL_SpiOverride_MASK                 0x80000000
#define BCHP_GPIO_PER_TESTCONTROL_SpiOverride_SHIFT                31

/* GPIO_PER :: TESTCONTROL :: reserved0 [30:17] */
#define BCHP_GPIO_PER_TESTCONTROL_reserved0_MASK                   0x7ffe0000
#define BCHP_GPIO_PER_TESTCONTROL_reserved0_SHIFT                  17

/* GPIO_PER :: TESTCONTROL :: EJTAG_ENABLE [16:16] */
#define BCHP_GPIO_PER_TESTCONTROL_EJTAG_ENABLE_MASK                0x00010000
#define BCHP_GPIO_PER_TESTCONTROL_EJTAG_ENABLE_SHIFT               16
#define BCHP_GPIO_PER_TESTCONTROL_EJTAG_ENABLE_DEFAULT             0x00000000

/* GPIO_PER :: TESTCONTROL :: reserved1 [15:11] */
#define BCHP_GPIO_PER_TESTCONTROL_reserved1_MASK                   0x0000f800
#define BCHP_GPIO_PER_TESTCONTROL_reserved1_SHIFT                  11

/* GPIO_PER :: TESTCONTROL :: TEST_EN [10:10] */
#define BCHP_GPIO_PER_TESTCONTROL_TEST_EN_MASK                     0x00000400
#define BCHP_GPIO_PER_TESTCONTROL_TEST_EN_SHIFT                    10
#define BCHP_GPIO_PER_TESTCONTROL_TEST_EN_DEFAULT                  0x00000000

/* GPIO_PER :: TESTCONTROL :: TEST_MODE [09:00] */
#define BCHP_GPIO_PER_TESTCONTROL_TEST_MODE_MASK                   0x000003ff
#define BCHP_GPIO_PER_TESTCONTROL_TEST_MODE_SHIFT                  0
#define BCHP_GPIO_PER_TESTCONTROL_TEST_MODE_DEFAULT                0x00000000

/***************************************************************************
 *diag0_1mask - Diag0 1's Mask Register
 ***************************************************************************/
/* GPIO_PER :: diag0_1mask :: diag_1mask [31:00] */
#define BCHP_GPIO_PER_diag0_1mask_diag_1mask_MASK                  0xffffffff
#define BCHP_GPIO_PER_diag0_1mask_diag_1mask_SHIFT                 0
#define BCHP_GPIO_PER_diag0_1mask_diag_1mask_DEFAULT               0x00000000

/***************************************************************************
 *diag0_0mask - Diag0 0's Mask Register
 ***************************************************************************/
/* GPIO_PER :: diag0_0mask :: diag_1mask [31:00] */
#define BCHP_GPIO_PER_diag0_0mask_diag_1mask_MASK                  0xffffffff
#define BCHP_GPIO_PER_diag0_0mask_diag_1mask_SHIFT                 0
#define BCHP_GPIO_PER_diag0_0mask_diag_1mask_DEFAULT               0x00000000

/***************************************************************************
 *diag1_1mask - Diag1 1's Mask Register
 ***************************************************************************/
/* GPIO_PER :: diag1_1mask :: diag_1mask [31:00] */
#define BCHP_GPIO_PER_diag1_1mask_diag_1mask_MASK                  0xffffffff
#define BCHP_GPIO_PER_diag1_1mask_diag_1mask_SHIFT                 0
#define BCHP_GPIO_PER_diag1_1mask_diag_1mask_DEFAULT               0x00000000

/***************************************************************************
 *diag1_0mask - Diag1 0's Mask Register
 ***************************************************************************/
/* GPIO_PER :: diag1_0mask :: diag_1mask [31:00] */
#define BCHP_GPIO_PER_diag1_0mask_diag_1mask_MASK                  0xffffffff
#define BCHP_GPIO_PER_diag1_0mask_diag_1mask_SHIFT                 0
#define BCHP_GPIO_PER_diag1_0mask_diag_1mask_DEFAULT               0x00000000

/***************************************************************************
 *diag0_events - Diag0 Count Events Register
 ***************************************************************************/
/* GPIO_PER :: diag0_events :: diag_cnt_events [31:00] */
#define BCHP_GPIO_PER_diag0_events_diag_cnt_events_MASK            0xffffffff
#define BCHP_GPIO_PER_diag0_events_diag_cnt_events_SHIFT           0
#define BCHP_GPIO_PER_diag0_events_diag_cnt_events_DEFAULT         0x00000000

/***************************************************************************
 *diag1_events - Diag1 Count Events Register
 ***************************************************************************/
/* GPIO_PER :: diag1_events :: diag_cnt_events [31:00] */
#define BCHP_GPIO_PER_diag1_events_diag_cnt_events_MASK            0xffffffff
#define BCHP_GPIO_PER_diag1_events_diag_cnt_events_SHIFT           0
#define BCHP_GPIO_PER_diag1_events_diag_cnt_events_DEFAULT         0x00000000

/***************************************************************************
 *diag0_func_ctrl - Diag0 Function Control Register
 ***************************************************************************/
/* GPIO_PER :: diag0_func_ctrl :: en_new_diag_port [31:31] */
#define BCHP_GPIO_PER_diag0_func_ctrl_en_new_diag_port_MASK        0x80000000
#define BCHP_GPIO_PER_diag0_func_ctrl_en_new_diag_port_SHIFT       31
#define BCHP_GPIO_PER_diag0_func_ctrl_en_new_diag_port_DEFAULT     0x00000000

/* GPIO_PER :: diag0_func_ctrl :: en_new_capt_en [30:30] */
#define BCHP_GPIO_PER_diag0_func_ctrl_en_new_capt_en_MASK          0x40000000
#define BCHP_GPIO_PER_diag0_func_ctrl_en_new_capt_en_SHIFT         30
#define BCHP_GPIO_PER_diag0_func_ctrl_en_new_capt_en_DEFAULT       0x00000000

/* GPIO_PER :: diag0_func_ctrl :: en_new_start_trig [29:29] */
#define BCHP_GPIO_PER_diag0_func_ctrl_en_new_start_trig_MASK       0x20000000
#define BCHP_GPIO_PER_diag0_func_ctrl_en_new_start_trig_SHIFT      29
#define BCHP_GPIO_PER_diag0_func_ctrl_en_new_start_trig_DEFAULT    0x00000000

/* GPIO_PER :: diag0_func_ctrl :: en_new_stop_trig [28:28] */
#define BCHP_GPIO_PER_diag0_func_ctrl_en_new_stop_trig_MASK        0x10000000
#define BCHP_GPIO_PER_diag0_func_ctrl_en_new_stop_trig_SHIFT       28
#define BCHP_GPIO_PER_diag0_func_ctrl_en_new_stop_trig_DEFAULT     0x00000000

/* GPIO_PER :: diag0_func_ctrl :: reserved0 [27:24] */
#define BCHP_GPIO_PER_diag0_func_ctrl_reserved0_MASK               0x0f000000
#define BCHP_GPIO_PER_diag0_func_ctrl_reserved0_SHIFT              24

/* GPIO_PER :: diag0_func_ctrl :: diag_stop_trigger_mask [23:22] */
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_stop_trigger_mask_MASK  0x00c00000
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_stop_trigger_mask_SHIFT 22
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_stop_trigger_mask_DEFAULT 0x00000000

/* GPIO_PER :: diag0_func_ctrl :: diag_start_trigger_mask [21:20] */
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_start_trigger_mask_MASK 0x00300000
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_start_trigger_mask_SHIFT 20
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_start_trigger_mask_DEFAULT 0x00000000

/* GPIO_PER :: diag0_func_ctrl :: diag_clk_en_mask [19:18] */
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_clk_en_mask_MASK        0x000c0000
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_clk_en_mask_SHIFT       18
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_clk_en_mask_DEFAULT     0x00000000

/* GPIO_PER :: diag0_func_ctrl :: reserved1 [17:17] */
#define BCHP_GPIO_PER_diag0_func_ctrl_reserved1_MASK               0x00020000
#define BCHP_GPIO_PER_diag0_func_ctrl_reserved1_SHIFT              17

/* GPIO_PER :: diag0_func_ctrl :: diag_bitpos_sel [16:12] */
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_bitpos_sel_MASK         0x0001f000
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_bitpos_sel_SHIFT        12
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_bitpos_sel_DEFAULT      0x00000000

/* GPIO_PER :: diag0_func_ctrl :: diag_tfunc_sel [11:08] */
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_tfunc_sel_MASK          0x00000f00
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_tfunc_sel_SHIFT         8
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_tfunc_sel_DEFAULT       0x00000000

/* GPIO_PER :: diag0_func_ctrl :: cnt_rst [07:07] */
#define BCHP_GPIO_PER_diag0_func_ctrl_cnt_rst_MASK                 0x00000080
#define BCHP_GPIO_PER_diag0_func_ctrl_cnt_rst_SHIFT                7
#define BCHP_GPIO_PER_diag0_func_ctrl_cnt_rst_DEFAULT              0x00000000

/* GPIO_PER :: diag0_func_ctrl :: reserved2 [06:06] */
#define BCHP_GPIO_PER_diag0_func_ctrl_reserved2_MASK               0x00000040
#define BCHP_GPIO_PER_diag0_func_ctrl_reserved2_SHIFT              6

/* GPIO_PER :: diag0_func_ctrl :: diag_gfunc_stg2_sel [05:04] */
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_gfunc_stg2_sel_MASK     0x00000030
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_gfunc_stg2_sel_SHIFT    4
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_gfunc_stg2_sel_DEFAULT  0x00000000

/* GPIO_PER :: diag0_func_ctrl :: diag_gfunc_stg1_sel [03:00] */
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_gfunc_stg1_sel_MASK     0x0000000f
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_gfunc_stg1_sel_SHIFT    0
#define BCHP_GPIO_PER_diag0_func_ctrl_diag_gfunc_stg1_sel_DEFAULT  0x00000000

/***************************************************************************
 *diag1_func_ctrl - Diag1 Function Control Register
 ***************************************************************************/
/* GPIO_PER :: diag1_func_ctrl :: en_new_diag_port [31:31] */
#define BCHP_GPIO_PER_diag1_func_ctrl_en_new_diag_port_MASK        0x80000000
#define BCHP_GPIO_PER_diag1_func_ctrl_en_new_diag_port_SHIFT       31
#define BCHP_GPIO_PER_diag1_func_ctrl_en_new_diag_port_DEFAULT     0x00000000

/* GPIO_PER :: diag1_func_ctrl :: en_new_capt_en [30:30] */
#define BCHP_GPIO_PER_diag1_func_ctrl_en_new_capt_en_MASK          0x40000000
#define BCHP_GPIO_PER_diag1_func_ctrl_en_new_capt_en_SHIFT         30
#define BCHP_GPIO_PER_diag1_func_ctrl_en_new_capt_en_DEFAULT       0x00000000

/* GPIO_PER :: diag1_func_ctrl :: en_new_start_trig [29:29] */
#define BCHP_GPIO_PER_diag1_func_ctrl_en_new_start_trig_MASK       0x20000000
#define BCHP_GPIO_PER_diag1_func_ctrl_en_new_start_trig_SHIFT      29
#define BCHP_GPIO_PER_diag1_func_ctrl_en_new_start_trig_DEFAULT    0x00000000

/* GPIO_PER :: diag1_func_ctrl :: en_new_stop_trig [28:28] */
#define BCHP_GPIO_PER_diag1_func_ctrl_en_new_stop_trig_MASK        0x10000000
#define BCHP_GPIO_PER_diag1_func_ctrl_en_new_stop_trig_SHIFT       28
#define BCHP_GPIO_PER_diag1_func_ctrl_en_new_stop_trig_DEFAULT     0x00000000

/* GPIO_PER :: diag1_func_ctrl :: reserved0 [27:24] */
#define BCHP_GPIO_PER_diag1_func_ctrl_reserved0_MASK               0x0f000000
#define BCHP_GPIO_PER_diag1_func_ctrl_reserved0_SHIFT              24

/* GPIO_PER :: diag1_func_ctrl :: diag_stop_trigger_mask [23:22] */
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_stop_trigger_mask_MASK  0x00c00000
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_stop_trigger_mask_SHIFT 22
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_stop_trigger_mask_DEFAULT 0x00000000

/* GPIO_PER :: diag1_func_ctrl :: diag_start_trigger_mask [21:20] */
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_start_trigger_mask_MASK 0x00300000
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_start_trigger_mask_SHIFT 20
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_start_trigger_mask_DEFAULT 0x00000000

/* GPIO_PER :: diag1_func_ctrl :: diag_clk_en_mask [19:18] */
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_clk_en_mask_MASK        0x000c0000
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_clk_en_mask_SHIFT       18
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_clk_en_mask_DEFAULT     0x00000000

/* GPIO_PER :: diag1_func_ctrl :: reserved1 [17:17] */
#define BCHP_GPIO_PER_diag1_func_ctrl_reserved1_MASK               0x00020000
#define BCHP_GPIO_PER_diag1_func_ctrl_reserved1_SHIFT              17

/* GPIO_PER :: diag1_func_ctrl :: diag_bitpos_sel [16:12] */
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_bitpos_sel_MASK         0x0001f000
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_bitpos_sel_SHIFT        12
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_bitpos_sel_DEFAULT      0x00000000

/* GPIO_PER :: diag1_func_ctrl :: diag_tfunc_sel [11:08] */
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_tfunc_sel_MASK          0x00000f00
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_tfunc_sel_SHIFT         8
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_tfunc_sel_DEFAULT       0x00000000

/* GPIO_PER :: diag1_func_ctrl :: cnt_rst [07:07] */
#define BCHP_GPIO_PER_diag1_func_ctrl_cnt_rst_MASK                 0x00000080
#define BCHP_GPIO_PER_diag1_func_ctrl_cnt_rst_SHIFT                7
#define BCHP_GPIO_PER_diag1_func_ctrl_cnt_rst_DEFAULT              0x00000000

/* GPIO_PER :: diag1_func_ctrl :: reserved2 [06:06] */
#define BCHP_GPIO_PER_diag1_func_ctrl_reserved2_MASK               0x00000040
#define BCHP_GPIO_PER_diag1_func_ctrl_reserved2_SHIFT              6

/* GPIO_PER :: diag1_func_ctrl :: diag_gfunc_stg2_sel [05:04] */
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_gfunc_stg2_sel_MASK     0x00000030
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_gfunc_stg2_sel_SHIFT    4
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_gfunc_stg2_sel_DEFAULT  0x00000000

/* GPIO_PER :: diag1_func_ctrl :: diag_gfunc_stg1_sel [03:00] */
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_gfunc_stg1_sel_MASK     0x0000000f
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_gfunc_stg1_sel_SHIFT    0
#define BCHP_GPIO_PER_diag1_func_ctrl_diag_gfunc_stg1_sel_DEFAULT  0x00000000

/***************************************************************************
 *STRAP_BUS - Strap Register
 ***************************************************************************/
/* GPIO_PER :: STRAP_BUS :: absconditus_n [31:31] */
#define BCHP_GPIO_PER_STRAP_BUS_absconditus_n_MASK                 0x80000000
#define BCHP_GPIO_PER_STRAP_BUS_absconditus_n_SHIFT                31

/* GPIO_PER :: STRAP_BUS :: reserved0 [30:25] */
#define BCHP_GPIO_PER_STRAP_BUS_reserved0_MASK                     0x7e000000
#define BCHP_GPIO_PER_STRAP_BUS_reserved0_SHIFT                    25

/* GPIO_PER :: STRAP_BUS :: nand_flash_en_b [24:24] */
#define BCHP_GPIO_PER_STRAP_BUS_nand_flash_en_b_MASK               0x01000000
#define BCHP_GPIO_PER_STRAP_BUS_nand_flash_en_b_SHIFT              24

/* GPIO_PER :: STRAP_BUS :: nand_spare_27B [23:23] */
#define BCHP_GPIO_PER_STRAP_BUS_nand_spare_27B_MASK                0x00800000
#define BCHP_GPIO_PER_STRAP_BUS_nand_spare_27B_SHIFT               23

/* GPIO_PER :: STRAP_BUS :: pcie_rc_ep_port1 [22:22] */
#define BCHP_GPIO_PER_STRAP_BUS_pcie_rc_ep_port1_MASK              0x00400000
#define BCHP_GPIO_PER_STRAP_BUS_pcie_rc_ep_port1_SHIFT             22

/* GPIO_PER :: STRAP_BUS :: pcie_rc_ep_port0 [21:21] */
#define BCHP_GPIO_PER_STRAP_BUS_pcie_rc_ep_port0_MASK              0x00200000
#define BCHP_GPIO_PER_STRAP_BUS_pcie_rc_ep_port0_SHIFT             21

/* GPIO_PER :: STRAP_BUS :: reserved1 [20:19] */
#define BCHP_GPIO_PER_STRAP_BUS_reserved1_MASK                     0x00180000
#define BCHP_GPIO_PER_STRAP_BUS_reserved1_SHIFT                    19

/* GPIO_PER :: STRAP_BUS :: nand_ecc_level_n [18:16] */
#define BCHP_GPIO_PER_STRAP_BUS_nand_ecc_level_n_MASK              0x00070000
#define BCHP_GPIO_PER_STRAP_BUS_nand_ecc_level_n_SHIFT             16

/* GPIO_PER :: STRAP_BUS :: reserved2 [15:15] */
#define BCHP_GPIO_PER_STRAP_BUS_reserved2_MASK                     0x00008000
#define BCHP_GPIO_PER_STRAP_BUS_reserved2_SHIFT                    15

/* GPIO_PER :: STRAP_BUS :: pll_use_lock [14:14] */
#define BCHP_GPIO_PER_STRAP_BUS_pll_use_lock_MASK                  0x00004000
#define BCHP_GPIO_PER_STRAP_BUS_pll_use_lock_SHIFT                 14

/* GPIO_PER :: STRAP_BUS :: reserved3 [13:13] */
#define BCHP_GPIO_PER_STRAP_BUS_reserved3_MASK                     0x00002000
#define BCHP_GPIO_PER_STRAP_BUS_reserved3_SHIFT                    13

/* GPIO_PER :: STRAP_BUS :: xcore_bias [12:10] */
#define BCHP_GPIO_PER_STRAP_BUS_xcore_bias_MASK                    0x00001c00
#define BCHP_GPIO_PER_STRAP_BUS_xcore_bias_SHIFT                   10

/* GPIO_PER :: STRAP_BUS :: memc_strap [09:07] */
#define BCHP_GPIO_PER_STRAP_BUS_memc_strap_MASK                    0x00000380
#define BCHP_GPIO_PER_STRAP_BUS_memc_strap_SHIFT                   7

/* GPIO_PER :: STRAP_BUS :: disable_nand_ecc_n [06:06] */
#define BCHP_GPIO_PER_STRAP_BUS_disable_nand_ecc_n_MASK            0x00000040
#define BCHP_GPIO_PER_STRAP_BUS_disable_nand_ecc_n_SHIFT           6

/* GPIO_PER :: STRAP_BUS :: tbus_select_n [05:05] */
#define BCHP_GPIO_PER_STRAP_BUS_tbus_select_n_MASK                 0x00000020
#define BCHP_GPIO_PER_STRAP_BUS_tbus_select_n_SHIFT                5

/* GPIO_PER :: STRAP_BUS :: ubusmips_freq [04:03] */
#define BCHP_GPIO_PER_STRAP_BUS_ubusmips_freq_MASK                 0x00000018
#define BCHP_GPIO_PER_STRAP_BUS_ubusmips_freq_SHIFT                3

/* GPIO_PER :: STRAP_BUS :: bypass_xtal_b [02:02] */
#define BCHP_GPIO_PER_STRAP_BUS_bypass_xtal_b_MASK                 0x00000004
#define BCHP_GPIO_PER_STRAP_BUS_bypass_xtal_b_SHIFT                2

/* GPIO_PER :: STRAP_BUS :: ow_bat_if [01:01] */
#define BCHP_GPIO_PER_STRAP_BUS_ow_bat_if_MASK                     0x00000002
#define BCHP_GPIO_PER_STRAP_BUS_ow_bat_if_SHIFT                    1

/* GPIO_PER :: STRAP_BUS :: bmu_pico_boot_from_rom [00:00] */
#define BCHP_GPIO_PER_STRAP_BUS_bmu_pico_boot_from_rom_MASK        0x00000001
#define BCHP_GPIO_PER_STRAP_BUS_bmu_pico_boot_from_rom_SHIFT       0

/***************************************************************************
 *STRAP_OVERRIDE - Strap Override Register
 ***************************************************************************/
/* GPIO_PER :: STRAP_OVERRIDE :: reserved0 [31:01] */
#define BCHP_GPIO_PER_STRAP_OVERRIDE_reserved0_MASK                0xfffffffe
#define BCHP_GPIO_PER_STRAP_OVERRIDE_reserved0_SHIFT               1

/* GPIO_PER :: STRAP_OVERRIDE :: STRAP_OVERRIDE [00:00] */
#define BCHP_GPIO_PER_STRAP_OVERRIDE_STRAP_OVERRIDE_MASK           0x00000001
#define BCHP_GPIO_PER_STRAP_OVERRIDE_STRAP_OVERRIDE_SHIFT          0
#define BCHP_GPIO_PER_STRAP_OVERRIDE_STRAP_OVERRIDE_DEFAULT        0x00000000

/***************************************************************************
 *QAM_PLL_STATUS - Reference PLL Status
 ***************************************************************************/
/* GPIO_PER :: QAM_PLL_STATUS :: reserved0 [31:02] */
#define BCHP_GPIO_PER_QAM_PLL_STATUS_reserved0_MASK                0xfffffffc
#define BCHP_GPIO_PER_QAM_PLL_STATUS_reserved0_SHIFT               2

/* GPIO_PER :: QAM_PLL_STATUS :: dstb_qam_lock [01:01] */
#define BCHP_GPIO_PER_QAM_PLL_STATUS_dstb_qam_lock_MASK            0x00000002
#define BCHP_GPIO_PER_QAM_PLL_STATUS_dstb_qam_lock_SHIFT           1
#define BCHP_GPIO_PER_QAM_PLL_STATUS_dstb_qam_lock_DEFAULT         0x00000000

/* GPIO_PER :: QAM_PLL_STATUS :: dsta_qam_lock [00:00] */
#define BCHP_GPIO_PER_QAM_PLL_STATUS_dsta_qam_lock_MASK            0x00000001
#define BCHP_GPIO_PER_QAM_PLL_STATUS_dsta_qam_lock_SHIFT           0
#define BCHP_GPIO_PER_QAM_PLL_STATUS_dsta_qam_lock_DEFAULT         0x00000000

/***************************************************************************
 *STRAP_OUT_BUS - Strap Out Register
 ***************************************************************************/
/* GPIO_PER :: STRAP_OUT_BUS :: absconditus_n [31:31] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_absconditus_n_MASK             0x80000000
#define BCHP_GPIO_PER_STRAP_OUT_BUS_absconditus_n_SHIFT            31

/* GPIO_PER :: STRAP_OUT_BUS :: reserved0 [30:25] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_reserved0_MASK                 0x7e000000
#define BCHP_GPIO_PER_STRAP_OUT_BUS_reserved0_SHIFT                25

/* GPIO_PER :: STRAP_OUT_BUS :: nand_flash_en_b [24:24] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_nand_flash_en_b_MASK           0x01000000
#define BCHP_GPIO_PER_STRAP_OUT_BUS_nand_flash_en_b_SHIFT          24

/* GPIO_PER :: STRAP_OUT_BUS :: nand_spare_27B [23:23] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_nand_spare_27B_MASK            0x00800000
#define BCHP_GPIO_PER_STRAP_OUT_BUS_nand_spare_27B_SHIFT           23

/* GPIO_PER :: STRAP_OUT_BUS :: pcie_rc_ep_port1 [22:22] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_pcie_rc_ep_port1_MASK          0x00400000
#define BCHP_GPIO_PER_STRAP_OUT_BUS_pcie_rc_ep_port1_SHIFT         22

/* GPIO_PER :: STRAP_OUT_BUS :: pcie_rc_ep_port0 [21:21] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_pcie_rc_ep_port0_MASK          0x00200000
#define BCHP_GPIO_PER_STRAP_OUT_BUS_pcie_rc_ep_port0_SHIFT         21

/* GPIO_PER :: STRAP_OUT_BUS :: reserved1 [20:19] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_reserved1_MASK                 0x00180000
#define BCHP_GPIO_PER_STRAP_OUT_BUS_reserved1_SHIFT                19

/* GPIO_PER :: STRAP_OUT_BUS :: nand_ecc_level_n [18:16] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_nand_ecc_level_n_MASK          0x00070000
#define BCHP_GPIO_PER_STRAP_OUT_BUS_nand_ecc_level_n_SHIFT         16

/* GPIO_PER :: STRAP_OUT_BUS :: reserved2 [15:15] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_reserved2_MASK                 0x00008000
#define BCHP_GPIO_PER_STRAP_OUT_BUS_reserved2_SHIFT                15

/* GPIO_PER :: STRAP_OUT_BUS :: pll_use_lock [14:14] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_pll_use_lock_MASK              0x00004000
#define BCHP_GPIO_PER_STRAP_OUT_BUS_pll_use_lock_SHIFT             14

/* GPIO_PER :: STRAP_OUT_BUS :: reserved3 [13:13] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_reserved3_MASK                 0x00002000
#define BCHP_GPIO_PER_STRAP_OUT_BUS_reserved3_SHIFT                13

/* GPIO_PER :: STRAP_OUT_BUS :: xcore_bias [12:10] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_xcore_bias_MASK                0x00001c00
#define BCHP_GPIO_PER_STRAP_OUT_BUS_xcore_bias_SHIFT               10

/* GPIO_PER :: STRAP_OUT_BUS :: memc_strap [09:07] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_memc_strap_MASK                0x00000380
#define BCHP_GPIO_PER_STRAP_OUT_BUS_memc_strap_SHIFT               7

/* GPIO_PER :: STRAP_OUT_BUS :: disable_nand_ecc_n [06:06] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_disable_nand_ecc_n_MASK        0x00000040
#define BCHP_GPIO_PER_STRAP_OUT_BUS_disable_nand_ecc_n_SHIFT       6

/* GPIO_PER :: STRAP_OUT_BUS :: tbus_select_n [05:05] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_tbus_select_n_MASK             0x00000020
#define BCHP_GPIO_PER_STRAP_OUT_BUS_tbus_select_n_SHIFT            5

/* GPIO_PER :: STRAP_OUT_BUS :: ubusmips_freq [04:03] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_ubusmips_freq_MASK             0x00000018
#define BCHP_GPIO_PER_STRAP_OUT_BUS_ubusmips_freq_SHIFT            3

/* GPIO_PER :: STRAP_OUT_BUS :: bypass_xtal_b [02:02] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_bypass_xtal_b_MASK             0x00000004
#define BCHP_GPIO_PER_STRAP_OUT_BUS_bypass_xtal_b_SHIFT            2

/* GPIO_PER :: STRAP_OUT_BUS :: ow_bat_if [01:01] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_ow_bat_if_MASK                 0x00000002
#define BCHP_GPIO_PER_STRAP_OUT_BUS_ow_bat_if_SHIFT                1

/* GPIO_PER :: STRAP_OUT_BUS :: bmu_pico_boot_from_rom [00:00] */
#define BCHP_GPIO_PER_STRAP_OUT_BUS_bmu_pico_boot_from_rom_MASK    0x00000001
#define BCHP_GPIO_PER_STRAP_OUT_BUS_bmu_pico_boot_from_rom_SHIFT   0

/***************************************************************************
 *DIAG_MEM_CTL - Diagnostic Capture Control Register
 ***************************************************************************/
/* GPIO_PER :: DIAG_MEM_CTL :: reserved0 [31:29] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_reserved0_MASK                  0xe0000000
#define BCHP_GPIO_PER_DIAG_MEM_CTL_reserved0_SHIFT                 29

/* GPIO_PER :: DIAG_MEM_CTL :: enable_interleaver_mode [28:28] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_enable_interleaver_mode_MASK    0x10000000
#define BCHP_GPIO_PER_DIAG_MEM_CTL_enable_interleaver_mode_SHIFT   28
#define BCHP_GPIO_PER_DIAG_MEM_CTL_enable_interleaver_mode_DEFAULT 0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: interleaver_mem_num [27:26] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_interleaver_mem_num_MASK        0x0c000000
#define BCHP_GPIO_PER_DIAG_MEM_CTL_interleaver_mem_num_SHIFT       26
#define BCHP_GPIO_PER_DIAG_MEM_CTL_interleaver_mem_num_DEFAULT     0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: diag_data_delay [25:24] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_data_delay_MASK            0x03000000
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_data_delay_SHIFT           24
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_data_delay_DEFAULT         0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: reserved1 [23:23] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_reserved1_MASK                  0x00800000
#define BCHP_GPIO_PER_DIAG_MEM_CTL_reserved1_SHIFT                 23

/* GPIO_PER :: DIAG_MEM_CTL :: enable_stop_size [22:22] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_enable_stop_size_MASK           0x00400000
#define BCHP_GPIO_PER_DIAG_MEM_CTL_enable_stop_size_SHIFT          22
#define BCHP_GPIO_PER_DIAG_MEM_CTL_enable_stop_size_DEFAULT        0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: enable_kick_counter [21:21] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_enable_kick_counter_MASK        0x00200000
#define BCHP_GPIO_PER_DIAG_MEM_CTL_enable_kick_counter_SHIFT       21
#define BCHP_GPIO_PER_DIAG_MEM_CTL_enable_kick_counter_DEFAULT     0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: kick_counter_mode [20:20] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_kick_counter_mode_MASK          0x00100000
#define BCHP_GPIO_PER_DIAG_MEM_CTL_kick_counter_mode_SHIFT         20
#define BCHP_GPIO_PER_DIAG_MEM_CTL_kick_counter_mode_DEFAULT       0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: stop_trigger_mode [19:19] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_stop_trigger_mode_MASK          0x00080000
#define BCHP_GPIO_PER_DIAG_MEM_CTL_stop_trigger_mode_SHIFT         19
#define BCHP_GPIO_PER_DIAG_MEM_CTL_stop_trigger_mode_DEFAULT       0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: sw_stop_trigger [18:18] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_sw_stop_trigger_MASK            0x00040000
#define BCHP_GPIO_PER_DIAG_MEM_CTL_sw_stop_trigger_SHIFT           18
#define BCHP_GPIO_PER_DIAG_MEM_CTL_sw_stop_trigger_DEFAULT         0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: diag_capt_ena_compression16 [17:17] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_ena_compression16_MASK 0x00020000
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_ena_compression16_SHIFT 17
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_ena_compression16_DEFAULT 0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: diag_capt_ena_compression [16:16] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_ena_compression_MASK  0x00010000
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_ena_compression_SHIFT 16
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_ena_compression_DEFAULT 0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: fill_byte [15:08] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_fill_byte_MASK                  0x0000ff00
#define BCHP_GPIO_PER_DIAG_MEM_CTL_fill_byte_SHIFT                 8
#define BCHP_GPIO_PER_DIAG_MEM_CTL_fill_byte_DEFAULT               0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: diag_capt_ena_stop_trigger [07:07] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_ena_stop_trigger_MASK 0x00000080
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_ena_stop_trigger_SHIFT 7
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_ena_stop_trigger_DEFAULT 0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: diag_capt_fill [06:06] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_fill_MASK             0x00000040
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_fill_SHIFT            6
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_fill_DEFAULT          0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: diag_capt_ena_trigger [05:05] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_ena_trigger_MASK      0x00000020
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_ena_trigger_SHIFT     5
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_ena_trigger_DEFAULT   0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: diag_capt_ena_clk_ena [04:04] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_ena_clk_ena_MASK      0x00000010
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_ena_clk_ena_SHIFT     4
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_ena_clk_ena_DEFAULT   0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: diag_capt_hi_lo [03:03] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_hi_lo_MASK            0x00000008
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_hi_lo_SHIFT           3
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_hi_lo_DEFAULT         0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: diag_capt_32_16 [02:02] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_32_16_MASK            0x00000004
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_32_16_SHIFT           2
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_capt_32_16_DEFAULT         0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: diag_mem_sel [01:01] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_mem_sel_MASK               0x00000002
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_mem_sel_SHIFT              1
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_mem_sel_DEFAULT            0x00000000

/* GPIO_PER :: DIAG_MEM_CTL :: diag_mem_enable [00:00] */
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_mem_enable_MASK            0x00000001
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_mem_enable_SHIFT           0
#define BCHP_GPIO_PER_DIAG_MEM_CTL_diag_mem_enable_DEFAULT         0x00000000

/***************************************************************************
 *DIAG_MEM_SIZE - Diagnostic Capture Size Register
 ***************************************************************************/
/* GPIO_PER :: DIAG_MEM_SIZE :: diag_mem_size [31:00] */
#define BCHP_GPIO_PER_DIAG_MEM_SIZE_diag_mem_size_MASK             0xffffffff
#define BCHP_GPIO_PER_DIAG_MEM_SIZE_diag_mem_size_SHIFT            0
#define BCHP_GPIO_PER_DIAG_MEM_SIZE_diag_mem_size_DEFAULT          0x00000000

/***************************************************************************
 *SRC_ADDR - Mem-to-Mem Source Address Register
 ***************************************************************************/
/* GPIO_PER :: SRC_ADDR :: diag_mem_src_addr [31:00] */
#define BCHP_GPIO_PER_SRC_ADDR_diag_mem_src_addr_MASK              0xffffffff
#define BCHP_GPIO_PER_SRC_ADDR_diag_mem_src_addr_SHIFT             0
#define BCHP_GPIO_PER_SRC_ADDR_diag_mem_src_addr_DEFAULT           0x00000000

/***************************************************************************
 *DEST_ADDR0 - Diagnostic Capture Destination Address Register0
 ***************************************************************************/
/* GPIO_PER :: DEST_ADDR0 :: diag_mem_dest_addr [31:00] */
#define BCHP_GPIO_PER_DEST_ADDR0_diag_mem_dest_addr_MASK           0xffffffff
#define BCHP_GPIO_PER_DEST_ADDR0_diag_mem_dest_addr_SHIFT          0
#define BCHP_GPIO_PER_DEST_ADDR0_diag_mem_dest_addr_DEFAULT        0x00000000

/***************************************************************************
 *DEST_ADDR1 - Diagnostic Capture Destination Address Register1
 ***************************************************************************/
/* GPIO_PER :: DEST_ADDR1 :: diag_mem_dest_addr [31:00] */
#define BCHP_GPIO_PER_DEST_ADDR1_diag_mem_dest_addr_MASK           0xffffffff
#define BCHP_GPIO_PER_DEST_ADDR1_diag_mem_dest_addr_SHIFT          0
#define BCHP_GPIO_PER_DEST_ADDR1_diag_mem_dest_addr_DEFAULT        0x00000000

/***************************************************************************
 *DEST_ADDR2 - Diagnostic Capture Destination Address Register2
 ***************************************************************************/
/* GPIO_PER :: DEST_ADDR2 :: diag_mem_dest_addr [31:00] */
#define BCHP_GPIO_PER_DEST_ADDR2_diag_mem_dest_addr_MASK           0xffffffff
#define BCHP_GPIO_PER_DEST_ADDR2_diag_mem_dest_addr_SHIFT          0
#define BCHP_GPIO_PER_DEST_ADDR2_diag_mem_dest_addr_DEFAULT        0x00000000

/***************************************************************************
 *DEST_ADDR3 - Diagnostic Capture Destination Address Register3
 ***************************************************************************/
/* GPIO_PER :: DEST_ADDR3 :: diag_mem_dest_addr [31:00] */
#define BCHP_GPIO_PER_DEST_ADDR3_diag_mem_dest_addr_MASK           0xffffffff
#define BCHP_GPIO_PER_DEST_ADDR3_diag_mem_dest_addr_SHIFT          0
#define BCHP_GPIO_PER_DEST_ADDR3_diag_mem_dest_addr_DEFAULT        0x00000000

/***************************************************************************
 *RBUS_DIAG_SEL - RBUS diag select
 ***************************************************************************/
/* GPIO_PER :: RBUS_DIAG_SEL :: reserved0 [31:04] */
#define BCHP_GPIO_PER_RBUS_DIAG_SEL_reserved0_MASK                 0xfffffff0
#define BCHP_GPIO_PER_RBUS_DIAG_SEL_reserved0_SHIFT                4

/* GPIO_PER :: RBUS_DIAG_SEL :: rbus_diag_sel_lo [03:00] */
#define BCHP_GPIO_PER_RBUS_DIAG_SEL_rbus_diag_sel_lo_MASK          0x0000000f
#define BCHP_GPIO_PER_RBUS_DIAG_SEL_rbus_diag_sel_lo_SHIFT         0
#define BCHP_GPIO_PER_RBUS_DIAG_SEL_rbus_diag_sel_lo_DEFAULT       0x00000000

/***************************************************************************
 *Diag_Capt_Last_WrAddr0 - Diag Capture last write address0
 ***************************************************************************/
/* GPIO_PER :: Diag_Capt_Last_WrAddr0 :: diag_capt_last_addr [31:00] */
#define BCHP_GPIO_PER_Diag_Capt_Last_WrAddr0_diag_capt_last_addr_MASK 0xffffffff
#define BCHP_GPIO_PER_Diag_Capt_Last_WrAddr0_diag_capt_last_addr_SHIFT 0
#define BCHP_GPIO_PER_Diag_Capt_Last_WrAddr0_diag_capt_last_addr_DEFAULT 0x00000000

/***************************************************************************
 *Diag_Capt_Last_WrAddr1 - Diag Capture last write address1
 ***************************************************************************/
/* GPIO_PER :: Diag_Capt_Last_WrAddr1 :: diag_capt_last_addr [31:00] */
#define BCHP_GPIO_PER_Diag_Capt_Last_WrAddr1_diag_capt_last_addr_MASK 0xffffffff
#define BCHP_GPIO_PER_Diag_Capt_Last_WrAddr1_diag_capt_last_addr_SHIFT 0
#define BCHP_GPIO_PER_Diag_Capt_Last_WrAddr1_diag_capt_last_addr_DEFAULT 0x00000000

/***************************************************************************
 *Diag_Capt_Last_WrAddr2 - Diag Capture last write address2
 ***************************************************************************/
/* GPIO_PER :: Diag_Capt_Last_WrAddr2 :: diag_capt_last_addr [31:00] */
#define BCHP_GPIO_PER_Diag_Capt_Last_WrAddr2_diag_capt_last_addr_MASK 0xffffffff
#define BCHP_GPIO_PER_Diag_Capt_Last_WrAddr2_diag_capt_last_addr_SHIFT 0
#define BCHP_GPIO_PER_Diag_Capt_Last_WrAddr2_diag_capt_last_addr_DEFAULT 0x00000000

/***************************************************************************
 *Diag_Capt_Last_WrAddr3 - Diag Capture last write address3
 ***************************************************************************/
/* GPIO_PER :: Diag_Capt_Last_WrAddr3 :: diag_capt_last_addr [31:00] */
#define BCHP_GPIO_PER_Diag_Capt_Last_WrAddr3_diag_capt_last_addr_MASK 0xffffffff
#define BCHP_GPIO_PER_Diag_Capt_Last_WrAddr3_diag_capt_last_addr_SHIFT 0
#define BCHP_GPIO_PER_Diag_Capt_Last_WrAddr3_diag_capt_last_addr_DEFAULT 0x00000000

/***************************************************************************
 *MIPS_DRR_PLL_OVERRIDE - MIPS DDR PLL Override
 ***************************************************************************/
/* GPIO_PER :: MIPS_DRR_PLL_OVERRIDE :: reserved0 [31:01] */
#define BCHP_GPIO_PER_MIPS_DRR_PLL_OVERRIDE_reserved0_MASK         0xfffffffe
#define BCHP_GPIO_PER_MIPS_DRR_PLL_OVERRIDE_reserved0_SHIFT        1

/* GPIO_PER :: MIPS_DRR_PLL_OVERRIDE :: strap_override [00:00] */
#define BCHP_GPIO_PER_MIPS_DRR_PLL_OVERRIDE_strap_override_MASK    0x00000001
#define BCHP_GPIO_PER_MIPS_DRR_PLL_OVERRIDE_strap_override_SHIFT   0
#define BCHP_GPIO_PER_MIPS_DRR_PLL_OVERRIDE_strap_override_DEFAULT 0x00000000

/***************************************************************************
 *Kick_timer - Kick Timer Count Register
 ***************************************************************************/
/* GPIO_PER :: Kick_timer :: diag_capt_kick_timer [31:00] */
#define BCHP_GPIO_PER_Kick_timer_diag_capt_kick_timer_MASK         0xffffffff
#define BCHP_GPIO_PER_Kick_timer_diag_capt_kick_timer_SHIFT        0
#define BCHP_GPIO_PER_Kick_timer_diag_capt_kick_timer_DEFAULT      0x00000000

/***************************************************************************
 *DIEREVID - Die Revision Id Register
 ***************************************************************************/
/* GPIO_PER :: DIEREVID :: CHIPID [31:16] */
#define BCHP_GPIO_PER_DIEREVID_CHIPID_MASK                         0xffff0000
#define BCHP_GPIO_PER_DIEREVID_CHIPID_SHIFT                        16
#define BCHP_GPIO_PER_DIEREVID_CHIPID_DEFAULT                      0x00000000

/* GPIO_PER :: DIEREVID :: REVID [15:00] */
#define BCHP_GPIO_PER_DIEREVID_REVID_MASK                          0x0000ffff
#define BCHP_GPIO_PER_DIEREVID_REVID_SHIFT                         0
#define BCHP_GPIO_PER_DIEREVID_REVID_DEFAULT                       0x000000d7

/***************************************************************************
 *SPIMASTER_CONTROL - SPIMASTERCONTROL Register
 ***************************************************************************/
/* GPIO_PER :: SPIMASTER_CONTROL :: SPI_MASTER_CLK_OVERRIDE [31:31] */
#define BCHP_GPIO_PER_SPIMASTER_CONTROL_SPI_MASTER_CLK_OVERRIDE_MASK 0x80000000
#define BCHP_GPIO_PER_SPIMASTER_CONTROL_SPI_MASTER_CLK_OVERRIDE_SHIFT 31
#define BCHP_GPIO_PER_SPIMASTER_CONTROL_SPI_MASTER_CLK_OVERRIDE_DEFAULT 0x00000000

/* GPIO_PER :: SPIMASTER_CONTROL :: reserved0 [30:19] */
#define BCHP_GPIO_PER_SPIMASTER_CONTROL_reserved0_MASK             0x7ff80000
#define BCHP_GPIO_PER_SPIMASTER_CONTROL_reserved0_SHIFT            19

/* GPIO_PER :: SPIMASTER_CONTROL :: FORCE_SPIS_MISO_OUT [18:18] */
#define BCHP_GPIO_PER_SPIMASTER_CONTROL_FORCE_SPIS_MISO_OUT_MASK   0x00040000
#define BCHP_GPIO_PER_SPIMASTER_CONTROL_FORCE_SPIS_MISO_OUT_SHIFT  18
#define BCHP_GPIO_PER_SPIMASTER_CONTROL_FORCE_SPIS_MISO_OUT_DEFAULT 0x00000000

/* GPIO_PER :: SPIMASTER_CONTROL :: SPI_PASSTHRU_EN [17:17] */
#define BCHP_GPIO_PER_SPIMASTER_CONTROL_SPI_PASSTHRU_EN_MASK       0x00020000
#define BCHP_GPIO_PER_SPIMASTER_CONTROL_SPI_PASSTHRU_EN_SHIFT      17
#define BCHP_GPIO_PER_SPIMASTER_CONTROL_SPI_PASSTHRU_EN_DEFAULT    0x00000000

/* GPIO_PER :: SPIMASTER_CONTROL :: reserved1 [16:00] */
#define BCHP_GPIO_PER_SPIMASTER_CONTROL_reserved1_MASK             0x0001ffff
#define BCHP_GPIO_PER_SPIMASTER_CONTROL_reserved1_SHIFT            0

/***************************************************************************
 *CLKRST_MISC - CLKRST MISC Register
 ***************************************************************************/
/* GPIO_PER :: CLKRST_MISC :: reserved0 [31:10] */
#define BCHP_GPIO_PER_CLKRST_MISC_reserved0_MASK                   0xfffffc00
#define BCHP_GPIO_PER_CLKRST_MISC_reserved0_SHIFT                  10

/* GPIO_PER :: CLKRST_MISC :: HIGH_GEAR_DIVIDE [09:07] */
#define BCHP_GPIO_PER_CLKRST_MISC_HIGH_GEAR_DIVIDE_MASK            0x00000380
#define BCHP_GPIO_PER_CLKRST_MISC_HIGH_GEAR_DIVIDE_SHIFT           7
#define BCHP_GPIO_PER_CLKRST_MISC_HIGH_GEAR_DIVIDE_DEFAULT         0x00000000

/* GPIO_PER :: CLKRST_MISC :: LOW_GEAR_DIVIDE [06:04] */
#define BCHP_GPIO_PER_CLKRST_MISC_LOW_GEAR_DIVIDE_MASK             0x00000070
#define BCHP_GPIO_PER_CLKRST_MISC_LOW_GEAR_DIVIDE_SHIFT            4
#define BCHP_GPIO_PER_CLKRST_MISC_LOW_GEAR_DIVIDE_DEFAULT          0x00000000

/* GPIO_PER :: CLKRST_MISC :: reserved1 [03:03] */
#define BCHP_GPIO_PER_CLKRST_MISC_reserved1_MASK                   0x00000008
#define BCHP_GPIO_PER_CLKRST_MISC_reserved1_SHIFT                  3

/* GPIO_PER :: CLKRST_MISC :: USE_DYNAMIC_GEAR_SELECT [02:02] */
#define BCHP_GPIO_PER_CLKRST_MISC_USE_DYNAMIC_GEAR_SELECT_MASK     0x00000004
#define BCHP_GPIO_PER_CLKRST_MISC_USE_DYNAMIC_GEAR_SELECT_SHIFT    2
#define BCHP_GPIO_PER_CLKRST_MISC_USE_DYNAMIC_GEAR_SELECT_DEFAULT  0x00000000

/* GPIO_PER :: CLKRST_MISC :: GEAR_SELECT [01:01] */
#define BCHP_GPIO_PER_CLKRST_MISC_GEAR_SELECT_MASK                 0x00000002
#define BCHP_GPIO_PER_CLKRST_MISC_GEAR_SELECT_SHIFT                1
#define BCHP_GPIO_PER_CLKRST_MISC_GEAR_SELECT_DEFAULT              0x00000001

/* GPIO_PER :: CLKRST_MISC :: BYPASS_ENABLE [00:00] */
#define BCHP_GPIO_PER_CLKRST_MISC_BYPASS_ENABLE_MASK               0x00000001
#define BCHP_GPIO_PER_CLKRST_MISC_BYPASS_ENABLE_SHIFT              0
#define BCHP_GPIO_PER_CLKRST_MISC_BYPASS_ENABLE_DEFAULT            0x00000001

/***************************************************************************
 *Diag_Capt_OVFL_Det - Diag Capture overflow detect
 ***************************************************************************/
/* GPIO_PER :: Diag_Capt_OVFL_Det :: reserved0 [31:01] */
#define BCHP_GPIO_PER_Diag_Capt_OVFL_Det_reserved0_MASK            0xfffffffe
#define BCHP_GPIO_PER_Diag_Capt_OVFL_Det_reserved0_SHIFT           1

/* GPIO_PER :: Diag_Capt_OVFL_Det :: OverFlow_Det [00:00] */
#define BCHP_GPIO_PER_Diag_Capt_OVFL_Det_OverFlow_Det_MASK         0x00000001
#define BCHP_GPIO_PER_Diag_Capt_OVFL_Det_OverFlow_Det_SHIFT        0
#define BCHP_GPIO_PER_Diag_Capt_OVFL_Det_OverFlow_Det_DEFAULT      0x00000000

/***************************************************************************
 *Diag_Mem_HB_Count - Diag Mem Heartbeat count
 ***************************************************************************/
/* GPIO_PER :: Diag_Mem_HB_Count :: reserved0 [31:16] */
#define BCHP_GPIO_PER_Diag_Mem_HB_Count_reserved0_MASK             0xffff0000
#define BCHP_GPIO_PER_Diag_Mem_HB_Count_reserved0_SHIFT            16

/* GPIO_PER :: Diag_Mem_HB_Count :: HBCount [15:00] */
#define BCHP_GPIO_PER_Diag_Mem_HB_Count_HBCount_MASK               0x0000ffff
#define BCHP_GPIO_PER_Diag_Mem_HB_Count_HBCount_SHIFT              0
#define BCHP_GPIO_PER_Diag_Mem_HB_Count_HBCount_DEFAULT            0x00000000

/***************************************************************************
 *Diag_order_control0 - Diag Order Control0
 ***************************************************************************/
/* GPIO_PER :: Diag_order_control0 :: reserved0 [31:30] */
#define BCHP_GPIO_PER_Diag_order_control0_reserved0_MASK           0xc0000000
#define BCHP_GPIO_PER_Diag_order_control0_reserved0_SHIFT          30

/* GPIO_PER :: Diag_order_control0 :: diag_mux_ctl4 [29:24] */
#define BCHP_GPIO_PER_Diag_order_control0_diag_mux_ctl4_MASK       0x3f000000
#define BCHP_GPIO_PER_Diag_order_control0_diag_mux_ctl4_SHIFT      24
#define BCHP_GPIO_PER_Diag_order_control0_diag_mux_ctl4_DEFAULT    0x00000004

/* GPIO_PER :: Diag_order_control0 :: diag_mux_ctl3 [23:18] */
#define BCHP_GPIO_PER_Diag_order_control0_diag_mux_ctl3_MASK       0x00fc0000
#define BCHP_GPIO_PER_Diag_order_control0_diag_mux_ctl3_SHIFT      18
#define BCHP_GPIO_PER_Diag_order_control0_diag_mux_ctl3_DEFAULT    0x00000003

/* GPIO_PER :: Diag_order_control0 :: diag_mux_ctl2 [17:12] */
#define BCHP_GPIO_PER_Diag_order_control0_diag_mux_ctl2_MASK       0x0003f000
#define BCHP_GPIO_PER_Diag_order_control0_diag_mux_ctl2_SHIFT      12
#define BCHP_GPIO_PER_Diag_order_control0_diag_mux_ctl2_DEFAULT    0x00000002

/* GPIO_PER :: Diag_order_control0 :: diag_mux_ctl1 [11:06] */
#define BCHP_GPIO_PER_Diag_order_control0_diag_mux_ctl1_MASK       0x00000fc0
#define BCHP_GPIO_PER_Diag_order_control0_diag_mux_ctl1_SHIFT      6
#define BCHP_GPIO_PER_Diag_order_control0_diag_mux_ctl1_DEFAULT    0x00000001

/* GPIO_PER :: Diag_order_control0 :: diag_mux_ctl0 [05:00] */
#define BCHP_GPIO_PER_Diag_order_control0_diag_mux_ctl0_MASK       0x0000003f
#define BCHP_GPIO_PER_Diag_order_control0_diag_mux_ctl0_SHIFT      0
#define BCHP_GPIO_PER_Diag_order_control0_diag_mux_ctl0_DEFAULT    0x00000000

/***************************************************************************
 *Diag_order_control1 - Diag Order Control1
 ***************************************************************************/
/* GPIO_PER :: Diag_order_control1 :: reserved0 [31:30] */
#define BCHP_GPIO_PER_Diag_order_control1_reserved0_MASK           0xc0000000
#define BCHP_GPIO_PER_Diag_order_control1_reserved0_SHIFT          30

/* GPIO_PER :: Diag_order_control1 :: diag_mux_ctl9 [29:24] */
#define BCHP_GPIO_PER_Diag_order_control1_diag_mux_ctl9_MASK       0x3f000000
#define BCHP_GPIO_PER_Diag_order_control1_diag_mux_ctl9_SHIFT      24
#define BCHP_GPIO_PER_Diag_order_control1_diag_mux_ctl9_DEFAULT    0x00000009

/* GPIO_PER :: Diag_order_control1 :: diag_mux_ctl8 [23:18] */
#define BCHP_GPIO_PER_Diag_order_control1_diag_mux_ctl8_MASK       0x00fc0000
#define BCHP_GPIO_PER_Diag_order_control1_diag_mux_ctl8_SHIFT      18
#define BCHP_GPIO_PER_Diag_order_control1_diag_mux_ctl8_DEFAULT    0x00000008

/* GPIO_PER :: Diag_order_control1 :: diag_mux_ctl7 [17:12] */
#define BCHP_GPIO_PER_Diag_order_control1_diag_mux_ctl7_MASK       0x0003f000
#define BCHP_GPIO_PER_Diag_order_control1_diag_mux_ctl7_SHIFT      12
#define BCHP_GPIO_PER_Diag_order_control1_diag_mux_ctl7_DEFAULT    0x00000007

/* GPIO_PER :: Diag_order_control1 :: diag_mux_ctl6 [11:06] */
#define BCHP_GPIO_PER_Diag_order_control1_diag_mux_ctl6_MASK       0x00000fc0
#define BCHP_GPIO_PER_Diag_order_control1_diag_mux_ctl6_SHIFT      6
#define BCHP_GPIO_PER_Diag_order_control1_diag_mux_ctl6_DEFAULT    0x00000006

/* GPIO_PER :: Diag_order_control1 :: diag_mux_ctl5 [05:00] */
#define BCHP_GPIO_PER_Diag_order_control1_diag_mux_ctl5_MASK       0x0000003f
#define BCHP_GPIO_PER_Diag_order_control1_diag_mux_ctl5_SHIFT      0
#define BCHP_GPIO_PER_Diag_order_control1_diag_mux_ctl5_DEFAULT    0x00000005

/***************************************************************************
 *Diag_order_control2 - Diag Order Control2
 ***************************************************************************/
/* GPIO_PER :: Diag_order_control2 :: reserved0 [31:30] */
#define BCHP_GPIO_PER_Diag_order_control2_reserved0_MASK           0xc0000000
#define BCHP_GPIO_PER_Diag_order_control2_reserved0_SHIFT          30

/* GPIO_PER :: Diag_order_control2 :: diag_mux_ctl14 [29:24] */
#define BCHP_GPIO_PER_Diag_order_control2_diag_mux_ctl14_MASK      0x3f000000
#define BCHP_GPIO_PER_Diag_order_control2_diag_mux_ctl14_SHIFT     24
#define BCHP_GPIO_PER_Diag_order_control2_diag_mux_ctl14_DEFAULT   0x0000000e

/* GPIO_PER :: Diag_order_control2 :: diag_mux_ctl13 [23:18] */
#define BCHP_GPIO_PER_Diag_order_control2_diag_mux_ctl13_MASK      0x00fc0000
#define BCHP_GPIO_PER_Diag_order_control2_diag_mux_ctl13_SHIFT     18
#define BCHP_GPIO_PER_Diag_order_control2_diag_mux_ctl13_DEFAULT   0x0000000d

/* GPIO_PER :: Diag_order_control2 :: diag_mux_ctl12 [17:12] */
#define BCHP_GPIO_PER_Diag_order_control2_diag_mux_ctl12_MASK      0x0003f000
#define BCHP_GPIO_PER_Diag_order_control2_diag_mux_ctl12_SHIFT     12
#define BCHP_GPIO_PER_Diag_order_control2_diag_mux_ctl12_DEFAULT   0x0000000c

/* GPIO_PER :: Diag_order_control2 :: diag_mux_ctl11 [11:06] */
#define BCHP_GPIO_PER_Diag_order_control2_diag_mux_ctl11_MASK      0x00000fc0
#define BCHP_GPIO_PER_Diag_order_control2_diag_mux_ctl11_SHIFT     6
#define BCHP_GPIO_PER_Diag_order_control2_diag_mux_ctl11_DEFAULT   0x0000000b

/* GPIO_PER :: Diag_order_control2 :: diag_mux_ctl10 [05:00] */
#define BCHP_GPIO_PER_Diag_order_control2_diag_mux_ctl10_MASK      0x0000003f
#define BCHP_GPIO_PER_Diag_order_control2_diag_mux_ctl10_SHIFT     0
#define BCHP_GPIO_PER_Diag_order_control2_diag_mux_ctl10_DEFAULT   0x0000000a

/***************************************************************************
 *Diag_order_control3 - Diag Order Control3
 ***************************************************************************/
/* GPIO_PER :: Diag_order_control3 :: reserved0 [31:30] */
#define BCHP_GPIO_PER_Diag_order_control3_reserved0_MASK           0xc0000000
#define BCHP_GPIO_PER_Diag_order_control3_reserved0_SHIFT          30

/* GPIO_PER :: Diag_order_control3 :: diag_mux_ctl19 [29:24] */
#define BCHP_GPIO_PER_Diag_order_control3_diag_mux_ctl19_MASK      0x3f000000
#define BCHP_GPIO_PER_Diag_order_control3_diag_mux_ctl19_SHIFT     24
#define BCHP_GPIO_PER_Diag_order_control3_diag_mux_ctl19_DEFAULT   0x00000013

/* GPIO_PER :: Diag_order_control3 :: diag_mux_ctl18 [23:18] */
#define BCHP_GPIO_PER_Diag_order_control3_diag_mux_ctl18_MASK      0x00fc0000
#define BCHP_GPIO_PER_Diag_order_control3_diag_mux_ctl18_SHIFT     18
#define BCHP_GPIO_PER_Diag_order_control3_diag_mux_ctl18_DEFAULT   0x00000012

/* GPIO_PER :: Diag_order_control3 :: diag_mux_ctl17 [17:12] */
#define BCHP_GPIO_PER_Diag_order_control3_diag_mux_ctl17_MASK      0x0003f000
#define BCHP_GPIO_PER_Diag_order_control3_diag_mux_ctl17_SHIFT     12
#define BCHP_GPIO_PER_Diag_order_control3_diag_mux_ctl17_DEFAULT   0x00000011

/* GPIO_PER :: Diag_order_control3 :: diag_mux_ctl16 [11:06] */
#define BCHP_GPIO_PER_Diag_order_control3_diag_mux_ctl16_MASK      0x00000fc0
#define BCHP_GPIO_PER_Diag_order_control3_diag_mux_ctl16_SHIFT     6
#define BCHP_GPIO_PER_Diag_order_control3_diag_mux_ctl16_DEFAULT   0x00000010

/* GPIO_PER :: Diag_order_control3 :: diag_mux_ctl15 [05:00] */
#define BCHP_GPIO_PER_Diag_order_control3_diag_mux_ctl15_MASK      0x0000003f
#define BCHP_GPIO_PER_Diag_order_control3_diag_mux_ctl15_SHIFT     0
#define BCHP_GPIO_PER_Diag_order_control3_diag_mux_ctl15_DEFAULT   0x0000000f

/***************************************************************************
 *Diag_order_control4 - Diag Order Control4
 ***************************************************************************/
/* GPIO_PER :: Diag_order_control4 :: reserved0 [31:30] */
#define BCHP_GPIO_PER_Diag_order_control4_reserved0_MASK           0xc0000000
#define BCHP_GPIO_PER_Diag_order_control4_reserved0_SHIFT          30

/* GPIO_PER :: Diag_order_control4 :: diag_mux_ctl24 [29:24] */
#define BCHP_GPIO_PER_Diag_order_control4_diag_mux_ctl24_MASK      0x3f000000
#define BCHP_GPIO_PER_Diag_order_control4_diag_mux_ctl24_SHIFT     24
#define BCHP_GPIO_PER_Diag_order_control4_diag_mux_ctl24_DEFAULT   0x00000018

/* GPIO_PER :: Diag_order_control4 :: diag_mux_ctl23 [23:18] */
#define BCHP_GPIO_PER_Diag_order_control4_diag_mux_ctl23_MASK      0x00fc0000
#define BCHP_GPIO_PER_Diag_order_control4_diag_mux_ctl23_SHIFT     18
#define BCHP_GPIO_PER_Diag_order_control4_diag_mux_ctl23_DEFAULT   0x00000017

/* GPIO_PER :: Diag_order_control4 :: diag_mux_ctl22 [17:12] */
#define BCHP_GPIO_PER_Diag_order_control4_diag_mux_ctl22_MASK      0x0003f000
#define BCHP_GPIO_PER_Diag_order_control4_diag_mux_ctl22_SHIFT     12
#define BCHP_GPIO_PER_Diag_order_control4_diag_mux_ctl22_DEFAULT   0x00000016

/* GPIO_PER :: Diag_order_control4 :: diag_mux_ctl21 [11:06] */
#define BCHP_GPIO_PER_Diag_order_control4_diag_mux_ctl21_MASK      0x00000fc0
#define BCHP_GPIO_PER_Diag_order_control4_diag_mux_ctl21_SHIFT     6
#define BCHP_GPIO_PER_Diag_order_control4_diag_mux_ctl21_DEFAULT   0x00000015

/* GPIO_PER :: Diag_order_control4 :: diag_mux_ctl20 [05:00] */
#define BCHP_GPIO_PER_Diag_order_control4_diag_mux_ctl20_MASK      0x0000003f
#define BCHP_GPIO_PER_Diag_order_control4_diag_mux_ctl20_SHIFT     0
#define BCHP_GPIO_PER_Diag_order_control4_diag_mux_ctl20_DEFAULT   0x00000014

/***************************************************************************
 *Diag_order_control5 - Diag Order Control5
 ***************************************************************************/
/* GPIO_PER :: Diag_order_control5 :: reserved0 [31:30] */
#define BCHP_GPIO_PER_Diag_order_control5_reserved0_MASK           0xc0000000
#define BCHP_GPIO_PER_Diag_order_control5_reserved0_SHIFT          30

/* GPIO_PER :: Diag_order_control5 :: diag_mux_ctl29 [29:24] */
#define BCHP_GPIO_PER_Diag_order_control5_diag_mux_ctl29_MASK      0x3f000000
#define BCHP_GPIO_PER_Diag_order_control5_diag_mux_ctl29_SHIFT     24
#define BCHP_GPIO_PER_Diag_order_control5_diag_mux_ctl29_DEFAULT   0x0000001d

/* GPIO_PER :: Diag_order_control5 :: diag_mux_ctl28 [23:18] */
#define BCHP_GPIO_PER_Diag_order_control5_diag_mux_ctl28_MASK      0x00fc0000
#define BCHP_GPIO_PER_Diag_order_control5_diag_mux_ctl28_SHIFT     18
#define BCHP_GPIO_PER_Diag_order_control5_diag_mux_ctl28_DEFAULT   0x0000001c

/* GPIO_PER :: Diag_order_control5 :: diag_mux_ctl27 [17:12] */
#define BCHP_GPIO_PER_Diag_order_control5_diag_mux_ctl27_MASK      0x0003f000
#define BCHP_GPIO_PER_Diag_order_control5_diag_mux_ctl27_SHIFT     12
#define BCHP_GPIO_PER_Diag_order_control5_diag_mux_ctl27_DEFAULT   0x0000001b

/* GPIO_PER :: Diag_order_control5 :: diag_mux_ctl26 [11:06] */
#define BCHP_GPIO_PER_Diag_order_control5_diag_mux_ctl26_MASK      0x00000fc0
#define BCHP_GPIO_PER_Diag_order_control5_diag_mux_ctl26_SHIFT     6
#define BCHP_GPIO_PER_Diag_order_control5_diag_mux_ctl26_DEFAULT   0x0000001a

/* GPIO_PER :: Diag_order_control5 :: diag_mux_ctl25 [05:00] */
#define BCHP_GPIO_PER_Diag_order_control5_diag_mux_ctl25_MASK      0x0000003f
#define BCHP_GPIO_PER_Diag_order_control5_diag_mux_ctl25_SHIFT     0
#define BCHP_GPIO_PER_Diag_order_control5_diag_mux_ctl25_DEFAULT   0x00000019

/***************************************************************************
 *Diag_order_control6 - Diag Order Control6
 ***************************************************************************/
/* GPIO_PER :: Diag_order_control6 :: reserved0 [31:30] */
#define BCHP_GPIO_PER_Diag_order_control6_reserved0_MASK           0xc0000000
#define BCHP_GPIO_PER_Diag_order_control6_reserved0_SHIFT          30

/* GPIO_PER :: Diag_order_control6 :: diag_mux_ctl34 [29:24] */
#define BCHP_GPIO_PER_Diag_order_control6_diag_mux_ctl34_MASK      0x3f000000
#define BCHP_GPIO_PER_Diag_order_control6_diag_mux_ctl34_SHIFT     24
#define BCHP_GPIO_PER_Diag_order_control6_diag_mux_ctl34_DEFAULT   0x00000022

/* GPIO_PER :: Diag_order_control6 :: diag_mux_ctl33 [23:18] */
#define BCHP_GPIO_PER_Diag_order_control6_diag_mux_ctl33_MASK      0x00fc0000
#define BCHP_GPIO_PER_Diag_order_control6_diag_mux_ctl33_SHIFT     18
#define BCHP_GPIO_PER_Diag_order_control6_diag_mux_ctl33_DEFAULT   0x00000021

/* GPIO_PER :: Diag_order_control6 :: diag_mux_ctl32 [17:12] */
#define BCHP_GPIO_PER_Diag_order_control6_diag_mux_ctl32_MASK      0x0003f000
#define BCHP_GPIO_PER_Diag_order_control6_diag_mux_ctl32_SHIFT     12
#define BCHP_GPIO_PER_Diag_order_control6_diag_mux_ctl32_DEFAULT   0x00000020

/* GPIO_PER :: Diag_order_control6 :: diag_mux_ctl31 [11:06] */
#define BCHP_GPIO_PER_Diag_order_control6_diag_mux_ctl31_MASK      0x00000fc0
#define BCHP_GPIO_PER_Diag_order_control6_diag_mux_ctl31_SHIFT     6
#define BCHP_GPIO_PER_Diag_order_control6_diag_mux_ctl31_DEFAULT   0x0000001f

/* GPIO_PER :: Diag_order_control6 :: diag_mux_ct30 [05:00] */
#define BCHP_GPIO_PER_Diag_order_control6_diag_mux_ct30_MASK       0x0000003f
#define BCHP_GPIO_PER_Diag_order_control6_diag_mux_ct30_SHIFT      0
#define BCHP_GPIO_PER_Diag_order_control6_diag_mux_ct30_DEFAULT    0x0000001e

/***************************************************************************
 *Diag_order_control7 - Diag Order Control7
 ***************************************************************************/
/* GPIO_PER :: Diag_order_control7 :: reserved0 [31:30] */
#define BCHP_GPIO_PER_Diag_order_control7_reserved0_MASK           0xc0000000
#define BCHP_GPIO_PER_Diag_order_control7_reserved0_SHIFT          30

/* GPIO_PER :: Diag_order_control7 :: diag_mux_ctl39 [29:24] */
#define BCHP_GPIO_PER_Diag_order_control7_diag_mux_ctl39_MASK      0x3f000000
#define BCHP_GPIO_PER_Diag_order_control7_diag_mux_ctl39_SHIFT     24
#define BCHP_GPIO_PER_Diag_order_control7_diag_mux_ctl39_DEFAULT   0x00000027

/* GPIO_PER :: Diag_order_control7 :: diag_mux_ctl38 [23:18] */
#define BCHP_GPIO_PER_Diag_order_control7_diag_mux_ctl38_MASK      0x00fc0000
#define BCHP_GPIO_PER_Diag_order_control7_diag_mux_ctl38_SHIFT     18
#define BCHP_GPIO_PER_Diag_order_control7_diag_mux_ctl38_DEFAULT   0x00000026

/* GPIO_PER :: Diag_order_control7 :: diag_mux_ctl37 [17:12] */
#define BCHP_GPIO_PER_Diag_order_control7_diag_mux_ctl37_MASK      0x0003f000
#define BCHP_GPIO_PER_Diag_order_control7_diag_mux_ctl37_SHIFT     12
#define BCHP_GPIO_PER_Diag_order_control7_diag_mux_ctl37_DEFAULT   0x00000025

/* GPIO_PER :: Diag_order_control7 :: diag_mux_ctl36 [11:06] */
#define BCHP_GPIO_PER_Diag_order_control7_diag_mux_ctl36_MASK      0x00000fc0
#define BCHP_GPIO_PER_Diag_order_control7_diag_mux_ctl36_SHIFT     6
#define BCHP_GPIO_PER_Diag_order_control7_diag_mux_ctl36_DEFAULT   0x00000024

/* GPIO_PER :: Diag_order_control7 :: diag_mux_ctl35 [05:00] */
#define BCHP_GPIO_PER_Diag_order_control7_diag_mux_ctl35_MASK      0x0000003f
#define BCHP_GPIO_PER_Diag_order_control7_diag_mux_ctl35_SHIFT     0
#define BCHP_GPIO_PER_Diag_order_control7_diag_mux_ctl35_DEFAULT   0x00000023

/***************************************************************************
 *Diag_align_control0 - Diag Align Control0
 ***************************************************************************/
/* GPIO_PER :: Diag_align_control0 :: diag_data_ctl3 [31:24] */
#define BCHP_GPIO_PER_Diag_align_control0_diag_data_ctl3_MASK      0xff000000
#define BCHP_GPIO_PER_Diag_align_control0_diag_data_ctl3_SHIFT     24
#define BCHP_GPIO_PER_Diag_align_control0_diag_data_ctl3_DEFAULT   0x00000000

/* GPIO_PER :: Diag_align_control0 :: diag_data_ctl2 [23:16] */
#define BCHP_GPIO_PER_Diag_align_control0_diag_data_ctl2_MASK      0x00ff0000
#define BCHP_GPIO_PER_Diag_align_control0_diag_data_ctl2_SHIFT     16
#define BCHP_GPIO_PER_Diag_align_control0_diag_data_ctl2_DEFAULT   0x00000000

/* GPIO_PER :: Diag_align_control0 :: diag_data_ctl1 [15:08] */
#define BCHP_GPIO_PER_Diag_align_control0_diag_data_ctl1_MASK      0x0000ff00
#define BCHP_GPIO_PER_Diag_align_control0_diag_data_ctl1_SHIFT     8
#define BCHP_GPIO_PER_Diag_align_control0_diag_data_ctl1_DEFAULT   0x00000000

/* GPIO_PER :: Diag_align_control0 :: diag_data_ctl0 [07:00] */
#define BCHP_GPIO_PER_Diag_align_control0_diag_data_ctl0_MASK      0x000000ff
#define BCHP_GPIO_PER_Diag_align_control0_diag_data_ctl0_SHIFT     0
#define BCHP_GPIO_PER_Diag_align_control0_diag_data_ctl0_DEFAULT   0x00000000

/***************************************************************************
 *Diag_align_control1 - Diag Align Control1
 ***************************************************************************/
/* GPIO_PER :: Diag_align_control1 :: diag_data_ctl7 [31:24] */
#define BCHP_GPIO_PER_Diag_align_control1_diag_data_ctl7_MASK      0xff000000
#define BCHP_GPIO_PER_Diag_align_control1_diag_data_ctl7_SHIFT     24
#define BCHP_GPIO_PER_Diag_align_control1_diag_data_ctl7_DEFAULT   0x00000000

/* GPIO_PER :: Diag_align_control1 :: diag_data_ctl6 [23:16] */
#define BCHP_GPIO_PER_Diag_align_control1_diag_data_ctl6_MASK      0x00ff0000
#define BCHP_GPIO_PER_Diag_align_control1_diag_data_ctl6_SHIFT     16
#define BCHP_GPIO_PER_Diag_align_control1_diag_data_ctl6_DEFAULT   0x00000000

/* GPIO_PER :: Diag_align_control1 :: diag_data_ctl5 [15:08] */
#define BCHP_GPIO_PER_Diag_align_control1_diag_data_ctl5_MASK      0x0000ff00
#define BCHP_GPIO_PER_Diag_align_control1_diag_data_ctl5_SHIFT     8
#define BCHP_GPIO_PER_Diag_align_control1_diag_data_ctl5_DEFAULT   0x00000000

/* GPIO_PER :: Diag_align_control1 :: diag_data_ctl4 [07:00] */
#define BCHP_GPIO_PER_Diag_align_control1_diag_data_ctl4_MASK      0x000000ff
#define BCHP_GPIO_PER_Diag_align_control1_diag_data_ctl4_SHIFT     0
#define BCHP_GPIO_PER_Diag_align_control1_diag_data_ctl4_DEFAULT   0x00000000

/***************************************************************************
 *Diag_align_control2 - Diag Align Control2
 ***************************************************************************/
/* GPIO_PER :: Diag_align_control2 :: diag_data_ctl11 [31:24] */
#define BCHP_GPIO_PER_Diag_align_control2_diag_data_ctl11_MASK     0xff000000
#define BCHP_GPIO_PER_Diag_align_control2_diag_data_ctl11_SHIFT    24
#define BCHP_GPIO_PER_Diag_align_control2_diag_data_ctl11_DEFAULT  0x00000000

/* GPIO_PER :: Diag_align_control2 :: diag_data_ctl10 [23:16] */
#define BCHP_GPIO_PER_Diag_align_control2_diag_data_ctl10_MASK     0x00ff0000
#define BCHP_GPIO_PER_Diag_align_control2_diag_data_ctl10_SHIFT    16
#define BCHP_GPIO_PER_Diag_align_control2_diag_data_ctl10_DEFAULT  0x00000000

/* GPIO_PER :: Diag_align_control2 :: diag_data_ctl9 [15:08] */
#define BCHP_GPIO_PER_Diag_align_control2_diag_data_ctl9_MASK      0x0000ff00
#define BCHP_GPIO_PER_Diag_align_control2_diag_data_ctl9_SHIFT     8
#define BCHP_GPIO_PER_Diag_align_control2_diag_data_ctl9_DEFAULT   0x00000000

/* GPIO_PER :: Diag_align_control2 :: diag_data_ctl8 [07:00] */
#define BCHP_GPIO_PER_Diag_align_control2_diag_data_ctl8_MASK      0x000000ff
#define BCHP_GPIO_PER_Diag_align_control2_diag_data_ctl8_SHIFT     0
#define BCHP_GPIO_PER_Diag_align_control2_diag_data_ctl8_DEFAULT   0x00000000

/***************************************************************************
 *Diag_align_control3 - Diag Align Control3
 ***************************************************************************/
/* GPIO_PER :: Diag_align_control3 :: diag_data_ctl15 [31:24] */
#define BCHP_GPIO_PER_Diag_align_control3_diag_data_ctl15_MASK     0xff000000
#define BCHP_GPIO_PER_Diag_align_control3_diag_data_ctl15_SHIFT    24
#define BCHP_GPIO_PER_Diag_align_control3_diag_data_ctl15_DEFAULT  0x00000000

/* GPIO_PER :: Diag_align_control3 :: diag_data_ctl14 [23:16] */
#define BCHP_GPIO_PER_Diag_align_control3_diag_data_ctl14_MASK     0x00ff0000
#define BCHP_GPIO_PER_Diag_align_control3_diag_data_ctl14_SHIFT    16
#define BCHP_GPIO_PER_Diag_align_control3_diag_data_ctl14_DEFAULT  0x00000000

/* GPIO_PER :: Diag_align_control3 :: diag_data_ctl13 [15:08] */
#define BCHP_GPIO_PER_Diag_align_control3_diag_data_ctl13_MASK     0x0000ff00
#define BCHP_GPIO_PER_Diag_align_control3_diag_data_ctl13_SHIFT    8
#define BCHP_GPIO_PER_Diag_align_control3_diag_data_ctl13_DEFAULT  0x00000000

/* GPIO_PER :: Diag_align_control3 :: diag_data_ctl12 [07:00] */
#define BCHP_GPIO_PER_Diag_align_control3_diag_data_ctl12_MASK     0x000000ff
#define BCHP_GPIO_PER_Diag_align_control3_diag_data_ctl12_SHIFT    0
#define BCHP_GPIO_PER_Diag_align_control3_diag_data_ctl12_DEFAULT  0x00000000

/***************************************************************************
 *Diag_align_control4 - Diag Align Control4
 ***************************************************************************/
/* GPIO_PER :: Diag_align_control4 :: diag_data_ctl19 [31:24] */
#define BCHP_GPIO_PER_Diag_align_control4_diag_data_ctl19_MASK     0xff000000
#define BCHP_GPIO_PER_Diag_align_control4_diag_data_ctl19_SHIFT    24
#define BCHP_GPIO_PER_Diag_align_control4_diag_data_ctl19_DEFAULT  0x00000000

/* GPIO_PER :: Diag_align_control4 :: diag_data_ctl18 [23:16] */
#define BCHP_GPIO_PER_Diag_align_control4_diag_data_ctl18_MASK     0x00ff0000
#define BCHP_GPIO_PER_Diag_align_control4_diag_data_ctl18_SHIFT    16
#define BCHP_GPIO_PER_Diag_align_control4_diag_data_ctl18_DEFAULT  0x00000000

/* GPIO_PER :: Diag_align_control4 :: diag_data_ctl17 [15:08] */
#define BCHP_GPIO_PER_Diag_align_control4_diag_data_ctl17_MASK     0x0000ff00
#define BCHP_GPIO_PER_Diag_align_control4_diag_data_ctl17_SHIFT    8
#define BCHP_GPIO_PER_Diag_align_control4_diag_data_ctl17_DEFAULT  0x00000000

/* GPIO_PER :: Diag_align_control4 :: diag_data_ctl16 [07:00] */
#define BCHP_GPIO_PER_Diag_align_control4_diag_data_ctl16_MASK     0x000000ff
#define BCHP_GPIO_PER_Diag_align_control4_diag_data_ctl16_SHIFT    0
#define BCHP_GPIO_PER_Diag_align_control4_diag_data_ctl16_DEFAULT  0x00000000

/***************************************************************************
 *Diag_align_control5 - Diag Align Control5
 ***************************************************************************/
/* GPIO_PER :: Diag_align_control5 :: diag_data_ctl23 [31:24] */
#define BCHP_GPIO_PER_Diag_align_control5_diag_data_ctl23_MASK     0xff000000
#define BCHP_GPIO_PER_Diag_align_control5_diag_data_ctl23_SHIFT    24
#define BCHP_GPIO_PER_Diag_align_control5_diag_data_ctl23_DEFAULT  0x00000000

/* GPIO_PER :: Diag_align_control5 :: diag_data_ctl22 [23:16] */
#define BCHP_GPIO_PER_Diag_align_control5_diag_data_ctl22_MASK     0x00ff0000
#define BCHP_GPIO_PER_Diag_align_control5_diag_data_ctl22_SHIFT    16
#define BCHP_GPIO_PER_Diag_align_control5_diag_data_ctl22_DEFAULT  0x00000000

/* GPIO_PER :: Diag_align_control5 :: diag_data_ctl21 [15:08] */
#define BCHP_GPIO_PER_Diag_align_control5_diag_data_ctl21_MASK     0x0000ff00
#define BCHP_GPIO_PER_Diag_align_control5_diag_data_ctl21_SHIFT    8
#define BCHP_GPIO_PER_Diag_align_control5_diag_data_ctl21_DEFAULT  0x00000000

/* GPIO_PER :: Diag_align_control5 :: diag_data_ctl20 [07:00] */
#define BCHP_GPIO_PER_Diag_align_control5_diag_data_ctl20_MASK     0x000000ff
#define BCHP_GPIO_PER_Diag_align_control5_diag_data_ctl20_SHIFT    0
#define BCHP_GPIO_PER_Diag_align_control5_diag_data_ctl20_DEFAULT  0x00000000

/***************************************************************************
 *Diag_align_control6 - Diag Align Control6
 ***************************************************************************/
/* GPIO_PER :: Diag_align_control6 :: diag_data_ctl27 [31:24] */
#define BCHP_GPIO_PER_Diag_align_control6_diag_data_ctl27_MASK     0xff000000
#define BCHP_GPIO_PER_Diag_align_control6_diag_data_ctl27_SHIFT    24
#define BCHP_GPIO_PER_Diag_align_control6_diag_data_ctl27_DEFAULT  0x00000000

/* GPIO_PER :: Diag_align_control6 :: diag_data_ctl26 [23:16] */
#define BCHP_GPIO_PER_Diag_align_control6_diag_data_ctl26_MASK     0x00ff0000
#define BCHP_GPIO_PER_Diag_align_control6_diag_data_ctl26_SHIFT    16
#define BCHP_GPIO_PER_Diag_align_control6_diag_data_ctl26_DEFAULT  0x00000000

/* GPIO_PER :: Diag_align_control6 :: diag_data_ctl25 [15:08] */
#define BCHP_GPIO_PER_Diag_align_control6_diag_data_ctl25_MASK     0x0000ff00
#define BCHP_GPIO_PER_Diag_align_control6_diag_data_ctl25_SHIFT    8
#define BCHP_GPIO_PER_Diag_align_control6_diag_data_ctl25_DEFAULT  0x00000000

/* GPIO_PER :: Diag_align_control6 :: diag_data_ctl24 [07:00] */
#define BCHP_GPIO_PER_Diag_align_control6_diag_data_ctl24_MASK     0x000000ff
#define BCHP_GPIO_PER_Diag_align_control6_diag_data_ctl24_SHIFT    0
#define BCHP_GPIO_PER_Diag_align_control6_diag_data_ctl24_DEFAULT  0x00000000

/***************************************************************************
 *Diag_align_control7 - Diag Align Control7
 ***************************************************************************/
/* GPIO_PER :: Diag_align_control7 :: diag_data_ctl31 [31:24] */
#define BCHP_GPIO_PER_Diag_align_control7_diag_data_ctl31_MASK     0xff000000
#define BCHP_GPIO_PER_Diag_align_control7_diag_data_ctl31_SHIFT    24
#define BCHP_GPIO_PER_Diag_align_control7_diag_data_ctl31_DEFAULT  0x00000000

/* GPIO_PER :: Diag_align_control7 :: diag_data_ctl30 [23:16] */
#define BCHP_GPIO_PER_Diag_align_control7_diag_data_ctl30_MASK     0x00ff0000
#define BCHP_GPIO_PER_Diag_align_control7_diag_data_ctl30_SHIFT    16
#define BCHP_GPIO_PER_Diag_align_control7_diag_data_ctl30_DEFAULT  0x00000000

/* GPIO_PER :: Diag_align_control7 :: diag_data_ctl29 [15:08] */
#define BCHP_GPIO_PER_Diag_align_control7_diag_data_ctl29_MASK     0x0000ff00
#define BCHP_GPIO_PER_Diag_align_control7_diag_data_ctl29_SHIFT    8
#define BCHP_GPIO_PER_Diag_align_control7_diag_data_ctl29_DEFAULT  0x00000000

/* GPIO_PER :: Diag_align_control7 :: diag_data_ctl28 [07:00] */
#define BCHP_GPIO_PER_Diag_align_control7_diag_data_ctl28_MASK     0x000000ff
#define BCHP_GPIO_PER_Diag_align_control7_diag_data_ctl28_SHIFT    0
#define BCHP_GPIO_PER_Diag_align_control7_diag_data_ctl28_DEFAULT  0x00000000

/***************************************************************************
 *Diag_align_control8 - Diag Align Control8
 ***************************************************************************/
/* GPIO_PER :: Diag_align_control8 :: diag_ctl_data_ctl1 [31:24] */
#define BCHP_GPIO_PER_Diag_align_control8_diag_ctl_data_ctl1_MASK  0xff000000
#define BCHP_GPIO_PER_Diag_align_control8_diag_ctl_data_ctl1_SHIFT 24
#define BCHP_GPIO_PER_Diag_align_control8_diag_ctl_data_ctl1_DEFAULT 0x00000000

/* GPIO_PER :: Diag_align_control8 :: diag_ctl_data_ctl0 [23:16] */
#define BCHP_GPIO_PER_Diag_align_control8_diag_ctl_data_ctl0_MASK  0x00ff0000
#define BCHP_GPIO_PER_Diag_align_control8_diag_ctl_data_ctl0_SHIFT 16
#define BCHP_GPIO_PER_Diag_align_control8_diag_ctl_data_ctl0_DEFAULT 0x00000000

/* GPIO_PER :: Diag_align_control8 :: diag_clk_ctl1 [15:08] */
#define BCHP_GPIO_PER_Diag_align_control8_diag_clk_ctl1_MASK       0x0000ff00
#define BCHP_GPIO_PER_Diag_align_control8_diag_clk_ctl1_SHIFT      8
#define BCHP_GPIO_PER_Diag_align_control8_diag_clk_ctl1_DEFAULT    0x00000000

/* GPIO_PER :: Diag_align_control8 :: diag_clk_ctl0 [07:00] */
#define BCHP_GPIO_PER_Diag_align_control8_diag_clk_ctl0_MASK       0x000000ff
#define BCHP_GPIO_PER_Diag_align_control8_diag_clk_ctl0_SHIFT      0
#define BCHP_GPIO_PER_Diag_align_control8_diag_clk_ctl0_DEFAULT    0x00000000

/***************************************************************************
 *Diag_align_control9 - Diag Align Control9
 ***************************************************************************/
/* GPIO_PER :: Diag_align_control9 :: diag_ctl_data_ctl6 [31:24] */
#define BCHP_GPIO_PER_Diag_align_control9_diag_ctl_data_ctl6_MASK  0xff000000
#define BCHP_GPIO_PER_Diag_align_control9_diag_ctl_data_ctl6_SHIFT 24
#define BCHP_GPIO_PER_Diag_align_control9_diag_ctl_data_ctl6_DEFAULT 0x00000000

/* GPIO_PER :: Diag_align_control9 :: diag_ctl_data_ctl5 [23:16] */
#define BCHP_GPIO_PER_Diag_align_control9_diag_ctl_data_ctl5_MASK  0x00ff0000
#define BCHP_GPIO_PER_Diag_align_control9_diag_ctl_data_ctl5_SHIFT 16
#define BCHP_GPIO_PER_Diag_align_control9_diag_ctl_data_ctl5_DEFAULT 0x00000000

/* GPIO_PER :: Diag_align_control9 :: diag_ctl_data_ctl4 [15:08] */
#define BCHP_GPIO_PER_Diag_align_control9_diag_ctl_data_ctl4_MASK  0x0000ff00
#define BCHP_GPIO_PER_Diag_align_control9_diag_ctl_data_ctl4_SHIFT 8
#define BCHP_GPIO_PER_Diag_align_control9_diag_ctl_data_ctl4_DEFAULT 0x00000000

/* GPIO_PER :: Diag_align_control9 :: diag_ctl_data_ctl3 [07:00] */
#define BCHP_GPIO_PER_Diag_align_control9_diag_ctl_data_ctl3_MASK  0x000000ff
#define BCHP_GPIO_PER_Diag_align_control9_diag_ctl_data_ctl3_SHIFT 0
#define BCHP_GPIO_PER_Diag_align_control9_diag_ctl_data_ctl3_DEFAULT 0x00000000

/***************************************************************************
 *Diag_out_data_control - Diag Out Data Control
 ***************************************************************************/
/* GPIO_PER :: Diag_out_data_control :: reserved0 [31:04] */
#define BCHP_GPIO_PER_Diag_out_data_control_reserved0_MASK         0xfffffff0
#define BCHP_GPIO_PER_Diag_out_data_control_reserved0_SHIFT        4

/* GPIO_PER :: Diag_out_data_control :: diag_out_data_sel [03:02] */
#define BCHP_GPIO_PER_Diag_out_data_control_diag_out_data_sel_MASK 0x0000000c
#define BCHP_GPIO_PER_Diag_out_data_control_diag_out_data_sel_SHIFT 2
#define BCHP_GPIO_PER_Diag_out_data_control_diag_out_data_sel_DEFAULT 0x00000000

/* GPIO_PER :: Diag_out_data_control :: diag_data_in_sel [01:01] */
#define BCHP_GPIO_PER_Diag_out_data_control_diag_data_in_sel_MASK  0x00000002
#define BCHP_GPIO_PER_Diag_out_data_control_diag_data_in_sel_SHIFT 1
#define BCHP_GPIO_PER_Diag_out_data_control_diag_data_in_sel_DEFAULT 0x00000000

/* GPIO_PER :: Diag_out_data_control :: diag_data_16to32_en [00:00] */
#define BCHP_GPIO_PER_Diag_out_data_control_diag_data_16to32_en_MASK 0x00000001
#define BCHP_GPIO_PER_Diag_out_data_control_diag_data_16to32_en_SHIFT 0
#define BCHP_GPIO_PER_Diag_out_data_control_diag_data_16to32_en_DEFAULT 0x00000000

/***************************************************************************
 *Diag_misc_control0 - Diag Misc Control0
 ***************************************************************************/
/* GPIO_PER :: Diag_misc_control0 :: reserved0 [31:06] */
#define BCHP_GPIO_PER_Diag_misc_control0_reserved0_MASK            0xffffffc0
#define BCHP_GPIO_PER_Diag_misc_control0_reserved0_SHIFT           6

/* GPIO_PER :: Diag_misc_control0 :: diag_clk_delay_ctl [05:04] */
#define BCHP_GPIO_PER_Diag_misc_control0_diag_clk_delay_ctl_MASK   0x00000030
#define BCHP_GPIO_PER_Diag_misc_control0_diag_clk_delay_ctl_SHIFT  4
#define BCHP_GPIO_PER_Diag_misc_control0_diag_clk_delay_ctl_DEFAULT 0x00000000

/* GPIO_PER :: Diag_misc_control0 :: reserved1 [03:01] */
#define BCHP_GPIO_PER_Diag_misc_control0_reserved1_MASK            0x0000000e
#define BCHP_GPIO_PER_Diag_misc_control0_reserved1_SHIFT           1

/* GPIO_PER :: Diag_misc_control0 :: diag_data_out_resync [00:00] */
#define BCHP_GPIO_PER_Diag_misc_control0_diag_data_out_resync_MASK 0x00000001
#define BCHP_GPIO_PER_Diag_misc_control0_diag_data_out_resync_SHIFT 0
#define BCHP_GPIO_PER_Diag_misc_control0_diag_data_out_resync_DEFAULT 0x00000000

/***************************************************************************
 *Diag_misc_control1 - Diag Misc Control1
 ***************************************************************************/
/* GPIO_PER :: Diag_misc_control1 :: reserved0 [31:06] */
#define BCHP_GPIO_PER_Diag_misc_control1_reserved0_MASK            0xffffffc0
#define BCHP_GPIO_PER_Diag_misc_control1_reserved0_SHIFT           6

/* GPIO_PER :: Diag_misc_control1 :: diag_clk_delay_ctl [05:04] */
#define BCHP_GPIO_PER_Diag_misc_control1_diag_clk_delay_ctl_MASK   0x00000030
#define BCHP_GPIO_PER_Diag_misc_control1_diag_clk_delay_ctl_SHIFT  4
#define BCHP_GPIO_PER_Diag_misc_control1_diag_clk_delay_ctl_DEFAULT 0x00000000

/* GPIO_PER :: Diag_misc_control1 :: reserved1 [03:01] */
#define BCHP_GPIO_PER_Diag_misc_control1_reserved1_MASK            0x0000000e
#define BCHP_GPIO_PER_Diag_misc_control1_reserved1_SHIFT           1

/* GPIO_PER :: Diag_misc_control1 :: diag_data_out_resync [00:00] */
#define BCHP_GPIO_PER_Diag_misc_control1_diag_data_out_resync_MASK 0x00000001
#define BCHP_GPIO_PER_Diag_misc_control1_diag_data_out_resync_SHIFT 0
#define BCHP_GPIO_PER_Diag_misc_control1_diag_data_out_resync_DEFAULT 0x00000000

/***************************************************************************
 *Diag_misc_control2 - Diag Misc Control2
 ***************************************************************************/
/* GPIO_PER :: Diag_misc_control2 :: reserved0 [31:06] */
#define BCHP_GPIO_PER_Diag_misc_control2_reserved0_MASK            0xffffffc0
#define BCHP_GPIO_PER_Diag_misc_control2_reserved0_SHIFT           6

/* GPIO_PER :: Diag_misc_control2 :: diag_clk_delay_ctl [05:04] */
#define BCHP_GPIO_PER_Diag_misc_control2_diag_clk_delay_ctl_MASK   0x00000030
#define BCHP_GPIO_PER_Diag_misc_control2_diag_clk_delay_ctl_SHIFT  4
#define BCHP_GPIO_PER_Diag_misc_control2_diag_clk_delay_ctl_DEFAULT 0x00000000

/* GPIO_PER :: Diag_misc_control2 :: reserved1 [03:01] */
#define BCHP_GPIO_PER_Diag_misc_control2_reserved1_MASK            0x0000000e
#define BCHP_GPIO_PER_Diag_misc_control2_reserved1_SHIFT           1

/* GPIO_PER :: Diag_misc_control2 :: diag_data_out_resync [00:00] */
#define BCHP_GPIO_PER_Diag_misc_control2_diag_data_out_resync_MASK 0x00000001
#define BCHP_GPIO_PER_Diag_misc_control2_diag_data_out_resync_SHIFT 0
#define BCHP_GPIO_PER_Diag_misc_control2_diag_data_out_resync_DEFAULT 0x00000000

/***************************************************************************
 *Diag_misc_control3 - Diag Misc Control3
 ***************************************************************************/
/* GPIO_PER :: Diag_misc_control3 :: reserved0 [31:06] */
#define BCHP_GPIO_PER_Diag_misc_control3_reserved0_MASK            0xffffffc0
#define BCHP_GPIO_PER_Diag_misc_control3_reserved0_SHIFT           6

/* GPIO_PER :: Diag_misc_control3 :: diag_clk_delay_ctl [05:04] */
#define BCHP_GPIO_PER_Diag_misc_control3_diag_clk_delay_ctl_MASK   0x00000030
#define BCHP_GPIO_PER_Diag_misc_control3_diag_clk_delay_ctl_SHIFT  4
#define BCHP_GPIO_PER_Diag_misc_control3_diag_clk_delay_ctl_DEFAULT 0x00000000

/* GPIO_PER :: Diag_misc_control3 :: reserved1 [03:01] */
#define BCHP_GPIO_PER_Diag_misc_control3_reserved1_MASK            0x0000000e
#define BCHP_GPIO_PER_Diag_misc_control3_reserved1_SHIFT           1

/* GPIO_PER :: Diag_misc_control3 :: diag_data_out_resync [00:00] */
#define BCHP_GPIO_PER_Diag_misc_control3_diag_data_out_resync_MASK 0x00000001
#define BCHP_GPIO_PER_Diag_misc_control3_diag_data_out_resync_SHIFT 0
#define BCHP_GPIO_PER_Diag_misc_control3_diag_data_out_resync_DEFAULT 0x00000000

/***************************************************************************
 *Diag_misc_control4 - Diag Misc Control4
 ***************************************************************************/
/* GPIO_PER :: Diag_misc_control4 :: reserved0 [31:06] */
#define BCHP_GPIO_PER_Diag_misc_control4_reserved0_MASK            0xffffffc0
#define BCHP_GPIO_PER_Diag_misc_control4_reserved0_SHIFT           6

/* GPIO_PER :: Diag_misc_control4 :: diag_clk_delay_ctl [05:04] */
#define BCHP_GPIO_PER_Diag_misc_control4_diag_clk_delay_ctl_MASK   0x00000030
#define BCHP_GPIO_PER_Diag_misc_control4_diag_clk_delay_ctl_SHIFT  4
#define BCHP_GPIO_PER_Diag_misc_control4_diag_clk_delay_ctl_DEFAULT 0x00000000

/* GPIO_PER :: Diag_misc_control4 :: reserved1 [03:01] */
#define BCHP_GPIO_PER_Diag_misc_control4_reserved1_MASK            0x0000000e
#define BCHP_GPIO_PER_Diag_misc_control4_reserved1_SHIFT           1

/* GPIO_PER :: Diag_misc_control4 :: diag_data_out_resync [00:00] */
#define BCHP_GPIO_PER_Diag_misc_control4_diag_data_out_resync_MASK 0x00000001
#define BCHP_GPIO_PER_Diag_misc_control4_diag_data_out_resync_SHIFT 0
#define BCHP_GPIO_PER_Diag_misc_control4_diag_data_out_resync_DEFAULT 0x00000000

/***************************************************************************
 *Diag_misc_control5 - Diag Misc Control5
 ***************************************************************************/
/* GPIO_PER :: Diag_misc_control5 :: reserved0 [31:06] */
#define BCHP_GPIO_PER_Diag_misc_control5_reserved0_MASK            0xffffffc0
#define BCHP_GPIO_PER_Diag_misc_control5_reserved0_SHIFT           6

/* GPIO_PER :: Diag_misc_control5 :: diag_clk_delay_ctl [05:04] */
#define BCHP_GPIO_PER_Diag_misc_control5_diag_clk_delay_ctl_MASK   0x00000030
#define BCHP_GPIO_PER_Diag_misc_control5_diag_clk_delay_ctl_SHIFT  4
#define BCHP_GPIO_PER_Diag_misc_control5_diag_clk_delay_ctl_DEFAULT 0x00000000

/* GPIO_PER :: Diag_misc_control5 :: reserved1 [03:01] */
#define BCHP_GPIO_PER_Diag_misc_control5_reserved1_MASK            0x0000000e
#define BCHP_GPIO_PER_Diag_misc_control5_reserved1_SHIFT           1

/* GPIO_PER :: Diag_misc_control5 :: diag_data_out_resync [00:00] */
#define BCHP_GPIO_PER_Diag_misc_control5_diag_data_out_resync_MASK 0x00000001
#define BCHP_GPIO_PER_Diag_misc_control5_diag_data_out_resync_SHIFT 0
#define BCHP_GPIO_PER_Diag_misc_control5_diag_data_out_resync_DEFAULT 0x00000000

/***************************************************************************
 *Diag_misc_control6 - Diag Misc Control6
 ***************************************************************************/
/* GPIO_PER :: Diag_misc_control6 :: reserved0 [31:06] */
#define BCHP_GPIO_PER_Diag_misc_control6_reserved0_MASK            0xffffffc0
#define BCHP_GPIO_PER_Diag_misc_control6_reserved0_SHIFT           6

/* GPIO_PER :: Diag_misc_control6 :: diag_clk_delay_ctl [05:04] */
#define BCHP_GPIO_PER_Diag_misc_control6_diag_clk_delay_ctl_MASK   0x00000030
#define BCHP_GPIO_PER_Diag_misc_control6_diag_clk_delay_ctl_SHIFT  4
#define BCHP_GPIO_PER_Diag_misc_control6_diag_clk_delay_ctl_DEFAULT 0x00000000

/* GPIO_PER :: Diag_misc_control6 :: reserved1 [03:01] */
#define BCHP_GPIO_PER_Diag_misc_control6_reserved1_MASK            0x0000000e
#define BCHP_GPIO_PER_Diag_misc_control6_reserved1_SHIFT           1

/* GPIO_PER :: Diag_misc_control6 :: diag_data_out_resync [00:00] */
#define BCHP_GPIO_PER_Diag_misc_control6_diag_data_out_resync_MASK 0x00000001
#define BCHP_GPIO_PER_Diag_misc_control6_diag_data_out_resync_SHIFT 0
#define BCHP_GPIO_PER_Diag_misc_control6_diag_data_out_resync_DEFAULT 0x00000000

/***************************************************************************
 *Diag_misc_control7 - Diag Misc Control7
 ***************************************************************************/
/* GPIO_PER :: Diag_misc_control7 :: reserved0 [31:06] */
#define BCHP_GPIO_PER_Diag_misc_control7_reserved0_MASK            0xffffffc0
#define BCHP_GPIO_PER_Diag_misc_control7_reserved0_SHIFT           6

/* GPIO_PER :: Diag_misc_control7 :: diag_clk_delay_ctl [05:04] */
#define BCHP_GPIO_PER_Diag_misc_control7_diag_clk_delay_ctl_MASK   0x00000030
#define BCHP_GPIO_PER_Diag_misc_control7_diag_clk_delay_ctl_SHIFT  4
#define BCHP_GPIO_PER_Diag_misc_control7_diag_clk_delay_ctl_DEFAULT 0x00000000

/* GPIO_PER :: Diag_misc_control7 :: reserved1 [03:01] */
#define BCHP_GPIO_PER_Diag_misc_control7_reserved1_MASK            0x0000000e
#define BCHP_GPIO_PER_Diag_misc_control7_reserved1_SHIFT           1

/* GPIO_PER :: Diag_misc_control7 :: diag_data_out_resync [00:00] */
#define BCHP_GPIO_PER_Diag_misc_control7_diag_data_out_resync_MASK 0x00000001
#define BCHP_GPIO_PER_Diag_misc_control7_diag_data_out_resync_SHIFT 0
#define BCHP_GPIO_PER_Diag_misc_control7_diag_data_out_resync_DEFAULT 0x00000000

/***************************************************************************
 *Diag_misc_control8 - Diag Misc Control8
 ***************************************************************************/
/* GPIO_PER :: Diag_misc_control8 :: reserved0 [31:06] */
#define BCHP_GPIO_PER_Diag_misc_control8_reserved0_MASK            0xffffffc0
#define BCHP_GPIO_PER_Diag_misc_control8_reserved0_SHIFT           6

/* GPIO_PER :: Diag_misc_control8 :: diag_clk_delay_ctl [05:04] */
#define BCHP_GPIO_PER_Diag_misc_control8_diag_clk_delay_ctl_MASK   0x00000030
#define BCHP_GPIO_PER_Diag_misc_control8_diag_clk_delay_ctl_SHIFT  4
#define BCHP_GPIO_PER_Diag_misc_control8_diag_clk_delay_ctl_DEFAULT 0x00000000

/* GPIO_PER :: Diag_misc_control8 :: reserved1 [03:01] */
#define BCHP_GPIO_PER_Diag_misc_control8_reserved1_MASK            0x0000000e
#define BCHP_GPIO_PER_Diag_misc_control8_reserved1_SHIFT           1

/* GPIO_PER :: Diag_misc_control8 :: diag_data_out_resync [00:00] */
#define BCHP_GPIO_PER_Diag_misc_control8_diag_data_out_resync_MASK 0x00000001
#define BCHP_GPIO_PER_Diag_misc_control8_diag_data_out_resync_SHIFT 0
#define BCHP_GPIO_PER_Diag_misc_control8_diag_data_out_resync_DEFAULT 0x00000000

/***************************************************************************
 *Diag_misc_control9 - Diag Misc Control9
 ***************************************************************************/
/* GPIO_PER :: Diag_misc_control9 :: reserved0 [31:06] */
#define BCHP_GPIO_PER_Diag_misc_control9_reserved0_MASK            0xffffffc0
#define BCHP_GPIO_PER_Diag_misc_control9_reserved0_SHIFT           6

/* GPIO_PER :: Diag_misc_control9 :: diag_clk_delay_ctl [05:04] */
#define BCHP_GPIO_PER_Diag_misc_control9_diag_clk_delay_ctl_MASK   0x00000030
#define BCHP_GPIO_PER_Diag_misc_control9_diag_clk_delay_ctl_SHIFT  4
#define BCHP_GPIO_PER_Diag_misc_control9_diag_clk_delay_ctl_DEFAULT 0x00000000

/* GPIO_PER :: Diag_misc_control9 :: reserved1 [03:01] */
#define BCHP_GPIO_PER_Diag_misc_control9_reserved1_MASK            0x0000000e
#define BCHP_GPIO_PER_Diag_misc_control9_reserved1_SHIFT           1

/* GPIO_PER :: Diag_misc_control9 :: diag_data_out_resync [00:00] */
#define BCHP_GPIO_PER_Diag_misc_control9_diag_data_out_resync_MASK 0x00000001
#define BCHP_GPIO_PER_Diag_misc_control9_diag_data_out_resync_SHIFT 0
#define BCHP_GPIO_PER_Diag_misc_control9_diag_data_out_resync_DEFAULT 0x00000000

/***************************************************************************
 *Diag_misc_control10 - Diag Misc Control10
 ***************************************************************************/
/* GPIO_PER :: Diag_misc_control10 :: reserved0 [31:06] */
#define BCHP_GPIO_PER_Diag_misc_control10_reserved0_MASK           0xffffffc0
#define BCHP_GPIO_PER_Diag_misc_control10_reserved0_SHIFT          6

/* GPIO_PER :: Diag_misc_control10 :: diag_clk_delay_ctl [05:04] */
#define BCHP_GPIO_PER_Diag_misc_control10_diag_clk_delay_ctl_MASK  0x00000030
#define BCHP_GPIO_PER_Diag_misc_control10_diag_clk_delay_ctl_SHIFT 4
#define BCHP_GPIO_PER_Diag_misc_control10_diag_clk_delay_ctl_DEFAULT 0x00000000

/* GPIO_PER :: Diag_misc_control10 :: reserved1 [03:01] */
#define BCHP_GPIO_PER_Diag_misc_control10_reserved1_MASK           0x0000000e
#define BCHP_GPIO_PER_Diag_misc_control10_reserved1_SHIFT          1

/* GPIO_PER :: Diag_misc_control10 :: diag_data_out_resync [00:00] */
#define BCHP_GPIO_PER_Diag_misc_control10_diag_data_out_resync_MASK 0x00000001
#define BCHP_GPIO_PER_Diag_misc_control10_diag_data_out_resync_SHIFT 0
#define BCHP_GPIO_PER_Diag_misc_control10_diag_data_out_resync_DEFAULT 0x00000000

/***************************************************************************
 *Diag_misc_control11 - Diag Misc Control11
 ***************************************************************************/
/* GPIO_PER :: Diag_misc_control11 :: reserved0 [31:06] */
#define BCHP_GPIO_PER_Diag_misc_control11_reserved0_MASK           0xffffffc0
#define BCHP_GPIO_PER_Diag_misc_control11_reserved0_SHIFT          6

/* GPIO_PER :: Diag_misc_control11 :: diag_clk_delay_ctl [05:04] */
#define BCHP_GPIO_PER_Diag_misc_control11_diag_clk_delay_ctl_MASK  0x00000030
#define BCHP_GPIO_PER_Diag_misc_control11_diag_clk_delay_ctl_SHIFT 4
#define BCHP_GPIO_PER_Diag_misc_control11_diag_clk_delay_ctl_DEFAULT 0x00000000

/* GPIO_PER :: Diag_misc_control11 :: reserved1 [03:01] */
#define BCHP_GPIO_PER_Diag_misc_control11_reserved1_MASK           0x0000000e
#define BCHP_GPIO_PER_Diag_misc_control11_reserved1_SHIFT          1

/* GPIO_PER :: Diag_misc_control11 :: diag_data_out_resync [00:00] */
#define BCHP_GPIO_PER_Diag_misc_control11_diag_data_out_resync_MASK 0x00000001
#define BCHP_GPIO_PER_Diag_misc_control11_diag_data_out_resync_SHIFT 0
#define BCHP_GPIO_PER_Diag_misc_control11_diag_data_out_resync_DEFAULT 0x00000000

/***************************************************************************
 *Diag_misc_control12 - Diag Misc Control12
 ***************************************************************************/
/* GPIO_PER :: Diag_misc_control12 :: reserved0 [31:06] */
#define BCHP_GPIO_PER_Diag_misc_control12_reserved0_MASK           0xffffffc0
#define BCHP_GPIO_PER_Diag_misc_control12_reserved0_SHIFT          6

/* GPIO_PER :: Diag_misc_control12 :: diag_clk_delay_ctl [05:04] */
#define BCHP_GPIO_PER_Diag_misc_control12_diag_clk_delay_ctl_MASK  0x00000030
#define BCHP_GPIO_PER_Diag_misc_control12_diag_clk_delay_ctl_SHIFT 4
#define BCHP_GPIO_PER_Diag_misc_control12_diag_clk_delay_ctl_DEFAULT 0x00000000

/* GPIO_PER :: Diag_misc_control12 :: reserved1 [03:01] */
#define BCHP_GPIO_PER_Diag_misc_control12_reserved1_MASK           0x0000000e
#define BCHP_GPIO_PER_Diag_misc_control12_reserved1_SHIFT          1

/* GPIO_PER :: Diag_misc_control12 :: diag_data_out_resync [00:00] */
#define BCHP_GPIO_PER_Diag_misc_control12_diag_data_out_resync_MASK 0x00000001
#define BCHP_GPIO_PER_Diag_misc_control12_diag_data_out_resync_SHIFT 0
#define BCHP_GPIO_PER_Diag_misc_control12_diag_data_out_resync_DEFAULT 0x00000000

/***************************************************************************
 *Diag_misc_control13 - Diag Misc Control13
 ***************************************************************************/
/* GPIO_PER :: Diag_misc_control13 :: reserved0 [31:06] */
#define BCHP_GPIO_PER_Diag_misc_control13_reserved0_MASK           0xffffffc0
#define BCHP_GPIO_PER_Diag_misc_control13_reserved0_SHIFT          6

/* GPIO_PER :: Diag_misc_control13 :: diag_clk_delay_ctl [05:04] */
#define BCHP_GPIO_PER_Diag_misc_control13_diag_clk_delay_ctl_MASK  0x00000030
#define BCHP_GPIO_PER_Diag_misc_control13_diag_clk_delay_ctl_SHIFT 4
#define BCHP_GPIO_PER_Diag_misc_control13_diag_clk_delay_ctl_DEFAULT 0x00000000

/* GPIO_PER :: Diag_misc_control13 :: reserved1 [03:01] */
#define BCHP_GPIO_PER_Diag_misc_control13_reserved1_MASK           0x0000000e
#define BCHP_GPIO_PER_Diag_misc_control13_reserved1_SHIFT          1

/* GPIO_PER :: Diag_misc_control13 :: diag_data_out_resync [00:00] */
#define BCHP_GPIO_PER_Diag_misc_control13_diag_data_out_resync_MASK 0x00000001
#define BCHP_GPIO_PER_Diag_misc_control13_diag_data_out_resync_SHIFT 0
#define BCHP_GPIO_PER_Diag_misc_control13_diag_data_out_resync_DEFAULT 0x00000000

/***************************************************************************
 *Diag_misc_control14 - Diag Misc Control14
 ***************************************************************************/
/* GPIO_PER :: Diag_misc_control14 :: reserved0 [31:06] */
#define BCHP_GPIO_PER_Diag_misc_control14_reserved0_MASK           0xffffffc0
#define BCHP_GPIO_PER_Diag_misc_control14_reserved0_SHIFT          6

/* GPIO_PER :: Diag_misc_control14 :: diag_clk_delay_ctl [05:04] */
#define BCHP_GPIO_PER_Diag_misc_control14_diag_clk_delay_ctl_MASK  0x00000030
#define BCHP_GPIO_PER_Diag_misc_control14_diag_clk_delay_ctl_SHIFT 4
#define BCHP_GPIO_PER_Diag_misc_control14_diag_clk_delay_ctl_DEFAULT 0x00000000

/* GPIO_PER :: Diag_misc_control14 :: reserved1 [03:01] */
#define BCHP_GPIO_PER_Diag_misc_control14_reserved1_MASK           0x0000000e
#define BCHP_GPIO_PER_Diag_misc_control14_reserved1_SHIFT          1

/* GPIO_PER :: Diag_misc_control14 :: diag_data_out_resync [00:00] */
#define BCHP_GPIO_PER_Diag_misc_control14_diag_data_out_resync_MASK 0x00000001
#define BCHP_GPIO_PER_Diag_misc_control14_diag_data_out_resync_SHIFT 0
#define BCHP_GPIO_PER_Diag_misc_control14_diag_data_out_resync_DEFAULT 0x00000000

/***************************************************************************
 *IRQOutMask1 - Interrupt Out Mask Register1
 ***************************************************************************/
/* GPIO_PER :: IRQOutMask1 :: reserved0 [31:27] */
#define BCHP_GPIO_PER_IRQOutMask1_reserved0_MASK                   0xf8000000
#define BCHP_GPIO_PER_IRQOutMask1_reserved0_SHIFT                  27

/* GPIO_PER :: IRQOutMask1 :: PCIE_EP1_IRQ_MASK10 [26:26] */
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK10_MASK         0x04000000
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK10_SHIFT        26
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK10_DEFAULT      0x00000000

/* GPIO_PER :: IRQOutMask1 :: PCIE_EP1_IRQ_MASK9 [25:25] */
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK9_MASK          0x02000000
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK9_SHIFT         25
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK9_DEFAULT       0x00000000

/* GPIO_PER :: IRQOutMask1 :: PCIE_EP1_IRQ_MASK8 [24:24] */
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK8_MASK          0x01000000
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK8_SHIFT         24
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK8_DEFAULT       0x00000000

/* GPIO_PER :: IRQOutMask1 :: PCIE_EP1_IRQ_MASK7 [23:23] */
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK7_MASK          0x00800000
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK7_SHIFT         23
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK7_DEFAULT       0x00000000

/* GPIO_PER :: IRQOutMask1 :: PCIE_EP1_IRQ_MASK6 [22:22] */
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK6_MASK          0x00400000
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK6_SHIFT         22
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK6_DEFAULT       0x00000000

/* GPIO_PER :: IRQOutMask1 :: PCIE_EP1_IRQ_MASK5 [21:21] */
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK5_MASK          0x00200000
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK5_SHIFT         21
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK5_DEFAULT       0x00000000

/* GPIO_PER :: IRQOutMask1 :: PCIE_EP1_IRQ_MASK4 [20:20] */
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK4_MASK          0x00100000
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK4_SHIFT         20
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK4_DEFAULT       0x00000000

/* GPIO_PER :: IRQOutMask1 :: PCIE_EP1_IRQ_MASK3 [19:19] */
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK3_MASK          0x00080000
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK3_SHIFT         19
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK3_DEFAULT       0x00000000

/* GPIO_PER :: IRQOutMask1 :: PCIE_EP1_IRQ_MASK2 [18:18] */
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK2_MASK          0x00040000
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK2_SHIFT         18
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK2_DEFAULT       0x00000000

/* GPIO_PER :: IRQOutMask1 :: PCIE_EP1_IRQ_MASK1 [17:17] */
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK1_MASK          0x00020000
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK1_SHIFT         17
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK1_DEFAULT       0x00000000

/* GPIO_PER :: IRQOutMask1 :: PCIE_EP1_IRQ_MASK0 [16:16] */
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK0_MASK          0x00010000
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK0_SHIFT         16
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP1_IRQ_MASK0_DEFAULT       0x00000000

/* GPIO_PER :: IRQOutMask1 :: reserved1 [15:15] */
#define BCHP_GPIO_PER_IRQOutMask1_reserved1_MASK                   0x00008000
#define BCHP_GPIO_PER_IRQOutMask1_reserved1_SHIFT                  15

/* GPIO_PER :: IRQOutMask1 :: PCIE_EP0_IRQ_MASK10 [14:14] */
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP0_IRQ_MASK10_MASK         0x00004000
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP0_IRQ_MASK10_SHIFT        14
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP0_IRQ_MASK10_DEFAULT      0x00000000

/* GPIO_PER :: IRQOutMask1 :: PCIE_EP0_IRQ_MASK9 [13:13] */
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP0_IRQ_MASK9_MASK          0x00002000
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP0_IRQ_MASK9_SHIFT         13
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP0_IRQ_MASK9_DEFAULT       0x00000000

/* GPIO_PER :: IRQOutMask1 :: PCIE_EP0_IRQ_MASK8 [12:12] */
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP0_IRQ_MASK8_MASK          0x00001000
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP0_IRQ_MASK8_SHIFT         12
#define BCHP_GPIO_PER_IRQOutMask1_PCIE_EP0_IRQ_MASK8_DEFAULT       0x00000000

/* GPIO_PER :: IRQOutMask1 :: reserved2 [11:11] */
#define BCHP_GPIO_PER_IRQOutMask1_reserved2_MASK                   0x00000800
#define BCHP_GPIO_PER_IRQOutMask1_reserved2_SHIFT                  11

/* GPIO_PER :: IRQOutMask1 :: UBUSCAPTURE_IRQ_MASK10 [10:10] */
#define BCHP_GPIO_PER_IRQOutMask1_UBUSCAPTURE_IRQ_MASK10_MASK      0x00000400
#define BCHP_GPIO_PER_IRQOutMask1_UBUSCAPTURE_IRQ_MASK10_SHIFT     10
#define BCHP_GPIO_PER_IRQOutMask1_UBUSCAPTURE_IRQ_MASK10_DEFAULT   0x00000000

/* GPIO_PER :: IRQOutMask1 :: UBUSCAPTURE_IRQ_MASK9 [09:09] */
#define BCHP_GPIO_PER_IRQOutMask1_UBUSCAPTURE_IRQ_MASK9_MASK       0x00000200
#define BCHP_GPIO_PER_IRQOutMask1_UBUSCAPTURE_IRQ_MASK9_SHIFT      9
#define BCHP_GPIO_PER_IRQOutMask1_UBUSCAPTURE_IRQ_MASK9_DEFAULT    0x00000000

/* GPIO_PER :: IRQOutMask1 :: UBUSCAPTURE_IRQ_MASK8 [08:08] */
#define BCHP_GPIO_PER_IRQOutMask1_UBUSCAPTURE_IRQ_MASK8_MASK       0x00000100
#define BCHP_GPIO_PER_IRQOutMask1_UBUSCAPTURE_IRQ_MASK8_SHIFT      8
#define BCHP_GPIO_PER_IRQOutMask1_UBUSCAPTURE_IRQ_MASK8_DEFAULT    0x00000000

/* GPIO_PER :: IRQOutMask1 :: reserved3 [07:07] */
#define BCHP_GPIO_PER_IRQOutMask1_reserved3_MASK                   0x00000080
#define BCHP_GPIO_PER_IRQOutMask1_reserved3_SHIFT                  7

/* GPIO_PER :: IRQOutMask1 :: TESTBUS_IRQ_MASK10 [06:06] */
#define BCHP_GPIO_PER_IRQOutMask1_TESTBUS_IRQ_MASK10_MASK          0x00000040
#define BCHP_GPIO_PER_IRQOutMask1_TESTBUS_IRQ_MASK10_SHIFT         6
#define BCHP_GPIO_PER_IRQOutMask1_TESTBUS_IRQ_MASK10_DEFAULT       0x00000000

/* GPIO_PER :: IRQOutMask1 :: TESTBUS_IRQ_MASK9 [05:05] */
#define BCHP_GPIO_PER_IRQOutMask1_TESTBUS_IRQ_MASK9_MASK           0x00000020
#define BCHP_GPIO_PER_IRQOutMask1_TESTBUS_IRQ_MASK9_SHIFT          5
#define BCHP_GPIO_PER_IRQOutMask1_TESTBUS_IRQ_MASK9_DEFAULT        0x00000000

/* GPIO_PER :: IRQOutMask1 :: TESTBUS_IRQ_MASK8 [04:04] */
#define BCHP_GPIO_PER_IRQOutMask1_TESTBUS_IRQ_MASK8_MASK           0x00000010
#define BCHP_GPIO_PER_IRQOutMask1_TESTBUS_IRQ_MASK8_SHIFT          4
#define BCHP_GPIO_PER_IRQOutMask1_TESTBUS_IRQ_MASK8_DEFAULT        0x00000000

/* GPIO_PER :: IRQOutMask1 :: reserved4 [03:03] */
#define BCHP_GPIO_PER_IRQOutMask1_reserved4_MASK                   0x00000008
#define BCHP_GPIO_PER_IRQOutMask1_reserved4_SHIFT                  3

/* GPIO_PER :: IRQOutMask1 :: SYSIRQ_IRQ_MASK10 [02:02] */
#define BCHP_GPIO_PER_IRQOutMask1_SYSIRQ_IRQ_MASK10_MASK           0x00000004
#define BCHP_GPIO_PER_IRQOutMask1_SYSIRQ_IRQ_MASK10_SHIFT          2
#define BCHP_GPIO_PER_IRQOutMask1_SYSIRQ_IRQ_MASK10_DEFAULT        0x00000000

/* GPIO_PER :: IRQOutMask1 :: SYSIRQ_IRQ_MASK9 [01:01] */
#define BCHP_GPIO_PER_IRQOutMask1_SYSIRQ_IRQ_MASK9_MASK            0x00000002
#define BCHP_GPIO_PER_IRQOutMask1_SYSIRQ_IRQ_MASK9_SHIFT           1
#define BCHP_GPIO_PER_IRQOutMask1_SYSIRQ_IRQ_MASK9_DEFAULT         0x00000000

/* GPIO_PER :: IRQOutMask1 :: SYSIRQ_IRQ_MASK8 [00:00] */
#define BCHP_GPIO_PER_IRQOutMask1_SYSIRQ_IRQ_MASK8_MASK            0x00000001
#define BCHP_GPIO_PER_IRQOutMask1_SYSIRQ_IRQ_MASK8_SHIFT           0
#define BCHP_GPIO_PER_IRQOutMask1_SYSIRQ_IRQ_MASK8_DEFAULT         0x00000000

/***************************************************************************
 *SDRAM_SPACE - DDR SDRAM size Register
 ***************************************************************************/
/* GPIO_PER :: SDRAM_SPACE :: reserved0 [31:04] */
#define BCHP_GPIO_PER_SDRAM_SPACE_reserved0_MASK                   0xfffffff0
#define BCHP_GPIO_PER_SDRAM_SPACE_reserved0_SHIFT                  4

/* GPIO_PER :: SDRAM_SPACE :: SDRAM_SPACE [03:00] */
#define BCHP_GPIO_PER_SDRAM_SPACE_SDRAM_SPACE_MASK                 0x0000000f
#define BCHP_GPIO_PER_SDRAM_SPACE_SDRAM_SPACE_SHIFT                0
#define BCHP_GPIO_PER_SDRAM_SPACE_SDRAM_SPACE_DEFAULT              0x00000008

/***************************************************************************
 *DDR_16_en - 16Bit DDR Enable Register
 ***************************************************************************/
/* GPIO_PER :: DDR_16_en :: reserved0 [31:01] */
#define BCHP_GPIO_PER_DDR_16_en_reserved0_MASK                     0xfffffffe
#define BCHP_GPIO_PER_DDR_16_en_reserved0_SHIFT                    1

/* GPIO_PER :: DDR_16_en :: DDR_16_EN [00:00] */
#define BCHP_GPIO_PER_DDR_16_en_DDR_16_EN_MASK                     0x00000001
#define BCHP_GPIO_PER_DDR_16_en_DDR_16_EN_SHIFT                    0

/***************************************************************************
 *TestPortBlkEn1 - Test Port Block Enable MSB
 ***************************************************************************/
/* GPIO_PER :: TestPortBlkEn1 :: TP_BLK_EN_MSB [31:00] */
#define BCHP_GPIO_PER_TestPortBlkEn1_TP_BLK_EN_MSB_MASK            0xffffffff
#define BCHP_GPIO_PER_TestPortBlkEn1_TP_BLK_EN_MSB_SHIFT           0
#define BCHP_GPIO_PER_TestPortBlkEn1_TP_BLK_EN_MSB_DEFAULT         0x00000000

/***************************************************************************
 *TestPortBlkEn2 - Test Port Block Enable LSB
 ***************************************************************************/
/* GPIO_PER :: TestPortBlkEn2 :: TP_BLK_EN_LSB [31:00] */
#define BCHP_GPIO_PER_TestPortBlkEn2_TP_BLK_EN_LSB_MASK            0xffffffff
#define BCHP_GPIO_PER_TestPortBlkEn2_TP_BLK_EN_LSB_SHIFT           0
#define BCHP_GPIO_PER_TestPortBlkEn2_TP_BLK_EN_LSB_DEFAULT         0x00000000

/***************************************************************************
 *TestPortBlkData1 - Test Port Block Data MSB
 ***************************************************************************/
/* GPIO_PER :: TestPortBlkData1 :: TP_BLK_DATA_MSB [31:00] */
#define BCHP_GPIO_PER_TestPortBlkData1_TP_BLK_DATA_MSB_MASK        0xffffffff
#define BCHP_GPIO_PER_TestPortBlkData1_TP_BLK_DATA_MSB_SHIFT       0
#define BCHP_GPIO_PER_TestPortBlkData1_TP_BLK_DATA_MSB_DEFAULT     0x00000000

/***************************************************************************
 *TestPortBlkData2 - Test Port Block Data LSB
 ***************************************************************************/
/* GPIO_PER :: TestPortBlkData2 :: TP_BLK_DATA_LSB [31:00] */
#define BCHP_GPIO_PER_TestPortBlkData2_TP_BLK_DATA_LSB_MASK        0xffffffff
#define BCHP_GPIO_PER_TestPortBlkData2_TP_BLK_DATA_LSB_SHIFT       0
#define BCHP_GPIO_PER_TestPortBlkData2_TP_BLK_DATA_LSB_DEFAULT     0x00000000

/***************************************************************************
 *TestPortCommand - Test Port Command Register
 ***************************************************************************/
/* GPIO_PER :: TestPortCommand :: TP_COMMAND [31:00] */
#define BCHP_GPIO_PER_TestPortCommand_TP_COMMAND_MASK              0xffffffff
#define BCHP_GPIO_PER_TestPortCommand_TP_COMMAND_SHIFT             0
#define BCHP_GPIO_PER_TestPortCommand_TP_COMMAND_DEFAULT           0x00000000

#endif /* #ifndef BCHP_GPIO_PER_H__ */

/* End of File */
