

================================================================
== Vitis HLS Report for 'PE_8_8_158'
================================================================
* Date:           Thu Sep  7 08:49:17 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.690 us|  0.690 us|   69|   69|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PE_LOOP  |       67|       67|         5|          1|          1|    64|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    108|    -|
|Register         |        -|    -|     130|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     130|    173|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-----------------------------+--------------+
    |              Instance             |            Module           |  Expression  |
    +-----------------------------------+-----------------------------+--------------+
    |mac_muladd_8s_8s_24s_24_4_1_U2494  |mac_muladd_8s_8s_24s_24_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |k_49_fu_90_p2                     |         +|   0|  0|  14|           7|           1|
    |ap_condition_148                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_84_p2                |      icmp|   0|  0|  11|           7|           8|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          18|          14|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |A_fifo_3_0_blk_n                      |   9|          2|    1|          2|
    |A_fifo_3_1_blk_n                      |   9|          2|    1|          2|
    |B_fifo_0_3_blk_n                      |   9|          2|    1|          2|
    |B_fifo_0_4_blk_n                      |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_return                             |   9|          2|   24|         48|
    |ap_sig_allocacmp_C_out_out_0_load     |   9|          2|   24|         48|
    |ap_sig_allocacmp_C_out_out_0_load_20  |   9|          2|   24|         48|
    |ap_sig_allocacmp_k                    |   9|          2|    7|         14|
    |k_02_fu_40                            |   9|          2|    7|         14|
    |real_start                            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 108|         24|   93|        186|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |C_out_out_0_fu_44                 |  24|   0|   24|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_return_preg                    |  24|   0|   24|          0|
    |icmp_ln23_reg_142                 |   1|   0|    1|          0|
    |k_02_fu_40                        |   7|   0|    7|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |icmp_ln23_reg_142                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 130|  32|   67|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|    PE_8_8.158|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|    PE_8_8.158|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|    PE_8_8.158|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|    PE_8_8.158|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|    PE_8_8.158|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|    PE_8_8.158|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|    PE_8_8.158|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|    PE_8_8.158|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|    PE_8_8.158|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|    PE_8_8.158|  return value|
|ap_return                  |  out|   24|  ap_ctrl_hs|    PE_8_8.158|  return value|
|A_fifo_3_0_dout            |   in|    8|     ap_fifo|    A_fifo_3_0|       pointer|
|A_fifo_3_0_num_data_valid  |   in|    2|     ap_fifo|    A_fifo_3_0|       pointer|
|A_fifo_3_0_fifo_cap        |   in|    2|     ap_fifo|    A_fifo_3_0|       pointer|
|A_fifo_3_0_empty_n         |   in|    1|     ap_fifo|    A_fifo_3_0|       pointer|
|A_fifo_3_0_read            |  out|    1|     ap_fifo|    A_fifo_3_0|       pointer|
|B_fifo_0_3_dout            |   in|    8|     ap_fifo|    B_fifo_0_3|       pointer|
|B_fifo_0_3_num_data_valid  |   in|    2|     ap_fifo|    B_fifo_0_3|       pointer|
|B_fifo_0_3_fifo_cap        |   in|    2|     ap_fifo|    B_fifo_0_3|       pointer|
|B_fifo_0_3_empty_n         |   in|    1|     ap_fifo|    B_fifo_0_3|       pointer|
|B_fifo_0_3_read            |  out|    1|     ap_fifo|    B_fifo_0_3|       pointer|
|A_fifo_3_1_din             |  out|    8|     ap_fifo|    A_fifo_3_1|       pointer|
|A_fifo_3_1_num_data_valid  |   in|    2|     ap_fifo|    A_fifo_3_1|       pointer|
|A_fifo_3_1_fifo_cap        |   in|    2|     ap_fifo|    A_fifo_3_1|       pointer|
|A_fifo_3_1_full_n          |   in|    1|     ap_fifo|    A_fifo_3_1|       pointer|
|A_fifo_3_1_write           |  out|    1|     ap_fifo|    A_fifo_3_1|       pointer|
|B_fifo_0_4_din             |  out|    8|     ap_fifo|    B_fifo_0_4|       pointer|
|B_fifo_0_4_num_data_valid  |   in|    2|     ap_fifo|    B_fifo_0_4|       pointer|
|B_fifo_0_4_fifo_cap        |   in|    2|     ap_fifo|    B_fifo_0_4|       pointer|
|B_fifo_0_4_full_n          |   in|    1|     ap_fifo|    B_fifo_0_4|       pointer|
|B_fifo_0_4_write           |  out|    1|     ap_fifo|    B_fifo_0_4|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

