#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar  5 02:22:57 2024
# Process ID: 15083
# Current directory: /home/computation/counter_PS/counter_PS.runs/design_1_custom_counter_0_0_synth_1
# Command line: vivado -log design_1_custom_counter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_custom_counter_0_0.tcl
# Log file: /home/computation/counter_PS/counter_PS.runs/design_1_custom_counter_0_0_synth_1/design_1_custom_counter_0_0.vds
# Journal file: /home/computation/counter_PS/counter_PS.runs/design_1_custom_counter_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_custom_counter_0_0.tcl -notrace
Command: synth_design -top design_1_custom_counter_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15183 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:02 . Memory (MB): peak = 1311.648 ; gain = 80.879 ; free physical = 68 ; free virtual = 1294
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_custom_counter_0_0' [/home/computation/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ip/design_1_custom_counter_0_0/synth/design_1_custom_counter_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'custom_counter_v1_0' [/home/computation/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ipshared/2355/hdl/custom_counter_v1_0.v:4]
	Parameter number_of_clk_cycles bound to: 10 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'custom_counter_v1_0_S00_AXI' [/home/computation/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ipshared/2355/hdl/custom_counter_v1_0_S00_AXI.v:4]
	Parameter number_of_clk_cycles bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/computation/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ipshared/2355/hdl/custom_counter_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/computation/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ipshared/2355/src/counter.v:2]
	Parameter number_of_clk_cycles bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/computation/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ipshared/2355/src/adder.v:2]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [/home/computation/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ipshared/2355/src/half_adder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [/home/computation/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ipshared/2355/src/half_adder.v:2]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [/home/computation/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ipshared/2355/src/full_adder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [/home/computation/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ipshared/2355/src/full_adder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'adder' (3#1) [/home/computation/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ipshared/2355/src/adder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [/home/computation/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ipshared/2355/src/counter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'custom_counter_v1_0_S00_AXI' (5#1) [/home/computation/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ipshared/2355/hdl/custom_counter_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'custom_counter_v1_0' (6#1) [/home/computation/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ipshared/2355/hdl/custom_counter_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_custom_counter_0_0' (7#1) [/home/computation/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ip/design_1_custom_counter_0_0/synth/design_1_custom_counter_0_0.v:56]
WARNING: [Synth 8-3331] design custom_counter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design custom_counter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design custom_counter_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design custom_counter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design custom_counter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design custom_counter_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1357.273 ; gain = 126.504 ; free physical = 157 ; free virtual = 1335
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1357.273 ; gain = 126.504 ; free physical = 104 ; free virtual = 1334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1357.273 ; gain = 126.504 ; free physical = 104 ; free virtual = 1334
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1679.422 ; gain = 2.000 ; free physical = 73 ; free virtual = 1036
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1679.422 ; gain = 448.652 ; free physical = 91 ; free virtual = 1066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1679.422 ; gain = 448.652 ; free physical = 84 ; free virtual = 1066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1679.422 ; gain = 448.652 ; free physical = 79 ; free virtual = 1068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1679.422 ; gain = 448.652 ; free physical = 72 ; free virtual = 1056
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 63    
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module half_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module custom_counter_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_custom_counter_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_custom_counter_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_custom_counter_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_custom_counter_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_custom_counter_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_custom_counter_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[4]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[5]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[6]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[7]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[8]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[9]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[10]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[11]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[12]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[13]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[14]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[15]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[16]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[17]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[18]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[19]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[20]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[21]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[22]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[23]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[24]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[25]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[26]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[27]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[28]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[29]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[30]' (FDR) to 'inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/custom_counter_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/custom_counter_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/custom_counter_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/custom_counter_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/custom_counter_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/custom_counter_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_custom_counter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/custom_counter_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_custom_counter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/custom_counter_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_custom_counter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/custom_counter_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_custom_counter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/custom_counter_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_custom_counter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/custom_counter_v1_0_S00_AXI_inst/slv_reg2_reg[31]) is unused and will be removed from module design_1_custom_counter_0_0.
INFO: [Synth 8-3332] Sequential element (inst/custom_counter_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_custom_counter_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1679.422 ; gain = 448.652 ; free physical = 83 ; free virtual = 1041
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1679.422 ; gain = 448.652 ; free physical = 66 ; free virtual = 904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1679.422 ; gain = 448.652 ; free physical = 83 ; free virtual = 903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1679.422 ; gain = 448.652 ; free physical = 96 ; free virtual = 899
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1679.422 ; gain = 448.652 ; free physical = 71 ; free virtual = 882
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1679.422 ; gain = 448.652 ; free physical = 69 ; free virtual = 881
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1679.422 ; gain = 448.652 ; free physical = 64 ; free virtual = 878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1679.422 ; gain = 448.652 ; free physical = 64 ; free virtual = 878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1679.422 ; gain = 448.652 ; free physical = 63 ; free virtual = 877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1679.422 ; gain = 448.652 ; free physical = 63 ; free virtual = 877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     9|
|3     |LUT3 |     9|
|4     |LUT4 |    28|
|5     |LUT5 |    37|
|6     |LUT6 |    22|
|7     |FDRE |   177|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------+------+
|      |Instance                             |Module                      |Cells |
+------+-------------------------------------+----------------------------+------+
|1     |top                                  |                            |   286|
|2     |  inst                               |custom_counter_v1_0         |   286|
|3     |    custom_counter_v1_0_S00_AXI_inst |custom_counter_v1_0_S00_AXI |   286|
|4     |      counter_inst                   |counter                     |    87|
+------+-------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1679.422 ; gain = 448.652 ; free physical = 63 ; free virtual = 877
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1679.422 ; gain = 126.504 ; free physical = 122 ; free virtual = 929
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1679.430 ; gain = 448.652 ; free physical = 115 ; free virtual = 928
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1681.422 ; gain = 462.227 ; free physical = 118 ; free virtual = 888
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/computation/counter_PS/counter_PS.runs/design_1_custom_counter_0_0_synth_1/design_1_custom_counter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/computation/counter_PS/counter_PS.srcs/sources_1/bd/design_1/ip/design_1_custom_counter_0_0/design_1_custom_counter_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/computation/counter_PS/counter_PS.runs/design_1_custom_counter_0_0_synth_1/design_1_custom_counter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_custom_counter_0_0_utilization_synth.rpt -pb design_1_custom_counter_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1705.434 ; gain = 0.000 ; free physical = 63 ; free virtual = 846
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 02:23:39 2024...
