<!DOCTYPE html>
<html lang="en-us">

<head>

  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="generator" content="Source Themes Academic 4.8.0">

  

  
  
  
  
  
    
    
    
  
  

  <meta name="author" content="Yuyao Wang">

  
  
  
    
  
  <meta name="description" content="Introduction When going into traps, we need to carefully change the hardware state so that isolation will not be broken. The hardware state of RISC-V machine includes:
32 general registers">

  
  <link rel="alternate" hreflang="en-us" href="/posts/coursenotes/mit-operating-system/lectures/lec06/">

  


  
  
  
  <meta name="theme-color" content="#2962ff">
  

  
  
  
  <script src="/js/mathjax-config.js"></script>
  

  
  
  
  
    
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/academicons/1.8.6/css/academicons.min.css" integrity="sha256-uFVgMKfistnJAfoCUQigIl+JfUaP47GrRKjf6CTPVmw=" crossorigin="anonymous">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.12.0-1/css/all.min.css" integrity="sha256-4w9DunooKSr3MFXHXWyFER38WmPdm361bQS/2KUWZbU=" crossorigin="anonymous">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/fancybox/3.5.7/jquery.fancybox.min.css" integrity="sha256-Vzbj7sDDS/woiFS3uNKo8eIuni59rjyNGtXfstRzStA=" crossorigin="anonymous">

    
    
    
      
    
    
      
      
        
          <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/github.min.css" crossorigin="anonymous" title="hl-light">
          <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/dracula.min.css" crossorigin="anonymous" title="hl-dark" disabled>
        
      
    

    
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/leaflet/1.5.1/leaflet.css" integrity="sha256-SHMGCYmST46SoyGgo4YR/9AlK1vf3ff84Aq9yK4hdqM=" crossorigin="anonymous">
    

    

    
    
      

      
      

      
    
      

      
      

      
    
      

      
      

      
    
      

      
      

      
    
      

      
      

      
    
      

      
      

      
    
      

      
      

      
    
      

      
      

      
    
      

      
      

      
    
      

      
      

      
    
      

      
      

      
        <script src="https://cdnjs.cloudflare.com/ajax/libs/lazysizes/5.1.2/lazysizes.min.js" integrity="sha256-Md1qLToewPeKjfAHU1zyPwOutccPAm5tahnaw7Osw0A=" crossorigin="anonymous" async></script>
      
    
      

      
      

      
    
      

      
      

      
    
      

      
      

      
        <script src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-chtml.js" integrity="" crossorigin="anonymous" async></script>
      
    
      

      
      

      
    

  

  
  
  
  <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Montserrat:400,700%7CRoboto:400,400italic,700%7CRoboto+Mono&display=swap">
  

  
  
  
  
  <link rel="stylesheet" href="/css/academic.css">

  




  


  

  <link rel="manifest" href="/index.webmanifest">
  <link rel="icon" type="image/png" href="/images/icon_hu0b7a4cb9992c9ac0e91bd28ffd38dd00_9727_32x32_fill_lanczos_center_3.png">
  <link rel="apple-touch-icon" type="image/png" href="/images/icon_hu0b7a4cb9992c9ac0e91bd28ffd38dd00_9727_192x192_fill_lanczos_center_3.png">

  <link rel="canonical" href="/posts/coursenotes/mit-operating-system/lectures/lec06/">

  
  
  
  
  
    
    
  
  
  <meta property="twitter:card" content="summary">
  
  <meta property="og:site_name" content="Academic">
  <meta property="og:url" content="/posts/coursenotes/mit-operating-system/lectures/lec06/">
  <meta property="og:title" content="MIT-6.S081 Lecture 06: Traps | Academic">
  <meta property="og:description" content="Introduction When going into traps, we need to carefully change the hardware state so that isolation will not be broken. The hardware state of RISC-V machine includes:
32 general registers"><meta property="og:image" content="img/map[gravatar:%!s(bool=false) shape:circle]">
  <meta property="twitter:image" content="img/map[gravatar:%!s(bool=false) shape:circle]"><meta property="og:locale" content="en-us">
  
    
    
  

  



  


  


  





  <title>MIT-6.S081 Lecture 06: Traps | Academic</title>

</head>

<body id="top" data-spy="scroll" data-offset="70" data-target="#TableOfContents" >

  <aside class="search-results" id="search">
  <div class="container">
    <section class="search-header">

      <div class="row no-gutters justify-content-between mb-3">
        <div class="col-6">
          <h1>Search</h1>
        </div>
        <div class="col-6 col-search-close">
          <a class="js-search" href="#"><i class="fas fa-times-circle text-muted" aria-hidden="true"></i></a>
        </div>
      </div>

      <div id="search-box">
        
        <input name="q" id="search-query" placeholder="Search..." autocapitalize="off"
        autocomplete="off" autocorrect="off" spellcheck="false" type="search">
        
      </div>

    </section>
    <section class="section-search-results">

      <div id="search-hits">
        
      </div>

    </section>
  </div>
</aside>


  







<nav class="navbar navbar-expand-lg navbar-light compensate-for-scrollbar" id="navbar-main">
  <div class="container">

    
    <div class="d-none d-lg-inline-flex">
      <a class="navbar-brand" href="/">Academic</a>
    </div>
    

    
    <button type="button" class="navbar-toggler" data-toggle="collapse"
            data-target="#navbar-content" aria-controls="navbar" aria-expanded="false" aria-label="Toggle navigation">
    <span><i class="fas fa-bars"></i></span>
    </button>
    

    
    <div class="navbar-brand-mobile-wrapper d-inline-flex d-lg-none">
      <a class="navbar-brand" href="/">Academic</a>
    </div>
    

    
    
    <div class="navbar-collapse main-menu-item collapse justify-content-start" id="navbar-content">

      
      <ul class="navbar-nav d-md-inline-flex">
        

        

        
        
        
          
        

        
        
        
        
        
        

        <li class="nav-item">
          <a class="nav-link  active" href="/posts"><span>Posts</span></a>
        </li>

        
        

        

        
        
        
          
        

        
        
        
        
        
        

        <li class="nav-item">
          <a class="nav-link " href="/courses"><span>Courses</span></a>
        </li>

        
        

        

        
        
        
          
        

        
        
        
        
        
        

        <li class="nav-item">
          <a class="nav-link " href="/literature"><span>Literature</span></a>
        </li>

        
        

      

        
      </ul>
    </div>

    <ul class="nav-icons navbar-nav flex-row ml-auto d-flex pl-md-2">
      
      <li class="nav-item">
        <a class="nav-link js-search" href="#"><i class="fas fa-search" aria-hidden="true"></i></a>
      </li>
      

      
      <li class="nav-item">
        <a class="nav-link js-dark-toggle" href="#"><i class="fas fa-moon" aria-hidden="true"></i></a>
      </li>
      

      

    </ul>

  </div>
</nav>


  

<div class="container-fluid docs">
  <div class="row flex-xl-nowrap">
    <div class="col-12 col-md-3 col-xl-2 docs-sidebar">
      





  
    
  




<form class="docs-search d-flex align-items-center">
  <button class="btn docs-toggle d-md-none p-0 mr-3" type="button" data-toggle="collapse" data-target="#docs-nav" aria-controls="docs-nav" aria-expanded="false" aria-label="Toggle section navigation">
    <span><i class="fas fa-bars"></i></span>
  </button>

  
  <input name="q" type="search" class="form-control" placeholder="Search..." autocomplete="off">
  
</form>

<nav class="collapse docs-links" id="docs-nav">
  

  
  
  
  
  <div class="docs-toc-item">
    <a class="docs-toc-link" href="/posts/coursenotes/mit-operating-system/lectures/">Overview</a>

  </div>
  
  <div class="docs-toc-item">
    <a class="docs-toc-link" href="/posts/coursenotes/mit-operating-system/lectures/lec01/">Contents</a>
    <ul class="nav docs-sidenav">
      
      <li >
        <a href="/posts/coursenotes/mit-operating-system/lectures/lec01/">01: Introduction</a>
      </li>
      
      <li >
        <a href="/posts/coursenotes/mit-operating-system/lectures/lec03/">03: OS设计&amp;系统调用</a>
      </li>
      
      <li >
        <a href="/posts/coursenotes/mit-operating-system/lectures/lec04/">04: 页表</a>
      </li>
      
      <li >
        <a href="/posts/coursenotes/mit-operating-system/lectures/lec05/">05: RISCV相关</a>
      </li>
      
      <li class="active">
        <a href="/posts/coursenotes/mit-operating-system/lectures/lec06/">06: Traps</a>
      </li>
      
      <li >
        <a href="/posts/coursenotes/mit-operating-system/lectures/lec07/">07: Q&amp;A Lab1</a>
      </li>
      
      <li >
        <a href="/posts/coursenotes/mit-operating-system/lectures/lec08/">08: 页错误</a>
      </li>
      
      <li >
        <a href="/posts/coursenotes/mit-operating-system/lectures/lec09/">09: 中断</a>
      </li>
      
      <li >
        <a href="/posts/coursenotes/mit-operating-system/lectures/lec10/">10: 多核&amp;锁</a>
      </li>
      
      <li >
        <a href="/posts/coursenotes/mit-operating-system/lectures/lec11/">11: 线程切换</a>
      </li>
      
    </ul>
    

  </div>
  
  
</nav>

    </div>

    

    <main class="col-12 col-md-9 col-xl-9 py-md-3 pl-md-5 docs-content" role="main">

      <article class="article">

        <div class="docs-article-container">
          <h1>MIT-6.S081 Lecture 06: Traps</h1>

          <div class="article-style">
            <h2 id="introduction">Introduction</h2>
<p>When going into traps, we need to carefully change the hardware state so that isolation will not be broken. The hardware state of RISC-V machine includes:</p>
<ul>
<li>
<p>32 general registers</p>
<p>We keep a copy of general registers because we want to resume the user code later transparently, particularly when it&rsquo;s a unexpected device interrupt.</p>
</li>
<li>
<p>PC</p>
</li>
<li>
<p>Mode: we need to switch to supervisor mode.</p>
<p>Supervisor mode has the following privileges:</p>
<ul>
<li>read/write control registers</li>
<li>use PTEs without PTE_U sign.</li>
</ul>
</li>
<li>
<p>Page table (satp): page table currently points to the user page table, which only contains user&rsquo;s code and data. To run kernel code, we need to switch to kernel page table.</p>
</li>
<li>
<p>stvec</p>
</li>
<li>
<p>sepc</p>
</li>
<li>
<p>sscratch</p>
</li>
</ul>
<p>There are some high-level principles of trap design:</p>
<ul>
<li><strong>We cannot count on anything in the user space</strong>. We can&rsquo;t assume anything about the registers since they are likely to contain malicious values. In xv6, the trap handler just saves them.</li>
<li>We want to be <strong>transparent</strong> to the user code.</li>
</ul>
<h2 id="the-high-level-procedure-of-a-system-call">The high-level procedure of a system call</h2>
<p>Shell $\rightarrow$ write() $\overset{ecall}{\rightarrow}$ uservec (asm) $\rightarrow$ usertrap() $\rightarrow$ syscall() $\rightarrow$ sys_write() $\rightarrow$ syscall() $\rightarrow$ usertrapret() $\rightarrow$ userret (asm) $\rightarrow$ the next instruction of <code>ecall</code>.</p>
<blockquote>
<p><strong>System call is quite expensive. So can we return some address mappings instead of a file descriptor in <code>open()</code> , so that the user program can directly write to the memory without using system calls?</strong></p>
<p>Yes. Modern operating systems support this mechanism and it&rsquo;s called memory mapped file access. It makes read/write much faster compared with the file descriptor method.</p>
</blockquote>
<h2 id="code-write-system-call">Code: <code>write()</code> system call</h2>
<h3 id="preliminaries">Preliminaries</h3>
<p>The shell program uses <code>write()</code> system call to print a <code>$</code> to the console.</p>
<pre><code class="language-c">static void
putc(int fd, char c)
{
  write(fd, &amp;c, 1);
}
</code></pre>
<p>write() function is defined in <code>usys.asm</code></p>
<pre><code class="language-assembly">write:
 li a7, SYS_write
 ecall
 ret
</code></pre>
<p>It loads the system call number &ldquo;SYS_write&rdquo; into register <code>a7</code>. <code>a0</code> <code>a1</code> <code>a2</code> stores the arguments of the system call. In GDB, we can use <code>x/2c $a1</code> to print the argument strings.</p>
<blockquote>
<p><strong>GDB Tips</strong></p>
<p>Use <code>b *addr</code> to set a breakpoint at a specific address. This method is useful when we want to set breakpoints at particular instructions.</p>
</blockquote>
<p>Before switching to kernel, we are using the user page table. We cannot print the page table in GDB, but luckily, QEMU provides functions to print the current page table. Type <code>&lt;c-a&gt;</code> <code>c</code> to get into the QEMU monitor, and type <code>info mem</code> to print the page table:</p>
<pre><code class="language-bash">vaddr            paddr            size             attr
---------------- ---------------- ---------------- -------
0000000000000000 0000000087f60000 0000000000001000 rwxu-a-
0000000000001000 0000000087f5d000 0000000000001000 rwxu-a-
0000000000002000 0000000087f5c000 0000000000001000 rwx----
0000000000003000 0000000087f5b000 0000000000001000 rwxu-ad
0000003fffffe000 0000000087f6f000 0000000000001000 rw---ad
0000003ffffff000 0000000080007000 0000000000001000 r-x--a-
</code></pre>
<p>The last column shows the privilege flags of PTEs. The first and second PTEs are code and data page of the shell program. The third page, which doesn&rsquo;t have the PTE_U flag, is the guard page below the stack page. The fourth page is the stack page. The last two pages, which have high virtual addresses, are the trap frame and the trampoline page. Those pages also don&rsquo;t have PTE_U flag and can only be accessed by the kernel.</p>
<blockquote>
<p><strong>PTE&rsquo;s PTE_A &amp; PTE_D flags</strong></p>
<p>xv6 doesn&rsquo;t use these flags. These flags are used for page exchanges when there&rsquo;s a page fault and the physical memory pages are used out.</p>
</blockquote>
<h3 id="trampoline">Trampoline</h3>
<p>We&rsquo;re now ready for executing <code>ecall</code>. After executing <code>ecall</code>, our PC register goes to the trampoline page: 0x3fffff000. <code>ecall</code> doesn&rsquo;t switch the page table, which means that the trampoline page must be mapped in the user page table. Although user page table contains this mapping, the corresponding PTE doesn&rsquo;t have PTE_U flag so this page is protected against user code.</p>
<p><code>ecall</code> actually does 3 things:</p>
<ul>
<li>Switch from user mode to supervisor mode.</li>
<li>Save the value of PC into sepc.</li>
<li>Jump to the address held in stvec register.</li>
</ul>
<p><code>ecall</code> only does the minimum things. Some hardware does more when triggering a system call: they save the registers, switch the page table and set the stack pointer. RISC-V doesn&rsquo;t choose to include those parts into the hardware because it wants the software to achieve the maximum flexibility. For example:</p>
<ul>
<li>In some system calls the kernel can finish jobs without the help of kernel page table. Also, some operating systems combine the user page table and kernel page table together, which means they don&rsquo;t need to change the page table during system calls.</li>
<li>According to the specific function, some system calls won&rsquo;t use all the general registers and some registers&rsquo; values don&rsquo;t need to be saved.</li>
<li>Some easy system call may not require a kernel stack. Stack switching is not necessary.</li>
</ul>
<p>Although xv6 doesn&rsquo;t utilize those freedom, modern operating systems care a lot about the performance. There are a lot of sophisticated, clever schemes that make full use of the flexibility and achieve better efficiency.</p>
<p>If we check the general registers&rsquo; values, we&rsquo;ll find that they are the same as those in the user space. Currently we cannot modify any register, otherwise the user data would be damaged. We should firstly store them somewhere and restore them before returning.</p>
<p>Some hardware may switch to the kernel page table and store the 32 values somewhere in a physical page. But now we even don&rsquo;t know the address of the kernel page table! xv6&rsquo;s solution for saving registers includes two parts:</p>
<ul>
<li>Use a trap frame. User page table contains the mapping of this per-process trap frame. The trap frame contains 32 slots for register values, and some other useful values such as the address of kernel page table.</li>
<li>The (virtual) address of the trap frame is beforehand stored in sscratch register. xv6 utilize <code>csrrw</code> instruction to atomically swap the values in a0 and sscratch. So sscratch temporarily stores the old value of a0 and a0 contains the address of the trap frame. We now can use <code>sd</code> instruction to save register values in the slots.</li>
</ul>
<blockquote>
<p><strong>Q: Where does the kernel set the value of sscratch register?</strong></p>
<p>The function usertrapret() in <code>/kernel/trap.c</code> sets control registers including stvec, sscratch etc.</p>
<pre><code class="language-c">w_stvec(TRAMPOLINE + (uservec - trampoline));

p-&gt;trapframe-&gt;kernel_satp = r_satp();         // kernel page table
p-&gt;trapframe-&gt;kernel_sp = p-&gt;kstack + PGSIZE; // process's kernel stack
p-&gt;trapframe-&gt;kernel_trap = (uint64)usertrap;
p-&gt;trapframe-&gt;kernel_hartid = r_tp();         // hartid for cpuid()

unsigned long x = r_sstatus();
x &amp;= ~SSTATUS_SPP; // clear SPP to 0 for user mode
x |= SSTATUS_SPIE; // enable interrupts in user mode
w_sstatus(x);

w_sepc(p-&gt;trapframe-&gt;epc);

uint64 satp = MAKE_SATP(p-&gt;pagetable);
uint64 fn = TRAMPOLINE + (userret - trampoline);
((void (*)(uint64,uint64))fn)(TRAPFRAME, satp);
</code></pre>
<p>The last line calls userret() and transmits two arguments including the address of TRAPFRAME, in userrret(), TRAPFRAME is stored into sscratch register.</p>
</blockquote>
<blockquote>
<p><strong>Q: Every time after <code>ecall</code>, we have a chance to execute usertrapret() and set the correct value in sscratch, but how do we set it correctly before the first execution?</strong></p>
<p>When xv6 is booting, it firstly goes into the supervisor mode. So the kernel also use usertrapret() to start executing a user program. usertrapret() is the only way xv6 provides to enter into the user program from the kernel.</p>
</blockquote>
<blockquote>
<p><strong>Q: Why should we use a particular trap frame instead of saving the values on the user stack?</strong></p>
<p>Not all the program languages have the same stack structure. Some program languages don&rsquo;t have a stack, and some languages organize stack space in a weird way that kernel cannot understand (e.g. by allocating memory blocks). The principle for trap design is that <strong>the kernel cannot count on anything from the user space</strong>. The safest way for kernel is to save the values in the trap frame - a frame that belongs to the kernel and is reliable.</p>
</blockquote>
<p>(Author&rsquo;s question: can we use a control register in RISC-V to store the address of kernel stack and save the register values on the kernel stack? In this way we don&rsquo;t need an additional trap frame?)</p>
<p>After saving registers, the kernel use <code>ld sp, 8(a0)</code> to load the address of kernel stack into the sp register. If we type <code>print/x $sp</code> in GDB, we&rsquo;ll see that <code>sp = 0x3fffffc000</code>. Recalling the structure of kernel space mappings, the address is reasonable - just below the trap frame, there&rsquo;s a guard page and the first kernel stack.</p>
<p>Next, the hart id is stored into tp register. The address of the function to be jumped to (usertrap()) is stored into t0 register. <code>csrw satp, t1</code> switches to the kernel page table.</p>
<blockquote>
<p><strong>Q: Why doesn&rsquo;t the kernel crash since we keep using user&rsquo;s virtual addresses?</strong></p>
<p>That&rsquo;s because we&rsquo;re executing in the trampoline page. The kernel and user page tables both have mappings to the trampoline page. (The same virtual address) The page is named &ldquo;trampoline&rdquo; because xv6 bounces on this page between user code and kernel code.</p>
<p>An important thing to remember is that: <strong>page table switching can only be implemented in the trampoline</strong> because the virtual address in this page maps to the same physical page in kernel and user page tables. Otherwise, the instruction addresses could not be interpreted and the kernel would crash.</p>
</blockquote>
<h3 id="usertrap">usertrap()</h3>
<p>After executing <code>jr t0</code>, we jump to the C-code function usertrap(). The first thing we do is</p>
<pre><code class="language-c">w_stvec((uint64)kernelvec)
</code></pre>
<p>which overwrites the stvec register. Xv6 handles traps differently depending on whether they come from user space or the kernel.</p>
<pre><code class="language-c">struct proc *p = myproc();
p-&gt;trapframe-&gt;epc = r_sepc();
</code></pre>
<p>These lines save the value of sepc into the trap frame. It&rsquo;s necessary because the kernel may switch to another process. After returning to the user space of that process, the user program may do another system call, and the sepc register will be overwritten. (Note: it&rsquo;s also correct to save sepc in the trampoline assembly code.)</p>
<p>Here we&rsquo;re doing <code>write()</code> system call, so the value in scause register is 8. We firstly add 4 to the sepc value in the trap frame in order not to re-execute the <code>ecall</code> instruction. Then we call intr_on() to accept interrupts. <u>Interrupts are always turned off by the RISC-V trap hardware, so we need to explicitly open it in the code</u>.</p>
<p>Xv6 enters syscall() in <code>/kernel/syscall.c</code> to handle system calls. In syscall(), xv6 retrieves the value in the a7 register (context in trap frame) to acquire the system call number and uses that to index the syscalls[] function array. After returning from sys_write(), the return value is stored in p-&gt;trapframe-&gt;a0.</p>
<h3 id="usertrapretuserret">usertrapret()/userret()</h3>
<p>After handling the system call, xv6 enters usertrapret(). The job for usertrapret() is to set control registers to appropriate states for user mode. At the end, it calls userret() in <code>/kernel/trampoline.S</code> to resume registers. Refer to code details in &ldquo;Xv6 Source Code Manual&rdquo;.</p>

          </div>

          



          
          <div class="article-widget">
            
<div class="post-nav">
  
  
  
  <div class="post-nav-item">
    <div class="meta-nav">Previous</div>
    <a href="/posts/coursenotes/mit-operating-system/lectures/lec05/" rel="next">MIT-6.S081 Lecture 05: RISC-V Calling Convention and Stack Frames</a>
  </div>
  
  
  
  <div class="post-nav-item">
    <div class="meta-nav">Next</div>
    <a href="/posts/coursenotes/mit-operating-system/lectures/lec07/" rel="prev">MIT-6.S081 Lecture 07: Q&amp;A for Labs #1</a>
  </div>
  
</div>

          </div>
          
        </div>

        <div class="body-footer">
          <p>Last updated on Jan 1, 0001</p>

          





  
  

<p class="edit-page">
  <a href="https://github.com/gcushen/hugo-academic/edit/master/content/posts/CourseNotes/mit-operating-system/Lectures/lec06.md">
    <i class="fas fa-pen pr-2"></i>Edit this page
  </a>
</p>




          

        </div>

      </article>

      <footer class="site-footer">
  

  <p class="powered-by">
    

    Powered by the
    <a href="https://sourcethemes.com/academic/" target="_blank" rel="noopener">Academic theme</a> for
    <a href="https://gohugo.io" target="_blank" rel="noopener">Hugo</a>.

    
  </p>
</footer>


    </main>
  </div>
</div>


      

    
    
    
      <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.4.1/jquery.min.js" integrity="sha256-CSXorXvZcTkaix6Yvo6HppcZGetbYMGWSFlBw8HfCJo=" crossorigin="anonymous"></script>
      <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery.imagesloaded/4.1.4/imagesloaded.pkgd.min.js" integrity="sha256-lqvxZrPLtfffUl2G/e7szqSvPBILGbwmsGE1MKlOi0Q=" crossorigin="anonymous"></script>
      <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery.isotope/3.0.6/isotope.pkgd.min.js" integrity="sha256-CBrpuqrMhXwcLLUd5tvQ4euBHCdh7wGlDfNz8vbu/iI=" crossorigin="anonymous"></script>
      <script src="https://cdnjs.cloudflare.com/ajax/libs/fancybox/3.5.7/jquery.fancybox.min.js" integrity="sha256-yt2kYMy0w8AbtF89WXb2P1rfjcP/HTHLT7097U8Y5b8=" crossorigin="anonymous"></script>

      
        <script src="https://cdnjs.cloudflare.com/ajax/libs/mermaid/8.4.8/mermaid.min.js" integrity="sha256-lyWCDMnMeZiXRi7Zl54sZGKYmgQs4izcT7+tKc+KUBk=" crossorigin="anonymous" title="mermaid"></script>
      

      
        
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/highlight.min.js" integrity="sha256-eOgo0OtLL4cdq7RdwRUiGKLX9XsIJ7nGhWEKbohmVAQ=" crossorigin="anonymous"></script>
        
        <script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/languages/r.min.js"></script>
        
      

    

    
    
      <script src="https://cdnjs.cloudflare.com/ajax/libs/leaflet/1.5.1/leaflet.js" integrity="sha256-EErZamuLefUnbMBQbsEqu1USa+btR2oIlCpBJbyD4/g=" crossorigin="anonymous"></script>
    

    
    
    <script>const code_highlighting = true;</script>
    

    
    
    <script>const isSiteThemeDark = false;</script>
    

    
    
    
    
    
    
    <script>
      const search_config = {"indexURI":"/index.json","minLength":1,"threshold":0.3};
      const i18n = {"no_results":"No results found","placeholder":"Search...","results":"results found"};
      const content_type = {
        'post': "Posts",
        'project': "Projects",
        'publication' : "Publications",
        'talk' : "Talks"
        };
    </script>
    

    
    
    <script src="https://cdnjs.cloudflare.com/ajax/libs/anchor-js/4.1.1/anchor.min.js" integrity="sha256-pB/deHc9CGfFpJRjC43imB29Rse8tak+5eXqntO94ck=" crossorigin="anonymous"></script>
    <script>
      anchors.add();
    </script>
    

    
    
    <script id="search-hit-fuse-template" type="text/x-template">
      <div class="search-hit" id="summary-{{key}}">
      <div class="search-hit-content">
        <div class="search-hit-name">
          <a href="{{relpermalink}}">{{title}}</a>
          <div class="article-metadata search-hit-type">{{type}}</div>
          <p class="search-hit-description">{{snippet}}</p>
        </div>
      </div>
      </div>
    </script>
    

    
    
    <script src="https://cdnjs.cloudflare.com/ajax/libs/fuse.js/3.2.1/fuse.min.js" integrity="sha256-VzgmKYmhsGNNN4Ph1kMW+BjoYJM2jV5i4IlFoeZA9XI=" crossorigin="anonymous"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/mark.js/8.11.1/jquery.mark.min.js" integrity="sha256-4HLtjeVgH0eIB3aZ9mLYF6E8oU5chNdjU6p6rrXpl9U=" crossorigin="anonymous"></script>
    

    
    

    
    

    
    
    
    
    
    
    
    
    
      
    
    
    
    
    <script src="/js/academic.min.f8eb5cb10262ef4a670903a5cb3e03ae.js"></script>

    






  
  

  
<div id="modal" class="modal fade" role="dialog">
  <div class="modal-dialog">
    <div class="modal-content">
      <div class="modal-header">
        <h5 class="modal-title">Cite</h5>
        <button type="button" class="close" data-dismiss="modal" aria-label="Close">
          <span aria-hidden="true">&times;</span>
        </button>
      </div>
      <div class="modal-body">
        <pre><code class="tex hljs"></code></pre>
      </div>
      <div class="modal-footer">
        <a class="btn btn-outline-primary my-1 js-copy-cite" href="#" target="_blank">
          <i class="fas fa-copy"></i> Copy
        </a>
        <a class="btn btn-outline-primary my-1 js-download-cite" href="#" target="_blank">
          <i class="fas fa-download"></i> Download
        </a>
        <div id="modal-error"></div>
      </div>
    </div>
  </div>
</div>

</body>
</html>
