// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "02/28/2024 14:37:49"

// 
// Device: Altera 10M40DCF256I7G Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RCB_TOP (
	RST_WD,
	A_24V_L_EN,
	B_24V_L_EN,
	A_24V_R_EN,
	B_24V_R_EN,
	A_35V_L_EN,
	B_35V_L_EN,
	A_35V_R_EN,
	B_35V_R_EN,
	BIT_SSR_SW,
	CLK_100M,
	CONFIG_SEL,
	CPU_RESETn,
	CS0,
	ESTOP_DELAY,
	ESTOP_OPEN_REQUEST,
	ESTOP_STATUS,
	ESTOP_STATUS_FAIL,
	FAN1_PWM,
	FAN1_TACHO_BUFF,
	FAN2_PWM,
	FAN2_TACHO_BUFF,
	FLA_PWR_DIS,
	FPGA4V_DIS,
	FPGA_DIAG_ACT,
	FPGA_ESTOP_REQ,
	FPGA_FAULT,
	FPGA_INT,
	FPGA_L_ROBOT_RX,
	FPGA_L_ROBOT_TX,
	FPGA_L_SP_TX,
	FPGA_R_ROBOT_RX,
	FPGA_R_ROBOT_TX,
	FPGA_R_SP_TX,
	FPGA_WHEEL_STOP_ELO,
	FPGA1,
	FPGA10,
	FPGA11,
	FPGA12,
	FPGA13,
	FPGA2,
	FPGA3,
	FPGA4,
	FPGA5,
	FPGA6,
	FPGA7,
	FPGA8,
	FPGA9,
	L_TOOL_EX_LED_DIN,
	L_4MB_SER_IN_ER,
	L_4MB_SER_IN_SE,
	L_EEF_SER_IN_ER,
	L_EEF_SER_IN_SE,
	L_LED_DIN,
	L_M5B_SER_IN_ER,
	L_M5B_SER_IN_SE,
	L_NC_switch_TOOL_EX_FPGA,
	L_NO_switch_TOOL_EX_FPGA,
	L_POS_SENS_0_OUT1_BUFF,
	L_POS_SENS_0_OUT2_BUFF,
	L_POS_SENS_1_OUT1_BUFF,
	L_POS_SENS_1_OUT2_BUFF,
	L_POS_SENS_OUT1_BUFF,
	L_POS_SENS_OUT2_BUFF,
	L_ROBOT_DIFF_SP2,
	L_SCU_INVALIDn,
	L_SER_RX_ER,
	L_WHEEL_SENS_A1_OUT1_BUFF,
	L_WHEEL_SENS_A1_OUT2_BUFF,
	L_WHEEL_SENS_A2_OUT1_BUFF,
	L_WHEEL_SENS_A2_OUT2_BUFF,
	L_WHEEL_SENS_SPARE_OUT1_BUFF,
	L_WHEEL_SENS_SPARE_OUT2_BUFF,
	LED_1,
	LED_2,
	LED_3,
	LED_4,
	LED_5,
	LED_6,
	LED_7,
	LED_8,
	MICCB_SP_IN_A_F,
	MICCB_SP_IN_B_F,
	MicCB_ESTOP_OPEN_REQUEST,
	MICCB_GEN_SYNC_FAIL,
	MICCB_GEN_SYNC_FPGA,
	MICCB_SPARE_IO0,
	MICCB_SPARE_IO1,
	MICCB_SPARE_IO2,
	MICCB_SPARE_IO3,
	MISO0,
	MOSI0,
	SCL_ADC,
	SDA_ADC,
	TEENSY_FPGA_R_RX,
	TEENSY_FPGA_R_TX,
	TEENSY_FPGA_L_RX,
	TEENSY_FPGA_L_TX,
	OPEN_ELO_REQUEST,
	PS_PG_FPGA,
	R_TOOL_EX_LED_DIN,
	R_4MB_SER_IN_ER,
	R_4MB_SER_IN_SE,
	R_EEF_SER_IN_ER,
	R_EEF_SER_IN_SE,
	R_LED_DIN,
	R_M5B_SER_IN_ER,
	R_M5B_SER_IN_SE,
	R_NC_switch_TOOL_EX_FPGA,
	R_NO_switch_TOOL_EX_FPGA,
	R_POS_SENS_0_OUT1_BUFF,
	R_POS_SENS_0_OUT2_BUFF,
	R_POS_SENS_1_OUT1_BUFF,
	R_POS_SENS_1_OUT2_BUFF,
	R_POS_SENS_OUT1_BUFF,
	R_POS_SENS_OUT2_BUFF,
	R_ROBOT_DIFF_SP1,
	R_ROBOT_DIFF_SP2,
	R_SCU_Invalid_n,
	R_SER_RX_ER,
	R_WHEEL_SENS_A1_OUT1_BUFF,
	R_WHEEL_SENS_A1_OUT2_BUFF,
	R_WHEEL_SENS_A2_OUT1_BUFF,
	R_WHEEL_SENS_A2_OUT2_BUFF,
	R_WHEEL_SENS_SPARE_OUT1_BUFF,
	R_WHEEL_SENS_SPARE_OUT2_BUFF,
	ROBOT_ESTOP_LED_DIN,
	S_LED_DIN,
	SCK0,
	SPARE1_ANALOG_SW_0_SEL_FPGA,
	SPARE1_ANALOG_SW_1_SEL_FPGA,
	SPARE1_ANALOG_SW_SEL_FPGA,
	SPARE1_DIFF0,
	SPARE1_DIFF1,
	SPARE1_DIFF2,
	SPARE1_DIFF3,
	SPARE1_IO0_FPGA,
	SPARE1_IO1_FPGA,
	SPARE1_IO2_FPGA,
	SPARE1_IO3_FPGA,
	SPARE2_ANALOG_SW_0_SEL_FPGA,
	SPARE2_ANALOG_SW_1_SEL_FPGA,
	SPARE2_ANALOG_SW_SEL_FPGA,
	SPARE2_DIFF0,
	SPARE2_DIFF1,
	SPARE2_DIFF2,
	SPARE2_DIFF3,
	SPARE2_IO0_FPGA,
	SPARE2_IO1_FPGA,
	SPARE2_IO2_FPGA,
	SPARE2_IO3_FPGA,
	SSR_ON_FPGA,
	Teensy_FPGA_SP0,
	Teensy_FPGA_SP1,
	Teensy_FPGA_SP2,
	TEENSY_LEDS_STRIP_DO);
input 	RST_WD;
output 	A_24V_L_EN;
output 	B_24V_L_EN;
output 	A_24V_R_EN;
output 	B_24V_R_EN;
output 	A_35V_L_EN;
output 	B_35V_L_EN;
output 	A_35V_R_EN;
output 	B_35V_R_EN;
output 	BIT_SSR_SW;
input 	CLK_100M;
input 	CONFIG_SEL;
input 	CPU_RESETn;
input 	CS0;
output 	ESTOP_DELAY;
input 	ESTOP_OPEN_REQUEST;
input 	ESTOP_STATUS;
input 	ESTOP_STATUS_FAIL;
output 	FAN1_PWM;
input 	FAN1_TACHO_BUFF;
output 	FAN2_PWM;
input 	FAN2_TACHO_BUFF;
input 	FLA_PWR_DIS;
output 	FPGA4V_DIS;
output 	FPGA_DIAG_ACT;
output 	FPGA_ESTOP_REQ;
output 	FPGA_FAULT;
output 	FPGA_INT;
input 	FPGA_L_ROBOT_RX;
output 	FPGA_L_ROBOT_TX;
output 	FPGA_L_SP_TX;
input 	FPGA_R_ROBOT_RX;
output 	FPGA_R_ROBOT_TX;
output 	FPGA_R_SP_TX;
output 	FPGA_WHEEL_STOP_ELO;
output 	FPGA1;
output 	FPGA10;
output 	FPGA11;
output 	FPGA12;
output 	FPGA13;
output 	FPGA2;
output 	FPGA3;
output 	FPGA4;
output 	FPGA5;
output 	FPGA6;
output 	FPGA7;
output 	FPGA8;
output 	FPGA9;
output 	L_TOOL_EX_LED_DIN;
input 	L_4MB_SER_IN_ER;
input 	L_4MB_SER_IN_SE;
input 	L_EEF_SER_IN_ER;
input 	L_EEF_SER_IN_SE;
output 	L_LED_DIN;
input 	L_M5B_SER_IN_ER;
input 	L_M5B_SER_IN_SE;
input 	L_NC_switch_TOOL_EX_FPGA;
input 	L_NO_switch_TOOL_EX_FPGA;
input 	L_POS_SENS_0_OUT1_BUFF;
input 	L_POS_SENS_0_OUT2_BUFF;
input 	L_POS_SENS_1_OUT1_BUFF;
input 	L_POS_SENS_1_OUT2_BUFF;
input 	L_POS_SENS_OUT1_BUFF;
input 	L_POS_SENS_OUT2_BUFF;
input 	L_ROBOT_DIFF_SP2;
input 	L_SCU_INVALIDn;
input 	L_SER_RX_ER;
input 	L_WHEEL_SENS_A1_OUT1_BUFF;
input 	L_WHEEL_SENS_A1_OUT2_BUFF;
input 	L_WHEEL_SENS_A2_OUT1_BUFF;
input 	L_WHEEL_SENS_A2_OUT2_BUFF;
input 	L_WHEEL_SENS_SPARE_OUT1_BUFF;
input 	L_WHEEL_SENS_SPARE_OUT2_BUFF;
output 	LED_1;
output 	LED_2;
output 	LED_3;
output 	LED_4;
output 	LED_5;
output 	LED_6;
output 	LED_7;
output 	LED_8;
input 	MICCB_SP_IN_A_F;
input 	MICCB_SP_IN_B_F;
input 	MicCB_ESTOP_OPEN_REQUEST;
input 	MICCB_GEN_SYNC_FAIL;
input 	MICCB_GEN_SYNC_FPGA;
input 	MICCB_SPARE_IO0;
input 	MICCB_SPARE_IO1;
input 	MICCB_SPARE_IO2;
input 	MICCB_SPARE_IO3;
output 	MISO0;
input 	MOSI0;
output 	SCL_ADC;
output 	SDA_ADC;
output 	TEENSY_FPGA_R_RX;
input 	TEENSY_FPGA_R_TX;
output 	TEENSY_FPGA_L_RX;
input 	TEENSY_FPGA_L_TX;
output 	OPEN_ELO_REQUEST;
input 	PS_PG_FPGA;
output 	R_TOOL_EX_LED_DIN;
input 	R_4MB_SER_IN_ER;
input 	R_4MB_SER_IN_SE;
input 	R_EEF_SER_IN_ER;
input 	R_EEF_SER_IN_SE;
output 	R_LED_DIN;
input 	R_M5B_SER_IN_ER;
input 	R_M5B_SER_IN_SE;
input 	R_NC_switch_TOOL_EX_FPGA;
input 	R_NO_switch_TOOL_EX_FPGA;
input 	R_POS_SENS_0_OUT1_BUFF;
input 	R_POS_SENS_0_OUT2_BUFF;
input 	R_POS_SENS_1_OUT1_BUFF;
input 	R_POS_SENS_1_OUT2_BUFF;
input 	R_POS_SENS_OUT1_BUFF;
input 	R_POS_SENS_OUT2_BUFF;
input 	R_ROBOT_DIFF_SP1;
input 	R_ROBOT_DIFF_SP2;
input 	R_SCU_Invalid_n;
input 	R_SER_RX_ER;
input 	R_WHEEL_SENS_A1_OUT1_BUFF;
input 	R_WHEEL_SENS_A1_OUT2_BUFF;
input 	R_WHEEL_SENS_A2_OUT1_BUFF;
input 	R_WHEEL_SENS_A2_OUT2_BUFF;
input 	R_WHEEL_SENS_SPARE_OUT1_BUFF;
input 	R_WHEEL_SENS_SPARE_OUT2_BUFF;
output 	ROBOT_ESTOP_LED_DIN;
output 	S_LED_DIN;
input 	SCK0;
input 	SPARE1_ANALOG_SW_0_SEL_FPGA;
input 	SPARE1_ANALOG_SW_1_SEL_FPGA;
input 	SPARE1_ANALOG_SW_SEL_FPGA;
input 	SPARE1_DIFF0;
input 	SPARE1_DIFF1;
input 	SPARE1_DIFF2;
input 	SPARE1_DIFF3;
input 	SPARE1_IO0_FPGA;
input 	SPARE1_IO1_FPGA;
input 	SPARE1_IO2_FPGA;
input 	SPARE1_IO3_FPGA;
input 	SPARE2_ANALOG_SW_0_SEL_FPGA;
input 	SPARE2_ANALOG_SW_1_SEL_FPGA;
input 	SPARE2_ANALOG_SW_SEL_FPGA;
input 	SPARE2_DIFF0;
input 	SPARE2_DIFF1;
input 	SPARE2_DIFF2;
input 	SPARE2_DIFF3;
input 	SPARE2_IO0_FPGA;
input 	SPARE2_IO1_FPGA;
input 	SPARE2_IO2_FPGA;
input 	SPARE2_IO3_FPGA;
input 	SSR_ON_FPGA;
input 	Teensy_FPGA_SP0;
input 	Teensy_FPGA_SP1;
input 	Teensy_FPGA_SP2;
input 	TEENSY_LEDS_STRIP_DO;

// Design Ports Information
// RST_WD	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A_24V_L_EN	=>  Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B_24V_L_EN	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A_24V_R_EN	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B_24V_R_EN	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A_35V_L_EN	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B_35V_L_EN	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A_35V_R_EN	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B_35V_R_EN	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// BIT_SSR_SW	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CONFIG_SEL	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_RESETn	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ESTOP_DELAY	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ESTOP_OPEN_REQUEST	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ESTOP_STATUS	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ESTOP_STATUS_FAIL	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FAN1_PWM	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FAN1_TACHO_BUFF	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FAN2_PWM	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FAN2_TACHO_BUFF	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FLA_PWR_DIS	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA4V_DIS	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_DIAG_ACT	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_ESTOP_REQ	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_FAULT	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_INT	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_L_ROBOT_RX	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_L_ROBOT_TX	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_L_SP_TX	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_R_ROBOT_RX	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FPGA_R_ROBOT_TX	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_R_SP_TX	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA_WHEEL_STOP_ELO	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA1	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA10	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA11	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA12	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA13	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA2	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA3	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA4	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA5	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA6	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA7	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA8	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FPGA9	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// L_TOOL_EX_LED_DIN	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// L_4MB_SER_IN_ER	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_4MB_SER_IN_SE	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_EEF_SER_IN_ER	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_EEF_SER_IN_SE	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_LED_DIN	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// L_M5B_SER_IN_ER	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_M5B_SER_IN_SE	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_NC_switch_TOOL_EX_FPGA	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_NO_switch_TOOL_EX_FPGA	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_0_OUT1_BUFF	=>  Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_0_OUT2_BUFF	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_1_OUT1_BUFF	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_1_OUT2_BUFF	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_OUT1_BUFF	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_POS_SENS_OUT2_BUFF	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_ROBOT_DIFF_SP2	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_SCU_INVALIDn	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_SER_RX_ER	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_A1_OUT1_BUFF	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_A1_OUT2_BUFF	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_A2_OUT1_BUFF	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_A2_OUT2_BUFF	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_SPARE_OUT1_BUFF	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// L_WHEEL_SENS_SPARE_OUT2_BUFF	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LED_1	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_2	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_3	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_4	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_5	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_6	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_7	=>  Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED_8	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MICCB_SP_IN_A_F	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MICCB_SP_IN_B_F	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MicCB_ESTOP_OPEN_REQUEST	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MICCB_GEN_SYNC_FAIL	=>  Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MICCB_GEN_SYNC_FPGA	=>  Location: PIN_P10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MICCB_SPARE_IO0	=>  Location: PIN_J16,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// MICCB_SPARE_IO1	=>  Location: PIN_K15,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// MICCB_SPARE_IO2	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MICCB_SPARE_IO3	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MISO0	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SCL_ADC	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDA_ADC	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TEENSY_FPGA_R_RX	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TEENSY_FPGA_R_TX	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TEENSY_FPGA_L_RX	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TEENSY_FPGA_L_TX	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OPEN_ELO_REQUEST	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS_PG_FPGA	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_TOOL_EX_LED_DIN	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// R_4MB_SER_IN_ER	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_4MB_SER_IN_SE	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_EEF_SER_IN_ER	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_EEF_SER_IN_SE	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_LED_DIN	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// R_M5B_SER_IN_ER	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_M5B_SER_IN_SE	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_NC_switch_TOOL_EX_FPGA	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_NO_switch_TOOL_EX_FPGA	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_0_OUT1_BUFF	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_0_OUT2_BUFF	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_1_OUT1_BUFF	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_1_OUT2_BUFF	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_OUT1_BUFF	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_POS_SENS_OUT2_BUFF	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_ROBOT_DIFF_SP1	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_ROBOT_DIFF_SP2	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_SCU_Invalid_n	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_SER_RX_ER	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_A1_OUT1_BUFF	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_A1_OUT2_BUFF	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_A2_OUT1_BUFF	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_A2_OUT2_BUFF	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_SPARE_OUT1_BUFF	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// R_WHEEL_SENS_SPARE_OUT2_BUFF	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ROBOT_ESTOP_LED_DIN	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// S_LED_DIN	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SPARE1_ANALOG_SW_0_SEL_FPGA	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_ANALOG_SW_1_SEL_FPGA	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_ANALOG_SW_SEL_FPGA	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_DIFF0	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_DIFF1	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_DIFF2	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_DIFF3	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_IO0_FPGA	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_IO1_FPGA	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_IO2_FPGA	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE1_IO3_FPGA	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_ANALOG_SW_0_SEL_FPGA	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_ANALOG_SW_1_SEL_FPGA	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_ANALOG_SW_SEL_FPGA	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_DIFF0	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_DIFF1	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_DIFF2	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_DIFF3	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_IO0_FPGA	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_IO1_FPGA	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_IO2_FPGA	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SPARE2_IO3_FPGA	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SSR_ON_FPGA	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Teensy_FPGA_SP0	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Teensy_FPGA_SP1	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Teensy_FPGA_SP2	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TEENSY_LEDS_STRIP_DO	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK_100M	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SCK0	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CS0	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MOSI0	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \RST_WD~input_o ;
wire \CONFIG_SEL~input_o ;
wire \CPU_RESETn~input_o ;
wire \ESTOP_OPEN_REQUEST~input_o ;
wire \ESTOP_STATUS~input_o ;
wire \ESTOP_STATUS_FAIL~input_o ;
wire \FAN1_TACHO_BUFF~input_o ;
wire \FAN2_TACHO_BUFF~input_o ;
wire \FLA_PWR_DIS~input_o ;
wire \FPGA_L_ROBOT_RX~input_o ;
wire \FPGA_R_ROBOT_RX~input_o ;
wire \L_4MB_SER_IN_ER~input_o ;
wire \L_4MB_SER_IN_SE~input_o ;
wire \L_EEF_SER_IN_ER~input_o ;
wire \L_EEF_SER_IN_SE~input_o ;
wire \L_M5B_SER_IN_ER~input_o ;
wire \L_M5B_SER_IN_SE~input_o ;
wire \L_NC_switch_TOOL_EX_FPGA~input_o ;
wire \L_NO_switch_TOOL_EX_FPGA~input_o ;
wire \L_POS_SENS_0_OUT1_BUFF~input_o ;
wire \L_POS_SENS_0_OUT2_BUFF~input_o ;
wire \L_POS_SENS_1_OUT1_BUFF~input_o ;
wire \L_POS_SENS_1_OUT2_BUFF~input_o ;
wire \L_POS_SENS_OUT1_BUFF~input_o ;
wire \L_POS_SENS_OUT2_BUFF~input_o ;
wire \L_ROBOT_DIFF_SP2~input_o ;
wire \L_SCU_INVALIDn~input_o ;
wire \L_SER_RX_ER~input_o ;
wire \L_WHEEL_SENS_A1_OUT1_BUFF~input_o ;
wire \L_WHEEL_SENS_A1_OUT2_BUFF~input_o ;
wire \L_WHEEL_SENS_A2_OUT1_BUFF~input_o ;
wire \L_WHEEL_SENS_A2_OUT2_BUFF~input_o ;
wire \L_WHEEL_SENS_SPARE_OUT1_BUFF~input_o ;
wire \L_WHEEL_SENS_SPARE_OUT2_BUFF~input_o ;
wire \MICCB_SP_IN_A_F~input_o ;
wire \MICCB_SP_IN_B_F~input_o ;
wire \MicCB_ESTOP_OPEN_REQUEST~input_o ;
wire \MICCB_GEN_SYNC_FAIL~input_o ;
wire \MICCB_GEN_SYNC_FPGA~input_o ;
wire \MICCB_SPARE_IO0~input_o ;
wire \MICCB_SPARE_IO1~input_o ;
wire \MICCB_SPARE_IO2~input_o ;
wire \MICCB_SPARE_IO3~input_o ;
wire \TEENSY_FPGA_R_TX~input_o ;
wire \TEENSY_FPGA_L_TX~input_o ;
wire \PS_PG_FPGA~input_o ;
wire \R_4MB_SER_IN_ER~input_o ;
wire \R_4MB_SER_IN_SE~input_o ;
wire \R_EEF_SER_IN_ER~input_o ;
wire \R_EEF_SER_IN_SE~input_o ;
wire \R_M5B_SER_IN_ER~input_o ;
wire \R_M5B_SER_IN_SE~input_o ;
wire \R_NC_switch_TOOL_EX_FPGA~input_o ;
wire \R_NO_switch_TOOL_EX_FPGA~input_o ;
wire \R_POS_SENS_0_OUT1_BUFF~input_o ;
wire \R_POS_SENS_0_OUT2_BUFF~input_o ;
wire \R_POS_SENS_1_OUT1_BUFF~input_o ;
wire \R_POS_SENS_1_OUT2_BUFF~input_o ;
wire \R_POS_SENS_OUT1_BUFF~input_o ;
wire \R_POS_SENS_OUT2_BUFF~input_o ;
wire \R_ROBOT_DIFF_SP1~input_o ;
wire \R_ROBOT_DIFF_SP2~input_o ;
wire \R_SCU_Invalid_n~input_o ;
wire \R_SER_RX_ER~input_o ;
wire \R_WHEEL_SENS_A1_OUT1_BUFF~input_o ;
wire \R_WHEEL_SENS_A1_OUT2_BUFF~input_o ;
wire \R_WHEEL_SENS_A2_OUT1_BUFF~input_o ;
wire \R_WHEEL_SENS_A2_OUT2_BUFF~input_o ;
wire \R_WHEEL_SENS_SPARE_OUT1_BUFF~input_o ;
wire \R_WHEEL_SENS_SPARE_OUT2_BUFF~input_o ;
wire \SPARE1_ANALOG_SW_0_SEL_FPGA~input_o ;
wire \SPARE1_ANALOG_SW_1_SEL_FPGA~input_o ;
wire \SPARE1_ANALOG_SW_SEL_FPGA~input_o ;
wire \SPARE1_DIFF0~input_o ;
wire \SPARE1_DIFF1~input_o ;
wire \SPARE1_DIFF2~input_o ;
wire \SPARE1_DIFF3~input_o ;
wire \SPARE1_IO0_FPGA~input_o ;
wire \SPARE1_IO1_FPGA~input_o ;
wire \SPARE1_IO2_FPGA~input_o ;
wire \SPARE1_IO3_FPGA~input_o ;
wire \SPARE2_ANALOG_SW_0_SEL_FPGA~input_o ;
wire \SPARE2_ANALOG_SW_1_SEL_FPGA~input_o ;
wire \SPARE2_ANALOG_SW_SEL_FPGA~input_o ;
wire \SPARE2_DIFF0~input_o ;
wire \SPARE2_DIFF1~input_o ;
wire \SPARE2_DIFF2~input_o ;
wire \SPARE2_DIFF3~input_o ;
wire \SPARE2_IO0_FPGA~input_o ;
wire \SPARE2_IO1_FPGA~input_o ;
wire \SPARE2_IO2_FPGA~input_o ;
wire \SPARE2_IO3_FPGA~input_o ;
wire \SSR_ON_FPGA~input_o ;
wire \Teensy_FPGA_SP0~input_o ;
wire \Teensy_FPGA_SP1~input_o ;
wire \Teensy_FPGA_SP2~input_o ;
wire \TEENSY_LEDS_STRIP_DO~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \ESTOP_DELAY~output_o ;
wire \MISO0~output_o ;
wire \A_24V_L_EN~output_o ;
wire \B_24V_L_EN~output_o ;
wire \A_24V_R_EN~output_o ;
wire \B_24V_R_EN~output_o ;
wire \A_35V_L_EN~output_o ;
wire \B_35V_L_EN~output_o ;
wire \A_35V_R_EN~output_o ;
wire \B_35V_R_EN~output_o ;
wire \BIT_SSR_SW~output_o ;
wire \FAN1_PWM~output_o ;
wire \FAN2_PWM~output_o ;
wire \FPGA4V_DIS~output_o ;
wire \FPGA_DIAG_ACT~output_o ;
wire \FPGA_ESTOP_REQ~output_o ;
wire \FPGA_FAULT~output_o ;
wire \FPGA_INT~output_o ;
wire \FPGA_L_ROBOT_TX~output_o ;
wire \FPGA_L_SP_TX~output_o ;
wire \FPGA_R_ROBOT_TX~output_o ;
wire \FPGA_R_SP_TX~output_o ;
wire \FPGA_WHEEL_STOP_ELO~output_o ;
wire \FPGA1~output_o ;
wire \FPGA10~output_o ;
wire \FPGA11~output_o ;
wire \FPGA12~output_o ;
wire \FPGA13~output_o ;
wire \FPGA2~output_o ;
wire \FPGA3~output_o ;
wire \FPGA4~output_o ;
wire \FPGA5~output_o ;
wire \FPGA6~output_o ;
wire \FPGA7~output_o ;
wire \FPGA8~output_o ;
wire \FPGA9~output_o ;
wire \L_TOOL_EX_LED_DIN~output_o ;
wire \L_LED_DIN~output_o ;
wire \LED_1~output_o ;
wire \LED_2~output_o ;
wire \LED_3~output_o ;
wire \LED_4~output_o ;
wire \LED_5~output_o ;
wire \LED_6~output_o ;
wire \LED_7~output_o ;
wire \LED_8~output_o ;
wire \SCL_ADC~output_o ;
wire \SDA_ADC~output_o ;
wire \TEENSY_FPGA_R_RX~output_o ;
wire \TEENSY_FPGA_L_RX~output_o ;
wire \OPEN_ELO_REQUEST~output_o ;
wire \R_TOOL_EX_LED_DIN~output_o ;
wire \R_LED_DIN~output_o ;
wire \ROBOT_ESTOP_LED_DIN~output_o ;
wire \S_LED_DIN~output_o ;
wire \CLK_100M~input_o ;
wire \CLK_100M~inputclkctrl_outclk ;
wire \SCK0~input_o ;
wire \rcb_spi_inst|sclk_meta~feeder_combout ;
wire \rcb_spi_inst|sclk_meta~q ;
wire \rcb_spi_inst|sclk_syn~0_combout ;
wire \rcb_spi_inst|sclk_syn~q ;
wire \rcb_spi_inst|spi_clk_reg~0_combout ;
wire \rcb_spi_inst|spi_clk_reg~q ;
wire \rcb_spi_inst|sclk_posedge~combout ;
wire \rcb_spi_inst|state.MISO_DATA~q ;
wire \rcb_spi_inst|data_cnt[0]~6_combout ;
wire \rcb_spi_inst|com_rdy~0_combout ;
wire \CS0~input_o ;
wire \rcb_spi_inst|cs_n_meta~q ;
wire \rcb_spi_inst|cs_n_syn~0_combout ;
wire \rcb_spi_inst|cs_n_syn~q ;
wire \rcb_spi_inst|next_state~0_combout ;
wire \MOSI0~input_o ;
wire \rcb_spi_inst|mosi_meta~feeder_combout ;
wire \rcb_spi_inst|mosi_meta~q ;
wire \rcb_spi_inst|mosi_syn~0_combout ;
wire \rcb_spi_inst|mosi_syn~q ;
wire \rcb_spi_inst|shift_reg[0]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[2]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[3]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[4]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[5]~feeder_combout ;
wire \rcb_spi_inst|shift_reg[6]~feeder_combout ;
wire \rcb_spi_inst|Equal2~0_combout ;
wire \rcb_spi_inst|Equal2~1_combout ;
wire \rcb_spi_inst|Equal2~2_combout ;
wire \rcb_spi_inst|state.CMD~q ;
wire \rcb_spi_inst|Selector2~0_combout ;
wire \rcb_spi_inst|Selector2~1_combout ;
wire \rcb_spi_inst|state.ADDR~q ;
wire \rcb_spi_inst|WideNor1~combout ;
wire \rcb_spi_inst|spi_mode.UNDEF_MODE~q ;
wire \rcb_spi_inst|Selector0~0_combout ;
wire \rcb_spi_inst|Selector0~1_combout ;
wire \rcb_spi_inst|Selector0~2_combout ;
wire \rcb_spi_inst|state.IDLE~q ;
wire \rcb_spi_inst|Selector1~0_combout ;
wire \rcb_spi_inst|com_rdy~1_combout ;
wire \rcb_spi_inst|com_rdy~q ;
wire \rcb_spi_inst|spi_mode.WRITE_MODE~q ;
wire \rcb_spi_inst|Selector3~0_combout ;
wire \rcb_spi_inst|Selector3~1_combout ;
wire \rcb_spi_inst|state.MOSI_DATA~q ;
wire \rcb_spi_inst|Selector0~3_combout ;
wire \rcb_spi_inst|data_cnt[5]~18_combout ;
wire \rcb_spi_inst|data_cnt[5]~19_combout ;
wire \rcb_spi_inst|data_cnt[0]~7 ;
wire \rcb_spi_inst|data_cnt[1]~8_combout ;
wire \rcb_spi_inst|data_cnt[1]~9 ;
wire \rcb_spi_inst|data_cnt[2]~10_combout ;
wire \rcb_spi_inst|data_cnt[2]~11 ;
wire \rcb_spi_inst|data_cnt[3]~12_combout ;
wire \rcb_spi_inst|data_cnt[3]~13 ;
wire \rcb_spi_inst|data_cnt[4]~14_combout ;
wire \rcb_spi_inst|data_cnt[4]~15 ;
wire \rcb_spi_inst|data_cnt[5]~16_combout ;
wire \rcb_spi_inst|addr_rdy~0_combout ;
wire \rcb_spi_inst|addr_rdy~q ;
wire \rcb_spi_inst|Equal3~0_combout ;
wire \rcb_spi_inst|spi_mode.READ_MODE~q ;
wire \rcb_spi_inst|Selector4~0_combout ;
wire \rcb_spi_inst|Selector4~1_combout ;
wire \rcb_spi_inst|Selector11~0_combout ;
wire \rcb_spi_inst|Selector11~1_combout ;
wire \rcb_spi_inst|Selector11~2_combout ;
wire \rcb_spi_inst|send_miso~q ;
wire \rcb_spi_inst|miso~0_combout ;
wire \rcb_spi_inst|miso~1_combout ;
wire \rcb_spi_inst|miso~q ;
wire \rcb_spi_inst|Selector12~0_combout ;
wire \rcb_spi_inst|miso_en~q ;
wire [5:0] \rcb_spi_inst|data_cnt ;
wire [55:0] \rcb_spi_inst|shift_reg ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y44_N20
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
fiftyfivenm_io_obuf \ESTOP_DELAY~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ESTOP_DELAY~output_o ),
	.obar());
// synopsys translate_off
defparam \ESTOP_DELAY~output .bus_hold = "false";
defparam \ESTOP_DELAY~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N30
fiftyfivenm_io_obuf \MISO0~output (
	.i(\rcb_spi_inst|miso~q ),
	.oe(\rcb_spi_inst|miso_en~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MISO0~output_o ),
	.obar());
// synopsys translate_off
defparam \MISO0~output .bus_hold = "false";
defparam \MISO0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N16
fiftyfivenm_io_obuf \A_24V_L_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_24V_L_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \A_24V_L_EN~output .bus_hold = "false";
defparam \A_24V_L_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N23
fiftyfivenm_io_obuf \B_24V_L_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_24V_L_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \B_24V_L_EN~output .bus_hold = "false";
defparam \B_24V_L_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N2
fiftyfivenm_io_obuf \A_24V_R_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_24V_R_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \A_24V_R_EN~output .bus_hold = "false";
defparam \A_24V_R_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N9
fiftyfivenm_io_obuf \B_24V_R_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_24V_R_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \B_24V_R_EN~output .bus_hold = "false";
defparam \B_24V_R_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N16
fiftyfivenm_io_obuf \A_35V_L_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_35V_L_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \A_35V_L_EN~output .bus_hold = "false";
defparam \A_35V_L_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N23
fiftyfivenm_io_obuf \B_35V_L_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_35V_L_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \B_35V_L_EN~output .bus_hold = "false";
defparam \B_35V_L_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N2
fiftyfivenm_io_obuf \A_35V_R_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A_35V_R_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \A_35V_R_EN~output .bus_hold = "false";
defparam \A_35V_R_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N9
fiftyfivenm_io_obuf \B_35V_R_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B_35V_R_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \B_35V_R_EN~output .bus_hold = "false";
defparam \B_35V_R_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
fiftyfivenm_io_obuf \BIT_SSR_SW~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BIT_SSR_SW~output_o ),
	.obar());
// synopsys translate_off
defparam \BIT_SSR_SW~output .bus_hold = "false";
defparam \BIT_SSR_SW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \FAN1_PWM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FAN1_PWM~output_o ),
	.obar());
// synopsys translate_off
defparam \FAN1_PWM~output .bus_hold = "false";
defparam \FAN1_PWM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N2
fiftyfivenm_io_obuf \FAN2_PWM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FAN2_PWM~output_o ),
	.obar());
// synopsys translate_off
defparam \FAN2_PWM~output .bus_hold = "false";
defparam \FAN2_PWM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N30
fiftyfivenm_io_obuf \FPGA4V_DIS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA4V_DIS~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA4V_DIS~output .bus_hold = "false";
defparam \FPGA4V_DIS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
fiftyfivenm_io_obuf \FPGA_DIAG_ACT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_DIAG_ACT~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_DIAG_ACT~output .bus_hold = "false";
defparam \FPGA_DIAG_ACT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \FPGA_ESTOP_REQ~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_ESTOP_REQ~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_ESTOP_REQ~output .bus_hold = "false";
defparam \FPGA_ESTOP_REQ~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \FPGA_FAULT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_FAULT~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_FAULT~output .bus_hold = "false";
defparam \FPGA_FAULT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \FPGA_INT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_INT~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_INT~output .bus_hold = "false";
defparam \FPGA_INT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N16
fiftyfivenm_io_obuf \FPGA_L_ROBOT_TX~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_L_ROBOT_TX~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_L_ROBOT_TX~output .bus_hold = "false";
defparam \FPGA_L_ROBOT_TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
fiftyfivenm_io_obuf \FPGA_L_SP_TX~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_L_SP_TX~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_L_SP_TX~output .bus_hold = "false";
defparam \FPGA_L_SP_TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N23
fiftyfivenm_io_obuf \FPGA_R_ROBOT_TX~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_R_ROBOT_TX~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_R_ROBOT_TX~output .bus_hold = "false";
defparam \FPGA_R_ROBOT_TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
fiftyfivenm_io_obuf \FPGA_R_SP_TX~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_R_SP_TX~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_R_SP_TX~output .bus_hold = "false";
defparam \FPGA_R_SP_TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
fiftyfivenm_io_obuf \FPGA_WHEEL_STOP_ELO~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA_WHEEL_STOP_ELO~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA_WHEEL_STOP_ELO~output .bus_hold = "false";
defparam \FPGA_WHEEL_STOP_ELO~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N16
fiftyfivenm_io_obuf \FPGA1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA1~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA1~output .bus_hold = "false";
defparam \FPGA1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
fiftyfivenm_io_obuf \FPGA10~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA10~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA10~output .bus_hold = "false";
defparam \FPGA10~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N23
fiftyfivenm_io_obuf \FPGA11~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA11~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA11~output .bus_hold = "false";
defparam \FPGA11~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \FPGA12~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA12~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA12~output .bus_hold = "false";
defparam \FPGA12~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N16
fiftyfivenm_io_obuf \FPGA13~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA13~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA13~output .bus_hold = "false";
defparam \FPGA13~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \FPGA2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA2~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA2~output .bus_hold = "false";
defparam \FPGA2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N23
fiftyfivenm_io_obuf \FPGA3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA3~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA3~output .bus_hold = "false";
defparam \FPGA3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N16
fiftyfivenm_io_obuf \FPGA4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA4~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA4~output .bus_hold = "false";
defparam \FPGA4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \FPGA5~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA5~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA5~output .bus_hold = "false";
defparam \FPGA5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \FPGA6~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA6~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA6~output .bus_hold = "false";
defparam \FPGA6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \FPGA7~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA7~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA7~output .bus_hold = "false";
defparam \FPGA7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \FPGA8~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA8~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA8~output .bus_hold = "false";
defparam \FPGA8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
fiftyfivenm_io_obuf \FPGA9~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FPGA9~output_o ),
	.obar());
// synopsys translate_off
defparam \FPGA9~output .bus_hold = "false";
defparam \FPGA9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N23
fiftyfivenm_io_obuf \L_TOOL_EX_LED_DIN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\L_TOOL_EX_LED_DIN~output_o ),
	.obar());
// synopsys translate_off
defparam \L_TOOL_EX_LED_DIN~output .bus_hold = "false";
defparam \L_TOOL_EX_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N23
fiftyfivenm_io_obuf \L_LED_DIN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\L_LED_DIN~output_o ),
	.obar());
// synopsys translate_off
defparam \L_LED_DIN~output .bus_hold = "false";
defparam \L_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
fiftyfivenm_io_obuf \LED_1~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_1~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_1~output .bus_hold = "false";
defparam \LED_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N30
fiftyfivenm_io_obuf \LED_2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_2~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_2~output .bus_hold = "false";
defparam \LED_2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
fiftyfivenm_io_obuf \LED_3~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_3~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_3~output .bus_hold = "false";
defparam \LED_3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
fiftyfivenm_io_obuf \LED_4~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_4~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_4~output .bus_hold = "false";
defparam \LED_4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N9
fiftyfivenm_io_obuf \LED_5~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_5~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_5~output .bus_hold = "false";
defparam \LED_5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
fiftyfivenm_io_obuf \LED_6~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_6~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_6~output .bus_hold = "false";
defparam \LED_6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
fiftyfivenm_io_obuf \LED_7~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_7~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_7~output .bus_hold = "false";
defparam \LED_7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
fiftyfivenm_io_obuf \LED_8~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_8~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_8~output .bus_hold = "false";
defparam \LED_8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \SCL_ADC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SCL_ADC~output_o ),
	.obar());
// synopsys translate_off
defparam \SCL_ADC~output .bus_hold = "false";
defparam \SCL_ADC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N24
fiftyfivenm_io_obuf \SDA_ADC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDA_ADC~output_o ),
	.obar());
// synopsys translate_off
defparam \SDA_ADC~output .bus_hold = "false";
defparam \SDA_ADC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \TEENSY_FPGA_R_RX~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TEENSY_FPGA_R_RX~output_o ),
	.obar());
// synopsys translate_off
defparam \TEENSY_FPGA_R_RX~output .bus_hold = "false";
defparam \TEENSY_FPGA_R_RX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N16
fiftyfivenm_io_obuf \TEENSY_FPGA_L_RX~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TEENSY_FPGA_L_RX~output_o ),
	.obar());
// synopsys translate_off
defparam \TEENSY_FPGA_L_RX~output .bus_hold = "false";
defparam \TEENSY_FPGA_L_RX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \OPEN_ELO_REQUEST~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OPEN_ELO_REQUEST~output_o ),
	.obar());
// synopsys translate_off
defparam \OPEN_ELO_REQUEST~output .bus_hold = "false";
defparam \OPEN_ELO_REQUEST~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
fiftyfivenm_io_obuf \R_TOOL_EX_LED_DIN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_TOOL_EX_LED_DIN~output_o ),
	.obar());
// synopsys translate_off
defparam \R_TOOL_EX_LED_DIN~output .bus_hold = "false";
defparam \R_TOOL_EX_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
fiftyfivenm_io_obuf \R_LED_DIN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\R_LED_DIN~output_o ),
	.obar());
// synopsys translate_off
defparam \R_LED_DIN~output .bus_hold = "false";
defparam \R_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \ROBOT_ESTOP_LED_DIN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ROBOT_ESTOP_LED_DIN~output_o ),
	.obar());
// synopsys translate_off
defparam \ROBOT_ESTOP_LED_DIN~output .bus_hold = "false";
defparam \ROBOT_ESTOP_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
fiftyfivenm_io_obuf \S_LED_DIN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\S_LED_DIN~output_o ),
	.obar());
// synopsys translate_off
defparam \S_LED_DIN~output .bus_hold = "false";
defparam \S_LED_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
fiftyfivenm_io_ibuf \CLK_100M~input (
	.i(CLK_100M),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLK_100M~input_o ));
// synopsys translate_off
defparam \CLK_100M~input .bus_hold = "false";
defparam \CLK_100M~input .listen_to_nsleep_signal = "false";
defparam \CLK_100M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \CLK_100M~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK_100M~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_100M~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK_100M~inputclkctrl .clock_type = "global clock";
defparam \CLK_100M~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X22_Y39_N15
fiftyfivenm_io_ibuf \SCK0~input (
	.i(SCK0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SCK0~input_o ));
// synopsys translate_off
defparam \SCK0~input .bus_hold = "false";
defparam \SCK0~input .listen_to_nsleep_signal = "false";
defparam \SCK0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|sclk_meta~feeder (
// Equation(s):
// \rcb_spi_inst|sclk_meta~feeder_combout  = \SCK0~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SCK0~input_o ),
	.cin(gnd),
	.combout(\rcb_spi_inst|sclk_meta~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|sclk_meta~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|sclk_meta~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y36_N11
dffeas \rcb_spi_inst|sclk_meta (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|sclk_meta~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|sclk_meta~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|sclk_meta .is_wysiwyg = "true";
defparam \rcb_spi_inst|sclk_meta .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|sclk_syn~0 (
// Equation(s):
// \rcb_spi_inst|sclk_syn~0_combout  = (\rcb_spi_inst|sclk_meta~q  & \SCK0~input_o )

	.dataa(\rcb_spi_inst|sclk_meta~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SCK0~input_o ),
	.cin(gnd),
	.combout(\rcb_spi_inst|sclk_syn~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|sclk_syn~0 .lut_mask = 16'hAA00;
defparam \rcb_spi_inst|sclk_syn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y36_N19
dffeas \rcb_spi_inst|sclk_syn (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|sclk_syn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|sclk_syn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|sclk_syn .is_wysiwyg = "true";
defparam \rcb_spi_inst|sclk_syn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|spi_clk_reg~0 (
// Equation(s):
// \rcb_spi_inst|spi_clk_reg~0_combout  = !\rcb_spi_inst|sclk_syn~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|sclk_syn~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|spi_clk_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|spi_clk_reg~0 .lut_mask = 16'h00FF;
defparam \rcb_spi_inst|spi_clk_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y36_N13
dffeas \rcb_spi_inst|spi_clk_reg (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|spi_clk_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|spi_clk_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|spi_clk_reg .is_wysiwyg = "true";
defparam \rcb_spi_inst|spi_clk_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|sclk_posedge (
// Equation(s):
// \rcb_spi_inst|sclk_posedge~combout  = (\rcb_spi_inst|spi_clk_reg~q  & \rcb_spi_inst|sclk_syn~q )

	.dataa(\rcb_spi_inst|spi_clk_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|sclk_syn~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|sclk_posedge~combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|sclk_posedge .lut_mask = 16'hAA00;
defparam \rcb_spi_inst|sclk_posedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N9
dffeas \rcb_spi_inst|state.MISO_DATA (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|Selector4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|state.MISO_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|state.MISO_DATA .is_wysiwyg = "true";
defparam \rcb_spi_inst|state.MISO_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|data_cnt[0]~6 (
// Equation(s):
// \rcb_spi_inst|data_cnt[0]~6_combout  = \rcb_spi_inst|data_cnt [0] $ (VCC)
// \rcb_spi_inst|data_cnt[0]~7  = CARRY(\rcb_spi_inst|data_cnt [0])

	.dataa(gnd),
	.datab(\rcb_spi_inst|data_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rcb_spi_inst|data_cnt[0]~6_combout ),
	.cout(\rcb_spi_inst|data_cnt[0]~7 ));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[0]~6 .lut_mask = 16'h33CC;
defparam \rcb_spi_inst|data_cnt[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|com_rdy~0 (
// Equation(s):
// \rcb_spi_inst|com_rdy~0_combout  = (\rcb_spi_inst|data_cnt [1] & (\rcb_spi_inst|data_cnt [0] & (!\rcb_spi_inst|data_cnt [3] & \rcb_spi_inst|data_cnt [2])))

	.dataa(\rcb_spi_inst|data_cnt [1]),
	.datab(\rcb_spi_inst|data_cnt [0]),
	.datac(\rcb_spi_inst|data_cnt [3]),
	.datad(\rcb_spi_inst|data_cnt [2]),
	.cin(gnd),
	.combout(\rcb_spi_inst|com_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|com_rdy~0 .lut_mask = 16'h0800;
defparam \rcb_spi_inst|com_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y39_N1
fiftyfivenm_io_ibuf \CS0~input (
	.i(CS0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CS0~input_o ));
// synopsys translate_off
defparam \CS0~input .bus_hold = "false";
defparam \CS0~input .listen_to_nsleep_signal = "false";
defparam \CS0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y36_N5
dffeas \rcb_spi_inst|cs_n_meta (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CS0~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|cs_n_meta~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|cs_n_meta .is_wysiwyg = "true";
defparam \rcb_spi_inst|cs_n_meta .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N8
fiftyfivenm_lcell_comb \rcb_spi_inst|cs_n_syn~0 (
// Equation(s):
// \rcb_spi_inst|cs_n_syn~0_combout  = (\CS0~input_o  & \rcb_spi_inst|cs_n_meta~q )

	.dataa(\CS0~input_o ),
	.datab(gnd),
	.datac(\rcb_spi_inst|cs_n_meta~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rcb_spi_inst|cs_n_syn~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|cs_n_syn~0 .lut_mask = 16'hA0A0;
defparam \rcb_spi_inst|cs_n_syn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y36_N9
dffeas \rcb_spi_inst|cs_n_syn (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|cs_n_syn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|cs_n_syn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|cs_n_syn .is_wysiwyg = "true";
defparam \rcb_spi_inst|cs_n_syn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|next_state~0 (
// Equation(s):
// \rcb_spi_inst|next_state~0_combout  = (\rcb_spi_inst|cs_n_syn~q ) # ((\rcb_spi_inst|data_cnt [5] & (\rcb_spi_inst|data_cnt [4] & \rcb_spi_inst|com_rdy~0_combout )))

	.dataa(\rcb_spi_inst|data_cnt [5]),
	.datab(\rcb_spi_inst|data_cnt [4]),
	.datac(\rcb_spi_inst|com_rdy~0_combout ),
	.datad(\rcb_spi_inst|cs_n_syn~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|next_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|next_state~0 .lut_mask = 16'hFF80;
defparam \rcb_spi_inst|next_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y39_N22
fiftyfivenm_io_ibuf \MOSI0~input (
	.i(MOSI0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MOSI0~input_o ));
// synopsys translate_off
defparam \MOSI0~input .bus_hold = "false";
defparam \MOSI0~input .listen_to_nsleep_signal = "false";
defparam \MOSI0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|mosi_meta~feeder (
// Equation(s):
// \rcb_spi_inst|mosi_meta~feeder_combout  = \MOSI0~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MOSI0~input_o ),
	.cin(gnd),
	.combout(\rcb_spi_inst|mosi_meta~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|mosi_meta~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|mosi_meta~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y36_N19
dffeas \rcb_spi_inst|mosi_meta (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|mosi_meta~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|mosi_meta~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|mosi_meta .is_wysiwyg = "true";
defparam \rcb_spi_inst|mosi_meta .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y36_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|mosi_syn~0 (
// Equation(s):
// \rcb_spi_inst|mosi_syn~0_combout  = (\MOSI0~input_o  & \rcb_spi_inst|mosi_meta~q )

	.dataa(\MOSI0~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|mosi_meta~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|mosi_syn~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|mosi_syn~0 .lut_mask = 16'hAA00;
defparam \rcb_spi_inst|mosi_syn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y36_N17
dffeas \rcb_spi_inst|mosi_syn (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|mosi_syn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|mosi_syn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|mosi_syn .is_wysiwyg = "true";
defparam \rcb_spi_inst|mosi_syn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N8
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[0]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[0]~feeder_combout  = \rcb_spi_inst|mosi_syn~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|mosi_syn~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y36_N9
dffeas \rcb_spi_inst|shift_reg[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[0] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y36_N31
dffeas \rcb_spi_inst|shift_reg[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[1] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[2]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[2]~feeder_combout  = \rcb_spi_inst|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [1]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y36_N27
dffeas \rcb_spi_inst|shift_reg[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[2] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[3]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[3]~feeder_combout  = \rcb_spi_inst|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \rcb_spi_inst|shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y36_N29
dffeas \rcb_spi_inst|shift_reg[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[3] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[4]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[4]~feeder_combout  = \rcb_spi_inst|shift_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [3]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y36_N19
dffeas \rcb_spi_inst|shift_reg[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[4] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[5]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[5]~feeder_combout  = \rcb_spi_inst|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [4]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y36_N21
dffeas \rcb_spi_inst|shift_reg[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[5] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|shift_reg[6]~feeder (
// Equation(s):
// \rcb_spi_inst|shift_reg[6]~feeder_combout  = \rcb_spi_inst|shift_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|shift_reg [5]),
	.cin(gnd),
	.combout(\rcb_spi_inst|shift_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \rcb_spi_inst|shift_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y36_N23
dffeas \rcb_spi_inst|shift_reg[6] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|shift_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[6] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y36_N25
dffeas \rcb_spi_inst|shift_reg[7] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|shift_reg[7] .is_wysiwyg = "true";
defparam \rcb_spi_inst|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y36_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|Equal2~0 (
// Equation(s):
// \rcb_spi_inst|Equal2~0_combout  = (!\rcb_spi_inst|shift_reg [6] & (!\rcb_spi_inst|shift_reg [4] & (!\rcb_spi_inst|shift_reg [7] & !\rcb_spi_inst|shift_reg [5])))

	.dataa(\rcb_spi_inst|shift_reg [6]),
	.datab(\rcb_spi_inst|shift_reg [4]),
	.datac(\rcb_spi_inst|shift_reg [7]),
	.datad(\rcb_spi_inst|shift_reg [5]),
	.cin(gnd),
	.combout(\rcb_spi_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Equal2~0 .lut_mask = 16'h0001;
defparam \rcb_spi_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N8
fiftyfivenm_lcell_comb \rcb_spi_inst|Equal2~1 (
// Equation(s):
// \rcb_spi_inst|Equal2~1_combout  = (\rcb_spi_inst|shift_reg [1] & (\rcb_spi_inst|shift_reg [3] & \rcb_spi_inst|Equal2~0_combout ))

	.dataa(\rcb_spi_inst|shift_reg [1]),
	.datab(\rcb_spi_inst|shift_reg [3]),
	.datac(gnd),
	.datad(\rcb_spi_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Equal2~1 .lut_mask = 16'h8800;
defparam \rcb_spi_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|Equal2~2 (
// Equation(s):
// \rcb_spi_inst|Equal2~2_combout  = (!\rcb_spi_inst|shift_reg [0] & (\rcb_spi_inst|Equal2~1_combout  & !\rcb_spi_inst|shift_reg [2]))

	.dataa(gnd),
	.datab(\rcb_spi_inst|shift_reg [0]),
	.datac(\rcb_spi_inst|Equal2~1_combout ),
	.datad(\rcb_spi_inst|shift_reg [2]),
	.cin(gnd),
	.combout(\rcb_spi_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Equal2~2 .lut_mask = 16'h0030;
defparam \rcb_spi_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N23
dffeas \rcb_spi_inst|state.CMD (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|state.CMD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|state.CMD .is_wysiwyg = "true";
defparam \rcb_spi_inst|state.CMD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector2~0 (
// Equation(s):
// \rcb_spi_inst|Selector2~0_combout  = (\rcb_spi_inst|addr_rdy~q  & (\rcb_spi_inst|state.CMD~q  & ((\rcb_spi_inst|com_rdy~q )))) # (!\rcb_spi_inst|addr_rdy~q  & ((\rcb_spi_inst|state.ADDR~q ) # ((\rcb_spi_inst|state.CMD~q  & \rcb_spi_inst|com_rdy~q ))))

	.dataa(\rcb_spi_inst|addr_rdy~q ),
	.datab(\rcb_spi_inst|state.CMD~q ),
	.datac(\rcb_spi_inst|state.ADDR~q ),
	.datad(\rcb_spi_inst|com_rdy~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector2~0 .lut_mask = 16'hDC50;
defparam \rcb_spi_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector2~1 (
// Equation(s):
// \rcb_spi_inst|Selector2~1_combout  = (!\rcb_spi_inst|cs_n_syn~q  & \rcb_spi_inst|Selector2~0_combout )

	.dataa(\rcb_spi_inst|cs_n_syn~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rcb_spi_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector2~1 .lut_mask = 16'h5500;
defparam \rcb_spi_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N21
dffeas \rcb_spi_inst|state.ADDR (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|state.ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|state.ADDR .is_wysiwyg = "true";
defparam \rcb_spi_inst|state.ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|WideNor1 (
// Equation(s):
// \rcb_spi_inst|WideNor1~combout  = (\rcb_spi_inst|Equal2~1_combout  & (\rcb_spi_inst|shift_reg [0] $ (!\rcb_spi_inst|shift_reg [2])))

	.dataa(gnd),
	.datab(\rcb_spi_inst|shift_reg [0]),
	.datac(\rcb_spi_inst|Equal2~1_combout ),
	.datad(\rcb_spi_inst|shift_reg [2]),
	.cin(gnd),
	.combout(\rcb_spi_inst|WideNor1~combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|WideNor1 .lut_mask = 16'hC030;
defparam \rcb_spi_inst|WideNor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N11
dffeas \rcb_spi_inst|spi_mode.UNDEF_MODE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|WideNor1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|com_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|spi_mode.UNDEF_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|spi_mode.UNDEF_MODE .is_wysiwyg = "true";
defparam \rcb_spi_inst|spi_mode.UNDEF_MODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N12
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector0~0 (
// Equation(s):
// \rcb_spi_inst|Selector0~0_combout  = (\rcb_spi_inst|cs_n_syn~q  & (((\rcb_spi_inst|state.ADDR~q ) # (\rcb_spi_inst|state.CMD~q )) # (!\rcb_spi_inst|state.IDLE~q )))

	.dataa(\rcb_spi_inst|state.IDLE~q ),
	.datab(\rcb_spi_inst|cs_n_syn~q ),
	.datac(\rcb_spi_inst|state.ADDR~q ),
	.datad(\rcb_spi_inst|state.CMD~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector0~0 .lut_mask = 16'hCCC4;
defparam \rcb_spi_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N14
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector0~1 (
// Equation(s):
// \rcb_spi_inst|Selector0~1_combout  = (\rcb_spi_inst|Selector0~0_combout ) # ((\rcb_spi_inst|state.ADDR~q  & (\rcb_spi_inst|addr_rdy~q  & !\rcb_spi_inst|spi_mode.UNDEF_MODE~q )))

	.dataa(\rcb_spi_inst|state.ADDR~q ),
	.datab(\rcb_spi_inst|addr_rdy~q ),
	.datac(\rcb_spi_inst|spi_mode.UNDEF_MODE~q ),
	.datad(\rcb_spi_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector0~1 .lut_mask = 16'hFF08;
defparam \rcb_spi_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector0~2 (
// Equation(s):
// \rcb_spi_inst|Selector0~2_combout  = (!\rcb_spi_inst|Selector0~1_combout  & (((!\rcb_spi_inst|state.MISO_DATA~q  & !\rcb_spi_inst|state.MOSI_DATA~q )) # (!\rcb_spi_inst|next_state~0_combout )))

	.dataa(\rcb_spi_inst|state.MISO_DATA~q ),
	.datab(\rcb_spi_inst|state.MOSI_DATA~q ),
	.datac(\rcb_spi_inst|next_state~0_combout ),
	.datad(\rcb_spi_inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector0~2 .lut_mask = 16'h001F;
defparam \rcb_spi_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y36_N7
dffeas \rcb_spi_inst|state.IDLE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|state.IDLE .is_wysiwyg = "true";
defparam \rcb_spi_inst|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector1~0 (
// Equation(s):
// \rcb_spi_inst|Selector1~0_combout  = (!\rcb_spi_inst|cs_n_syn~q  & (((!\rcb_spi_inst|com_rdy~q  & \rcb_spi_inst|state.CMD~q )) # (!\rcb_spi_inst|state.IDLE~q )))

	.dataa(\rcb_spi_inst|cs_n_syn~q ),
	.datab(\rcb_spi_inst|com_rdy~q ),
	.datac(\rcb_spi_inst|state.CMD~q ),
	.datad(\rcb_spi_inst|state.IDLE~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector1~0 .lut_mask = 16'h1055;
defparam \rcb_spi_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|com_rdy~1 (
// Equation(s):
// \rcb_spi_inst|com_rdy~1_combout  = (!\rcb_spi_inst|data_cnt [5] & (\rcb_spi_inst|com_rdy~0_combout  & (\rcb_spi_inst|Selector1~0_combout  & !\rcb_spi_inst|data_cnt [4])))

	.dataa(\rcb_spi_inst|data_cnt [5]),
	.datab(\rcb_spi_inst|com_rdy~0_combout ),
	.datac(\rcb_spi_inst|Selector1~0_combout ),
	.datad(\rcb_spi_inst|data_cnt [4]),
	.cin(gnd),
	.combout(\rcb_spi_inst|com_rdy~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|com_rdy~1 .lut_mask = 16'h0040;
defparam \rcb_spi_inst|com_rdy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N1
dffeas \rcb_spi_inst|com_rdy (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|com_rdy~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|com_rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|com_rdy .is_wysiwyg = "true";
defparam \rcb_spi_inst|com_rdy .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y36_N13
dffeas \rcb_spi_inst|spi_mode.WRITE_MODE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Equal2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|com_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|spi_mode.WRITE_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|spi_mode.WRITE_MODE .is_wysiwyg = "true";
defparam \rcb_spi_inst|spi_mode.WRITE_MODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector3~0 (
// Equation(s):
// \rcb_spi_inst|Selector3~0_combout  = (!\rcb_spi_inst|cs_n_syn~q  & (\rcb_spi_inst|spi_mode.WRITE_MODE~q  & (\rcb_spi_inst|state.ADDR~q  & \rcb_spi_inst|addr_rdy~q )))

	.dataa(\rcb_spi_inst|cs_n_syn~q ),
	.datab(\rcb_spi_inst|spi_mode.WRITE_MODE~q ),
	.datac(\rcb_spi_inst|state.ADDR~q ),
	.datad(\rcb_spi_inst|addr_rdy~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector3~0 .lut_mask = 16'h4000;
defparam \rcb_spi_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector3~1 (
// Equation(s):
// \rcb_spi_inst|Selector3~1_combout  = (\rcb_spi_inst|Selector3~0_combout ) # ((\rcb_spi_inst|state.MOSI_DATA~q  & !\rcb_spi_inst|next_state~0_combout ))

	.dataa(\rcb_spi_inst|state.MOSI_DATA~q ),
	.datab(gnd),
	.datac(\rcb_spi_inst|Selector3~0_combout ),
	.datad(\rcb_spi_inst|next_state~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector3~1 .lut_mask = 16'hF0FA;
defparam \rcb_spi_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N15
dffeas \rcb_spi_inst|state.MOSI_DATA (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rcb_spi_inst|Selector3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|state.MOSI_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|state.MOSI_DATA .is_wysiwyg = "true";
defparam \rcb_spi_inst|state.MOSI_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N0
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector0~3 (
// Equation(s):
// \rcb_spi_inst|Selector0~3_combout  = (\rcb_spi_inst|state.MOSI_DATA~q ) # (\rcb_spi_inst|state.MISO_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rcb_spi_inst|state.MOSI_DATA~q ),
	.datad(\rcb_spi_inst|state.MISO_DATA~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector0~3 .lut_mask = 16'hFFF0;
defparam \rcb_spi_inst|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N10
fiftyfivenm_lcell_comb \rcb_spi_inst|data_cnt[5]~18 (
// Equation(s):
// \rcb_spi_inst|data_cnt[5]~18_combout  = (((!\rcb_spi_inst|Selector3~0_combout ) # (!\rcb_spi_inst|com_rdy~0_combout )) # (!\rcb_spi_inst|data_cnt [4])) # (!\rcb_spi_inst|data_cnt [5])

	.dataa(\rcb_spi_inst|data_cnt [5]),
	.datab(\rcb_spi_inst|data_cnt [4]),
	.datac(\rcb_spi_inst|com_rdy~0_combout ),
	.datad(\rcb_spi_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|data_cnt[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[5]~18 .lut_mask = 16'h7FFF;
defparam \rcb_spi_inst|data_cnt[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N18
fiftyfivenm_lcell_comb \rcb_spi_inst|data_cnt[5]~19 (
// Equation(s):
// \rcb_spi_inst|data_cnt[5]~19_combout  = (\rcb_spi_inst|Selector0~1_combout ) # (((\rcb_spi_inst|next_state~0_combout  & \rcb_spi_inst|Selector0~3_combout )) # (!\rcb_spi_inst|data_cnt[5]~18_combout ))

	.dataa(\rcb_spi_inst|next_state~0_combout ),
	.datab(\rcb_spi_inst|Selector0~3_combout ),
	.datac(\rcb_spi_inst|Selector0~1_combout ),
	.datad(\rcb_spi_inst|data_cnt[5]~18_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|data_cnt[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[5]~19 .lut_mask = 16'hF8FF;
defparam \rcb_spi_inst|data_cnt[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y36_N21
dffeas \rcb_spi_inst|data_cnt[0] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|data_cnt[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rcb_spi_inst|data_cnt[5]~19_combout ),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[0] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N22
fiftyfivenm_lcell_comb \rcb_spi_inst|data_cnt[1]~8 (
// Equation(s):
// \rcb_spi_inst|data_cnt[1]~8_combout  = (\rcb_spi_inst|data_cnt [1] & (!\rcb_spi_inst|data_cnt[0]~7 )) # (!\rcb_spi_inst|data_cnt [1] & ((\rcb_spi_inst|data_cnt[0]~7 ) # (GND)))
// \rcb_spi_inst|data_cnt[1]~9  = CARRY((!\rcb_spi_inst|data_cnt[0]~7 ) # (!\rcb_spi_inst|data_cnt [1]))

	.dataa(\rcb_spi_inst|data_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rcb_spi_inst|data_cnt[0]~7 ),
	.combout(\rcb_spi_inst|data_cnt[1]~8_combout ),
	.cout(\rcb_spi_inst|data_cnt[1]~9 ));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[1]~8 .lut_mask = 16'h5A5F;
defparam \rcb_spi_inst|data_cnt[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y36_N23
dffeas \rcb_spi_inst|data_cnt[1] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|data_cnt[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rcb_spi_inst|data_cnt[5]~19_combout ),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[1] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|data_cnt[2]~10 (
// Equation(s):
// \rcb_spi_inst|data_cnt[2]~10_combout  = (\rcb_spi_inst|data_cnt [2] & (\rcb_spi_inst|data_cnt[1]~9  $ (GND))) # (!\rcb_spi_inst|data_cnt [2] & (!\rcb_spi_inst|data_cnt[1]~9  & VCC))
// \rcb_spi_inst|data_cnt[2]~11  = CARRY((\rcb_spi_inst|data_cnt [2] & !\rcb_spi_inst|data_cnt[1]~9 ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|data_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rcb_spi_inst|data_cnt[1]~9 ),
	.combout(\rcb_spi_inst|data_cnt[2]~10_combout ),
	.cout(\rcb_spi_inst|data_cnt[2]~11 ));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[2]~10 .lut_mask = 16'hC30C;
defparam \rcb_spi_inst|data_cnt[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y36_N25
dffeas \rcb_spi_inst|data_cnt[2] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|data_cnt[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rcb_spi_inst|data_cnt[5]~19_combout ),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[2] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N26
fiftyfivenm_lcell_comb \rcb_spi_inst|data_cnt[3]~12 (
// Equation(s):
// \rcb_spi_inst|data_cnt[3]~12_combout  = (\rcb_spi_inst|data_cnt [3] & (!\rcb_spi_inst|data_cnt[2]~11 )) # (!\rcb_spi_inst|data_cnt [3] & ((\rcb_spi_inst|data_cnt[2]~11 ) # (GND)))
// \rcb_spi_inst|data_cnt[3]~13  = CARRY((!\rcb_spi_inst|data_cnt[2]~11 ) # (!\rcb_spi_inst|data_cnt [3]))

	.dataa(\rcb_spi_inst|data_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rcb_spi_inst|data_cnt[2]~11 ),
	.combout(\rcb_spi_inst|data_cnt[3]~12_combout ),
	.cout(\rcb_spi_inst|data_cnt[3]~13 ));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[3]~12 .lut_mask = 16'h5A5F;
defparam \rcb_spi_inst|data_cnt[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y36_N27
dffeas \rcb_spi_inst|data_cnt[3] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|data_cnt[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rcb_spi_inst|data_cnt[5]~19_combout ),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[3] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|data_cnt[4]~14 (
// Equation(s):
// \rcb_spi_inst|data_cnt[4]~14_combout  = (\rcb_spi_inst|data_cnt [4] & (\rcb_spi_inst|data_cnt[3]~13  $ (GND))) # (!\rcb_spi_inst|data_cnt [4] & (!\rcb_spi_inst|data_cnt[3]~13  & VCC))
// \rcb_spi_inst|data_cnt[4]~15  = CARRY((\rcb_spi_inst|data_cnt [4] & !\rcb_spi_inst|data_cnt[3]~13 ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|data_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rcb_spi_inst|data_cnt[3]~13 ),
	.combout(\rcb_spi_inst|data_cnt[4]~14_combout ),
	.cout(\rcb_spi_inst|data_cnt[4]~15 ));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[4]~14 .lut_mask = 16'hC30C;
defparam \rcb_spi_inst|data_cnt[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y36_N29
dffeas \rcb_spi_inst|data_cnt[4] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|data_cnt[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rcb_spi_inst|data_cnt[5]~19_combout ),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[4] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y36_N30
fiftyfivenm_lcell_comb \rcb_spi_inst|data_cnt[5]~16 (
// Equation(s):
// \rcb_spi_inst|data_cnt[5]~16_combout  = \rcb_spi_inst|data_cnt [5] $ (\rcb_spi_inst|data_cnt[4]~15 )

	.dataa(\rcb_spi_inst|data_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\rcb_spi_inst|data_cnt[4]~15 ),
	.combout(\rcb_spi_inst|data_cnt[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[5]~16 .lut_mask = 16'h5A5A;
defparam \rcb_spi_inst|data_cnt[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y36_N31
dffeas \rcb_spi_inst|data_cnt[5] (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|data_cnt[5]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rcb_spi_inst|data_cnt[5]~19_combout ),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|data_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|data_cnt[5] .is_wysiwyg = "true";
defparam \rcb_spi_inst|data_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N28
fiftyfivenm_lcell_comb \rcb_spi_inst|addr_rdy~0 (
// Equation(s):
// \rcb_spi_inst|addr_rdy~0_combout  = (!\rcb_spi_inst|data_cnt [5] & (\rcb_spi_inst|com_rdy~0_combout  & (\rcb_spi_inst|Selector2~1_combout  & \rcb_spi_inst|data_cnt [4])))

	.dataa(\rcb_spi_inst|data_cnt [5]),
	.datab(\rcb_spi_inst|com_rdy~0_combout ),
	.datac(\rcb_spi_inst|Selector2~1_combout ),
	.datad(\rcb_spi_inst|data_cnt [4]),
	.cin(gnd),
	.combout(\rcb_spi_inst|addr_rdy~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|addr_rdy~0 .lut_mask = 16'h4000;
defparam \rcb_spi_inst|addr_rdy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N29
dffeas \rcb_spi_inst|addr_rdy (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|addr_rdy~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|addr_rdy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|addr_rdy .is_wysiwyg = "true";
defparam \rcb_spi_inst|addr_rdy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|Equal3~0 (
// Equation(s):
// \rcb_spi_inst|Equal3~0_combout  = (\rcb_spi_inst|shift_reg [0] & (\rcb_spi_inst|Equal2~1_combout  & \rcb_spi_inst|shift_reg [2]))

	.dataa(gnd),
	.datab(\rcb_spi_inst|shift_reg [0]),
	.datac(\rcb_spi_inst|Equal2~1_combout ),
	.datad(\rcb_spi_inst|shift_reg [2]),
	.cin(gnd),
	.combout(\rcb_spi_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Equal3~0 .lut_mask = 16'hC000;
defparam \rcb_spi_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N25
dffeas \rcb_spi_inst|spi_mode.READ_MODE (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Equal3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|com_rdy~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|spi_mode.READ_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|spi_mode.READ_MODE .is_wysiwyg = "true";
defparam \rcb_spi_inst|spi_mode.READ_MODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N20
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector4~0 (
// Equation(s):
// \rcb_spi_inst|Selector4~0_combout  = (\rcb_spi_inst|addr_rdy~q  & (!\rcb_spi_inst|cs_n_syn~q  & (\rcb_spi_inst|state.ADDR~q  & \rcb_spi_inst|spi_mode.READ_MODE~q )))

	.dataa(\rcb_spi_inst|addr_rdy~q ),
	.datab(\rcb_spi_inst|cs_n_syn~q ),
	.datac(\rcb_spi_inst|state.ADDR~q ),
	.datad(\rcb_spi_inst|spi_mode.READ_MODE~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector4~0 .lut_mask = 16'h2000;
defparam \rcb_spi_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N30
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector4~1 (
// Equation(s):
// \rcb_spi_inst|Selector4~1_combout  = (\rcb_spi_inst|Selector4~0_combout ) # ((\rcb_spi_inst|state.MISO_DATA~q  & !\rcb_spi_inst|next_state~0_combout ))

	.dataa(\rcb_spi_inst|state.MISO_DATA~q ),
	.datab(\rcb_spi_inst|Selector4~0_combout ),
	.datac(gnd),
	.datad(\rcb_spi_inst|next_state~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector4~1 .lut_mask = 16'hCCEE;
defparam \rcb_spi_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N16
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector11~0 (
// Equation(s):
// \rcb_spi_inst|Selector11~0_combout  = (!\rcb_spi_inst|data_cnt [5] & (\rcb_spi_inst|spi_mode.READ_MODE~q  & (\rcb_spi_inst|com_rdy~0_combout  & \rcb_spi_inst|data_cnt [4])))

	.dataa(\rcb_spi_inst|data_cnt [5]),
	.datab(\rcb_spi_inst|spi_mode.READ_MODE~q ),
	.datac(\rcb_spi_inst|com_rdy~0_combout ),
	.datad(\rcb_spi_inst|data_cnt [4]),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector11~0 .lut_mask = 16'h4000;
defparam \rcb_spi_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N2
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector11~1 (
// Equation(s):
// \rcb_spi_inst|Selector11~1_combout  = (\rcb_spi_inst|send_miso~q  & ((\rcb_spi_inst|Selector1~0_combout ) # ((\rcb_spi_inst|Selector2~1_combout )))) # (!\rcb_spi_inst|send_miso~q  & (((\rcb_spi_inst|Selector2~1_combout  & 
// \rcb_spi_inst|Selector11~0_combout ))))

	.dataa(\rcb_spi_inst|Selector1~0_combout ),
	.datab(\rcb_spi_inst|send_miso~q ),
	.datac(\rcb_spi_inst|Selector2~1_combout ),
	.datad(\rcb_spi_inst|Selector11~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector11~1 .lut_mask = 16'hF8C8;
defparam \rcb_spi_inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N6
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector11~2 (
// Equation(s):
// \rcb_spi_inst|Selector11~2_combout  = (\rcb_spi_inst|Selector11~1_combout ) # ((\rcb_spi_inst|send_miso~q  & ((\rcb_spi_inst|Selector4~1_combout ) # (\rcb_spi_inst|Selector3~1_combout ))))

	.dataa(\rcb_spi_inst|Selector4~1_combout ),
	.datab(\rcb_spi_inst|Selector3~1_combout ),
	.datac(\rcb_spi_inst|send_miso~q ),
	.datad(\rcb_spi_inst|Selector11~1_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector11~2 .lut_mask = 16'hFFE0;
defparam \rcb_spi_inst|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N7
dffeas \rcb_spi_inst|send_miso (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|send_miso~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|send_miso .is_wysiwyg = "true";
defparam \rcb_spi_inst|send_miso .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N30
fiftyfivenm_lcell_comb \rcb_spi_inst|miso~0 (
// Equation(s):
// \rcb_spi_inst|miso~0_combout  = (\rcb_spi_inst|miso~q  & ((\rcb_spi_inst|spi_clk_reg~q ) # ((\rcb_spi_inst|sclk_syn~q ) # (!\rcb_spi_inst|send_miso~q ))))

	.dataa(\rcb_spi_inst|spi_clk_reg~q ),
	.datab(\rcb_spi_inst|sclk_syn~q ),
	.datac(\rcb_spi_inst|send_miso~q ),
	.datad(\rcb_spi_inst|miso~q ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso~0 .lut_mask = 16'hEF00;
defparam \rcb_spi_inst|miso~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y36_N24
fiftyfivenm_lcell_comb \rcb_spi_inst|miso~1 (
// Equation(s):
// \rcb_spi_inst|miso~1_combout  = (\rcb_spi_inst|miso~0_combout ) # ((\rcb_spi_inst|spi_clk_reg~q  & (\rcb_spi_inst|sclk_syn~q  & !\rcb_spi_inst|Selector0~2_combout )))

	.dataa(\rcb_spi_inst|spi_clk_reg~q ),
	.datab(\rcb_spi_inst|sclk_syn~q ),
	.datac(\rcb_spi_inst|miso~0_combout ),
	.datad(\rcb_spi_inst|Selector0~2_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|miso~1_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|miso~1 .lut_mask = 16'hF0F8;
defparam \rcb_spi_inst|miso~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y36_N25
dffeas \rcb_spi_inst|miso (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|miso~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y36_N4
fiftyfivenm_lcell_comb \rcb_spi_inst|Selector12~0 (
// Equation(s):
// \rcb_spi_inst|Selector12~0_combout  = (\rcb_spi_inst|Selector4~1_combout ) # ((\rcb_spi_inst|spi_mode.READ_MODE~q  & \rcb_spi_inst|addr_rdy~0_combout ))

	.dataa(gnd),
	.datab(\rcb_spi_inst|spi_mode.READ_MODE~q ),
	.datac(\rcb_spi_inst|Selector4~1_combout ),
	.datad(\rcb_spi_inst|addr_rdy~0_combout ),
	.cin(gnd),
	.combout(\rcb_spi_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \rcb_spi_inst|Selector12~0 .lut_mask = 16'hFCF0;
defparam \rcb_spi_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y36_N5
dffeas \rcb_spi_inst|miso_en (
	.clk(\CLK_100M~inputclkctrl_outclk ),
	.d(\rcb_spi_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rcb_spi_inst|sclk_posedge~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rcb_spi_inst|miso_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rcb_spi_inst|miso_en .is_wysiwyg = "true";
defparam \rcb_spi_inst|miso_en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N8
fiftyfivenm_io_ibuf \RST_WD~input (
	.i(RST_WD),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\RST_WD~input_o ));
// synopsys translate_off
defparam \RST_WD~input .bus_hold = "false";
defparam \RST_WD~input .listen_to_nsleep_signal = "false";
defparam \RST_WD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N22
fiftyfivenm_io_ibuf \CONFIG_SEL~input (
	.i(CONFIG_SEL),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CONFIG_SEL~input_o ));
// synopsys translate_off
defparam \CONFIG_SEL~input .bus_hold = "false";
defparam \CONFIG_SEL~input .listen_to_nsleep_signal = "false";
defparam \CONFIG_SEL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N8
fiftyfivenm_io_ibuf \CPU_RESETn~input (
	.i(CPU_RESETn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CPU_RESETn~input_o ));
// synopsys translate_off
defparam \CPU_RESETn~input .bus_hold = "false";
defparam \CPU_RESETn~input .listen_to_nsleep_signal = "false";
defparam \CPU_RESETn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
fiftyfivenm_io_ibuf \ESTOP_OPEN_REQUEST~input (
	.i(ESTOP_OPEN_REQUEST),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ESTOP_OPEN_REQUEST~input_o ));
// synopsys translate_off
defparam \ESTOP_OPEN_REQUEST~input .bus_hold = "false";
defparam \ESTOP_OPEN_REQUEST~input .listen_to_nsleep_signal = "false";
defparam \ESTOP_OPEN_REQUEST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
fiftyfivenm_io_ibuf \ESTOP_STATUS~input (
	.i(ESTOP_STATUS),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ESTOP_STATUS~input_o ));
// synopsys translate_off
defparam \ESTOP_STATUS~input .bus_hold = "false";
defparam \ESTOP_STATUS~input .listen_to_nsleep_signal = "false";
defparam \ESTOP_STATUS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y18_N22
fiftyfivenm_io_ibuf \ESTOP_STATUS_FAIL~input (
	.i(ESTOP_STATUS_FAIL),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ESTOP_STATUS_FAIL~input_o ));
// synopsys translate_off
defparam \ESTOP_STATUS_FAIL~input .bus_hold = "false";
defparam \ESTOP_STATUS_FAIL~input .listen_to_nsleep_signal = "false";
defparam \ESTOP_STATUS_FAIL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y33_N15
fiftyfivenm_io_ibuf \FAN1_TACHO_BUFF~input (
	.i(FAN1_TACHO_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FAN1_TACHO_BUFF~input_o ));
// synopsys translate_off
defparam \FAN1_TACHO_BUFF~input .bus_hold = "false";
defparam \FAN1_TACHO_BUFF~input .listen_to_nsleep_signal = "false";
defparam \FAN1_TACHO_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y34_N23
fiftyfivenm_io_ibuf \FAN2_TACHO_BUFF~input (
	.i(FAN2_TACHO_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FAN2_TACHO_BUFF~input_o ));
// synopsys translate_off
defparam \FAN2_TACHO_BUFF~input .bus_hold = "false";
defparam \FAN2_TACHO_BUFF~input .listen_to_nsleep_signal = "false";
defparam \FAN2_TACHO_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N8
fiftyfivenm_io_ibuf \FLA_PWR_DIS~input (
	.i(FLA_PWR_DIS),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FLA_PWR_DIS~input_o ));
// synopsys translate_off
defparam \FLA_PWR_DIS~input .bus_hold = "false";
defparam \FLA_PWR_DIS~input .listen_to_nsleep_signal = "false";
defparam \FLA_PWR_DIS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y36_N8
fiftyfivenm_io_ibuf \FPGA_L_ROBOT_RX~input (
	.i(FPGA_L_ROBOT_RX),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FPGA_L_ROBOT_RX~input_o ));
// synopsys translate_off
defparam \FPGA_L_ROBOT_RX~input .bus_hold = "false";
defparam \FPGA_L_ROBOT_RX~input .listen_to_nsleep_signal = "false";
defparam \FPGA_L_ROBOT_RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y36_N1
fiftyfivenm_io_ibuf \FPGA_R_ROBOT_RX~input (
	.i(FPGA_R_ROBOT_RX),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\FPGA_R_ROBOT_RX~input_o ));
// synopsys translate_off
defparam \FPGA_R_ROBOT_RX~input .bus_hold = "false";
defparam \FPGA_R_ROBOT_RX~input .listen_to_nsleep_signal = "false";
defparam \FPGA_R_ROBOT_RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
fiftyfivenm_io_ibuf \L_4MB_SER_IN_ER~input (
	.i(L_4MB_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_4MB_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \L_4MB_SER_IN_ER~input .bus_hold = "false";
defparam \L_4MB_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \L_4MB_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N1
fiftyfivenm_io_ibuf \L_4MB_SER_IN_SE~input (
	.i(L_4MB_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_4MB_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \L_4MB_SER_IN_SE~input .bus_hold = "false";
defparam \L_4MB_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \L_4MB_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N1
fiftyfivenm_io_ibuf \L_EEF_SER_IN_ER~input (
	.i(L_EEF_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_EEF_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \L_EEF_SER_IN_ER~input .bus_hold = "false";
defparam \L_EEF_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \L_EEF_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N15
fiftyfivenm_io_ibuf \L_EEF_SER_IN_SE~input (
	.i(L_EEF_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_EEF_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \L_EEF_SER_IN_SE~input .bus_hold = "false";
defparam \L_EEF_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \L_EEF_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
fiftyfivenm_io_ibuf \L_M5B_SER_IN_ER~input (
	.i(L_M5B_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_M5B_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \L_M5B_SER_IN_ER~input .bus_hold = "false";
defparam \L_M5B_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \L_M5B_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N8
fiftyfivenm_io_ibuf \L_M5B_SER_IN_SE~input (
	.i(L_M5B_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_M5B_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \L_M5B_SER_IN_SE~input .bus_hold = "false";
defparam \L_M5B_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \L_M5B_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N15
fiftyfivenm_io_ibuf \L_NC_switch_TOOL_EX_FPGA~input (
	.i(L_NC_switch_TOOL_EX_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_NC_switch_TOOL_EX_FPGA~input_o ));
// synopsys translate_off
defparam \L_NC_switch_TOOL_EX_FPGA~input .bus_hold = "false";
defparam \L_NC_switch_TOOL_EX_FPGA~input .listen_to_nsleep_signal = "false";
defparam \L_NC_switch_TOOL_EX_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N22
fiftyfivenm_io_ibuf \L_NO_switch_TOOL_EX_FPGA~input (
	.i(L_NO_switch_TOOL_EX_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_NO_switch_TOOL_EX_FPGA~input_o ));
// synopsys translate_off
defparam \L_NO_switch_TOOL_EX_FPGA~input .bus_hold = "false";
defparam \L_NO_switch_TOOL_EX_FPGA~input .listen_to_nsleep_signal = "false";
defparam \L_NO_switch_TOOL_EX_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y24_N23
fiftyfivenm_io_ibuf \L_POS_SENS_0_OUT1_BUFF~input (
	.i(L_POS_SENS_0_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_0_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_0_OUT1_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_0_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_0_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
fiftyfivenm_io_ibuf \L_POS_SENS_0_OUT2_BUFF~input (
	.i(L_POS_SENS_0_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_0_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_0_OUT2_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_0_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_0_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
fiftyfivenm_io_ibuf \L_POS_SENS_1_OUT1_BUFF~input (
	.i(L_POS_SENS_1_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_1_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_1_OUT1_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_1_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_1_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N15
fiftyfivenm_io_ibuf \L_POS_SENS_1_OUT2_BUFF~input (
	.i(L_POS_SENS_1_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_1_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_1_OUT2_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_1_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_1_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N15
fiftyfivenm_io_ibuf \L_POS_SENS_OUT1_BUFF~input (
	.i(L_POS_SENS_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_OUT1_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \L_POS_SENS_OUT2_BUFF~input (
	.i(L_POS_SENS_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_POS_SENS_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_POS_SENS_OUT2_BUFF~input .bus_hold = "false";
defparam \L_POS_SENS_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_POS_SENS_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N22
fiftyfivenm_io_ibuf \L_ROBOT_DIFF_SP2~input (
	.i(L_ROBOT_DIFF_SP2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_ROBOT_DIFF_SP2~input_o ));
// synopsys translate_off
defparam \L_ROBOT_DIFF_SP2~input .bus_hold = "false";
defparam \L_ROBOT_DIFF_SP2~input .listen_to_nsleep_signal = "false";
defparam \L_ROBOT_DIFF_SP2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N15
fiftyfivenm_io_ibuf \L_SCU_INVALIDn~input (
	.i(L_SCU_INVALIDn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_SCU_INVALIDn~input_o ));
// synopsys translate_off
defparam \L_SCU_INVALIDn~input .bus_hold = "false";
defparam \L_SCU_INVALIDn~input .listen_to_nsleep_signal = "false";
defparam \L_SCU_INVALIDn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N1
fiftyfivenm_io_ibuf \L_SER_RX_ER~input (
	.i(L_SER_RX_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_SER_RX_ER~input_o ));
// synopsys translate_off
defparam \L_SER_RX_ER~input .bus_hold = "false";
defparam \L_SER_RX_ER~input .listen_to_nsleep_signal = "false";
defparam \L_SER_RX_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N1
fiftyfivenm_io_ibuf \L_WHEEL_SENS_A1_OUT1_BUFF~input (
	.i(L_WHEEL_SENS_A1_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_A1_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_A1_OUT1_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_A1_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_A1_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N8
fiftyfivenm_io_ibuf \L_WHEEL_SENS_A1_OUT2_BUFF~input (
	.i(L_WHEEL_SENS_A1_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_A1_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_A1_OUT2_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_A1_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_A1_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N15
fiftyfivenm_io_ibuf \L_WHEEL_SENS_A2_OUT1_BUFF~input (
	.i(L_WHEEL_SENS_A2_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_A2_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_A2_OUT1_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_A2_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_A2_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N22
fiftyfivenm_io_ibuf \L_WHEEL_SENS_A2_OUT2_BUFF~input (
	.i(L_WHEEL_SENS_A2_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_A2_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_A2_OUT2_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_A2_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_A2_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \L_WHEEL_SENS_SPARE_OUT1_BUFF~input (
	.i(L_WHEEL_SENS_SPARE_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_SPARE_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_SPARE_OUT1_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_SPARE_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_SPARE_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N1
fiftyfivenm_io_ibuf \L_WHEEL_SENS_SPARE_OUT2_BUFF~input (
	.i(L_WHEEL_SENS_SPARE_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\L_WHEEL_SENS_SPARE_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \L_WHEEL_SENS_SPARE_OUT2_BUFF~input .bus_hold = "false";
defparam \L_WHEEL_SENS_SPARE_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \L_WHEEL_SENS_SPARE_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N15
fiftyfivenm_io_ibuf \MICCB_SP_IN_A_F~input (
	.i(MICCB_SP_IN_A_F),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SP_IN_A_F~input_o ));
// synopsys translate_off
defparam \MICCB_SP_IN_A_F~input .bus_hold = "false";
defparam \MICCB_SP_IN_A_F~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SP_IN_A_F~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N1
fiftyfivenm_io_ibuf \MICCB_SP_IN_B_F~input (
	.i(MICCB_SP_IN_B_F),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SP_IN_B_F~input_o ));
// synopsys translate_off
defparam \MICCB_SP_IN_B_F~input .bus_hold = "false";
defparam \MICCB_SP_IN_B_F~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SP_IN_B_F~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N8
fiftyfivenm_io_ibuf \MicCB_ESTOP_OPEN_REQUEST~input (
	.i(MicCB_ESTOP_OPEN_REQUEST),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MicCB_ESTOP_OPEN_REQUEST~input_o ));
// synopsys translate_off
defparam \MicCB_ESTOP_OPEN_REQUEST~input .bus_hold = "false";
defparam \MicCB_ESTOP_OPEN_REQUEST~input .listen_to_nsleep_signal = "false";
defparam \MicCB_ESTOP_OPEN_REQUEST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N1
fiftyfivenm_io_ibuf \MICCB_GEN_SYNC_FAIL~input (
	.i(MICCB_GEN_SYNC_FAIL),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_GEN_SYNC_FAIL~input_o ));
// synopsys translate_off
defparam \MICCB_GEN_SYNC_FAIL~input .bus_hold = "false";
defparam \MICCB_GEN_SYNC_FAIL~input .listen_to_nsleep_signal = "false";
defparam \MICCB_GEN_SYNC_FAIL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N29
fiftyfivenm_io_ibuf \MICCB_GEN_SYNC_FPGA~input (
	.i(MICCB_GEN_SYNC_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_GEN_SYNC_FPGA~input_o ));
// synopsys translate_off
defparam \MICCB_GEN_SYNC_FPGA~input .bus_hold = "false";
defparam \MICCB_GEN_SYNC_FPGA~input .listen_to_nsleep_signal = "false";
defparam \MICCB_GEN_SYNC_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N15
fiftyfivenm_io_ibuf \MICCB_SPARE_IO0~input (
	.i(MICCB_SPARE_IO0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SPARE_IO0~input_o ));
// synopsys translate_off
defparam \MICCB_SPARE_IO0~input .bus_hold = "false";
defparam \MICCB_SPARE_IO0~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SPARE_IO0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \MICCB_SPARE_IO1~input (
	.i(MICCB_SPARE_IO1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SPARE_IO1~input_o ));
// synopsys translate_off
defparam \MICCB_SPARE_IO1~input .bus_hold = "false";
defparam \MICCB_SPARE_IO1~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SPARE_IO1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MICCB_SPARE_IO2~input (
	.i(MICCB_SPARE_IO2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SPARE_IO2~input_o ));
// synopsys translate_off
defparam \MICCB_SPARE_IO2~input .bus_hold = "false";
defparam \MICCB_SPARE_IO2~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SPARE_IO2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N15
fiftyfivenm_io_ibuf \MICCB_SPARE_IO3~input (
	.i(MICCB_SPARE_IO3),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MICCB_SPARE_IO3~input_o ));
// synopsys translate_off
defparam \MICCB_SPARE_IO3~input .bus_hold = "false";
defparam \MICCB_SPARE_IO3~input .listen_to_nsleep_signal = "false";
defparam \MICCB_SPARE_IO3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N8
fiftyfivenm_io_ibuf \TEENSY_FPGA_R_TX~input (
	.i(TEENSY_FPGA_R_TX),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\TEENSY_FPGA_R_TX~input_o ));
// synopsys translate_off
defparam \TEENSY_FPGA_R_TX~input .bus_hold = "false";
defparam \TEENSY_FPGA_R_TX~input .listen_to_nsleep_signal = "false";
defparam \TEENSY_FPGA_R_TX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N22
fiftyfivenm_io_ibuf \TEENSY_FPGA_L_TX~input (
	.i(TEENSY_FPGA_L_TX),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\TEENSY_FPGA_L_TX~input_o ));
// synopsys translate_off
defparam \TEENSY_FPGA_L_TX~input .bus_hold = "false";
defparam \TEENSY_FPGA_L_TX~input .listen_to_nsleep_signal = "false";
defparam \TEENSY_FPGA_L_TX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N29
fiftyfivenm_io_ibuf \PS_PG_FPGA~input (
	.i(PS_PG_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\PS_PG_FPGA~input_o ));
// synopsys translate_off
defparam \PS_PG_FPGA~input .bus_hold = "false";
defparam \PS_PG_FPGA~input .listen_to_nsleep_signal = "false";
defparam \PS_PG_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N8
fiftyfivenm_io_ibuf \R_4MB_SER_IN_ER~input (
	.i(R_4MB_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_4MB_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \R_4MB_SER_IN_ER~input .bus_hold = "false";
defparam \R_4MB_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \R_4MB_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N8
fiftyfivenm_io_ibuf \R_4MB_SER_IN_SE~input (
	.i(R_4MB_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_4MB_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \R_4MB_SER_IN_SE~input .bus_hold = "false";
defparam \R_4MB_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \R_4MB_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N23
fiftyfivenm_io_ibuf \R_EEF_SER_IN_ER~input (
	.i(R_EEF_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_EEF_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \R_EEF_SER_IN_ER~input .bus_hold = "false";
defparam \R_EEF_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \R_EEF_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \R_EEF_SER_IN_SE~input (
	.i(R_EEF_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_EEF_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \R_EEF_SER_IN_SE~input .bus_hold = "false";
defparam \R_EEF_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \R_EEF_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N1
fiftyfivenm_io_ibuf \R_M5B_SER_IN_ER~input (
	.i(R_M5B_SER_IN_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_M5B_SER_IN_ER~input_o ));
// synopsys translate_off
defparam \R_M5B_SER_IN_ER~input .bus_hold = "false";
defparam \R_M5B_SER_IN_ER~input .listen_to_nsleep_signal = "false";
defparam \R_M5B_SER_IN_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y33_N22
fiftyfivenm_io_ibuf \R_M5B_SER_IN_SE~input (
	.i(R_M5B_SER_IN_SE),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_M5B_SER_IN_SE~input_o ));
// synopsys translate_off
defparam \R_M5B_SER_IN_SE~input .bus_hold = "false";
defparam \R_M5B_SER_IN_SE~input .listen_to_nsleep_signal = "false";
defparam \R_M5B_SER_IN_SE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N15
fiftyfivenm_io_ibuf \R_NC_switch_TOOL_EX_FPGA~input (
	.i(R_NC_switch_TOOL_EX_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_NC_switch_TOOL_EX_FPGA~input_o ));
// synopsys translate_off
defparam \R_NC_switch_TOOL_EX_FPGA~input .bus_hold = "false";
defparam \R_NC_switch_TOOL_EX_FPGA~input .listen_to_nsleep_signal = "false";
defparam \R_NC_switch_TOOL_EX_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N22
fiftyfivenm_io_ibuf \R_NO_switch_TOOL_EX_FPGA~input (
	.i(R_NO_switch_TOOL_EX_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_NO_switch_TOOL_EX_FPGA~input_o ));
// synopsys translate_off
defparam \R_NO_switch_TOOL_EX_FPGA~input .bus_hold = "false";
defparam \R_NO_switch_TOOL_EX_FPGA~input .listen_to_nsleep_signal = "false";
defparam \R_NO_switch_TOOL_EX_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N8
fiftyfivenm_io_ibuf \R_POS_SENS_0_OUT1_BUFF~input (
	.i(R_POS_SENS_0_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_0_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_0_OUT1_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_0_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_0_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
fiftyfivenm_io_ibuf \R_POS_SENS_0_OUT2_BUFF~input (
	.i(R_POS_SENS_0_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_0_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_0_OUT2_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_0_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_0_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
fiftyfivenm_io_ibuf \R_POS_SENS_1_OUT1_BUFF~input (
	.i(R_POS_SENS_1_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_1_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_1_OUT1_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_1_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_1_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
fiftyfivenm_io_ibuf \R_POS_SENS_1_OUT2_BUFF~input (
	.i(R_POS_SENS_1_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_1_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_1_OUT2_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_1_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_1_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N22
fiftyfivenm_io_ibuf \R_POS_SENS_OUT1_BUFF~input (
	.i(R_POS_SENS_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_OUT1_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \R_POS_SENS_OUT2_BUFF~input (
	.i(R_POS_SENS_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_POS_SENS_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_POS_SENS_OUT2_BUFF~input .bus_hold = "false";
defparam \R_POS_SENS_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_POS_SENS_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N22
fiftyfivenm_io_ibuf \R_ROBOT_DIFF_SP1~input (
	.i(R_ROBOT_DIFF_SP1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_ROBOT_DIFF_SP1~input_o ));
// synopsys translate_off
defparam \R_ROBOT_DIFF_SP1~input .bus_hold = "false";
defparam \R_ROBOT_DIFF_SP1~input .listen_to_nsleep_signal = "false";
defparam \R_ROBOT_DIFF_SP1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N29
fiftyfivenm_io_ibuf \R_ROBOT_DIFF_SP2~input (
	.i(R_ROBOT_DIFF_SP2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_ROBOT_DIFF_SP2~input_o ));
// synopsys translate_off
defparam \R_ROBOT_DIFF_SP2~input .bus_hold = "false";
defparam \R_ROBOT_DIFF_SP2~input .listen_to_nsleep_signal = "false";
defparam \R_ROBOT_DIFF_SP2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
fiftyfivenm_io_ibuf \R_SCU_Invalid_n~input (
	.i(R_SCU_Invalid_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_SCU_Invalid_n~input_o ));
// synopsys translate_off
defparam \R_SCU_Invalid_n~input .bus_hold = "false";
defparam \R_SCU_Invalid_n~input .listen_to_nsleep_signal = "false";
defparam \R_SCU_Invalid_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N15
fiftyfivenm_io_ibuf \R_SER_RX_ER~input (
	.i(R_SER_RX_ER),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_SER_RX_ER~input_o ));
// synopsys translate_off
defparam \R_SER_RX_ER~input .bus_hold = "false";
defparam \R_SER_RX_ER~input .listen_to_nsleep_signal = "false";
defparam \R_SER_RX_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y39_N22
fiftyfivenm_io_ibuf \R_WHEEL_SENS_A1_OUT1_BUFF~input (
	.i(R_WHEEL_SENS_A1_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_A1_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_A1_OUT1_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_A1_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_A1_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N8
fiftyfivenm_io_ibuf \R_WHEEL_SENS_A1_OUT2_BUFF~input (
	.i(R_WHEEL_SENS_A1_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_A1_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_A1_OUT2_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_A1_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_A1_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N15
fiftyfivenm_io_ibuf \R_WHEEL_SENS_A2_OUT1_BUFF~input (
	.i(R_WHEEL_SENS_A2_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_A2_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_A2_OUT1_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_A2_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_A2_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N22
fiftyfivenm_io_ibuf \R_WHEEL_SENS_A2_OUT2_BUFF~input (
	.i(R_WHEEL_SENS_A2_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_A2_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_A2_OUT2_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_A2_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_A2_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N22
fiftyfivenm_io_ibuf \R_WHEEL_SENS_SPARE_OUT1_BUFF~input (
	.i(R_WHEEL_SENS_SPARE_OUT1_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_SPARE_OUT1_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_SPARE_OUT1_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_SPARE_OUT1_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_SPARE_OUT1_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \R_WHEEL_SENS_SPARE_OUT2_BUFF~input (
	.i(R_WHEEL_SENS_SPARE_OUT2_BUFF),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\R_WHEEL_SENS_SPARE_OUT2_BUFF~input_o ));
// synopsys translate_off
defparam \R_WHEEL_SENS_SPARE_OUT2_BUFF~input .bus_hold = "false";
defparam \R_WHEEL_SENS_SPARE_OUT2_BUFF~input .listen_to_nsleep_signal = "false";
defparam \R_WHEEL_SENS_SPARE_OUT2_BUFF~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N29
fiftyfivenm_io_ibuf \SPARE1_ANALOG_SW_0_SEL_FPGA~input (
	.i(SPARE1_ANALOG_SW_0_SEL_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_ANALOG_SW_0_SEL_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE1_ANALOG_SW_0_SEL_FPGA~input .bus_hold = "false";
defparam \SPARE1_ANALOG_SW_0_SEL_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_ANALOG_SW_0_SEL_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N22
fiftyfivenm_io_ibuf \SPARE1_ANALOG_SW_1_SEL_FPGA~input (
	.i(SPARE1_ANALOG_SW_1_SEL_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_ANALOG_SW_1_SEL_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE1_ANALOG_SW_1_SEL_FPGA~input .bus_hold = "false";
defparam \SPARE1_ANALOG_SW_1_SEL_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_ANALOG_SW_1_SEL_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
fiftyfivenm_io_ibuf \SPARE1_ANALOG_SW_SEL_FPGA~input (
	.i(SPARE1_ANALOG_SW_SEL_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_ANALOG_SW_SEL_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE1_ANALOG_SW_SEL_FPGA~input .bus_hold = "false";
defparam \SPARE1_ANALOG_SW_SEL_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_ANALOG_SW_SEL_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
fiftyfivenm_io_ibuf \SPARE1_DIFF0~input (
	.i(SPARE1_DIFF0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_DIFF0~input_o ));
// synopsys translate_off
defparam \SPARE1_DIFF0~input .bus_hold = "false";
defparam \SPARE1_DIFF0~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_DIFF0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
fiftyfivenm_io_ibuf \SPARE1_DIFF1~input (
	.i(SPARE1_DIFF1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_DIFF1~input_o ));
// synopsys translate_off
defparam \SPARE1_DIFF1~input .bus_hold = "false";
defparam \SPARE1_DIFF1~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_DIFF1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
fiftyfivenm_io_ibuf \SPARE1_DIFF2~input (
	.i(SPARE1_DIFF2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_DIFF2~input_o ));
// synopsys translate_off
defparam \SPARE1_DIFF2~input .bus_hold = "false";
defparam \SPARE1_DIFF2~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_DIFF2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
fiftyfivenm_io_ibuf \SPARE1_DIFF3~input (
	.i(SPARE1_DIFF3),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_DIFF3~input_o ));
// synopsys translate_off
defparam \SPARE1_DIFF3~input .bus_hold = "false";
defparam \SPARE1_DIFF3~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_DIFF3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N29
fiftyfivenm_io_ibuf \SPARE1_IO0_FPGA~input (
	.i(SPARE1_IO0_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_IO0_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE1_IO0_FPGA~input .bus_hold = "false";
defparam \SPARE1_IO0_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_IO0_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
fiftyfivenm_io_ibuf \SPARE1_IO1_FPGA~input (
	.i(SPARE1_IO1_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_IO1_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE1_IO1_FPGA~input .bus_hold = "false";
defparam \SPARE1_IO1_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_IO1_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \SPARE1_IO2_FPGA~input (
	.i(SPARE1_IO2_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_IO2_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE1_IO2_FPGA~input .bus_hold = "false";
defparam \SPARE1_IO2_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_IO2_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \SPARE1_IO3_FPGA~input (
	.i(SPARE1_IO3_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE1_IO3_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE1_IO3_FPGA~input .bus_hold = "false";
defparam \SPARE1_IO3_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE1_IO3_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
fiftyfivenm_io_ibuf \SPARE2_ANALOG_SW_0_SEL_FPGA~input (
	.i(SPARE2_ANALOG_SW_0_SEL_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_ANALOG_SW_0_SEL_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE2_ANALOG_SW_0_SEL_FPGA~input .bus_hold = "false";
defparam \SPARE2_ANALOG_SW_0_SEL_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_ANALOG_SW_0_SEL_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
fiftyfivenm_io_ibuf \SPARE2_ANALOG_SW_1_SEL_FPGA~input (
	.i(SPARE2_ANALOG_SW_1_SEL_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_ANALOG_SW_1_SEL_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE2_ANALOG_SW_1_SEL_FPGA~input .bus_hold = "false";
defparam \SPARE2_ANALOG_SW_1_SEL_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_ANALOG_SW_1_SEL_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
fiftyfivenm_io_ibuf \SPARE2_ANALOG_SW_SEL_FPGA~input (
	.i(SPARE2_ANALOG_SW_SEL_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_ANALOG_SW_SEL_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE2_ANALOG_SW_SEL_FPGA~input .bus_hold = "false";
defparam \SPARE2_ANALOG_SW_SEL_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_ANALOG_SW_SEL_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
fiftyfivenm_io_ibuf \SPARE2_DIFF0~input (
	.i(SPARE2_DIFF0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_DIFF0~input_o ));
// synopsys translate_off
defparam \SPARE2_DIFF0~input .bus_hold = "false";
defparam \SPARE2_DIFF0~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_DIFF0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
fiftyfivenm_io_ibuf \SPARE2_DIFF1~input (
	.i(SPARE2_DIFF1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_DIFF1~input_o ));
// synopsys translate_off
defparam \SPARE2_DIFF1~input .bus_hold = "false";
defparam \SPARE2_DIFF1~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_DIFF1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N29
fiftyfivenm_io_ibuf \SPARE2_DIFF2~input (
	.i(SPARE2_DIFF2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_DIFF2~input_o ));
// synopsys translate_off
defparam \SPARE2_DIFF2~input .bus_hold = "false";
defparam \SPARE2_DIFF2~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_DIFF2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
fiftyfivenm_io_ibuf \SPARE2_DIFF3~input (
	.i(SPARE2_DIFF3),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_DIFF3~input_o ));
// synopsys translate_off
defparam \SPARE2_DIFF3~input .bus_hold = "false";
defparam \SPARE2_DIFF3~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_DIFF3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
fiftyfivenm_io_ibuf \SPARE2_IO0_FPGA~input (
	.i(SPARE2_IO0_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_IO0_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE2_IO0_FPGA~input .bus_hold = "false";
defparam \SPARE2_IO0_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_IO0_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
fiftyfivenm_io_ibuf \SPARE2_IO1_FPGA~input (
	.i(SPARE2_IO1_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_IO1_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE2_IO1_FPGA~input .bus_hold = "false";
defparam \SPARE2_IO1_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_IO1_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
fiftyfivenm_io_ibuf \SPARE2_IO2_FPGA~input (
	.i(SPARE2_IO2_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_IO2_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE2_IO2_FPGA~input .bus_hold = "false";
defparam \SPARE2_IO2_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_IO2_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
fiftyfivenm_io_ibuf \SPARE2_IO3_FPGA~input (
	.i(SPARE2_IO3_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SPARE2_IO3_FPGA~input_o ));
// synopsys translate_off
defparam \SPARE2_IO3_FPGA~input .bus_hold = "false";
defparam \SPARE2_IO3_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SPARE2_IO3_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N15
fiftyfivenm_io_ibuf \SSR_ON_FPGA~input (
	.i(SSR_ON_FPGA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SSR_ON_FPGA~input_o ));
// synopsys translate_off
defparam \SSR_ON_FPGA~input .bus_hold = "false";
defparam \SSR_ON_FPGA~input .listen_to_nsleep_signal = "false";
defparam \SSR_ON_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y49_N22
fiftyfivenm_io_ibuf \Teensy_FPGA_SP0~input (
	.i(Teensy_FPGA_SP0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Teensy_FPGA_SP0~input_o ));
// synopsys translate_off
defparam \Teensy_FPGA_SP0~input .bus_hold = "false";
defparam \Teensy_FPGA_SP0~input .listen_to_nsleep_signal = "false";
defparam \Teensy_FPGA_SP0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y49_N15
fiftyfivenm_io_ibuf \Teensy_FPGA_SP1~input (
	.i(Teensy_FPGA_SP1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Teensy_FPGA_SP1~input_o ));
// synopsys translate_off
defparam \Teensy_FPGA_SP1~input .bus_hold = "false";
defparam \Teensy_FPGA_SP1~input .listen_to_nsleep_signal = "false";
defparam \Teensy_FPGA_SP1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y49_N8
fiftyfivenm_io_ibuf \Teensy_FPGA_SP2~input (
	.i(Teensy_FPGA_SP2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Teensy_FPGA_SP2~input_o ));
// synopsys translate_off
defparam \Teensy_FPGA_SP2~input .bus_hold = "false";
defparam \Teensy_FPGA_SP2~input .listen_to_nsleep_signal = "false";
defparam \Teensy_FPGA_SP2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N22
fiftyfivenm_io_ibuf \TEENSY_LEDS_STRIP_DO~input (
	.i(TEENSY_LEDS_STRIP_DO),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\TEENSY_LEDS_STRIP_DO~input_o ));
// synopsys translate_off
defparam \TEENSY_LEDS_STRIP_DO~input .bus_hold = "false";
defparam \TEENSY_LEDS_STRIP_DO~input .listen_to_nsleep_signal = "false";
defparam \TEENSY_LEDS_STRIP_DO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign A_24V_L_EN = \A_24V_L_EN~output_o ;

assign B_24V_L_EN = \B_24V_L_EN~output_o ;

assign A_24V_R_EN = \A_24V_R_EN~output_o ;

assign B_24V_R_EN = \B_24V_R_EN~output_o ;

assign A_35V_L_EN = \A_35V_L_EN~output_o ;

assign B_35V_L_EN = \B_35V_L_EN~output_o ;

assign A_35V_R_EN = \A_35V_R_EN~output_o ;

assign B_35V_R_EN = \B_35V_R_EN~output_o ;

assign BIT_SSR_SW = \BIT_SSR_SW~output_o ;

assign ESTOP_DELAY = \ESTOP_DELAY~output_o ;

assign FAN1_PWM = \FAN1_PWM~output_o ;

assign FAN2_PWM = \FAN2_PWM~output_o ;

assign FPGA4V_DIS = \FPGA4V_DIS~output_o ;

assign FPGA_DIAG_ACT = \FPGA_DIAG_ACT~output_o ;

assign FPGA_ESTOP_REQ = \FPGA_ESTOP_REQ~output_o ;

assign FPGA_FAULT = \FPGA_FAULT~output_o ;

assign FPGA_INT = \FPGA_INT~output_o ;

assign FPGA_L_ROBOT_TX = \FPGA_L_ROBOT_TX~output_o ;

assign FPGA_L_SP_TX = \FPGA_L_SP_TX~output_o ;

assign FPGA_R_ROBOT_TX = \FPGA_R_ROBOT_TX~output_o ;

assign FPGA_R_SP_TX = \FPGA_R_SP_TX~output_o ;

assign FPGA_WHEEL_STOP_ELO = \FPGA_WHEEL_STOP_ELO~output_o ;

assign FPGA1 = \FPGA1~output_o ;

assign FPGA10 = \FPGA10~output_o ;

assign FPGA11 = \FPGA11~output_o ;

assign FPGA12 = \FPGA12~output_o ;

assign FPGA13 = \FPGA13~output_o ;

assign FPGA2 = \FPGA2~output_o ;

assign FPGA3 = \FPGA3~output_o ;

assign FPGA4 = \FPGA4~output_o ;

assign FPGA5 = \FPGA5~output_o ;

assign FPGA6 = \FPGA6~output_o ;

assign FPGA7 = \FPGA7~output_o ;

assign FPGA8 = \FPGA8~output_o ;

assign FPGA9 = \FPGA9~output_o ;

assign L_TOOL_EX_LED_DIN = \L_TOOL_EX_LED_DIN~output_o ;

assign L_LED_DIN = \L_LED_DIN~output_o ;

assign LED_1 = \LED_1~output_o ;

assign LED_2 = \LED_2~output_o ;

assign LED_3 = \LED_3~output_o ;

assign LED_4 = \LED_4~output_o ;

assign LED_5 = \LED_5~output_o ;

assign LED_6 = \LED_6~output_o ;

assign LED_7 = \LED_7~output_o ;

assign LED_8 = \LED_8~output_o ;

assign MISO0 = \MISO0~output_o ;

assign SCL_ADC = \SCL_ADC~output_o ;

assign SDA_ADC = \SDA_ADC~output_o ;

assign TEENSY_FPGA_R_RX = \TEENSY_FPGA_R_RX~output_o ;

assign TEENSY_FPGA_L_RX = \TEENSY_FPGA_L_RX~output_o ;

assign OPEN_ELO_REQUEST = \OPEN_ELO_REQUEST~output_o ;

assign R_TOOL_EX_LED_DIN = \R_TOOL_EX_LED_DIN~output_o ;

assign R_LED_DIN = \R_LED_DIN~output_o ;

assign ROBOT_ESTOP_LED_DIN = \ROBOT_ESTOP_LED_DIN~output_o ;

assign S_LED_DIN = \S_LED_DIN~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_H3,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_G1,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_E8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_F7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_E7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
