/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [6:0] _02_;
  reg [12:0] _03_;
  wire [3:0] _04_;
  wire [7:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_12z;
  wire [19:0] celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [30:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire [15:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire [11:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [10:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [11:0] celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [7:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [5:0] celloutsig_0_46z;
  wire [2:0] celloutsig_0_49z;
  wire [2:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_50z;
  wire [25:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [5:0] celloutsig_0_56z;
  wire [15:0] celloutsig_0_57z;
  wire [13:0] celloutsig_0_59z;
  wire [23:0] celloutsig_0_5z;
  wire [35:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [21:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [28:0] celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [18:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = !(_00_ ? celloutsig_0_27z : celloutsig_0_38z);
  assign celloutsig_0_45z = !(celloutsig_0_6z ? celloutsig_0_8z : celloutsig_0_9z[1]);
  assign celloutsig_1_17z = !(celloutsig_1_2z[0] ? celloutsig_1_2z[3] : celloutsig_1_0z[1]);
  assign celloutsig_0_24z = !(celloutsig_0_8z ? celloutsig_0_0z : celloutsig_0_13z[17]);
  assign celloutsig_0_40z = ~((celloutsig_0_31z[12] | celloutsig_0_33z[11]) & celloutsig_0_18z[8]);
  assign celloutsig_0_27z = ~((_01_ | celloutsig_0_21z[0]) & celloutsig_0_9z[0]);
  assign celloutsig_0_36z = celloutsig_0_26z[1] ^ celloutsig_0_33z[9];
  assign celloutsig_0_44z = celloutsig_0_26z[3] ^ celloutsig_0_14z[0];
  assign celloutsig_0_52z = celloutsig_0_23z[1] ^ celloutsig_0_3z[3];
  assign celloutsig_0_6z = celloutsig_0_0z ^ celloutsig_0_4z[2];
  assign celloutsig_0_10z = celloutsig_0_0z ^ celloutsig_0_2z;
  assign celloutsig_0_2z = celloutsig_0_1z[3] ^ celloutsig_0_1z[2];
  assign celloutsig_0_29z = celloutsig_0_19z ^ celloutsig_0_26z[0];
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_0_39z[10:7], celloutsig_0_52z, celloutsig_0_36z, celloutsig_0_27z };
  reg [3:0] _20_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _20_ <= 4'h0;
    else _20_ <= in_data[69:66];
  assign out_data[3:0] = _20_;
  reg [3:0] _21_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _21_ <= 4'h0;
    else _21_ <= celloutsig_0_1z;
  assign { _04_[3], _01_, _04_[1:0] } = _21_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _03_ <= 13'h0000;
    else _03_ <= { celloutsig_1_7z[15:8], celloutsig_1_2z };
  reg [7:0] _23_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 8'h00;
    else _23_ <= { celloutsig_0_18z[8:2], celloutsig_0_10z };
  assign { _05_[7:3], _00_, _05_[1:0] } = _23_;
  assign celloutsig_0_35z = { _04_[3], _01_, _04_[1], celloutsig_0_24z, celloutsig_0_26z } || celloutsig_0_12z[11:4];
  assign celloutsig_0_38z = { celloutsig_0_30z[2:0], celloutsig_0_4z } || { celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_10z };
  assign celloutsig_0_8z = in_data[51:34] || { in_data[87:71], celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_4z[0], celloutsig_1_17z, celloutsig_1_17z } || celloutsig_1_2z[4:2];
  assign celloutsig_0_20z = { celloutsig_0_16z[8:0], celloutsig_0_9z } || { in_data[95:82], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[70] & ~(in_data[27]);
  assign celloutsig_0_17z = celloutsig_0_14z[9] & ~(celloutsig_0_9z[0]);
  assign celloutsig_0_37z = celloutsig_0_12z[2] ? { celloutsig_0_31z[4:2], celloutsig_0_3z, celloutsig_0_8z } : { in_data[68:64], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_46z = celloutsig_0_40z ? celloutsig_0_13z[17:12] : { celloutsig_0_29z, celloutsig_0_32z };
  assign celloutsig_0_50z = celloutsig_0_40z ? { celloutsig_0_38z, celloutsig_0_44z, celloutsig_0_23z } : { celloutsig_0_13z[12:11], celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_24z };
  assign celloutsig_0_61z = celloutsig_0_57z[5] ? { celloutsig_0_56z[5:2], celloutsig_0_49z, celloutsig_0_20z, _05_[7:3], _00_, _05_[1:0], celloutsig_0_8z, celloutsig_0_39z, celloutsig_0_43z, celloutsig_0_46z } : { celloutsig_0_22z[10:0], celloutsig_0_59z, celloutsig_0_37z };
  assign celloutsig_0_16z = celloutsig_0_10z ? { _04_[3], _01_, _04_[1:0], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z } : { celloutsig_0_5z[16:4], celloutsig_0_2z };
  assign celloutsig_0_23z = celloutsig_0_14z[3] ? celloutsig_0_18z[3:1] : celloutsig_0_4z;
  assign celloutsig_0_3z = - { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_19z = - { celloutsig_1_18z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_16z };
  assign celloutsig_0_26z = - celloutsig_0_12z[5:2];
  assign celloutsig_0_4z = { celloutsig_0_3z[5], celloutsig_0_0z, celloutsig_0_0z } | celloutsig_0_1z[2:0];
  assign celloutsig_1_7z = { celloutsig_1_1z[10:1], celloutsig_1_0z, celloutsig_1_5z } | { celloutsig_1_1z[11:0], celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[8:5] | in_data[29:26];
  assign celloutsig_0_31z = { celloutsig_0_23z[0], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_18z } >> celloutsig_0_13z[15:0];
  assign celloutsig_0_39z = { celloutsig_0_30z[8:7], celloutsig_0_30z, celloutsig_0_36z } >> { celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_89z = celloutsig_0_16z[13:7] >> { celloutsig_0_61z[11:8], celloutsig_0_34z };
  assign celloutsig_1_2z = in_data[112:108] >> in_data[188:184];
  assign celloutsig_1_4z = celloutsig_1_2z[2:0] >> in_data[188:186];
  assign celloutsig_1_16z = in_data[102:100] >> { celloutsig_1_14z[16], celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_0_30z = { in_data[38:31], celloutsig_0_8z } >> { celloutsig_0_21z[2:1], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_32z = { celloutsig_0_14z[8:5], celloutsig_0_27z } << celloutsig_0_31z[7:3];
  assign celloutsig_0_56z = { celloutsig_0_45z, celloutsig_0_15z, celloutsig_0_35z } << { _02_[0], celloutsig_0_27z, celloutsig_0_26z };
  assign celloutsig_1_1z = in_data[131:113] << in_data[138:120];
  assign celloutsig_0_21z = celloutsig_0_3z[6:3] << { celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_0_28z = { celloutsig_0_5z[7:0], celloutsig_0_8z, celloutsig_0_7z } << { celloutsig_0_5z[11:4], celloutsig_0_23z, celloutsig_0_24z };
  assign celloutsig_0_33z = { celloutsig_0_22z[28:25], _05_[7:3], _00_, _05_[1:0] } >> { celloutsig_0_13z[11:1], celloutsig_0_19z };
  assign celloutsig_1_14z = { celloutsig_1_7z[6:4], celloutsig_1_7z } >> { _03_[10:8], celloutsig_1_7z };
  assign celloutsig_0_13z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_12z } <<< { celloutsig_0_3z[6:2], celloutsig_0_4z, _04_[3], _01_, _04_[1:0], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_5z = { in_data[73:60], celloutsig_0_4z, celloutsig_0_3z } >>> { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_49z = celloutsig_0_30z[4:2] >>> celloutsig_0_1z[2:0];
  assign celloutsig_0_7z = { celloutsig_0_3z[4:3], celloutsig_0_2z } >>> { celloutsig_0_5z[22:21], celloutsig_0_6z };
  assign celloutsig_1_3z = { celloutsig_1_1z[18:17], celloutsig_1_2z } >>> { celloutsig_1_0z[2:1], celloutsig_1_2z };
  assign celloutsig_0_34z = celloutsig_0_18z[7:5] - celloutsig_0_1z[3:1];
  assign celloutsig_0_51z = { celloutsig_0_12z[7:0], celloutsig_0_31z, celloutsig_0_45z, celloutsig_0_17z } - { celloutsig_0_18z, celloutsig_0_37z, celloutsig_0_50z };
  assign celloutsig_0_57z = { celloutsig_0_12z[10:2], celloutsig_0_7z, celloutsig_0_45z, celloutsig_0_49z } - { celloutsig_0_18z[6:1], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_1z[3:1], celloutsig_0_5z, celloutsig_0_1z } - { celloutsig_0_15z[3:1], celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_0_41z = { celloutsig_0_28z[7:1], celloutsig_0_2z } ~^ { celloutsig_0_18z[8:5], celloutsig_0_6z, celloutsig_0_23z };
  assign celloutsig_0_9z = in_data[43:37] ~^ { celloutsig_0_4z[2:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[144:142] ~^ in_data[139:137];
  assign celloutsig_1_5z = in_data[128:123] ~^ { celloutsig_1_4z[0], celloutsig_1_2z };
  assign celloutsig_0_59z = { celloutsig_0_41z[6:4], _02_, _04_[3], _01_, _04_[1:0] } ^ celloutsig_0_51z[16:3];
  assign celloutsig_0_12z = { celloutsig_0_3z[5:1], celloutsig_0_8z, celloutsig_0_6z, _04_[3], _01_, _04_[1:0], celloutsig_0_0z, celloutsig_0_10z } ^ { _01_, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_14z = { celloutsig_0_5z[22:17], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z } ^ { celloutsig_0_13z[7:1], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_15z = { _01_, _04_[1], celloutsig_0_10z, celloutsig_0_6z } ^ celloutsig_0_13z[7:4];
  assign celloutsig_0_18z = celloutsig_0_14z[11:2] ^ { celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_8z = ~((celloutsig_1_0z[2] & celloutsig_1_3z[4]) | in_data[164]);
  assign celloutsig_1_13z = ~((celloutsig_1_2z[1] & celloutsig_1_2z[2]) | celloutsig_1_8z);
  assign celloutsig_0_19z = ~((_01_ & celloutsig_0_6z) | celloutsig_0_17z);
  assign _04_[2] = _01_;
  assign _05_[2] = _00_;
  assign { out_data[128], out_data[124:96], out_data[38:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z };
endmodule
