--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2409 paths analyzed, 238 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.406ns.
--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_5 (SLICE_X18Y21.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_7 (FF)
  Destination:          cpu_sclk/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.371ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_7 to cpu_sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.DQ      Tcko                  0.447   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    SLICE_X19Y23.B2      net (fanout=2)        0.634   cpu_sclk/counter<7>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y21.CLK     Tsrck                 0.442   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.371ns (1.925ns logic, 2.446ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_8 (FF)
  Destination:          cpu_sclk/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.324ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_8 to cpu_sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.AQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_8
    SLICE_X19Y23.B1      net (fanout=2)        0.587   cpu_sclk/counter<8>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y21.CLK     Tsrck                 0.442   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (1.925ns logic, 2.399ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_10 (FF)
  Destination:          cpu_sclk/counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.231ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_10 to cpu_sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_10
    SLICE_X19Y23.B4      net (fanout=2)        0.494   cpu_sclk/counter<10>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y21.CLK     Tsrck                 0.442   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      4.231ns (1.925ns logic, 2.306ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_7 (SLICE_X18Y21.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_7 (FF)
  Destination:          cpu_sclk/counter_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.368ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_7 to cpu_sclk/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.DQ      Tcko                  0.447   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    SLICE_X19Y23.B2      net (fanout=2)        0.634   cpu_sclk/counter<7>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y21.CLK     Tsrck                 0.439   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      4.368ns (1.922ns logic, 2.446ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_8 (FF)
  Destination:          cpu_sclk/counter_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.321ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_8 to cpu_sclk/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.AQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_8
    SLICE_X19Y23.B1      net (fanout=2)        0.587   cpu_sclk/counter<8>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y21.CLK     Tsrck                 0.439   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      4.321ns (1.922ns logic, 2.399ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_10 (FF)
  Destination:          cpu_sclk/counter_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.228ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_10 to cpu_sclk/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_10
    SLICE_X19Y23.B4      net (fanout=2)        0.494   cpu_sclk/counter<10>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y21.CLK     Tsrck                 0.439   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      4.228ns (1.922ns logic, 2.306ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_6 (SLICE_X18Y21.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_7 (FF)
  Destination:          cpu_sclk/counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.360ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_7 to cpu_sclk/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.DQ      Tcko                  0.447   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    SLICE_X19Y23.B2      net (fanout=2)        0.634   cpu_sclk/counter<7>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y21.CLK     Tsrck                 0.431   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (1.914ns logic, 2.446ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_8 (FF)
  Destination:          cpu_sclk/counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.313ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_8 to cpu_sclk/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.AQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_8
    SLICE_X19Y23.B1      net (fanout=2)        0.587   cpu_sclk/counter<8>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y21.CLK     Tsrck                 0.431   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      4.313ns (1.914ns logic, 2.399ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_10 (FF)
  Destination:          cpu_sclk/counter_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.220ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_10 to cpu_sclk/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.447   cpu_sclk/counter<11>
                                                       cpu_sclk/counter_10
    SLICE_X19Y23.B4      net (fanout=2)        0.494   cpu_sclk/counter<10>
    SLICE_X19Y23.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A4      net (fanout=1)        0.440   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
    SLICE_X19Y23.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv2
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A6      net (fanout=1)        0.328   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv3
    SLICE_X19Y25.A       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B5      net (fanout=1)        0.358   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv4
    SLICE_X19Y25.B       Tilo                  0.259   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
                                                       cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv5
    SLICE_X18Y21.SR      net (fanout=7)        0.686   cpu_sclk/counter[26]_GND_3_o_LessThan_2_o_inv
    SLICE_X18Y21.CLK     Tsrck                 0.431   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      4.220ns (1.914ns logic, 2.306ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------

Paths for end point seg7_sclk/sclk (SLICE_X29Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seg7_sclk/sclk (FF)
  Destination:          seg7_sclk/sclk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seg7_sclk/sclk to seg7_sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y18.AQ      Tcko                  0.198   seg7_sclk/sclk
                                                       seg7_sclk/sclk
    SLICE_X29Y18.A6      net (fanout=2)        0.023   seg7_sclk/sclk
    SLICE_X29Y18.CLK     Tah         (-Th)    -0.215   seg7_sclk/sclk
                                                       seg7_sclk/sclk_rstpot
                                                       seg7_sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_1 (SLICE_X18Y20.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_sclk/counter_1 (FF)
  Destination:          cpu_sclk/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_sclk/counter_1 to cpu_sclk/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.BQ      Tcko                  0.234   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_1
    SLICE_X18Y20.B5      net (fanout=1)        0.058   cpu_sclk/counter<1>
    SLICE_X18Y20.CLK     Tah         (-Th)    -0.237   cpu_sclk/counter<3>
                                                       cpu_sclk/counter<1>_rt
                                                       cpu_sclk/Mcount_counter_cy<3>
                                                       cpu_sclk/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_5 (SLICE_X18Y21.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_sclk/counter_5 (FF)
  Destination:          cpu_sclk/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_sclk/counter_5 to cpu_sclk/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.BQ      Tcko                  0.234   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_5
    SLICE_X18Y21.B5      net (fanout=1)        0.058   cpu_sclk/counter<5>
    SLICE_X18Y21.CLK     Tah         (-Th)    -0.237   cpu_sclk/counter<7>
                                                       cpu_sclk/counter<5>_rt
                                                       cpu_sclk/Mcount_counter_cy<7>
                                                       cpu_sclk/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: cpu_sclk/counter<3>/CLK
  Logical resource: cpu_sclk/counter_0/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: cpu_sclk/counter<3>/CLK
  Logical resource: cpu_sclk/counter_1/CK
  Location pin: SLICE_X18Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz 
LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2303790 paths analyzed, 25164 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.658ns.
--------------------------------------------------------------------------------

Paths for end point mem/o0_5 (SLICE_X16Y30.B3), 2445 paths
--------------------------------------------------------------------------------
Slack (setup path):     4989.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_5 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      10.767ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.424 - 0.451)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y33.A2      net (fanout=18)       1.241   cpu/CU/SR_inc
    SLICE_X16Y33.DMUX    Topad                 0.550   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X13Y33.D4      net (fanout=3)        0.504   cpu/SR_id<3>
    SLICE_X13Y33.D       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o0101
    SLICE_X22Y3.BX       net (fanout=258)      3.588   addr<3>
    SLICE_X22Y3.BMUX     Tbxb                  0.157   mem/mux4091_9_f81
                                                       mem/mux4091_9_f8_0
    SLICE_X18Y13.A2      net (fanout=1)        1.483   mem/mux4091_9_f81
    SLICE_X18Y13.BMUX    Topab                 0.370   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
                                                       mem/mux4091_4
                                                       mem/mux4091_3_f7
                                                       mem/mux4091_2_f8
    SLICE_X16Y30.B3      net (fanout=1)        1.883   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
    SLICE_X16Y30.CLK     Tas                   0.341   mem/o0<7>
                                                       mem/o0_5_rstpot
                                                       mem/o0_5
    -------------------------------------------------  ---------------------------
    Total                                     10.767ns (2.068ns logic, 8.699ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4989.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_5 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      10.699ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.424 - 0.451)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y33.A2      net (fanout=18)       1.241   cpu/CU/SR_inc
    SLICE_X16Y33.DMUX    Topad                 0.550   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X13Y33.D4      net (fanout=3)        0.504   cpu/SR_id<3>
    SLICE_X13Y33.D       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o0101
    SLICE_X24Y4.BX       net (fanout=258)      3.777   addr<3>
    SLICE_X24Y4.BMUX     Tbxb                  0.144   mem/mux4091_9_f82
                                                       mem/mux4091_9_f8_1
    SLICE_X18Y13.B3      net (fanout=1)        1.248   mem/mux4091_9_f82
    SLICE_X18Y13.BMUX    Topbb                 0.361   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
                                                       mem/mux4091_5
                                                       mem/mux4091_3_f7
                                                       mem/mux4091_2_f8
    SLICE_X16Y30.B3      net (fanout=1)        1.883   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
    SLICE_X16Y30.CLK     Tas                   0.341   mem/o0<7>
                                                       mem/o0_5_rstpot
                                                       mem/o0_5
    -------------------------------------------------  ---------------------------
    Total                                     10.699ns (2.046ns logic, 8.653ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4989.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_5 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      10.545ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.424 - 0.451)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y33.B5      net (fanout=18)       1.032   cpu/CU/SR_inc
    SLICE_X16Y33.DMUX    Topbd                 0.537   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<1>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X13Y33.D4      net (fanout=3)        0.504   cpu/SR_id<3>
    SLICE_X13Y33.D       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o0101
    SLICE_X22Y3.BX       net (fanout=258)      3.588   addr<3>
    SLICE_X22Y3.BMUX     Tbxb                  0.157   mem/mux4091_9_f81
                                                       mem/mux4091_9_f8_0
    SLICE_X18Y13.A2      net (fanout=1)        1.483   mem/mux4091_9_f81
    SLICE_X18Y13.BMUX    Topab                 0.370   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
                                                       mem/mux4091_4
                                                       mem/mux4091_3_f7
                                                       mem/mux4091_2_f8
    SLICE_X16Y30.B3      net (fanout=1)        1.883   mem/addr[7]_store[255][15]_wide_mux_261_OUT<5>
    SLICE_X16Y30.CLK     Tas                   0.341   mem/o0<7>
                                                       mem/o0_5_rstpot
                                                       mem/o0_5
    -------------------------------------------------  ---------------------------
    Total                                     10.545ns (2.055ns logic, 8.490ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point mem/o0_10 (SLICE_X19Y38.C1), 2445 paths
--------------------------------------------------------------------------------
Slack (setup path):     4989.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_10 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      10.546ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (0.325 - 0.359)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y33.A2      net (fanout=18)       1.241   cpu/CU/SR_inc
    SLICE_X16Y33.DMUX    Topad                 0.550   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X13Y33.D4      net (fanout=3)        0.504   cpu/SR_id<3>
    SLICE_X13Y33.D       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o0101
    SLICE_X26Y61.BX      net (fanout=258)      3.857   addr<3>
    SLICE_X26Y61.BMUX    Tbxb                  0.157   mem/mux4081_11_f81
                                                       mem/mux4081_11_f8_0
    SLICE_X20Y51.C1      net (fanout=1)        1.576   mem/mux4081_11_f81
    SLICE_X20Y51.BMUX    Topcb                 0.371   mem/addr[7]_store[255][15]_wide_mux_261_OUT<10>
                                                       mem/mux4081_51
                                                       mem/mux4081_4_f7
                                                       mem/mux4081_2_f8
    SLICE_X19Y38.C1      net (fanout=1)        1.318   mem/addr[7]_store[255][15]_wide_mux_261_OUT<10>
    SLICE_X19Y38.CLK     Tas                   0.322   mem/o0<11>
                                                       mem/o0_10_rstpot
                                                       mem/o0_10
    -------------------------------------------------  ---------------------------
    Total                                     10.546ns (2.050ns logic, 8.496ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4989.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_10 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      10.324ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (0.325 - 0.359)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y33.B5      net (fanout=18)       1.032   cpu/CU/SR_inc
    SLICE_X16Y33.DMUX    Topbd                 0.537   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<1>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X13Y33.D4      net (fanout=3)        0.504   cpu/SR_id<3>
    SLICE_X13Y33.D       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o0101
    SLICE_X26Y61.BX      net (fanout=258)      3.857   addr<3>
    SLICE_X26Y61.BMUX    Tbxb                  0.157   mem/mux4081_11_f81
                                                       mem/mux4081_11_f8_0
    SLICE_X20Y51.C1      net (fanout=1)        1.576   mem/mux4081_11_f81
    SLICE_X20Y51.BMUX    Topcb                 0.371   mem/addr[7]_store[255][15]_wide_mux_261_OUT<10>
                                                       mem/mux4081_51
                                                       mem/mux4081_4_f7
                                                       mem/mux4081_2_f8
    SLICE_X19Y38.C1      net (fanout=1)        1.318   mem/addr[7]_store[255][15]_wide_mux_261_OUT<10>
    SLICE_X19Y38.CLK     Tas                   0.322   mem/o0<11>
                                                       mem/o0_10_rstpot
                                                       mem/o0_10
    -------------------------------------------------  ---------------------------
    Total                                     10.324ns (2.037ns logic, 8.287ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4989.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_10 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      10.321ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (0.325 - 0.359)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y33.C3      net (fanout=18)       1.155   cpu/CU/SR_inc
    SLICE_X16Y33.DMUX    Topcd                 0.411   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<2>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X13Y33.D4      net (fanout=3)        0.504   cpu/SR_id<3>
    SLICE_X13Y33.D       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o0101
    SLICE_X26Y61.BX      net (fanout=258)      3.857   addr<3>
    SLICE_X26Y61.BMUX    Tbxb                  0.157   mem/mux4081_11_f81
                                                       mem/mux4081_11_f8_0
    SLICE_X20Y51.C1      net (fanout=1)        1.576   mem/mux4081_11_f81
    SLICE_X20Y51.BMUX    Topcb                 0.371   mem/addr[7]_store[255][15]_wide_mux_261_OUT<10>
                                                       mem/mux4081_51
                                                       mem/mux4081_4_f7
                                                       mem/mux4081_2_f8
    SLICE_X19Y38.C1      net (fanout=1)        1.318   mem/addr[7]_store[255][15]_wide_mux_261_OUT<10>
    SLICE_X19Y38.CLK     Tas                   0.322   mem/o0<11>
                                                       mem/o0_10_rstpot
                                                       mem/o0_10
    -------------------------------------------------  ---------------------------
    Total                                     10.321ns (1.911ns logic, 8.410ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point mem/o0_4 (SLICE_X16Y30.A3), 2445 paths
--------------------------------------------------------------------------------
Slack (setup path):     4989.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_4 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      10.503ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.424 - 0.451)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y33.A2      net (fanout=18)       1.241   cpu/CU/SR_inc
    SLICE_X16Y33.DMUX    Topad                 0.550   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X13Y33.D4      net (fanout=3)        0.504   cpu/SR_id<3>
    SLICE_X13Y33.D       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o0101
    SLICE_X24Y2.BX       net (fanout=258)      3.765   addr<3>
    SLICE_X24Y2.BMUX     Tbxb                  0.144   mem/mux4090_9_f81
                                                       mem/mux4090_9_f8_0
    SLICE_X18Y12.A5      net (fanout=1)        1.113   mem/mux4090_9_f81
    SLICE_X18Y12.BMUX    Topab                 0.370   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
                                                       mem/mux4090_4
                                                       mem/mux4090_3_f7
                                                       mem/mux4090_2_f8
    SLICE_X16Y30.A3      net (fanout=1)        1.825   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
    SLICE_X16Y30.CLK     Tas                   0.341   mem/o0<7>
                                                       mem/o0_4_rstpot
                                                       mem/o0_4
    -------------------------------------------------  ---------------------------
    Total                                     10.503ns (2.055ns logic, 8.448ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4989.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_4 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      10.289ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.424 - 0.451)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y33.A2      net (fanout=18)       1.241   cpu/CU/SR_inc
    SLICE_X16Y33.DMUX    Topad                 0.550   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X13Y33.D4      net (fanout=3)        0.504   cpu/SR_id<3>
    SLICE_X13Y33.D       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o0101
    SLICE_X26Y4.BX       net (fanout=258)      3.659   addr<3>
    SLICE_X26Y4.BMUX     Tbxb                  0.157   mem/mux4090_9_f82
                                                       mem/mux4090_9_f8_1
    SLICE_X18Y12.B6      net (fanout=1)        1.001   mem/mux4090_9_f82
    SLICE_X18Y12.BMUX    Topbb                 0.361   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
                                                       mem/mux4090_5
                                                       mem/mux4090_3_f7
                                                       mem/mux4090_2_f8
    SLICE_X16Y30.A3      net (fanout=1)        1.825   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
    SLICE_X16Y30.CLK     Tas                   0.341   mem/o0<7>
                                                       mem/o0_4_rstpot
                                                       mem/o0_4
    -------------------------------------------------  ---------------------------
    Total                                     10.289ns (2.059ns logic, 8.230ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4989.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/o0_4 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      10.281ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.424 - 0.451)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/o0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.CQ      Tcko                  0.391   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y33.B5      net (fanout=18)       1.032   cpu/CU/SR_inc
    SLICE_X16Y33.DMUX    Topbd                 0.537   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<1>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X13Y33.D4      net (fanout=3)        0.504   cpu/SR_id<3>
    SLICE_X13Y33.D       Tilo                  0.259   mem/old_addr<3>
                                                       cpu/addr_mux/Mmux_o0101
    SLICE_X24Y2.BX       net (fanout=258)      3.765   addr<3>
    SLICE_X24Y2.BMUX     Tbxb                  0.144   mem/mux4090_9_f81
                                                       mem/mux4090_9_f8_0
    SLICE_X18Y12.A5      net (fanout=1)        1.113   mem/mux4090_9_f81
    SLICE_X18Y12.BMUX    Topab                 0.370   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
                                                       mem/mux4090_4
                                                       mem/mux4090_3_f7
                                                       mem/mux4090_2_f8
    SLICE_X16Y30.A3      net (fanout=1)        1.825   mem/addr[7]_store[255][15]_wide_mux_261_OUT<4>
    SLICE_X16Y30.CLK     Tas                   0.341   mem/o0<7>
                                                       mem/o0_4_rstpot
                                                       mem/o0_4
    -------------------------------------------------  ---------------------------
    Total                                     10.281ns (2.042ns logic, 8.239ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz LOW 50%;
--------------------------------------------------------------------------------

Paths for end point mem/store_0_1910 (SLICE_X0Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/store_0_1910 (FF)
  Destination:          mem/store_0_1910 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/store_0_1910 to mem/store_0_1910
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y38.AQ       Tcko                  0.200   mem/store_0<1913>
                                                       mem/store_0_1910
    SLICE_X0Y38.A6       net (fanout=2)        0.021   mem/store_0<1910>
    SLICE_X0Y38.CLK      Tah         (-Th)    -0.190   mem/store_0<1913>
                                                       mem/mux218811
                                                       mem/store_0_1910
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point mem/store_0_1477 (SLICE_X4Y7.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/store_0_1477 (FF)
  Destination:          mem/store_0_1477 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/store_0_1477 to mem/store_0_1477
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y7.DQ        Tcko                  0.200   mem/store_0<1477>
                                                       mem/store_0_1477
    SLICE_X4Y7.D6        net (fanout=2)        0.021   mem/store_0<1477>
    SLICE_X4Y7.CLK       Tah         (-Th)    -0.190   mem/store_0<1477>
                                                       mem/mux261911
                                                       mem/store_0_1477
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point mem/store_0_1334 (SLICE_X8Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/store_0_1334 (FF)
  Destination:          mem/store_0_1334 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/store_0_1334 to mem/store_0_1334
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.AQ       Tcko                  0.200   mem/store_0<1337>
                                                       mem/store_0_1334
    SLICE_X8Y40.A6       net (fanout=2)        0.021   mem/store_0<1334>
    SLICE_X8Y40.CLK      Tah         (-Th)    -0.190   mem/store_0<1337>
                                                       mem/mux276411
                                                       mem/store_0_1334
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz LOW 50%;
--------------------------------------------------------------------------------
Slack: 9998.270ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cpu_sclk/sclk_BUFG/I0
  Logical resource: cpu_sclk/sclk_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: cpu_sclk/sclk
--------------------------------------------------------------------------------
Slack: 9999.570ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cpu/PC/out<3>/CLK
  Logical resource: cpu/PC/out_0/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: cpu_sclk/sclk_BUFG
--------------------------------------------------------------------------------
Slack: 9999.570ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cpu/PC/out<3>/CLK
  Logical resource: cpu/PC/out_1/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: cpu_sclk/sclk_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.406|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2306199 paths, 0 nets, and 31206 connections

Design statistics:
   Minimum period:  21.658ns{1}   (Maximum frequency:  46.172MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 14 14:17:47 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 327 MB



