DECL|ADC_ANALOGWATCHDOG_ALL_INJEC|macro|ADC_ANALOGWATCHDOG_ALL_INJEC
DECL|ADC_ANALOGWATCHDOG_ALL_REGINJEC|macro|ADC_ANALOGWATCHDOG_ALL_REGINJEC
DECL|ADC_ANALOGWATCHDOG_ALL_REG|macro|ADC_ANALOGWATCHDOG_ALL_REG
DECL|ADC_ANALOGWATCHDOG_NONE|macro|ADC_ANALOGWATCHDOG_NONE
DECL|ADC_ANALOGWATCHDOG_SINGLE_INJEC|macro|ADC_ANALOGWATCHDOG_SINGLE_INJEC
DECL|ADC_ANALOGWATCHDOG_SINGLE_REGINJEC|macro|ADC_ANALOGWATCHDOG_SINGLE_REGINJEC
DECL|ADC_ANALOGWATCHDOG_SINGLE_REG|macro|ADC_ANALOGWATCHDOG_SINGLE_REG
DECL|ADC_AWD1_EVENT|macro|ADC_AWD1_EVENT
DECL|ADC_AWD_EVENT|macro|ADC_AWD_EVENT
DECL|ADC_AnalogWDGConfTypeDef|typedef|}ADC_AnalogWDGConfTypeDef;
DECL|ADC_CHANNEL_0|macro|ADC_CHANNEL_0
DECL|ADC_CHANNEL_10|macro|ADC_CHANNEL_10
DECL|ADC_CHANNEL_11|macro|ADC_CHANNEL_11
DECL|ADC_CHANNEL_12|macro|ADC_CHANNEL_12
DECL|ADC_CHANNEL_13|macro|ADC_CHANNEL_13
DECL|ADC_CHANNEL_14|macro|ADC_CHANNEL_14
DECL|ADC_CHANNEL_15|macro|ADC_CHANNEL_15
DECL|ADC_CHANNEL_16|macro|ADC_CHANNEL_16
DECL|ADC_CHANNEL_17|macro|ADC_CHANNEL_17
DECL|ADC_CHANNEL_1|macro|ADC_CHANNEL_1
DECL|ADC_CHANNEL_2|macro|ADC_CHANNEL_2
DECL|ADC_CHANNEL_3|macro|ADC_CHANNEL_3
DECL|ADC_CHANNEL_4|macro|ADC_CHANNEL_4
DECL|ADC_CHANNEL_5|macro|ADC_CHANNEL_5
DECL|ADC_CHANNEL_6|macro|ADC_CHANNEL_6
DECL|ADC_CHANNEL_7|macro|ADC_CHANNEL_7
DECL|ADC_CHANNEL_8|macro|ADC_CHANNEL_8
DECL|ADC_CHANNEL_9|macro|ADC_CHANNEL_9
DECL|ADC_CHANNEL_TEMPSENSOR|macro|ADC_CHANNEL_TEMPSENSOR
DECL|ADC_CHANNEL_VREFINT|macro|ADC_CHANNEL_VREFINT
DECL|ADC_CLEAR_ERRORCODE|macro|ADC_CLEAR_ERRORCODE
DECL|ADC_CONVCYCLES_MAX_RANGE|macro|ADC_CONVCYCLES_MAX_RANGE
DECL|ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_13CYCLES5|macro|ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_13CYCLES5
DECL|ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_1CYCLE5|macro|ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_1CYCLE5
DECL|ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_239CYCLES5|macro|ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_239CYCLES5
DECL|ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_28CYCLES5|macro|ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_28CYCLES5
DECL|ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_41CYCLES5|macro|ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_41CYCLES5
DECL|ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_55CYCLES5|macro|ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_55CYCLES5
DECL|ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_71CYCLES5|macro|ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_71CYCLES5
DECL|ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_7CYCLES5|macro|ADC_CONVERSIONCLOCKCYCLES_SAMPLETIME_7CYCLES5
DECL|ADC_CR1_DISCONTINUOUS_NUM|macro|ADC_CR1_DISCONTINUOUS_NUM
DECL|ADC_CR1_SCAN_SET|macro|ADC_CR1_SCAN_SET
DECL|ADC_CR2_CONTINUOUS|macro|ADC_CR2_CONTINUOUS
DECL|ADC_ChannelConfTypeDef|typedef|}ADC_ChannelConfTypeDef;
DECL|ADC_DATAALIGN_LEFT|macro|ADC_DATAALIGN_LEFT
DECL|ADC_DATAALIGN_RIGHT|macro|ADC_DATAALIGN_RIGHT
DECL|ADC_EXTERNALTRIGCONVEDGE_NONE|macro|ADC_EXTERNALTRIGCONVEDGE_NONE
DECL|ADC_EXTERNALTRIGCONVEDGE_RISING|macro|ADC_EXTERNALTRIGCONVEDGE_RISING
DECL|ADC_FLAG_AWD|macro|ADC_FLAG_AWD
DECL|ADC_FLAG_EOC|macro|ADC_FLAG_EOC
DECL|ADC_FLAG_JEOC|macro|ADC_FLAG_JEOC
DECL|ADC_FLAG_JSTRT|macro|ADC_FLAG_JSTRT
DECL|ADC_FLAG_POSTCONV_ALL|macro|ADC_FLAG_POSTCONV_ALL
DECL|ADC_FLAG_STRT|macro|ADC_FLAG_STRT
DECL|ADC_HandleTypeDef|typedef|}ADC_HandleTypeDef;
DECL|ADC_INJECTED_GROUP|macro|ADC_INJECTED_GROUP
DECL|ADC_IS_ENABLE|macro|ADC_IS_ENABLE
DECL|ADC_IS_SOFTWARE_START_INJECTED|macro|ADC_IS_SOFTWARE_START_INJECTED
DECL|ADC_IS_SOFTWARE_START_REGULAR|macro|ADC_IS_SOFTWARE_START_REGULAR
DECL|ADC_IT_AWD|macro|ADC_IT_AWD
DECL|ADC_IT_EOC|macro|ADC_IT_EOC
DECL|ADC_IT_JEOC|macro|ADC_IT_JEOC
DECL|ADC_InitTypeDef|typedef|}ADC_InitTypeDef;
DECL|ADC_JSQR_JL_SHIFT|macro|ADC_JSQR_JL_SHIFT
DECL|ADC_JSQR_RK_JL|macro|ADC_JSQR_RK_JL
DECL|ADC_REGULAR_GROUP|macro|ADC_REGULAR_GROUP
DECL|ADC_REGULAR_INJECTED_GROUP|macro|ADC_REGULAR_INJECTED_GROUP
DECL|ADC_REGULAR_RANK_10|macro|ADC_REGULAR_RANK_10
DECL|ADC_REGULAR_RANK_11|macro|ADC_REGULAR_RANK_11
DECL|ADC_REGULAR_RANK_12|macro|ADC_REGULAR_RANK_12
DECL|ADC_REGULAR_RANK_13|macro|ADC_REGULAR_RANK_13
DECL|ADC_REGULAR_RANK_14|macro|ADC_REGULAR_RANK_14
DECL|ADC_REGULAR_RANK_15|macro|ADC_REGULAR_RANK_15
DECL|ADC_REGULAR_RANK_16|macro|ADC_REGULAR_RANK_16
DECL|ADC_REGULAR_RANK_1|macro|ADC_REGULAR_RANK_1
DECL|ADC_REGULAR_RANK_2|macro|ADC_REGULAR_RANK_2
DECL|ADC_REGULAR_RANK_3|macro|ADC_REGULAR_RANK_3
DECL|ADC_REGULAR_RANK_4|macro|ADC_REGULAR_RANK_4
DECL|ADC_REGULAR_RANK_5|macro|ADC_REGULAR_RANK_5
DECL|ADC_REGULAR_RANK_6|macro|ADC_REGULAR_RANK_6
DECL|ADC_REGULAR_RANK_7|macro|ADC_REGULAR_RANK_7
DECL|ADC_REGULAR_RANK_8|macro|ADC_REGULAR_RANK_8
DECL|ADC_REGULAR_RANK_9|macro|ADC_REGULAR_RANK_9
DECL|ADC_SAMPLETIME_13CYCLES5_SMPR1ALLCHANNELS|macro|ADC_SAMPLETIME_13CYCLES5_SMPR1ALLCHANNELS
DECL|ADC_SAMPLETIME_13CYCLES5_SMPR2ALLCHANNELS|macro|ADC_SAMPLETIME_13CYCLES5_SMPR2ALLCHANNELS
DECL|ADC_SAMPLETIME_13CYCLES_5|macro|ADC_SAMPLETIME_13CYCLES_5
DECL|ADC_SAMPLETIME_1CYCLE5_SMPR1ALLCHANNELS|macro|ADC_SAMPLETIME_1CYCLE5_SMPR1ALLCHANNELS
DECL|ADC_SAMPLETIME_1CYCLE5_SMPR2ALLCHANNELS|macro|ADC_SAMPLETIME_1CYCLE5_SMPR2ALLCHANNELS
DECL|ADC_SAMPLETIME_1CYCLE_5|macro|ADC_SAMPLETIME_1CYCLE_5
DECL|ADC_SAMPLETIME_239CYCLES5_SMPR1ALLCHANNELS|macro|ADC_SAMPLETIME_239CYCLES5_SMPR1ALLCHANNELS
DECL|ADC_SAMPLETIME_239CYCLES5_SMPR2ALLCHANNELS|macro|ADC_SAMPLETIME_239CYCLES5_SMPR2ALLCHANNELS
DECL|ADC_SAMPLETIME_239CYCLES_5|macro|ADC_SAMPLETIME_239CYCLES_5
DECL|ADC_SAMPLETIME_28CYCLES5_SMPR1ALLCHANNELS|macro|ADC_SAMPLETIME_28CYCLES5_SMPR1ALLCHANNELS
DECL|ADC_SAMPLETIME_28CYCLES5_SMPR2ALLCHANNELS|macro|ADC_SAMPLETIME_28CYCLES5_SMPR2ALLCHANNELS
DECL|ADC_SAMPLETIME_28CYCLES_5|macro|ADC_SAMPLETIME_28CYCLES_5
DECL|ADC_SAMPLETIME_41CYCLES5_SMPR1ALLCHANNELS|macro|ADC_SAMPLETIME_41CYCLES5_SMPR1ALLCHANNELS
DECL|ADC_SAMPLETIME_41CYCLES5_SMPR2ALLCHANNELS|macro|ADC_SAMPLETIME_41CYCLES5_SMPR2ALLCHANNELS
DECL|ADC_SAMPLETIME_41CYCLES_5|macro|ADC_SAMPLETIME_41CYCLES_5
DECL|ADC_SAMPLETIME_55CYCLES5_SMPR1ALLCHANNELS|macro|ADC_SAMPLETIME_55CYCLES5_SMPR1ALLCHANNELS
DECL|ADC_SAMPLETIME_55CYCLES5_SMPR2ALLCHANNELS|macro|ADC_SAMPLETIME_55CYCLES5_SMPR2ALLCHANNELS
DECL|ADC_SAMPLETIME_55CYCLES_5|macro|ADC_SAMPLETIME_55CYCLES_5
DECL|ADC_SAMPLETIME_71CYCLES5_SMPR1ALLCHANNELS|macro|ADC_SAMPLETIME_71CYCLES5_SMPR1ALLCHANNELS
DECL|ADC_SAMPLETIME_71CYCLES5_SMPR2ALLCHANNELS|macro|ADC_SAMPLETIME_71CYCLES5_SMPR2ALLCHANNELS
DECL|ADC_SAMPLETIME_71CYCLES_5|macro|ADC_SAMPLETIME_71CYCLES_5
DECL|ADC_SAMPLETIME_7CYCLES5_SMPR1ALLCHANNELS|macro|ADC_SAMPLETIME_7CYCLES5_SMPR1ALLCHANNELS
DECL|ADC_SAMPLETIME_7CYCLES5_SMPR2ALLCHANNELS|macro|ADC_SAMPLETIME_7CYCLES5_SMPR2ALLCHANNELS
DECL|ADC_SAMPLETIME_7CYCLES_5|macro|ADC_SAMPLETIME_7CYCLES_5
DECL|ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0|macro|ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT0
DECL|ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1|macro|ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT1
DECL|ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2|macro|ADC_SAMPLETIME_ALLCHANNELS_SMPR1BIT2
DECL|ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT0|macro|ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT0
DECL|ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1|macro|ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT1
DECL|ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2|macro|ADC_SAMPLETIME_ALLCHANNELS_SMPR2BIT2
DECL|ADC_SCAN_DISABLE|macro|ADC_SCAN_DISABLE
DECL|ADC_SCAN_ENABLE|macro|ADC_SCAN_ENABLE
DECL|ADC_SMPR1|macro|ADC_SMPR1
DECL|ADC_SMPR2|macro|ADC_SMPR2
DECL|ADC_SQR1_L_SHIFT|macro|ADC_SQR1_L_SHIFT
DECL|ADC_SQR1_RK|macro|ADC_SQR1_RK
DECL|ADC_SQR2_RK|macro|ADC_SQR2_RK
DECL|ADC_SQR3_RK|macro|ADC_SQR3_RK
DECL|ADC_STATE_CLR_SET|macro|ADC_STATE_CLR_SET
DECL|Channel|member|uint32_t Channel; /*!< Selects which ADC channel to monitor by analog watchdog.
DECL|Channel|member|uint32_t Channel; /*!< Specifies the channel to configure into ADC regular group.
DECL|ContinuousConvMode|member|uint32_t ContinuousConvMode; /*!< Specifies whether the conversion is performed in single mode (one conversion) or continuous mode for regular group,
DECL|DMA_Handle|member|DMA_HandleTypeDef *DMA_Handle; /*!< Pointer DMA Handler */
DECL|DataAlign|member|uint32_t DataAlign; /*!< Specifies ADC data alignment to right (MSB on register bit 11 and LSB on register bit 0) (default setting)
DECL|DiscontinuousConvMode|member|uint32_t DiscontinuousConvMode; /*!< Specifies whether the conversions sequence of regular group is performed in Complete-sequence/Discontinuous-sequence (main sequence subdivided in successive parts).
DECL|ErrorCode|member|__IO uint32_t ErrorCode; /*!< ADC Error code */
DECL|ExternalTrigConv|member|uint32_t ExternalTrigConv; /*!< Selects the external event used to trigger the conversion start of regular group.
DECL|HAL_ADC_ERROR_DMA|macro|HAL_ADC_ERROR_DMA
DECL|HAL_ADC_ERROR_INTERNAL|macro|HAL_ADC_ERROR_INTERNAL
DECL|HAL_ADC_ERROR_NONE|macro|HAL_ADC_ERROR_NONE
DECL|HAL_ADC_ERROR_OVR|macro|HAL_ADC_ERROR_OVR
DECL|HAL_ADC_STATE_AWD1|macro|HAL_ADC_STATE_AWD1
DECL|HAL_ADC_STATE_AWD2|macro|HAL_ADC_STATE_AWD2
DECL|HAL_ADC_STATE_AWD3|macro|HAL_ADC_STATE_AWD3
DECL|HAL_ADC_STATE_BUSY_INTERNAL|macro|HAL_ADC_STATE_BUSY_INTERNAL
DECL|HAL_ADC_STATE_ERROR_CONFIG|macro|HAL_ADC_STATE_ERROR_CONFIG
DECL|HAL_ADC_STATE_ERROR_DMA|macro|HAL_ADC_STATE_ERROR_DMA
DECL|HAL_ADC_STATE_ERROR_INTERNAL|macro|HAL_ADC_STATE_ERROR_INTERNAL
DECL|HAL_ADC_STATE_INJ_BUSY|macro|HAL_ADC_STATE_INJ_BUSY
DECL|HAL_ADC_STATE_INJ_EOC|macro|HAL_ADC_STATE_INJ_EOC
DECL|HAL_ADC_STATE_INJ_JQOVF|macro|HAL_ADC_STATE_INJ_JQOVF
DECL|HAL_ADC_STATE_MULTIMODE_SLAVE|macro|HAL_ADC_STATE_MULTIMODE_SLAVE
DECL|HAL_ADC_STATE_READY|macro|HAL_ADC_STATE_READY
DECL|HAL_ADC_STATE_REG_BUSY|macro|HAL_ADC_STATE_REG_BUSY
DECL|HAL_ADC_STATE_REG_EOC|macro|HAL_ADC_STATE_REG_EOC
DECL|HAL_ADC_STATE_REG_EOSMP|macro|HAL_ADC_STATE_REG_EOSMP
DECL|HAL_ADC_STATE_REG_OVR|macro|HAL_ADC_STATE_REG_OVR
DECL|HAL_ADC_STATE_RESET|macro|HAL_ADC_STATE_RESET
DECL|HAL_ADC_STATE_TIMEOUT|macro|HAL_ADC_STATE_TIMEOUT
DECL|HighThreshold|member|uint32_t HighThreshold; /*!< Configures the ADC analog watchdog High threshold value.
DECL|IS_ADC_ANALOG_WATCHDOG_MODE|macro|IS_ADC_ANALOG_WATCHDOG_MODE
DECL|IS_ADC_CHANNEL|macro|IS_ADC_CHANNEL
DECL|IS_ADC_CONVERSION_GROUP|macro|IS_ADC_CONVERSION_GROUP
DECL|IS_ADC_DATA_ALIGN|macro|IS_ADC_DATA_ALIGN
DECL|IS_ADC_EVENT_TYPE|macro|IS_ADC_EVENT_TYPE
DECL|IS_ADC_EXTTRIG_EDGE|macro|IS_ADC_EXTTRIG_EDGE
DECL|IS_ADC_RANGE|macro|IS_ADC_RANGE
DECL|IS_ADC_REGULAR_DISCONT_NUMBER|macro|IS_ADC_REGULAR_DISCONT_NUMBER
DECL|IS_ADC_REGULAR_NB_CONV|macro|IS_ADC_REGULAR_NB_CONV
DECL|IS_ADC_REGULAR_RANK|macro|IS_ADC_REGULAR_RANK
DECL|IS_ADC_SAMPLE_TIME|macro|IS_ADC_SAMPLE_TIME
DECL|IS_ADC_SCAN_MODE|macro|IS_ADC_SCAN_MODE
DECL|ITMode|member|uint32_t ITMode; /*!< Specifies whether the analog watchdog is configured in interrupt or polling mode.
DECL|Init|member|ADC_InitTypeDef Init; /*!< ADC required parameters */
DECL|Instance|member|ADC_TypeDef *Instance; /*!< Register base address */
DECL|Lock|member|HAL_LockTypeDef Lock; /*!< ADC locking object */
DECL|LowThreshold|member|uint32_t LowThreshold; /*!< Configures the ADC analog watchdog High threshold value.
DECL|NbrOfConversion|member|uint32_t NbrOfConversion; /*!< Specifies the number of ranks that will be converted within the regular group sequencer.
DECL|NbrOfDiscConversion|member|uint32_t NbrOfDiscConversion; /*!< Specifies the number of discontinuous conversions in which the main sequence of regular group (parameter NbrOfConversion) will be subdivided.
DECL|Rank|member|uint32_t Rank; /*!< Specifies the rank in the regular group sequencer
DECL|SamplingTime|member|uint32_t SamplingTime; /*!< Sampling time value to be set for the selected channel.
DECL|ScanConvMode|member|uint32_t ScanConvMode; /*!< Configures the sequencer of regular and injected groups.
DECL|State|member|__IO uint32_t State; /*!< ADC communication state (bitmap of ADC states) */
DECL|WatchdogMode|member|uint32_t WatchdogMode; /*!< Configures the ADC analog watchdog mode: single/all channels, regular/injected group.
DECL|WatchdogNumber|member|uint32_t WatchdogNumber; /*!< Reserved for future use, can be set to 0 */
DECL|__HAL_ADC_CLEAR_FLAG|macro|__HAL_ADC_CLEAR_FLAG
DECL|__HAL_ADC_DISABLE_IT|macro|__HAL_ADC_DISABLE_IT
DECL|__HAL_ADC_DISABLE|macro|__HAL_ADC_DISABLE
DECL|__HAL_ADC_ENABLE_IT|macro|__HAL_ADC_ENABLE_IT
DECL|__HAL_ADC_ENABLE|macro|__HAL_ADC_ENABLE
DECL|__HAL_ADC_GET_FLAG|macro|__HAL_ADC_GET_FLAG
DECL|__HAL_ADC_GET_IT_SOURCE|macro|__HAL_ADC_GET_IT_SOURCE
DECL|__HAL_ADC_RESET_HANDLE_STATE|macro|__HAL_ADC_RESET_HANDLE_STATE
DECL|__STM32F1xx_HAL_ADC_H|macro|__STM32F1xx_HAL_ADC_H
