From bd35239537cde76354cb35e1e7ff0bd9c6c63c2b Mon Sep 17 00:00:00 2001
From: Cui Gao <gao.cui@windsolve.com>
Date: Thu, 4 Sep 2014 17:31:14 +0800
Subject: [PATCH] Back-port the DDR calibration parameters for iMX6Q 64-bits
 DDR3

---
 board/freescale/mx6q_sabresd/flash_header.S |   16 ++++++++--------
 1 file changed, 8 insertions(+), 8 deletions(-)

diff --git a/board/freescale/mx6q_sabresd/flash_header.S b/board/freescale/mx6q_sabresd/flash_header.S
index 063a5e1..b027281 100644
--- a/board/freescale/mx6q_sabresd/flash_header.S
+++ b/board/freescale/mx6q_sabresd/flash_header.S
@@ -332,14 +332,14 @@ MXC_DCD_ITEM(41, MMDC_P0_BASE_ADDR + 0x810, 0x001F001F)
 MXC_DCD_ITEM(42, MMDC_P1_BASE_ADDR + 0x80c, 0x001F001F)
 MXC_DCD_ITEM(43, MMDC_P1_BASE_ADDR + 0x810, 0x001F001F)
 
-MXC_DCD_ITEM(44, MMDC_P0_BASE_ADDR + 0x83c, 0x4333033F)
-MXC_DCD_ITEM(45, MMDC_P0_BASE_ADDR + 0x840, 0x032C031D)
-MXC_DCD_ITEM(46, MMDC_P1_BASE_ADDR + 0x83c, 0x43200332)
-MXC_DCD_ITEM(47, MMDC_P1_BASE_ADDR + 0x840, 0x031A026A)
-MXC_DCD_ITEM(48, MMDC_P0_BASE_ADDR + 0x848, 0x4D464746)
-MXC_DCD_ITEM(49, MMDC_P1_BASE_ADDR + 0x848, 0x47453F4D)
-MXC_DCD_ITEM(50, MMDC_P0_BASE_ADDR + 0x850, 0x3E434440)
-MXC_DCD_ITEM(51, MMDC_P1_BASE_ADDR + 0x850, 0x47384839)
+MXC_DCD_ITEM(44, MMDC_P0_BASE_ADDR + 0x83c, 0x032C033C)
+MXC_DCD_ITEM(45, MMDC_P0_BASE_ADDR + 0x840, 0x03200314)
+MXC_DCD_ITEM(46, MMDC_P1_BASE_ADDR + 0x83c, 0x03400354)
+MXC_DCD_ITEM(47, MMDC_P1_BASE_ADDR + 0x840, 0x03240268)
+MXC_DCD_ITEM(48, MMDC_P0_BASE_ADDR + 0x848, 0x40303436)
+MXC_DCD_ITEM(49, MMDC_P1_BASE_ADDR + 0x848, 0x36342C44)
+MXC_DCD_ITEM(50, MMDC_P0_BASE_ADDR + 0x850, 0x30303A34)
+MXC_DCD_ITEM(51, MMDC_P1_BASE_ADDR + 0x850, 0x3E2E3E36)
 
 MXC_DCD_ITEM(52, MMDC_P0_BASE_ADDR + 0x81c, 0x33333333)
 MXC_DCD_ITEM(53, MMDC_P0_BASE_ADDR + 0x820, 0x33333333)
-- 
1.7.9.5

