m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/git/open-fpga/FpgaProjects/hdmi/simulation/modelsim
valtera_gpio_lite
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1637326307
!i10b 1
!s100 mcJ@@2HNNf2oMEL5UAe@00
I;BPlkFzTLRMCA3Mz720DO3
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 !s105 altera_gpio_lite_sv_unit
S1
R0
Z5 w1637317466
Z6 8C:/git/open-fpga/FpgaProjects/hdmi/ddio_sim/altera_gpio_lite/altera_gpio_lite.sv
Z7 FC:/git/open-fpga/FpgaProjects/hdmi/ddio_sim/altera_gpio_lite/altera_gpio_lite.sv
L0 940
Z8 OV;L;10.5b;63
r1
!s85 0
31
Z9 !s108 1637326307.000000
Z10 !s107 C:/git/open-fpga/FpgaProjects/hdmi/ddio_sim/altera_gpio_lite/altera_gpio_lite.sv|
Z11 !s90 -reportprogress|300|-sv|C:/git/open-fpga/FpgaProjects/hdmi/ddio_sim/altera_gpio_lite/altera_gpio_lite.sv|-work|ddio|
!i113 1
Z12 o-sv -work ddio
Z13 tCvgOpt 0
valtgpio_one_bit
R1
R2
!i10b 1
!s100 A<6c0iH^IYoe9^l^?>[>A2
IT6?d<LWBA@fSGR:HaLYLh0
R3
R4
S1
R0
R5
R6
R7
L0 16
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
