## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Sun Nov 12 10:36:22 PM EST 2017
##
vlib work
vlog +acc  "i2c_write_reg.v"
vlog +acc  "test_i2c_write_reg.v"
vlog +acc  "/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work test_i2c_write_reg glbl
do {test_i2c_write_reg_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {test_i2c_write_reg.udo}
