
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003564                       # Number of seconds simulated
sim_ticks                                  3563782497                       # Number of ticks simulated
final_tick                               530556221109                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 401049                       # Simulator instruction rate (inst/s)
host_op_rate                                   507011                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 353966                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919304                       # Number of bytes of host memory used
host_seconds                                 10068.15                       # Real time elapsed on the host
sim_insts                                  4037825093                       # Number of instructions simulated
sim_ops                                    5104658872                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       224640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        80896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        70912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       130048                       # Number of bytes read from this memory
system.physmem.bytes_read::total               527232                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       270720                       # Number of bytes written to this memory
system.physmem.bytes_written::total            270720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1755                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          632                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          554                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1016                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4119                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2115                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2115                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1400759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63034150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1508510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     22699477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1436676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19897960                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1472593                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     36491565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               147941688                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1400759                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1508510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1436676                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1472593                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5818537                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          75964232                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               75964232                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          75964232                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1400759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63034150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1508510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     22699477                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1436676                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19897960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1472593                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     36491565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              223905920                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8546242                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3143229                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2549482                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214408                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1294677                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1235238                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334832                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9279                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3293093                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17318486                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3143229                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1570070                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3656095                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1127143                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        561744                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1621621                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       100018                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8418784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.536651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.327944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4762689     56.57%     56.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          229982      2.73%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259338      3.08%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          474015      5.63%     68.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          213762      2.54%     70.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328970      3.91%     74.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          180590      2.15%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154125      1.83%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1815313     21.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8418784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367791                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.026445                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474301                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       513445                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3490244                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35073                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        905720                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535430                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2118                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20626307                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4966                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        905720                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3664012                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         135547                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       119385                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3331266                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       262849                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19814854                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3780                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        141092                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76929                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1075                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27750921                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92304456                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92304456                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060667                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10690246                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4204                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2546                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           673992                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1848645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944573                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13038                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       299991                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18614912                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4186                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14986067                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29685                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6289774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18838016                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          815                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8418784                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.780075                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.923599                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2935527     34.87%     34.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1786247     21.22%     56.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1219349     14.48%     70.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       847260     10.06%     80.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       708810      8.42%     89.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381241      4.53%     93.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       378985      4.50%     98.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86933      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74432      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8418784                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108626     76.59%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15330     10.81%     87.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17874     12.60%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12492929     83.36%     83.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212199      1.42%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1494282      9.97%     94.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       785007      5.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14986067                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.753527                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141831                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009464                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38562431                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24909027                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14549924                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15127898                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29068                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       723303                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          211                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          165                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239357                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        905720                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          55600                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9157                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18619103                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        64825                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1848645                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944573                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2505                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6696                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          165                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126801                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123119                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249920                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14700718                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393081                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       285346                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2147112                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2081843                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754031                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.720138                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14561511                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14549924                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9525300                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26731077                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.702494                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356338                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6337468                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3371                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217121                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7513064                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.634711                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.163492                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2953700     39.31%     39.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2051272     27.30%     66.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       842628     11.22%     77.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419350      5.58%     83.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       429121      5.71%     89.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       167845      2.23%     91.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       183321      2.44%     93.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95140      1.27%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370687      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7513064                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064713                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249906                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370687                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25761365                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38144924                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 127458                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854624                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854624                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.170105                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.170105                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66088589                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20117014                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19074307                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3364                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8546242                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3241105                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2641080                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214132                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1323321                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1258200                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          345283                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9478                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3333928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17703426                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3241105                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1603483                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3708504                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1157045                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        469793                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1635897                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        92180                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8452135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.594959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.376356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4743631     56.12%     56.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          258528      3.06%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          269622      3.19%     62.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          424698      5.02%     67.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          201239      2.38%     69.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          285417      3.38%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          190740      2.26%     75.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141483      1.67%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1936777     22.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8452135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.379243                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.071487                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3510717                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       424318                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3548354                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29803                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        938937                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       549587                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          945                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21153446                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3663                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        938937                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3687553                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         101691                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        92623                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3399309                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       232016                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20393670                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133963                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68680                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28549423                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95078027                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95078027                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17414364                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11135042                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3499                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1786                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           609152                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1900779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       980643                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10373                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       392997                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19118050                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15166902                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26936                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6595554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20402479                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8452135                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.794446                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.926521                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2901233     34.33%     34.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1823348     21.57%     55.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1236081     14.62%     70.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       813554      9.63%     80.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       729950      8.64%     88.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       416163      4.92%     93.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       371313      4.39%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        81707      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78786      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8452135                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         114811     77.93%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16795     11.40%     89.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15717     10.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12664762     83.50%     83.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       202008      1.33%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1712      0.01%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1502912      9.91%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       795508      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15166902                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.774687                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             147323                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009713                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38960195                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25717246                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14737480                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15314225                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21491                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       761248                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       259367                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        938937                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60545                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12525                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19121575                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47569                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1900779                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       980643                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1781                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10117                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128152                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121743                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249895                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14895937                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1403027                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       270962                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2172684                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2118229                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            769657                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.742981                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14748731                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14737480                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9680859                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27521336                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724440                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351758                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10147540                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12493928                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6627672                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3489                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216152                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7513198                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.662931                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174587                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2850627     37.94%     37.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2138566     28.46%     66.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       847690     11.28%     77.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       425722      5.67%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       396278      5.27%     88.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       181192      2.41%     91.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       196413      2.61%     93.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       100414      1.34%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       376296      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7513198                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10147540                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12493928                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1860806                       # Number of memory references committed
system.switch_cpus1.commit.loads              1139531                       # Number of loads committed
system.switch_cpus1.commit.membars               1738                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1804003                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11255210                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257606                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       376296                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26258333                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39183177                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3642                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  94107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10147540                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12493928                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10147540                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842198                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842198                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187369                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187369                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66875179                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20440343                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19467092                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3476                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8546242                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3182258                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2592285                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       215166                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1304037                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1241488                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          336029                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9555                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3335729                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17369190                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3182258                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1577517                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3851797                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1105997                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        437372                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1634297                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87299                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8513804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.523788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.328167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4662007     54.76%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          398439      4.68%     59.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          398469      4.68%     64.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          495343      5.82%     69.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          153650      1.80%     71.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          194255      2.28%     74.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          161974      1.90%     75.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          149427      1.76%     77.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1900240     22.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8513804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.372358                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.032378                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3498048                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       410138                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3682260                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34802                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        888552                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       538955                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          338                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20712024                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1969                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        888552                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3656742                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          49513                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       176901                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3556146                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       185947                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19998708                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        115198                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        50105                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28073841                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93185109                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93185109                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17455748                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10618027                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3711                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1976                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           510351                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1852328                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       960594                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8761                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       287079                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18803611                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3724                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15153125                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31625                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6256671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18880108                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          189                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8513804                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.779830                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.912032                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2993802     35.16%     35.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1781929     20.93%     56.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1184509     13.91%     70.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       826251      9.70%     79.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       824834      9.69%     89.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       394788      4.64%     94.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       375250      4.41%     98.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60879      0.72%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        71562      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8513804                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          96448     75.63%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15982     12.53%     88.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15102     11.84%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12663605     83.57%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189955      1.25%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1732      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1498982      9.89%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       798851      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15153125                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.773075                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             127532                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008416                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38979207                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25064125                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14731184                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15280657                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18746                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       713279                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       237349                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        888552                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          26732                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4311                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18807340                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40076                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1852328                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       960594                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1960                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3333                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       130091                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121482                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       251573                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14892129                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1400237                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       260992                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2171996                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2126798                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            771759                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.742535                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14748381                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14731184                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9568919                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26999323                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.723703                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354413                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10153610                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12516109                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6291244                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3535                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216723                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7625252                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.641403                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.165494                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2972369     38.98%     38.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2096136     27.49%     66.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       852708     11.18%     77.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       463014      6.07%     83.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       406515      5.33%     89.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       165515      2.17%     91.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       185437      2.43%     93.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109206      1.43%     95.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       374352      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7625252                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10153610                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12516109                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1862288                       # Number of memory references committed
system.switch_cpus2.commit.loads              1139046                       # Number of loads committed
system.switch_cpus2.commit.membars               1758                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1816221                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11267076                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258707                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       374352                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26058084                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38504161                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  32438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10153610                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12516109                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10153610                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841695                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841695                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.188079                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.188079                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66849321                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20472666                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19131875                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3528                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8546242                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3120897                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2541593                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209348                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1303792                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1207133                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          331085                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9382                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3118707                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17250943                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3120897                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1538218                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3796962                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1126598                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        607657                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1527375                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8436697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.530222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.311057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4639735     54.99%     54.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          333073      3.95%     58.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          270470      3.21%     62.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          650925      7.72%     69.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          172221      2.04%     71.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          236418      2.80%     74.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163280      1.94%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95328      1.13%     77.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1875247     22.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8436697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365178                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.018541                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3255807                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       593683                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3650986                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23189                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        913022                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       530423                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20666610                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1694                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        913022                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3493413                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         110568                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       139340                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3431774                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       348571                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19935400                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          221                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139640                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113629                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            4                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27872697                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93094463                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93094463                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17104553                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10768108                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4238                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2563                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           975752                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1876506                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       974101                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19927                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       354202                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18824742                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4245                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14935995                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31299                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6479825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19959091                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          837                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8436697                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.770360                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895325                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2923979     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1808734     21.44%     56.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1192377     14.13%     70.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       876722     10.39%     80.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       757177      8.97%     89.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       397332      4.71%     94.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       339230      4.02%     98.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67575      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73571      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8436697                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          89032     69.72%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19451     15.23%     84.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19216     15.05%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12412222     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208333      1.39%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1495427     10.01%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       818346      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14935995                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.747668                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127700                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008550                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38467685                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25308997                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14553641                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15063695                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        56578                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       743230                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          437                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       247383                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        913022                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          61389                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8401                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18828992                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44109                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1876506                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       974101                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2547                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6724                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          188                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126714                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119296                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246010                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14700535                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1400295                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       235459                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2198554                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2070269                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            798259                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.720117                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14563884                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14553641                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9465981                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26895790                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.702929                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351950                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10024529                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12320787                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6508305                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212822                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7523675                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.637602                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.146400                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2898406     38.52%     38.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2093273     27.82%     66.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       846131     11.25%     77.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       485780      6.46%     84.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       388356      5.16%     89.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       163304      2.17%     91.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       192265      2.56%     93.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94902      1.26%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       361258      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7523675                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10024529                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12320787                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1859991                       # Number of memory references committed
system.switch_cpus3.commit.loads              1133273                       # Number of loads committed
system.switch_cpus3.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1767161                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11104977                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251166                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       361258                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25991340                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38571851                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3432                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 109545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10024529                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12320787                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10024529                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.852533                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.852533                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.172975                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.172975                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66146606                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20097131                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19057981                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3402                       # number of misc regfile writes
system.l2.replacements                           4120                       # number of replacements
system.l2.tagsinuse                      32761.236247                       # Cycle average of tags in use
system.l2.total_refs                          1780108                       # Total number of references to valid blocks.
system.l2.sampled_refs                          36887                       # Sample count of references to valid blocks.
system.l2.avg_refs                          48.258411                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           990.684031                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     35.946099                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    890.430147                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     39.278322                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    288.267436                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     35.896445                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    278.912426                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     38.688262                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    511.673704                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9288.595546                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6591.873685                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5088.556341                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           8682.433803                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.030233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001097                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.027174                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001199                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.008797                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001095                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.008512                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001181                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.015615                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.283465                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.201168                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.155290                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.264967                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999794                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         5763                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3776                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3269                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4643                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17459                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6799                       # number of Writeback hits
system.l2.Writeback_hits::total                  6799                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   205                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5826                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3828                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3307                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4695                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17664                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5826                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3828                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3307                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4695                       # number of overall hits
system.l2.overall_hits::total                   17664                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1755                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          632                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          554                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1014                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4117                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1755                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          632                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          554                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1016                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4119                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1755                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          632                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          554                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1016                       # number of overall misses
system.l2.overall_misses::total                  4119                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1934719                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     79893618                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1777357                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     30079015                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1745257                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     25985327                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1774032                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     46029245                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       189218570                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        79766                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         79766                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1934719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     79893618                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1777357                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     30079015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1745257                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     25985327                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1774032                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     46109011                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        189298336                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1934719                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     79893618                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1777357                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     30079015                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1745257                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     25985327                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1774032                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     46109011                       # number of overall miss cycles
system.l2.overall_miss_latency::total       189298336                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7518                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4408                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3823                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5657                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21576                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6799                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6799                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               207                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7581                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4460                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3861                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5711                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                21783                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7581                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4460                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3861                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5711                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               21783                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.906977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.233440                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.143376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.144912                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.179247                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.190814                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.009662                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.906977                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.231500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.141704                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.143486                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.177902                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.189092                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.906977                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.231500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.141704                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.143486                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.177902                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.189092                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 49608.179487                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45523.429060                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42318.023810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47593.378165                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 43631.425000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46904.922383                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 43269.073171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45393.732742                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45960.303619                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        39883                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        39883                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 49608.179487                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45523.429060                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42318.023810                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47593.378165                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 43631.425000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46904.922383                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 43269.073171                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45382.884843                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45957.352756                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 49608.179487                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45523.429060                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42318.023810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47593.378165                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 43631.425000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46904.922383                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 43269.073171                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45382.884843                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45957.352756                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2115                       # number of writebacks
system.l2.writebacks::total                      2115                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1755                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          632                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          554                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1014                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4117                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4119                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4119                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1711904                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     69728682                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1539262                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     26423056                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1512316                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     22786327                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1536644                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     40131718                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    165369909                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        67764                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        67764                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1711904                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     69728682                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1539262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     26423056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1512316                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     22786327                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1536644                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     40199482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    165437673                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1711904                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     69728682                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1539262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     26423056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1512316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     22786327                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1536644                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     40199482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    165437673                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.906977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.233440                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.143376                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.144912                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.179247                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.190814                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.009662                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.906977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.231500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.141704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.143486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.177902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.189092                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.906977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.231500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.141704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.143486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.177902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.189092                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43894.974359                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39731.442735                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36649.095238                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41808.632911                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37807.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 41130.554152                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 37479.121951                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39577.631164                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40167.575662                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        33882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        33882                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 43894.974359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39731.442735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36649.095238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41808.632911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 37807.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 41130.554152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 37479.121951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39566.419291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40164.523671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 43894.974359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39731.442735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36649.095238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41808.632911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 37807.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 41130.554152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 37479.121951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39566.419291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40164.523671                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               511.920166                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001630293                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1944913.190291                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.920166                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063975                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.820385                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1621566                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1621566                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1621566                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1621566                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1621566                       # number of overall hits
system.cpu0.icache.overall_hits::total        1621566                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2857954                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2857954                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2857954                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2857954                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2857954                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2857954                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1621621                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1621621                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1621621                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1621621                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1621621                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1621621                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51962.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51962.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51962.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51962.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51962.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51962.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2347479                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2347479                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2347479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2347479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2347479                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2347479                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54592.534884                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54592.534884                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 54592.534884                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54592.534884                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 54592.534884                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54592.534884                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7581                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164581304                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7837                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21000.549190                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.484566                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.515434                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888612                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111388                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1086516                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1086516                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701529                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701529                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2430                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1682                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1682                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1788045                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1788045                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1788045                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1788045                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14648                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14648                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          250                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          250                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14898                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14898                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14898                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14898                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    432703246                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    432703246                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11216128                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11216128                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    443919374                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    443919374                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    443919374                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    443919374                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101164                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101164                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802943                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802943                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802943                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802943                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013302                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013302                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000356                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000356                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008263                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008263                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008263                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008263                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29540.090524                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29540.090524                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 44864.512000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44864.512000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29797.246208                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29797.246208                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29797.246208                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29797.246208                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2189                       # number of writebacks
system.cpu0.dcache.writebacks::total             2189                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7130                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7130                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          187                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          187                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7317                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7317                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7317                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7317                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7518                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7518                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7581                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7581                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7581                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7581                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    140888499                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    140888499                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1978581                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1978581                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    142867080                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    142867080                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    142867080                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    142867080                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006827                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006827                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004205                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004205                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004205                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004205                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18740.156824                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18740.156824                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 31406.047619                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31406.047619                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18845.413534                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18845.413534                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18845.413534                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18845.413534                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.194918                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999661099                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1975614.820158                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.194918                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066017                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.806402                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1635841                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1635841                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1635841                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1635841                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1635841                       # number of overall hits
system.cpu1.icache.overall_hits::total        1635841                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2964487                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2964487                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2964487                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2964487                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2964487                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2964487                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1635897                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1635897                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1635897                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1635897                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1635897                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1635897                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52937.267857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52937.267857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52937.267857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52937.267857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52937.267857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52937.267857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2337676                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2337676                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2337676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2337676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2337676                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2337676                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        53129                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        53129                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        53129                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        53129                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        53129                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        53129                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4460                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153064708                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4716                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32456.469042                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.005995                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.994005                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.875023                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.124977                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1098215                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1098215                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       717614                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        717614                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1740                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1740                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1738                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1738                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1815829                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1815829                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1815829                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1815829                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11154                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11154                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          163                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11317                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11317                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11317                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11317                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    345818006                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    345818006                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5083801                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5083801                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    350901807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    350901807                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    350901807                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    350901807                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1109369                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1109369                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       717777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       717777                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1827146                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1827146                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1827146                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1827146                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010054                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010054                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000227                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006194                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006194                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006194                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006194                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31003.945311                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31003.945311                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31188.963190                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31188.963190                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31006.610144                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31006.610144                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31006.610144                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31006.610144                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1015                       # number of writebacks
system.cpu1.dcache.writebacks::total             1015                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6746                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6746                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          111                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6857                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6857                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6857                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6857                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4408                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4408                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4460                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4460                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4460                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4460                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     65567107                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     65567107                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1090477                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1090477                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     66657584                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     66657584                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     66657584                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     66657584                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003973                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003973                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002441                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002441                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002441                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002441                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14874.570554                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14874.570554                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20970.711538                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20970.711538                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14945.646637                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14945.646637                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14945.646637                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14945.646637                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               504.834563                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1002949815                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1970431.856582                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.834563                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059030                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.809030                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1634246                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1634246                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1634246                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1634246                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1634246                       # number of overall hits
system.cpu2.icache.overall_hits::total        1634246                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2335412                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2335412                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2335412                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2335412                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2335412                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2335412                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1634297                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1634297                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1634297                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1634297                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1634297                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1634297                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 45792.392157                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45792.392157                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 45792.392157                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45792.392157                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 45792.392157                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45792.392157                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1958188                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1958188                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1958188                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1958188                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1958188                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1958188                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47760.682927                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47760.682927                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 47760.682927                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47760.682927                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 47760.682927                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47760.682927                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3861                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148129974                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4117                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35980.076269                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   218.930447                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    37.069553                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.855197                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.144803                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1097630                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1097630                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       719452                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        719452                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1907                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1907                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1764                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1764                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1817082                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1817082                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1817082                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1817082                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7607                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7607                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          151                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          151                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7758                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7758                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7758                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7758                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    203965569                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    203965569                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5610460                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5610460                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    209576029                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    209576029                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    209576029                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    209576029                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1105237                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1105237                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       719603                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       719603                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1764                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1764                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1824840                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1824840                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1824840                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1824840                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006883                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006883                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000210                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000210                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004251                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004251                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004251                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004251                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 26812.878796                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26812.878796                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 37155.364238                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37155.364238                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27014.182650                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27014.182650                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27014.182650                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27014.182650                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1001                       # number of writebacks
system.cpu2.dcache.writebacks::total             1001                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3784                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3784                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3897                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3897                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3897                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3897                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3823                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3823                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3861                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3861                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3861                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3861                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     61536478                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     61536478                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1010014                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1010014                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     62546492                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     62546492                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     62546492                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     62546492                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003459                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003459                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002116                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002116                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16096.384515                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16096.384515                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 26579.315789                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26579.315789                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16199.557628                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16199.557628                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16199.557628                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16199.557628                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.674732                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999712297                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1937426.932171                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.674732                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063581                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.823197                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1527324                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1527324                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1527324                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1527324                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1527324                       # number of overall hits
system.cpu3.icache.overall_hits::total        1527324                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2456145                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2456145                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2456145                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2456145                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2456145                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2456145                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1527375                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1527375                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1527375                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1527375                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1527375                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1527375                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 48159.705882                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 48159.705882                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 48159.705882                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 48159.705882                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 48159.705882                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 48159.705882                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2006485                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2006485                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2006485                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2006485                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2006485                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2006485                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 47773.452381                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 47773.452381                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 47773.452381                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 47773.452381                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 47773.452381                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 47773.452381                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5711                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157428083                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5967                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26383.120999                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.224369                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.775631                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883689                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116311                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1064048                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1064048                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722602                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722602                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1907                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1907                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1701                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1701                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1786650                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1786650                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1786650                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1786650                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14447                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14447                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          532                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          532                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14979                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14979                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14979                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14979                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    470195142                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    470195142                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     25243086                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     25243086                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    495438228                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    495438228                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    495438228                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    495438228                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1078495                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1078495                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       723134                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       723134                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1701                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1701                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1801629                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1801629                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1801629                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1801629                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013396                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013396                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000736                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000736                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008314                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008314                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008314                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008314                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 32546.213193                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32546.213193                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 47449.409774                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 47449.409774                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 33075.520929                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 33075.520929                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 33075.520929                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33075.520929                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2594                       # number of writebacks
system.cpu3.dcache.writebacks::total             2594                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8790                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8790                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          478                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          478                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9268                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9268                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9268                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9268                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5657                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5657                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5711                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5711                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5711                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5711                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     92634806                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     92634806                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1286169                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1286169                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     93920975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     93920975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     93920975                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     93920975                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005245                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005245                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003170                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003170                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003170                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003170                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16375.252961                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16375.252961                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23817.944444                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23817.944444                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16445.626860                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16445.626860                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16445.626860                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16445.626860                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
