#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017936fd9400 .scope module, "alu_tb" "alu_tb" 2 4;
 .timescale -9 -10;
v0000017936ed4bc0_0 .var "DATA1", 31 0;
v0000017936ed5980_0 .var "DATA2", 31 0;
v0000017936ed4800_0 .net "RESULT", 31 0, v0000017936e4f680_0;  1 drivers
v0000017936ed4c60_0 .var "SELECT", 4 0;
v0000017936ed5480_0 .var "clk", 0 0;
S_0000017936e616d0 .scope module, "uut" "alu" 2 14, 3 5 0, S_0000017936fd9400;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "SELECT";
    .port_info 3 /OUTPUT 32 "RESULT";
L_0000017936e6dfe0/d .functor BUFZ 32, v0000017936ed4bc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017936e6dfe0 .delay 32 (10,10,10) L_0000017936e6dfe0/d;
L_0000017936e6d100/d .functor XOR 32, v0000017936ed4bc0_0, v0000017936ed5980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017936e6d100 .delay 32 (10,10,10) L_0000017936e6d100/d;
L_0000017936e6d170/d .functor OR 32, v0000017936ed4bc0_0, v0000017936ed5980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017936e6d170 .delay 32 (10,10,10) L_0000017936e6d170/d;
L_0000017936e6d8e0/d .functor AND 32, v0000017936ed4bc0_0, v0000017936ed5980_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000017936e6d8e0 .delay 32 (10,10,10) L_0000017936e6d8e0/d;
v0000017936e4f220_0 .net "DATA1", 31 0, v0000017936ed4bc0_0;  1 drivers
v0000017936e4fa40_0 .net "DATA2", 31 0, v0000017936ed5980_0;  1 drivers
v0000017936e4f680_0 .var "RESULT", 31 0;
v0000017936e4f7c0_0 .net "SELECT", 4 0, v0000017936ed4c60_0;  1 drivers
L_0000017936fe00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017936e4f9a0_0 .net/2u *"_ivl_10", 31 0, L_0000017936fe00d0;  1 drivers
v0000017936e4fd60_0 .net *"_ivl_14", 0 0, L_0000017936ed5020;  1 drivers
L_0000017936fe0118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017936e4f900_0 .net/2u *"_ivl_16", 31 0, L_0000017936fe0118;  1 drivers
L_0000017936fe0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017936e4f040_0 .net/2u *"_ivl_18", 31 0, L_0000017936fe0160;  1 drivers
v0000017936e4f5e0_0 .net *"_ivl_6", 0 0, L_0000017936ed5ca0;  1 drivers
L_0000017936fe0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017936e4f860_0 .net/2u *"_ivl_8", 31 0, L_0000017936fe0088;  1 drivers
v0000017936e4fae0_0 .net "addData", 31 0, L_0000017936ed4d00;  1 drivers
v0000017936e4f4a0_0 .net "andData", 31 0, L_0000017936e6d8e0;  1 drivers
v0000017936e4fb80_0 .net "divData", 31 0, L_0000017936ed5a20;  1 drivers
v0000017936e4f720_0 .net "divuData", 31 0, L_0000017936ed5c00;  1 drivers
v0000017936e4f540_0 .net "forwardData", 31 0, L_0000017936e6dfe0;  1 drivers
v0000017936e4fc20_0 .net "mulData", 31 0, L_0000017936ed5b60;  1 drivers
L_0000017936fe01a8 .delay 32 (30,30,30) L_0000017936fe01a8/d;
L_0000017936fe01a8/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017936e4ef00_0 .net "mulhData", 31 0, L_0000017936fe01a8;  1 drivers
L_0000017936fe01f0 .delay 32 (30,30,30) L_0000017936fe01f0/d;
L_0000017936fe01f0/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017936e4efa0_0 .net "mulhsuData", 31 0, L_0000017936fe01f0;  1 drivers
L_0000017936fe0238 .delay 32 (30,30,30) L_0000017936fe0238/d;
L_0000017936fe0238/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017936e4f2c0_0 .net "mulhuData", 31 0, L_0000017936fe0238;  1 drivers
v0000017936e4f180_0 .net "orData", 31 0, L_0000017936e6d170;  1 drivers
v0000017936e4f360_0 .net "remData", 31 0, L_0000017936ed49e0;  1 drivers
v0000017936ed4e40_0 .net "remuData", 31 0, L_0000017936ed5d40;  1 drivers
v0000017936ed4b20_0 .net "sllData", 31 0, L_0000017936ed5160;  1 drivers
v0000017936ed58e0_0 .net "sltData", 31 0, L_0000017936ed5ac0;  1 drivers
v0000017936ed4120_0 .net "sltuData", 31 0, L_0000017936ed4940;  1 drivers
v0000017936ed4620_0 .net "sraData", 31 0, L_0000017936ed4260;  1 drivers
v0000017936ed52a0_0 .net "srlData", 31 0, L_0000017936ed44e0;  1 drivers
v0000017936ed41c0_0 .net "subData", 31 0, L_0000017936ed5700;  1 drivers
v0000017936ed4f80_0 .net "xorData", 31 0, L_0000017936e6d100;  1 drivers
E_0000017936e773e0/0 .event anyedge, v0000017936e4f7c0_0, v0000017936e4f540_0, v0000017936e4fae0_0, v0000017936ed41c0_0;
E_0000017936e773e0/1 .event anyedge, v0000017936ed4b20_0, v0000017936ed58e0_0, v0000017936ed4120_0, v0000017936ed4f80_0;
E_0000017936e773e0/2 .event anyedge, v0000017936ed52a0_0, v0000017936ed4620_0, v0000017936e4f180_0, v0000017936e4f4a0_0;
E_0000017936e773e0/3 .event anyedge, v0000017936e4fc20_0, v0000017936e4ef00_0, v0000017936e4efa0_0, v0000017936e4f2c0_0;
E_0000017936e773e0/4 .event anyedge, v0000017936e4fb80_0, v0000017936e4f720_0, v0000017936e4f360_0, v0000017936ed4e40_0;
E_0000017936e773e0 .event/or E_0000017936e773e0/0, E_0000017936e773e0/1, E_0000017936e773e0/2, E_0000017936e773e0/3, E_0000017936e773e0/4;
L_0000017936ed4d00 .delay 32 (20,20,20) L_0000017936ed4d00/d;
L_0000017936ed4d00/d .arith/sum 32, v0000017936ed4bc0_0, v0000017936ed5980_0;
L_0000017936ed5700 .delay 32 (20,20,20) L_0000017936ed5700/d;
L_0000017936ed5700/d .arith/sub 32, v0000017936ed4bc0_0, v0000017936ed5980_0;
L_0000017936ed5ca0 .cmp/gt.s 32, v0000017936ed5980_0, v0000017936ed4bc0_0;
L_0000017936ed5ac0 .delay 32 (10,10,10) L_0000017936ed5ac0/d;
L_0000017936ed5ac0/d .functor MUXZ 32, L_0000017936fe00d0, L_0000017936fe0088, L_0000017936ed5ca0, C4<>;
L_0000017936ed5020 .cmp/gt 32, v0000017936ed5980_0, v0000017936ed4bc0_0;
L_0000017936ed4940 .delay 32 (10,10,10) L_0000017936ed4940/d;
L_0000017936ed4940/d .functor MUXZ 32, L_0000017936fe0160, L_0000017936fe0118, L_0000017936ed5020, C4<>;
L_0000017936ed5160 .delay 32 (10,10,10) L_0000017936ed5160/d;
L_0000017936ed5160/d .shift/l 32, v0000017936ed4bc0_0, v0000017936ed5980_0;
L_0000017936ed44e0 .delay 32 (10,10,10) L_0000017936ed44e0/d;
L_0000017936ed44e0/d .shift/r 32, v0000017936ed4bc0_0, v0000017936ed5980_0;
L_0000017936ed4260 .delay 32 (10,10,10) L_0000017936ed4260/d;
L_0000017936ed4260/d .shift/r 32, v0000017936ed4bc0_0, v0000017936ed5980_0;
L_0000017936ed5b60 .delay 32 (30,30,30) L_0000017936ed5b60/d;
L_0000017936ed5b60/d .arith/mult 32, v0000017936ed4bc0_0, v0000017936ed5980_0;
L_0000017936ed5a20 .delay 32 (30,30,30) L_0000017936ed5a20/d;
L_0000017936ed5a20/d .arith/div 32, v0000017936ed4bc0_0, v0000017936ed5980_0;
L_0000017936ed5c00 .delay 32 (30,30,30) L_0000017936ed5c00/d;
L_0000017936ed5c00/d .arith/div 32, v0000017936ed4bc0_0, v0000017936ed5980_0;
L_0000017936ed49e0 .delay 32 (30,30,30) L_0000017936ed49e0/d;
L_0000017936ed49e0/d .arith/mod 32, v0000017936ed4bc0_0, v0000017936ed5980_0;
L_0000017936ed5d40 .delay 32 (30,30,30) L_0000017936ed5d40/d;
L_0000017936ed5d40/d .arith/mod 32, v0000017936ed4bc0_0, v0000017936ed5980_0;
    .scope S_0000017936e616d0;
T_0 ;
    %wait E_0000017936e773e0;
    %load/vec4 v0000017936e4f7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.0 ;
    %load/vec4 v0000017936e4f540_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.1 ;
    %load/vec4 v0000017936e4fae0_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.2 ;
    %load/vec4 v0000017936ed41c0_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.3 ;
    %load/vec4 v0000017936ed4b20_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.4 ;
    %load/vec4 v0000017936ed58e0_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.5 ;
    %load/vec4 v0000017936ed4120_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.6 ;
    %load/vec4 v0000017936ed4f80_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.7 ;
    %load/vec4 v0000017936ed52a0_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.8 ;
    %load/vec4 v0000017936ed4620_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.9 ;
    %load/vec4 v0000017936e4f180_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.10 ;
    %load/vec4 v0000017936e4f4a0_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.11 ;
    %load/vec4 v0000017936e4fc20_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.12 ;
    %load/vec4 v0000017936e4ef00_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.13 ;
    %load/vec4 v0000017936e4efa0_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.14 ;
    %load/vec4 v0000017936e4f2c0_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.15 ;
    %load/vec4 v0000017936e4fb80_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.16 ;
    %load/vec4 v0000017936e4f720_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.17 ;
    %load/vec4 v0000017936e4f360_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.18 ;
    %load/vec4 v0000017936ed4e40_0;
    %store/vec4 v0000017936e4f680_0, 0, 32;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017936fd9400;
T_1 ;
    %delay 50, 0;
    %load/vec4 v0000017936ed5480_0;
    %inv;
    %store/vec4 v0000017936ed5480_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017936fd9400;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017936ed5480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 41 "$display", "FORWARD: DATA1 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 48 "$display", "ADD: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 55 "$display", "SUB: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 62 "$display", "SLL: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 69 "$display", "SLT: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 76 "$display", "SLTU: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 83 "$display", "XOR: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 90 "$display", "MUL: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 97 "$display", "DIV: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 104 "$display", "REM: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 111 "$display", "AND: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 118 "$display", "OR: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 125 "$display", "SRL: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 132 "$display", "SRA: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 2684354562, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 2952790019, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 139 "$display", "MULH: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 2147483650, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 146 "$display", "MULHSU: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 2147483650, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 153 "$display", "MULHU: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 160 "$display", "DIVU: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000017936ed4bc0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000017936ed5980_0, 0, 32;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0000017936ed4c60_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 167 "$display", "REMU: DATA1 = %h, DATA2 = %h, RESULT = %h", v0000017936ed4bc0_0, v0000017936ed5980_0, v0000017936ed4800_0 {0 0 0};
    %vpi_call 2 170 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "./alu.v";
