Return-Path: <devicetree-owner@vger.kernel.org>
X-Original-To: lists+devicetree@lfdr.de
Delivered-To: lists+devicetree@lfdr.de
Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20])
	by mail.lfdr.de (Postfix) with ESMTP id F0A40782F95
	for <lists+devicetree@lfdr.de>; Mon, 21 Aug 2023 19:43:23 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S236950AbjHURnY (ORCPT <rfc822;lists+devicetree@lfdr.de>);
        Mon, 21 Aug 2023 13:43:24 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49566 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S235173AbjHURnX (ORCPT
        <rfc822;devicetree@vger.kernel.org>); Mon, 21 Aug 2023 13:43:23 -0400
Received: from NAM11-CO1-obe.outbound.protection.outlook.com (mail-co1nam11olkn2069.outbound.protection.outlook.com [40.92.18.69])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 79F84100
        for <devicetree@vger.kernel.org>; Mon, 21 Aug 2023 10:43:20 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=BW2WJnpfXt2dhrTSyycuOn99TlMbSo4rSFalCaANeJ+IKgj9aIilOwCizOV2C4WEGZyfFl6M+zkuwZ6nKwlgKC9SvgIwvQ+3353rMoVdXCPRjfgrILSDHrb7bvAGBg8Qh8hjLUk6V6E+1M/qVGz13aQlsKuTs70Xzxd5vsoO/2m94/x3n517XbUBwuYkfgCryLUtSHciiFE+TJ/QULthftbSP+Mul7dAkfGDfTewcyz/2ZhYDgoLVO4Bc7GNWVlsOJLMwKfW8kNN/QUiNhtEY8OT7srTaBNlO/wFy0xSihjOzla2Vs1NjaQVGLn5DiNyTaGfbz6YZjGPNTRUcpU+ow==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=FUmUjSkDnUrPRwl940UZtxDQqn+s9Uad+UJRI0T10Tw=;
 b=MJjOxeUXiVbREllMe6TSN1zNaCdiKotYUo/VNR04hj3osDX8j/UqlKV9jb6IoaJfKcVFvO4Zg7MpA2Xvw6Tk65yPd5V5Ms4KP2FKH7pX8RzdnKH8uJMXaMLZAUwJ791FNMt0J2yVhlL68tTQ1vdG97RHJpKA8oSFjMDiR61YYlfQYXZYx2XdGjPEUmONoVcYb1G3jas/FUJ20Itkwn7b9W2mW1rgDAGtjuEdmc2L8TSDXaBnOduSTgbW4GW4d6uvSMAbr5vQdXmHydq7SV/fmKyl1HyhQnXA8QGTfBwSQaD9dMZ03iA3BJ0t68J2iLq6/yKX+87XkqGhQo19F3LJOQ==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=none; dmarc=none;
 dkim=none; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=hotmail.com;
 s=selector1;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=FUmUjSkDnUrPRwl940UZtxDQqn+s9Uad+UJRI0T10Tw=;
 b=hFFrFB/9mnFt0T9fVXShvUgnwLHkodvhN1Nld9lSdF5sqf6OdMKvmnFFyLrurebzCN6sUpoN8z5qjqJ1HxiPQ+jDpcjdyBqs2iXjckT2ovvrlcBlt5BNshSTD+XjjHMNBYpt6FPXMXUtCRo0C8B9t6dzbTzKd0TNxjzoiH511U53LAlZ0YnC2P4/8UKRKoTaA5cwpQAXmRNY+K1cBU8QPqQ/SsNZuX4js6zn/sCK0wEnlSXiaQPJP+pgVZ7wf1HZ/tC4z/ZVbcP2UVyKZV8rYCmLQLEaIc39/R7+xP/OrShvMhTivZnEhQe1LqguKdPN6KiQnYFd+9SNhXLHPvJ8+Q==
Received: from SN6PR06MB5342.namprd06.prod.outlook.com (2603:10b6:805:f9::31)
 by SJ0PR06MB8407.namprd06.prod.outlook.com (2603:10b6:a03:38b::5) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6699.20; Mon, 21 Aug
 2023 17:43:17 +0000
Received: from SN6PR06MB5342.namprd06.prod.outlook.com
 ([fe80::20a7:a1ca:1ef2:ec9f]) by SN6PR06MB5342.namprd06.prod.outlook.com
 ([fe80::20a7:a1ca:1ef2:ec9f%4]) with mapi id 15.20.6699.022; Mon, 21 Aug 2023
 17:43:17 +0000
Date:   Mon, 21 Aug 2023 12:43:13 -0500
From:   Chris Morgan <macromorgan@hotmail.com>
To:     Andre Przywara <andre.przywara@arm.com>
Cc:     Chris Morgan <macroalpha82@gmail.com>, linux-sunxi@lists.linux.dev,
        devicetree@vger.kernel.org, mripard@kernel.org, me@crly.cz,
        uwu@icenowy.me, samuel@sholland.org, jernej.skrabec@gmail.com,
        wens@csie.org, conor+dt@kernel.org,
        krzysztof.kozlowski+dt@linaro.org, robh+dt@kernel.org
Subject: Re: [PATCH V2 4/4] ARM: dts: sunxi: add support for Anbernic RG-Nano
Message-ID: <SN6PR06MB5342BEB778837A389F943C2FA51EA@SN6PR06MB5342.namprd06.prod.outlook.com>
References: <20230819032105.67978-1-macroalpha82@gmail.com>
 <20230819032105.67978-5-macroalpha82@gmail.com>
 <20230819230335.45ad16de@slackpad.lan>
 <SN6PR06MB53425735CA49EF8C30FDCF4DA51EA@SN6PR06MB5342.namprd06.prod.outlook.com>
 <20230821180607.26cf73ca@donnerap.manchester.arm.com>
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20230821180607.26cf73ca@donnerap.manchester.arm.com>
X-TMN:  [MeReMtFcQuECzOQPdJVOOBfZQVRlWE8E]
X-ClientProxiedBy: SN4PR0501CA0126.namprd05.prod.outlook.com
 (2603:10b6:803:42::43) To SN6PR06MB5342.namprd06.prod.outlook.com
 (2603:10b6:805:f9::31)
X-Microsoft-Original-Message-ID: <ZOOiMVYyEBJT+exP@wintermute.localhost.fail>
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: SN6PR06MB5342:EE_|SJ0PR06MB8407:EE_
X-MS-Office365-Filtering-Correlation-Id: 74d07c66-872e-4bef-56dd-08dba26e19ff
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: G+NGkc4p1L94yNbL0D+eg9B+Sdp0SJbcXdbXO2igNqKSNuQI0V3Q97mVLtb3TxnA9PNRaEmF13YSh5VlAtYwP1ZfEncokeo+ckmKcV1KTWhhiivRRI7xgLOA4rl0kN5/3YJRbA6LZAbw1wl2qqAx21iMecq0mo6lWf1kwsc+XED7KRrnISZ7Lc40WYVd81LRHoaVJ40rACEy4lXWL+r8znMwcYg4FFquqrkFcHevuEFRTJ//TVxCUgJ49vhV4yjJUOOms+UwSrVbr2i8ZiOd+mgNMBx5UTVTA9fFgSAi1FYfvfZ6uMjEMqL0Ig/v8eec6vqxUsnC//AlRQnKzCmZrp6xuQvO6MwHta7BIrkc8Nt4s/NJ3Ck32G7ih4EB9ToVbNFJ64YZAhUDrMf5eqUezBt8bVQuMZxVIVzxCuTcdxcwkHcEo7JW1x1//Aeljk/jXfd7KVysYHQuPxd7SsVG0lhgtg+nVBRoc8+AG+qWR39JjMQV1hxFRSYP7WrpPOFr19DRyi0R6ukIowMD0AJaOO4/Bc1bW5CgowSgLWwEcMkNqNY2akey8ylOXI6rUauqxu5msiJ9QoQZZIhIE7zQEw==
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?3F0MfuUV1Q+/xxe2PUO1dLU5DttyY+Ycu4V8feOqz8o1SWbAEZwmXm9Lhvus?=
 =?us-ascii?Q?SE4vuMNOAFEHRmK+LHgEUDK/UZjOJNy3Zmbi1NkcL9QBbhM8Zq4kU3GwRh6A?=
 =?us-ascii?Q?kBV1u+wbLKDhYHusb7FbR3IlqvnFhx7VYIiEaIpyBQd6ztayAOPy+BzsaKBx?=
 =?us-ascii?Q?29189osGhfU9rogIrHsDZ5SklWrrKmBJ8BGKHBPgeimGK4Q4lP94K4wBP0g+?=
 =?us-ascii?Q?/1Yyu76qTZeC7+IHkG0vi9OSmVQOb1K+nSk2M31eD//gvksXw6oxc8aggi94?=
 =?us-ascii?Q?jzzrIJPoPXq8LlSaixQM+9zuVBpSjr62sz5aK+zLQfgRFR9jgiBuXtEDpNvY?=
 =?us-ascii?Q?tIEHnY2GRyizoVMWDXpybOvZa7VyWfVZZeSdyPMkZcqhWg/n7c9WqF19K7CO?=
 =?us-ascii?Q?8SBL0MCs73LTqTpOIvTLNp+9nXsNnTGR9kBthrhOzgLv+/LJzoM+OgRV4mbl?=
 =?us-ascii?Q?XTiXMV2Z1pU9pcsFqy/dRJZ1tdufRf+C2cic0An2/gHRiFU34fyR81vHokCi?=
 =?us-ascii?Q?4LBRznzOSNs8HLH/VAUU1rZ/+atN4lYhNvxVprg3Kn75S2msC5trS3rmqIC8?=
 =?us-ascii?Q?191tw+cpAYFiZjHokBLg5xNIGAJw2yR1V1EeJoP2kv3eZzvTAk5WMHLXq2XL?=
 =?us-ascii?Q?8+pwN7goMc0bZhqVquMCdsTKi4cDth2oVz4PwVsI8mcK3lQWpy6rLwZ/IYGL?=
 =?us-ascii?Q?IKY2cBR28vW7Ikz9S7Xj9fDlKAXYEQOMBb15KJRjIERafEMNGQJicbluxRhH?=
 =?us-ascii?Q?imPZFSGDxxZzg+uti6Qp99OIJzCQysxVe3cx0z7xDoUSi4hRMFyWTKpHgEth?=
 =?us-ascii?Q?GiGTPH7J8k9SLOegM9IPxkYgnxqpRoohNgSYC7gWwJru2Y+FYEIpHqWn+Sw5?=
 =?us-ascii?Q?+dPt23qkheYJ8hFBVZgBecHmXbJqlwDT4fRv9vePR2ABuvTpvaoz3Z5CVH+L?=
 =?us-ascii?Q?G80reBIq1M/CY7ilyKqFN4ytbwkB/LJd7rmvgNBo95pNzMgDqYlgb23fTxSt?=
 =?us-ascii?Q?WfqcMzTUjakfUHmDD3y6PXqeds4MPk7wvCqXrLxzs4ZumxsAGB3YWdBoe+bP?=
 =?us-ascii?Q?4cYE+ZsoodH+znXHmurwoHhFLc6TdpfpP5/4d7OiaBu0WyU58hYVQDtGk5Qk?=
 =?us-ascii?Q?VrLLiDIXfPg8bpEFEQAM+BH8HLwfuQEUpLgznCWOlkBMeJ2lQEQqu2p4fCIG?=
 =?us-ascii?Q?3XRClkFwsYC+hiwWK5VoJtST9yslkQiDzQTE8CHRJBY65qVd/QEqfD5xyZ4?=
 =?us-ascii?Q?=3D?=
X-OriginatorOrg: sct-15-20-4755-11-msonline-outlook-89723.templateTenant
X-MS-Exchange-CrossTenant-Network-Message-Id: 74d07c66-872e-4bef-56dd-08dba26e19ff
X-MS-Exchange-CrossTenant-AuthSource: SN6PR06MB5342.namprd06.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Aug 2023 17:43:17.5328
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 84df9e7f-e9f6-40af-b435-aaaaaaaaaaaa
X-MS-Exchange-CrossTenant-RMS-PersistedConsumerOrg: 00000000-0000-0000-0000-000000000000
X-MS-Exchange-Transport-CrossTenantHeadersStamped: SJ0PR06MB8407
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM,
        RCVD_IN_DNSWL_BLOCKED,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <devicetree.vger.kernel.org>
X-Mailing-List: devicetree@vger.kernel.org

On Mon, Aug 21, 2023 at 06:06:07PM +0100, Andre Przywara wrote:
> On Mon, 21 Aug 2023 10:38:38 -0500
> Chris Morgan <macromorgan@hotmail.com> wrote:
> 
> Hi Chris,
> 
> > On Sat, Aug 19, 2023 at 11:03:52PM +0100, Andre Przywara wrote:
> > > On Fri, 18 Aug 2023 22:21:05 -0500
> > > Chris Morgan <macroalpha82@gmail.com> wrote:
> > > 
> > > Hi Chris,
> > > 
> > > thanks for the update!
> > >   
> > > > From: Chris Morgan <macromorgan@hotmail.com>
> > > > 
> > > > The Anbernic RG-Nano is a small portable game device based on the
> > > > Allwinner V3s SoC. It has GPIO buttons on the face and side for
> > > > input, a single mono speaker, a 240x240 SPI controlled display, a USB-C
> > > > OTG port, an SD card slot for booting, and 64MB of RAM included in the
> > > > SoC.
> > > > 
> > > > The SPI display is currently unsupported, as it will either require
> > > > a new tinydrm driver or changes to the staging fbtft driver to support.
> > > > I plan on working on a tinydrm driver to properly support it. The USB-C
> > > > port currently only works as a peripheral port, however in the BSP
> > > > kernel it also works in host mode allowing included USB-C headphones
> > > > with a built-in DAC to work.
> > > > 
> > > > Working:
> > > > - SDMMC
> > > > - UART (for debugging)
> > > > - Buttons
> > > > - Charging/battery/PMIC
> > > > - Speaker
> > > > - USB Gadget
> > > > 
> > > > Not working:
> > > > - Display
> > > > - USB Host
> > > > 
> > > > Signed-off-by: Chris Morgan <macromorgan@hotmail.com>
> > > > ---
> > > >  arch/arm/boot/dts/allwinner/Makefile          |   1 +
> > > >  .../allwinner/sun8i-v3s-anbernic-rg-nano.dts  | 219 ++++++++++++++++++
> > > >  2 files changed, 220 insertions(+)
> > > >  create mode 100644 arch/arm/boot/dts/allwinner/sun8i-v3s-anbernic-rg-nano.dts
> > > > 
> > > > diff --git a/arch/arm/boot/dts/allwinner/Makefile b/arch/arm/boot/dts/allwinner/Makefile
> > > > index 589a1ce1120a..2be83a1edcbb 100644
> > > > --- a/arch/arm/boot/dts/allwinner/Makefile
> > > > +++ b/arch/arm/boot/dts/allwinner/Makefile
> > > > @@ -237,6 +237,7 @@ dtb-$(CONFIG_MACH_SUN8I) += \
> > > >  	sun8i-t113s-mangopi-mq-r-t113.dtb \
> > > >  	sun8i-t3-cqa3t-bv3.dtb \
> > > >  	sun8i-v3-sl631-imx179.dtb \
> > > > +	sun8i-v3s-anbernic-rg-nano.dtb \
> > > >  	sun8i-v3s-licheepi-zero.dtb \
> > > >  	sun8i-v3s-licheepi-zero-dock.dtb \
> > > >  	sun8i-v40-bananapi-m2-berry.dtb
> > > > diff --git a/arch/arm/boot/dts/allwinner/sun8i-v3s-anbernic-rg-nano.dts b/arch/arm/boot/dts/allwinner/sun8i-v3s-anbernic-rg-nano.dts
> > > > new file mode 100644
> > > > index 000000000000..c49b5431d04e
> > > > --- /dev/null
> > > > +++ b/arch/arm/boot/dts/allwinner/sun8i-v3s-anbernic-rg-nano.dts
> > > > @@ -0,0 +1,219 @@
> > > > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> > > > +
> > > > +/dts-v1/;
> > > > +#include <dt-bindings/input/linux-event-codes.h>
> > > > +#include "sun8i-v3s.dtsi"
> > > > +#include "sunxi-common-regulators.dtsi"
> > > > +
> > > > +/ {
> > > > +	model = "Anbernic RG Nano";
> > > > +	compatible = "anbernic,rg-nano", "allwinner,sun8i-v3s";
> > > > +
> > > > +	aliases {
> > > > +		serial0 = &uart0;
> > > > +	};
> > > > +
> > > > +	backlight: backlight {
> > > > +		compatible = "pwm-backlight";
> > > > +		pwms = <&pwm 0 40000 1>;
> > > > +		brightness-levels = <0 1 2 3 8 14 21 32 46 60 80 100>;
> > > > +		default-brightness-level = <11>;
> > > > +		power-supply = <&reg_vcc5v0>;
> > > > +	};
> > > > +
> > > > +	chosen {
> > > > +		stdout-path = "serial0:115200n8";
> > > > +	};
> > > > +
> > > > +	gpio_keys: gpio-keys {
> > > > +		compatible = "gpio-keys";
> > > > +
> > > > +		button-a {
> > > > +			gpios = <&gpio_expander 12 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
> > > > +			label = "BTN-A";
> > > > +			linux,code = <BTN_EAST>;
> > > > +		};
> > > > +
> > > > +		button-b {
> > > > +			gpios = <&gpio_expander 14 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
> > > > +			label = "BTN-B";
> > > > +			linux,code = <BTN_SOUTH>;
> > > > +		};
> > > > +
> > > > +		button-down {
> > > > +			gpios = <&gpio_expander 1 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
> > > > +			label = "DPAD-DOWN";
> > > > +			linux,code = <BTN_DPAD_DOWN>;
> > > > +		};
> > > > +
> > > > +		button-left {
> > > > +			gpios = <&gpio_expander 4 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
> > > > +			label = "DPAD-LEFT";
> > > > +			linux,code = <BTN_DPAD_LEFT>;
> > > > +		};
> > > > +
> > > > +		button-right {
> > > > +			gpios = <&gpio_expander 0 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
> > > > +			label = "DPAD-RIGHT";
> > > > +			linux,code = <BTN_DPAD_RIGHT>;
> > > > +		};
> > > > +
> > > > +		button-se {
> > > > +			gpios = <&gpio_expander 7 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
> > > > +			label = "BTN-SELECT";
> > > > +			linux,code = <BTN_SELECT>;
> > > > +		};
> > > > +
> > > > +		button-st {
> > > > +			gpios = <&gpio_expander 6 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
> > > > +			label = "BTN-START";
> > > > +			linux,code = <BTN_START>;
> > > > +		};
> > > > +
> > > > +		button-tl {
> > > > +			gpios = <&gpio_expander 2 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
> > > > +			label = "BTN-L";
> > > > +			linux,code = <BTN_TL>;
> > > > +		};
> > > > +
> > > > +		button-tr {
> > > > +			gpios = <&gpio_expander 15 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
> > > > +			label = "BTN-R";
> > > > +			linux,code = <BTN_TR>;
> > > > +		};
> > > > +
> > > > +		button-up {
> > > > +			gpios = <&gpio_expander 3 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
> > > > +			label = "DPAD-UP";
> > > > +			linux,code = <BTN_DPAD_UP>;
> > > > +		};
> > > > +
> > > > +		button-x {
> > > > +			gpios = <&gpio_expander 11 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
> > > > +			label = "BTN-X";
> > > > +			linux,code = <BTN_NORTH>;
> > > > +		};
> > > > +
> > > > +		button-y {
> > > > +			gpios = <&gpio_expander 13 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>;
> > > > +			label = "BTN-Y";
> > > > +			linux,code = <BTN_WEST>;
> > > > +		};
> > > > +	};
> > > > +};
> > > > +
> > > > +&codec {
> > > > +	allwinner,audio-routing = "Speaker", "HP",
> > > > +				  "MIC1", "Mic",
> > > > +				  "Mic", "HBIAS";
> > > > +	allwinner,pa-gpios = <&pio 5 6 (GPIO_ACTIVE_HIGH | GPIO_PULL_UP)>;
> > > > +	status = "okay";
> > > > +};
> > > > +
> > > > +&cpu0 {
> > > > +	clock-frequency = <1296000>;  
> > > 
> > > I understand that the kernel complains when this is missing, but I
> > > think this property is some ancient legacy, as there is no such thing
> > > as a fixed CPU frequency anymore. That becomes evident with the OPPs
> > > below. So please remove it.  
> > 
> > Okay, I'll remove it. I always try to make sure dmesg log is as error
> > free as possible, and yes, that's the only reason I put this here.
> 
> Yeah, I hear you. I actually pushed
> https://github.com/devicetree-org/devicetree-specification/commit/c2cdd4a0db1d79f
> into the DT spec, so we have some leg to stand on when trying to remove
> the kernel message. Just need to find the time to make this patch ...

Good to know. I'll drop this then. Thank you.

> 
> > >   
> > > > +	clock-latency = <244144>;
> > > > +	operating-points = <
> > > > +			/* kHz    uV */
> > > > +			1296000 1200000
> > > > +			1008000 1200000
> > > > +			864000  1200000
> > > > +			720000  1100000
> > > > +			480000  1000000>;  
> > > 
> > > Don't you need a cpu-supply property to point to the regulator in
> > > charge of providing the core voltage? Otherwise I don't see how the
> > > kernel would be able to adjust the voltage, to program the OPPs.
> > >   
> > 
> > I'll add cpu-supply. Based on the schematic it looks like the
> > cpu_supply is the DCDC2. DCDC2 is also hooked up to some other inactive
> > pins according to the schematic but I can't see those pins on the
> > SoC datasheet (so maybe it's just a schematic quirk?).
> 
> Mmmh, what are the names of those pins?
> 
> In general I wonder if you should enable DVFS if the vendor firmware
> doesn't do that. Especially for a retro gaming device, I wonder if some
> code relies on the CPU running at the same frequency all the time, so that
> timing loops stay stable, and other real-time properties are still met.
> 
> On the other hand, without DVFS the chip will run at at constant 1.08GHz
> (as set up by mainline U-Boot), which might leave some performance on the
> table. And it might affect the runtime, since this is battery powered. What
> frequency does the BSP firmware run with?

According to the schematic the names are vdd-sys[n] where n is between
0 and 5, as well as ephy-vdd. I see in the datasheet there are 6
different vdd-sys pins, so I assume this is those.

BSP U-Boot looks to be basically mainline forked from 2020.10, and
doesn't set any values for the CPU clock (suggesting whatever default
U-Boot uses today for the v3s is what it's running at).

I'll just drop all this for today and we can iterate on it later if it
is needed.

> 
> > > > +};
> > > > +
> > > > +&i2c0 {
> > > > +	status = "okay";
> > > > +
> > > > +	gpio_expander: gpio@20 {
> > > > +		compatible = "nxp,pcal6416";
> > > > +		reg = <0x20>;
> > > > +		gpio-controller;
> > > > +		#gpio-cells = <2>;
> > > > +		#interrupt-cells = <2>;
> > > > +		interrupt-controller;
> > > > +		interrupt-parent = <&pio>;
> > > > +		interrupts = <1 3 IRQ_TYPE_EDGE_BOTH>;
> > > > +		vcc-supply = <&reg_vcc3v3>;
> > > > +	};
> > > > +
> > > > +	axp209: pmic@34 {
> > > > +		reg = <0x34>;
> > > > +		interrupt-parent = <&pio>;
> > > > +		interrupts = <1 5 IRQ_TYPE_EDGE_FALLING>;
> > > > +	};
> > > > +
> > > > +	pcf8563: rtc@51 {
> > > > +		compatible = "nxp,pcf8563";
> > > > +		reg = <0x51>;
> > > > +	};
> > > > +};
> > > > +
> > > > +#include "axp209.dtsi"
> > > > +
> > > > +&battery_power_supply {
> > > > +	status = "okay";
> > > > +};
> > > > +
> > > > +&mmc0 {
> > > > +	broken-cd;
> > > > +	bus-width = <4>;
> > > > +	disable-wp;
> > > > +	vmmc-supply = <&reg_vcc3v3>;
> > > > +	vqmmc-supply = <&reg_vcc3v3>;
> > > > +	status = "okay";
> > > > +};
> > > > +
> > > > +&pio {
> > > > +	vcc-pb-supply = <&reg_vcc3v3>;
> > > > +	vcc-pc-supply = <&reg_vcc3v3>;
> > > > +	vcc-pf-supply = <&reg_vcc3v3>;
> > > > +	vcc-pg-supply = <&reg_vcc3v3>;
> > > > +};
> > > > +
> > > > +&pwm {
> > > > +	pinctrl-0 = <&pwm0_pins>;
> > > > +	pinctrl-names = "default";
> > > > +	status = "okay";
> > > > +};
> > > > +
> > > > +&reg_dcdc2 {  
> > > 
> > > Any reason your dropped the regulator-name property? This would help to
> > > identify what this regulator is used for and would explain why it needs
> > > to be always on.
> > > In v1 this was "vdd-cpu-sys-ephy", are you sure about this name? I
> > > guess it supplies the CPU, but I wonder if there are other users of
> > > this rail, which would possibly throw a spanner into DVFS. So what's the
> > > "ephy" doing here? And can you adjust the voltage, if this also driving
> > > VDD-SYS? What does the BSP kernel do?
> > >   
> > 
> > This rail appears to supply the CPU (vdd-cpu) SYS (vdd-sys) and
> > vdd-ephy. The ratings for each of these according to the datasheet are
> > between -0.3v and 1.3v (CPU/SYS) or 1.4v (for the EPHY). The BSP kernel
> > has this as variable between 1v and 1.25v, but it doesn't appear to
> > have DVFS enabled. I can change the range back to 1/1.25v since it
> > supplies the CPU so we can enable DVFS; the datasheet isn't clear
> > what vdd-sys or vdd-ephy do, but in the case of EPHY we aren't using
> > that feature at least (and these voltages are within range).
> 
> Right, if the board doesn't use the EPHY, then the voltage changing
> shouldn't matter, as long as it's within range.
> As for VDD-SYS: I am not so sure about this, I only seem to see GPU
> and SYS coupled together (in the mainline DTs), but not CPU and SYS.
> And VDD_SYS having the same range is one thing, but its voltage changing
> at runtime is another topic: I don't really know if the chips can cope
> with that, or if the system become unstable.
> 
> > Do you think I should keep the cpu-supply and frequency stuff in place,
> > or should I drop it all instead?
> 
> If the BSP doesn't use that, I'd rather drop the DVFS nodes, or maybe
> deactivate them, so users can bring them back at their own discretion?
> 

I'll just drop it for the moment and keep it simple.

> > > > +	regulator-always-on;
> > > > +	regulator-max-microvolt = <1250000>;
> > > > +	regulator-min-microvolt = <1250000>;
> > > > +};
> > > > +
> > > > +&reg_dcdc3 {  
> > > 
> > > Same here, please provide a speaking name, or a comment explaining
> > > why this must be always on. There is no need to enumerate every user,
> > > just "vdd-3v3" seems to be a common name for that regulator.
> > >   
> > 
> > I'll go with vcc-io like the BSP, unless you feel strongly otherwise.
> > The regulator appears to power all the different IO pins on the SoC
> > and basically everything else that uses 3.3v that isn't the RTC.
> > 
> > > > +	regulator-always-on;
> > > > +	regulator-max-microvolt = <3300000>;
> > > > +	regulator-min-microvolt = <3300000>;
> > > > +};
> > > > +
> > > > +&reg_ldo2 {  
> > > 
> > > Same here, name or comment, please.
> > >   
> > 
> > You got it.
> > 
> > > > +	regulator-always-on;
> > > > +	regulator-max-microvolt = <3000000>;
> > > > +	regulator-min-microvolt = <3000000>;
> > > > +};
> > > > +
> > > > +&spi0 {  
> > > 
> > > Can you add a comment here mentioning the not-yet-supported display?
> > > And you should specify the pins used here.
> > >   
> > 
> > The SPI pins are defined in the main v3s file.
> 
> Ah, right, sorry, I missed that.
> 
> > Additionally I have a
> > TE pin (GPIO PB1) and a RESET pin for the panel (GPIO PB2). The RESET
> > pin looks like it has an external pull-up to 3.3v. The RS pin on the
> > panel is wired to MISO, otherwise CS on the panel goes to CS on the
> > SoC, CLK to CLK, and MOSI to MOSI. Everything but the RESET panel
> > is pulled to ground (I think, still not perfect at schematics).
> 
> Those other pins would be described in the (upcoming) panel DT node. The
> SPI pins should indeed be already activated, courtesy of pinctrl-0 in the
> .dtsi.

> 
> > > Cheers,
> > > Andre
> > > 
> > >   
> > > > +	status = "okay";
> > > > +};
> > > > +
> > > > +&uart0 {
> > > > +	pinctrl-0 = <&uart0_pb_pins>;
> > > > +	pinctrl-names = "default";
> > > > +	status = "okay";
> > > > +};
> > > > +
> > > > +&usb_otg {
> > > > +	dr_mode = "otg";
> 
> Just seeing this: if you have "otg" here, wouldn't you need to specify the
> ID pin (usb0_id_det-gpios) in the usbphy DT node? Because otherwise the
> kernel won't know when to switch between host and peripheral mode.
> 

I've added it for v3 and gotten OTG working fully now.

> > > > +	status = "okay";
> > > > +};
> > > > +
> > > > +&usb_power_supply {
> > > > +	status = "okay";
> > > > +};
> > > > +
> > > > +&usbphy {
> > > > +	status = "okay";
> > > > +};  
> > >   
> > 
> > Also, I did another comparison with the BSP kernel and realized I was
> > missing the OHCI/EHCI and now OTG is working (at least the extcon
> > shows host when it has a device attached and not host when it's hooked
> > to my computer).
> 
> Wait, that's odd. What OHCI/EHCI? DT nodes? I don't find any in the V3s
> .dtsi, and normally you don't need them for OTG anyway.
> There is some oddity with the PHY switching code, but I think what
> should work is the OTG operation, with an ID pin.

Check lines 254 and 263 of the decompiled BSP device tree. Basically if
I add an ohci and ehci node host mode works, but without it then it
doesn't.

https://gist.github.com/macromorgan/e1f9e8e2275ae7e53c45fa864148ffed#file-sun8i-v3s-anbernic-dts-L254

> 
> Cheers,
> Andre

Thank you,
Chris
