JDF B
// Created by Version 1.3 
PROJECT Untitled
DESIGN vlogio Normal
DEVKIT LC4256ZE-5TN100C
ENTRY Schematic/Verilog HDL
MODULE vlogio.v
MODSTYLE vlogio Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE vlogio
