Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Aug  1 19:52:06 2022
| Host         : FIRST-MICROSOFT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    93 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           44 |
| No           | No                    | Yes                    |               5 |            1 |
| No           | Yes                   | No                     |              56 |           20 |
| Yes          | No                    | No                     |              68 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              54 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------------+------------------+------------------+----------------+
|       Clock Signal       |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+----------------------------------+------------------+------------------+----------------+
|  interval_reg[6]_i_1_n_0 |                                  |                  |                1 |              3 |
|  clk_v_BUFG              | bp/float_y[14]_i_1_n_0           |                  |                1 |              4 |
|  clk_v_BUFG              | bp/v[8]_i_1_n_0                  | restart_IBUF     |                1 |              4 |
|  clk_v_BUFG              | Display/x_tube_reg[5]            |                  |                1 |              4 |
|  clk_v_BUFG              | Display/ybird_now_reg[3]_0       |                  |                3 |              4 |
|  clk_v_BUFG              | Display/ybird_now_reg[3]_0       | restart_IBUF     |                4 |              4 |
|  clk_IBUF_BUFG           |                                  | rg/AR[0]         |                1 |              5 |
|  clk_v_BUFG              | Display/x_tube_reg[2]            | restart_IBUF     |                2 |              5 |
|  vga_clk_BUFG            | Display/it0/pos_tube_head_reg[5] |                  |                4 |              6 |
|  clk_v_BUFG              |                                  | restart_IBUF     |                4 |              8 |
|  clk_v_BUFG              | bp/float_y[14]_i_1_n_0           | restart_IBUF     |                3 |              9 |
|  clk_v_BUFG              | Display/E[0]                     | restart_IBUF     |                4 |             10 |
|  clk_v_BUFG              | Display/hi_reg[0][0]             |                  |                5 |             10 |
|  clk_v_BUFG              | bp/v[15]_i_2_n_0                 | bp/v[15]_i_1_n_0 |                4 |             11 |
|  vga_clk_BUFG            |                                  | hc[10]_i_1_n_0   |                5 |             11 |
|  vga_clk_BUFG            | hc0                              | vc[10]_i_1_n_0   |                6 |             11 |
|  R_reg[3]_i_2_n_0        |                                  | rg/AR[0]         |                4 |             12 |
|  clk_v_BUFG              |                                  |                  |                8 |             12 |
|  clk_IBUF_BUFG           |                                  | cd/t             |                7 |             25 |
|  vga_clk_BUFG            |                                  |                  |               20 |             33 |
|  clk_IBUF_BUFG           |                                  |                  |               15 |             36 |
|  clk_v_BUFG              | Display/E[0]                     |                  |               17 |             40 |
+--------------------------+----------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     5 |
| 5      |                     2 |
| 6      |                     1 |
| 8      |                     1 |
| 9      |                     1 |
| 10     |                     2 |
| 11     |                     3 |
| 12     |                     2 |
| 16+    |                     4 |
+--------+-----------------------+


