<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/aarch64.ad</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../../../../.hgtags.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="frame_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/aarch64.ad</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 1608     st-&gt;print(&quot;\n\t&quot;);
 1609     st-&gt;print(&quot;ldr  rscratch1, [guard]\n\t&quot;);
 1610     st-&gt;print(&quot;dmb ishld\n\t&quot;);
 1611     st-&gt;print(&quot;ldr  rscratch2, [rthread, #thread_disarmed_offset]\n\t&quot;);
 1612     st-&gt;print(&quot;cmp  rscratch1, rscratch2\n\t&quot;);
 1613     st-&gt;print(&quot;b.eq skip&quot;);
 1614     st-&gt;print(&quot;\n\t&quot;);
 1615     st-&gt;print(&quot;blr #nmethod_entry_barrier_stub\n\t&quot;);
 1616     st-&gt;print(&quot;b skip\n\t&quot;);
 1617     st-&gt;print(&quot;guard: int\n\t&quot;);
 1618     st-&gt;print(&quot;\n\t&quot;);
 1619     st-&gt;print(&quot;skip:\n\t&quot;);
 1620   }
 1621 }
 1622 #endif
 1623 
 1624 void MachPrologNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
 1625   Compile* C = ra_-&gt;C;
 1626   C2_MacroAssembler _masm(&amp;cbuf);
 1627 


 1628   // n.b. frame size includes space for return pc and rfp
 1629   const long framesize = C-&gt;output()-&gt;frame_size_in_bytes();
 1630   assert(framesize%(2*wordSize) == 0, &quot;must preserve 2*wordSize alignment&quot;);
 1631 
 1632   // insert a nop at the start of the prolog so we can patch in a
 1633   // branch if we need to invalidate the method later
 1634   __ nop();
 1635 
 1636   if (C-&gt;clinit_barrier_on_entry()) {
 1637     assert(!C-&gt;method()-&gt;holder()-&gt;is_not_initialized(), &quot;initialization should have been started&quot;);
 1638 
 1639     Label L_skip_barrier;
 1640 
 1641     __ mov_metadata(rscratch2, C-&gt;method()-&gt;holder()-&gt;constant_encoding());
 1642     __ clinit_barrier(rscratch2, rscratch1, &amp;L_skip_barrier);
 1643     __ far_jump(RuntimeAddress(SharedRuntime::get_handle_wrong_method_stub()));
 1644     __ bind(L_skip_barrier);
 1645   }
 1646 
 1647   int bangsize = C-&gt;output()-&gt;bang_size_in_bytes();
</pre>
<hr />
<pre>
 1950 #endif
 1951 
 1952 void BoxLockNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
 1953   C2_MacroAssembler _masm(&amp;cbuf);
 1954 
 1955   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
 1956   int reg    = ra_-&gt;get_encode(this);
 1957 
 1958   if (Assembler::operand_valid_for_add_sub_immediate(offset)) {
 1959     __ add(as_Register(reg), sp, offset);
 1960   } else {
 1961     ShouldNotReachHere();
 1962   }
 1963 }
 1964 
 1965 uint BoxLockNode::size(PhaseRegAlloc *ra_) const {
 1966   // BoxLockNode is not a MachNode, so we can&#39;t just call MachNode::size(ra_).
 1967   return 4;
 1968 }
 1969 
<span class="line-modified"> 1970 //=============================================================================</span>




































 1971 


 1972 #ifndef PRODUCT
 1973 void MachUEPNode::format(PhaseRegAlloc* ra_, outputStream* st) const
 1974 {
 1975   st-&gt;print_cr(&quot;# MachUEPNode&quot;);
 1976   if (UseCompressedClassPointers) {
 1977     st-&gt;print_cr(&quot;\tldrw rscratch1, j_rarg0 + oopDesc::klass_offset_in_bytes()]\t# compressed klass&quot;);
 1978     if (CompressedKlassPointers::shift() != 0) {
 1979       st-&gt;print_cr(&quot;\tdecode_klass_not_null rscratch1, rscratch1&quot;);
 1980     }
 1981   } else {
 1982    st-&gt;print_cr(&quot;\tldr rscratch1, j_rarg0 + oopDesc::klass_offset_in_bytes()]\t# compressed klass&quot;);
 1983   }
 1984   st-&gt;print_cr(&quot;\tcmp r0, rscratch1\t # Inline cache check&quot;);
 1985   st-&gt;print_cr(&quot;\tbne, SharedRuntime::_ic_miss_stub&quot;);
 1986 }
 1987 #endif
 1988 
 1989 void MachUEPNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const
 1990 {
 1991   // This is the unverified entry point.
 1992   C2_MacroAssembler _masm(&amp;cbuf);

 1993 

 1994   __ cmp_klass(j_rarg0, rscratch2, rscratch1);
<span class="line-modified"> 1995   Label skip;</span>
 1996   // TODO
 1997   // can we avoid this skip and still use a reloc?
 1998   __ br(Assembler::EQ, skip);
 1999   __ far_jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
 2000   __ bind(skip);
 2001 }
 2002 
 2003 uint MachUEPNode::size(PhaseRegAlloc* ra_) const
 2004 {
 2005   return MachNode::size(ra_);
 2006 }
 2007 
 2008 // REQUIRED EMIT CODE
 2009 
 2010 //=============================================================================
 2011 
 2012 // Emit exception handler code.
 2013 int HandlerImpl::emit_exception_handler(CodeBuffer&amp; cbuf)
 2014 {
 2015   // mov rscratch1 #exception_blob_entry_point
</pre>
<hr />
<pre>
 2382     address_visited.test_set(m-&gt;_idx); // Flag as address_visited
 2383     mstack.push(m-&gt;in(AddPNode::Address), Pre_Visit);
 2384     mstack.push(m-&gt;in(AddPNode::Base), Pre_Visit);
 2385     return true;
 2386   } else if (off-&gt;Opcode() == Op_ConvI2L &amp;&amp;
 2387              // Are there other uses besides address expressions?
 2388              !is_visited(off)) {
 2389     address_visited.test_set(m-&gt;_idx); // Flag as address_visited
 2390     address_visited.set(off-&gt;_idx); // Flag as address_visited
 2391     mstack.push(off-&gt;in(1), Pre_Visit);
 2392     mstack.push(m-&gt;in(AddPNode::Address), Pre_Visit);
 2393     mstack.push(m-&gt;in(AddPNode::Base), Pre_Visit);
 2394     return true;
 2395   }
 2396   return false;
 2397 }
 2398 
 2399 void Compile::reshape_address(AddPNode* addp) {
 2400 }
 2401 
<span class="line-removed"> 2402 </span>
 2403 #define MOV_VOLATILE(REG, BASE, INDEX, SCALE, DISP, SCRATCH, INSN)      \
 2404   C2_MacroAssembler _masm(&amp;cbuf);                                       \
 2405   {                                                                     \
 2406     guarantee(INDEX == -1, &quot;mode not permitted for volatile&quot;);          \
 2407     guarantee(DISP == 0, &quot;mode not permitted for volatile&quot;);            \
 2408     guarantee(SCALE == 0, &quot;mode not permitted for volatile&quot;);           \
 2409     __ INSN(REG, as_Register(BASE));                                    \
 2410   }
 2411 
 2412 
 2413 static Address mem2address(int opcode, Register base, int index, int size, int disp)
 2414   {
 2415     Address::extend scale;
 2416 
 2417     // Hooboy, this is fugly.  We need a way to communicate to the
 2418     // encoder that the index needs to be sign extended, so we have to
 2419     // enumerate all the cases.
 2420     switch (opcode) {
 2421     case INDINDEXSCALEDI2L:
 2422     case INDINDEXSCALEDI2LN:
</pre>
<hr />
<pre>
 8242 %}
 8243 
 8244 // ============================================================================
 8245 // Cast/Convert Instructions
 8246 
 8247 instruct castX2P(iRegPNoSp dst, iRegL src) %{
 8248   match(Set dst (CastX2P src));
 8249 
 8250   ins_cost(INSN_COST);
 8251   format %{ &quot;mov $dst, $src\t# long -&gt; ptr&quot; %}
 8252 
 8253   ins_encode %{
 8254     if ($dst$$reg != $src$$reg) {
 8255       __ mov(as_Register($dst$$reg), as_Register($src$$reg));
 8256     }
 8257   %}
 8258 
 8259   ins_pipe(ialu_reg);
 8260 %}
 8261 















 8262 instruct castP2X(iRegLNoSp dst, iRegP src) %{
 8263   match(Set dst (CastP2X src));
 8264 
 8265   ins_cost(INSN_COST);
 8266   format %{ &quot;mov $dst, $src\t# ptr -&gt; long&quot; %}
 8267 
 8268   ins_encode %{
 8269     if ($dst$$reg != $src$$reg) {
 8270       __ mov(as_Register($dst$$reg), as_Register($src$$reg));
 8271     }
 8272   %}
 8273 
 8274   ins_pipe(ialu_reg);
 8275 %}
 8276 































 8277 // Convert oop into int for vectors alignment masking
 8278 instruct convP2I(iRegINoSp dst, iRegP src) %{
 8279   match(Set dst (ConvL2I (CastP2X src)));
 8280 
 8281   ins_cost(INSN_COST);
 8282   format %{ &quot;movw $dst, $src\t# ptr -&gt; int&quot; %}
 8283   ins_encode %{
 8284     __ movw($dst$$Register, $src$$Register);
 8285   %}
 8286 
 8287   ins_pipe(ialu_reg);
 8288 %}
 8289 
 8290 // Convert compressed oop into int for vectors alignment masking
 8291 // in case of 32bit oops (heap &lt; 4Gb).
 8292 instruct convN2I(iRegINoSp dst, iRegN src)
 8293 %{
 8294   predicate(CompressedOops::shift() == 0);
 8295   match(Set dst (ConvL2I (CastP2X (DecodeN src))));
 8296 
</pre>
<hr />
<pre>
13825 
13826   match(Set dst (MoveL2D src));
13827 
13828   effect(DEF dst, USE src);
13829 
13830   ins_cost(INSN_COST);
13831 
13832   format %{ &quot;fmovd $dst, $src\t# MoveL2D_reg_reg&quot; %}
13833 
13834   ins_encode %{
13835     __ fmovd(as_FloatRegister($dst$$reg), $src$$Register);
13836   %}
13837 
13838   ins_pipe(fp_l2d);
13839 
13840 %}
13841 
13842 // ============================================================================
13843 // clearing of an array
13844 
<span class="line-modified">13845 instruct clearArray_reg_reg(iRegL_R11 cnt, iRegP_R10 base, Universe dummy, rFlagsReg cr)</span>
13846 %{
<span class="line-modified">13847   match(Set dummy (ClearArray cnt base));</span>
13848   effect(USE_KILL cnt, USE_KILL base, KILL cr);
13849 
13850   ins_cost(4 * INSN_COST);
<span class="line-modified">13851   format %{ &quot;ClearArray $cnt, $base&quot; %}</span>
<span class="line-removed">13852 </span>
<span class="line-removed">13853   ins_encode %{</span>
<span class="line-removed">13854     __ zero_words($base$$Register, $cnt$$Register);</span>
<span class="line-removed">13855   %}</span>
<span class="line-removed">13856 </span>
<span class="line-removed">13857   ins_pipe(pipe_class_memory);</span>
<span class="line-removed">13858 %}</span>
<span class="line-removed">13859 </span>
<span class="line-removed">13860 instruct clearArray_imm_reg(immL cnt, iRegP_R10 base, Universe dummy, rFlagsReg cr)</span>
<span class="line-removed">13861 %{</span>
<span class="line-removed">13862   predicate((u_int64_t)n-&gt;in(2)-&gt;get_long()</span>
<span class="line-removed">13863             &lt; (u_int64_t)(BlockZeroingLowLimit &gt;&gt; LogBytesPerWord));</span>
<span class="line-removed">13864   match(Set dummy (ClearArray cnt base));</span>
<span class="line-removed">13865   effect(USE_KILL base);</span>
<span class="line-removed">13866 </span>
<span class="line-removed">13867   ins_cost(4 * INSN_COST);</span>
<span class="line-removed">13868   format %{ &quot;ClearArray $cnt, $base&quot; %}</span>
13869 
13870   ins_encode %{
<span class="line-modified">13871     __ zero_words($base$$Register, (u_int64_t)$cnt$$constant);</span>
13872   %}
13873 
13874   ins_pipe(pipe_class_memory);
13875 %}
13876 
13877 // ============================================================================
13878 // Overflow Math Instructions
13879 
13880 instruct overflowAddI_reg_reg(rFlagsReg cr, iRegIorL2I op1, iRegIorL2I op2)
13881 %{
13882   match(Set cr (OverflowAddI op1 op2));
13883 
13884   format %{ &quot;cmnw  $op1, $op2\t# overflow check int&quot; %}
13885   ins_cost(INSN_COST);
13886   ins_encode %{
13887     __ cmnw($op1$$Register, $op2$$Register);
13888   %}
13889 
13890   ins_pipe(icmp_reg_reg);
13891 %}
</pre>
</td>
<td>
<hr />
<pre>
 1608     st-&gt;print(&quot;\n\t&quot;);
 1609     st-&gt;print(&quot;ldr  rscratch1, [guard]\n\t&quot;);
 1610     st-&gt;print(&quot;dmb ishld\n\t&quot;);
 1611     st-&gt;print(&quot;ldr  rscratch2, [rthread, #thread_disarmed_offset]\n\t&quot;);
 1612     st-&gt;print(&quot;cmp  rscratch1, rscratch2\n\t&quot;);
 1613     st-&gt;print(&quot;b.eq skip&quot;);
 1614     st-&gt;print(&quot;\n\t&quot;);
 1615     st-&gt;print(&quot;blr #nmethod_entry_barrier_stub\n\t&quot;);
 1616     st-&gt;print(&quot;b skip\n\t&quot;);
 1617     st-&gt;print(&quot;guard: int\n\t&quot;);
 1618     st-&gt;print(&quot;\n\t&quot;);
 1619     st-&gt;print(&quot;skip:\n\t&quot;);
 1620   }
 1621 }
 1622 #endif
 1623 
 1624 void MachPrologNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
 1625   Compile* C = ra_-&gt;C;
 1626   C2_MacroAssembler _masm(&amp;cbuf);
 1627 
<span class="line-added"> 1628   __ verified_entry(C, 0);</span>
<span class="line-added"> 1629   __ bind(*_verified_entry);</span>
 1630   // n.b. frame size includes space for return pc and rfp
 1631   const long framesize = C-&gt;output()-&gt;frame_size_in_bytes();
 1632   assert(framesize%(2*wordSize) == 0, &quot;must preserve 2*wordSize alignment&quot;);
 1633 
 1634   // insert a nop at the start of the prolog so we can patch in a
 1635   // branch if we need to invalidate the method later
 1636   __ nop();
 1637 
 1638   if (C-&gt;clinit_barrier_on_entry()) {
 1639     assert(!C-&gt;method()-&gt;holder()-&gt;is_not_initialized(), &quot;initialization should have been started&quot;);
 1640 
 1641     Label L_skip_barrier;
 1642 
 1643     __ mov_metadata(rscratch2, C-&gt;method()-&gt;holder()-&gt;constant_encoding());
 1644     __ clinit_barrier(rscratch2, rscratch1, &amp;L_skip_barrier);
 1645     __ far_jump(RuntimeAddress(SharedRuntime::get_handle_wrong_method_stub()));
 1646     __ bind(L_skip_barrier);
 1647   }
 1648 
 1649   int bangsize = C-&gt;output()-&gt;bang_size_in_bytes();
</pre>
<hr />
<pre>
 1952 #endif
 1953 
 1954 void BoxLockNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
 1955   C2_MacroAssembler _masm(&amp;cbuf);
 1956 
 1957   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
 1958   int reg    = ra_-&gt;get_encode(this);
 1959 
 1960   if (Assembler::operand_valid_for_add_sub_immediate(offset)) {
 1961     __ add(as_Register(reg), sp, offset);
 1962   } else {
 1963     ShouldNotReachHere();
 1964   }
 1965 }
 1966 
 1967 uint BoxLockNode::size(PhaseRegAlloc *ra_) const {
 1968   // BoxLockNode is not a MachNode, so we can&#39;t just call MachNode::size(ra_).
 1969   return 4;
 1970 }
 1971 
<span class="line-modified"> 1972 ///=============================================================================</span>
<span class="line-added"> 1973 #ifndef PRODUCT</span>
<span class="line-added"> 1974 void MachVEPNode::format(PhaseRegAlloc* ra_, outputStream* st) const</span>
<span class="line-added"> 1975 {</span>
<span class="line-added"> 1976   st-&gt;print_cr(&quot;# MachVEPNode&quot;);</span>
<span class="line-added"> 1977   if (!_verified) {</span>
<span class="line-added"> 1978     st-&gt;print_cr(&quot;\t load_class&quot;);</span>
<span class="line-added"> 1979   } else {</span>
<span class="line-added"> 1980     st-&gt;print_cr(&quot;\t unpack_inline_arg&quot;);</span>
<span class="line-added"> 1981   }</span>
<span class="line-added"> 1982 }</span>
<span class="line-added"> 1983 #endif</span>
<span class="line-added"> 1984 </span>
<span class="line-added"> 1985 void MachVEPNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const</span>
<span class="line-added"> 1986 {</span>
<span class="line-added"> 1987   MacroAssembler _masm(&amp;cbuf);</span>
<span class="line-added"> 1988 </span>
<span class="line-added"> 1989   if (!_verified) {</span>
<span class="line-added"> 1990     Label skip;</span>
<span class="line-added"> 1991     __ cmp_klass(j_rarg0, rscratch2, rscratch1);</span>
<span class="line-added"> 1992     __ br(Assembler::EQ, skip);</span>
<span class="line-added"> 1993       __ far_jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));</span>
<span class="line-added"> 1994     __ bind(skip);</span>
<span class="line-added"> 1995 </span>
<span class="line-added"> 1996   } else {</span>
<span class="line-added"> 1997     // Unpack inline type args passed as oop and then jump to</span>
<span class="line-added"> 1998     // the verified entry point (skipping the unverified entry).</span>
<span class="line-added"> 1999     __ unpack_inline_args(ra_-&gt;C, _receiver_only);</span>
<span class="line-added"> 2000     __ b(*_verified_entry);</span>
<span class="line-added"> 2001   }</span>
<span class="line-added"> 2002 }</span>
<span class="line-added"> 2003 </span>
<span class="line-added"> 2004 </span>
<span class="line-added"> 2005 uint MachVEPNode::size(PhaseRegAlloc* ra_) const</span>
<span class="line-added"> 2006 {</span>
<span class="line-added"> 2007   return MachNode::size(ra_); // too many variables; just compute it the hard way</span>
<span class="line-added"> 2008 }</span>
 2009 
<span class="line-added"> 2010 </span>
<span class="line-added"> 2011 //=============================================================================</span>
 2012 #ifndef PRODUCT
 2013 void MachUEPNode::format(PhaseRegAlloc* ra_, outputStream* st) const
 2014 {
 2015   st-&gt;print_cr(&quot;# MachUEPNode&quot;);
 2016   if (UseCompressedClassPointers) {
 2017     st-&gt;print_cr(&quot;\tldrw rscratch1, j_rarg0 + oopDesc::klass_offset_in_bytes()]\t# compressed klass&quot;);
 2018     if (CompressedKlassPointers::shift() != 0) {
 2019       st-&gt;print_cr(&quot;\tdecode_klass_not_null rscratch1, rscratch1&quot;);
 2020     }
 2021   } else {
 2022    st-&gt;print_cr(&quot;\tldr rscratch1, j_rarg0 + oopDesc::klass_offset_in_bytes()]\t# compressed klass&quot;);
 2023   }
 2024   st-&gt;print_cr(&quot;\tcmp r0, rscratch1\t # Inline cache check&quot;);
 2025   st-&gt;print_cr(&quot;\tbne, SharedRuntime::_ic_miss_stub&quot;);
 2026 }
 2027 #endif
 2028 
 2029 void MachUEPNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const
 2030 {
 2031   // This is the unverified entry point.
 2032   C2_MacroAssembler _masm(&amp;cbuf);
<span class="line-added"> 2033   Label skip;</span>
 2034 
<span class="line-added"> 2035   // UseCompressedClassPointers logic are inside cmp_klass</span>
 2036   __ cmp_klass(j_rarg0, rscratch2, rscratch1);
<span class="line-modified"> 2037 </span>
 2038   // TODO
 2039   // can we avoid this skip and still use a reloc?
 2040   __ br(Assembler::EQ, skip);
 2041   __ far_jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
 2042   __ bind(skip);
 2043 }
 2044 
 2045 uint MachUEPNode::size(PhaseRegAlloc* ra_) const
 2046 {
 2047   return MachNode::size(ra_);
 2048 }
 2049 
 2050 // REQUIRED EMIT CODE
 2051 
 2052 //=============================================================================
 2053 
 2054 // Emit exception handler code.
 2055 int HandlerImpl::emit_exception_handler(CodeBuffer&amp; cbuf)
 2056 {
 2057   // mov rscratch1 #exception_blob_entry_point
</pre>
<hr />
<pre>
 2424     address_visited.test_set(m-&gt;_idx); // Flag as address_visited
 2425     mstack.push(m-&gt;in(AddPNode::Address), Pre_Visit);
 2426     mstack.push(m-&gt;in(AddPNode::Base), Pre_Visit);
 2427     return true;
 2428   } else if (off-&gt;Opcode() == Op_ConvI2L &amp;&amp;
 2429              // Are there other uses besides address expressions?
 2430              !is_visited(off)) {
 2431     address_visited.test_set(m-&gt;_idx); // Flag as address_visited
 2432     address_visited.set(off-&gt;_idx); // Flag as address_visited
 2433     mstack.push(off-&gt;in(1), Pre_Visit);
 2434     mstack.push(m-&gt;in(AddPNode::Address), Pre_Visit);
 2435     mstack.push(m-&gt;in(AddPNode::Base), Pre_Visit);
 2436     return true;
 2437   }
 2438   return false;
 2439 }
 2440 
 2441 void Compile::reshape_address(AddPNode* addp) {
 2442 }
 2443 

 2444 #define MOV_VOLATILE(REG, BASE, INDEX, SCALE, DISP, SCRATCH, INSN)      \
 2445   C2_MacroAssembler _masm(&amp;cbuf);                                       \
 2446   {                                                                     \
 2447     guarantee(INDEX == -1, &quot;mode not permitted for volatile&quot;);          \
 2448     guarantee(DISP == 0, &quot;mode not permitted for volatile&quot;);            \
 2449     guarantee(SCALE == 0, &quot;mode not permitted for volatile&quot;);           \
 2450     __ INSN(REG, as_Register(BASE));                                    \
 2451   }
 2452 
 2453 
 2454 static Address mem2address(int opcode, Register base, int index, int size, int disp)
 2455   {
 2456     Address::extend scale;
 2457 
 2458     // Hooboy, this is fugly.  We need a way to communicate to the
 2459     // encoder that the index needs to be sign extended, so we have to
 2460     // enumerate all the cases.
 2461     switch (opcode) {
 2462     case INDINDEXSCALEDI2L:
 2463     case INDINDEXSCALEDI2LN:
</pre>
<hr />
<pre>
 8283 %}
 8284 
 8285 // ============================================================================
 8286 // Cast/Convert Instructions
 8287 
 8288 instruct castX2P(iRegPNoSp dst, iRegL src) %{
 8289   match(Set dst (CastX2P src));
 8290 
 8291   ins_cost(INSN_COST);
 8292   format %{ &quot;mov $dst, $src\t# long -&gt; ptr&quot; %}
 8293 
 8294   ins_encode %{
 8295     if ($dst$$reg != $src$$reg) {
 8296       __ mov(as_Register($dst$$reg), as_Register($src$$reg));
 8297     }
 8298   %}
 8299 
 8300   ins_pipe(ialu_reg);
 8301 %}
 8302 
<span class="line-added"> 8303 instruct castN2X(iRegLNoSp dst, iRegN src) %{</span>
<span class="line-added"> 8304   match(Set dst (CastP2X src));</span>
<span class="line-added"> 8305 </span>
<span class="line-added"> 8306   ins_cost(INSN_COST);</span>
<span class="line-added"> 8307   format %{ &quot;mov $dst, $src\t# ptr -&gt; long&quot; %}</span>
<span class="line-added"> 8308 </span>
<span class="line-added"> 8309   ins_encode %{</span>
<span class="line-added"> 8310     if ($dst$$reg != $src$$reg) {</span>
<span class="line-added"> 8311       __ mov(as_Register($dst$$reg), as_Register($src$$reg));</span>
<span class="line-added"> 8312     }</span>
<span class="line-added"> 8313   %}</span>
<span class="line-added"> 8314 </span>
<span class="line-added"> 8315   ins_pipe(ialu_reg);</span>
<span class="line-added"> 8316 %}</span>
<span class="line-added"> 8317 </span>
 8318 instruct castP2X(iRegLNoSp dst, iRegP src) %{
 8319   match(Set dst (CastP2X src));
 8320 
 8321   ins_cost(INSN_COST);
 8322   format %{ &quot;mov $dst, $src\t# ptr -&gt; long&quot; %}
 8323 
 8324   ins_encode %{
 8325     if ($dst$$reg != $src$$reg) {
 8326       __ mov(as_Register($dst$$reg), as_Register($src$$reg));
 8327     }
 8328   %}
 8329 
 8330   ins_pipe(ialu_reg);
 8331 %}
 8332 
<span class="line-added"> 8333 instruct castN2I(iRegINoSp dst, iRegN src) %{</span>
<span class="line-added"> 8334   match(Set dst (CastN2I src));</span>
<span class="line-added"> 8335 </span>
<span class="line-added"> 8336   ins_cost(INSN_COST);</span>
<span class="line-added"> 8337   format %{ &quot;movw $dst, $src\t# compressed ptr -&gt; int&quot; %}</span>
<span class="line-added"> 8338 </span>
<span class="line-added"> 8339   ins_encode %{</span>
<span class="line-added"> 8340     if ($dst$$reg != $src$$reg) {</span>
<span class="line-added"> 8341       __ movw(as_Register($dst$$reg), as_Register($src$$reg));</span>
<span class="line-added"> 8342     }</span>
<span class="line-added"> 8343   %}</span>
<span class="line-added"> 8344 </span>
<span class="line-added"> 8345   ins_pipe(ialu_reg);</span>
<span class="line-added"> 8346 %}</span>
<span class="line-added"> 8347 </span>
<span class="line-added"> 8348 instruct castI2N(iRegNNoSp dst, iRegI src) %{</span>
<span class="line-added"> 8349   match(Set dst (CastI2N src));</span>
<span class="line-added"> 8350 </span>
<span class="line-added"> 8351   ins_cost(INSN_COST);</span>
<span class="line-added"> 8352   format %{ &quot;movw $dst, $src\t# int -&gt; compressed ptr&quot; %}</span>
<span class="line-added"> 8353 </span>
<span class="line-added"> 8354   ins_encode %{</span>
<span class="line-added"> 8355     if ($dst$$reg != $src$$reg) {</span>
<span class="line-added"> 8356       __ movw(as_Register($dst$$reg), as_Register($src$$reg));</span>
<span class="line-added"> 8357     }</span>
<span class="line-added"> 8358   %}</span>
<span class="line-added"> 8359 </span>
<span class="line-added"> 8360   ins_pipe(ialu_reg);</span>
<span class="line-added"> 8361 %}</span>
<span class="line-added"> 8362 </span>
<span class="line-added"> 8363 </span>
 8364 // Convert oop into int for vectors alignment masking
 8365 instruct convP2I(iRegINoSp dst, iRegP src) %{
 8366   match(Set dst (ConvL2I (CastP2X src)));
 8367 
 8368   ins_cost(INSN_COST);
 8369   format %{ &quot;movw $dst, $src\t# ptr -&gt; int&quot; %}
 8370   ins_encode %{
 8371     __ movw($dst$$Register, $src$$Register);
 8372   %}
 8373 
 8374   ins_pipe(ialu_reg);
 8375 %}
 8376 
 8377 // Convert compressed oop into int for vectors alignment masking
 8378 // in case of 32bit oops (heap &lt; 4Gb).
 8379 instruct convN2I(iRegINoSp dst, iRegN src)
 8380 %{
 8381   predicate(CompressedOops::shift() == 0);
 8382   match(Set dst (ConvL2I (CastP2X (DecodeN src))));
 8383 
</pre>
<hr />
<pre>
13912 
13913   match(Set dst (MoveL2D src));
13914 
13915   effect(DEF dst, USE src);
13916 
13917   ins_cost(INSN_COST);
13918 
13919   format %{ &quot;fmovd $dst, $src\t# MoveL2D_reg_reg&quot; %}
13920 
13921   ins_encode %{
13922     __ fmovd(as_FloatRegister($dst$$reg), $src$$Register);
13923   %}
13924 
13925   ins_pipe(fp_l2d);
13926 
13927 %}
13928 
13929 // ============================================================================
13930 // clearing of an array
13931 
<span class="line-modified">13932 instruct clearArray_reg_reg(iRegL_R11 cnt, iRegP_R10 base, iRegL val, Universe dummy, rFlagsReg cr)</span>
13933 %{
<span class="line-modified">13934   match(Set dummy (ClearArray (Binary cnt base) val));</span>
13935   effect(USE_KILL cnt, USE_KILL base, KILL cr);
13936 
13937   ins_cost(4 * INSN_COST);
<span class="line-modified">13938   format %{ &quot;ClearArray $cnt, $base, $val&quot; %}</span>

















13939 
13940   ins_encode %{
<span class="line-modified">13941     __ fill_words($base$$Register, $cnt$$Register, $val$$Register);</span>
13942   %}
13943 
13944   ins_pipe(pipe_class_memory);
13945 %}
13946 
13947 // ============================================================================
13948 // Overflow Math Instructions
13949 
13950 instruct overflowAddI_reg_reg(rFlagsReg cr, iRegIorL2I op1, iRegIorL2I op2)
13951 %{
13952   match(Set cr (OverflowAddI op1 op2));
13953 
13954   format %{ &quot;cmnw  $op1, $op2\t# overflow check int&quot; %}
13955   ins_cost(INSN_COST);
13956   ins_encode %{
13957     __ cmnw($op1$$Register, $op2$$Register);
13958   %}
13959 
13960   ins_pipe(icmp_reg_reg);
13961 %}
</pre>
</td>
</tr>
</table>
<center><a href="../../../../.hgtags.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="frame_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>