INFO: [HLS 200-10] Running '/home/omerfaruk/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'omerfaruk' on host 'DarkChocolate' (Linux_x86_64 version 6.5.0-21-generic) on Mon Mar 11 08:38:58 +03 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/omerfaruk/Projects/okul/denem7'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script '/home/omerfaruk/Projects/okul/denem7/denem7/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: source /home/omerfaruk/Projects/okul/denem7/denem7/solution1/cosim.tcl
INFO: [HLS 200-1510] Running: open_project denem7 
INFO: [HLS 200-10] Opening project '/home/omerfaruk/Projects/okul/denem7/denem7'.
INFO: [HLS 200-1510] Running: set_top hart 
INFO: [HLS 200-1510] Running: add_files OP_AL_32I.cpp 
INFO: [HLS 200-10] Adding design file 'OP_AL_32I.cpp' to the project
INFO: [HLS 200-1510] Running: add_files hart.cpp 
INFO: [HLS 200-10] Adding design file 'hart.cpp' to the project
INFO: [HLS 200-1510] Running: add_files mem.cpp 
INFO: [HLS 200-10] Adding design file 'mem.cpp' to the project
INFO: [HLS 200-1510] Running: add_files parameters.hpp 
INFO: [HLS 200-10] Adding design file 'parameters.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_hart.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_hart.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/omerfaruk/Projects/okul/denem7/denem7/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hart hart 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/home/omerfaruk/tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_hart.cpp
   Compiling hart.cpp_pre.cpp.tb.cpp
   Compiling mem.cpp_pre.cpp.tb.cpp
   Compiling OP_AL_32I.cpp_pre.cpp.tb.cpp
   Compiling test_hart.cpp_pre.cpp.tb.cpp
   Compiling apatb_hart_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
0 0x500093
0x5
4 0x700113
0x5
8 0x208463
0x5
c 0x108093
0x6
10 0x500193
0x6
14 0x500213
0x6
18 0x419463
0x6
1c 0x108093
0x7
20 0x500293
0x7
24 0x700313
0x7
28 0x62c463
0x7
30 0x700393
0x7
34 0x500413
0x7
38 0x083d463
0x7
40 0x493
0x7
44 -0xffaed
0x7
48 0x0a4e463
0x7
50 -0xffa6d
0x7
54 0x613
0x7
58 0x0c5f463
0x7
60 0x500093
0x5
64 0x0c000ef
0x68
70 0x408167
0x68
74 0x10b7
0x1000
78 0x2097
0x2078
7c 0x500093
0x5
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2023.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/omerfaruk/tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_hart_top glbl -Oenable_linking_all_libraries -prj hart.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_17 -L floating_point_v7_0_22 --lib ieee_proposed=./ieee_proposed -s hart -debug all 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omerfaruk/Projects/okul/denem7/denem7/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omerfaruk/Projects/okul/denem7/denem7/solution1/sim/verilog/hart_rf_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hart_rf_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omerfaruk/Projects/okul/denem7/denem7/solution1/sim/verilog/hart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omerfaruk/Projects/okul/denem7/denem7/solution1/sim/verilog/hart_OP_AL_32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hart_OP_AL_32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omerfaruk/Projects/okul/denem7/denem7/solution1/sim/verilog/hart.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hart_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/omerfaruk/Projects/okul/denem7/denem7/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.hart_rf_RAM_AUTO_1R1W
Compiling module xil_defaultlib.hart_OP_AL_32I
Compiling module xil_defaultlib.hart
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_hart_top
Compiling module work.glbl
Built simulation snapshot hart

****** xsim v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting xsim at Mon Mar 11 08:43:41 2024...
INFO: [COSIM 212-316] Starting C post checking ...
0 0x500093
4 0x700113
8 0x208463
c 0x108093
10 0x500193
14 0x500213
18 0x419463
1c 0x108093
20 0x500293
24 0x700313
28 0x62c463
30 0x700393
34 0x500413
38 0x083d463
40 0x493
44 -0xffaed
48 0x0a4e463
50 -0xffa6d
54 0x613
58 0x0c5f463
60 0x500093
64 0x0c000ef
70 0x408167
74 0x10b7
78 0x2097
7c 0x500093
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 137.8 seconds. CPU system time: 10.63 seconds. Elapsed time: 280.24 seconds; current allocated memory: 11.215 MB.
INFO: [HLS 200-112] Total CPU user time: 140.6 seconds. Total CPU system time: 11.16 seconds. Total elapsed time: 299.58 seconds; peak allocated memory: 243.672 MB.
