// Seed: 1477242508
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  reg id_4;
  generate
    if (id_4) begin
      type_8 id_5 (
          id_3,
          id_3,
          1
      );
    end else begin : id_6
      always @(posedge 1 or id_2) begin
        {1, id_2} = 1;
        id_4 = 1;
        id_4 = id_1;
        SystemTFIdentifier(1);
        id_6 <= 1;
      end
    end
  endgenerate
endmodule
