;redcode
;assert 1
	SPL 0, <608
	CMP -227, <-120
	MOV -1, <-20
	MOV 57, <-20
	DJN -1, @-20
	SUB #0, -29
	SLT 121, 32
	DJN -1, @-20
	ADD 0, 100
	JMN 30, 9
	SUB #0, -29
	JMP 182, 2
	ADD 0, 100
	ADD 0, 100
	MOV -1, <-20
	DJN -1, @-320
	JMN <121, <-103
	DJN -1, @-320
	DJN -1, @-320
	SUB -0, 2
	SPL 0, <608
	SPL 0, <608
	SPL @12, #200
	SPL @12, #200
	ADD 0, 90
	ADD 0, 90
	SUB @-121, 103
	SUB @-121, 103
	MOV 40, 9
	JMN @312, #200
	JMN @312, #200
	JMN @312, #200
	ADD 100, 2
	SPL 0, <402
	ADD 0, -402
	DAT #30, #9
	ADD 0, -402
	MOV -1, <-20
	MOV -1, <-20
	ADD 210, 30
	MOV -1, <-20
	SPL 0, <402
	CMP -207, <-120
	DJN -1, @-20
	SUB #0, -29
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	JMN 43, 9
	DJN -1, @-20
	ADD 3, 80
