--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml segment.twx segment.ncd -o segment.twr segment.pcf -ucf
segment.ucf

Design file:              segment.ncd
Physical constraint file: segment.pcf
Device,package,speed:     xc3s200,tq144,-4 (PRODUCTION 1.39 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
i<0>           |o<0>           |   10.108|
i<0>           |o<1>           |   10.712|
i<0>           |o<2>           |   10.107|
i<0>           |o<3>           |   10.126|
i<0>           |o<4>           |   10.368|
i<0>           |o<5>           |   11.194|
i<0>           |o<6>           |   11.251|
i<1>           |o<0>           |    9.417|
i<1>           |o<1>           |    9.684|
i<1>           |o<2>           |    9.416|
i<1>           |o<3>           |    9.513|
i<1>           |o<4>           |    9.340|
i<1>           |o<5>           |   10.581|
i<1>           |o<6>           |   10.217|
i<2>           |o<0>           |    9.343|
i<2>           |o<1>           |    9.923|
i<2>           |o<2>           |    9.342|
i<2>           |o<3>           |    9.319|
i<2>           |o<4>           |    9.579|
i<2>           |o<5>           |   10.387|
i<2>           |o<6>           |   10.371|
i<3>           |o<0>           |    9.599|
i<3>           |o<1>           |    9.739|
i<3>           |o<2>           |    9.598|
i<3>           |o<3>           |    9.496|
i<3>           |o<4>           |    9.395|
i<3>           |o<5>           |   10.564|
i<3>           |o<6>           |   10.202|
---------------+---------------+---------+


Analysis completed Tue Oct 18 12:31:11 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 100 MB



