// Seed: 2525445183
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout logic [7:0] id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wor id_3;
  inout wire id_2;
  input wire id_1;
  logic id_9;
  assign id_5 = id_1;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_2,
      id_9,
      id_4,
      id_9
  );
  assign id_3 = (1'b0);
  wire  id_10;
  logic id_11;
  ;
  wire id_12;
  assign id_8[1] = -1 == id_8;
  final begin : LABEL_0
    $clog2(60);
    ;
  end
  logic [-1 : 1] id_13;
  wire id_14;
  assign id_11 = 1;
endmodule
