#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Apr  3 13:10:38 2024
# Process ID: 12936
# Current directory: C:/github/RetroGame/VHDL/lastGPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19772 C:\github\RetroGame\VHDL\lastGPU\Videokaart2.xpr
# Log file: C:/github/RetroGame/VHDL/lastGPU/vivado.log
# Journal file: C:/github/RetroGame/VHDL/lastGPU\vivado.jou
# Running On: Desktop-Joey, OS: Windows, CPU Frequency: 3400 MHz, CPU Physical cores: 16, Host memory: 34281 MB
#-----------------------------------------------------------
start_gui
open_project C:/github/RetroGame/VHDL/lastGPU/Videokaart2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24c/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/fpgaProjectBlok7/VHDL/gpuBest' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k24i/1.0/board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kd240_som/1.0/board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx2/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1566.574 ; gain = 181.402
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/RetroGame/VHDL/lastGPU/15pix.coe' provided. It will be converted relative to IP Instance files '../../../../15pix.coe'
set_property CONFIG.Coe_File {C:/github/RetroGame/VHDL/lastGPU/15pix.coe} [get_ips Sprite15x15_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/RetroGame/VHDL/lastGPU/15pix.coe' provided. It will be converted relative to IP Instance files '../../../../15pix.coe'
generate_target all [get_files  C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/Sprite15x15_1/Sprite15x15_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Sprite15x15_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Sprite15x15_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Sprite15x15_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Sprite15x15_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Sprite15x15_1'...
catch { config_ip_cache -export [get_ips -all Sprite15x15_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Sprite15x15_1
export_ip_user_files -of_objects [get_files C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/Sprite15x15_1/Sprite15x15_1.xci] -no_script -sync -force -quiet
reset_run Sprite15x15_1_synth_1
launch_runs Sprite15x15_1_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Sprite15x15_1
[Wed Apr  3 13:13:07 2024] Launched Sprite15x15_1_synth_1...
Run output will be captured here: C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/Sprite15x15_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/Sprite15x15_1/Sprite15x15_1.xci] -directory C:/github/RetroGame/VHDL/lastGPU/Videokaart2.ip_user_files/sim_scripts -ip_user_files_dir C:/github/RetroGame/VHDL/lastGPU/Videokaart2.ip_user_files -ipstatic_source_dir C:/github/RetroGame/VHDL/lastGPU/Videokaart2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/modelsim} {questa=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/questa} {riviera=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/riviera} {activehdl=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/RetroGame/VHDL/lastGPU/31pix.coe' provided. It will be converted relative to IP Instance files '../../../../31pix.coe'
set_property CONFIG.Coe_File {C:/github/RetroGame/VHDL/lastGPU/31pix.coe} [get_ips sprite31x31_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/RetroGame/VHDL/lastGPU/31pix.coe' provided. It will be converted relative to IP Instance files '../../../../31pix.coe'
generate_target all [get_files  C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/sprite31x31_2/sprite31x31_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sprite31x31_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sprite31x31_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sprite31x31_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'sprite31x31_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sprite31x31_2'...
catch { config_ip_cache -export [get_ips -all sprite31x31_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sprite31x31_2
export_ip_user_files -of_objects [get_files C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/sprite31x31_2/sprite31x31_2.xci] -no_script -sync -force -quiet
reset_run sprite31x31_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/sprite31x31_2_synth_1

launch_runs sprite31x31_2_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sprite31x31_2
[Wed Apr  3 13:13:23 2024] Launched sprite31x31_2_synth_1...
Run output will be captured here: C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/sprite31x31_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/sprite31x31_2/sprite31x31_2.xci] -directory C:/github/RetroGame/VHDL/lastGPU/Videokaart2.ip_user_files/sim_scripts -ip_user_files_dir C:/github/RetroGame/VHDL/lastGPU/Videokaart2.ip_user_files -ipstatic_source_dir C:/github/RetroGame/VHDL/lastGPU/Videokaart2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/modelsim} {questa=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/questa} {riviera=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/riviera} {activehdl=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/RetroGame/VHDL/lastGPU/63pix.coe' provided. It will be converted relative to IP Instance files '../../../../63pix.coe'
set_property -dict [list \
  CONFIG.Coe_File {C:/github/RetroGame/VHDL/lastGPU/63pix.coe} \
  CONFIG.Load_Init_File {true} \
] [get_ips sprite63x63]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/RetroGame/VHDL/lastGPU/63pix.coe' provided. It will be converted relative to IP Instance files '../../../../63pix.coe'
generate_target all [get_files  C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/sprite63x63/sprite63x63.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sprite63x63'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sprite63x63'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sprite63x63'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'sprite63x63'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sprite63x63'...
catch { config_ip_cache -export [get_ips -all sprite63x63] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sprite63x63
export_ip_user_files -of_objects [get_files C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/sprite63x63/sprite63x63.xci] -no_script -sync -force -quiet
reset_run sprite63x63_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/sprite63x63_synth_1

launch_runs sprite63x63_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sprite63x63
[Wed Apr  3 13:13:42 2024] Launched sprite63x63_synth_1...
Run output will be captured here: C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/sprite63x63_synth_1/runme.log
export_simulation -of_objects [get_files C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/sprite63x63/sprite63x63.xci] -directory C:/github/RetroGame/VHDL/lastGPU/Videokaart2.ip_user_files/sim_scripts -ip_user_files_dir C:/github/RetroGame/VHDL/lastGPU/Videokaart2.ip_user_files -ipstatic_source_dir C:/github/RetroGame/VHDL/lastGPU/Videokaart2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/modelsim} {questa=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/questa} {riviera=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/riviera} {activehdl=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/utils_1/imports/synth_1/InterfaceController.dcp with file C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/synth_1/Videokaart_full.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/synth_1

reset_run background_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/background_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'background'...
[Wed Apr  3 13:14:25 2024] Launched Sprite15x15_1_synth_1, sprite63x63_synth_1, sprite31x31_2_synth_1, background_synth_1, synth_1...
Run output will be captured here:
Sprite15x15_1_synth_1: C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/Sprite15x15_1_synth_1/runme.log
sprite63x63_synth_1: C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/sprite63x63_synth_1/runme.log
sprite31x31_2_synth_1: C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/sprite31x31_2_synth_1/runme.log
background_synth_1: C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/background_synth_1/runme.log
synth_1: C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/synth_1/runme.log
[Wed Apr  3 13:14:26 2024] Launched impl_1...
Run output will be captured here: C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/utils_1/imports/synth_1/InterfaceController.dcp with file C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/synth_1/Videokaart_full.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Apr  3 13:17:56 2024] Launched synth_1...
Run output will be captured here: C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/synth_1/runme.log
[Wed Apr  3 13:17:56 2024] Launched impl_1...
Run output will be captured here: C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-06:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1679.336 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A3874EA
set_property PROGRAM.FILE {C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/impl_1/Videokaart_full.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/impl_1/Videokaart_full.bin} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/impl_1/Videokaart_full.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 15   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1755.961 ; gain = 2.445
endgroup
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/utils_1/imports/synth_1/InterfaceController.dcp with file C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/synth_1/Videokaart_full.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Apr  3 17:30:59 2024] Launched synth_1...
Run output will be captured here: C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/synth_1/runme.log
[Wed Apr  3 17:30:59 2024] Launched impl_1...
Run output will be captured here: C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/impl_1/Videokaart_full.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/impl_1/Videokaart_full.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/RetroGame/VHDL/lastGPU/15pix.coe' provided. It will be converted relative to IP Instance files '../../../../15pix.coe'
set_property CONFIG.Coe_File {C:/github/RetroGame/VHDL/lastGPU/15pix.coe} [get_ips Sprite15x15_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/RetroGame/VHDL/lastGPU/15pix.coe' provided. It will be converted relative to IP Instance files '../../../../15pix.coe'
generate_target all [get_files  C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/Sprite15x15_1/Sprite15x15_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Sprite15x15_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Sprite15x15_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Sprite15x15_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Sprite15x15_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Sprite15x15_1'...
catch { config_ip_cache -export [get_ips -all Sprite15x15_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Sprite15x15_1
export_ip_user_files -of_objects [get_files C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/Sprite15x15_1/Sprite15x15_1.xci] -no_script -sync -force -quiet
reset_run Sprite15x15_1_synth_1
launch_runs Sprite15x15_1_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Sprite15x15_1
[Wed Apr  3 19:59:09 2024] Launched Sprite15x15_1_synth_1...
Run output will be captured here: C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/Sprite15x15_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/Sprite15x15_1/Sprite15x15_1.xci] -directory C:/github/RetroGame/VHDL/lastGPU/Videokaart2.ip_user_files/sim_scripts -ip_user_files_dir C:/github/RetroGame/VHDL/lastGPU/Videokaart2.ip_user_files -ipstatic_source_dir C:/github/RetroGame/VHDL/lastGPU/Videokaart2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/modelsim} {questa=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/questa} {riviera=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/riviera} {activehdl=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/RetroGame/VHDL/lastGPU/31pix.coe' provided. It will be converted relative to IP Instance files '../../../../31pix.coe'
set_property -dict [list \
  CONFIG.Coe_File {C:/github/RetroGame/VHDL/lastGPU/31pix.coe} \
  CONFIG.Write_Depth_A {29791} \
] [get_ips sprite31x31_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/github/RetroGame/VHDL/lastGPU/31pix.coe' provided. It will be converted relative to IP Instance files '../../../../31pix.coe'
generate_target all [get_files  C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/sprite31x31_2/sprite31x31_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sprite31x31_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sprite31x31_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sprite31x31_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'sprite31x31_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sprite31x31_2'...
catch { config_ip_cache -export [get_ips -all sprite31x31_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sprite31x31_2
export_ip_user_files -of_objects [get_files C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/sprite31x31_2/sprite31x31_2.xci] -no_script -sync -force -quiet
reset_run sprite31x31_2_synth_1
launch_runs sprite31x31_2_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sprite31x31_2
[Wed Apr  3 20:00:32 2024] Launched sprite31x31_2_synth_1...
Run output will be captured here: C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/sprite31x31_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/sprite31x31_2/sprite31x31_2.xci] -directory C:/github/RetroGame/VHDL/lastGPU/Videokaart2.ip_user_files/sim_scripts -ip_user_files_dir C:/github/RetroGame/VHDL/lastGPU/Videokaart2.ip_user_files -ipstatic_source_dir C:/github/RetroGame/VHDL/lastGPU/Videokaart2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/modelsim} {questa=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/questa} {riviera=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/riviera} {activehdl=C:/github/RetroGame/VHDL/lastGPU/Videokaart2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/utils_1/imports/synth_1/InterfaceController.dcp with file C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/synth_1/Videokaart_full.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/github/RetroGame/VHDL/lastGPU/Videokaart2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Apr  3 20:01:52 2024] Launched synth_1...
Run output will be captured here: C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/synth_1/runme.log
[Wed Apr  3 20:01:52 2024] Launched impl_1...
Run output will be captured here: C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO is off.
ECHO is off.


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-06:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1761.555 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A3874EA
set_property PROGRAM.FILE {C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/impl_1/Videokaart_full.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a35t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/github/RetroGame/VHDL/lastGPU/Videokaart2.runs/impl_1/Videokaart_full.bin} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
