#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 17 16:16:47 2022
# Process ID: 23208
# Current directory: C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.runs/synth_1/top.vds
# Journal file: C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22624 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 838.250 ; gain = 178.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/new/top.vhd:30]
INFO: [Synth 8-3491] module 'Prescaler25' declared at 'C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.runs/synth_1/.Xil/Vivado-23208-HAMMER-PC-01/realtime/Prescaler25_stub.vhdl:5' bound to instance 'Pre0' of component 'Prescaler25' [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/new/top.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Prescaler25' [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.runs/synth_1/.Xil/Vivado-23208-HAMMER-PC-01/realtime/Prescaler25_stub.vhdl:14]
INFO: [Synth 8-3491] module 'sprites' declared at 'C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/new/sprites.vhd:17' bound to instance 'SP0' of component 'sprites' [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/new/top.vhd:93]
INFO: [Synth 8-638] synthesizing module 'sprites' [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/new/sprites.vhd:30]
WARNING: [Synth 8-614] signal 'enSig' is read in the process but is not in the sensitivity list [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/new/sprites.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element s_reg was removed.  [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/new/sprites.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'sprites' (1#1) [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/new/sprites.vhd:30]
INFO: [Synth 8-3491] module 'UART_rx' declared at 'C:/Users/Elwin/Downloads/UART_rx.vhd:8' bound to instance 'receiver' of component 'UART_rx' [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/new/top.vhd:104]
INFO: [Synth 8-638] synthesizing module 'UART_rx' [C:/Users/Elwin/Downloads/UART_rx.vhd:23]
	Parameter BAUD_X16_CLK_TICKS bound to: 54 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Elwin/Downloads/UART_rx.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'UART_rx' (2#1) [C:/Users/Elwin/Downloads/UART_rx.vhd:23]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:17' bound to instance 'VGA0' of component 'VGA' [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/new/top.vhd:113]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:28]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:1333]
WARNING: [Synth 8-6014] Unused sequential element tempX_reg was removed.  [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:1351]
WARNING: [Synth 8-6014] Unused sequential element tempY_reg was removed.  [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:1352]
WARNING: [Synth 8-6014] Unused sequential element code_reg was removed.  [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:1356]
WARNING: [Synth 8-6014] Unused sequential element ColoursIn_reg was removed.  [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:1360]
INFO: [Synth 8-256] done synthesizing module 'VGA' (3#1) [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/imports/Week 5 + 6 - Bounching Square - Ball/vga.vhd:28]
WARNING: [Synth 8-3848] Net leds in module/entity top does not have driver. [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/new/top.vhd:26]
WARNING: [Synth 8-3848] Net tmp_en in module/entity top does not have driver. [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/new/top.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/new/top.vhd:30]
WARNING: [Synth 8-3331] design sprites has unconnected port reset
WARNING: [Synth 8-3331] design sprites has unconnected port enable
WARNING: [Synth 8-3331] design sprites has unconnected port b1
WARNING: [Synth 8-3331] design sprites has unconnected port b2
WARNING: [Synth 8-3331] design top has unconnected port leds[3]
WARNING: [Synth 8-3331] design top has unconnected port leds[2]
WARNING: [Synth 8-3331] design top has unconnected port leds[1]
WARNING: [Synth 8-3331] design top has unconnected port leds[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.559 ; gain = 357.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.559 ; gain = 357.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.559 ; gain = 357.469
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25/Prescaler25_in_context.xdc] for cell 'Pre0'
Finished Parsing XDC File [c:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25/Prescaler25_in_context.xdc] for cell 'Pre0'
Parsing XDC File [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/constrs_1/new/cnts.xdc]
Finished Parsing XDC File [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/constrs_1/new/cnts.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/constrs_1/new/cnts.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1238.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1238.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1238.754 ; gain = 578.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1238.754 ; gain = 578.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25/Prescaler25_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.srcs/sources_1/ip/Prescaler25/Prescaler25/Prescaler25_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Pre0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1238.754 ; gain = 578.664
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'UART_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'UART_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1238.754 ; gain = 578.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |sprites__GB0  |           1|     27030|
|2     |sprites__GB1  |           1|     14128|
|3     |sprites__GB2  |           1|     11553|
|4     |sprites__GB3  |           1|     25654|
|5     |sprites__GB4  |           1|     25243|
|6     |top__GC0      |           1|     33586|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1542  
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	 400 Input      3 Bit        Muxes := 40    
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	 400 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 132   
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	 400 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sprites 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1537  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 126   
Module UART_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	 400 Input      3 Bit        Muxes := 40    
	   2 Input      3 Bit        Muxes := 1     
	 400 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	 400 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top has unconnected port leds[3]
WARNING: [Synth 8-3331] design top has unconnected port leds[2]
WARNING: [Synth 8-3331] design top has unconnected port leds[1]
WARNING: [Synth 8-3331] design top has unconnected port leds[0]
WARNING: [Synth 8-3331] design top has unconnected port button1
WARNING: [Synth 8-3331] design top has unconnected port button2
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][8]' (FDE) to 'conf_array_reg[24,4][9]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][9]' (FDE) to 'conf_array_reg[24,4][10]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][10]' (FDE) to 'conf_array_reg[24,4][11]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][11]' (FDE) to 'conf_array_reg[24,4][12]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][12]' (FDE) to 'conf_array_reg[24,4][13]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][13]' (FDE) to 'conf_array_reg[24,4][14]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][14]' (FDE) to 'conf_array_reg[24,4][15]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][15]' (FDE) to 'conf_array_reg[24,4][16]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][16]' (FDE) to 'conf_array_reg[24,4][17]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][17]' (FDE) to 'conf_array_reg[24,4][18]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][18]' (FDE) to 'conf_array_reg[24,4][19]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][19]' (FDE) to 'conf_array_reg[24,4][20]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][20]' (FDE) to 'conf_array_reg[24,4][21]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][21]' (FDE) to 'conf_array_reg[24,4][22]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][22]' (FDE) to 'conf_array_reg[24,4][23]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][23]' (FDE) to 'conf_array_reg[24,4][24]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][24]' (FDE) to 'conf_array_reg[24,4][25]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][25]' (FDE) to 'conf_array_reg[24,4][26]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][26]' (FDE) to 'conf_array_reg[24,4][27]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][27]' (FDE) to 'conf_array_reg[24,4][28]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][28]' (FDE) to 'conf_array_reg[24,4][29]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][29]' (FDE) to 'conf_array_reg[24,4][30]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,4][30]' (FDE) to 'conf_array_reg[24,4][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,4][31] )
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][8]' (FDE) to 'conf_array_reg[24,13][9]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][9]' (FDE) to 'conf_array_reg[24,13][10]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][10]' (FDE) to 'conf_array_reg[24,13][11]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][11]' (FDE) to 'conf_array_reg[24,13][12]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][12]' (FDE) to 'conf_array_reg[24,13][13]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][13]' (FDE) to 'conf_array_reg[24,13][14]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][14]' (FDE) to 'conf_array_reg[24,13][15]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][15]' (FDE) to 'conf_array_reg[24,13][16]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][16]' (FDE) to 'conf_array_reg[24,13][17]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][17]' (FDE) to 'conf_array_reg[24,13][18]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][18]' (FDE) to 'conf_array_reg[24,13][19]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][19]' (FDE) to 'conf_array_reg[24,13][20]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][20]' (FDE) to 'conf_array_reg[24,13][21]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][21]' (FDE) to 'conf_array_reg[24,13][22]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][22]' (FDE) to 'conf_array_reg[24,13][23]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][23]' (FDE) to 'conf_array_reg[24,13][24]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][24]' (FDE) to 'conf_array_reg[24,13][25]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][25]' (FDE) to 'conf_array_reg[24,13][26]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][26]' (FDE) to 'conf_array_reg[24,13][27]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][27]' (FDE) to 'conf_array_reg[24,13][28]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][28]' (FDE) to 'conf_array_reg[24,13][29]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][29]' (FDE) to 'conf_array_reg[24,13][30]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,13][30]' (FDE) to 'conf_array_reg[24,13][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,13][31] )
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][8]' (FDE) to 'conf_array_reg[7,9][9]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][9]' (FDE) to 'conf_array_reg[7,9][10]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][10]' (FDE) to 'conf_array_reg[7,9][11]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][11]' (FDE) to 'conf_array_reg[7,9][12]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][12]' (FDE) to 'conf_array_reg[7,9][13]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][13]' (FDE) to 'conf_array_reg[7,9][14]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][14]' (FDE) to 'conf_array_reg[7,9][15]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][15]' (FDE) to 'conf_array_reg[7,9][16]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][16]' (FDE) to 'conf_array_reg[7,9][17]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][17]' (FDE) to 'conf_array_reg[7,9][18]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][18]' (FDE) to 'conf_array_reg[7,9][19]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][19]' (FDE) to 'conf_array_reg[7,9][20]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][20]' (FDE) to 'conf_array_reg[7,9][21]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][21]' (FDE) to 'conf_array_reg[7,9][22]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][22]' (FDE) to 'conf_array_reg[7,9][23]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][23]' (FDE) to 'conf_array_reg[7,9][24]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][24]' (FDE) to 'conf_array_reg[7,9][25]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][25]' (FDE) to 'conf_array_reg[7,9][26]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][26]' (FDE) to 'conf_array_reg[7,9][27]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][27]' (FDE) to 'conf_array_reg[7,9][28]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][28]' (FDE) to 'conf_array_reg[7,9][29]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][29]' (FDE) to 'conf_array_reg[7,9][30]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,9][30]' (FDE) to 'conf_array_reg[7,9][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[7,9][31] )
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][8]' (FDE) to 'conf_array_reg[24,2][9]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][9]' (FDE) to 'conf_array_reg[24,2][10]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][10]' (FDE) to 'conf_array_reg[24,2][11]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][11]' (FDE) to 'conf_array_reg[24,2][12]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][12]' (FDE) to 'conf_array_reg[24,2][13]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][13]' (FDE) to 'conf_array_reg[24,2][14]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][14]' (FDE) to 'conf_array_reg[24,2][15]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][15]' (FDE) to 'conf_array_reg[24,2][16]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][16]' (FDE) to 'conf_array_reg[24,2][17]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][17]' (FDE) to 'conf_array_reg[24,2][18]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][18]' (FDE) to 'conf_array_reg[24,2][19]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][19]' (FDE) to 'conf_array_reg[24,2][20]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][20]' (FDE) to 'conf_array_reg[24,2][21]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][21]' (FDE) to 'conf_array_reg[24,2][22]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][22]' (FDE) to 'conf_array_reg[24,2][23]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][23]' (FDE) to 'conf_array_reg[24,2][24]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][24]' (FDE) to 'conf_array_reg[24,2][25]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][25]' (FDE) to 'conf_array_reg[24,2][26]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][26]' (FDE) to 'conf_array_reg[24,2][27]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][27]' (FDE) to 'conf_array_reg[24,2][28]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][28]' (FDE) to 'conf_array_reg[24,2][29]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][29]' (FDE) to 'conf_array_reg[24,2][30]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[24,2][30]' (FDE) to 'conf_array_reg[24,2][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,2][31] )
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,7][8]' (FDE) to 'conf_array_reg[7,7][9]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,7][9]' (FDE) to 'conf_array_reg[7,7][10]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,7][10]' (FDE) to 'conf_array_reg[7,7][11]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,7][11]' (FDE) to 'conf_array_reg[7,7][12]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,7][12]' (FDE) to 'conf_array_reg[7,7][13]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,7][13]' (FDE) to 'conf_array_reg[7,7][14]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,7][14]' (FDE) to 'conf_array_reg[7,7][15]'
INFO: [Synth 8-3886] merging instance 'conf_array_reg[7,7][15]' (FDE) to 'conf_array_reg[7,7][16]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[7,7][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[7,18][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[7,5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,17][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[7,2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[7,1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,20][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,21][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[7,21][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[24,0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[8,0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[25,6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[25,7][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[6,17][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[25,8][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[6,15][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[8,4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[23,8][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[8,9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[16,22][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[6,10][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[6,9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[8,12][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[25,15][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[8,15][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[6,5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[6,4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[25,21][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[14,10][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[14,9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[6,0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[26,1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[26,2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[5,21][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[17,4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[26,5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[26,8][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[5,17][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[8,21][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[14,6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[26,17][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[22,4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[26,18][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[14,5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[5,10][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[9,3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[9,5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[26,21][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[9,6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[5,5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[14,4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[22,1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[21,22][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[9,11][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[27,4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[27,5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[27,6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[4,21][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[27,7][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[17,6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[4,18][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[27,9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[4,16][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[17,13][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[17,23][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[18,0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[18,2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[4,11][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[4,10][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[9,20][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[18,7][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[21,11][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[27,22][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[27,23][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[10,0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[28,1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[13,11][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[10,2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[16,17][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[16,16][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[14,19][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[14,20][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[16,15][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[21,9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[13,9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[28,11][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[28,13][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[21,8][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[3,14][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[10,6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[10,7][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[28,16][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[10,9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[16,13][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conf_array_reg[16,7][31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:53 . Memory (MB): peak = 1238.754 ; gain = 578.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|VGA         | SpaceshipBlue[0]  | 512x2         | LUT            | 
|VGA         | SpaceshipRed[0]   | 512x2         | LUT            | 
|VGA         | MushroomRed[0]    | 512x2         | LUT            | 
|VGA         | MushroomYellow[0] | 512x2         | LUT            | 
|VGA         | HartEmpty[0]      | 512x1         | LUT            | 
|VGA         | InstaKill[0]      | 512x1         | LUT            | 
+------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |sprites__GB0  |           1|      3474|
|2     |sprites__GB1  |           1|      2140|
|3     |sprites__GB2  |           1|      1717|
|4     |sprites__GB3  |           1|      3722|
|5     |sprites__GB4  |           1|      3702|
|6     |top__GC0      |           1|     27859|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Pre0/clk_25' to pin 'Pre0/bbstub_clk_25/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:02:02 . Memory (MB): peak = 1238.754 ; gain = 578.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:02:08 . Memory (MB): peak = 1238.754 ; gain = 578.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |sprites__GB0  |           1|      3474|
|2     |sprites__GB1  |           1|      2140|
|3     |sprites__GB2  |           1|      1717|
|4     |sprites__GB3  |           1|      3722|
|5     |sprites__GB4  |           1|      3702|
|6     |top__GC0      |           1|      9427|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:02:16 . Memory (MB): peak = 1251.238 ; gain = 591.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:02:19 . Memory (MB): peak = 1255.773 ; gain = 595.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:02:19 . Memory (MB): peak = 1255.773 ; gain = 595.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:48 ; elapsed = 00:02:21 . Memory (MB): peak = 1255.773 ; gain = 595.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:48 ; elapsed = 00:02:21 . Memory (MB): peak = 1255.773 ; gain = 595.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:02:21 . Memory (MB): peak = 1255.773 ; gain = 595.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:02:21 . Memory (MB): peak = 1255.773 ; gain = 595.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Prescaler25   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |Prescaler25_bbox_0 |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |    50|
|4     |LUT1               |    13|
|5     |LUT2               |   105|
|6     |LUT3               |   828|
|7     |LUT4               |   145|
|8     |LUT5               |   212|
|9     |LUT6               |  2666|
|10    |MUXF7              |   710|
|11    |MUXF8              |   227|
|12    |FDCE               |    70|
|13    |FDRE               | 12465|
|14    |FDSE               |     4|
|15    |IBUF               |     2|
|16    |OBUF               |    14|
|17    |OBUFT              |     4|
+------+-------------------+------+

Report Instance Areas: 
+------+-----------+--------+------+
|      |Instance   |Module  |Cells |
+------+-----------+--------+------+
|1     |top        |        | 17517|
|2     |  SP0      |sprites | 16432|
|3     |  VGA0     |VGA     |   910|
|4     |  receiver |UART_rx |   144|
+------+-----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:02:21 . Memory (MB): peak = 1255.773 ; gain = 595.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:02:09 . Memory (MB): peak = 1255.773 ; gain = 374.488
Synthesis Optimization Complete : Time (s): cpu = 00:01:48 ; elapsed = 00:02:22 . Memory (MB): peak = 1255.773 ; gain = 595.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 987 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'sprites' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1271.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
238 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:32 . Memory (MB): peak = 1271.805 ; gain = 847.672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1271.805 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Elwin/Vivado/BESJ-Basys3/GameBesje_POC_GridPrinting/GameBesje.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 17 16:19:29 2022...
