
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from I:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [I:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [I:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source I:/FPGA_projects/puf/xise_prj/pa.fromNetlist.tcl
# create_project -name puf -dir "I:/FPGA_projects/puf/xise_prj/planAhead_run_3" -part xc6slx9tqg144-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "I:/FPGA_projects/puf/xise_prj/toplevel.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {I:/FPGA_projects/puf/xise_prj} }
# add_files [list {I:/FPGA_projects/puf/xise_prj/ublaze.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {I:/FPGA_projects/puf/xise_prj/ublaze_axi4lite_0_wrapper.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {I:/FPGA_projects/puf/xise_prj/ublaze_clock_generator_0_wrapper.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_dlmb_wrapper.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_ilmb_wrapper.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_intc_wrapper.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_wrapper.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "I:/FPGA_projects/puf/src/constraints/arbiter_puf_place.ucf" [current_fileset -constrset]
Adding file 'I:/FPGA_projects/puf/src/constraints/arbiter_puf_place.ucf' to fileset 'constrs_1'
# add_files [list {I:/FPGA_projects/puf/src/constraints/arbiter_puf_pin.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {I:/FPGA_projects/puf/src/constraints/arbiter_puf_place.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design toplevel.ngc ...
WARNING:NetListWriters:298 - No output is written to toplevel.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file toplevel.edif ...
ngc2edif: Total memory usage is 4322144 kilobytes

Parsing EDIF File [./planAhead_run_3/puf.data/cache/toplevel_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/puf.data/cache/toplevel_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ublaze_generic_gpio_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   ublaze_generic_gpio_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Generic_GPIO/ip2bus_data_i[31 : 0] on
   block ublaze_generic_gpio_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Generic_GPIO/n0097[7 : 5] on block
   ublaze_generic_gpio_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Generic_GPIO/bus2ip_addr[6 : 0] on block
   ublaze_generic_gpio_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file ublaze_generic_gpio_wrapper.edif ...
ngc2edif: Total memory usage is 4313952 kilobytes

Reading core file 'I:/FPGA_projects/puf/xise_prj/ublaze_generic_gpio_wrapper.ngc' for (cell view 'ublaze_generic_gpio_wrapper', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_generic_gpio_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_generic_gpio_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ublaze_rs232_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to ublaze_rs232_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus RS232/bus2ip_rdce<3 : 1> on block
   ublaze_rs232_wrapper is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file ublaze_rs232_wrapper.edif ...
ngc2edif: Total memory usage is 4313952 kilobytes

Reading core file 'I:/FPGA_projects/puf/xise_prj/ublaze_rs232_wrapper.ngc' for (cell view 'ublaze_rs232_wrapper', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_rs232_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_rs232_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ublaze_proc_sys_reset_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   ublaze_proc_sys_reset_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus proc_sys_reset_0/SEQ/pr_dec<2 : 0> on
   block ublaze_proc_sys_reset_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus proc_sys_reset_0/SEQ/bsr_dec<2 : 0> on
   block ublaze_proc_sys_reset_0_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file ublaze_proc_sys_reset_0_wrapper.edif ...
ngc2edif: Total memory usage is 4309856 kilobytes

Reading core file 'I:/FPGA_projects/puf/xise_prj/ublaze_proc_sys_reset_0_wrapper.ngc' for (cell view 'ublaze_proc_sys_reset_0_wrapper', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_proc_sys_reset_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_proc_sys_reset_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ublaze_clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   ublaze_clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ublaze_clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 4309856 kilobytes

Reading core file 'I:/FPGA_projects/puf/xise_prj/ublaze_clock_generator_0_wrapper.ngc' for (cell view 'ublaze_clock_generator_0_wrapper', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_clock_generator_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_clock_generator_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ublaze_microblaze_0_ilmb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   ublaze_microblaze_0_ilmb_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ublaze_microblaze_0_ilmb_wrapper.edif ...
ngc2edif: Total memory usage is 4309856 kilobytes

Reading core file 'I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_ilmb_wrapper.ngc' for (cell view 'ublaze_microblaze_0_ilmb_wrapper', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_microblaze_0_ilmb_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_microblaze_0_ilmb_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ublaze_microblaze_0_dlmb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   ublaze_microblaze_0_dlmb_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ublaze_microblaze_0_dlmb_wrapper.edif ...
ngc2edif: Total memory usage is 4309856 kilobytes

Reading core file 'I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_dlmb_wrapper.ngc' for (cell view 'ublaze_microblaze_0_dlmb_wrapper', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_microblaze_0_dlmb_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_microblaze_0_dlmb_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ublaze_axi4lite_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   ublaze_axi4lite_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_i
   nst/m_amesg_i<48 : 1> on block ublaze_axi4lite_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi4lite_0/cb_mf_awvalid<4 : 2> on block
   ublaze_axi4lite_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_i
   nst/s_amesg<48 : 1> on block ublaze_axi4lite_0_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ublaze_axi4lite_0_wrapper.edif ...
ngc2edif: Total memory usage is 4313952 kilobytes

Reading core file 'I:/FPGA_projects/puf/xise_prj/ublaze_axi4lite_0_wrapper.ngc' for (cell view 'ublaze_axi4lite_0_wrapper', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_axi4lite_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_axi4lite_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ublaze_microblaze_0_intc_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   ublaze_microblaze_0_intc_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i<31 : 0> on
   block ublaze_microblaze_0_intc_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0_intc/read_data<10 : 0> on
   block ublaze_microblaze_0_intc_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ublaze_microblaze_0_intc_wrapper.edif ...
ngc2edif: Total memory usage is 4313952 kilobytes

Reading core file 'I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_intc_wrapper.ngc' for (cell view 'ublaze_microblaze_0_intc_wrapper', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_microblaze_0_intc_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_microblaze_0_intc_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ublaze_microblaze_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   ublaze_microblaze_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/control_reg[8 : 0] on block ublaze_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/LOCKSTEP_Out[3817 : 0] on
   block ublaze_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.mem_MSR[30 : 0] on block
   ublaze_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.ex_MSR[30 : 0] on block
   ublaze_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry[9 : 1]
   on block ublaze_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl[10 : 2] on
   block ublaze_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.buffer_or_new[32 : 0] on block ublaze_microblaze_0_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/Using_
   FPGA_Buffers_Mux.srl16[42 : 0] on block ublaze_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Detect_Commands.sample[6 : 0] on block ublaze_microblaze_0_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/status_reg[27 : 0] on block ublaze_microblaze_0_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_
   Perf/Use_SRL16.tdo_config_word1[15 : 0] on block ublaze_microblaze_0_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/n0084[30 : 0] on block
   ublaze_microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_fwd[30 : 0] on
   block ublaze_microblaze_0_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/wb_MSR_cmb[3
   0 : 28] on block ublaze_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/of_MSR_i[31
   : 17] on block ublaze_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i[31
   : 17] on block ublaze_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i[31
   : 17] on block ublaze_microblaze_0_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ublaze_microblaze_0_wrapper.edif ...
ngc2edif: Total memory usage is 4338336 kilobytes

Reading core file 'I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_wrapper.ngc' for (cell view 'ublaze_microblaze_0_wrapper', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_microblaze_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_microblaze_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ublaze_microblaze_0_i_bram_ctrl_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   ublaze_microblaze_0_i_bram_ctrl_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ublaze_microblaze_0_i_bram_ctrl_wrapper.edif ...
ngc2edif: Total memory usage is 4313952 kilobytes

Reading core file 'I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_i_bram_ctrl_wrapper.ngc' for (cell view 'ublaze_microblaze_0_i_bram_ctrl_wrapper', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_microblaze_0_i_bram_ctrl_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_microblaze_0_i_bram_ctrl_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ublaze_microblaze_0_d_bram_ctrl_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   ublaze_microblaze_0_d_bram_ctrl_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ublaze_microblaze_0_d_bram_ctrl_wrapper.edif ...
ngc2edif: Total memory usage is 4313952 kilobytes

Reading core file 'I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_d_bram_ctrl_wrapper.ngc' for (cell view 'ublaze_microblaze_0_d_bram_ctrl_wrapper', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_microblaze_0_d_bram_ctrl_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_microblaze_0_d_bram_ctrl_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ublaze_debug_module_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   ublaze_debug_module_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus debug_module/MDM_Core_I1/Config_Reg<31 :
   1> on block ublaze_debug_module_wrapper is not reconstructed, because there
   are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ublaze_debug_module_wrapper.edif ...
ngc2edif: Total memory usage is 4313952 kilobytes

Reading core file 'I:/FPGA_projects/puf/xise_prj/ublaze_debug_module_wrapper.ngc' for (cell view 'ublaze_debug_module_wrapper', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_debug_module_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_debug_module_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ublaze_axi_timer_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   ublaze_axi_timer_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus axi_timer_0/bus2ip_rdce<6 : 0> on block
   ublaze_axi_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_timer_0/TC_CORE_I/tCSR0_Reg<31 : 20>
   on block ublaze_axi_timer_0_wrapper is not reconstructed, because there are
   some missing bus signals.
  finished :Prep
Writing EDIF netlist file ublaze_axi_timer_0_wrapper.edif ...
ngc2edif: Total memory usage is 4313952 kilobytes

Reading core file 'I:/FPGA_projects/puf/xise_prj/ublaze_axi_timer_0_wrapper.ngc' for (cell view 'ublaze_axi_timer_0_wrapper', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_axi_timer_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_axi_timer_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ublaze_microblaze_0_bram_block_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   ublaze_microblaze_0_bram_block_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ublaze_microblaze_0_bram_block_wrapper.edif ...
ngc2edif: Total memory usage is 4313952 kilobytes

Reading core file 'I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_bram_block_wrapper.ngc' for (cell view 'ublaze_microblaze_0_bram_block_wrapper', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_microblaze_0_bram_block_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/puf.data/cache/ublaze_microblaze_0_bram_block_wrapper_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from I:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : I:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [I:/FPGA_projects/puf/xise_prj/ublaze_axi4lite_0_wrapper.ncf]
Finished Parsing UCF File [I:/FPGA_projects/puf/xise_prj/ublaze_axi4lite_0_wrapper.ncf]
Parsing UCF File [I:/FPGA_projects/puf/xise_prj/ublaze_clock_generator_0_wrapper.ncf]
Finished Parsing UCF File [I:/FPGA_projects/puf/xise_prj/ublaze_clock_generator_0_wrapper.ncf]
Parsing UCF File [I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_dlmb_wrapper.ncf]
Finished Parsing UCF File [I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_dlmb_wrapper.ncf]
Parsing UCF File [I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_ilmb_wrapper.ncf]
Finished Parsing UCF File [I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_ilmb_wrapper.ncf]
Parsing UCF File [I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_intc_wrapper.ncf]
Finished Parsing UCF File [I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_intc_wrapper.ncf]
Parsing UCF File [I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_wrapper.ncf]
Finished Parsing UCF File [I:/FPGA_projects/puf/xise_prj/ublaze_microblaze_0_wrapper.ncf]
Parsing UCF File [I:/FPGA_projects/puf/src/constraints/arbiter_puf_place.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net or pin 'mux_array_inst/array_gen[0].mux_instance_even' [I:/FPGA_projects/puf/src/constraints/arbiter_puf_place.ucf:7]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net or pin 'mux_array_inst/array_gen[0].mux_instance_odd' [I:/FPGA_projects/puf/src/constraints/arbiter_puf_place.ucf:8]
CRITICAL WARNING: [Constraints 18-11] Could not find net 's_mux2' [I:/FPGA_projects/puf/src/constraints/arbiter_puf_place.ucf:11]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'KEEP' [I:/FPGA_projects/puf/src/constraints/arbiter_puf_place.ucf:11]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net or pin 'd_trig_inst' [I:/FPGA_projects/puf/src/constraints/arbiter_puf_place.ucf:14]
CRITICAL WARNING: [Constraints 18-11] Could not find cell 'mux_array_inst' [I:/FPGA_projects/puf/src/constraints/arbiter_puf_place.ucf:19]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net or pin 'd_trig_inst' [I:/FPGA_projects/puf/src/constraints/arbiter_puf_place.ucf:23]
Finished Parsing UCF File [I:/FPGA_projects/puf/src/constraints/arbiter_puf_place.ucf]
Parsing UCF File [I:/FPGA_projects/puf/src/constraints/arbiter_puf_pin.ucf]
Finished Parsing UCF File [I:/FPGA_projects/puf/src/constraints/arbiter_puf_pin.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 144 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 32 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 96 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

Phase 0 | Netlist Checksum: e8595ff3
link_design: Time (s): elapsed = 00:00:38 . Memory (MB): peak = 904.156 ; gain = 190.059
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jan 17 22:33:52 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
