[Inputs]
clk
mem_write_en
mem_read
=mem_access_addr[15:0]=
=mem_write_data[15:0]=
[Outputs]
=mem_read_data[15:0]=
[BiDir]
[ATTRIBUTES]
VeriModel data_memory

