Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 17 02:04:27 2025
| Host         : LAPTOP-K808NGC5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   121 |
|    Minimum number of control sets                        |   121 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   147 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   121 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    73 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     4 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             151 |           54 |
| No           | No                    | Yes                    |             528 |          217 |
| No           | Yes                   | No                     |              59 |           22 |
| Yes          | No                    | No                     |             545 |          130 |
| Yes          | No                    | Yes                    |             413 |          186 |
| Yes          | Yes                   | No                     |             837 |          204 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                         Clock Signal                                         |                                                                         Enable Signal                                                                        |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/xld_reg_i_2_n_0                      |                                                                                                                                                              |                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/FSM_sequential_nState_reg[2]_i_2_n_0 |                                                                                                                                                              |                                                                                                                                                     |                2 |              3 |         1.50 |
|  system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/enable_reg_i_2_n_0                   |                                                                                                                                                              |                                                                                                                                                     |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                |                                                                                                                                                              | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/axi_arready0                                                                                                   | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/axi_awready0                                                                                                   | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_arready0                                                                                                   | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready0                                                                                                   | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/round_cnt0                                                                                                  | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                |                                                                                                                                                              | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                           | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                           | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                            | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                           | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                           | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                           | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                           | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                           | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                            | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                            | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                            | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                           | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                           | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                           | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                           | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                            | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                           | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                           | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                           | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                      | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                     | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                     | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                     | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                            | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                     |                5 |              8 |         1.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                     | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                     | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                      | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                     | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                            | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                            | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                            | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                            | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                            | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/E[0]                                                                                                  | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/FSM_sequential_cState_reg[2]_0[0]                                                                     | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/TOFSM/FSM_sequential_cState_reg[0]_0[0]                                                                     | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                           | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                            | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                           | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                           | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                           | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                           | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                           | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                            | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                           | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                           | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                            | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                           | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                           | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                           | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                     |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                     |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/done                                                                                                        | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                6 |             10 |         1.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                |                                                                                                                                                              | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             13 |         2.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                     |                4 |             13 |         3.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                     |                2 |             14 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                     |                2 |             14 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                     |                6 |             15 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                |                                                                                                                                                              | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                5 |             15 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                     |                3 |             16 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/E[0]                                                                                                        | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |                4 |             17 |         4.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                     |                5 |             17 |         3.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             20 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                     |                8 |             20 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                | system_i/gcdip_0/inst/gcdip_v1_0_S00_AXI_inst/u1/OUT_REG/AR[0]                                                                                      |               12 |             32 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                | system_i/desip_0/inst/desip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                9 |             32 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |               13 |             32 |         2.46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                     |                9 |             34 |         3.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                     |                8 |             35 |         4.38 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                     |                9 |             44 |         4.89 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                     |                7 |             44 |         6.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                     |                7 |             44 |         6.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                     |                8 |             44 |         5.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                     |                7 |             47 |         6.71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                     |                7 |             47 |         6.71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/key_reg0_reg[0]0                                                                                               | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |               37 |            128 |         3.46 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/s00_axi_aresetn_1[0]                                                                                        |                                                                                                                                                     |               41 |            128 |         3.12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/key_reg2[0]_1                                                                                               | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |               38 |            128 |         3.37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/data_out0                                                                                                      | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |              103 |            128 |         1.24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/done                                                                                                        | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |               32 |            138 |         4.31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                |                                                                                                                                                              |                                                                                                                                                     |               51 |            144 |         2.82 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                |                                                                                                                                                              | system_i/aesip_0/inst/aesip_v1_0_S00_AXI_inst/u1/expand_key/AR[0]                                                                                   |              218 |            531 |         2.44 |
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


