19
avrora/sim/AtmelInterpreter$StateImpl.getInterruptTable()Lavrora/sim/InterruptTable;
PTG:
Vars:
4
r0 1 -1 
$r1 1 1 
$r2 1 4 
_ret 1 4 
Fields: 2
-1 this$0 1
1 interrupts 4
Accesses: 2
0 1 -1 
1 1 1 
Functions: 0
Constructors: 0

Summary: 1
-1 
avrora/sim/AtmelInterpreter$StateImpl.getDataByte(I)B
PTG:
Vars:
2
$r1 1 1 
r0 1 -1 
Fields: 1
-1 this$0 1
Accesses: 1
0 1 -1 
Functions: 1
5 1 1 
Constructors: 0

Summary: 1
-1 
avrora/sim/AtmelInterpreter$StateImpl.getProgramByte(I)B
PTG:
Vars:
3
$r2 1 4 
$r1 1 1 
r0 1 -1 
Fields: 2
-1 this$0 1
1 flash 4
Accesses: 2
0 1 -1 
1 1 1 
Functions: 1
4 1 4 
Constructors: 0

Summary: 1
-1 
avrora/sim/AtmelInterpreter$StateImpl.getSREG()B
PTG:
Vars:
9
r0 1 -1 
$r3 1 3 
$r7 1 3 
$r4 1 3 
$r5 1 3 
$r2 1 3 
$r6 1 3 
$r1 1 3 
$r8 1 3 
Fields: 1
-1 this$0 3
Accesses: 16
64 1 3 
33 1 -1 
2 1 -1 
34 1 3 
3 1 3 
106 1 -1 
107 1 3 
78 1 -1 
79 1 3 
48 1 -1 
49 1 3 
18 1 -1 
19 1 3 
92 1 -1 
93 1 3 
63 1 -1 
Functions: 0
Constructors: 0

Summary: 1
-1 
avrora/sim/AtmelInterpreter$StateImpl.getPC()I
PTG:
Vars:
2
r0 1 -1 
$r1 1 1 
Fields: 1
-1 this$0 1
Accesses: 2
0 1 -1 
1 1 1 
Functions: 0
Constructors: 0

Summary: 1
-1 
avrora/sim/AtmelInterpreter$StateImpl.getRegisterByte(Lavrora/arch/legacy/LegacyRegister;)B
PTG:
Vars:
4
r0 1 -1 
$r3 1 4 
r2 1 -2 
$r1 1 1 
Fields: 2
-1 this$0 1
1 sram 4
Accesses: 2
0 1 -1 
1 1 1 
Functions: 1
7 1 -2 
Constructors: 0

Summary: 2
-1 -2 
avrora/sim/AtmelInterpreter$StateImpl.getStackByte()B
PTG:
Vars:
1
r0 1 -1 
Fields: 0
Accesses: 0
Functions: 2
0 1 -1 
5 1 -1 
Constructors: 0

Summary: 1
-1 
avrora/sim/AtmelInterpreter$StateImpl.<init>(Lavrora/sim/AtmelInterpreter;)V
PTG:
Vars:
2
r0 1 -1 
r1 1 -2 
Fields: 0
Accesses: 1
2 1 -1 
Functions: 1
6 1 -1 
Constructors: 1
6 -1

Summary: 2
0 -1 
avrora/sim/AtmelInterpreter$StateImpl.getInstr(I)Lavrora/arch/AbstractInstr;
PTG:
Vars:
5
r0 1 -1 
$r3 1 8 
$r1 1 1 
$r2 1 4 
_ret 1 8 
Fields: 2
-1 this$0 1
1 flash 4
Accesses: 2
0 1 -1 
1 1 1 
Functions: 1
4 1 4 
Constructors: 0

Summary: 1
-1 
avrora/sim/AtmelInterpreter$StateImpl.getSleepMode()I
PTG:
Vars:
2
$r0 1 0 
r1 1 -1 
Fields: 0
Accesses: 0
Functions: 1
-1 0 
Constructors: 0

Summary: 1
-1 
avrora/sim/AtmelInterpreter$StateImpl.getIORegisterByte(I)B
PTG:
Vars:
2
r0 1 -1 
$r1 1 2 
Fields: 0
Accesses: 0
Functions: 2
0 1 -1 
2 1 2 
Constructors: 0

Summary: 2
-1 2 
avrora/sim/AtmelInterpreter$StateImpl.getRegisterUnsigned(Lavrora/arch/legacy/LegacyRegister;)I
PTG:
Vars:
4
r2 1 -2 
$r3 1 4 
$r1 1 1 
r0 1 -1 
Fields: 2
-1 this$0 1
1 sram 4
Accesses: 2
0 1 -1 
1 1 1 
Functions: 1
7 1 -2 
Constructors: 0

Summary: 2
-1 -2 
avrora/sim/AtmelInterpreter$StateImpl.getCycles()J
PTG:
Vars:
3
$r1 1 1 
$r2 1 4 
r0 1 -1 
Fields: 2
-1 this$0 1
1 clock 4
Accesses: 2
0 1 -1 
1 1 1 
Functions: 1
4 1 4 
Constructors: 0

Summary: 1
-1 
avrora/sim/AtmelInterpreter$StateImpl.getAR(I)Lavrora/sim/ActiveRegister;
PTG:
Vars:
5
$r1 1 1 
r0 1 -1 
$r2 1 4 
$r3 1 8 
_ret 1 8 
Fields: 3
4 ArrayObject 8
-1 this$0 1
1 ioregs 4
Accesses: 2
0 1 -1 
1 1 1 
Functions: 0
Constructors: 0

Summary: 1
-1 
avrora/sim/AtmelInterpreter$StateImpl.getSimulator()Lavrora/sim/Simulator;
PTG:
Vars:
4
r0 1 -1 
$r1 1 1 
$r2 1 4 
_ret 1 4 
Fields: 2
-1 this$0 1
1 simulator 4
Accesses: 2
0 1 -1 
1 1 1 
Functions: 0
Constructors: 0

Summary: 1
-1 
avrora/sim/AtmelInterpreter$StateImpl.getRegisterWord(Lavrora/arch/legacy/LegacyRegister;)I
PTG:
Vars:
6
r0 1 -2 
$r4 1 6 
$r2 1 6 
$r3 1 9 
$r5 1 9 
r1 1 -1 
Fields: 2
-1 this$0 6
6 sram 9
Accesses: 4
5 1 -1 
6 1 6 
14 1 -1 
15 1 6 
Functions: 2
0 1 -2 
24 0 
Constructors: 0

Summary: 2
-1 -2 
avrora/sim/AtmelInterpreter$StateImpl.getIOReg(I)Lavrora/sim/ActiveRegister;
PTG:
Vars:
3
$r1 1 2 
r0 1 -1 
_ret 1 2 
Fields: 0
Accesses: 0
Functions: 1
0 1 -1 
Constructors: 0

Summary: 1
-1 
avrora/sim/AtmelInterpreter$StateImpl.getFlag(I)Z
PTG:
Vars:
2
r0 1 -1 
$r1 1 1 
Fields: 1
-1 this$0 1
Accesses: 1
0 1 -1 
Functions: 1
1 1 1 
Constructors: 0

Summary: 1
-1 
avrora/sim/AtmelInterpreter$StateImpl.getSP()I
PTG:
Vars:
5
$r1 1 1 
$r2 1 4 
$r4 1 15 
$r3 1 1 
r0 1 -1 
Fields: 3
-1 this$0 1
1 SPL_reg 4
1 SPH_reg 15
Accesses: 6
0 1 -1 
1 1 1 
4 1 4 
11 1 -1 
12 1 1 
15 1 15 
Functions: 1
23 0 
Constructors: 0

Summary: 1
-1 
