Analysis & Synthesis report for pipeCPU
Thu Jun 15 18:24:17 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated
 15. Source assignments for pipelined_computer:CPU|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated
 16. Parameter Settings for User Entity Instance: pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem|lpm_rom_irom:irom|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: pipelined_computer:CPU|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "pipelined_computer:CPU|pipeexe:exe_stage|mux2x32:muxa"
 20. Port Connectivity Checks: "pipelined_computer:CPU"
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 15 18:24:17 2017      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; pipeCPU                                    ;
; Top-level Entity Name              ; pipeCPU                                    ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 3,854                                      ;
;     Total combinational functions  ; 2,795                                      ;
;     Dedicated logic registers      ; 1,368                                      ;
; Total registers                    ; 1368                                       ;
; Total pins                         ; 80                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 3,072                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; pipeCPU            ; pipeCPU            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------+---------+
; lpm_rom_irom.v                   ; yes             ; User Wizard-Generated File       ; D:/Quartus II/projects/pipeCPU/lpm_rom_irom.v                       ;         ;
; lpm_ram_dq_dram.v                ; yes             ; User Wizard-Generated File       ; D:/Quartus II/projects/pipeCPU/lpm_ram_dq_dram.v                    ;         ;
; pipeCPU.v                        ; yes             ; User Verilog HDL File            ; D:/Quartus II/projects/pipeCPU/pipeCPU.v                            ;         ;
; alu.v                            ; yes             ; User Verilog HDL File            ; D:/Quartus II/projects/pipeCPU/alu.v                                ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File            ; D:/Quartus II/projects/pipeCPU/regfile.v                            ;         ;
; mux4x32.v                        ; yes             ; User Verilog HDL File            ; D:/Quartus II/projects/pipeCPU/mux4x32.v                            ;         ;
; mux2x32.v                        ; yes             ; User Verilog HDL File            ; D:/Quartus II/projects/pipeCPU/mux2x32.v                            ;         ;
; mux2x5.v                         ; yes             ; User Verilog HDL File            ; D:/Quartus II/projects/pipeCPU/mux2x5.v                             ;         ;
; pipepc.v                         ; yes             ; User Verilog HDL File            ; D:/Quartus II/projects/pipeCPU/pipepc.v                             ;         ;
; pipeif.v                         ; yes             ; User Verilog HDL File            ; D:/Quartus II/projects/pipeCPU/pipeif.v                             ;         ;
; pipeir.v                         ; yes             ; User Verilog HDL File            ; D:/Quartus II/projects/pipeCPU/pipeir.v                             ;         ;
; pipeid.v                         ; yes             ; User Verilog HDL File            ; D:/Quartus II/projects/pipeCPU/pipeid.v                             ;         ;
; pipe_cu.v                        ; yes             ; User Verilog HDL File            ; D:/Quartus II/projects/pipeCPU/pipe_cu.v                            ;         ;
; pipedereg.v                      ; yes             ; User Verilog HDL File            ; D:/Quartus II/projects/pipeCPU/pipedereg.v                          ;         ;
; pipeexe.v                        ; yes             ; User Verilog HDL File            ; D:/Quartus II/projects/pipeCPU/pipeexe.v                            ;         ;
; pipeemreg.v                      ; yes             ; User Verilog HDL File            ; D:/Quartus II/projects/pipeCPU/pipeemreg.v                          ;         ;
; pipemem.v                        ; yes             ; User Verilog HDL File            ; D:/Quartus II/projects/pipeCPU/pipemem.v                            ;         ;
; pipemwreg.v                      ; yes             ; User Verilog HDL File            ; D:/Quartus II/projects/pipeCPU/pipemwreg.v                          ;         ;
; sc_instmem.mif                   ; yes             ; User Memory Initialization File  ; D:/Quartus II/projects/pipeCPU/sc_instmem.mif                       ;         ;
; sc_datamem.mif                   ; yes             ; User Memory Initialization File  ; D:/Quartus II/projects/pipeCPU/sc_datamem.mif                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; d:/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; d:/quartus ii/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; d:/quartus ii/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; d:/quartus ii/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; d:/quartus ii/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; d:/quartus ii/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; d:/quartus ii/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; d:/quartus ii/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; d:/quartus ii/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_mpb1.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/Quartus II/projects/pipeCPU/db/altsyncram_mpb1.tdf               ;         ;
; db/altsyncram_38f1.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/Quartus II/projects/pipeCPU/db/altsyncram_38f1.tdf               ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 3,854 ;
;                                             ;       ;
; Total combinational functions               ; 2795  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 2089  ;
;     -- 3 input functions                    ; 446   ;
;     -- <=2 input functions                  ; 260   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2616  ;
;     -- arithmetic mode                      ; 179   ;
;                                             ;       ;
; Total registers                             ; 1368  ;
;     -- Dedicated logic registers            ; 1368  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 80    ;
; Total memory bits                           ; 3072  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1432  ;
; Total fan-out                               ; 15950 ;
; Average fan-out                             ; 3.70  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                      ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pipeCPU                                           ; 2795 (0)          ; 1368 (0)     ; 3072        ; 0            ; 0       ; 0         ; 80   ; 0            ; |pipeCPU                                                                                                                                                 ;              ;
;    |BCD:BCD3|                                      ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|BCD:BCD3                                                                                                                                        ;              ;
;    |pipelined_computer:CPU|                        ; 2777 (0)          ; 1368 (0)     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU                                                                                                                          ;              ;
;       |mux2x32:wb_stage|                           ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|mux2x32:wb_stage                                                                                                         ;              ;
;       |pipedereg:de_reg|                           ; 31 (31)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipedereg:de_reg                                                                                                         ;              ;
;       |pipeemreg:em_reg|                           ; 0 (0)             ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeemreg:em_reg                                                                                                         ;              ;
;       |pipeexe:exe_stage|                          ; 925 (5)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeexe:exe_stage                                                                                                        ;              ;
;          |add4:ad4|                                ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeexe:exe_stage|add4:ad4                                                                                               ;              ;
;          |alu:pipe_alu|                            ; 542 (542)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeexe:exe_stage|alu:pipe_alu                                                                                           ;              ;
;          |mux2x32:judge_ealu|                      ; 283 (283)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeexe:exe_stage|mux2x32:judge_ealu                                                                                     ;              ;
;          |mux2x32:muxa|                            ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeexe:exe_stage|mux2x32:muxa                                                                                           ;              ;
;          |mux2x32:muxb|                            ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeexe:exe_stage|mux2x32:muxb                                                                                           ;              ;
;       |pipeid:id_stage|                            ; 1583 (31)         ; 992 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeid:id_stage                                                                                                          ;              ;
;          |equ:a_equ_b|                             ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeid:id_stage|equ:a_equ_b                                                                                              ;              ;
;          |fw:fw_instance|                          ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeid:id_stage|fw:fw_instance                                                                                           ;              ;
;          |mux2x5:reg_wn|                           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeid:id_stage|mux2x5:reg_wn                                                                                            ;              ;
;          |mux4x32:data_a|                          ; 713 (713)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeid:id_stage|mux4x32:data_a                                                                                           ;              ;
;          |mux4x32:data_b|                          ; 713 (713)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeid:id_stage|mux4x32:data_b                                                                                           ;              ;
;          |pipe_cu:cu|                              ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeid:id_stage|pipe_cu:cu                                                                                               ;              ;
;          |regfile:rf|                              ; 39 (39)           ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeid:id_stage|regfile:rf                                                                                               ;              ;
;       |pipeif:if_stage|                            ; 95 (0)            ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeif:if_stage                                                                                                          ;              ;
;          |adder:p4|                                ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeif:if_stage|adder:p4                                                                                                 ;              ;
;          |instmem:instruction_mem|                 ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem                                                                                  ;              ;
;             |lpm_rom_irom:irom|                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem|lpm_rom_irom:irom                                                                ;              ;
;                |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem|lpm_rom_irom:irom|altsyncram:altsyncram_component                                ;              ;
;                   |altsyncram_mpb1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated ;              ;
;          |mux4x32:nextpc|                          ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeif:if_stage|mux4x32:nextpc                                                                                           ;              ;
;       |pipeir:inst_reg|                            ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipeir:inst_reg                                                                                                          ;              ;
;       |pipemem:mem_stage|                          ; 39 (1)            ; 9 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipemem:mem_stage                                                                                                        ;              ;
;          |io_in:inputPort|                         ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipemem:mem_stage|io_in:inputPort                                                                                        ;              ;
;          |io_out:outputPort|                       ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipemem:mem_stage|io_out:outputPort                                                                                      ;              ;
;          |lpm_ram_dq_dram:dram|                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipemem:mem_stage|lpm_ram_dq_dram:dram                                                                                   ;              ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component                                                   ;              ;
;                |altsyncram_38f1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated                    ;              ;
;          |mux2x32:mem_io_mux|                      ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipemem:mem_stage|mux2x32:mem_io_mux                                                                                     ;              ;
;       |pipemwreg:mw_reg|                           ; 0 (0)             ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipemwreg:mw_reg                                                                                                         ;              ;
;       |pipepc:prog_cnt|                            ; 8 (0)             ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipepc:prog_cnt                                                                                                          ;              ;
;          |dffe32:test|                             ; 8 (8)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipeCPU|pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test                                                                                              ;              ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------+
; Name                                                                                                                                                       ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------+
; pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated|ALTSYNCRAM ; M4K  ; ROM         ; 64           ; 32           ; --           ; --           ; 2048 ; ./sc_instmem.mif ;
; pipelined_computer:CPU|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated|ALTSYNCRAM                    ; M4K  ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; ./sc_datamem.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+--------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                           ; IP Include File                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+--------------------------------------------------+
; Altera ; LPM_ROM      ; N/A     ; N/A          ; N/A          ; |pipeCPU|pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem|lpm_rom_irom:irom ; D:/Quartus II/projects/pipeCPU/lpm_rom_irom.v    ;
; Altera ; LPM_RAM_DQ   ; N/A     ; N/A          ; N/A          ; |pipeCPU|pipelined_computer:CPU|pipemem:mem_stage|lpm_ram_dq_dram:dram                    ; D:/Quartus II/projects/pipeCPU/lpm_ram_dq_dram.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                 ;
+---------------------------------------------------------------------+--------------------------------------------------------------+
; Register name                                                       ; Reason for Removal                                           ;
+---------------------------------------------------------------------+--------------------------------------------------------------+
; pipelined_computer:CPU|pipemem:mem_stage|io_in:inputPort|mid[4..31] ; Stuck at GND due to stuck port data_in                       ;
; pipelined_computer:CPU|pipedereg:de_reg|eimm[16..30]                ; Merged with pipelined_computer:CPU|pipedereg:de_reg|eimm[31] ;
; Total Number of Removed Registers = 43                              ;                                                              ;
+---------------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1368  ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1359  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1213  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Inverted Register Statistics                                       ;
+----------------------------------------------------------+---------+
; Inverted Register                                        ; Fan out ;
+----------------------------------------------------------+---------+
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[7]           ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[6]           ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[5]           ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[4]           ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[3]           ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[2]           ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[31]          ; 3       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[30]          ; 3       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[29]          ; 3       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[28]          ; 3       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[27]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[26]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[25]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[24]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[23]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[22]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[21]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[20]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[19]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[18]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[17]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[16]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[15]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[14]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[13]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[12]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[11]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[10]          ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[9]           ; 2       ;
; pipelined_computer:CPU|pipeir:inst_reg|dpc4[8]           ; 2       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[7]  ; 2       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[6]  ; 2       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[5]  ; 2       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[4]  ; 2       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[3]  ; 2       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[2]  ; 2       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[31] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[30] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[29] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[28] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[27] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[26] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[25] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[24] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[23] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[22] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[21] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[20] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[19] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[18] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[17] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[16] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[15] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[14] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[13] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[12] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[11] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[10] ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[9]  ; 1       ;
; pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[8]  ; 1       ;
; Total number of inverted registers = 60                  ;         ;
+----------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pipeCPU|pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[0]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeCPU|pipelined_computer:CPU|pipeir:inst_reg|inst[14]                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pipeCPU|pipelined_computer:CPU|pipemem:mem_stage|io_in:inputPort|mid[0]   ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |pipeCPU|pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[4]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pipeCPU|pipelined_computer:CPU|pipeid:id_stage|fw:fw_instance|fwdb[1]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pipeCPU|pipelined_computer:CPU|pipeid:id_stage|fw:fw_instance|fwda[1]     ;
; 35:1               ; 32 bits   ; 736 LEs       ; 704 LEs              ; 32 LEs                 ; No         ; |pipeCPU|pipelined_computer:CPU|pipeid:id_stage|mux4x32:data_b|Mux6        ;
; 35:1               ; 32 bits   ; 736 LEs       ; 704 LEs              ; 32 LEs                 ; No         ; |pipeCPU|pipelined_computer:CPU|pipeid:id_stage|mux4x32:data_a|Mux7        ;
; 24:1               ; 7 bits    ; 112 LEs       ; 63 LEs               ; 49 LEs                 ; No         ; |pipeCPU|pipelined_computer:CPU|pipeexe:exe_stage|mux2x32:judge_ealu|y[14] ;
; 25:1               ; 7 bits    ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; No         ; |pipeCPU|pipelined_computer:CPU|pipeexe:exe_stage|mux2x32:judge_ealu|y[21] ;
; 25:1               ; 2 bits    ; 32 LEs        ; 18 LEs               ; 14 LEs                 ; No         ; |pipeCPU|pipelined_computer:CPU|pipeexe:exe_stage|mux2x32:judge_ealu|y[6]  ;
; 25:1               ; 2 bits    ; 32 LEs        ; 18 LEs               ; 14 LEs                 ; No         ; |pipeCPU|pipelined_computer:CPU|pipeexe:exe_stage|mux2x32:judge_ealu|y[4]  ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; No         ; |pipeCPU|pipelined_computer:CPU|pipeexe:exe_stage|mux2x32:judge_ealu|y[27] ;
; 26:1               ; 2 bits    ; 34 LEs        ; 20 LEs               ; 14 LEs                 ; No         ; |pipeCPU|pipelined_computer:CPU|pipeexe:exe_stage|mux2x32:judge_ealu|y[2]  ;
; 27:1               ; 2 bits    ; 36 LEs        ; 20 LEs               ; 16 LEs                 ; No         ; |pipeCPU|pipelined_computer:CPU|pipeexe:exe_stage|mux2x32:judge_ealu|y[28] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipelined_computer:CPU|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem|lpm_rom_irom:irom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; INIT_FILE                          ; ./sc_instmem.mif     ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 256                  ; Signed Integer                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_mpb1      ; Untyped                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelined_computer:CPU|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; ./sc_datamem.mif     ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_38f1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                ;
; Entity Instance                           ; pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem|lpm_rom_irom:irom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; pipelined_computer:CPU|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipelined_computer:CPU|pipeexe:exe_stage|mux2x32:muxa" ;
+-----------+-------+----------+----------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                            ;
+-----------+-------+----------+----------------------------------------------------+
; a1[31..5] ; Input ; Info     ; Stuck at GND                                       ;
+-----------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipelined_computer:CPU"                                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; pc          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inst        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ealu        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; malu[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; malu[6..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; walu        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Jun 15 18:24:07 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipeCPU -c pipeCPU
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file lpm_rom_irom.v
    Info (12023): Found entity 1: lpm_rom_irom
Info (12021): Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v
    Info (12023): Found entity 1: lpm_ram_dq_dram
Info (12021): Found 3 design units, including 3 entities, in source file pipecpu.v
    Info (12023): Found entity 1: pipelined_computer
    Info (12023): Found entity 2: BCD
    Info (12023): Found entity 3: pipeCPU
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file mux4x32.v
    Info (12023): Found entity 1: mux4x32
Info (12021): Found 1 design units, including 1 entities, in source file mux2x32.v
    Info (12023): Found entity 1: mux2x32
Info (12021): Found 1 design units, including 1 entities, in source file mux2x5.v
    Info (12023): Found entity 1: mux2x5
Info (12021): Found 2 design units, including 2 entities, in source file pipepc.v
    Info (12023): Found entity 1: pipepc
    Info (12023): Found entity 2: dffe32
Warning (10463): Verilog HDL Declaration warning at pipeif.v(24): "int" is SystemVerilog-2005 keyword
Info (12021): Found 4 design units, including 4 entities, in source file pipeif.v
    Info (12023): Found entity 1: pipeif
    Info (12023): Found entity 2: foo
    Info (12023): Found entity 3: adder
    Info (12023): Found entity 4: instmem
Info (12021): Found 1 design units, including 1 entities, in source file pipeir.v
    Info (12023): Found entity 1: pipeir
Info (12021): Found 5 design units, including 5 entities, in source file pipeid.v
    Info (12023): Found entity 1: pipeid
    Info (12023): Found entity 2: bubble
    Info (12023): Found entity 3: divide_inst
    Info (12023): Found entity 4: fw
    Info (12023): Found entity 5: equ
Info (12021): Found 1 design units, including 1 entities, in source file pipe_cu.v
    Info (12023): Found entity 1: pipe_cu
Info (12021): Found 1 design units, including 1 entities, in source file pipedereg.v
    Info (12023): Found entity 1: pipedereg
Info (12021): Found 2 design units, including 2 entities, in source file pipeexe.v
    Info (12023): Found entity 1: pipeexe
    Info (12023): Found entity 2: add4
Info (12021): Found 1 design units, including 1 entities, in source file pipeemreg.v
    Info (12023): Found entity 1: pipeemreg
Info (12021): Found 3 design units, including 3 entities, in source file pipemem.v
    Info (12023): Found entity 1: pipemem
    Info (12023): Found entity 2: io_in
    Info (12023): Found entity 3: io_out
Info (12021): Found 1 design units, including 1 entities, in source file pipemwreg.v
    Info (12023): Found entity 1: pipemwreg
Info (12021): Found 1 design units, including 1 entities, in source file /quartus ii/projects/pipesim/sim.v
    Info (12023): Found entity 1: pipeCPU_vlg_tst
Info (12127): Elaborating entity "pipeCPU" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at pipeCPU.v(115): object "show1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pipeCPU.v(115): object "show2" assigned a value but never read
Warning (10034): Output port "hex1" at pipeCPU.v(112) has no driver
Warning (10034): Output port "hex2" at pipeCPU.v(112) has no driver
Warning (10034): Output port "hex3" at pipeCPU.v(112) has no driver
Warning (10034): Output port "hex4" at pipeCPU.v(112) has no driver
Info (12128): Elaborating entity "BCD" for hierarchy "BCD:BCD3"
Info (12128): Elaborating entity "pipelined_computer" for hierarchy "pipelined_computer:CPU"
Info (12128): Elaborating entity "pipepc" for hierarchy "pipelined_computer:CPU|pipepc:prog_cnt"
Info (12128): Elaborating entity "dffe32" for hierarchy "pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test"
Info (12128): Elaborating entity "pipeif" for hierarchy "pipelined_computer:CPU|pipeif:if_stage"
Info (12128): Elaborating entity "adder" for hierarchy "pipelined_computer:CPU|pipeif:if_stage|adder:p4"
Info (12128): Elaborating entity "mux4x32" for hierarchy "pipelined_computer:CPU|pipeif:if_stage|mux4x32:nextpc"
Info (12128): Elaborating entity "instmem" for hierarchy "pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem"
Info (12128): Elaborating entity "lpm_rom_irom" for hierarchy "pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem|lpm_rom_irom:irom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem|lpm_rom_irom:irom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem|lpm_rom_irom:irom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem|lpm_rom_irom:irom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./sc_instmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mpb1.tdf
    Info (12023): Found entity 1: altsyncram_mpb1
Info (12128): Elaborating entity "altsyncram_mpb1" for hierarchy "pipelined_computer:CPU|pipeif:if_stage|instmem:instruction_mem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mpb1:auto_generated"
Info (12128): Elaborating entity "pipeir" for hierarchy "pipelined_computer:CPU|pipeir:inst_reg"
Info (12128): Elaborating entity "pipeid" for hierarchy "pipelined_computer:CPU|pipeid:id_stage"
Info (12128): Elaborating entity "divide_inst" for hierarchy "pipelined_computer:CPU|pipeid:id_stage|divide_inst:dinst"
Info (12128): Elaborating entity "mux2x5" for hierarchy "pipelined_computer:CPU|pipeid:id_stage|mux2x5:reg_wn"
Info (12128): Elaborating entity "fw" for hierarchy "pipelined_computer:CPU|pipeid:id_stage|fw:fw_instance"
Info (12128): Elaborating entity "pipe_cu" for hierarchy "pipelined_computer:CPU|pipeid:id_stage|pipe_cu:cu"
Info (12128): Elaborating entity "equ" for hierarchy "pipelined_computer:CPU|pipeid:id_stage|equ:a_equ_b"
Info (12128): Elaborating entity "regfile" for hierarchy "pipelined_computer:CPU|pipeid:id_stage|regfile:rf"
Warning (10240): Verilog HDL Always Construct warning at regfile.v(13): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "pipedereg" for hierarchy "pipelined_computer:CPU|pipedereg:de_reg"
Info (12128): Elaborating entity "pipeexe" for hierarchy "pipelined_computer:CPU|pipeexe:exe_stage"
Info (12128): Elaborating entity "add4" for hierarchy "pipelined_computer:CPU|pipeexe:exe_stage|add4:ad4"
Info (12128): Elaborating entity "mux2x32" for hierarchy "pipelined_computer:CPU|pipeexe:exe_stage|mux2x32:muxa"
Info (12128): Elaborating entity "alu" for hierarchy "pipelined_computer:CPU|pipeexe:exe_stage|alu:pipe_alu"
Warning (10240): Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "pipeemreg" for hierarchy "pipelined_computer:CPU|pipeemreg:em_reg"
Info (12128): Elaborating entity "pipemem" for hierarchy "pipelined_computer:CPU|pipemem:mem_stage"
Info (12128): Elaborating entity "io_in" for hierarchy "pipelined_computer:CPU|pipemem:mem_stage|io_in:inputPort"
Info (12128): Elaborating entity "io_out" for hierarchy "pipelined_computer:CPU|pipemem:mem_stage|io_out:outputPort"
Info (12128): Elaborating entity "lpm_ram_dq_dram" for hierarchy "pipelined_computer:CPU|pipemem:mem_stage|lpm_ram_dq_dram:dram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pipelined_computer:CPU|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pipelined_computer:CPU|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pipelined_computer:CPU|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./sc_datamem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_38f1.tdf
    Info (12023): Found entity 1: altsyncram_38f1
Info (12128): Elaborating entity "altsyncram_38f1" for hierarchy "pipelined_computer:CPU|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_38f1:auto_generated"
Info (12128): Elaborating entity "pipemwreg" for hierarchy "pipelined_computer:CPU|pipemwreg:mw_reg"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex1[0]" is stuck at GND
    Warning (13410): Pin "hex1[1]" is stuck at GND
    Warning (13410): Pin "hex1[2]" is stuck at GND
    Warning (13410): Pin "hex1[3]" is stuck at GND
    Warning (13410): Pin "hex1[4]" is stuck at GND
    Warning (13410): Pin "hex1[5]" is stuck at GND
    Warning (13410): Pin "hex1[6]" is stuck at GND
    Warning (13410): Pin "hex2[0]" is stuck at GND
    Warning (13410): Pin "hex2[1]" is stuck at GND
    Warning (13410): Pin "hex2[2]" is stuck at GND
    Warning (13410): Pin "hex2[3]" is stuck at GND
    Warning (13410): Pin "hex2[4]" is stuck at GND
    Warning (13410): Pin "hex2[5]" is stuck at GND
    Warning (13410): Pin "hex2[6]" is stuck at GND
    Warning (13410): Pin "hex3[0]" is stuck at GND
    Warning (13410): Pin "hex3[1]" is stuck at GND
    Warning (13410): Pin "hex3[2]" is stuck at GND
    Warning (13410): Pin "hex3[3]" is stuck at GND
    Warning (13410): Pin "hex3[4]" is stuck at GND
    Warning (13410): Pin "hex3[5]" is stuck at GND
    Warning (13410): Pin "hex3[6]" is stuck at GND
    Warning (13410): Pin "hex4[0]" is stuck at GND
    Warning (13410): Pin "hex4[1]" is stuck at GND
    Warning (13410): Pin "hex4[2]" is stuck at GND
    Warning (13410): Pin "hex4[3]" is stuck at GND
    Warning (13410): Pin "hex4[4]" is stuck at GND
    Warning (13410): Pin "hex4[5]" is stuck at GND
    Warning (13410): Pin "hex4[6]" is stuck at GND
    Warning (13410): Pin "hex5[0]" is stuck at VCC
    Warning (13410): Pin "hex5[1]" is stuck at VCC
    Warning (13410): Pin "hex5[2]" is stuck at VCC
    Warning (13410): Pin "hex5[3]" is stuck at VCC
    Warning (13410): Pin "hex5[4]" is stuck at VCC
    Warning (13410): Pin "hex5[5]" is stuck at VCC
    Warning (13410): Pin "hex5[6]" is stuck at VCC
    Warning (13410): Pin "hex6[5]" is stuck at VCC
    Warning (13410): Pin "hex8[0]" is stuck at VCC
    Warning (13410): Pin "hex8[1]" is stuck at VCC
    Warning (13410): Pin "hex8[2]" is stuck at VCC
    Warning (13410): Pin "hex8[3]" is stuck at VCC
    Warning (13410): Pin "hex8[4]" is stuck at VCC
    Warning (13410): Pin "hex8[5]" is stuck at VCC
    Warning (13410): Pin "hex8[6]" is stuck at VCC
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[7] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[6] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[5] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[4] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[3] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[2] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[31] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[30] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[29] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[28] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[27] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[26] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[25] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[24] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[23] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[22] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[21] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[20] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[19] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[18] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[17] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[16] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[15] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[14] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[13] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[12] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[11] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[10] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[9] will power up to High
    Critical Warning (18010): Register pipelined_computer:CPU|pipepc:prog_cnt|dffe32:test|q[8] will power up to High
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4162 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 70 output pins
    Info (21061): Implemented 4018 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 85 warnings
    Info: Peak virtual memory: 513 megabytes
    Info: Processing ended: Thu Jun 15 18:24:18 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


