// Seed: 2487026782
module module_0 (
    id_1
);
  input wire id_1;
  uwire id_2;
  always id_2 = id_1;
  string  id_3;
  integer id_4;
  assign id_3 = "";
  id_5 :
  assert property (@(1 or 1) id_1)
    @(posedge 1 or 1 or posedge id_1 * id_4)
      if (id_1 - id_1);
      else id_2 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_1 <= 1;
  wand id_6 = 1;
  wire id_7;
  module_0 modCall_1 (id_4);
  assign modCall_1.type_7 = "";
  wire id_8;
endmodule
