-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Mon Dec 27 00:15:52 2021
-- Host        : LEGION-BIANXINQUAN running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ip/design_1_xil_isp_lite_0_0/design_1_xil_isp_lite_0_0_sim_netlist.vhdl
-- Design      : design_1_xil_isp_lite_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_isp_blc is
  port (
    p_0_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prev_href : out STD_LOGIC;
    in_href : out STD_LOGIC;
    in_vsync : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dpc_href_o : in STD_LOGIC;
    pclk : in STD_LOGIC;
    dpc_vsync_o : in STD_LOGIC;
    odd_pix : in STD_LOGIC;
    odd_line_reg_0 : in STD_LOGIC;
    s_module_reset : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s_blc_en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \raw_now_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \raw_now_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \raw_now_reg[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \raw_now_reg[8]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \raw_now_reg[8]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \raw_now_reg[8]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_isp_blc : entity is "isp_blc";
end design_1_xil_isp_lite_0_0_isp_blc;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_isp_blc is
  signal blc_href : STD_LOGIC;
  signal blc_sub_return : STD_LOGIC_VECTOR ( 8 to 8 );
  signal blc_vsync : STD_LOGIC;
  signal \odd_pix_i_2__0_n_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \raw_now[8]_i_2_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \href_reg_i_1__6\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \vsync_reg_i_1__6\ : label is "soft_lutpair0";
begin
  p_0_in(1 downto 0) <= \^p_0_in\(1 downto 0);
href_now_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => dpc_href_o,
      Q => blc_href,
      R => '0'
    );
\href_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => blc_href,
      I1 => s_blc_en,
      I2 => dpc_href_o,
      O => in_href
    );
odd_line_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__0_n_0\,
      D => odd_line_reg_0,
      Q => \^p_0_in\(1)
    );
\odd_pix_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_blc_en,
      O => \odd_pix_i_2__0_n_0\
    );
odd_pix_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__0_n_0\,
      D => odd_pix,
      Q => \^p_0_in\(0)
    );
prev_href_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__0_n_0\,
      D => dpc_href_o,
      Q => prev_href
    );
\raw_now[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \raw_now_reg[8]_2\(0),
      I1 => \raw_now_reg[8]_3\(0),
      I2 => \^p_0_in\(0),
      I3 => \raw_now_reg[8]_4\(0),
      I4 => \raw_now_reg[8]_5\(0),
      O => \raw_now[8]_i_2_n_0\
    );
\raw_now[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => O(0),
      I1 => CO(0),
      I2 => \^p_0_in\(0),
      I3 => \raw_now_reg[8]_0\(0),
      I4 => \raw_now_reg[8]_1\(0),
      O => \raw_now[8]_i_3_n_0\
    );
\raw_now_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__0_n_0\,
      D => D(0),
      Q => Q(0)
    );
\raw_now_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__0_n_0\,
      D => D(1),
      Q => Q(1)
    );
\raw_now_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__0_n_0\,
      D => D(2),
      Q => Q(2)
    );
\raw_now_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__0_n_0\,
      D => D(3),
      Q => Q(3)
    );
\raw_now_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__0_n_0\,
      D => D(4),
      Q => Q(4)
    );
\raw_now_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__0_n_0\,
      D => D(5),
      Q => Q(5)
    );
\raw_now_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__0_n_0\,
      D => D(6),
      Q => Q(6)
    );
\raw_now_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__0_n_0\,
      D => D(7),
      Q => Q(7)
    );
\raw_now_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__0_n_0\,
      D => blc_sub_return(8),
      Q => Q(8)
    );
\raw_now_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \raw_now[8]_i_2_n_0\,
      I1 => \raw_now[8]_i_3_n_0\,
      O => blc_sub_return(8),
      S => \^p_0_in\(1)
    );
vsync_now_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => dpc_vsync_o,
      Q => blc_vsync,
      R => '0'
    );
\vsync_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => blc_vsync,
      I1 => s_blc_en,
      I2 => dpc_vsync_o,
      O => in_vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_isp_ccm is
  port (
    D : out STD_LOGIC_VECTOR ( 26 downto 0 );
    in_href : out STD_LOGIC;
    in_vsync : out STD_LOGIC;
    pclk : in STD_LOGIC;
    out_href : in STD_LOGIC;
    out_vsync : in STD_LOGIC;
    \data_rg_reg[14]_i_12_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_gg_reg[14]_i_12_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_gb_reg[14]_i_12_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_bg_reg[14]_i_12_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_bb_reg[14]_i_12_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_rr_reg[14]_i_12_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_gr_reg[14]_i_12_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_br_reg[14]_i_12_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_module_reset : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s_ccm_en : in STD_LOGIC;
    out_data : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_isp_ccm : entity is "isp_ccm";
end design_1_xil_isp_lite_0_0_isp_ccm;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_isp_ccm is
  signal ccm_href : STD_LOGIC;
  signal ccm_vsync : STD_LOGIC;
  signal data_b1 : STD_LOGIC_VECTOR ( 17 downto 4 );
  signal \data_b[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_b[11]_i_3_n_0\ : STD_LOGIC;
  signal \data_b[11]_i_4_n_0\ : STD_LOGIC;
  signal \data_b[11]_i_5_n_0\ : STD_LOGIC;
  signal \data_b[11]_i_6_n_0\ : STD_LOGIC;
  signal \data_b[11]_i_7_n_0\ : STD_LOGIC;
  signal \data_b[11]_i_8_n_0\ : STD_LOGIC;
  signal \data_b[11]_i_9_n_0\ : STD_LOGIC;
  signal \data_b[17]_i_2_n_0\ : STD_LOGIC;
  signal \data_b[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_b[17]_i_4_n_0\ : STD_LOGIC;
  signal \data_b[3]_i_10_n_0\ : STD_LOGIC;
  signal \data_b[3]_i_11_n_0\ : STD_LOGIC;
  signal \data_b[3]_i_12_n_0\ : STD_LOGIC;
  signal \data_b[3]_i_13_n_0\ : STD_LOGIC;
  signal \data_b[3]_i_14_n_0\ : STD_LOGIC;
  signal \data_b[3]_i_15_n_0\ : STD_LOGIC;
  signal \data_b[3]_i_16_n_0\ : STD_LOGIC;
  signal \data_b[3]_i_17_n_0\ : STD_LOGIC;
  signal \data_b[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_b[3]_i_4_n_0\ : STD_LOGIC;
  signal \data_b[3]_i_5_n_0\ : STD_LOGIC;
  signal \data_b[3]_i_6_n_0\ : STD_LOGIC;
  signal \data_b[3]_i_7_n_0\ : STD_LOGIC;
  signal \data_b[3]_i_8_n_0\ : STD_LOGIC;
  signal \data_b[3]_i_9_n_0\ : STD_LOGIC;
  signal \data_b[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_b[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_b[7]_i_4_n_0\ : STD_LOGIC;
  signal \data_b[7]_i_5_n_0\ : STD_LOGIC;
  signal \data_b[7]_i_6_n_0\ : STD_LOGIC;
  signal \data_b[7]_i_7_n_0\ : STD_LOGIC;
  signal \data_b[7]_i_8_n_0\ : STD_LOGIC;
  signal \data_b[7]_i_9_n_0\ : STD_LOGIC;
  signal data_b_1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \data_b_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_1[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \data_b_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \data_b_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \data_b_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_b_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \data_b_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \data_b_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \data_b_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_b_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \data_b_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \data_b_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \data_b_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \data_b_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \data_b_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \data_b_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_b_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_b_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_b_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_b_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_b_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_b_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_b_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_b_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_b_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_b_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_b_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_b_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_b_reg_n_0_[9]\ : STD_LOGIC;
  signal data_bb : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_bb0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \data_bb[10]_i_12_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_13_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_14_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_15_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_16_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_17_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_18_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_19_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_20_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_21_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_22_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_23_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_24_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_25_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_26_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_27_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_28_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_29_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_30_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_31_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_6_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_7_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_8_n_0\ : STD_LOGIC;
  signal \data_bb[10]_i_9_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_14_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_15_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_16_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_17_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_18_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_19_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_20_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_21_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_22_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_23_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_24_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_25_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_26_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_27_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_28_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_29_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_30_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_31_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_32_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_33_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_34_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_35_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_36_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_37_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_38_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_39_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_40_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_41_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_4_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_5_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_6_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_7_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_8_n_0\ : STD_LOGIC;
  signal \data_bb[14]_i_9_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_10_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_13_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_14_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_15_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_16_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_17_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_18_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_19_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_20_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_21_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_22_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_23_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_24_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_25_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_26_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_27_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_28_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_29_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_4_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_5_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_7_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_8_n_0\ : STD_LOGIC;
  signal \data_bb[17]_i_9_n_0\ : STD_LOGIC;
  signal \data_bb[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_bb[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_bb[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_bb[2]_i_5_n_0\ : STD_LOGIC;
  signal \data_bb[2]_i_6_n_0\ : STD_LOGIC;
  signal \data_bb[2]_i_7_n_0\ : STD_LOGIC;
  signal \data_bb[2]_i_8_n_0\ : STD_LOGIC;
  signal \data_bb[2]_i_9_n_0\ : STD_LOGIC;
  signal \data_bb[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_bb[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_bb[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_bb[6]_i_5_n_0\ : STD_LOGIC;
  signal \data_bb[6]_i_6_n_0\ : STD_LOGIC;
  signal \data_bb[6]_i_7_n_0\ : STD_LOGIC;
  signal \data_bb[6]_i_8_n_0\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_11_n_1\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_11_n_2\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_11_n_3\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_11_n_4\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_11_n_5\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_11_n_6\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_11_n_7\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_bb_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_13_n_1\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_13_n_2\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_13_n_3\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_13_n_4\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_13_n_5\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_13_n_6\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_13_n_7\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_bb_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_11_n_0\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_11_n_1\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_11_n_2\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_11_n_3\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_11_n_4\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_11_n_5\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_11_n_6\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_11_n_7\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_12_n_3\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_2_n_5\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_6_n_1\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_6_n_2\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_6_n_3\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_6_n_4\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_6_n_5\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_6_n_6\ : STD_LOGIC;
  signal \data_bb_reg[17]_i_6_n_7\ : STD_LOGIC;
  signal \data_bb_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_bb_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \data_bb_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \data_bb_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \data_bb_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \data_bb_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_bb_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \data_bb_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_bb_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal data_bg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_bg0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \data_bg[10]_i_12_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_13_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_14_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_15_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_16_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_17_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_18_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_19_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_20_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_21_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_22_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_23_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_24_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_25_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_26_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_27_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_28_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_29_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_30_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_31_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_6_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_7_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_8_n_0\ : STD_LOGIC;
  signal \data_bg[10]_i_9_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_14_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_15_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_16_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_17_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_18_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_19_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_20_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_21_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_22_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_23_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_24_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_25_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_26_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_27_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_28_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_29_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_30_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_31_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_32_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_33_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_34_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_35_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_36_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_37_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_38_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_39_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_40_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_41_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_4_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_5_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_6_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_7_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_8_n_0\ : STD_LOGIC;
  signal \data_bg[14]_i_9_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_10_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_13_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_14_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_15_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_16_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_17_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_18_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_19_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_20_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_21_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_22_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_23_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_24_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_25_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_26_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_27_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_28_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_29_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_4_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_5_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_7_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_8_n_0\ : STD_LOGIC;
  signal \data_bg[17]_i_9_n_0\ : STD_LOGIC;
  signal \data_bg[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_bg[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_bg[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_bg[2]_i_5_n_0\ : STD_LOGIC;
  signal \data_bg[2]_i_6_n_0\ : STD_LOGIC;
  signal \data_bg[2]_i_7_n_0\ : STD_LOGIC;
  signal \data_bg[2]_i_8_n_0\ : STD_LOGIC;
  signal \data_bg[2]_i_9_n_0\ : STD_LOGIC;
  signal \data_bg[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_bg[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_bg[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_bg[6]_i_5_n_0\ : STD_LOGIC;
  signal \data_bg[6]_i_6_n_0\ : STD_LOGIC;
  signal \data_bg[6]_i_7_n_0\ : STD_LOGIC;
  signal \data_bg[6]_i_8_n_0\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_11_n_1\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_11_n_2\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_11_n_3\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_11_n_4\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_11_n_5\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_11_n_6\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_11_n_7\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_bg_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_13_n_1\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_13_n_2\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_13_n_3\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_13_n_4\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_13_n_5\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_13_n_6\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_13_n_7\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_bg_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_11_n_0\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_11_n_1\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_11_n_2\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_11_n_3\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_11_n_4\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_11_n_5\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_11_n_6\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_11_n_7\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_12_n_3\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_2_n_5\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_6_n_1\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_6_n_2\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_6_n_3\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_6_n_4\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_6_n_5\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_6_n_6\ : STD_LOGIC;
  signal \data_bg_reg[17]_i_6_n_7\ : STD_LOGIC;
  signal \data_bg_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_bg_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \data_bg_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \data_bg_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \data_bg_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \data_bg_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_bg_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \data_bg_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_bg_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal data_br : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_br0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \data_br[10]_i_12_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_13_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_14_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_15_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_16_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_17_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_18_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_19_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_20_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_21_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_22_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_23_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_24_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_25_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_26_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_27_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_28_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_29_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_30_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_31_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_6_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_7_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_8_n_0\ : STD_LOGIC;
  signal \data_br[10]_i_9_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_14_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_15_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_16_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_17_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_18_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_19_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_20_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_21_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_22_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_23_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_24_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_25_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_26_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_27_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_28_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_29_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_30_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_31_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_32_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_33_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_34_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_35_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_36_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_37_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_38_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_39_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_40_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_41_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_4_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_5_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_6_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_7_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_8_n_0\ : STD_LOGIC;
  signal \data_br[14]_i_9_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_10_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_13_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_14_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_15_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_16_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_17_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_18_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_19_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_20_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_21_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_22_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_23_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_24_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_25_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_26_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_27_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_28_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_29_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_4_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_5_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_7_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_8_n_0\ : STD_LOGIC;
  signal \data_br[17]_i_9_n_0\ : STD_LOGIC;
  signal \data_br[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_br[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_br[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_br[2]_i_5_n_0\ : STD_LOGIC;
  signal \data_br[2]_i_6_n_0\ : STD_LOGIC;
  signal \data_br[2]_i_7_n_0\ : STD_LOGIC;
  signal \data_br[2]_i_8_n_0\ : STD_LOGIC;
  signal \data_br[2]_i_9_n_0\ : STD_LOGIC;
  signal \data_br[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_br[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_br[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_br[6]_i_5_n_0\ : STD_LOGIC;
  signal \data_br[6]_i_6_n_0\ : STD_LOGIC;
  signal \data_br[6]_i_7_n_0\ : STD_LOGIC;
  signal \data_br[6]_i_8_n_0\ : STD_LOGIC;
  signal \data_br_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \data_br_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \data_br_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \data_br_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \data_br_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \data_br_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \data_br_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \data_br_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \data_br_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \data_br_reg[10]_i_11_n_1\ : STD_LOGIC;
  signal \data_br_reg[10]_i_11_n_2\ : STD_LOGIC;
  signal \data_br_reg[10]_i_11_n_3\ : STD_LOGIC;
  signal \data_br_reg[10]_i_11_n_4\ : STD_LOGIC;
  signal \data_br_reg[10]_i_11_n_5\ : STD_LOGIC;
  signal \data_br_reg[10]_i_11_n_6\ : STD_LOGIC;
  signal \data_br_reg[10]_i_11_n_7\ : STD_LOGIC;
  signal \data_br_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_br_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \data_br_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_br_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_br_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \data_br_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \data_br_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \data_br_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \data_br_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \data_br_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \data_br_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \data_br_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \data_br_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \data_br_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \data_br_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \data_br_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \data_br_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \data_br_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \data_br_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \data_br_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \data_br_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \data_br_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \data_br_reg[14]_i_13_n_1\ : STD_LOGIC;
  signal \data_br_reg[14]_i_13_n_2\ : STD_LOGIC;
  signal \data_br_reg[14]_i_13_n_3\ : STD_LOGIC;
  signal \data_br_reg[14]_i_13_n_4\ : STD_LOGIC;
  signal \data_br_reg[14]_i_13_n_5\ : STD_LOGIC;
  signal \data_br_reg[14]_i_13_n_6\ : STD_LOGIC;
  signal \data_br_reg[14]_i_13_n_7\ : STD_LOGIC;
  signal \data_br_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_br_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \data_br_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_br_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_br_reg[17]_i_11_n_0\ : STD_LOGIC;
  signal \data_br_reg[17]_i_11_n_1\ : STD_LOGIC;
  signal \data_br_reg[17]_i_11_n_2\ : STD_LOGIC;
  signal \data_br_reg[17]_i_11_n_3\ : STD_LOGIC;
  signal \data_br_reg[17]_i_11_n_4\ : STD_LOGIC;
  signal \data_br_reg[17]_i_11_n_5\ : STD_LOGIC;
  signal \data_br_reg[17]_i_11_n_6\ : STD_LOGIC;
  signal \data_br_reg[17]_i_11_n_7\ : STD_LOGIC;
  signal \data_br_reg[17]_i_12_n_3\ : STD_LOGIC;
  signal \data_br_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_br_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_br_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \data_br_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \data_br_reg[17]_i_2_n_5\ : STD_LOGIC;
  signal \data_br_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \data_br_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \data_br_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \data_br_reg[17]_i_6_n_1\ : STD_LOGIC;
  signal \data_br_reg[17]_i_6_n_2\ : STD_LOGIC;
  signal \data_br_reg[17]_i_6_n_3\ : STD_LOGIC;
  signal \data_br_reg[17]_i_6_n_4\ : STD_LOGIC;
  signal \data_br_reg[17]_i_6_n_5\ : STD_LOGIC;
  signal \data_br_reg[17]_i_6_n_6\ : STD_LOGIC;
  signal \data_br_reg[17]_i_6_n_7\ : STD_LOGIC;
  signal \data_br_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_br_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \data_br_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \data_br_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \data_br_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \data_br_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_br_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \data_br_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_br_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal data_g1 : STD_LOGIC_VECTOR ( 17 downto 4 );
  signal \data_g[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_g[11]_i_3_n_0\ : STD_LOGIC;
  signal \data_g[11]_i_4_n_0\ : STD_LOGIC;
  signal \data_g[11]_i_5_n_0\ : STD_LOGIC;
  signal \data_g[11]_i_6_n_0\ : STD_LOGIC;
  signal \data_g[11]_i_7_n_0\ : STD_LOGIC;
  signal \data_g[11]_i_8_n_0\ : STD_LOGIC;
  signal \data_g[11]_i_9_n_0\ : STD_LOGIC;
  signal \data_g[17]_i_2_n_0\ : STD_LOGIC;
  signal \data_g[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_g[17]_i_4_n_0\ : STD_LOGIC;
  signal \data_g[3]_i_10_n_0\ : STD_LOGIC;
  signal \data_g[3]_i_11_n_0\ : STD_LOGIC;
  signal \data_g[3]_i_12_n_0\ : STD_LOGIC;
  signal \data_g[3]_i_13_n_0\ : STD_LOGIC;
  signal \data_g[3]_i_14_n_0\ : STD_LOGIC;
  signal \data_g[3]_i_15_n_0\ : STD_LOGIC;
  signal \data_g[3]_i_16_n_0\ : STD_LOGIC;
  signal \data_g[3]_i_17_n_0\ : STD_LOGIC;
  signal \data_g[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_g[3]_i_4_n_0\ : STD_LOGIC;
  signal \data_g[3]_i_5_n_0\ : STD_LOGIC;
  signal \data_g[3]_i_6_n_0\ : STD_LOGIC;
  signal \data_g[3]_i_7_n_0\ : STD_LOGIC;
  signal \data_g[3]_i_8_n_0\ : STD_LOGIC;
  signal \data_g[3]_i_9_n_0\ : STD_LOGIC;
  signal \data_g[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_g[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_g[7]_i_4_n_0\ : STD_LOGIC;
  signal \data_g[7]_i_5_n_0\ : STD_LOGIC;
  signal \data_g[7]_i_6_n_0\ : STD_LOGIC;
  signal \data_g[7]_i_7_n_0\ : STD_LOGIC;
  signal \data_g[7]_i_8_n_0\ : STD_LOGIC;
  signal \data_g[7]_i_9_n_0\ : STD_LOGIC;
  signal data_g_1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \data_g_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_1[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \data_g_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \data_g_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \data_g_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_g_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \data_g_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \data_g_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \data_g_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_g_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \data_g_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \data_g_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \data_g_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \data_g_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \data_g_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \data_g_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_g_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_g_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_g_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_g_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_g_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_g_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_g_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_g_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_g_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_g_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_g_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_g_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_g_reg_n_0_[9]\ : STD_LOGIC;
  signal data_gb : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_gb0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \data_gb[10]_i_12_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_13_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_14_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_15_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_16_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_17_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_18_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_19_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_20_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_21_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_22_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_23_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_24_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_25_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_26_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_27_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_28_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_29_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_30_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_31_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_6_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_7_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_8_n_0\ : STD_LOGIC;
  signal \data_gb[10]_i_9_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_14_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_15_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_16_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_17_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_18_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_19_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_20_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_21_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_22_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_23_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_24_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_25_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_26_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_27_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_28_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_29_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_30_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_31_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_32_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_33_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_34_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_35_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_36_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_37_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_38_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_39_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_40_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_41_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_4_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_5_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_6_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_7_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_8_n_0\ : STD_LOGIC;
  signal \data_gb[14]_i_9_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_10_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_13_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_14_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_15_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_16_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_17_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_18_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_19_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_20_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_21_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_22_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_23_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_24_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_25_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_26_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_27_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_28_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_29_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_4_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_5_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_7_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_8_n_0\ : STD_LOGIC;
  signal \data_gb[17]_i_9_n_0\ : STD_LOGIC;
  signal \data_gb[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_gb[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_gb[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_gb[2]_i_5_n_0\ : STD_LOGIC;
  signal \data_gb[2]_i_6_n_0\ : STD_LOGIC;
  signal \data_gb[2]_i_7_n_0\ : STD_LOGIC;
  signal \data_gb[2]_i_8_n_0\ : STD_LOGIC;
  signal \data_gb[2]_i_9_n_0\ : STD_LOGIC;
  signal \data_gb[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_gb[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_gb[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_gb[6]_i_5_n_0\ : STD_LOGIC;
  signal \data_gb[6]_i_6_n_0\ : STD_LOGIC;
  signal \data_gb[6]_i_7_n_0\ : STD_LOGIC;
  signal \data_gb[6]_i_8_n_0\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_11_n_1\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_11_n_2\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_11_n_3\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_11_n_4\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_11_n_5\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_11_n_6\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_11_n_7\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_gb_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_13_n_1\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_13_n_2\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_13_n_3\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_13_n_4\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_13_n_5\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_13_n_6\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_13_n_7\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_gb_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_11_n_0\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_11_n_1\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_11_n_2\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_11_n_3\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_11_n_4\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_11_n_5\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_11_n_6\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_11_n_7\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_12_n_3\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_2_n_5\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_6_n_1\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_6_n_2\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_6_n_3\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_6_n_4\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_6_n_5\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_6_n_6\ : STD_LOGIC;
  signal \data_gb_reg[17]_i_6_n_7\ : STD_LOGIC;
  signal \data_gb_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_gb_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \data_gb_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \data_gb_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \data_gb_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \data_gb_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_gb_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \data_gb_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_gb_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal data_gg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_gg0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \data_gg[10]_i_12_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_13_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_14_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_15_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_16_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_17_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_18_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_19_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_20_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_21_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_22_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_23_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_24_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_25_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_26_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_27_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_28_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_29_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_30_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_31_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_6_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_7_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_8_n_0\ : STD_LOGIC;
  signal \data_gg[10]_i_9_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_14_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_15_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_16_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_17_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_18_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_19_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_20_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_21_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_22_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_23_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_24_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_25_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_26_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_27_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_28_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_29_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_30_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_31_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_32_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_33_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_34_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_35_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_36_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_37_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_38_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_39_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_40_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_41_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_4_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_5_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_6_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_7_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_8_n_0\ : STD_LOGIC;
  signal \data_gg[14]_i_9_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_10_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_13_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_14_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_15_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_16_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_17_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_18_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_19_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_20_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_21_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_22_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_23_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_24_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_25_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_26_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_27_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_28_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_29_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_4_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_5_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_7_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_8_n_0\ : STD_LOGIC;
  signal \data_gg[17]_i_9_n_0\ : STD_LOGIC;
  signal \data_gg[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_gg[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_gg[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_gg[2]_i_5_n_0\ : STD_LOGIC;
  signal \data_gg[2]_i_6_n_0\ : STD_LOGIC;
  signal \data_gg[2]_i_7_n_0\ : STD_LOGIC;
  signal \data_gg[2]_i_8_n_0\ : STD_LOGIC;
  signal \data_gg[2]_i_9_n_0\ : STD_LOGIC;
  signal \data_gg[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_gg[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_gg[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_gg[6]_i_5_n_0\ : STD_LOGIC;
  signal \data_gg[6]_i_6_n_0\ : STD_LOGIC;
  signal \data_gg[6]_i_7_n_0\ : STD_LOGIC;
  signal \data_gg[6]_i_8_n_0\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_11_n_1\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_11_n_2\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_11_n_3\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_11_n_4\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_11_n_5\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_11_n_6\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_11_n_7\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_gg_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_13_n_1\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_13_n_2\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_13_n_3\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_13_n_4\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_13_n_5\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_13_n_6\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_13_n_7\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_gg_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_11_n_0\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_11_n_1\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_11_n_2\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_11_n_3\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_11_n_4\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_11_n_5\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_11_n_6\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_11_n_7\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_12_n_3\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_2_n_5\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_6_n_1\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_6_n_2\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_6_n_3\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_6_n_4\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_6_n_5\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_6_n_6\ : STD_LOGIC;
  signal \data_gg_reg[17]_i_6_n_7\ : STD_LOGIC;
  signal \data_gg_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_gg_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \data_gg_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \data_gg_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \data_gg_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \data_gg_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_gg_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \data_gg_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_gg_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal data_gr : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_gr0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \data_gr[10]_i_12_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_13_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_14_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_15_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_16_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_17_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_18_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_19_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_20_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_21_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_22_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_23_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_24_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_25_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_26_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_27_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_28_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_29_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_30_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_31_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_6_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_7_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_8_n_0\ : STD_LOGIC;
  signal \data_gr[10]_i_9_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_14_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_15_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_16_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_17_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_18_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_19_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_20_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_21_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_22_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_23_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_24_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_25_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_26_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_27_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_28_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_29_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_30_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_31_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_32_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_33_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_34_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_35_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_36_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_37_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_38_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_39_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_40_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_41_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_4_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_5_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_6_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_7_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_8_n_0\ : STD_LOGIC;
  signal \data_gr[14]_i_9_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_10_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_13_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_14_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_15_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_16_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_17_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_18_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_19_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_20_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_21_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_22_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_23_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_24_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_25_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_26_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_27_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_28_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_29_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_4_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_5_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_7_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_8_n_0\ : STD_LOGIC;
  signal \data_gr[17]_i_9_n_0\ : STD_LOGIC;
  signal \data_gr[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_gr[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_gr[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_gr[2]_i_5_n_0\ : STD_LOGIC;
  signal \data_gr[2]_i_6_n_0\ : STD_LOGIC;
  signal \data_gr[2]_i_7_n_0\ : STD_LOGIC;
  signal \data_gr[2]_i_8_n_0\ : STD_LOGIC;
  signal \data_gr[2]_i_9_n_0\ : STD_LOGIC;
  signal \data_gr[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_gr[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_gr[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_gr[6]_i_5_n_0\ : STD_LOGIC;
  signal \data_gr[6]_i_6_n_0\ : STD_LOGIC;
  signal \data_gr[6]_i_7_n_0\ : STD_LOGIC;
  signal \data_gr[6]_i_8_n_0\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_11_n_1\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_11_n_2\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_11_n_3\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_11_n_4\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_11_n_5\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_11_n_6\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_11_n_7\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_gr_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_13_n_1\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_13_n_2\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_13_n_3\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_13_n_4\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_13_n_5\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_13_n_6\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_13_n_7\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_gr_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_11_n_0\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_11_n_1\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_11_n_2\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_11_n_3\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_11_n_4\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_11_n_5\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_11_n_6\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_11_n_7\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_12_n_3\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_2_n_5\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_6_n_1\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_6_n_2\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_6_n_3\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_6_n_4\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_6_n_5\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_6_n_6\ : STD_LOGIC;
  signal \data_gr_reg[17]_i_6_n_7\ : STD_LOGIC;
  signal \data_gr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_gr_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \data_gr_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \data_gr_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \data_gr_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \data_gr_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_gr_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \data_gr_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_gr_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \data_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_r[11]_i_3_n_0\ : STD_LOGIC;
  signal \data_r[11]_i_4_n_0\ : STD_LOGIC;
  signal \data_r[11]_i_5_n_0\ : STD_LOGIC;
  signal \data_r[11]_i_6_n_0\ : STD_LOGIC;
  signal \data_r[11]_i_7_n_0\ : STD_LOGIC;
  signal \data_r[11]_i_8_n_0\ : STD_LOGIC;
  signal \data_r[11]_i_9_n_0\ : STD_LOGIC;
  signal \data_r[17]_i_2_n_0\ : STD_LOGIC;
  signal \data_r[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_r[17]_i_4_n_0\ : STD_LOGIC;
  signal \data_r[17]_i_5_n_0\ : STD_LOGIC;
  signal \data_r[3]_i_10_n_0\ : STD_LOGIC;
  signal \data_r[3]_i_11_n_0\ : STD_LOGIC;
  signal \data_r[3]_i_12_n_0\ : STD_LOGIC;
  signal \data_r[3]_i_13_n_0\ : STD_LOGIC;
  signal \data_r[3]_i_14_n_0\ : STD_LOGIC;
  signal \data_r[3]_i_15_n_0\ : STD_LOGIC;
  signal \data_r[3]_i_16_n_0\ : STD_LOGIC;
  signal \data_r[3]_i_17_n_0\ : STD_LOGIC;
  signal \data_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \data_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \data_r[3]_i_6_n_0\ : STD_LOGIC;
  signal \data_r[3]_i_7_n_0\ : STD_LOGIC;
  signal \data_r[3]_i_8_n_0\ : STD_LOGIC;
  signal \data_r[3]_i_9_n_0\ : STD_LOGIC;
  signal \data_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \data_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \data_r[7]_i_6_n_0\ : STD_LOGIC;
  signal \data_r[7]_i_7_n_0\ : STD_LOGIC;
  signal \data_r[7]_i_8_n_0\ : STD_LOGIC;
  signal \data_r[7]_i_9_n_0\ : STD_LOGIC;
  signal data_r_1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \data_r_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_r_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \data_r_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \data_r_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \data_r_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \data_r_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \data_r_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \data_r_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \data_r_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_r_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \data_r_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_r_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \data_r_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \data_r_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \data_r_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \data_r_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \data_r_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \data_r_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \data_r_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_r_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \data_r_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \data_r_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \data_r_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_r_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \data_r_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \data_r_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \data_r_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \data_r_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \data_r_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \data_r_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal data_rb : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_rb0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \data_rb[10]_i_12_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_13_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_14_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_15_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_16_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_17_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_18_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_19_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_20_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_21_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_22_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_23_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_24_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_25_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_26_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_27_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_28_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_29_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_30_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_31_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_6_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_7_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_8_n_0\ : STD_LOGIC;
  signal \data_rb[10]_i_9_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_14_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_15_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_16_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_17_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_18_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_19_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_20_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_21_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_22_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_23_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_24_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_25_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_26_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_27_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_28_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_29_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_30_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_31_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_32_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_33_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_34_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_35_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_36_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_37_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_38_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_39_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_40_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_41_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_4_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_5_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_6_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_7_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_8_n_0\ : STD_LOGIC;
  signal \data_rb[14]_i_9_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_10_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_13_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_14_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_15_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_16_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_17_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_18_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_19_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_20_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_21_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_22_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_23_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_24_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_25_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_26_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_27_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_28_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_29_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_4_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_5_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_7_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_8_n_0\ : STD_LOGIC;
  signal \data_rb[17]_i_9_n_0\ : STD_LOGIC;
  signal \data_rb[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_rb[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_rb[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_rb[2]_i_5_n_0\ : STD_LOGIC;
  signal \data_rb[2]_i_6_n_0\ : STD_LOGIC;
  signal \data_rb[2]_i_7_n_0\ : STD_LOGIC;
  signal \data_rb[2]_i_8_n_0\ : STD_LOGIC;
  signal \data_rb[2]_i_9_n_0\ : STD_LOGIC;
  signal \data_rb[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_rb[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_rb[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_rb[6]_i_5_n_0\ : STD_LOGIC;
  signal \data_rb[6]_i_6_n_0\ : STD_LOGIC;
  signal \data_rb[6]_i_7_n_0\ : STD_LOGIC;
  signal \data_rb[6]_i_8_n_0\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_11_n_1\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_11_n_2\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_11_n_3\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_11_n_4\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_11_n_5\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_11_n_6\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_11_n_7\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_rb_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_13_n_1\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_13_n_2\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_13_n_3\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_13_n_4\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_13_n_5\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_13_n_6\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_13_n_7\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_rb_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_11_n_0\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_11_n_1\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_11_n_2\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_11_n_3\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_11_n_4\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_11_n_5\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_11_n_6\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_11_n_7\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_12_n_3\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_2_n_5\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_6_n_1\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_6_n_2\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_6_n_3\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_6_n_4\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_6_n_5\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_6_n_6\ : STD_LOGIC;
  signal \data_rb_reg[17]_i_6_n_7\ : STD_LOGIC;
  signal \data_rb_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_rb_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \data_rb_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \data_rb_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \data_rb_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \data_rb_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_rb_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \data_rb_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_rb_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal data_rg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_rg0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \data_rg[10]_i_12_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_13_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_14_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_15_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_16_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_17_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_18_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_19_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_20_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_21_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_22_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_23_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_24_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_25_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_26_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_27_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_28_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_29_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_30_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_31_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_6_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_7_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_8_n_0\ : STD_LOGIC;
  signal \data_rg[10]_i_9_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_14_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_15_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_16_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_17_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_18_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_19_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_20_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_21_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_22_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_23_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_24_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_25_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_26_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_27_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_28_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_29_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_30_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_31_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_32_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_33_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_34_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_35_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_36_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_37_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_38_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_39_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_40_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_41_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_4_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_5_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_6_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_7_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_8_n_0\ : STD_LOGIC;
  signal \data_rg[14]_i_9_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_10_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_13_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_14_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_15_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_16_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_17_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_18_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_19_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_20_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_21_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_22_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_23_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_24_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_25_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_26_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_27_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_28_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_29_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_4_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_5_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_7_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_8_n_0\ : STD_LOGIC;
  signal \data_rg[17]_i_9_n_0\ : STD_LOGIC;
  signal \data_rg[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_rg[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_rg[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_rg[2]_i_5_n_0\ : STD_LOGIC;
  signal \data_rg[2]_i_6_n_0\ : STD_LOGIC;
  signal \data_rg[2]_i_7_n_0\ : STD_LOGIC;
  signal \data_rg[2]_i_8_n_0\ : STD_LOGIC;
  signal \data_rg[2]_i_9_n_0\ : STD_LOGIC;
  signal \data_rg[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_rg[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_rg[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_rg[6]_i_5_n_0\ : STD_LOGIC;
  signal \data_rg[6]_i_6_n_0\ : STD_LOGIC;
  signal \data_rg[6]_i_7_n_0\ : STD_LOGIC;
  signal \data_rg[6]_i_8_n_0\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_11_n_1\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_11_n_2\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_11_n_3\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_11_n_4\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_11_n_5\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_11_n_6\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_11_n_7\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_rg_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_13_n_1\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_13_n_2\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_13_n_3\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_13_n_4\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_13_n_5\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_13_n_6\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_13_n_7\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_rg_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_11_n_0\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_11_n_1\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_11_n_2\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_11_n_3\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_11_n_4\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_11_n_5\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_11_n_6\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_11_n_7\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_12_n_3\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_2_n_5\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_6_n_1\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_6_n_2\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_6_n_3\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_6_n_4\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_6_n_5\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_6_n_6\ : STD_LOGIC;
  signal \data_rg_reg[17]_i_6_n_7\ : STD_LOGIC;
  signal \data_rg_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_rg_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \data_rg_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \data_rg_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \data_rg_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \data_rg_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_rg_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \data_rg_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_rg_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal data_rr : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal data_rr0 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \data_rr[10]_i_12_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_13_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_14_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_15_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_16_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_17_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_18_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_19_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_20_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_21_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_22_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_23_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_24_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_25_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_26_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_27_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_28_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_29_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_30_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_31_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_6_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_7_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_8_n_0\ : STD_LOGIC;
  signal \data_rr[10]_i_9_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_14_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_15_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_16_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_17_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_18_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_19_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_20_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_21_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_22_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_23_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_24_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_25_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_26_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_27_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_28_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_29_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_30_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_31_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_32_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_33_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_34_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_35_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_36_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_37_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_38_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_39_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_40_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_41_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_4_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_5_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_6_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_7_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_8_n_0\ : STD_LOGIC;
  signal \data_rr[14]_i_9_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_10_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_13_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_14_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_15_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_16_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_17_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_18_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_19_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_20_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_21_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_22_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_23_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_24_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_25_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_26_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_27_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_28_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_29_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_3_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_4_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_5_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_7_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_8_n_0\ : STD_LOGIC;
  signal \data_rr[17]_i_9_n_0\ : STD_LOGIC;
  signal \data_rr[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_rr[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_rr[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_rr[2]_i_5_n_0\ : STD_LOGIC;
  signal \data_rr[2]_i_6_n_0\ : STD_LOGIC;
  signal \data_rr[2]_i_7_n_0\ : STD_LOGIC;
  signal \data_rr[2]_i_8_n_0\ : STD_LOGIC;
  signal \data_rr[2]_i_9_n_0\ : STD_LOGIC;
  signal \data_rr[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_rr[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_rr[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_rr[6]_i_5_n_0\ : STD_LOGIC;
  signal \data_rr[6]_i_6_n_0\ : STD_LOGIC;
  signal \data_rr[6]_i_7_n_0\ : STD_LOGIC;
  signal \data_rr[6]_i_8_n_0\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_11_n_1\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_11_n_2\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_11_n_3\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_11_n_4\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_11_n_5\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_11_n_6\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_11_n_7\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_rr_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_13_n_1\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_13_n_2\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_13_n_3\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_13_n_4\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_13_n_5\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_13_n_6\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_13_n_7\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_rr_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_11_n_0\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_11_n_1\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_11_n_2\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_11_n_3\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_11_n_4\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_11_n_5\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_11_n_6\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_11_n_7\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_12_n_3\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_2_n_5\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_6_n_1\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_6_n_2\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_6_n_3\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_6_n_4\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_6_n_5\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_6_n_6\ : STD_LOGIC;
  signal \data_rr_reg[17]_i_6_n_7\ : STD_LOGIC;
  signal \data_rr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_rr_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \data_rr_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \data_rr_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \data_rr_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \data_rr_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_rr_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \data_rr_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_rr_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_18_n_0\ : STD_LOGIC;
  signal \href_dly_reg[2]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_19_n_0\ : STD_LOGIC;
  signal href_dly_reg_c_18_n_0 : STD_LOGIC;
  signal href_dly_reg_c_19_n_0 : STD_LOGIC;
  signal href_dly_reg_c_n_0 : STD_LOGIC;
  signal href_dly_reg_gate_n_0 : STD_LOGIC;
  signal in_b_1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal in_g_1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \in_g_1[8]_i_1_n_0\ : STD_LOGIC;
  signal in_r_1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in0 : STD_LOGIC;
  signal \vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_18_n_0\ : STD_LOGIC;
  signal \vsync_dly_reg[2]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_19_n_0\ : STD_LOGIC;
  signal vsync_dly_reg_gate_n_0 : STD_LOGIC;
  signal \NLW_data_b_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_b_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_b_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_bb_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_bb_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_bb_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_bb_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_bb_reg[17]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_bb_reg[17]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_bb_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_bb_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_bg_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_bg_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_bg_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_bg_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_bg_reg[17]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_bg_reg[17]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_bg_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_bg_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_br_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_br_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_br_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_br_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_br_reg[17]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_br_reg[17]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_br_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_br_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_g_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_g_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_g_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_gb_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_gb_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_gb_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_gb_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_gb_reg[17]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_gb_reg[17]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_gb_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_gb_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_gg_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_gg_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_gg_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_gg_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_gg_reg[17]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_gg_reg[17]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_gg_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_gg_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_gr_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_gr_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_gr_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_gr_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_gr_reg[17]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_gr_reg[17]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_gr_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_gr_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_r_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_r_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_r_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_rb_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_rb_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_rb_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_rb_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_rb_reg[17]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_rb_reg[17]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_rb_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_rb_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_rg_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_rg_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_rg_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_rg_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_rg_reg[17]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_rg_reg[17]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_rg_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_rg_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_rr_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_rr_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_rr_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_rr_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_rr_reg[17]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_rr_reg[17]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_rr_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_rr_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \data_b[11]_i_2\ : label is "lutpair73";
  attribute HLUTNM of \data_b[11]_i_3\ : label is "lutpair72";
  attribute HLUTNM of \data_b[11]_i_4\ : label is "lutpair71";
  attribute HLUTNM of \data_b[11]_i_5\ : label is "lutpair70";
  attribute HLUTNM of \data_b[11]_i_6\ : label is "lutpair74";
  attribute HLUTNM of \data_b[11]_i_7\ : label is "lutpair73";
  attribute HLUTNM of \data_b[11]_i_8\ : label is "lutpair72";
  attribute HLUTNM of \data_b[11]_i_9\ : label is "lutpair71";
  attribute HLUTNM of \data_b[17]_i_2\ : label is "lutpair74";
  attribute HLUTNM of \data_b[3]_i_10\ : label is "lutpair63";
  attribute HLUTNM of \data_b[3]_i_11\ : label is "lutpair61";
  attribute HLUTNM of \data_b[3]_i_12\ : label is "lutpair60";
  attribute HLUTNM of \data_b[3]_i_13\ : label is "lutpair59";
  attribute HLUTNM of \data_b[3]_i_14\ : label is "lutpair62";
  attribute HLUTNM of \data_b[3]_i_15\ : label is "lutpair61";
  attribute HLUTNM of \data_b[3]_i_16\ : label is "lutpair60";
  attribute HLUTNM of \data_b[3]_i_17\ : label is "lutpair59";
  attribute HLUTNM of \data_b[3]_i_3\ : label is "lutpair65";
  attribute HLUTNM of \data_b[3]_i_4\ : label is "lutpair64";
  attribute HLUTNM of \data_b[3]_i_5\ : label is "lutpair63";
  attribute HLUTNM of \data_b[3]_i_6\ : label is "lutpair62";
  attribute HLUTNM of \data_b[3]_i_7\ : label is "lutpair66";
  attribute HLUTNM of \data_b[3]_i_8\ : label is "lutpair65";
  attribute HLUTNM of \data_b[3]_i_9\ : label is "lutpair64";
  attribute HLUTNM of \data_b[7]_i_2\ : label is "lutpair69";
  attribute HLUTNM of \data_b[7]_i_3\ : label is "lutpair68";
  attribute HLUTNM of \data_b[7]_i_4\ : label is "lutpair67";
  attribute HLUTNM of \data_b[7]_i_5\ : label is "lutpair66";
  attribute HLUTNM of \data_b[7]_i_6\ : label is "lutpair70";
  attribute HLUTNM of \data_b[7]_i_7\ : label is "lutpair69";
  attribute HLUTNM of \data_b[7]_i_8\ : label is "lutpair68";
  attribute HLUTNM of \data_b[7]_i_9\ : label is "lutpair67";
  attribute HLUTNM of \data_bb[10]_i_2\ : label is "lutpair108";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_bb[10]_i_27\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \data_bb[10]_i_28\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \data_bb[10]_i_29\ : label is "soft_lutpair40";
  attribute HLUTNM of \data_bb[10]_i_3\ : label is "lutpair107";
  attribute SOFT_HLUTNM of \data_bb[10]_i_30\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \data_bb[10]_i_31\ : label is "soft_lutpair45";
  attribute HLUTNM of \data_bb[10]_i_4\ : label is "lutpair106";
  attribute HLUTNM of \data_bb[10]_i_5\ : label is "lutpair105";
  attribute HLUTNM of \data_bb[10]_i_6\ : label is "lutpair109";
  attribute HLUTNM of \data_bb[10]_i_7\ : label is "lutpair108";
  attribute HLUTNM of \data_bb[10]_i_8\ : label is "lutpair107";
  attribute HLUTNM of \data_bb[10]_i_9\ : label is "lutpair106";
  attribute SOFT_HLUTNM of \data_bb[14]_i_37\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \data_bb[14]_i_38\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \data_bb[14]_i_39\ : label is "soft_lutpair42";
  attribute HLUTNM of \data_bb[14]_i_4\ : label is "lutpair110";
  attribute SOFT_HLUTNM of \data_bb[14]_i_40\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \data_bb[14]_i_41\ : label is "soft_lutpair41";
  attribute HLUTNM of \data_bb[14]_i_5\ : label is "lutpair109";
  attribute HLUTNM of \data_bb[14]_i_9\ : label is "lutpair110";
  attribute SOFT_HLUTNM of \data_bb[17]_i_29\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \data_bb[2]_i_9\ : label is "soft_lutpair40";
  attribute HLUTNM of \data_bb[6]_i_2\ : label is "lutpair200";
  attribute HLUTNM of \data_bb[6]_i_5\ : label is "lutpair105";
  attribute HLUTNM of \data_bb[6]_i_6\ : label is "lutpair200";
  attribute HLUTNM of \data_bg[10]_i_2\ : label is "lutpair102";
  attribute SOFT_HLUTNM of \data_bg[10]_i_27\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \data_bg[10]_i_28\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \data_bg[10]_i_29\ : label is "soft_lutpair35";
  attribute HLUTNM of \data_bg[10]_i_3\ : label is "lutpair101";
  attribute SOFT_HLUTNM of \data_bg[10]_i_30\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \data_bg[10]_i_31\ : label is "soft_lutpair37";
  attribute HLUTNM of \data_bg[10]_i_4\ : label is "lutpair100";
  attribute HLUTNM of \data_bg[10]_i_5\ : label is "lutpair99";
  attribute HLUTNM of \data_bg[10]_i_6\ : label is "lutpair103";
  attribute HLUTNM of \data_bg[10]_i_7\ : label is "lutpair102";
  attribute HLUTNM of \data_bg[10]_i_8\ : label is "lutpair101";
  attribute HLUTNM of \data_bg[10]_i_9\ : label is "lutpair100";
  attribute SOFT_HLUTNM of \data_bg[14]_i_37\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \data_bg[14]_i_38\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \data_bg[14]_i_39\ : label is "soft_lutpair38";
  attribute HLUTNM of \data_bg[14]_i_4\ : label is "lutpair104";
  attribute SOFT_HLUTNM of \data_bg[14]_i_40\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \data_bg[14]_i_41\ : label is "soft_lutpair34";
  attribute HLUTNM of \data_bg[14]_i_5\ : label is "lutpair103";
  attribute HLUTNM of \data_bg[14]_i_9\ : label is "lutpair104";
  attribute SOFT_HLUTNM of \data_bg[17]_i_29\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \data_bg[2]_i_9\ : label is "soft_lutpair33";
  attribute HLUTNM of \data_bg[6]_i_2\ : label is "lutpair199";
  attribute HLUTNM of \data_bg[6]_i_5\ : label is "lutpair99";
  attribute HLUTNM of \data_bg[6]_i_6\ : label is "lutpair199";
  attribute HLUTNM of \data_br[10]_i_2\ : label is "lutpair126";
  attribute SOFT_HLUTNM of \data_br[10]_i_27\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_br[10]_i_28\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_br[10]_i_29\ : label is "soft_lutpair58";
  attribute HLUTNM of \data_br[10]_i_3\ : label is "lutpair125";
  attribute SOFT_HLUTNM of \data_br[10]_i_30\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \data_br[10]_i_31\ : label is "soft_lutpair63";
  attribute HLUTNM of \data_br[10]_i_4\ : label is "lutpair124";
  attribute HLUTNM of \data_br[10]_i_5\ : label is "lutpair123";
  attribute HLUTNM of \data_br[10]_i_6\ : label is "lutpair127";
  attribute HLUTNM of \data_br[10]_i_7\ : label is "lutpair126";
  attribute HLUTNM of \data_br[10]_i_8\ : label is "lutpair125";
  attribute HLUTNM of \data_br[10]_i_9\ : label is "lutpair124";
  attribute SOFT_HLUTNM of \data_br[14]_i_37\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \data_br[14]_i_38\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_br[14]_i_39\ : label is "soft_lutpair60";
  attribute HLUTNM of \data_br[14]_i_4\ : label is "lutpair128";
  attribute SOFT_HLUTNM of \data_br[14]_i_40\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \data_br[14]_i_41\ : label is "soft_lutpair59";
  attribute HLUTNM of \data_br[14]_i_5\ : label is "lutpair127";
  attribute HLUTNM of \data_br[14]_i_9\ : label is "lutpair128";
  attribute SOFT_HLUTNM of \data_br[17]_i_29\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \data_br[2]_i_9\ : label is "soft_lutpair58";
  attribute HLUTNM of \data_br[6]_i_2\ : label is "lutpair203";
  attribute HLUTNM of \data_br[6]_i_5\ : label is "lutpair123";
  attribute HLUTNM of \data_br[6]_i_6\ : label is "lutpair203";
  attribute HLUTNM of \data_g[11]_i_2\ : label is "lutpair57";
  attribute HLUTNM of \data_g[11]_i_3\ : label is "lutpair56";
  attribute HLUTNM of \data_g[11]_i_4\ : label is "lutpair55";
  attribute HLUTNM of \data_g[11]_i_5\ : label is "lutpair54";
  attribute HLUTNM of \data_g[11]_i_6\ : label is "lutpair58";
  attribute HLUTNM of \data_g[11]_i_7\ : label is "lutpair57";
  attribute HLUTNM of \data_g[11]_i_8\ : label is "lutpair56";
  attribute HLUTNM of \data_g[11]_i_9\ : label is "lutpair55";
  attribute HLUTNM of \data_g[17]_i_2\ : label is "lutpair58";
  attribute HLUTNM of \data_g[3]_i_10\ : label is "lutpair47";
  attribute HLUTNM of \data_g[3]_i_11\ : label is "lutpair45";
  attribute HLUTNM of \data_g[3]_i_12\ : label is "lutpair44";
  attribute HLUTNM of \data_g[3]_i_13\ : label is "lutpair43";
  attribute HLUTNM of \data_g[3]_i_14\ : label is "lutpair46";
  attribute HLUTNM of \data_g[3]_i_15\ : label is "lutpair45";
  attribute HLUTNM of \data_g[3]_i_16\ : label is "lutpair44";
  attribute HLUTNM of \data_g[3]_i_17\ : label is "lutpair43";
  attribute HLUTNM of \data_g[3]_i_3\ : label is "lutpair49";
  attribute HLUTNM of \data_g[3]_i_4\ : label is "lutpair48";
  attribute HLUTNM of \data_g[3]_i_5\ : label is "lutpair47";
  attribute HLUTNM of \data_g[3]_i_6\ : label is "lutpair46";
  attribute HLUTNM of \data_g[3]_i_7\ : label is "lutpair50";
  attribute HLUTNM of \data_g[3]_i_8\ : label is "lutpair49";
  attribute HLUTNM of \data_g[3]_i_9\ : label is "lutpair48";
  attribute HLUTNM of \data_g[7]_i_2\ : label is "lutpair53";
  attribute HLUTNM of \data_g[7]_i_3\ : label is "lutpair52";
  attribute HLUTNM of \data_g[7]_i_4\ : label is "lutpair51";
  attribute HLUTNM of \data_g[7]_i_5\ : label is "lutpair50";
  attribute HLUTNM of \data_g[7]_i_6\ : label is "lutpair54";
  attribute HLUTNM of \data_g[7]_i_7\ : label is "lutpair53";
  attribute HLUTNM of \data_g[7]_i_8\ : label is "lutpair52";
  attribute HLUTNM of \data_g[7]_i_9\ : label is "lutpair51";
  attribute HLUTNM of \data_gb[10]_i_2\ : label is "lutpair96";
  attribute SOFT_HLUTNM of \data_gb[10]_i_27\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \data_gb[10]_i_28\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \data_gb[10]_i_29\ : label is "soft_lutpair23";
  attribute HLUTNM of \data_gb[10]_i_3\ : label is "lutpair95";
  attribute SOFT_HLUTNM of \data_gb[10]_i_30\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \data_gb[10]_i_31\ : label is "soft_lutpair27";
  attribute HLUTNM of \data_gb[10]_i_4\ : label is "lutpair94";
  attribute HLUTNM of \data_gb[10]_i_5\ : label is "lutpair93";
  attribute HLUTNM of \data_gb[10]_i_6\ : label is "lutpair97";
  attribute HLUTNM of \data_gb[10]_i_7\ : label is "lutpair96";
  attribute HLUTNM of \data_gb[10]_i_8\ : label is "lutpair95";
  attribute HLUTNM of \data_gb[10]_i_9\ : label is "lutpair94";
  attribute SOFT_HLUTNM of \data_gb[14]_i_37\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \data_gb[14]_i_38\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \data_gb[14]_i_39\ : label is "soft_lutpair30";
  attribute HLUTNM of \data_gb[14]_i_4\ : label is "lutpair98";
  attribute SOFT_HLUTNM of \data_gb[14]_i_40\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \data_gb[14]_i_41\ : label is "soft_lutpair28";
  attribute HLUTNM of \data_gb[14]_i_5\ : label is "lutpair97";
  attribute HLUTNM of \data_gb[14]_i_9\ : label is "lutpair98";
  attribute SOFT_HLUTNM of \data_gb[17]_i_29\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \data_gb[2]_i_9\ : label is "soft_lutpair21";
  attribute HLUTNM of \data_gb[6]_i_2\ : label is "lutpair198";
  attribute HLUTNM of \data_gb[6]_i_5\ : label is "lutpair93";
  attribute HLUTNM of \data_gb[6]_i_6\ : label is "lutpair198";
  attribute HLUTNM of \data_gg[10]_i_2\ : label is "lutpair90";
  attribute SOFT_HLUTNM of \data_gg[10]_i_27\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \data_gg[10]_i_28\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_gg[10]_i_29\ : label is "soft_lutpair11";
  attribute HLUTNM of \data_gg[10]_i_3\ : label is "lutpair89";
  attribute SOFT_HLUTNM of \data_gg[10]_i_30\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_gg[10]_i_31\ : label is "soft_lutpair15";
  attribute HLUTNM of \data_gg[10]_i_4\ : label is "lutpair88";
  attribute HLUTNM of \data_gg[10]_i_5\ : label is "lutpair87";
  attribute HLUTNM of \data_gg[10]_i_6\ : label is "lutpair91";
  attribute HLUTNM of \data_gg[10]_i_7\ : label is "lutpair90";
  attribute HLUTNM of \data_gg[10]_i_8\ : label is "lutpair89";
  attribute HLUTNM of \data_gg[10]_i_9\ : label is "lutpair88";
  attribute SOFT_HLUTNM of \data_gg[14]_i_37\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \data_gg[14]_i_38\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \data_gg[14]_i_39\ : label is "soft_lutpair18";
  attribute HLUTNM of \data_gg[14]_i_4\ : label is "lutpair92";
  attribute SOFT_HLUTNM of \data_gg[14]_i_40\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \data_gg[14]_i_41\ : label is "soft_lutpair16";
  attribute HLUTNM of \data_gg[14]_i_5\ : label is "lutpair91";
  attribute HLUTNM of \data_gg[14]_i_9\ : label is "lutpair92";
  attribute SOFT_HLUTNM of \data_gg[17]_i_29\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \data_gg[2]_i_9\ : label is "soft_lutpair35";
  attribute HLUTNM of \data_gg[6]_i_2\ : label is "lutpair197";
  attribute HLUTNM of \data_gg[6]_i_5\ : label is "lutpair87";
  attribute HLUTNM of \data_gg[6]_i_6\ : label is "lutpair197";
  attribute HLUTNM of \data_gr[10]_i_2\ : label is "lutpair120";
  attribute SOFT_HLUTNM of \data_gr[10]_i_27\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_gr[10]_i_28\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \data_gr[10]_i_29\ : label is "soft_lutpair52";
  attribute HLUTNM of \data_gr[10]_i_3\ : label is "lutpair119";
  attribute SOFT_HLUTNM of \data_gr[10]_i_30\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \data_gr[10]_i_31\ : label is "soft_lutpair57";
  attribute HLUTNM of \data_gr[10]_i_4\ : label is "lutpair118";
  attribute HLUTNM of \data_gr[10]_i_5\ : label is "lutpair117";
  attribute HLUTNM of \data_gr[10]_i_6\ : label is "lutpair121";
  attribute HLUTNM of \data_gr[10]_i_7\ : label is "lutpair120";
  attribute HLUTNM of \data_gr[10]_i_8\ : label is "lutpair119";
  attribute HLUTNM of \data_gr[10]_i_9\ : label is "lutpair118";
  attribute SOFT_HLUTNM of \data_gr[14]_i_37\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_gr[14]_i_38\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_gr[14]_i_39\ : label is "soft_lutpair54";
  attribute HLUTNM of \data_gr[14]_i_4\ : label is "lutpair122";
  attribute SOFT_HLUTNM of \data_gr[14]_i_40\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \data_gr[14]_i_41\ : label is "soft_lutpair53";
  attribute HLUTNM of \data_gr[14]_i_5\ : label is "lutpair121";
  attribute HLUTNM of \data_gr[14]_i_9\ : label is "lutpair122";
  attribute SOFT_HLUTNM of \data_gr[17]_i_29\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_gr[2]_i_9\ : label is "soft_lutpair52";
  attribute HLUTNM of \data_gr[6]_i_2\ : label is "lutpair202";
  attribute HLUTNM of \data_gr[6]_i_5\ : label is "lutpair117";
  attribute HLUTNM of \data_gr[6]_i_6\ : label is "lutpair202";
  attribute HLUTNM of \data_r[11]_i_2\ : label is "lutpair41";
  attribute HLUTNM of \data_r[11]_i_3\ : label is "lutpair40";
  attribute HLUTNM of \data_r[11]_i_4\ : label is "lutpair39";
  attribute HLUTNM of \data_r[11]_i_5\ : label is "lutpair38";
  attribute HLUTNM of \data_r[11]_i_6\ : label is "lutpair42";
  attribute HLUTNM of \data_r[11]_i_7\ : label is "lutpair41";
  attribute HLUTNM of \data_r[11]_i_8\ : label is "lutpair40";
  attribute HLUTNM of \data_r[11]_i_9\ : label is "lutpair39";
  attribute HLUTNM of \data_r[17]_i_3\ : label is "lutpair42";
  attribute HLUTNM of \data_r[3]_i_10\ : label is "lutpair31";
  attribute HLUTNM of \data_r[3]_i_11\ : label is "lutpair29";
  attribute HLUTNM of \data_r[3]_i_12\ : label is "lutpair28";
  attribute HLUTNM of \data_r[3]_i_13\ : label is "lutpair27";
  attribute HLUTNM of \data_r[3]_i_14\ : label is "lutpair30";
  attribute HLUTNM of \data_r[3]_i_15\ : label is "lutpair29";
  attribute HLUTNM of \data_r[3]_i_16\ : label is "lutpair28";
  attribute HLUTNM of \data_r[3]_i_17\ : label is "lutpair27";
  attribute HLUTNM of \data_r[3]_i_3\ : label is "lutpair33";
  attribute HLUTNM of \data_r[3]_i_4\ : label is "lutpair32";
  attribute HLUTNM of \data_r[3]_i_5\ : label is "lutpair31";
  attribute HLUTNM of \data_r[3]_i_6\ : label is "lutpair30";
  attribute HLUTNM of \data_r[3]_i_7\ : label is "lutpair34";
  attribute HLUTNM of \data_r[3]_i_8\ : label is "lutpair33";
  attribute HLUTNM of \data_r[3]_i_9\ : label is "lutpair32";
  attribute HLUTNM of \data_r[7]_i_2\ : label is "lutpair37";
  attribute HLUTNM of \data_r[7]_i_3\ : label is "lutpair36";
  attribute HLUTNM of \data_r[7]_i_4\ : label is "lutpair35";
  attribute HLUTNM of \data_r[7]_i_5\ : label is "lutpair34";
  attribute HLUTNM of \data_r[7]_i_6\ : label is "lutpair38";
  attribute HLUTNM of \data_r[7]_i_7\ : label is "lutpair37";
  attribute HLUTNM of \data_r[7]_i_8\ : label is "lutpair36";
  attribute HLUTNM of \data_r[7]_i_9\ : label is "lutpair35";
  attribute HLUTNM of \data_rb[10]_i_2\ : label is "lutpair84";
  attribute SOFT_HLUTNM of \data_rb[10]_i_27\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \data_rb[10]_i_28\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \data_rb[10]_i_29\ : label is "soft_lutpair23";
  attribute HLUTNM of \data_rb[10]_i_3\ : label is "lutpair83";
  attribute SOFT_HLUTNM of \data_rb[10]_i_30\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \data_rb[10]_i_31\ : label is "soft_lutpair27";
  attribute HLUTNM of \data_rb[10]_i_4\ : label is "lutpair82";
  attribute HLUTNM of \data_rb[10]_i_5\ : label is "lutpair81";
  attribute HLUTNM of \data_rb[10]_i_6\ : label is "lutpair85";
  attribute HLUTNM of \data_rb[10]_i_7\ : label is "lutpair84";
  attribute HLUTNM of \data_rb[10]_i_8\ : label is "lutpair83";
  attribute HLUTNM of \data_rb[10]_i_9\ : label is "lutpair82";
  attribute SOFT_HLUTNM of \data_rb[14]_i_37\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \data_rb[14]_i_38\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \data_rb[14]_i_39\ : label is "soft_lutpair30";
  attribute HLUTNM of \data_rb[14]_i_4\ : label is "lutpair86";
  attribute SOFT_HLUTNM of \data_rb[14]_i_40\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \data_rb[14]_i_41\ : label is "soft_lutpair28";
  attribute HLUTNM of \data_rb[14]_i_5\ : label is "lutpair85";
  attribute HLUTNM of \data_rb[14]_i_9\ : label is "lutpair86";
  attribute SOFT_HLUTNM of \data_rb[17]_i_29\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \data_rb[2]_i_9\ : label is "soft_lutpair21";
  attribute HLUTNM of \data_rb[6]_i_2\ : label is "lutpair196";
  attribute HLUTNM of \data_rb[6]_i_5\ : label is "lutpair81";
  attribute HLUTNM of \data_rb[6]_i_6\ : label is "lutpair196";
  attribute SOFT_HLUTNM of \data_reg[24]_i_1__1\ : label is "soft_lutpair9";
  attribute HLUTNM of \data_rg[10]_i_2\ : label is "lutpair78";
  attribute SOFT_HLUTNM of \data_rg[10]_i_27\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \data_rg[10]_i_28\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_rg[10]_i_29\ : label is "soft_lutpair15";
  attribute HLUTNM of \data_rg[10]_i_3\ : label is "lutpair77";
  attribute SOFT_HLUTNM of \data_rg[10]_i_30\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_rg[10]_i_31\ : label is "soft_lutpair17";
  attribute HLUTNM of \data_rg[10]_i_4\ : label is "lutpair76";
  attribute HLUTNM of \data_rg[10]_i_5\ : label is "lutpair75";
  attribute HLUTNM of \data_rg[10]_i_6\ : label is "lutpair79";
  attribute HLUTNM of \data_rg[10]_i_7\ : label is "lutpair78";
  attribute HLUTNM of \data_rg[10]_i_8\ : label is "lutpair77";
  attribute HLUTNM of \data_rg[10]_i_9\ : label is "lutpair76";
  attribute SOFT_HLUTNM of \data_rg[14]_i_37\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \data_rg[14]_i_38\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \data_rg[14]_i_39\ : label is "soft_lutpair18";
  attribute HLUTNM of \data_rg[14]_i_4\ : label is "lutpair80";
  attribute SOFT_HLUTNM of \data_rg[14]_i_40\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \data_rg[14]_i_41\ : label is "soft_lutpair16";
  attribute HLUTNM of \data_rg[14]_i_5\ : label is "lutpair79";
  attribute HLUTNM of \data_rg[14]_i_9\ : label is "lutpair80";
  attribute SOFT_HLUTNM of \data_rg[17]_i_29\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \data_rg[2]_i_9\ : label is "soft_lutpair11";
  attribute HLUTNM of \data_rg[6]_i_2\ : label is "lutpair195";
  attribute HLUTNM of \data_rg[6]_i_5\ : label is "lutpair75";
  attribute HLUTNM of \data_rg[6]_i_6\ : label is "lutpair195";
  attribute HLUTNM of \data_rr[10]_i_2\ : label is "lutpair114";
  attribute SOFT_HLUTNM of \data_rr[10]_i_27\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \data_rr[10]_i_28\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \data_rr[10]_i_29\ : label is "soft_lutpair46";
  attribute HLUTNM of \data_rr[10]_i_3\ : label is "lutpair113";
  attribute SOFT_HLUTNM of \data_rr[10]_i_30\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \data_rr[10]_i_31\ : label is "soft_lutpair50";
  attribute HLUTNM of \data_rr[10]_i_4\ : label is "lutpair112";
  attribute HLUTNM of \data_rr[10]_i_5\ : label is "lutpair111";
  attribute HLUTNM of \data_rr[10]_i_6\ : label is "lutpair115";
  attribute HLUTNM of \data_rr[10]_i_7\ : label is "lutpair114";
  attribute HLUTNM of \data_rr[10]_i_8\ : label is "lutpair113";
  attribute HLUTNM of \data_rr[10]_i_9\ : label is "lutpair112";
  attribute SOFT_HLUTNM of \data_rr[14]_i_37\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_rr[14]_i_38\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \data_rr[14]_i_39\ : label is "soft_lutpair48";
  attribute HLUTNM of \data_rr[14]_i_4\ : label is "lutpair116";
  attribute SOFT_HLUTNM of \data_rr[14]_i_40\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \data_rr[14]_i_41\ : label is "soft_lutpair47";
  attribute HLUTNM of \data_rr[14]_i_5\ : label is "lutpair115";
  attribute HLUTNM of \data_rr[14]_i_9\ : label is "lutpair116";
  attribute SOFT_HLUTNM of \data_rr[17]_i_29\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_rr[2]_i_9\ : label is "soft_lutpair46";
  attribute HLUTNM of \data_rr[6]_i_2\ : label is "lutpair201";
  attribute HLUTNM of \data_rr[6]_i_5\ : label is "lutpair111";
  attribute HLUTNM of \data_rr[6]_i_6\ : label is "lutpair201";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_18\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg ";
  attribute srl_name : string;
  attribute srl_name of \href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_18\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_18 ";
  attribute SOFT_HLUTNM of href_dly_reg_gate : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \href_reg_i_1__1\ : label is "soft_lutpair9";
  attribute srl_bus_name of \vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_18\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg ";
  attribute srl_name of \vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_18\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_18 ";
  attribute SOFT_HLUTNM of vsync_dly_reg_gate : label is "soft_lutpair64";
begin
\data_b[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_bg(14),
      I1 => data_bb(14),
      I2 => data_br(14),
      O => \data_b[11]_i_2_n_0\
    );
\data_b[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_bg(13),
      I1 => data_bb(13),
      I2 => data_br(13),
      O => \data_b[11]_i_3_n_0\
    );
\data_b[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_bg(12),
      I1 => data_bb(12),
      I2 => data_br(12),
      O => \data_b[11]_i_4_n_0\
    );
\data_b[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_bg(11),
      I1 => data_bb(11),
      I2 => data_br(11),
      O => \data_b[11]_i_5_n_0\
    );
\data_b[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_bg(15),
      I1 => data_bb(15),
      I2 => data_br(15),
      I3 => \data_b[11]_i_2_n_0\,
      O => \data_b[11]_i_6_n_0\
    );
\data_b[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_bg(14),
      I1 => data_bb(14),
      I2 => data_br(14),
      I3 => \data_b[11]_i_3_n_0\,
      O => \data_b[11]_i_7_n_0\
    );
\data_b[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_bg(13),
      I1 => data_bb(13),
      I2 => data_br(13),
      I3 => \data_b[11]_i_4_n_0\,
      O => \data_b[11]_i_8_n_0\
    );
\data_b[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_bg(12),
      I1 => data_bb(12),
      I2 => data_br(12),
      I3 => \data_b[11]_i_5_n_0\,
      O => \data_b[11]_i_9_n_0\
    );
\data_b[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_bg(15),
      I1 => data_bb(15),
      I2 => data_br(15),
      O => \data_b[17]_i_2_n_0\
    );
\data_b[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => data_br(16),
      I1 => data_bb(16),
      I2 => data_bg(16),
      I3 => data_bb(17),
      I4 => data_bg(17),
      I5 => data_br(17),
      O => \data_b[17]_i_3_n_0\
    );
\data_b[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_b[17]_i_2_n_0\,
      I1 => data_bb(16),
      I2 => data_bg(16),
      I3 => data_br(16),
      O => \data_b[17]_i_4_n_0\
    );
\data_b[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_bg(4),
      I1 => data_bb(4),
      I2 => data_br(4),
      I3 => \data_b[3]_i_6_n_0\,
      O => \data_b[3]_i_10_n_0\
    );
\data_b[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_bg(2),
      I1 => data_bb(2),
      I2 => data_br(2),
      O => \data_b[3]_i_11_n_0\
    );
\data_b[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_bg(1),
      I1 => data_bb(1),
      I2 => data_br(1),
      O => \data_b[3]_i_12_n_0\
    );
\data_b[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_bg(0),
      I1 => data_bb(0),
      I2 => data_br(0),
      O => \data_b[3]_i_13_n_0\
    );
\data_b[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_bg(3),
      I1 => data_bb(3),
      I2 => data_br(3),
      I3 => \data_b[3]_i_11_n_0\,
      O => \data_b[3]_i_14_n_0\
    );
\data_b[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_bg(2),
      I1 => data_bb(2),
      I2 => data_br(2),
      I3 => \data_b[3]_i_12_n_0\,
      O => \data_b[3]_i_15_n_0\
    );
\data_b[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_bg(1),
      I1 => data_bb(1),
      I2 => data_br(1),
      I3 => \data_b[3]_i_13_n_0\,
      O => \data_b[3]_i_16_n_0\
    );
\data_b[3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_bg(0),
      I1 => data_bb(0),
      I2 => data_br(0),
      O => \data_b[3]_i_17_n_0\
    );
\data_b[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_bg(6),
      I1 => data_bb(6),
      I2 => data_br(6),
      O => \data_b[3]_i_3_n_0\
    );
\data_b[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_bg(5),
      I1 => data_bb(5),
      I2 => data_br(5),
      O => \data_b[3]_i_4_n_0\
    );
\data_b[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_bg(4),
      I1 => data_bb(4),
      I2 => data_br(4),
      O => \data_b[3]_i_5_n_0\
    );
\data_b[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_bg(3),
      I1 => data_bb(3),
      I2 => data_br(3),
      O => \data_b[3]_i_6_n_0\
    );
\data_b[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_bg(7),
      I1 => data_bb(7),
      I2 => data_br(7),
      I3 => \data_b[3]_i_3_n_0\,
      O => \data_b[3]_i_7_n_0\
    );
\data_b[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_bg(6),
      I1 => data_bb(6),
      I2 => data_br(6),
      I3 => \data_b[3]_i_4_n_0\,
      O => \data_b[3]_i_8_n_0\
    );
\data_b[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_bg(5),
      I1 => data_bb(5),
      I2 => data_br(5),
      I3 => \data_b[3]_i_5_n_0\,
      O => \data_b[3]_i_9_n_0\
    );
\data_b[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_bg(10),
      I1 => data_bb(10),
      I2 => data_br(10),
      O => \data_b[7]_i_2_n_0\
    );
\data_b[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_bg(9),
      I1 => data_bb(9),
      I2 => data_br(9),
      O => \data_b[7]_i_3_n_0\
    );
\data_b[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_bg(8),
      I1 => data_bb(8),
      I2 => data_br(8),
      O => \data_b[7]_i_4_n_0\
    );
\data_b[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_bg(7),
      I1 => data_bb(7),
      I2 => data_br(7),
      O => \data_b[7]_i_5_n_0\
    );
\data_b[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_bg(11),
      I1 => data_bb(11),
      I2 => data_br(11),
      I3 => \data_b[7]_i_2_n_0\,
      O => \data_b[7]_i_6_n_0\
    );
\data_b[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_bg(10),
      I1 => data_bb(10),
      I2 => data_br(10),
      I3 => \data_b[7]_i_3_n_0\,
      O => \data_b[7]_i_7_n_0\
    );
\data_b[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_bg(9),
      I1 => data_bb(9),
      I2 => data_br(9),
      I3 => \data_b[7]_i_4_n_0\,
      O => \data_b[7]_i_8_n_0\
    );
\data_b[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_bg(8),
      I1 => data_bb(8),
      I2 => data_br(8),
      I3 => \data_b[7]_i_5_n_0\,
      O => \data_b[7]_i_9_n_0\
    );
\data_b_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_b_reg_n_0_[0]\,
      I1 => \data_b_reg_n_0_[9]\,
      I2 => \data_b_reg_n_0_[11]\,
      I3 => \data_b_reg_n_0_[10]\,
      I4 => \data_b_reg_n_0_[12]\,
      I5 => \data_b_reg_n_0_[17]\,
      O => \data_b_1[0]_i_1_n_0\
    );
\data_b_1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_b_reg_n_0_[1]\,
      I1 => \data_b_reg_n_0_[9]\,
      I2 => \data_b_reg_n_0_[11]\,
      I3 => \data_b_reg_n_0_[10]\,
      I4 => \data_b_reg_n_0_[12]\,
      I5 => \data_b_reg_n_0_[17]\,
      O => \data_b_1[1]_i_1_n_0\
    );
\data_b_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_b_reg_n_0_[2]\,
      I1 => \data_b_reg_n_0_[9]\,
      I2 => \data_b_reg_n_0_[11]\,
      I3 => \data_b_reg_n_0_[10]\,
      I4 => \data_b_reg_n_0_[12]\,
      I5 => \data_b_reg_n_0_[17]\,
      O => \data_b_1[2]_i_1_n_0\
    );
\data_b_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_b_reg_n_0_[3]\,
      I1 => \data_b_reg_n_0_[9]\,
      I2 => \data_b_reg_n_0_[11]\,
      I3 => \data_b_reg_n_0_[10]\,
      I4 => \data_b_reg_n_0_[12]\,
      I5 => \data_b_reg_n_0_[17]\,
      O => \data_b_1[3]_i_1_n_0\
    );
\data_b_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_b_reg_n_0_[4]\,
      I1 => \data_b_reg_n_0_[9]\,
      I2 => \data_b_reg_n_0_[11]\,
      I3 => \data_b_reg_n_0_[10]\,
      I4 => \data_b_reg_n_0_[12]\,
      I5 => \data_b_reg_n_0_[17]\,
      O => \data_b_1[4]_i_1_n_0\
    );
\data_b_1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_b_reg_n_0_[5]\,
      I1 => \data_b_reg_n_0_[9]\,
      I2 => \data_b_reg_n_0_[11]\,
      I3 => \data_b_reg_n_0_[10]\,
      I4 => \data_b_reg_n_0_[12]\,
      I5 => \data_b_reg_n_0_[17]\,
      O => \data_b_1[5]_i_1_n_0\
    );
\data_b_1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_b_reg_n_0_[6]\,
      I1 => \data_b_reg_n_0_[9]\,
      I2 => \data_b_reg_n_0_[11]\,
      I3 => \data_b_reg_n_0_[10]\,
      I4 => \data_b_reg_n_0_[12]\,
      I5 => \data_b_reg_n_0_[17]\,
      O => \data_b_1[6]_i_1_n_0\
    );
\data_b_1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_b_reg_n_0_[7]\,
      I1 => \data_b_reg_n_0_[9]\,
      I2 => \data_b_reg_n_0_[11]\,
      I3 => \data_b_reg_n_0_[10]\,
      I4 => \data_b_reg_n_0_[12]\,
      I5 => \data_b_reg_n_0_[17]\,
      O => \data_b_1[7]_i_1_n_0\
    );
\data_b_1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_b_reg_n_0_[8]\,
      I1 => \data_b_reg_n_0_[9]\,
      I2 => \data_b_reg_n_0_[11]\,
      I3 => \data_b_reg_n_0_[10]\,
      I4 => \data_b_reg_n_0_[12]\,
      I5 => \data_b_reg_n_0_[17]\,
      O => \data_b_1[8]_i_1_n_0\
    );
\data_b_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_b_1[0]_i_1_n_0\,
      Q => data_b_1(0)
    );
\data_b_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_b_1[1]_i_1_n_0\,
      Q => data_b_1(1)
    );
\data_b_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_b_1[2]_i_1_n_0\,
      Q => data_b_1(2)
    );
\data_b_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_b_1[3]_i_1_n_0\,
      Q => data_b_1(3)
    );
\data_b_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_b_1[4]_i_1_n_0\,
      Q => data_b_1(4)
    );
\data_b_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_b_1[5]_i_1_n_0\,
      Q => data_b_1(5)
    );
\data_b_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_b_1[6]_i_1_n_0\,
      Q => data_b_1(6)
    );
\data_b_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_b_1[7]_i_1_n_0\,
      Q => data_b_1(7)
    );
\data_b_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_b_1[8]_i_1_n_0\,
      Q => data_b_1(8)
    );
\data_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_b1(4),
      Q => \data_b_reg_n_0_[0]\
    );
\data_b_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_b1(14),
      Q => \data_b_reg_n_0_[10]\
    );
\data_b_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_b1(15),
      Q => \data_b_reg_n_0_[11]\
    );
\data_b_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_b_reg[7]_i_1_n_0\,
      CO(3) => \data_b_reg[11]_i_1_n_0\,
      CO(2) => \data_b_reg[11]_i_1_n_1\,
      CO(1) => \data_b_reg[11]_i_1_n_2\,
      CO(0) => \data_b_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_b[11]_i_2_n_0\,
      DI(2) => \data_b[11]_i_3_n_0\,
      DI(1) => \data_b[11]_i_4_n_0\,
      DI(0) => \data_b[11]_i_5_n_0\,
      O(3 downto 0) => data_b1(15 downto 12),
      S(3) => \data_b[11]_i_6_n_0\,
      S(2) => \data_b[11]_i_7_n_0\,
      S(1) => \data_b[11]_i_8_n_0\,
      S(0) => \data_b[11]_i_9_n_0\
    );
\data_b_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_b1(16),
      Q => \data_b_reg_n_0_[12]\
    );
\data_b_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_b1(17),
      Q => \data_b_reg_n_0_[17]\
    );
\data_b_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_b_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_data_b_reg[17]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_b_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_b[17]_i_2_n_0\,
      O(3 downto 2) => \NLW_data_b_reg[17]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data_b1(17 downto 16),
      S(3 downto 2) => B"00",
      S(1) => \data_b[17]_i_3_n_0\,
      S(0) => \data_b[17]_i_4_n_0\
    );
\data_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_b1(5),
      Q => \data_b_reg_n_0_[1]\
    );
\data_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_b1(6),
      Q => \data_b_reg_n_0_[2]\
    );
\data_b_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_b1(7),
      Q => \data_b_reg_n_0_[3]\
    );
\data_b_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_b_reg[3]_i_2_n_0\,
      CO(3) => \data_b_reg[3]_i_1_n_0\,
      CO(2) => \data_b_reg[3]_i_1_n_1\,
      CO(1) => \data_b_reg[3]_i_1_n_2\,
      CO(0) => \data_b_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_b[3]_i_3_n_0\,
      DI(2) => \data_b[3]_i_4_n_0\,
      DI(1) => \data_b[3]_i_5_n_0\,
      DI(0) => \data_b[3]_i_6_n_0\,
      O(3 downto 0) => data_b1(7 downto 4),
      S(3) => \data_b[3]_i_7_n_0\,
      S(2) => \data_b[3]_i_8_n_0\,
      S(1) => \data_b[3]_i_9_n_0\,
      S(0) => \data_b[3]_i_10_n_0\
    );
\data_b_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_b_reg[3]_i_2_n_0\,
      CO(2) => \data_b_reg[3]_i_2_n_1\,
      CO(1) => \data_b_reg[3]_i_2_n_2\,
      CO(0) => \data_b_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \data_b[3]_i_11_n_0\,
      DI(2) => \data_b[3]_i_12_n_0\,
      DI(1) => \data_b[3]_i_13_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_data_b_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_b[3]_i_14_n_0\,
      S(2) => \data_b[3]_i_15_n_0\,
      S(1) => \data_b[3]_i_16_n_0\,
      S(0) => \data_b[3]_i_17_n_0\
    );
\data_b_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_b1(8),
      Q => \data_b_reg_n_0_[4]\
    );
\data_b_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_b1(9),
      Q => \data_b_reg_n_0_[5]\
    );
\data_b_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_b1(10),
      Q => \data_b_reg_n_0_[6]\
    );
\data_b_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_b1(11),
      Q => \data_b_reg_n_0_[7]\
    );
\data_b_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_b_reg[3]_i_1_n_0\,
      CO(3) => \data_b_reg[7]_i_1_n_0\,
      CO(2) => \data_b_reg[7]_i_1_n_1\,
      CO(1) => \data_b_reg[7]_i_1_n_2\,
      CO(0) => \data_b_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_b[7]_i_2_n_0\,
      DI(2) => \data_b[7]_i_3_n_0\,
      DI(1) => \data_b[7]_i_4_n_0\,
      DI(0) => \data_b[7]_i_5_n_0\,
      O(3 downto 0) => data_b1(11 downto 8),
      S(3) => \data_b[7]_i_6_n_0\,
      S(2) => \data_b[7]_i_7_n_0\,
      S(1) => \data_b[7]_i_8_n_0\,
      S(0) => \data_b[7]_i_9_n_0\
    );
\data_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_b1(12),
      Q => \data_b_reg_n_0_[8]\
    );
\data_b_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_b1(13),
      Q => \data_b_reg_n_0_[9]\
    );
\data_bb[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(2),
      I1 => in_b_1(4),
      I2 => \data_bb_reg[14]_i_12_0\(1),
      I3 => in_b_1(5),
      I4 => \data_bb_reg[14]_i_12_0\(0),
      I5 => in_b_1(6),
      O => \data_bb[10]_i_12_n_0\
    );
\data_bb[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(2),
      I1 => in_b_1(3),
      I2 => \data_bb_reg[14]_i_12_0\(1),
      I3 => in_b_1(4),
      I4 => \data_bb_reg[14]_i_12_0\(0),
      I5 => in_b_1(5),
      O => \data_bb[10]_i_13_n_0\
    );
\data_bb[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(2),
      I1 => in_b_1(2),
      I2 => \data_bb_reg[14]_i_12_0\(1),
      I3 => in_b_1(3),
      I4 => \data_bb_reg[14]_i_12_0\(0),
      I5 => in_b_1(4),
      O => \data_bb[10]_i_14_n_0\
    );
\data_bb[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(2),
      I1 => in_b_1(1),
      I2 => \data_bb_reg[14]_i_12_0\(1),
      I3 => in_b_1(2),
      I4 => \data_bb_reg[14]_i_12_0\(0),
      I5 => in_b_1(3),
      O => \data_bb[10]_i_15_n_0\
    );
\data_bb[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bb[10]_i_12_n_0\,
      I1 => \data_bb_reg[14]_i_12_0\(1),
      I2 => in_b_1(6),
      I3 => \data_bb[10]_i_27_n_0\,
      I4 => in_b_1(7),
      I5 => \data_bb_reg[14]_i_12_0\(0),
      O => \data_bb[10]_i_16_n_0\
    );
\data_bb[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bb[10]_i_13_n_0\,
      I1 => \data_bb_reg[14]_i_12_0\(1),
      I2 => in_b_1(5),
      I3 => \data_bb[10]_i_28_n_0\,
      I4 => in_b_1(6),
      I5 => \data_bb_reg[14]_i_12_0\(0),
      O => \data_bb[10]_i_17_n_0\
    );
\data_bb[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bb[10]_i_14_n_0\,
      I1 => \data_bb_reg[14]_i_12_0\(1),
      I2 => in_b_1(4),
      I3 => \data_bb[10]_i_29_n_0\,
      I4 => in_b_1(5),
      I5 => \data_bb_reg[14]_i_12_0\(0),
      O => \data_bb[10]_i_18_n_0\
    );
\data_bb[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bb[10]_i_15_n_0\,
      I1 => \data_bb_reg[14]_i_12_0\(1),
      I2 => in_b_1(3),
      I3 => \data_bb[10]_i_30_n_0\,
      I4 => in_b_1(4),
      I5 => \data_bb_reg[14]_i_12_0\(0),
      O => \data_bb[10]_i_19_n_0\
    );
\data_bb[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_n_5\,
      I1 => \data_bb_reg[14]_i_13_n_5\,
      I2 => \data_bb_reg[14]_i_11_n_6\,
      O => \data_bb[10]_i_2_n_0\
    );
\data_bb[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(4),
      I1 => in_b_1(2),
      I2 => \data_bb_reg[14]_i_12_0\(5),
      I3 => in_b_1(1),
      I4 => in_b_1(3),
      I5 => \data_bb_reg[14]_i_12_0\(3),
      O => \data_bb[10]_i_20_n_0\
    );
\data_bb[10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(4),
      I1 => in_b_1(1),
      I2 => \data_bb_reg[14]_i_12_0\(5),
      I3 => in_b_1(0),
      O => \data_bb[10]_i_21_n_0\
    );
\data_bb[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(3),
      I1 => in_b_1(1),
      O => \data_bb[10]_i_22_n_0\
    );
\data_bb[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_b_1(2),
      I1 => \data_bb[10]_i_31_n_0\,
      I2 => in_b_1(1),
      I3 => \data_bb_reg[14]_i_12_0\(4),
      I4 => in_b_1(0),
      I5 => \data_bb_reg[14]_i_12_0\(5),
      O => \data_bb[10]_i_23_n_0\
    );
\data_bb[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_b_1(0),
      I1 => \data_bb_reg[14]_i_12_0\(5),
      I2 => in_b_1(1),
      I3 => \data_bb_reg[14]_i_12_0\(4),
      I4 => \data_bb_reg[14]_i_12_0\(3),
      I5 => in_b_1(2),
      O => \data_bb[10]_i_24_n_0\
    );
\data_bb[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(3),
      I1 => in_b_1(1),
      I2 => \data_bb_reg[14]_i_12_0\(4),
      I3 => in_b_1(0),
      O => \data_bb[10]_i_25_n_0\
    );
\data_bb[10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_b_1(0),
      I1 => \data_bb_reg[14]_i_12_0\(3),
      O => \data_bb[10]_i_26_n_0\
    );
\data_bb[10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(5),
      I1 => \data_bb_reg[14]_i_12_0\(2),
      O => \data_bb[10]_i_27_n_0\
    );
\data_bb[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(4),
      I1 => \data_bb_reg[14]_i_12_0\(2),
      O => \data_bb[10]_i_28_n_0\
    );
\data_bb[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(3),
      I1 => \data_bb_reg[14]_i_12_0\(2),
      O => \data_bb[10]_i_29_n_0\
    );
\data_bb[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_n_6\,
      I1 => \data_bb_reg[14]_i_13_n_6\,
      I2 => \data_bb_reg[14]_i_11_n_7\,
      O => \data_bb[10]_i_3_n_0\
    );
\data_bb[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(2),
      I1 => \data_bb_reg[14]_i_12_0\(2),
      O => \data_bb[10]_i_30_n_0\
    );
\data_bb[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(3),
      I1 => \data_bb_reg[14]_i_12_0\(3),
      O => \data_bb[10]_i_31_n_0\
    );
\data_bb[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_n_7\,
      I1 => \data_bb_reg[14]_i_13_n_7\,
      I2 => \data_bb_reg[10]_i_10_n_4\,
      O => \data_bb[10]_i_4_n_0\
    );
\data_bb[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(6),
      I1 => in_b_1(0),
      I2 => \data_bb_reg[10]_i_11_n_4\,
      I3 => \data_bb_reg[10]_i_10_n_5\,
      O => \data_bb[10]_i_5_n_0\
    );
\data_bb[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_n_4\,
      I1 => \data_bb_reg[14]_i_13_n_4\,
      I2 => \data_bb_reg[14]_i_11_n_5\,
      I3 => \data_bb[10]_i_2_n_0\,
      O => \data_bb[10]_i_6_n_0\
    );
\data_bb[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_n_5\,
      I1 => \data_bb_reg[14]_i_13_n_5\,
      I2 => \data_bb_reg[14]_i_11_n_6\,
      I3 => \data_bb[10]_i_3_n_0\,
      O => \data_bb[10]_i_7_n_0\
    );
\data_bb[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_n_6\,
      I1 => \data_bb_reg[14]_i_13_n_6\,
      I2 => \data_bb_reg[14]_i_11_n_7\,
      I3 => \data_bb[10]_i_4_n_0\,
      O => \data_bb[10]_i_8_n_0\
    );
\data_bb[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_n_7\,
      I1 => \data_bb_reg[14]_i_13_n_7\,
      I2 => \data_bb_reg[10]_i_10_n_4\,
      I3 => \data_bb[10]_i_5_n_0\,
      O => \data_bb[10]_i_9_n_0\
    );
\data_bb[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(2),
      I1 => in_b_1(8),
      O => \data_bb[14]_i_14_n_0\
    );
\data_bb[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(2),
      I1 => in_b_1(7),
      I2 => \data_bb_reg[14]_i_12_0\(1),
      I3 => in_b_1(8),
      O => \data_bb[14]_i_15_n_0\
    );
\data_bb[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(2),
      I1 => in_b_1(6),
      I2 => \data_bb_reg[14]_i_12_0\(1),
      I3 => in_b_1(7),
      I4 => \data_bb_reg[14]_i_12_0\(0),
      I5 => in_b_1(8),
      O => \data_bb[14]_i_16_n_0\
    );
\data_bb[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(2),
      I1 => in_b_1(5),
      I2 => \data_bb_reg[14]_i_12_0\(1),
      I3 => in_b_1(6),
      I4 => \data_bb_reg[14]_i_12_0\(0),
      I5 => in_b_1(7),
      O => \data_bb[14]_i_17_n_0\
    );
\data_bb[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(8),
      I1 => \data_bb_reg[14]_i_12_0\(2),
      O => \data_bb[14]_i_18_n_0\
    );
\data_bb[14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(1),
      I1 => in_b_1(7),
      I2 => \data_bb_reg[14]_i_12_0\(2),
      I3 => in_b_1(8),
      O => \data_bb[14]_i_19_n_0\
    );
\data_bb[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bb_reg[17]_i_11_n_5\,
      I1 => \data_bb_reg[17]_i_6_n_5\,
      O => \data_bb[14]_i_2_n_0\
    );
\data_bb[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(0),
      I1 => in_b_1(6),
      I2 => in_b_1(7),
      I3 => \data_bb_reg[14]_i_12_0\(2),
      I4 => in_b_1(8),
      I5 => \data_bb_reg[14]_i_12_0\(1),
      O => \data_bb[14]_i_20_n_0\
    );
\data_bb[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bb[14]_i_17_n_0\,
      I1 => \data_bb_reg[14]_i_12_0\(1),
      I2 => in_b_1(7),
      I3 => \data_bb[14]_i_37_n_0\,
      I4 => in_b_1(8),
      I5 => \data_bb_reg[14]_i_12_0\(0),
      O => \data_bb[14]_i_21_n_0\
    );
\data_bb[14]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(7),
      I1 => in_b_1(2),
      I2 => \data_bb_reg[14]_i_12_0\(6),
      I3 => in_b_1(3),
      O => \data_bb[14]_i_22_n_0\
    );
\data_bb[14]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(6),
      I1 => in_b_1(3),
      I2 => \data_bb_reg[14]_i_12_0\(7),
      I3 => in_b_1(2),
      O => \data_bb[14]_i_23_n_0\
    );
\data_bb[14]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(7),
      I1 => in_b_1(0),
      I2 => \data_bb_reg[14]_i_12_0\(6),
      I3 => in_b_1(1),
      O => \data_bb[14]_i_24_n_0\
    );
\data_bb[14]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_b_1(2),
      I1 => in_b_1(3),
      I2 => \data_bb_reg[14]_i_12_0\(7),
      I3 => in_b_1(4),
      I4 => \data_bb_reg[14]_i_12_0\(6),
      O => \data_bb[14]_i_25_n_0\
    );
\data_bb[14]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CAC6060"
    )
        port map (
      I0 => in_b_1(3),
      I1 => in_b_1(2),
      I2 => \data_bb_reg[14]_i_12_0\(6),
      I3 => in_b_1(1),
      I4 => \data_bb_reg[14]_i_12_0\(7),
      O => \data_bb[14]_i_26_n_0\
    );
\data_bb[14]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_b_1(0),
      I1 => in_b_1(1),
      I2 => \data_bb_reg[14]_i_12_0\(7),
      I3 => in_b_1(2),
      I4 => \data_bb_reg[14]_i_12_0\(6),
      O => \data_bb[14]_i_27_n_0\
    );
\data_bb[14]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(6),
      I1 => in_b_1(1),
      I2 => \data_bb_reg[14]_i_12_0\(7),
      I3 => in_b_1(0),
      O => \data_bb[14]_i_28_n_0\
    );
\data_bb[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(5),
      I1 => in_b_1(4),
      I2 => \data_bb_reg[14]_i_12_0\(4),
      I3 => in_b_1(5),
      I4 => \data_bb_reg[14]_i_12_0\(3),
      I5 => in_b_1(6),
      O => \data_bb[14]_i_29_n_0\
    );
\data_bb[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_bb_reg[17]_i_6_n_6\,
      I1 => \data_bb_reg[17]_i_11_n_6\,
      I2 => \data_bb_reg[14]_i_10_n_3\,
      O => \data_bb[14]_i_3_n_0\
    );
\data_bb[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(5),
      I1 => in_b_1(3),
      I2 => \data_bb_reg[14]_i_12_0\(4),
      I3 => in_b_1(4),
      I4 => \data_bb_reg[14]_i_12_0\(3),
      I5 => in_b_1(5),
      O => \data_bb[14]_i_30_n_0\
    );
\data_bb[14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(5),
      I1 => in_b_1(2),
      I2 => \data_bb_reg[14]_i_12_0\(4),
      I3 => in_b_1(3),
      I4 => \data_bb_reg[14]_i_12_0\(3),
      I5 => in_b_1(4),
      O => \data_bb[14]_i_31_n_0\
    );
\data_bb[14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(5),
      I1 => in_b_1(1),
      I2 => \data_bb_reg[14]_i_12_0\(4),
      I3 => in_b_1(2),
      I4 => \data_bb_reg[14]_i_12_0\(3),
      I5 => in_b_1(3),
      O => \data_bb[14]_i_32_n_0\
    );
\data_bb[14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bb[14]_i_29_n_0\,
      I1 => \data_bb_reg[14]_i_12_0\(4),
      I2 => in_b_1(6),
      I3 => \data_bb[14]_i_38_n_0\,
      I4 => in_b_1(7),
      I5 => \data_bb_reg[14]_i_12_0\(3),
      O => \data_bb[14]_i_33_n_0\
    );
\data_bb[14]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bb[14]_i_30_n_0\,
      I1 => \data_bb_reg[14]_i_12_0\(4),
      I2 => in_b_1(5),
      I3 => \data_bb[14]_i_39_n_0\,
      I4 => in_b_1(6),
      I5 => \data_bb_reg[14]_i_12_0\(3),
      O => \data_bb[14]_i_34_n_0\
    );
\data_bb[14]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bb[14]_i_31_n_0\,
      I1 => \data_bb_reg[14]_i_12_0\(4),
      I2 => in_b_1(4),
      I3 => \data_bb[14]_i_40_n_0\,
      I4 => in_b_1(5),
      I5 => \data_bb_reg[14]_i_12_0\(3),
      O => \data_bb[14]_i_35_n_0\
    );
\data_bb[14]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bb[14]_i_32_n_0\,
      I1 => \data_bb_reg[14]_i_12_0\(4),
      I2 => in_b_1(3),
      I3 => \data_bb[14]_i_41_n_0\,
      I4 => in_b_1(4),
      I5 => \data_bb_reg[14]_i_12_0\(3),
      O => \data_bb[14]_i_36_n_0\
    );
\data_bb[14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(6),
      I1 => \data_bb_reg[14]_i_12_0\(2),
      O => \data_bb[14]_i_37_n_0\
    );
\data_bb[14]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(5),
      I1 => \data_bb_reg[14]_i_12_0\(5),
      O => \data_bb[14]_i_38_n_0\
    );
\data_bb[14]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(4),
      I1 => \data_bb_reg[14]_i_12_0\(5),
      O => \data_bb[14]_i_39_n_0\
    );
\data_bb[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_bb_reg[17]_i_6_n_7\,
      I1 => \data_bb_reg[17]_i_11_n_7\,
      I2 => \data_bb_reg[14]_i_11_n_4\,
      O => \data_bb[14]_i_4_n_0\
    );
\data_bb[14]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(3),
      I1 => \data_bb_reg[14]_i_12_0\(5),
      O => \data_bb[14]_i_40_n_0\
    );
\data_bb[14]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(2),
      I1 => \data_bb_reg[14]_i_12_0\(5),
      O => \data_bb[14]_i_41_n_0\
    );
\data_bb[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_n_4\,
      I1 => \data_bb_reg[14]_i_13_n_4\,
      I2 => \data_bb_reg[14]_i_11_n_5\,
      O => \data_bb[14]_i_5_n_0\
    );
\data_bb[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_bb_reg[17]_i_11_n_5\,
      I1 => \data_bb_reg[17]_i_6_n_5\,
      I2 => \data_bb_reg[17]_i_6_n_4\,
      I3 => \data_bb_reg[17]_i_11_n_4\,
      O => \data_bb[14]_i_6_n_0\
    );
\data_bb[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \data_bb_reg[14]_i_10_n_3\,
      I1 => \data_bb_reg[17]_i_11_n_6\,
      I2 => \data_bb_reg[17]_i_6_n_6\,
      I3 => \data_bb_reg[17]_i_6_n_5\,
      I4 => \data_bb_reg[17]_i_11_n_5\,
      O => \data_bb[14]_i_7_n_0\
    );
\data_bb[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_bb[14]_i_4_n_0\,
      I1 => \data_bb_reg[17]_i_11_n_6\,
      I2 => \data_bb_reg[17]_i_6_n_6\,
      I3 => \data_bb_reg[14]_i_10_n_3\,
      O => \data_bb[14]_i_8_n_0\
    );
\data_bb[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_bb_reg[17]_i_6_n_7\,
      I1 => \data_bb_reg[17]_i_11_n_7\,
      I2 => \data_bb_reg[14]_i_11_n_4\,
      I3 => \data_bb[14]_i_5_n_0\,
      O => \data_bb[14]_i_9_n_0\
    );
\data_bb[17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(6),
      I1 => in_b_1(7),
      I2 => \data_bb_reg[14]_i_12_0\(7),
      I3 => in_b_1(8),
      O => \data_bb[17]_i_10_n_0\
    );
\data_bb[17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(7),
      I1 => in_b_1(6),
      I2 => \data_bb_reg[14]_i_12_0\(6),
      I3 => in_b_1(7),
      O => \data_bb[17]_i_13_n_0\
    );
\data_bb[17]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(7),
      I1 => in_b_1(5),
      I2 => \data_bb_reg[14]_i_12_0\(6),
      I3 => in_b_1(6),
      O => \data_bb[17]_i_14_n_0\
    );
\data_bb[17]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(7),
      I1 => in_b_1(4),
      I2 => \data_bb_reg[14]_i_12_0\(6),
      I3 => in_b_1(5),
      O => \data_bb[17]_i_15_n_0\
    );
\data_bb[17]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(7),
      I1 => in_b_1(3),
      I2 => \data_bb_reg[14]_i_12_0\(6),
      I3 => in_b_1(4),
      O => \data_bb[17]_i_16_n_0\
    );
\data_bb[17]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_b_1(6),
      I1 => in_b_1(7),
      I2 => \data_bb_reg[14]_i_12_0\(7),
      I3 => in_b_1(8),
      I4 => \data_bb_reg[14]_i_12_0\(6),
      O => \data_bb[17]_i_17_n_0\
    );
\data_bb[17]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_b_1(5),
      I1 => in_b_1(6),
      I2 => \data_bb_reg[14]_i_12_0\(7),
      I3 => in_b_1(7),
      I4 => \data_bb_reg[14]_i_12_0\(6),
      O => \data_bb[17]_i_18_n_0\
    );
\data_bb[17]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_b_1(4),
      I1 => in_b_1(5),
      I2 => \data_bb_reg[14]_i_12_0\(7),
      I3 => in_b_1(6),
      I4 => \data_bb_reg[14]_i_12_0\(6),
      O => \data_bb[17]_i_19_n_0\
    );
\data_bb[17]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_b_1(3),
      I1 => in_b_1(4),
      I2 => \data_bb_reg[14]_i_12_0\(7),
      I3 => in_b_1(5),
      I4 => \data_bb_reg[14]_i_12_0\(6),
      O => \data_bb[17]_i_20_n_0\
    );
\data_bb[17]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(5),
      I1 => in_b_1(8),
      O => \data_bb[17]_i_21_n_0\
    );
\data_bb[17]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(5),
      I1 => in_b_1(7),
      I2 => \data_bb_reg[14]_i_12_0\(4),
      I3 => in_b_1(8),
      O => \data_bb[17]_i_22_n_0\
    );
\data_bb[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(5),
      I1 => in_b_1(6),
      I2 => \data_bb_reg[14]_i_12_0\(4),
      I3 => in_b_1(7),
      I4 => \data_bb_reg[14]_i_12_0\(3),
      I5 => in_b_1(8),
      O => \data_bb[17]_i_23_n_0\
    );
\data_bb[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(5),
      I1 => in_b_1(5),
      I2 => \data_bb_reg[14]_i_12_0\(4),
      I3 => in_b_1(6),
      I4 => \data_bb_reg[14]_i_12_0\(3),
      I5 => in_b_1(7),
      O => \data_bb[17]_i_24_n_0\
    );
\data_bb[17]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(8),
      I1 => \data_bb_reg[14]_i_12_0\(5),
      O => \data_bb[17]_i_25_n_0\
    );
\data_bb[17]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(4),
      I1 => in_b_1(7),
      I2 => \data_bb_reg[14]_i_12_0\(5),
      I3 => in_b_1(8),
      O => \data_bb[17]_i_26_n_0\
    );
\data_bb[17]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(3),
      I1 => in_b_1(6),
      I2 => in_b_1(7),
      I3 => \data_bb_reg[14]_i_12_0\(5),
      I4 => in_b_1(8),
      I5 => \data_bb_reg[14]_i_12_0\(4),
      O => \data_bb[17]_i_27_n_0\
    );
\data_bb[17]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bb[17]_i_24_n_0\,
      I1 => \data_bb_reg[14]_i_12_0\(4),
      I2 => in_b_1(7),
      I3 => \data_bb[17]_i_29_n_0\,
      I4 => in_b_1(8),
      I5 => \data_bb_reg[14]_i_12_0\(3),
      O => \data_bb[17]_i_28_n_0\
    );
\data_bb[17]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(6),
      I1 => \data_bb_reg[14]_i_12_0\(5),
      O => \data_bb[17]_i_29_n_0\
    );
\data_bb[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bb_reg[17]_i_11_n_4\,
      I1 => \data_bb_reg[17]_i_6_n_4\,
      O => \data_bb[17]_i_3_n_0\
    );
\data_bb[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \data_bb_reg[17]_i_12_n_3\,
      I1 => \data_bb_reg[17]_i_2_n_7\,
      I2 => \data_bb_reg[17]_i_2_n_6\,
      O => \data_bb[17]_i_4_n_0\
    );
\data_bb[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_bb_reg[17]_i_11_n_4\,
      I1 => \data_bb_reg[17]_i_6_n_4\,
      I2 => \data_bb_reg[17]_i_2_n_7\,
      I3 => \data_bb_reg[17]_i_12_n_3\,
      O => \data_bb[17]_i_5_n_0\
    );
\data_bb[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(8),
      I1 => \data_bb_reg[14]_i_12_0\(7),
      O => \data_bb[17]_i_7_n_0\
    );
\data_bb[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(7),
      I1 => in_b_1(7),
      I2 => \data_bb_reg[14]_i_12_0\(6),
      I3 => in_b_1(8),
      O => \data_bb[17]_i_8_n_0\
    );
\data_bb[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(8),
      I1 => \data_bb_reg[14]_i_12_0\(7),
      O => \data_bb[17]_i_9_n_0\
    );
\data_bb[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(1),
      I1 => in_b_1(2),
      I2 => \data_bb_reg[14]_i_12_0\(2),
      I3 => in_b_1(1),
      I4 => in_b_1(3),
      I5 => \data_bb_reg[14]_i_12_0\(0),
      O => \data_bb[2]_i_2_n_0\
    );
\data_bb[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(1),
      I1 => in_b_1(1),
      I2 => \data_bb_reg[14]_i_12_0\(2),
      I3 => in_b_1(0),
      O => \data_bb[2]_i_3_n_0\
    );
\data_bb[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(0),
      I1 => in_b_1(1),
      O => \data_bb[2]_i_4_n_0\
    );
\data_bb[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_b_1(2),
      I1 => \data_bb[2]_i_9_n_0\,
      I2 => in_b_1(1),
      I3 => \data_bb_reg[14]_i_12_0\(1),
      I4 => in_b_1(0),
      I5 => \data_bb_reg[14]_i_12_0\(2),
      O => \data_bb[2]_i_5_n_0\
    );
\data_bb[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_b_1(0),
      I1 => \data_bb_reg[14]_i_12_0\(2),
      I2 => in_b_1(1),
      I3 => \data_bb_reg[14]_i_12_0\(1),
      I4 => \data_bb_reg[14]_i_12_0\(0),
      I5 => in_b_1(2),
      O => \data_bb[2]_i_6_n_0\
    );
\data_bb[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(0),
      I1 => in_b_1(1),
      I2 => \data_bb_reg[14]_i_12_0\(1),
      I3 => in_b_1(0),
      O => \data_bb[2]_i_7_n_0\
    );
\data_bb[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_b_1(0),
      I1 => \data_bb_reg[14]_i_12_0\(0),
      O => \data_bb[2]_i_8_n_0\
    );
\data_bb[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(3),
      I1 => \data_bb_reg[14]_i_12_0\(0),
      O => \data_bb[2]_i_9_n_0\
    );
\data_bb[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bb_reg[10]_i_11_n_5\,
      I1 => \data_bb_reg[10]_i_10_n_6\,
      O => \data_bb[6]_i_2_n_0\
    );
\data_bb[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bb_reg[10]_i_10_n_7\,
      I1 => \data_bb_reg[10]_i_11_n_6\,
      O => \data_bb[6]_i_3_n_0\
    );
\data_bb[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bb_reg[2]_i_1_n_4\,
      I1 => \data_bb_reg[10]_i_11_n_7\,
      O => \data_bb[6]_i_4_n_0\
    );
\data_bb[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \data_bb_reg[14]_i_12_0\(6),
      I1 => in_b_1(0),
      I2 => \data_bb_reg[10]_i_11_n_4\,
      I3 => \data_bb_reg[10]_i_10_n_5\,
      I4 => \data_bb[6]_i_2_n_0\,
      O => \data_bb[6]_i_5_n_0\
    );
\data_bb[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \data_bb_reg[10]_i_11_n_5\,
      I1 => \data_bb_reg[10]_i_10_n_6\,
      I2 => \data_bb_reg[10]_i_10_n_7\,
      I3 => \data_bb_reg[10]_i_11_n_6\,
      O => \data_bb[6]_i_6_n_0\
    );
\data_bb[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_bb_reg[2]_i_1_n_4\,
      I1 => \data_bb_reg[10]_i_11_n_7\,
      I2 => \data_bb_reg[10]_i_11_n_6\,
      I3 => \data_bb_reg[10]_i_10_n_7\,
      O => \data_bb[6]_i_7_n_0\
    );
\data_bb[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_bb_reg[2]_i_1_n_4\,
      I1 => \data_bb_reg[10]_i_11_n_7\,
      O => \data_bb[6]_i_8_n_0\
    );
\data_bb_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(0),
      Q => data_bb(0)
    );
\data_bb_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(10),
      Q => data_bb(10)
    );
\data_bb_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bb_reg[6]_i_1_n_0\,
      CO(3) => \data_bb_reg[10]_i_1_n_0\,
      CO(2) => \data_bb_reg[10]_i_1_n_1\,
      CO(1) => \data_bb_reg[10]_i_1_n_2\,
      CO(0) => \data_bb_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_bb[10]_i_2_n_0\,
      DI(2) => \data_bb[10]_i_3_n_0\,
      DI(1) => \data_bb[10]_i_4_n_0\,
      DI(0) => \data_bb[10]_i_5_n_0\,
      O(3 downto 0) => data_bb0(10 downto 7),
      S(3) => \data_bb[10]_i_6_n_0\,
      S(2) => \data_bb[10]_i_7_n_0\,
      S(1) => \data_bb[10]_i_8_n_0\,
      S(0) => \data_bb[10]_i_9_n_0\
    );
\data_bb_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bb_reg[2]_i_1_n_0\,
      CO(3) => \data_bb_reg[10]_i_10_n_0\,
      CO(2) => \data_bb_reg[10]_i_10_n_1\,
      CO(1) => \data_bb_reg[10]_i_10_n_2\,
      CO(0) => \data_bb_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \data_bb[10]_i_12_n_0\,
      DI(2) => \data_bb[10]_i_13_n_0\,
      DI(1) => \data_bb[10]_i_14_n_0\,
      DI(0) => \data_bb[10]_i_15_n_0\,
      O(3) => \data_bb_reg[10]_i_10_n_4\,
      O(2) => \data_bb_reg[10]_i_10_n_5\,
      O(1) => \data_bb_reg[10]_i_10_n_6\,
      O(0) => \data_bb_reg[10]_i_10_n_7\,
      S(3) => \data_bb[10]_i_16_n_0\,
      S(2) => \data_bb[10]_i_17_n_0\,
      S(1) => \data_bb[10]_i_18_n_0\,
      S(0) => \data_bb[10]_i_19_n_0\
    );
\data_bb_reg[10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_bb_reg[10]_i_11_n_0\,
      CO(2) => \data_bb_reg[10]_i_11_n_1\,
      CO(1) => \data_bb_reg[10]_i_11_n_2\,
      CO(0) => \data_bb_reg[10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_bb[10]_i_20_n_0\,
      DI(2) => \data_bb[10]_i_21_n_0\,
      DI(1) => \data_bb[10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \data_bb_reg[10]_i_11_n_4\,
      O(2) => \data_bb_reg[10]_i_11_n_5\,
      O(1) => \data_bb_reg[10]_i_11_n_6\,
      O(0) => \data_bb_reg[10]_i_11_n_7\,
      S(3) => \data_bb[10]_i_23_n_0\,
      S(2) => \data_bb[10]_i_24_n_0\,
      S(1) => \data_bb[10]_i_25_n_0\,
      S(0) => \data_bb[10]_i_26_n_0\
    );
\data_bb_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(11),
      Q => data_bb(11)
    );
\data_bb_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(12),
      Q => data_bb(12)
    );
\data_bb_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(13),
      Q => data_bb(13)
    );
\data_bb_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(14),
      Q => data_bb(14)
    );
\data_bb_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bb_reg[10]_i_1_n_0\,
      CO(3) => \data_bb_reg[14]_i_1_n_0\,
      CO(2) => \data_bb_reg[14]_i_1_n_1\,
      CO(1) => \data_bb_reg[14]_i_1_n_2\,
      CO(0) => \data_bb_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_bb[14]_i_2_n_0\,
      DI(2) => \data_bb[14]_i_3_n_0\,
      DI(1) => \data_bb[14]_i_4_n_0\,
      DI(0) => \data_bb[14]_i_5_n_0\,
      O(3 downto 0) => data_bb0(14 downto 11),
      S(3) => \data_bb[14]_i_6_n_0\,
      S(2) => \data_bb[14]_i_7_n_0\,
      S(1) => \data_bb[14]_i_8_n_0\,
      S(0) => \data_bb[14]_i_9_n_0\
    );
\data_bb_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bb_reg[14]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_bb_reg[14]_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_bb_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_bb_reg[14]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_bb_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bb_reg[10]_i_10_n_0\,
      CO(3) => \data_bb_reg[14]_i_11_n_0\,
      CO(2) => \data_bb_reg[14]_i_11_n_1\,
      CO(1) => \data_bb_reg[14]_i_11_n_2\,
      CO(0) => \data_bb_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_bb[14]_i_14_n_0\,
      DI(2) => \data_bb[14]_i_15_n_0\,
      DI(1) => \data_bb[14]_i_16_n_0\,
      DI(0) => \data_bb[14]_i_17_n_0\,
      O(3) => \data_bb_reg[14]_i_11_n_4\,
      O(2) => \data_bb_reg[14]_i_11_n_5\,
      O(1) => \data_bb_reg[14]_i_11_n_6\,
      O(0) => \data_bb_reg[14]_i_11_n_7\,
      S(3) => \data_bb[14]_i_18_n_0\,
      S(2) => \data_bb[14]_i_19_n_0\,
      S(1) => \data_bb[14]_i_20_n_0\,
      S(0) => \data_bb[14]_i_21_n_0\
    );
\data_bb_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_bb_reg[14]_i_12_n_0\,
      CO(2) => \data_bb_reg[14]_i_12_n_1\,
      CO(1) => \data_bb_reg[14]_i_12_n_2\,
      CO(0) => \data_bb_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \data_bb[14]_i_22_n_0\,
      DI(2) => \data_bb[14]_i_23_n_0\,
      DI(1) => \data_bb[14]_i_24_n_0\,
      DI(0) => '0',
      O(3) => \data_bb_reg[14]_i_12_n_4\,
      O(2) => \data_bb_reg[14]_i_12_n_5\,
      O(1) => \data_bb_reg[14]_i_12_n_6\,
      O(0) => \data_bb_reg[14]_i_12_n_7\,
      S(3) => \data_bb[14]_i_25_n_0\,
      S(2) => \data_bb[14]_i_26_n_0\,
      S(1) => \data_bb[14]_i_27_n_0\,
      S(0) => \data_bb[14]_i_28_n_0\
    );
\data_bb_reg[14]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bb_reg[10]_i_11_n_0\,
      CO(3) => \data_bb_reg[14]_i_13_n_0\,
      CO(2) => \data_bb_reg[14]_i_13_n_1\,
      CO(1) => \data_bb_reg[14]_i_13_n_2\,
      CO(0) => \data_bb_reg[14]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \data_bb[14]_i_29_n_0\,
      DI(2) => \data_bb[14]_i_30_n_0\,
      DI(1) => \data_bb[14]_i_31_n_0\,
      DI(0) => \data_bb[14]_i_32_n_0\,
      O(3) => \data_bb_reg[14]_i_13_n_4\,
      O(2) => \data_bb_reg[14]_i_13_n_5\,
      O(1) => \data_bb_reg[14]_i_13_n_6\,
      O(0) => \data_bb_reg[14]_i_13_n_7\,
      S(3) => \data_bb[14]_i_33_n_0\,
      S(2) => \data_bb[14]_i_34_n_0\,
      S(1) => \data_bb[14]_i_35_n_0\,
      S(0) => \data_bb[14]_i_36_n_0\
    );
\data_bb_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(15),
      Q => data_bb(15)
    );
\data_bb_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(16),
      Q => data_bb(16)
    );
\data_bb_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(17),
      Q => data_bb(17)
    );
\data_bb_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bb_reg[14]_i_1_n_0\,
      CO(3 downto 2) => \NLW_data_bb_reg[17]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_bb_reg[17]_i_1_n_2\,
      CO(0) => \data_bb_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_bb_reg[17]_i_2_n_6\,
      DI(0) => \data_bb[17]_i_3_n_0\,
      O(3) => \NLW_data_bb_reg[17]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => data_bb0(17 downto 15),
      S(3) => '0',
      S(2) => \data_bb_reg[17]_i_2_n_5\,
      S(1) => \data_bb[17]_i_4_n_0\,
      S(0) => \data_bb[17]_i_5_n_0\
    );
\data_bb_reg[17]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bb_reg[14]_i_13_n_0\,
      CO(3) => \data_bb_reg[17]_i_11_n_0\,
      CO(2) => \data_bb_reg[17]_i_11_n_1\,
      CO(1) => \data_bb_reg[17]_i_11_n_2\,
      CO(0) => \data_bb_reg[17]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_bb[17]_i_21_n_0\,
      DI(2) => \data_bb[17]_i_22_n_0\,
      DI(1) => \data_bb[17]_i_23_n_0\,
      DI(0) => \data_bb[17]_i_24_n_0\,
      O(3) => \data_bb_reg[17]_i_11_n_4\,
      O(2) => \data_bb_reg[17]_i_11_n_5\,
      O(1) => \data_bb_reg[17]_i_11_n_6\,
      O(0) => \data_bb_reg[17]_i_11_n_7\,
      S(3) => \data_bb[17]_i_25_n_0\,
      S(2) => \data_bb[17]_i_26_n_0\,
      S(1) => \data_bb[17]_i_27_n_0\,
      S(0) => \data_bb[17]_i_28_n_0\
    );
\data_bb_reg[17]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bb_reg[17]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_bb_reg[17]_i_12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_bb_reg[17]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_bb_reg[17]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_bb_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bb_reg[17]_i_6_n_0\,
      CO(3 downto 2) => \NLW_data_bb_reg[17]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_bb_reg[17]_i_2_n_2\,
      CO(0) => \data_bb_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_bb[17]_i_7_n_0\,
      DI(0) => \data_bb[17]_i_8_n_0\,
      O(3) => \NLW_data_bb_reg[17]_i_2_O_UNCONNECTED\(3),
      O(2) => \data_bb_reg[17]_i_2_n_5\,
      O(1) => \data_bb_reg[17]_i_2_n_6\,
      O(0) => \data_bb_reg[17]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \data_bb[17]_i_9_n_0\,
      S(0) => \data_bb[17]_i_10_n_0\
    );
\data_bb_reg[17]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bb_reg[14]_i_12_n_0\,
      CO(3) => \data_bb_reg[17]_i_6_n_0\,
      CO(2) => \data_bb_reg[17]_i_6_n_1\,
      CO(1) => \data_bb_reg[17]_i_6_n_2\,
      CO(0) => \data_bb_reg[17]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \data_bb[17]_i_13_n_0\,
      DI(2) => \data_bb[17]_i_14_n_0\,
      DI(1) => \data_bb[17]_i_15_n_0\,
      DI(0) => \data_bb[17]_i_16_n_0\,
      O(3) => \data_bb_reg[17]_i_6_n_4\,
      O(2) => \data_bb_reg[17]_i_6_n_5\,
      O(1) => \data_bb_reg[17]_i_6_n_6\,
      O(0) => \data_bb_reg[17]_i_6_n_7\,
      S(3) => \data_bb[17]_i_17_n_0\,
      S(2) => \data_bb[17]_i_18_n_0\,
      S(1) => \data_bb[17]_i_19_n_0\,
      S(0) => \data_bb[17]_i_20_n_0\
    );
\data_bb_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(1),
      Q => data_bb(1)
    );
\data_bb_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(2),
      Q => data_bb(2)
    );
\data_bb_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_bb_reg[2]_i_1_n_0\,
      CO(2) => \data_bb_reg[2]_i_1_n_1\,
      CO(1) => \data_bb_reg[2]_i_1_n_2\,
      CO(0) => \data_bb_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_bb[2]_i_2_n_0\,
      DI(2) => \data_bb[2]_i_3_n_0\,
      DI(1) => \data_bb[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \data_bb_reg[2]_i_1_n_4\,
      O(2 downto 0) => data_bb0(2 downto 0),
      S(3) => \data_bb[2]_i_5_n_0\,
      S(2) => \data_bb[2]_i_6_n_0\,
      S(1) => \data_bb[2]_i_7_n_0\,
      S(0) => \data_bb[2]_i_8_n_0\
    );
\data_bb_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(3),
      Q => data_bb(3)
    );
\data_bb_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(4),
      Q => data_bb(4)
    );
\data_bb_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(5),
      Q => data_bb(5)
    );
\data_bb_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(6),
      Q => data_bb(6)
    );
\data_bb_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_bb_reg[6]_i_1_n_0\,
      CO(2) => \data_bb_reg[6]_i_1_n_1\,
      CO(1) => \data_bb_reg[6]_i_1_n_2\,
      CO(0) => \data_bb_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_bb[6]_i_2_n_0\,
      DI(2) => \data_bb[6]_i_3_n_0\,
      DI(1) => \data_bb[6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => data_bb0(6 downto 3),
      S(3) => \data_bb[6]_i_5_n_0\,
      S(2) => \data_bb[6]_i_6_n_0\,
      S(1) => \data_bb[6]_i_7_n_0\,
      S(0) => \data_bb[6]_i_8_n_0\
    );
\data_bb_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(7),
      Q => data_bb(7)
    );
\data_bb_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(8),
      Q => data_bb(8)
    );
\data_bb_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bb0(9),
      Q => data_bb(9)
    );
\data_bg[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(2),
      I1 => in_g_1(4),
      I2 => \data_bg_reg[14]_i_12_0\(1),
      I3 => in_g_1(5),
      I4 => \data_bg_reg[14]_i_12_0\(0),
      I5 => in_g_1(6),
      O => \data_bg[10]_i_12_n_0\
    );
\data_bg[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(2),
      I1 => in_g_1(3),
      I2 => \data_bg_reg[14]_i_12_0\(1),
      I3 => in_g_1(4),
      I4 => \data_bg_reg[14]_i_12_0\(0),
      I5 => in_g_1(5),
      O => \data_bg[10]_i_13_n_0\
    );
\data_bg[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(2),
      I1 => in_g_1(2),
      I2 => \data_bg_reg[14]_i_12_0\(1),
      I3 => in_g_1(3),
      I4 => \data_bg_reg[14]_i_12_0\(0),
      I5 => in_g_1(4),
      O => \data_bg[10]_i_14_n_0\
    );
\data_bg[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(2),
      I1 => in_g_1(1),
      I2 => \data_bg_reg[14]_i_12_0\(1),
      I3 => in_g_1(2),
      I4 => \data_bg_reg[14]_i_12_0\(0),
      I5 => in_g_1(3),
      O => \data_bg[10]_i_15_n_0\
    );
\data_bg[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bg[10]_i_12_n_0\,
      I1 => \data_bg_reg[14]_i_12_0\(1),
      I2 => in_g_1(6),
      I3 => \data_bg[10]_i_27_n_0\,
      I4 => in_g_1(7),
      I5 => \data_bg_reg[14]_i_12_0\(0),
      O => \data_bg[10]_i_16_n_0\
    );
\data_bg[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bg[10]_i_13_n_0\,
      I1 => \data_bg_reg[14]_i_12_0\(1),
      I2 => in_g_1(5),
      I3 => \data_bg[10]_i_28_n_0\,
      I4 => in_g_1(6),
      I5 => \data_bg_reg[14]_i_12_0\(0),
      O => \data_bg[10]_i_17_n_0\
    );
\data_bg[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bg[10]_i_14_n_0\,
      I1 => \data_bg_reg[14]_i_12_0\(1),
      I2 => in_g_1(4),
      I3 => \data_bg[10]_i_29_n_0\,
      I4 => in_g_1(5),
      I5 => \data_bg_reg[14]_i_12_0\(0),
      O => \data_bg[10]_i_18_n_0\
    );
\data_bg[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bg[10]_i_15_n_0\,
      I1 => \data_bg_reg[14]_i_12_0\(1),
      I2 => in_g_1(3),
      I3 => \data_bg[10]_i_30_n_0\,
      I4 => in_g_1(4),
      I5 => \data_bg_reg[14]_i_12_0\(0),
      O => \data_bg[10]_i_19_n_0\
    );
\data_bg[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_n_5\,
      I1 => \data_bg_reg[14]_i_13_n_5\,
      I2 => \data_bg_reg[14]_i_11_n_6\,
      O => \data_bg[10]_i_2_n_0\
    );
\data_bg[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(4),
      I1 => in_g_1(2),
      I2 => \data_bg_reg[14]_i_12_0\(5),
      I3 => in_g_1(1),
      I4 => in_g_1(3),
      I5 => \data_bg_reg[14]_i_12_0\(3),
      O => \data_bg[10]_i_20_n_0\
    );
\data_bg[10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(4),
      I1 => in_g_1(1),
      I2 => \data_bg_reg[14]_i_12_0\(5),
      I3 => in_g_1(0),
      O => \data_bg[10]_i_21_n_0\
    );
\data_bg[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(3),
      I1 => in_g_1(1),
      O => \data_bg[10]_i_22_n_0\
    );
\data_bg[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_g_1(2),
      I1 => \data_bg[10]_i_31_n_0\,
      I2 => in_g_1(1),
      I3 => \data_bg_reg[14]_i_12_0\(4),
      I4 => in_g_1(0),
      I5 => \data_bg_reg[14]_i_12_0\(5),
      O => \data_bg[10]_i_23_n_0\
    );
\data_bg[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_g_1(0),
      I1 => \data_bg_reg[14]_i_12_0\(5),
      I2 => in_g_1(1),
      I3 => \data_bg_reg[14]_i_12_0\(4),
      I4 => \data_bg_reg[14]_i_12_0\(3),
      I5 => in_g_1(2),
      O => \data_bg[10]_i_24_n_0\
    );
\data_bg[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(3),
      I1 => in_g_1(1),
      I2 => \data_bg_reg[14]_i_12_0\(4),
      I3 => in_g_1(0),
      O => \data_bg[10]_i_25_n_0\
    );
\data_bg[10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_g_1(0),
      I1 => \data_bg_reg[14]_i_12_0\(3),
      O => \data_bg[10]_i_26_n_0\
    );
\data_bg[10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(5),
      I1 => \data_bg_reg[14]_i_12_0\(2),
      O => \data_bg[10]_i_27_n_0\
    );
\data_bg[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(4),
      I1 => \data_bg_reg[14]_i_12_0\(2),
      O => \data_bg[10]_i_28_n_0\
    );
\data_bg[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(3),
      I1 => \data_bg_reg[14]_i_12_0\(2),
      O => \data_bg[10]_i_29_n_0\
    );
\data_bg[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_n_6\,
      I1 => \data_bg_reg[14]_i_13_n_6\,
      I2 => \data_bg_reg[14]_i_11_n_7\,
      O => \data_bg[10]_i_3_n_0\
    );
\data_bg[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(2),
      I1 => \data_bg_reg[14]_i_12_0\(2),
      O => \data_bg[10]_i_30_n_0\
    );
\data_bg[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(3),
      I1 => \data_bg_reg[14]_i_12_0\(3),
      O => \data_bg[10]_i_31_n_0\
    );
\data_bg[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_n_7\,
      I1 => \data_bg_reg[14]_i_13_n_7\,
      I2 => \data_bg_reg[10]_i_10_n_4\,
      O => \data_bg[10]_i_4_n_0\
    );
\data_bg[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(6),
      I1 => in_g_1(0),
      I2 => \data_bg_reg[10]_i_11_n_4\,
      I3 => \data_bg_reg[10]_i_10_n_5\,
      O => \data_bg[10]_i_5_n_0\
    );
\data_bg[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_n_4\,
      I1 => \data_bg_reg[14]_i_13_n_4\,
      I2 => \data_bg_reg[14]_i_11_n_5\,
      I3 => \data_bg[10]_i_2_n_0\,
      O => \data_bg[10]_i_6_n_0\
    );
\data_bg[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_n_5\,
      I1 => \data_bg_reg[14]_i_13_n_5\,
      I2 => \data_bg_reg[14]_i_11_n_6\,
      I3 => \data_bg[10]_i_3_n_0\,
      O => \data_bg[10]_i_7_n_0\
    );
\data_bg[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_n_6\,
      I1 => \data_bg_reg[14]_i_13_n_6\,
      I2 => \data_bg_reg[14]_i_11_n_7\,
      I3 => \data_bg[10]_i_4_n_0\,
      O => \data_bg[10]_i_8_n_0\
    );
\data_bg[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_n_7\,
      I1 => \data_bg_reg[14]_i_13_n_7\,
      I2 => \data_bg_reg[10]_i_10_n_4\,
      I3 => \data_bg[10]_i_5_n_0\,
      O => \data_bg[10]_i_9_n_0\
    );
\data_bg[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(2),
      I1 => in_g_1(8),
      O => \data_bg[14]_i_14_n_0\
    );
\data_bg[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(2),
      I1 => in_g_1(7),
      I2 => \data_bg_reg[14]_i_12_0\(1),
      I3 => in_g_1(8),
      O => \data_bg[14]_i_15_n_0\
    );
\data_bg[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(2),
      I1 => in_g_1(6),
      I2 => \data_bg_reg[14]_i_12_0\(1),
      I3 => in_g_1(7),
      I4 => \data_bg_reg[14]_i_12_0\(0),
      I5 => in_g_1(8),
      O => \data_bg[14]_i_16_n_0\
    );
\data_bg[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(2),
      I1 => in_g_1(5),
      I2 => \data_bg_reg[14]_i_12_0\(1),
      I3 => in_g_1(6),
      I4 => \data_bg_reg[14]_i_12_0\(0),
      I5 => in_g_1(7),
      O => \data_bg[14]_i_17_n_0\
    );
\data_bg[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(8),
      I1 => \data_bg_reg[14]_i_12_0\(2),
      O => \data_bg[14]_i_18_n_0\
    );
\data_bg[14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(1),
      I1 => in_g_1(7),
      I2 => \data_bg_reg[14]_i_12_0\(2),
      I3 => in_g_1(8),
      O => \data_bg[14]_i_19_n_0\
    );
\data_bg[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bg_reg[17]_i_11_n_5\,
      I1 => \data_bg_reg[17]_i_6_n_5\,
      O => \data_bg[14]_i_2_n_0\
    );
\data_bg[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(0),
      I1 => in_g_1(6),
      I2 => in_g_1(7),
      I3 => \data_bg_reg[14]_i_12_0\(2),
      I4 => in_g_1(8),
      I5 => \data_bg_reg[14]_i_12_0\(1),
      O => \data_bg[14]_i_20_n_0\
    );
\data_bg[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bg[14]_i_17_n_0\,
      I1 => \data_bg_reg[14]_i_12_0\(1),
      I2 => in_g_1(7),
      I3 => \data_bg[14]_i_37_n_0\,
      I4 => in_g_1(8),
      I5 => \data_bg_reg[14]_i_12_0\(0),
      O => \data_bg[14]_i_21_n_0\
    );
\data_bg[14]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(7),
      I1 => in_g_1(2),
      I2 => \data_bg_reg[14]_i_12_0\(6),
      I3 => in_g_1(3),
      O => \data_bg[14]_i_22_n_0\
    );
\data_bg[14]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(6),
      I1 => in_g_1(3),
      I2 => \data_bg_reg[14]_i_12_0\(7),
      I3 => in_g_1(2),
      O => \data_bg[14]_i_23_n_0\
    );
\data_bg[14]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(7),
      I1 => in_g_1(0),
      I2 => \data_bg_reg[14]_i_12_0\(6),
      I3 => in_g_1(1),
      O => \data_bg[14]_i_24_n_0\
    );
\data_bg[14]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_g_1(2),
      I1 => in_g_1(3),
      I2 => \data_bg_reg[14]_i_12_0\(7),
      I3 => in_g_1(4),
      I4 => \data_bg_reg[14]_i_12_0\(6),
      O => \data_bg[14]_i_25_n_0\
    );
\data_bg[14]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CAC6060"
    )
        port map (
      I0 => in_g_1(3),
      I1 => in_g_1(2),
      I2 => \data_bg_reg[14]_i_12_0\(6),
      I3 => in_g_1(1),
      I4 => \data_bg_reg[14]_i_12_0\(7),
      O => \data_bg[14]_i_26_n_0\
    );
\data_bg[14]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_g_1(0),
      I1 => in_g_1(1),
      I2 => \data_bg_reg[14]_i_12_0\(7),
      I3 => in_g_1(2),
      I4 => \data_bg_reg[14]_i_12_0\(6),
      O => \data_bg[14]_i_27_n_0\
    );
\data_bg[14]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(6),
      I1 => in_g_1(1),
      I2 => \data_bg_reg[14]_i_12_0\(7),
      I3 => in_g_1(0),
      O => \data_bg[14]_i_28_n_0\
    );
\data_bg[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(5),
      I1 => in_g_1(4),
      I2 => \data_bg_reg[14]_i_12_0\(4),
      I3 => in_g_1(5),
      I4 => \data_bg_reg[14]_i_12_0\(3),
      I5 => in_g_1(6),
      O => \data_bg[14]_i_29_n_0\
    );
\data_bg[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_bg_reg[17]_i_6_n_6\,
      I1 => \data_bg_reg[17]_i_11_n_6\,
      I2 => \data_bg_reg[14]_i_10_n_3\,
      O => \data_bg[14]_i_3_n_0\
    );
\data_bg[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(5),
      I1 => in_g_1(3),
      I2 => \data_bg_reg[14]_i_12_0\(4),
      I3 => in_g_1(4),
      I4 => \data_bg_reg[14]_i_12_0\(3),
      I5 => in_g_1(5),
      O => \data_bg[14]_i_30_n_0\
    );
\data_bg[14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(5),
      I1 => in_g_1(2),
      I2 => \data_bg_reg[14]_i_12_0\(4),
      I3 => in_g_1(3),
      I4 => \data_bg_reg[14]_i_12_0\(3),
      I5 => in_g_1(4),
      O => \data_bg[14]_i_31_n_0\
    );
\data_bg[14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(5),
      I1 => in_g_1(1),
      I2 => \data_bg_reg[14]_i_12_0\(4),
      I3 => in_g_1(2),
      I4 => \data_bg_reg[14]_i_12_0\(3),
      I5 => in_g_1(3),
      O => \data_bg[14]_i_32_n_0\
    );
\data_bg[14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bg[14]_i_29_n_0\,
      I1 => \data_bg_reg[14]_i_12_0\(4),
      I2 => in_g_1(6),
      I3 => \data_bg[14]_i_38_n_0\,
      I4 => in_g_1(7),
      I5 => \data_bg_reg[14]_i_12_0\(3),
      O => \data_bg[14]_i_33_n_0\
    );
\data_bg[14]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bg[14]_i_30_n_0\,
      I1 => \data_bg_reg[14]_i_12_0\(4),
      I2 => in_g_1(5),
      I3 => \data_bg[14]_i_39_n_0\,
      I4 => in_g_1(6),
      I5 => \data_bg_reg[14]_i_12_0\(3),
      O => \data_bg[14]_i_34_n_0\
    );
\data_bg[14]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bg[14]_i_31_n_0\,
      I1 => \data_bg_reg[14]_i_12_0\(4),
      I2 => in_g_1(4),
      I3 => \data_bg[14]_i_40_n_0\,
      I4 => in_g_1(5),
      I5 => \data_bg_reg[14]_i_12_0\(3),
      O => \data_bg[14]_i_35_n_0\
    );
\data_bg[14]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bg[14]_i_32_n_0\,
      I1 => \data_bg_reg[14]_i_12_0\(4),
      I2 => in_g_1(3),
      I3 => \data_bg[14]_i_41_n_0\,
      I4 => in_g_1(4),
      I5 => \data_bg_reg[14]_i_12_0\(3),
      O => \data_bg[14]_i_36_n_0\
    );
\data_bg[14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(6),
      I1 => \data_bg_reg[14]_i_12_0\(2),
      O => \data_bg[14]_i_37_n_0\
    );
\data_bg[14]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(5),
      I1 => \data_bg_reg[14]_i_12_0\(5),
      O => \data_bg[14]_i_38_n_0\
    );
\data_bg[14]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(4),
      I1 => \data_bg_reg[14]_i_12_0\(5),
      O => \data_bg[14]_i_39_n_0\
    );
\data_bg[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_bg_reg[17]_i_6_n_7\,
      I1 => \data_bg_reg[17]_i_11_n_7\,
      I2 => \data_bg_reg[14]_i_11_n_4\,
      O => \data_bg[14]_i_4_n_0\
    );
\data_bg[14]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(3),
      I1 => \data_bg_reg[14]_i_12_0\(5),
      O => \data_bg[14]_i_40_n_0\
    );
\data_bg[14]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(2),
      I1 => \data_bg_reg[14]_i_12_0\(5),
      O => \data_bg[14]_i_41_n_0\
    );
\data_bg[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_n_4\,
      I1 => \data_bg_reg[14]_i_13_n_4\,
      I2 => \data_bg_reg[14]_i_11_n_5\,
      O => \data_bg[14]_i_5_n_0\
    );
\data_bg[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_bg_reg[17]_i_11_n_5\,
      I1 => \data_bg_reg[17]_i_6_n_5\,
      I2 => \data_bg_reg[17]_i_6_n_4\,
      I3 => \data_bg_reg[17]_i_11_n_4\,
      O => \data_bg[14]_i_6_n_0\
    );
\data_bg[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \data_bg_reg[14]_i_10_n_3\,
      I1 => \data_bg_reg[17]_i_11_n_6\,
      I2 => \data_bg_reg[17]_i_6_n_6\,
      I3 => \data_bg_reg[17]_i_6_n_5\,
      I4 => \data_bg_reg[17]_i_11_n_5\,
      O => \data_bg[14]_i_7_n_0\
    );
\data_bg[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_bg[14]_i_4_n_0\,
      I1 => \data_bg_reg[17]_i_11_n_6\,
      I2 => \data_bg_reg[17]_i_6_n_6\,
      I3 => \data_bg_reg[14]_i_10_n_3\,
      O => \data_bg[14]_i_8_n_0\
    );
\data_bg[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_bg_reg[17]_i_6_n_7\,
      I1 => \data_bg_reg[17]_i_11_n_7\,
      I2 => \data_bg_reg[14]_i_11_n_4\,
      I3 => \data_bg[14]_i_5_n_0\,
      O => \data_bg[14]_i_9_n_0\
    );
\data_bg[17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(6),
      I1 => in_g_1(7),
      I2 => \data_bg_reg[14]_i_12_0\(7),
      I3 => in_g_1(8),
      O => \data_bg[17]_i_10_n_0\
    );
\data_bg[17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(7),
      I1 => in_g_1(6),
      I2 => \data_bg_reg[14]_i_12_0\(6),
      I3 => in_g_1(7),
      O => \data_bg[17]_i_13_n_0\
    );
\data_bg[17]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(7),
      I1 => in_g_1(5),
      I2 => \data_bg_reg[14]_i_12_0\(6),
      I3 => in_g_1(6),
      O => \data_bg[17]_i_14_n_0\
    );
\data_bg[17]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(7),
      I1 => in_g_1(4),
      I2 => \data_bg_reg[14]_i_12_0\(6),
      I3 => in_g_1(5),
      O => \data_bg[17]_i_15_n_0\
    );
\data_bg[17]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(7),
      I1 => in_g_1(3),
      I2 => \data_bg_reg[14]_i_12_0\(6),
      I3 => in_g_1(4),
      O => \data_bg[17]_i_16_n_0\
    );
\data_bg[17]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_g_1(6),
      I1 => in_g_1(7),
      I2 => \data_bg_reg[14]_i_12_0\(7),
      I3 => in_g_1(8),
      I4 => \data_bg_reg[14]_i_12_0\(6),
      O => \data_bg[17]_i_17_n_0\
    );
\data_bg[17]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_g_1(5),
      I1 => in_g_1(6),
      I2 => \data_bg_reg[14]_i_12_0\(7),
      I3 => in_g_1(7),
      I4 => \data_bg_reg[14]_i_12_0\(6),
      O => \data_bg[17]_i_18_n_0\
    );
\data_bg[17]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_g_1(4),
      I1 => in_g_1(5),
      I2 => \data_bg_reg[14]_i_12_0\(7),
      I3 => in_g_1(6),
      I4 => \data_bg_reg[14]_i_12_0\(6),
      O => \data_bg[17]_i_19_n_0\
    );
\data_bg[17]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_g_1(3),
      I1 => in_g_1(4),
      I2 => \data_bg_reg[14]_i_12_0\(7),
      I3 => in_g_1(5),
      I4 => \data_bg_reg[14]_i_12_0\(6),
      O => \data_bg[17]_i_20_n_0\
    );
\data_bg[17]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(5),
      I1 => in_g_1(8),
      O => \data_bg[17]_i_21_n_0\
    );
\data_bg[17]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(5),
      I1 => in_g_1(7),
      I2 => \data_bg_reg[14]_i_12_0\(4),
      I3 => in_g_1(8),
      O => \data_bg[17]_i_22_n_0\
    );
\data_bg[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(5),
      I1 => in_g_1(6),
      I2 => \data_bg_reg[14]_i_12_0\(4),
      I3 => in_g_1(7),
      I4 => \data_bg_reg[14]_i_12_0\(3),
      I5 => in_g_1(8),
      O => \data_bg[17]_i_23_n_0\
    );
\data_bg[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(5),
      I1 => in_g_1(5),
      I2 => \data_bg_reg[14]_i_12_0\(4),
      I3 => in_g_1(6),
      I4 => \data_bg_reg[14]_i_12_0\(3),
      I5 => in_g_1(7),
      O => \data_bg[17]_i_24_n_0\
    );
\data_bg[17]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(8),
      I1 => \data_bg_reg[14]_i_12_0\(5),
      O => \data_bg[17]_i_25_n_0\
    );
\data_bg[17]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(4),
      I1 => in_g_1(7),
      I2 => \data_bg_reg[14]_i_12_0\(5),
      I3 => in_g_1(8),
      O => \data_bg[17]_i_26_n_0\
    );
\data_bg[17]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(3),
      I1 => in_g_1(6),
      I2 => in_g_1(7),
      I3 => \data_bg_reg[14]_i_12_0\(5),
      I4 => in_g_1(8),
      I5 => \data_bg_reg[14]_i_12_0\(4),
      O => \data_bg[17]_i_27_n_0\
    );
\data_bg[17]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_bg[17]_i_24_n_0\,
      I1 => \data_bg_reg[14]_i_12_0\(4),
      I2 => in_g_1(7),
      I3 => \data_bg[17]_i_29_n_0\,
      I4 => in_g_1(8),
      I5 => \data_bg_reg[14]_i_12_0\(3),
      O => \data_bg[17]_i_28_n_0\
    );
\data_bg[17]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(6),
      I1 => \data_bg_reg[14]_i_12_0\(5),
      O => \data_bg[17]_i_29_n_0\
    );
\data_bg[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bg_reg[17]_i_11_n_4\,
      I1 => \data_bg_reg[17]_i_6_n_4\,
      O => \data_bg[17]_i_3_n_0\
    );
\data_bg[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \data_bg_reg[17]_i_12_n_3\,
      I1 => \data_bg_reg[17]_i_2_n_7\,
      I2 => \data_bg_reg[17]_i_2_n_6\,
      O => \data_bg[17]_i_4_n_0\
    );
\data_bg[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_bg_reg[17]_i_11_n_4\,
      I1 => \data_bg_reg[17]_i_6_n_4\,
      I2 => \data_bg_reg[17]_i_2_n_7\,
      I3 => \data_bg_reg[17]_i_12_n_3\,
      O => \data_bg[17]_i_5_n_0\
    );
\data_bg[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(8),
      I1 => \data_bg_reg[14]_i_12_0\(7),
      O => \data_bg[17]_i_7_n_0\
    );
\data_bg[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(7),
      I1 => in_g_1(7),
      I2 => \data_bg_reg[14]_i_12_0\(6),
      I3 => in_g_1(8),
      O => \data_bg[17]_i_8_n_0\
    );
\data_bg[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(8),
      I1 => \data_bg_reg[14]_i_12_0\(7),
      O => \data_bg[17]_i_9_n_0\
    );
\data_bg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(1),
      I1 => in_g_1(2),
      I2 => \data_bg_reg[14]_i_12_0\(2),
      I3 => in_g_1(1),
      I4 => in_g_1(3),
      I5 => \data_bg_reg[14]_i_12_0\(0),
      O => \data_bg[2]_i_2_n_0\
    );
\data_bg[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(1),
      I1 => in_g_1(1),
      I2 => \data_bg_reg[14]_i_12_0\(2),
      I3 => in_g_1(0),
      O => \data_bg[2]_i_3_n_0\
    );
\data_bg[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(0),
      I1 => in_g_1(1),
      O => \data_bg[2]_i_4_n_0\
    );
\data_bg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_g_1(2),
      I1 => \data_bg[2]_i_9_n_0\,
      I2 => in_g_1(1),
      I3 => \data_bg_reg[14]_i_12_0\(1),
      I4 => in_g_1(0),
      I5 => \data_bg_reg[14]_i_12_0\(2),
      O => \data_bg[2]_i_5_n_0\
    );
\data_bg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_g_1(0),
      I1 => \data_bg_reg[14]_i_12_0\(2),
      I2 => in_g_1(1),
      I3 => \data_bg_reg[14]_i_12_0\(1),
      I4 => \data_bg_reg[14]_i_12_0\(0),
      I5 => in_g_1(2),
      O => \data_bg[2]_i_6_n_0\
    );
\data_bg[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(0),
      I1 => in_g_1(1),
      I2 => \data_bg_reg[14]_i_12_0\(1),
      I3 => in_g_1(0),
      O => \data_bg[2]_i_7_n_0\
    );
\data_bg[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_g_1(0),
      I1 => \data_bg_reg[14]_i_12_0\(0),
      O => \data_bg[2]_i_8_n_0\
    );
\data_bg[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(3),
      I1 => \data_bg_reg[14]_i_12_0\(0),
      O => \data_bg[2]_i_9_n_0\
    );
\data_bg[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bg_reg[10]_i_11_n_5\,
      I1 => \data_bg_reg[10]_i_10_n_6\,
      O => \data_bg[6]_i_2_n_0\
    );
\data_bg[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bg_reg[10]_i_10_n_7\,
      I1 => \data_bg_reg[10]_i_11_n_6\,
      O => \data_bg[6]_i_3_n_0\
    );
\data_bg[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_bg_reg[2]_i_1_n_4\,
      I1 => \data_bg_reg[10]_i_11_n_7\,
      O => \data_bg[6]_i_4_n_0\
    );
\data_bg[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \data_bg_reg[14]_i_12_0\(6),
      I1 => in_g_1(0),
      I2 => \data_bg_reg[10]_i_11_n_4\,
      I3 => \data_bg_reg[10]_i_10_n_5\,
      I4 => \data_bg[6]_i_2_n_0\,
      O => \data_bg[6]_i_5_n_0\
    );
\data_bg[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \data_bg_reg[10]_i_11_n_5\,
      I1 => \data_bg_reg[10]_i_10_n_6\,
      I2 => \data_bg_reg[10]_i_10_n_7\,
      I3 => \data_bg_reg[10]_i_11_n_6\,
      O => \data_bg[6]_i_6_n_0\
    );
\data_bg[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_bg_reg[2]_i_1_n_4\,
      I1 => \data_bg_reg[10]_i_11_n_7\,
      I2 => \data_bg_reg[10]_i_11_n_6\,
      I3 => \data_bg_reg[10]_i_10_n_7\,
      O => \data_bg[6]_i_7_n_0\
    );
\data_bg[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_bg_reg[2]_i_1_n_4\,
      I1 => \data_bg_reg[10]_i_11_n_7\,
      O => \data_bg[6]_i_8_n_0\
    );
\data_bg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(0),
      Q => data_bg(0)
    );
\data_bg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(10),
      Q => data_bg(10)
    );
\data_bg_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bg_reg[6]_i_1_n_0\,
      CO(3) => \data_bg_reg[10]_i_1_n_0\,
      CO(2) => \data_bg_reg[10]_i_1_n_1\,
      CO(1) => \data_bg_reg[10]_i_1_n_2\,
      CO(0) => \data_bg_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_bg[10]_i_2_n_0\,
      DI(2) => \data_bg[10]_i_3_n_0\,
      DI(1) => \data_bg[10]_i_4_n_0\,
      DI(0) => \data_bg[10]_i_5_n_0\,
      O(3 downto 0) => data_bg0(10 downto 7),
      S(3) => \data_bg[10]_i_6_n_0\,
      S(2) => \data_bg[10]_i_7_n_0\,
      S(1) => \data_bg[10]_i_8_n_0\,
      S(0) => \data_bg[10]_i_9_n_0\
    );
\data_bg_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bg_reg[2]_i_1_n_0\,
      CO(3) => \data_bg_reg[10]_i_10_n_0\,
      CO(2) => \data_bg_reg[10]_i_10_n_1\,
      CO(1) => \data_bg_reg[10]_i_10_n_2\,
      CO(0) => \data_bg_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \data_bg[10]_i_12_n_0\,
      DI(2) => \data_bg[10]_i_13_n_0\,
      DI(1) => \data_bg[10]_i_14_n_0\,
      DI(0) => \data_bg[10]_i_15_n_0\,
      O(3) => \data_bg_reg[10]_i_10_n_4\,
      O(2) => \data_bg_reg[10]_i_10_n_5\,
      O(1) => \data_bg_reg[10]_i_10_n_6\,
      O(0) => \data_bg_reg[10]_i_10_n_7\,
      S(3) => \data_bg[10]_i_16_n_0\,
      S(2) => \data_bg[10]_i_17_n_0\,
      S(1) => \data_bg[10]_i_18_n_0\,
      S(0) => \data_bg[10]_i_19_n_0\
    );
\data_bg_reg[10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_bg_reg[10]_i_11_n_0\,
      CO(2) => \data_bg_reg[10]_i_11_n_1\,
      CO(1) => \data_bg_reg[10]_i_11_n_2\,
      CO(0) => \data_bg_reg[10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_bg[10]_i_20_n_0\,
      DI(2) => \data_bg[10]_i_21_n_0\,
      DI(1) => \data_bg[10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \data_bg_reg[10]_i_11_n_4\,
      O(2) => \data_bg_reg[10]_i_11_n_5\,
      O(1) => \data_bg_reg[10]_i_11_n_6\,
      O(0) => \data_bg_reg[10]_i_11_n_7\,
      S(3) => \data_bg[10]_i_23_n_0\,
      S(2) => \data_bg[10]_i_24_n_0\,
      S(1) => \data_bg[10]_i_25_n_0\,
      S(0) => \data_bg[10]_i_26_n_0\
    );
\data_bg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(11),
      Q => data_bg(11)
    );
\data_bg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(12),
      Q => data_bg(12)
    );
\data_bg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(13),
      Q => data_bg(13)
    );
\data_bg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(14),
      Q => data_bg(14)
    );
\data_bg_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bg_reg[10]_i_1_n_0\,
      CO(3) => \data_bg_reg[14]_i_1_n_0\,
      CO(2) => \data_bg_reg[14]_i_1_n_1\,
      CO(1) => \data_bg_reg[14]_i_1_n_2\,
      CO(0) => \data_bg_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_bg[14]_i_2_n_0\,
      DI(2) => \data_bg[14]_i_3_n_0\,
      DI(1) => \data_bg[14]_i_4_n_0\,
      DI(0) => \data_bg[14]_i_5_n_0\,
      O(3 downto 0) => data_bg0(14 downto 11),
      S(3) => \data_bg[14]_i_6_n_0\,
      S(2) => \data_bg[14]_i_7_n_0\,
      S(1) => \data_bg[14]_i_8_n_0\,
      S(0) => \data_bg[14]_i_9_n_0\
    );
\data_bg_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bg_reg[14]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_bg_reg[14]_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_bg_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_bg_reg[14]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_bg_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bg_reg[10]_i_10_n_0\,
      CO(3) => \data_bg_reg[14]_i_11_n_0\,
      CO(2) => \data_bg_reg[14]_i_11_n_1\,
      CO(1) => \data_bg_reg[14]_i_11_n_2\,
      CO(0) => \data_bg_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_bg[14]_i_14_n_0\,
      DI(2) => \data_bg[14]_i_15_n_0\,
      DI(1) => \data_bg[14]_i_16_n_0\,
      DI(0) => \data_bg[14]_i_17_n_0\,
      O(3) => \data_bg_reg[14]_i_11_n_4\,
      O(2) => \data_bg_reg[14]_i_11_n_5\,
      O(1) => \data_bg_reg[14]_i_11_n_6\,
      O(0) => \data_bg_reg[14]_i_11_n_7\,
      S(3) => \data_bg[14]_i_18_n_0\,
      S(2) => \data_bg[14]_i_19_n_0\,
      S(1) => \data_bg[14]_i_20_n_0\,
      S(0) => \data_bg[14]_i_21_n_0\
    );
\data_bg_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_bg_reg[14]_i_12_n_0\,
      CO(2) => \data_bg_reg[14]_i_12_n_1\,
      CO(1) => \data_bg_reg[14]_i_12_n_2\,
      CO(0) => \data_bg_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \data_bg[14]_i_22_n_0\,
      DI(2) => \data_bg[14]_i_23_n_0\,
      DI(1) => \data_bg[14]_i_24_n_0\,
      DI(0) => '0',
      O(3) => \data_bg_reg[14]_i_12_n_4\,
      O(2) => \data_bg_reg[14]_i_12_n_5\,
      O(1) => \data_bg_reg[14]_i_12_n_6\,
      O(0) => \data_bg_reg[14]_i_12_n_7\,
      S(3) => \data_bg[14]_i_25_n_0\,
      S(2) => \data_bg[14]_i_26_n_0\,
      S(1) => \data_bg[14]_i_27_n_0\,
      S(0) => \data_bg[14]_i_28_n_0\
    );
\data_bg_reg[14]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bg_reg[10]_i_11_n_0\,
      CO(3) => \data_bg_reg[14]_i_13_n_0\,
      CO(2) => \data_bg_reg[14]_i_13_n_1\,
      CO(1) => \data_bg_reg[14]_i_13_n_2\,
      CO(0) => \data_bg_reg[14]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \data_bg[14]_i_29_n_0\,
      DI(2) => \data_bg[14]_i_30_n_0\,
      DI(1) => \data_bg[14]_i_31_n_0\,
      DI(0) => \data_bg[14]_i_32_n_0\,
      O(3) => \data_bg_reg[14]_i_13_n_4\,
      O(2) => \data_bg_reg[14]_i_13_n_5\,
      O(1) => \data_bg_reg[14]_i_13_n_6\,
      O(0) => \data_bg_reg[14]_i_13_n_7\,
      S(3) => \data_bg[14]_i_33_n_0\,
      S(2) => \data_bg[14]_i_34_n_0\,
      S(1) => \data_bg[14]_i_35_n_0\,
      S(0) => \data_bg[14]_i_36_n_0\
    );
\data_bg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(15),
      Q => data_bg(15)
    );
\data_bg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(16),
      Q => data_bg(16)
    );
\data_bg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(17),
      Q => data_bg(17)
    );
\data_bg_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bg_reg[14]_i_1_n_0\,
      CO(3 downto 2) => \NLW_data_bg_reg[17]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_bg_reg[17]_i_1_n_2\,
      CO(0) => \data_bg_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_bg_reg[17]_i_2_n_6\,
      DI(0) => \data_bg[17]_i_3_n_0\,
      O(3) => \NLW_data_bg_reg[17]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => data_bg0(17 downto 15),
      S(3) => '0',
      S(2) => \data_bg_reg[17]_i_2_n_5\,
      S(1) => \data_bg[17]_i_4_n_0\,
      S(0) => \data_bg[17]_i_5_n_0\
    );
\data_bg_reg[17]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bg_reg[14]_i_13_n_0\,
      CO(3) => \data_bg_reg[17]_i_11_n_0\,
      CO(2) => \data_bg_reg[17]_i_11_n_1\,
      CO(1) => \data_bg_reg[17]_i_11_n_2\,
      CO(0) => \data_bg_reg[17]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_bg[17]_i_21_n_0\,
      DI(2) => \data_bg[17]_i_22_n_0\,
      DI(1) => \data_bg[17]_i_23_n_0\,
      DI(0) => \data_bg[17]_i_24_n_0\,
      O(3) => \data_bg_reg[17]_i_11_n_4\,
      O(2) => \data_bg_reg[17]_i_11_n_5\,
      O(1) => \data_bg_reg[17]_i_11_n_6\,
      O(0) => \data_bg_reg[17]_i_11_n_7\,
      S(3) => \data_bg[17]_i_25_n_0\,
      S(2) => \data_bg[17]_i_26_n_0\,
      S(1) => \data_bg[17]_i_27_n_0\,
      S(0) => \data_bg[17]_i_28_n_0\
    );
\data_bg_reg[17]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bg_reg[17]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_bg_reg[17]_i_12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_bg_reg[17]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_bg_reg[17]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_bg_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bg_reg[17]_i_6_n_0\,
      CO(3 downto 2) => \NLW_data_bg_reg[17]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_bg_reg[17]_i_2_n_2\,
      CO(0) => \data_bg_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_bg[17]_i_7_n_0\,
      DI(0) => \data_bg[17]_i_8_n_0\,
      O(3) => \NLW_data_bg_reg[17]_i_2_O_UNCONNECTED\(3),
      O(2) => \data_bg_reg[17]_i_2_n_5\,
      O(1) => \data_bg_reg[17]_i_2_n_6\,
      O(0) => \data_bg_reg[17]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \data_bg[17]_i_9_n_0\,
      S(0) => \data_bg[17]_i_10_n_0\
    );
\data_bg_reg[17]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_bg_reg[14]_i_12_n_0\,
      CO(3) => \data_bg_reg[17]_i_6_n_0\,
      CO(2) => \data_bg_reg[17]_i_6_n_1\,
      CO(1) => \data_bg_reg[17]_i_6_n_2\,
      CO(0) => \data_bg_reg[17]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \data_bg[17]_i_13_n_0\,
      DI(2) => \data_bg[17]_i_14_n_0\,
      DI(1) => \data_bg[17]_i_15_n_0\,
      DI(0) => \data_bg[17]_i_16_n_0\,
      O(3) => \data_bg_reg[17]_i_6_n_4\,
      O(2) => \data_bg_reg[17]_i_6_n_5\,
      O(1) => \data_bg_reg[17]_i_6_n_6\,
      O(0) => \data_bg_reg[17]_i_6_n_7\,
      S(3) => \data_bg[17]_i_17_n_0\,
      S(2) => \data_bg[17]_i_18_n_0\,
      S(1) => \data_bg[17]_i_19_n_0\,
      S(0) => \data_bg[17]_i_20_n_0\
    );
\data_bg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(1),
      Q => data_bg(1)
    );
\data_bg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(2),
      Q => data_bg(2)
    );
\data_bg_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_bg_reg[2]_i_1_n_0\,
      CO(2) => \data_bg_reg[2]_i_1_n_1\,
      CO(1) => \data_bg_reg[2]_i_1_n_2\,
      CO(0) => \data_bg_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_bg[2]_i_2_n_0\,
      DI(2) => \data_bg[2]_i_3_n_0\,
      DI(1) => \data_bg[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \data_bg_reg[2]_i_1_n_4\,
      O(2 downto 0) => data_bg0(2 downto 0),
      S(3) => \data_bg[2]_i_5_n_0\,
      S(2) => \data_bg[2]_i_6_n_0\,
      S(1) => \data_bg[2]_i_7_n_0\,
      S(0) => \data_bg[2]_i_8_n_0\
    );
\data_bg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(3),
      Q => data_bg(3)
    );
\data_bg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(4),
      Q => data_bg(4)
    );
\data_bg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(5),
      Q => data_bg(5)
    );
\data_bg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(6),
      Q => data_bg(6)
    );
\data_bg_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_bg_reg[6]_i_1_n_0\,
      CO(2) => \data_bg_reg[6]_i_1_n_1\,
      CO(1) => \data_bg_reg[6]_i_1_n_2\,
      CO(0) => \data_bg_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_bg[6]_i_2_n_0\,
      DI(2) => \data_bg[6]_i_3_n_0\,
      DI(1) => \data_bg[6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => data_bg0(6 downto 3),
      S(3) => \data_bg[6]_i_5_n_0\,
      S(2) => \data_bg[6]_i_6_n_0\,
      S(1) => \data_bg[6]_i_7_n_0\,
      S(0) => \data_bg[6]_i_8_n_0\
    );
\data_bg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(7),
      Q => data_bg(7)
    );
\data_bg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(8),
      Q => data_bg(8)
    );
\data_bg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_bg0(9),
      Q => data_bg(9)
    );
\data_br[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(2),
      I1 => in_r_1(4),
      I2 => \data_br_reg[14]_i_12_0\(1),
      I3 => in_r_1(5),
      I4 => \data_br_reg[14]_i_12_0\(0),
      I5 => in_r_1(6),
      O => \data_br[10]_i_12_n_0\
    );
\data_br[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(2),
      I1 => in_r_1(3),
      I2 => \data_br_reg[14]_i_12_0\(1),
      I3 => in_r_1(4),
      I4 => \data_br_reg[14]_i_12_0\(0),
      I5 => in_r_1(5),
      O => \data_br[10]_i_13_n_0\
    );
\data_br[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(2),
      I1 => in_r_1(2),
      I2 => \data_br_reg[14]_i_12_0\(1),
      I3 => in_r_1(3),
      I4 => \data_br_reg[14]_i_12_0\(0),
      I5 => in_r_1(4),
      O => \data_br[10]_i_14_n_0\
    );
\data_br[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(2),
      I1 => in_r_1(1),
      I2 => \data_br_reg[14]_i_12_0\(1),
      I3 => in_r_1(2),
      I4 => \data_br_reg[14]_i_12_0\(0),
      I5 => in_r_1(3),
      O => \data_br[10]_i_15_n_0\
    );
\data_br[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_br[10]_i_12_n_0\,
      I1 => \data_br_reg[14]_i_12_0\(1),
      I2 => in_r_1(6),
      I3 => \data_br[10]_i_27_n_0\,
      I4 => in_r_1(7),
      I5 => \data_br_reg[14]_i_12_0\(0),
      O => \data_br[10]_i_16_n_0\
    );
\data_br[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_br[10]_i_13_n_0\,
      I1 => \data_br_reg[14]_i_12_0\(1),
      I2 => in_r_1(5),
      I3 => \data_br[10]_i_28_n_0\,
      I4 => in_r_1(6),
      I5 => \data_br_reg[14]_i_12_0\(0),
      O => \data_br[10]_i_17_n_0\
    );
\data_br[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_br[10]_i_14_n_0\,
      I1 => \data_br_reg[14]_i_12_0\(1),
      I2 => in_r_1(4),
      I3 => \data_br[10]_i_29_n_0\,
      I4 => in_r_1(5),
      I5 => \data_br_reg[14]_i_12_0\(0),
      O => \data_br[10]_i_18_n_0\
    );
\data_br[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_br[10]_i_15_n_0\,
      I1 => \data_br_reg[14]_i_12_0\(1),
      I2 => in_r_1(3),
      I3 => \data_br[10]_i_30_n_0\,
      I4 => in_r_1(4),
      I5 => \data_br_reg[14]_i_12_0\(0),
      O => \data_br[10]_i_19_n_0\
    );
\data_br[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_n_5\,
      I1 => \data_br_reg[14]_i_13_n_5\,
      I2 => \data_br_reg[14]_i_11_n_6\,
      O => \data_br[10]_i_2_n_0\
    );
\data_br[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(4),
      I1 => in_r_1(2),
      I2 => \data_br_reg[14]_i_12_0\(5),
      I3 => in_r_1(1),
      I4 => in_r_1(3),
      I5 => \data_br_reg[14]_i_12_0\(3),
      O => \data_br[10]_i_20_n_0\
    );
\data_br[10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(4),
      I1 => in_r_1(1),
      I2 => \data_br_reg[14]_i_12_0\(5),
      I3 => in_r_1(0),
      O => \data_br[10]_i_21_n_0\
    );
\data_br[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(3),
      I1 => in_r_1(1),
      O => \data_br[10]_i_22_n_0\
    );
\data_br[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_r_1(2),
      I1 => \data_br[10]_i_31_n_0\,
      I2 => in_r_1(1),
      I3 => \data_br_reg[14]_i_12_0\(4),
      I4 => in_r_1(0),
      I5 => \data_br_reg[14]_i_12_0\(5),
      O => \data_br[10]_i_23_n_0\
    );
\data_br[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_r_1(0),
      I1 => \data_br_reg[14]_i_12_0\(5),
      I2 => in_r_1(1),
      I3 => \data_br_reg[14]_i_12_0\(4),
      I4 => \data_br_reg[14]_i_12_0\(3),
      I5 => in_r_1(2),
      O => \data_br[10]_i_24_n_0\
    );
\data_br[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(3),
      I1 => in_r_1(1),
      I2 => \data_br_reg[14]_i_12_0\(4),
      I3 => in_r_1(0),
      O => \data_br[10]_i_25_n_0\
    );
\data_br[10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_r_1(0),
      I1 => \data_br_reg[14]_i_12_0\(3),
      O => \data_br[10]_i_26_n_0\
    );
\data_br[10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(5),
      I1 => \data_br_reg[14]_i_12_0\(2),
      O => \data_br[10]_i_27_n_0\
    );
\data_br[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(4),
      I1 => \data_br_reg[14]_i_12_0\(2),
      O => \data_br[10]_i_28_n_0\
    );
\data_br[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(3),
      I1 => \data_br_reg[14]_i_12_0\(2),
      O => \data_br[10]_i_29_n_0\
    );
\data_br[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_n_6\,
      I1 => \data_br_reg[14]_i_13_n_6\,
      I2 => \data_br_reg[14]_i_11_n_7\,
      O => \data_br[10]_i_3_n_0\
    );
\data_br[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(2),
      I1 => \data_br_reg[14]_i_12_0\(2),
      O => \data_br[10]_i_30_n_0\
    );
\data_br[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(3),
      I1 => \data_br_reg[14]_i_12_0\(3),
      O => \data_br[10]_i_31_n_0\
    );
\data_br[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_n_7\,
      I1 => \data_br_reg[14]_i_13_n_7\,
      I2 => \data_br_reg[10]_i_10_n_4\,
      O => \data_br[10]_i_4_n_0\
    );
\data_br[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(6),
      I1 => in_r_1(0),
      I2 => \data_br_reg[10]_i_11_n_4\,
      I3 => \data_br_reg[10]_i_10_n_5\,
      O => \data_br[10]_i_5_n_0\
    );
\data_br[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_n_4\,
      I1 => \data_br_reg[14]_i_13_n_4\,
      I2 => \data_br_reg[14]_i_11_n_5\,
      I3 => \data_br[10]_i_2_n_0\,
      O => \data_br[10]_i_6_n_0\
    );
\data_br[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_n_5\,
      I1 => \data_br_reg[14]_i_13_n_5\,
      I2 => \data_br_reg[14]_i_11_n_6\,
      I3 => \data_br[10]_i_3_n_0\,
      O => \data_br[10]_i_7_n_0\
    );
\data_br[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_n_6\,
      I1 => \data_br_reg[14]_i_13_n_6\,
      I2 => \data_br_reg[14]_i_11_n_7\,
      I3 => \data_br[10]_i_4_n_0\,
      O => \data_br[10]_i_8_n_0\
    );
\data_br[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_n_7\,
      I1 => \data_br_reg[14]_i_13_n_7\,
      I2 => \data_br_reg[10]_i_10_n_4\,
      I3 => \data_br[10]_i_5_n_0\,
      O => \data_br[10]_i_9_n_0\
    );
\data_br[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(2),
      I1 => in_r_1(8),
      O => \data_br[14]_i_14_n_0\
    );
\data_br[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(2),
      I1 => in_r_1(7),
      I2 => \data_br_reg[14]_i_12_0\(1),
      I3 => in_r_1(8),
      O => \data_br[14]_i_15_n_0\
    );
\data_br[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(2),
      I1 => in_r_1(6),
      I2 => \data_br_reg[14]_i_12_0\(1),
      I3 => in_r_1(7),
      I4 => \data_br_reg[14]_i_12_0\(0),
      I5 => in_r_1(8),
      O => \data_br[14]_i_16_n_0\
    );
\data_br[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(2),
      I1 => in_r_1(5),
      I2 => \data_br_reg[14]_i_12_0\(1),
      I3 => in_r_1(6),
      I4 => \data_br_reg[14]_i_12_0\(0),
      I5 => in_r_1(7),
      O => \data_br[14]_i_17_n_0\
    );
\data_br[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(8),
      I1 => \data_br_reg[14]_i_12_0\(2),
      O => \data_br[14]_i_18_n_0\
    );
\data_br[14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(1),
      I1 => in_r_1(7),
      I2 => \data_br_reg[14]_i_12_0\(2),
      I3 => in_r_1(8),
      O => \data_br[14]_i_19_n_0\
    );
\data_br[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_br_reg[17]_i_11_n_5\,
      I1 => \data_br_reg[17]_i_6_n_5\,
      O => \data_br[14]_i_2_n_0\
    );
\data_br[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(0),
      I1 => in_r_1(6),
      I2 => in_r_1(7),
      I3 => \data_br_reg[14]_i_12_0\(2),
      I4 => in_r_1(8),
      I5 => \data_br_reg[14]_i_12_0\(1),
      O => \data_br[14]_i_20_n_0\
    );
\data_br[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_br[14]_i_17_n_0\,
      I1 => \data_br_reg[14]_i_12_0\(1),
      I2 => in_r_1(7),
      I3 => \data_br[14]_i_37_n_0\,
      I4 => in_r_1(8),
      I5 => \data_br_reg[14]_i_12_0\(0),
      O => \data_br[14]_i_21_n_0\
    );
\data_br[14]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(7),
      I1 => in_r_1(2),
      I2 => \data_br_reg[14]_i_12_0\(6),
      I3 => in_r_1(3),
      O => \data_br[14]_i_22_n_0\
    );
\data_br[14]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(6),
      I1 => in_r_1(3),
      I2 => \data_br_reg[14]_i_12_0\(7),
      I3 => in_r_1(2),
      O => \data_br[14]_i_23_n_0\
    );
\data_br[14]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(7),
      I1 => in_r_1(0),
      I2 => \data_br_reg[14]_i_12_0\(6),
      I3 => in_r_1(1),
      O => \data_br[14]_i_24_n_0\
    );
\data_br[14]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_r_1(2),
      I1 => in_r_1(3),
      I2 => \data_br_reg[14]_i_12_0\(7),
      I3 => in_r_1(4),
      I4 => \data_br_reg[14]_i_12_0\(6),
      O => \data_br[14]_i_25_n_0\
    );
\data_br[14]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CAC6060"
    )
        port map (
      I0 => in_r_1(3),
      I1 => in_r_1(2),
      I2 => \data_br_reg[14]_i_12_0\(6),
      I3 => in_r_1(1),
      I4 => \data_br_reg[14]_i_12_0\(7),
      O => \data_br[14]_i_26_n_0\
    );
\data_br[14]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_r_1(0),
      I1 => in_r_1(1),
      I2 => \data_br_reg[14]_i_12_0\(7),
      I3 => in_r_1(2),
      I4 => \data_br_reg[14]_i_12_0\(6),
      O => \data_br[14]_i_27_n_0\
    );
\data_br[14]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(6),
      I1 => in_r_1(1),
      I2 => \data_br_reg[14]_i_12_0\(7),
      I3 => in_r_1(0),
      O => \data_br[14]_i_28_n_0\
    );
\data_br[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(5),
      I1 => in_r_1(4),
      I2 => \data_br_reg[14]_i_12_0\(4),
      I3 => in_r_1(5),
      I4 => \data_br_reg[14]_i_12_0\(3),
      I5 => in_r_1(6),
      O => \data_br[14]_i_29_n_0\
    );
\data_br[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_br_reg[17]_i_6_n_6\,
      I1 => \data_br_reg[17]_i_11_n_6\,
      I2 => \data_br_reg[14]_i_10_n_3\,
      O => \data_br[14]_i_3_n_0\
    );
\data_br[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(5),
      I1 => in_r_1(3),
      I2 => \data_br_reg[14]_i_12_0\(4),
      I3 => in_r_1(4),
      I4 => \data_br_reg[14]_i_12_0\(3),
      I5 => in_r_1(5),
      O => \data_br[14]_i_30_n_0\
    );
\data_br[14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(5),
      I1 => in_r_1(2),
      I2 => \data_br_reg[14]_i_12_0\(4),
      I3 => in_r_1(3),
      I4 => \data_br_reg[14]_i_12_0\(3),
      I5 => in_r_1(4),
      O => \data_br[14]_i_31_n_0\
    );
\data_br[14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(5),
      I1 => in_r_1(1),
      I2 => \data_br_reg[14]_i_12_0\(4),
      I3 => in_r_1(2),
      I4 => \data_br_reg[14]_i_12_0\(3),
      I5 => in_r_1(3),
      O => \data_br[14]_i_32_n_0\
    );
\data_br[14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_br[14]_i_29_n_0\,
      I1 => \data_br_reg[14]_i_12_0\(4),
      I2 => in_r_1(6),
      I3 => \data_br[14]_i_38_n_0\,
      I4 => in_r_1(7),
      I5 => \data_br_reg[14]_i_12_0\(3),
      O => \data_br[14]_i_33_n_0\
    );
\data_br[14]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_br[14]_i_30_n_0\,
      I1 => \data_br_reg[14]_i_12_0\(4),
      I2 => in_r_1(5),
      I3 => \data_br[14]_i_39_n_0\,
      I4 => in_r_1(6),
      I5 => \data_br_reg[14]_i_12_0\(3),
      O => \data_br[14]_i_34_n_0\
    );
\data_br[14]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_br[14]_i_31_n_0\,
      I1 => \data_br_reg[14]_i_12_0\(4),
      I2 => in_r_1(4),
      I3 => \data_br[14]_i_40_n_0\,
      I4 => in_r_1(5),
      I5 => \data_br_reg[14]_i_12_0\(3),
      O => \data_br[14]_i_35_n_0\
    );
\data_br[14]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_br[14]_i_32_n_0\,
      I1 => \data_br_reg[14]_i_12_0\(4),
      I2 => in_r_1(3),
      I3 => \data_br[14]_i_41_n_0\,
      I4 => in_r_1(4),
      I5 => \data_br_reg[14]_i_12_0\(3),
      O => \data_br[14]_i_36_n_0\
    );
\data_br[14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(6),
      I1 => \data_br_reg[14]_i_12_0\(2),
      O => \data_br[14]_i_37_n_0\
    );
\data_br[14]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(5),
      I1 => \data_br_reg[14]_i_12_0\(5),
      O => \data_br[14]_i_38_n_0\
    );
\data_br[14]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(4),
      I1 => \data_br_reg[14]_i_12_0\(5),
      O => \data_br[14]_i_39_n_0\
    );
\data_br[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_br_reg[17]_i_6_n_7\,
      I1 => \data_br_reg[17]_i_11_n_7\,
      I2 => \data_br_reg[14]_i_11_n_4\,
      O => \data_br[14]_i_4_n_0\
    );
\data_br[14]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(3),
      I1 => \data_br_reg[14]_i_12_0\(5),
      O => \data_br[14]_i_40_n_0\
    );
\data_br[14]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(2),
      I1 => \data_br_reg[14]_i_12_0\(5),
      O => \data_br[14]_i_41_n_0\
    );
\data_br[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_n_4\,
      I1 => \data_br_reg[14]_i_13_n_4\,
      I2 => \data_br_reg[14]_i_11_n_5\,
      O => \data_br[14]_i_5_n_0\
    );
\data_br[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_br_reg[17]_i_11_n_5\,
      I1 => \data_br_reg[17]_i_6_n_5\,
      I2 => \data_br_reg[17]_i_6_n_4\,
      I3 => \data_br_reg[17]_i_11_n_4\,
      O => \data_br[14]_i_6_n_0\
    );
\data_br[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \data_br_reg[14]_i_10_n_3\,
      I1 => \data_br_reg[17]_i_11_n_6\,
      I2 => \data_br_reg[17]_i_6_n_6\,
      I3 => \data_br_reg[17]_i_6_n_5\,
      I4 => \data_br_reg[17]_i_11_n_5\,
      O => \data_br[14]_i_7_n_0\
    );
\data_br[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_br[14]_i_4_n_0\,
      I1 => \data_br_reg[17]_i_11_n_6\,
      I2 => \data_br_reg[17]_i_6_n_6\,
      I3 => \data_br_reg[14]_i_10_n_3\,
      O => \data_br[14]_i_8_n_0\
    );
\data_br[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_br_reg[17]_i_6_n_7\,
      I1 => \data_br_reg[17]_i_11_n_7\,
      I2 => \data_br_reg[14]_i_11_n_4\,
      I3 => \data_br[14]_i_5_n_0\,
      O => \data_br[14]_i_9_n_0\
    );
\data_br[17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(6),
      I1 => in_r_1(7),
      I2 => \data_br_reg[14]_i_12_0\(7),
      I3 => in_r_1(8),
      O => \data_br[17]_i_10_n_0\
    );
\data_br[17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(7),
      I1 => in_r_1(6),
      I2 => \data_br_reg[14]_i_12_0\(6),
      I3 => in_r_1(7),
      O => \data_br[17]_i_13_n_0\
    );
\data_br[17]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(7),
      I1 => in_r_1(5),
      I2 => \data_br_reg[14]_i_12_0\(6),
      I3 => in_r_1(6),
      O => \data_br[17]_i_14_n_0\
    );
\data_br[17]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(7),
      I1 => in_r_1(4),
      I2 => \data_br_reg[14]_i_12_0\(6),
      I3 => in_r_1(5),
      O => \data_br[17]_i_15_n_0\
    );
\data_br[17]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(7),
      I1 => in_r_1(3),
      I2 => \data_br_reg[14]_i_12_0\(6),
      I3 => in_r_1(4),
      O => \data_br[17]_i_16_n_0\
    );
\data_br[17]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_r_1(6),
      I1 => in_r_1(7),
      I2 => \data_br_reg[14]_i_12_0\(7),
      I3 => in_r_1(8),
      I4 => \data_br_reg[14]_i_12_0\(6),
      O => \data_br[17]_i_17_n_0\
    );
\data_br[17]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_r_1(5),
      I1 => in_r_1(6),
      I2 => \data_br_reg[14]_i_12_0\(7),
      I3 => in_r_1(7),
      I4 => \data_br_reg[14]_i_12_0\(6),
      O => \data_br[17]_i_18_n_0\
    );
\data_br[17]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_r_1(4),
      I1 => in_r_1(5),
      I2 => \data_br_reg[14]_i_12_0\(7),
      I3 => in_r_1(6),
      I4 => \data_br_reg[14]_i_12_0\(6),
      O => \data_br[17]_i_19_n_0\
    );
\data_br[17]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_r_1(3),
      I1 => in_r_1(4),
      I2 => \data_br_reg[14]_i_12_0\(7),
      I3 => in_r_1(5),
      I4 => \data_br_reg[14]_i_12_0\(6),
      O => \data_br[17]_i_20_n_0\
    );
\data_br[17]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(5),
      I1 => in_r_1(8),
      O => \data_br[17]_i_21_n_0\
    );
\data_br[17]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(5),
      I1 => in_r_1(7),
      I2 => \data_br_reg[14]_i_12_0\(4),
      I3 => in_r_1(8),
      O => \data_br[17]_i_22_n_0\
    );
\data_br[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(5),
      I1 => in_r_1(6),
      I2 => \data_br_reg[14]_i_12_0\(4),
      I3 => in_r_1(7),
      I4 => \data_br_reg[14]_i_12_0\(3),
      I5 => in_r_1(8),
      O => \data_br[17]_i_23_n_0\
    );
\data_br[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(5),
      I1 => in_r_1(5),
      I2 => \data_br_reg[14]_i_12_0\(4),
      I3 => in_r_1(6),
      I4 => \data_br_reg[14]_i_12_0\(3),
      I5 => in_r_1(7),
      O => \data_br[17]_i_24_n_0\
    );
\data_br[17]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(8),
      I1 => \data_br_reg[14]_i_12_0\(5),
      O => \data_br[17]_i_25_n_0\
    );
\data_br[17]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(4),
      I1 => in_r_1(7),
      I2 => \data_br_reg[14]_i_12_0\(5),
      I3 => in_r_1(8),
      O => \data_br[17]_i_26_n_0\
    );
\data_br[17]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(3),
      I1 => in_r_1(6),
      I2 => in_r_1(7),
      I3 => \data_br_reg[14]_i_12_0\(5),
      I4 => in_r_1(8),
      I5 => \data_br_reg[14]_i_12_0\(4),
      O => \data_br[17]_i_27_n_0\
    );
\data_br[17]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_br[17]_i_24_n_0\,
      I1 => \data_br_reg[14]_i_12_0\(4),
      I2 => in_r_1(7),
      I3 => \data_br[17]_i_29_n_0\,
      I4 => in_r_1(8),
      I5 => \data_br_reg[14]_i_12_0\(3),
      O => \data_br[17]_i_28_n_0\
    );
\data_br[17]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(6),
      I1 => \data_br_reg[14]_i_12_0\(5),
      O => \data_br[17]_i_29_n_0\
    );
\data_br[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_br_reg[17]_i_11_n_4\,
      I1 => \data_br_reg[17]_i_6_n_4\,
      O => \data_br[17]_i_3_n_0\
    );
\data_br[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \data_br_reg[17]_i_12_n_3\,
      I1 => \data_br_reg[17]_i_2_n_7\,
      I2 => \data_br_reg[17]_i_2_n_6\,
      O => \data_br[17]_i_4_n_0\
    );
\data_br[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_br_reg[17]_i_11_n_4\,
      I1 => \data_br_reg[17]_i_6_n_4\,
      I2 => \data_br_reg[17]_i_2_n_7\,
      I3 => \data_br_reg[17]_i_12_n_3\,
      O => \data_br[17]_i_5_n_0\
    );
\data_br[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(8),
      I1 => \data_br_reg[14]_i_12_0\(7),
      O => \data_br[17]_i_7_n_0\
    );
\data_br[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(7),
      I1 => in_r_1(7),
      I2 => \data_br_reg[14]_i_12_0\(6),
      I3 => in_r_1(8),
      O => \data_br[17]_i_8_n_0\
    );
\data_br[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(8),
      I1 => \data_br_reg[14]_i_12_0\(7),
      O => \data_br[17]_i_9_n_0\
    );
\data_br[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(1),
      I1 => in_r_1(2),
      I2 => \data_br_reg[14]_i_12_0\(2),
      I3 => in_r_1(1),
      I4 => in_r_1(3),
      I5 => \data_br_reg[14]_i_12_0\(0),
      O => \data_br[2]_i_2_n_0\
    );
\data_br[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(1),
      I1 => in_r_1(1),
      I2 => \data_br_reg[14]_i_12_0\(2),
      I3 => in_r_1(0),
      O => \data_br[2]_i_3_n_0\
    );
\data_br[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(0),
      I1 => in_r_1(1),
      O => \data_br[2]_i_4_n_0\
    );
\data_br[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_r_1(2),
      I1 => \data_br[2]_i_9_n_0\,
      I2 => in_r_1(1),
      I3 => \data_br_reg[14]_i_12_0\(1),
      I4 => in_r_1(0),
      I5 => \data_br_reg[14]_i_12_0\(2),
      O => \data_br[2]_i_5_n_0\
    );
\data_br[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_r_1(0),
      I1 => \data_br_reg[14]_i_12_0\(2),
      I2 => in_r_1(1),
      I3 => \data_br_reg[14]_i_12_0\(1),
      I4 => \data_br_reg[14]_i_12_0\(0),
      I5 => in_r_1(2),
      O => \data_br[2]_i_6_n_0\
    );
\data_br[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(0),
      I1 => in_r_1(1),
      I2 => \data_br_reg[14]_i_12_0\(1),
      I3 => in_r_1(0),
      O => \data_br[2]_i_7_n_0\
    );
\data_br[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_r_1(0),
      I1 => \data_br_reg[14]_i_12_0\(0),
      O => \data_br[2]_i_8_n_0\
    );
\data_br[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(3),
      I1 => \data_br_reg[14]_i_12_0\(0),
      O => \data_br[2]_i_9_n_0\
    );
\data_br[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_br_reg[10]_i_11_n_5\,
      I1 => \data_br_reg[10]_i_10_n_6\,
      O => \data_br[6]_i_2_n_0\
    );
\data_br[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_br_reg[10]_i_10_n_7\,
      I1 => \data_br_reg[10]_i_11_n_6\,
      O => \data_br[6]_i_3_n_0\
    );
\data_br[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_br_reg[2]_i_1_n_4\,
      I1 => \data_br_reg[10]_i_11_n_7\,
      O => \data_br[6]_i_4_n_0\
    );
\data_br[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \data_br_reg[14]_i_12_0\(6),
      I1 => in_r_1(0),
      I2 => \data_br_reg[10]_i_11_n_4\,
      I3 => \data_br_reg[10]_i_10_n_5\,
      I4 => \data_br[6]_i_2_n_0\,
      O => \data_br[6]_i_5_n_0\
    );
\data_br[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \data_br_reg[10]_i_11_n_5\,
      I1 => \data_br_reg[10]_i_10_n_6\,
      I2 => \data_br_reg[10]_i_10_n_7\,
      I3 => \data_br_reg[10]_i_11_n_6\,
      O => \data_br[6]_i_6_n_0\
    );
\data_br[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_br_reg[2]_i_1_n_4\,
      I1 => \data_br_reg[10]_i_11_n_7\,
      I2 => \data_br_reg[10]_i_11_n_6\,
      I3 => \data_br_reg[10]_i_10_n_7\,
      O => \data_br[6]_i_7_n_0\
    );
\data_br[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_br_reg[2]_i_1_n_4\,
      I1 => \data_br_reg[10]_i_11_n_7\,
      O => \data_br[6]_i_8_n_0\
    );
\data_br_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(0),
      Q => data_br(0)
    );
\data_br_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(10),
      Q => data_br(10)
    );
\data_br_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_br_reg[6]_i_1_n_0\,
      CO(3) => \data_br_reg[10]_i_1_n_0\,
      CO(2) => \data_br_reg[10]_i_1_n_1\,
      CO(1) => \data_br_reg[10]_i_1_n_2\,
      CO(0) => \data_br_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_br[10]_i_2_n_0\,
      DI(2) => \data_br[10]_i_3_n_0\,
      DI(1) => \data_br[10]_i_4_n_0\,
      DI(0) => \data_br[10]_i_5_n_0\,
      O(3 downto 0) => data_br0(10 downto 7),
      S(3) => \data_br[10]_i_6_n_0\,
      S(2) => \data_br[10]_i_7_n_0\,
      S(1) => \data_br[10]_i_8_n_0\,
      S(0) => \data_br[10]_i_9_n_0\
    );
\data_br_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_br_reg[2]_i_1_n_0\,
      CO(3) => \data_br_reg[10]_i_10_n_0\,
      CO(2) => \data_br_reg[10]_i_10_n_1\,
      CO(1) => \data_br_reg[10]_i_10_n_2\,
      CO(0) => \data_br_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \data_br[10]_i_12_n_0\,
      DI(2) => \data_br[10]_i_13_n_0\,
      DI(1) => \data_br[10]_i_14_n_0\,
      DI(0) => \data_br[10]_i_15_n_0\,
      O(3) => \data_br_reg[10]_i_10_n_4\,
      O(2) => \data_br_reg[10]_i_10_n_5\,
      O(1) => \data_br_reg[10]_i_10_n_6\,
      O(0) => \data_br_reg[10]_i_10_n_7\,
      S(3) => \data_br[10]_i_16_n_0\,
      S(2) => \data_br[10]_i_17_n_0\,
      S(1) => \data_br[10]_i_18_n_0\,
      S(0) => \data_br[10]_i_19_n_0\
    );
\data_br_reg[10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_br_reg[10]_i_11_n_0\,
      CO(2) => \data_br_reg[10]_i_11_n_1\,
      CO(1) => \data_br_reg[10]_i_11_n_2\,
      CO(0) => \data_br_reg[10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_br[10]_i_20_n_0\,
      DI(2) => \data_br[10]_i_21_n_0\,
      DI(1) => \data_br[10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \data_br_reg[10]_i_11_n_4\,
      O(2) => \data_br_reg[10]_i_11_n_5\,
      O(1) => \data_br_reg[10]_i_11_n_6\,
      O(0) => \data_br_reg[10]_i_11_n_7\,
      S(3) => \data_br[10]_i_23_n_0\,
      S(2) => \data_br[10]_i_24_n_0\,
      S(1) => \data_br[10]_i_25_n_0\,
      S(0) => \data_br[10]_i_26_n_0\
    );
\data_br_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(11),
      Q => data_br(11)
    );
\data_br_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(12),
      Q => data_br(12)
    );
\data_br_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(13),
      Q => data_br(13)
    );
\data_br_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(14),
      Q => data_br(14)
    );
\data_br_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_br_reg[10]_i_1_n_0\,
      CO(3) => \data_br_reg[14]_i_1_n_0\,
      CO(2) => \data_br_reg[14]_i_1_n_1\,
      CO(1) => \data_br_reg[14]_i_1_n_2\,
      CO(0) => \data_br_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_br[14]_i_2_n_0\,
      DI(2) => \data_br[14]_i_3_n_0\,
      DI(1) => \data_br[14]_i_4_n_0\,
      DI(0) => \data_br[14]_i_5_n_0\,
      O(3 downto 0) => data_br0(14 downto 11),
      S(3) => \data_br[14]_i_6_n_0\,
      S(2) => \data_br[14]_i_7_n_0\,
      S(1) => \data_br[14]_i_8_n_0\,
      S(0) => \data_br[14]_i_9_n_0\
    );
\data_br_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_br_reg[14]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_br_reg[14]_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_br_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_br_reg[14]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_br_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_br_reg[10]_i_10_n_0\,
      CO(3) => \data_br_reg[14]_i_11_n_0\,
      CO(2) => \data_br_reg[14]_i_11_n_1\,
      CO(1) => \data_br_reg[14]_i_11_n_2\,
      CO(0) => \data_br_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_br[14]_i_14_n_0\,
      DI(2) => \data_br[14]_i_15_n_0\,
      DI(1) => \data_br[14]_i_16_n_0\,
      DI(0) => \data_br[14]_i_17_n_0\,
      O(3) => \data_br_reg[14]_i_11_n_4\,
      O(2) => \data_br_reg[14]_i_11_n_5\,
      O(1) => \data_br_reg[14]_i_11_n_6\,
      O(0) => \data_br_reg[14]_i_11_n_7\,
      S(3) => \data_br[14]_i_18_n_0\,
      S(2) => \data_br[14]_i_19_n_0\,
      S(1) => \data_br[14]_i_20_n_0\,
      S(0) => \data_br[14]_i_21_n_0\
    );
\data_br_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_br_reg[14]_i_12_n_0\,
      CO(2) => \data_br_reg[14]_i_12_n_1\,
      CO(1) => \data_br_reg[14]_i_12_n_2\,
      CO(0) => \data_br_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \data_br[14]_i_22_n_0\,
      DI(2) => \data_br[14]_i_23_n_0\,
      DI(1) => \data_br[14]_i_24_n_0\,
      DI(0) => '0',
      O(3) => \data_br_reg[14]_i_12_n_4\,
      O(2) => \data_br_reg[14]_i_12_n_5\,
      O(1) => \data_br_reg[14]_i_12_n_6\,
      O(0) => \data_br_reg[14]_i_12_n_7\,
      S(3) => \data_br[14]_i_25_n_0\,
      S(2) => \data_br[14]_i_26_n_0\,
      S(1) => \data_br[14]_i_27_n_0\,
      S(0) => \data_br[14]_i_28_n_0\
    );
\data_br_reg[14]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_br_reg[10]_i_11_n_0\,
      CO(3) => \data_br_reg[14]_i_13_n_0\,
      CO(2) => \data_br_reg[14]_i_13_n_1\,
      CO(1) => \data_br_reg[14]_i_13_n_2\,
      CO(0) => \data_br_reg[14]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \data_br[14]_i_29_n_0\,
      DI(2) => \data_br[14]_i_30_n_0\,
      DI(1) => \data_br[14]_i_31_n_0\,
      DI(0) => \data_br[14]_i_32_n_0\,
      O(3) => \data_br_reg[14]_i_13_n_4\,
      O(2) => \data_br_reg[14]_i_13_n_5\,
      O(1) => \data_br_reg[14]_i_13_n_6\,
      O(0) => \data_br_reg[14]_i_13_n_7\,
      S(3) => \data_br[14]_i_33_n_0\,
      S(2) => \data_br[14]_i_34_n_0\,
      S(1) => \data_br[14]_i_35_n_0\,
      S(0) => \data_br[14]_i_36_n_0\
    );
\data_br_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(15),
      Q => data_br(15)
    );
\data_br_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(16),
      Q => data_br(16)
    );
\data_br_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(17),
      Q => data_br(17)
    );
\data_br_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_br_reg[14]_i_1_n_0\,
      CO(3 downto 2) => \NLW_data_br_reg[17]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_br_reg[17]_i_1_n_2\,
      CO(0) => \data_br_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_br_reg[17]_i_2_n_6\,
      DI(0) => \data_br[17]_i_3_n_0\,
      O(3) => \NLW_data_br_reg[17]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => data_br0(17 downto 15),
      S(3) => '0',
      S(2) => \data_br_reg[17]_i_2_n_5\,
      S(1) => \data_br[17]_i_4_n_0\,
      S(0) => \data_br[17]_i_5_n_0\
    );
\data_br_reg[17]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_br_reg[14]_i_13_n_0\,
      CO(3) => \data_br_reg[17]_i_11_n_0\,
      CO(2) => \data_br_reg[17]_i_11_n_1\,
      CO(1) => \data_br_reg[17]_i_11_n_2\,
      CO(0) => \data_br_reg[17]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_br[17]_i_21_n_0\,
      DI(2) => \data_br[17]_i_22_n_0\,
      DI(1) => \data_br[17]_i_23_n_0\,
      DI(0) => \data_br[17]_i_24_n_0\,
      O(3) => \data_br_reg[17]_i_11_n_4\,
      O(2) => \data_br_reg[17]_i_11_n_5\,
      O(1) => \data_br_reg[17]_i_11_n_6\,
      O(0) => \data_br_reg[17]_i_11_n_7\,
      S(3) => \data_br[17]_i_25_n_0\,
      S(2) => \data_br[17]_i_26_n_0\,
      S(1) => \data_br[17]_i_27_n_0\,
      S(0) => \data_br[17]_i_28_n_0\
    );
\data_br_reg[17]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_br_reg[17]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_br_reg[17]_i_12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_br_reg[17]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_br_reg[17]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_br_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_br_reg[17]_i_6_n_0\,
      CO(3 downto 2) => \NLW_data_br_reg[17]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_br_reg[17]_i_2_n_2\,
      CO(0) => \data_br_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_br[17]_i_7_n_0\,
      DI(0) => \data_br[17]_i_8_n_0\,
      O(3) => \NLW_data_br_reg[17]_i_2_O_UNCONNECTED\(3),
      O(2) => \data_br_reg[17]_i_2_n_5\,
      O(1) => \data_br_reg[17]_i_2_n_6\,
      O(0) => \data_br_reg[17]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \data_br[17]_i_9_n_0\,
      S(0) => \data_br[17]_i_10_n_0\
    );
\data_br_reg[17]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_br_reg[14]_i_12_n_0\,
      CO(3) => \data_br_reg[17]_i_6_n_0\,
      CO(2) => \data_br_reg[17]_i_6_n_1\,
      CO(1) => \data_br_reg[17]_i_6_n_2\,
      CO(0) => \data_br_reg[17]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \data_br[17]_i_13_n_0\,
      DI(2) => \data_br[17]_i_14_n_0\,
      DI(1) => \data_br[17]_i_15_n_0\,
      DI(0) => \data_br[17]_i_16_n_0\,
      O(3) => \data_br_reg[17]_i_6_n_4\,
      O(2) => \data_br_reg[17]_i_6_n_5\,
      O(1) => \data_br_reg[17]_i_6_n_6\,
      O(0) => \data_br_reg[17]_i_6_n_7\,
      S(3) => \data_br[17]_i_17_n_0\,
      S(2) => \data_br[17]_i_18_n_0\,
      S(1) => \data_br[17]_i_19_n_0\,
      S(0) => \data_br[17]_i_20_n_0\
    );
\data_br_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(1),
      Q => data_br(1)
    );
\data_br_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(2),
      Q => data_br(2)
    );
\data_br_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_br_reg[2]_i_1_n_0\,
      CO(2) => \data_br_reg[2]_i_1_n_1\,
      CO(1) => \data_br_reg[2]_i_1_n_2\,
      CO(0) => \data_br_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_br[2]_i_2_n_0\,
      DI(2) => \data_br[2]_i_3_n_0\,
      DI(1) => \data_br[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \data_br_reg[2]_i_1_n_4\,
      O(2 downto 0) => data_br0(2 downto 0),
      S(3) => \data_br[2]_i_5_n_0\,
      S(2) => \data_br[2]_i_6_n_0\,
      S(1) => \data_br[2]_i_7_n_0\,
      S(0) => \data_br[2]_i_8_n_0\
    );
\data_br_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(3),
      Q => data_br(3)
    );
\data_br_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(4),
      Q => data_br(4)
    );
\data_br_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(5),
      Q => data_br(5)
    );
\data_br_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(6),
      Q => data_br(6)
    );
\data_br_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_br_reg[6]_i_1_n_0\,
      CO(2) => \data_br_reg[6]_i_1_n_1\,
      CO(1) => \data_br_reg[6]_i_1_n_2\,
      CO(0) => \data_br_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_br[6]_i_2_n_0\,
      DI(2) => \data_br[6]_i_3_n_0\,
      DI(1) => \data_br[6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => data_br0(6 downto 3),
      S(3) => \data_br[6]_i_5_n_0\,
      S(2) => \data_br[6]_i_6_n_0\,
      S(1) => \data_br[6]_i_7_n_0\,
      S(0) => \data_br[6]_i_8_n_0\
    );
\data_br_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(7),
      Q => data_br(7)
    );
\data_br_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(8),
      Q => data_br(8)
    );
\data_br_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_br0(9),
      Q => data_br(9)
    );
\data_g[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_gg(14),
      I1 => data_gb(14),
      I2 => data_gr(14),
      O => \data_g[11]_i_2_n_0\
    );
\data_g[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_gg(13),
      I1 => data_gb(13),
      I2 => data_gr(13),
      O => \data_g[11]_i_3_n_0\
    );
\data_g[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_gg(12),
      I1 => data_gb(12),
      I2 => data_gr(12),
      O => \data_g[11]_i_4_n_0\
    );
\data_g[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_gg(11),
      I1 => data_gb(11),
      I2 => data_gr(11),
      O => \data_g[11]_i_5_n_0\
    );
\data_g[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_gg(15),
      I1 => data_gb(15),
      I2 => data_gr(15),
      I3 => \data_g[11]_i_2_n_0\,
      O => \data_g[11]_i_6_n_0\
    );
\data_g[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_gg(14),
      I1 => data_gb(14),
      I2 => data_gr(14),
      I3 => \data_g[11]_i_3_n_0\,
      O => \data_g[11]_i_7_n_0\
    );
\data_g[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_gg(13),
      I1 => data_gb(13),
      I2 => data_gr(13),
      I3 => \data_g[11]_i_4_n_0\,
      O => \data_g[11]_i_8_n_0\
    );
\data_g[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_gg(12),
      I1 => data_gb(12),
      I2 => data_gr(12),
      I3 => \data_g[11]_i_5_n_0\,
      O => \data_g[11]_i_9_n_0\
    );
\data_g[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_gg(15),
      I1 => data_gb(15),
      I2 => data_gr(15),
      O => \data_g[17]_i_2_n_0\
    );
\data_g[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => data_gr(16),
      I1 => data_gb(16),
      I2 => data_gg(16),
      I3 => data_gb(17),
      I4 => data_gg(17),
      I5 => data_gr(17),
      O => \data_g[17]_i_3_n_0\
    );
\data_g[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_g[17]_i_2_n_0\,
      I1 => data_gb(16),
      I2 => data_gg(16),
      I3 => data_gr(16),
      O => \data_g[17]_i_4_n_0\
    );
\data_g[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_gg(4),
      I1 => data_gb(4),
      I2 => data_gr(4),
      I3 => \data_g[3]_i_6_n_0\,
      O => \data_g[3]_i_10_n_0\
    );
\data_g[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_gg(2),
      I1 => data_gb(2),
      I2 => data_gr(2),
      O => \data_g[3]_i_11_n_0\
    );
\data_g[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_gg(1),
      I1 => data_gb(1),
      I2 => data_gr(1),
      O => \data_g[3]_i_12_n_0\
    );
\data_g[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_gg(0),
      I1 => data_gb(0),
      I2 => data_gr(0),
      O => \data_g[3]_i_13_n_0\
    );
\data_g[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_gg(3),
      I1 => data_gb(3),
      I2 => data_gr(3),
      I3 => \data_g[3]_i_11_n_0\,
      O => \data_g[3]_i_14_n_0\
    );
\data_g[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_gg(2),
      I1 => data_gb(2),
      I2 => data_gr(2),
      I3 => \data_g[3]_i_12_n_0\,
      O => \data_g[3]_i_15_n_0\
    );
\data_g[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_gg(1),
      I1 => data_gb(1),
      I2 => data_gr(1),
      I3 => \data_g[3]_i_13_n_0\,
      O => \data_g[3]_i_16_n_0\
    );
\data_g[3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_gg(0),
      I1 => data_gb(0),
      I2 => data_gr(0),
      O => \data_g[3]_i_17_n_0\
    );
\data_g[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_gg(6),
      I1 => data_gb(6),
      I2 => data_gr(6),
      O => \data_g[3]_i_3_n_0\
    );
\data_g[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_gg(5),
      I1 => data_gb(5),
      I2 => data_gr(5),
      O => \data_g[3]_i_4_n_0\
    );
\data_g[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_gg(4),
      I1 => data_gb(4),
      I2 => data_gr(4),
      O => \data_g[3]_i_5_n_0\
    );
\data_g[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_gg(3),
      I1 => data_gb(3),
      I2 => data_gr(3),
      O => \data_g[3]_i_6_n_0\
    );
\data_g[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_gg(7),
      I1 => data_gb(7),
      I2 => data_gr(7),
      I3 => \data_g[3]_i_3_n_0\,
      O => \data_g[3]_i_7_n_0\
    );
\data_g[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_gg(6),
      I1 => data_gb(6),
      I2 => data_gr(6),
      I3 => \data_g[3]_i_4_n_0\,
      O => \data_g[3]_i_8_n_0\
    );
\data_g[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_gg(5),
      I1 => data_gb(5),
      I2 => data_gr(5),
      I3 => \data_g[3]_i_5_n_0\,
      O => \data_g[3]_i_9_n_0\
    );
\data_g[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_gg(10),
      I1 => data_gb(10),
      I2 => data_gr(10),
      O => \data_g[7]_i_2_n_0\
    );
\data_g[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_gg(9),
      I1 => data_gb(9),
      I2 => data_gr(9),
      O => \data_g[7]_i_3_n_0\
    );
\data_g[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_gg(8),
      I1 => data_gb(8),
      I2 => data_gr(8),
      O => \data_g[7]_i_4_n_0\
    );
\data_g[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_gg(7),
      I1 => data_gb(7),
      I2 => data_gr(7),
      O => \data_g[7]_i_5_n_0\
    );
\data_g[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_gg(11),
      I1 => data_gb(11),
      I2 => data_gr(11),
      I3 => \data_g[7]_i_2_n_0\,
      O => \data_g[7]_i_6_n_0\
    );
\data_g[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_gg(10),
      I1 => data_gb(10),
      I2 => data_gr(10),
      I3 => \data_g[7]_i_3_n_0\,
      O => \data_g[7]_i_7_n_0\
    );
\data_g[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_gg(9),
      I1 => data_gb(9),
      I2 => data_gr(9),
      I3 => \data_g[7]_i_4_n_0\,
      O => \data_g[7]_i_8_n_0\
    );
\data_g[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_gg(8),
      I1 => data_gb(8),
      I2 => data_gr(8),
      I3 => \data_g[7]_i_5_n_0\,
      O => \data_g[7]_i_9_n_0\
    );
\data_g_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_g_reg_n_0_[0]\,
      I1 => \data_g_reg_n_0_[9]\,
      I2 => \data_g_reg_n_0_[11]\,
      I3 => \data_g_reg_n_0_[10]\,
      I4 => \data_g_reg_n_0_[12]\,
      I5 => \data_g_reg_n_0_[17]\,
      O => \data_g_1[0]_i_1_n_0\
    );
\data_g_1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_g_reg_n_0_[1]\,
      I1 => \data_g_reg_n_0_[9]\,
      I2 => \data_g_reg_n_0_[11]\,
      I3 => \data_g_reg_n_0_[10]\,
      I4 => \data_g_reg_n_0_[12]\,
      I5 => \data_g_reg_n_0_[17]\,
      O => \data_g_1[1]_i_1_n_0\
    );
\data_g_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_g_reg_n_0_[2]\,
      I1 => \data_g_reg_n_0_[9]\,
      I2 => \data_g_reg_n_0_[11]\,
      I3 => \data_g_reg_n_0_[10]\,
      I4 => \data_g_reg_n_0_[12]\,
      I5 => \data_g_reg_n_0_[17]\,
      O => \data_g_1[2]_i_1_n_0\
    );
\data_g_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_g_reg_n_0_[3]\,
      I1 => \data_g_reg_n_0_[9]\,
      I2 => \data_g_reg_n_0_[11]\,
      I3 => \data_g_reg_n_0_[10]\,
      I4 => \data_g_reg_n_0_[12]\,
      I5 => \data_g_reg_n_0_[17]\,
      O => \data_g_1[3]_i_1_n_0\
    );
\data_g_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_g_reg_n_0_[4]\,
      I1 => \data_g_reg_n_0_[9]\,
      I2 => \data_g_reg_n_0_[11]\,
      I3 => \data_g_reg_n_0_[10]\,
      I4 => \data_g_reg_n_0_[12]\,
      I5 => \data_g_reg_n_0_[17]\,
      O => \data_g_1[4]_i_1_n_0\
    );
\data_g_1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_g_reg_n_0_[5]\,
      I1 => \data_g_reg_n_0_[9]\,
      I2 => \data_g_reg_n_0_[11]\,
      I3 => \data_g_reg_n_0_[10]\,
      I4 => \data_g_reg_n_0_[12]\,
      I5 => \data_g_reg_n_0_[17]\,
      O => \data_g_1[5]_i_1_n_0\
    );
\data_g_1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_g_reg_n_0_[6]\,
      I1 => \data_g_reg_n_0_[9]\,
      I2 => \data_g_reg_n_0_[11]\,
      I3 => \data_g_reg_n_0_[10]\,
      I4 => \data_g_reg_n_0_[12]\,
      I5 => \data_g_reg_n_0_[17]\,
      O => \data_g_1[6]_i_1_n_0\
    );
\data_g_1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_g_reg_n_0_[7]\,
      I1 => \data_g_reg_n_0_[9]\,
      I2 => \data_g_reg_n_0_[11]\,
      I3 => \data_g_reg_n_0_[10]\,
      I4 => \data_g_reg_n_0_[12]\,
      I5 => \data_g_reg_n_0_[17]\,
      O => \data_g_1[7]_i_1_n_0\
    );
\data_g_1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_g_reg_n_0_[8]\,
      I1 => \data_g_reg_n_0_[9]\,
      I2 => \data_g_reg_n_0_[11]\,
      I3 => \data_g_reg_n_0_[10]\,
      I4 => \data_g_reg_n_0_[12]\,
      I5 => \data_g_reg_n_0_[17]\,
      O => \data_g_1[8]_i_1_n_0\
    );
\data_g_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_g_1[0]_i_1_n_0\,
      Q => data_g_1(0)
    );
\data_g_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_g_1[1]_i_1_n_0\,
      Q => data_g_1(1)
    );
\data_g_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_g_1[2]_i_1_n_0\,
      Q => data_g_1(2)
    );
\data_g_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_g_1[3]_i_1_n_0\,
      Q => data_g_1(3)
    );
\data_g_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_g_1[4]_i_1_n_0\,
      Q => data_g_1(4)
    );
\data_g_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_g_1[5]_i_1_n_0\,
      Q => data_g_1(5)
    );
\data_g_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_g_1[6]_i_1_n_0\,
      Q => data_g_1(6)
    );
\data_g_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_g_1[7]_i_1_n_0\,
      Q => data_g_1(7)
    );
\data_g_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_g_1[8]_i_1_n_0\,
      Q => data_g_1(8)
    );
\data_g_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_g1(4),
      Q => \data_g_reg_n_0_[0]\
    );
\data_g_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_g1(14),
      Q => \data_g_reg_n_0_[10]\
    );
\data_g_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_g1(15),
      Q => \data_g_reg_n_0_[11]\
    );
\data_g_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_g_reg[7]_i_1_n_0\,
      CO(3) => \data_g_reg[11]_i_1_n_0\,
      CO(2) => \data_g_reg[11]_i_1_n_1\,
      CO(1) => \data_g_reg[11]_i_1_n_2\,
      CO(0) => \data_g_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_g[11]_i_2_n_0\,
      DI(2) => \data_g[11]_i_3_n_0\,
      DI(1) => \data_g[11]_i_4_n_0\,
      DI(0) => \data_g[11]_i_5_n_0\,
      O(3 downto 0) => data_g1(15 downto 12),
      S(3) => \data_g[11]_i_6_n_0\,
      S(2) => \data_g[11]_i_7_n_0\,
      S(1) => \data_g[11]_i_8_n_0\,
      S(0) => \data_g[11]_i_9_n_0\
    );
\data_g_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_g1(16),
      Q => \data_g_reg_n_0_[12]\
    );
\data_g_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_g1(17),
      Q => \data_g_reg_n_0_[17]\
    );
\data_g_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_g_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_data_g_reg[17]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_g_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_g[17]_i_2_n_0\,
      O(3 downto 2) => \NLW_data_g_reg[17]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data_g1(17 downto 16),
      S(3 downto 2) => B"00",
      S(1) => \data_g[17]_i_3_n_0\,
      S(0) => \data_g[17]_i_4_n_0\
    );
\data_g_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_g1(5),
      Q => \data_g_reg_n_0_[1]\
    );
\data_g_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_g1(6),
      Q => \data_g_reg_n_0_[2]\
    );
\data_g_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_g1(7),
      Q => \data_g_reg_n_0_[3]\
    );
\data_g_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_g_reg[3]_i_2_n_0\,
      CO(3) => \data_g_reg[3]_i_1_n_0\,
      CO(2) => \data_g_reg[3]_i_1_n_1\,
      CO(1) => \data_g_reg[3]_i_1_n_2\,
      CO(0) => \data_g_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_g[3]_i_3_n_0\,
      DI(2) => \data_g[3]_i_4_n_0\,
      DI(1) => \data_g[3]_i_5_n_0\,
      DI(0) => \data_g[3]_i_6_n_0\,
      O(3 downto 0) => data_g1(7 downto 4),
      S(3) => \data_g[3]_i_7_n_0\,
      S(2) => \data_g[3]_i_8_n_0\,
      S(1) => \data_g[3]_i_9_n_0\,
      S(0) => \data_g[3]_i_10_n_0\
    );
\data_g_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_g_reg[3]_i_2_n_0\,
      CO(2) => \data_g_reg[3]_i_2_n_1\,
      CO(1) => \data_g_reg[3]_i_2_n_2\,
      CO(0) => \data_g_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \data_g[3]_i_11_n_0\,
      DI(2) => \data_g[3]_i_12_n_0\,
      DI(1) => \data_g[3]_i_13_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_data_g_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_g[3]_i_14_n_0\,
      S(2) => \data_g[3]_i_15_n_0\,
      S(1) => \data_g[3]_i_16_n_0\,
      S(0) => \data_g[3]_i_17_n_0\
    );
\data_g_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_g1(8),
      Q => \data_g_reg_n_0_[4]\
    );
\data_g_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_g1(9),
      Q => \data_g_reg_n_0_[5]\
    );
\data_g_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_g1(10),
      Q => \data_g_reg_n_0_[6]\
    );
\data_g_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_g1(11),
      Q => \data_g_reg_n_0_[7]\
    );
\data_g_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_g_reg[3]_i_1_n_0\,
      CO(3) => \data_g_reg[7]_i_1_n_0\,
      CO(2) => \data_g_reg[7]_i_1_n_1\,
      CO(1) => \data_g_reg[7]_i_1_n_2\,
      CO(0) => \data_g_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_g[7]_i_2_n_0\,
      DI(2) => \data_g[7]_i_3_n_0\,
      DI(1) => \data_g[7]_i_4_n_0\,
      DI(0) => \data_g[7]_i_5_n_0\,
      O(3 downto 0) => data_g1(11 downto 8),
      S(3) => \data_g[7]_i_6_n_0\,
      S(2) => \data_g[7]_i_7_n_0\,
      S(1) => \data_g[7]_i_8_n_0\,
      S(0) => \data_g[7]_i_9_n_0\
    );
\data_g_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_g1(12),
      Q => \data_g_reg_n_0_[8]\
    );
\data_g_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => data_g1(13),
      Q => \data_g_reg_n_0_[9]\
    );
\data_gb[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(2),
      I1 => in_b_1(4),
      I2 => \data_gb_reg[14]_i_12_0\(1),
      I3 => in_b_1(5),
      I4 => \data_gb_reg[14]_i_12_0\(0),
      I5 => in_b_1(6),
      O => \data_gb[10]_i_12_n_0\
    );
\data_gb[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(2),
      I1 => in_b_1(3),
      I2 => \data_gb_reg[14]_i_12_0\(1),
      I3 => in_b_1(4),
      I4 => \data_gb_reg[14]_i_12_0\(0),
      I5 => in_b_1(5),
      O => \data_gb[10]_i_13_n_0\
    );
\data_gb[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(2),
      I1 => in_b_1(2),
      I2 => \data_gb_reg[14]_i_12_0\(1),
      I3 => in_b_1(3),
      I4 => \data_gb_reg[14]_i_12_0\(0),
      I5 => in_b_1(4),
      O => \data_gb[10]_i_14_n_0\
    );
\data_gb[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(2),
      I1 => in_b_1(1),
      I2 => \data_gb_reg[14]_i_12_0\(1),
      I3 => in_b_1(2),
      I4 => \data_gb_reg[14]_i_12_0\(0),
      I5 => in_b_1(3),
      O => \data_gb[10]_i_15_n_0\
    );
\data_gb[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gb[10]_i_12_n_0\,
      I1 => \data_gb_reg[14]_i_12_0\(1),
      I2 => in_b_1(6),
      I3 => \data_gb[10]_i_27_n_0\,
      I4 => in_b_1(7),
      I5 => \data_gb_reg[14]_i_12_0\(0),
      O => \data_gb[10]_i_16_n_0\
    );
\data_gb[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gb[10]_i_13_n_0\,
      I1 => \data_gb_reg[14]_i_12_0\(1),
      I2 => in_b_1(5),
      I3 => \data_gb[10]_i_28_n_0\,
      I4 => in_b_1(6),
      I5 => \data_gb_reg[14]_i_12_0\(0),
      O => \data_gb[10]_i_17_n_0\
    );
\data_gb[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gb[10]_i_14_n_0\,
      I1 => \data_gb_reg[14]_i_12_0\(1),
      I2 => in_b_1(4),
      I3 => \data_gb[10]_i_29_n_0\,
      I4 => in_b_1(5),
      I5 => \data_gb_reg[14]_i_12_0\(0),
      O => \data_gb[10]_i_18_n_0\
    );
\data_gb[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gb[10]_i_15_n_0\,
      I1 => \data_gb_reg[14]_i_12_0\(1),
      I2 => in_b_1(3),
      I3 => \data_gb[10]_i_30_n_0\,
      I4 => in_b_1(4),
      I5 => \data_gb_reg[14]_i_12_0\(0),
      O => \data_gb[10]_i_19_n_0\
    );
\data_gb[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_n_5\,
      I1 => \data_gb_reg[14]_i_13_n_5\,
      I2 => \data_gb_reg[14]_i_11_n_6\,
      O => \data_gb[10]_i_2_n_0\
    );
\data_gb[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(4),
      I1 => in_b_1(2),
      I2 => \data_gb_reg[14]_i_12_0\(5),
      I3 => in_b_1(1),
      I4 => in_b_1(3),
      I5 => \data_gb_reg[14]_i_12_0\(3),
      O => \data_gb[10]_i_20_n_0\
    );
\data_gb[10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(4),
      I1 => in_b_1(1),
      I2 => \data_gb_reg[14]_i_12_0\(5),
      I3 => in_b_1(0),
      O => \data_gb[10]_i_21_n_0\
    );
\data_gb[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(3),
      I1 => in_b_1(1),
      O => \data_gb[10]_i_22_n_0\
    );
\data_gb[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_b_1(2),
      I1 => \data_gb[10]_i_31_n_0\,
      I2 => in_b_1(1),
      I3 => \data_gb_reg[14]_i_12_0\(4),
      I4 => in_b_1(0),
      I5 => \data_gb_reg[14]_i_12_0\(5),
      O => \data_gb[10]_i_23_n_0\
    );
\data_gb[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_b_1(0),
      I1 => \data_gb_reg[14]_i_12_0\(5),
      I2 => in_b_1(1),
      I3 => \data_gb_reg[14]_i_12_0\(4),
      I4 => \data_gb_reg[14]_i_12_0\(3),
      I5 => in_b_1(2),
      O => \data_gb[10]_i_24_n_0\
    );
\data_gb[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(3),
      I1 => in_b_1(1),
      I2 => \data_gb_reg[14]_i_12_0\(4),
      I3 => in_b_1(0),
      O => \data_gb[10]_i_25_n_0\
    );
\data_gb[10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_b_1(0),
      I1 => \data_gb_reg[14]_i_12_0\(3),
      O => \data_gb[10]_i_26_n_0\
    );
\data_gb[10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(5),
      I1 => \data_gb_reg[14]_i_12_0\(2),
      O => \data_gb[10]_i_27_n_0\
    );
\data_gb[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(4),
      I1 => \data_gb_reg[14]_i_12_0\(2),
      O => \data_gb[10]_i_28_n_0\
    );
\data_gb[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(3),
      I1 => \data_gb_reg[14]_i_12_0\(2),
      O => \data_gb[10]_i_29_n_0\
    );
\data_gb[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_n_6\,
      I1 => \data_gb_reg[14]_i_13_n_6\,
      I2 => \data_gb_reg[14]_i_11_n_7\,
      O => \data_gb[10]_i_3_n_0\
    );
\data_gb[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(2),
      I1 => \data_gb_reg[14]_i_12_0\(2),
      O => \data_gb[10]_i_30_n_0\
    );
\data_gb[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(3),
      I1 => \data_gb_reg[14]_i_12_0\(3),
      O => \data_gb[10]_i_31_n_0\
    );
\data_gb[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_n_7\,
      I1 => \data_gb_reg[14]_i_13_n_7\,
      I2 => \data_gb_reg[10]_i_10_n_4\,
      O => \data_gb[10]_i_4_n_0\
    );
\data_gb[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(6),
      I1 => in_b_1(0),
      I2 => \data_gb_reg[10]_i_11_n_4\,
      I3 => \data_gb_reg[10]_i_10_n_5\,
      O => \data_gb[10]_i_5_n_0\
    );
\data_gb[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_n_4\,
      I1 => \data_gb_reg[14]_i_13_n_4\,
      I2 => \data_gb_reg[14]_i_11_n_5\,
      I3 => \data_gb[10]_i_2_n_0\,
      O => \data_gb[10]_i_6_n_0\
    );
\data_gb[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_n_5\,
      I1 => \data_gb_reg[14]_i_13_n_5\,
      I2 => \data_gb_reg[14]_i_11_n_6\,
      I3 => \data_gb[10]_i_3_n_0\,
      O => \data_gb[10]_i_7_n_0\
    );
\data_gb[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_n_6\,
      I1 => \data_gb_reg[14]_i_13_n_6\,
      I2 => \data_gb_reg[14]_i_11_n_7\,
      I3 => \data_gb[10]_i_4_n_0\,
      O => \data_gb[10]_i_8_n_0\
    );
\data_gb[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_n_7\,
      I1 => \data_gb_reg[14]_i_13_n_7\,
      I2 => \data_gb_reg[10]_i_10_n_4\,
      I3 => \data_gb[10]_i_5_n_0\,
      O => \data_gb[10]_i_9_n_0\
    );
\data_gb[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(2),
      I1 => in_b_1(8),
      O => \data_gb[14]_i_14_n_0\
    );
\data_gb[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(2),
      I1 => in_b_1(7),
      I2 => \data_gb_reg[14]_i_12_0\(1),
      I3 => in_b_1(8),
      O => \data_gb[14]_i_15_n_0\
    );
\data_gb[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(2),
      I1 => in_b_1(6),
      I2 => \data_gb_reg[14]_i_12_0\(1),
      I3 => in_b_1(7),
      I4 => \data_gb_reg[14]_i_12_0\(0),
      I5 => in_b_1(8),
      O => \data_gb[14]_i_16_n_0\
    );
\data_gb[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(2),
      I1 => in_b_1(5),
      I2 => \data_gb_reg[14]_i_12_0\(1),
      I3 => in_b_1(6),
      I4 => \data_gb_reg[14]_i_12_0\(0),
      I5 => in_b_1(7),
      O => \data_gb[14]_i_17_n_0\
    );
\data_gb[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(8),
      I1 => \data_gb_reg[14]_i_12_0\(2),
      O => \data_gb[14]_i_18_n_0\
    );
\data_gb[14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(1),
      I1 => in_b_1(7),
      I2 => \data_gb_reg[14]_i_12_0\(2),
      I3 => in_b_1(8),
      O => \data_gb[14]_i_19_n_0\
    );
\data_gb[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gb_reg[17]_i_11_n_5\,
      I1 => \data_gb_reg[17]_i_6_n_5\,
      O => \data_gb[14]_i_2_n_0\
    );
\data_gb[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(0),
      I1 => in_b_1(6),
      I2 => in_b_1(7),
      I3 => \data_gb_reg[14]_i_12_0\(2),
      I4 => in_b_1(8),
      I5 => \data_gb_reg[14]_i_12_0\(1),
      O => \data_gb[14]_i_20_n_0\
    );
\data_gb[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gb[14]_i_17_n_0\,
      I1 => \data_gb_reg[14]_i_12_0\(1),
      I2 => in_b_1(7),
      I3 => \data_gb[14]_i_37_n_0\,
      I4 => in_b_1(8),
      I5 => \data_gb_reg[14]_i_12_0\(0),
      O => \data_gb[14]_i_21_n_0\
    );
\data_gb[14]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(7),
      I1 => in_b_1(2),
      I2 => \data_gb_reg[14]_i_12_0\(6),
      I3 => in_b_1(3),
      O => \data_gb[14]_i_22_n_0\
    );
\data_gb[14]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(6),
      I1 => in_b_1(3),
      I2 => \data_gb_reg[14]_i_12_0\(7),
      I3 => in_b_1(2),
      O => \data_gb[14]_i_23_n_0\
    );
\data_gb[14]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(7),
      I1 => in_b_1(0),
      I2 => \data_gb_reg[14]_i_12_0\(6),
      I3 => in_b_1(1),
      O => \data_gb[14]_i_24_n_0\
    );
\data_gb[14]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_b_1(2),
      I1 => in_b_1(3),
      I2 => \data_gb_reg[14]_i_12_0\(7),
      I3 => in_b_1(4),
      I4 => \data_gb_reg[14]_i_12_0\(6),
      O => \data_gb[14]_i_25_n_0\
    );
\data_gb[14]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CAC6060"
    )
        port map (
      I0 => in_b_1(3),
      I1 => in_b_1(2),
      I2 => \data_gb_reg[14]_i_12_0\(6),
      I3 => in_b_1(1),
      I4 => \data_gb_reg[14]_i_12_0\(7),
      O => \data_gb[14]_i_26_n_0\
    );
\data_gb[14]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_b_1(0),
      I1 => in_b_1(1),
      I2 => \data_gb_reg[14]_i_12_0\(7),
      I3 => in_b_1(2),
      I4 => \data_gb_reg[14]_i_12_0\(6),
      O => \data_gb[14]_i_27_n_0\
    );
\data_gb[14]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(6),
      I1 => in_b_1(1),
      I2 => \data_gb_reg[14]_i_12_0\(7),
      I3 => in_b_1(0),
      O => \data_gb[14]_i_28_n_0\
    );
\data_gb[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(5),
      I1 => in_b_1(4),
      I2 => \data_gb_reg[14]_i_12_0\(4),
      I3 => in_b_1(5),
      I4 => \data_gb_reg[14]_i_12_0\(3),
      I5 => in_b_1(6),
      O => \data_gb[14]_i_29_n_0\
    );
\data_gb[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gb_reg[17]_i_6_n_6\,
      I1 => \data_gb_reg[17]_i_11_n_6\,
      I2 => \data_gb_reg[14]_i_10_n_3\,
      O => \data_gb[14]_i_3_n_0\
    );
\data_gb[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(5),
      I1 => in_b_1(3),
      I2 => \data_gb_reg[14]_i_12_0\(4),
      I3 => in_b_1(4),
      I4 => \data_gb_reg[14]_i_12_0\(3),
      I5 => in_b_1(5),
      O => \data_gb[14]_i_30_n_0\
    );
\data_gb[14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(5),
      I1 => in_b_1(2),
      I2 => \data_gb_reg[14]_i_12_0\(4),
      I3 => in_b_1(3),
      I4 => \data_gb_reg[14]_i_12_0\(3),
      I5 => in_b_1(4),
      O => \data_gb[14]_i_31_n_0\
    );
\data_gb[14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(5),
      I1 => in_b_1(1),
      I2 => \data_gb_reg[14]_i_12_0\(4),
      I3 => in_b_1(2),
      I4 => \data_gb_reg[14]_i_12_0\(3),
      I5 => in_b_1(3),
      O => \data_gb[14]_i_32_n_0\
    );
\data_gb[14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gb[14]_i_29_n_0\,
      I1 => \data_gb_reg[14]_i_12_0\(4),
      I2 => in_b_1(6),
      I3 => \data_gb[14]_i_38_n_0\,
      I4 => in_b_1(7),
      I5 => \data_gb_reg[14]_i_12_0\(3),
      O => \data_gb[14]_i_33_n_0\
    );
\data_gb[14]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gb[14]_i_30_n_0\,
      I1 => \data_gb_reg[14]_i_12_0\(4),
      I2 => in_b_1(5),
      I3 => \data_gb[14]_i_39_n_0\,
      I4 => in_b_1(6),
      I5 => \data_gb_reg[14]_i_12_0\(3),
      O => \data_gb[14]_i_34_n_0\
    );
\data_gb[14]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gb[14]_i_31_n_0\,
      I1 => \data_gb_reg[14]_i_12_0\(4),
      I2 => in_b_1(4),
      I3 => \data_gb[14]_i_40_n_0\,
      I4 => in_b_1(5),
      I5 => \data_gb_reg[14]_i_12_0\(3),
      O => \data_gb[14]_i_35_n_0\
    );
\data_gb[14]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gb[14]_i_32_n_0\,
      I1 => \data_gb_reg[14]_i_12_0\(4),
      I2 => in_b_1(3),
      I3 => \data_gb[14]_i_41_n_0\,
      I4 => in_b_1(4),
      I5 => \data_gb_reg[14]_i_12_0\(3),
      O => \data_gb[14]_i_36_n_0\
    );
\data_gb[14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(6),
      I1 => \data_gb_reg[14]_i_12_0\(2),
      O => \data_gb[14]_i_37_n_0\
    );
\data_gb[14]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(5),
      I1 => \data_gb_reg[14]_i_12_0\(5),
      O => \data_gb[14]_i_38_n_0\
    );
\data_gb[14]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(4),
      I1 => \data_gb_reg[14]_i_12_0\(5),
      O => \data_gb[14]_i_39_n_0\
    );
\data_gb[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gb_reg[17]_i_6_n_7\,
      I1 => \data_gb_reg[17]_i_11_n_7\,
      I2 => \data_gb_reg[14]_i_11_n_4\,
      O => \data_gb[14]_i_4_n_0\
    );
\data_gb[14]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(3),
      I1 => \data_gb_reg[14]_i_12_0\(5),
      O => \data_gb[14]_i_40_n_0\
    );
\data_gb[14]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(2),
      I1 => \data_gb_reg[14]_i_12_0\(5),
      O => \data_gb[14]_i_41_n_0\
    );
\data_gb[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_n_4\,
      I1 => \data_gb_reg[14]_i_13_n_4\,
      I2 => \data_gb_reg[14]_i_11_n_5\,
      O => \data_gb[14]_i_5_n_0\
    );
\data_gb[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_gb_reg[17]_i_11_n_5\,
      I1 => \data_gb_reg[17]_i_6_n_5\,
      I2 => \data_gb_reg[17]_i_6_n_4\,
      I3 => \data_gb_reg[17]_i_11_n_4\,
      O => \data_gb[14]_i_6_n_0\
    );
\data_gb[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \data_gb_reg[14]_i_10_n_3\,
      I1 => \data_gb_reg[17]_i_11_n_6\,
      I2 => \data_gb_reg[17]_i_6_n_6\,
      I3 => \data_gb_reg[17]_i_6_n_5\,
      I4 => \data_gb_reg[17]_i_11_n_5\,
      O => \data_gb[14]_i_7_n_0\
    );
\data_gb[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gb[14]_i_4_n_0\,
      I1 => \data_gb_reg[17]_i_11_n_6\,
      I2 => \data_gb_reg[17]_i_6_n_6\,
      I3 => \data_gb_reg[14]_i_10_n_3\,
      O => \data_gb[14]_i_8_n_0\
    );
\data_gb[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gb_reg[17]_i_6_n_7\,
      I1 => \data_gb_reg[17]_i_11_n_7\,
      I2 => \data_gb_reg[14]_i_11_n_4\,
      I3 => \data_gb[14]_i_5_n_0\,
      O => \data_gb[14]_i_9_n_0\
    );
\data_gb[17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(6),
      I1 => in_b_1(7),
      I2 => \data_gb_reg[14]_i_12_0\(7),
      I3 => in_b_1(8),
      O => \data_gb[17]_i_10_n_0\
    );
\data_gb[17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(7),
      I1 => in_b_1(6),
      I2 => \data_gb_reg[14]_i_12_0\(6),
      I3 => in_b_1(7),
      O => \data_gb[17]_i_13_n_0\
    );
\data_gb[17]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(7),
      I1 => in_b_1(5),
      I2 => \data_gb_reg[14]_i_12_0\(6),
      I3 => in_b_1(6),
      O => \data_gb[17]_i_14_n_0\
    );
\data_gb[17]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(7),
      I1 => in_b_1(4),
      I2 => \data_gb_reg[14]_i_12_0\(6),
      I3 => in_b_1(5),
      O => \data_gb[17]_i_15_n_0\
    );
\data_gb[17]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(7),
      I1 => in_b_1(3),
      I2 => \data_gb_reg[14]_i_12_0\(6),
      I3 => in_b_1(4),
      O => \data_gb[17]_i_16_n_0\
    );
\data_gb[17]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_b_1(6),
      I1 => in_b_1(7),
      I2 => \data_gb_reg[14]_i_12_0\(7),
      I3 => in_b_1(8),
      I4 => \data_gb_reg[14]_i_12_0\(6),
      O => \data_gb[17]_i_17_n_0\
    );
\data_gb[17]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_b_1(5),
      I1 => in_b_1(6),
      I2 => \data_gb_reg[14]_i_12_0\(7),
      I3 => in_b_1(7),
      I4 => \data_gb_reg[14]_i_12_0\(6),
      O => \data_gb[17]_i_18_n_0\
    );
\data_gb[17]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_b_1(4),
      I1 => in_b_1(5),
      I2 => \data_gb_reg[14]_i_12_0\(7),
      I3 => in_b_1(6),
      I4 => \data_gb_reg[14]_i_12_0\(6),
      O => \data_gb[17]_i_19_n_0\
    );
\data_gb[17]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_b_1(3),
      I1 => in_b_1(4),
      I2 => \data_gb_reg[14]_i_12_0\(7),
      I3 => in_b_1(5),
      I4 => \data_gb_reg[14]_i_12_0\(6),
      O => \data_gb[17]_i_20_n_0\
    );
\data_gb[17]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(5),
      I1 => in_b_1(8),
      O => \data_gb[17]_i_21_n_0\
    );
\data_gb[17]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(5),
      I1 => in_b_1(7),
      I2 => \data_gb_reg[14]_i_12_0\(4),
      I3 => in_b_1(8),
      O => \data_gb[17]_i_22_n_0\
    );
\data_gb[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(5),
      I1 => in_b_1(6),
      I2 => \data_gb_reg[14]_i_12_0\(4),
      I3 => in_b_1(7),
      I4 => \data_gb_reg[14]_i_12_0\(3),
      I5 => in_b_1(8),
      O => \data_gb[17]_i_23_n_0\
    );
\data_gb[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(5),
      I1 => in_b_1(5),
      I2 => \data_gb_reg[14]_i_12_0\(4),
      I3 => in_b_1(6),
      I4 => \data_gb_reg[14]_i_12_0\(3),
      I5 => in_b_1(7),
      O => \data_gb[17]_i_24_n_0\
    );
\data_gb[17]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(8),
      I1 => \data_gb_reg[14]_i_12_0\(5),
      O => \data_gb[17]_i_25_n_0\
    );
\data_gb[17]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(4),
      I1 => in_b_1(7),
      I2 => \data_gb_reg[14]_i_12_0\(5),
      I3 => in_b_1(8),
      O => \data_gb[17]_i_26_n_0\
    );
\data_gb[17]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(3),
      I1 => in_b_1(6),
      I2 => in_b_1(7),
      I3 => \data_gb_reg[14]_i_12_0\(5),
      I4 => in_b_1(8),
      I5 => \data_gb_reg[14]_i_12_0\(4),
      O => \data_gb[17]_i_27_n_0\
    );
\data_gb[17]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gb[17]_i_24_n_0\,
      I1 => \data_gb_reg[14]_i_12_0\(4),
      I2 => in_b_1(7),
      I3 => \data_gb[17]_i_29_n_0\,
      I4 => in_b_1(8),
      I5 => \data_gb_reg[14]_i_12_0\(3),
      O => \data_gb[17]_i_28_n_0\
    );
\data_gb[17]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(6),
      I1 => \data_gb_reg[14]_i_12_0\(5),
      O => \data_gb[17]_i_29_n_0\
    );
\data_gb[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gb_reg[17]_i_11_n_4\,
      I1 => \data_gb_reg[17]_i_6_n_4\,
      O => \data_gb[17]_i_3_n_0\
    );
\data_gb[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \data_gb_reg[17]_i_12_n_3\,
      I1 => \data_gb_reg[17]_i_2_n_7\,
      I2 => \data_gb_reg[17]_i_2_n_6\,
      O => \data_gb[17]_i_4_n_0\
    );
\data_gb[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_gb_reg[17]_i_11_n_4\,
      I1 => \data_gb_reg[17]_i_6_n_4\,
      I2 => \data_gb_reg[17]_i_2_n_7\,
      I3 => \data_gb_reg[17]_i_12_n_3\,
      O => \data_gb[17]_i_5_n_0\
    );
\data_gb[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(8),
      I1 => \data_gb_reg[14]_i_12_0\(7),
      O => \data_gb[17]_i_7_n_0\
    );
\data_gb[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(7),
      I1 => in_b_1(7),
      I2 => \data_gb_reg[14]_i_12_0\(6),
      I3 => in_b_1(8),
      O => \data_gb[17]_i_8_n_0\
    );
\data_gb[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(8),
      I1 => \data_gb_reg[14]_i_12_0\(7),
      O => \data_gb[17]_i_9_n_0\
    );
\data_gb[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(1),
      I1 => in_b_1(2),
      I2 => \data_gb_reg[14]_i_12_0\(2),
      I3 => in_b_1(1),
      I4 => in_b_1(3),
      I5 => \data_gb_reg[14]_i_12_0\(0),
      O => \data_gb[2]_i_2_n_0\
    );
\data_gb[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(1),
      I1 => in_b_1(1),
      I2 => \data_gb_reg[14]_i_12_0\(2),
      I3 => in_b_1(0),
      O => \data_gb[2]_i_3_n_0\
    );
\data_gb[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(0),
      I1 => in_b_1(1),
      O => \data_gb[2]_i_4_n_0\
    );
\data_gb[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_b_1(2),
      I1 => \data_gb[2]_i_9_n_0\,
      I2 => in_b_1(1),
      I3 => \data_gb_reg[14]_i_12_0\(1),
      I4 => in_b_1(0),
      I5 => \data_gb_reg[14]_i_12_0\(2),
      O => \data_gb[2]_i_5_n_0\
    );
\data_gb[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_b_1(0),
      I1 => \data_gb_reg[14]_i_12_0\(2),
      I2 => in_b_1(1),
      I3 => \data_gb_reg[14]_i_12_0\(1),
      I4 => \data_gb_reg[14]_i_12_0\(0),
      I5 => in_b_1(2),
      O => \data_gb[2]_i_6_n_0\
    );
\data_gb[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(0),
      I1 => in_b_1(1),
      I2 => \data_gb_reg[14]_i_12_0\(1),
      I3 => in_b_1(0),
      O => \data_gb[2]_i_7_n_0\
    );
\data_gb[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_b_1(0),
      I1 => \data_gb_reg[14]_i_12_0\(0),
      O => \data_gb[2]_i_8_n_0\
    );
\data_gb[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(3),
      I1 => \data_gb_reg[14]_i_12_0\(0),
      O => \data_gb[2]_i_9_n_0\
    );
\data_gb[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gb_reg[10]_i_11_n_5\,
      I1 => \data_gb_reg[10]_i_10_n_6\,
      O => \data_gb[6]_i_2_n_0\
    );
\data_gb[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gb_reg[10]_i_10_n_7\,
      I1 => \data_gb_reg[10]_i_11_n_6\,
      O => \data_gb[6]_i_3_n_0\
    );
\data_gb[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gb_reg[2]_i_1_n_4\,
      I1 => \data_gb_reg[10]_i_11_n_7\,
      O => \data_gb[6]_i_4_n_0\
    );
\data_gb[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \data_gb_reg[14]_i_12_0\(6),
      I1 => in_b_1(0),
      I2 => \data_gb_reg[10]_i_11_n_4\,
      I3 => \data_gb_reg[10]_i_10_n_5\,
      I4 => \data_gb[6]_i_2_n_0\,
      O => \data_gb[6]_i_5_n_0\
    );
\data_gb[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \data_gb_reg[10]_i_11_n_5\,
      I1 => \data_gb_reg[10]_i_10_n_6\,
      I2 => \data_gb_reg[10]_i_10_n_7\,
      I3 => \data_gb_reg[10]_i_11_n_6\,
      O => \data_gb[6]_i_6_n_0\
    );
\data_gb[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_gb_reg[2]_i_1_n_4\,
      I1 => \data_gb_reg[10]_i_11_n_7\,
      I2 => \data_gb_reg[10]_i_11_n_6\,
      I3 => \data_gb_reg[10]_i_10_n_7\,
      O => \data_gb[6]_i_7_n_0\
    );
\data_gb[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_gb_reg[2]_i_1_n_4\,
      I1 => \data_gb_reg[10]_i_11_n_7\,
      O => \data_gb[6]_i_8_n_0\
    );
\data_gb_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(0),
      Q => data_gb(0)
    );
\data_gb_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(10),
      Q => data_gb(10)
    );
\data_gb_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gb_reg[6]_i_1_n_0\,
      CO(3) => \data_gb_reg[10]_i_1_n_0\,
      CO(2) => \data_gb_reg[10]_i_1_n_1\,
      CO(1) => \data_gb_reg[10]_i_1_n_2\,
      CO(0) => \data_gb_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_gb[10]_i_2_n_0\,
      DI(2) => \data_gb[10]_i_3_n_0\,
      DI(1) => \data_gb[10]_i_4_n_0\,
      DI(0) => \data_gb[10]_i_5_n_0\,
      O(3 downto 0) => data_gb0(10 downto 7),
      S(3) => \data_gb[10]_i_6_n_0\,
      S(2) => \data_gb[10]_i_7_n_0\,
      S(1) => \data_gb[10]_i_8_n_0\,
      S(0) => \data_gb[10]_i_9_n_0\
    );
\data_gb_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gb_reg[2]_i_1_n_0\,
      CO(3) => \data_gb_reg[10]_i_10_n_0\,
      CO(2) => \data_gb_reg[10]_i_10_n_1\,
      CO(1) => \data_gb_reg[10]_i_10_n_2\,
      CO(0) => \data_gb_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \data_gb[10]_i_12_n_0\,
      DI(2) => \data_gb[10]_i_13_n_0\,
      DI(1) => \data_gb[10]_i_14_n_0\,
      DI(0) => \data_gb[10]_i_15_n_0\,
      O(3) => \data_gb_reg[10]_i_10_n_4\,
      O(2) => \data_gb_reg[10]_i_10_n_5\,
      O(1) => \data_gb_reg[10]_i_10_n_6\,
      O(0) => \data_gb_reg[10]_i_10_n_7\,
      S(3) => \data_gb[10]_i_16_n_0\,
      S(2) => \data_gb[10]_i_17_n_0\,
      S(1) => \data_gb[10]_i_18_n_0\,
      S(0) => \data_gb[10]_i_19_n_0\
    );
\data_gb_reg[10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_gb_reg[10]_i_11_n_0\,
      CO(2) => \data_gb_reg[10]_i_11_n_1\,
      CO(1) => \data_gb_reg[10]_i_11_n_2\,
      CO(0) => \data_gb_reg[10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_gb[10]_i_20_n_0\,
      DI(2) => \data_gb[10]_i_21_n_0\,
      DI(1) => \data_gb[10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \data_gb_reg[10]_i_11_n_4\,
      O(2) => \data_gb_reg[10]_i_11_n_5\,
      O(1) => \data_gb_reg[10]_i_11_n_6\,
      O(0) => \data_gb_reg[10]_i_11_n_7\,
      S(3) => \data_gb[10]_i_23_n_0\,
      S(2) => \data_gb[10]_i_24_n_0\,
      S(1) => \data_gb[10]_i_25_n_0\,
      S(0) => \data_gb[10]_i_26_n_0\
    );
\data_gb_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(11),
      Q => data_gb(11)
    );
\data_gb_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(12),
      Q => data_gb(12)
    );
\data_gb_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(13),
      Q => data_gb(13)
    );
\data_gb_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(14),
      Q => data_gb(14)
    );
\data_gb_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gb_reg[10]_i_1_n_0\,
      CO(3) => \data_gb_reg[14]_i_1_n_0\,
      CO(2) => \data_gb_reg[14]_i_1_n_1\,
      CO(1) => \data_gb_reg[14]_i_1_n_2\,
      CO(0) => \data_gb_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_gb[14]_i_2_n_0\,
      DI(2) => \data_gb[14]_i_3_n_0\,
      DI(1) => \data_gb[14]_i_4_n_0\,
      DI(0) => \data_gb[14]_i_5_n_0\,
      O(3 downto 0) => data_gb0(14 downto 11),
      S(3) => \data_gb[14]_i_6_n_0\,
      S(2) => \data_gb[14]_i_7_n_0\,
      S(1) => \data_gb[14]_i_8_n_0\,
      S(0) => \data_gb[14]_i_9_n_0\
    );
\data_gb_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gb_reg[14]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_gb_reg[14]_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_gb_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_gb_reg[14]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_gb_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gb_reg[10]_i_10_n_0\,
      CO(3) => \data_gb_reg[14]_i_11_n_0\,
      CO(2) => \data_gb_reg[14]_i_11_n_1\,
      CO(1) => \data_gb_reg[14]_i_11_n_2\,
      CO(0) => \data_gb_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_gb[14]_i_14_n_0\,
      DI(2) => \data_gb[14]_i_15_n_0\,
      DI(1) => \data_gb[14]_i_16_n_0\,
      DI(0) => \data_gb[14]_i_17_n_0\,
      O(3) => \data_gb_reg[14]_i_11_n_4\,
      O(2) => \data_gb_reg[14]_i_11_n_5\,
      O(1) => \data_gb_reg[14]_i_11_n_6\,
      O(0) => \data_gb_reg[14]_i_11_n_7\,
      S(3) => \data_gb[14]_i_18_n_0\,
      S(2) => \data_gb[14]_i_19_n_0\,
      S(1) => \data_gb[14]_i_20_n_0\,
      S(0) => \data_gb[14]_i_21_n_0\
    );
\data_gb_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_gb_reg[14]_i_12_n_0\,
      CO(2) => \data_gb_reg[14]_i_12_n_1\,
      CO(1) => \data_gb_reg[14]_i_12_n_2\,
      CO(0) => \data_gb_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \data_gb[14]_i_22_n_0\,
      DI(2) => \data_gb[14]_i_23_n_0\,
      DI(1) => \data_gb[14]_i_24_n_0\,
      DI(0) => '0',
      O(3) => \data_gb_reg[14]_i_12_n_4\,
      O(2) => \data_gb_reg[14]_i_12_n_5\,
      O(1) => \data_gb_reg[14]_i_12_n_6\,
      O(0) => \data_gb_reg[14]_i_12_n_7\,
      S(3) => \data_gb[14]_i_25_n_0\,
      S(2) => \data_gb[14]_i_26_n_0\,
      S(1) => \data_gb[14]_i_27_n_0\,
      S(0) => \data_gb[14]_i_28_n_0\
    );
\data_gb_reg[14]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gb_reg[10]_i_11_n_0\,
      CO(3) => \data_gb_reg[14]_i_13_n_0\,
      CO(2) => \data_gb_reg[14]_i_13_n_1\,
      CO(1) => \data_gb_reg[14]_i_13_n_2\,
      CO(0) => \data_gb_reg[14]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \data_gb[14]_i_29_n_0\,
      DI(2) => \data_gb[14]_i_30_n_0\,
      DI(1) => \data_gb[14]_i_31_n_0\,
      DI(0) => \data_gb[14]_i_32_n_0\,
      O(3) => \data_gb_reg[14]_i_13_n_4\,
      O(2) => \data_gb_reg[14]_i_13_n_5\,
      O(1) => \data_gb_reg[14]_i_13_n_6\,
      O(0) => \data_gb_reg[14]_i_13_n_7\,
      S(3) => \data_gb[14]_i_33_n_0\,
      S(2) => \data_gb[14]_i_34_n_0\,
      S(1) => \data_gb[14]_i_35_n_0\,
      S(0) => \data_gb[14]_i_36_n_0\
    );
\data_gb_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(15),
      Q => data_gb(15)
    );
\data_gb_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(16),
      Q => data_gb(16)
    );
\data_gb_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(17),
      Q => data_gb(17)
    );
\data_gb_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gb_reg[14]_i_1_n_0\,
      CO(3 downto 2) => \NLW_data_gb_reg[17]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_gb_reg[17]_i_1_n_2\,
      CO(0) => \data_gb_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_gb_reg[17]_i_2_n_6\,
      DI(0) => \data_gb[17]_i_3_n_0\,
      O(3) => \NLW_data_gb_reg[17]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => data_gb0(17 downto 15),
      S(3) => '0',
      S(2) => \data_gb_reg[17]_i_2_n_5\,
      S(1) => \data_gb[17]_i_4_n_0\,
      S(0) => \data_gb[17]_i_5_n_0\
    );
\data_gb_reg[17]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gb_reg[14]_i_13_n_0\,
      CO(3) => \data_gb_reg[17]_i_11_n_0\,
      CO(2) => \data_gb_reg[17]_i_11_n_1\,
      CO(1) => \data_gb_reg[17]_i_11_n_2\,
      CO(0) => \data_gb_reg[17]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_gb[17]_i_21_n_0\,
      DI(2) => \data_gb[17]_i_22_n_0\,
      DI(1) => \data_gb[17]_i_23_n_0\,
      DI(0) => \data_gb[17]_i_24_n_0\,
      O(3) => \data_gb_reg[17]_i_11_n_4\,
      O(2) => \data_gb_reg[17]_i_11_n_5\,
      O(1) => \data_gb_reg[17]_i_11_n_6\,
      O(0) => \data_gb_reg[17]_i_11_n_7\,
      S(3) => \data_gb[17]_i_25_n_0\,
      S(2) => \data_gb[17]_i_26_n_0\,
      S(1) => \data_gb[17]_i_27_n_0\,
      S(0) => \data_gb[17]_i_28_n_0\
    );
\data_gb_reg[17]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gb_reg[17]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_gb_reg[17]_i_12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_gb_reg[17]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_gb_reg[17]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_gb_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gb_reg[17]_i_6_n_0\,
      CO(3 downto 2) => \NLW_data_gb_reg[17]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_gb_reg[17]_i_2_n_2\,
      CO(0) => \data_gb_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_gb[17]_i_7_n_0\,
      DI(0) => \data_gb[17]_i_8_n_0\,
      O(3) => \NLW_data_gb_reg[17]_i_2_O_UNCONNECTED\(3),
      O(2) => \data_gb_reg[17]_i_2_n_5\,
      O(1) => \data_gb_reg[17]_i_2_n_6\,
      O(0) => \data_gb_reg[17]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \data_gb[17]_i_9_n_0\,
      S(0) => \data_gb[17]_i_10_n_0\
    );
\data_gb_reg[17]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gb_reg[14]_i_12_n_0\,
      CO(3) => \data_gb_reg[17]_i_6_n_0\,
      CO(2) => \data_gb_reg[17]_i_6_n_1\,
      CO(1) => \data_gb_reg[17]_i_6_n_2\,
      CO(0) => \data_gb_reg[17]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \data_gb[17]_i_13_n_0\,
      DI(2) => \data_gb[17]_i_14_n_0\,
      DI(1) => \data_gb[17]_i_15_n_0\,
      DI(0) => \data_gb[17]_i_16_n_0\,
      O(3) => \data_gb_reg[17]_i_6_n_4\,
      O(2) => \data_gb_reg[17]_i_6_n_5\,
      O(1) => \data_gb_reg[17]_i_6_n_6\,
      O(0) => \data_gb_reg[17]_i_6_n_7\,
      S(3) => \data_gb[17]_i_17_n_0\,
      S(2) => \data_gb[17]_i_18_n_0\,
      S(1) => \data_gb[17]_i_19_n_0\,
      S(0) => \data_gb[17]_i_20_n_0\
    );
\data_gb_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(1),
      Q => data_gb(1)
    );
\data_gb_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(2),
      Q => data_gb(2)
    );
\data_gb_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_gb_reg[2]_i_1_n_0\,
      CO(2) => \data_gb_reg[2]_i_1_n_1\,
      CO(1) => \data_gb_reg[2]_i_1_n_2\,
      CO(0) => \data_gb_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_gb[2]_i_2_n_0\,
      DI(2) => \data_gb[2]_i_3_n_0\,
      DI(1) => \data_gb[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \data_gb_reg[2]_i_1_n_4\,
      O(2 downto 0) => data_gb0(2 downto 0),
      S(3) => \data_gb[2]_i_5_n_0\,
      S(2) => \data_gb[2]_i_6_n_0\,
      S(1) => \data_gb[2]_i_7_n_0\,
      S(0) => \data_gb[2]_i_8_n_0\
    );
\data_gb_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(3),
      Q => data_gb(3)
    );
\data_gb_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(4),
      Q => data_gb(4)
    );
\data_gb_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(5),
      Q => data_gb(5)
    );
\data_gb_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(6),
      Q => data_gb(6)
    );
\data_gb_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_gb_reg[6]_i_1_n_0\,
      CO(2) => \data_gb_reg[6]_i_1_n_1\,
      CO(1) => \data_gb_reg[6]_i_1_n_2\,
      CO(0) => \data_gb_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_gb[6]_i_2_n_0\,
      DI(2) => \data_gb[6]_i_3_n_0\,
      DI(1) => \data_gb[6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => data_gb0(6 downto 3),
      S(3) => \data_gb[6]_i_5_n_0\,
      S(2) => \data_gb[6]_i_6_n_0\,
      S(1) => \data_gb[6]_i_7_n_0\,
      S(0) => \data_gb[6]_i_8_n_0\
    );
\data_gb_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(7),
      Q => data_gb(7)
    );
\data_gb_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(8),
      Q => data_gb(8)
    );
\data_gb_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gb0(9),
      Q => data_gb(9)
    );
\data_gg[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(2),
      I1 => in_g_1(4),
      I2 => \data_gg_reg[14]_i_12_0\(1),
      I3 => in_g_1(5),
      I4 => \data_gg_reg[14]_i_12_0\(0),
      I5 => in_g_1(6),
      O => \data_gg[10]_i_12_n_0\
    );
\data_gg[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(2),
      I1 => in_g_1(3),
      I2 => \data_gg_reg[14]_i_12_0\(1),
      I3 => in_g_1(4),
      I4 => \data_gg_reg[14]_i_12_0\(0),
      I5 => in_g_1(5),
      O => \data_gg[10]_i_13_n_0\
    );
\data_gg[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(2),
      I1 => in_g_1(2),
      I2 => \data_gg_reg[14]_i_12_0\(1),
      I3 => in_g_1(3),
      I4 => \data_gg_reg[14]_i_12_0\(0),
      I5 => in_g_1(4),
      O => \data_gg[10]_i_14_n_0\
    );
\data_gg[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(2),
      I1 => in_g_1(1),
      I2 => \data_gg_reg[14]_i_12_0\(1),
      I3 => in_g_1(2),
      I4 => \data_gg_reg[14]_i_12_0\(0),
      I5 => in_g_1(3),
      O => \data_gg[10]_i_15_n_0\
    );
\data_gg[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gg[10]_i_12_n_0\,
      I1 => \data_gg_reg[14]_i_12_0\(1),
      I2 => in_g_1(6),
      I3 => \data_gg[10]_i_27_n_0\,
      I4 => in_g_1(7),
      I5 => \data_gg_reg[14]_i_12_0\(0),
      O => \data_gg[10]_i_16_n_0\
    );
\data_gg[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gg[10]_i_13_n_0\,
      I1 => \data_gg_reg[14]_i_12_0\(1),
      I2 => in_g_1(5),
      I3 => \data_gg[10]_i_28_n_0\,
      I4 => in_g_1(6),
      I5 => \data_gg_reg[14]_i_12_0\(0),
      O => \data_gg[10]_i_17_n_0\
    );
\data_gg[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gg[10]_i_14_n_0\,
      I1 => \data_gg_reg[14]_i_12_0\(1),
      I2 => in_g_1(4),
      I3 => \data_gg[10]_i_29_n_0\,
      I4 => in_g_1(5),
      I5 => \data_gg_reg[14]_i_12_0\(0),
      O => \data_gg[10]_i_18_n_0\
    );
\data_gg[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gg[10]_i_15_n_0\,
      I1 => \data_gg_reg[14]_i_12_0\(1),
      I2 => in_g_1(3),
      I3 => \data_gg[10]_i_30_n_0\,
      I4 => in_g_1(4),
      I5 => \data_gg_reg[14]_i_12_0\(0),
      O => \data_gg[10]_i_19_n_0\
    );
\data_gg[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_n_5\,
      I1 => \data_gg_reg[14]_i_13_n_5\,
      I2 => \data_gg_reg[14]_i_11_n_6\,
      O => \data_gg[10]_i_2_n_0\
    );
\data_gg[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(4),
      I1 => in_g_1(2),
      I2 => \data_gg_reg[14]_i_12_0\(5),
      I3 => in_g_1(1),
      I4 => in_g_1(3),
      I5 => \data_gg_reg[14]_i_12_0\(3),
      O => \data_gg[10]_i_20_n_0\
    );
\data_gg[10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(4),
      I1 => in_g_1(1),
      I2 => \data_gg_reg[14]_i_12_0\(5),
      I3 => in_g_1(0),
      O => \data_gg[10]_i_21_n_0\
    );
\data_gg[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(3),
      I1 => in_g_1(1),
      O => \data_gg[10]_i_22_n_0\
    );
\data_gg[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_g_1(2),
      I1 => \data_gg[10]_i_31_n_0\,
      I2 => in_g_1(1),
      I3 => \data_gg_reg[14]_i_12_0\(4),
      I4 => in_g_1(0),
      I5 => \data_gg_reg[14]_i_12_0\(5),
      O => \data_gg[10]_i_23_n_0\
    );
\data_gg[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_g_1(0),
      I1 => \data_gg_reg[14]_i_12_0\(5),
      I2 => in_g_1(1),
      I3 => \data_gg_reg[14]_i_12_0\(4),
      I4 => \data_gg_reg[14]_i_12_0\(3),
      I5 => in_g_1(2),
      O => \data_gg[10]_i_24_n_0\
    );
\data_gg[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(3),
      I1 => in_g_1(1),
      I2 => \data_gg_reg[14]_i_12_0\(4),
      I3 => in_g_1(0),
      O => \data_gg[10]_i_25_n_0\
    );
\data_gg[10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_g_1(0),
      I1 => \data_gg_reg[14]_i_12_0\(3),
      O => \data_gg[10]_i_26_n_0\
    );
\data_gg[10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(5),
      I1 => \data_gg_reg[14]_i_12_0\(2),
      O => \data_gg[10]_i_27_n_0\
    );
\data_gg[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(4),
      I1 => \data_gg_reg[14]_i_12_0\(2),
      O => \data_gg[10]_i_28_n_0\
    );
\data_gg[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(3),
      I1 => \data_gg_reg[14]_i_12_0\(2),
      O => \data_gg[10]_i_29_n_0\
    );
\data_gg[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_n_6\,
      I1 => \data_gg_reg[14]_i_13_n_6\,
      I2 => \data_gg_reg[14]_i_11_n_7\,
      O => \data_gg[10]_i_3_n_0\
    );
\data_gg[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(2),
      I1 => \data_gg_reg[14]_i_12_0\(2),
      O => \data_gg[10]_i_30_n_0\
    );
\data_gg[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(3),
      I1 => \data_gg_reg[14]_i_12_0\(3),
      O => \data_gg[10]_i_31_n_0\
    );
\data_gg[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_n_7\,
      I1 => \data_gg_reg[14]_i_13_n_7\,
      I2 => \data_gg_reg[10]_i_10_n_4\,
      O => \data_gg[10]_i_4_n_0\
    );
\data_gg[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(6),
      I1 => in_g_1(0),
      I2 => \data_gg_reg[10]_i_11_n_4\,
      I3 => \data_gg_reg[10]_i_10_n_5\,
      O => \data_gg[10]_i_5_n_0\
    );
\data_gg[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_n_4\,
      I1 => \data_gg_reg[14]_i_13_n_4\,
      I2 => \data_gg_reg[14]_i_11_n_5\,
      I3 => \data_gg[10]_i_2_n_0\,
      O => \data_gg[10]_i_6_n_0\
    );
\data_gg[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_n_5\,
      I1 => \data_gg_reg[14]_i_13_n_5\,
      I2 => \data_gg_reg[14]_i_11_n_6\,
      I3 => \data_gg[10]_i_3_n_0\,
      O => \data_gg[10]_i_7_n_0\
    );
\data_gg[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_n_6\,
      I1 => \data_gg_reg[14]_i_13_n_6\,
      I2 => \data_gg_reg[14]_i_11_n_7\,
      I3 => \data_gg[10]_i_4_n_0\,
      O => \data_gg[10]_i_8_n_0\
    );
\data_gg[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_n_7\,
      I1 => \data_gg_reg[14]_i_13_n_7\,
      I2 => \data_gg_reg[10]_i_10_n_4\,
      I3 => \data_gg[10]_i_5_n_0\,
      O => \data_gg[10]_i_9_n_0\
    );
\data_gg[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(2),
      I1 => in_g_1(8),
      O => \data_gg[14]_i_14_n_0\
    );
\data_gg[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(2),
      I1 => in_g_1(7),
      I2 => \data_gg_reg[14]_i_12_0\(1),
      I3 => in_g_1(8),
      O => \data_gg[14]_i_15_n_0\
    );
\data_gg[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(2),
      I1 => in_g_1(6),
      I2 => \data_gg_reg[14]_i_12_0\(1),
      I3 => in_g_1(7),
      I4 => \data_gg_reg[14]_i_12_0\(0),
      I5 => in_g_1(8),
      O => \data_gg[14]_i_16_n_0\
    );
\data_gg[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(2),
      I1 => in_g_1(5),
      I2 => \data_gg_reg[14]_i_12_0\(1),
      I3 => in_g_1(6),
      I4 => \data_gg_reg[14]_i_12_0\(0),
      I5 => in_g_1(7),
      O => \data_gg[14]_i_17_n_0\
    );
\data_gg[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(8),
      I1 => \data_gg_reg[14]_i_12_0\(2),
      O => \data_gg[14]_i_18_n_0\
    );
\data_gg[14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(1),
      I1 => in_g_1(7),
      I2 => \data_gg_reg[14]_i_12_0\(2),
      I3 => in_g_1(8),
      O => \data_gg[14]_i_19_n_0\
    );
\data_gg[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gg_reg[17]_i_11_n_5\,
      I1 => \data_gg_reg[17]_i_6_n_5\,
      O => \data_gg[14]_i_2_n_0\
    );
\data_gg[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(0),
      I1 => in_g_1(6),
      I2 => in_g_1(7),
      I3 => \data_gg_reg[14]_i_12_0\(2),
      I4 => in_g_1(8),
      I5 => \data_gg_reg[14]_i_12_0\(1),
      O => \data_gg[14]_i_20_n_0\
    );
\data_gg[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gg[14]_i_17_n_0\,
      I1 => \data_gg_reg[14]_i_12_0\(1),
      I2 => in_g_1(7),
      I3 => \data_gg[14]_i_37_n_0\,
      I4 => in_g_1(8),
      I5 => \data_gg_reg[14]_i_12_0\(0),
      O => \data_gg[14]_i_21_n_0\
    );
\data_gg[14]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(7),
      I1 => in_g_1(2),
      I2 => \data_gg_reg[14]_i_12_0\(6),
      I3 => in_g_1(3),
      O => \data_gg[14]_i_22_n_0\
    );
\data_gg[14]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(6),
      I1 => in_g_1(3),
      I2 => \data_gg_reg[14]_i_12_0\(7),
      I3 => in_g_1(2),
      O => \data_gg[14]_i_23_n_0\
    );
\data_gg[14]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(7),
      I1 => in_g_1(0),
      I2 => \data_gg_reg[14]_i_12_0\(6),
      I3 => in_g_1(1),
      O => \data_gg[14]_i_24_n_0\
    );
\data_gg[14]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_g_1(2),
      I1 => in_g_1(3),
      I2 => \data_gg_reg[14]_i_12_0\(7),
      I3 => in_g_1(4),
      I4 => \data_gg_reg[14]_i_12_0\(6),
      O => \data_gg[14]_i_25_n_0\
    );
\data_gg[14]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CAC6060"
    )
        port map (
      I0 => in_g_1(3),
      I1 => in_g_1(2),
      I2 => \data_gg_reg[14]_i_12_0\(6),
      I3 => in_g_1(1),
      I4 => \data_gg_reg[14]_i_12_0\(7),
      O => \data_gg[14]_i_26_n_0\
    );
\data_gg[14]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_g_1(0),
      I1 => in_g_1(1),
      I2 => \data_gg_reg[14]_i_12_0\(7),
      I3 => in_g_1(2),
      I4 => \data_gg_reg[14]_i_12_0\(6),
      O => \data_gg[14]_i_27_n_0\
    );
\data_gg[14]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(6),
      I1 => in_g_1(1),
      I2 => \data_gg_reg[14]_i_12_0\(7),
      I3 => in_g_1(0),
      O => \data_gg[14]_i_28_n_0\
    );
\data_gg[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(5),
      I1 => in_g_1(4),
      I2 => \data_gg_reg[14]_i_12_0\(4),
      I3 => in_g_1(5),
      I4 => \data_gg_reg[14]_i_12_0\(3),
      I5 => in_g_1(6),
      O => \data_gg[14]_i_29_n_0\
    );
\data_gg[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gg_reg[17]_i_6_n_6\,
      I1 => \data_gg_reg[17]_i_11_n_6\,
      I2 => \data_gg_reg[14]_i_10_n_3\,
      O => \data_gg[14]_i_3_n_0\
    );
\data_gg[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(5),
      I1 => in_g_1(3),
      I2 => \data_gg_reg[14]_i_12_0\(4),
      I3 => in_g_1(4),
      I4 => \data_gg_reg[14]_i_12_0\(3),
      I5 => in_g_1(5),
      O => \data_gg[14]_i_30_n_0\
    );
\data_gg[14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(5),
      I1 => in_g_1(2),
      I2 => \data_gg_reg[14]_i_12_0\(4),
      I3 => in_g_1(3),
      I4 => \data_gg_reg[14]_i_12_0\(3),
      I5 => in_g_1(4),
      O => \data_gg[14]_i_31_n_0\
    );
\data_gg[14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(5),
      I1 => in_g_1(1),
      I2 => \data_gg_reg[14]_i_12_0\(4),
      I3 => in_g_1(2),
      I4 => \data_gg_reg[14]_i_12_0\(3),
      I5 => in_g_1(3),
      O => \data_gg[14]_i_32_n_0\
    );
\data_gg[14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gg[14]_i_29_n_0\,
      I1 => \data_gg_reg[14]_i_12_0\(4),
      I2 => in_g_1(6),
      I3 => \data_gg[14]_i_38_n_0\,
      I4 => in_g_1(7),
      I5 => \data_gg_reg[14]_i_12_0\(3),
      O => \data_gg[14]_i_33_n_0\
    );
\data_gg[14]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gg[14]_i_30_n_0\,
      I1 => \data_gg_reg[14]_i_12_0\(4),
      I2 => in_g_1(5),
      I3 => \data_gg[14]_i_39_n_0\,
      I4 => in_g_1(6),
      I5 => \data_gg_reg[14]_i_12_0\(3),
      O => \data_gg[14]_i_34_n_0\
    );
\data_gg[14]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gg[14]_i_31_n_0\,
      I1 => \data_gg_reg[14]_i_12_0\(4),
      I2 => in_g_1(4),
      I3 => \data_gg[14]_i_40_n_0\,
      I4 => in_g_1(5),
      I5 => \data_gg_reg[14]_i_12_0\(3),
      O => \data_gg[14]_i_35_n_0\
    );
\data_gg[14]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gg[14]_i_32_n_0\,
      I1 => \data_gg_reg[14]_i_12_0\(4),
      I2 => in_g_1(3),
      I3 => \data_gg[14]_i_41_n_0\,
      I4 => in_g_1(4),
      I5 => \data_gg_reg[14]_i_12_0\(3),
      O => \data_gg[14]_i_36_n_0\
    );
\data_gg[14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(6),
      I1 => \data_gg_reg[14]_i_12_0\(2),
      O => \data_gg[14]_i_37_n_0\
    );
\data_gg[14]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(5),
      I1 => \data_gg_reg[14]_i_12_0\(5),
      O => \data_gg[14]_i_38_n_0\
    );
\data_gg[14]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(4),
      I1 => \data_gg_reg[14]_i_12_0\(5),
      O => \data_gg[14]_i_39_n_0\
    );
\data_gg[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gg_reg[17]_i_6_n_7\,
      I1 => \data_gg_reg[17]_i_11_n_7\,
      I2 => \data_gg_reg[14]_i_11_n_4\,
      O => \data_gg[14]_i_4_n_0\
    );
\data_gg[14]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(3),
      I1 => \data_gg_reg[14]_i_12_0\(5),
      O => \data_gg[14]_i_40_n_0\
    );
\data_gg[14]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(2),
      I1 => \data_gg_reg[14]_i_12_0\(5),
      O => \data_gg[14]_i_41_n_0\
    );
\data_gg[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_n_4\,
      I1 => \data_gg_reg[14]_i_13_n_4\,
      I2 => \data_gg_reg[14]_i_11_n_5\,
      O => \data_gg[14]_i_5_n_0\
    );
\data_gg[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_gg_reg[17]_i_11_n_5\,
      I1 => \data_gg_reg[17]_i_6_n_5\,
      I2 => \data_gg_reg[17]_i_6_n_4\,
      I3 => \data_gg_reg[17]_i_11_n_4\,
      O => \data_gg[14]_i_6_n_0\
    );
\data_gg[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \data_gg_reg[14]_i_10_n_3\,
      I1 => \data_gg_reg[17]_i_11_n_6\,
      I2 => \data_gg_reg[17]_i_6_n_6\,
      I3 => \data_gg_reg[17]_i_6_n_5\,
      I4 => \data_gg_reg[17]_i_11_n_5\,
      O => \data_gg[14]_i_7_n_0\
    );
\data_gg[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gg[14]_i_4_n_0\,
      I1 => \data_gg_reg[17]_i_11_n_6\,
      I2 => \data_gg_reg[17]_i_6_n_6\,
      I3 => \data_gg_reg[14]_i_10_n_3\,
      O => \data_gg[14]_i_8_n_0\
    );
\data_gg[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gg_reg[17]_i_6_n_7\,
      I1 => \data_gg_reg[17]_i_11_n_7\,
      I2 => \data_gg_reg[14]_i_11_n_4\,
      I3 => \data_gg[14]_i_5_n_0\,
      O => \data_gg[14]_i_9_n_0\
    );
\data_gg[17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(6),
      I1 => in_g_1(7),
      I2 => \data_gg_reg[14]_i_12_0\(7),
      I3 => in_g_1(8),
      O => \data_gg[17]_i_10_n_0\
    );
\data_gg[17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(7),
      I1 => in_g_1(6),
      I2 => \data_gg_reg[14]_i_12_0\(6),
      I3 => in_g_1(7),
      O => \data_gg[17]_i_13_n_0\
    );
\data_gg[17]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(7),
      I1 => in_g_1(5),
      I2 => \data_gg_reg[14]_i_12_0\(6),
      I3 => in_g_1(6),
      O => \data_gg[17]_i_14_n_0\
    );
\data_gg[17]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(7),
      I1 => in_g_1(4),
      I2 => \data_gg_reg[14]_i_12_0\(6),
      I3 => in_g_1(5),
      O => \data_gg[17]_i_15_n_0\
    );
\data_gg[17]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(7),
      I1 => in_g_1(3),
      I2 => \data_gg_reg[14]_i_12_0\(6),
      I3 => in_g_1(4),
      O => \data_gg[17]_i_16_n_0\
    );
\data_gg[17]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_g_1(6),
      I1 => in_g_1(7),
      I2 => \data_gg_reg[14]_i_12_0\(7),
      I3 => in_g_1(8),
      I4 => \data_gg_reg[14]_i_12_0\(6),
      O => \data_gg[17]_i_17_n_0\
    );
\data_gg[17]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_g_1(5),
      I1 => in_g_1(6),
      I2 => \data_gg_reg[14]_i_12_0\(7),
      I3 => in_g_1(7),
      I4 => \data_gg_reg[14]_i_12_0\(6),
      O => \data_gg[17]_i_18_n_0\
    );
\data_gg[17]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_g_1(4),
      I1 => in_g_1(5),
      I2 => \data_gg_reg[14]_i_12_0\(7),
      I3 => in_g_1(6),
      I4 => \data_gg_reg[14]_i_12_0\(6),
      O => \data_gg[17]_i_19_n_0\
    );
\data_gg[17]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_g_1(3),
      I1 => in_g_1(4),
      I2 => \data_gg_reg[14]_i_12_0\(7),
      I3 => in_g_1(5),
      I4 => \data_gg_reg[14]_i_12_0\(6),
      O => \data_gg[17]_i_20_n_0\
    );
\data_gg[17]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(5),
      I1 => in_g_1(8),
      O => \data_gg[17]_i_21_n_0\
    );
\data_gg[17]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(5),
      I1 => in_g_1(7),
      I2 => \data_gg_reg[14]_i_12_0\(4),
      I3 => in_g_1(8),
      O => \data_gg[17]_i_22_n_0\
    );
\data_gg[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(5),
      I1 => in_g_1(6),
      I2 => \data_gg_reg[14]_i_12_0\(4),
      I3 => in_g_1(7),
      I4 => \data_gg_reg[14]_i_12_0\(3),
      I5 => in_g_1(8),
      O => \data_gg[17]_i_23_n_0\
    );
\data_gg[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(5),
      I1 => in_g_1(5),
      I2 => \data_gg_reg[14]_i_12_0\(4),
      I3 => in_g_1(6),
      I4 => \data_gg_reg[14]_i_12_0\(3),
      I5 => in_g_1(7),
      O => \data_gg[17]_i_24_n_0\
    );
\data_gg[17]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(8),
      I1 => \data_gg_reg[14]_i_12_0\(5),
      O => \data_gg[17]_i_25_n_0\
    );
\data_gg[17]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(4),
      I1 => in_g_1(7),
      I2 => \data_gg_reg[14]_i_12_0\(5),
      I3 => in_g_1(8),
      O => \data_gg[17]_i_26_n_0\
    );
\data_gg[17]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(3),
      I1 => in_g_1(6),
      I2 => in_g_1(7),
      I3 => \data_gg_reg[14]_i_12_0\(5),
      I4 => in_g_1(8),
      I5 => \data_gg_reg[14]_i_12_0\(4),
      O => \data_gg[17]_i_27_n_0\
    );
\data_gg[17]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gg[17]_i_24_n_0\,
      I1 => \data_gg_reg[14]_i_12_0\(4),
      I2 => in_g_1(7),
      I3 => \data_gg[17]_i_29_n_0\,
      I4 => in_g_1(8),
      I5 => \data_gg_reg[14]_i_12_0\(3),
      O => \data_gg[17]_i_28_n_0\
    );
\data_gg[17]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(6),
      I1 => \data_gg_reg[14]_i_12_0\(5),
      O => \data_gg[17]_i_29_n_0\
    );
\data_gg[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gg_reg[17]_i_11_n_4\,
      I1 => \data_gg_reg[17]_i_6_n_4\,
      O => \data_gg[17]_i_3_n_0\
    );
\data_gg[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \data_gg_reg[17]_i_12_n_3\,
      I1 => \data_gg_reg[17]_i_2_n_7\,
      I2 => \data_gg_reg[17]_i_2_n_6\,
      O => \data_gg[17]_i_4_n_0\
    );
\data_gg[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_gg_reg[17]_i_11_n_4\,
      I1 => \data_gg_reg[17]_i_6_n_4\,
      I2 => \data_gg_reg[17]_i_2_n_7\,
      I3 => \data_gg_reg[17]_i_12_n_3\,
      O => \data_gg[17]_i_5_n_0\
    );
\data_gg[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(8),
      I1 => \data_gg_reg[14]_i_12_0\(7),
      O => \data_gg[17]_i_7_n_0\
    );
\data_gg[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(7),
      I1 => in_g_1(7),
      I2 => \data_gg_reg[14]_i_12_0\(6),
      I3 => in_g_1(8),
      O => \data_gg[17]_i_8_n_0\
    );
\data_gg[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(8),
      I1 => \data_gg_reg[14]_i_12_0\(7),
      O => \data_gg[17]_i_9_n_0\
    );
\data_gg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(1),
      I1 => in_g_1(2),
      I2 => \data_gg_reg[14]_i_12_0\(2),
      I3 => in_g_1(1),
      I4 => in_g_1(3),
      I5 => \data_gg_reg[14]_i_12_0\(0),
      O => \data_gg[2]_i_2_n_0\
    );
\data_gg[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(1),
      I1 => in_g_1(1),
      I2 => \data_gg_reg[14]_i_12_0\(2),
      I3 => in_g_1(0),
      O => \data_gg[2]_i_3_n_0\
    );
\data_gg[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(0),
      I1 => in_g_1(1),
      O => \data_gg[2]_i_4_n_0\
    );
\data_gg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_g_1(2),
      I1 => \data_gg[2]_i_9_n_0\,
      I2 => in_g_1(1),
      I3 => \data_gg_reg[14]_i_12_0\(1),
      I4 => in_g_1(0),
      I5 => \data_gg_reg[14]_i_12_0\(2),
      O => \data_gg[2]_i_5_n_0\
    );
\data_gg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_g_1(0),
      I1 => \data_gg_reg[14]_i_12_0\(2),
      I2 => in_g_1(1),
      I3 => \data_gg_reg[14]_i_12_0\(1),
      I4 => \data_gg_reg[14]_i_12_0\(0),
      I5 => in_g_1(2),
      O => \data_gg[2]_i_6_n_0\
    );
\data_gg[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(0),
      I1 => in_g_1(1),
      I2 => \data_gg_reg[14]_i_12_0\(1),
      I3 => in_g_1(0),
      O => \data_gg[2]_i_7_n_0\
    );
\data_gg[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_g_1(0),
      I1 => \data_gg_reg[14]_i_12_0\(0),
      O => \data_gg[2]_i_8_n_0\
    );
\data_gg[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(3),
      I1 => \data_gg_reg[14]_i_12_0\(0),
      O => \data_gg[2]_i_9_n_0\
    );
\data_gg[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gg_reg[10]_i_11_n_5\,
      I1 => \data_gg_reg[10]_i_10_n_6\,
      O => \data_gg[6]_i_2_n_0\
    );
\data_gg[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gg_reg[10]_i_10_n_7\,
      I1 => \data_gg_reg[10]_i_11_n_6\,
      O => \data_gg[6]_i_3_n_0\
    );
\data_gg[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gg_reg[2]_i_1_n_4\,
      I1 => \data_gg_reg[10]_i_11_n_7\,
      O => \data_gg[6]_i_4_n_0\
    );
\data_gg[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \data_gg_reg[14]_i_12_0\(6),
      I1 => in_g_1(0),
      I2 => \data_gg_reg[10]_i_11_n_4\,
      I3 => \data_gg_reg[10]_i_10_n_5\,
      I4 => \data_gg[6]_i_2_n_0\,
      O => \data_gg[6]_i_5_n_0\
    );
\data_gg[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \data_gg_reg[10]_i_11_n_5\,
      I1 => \data_gg_reg[10]_i_10_n_6\,
      I2 => \data_gg_reg[10]_i_10_n_7\,
      I3 => \data_gg_reg[10]_i_11_n_6\,
      O => \data_gg[6]_i_6_n_0\
    );
\data_gg[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_gg_reg[2]_i_1_n_4\,
      I1 => \data_gg_reg[10]_i_11_n_7\,
      I2 => \data_gg_reg[10]_i_11_n_6\,
      I3 => \data_gg_reg[10]_i_10_n_7\,
      O => \data_gg[6]_i_7_n_0\
    );
\data_gg[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_gg_reg[2]_i_1_n_4\,
      I1 => \data_gg_reg[10]_i_11_n_7\,
      O => \data_gg[6]_i_8_n_0\
    );
\data_gg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(0),
      Q => data_gg(0)
    );
\data_gg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(10),
      Q => data_gg(10)
    );
\data_gg_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gg_reg[6]_i_1_n_0\,
      CO(3) => \data_gg_reg[10]_i_1_n_0\,
      CO(2) => \data_gg_reg[10]_i_1_n_1\,
      CO(1) => \data_gg_reg[10]_i_1_n_2\,
      CO(0) => \data_gg_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_gg[10]_i_2_n_0\,
      DI(2) => \data_gg[10]_i_3_n_0\,
      DI(1) => \data_gg[10]_i_4_n_0\,
      DI(0) => \data_gg[10]_i_5_n_0\,
      O(3 downto 0) => data_gg0(10 downto 7),
      S(3) => \data_gg[10]_i_6_n_0\,
      S(2) => \data_gg[10]_i_7_n_0\,
      S(1) => \data_gg[10]_i_8_n_0\,
      S(0) => \data_gg[10]_i_9_n_0\
    );
\data_gg_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gg_reg[2]_i_1_n_0\,
      CO(3) => \data_gg_reg[10]_i_10_n_0\,
      CO(2) => \data_gg_reg[10]_i_10_n_1\,
      CO(1) => \data_gg_reg[10]_i_10_n_2\,
      CO(0) => \data_gg_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \data_gg[10]_i_12_n_0\,
      DI(2) => \data_gg[10]_i_13_n_0\,
      DI(1) => \data_gg[10]_i_14_n_0\,
      DI(0) => \data_gg[10]_i_15_n_0\,
      O(3) => \data_gg_reg[10]_i_10_n_4\,
      O(2) => \data_gg_reg[10]_i_10_n_5\,
      O(1) => \data_gg_reg[10]_i_10_n_6\,
      O(0) => \data_gg_reg[10]_i_10_n_7\,
      S(3) => \data_gg[10]_i_16_n_0\,
      S(2) => \data_gg[10]_i_17_n_0\,
      S(1) => \data_gg[10]_i_18_n_0\,
      S(0) => \data_gg[10]_i_19_n_0\
    );
\data_gg_reg[10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_gg_reg[10]_i_11_n_0\,
      CO(2) => \data_gg_reg[10]_i_11_n_1\,
      CO(1) => \data_gg_reg[10]_i_11_n_2\,
      CO(0) => \data_gg_reg[10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_gg[10]_i_20_n_0\,
      DI(2) => \data_gg[10]_i_21_n_0\,
      DI(1) => \data_gg[10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \data_gg_reg[10]_i_11_n_4\,
      O(2) => \data_gg_reg[10]_i_11_n_5\,
      O(1) => \data_gg_reg[10]_i_11_n_6\,
      O(0) => \data_gg_reg[10]_i_11_n_7\,
      S(3) => \data_gg[10]_i_23_n_0\,
      S(2) => \data_gg[10]_i_24_n_0\,
      S(1) => \data_gg[10]_i_25_n_0\,
      S(0) => \data_gg[10]_i_26_n_0\
    );
\data_gg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(11),
      Q => data_gg(11)
    );
\data_gg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(12),
      Q => data_gg(12)
    );
\data_gg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(13),
      Q => data_gg(13)
    );
\data_gg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(14),
      Q => data_gg(14)
    );
\data_gg_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gg_reg[10]_i_1_n_0\,
      CO(3) => \data_gg_reg[14]_i_1_n_0\,
      CO(2) => \data_gg_reg[14]_i_1_n_1\,
      CO(1) => \data_gg_reg[14]_i_1_n_2\,
      CO(0) => \data_gg_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_gg[14]_i_2_n_0\,
      DI(2) => \data_gg[14]_i_3_n_0\,
      DI(1) => \data_gg[14]_i_4_n_0\,
      DI(0) => \data_gg[14]_i_5_n_0\,
      O(3 downto 0) => data_gg0(14 downto 11),
      S(3) => \data_gg[14]_i_6_n_0\,
      S(2) => \data_gg[14]_i_7_n_0\,
      S(1) => \data_gg[14]_i_8_n_0\,
      S(0) => \data_gg[14]_i_9_n_0\
    );
\data_gg_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gg_reg[14]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_gg_reg[14]_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_gg_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_gg_reg[14]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_gg_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gg_reg[10]_i_10_n_0\,
      CO(3) => \data_gg_reg[14]_i_11_n_0\,
      CO(2) => \data_gg_reg[14]_i_11_n_1\,
      CO(1) => \data_gg_reg[14]_i_11_n_2\,
      CO(0) => \data_gg_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_gg[14]_i_14_n_0\,
      DI(2) => \data_gg[14]_i_15_n_0\,
      DI(1) => \data_gg[14]_i_16_n_0\,
      DI(0) => \data_gg[14]_i_17_n_0\,
      O(3) => \data_gg_reg[14]_i_11_n_4\,
      O(2) => \data_gg_reg[14]_i_11_n_5\,
      O(1) => \data_gg_reg[14]_i_11_n_6\,
      O(0) => \data_gg_reg[14]_i_11_n_7\,
      S(3) => \data_gg[14]_i_18_n_0\,
      S(2) => \data_gg[14]_i_19_n_0\,
      S(1) => \data_gg[14]_i_20_n_0\,
      S(0) => \data_gg[14]_i_21_n_0\
    );
\data_gg_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_gg_reg[14]_i_12_n_0\,
      CO(2) => \data_gg_reg[14]_i_12_n_1\,
      CO(1) => \data_gg_reg[14]_i_12_n_2\,
      CO(0) => \data_gg_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \data_gg[14]_i_22_n_0\,
      DI(2) => \data_gg[14]_i_23_n_0\,
      DI(1) => \data_gg[14]_i_24_n_0\,
      DI(0) => '0',
      O(3) => \data_gg_reg[14]_i_12_n_4\,
      O(2) => \data_gg_reg[14]_i_12_n_5\,
      O(1) => \data_gg_reg[14]_i_12_n_6\,
      O(0) => \data_gg_reg[14]_i_12_n_7\,
      S(3) => \data_gg[14]_i_25_n_0\,
      S(2) => \data_gg[14]_i_26_n_0\,
      S(1) => \data_gg[14]_i_27_n_0\,
      S(0) => \data_gg[14]_i_28_n_0\
    );
\data_gg_reg[14]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gg_reg[10]_i_11_n_0\,
      CO(3) => \data_gg_reg[14]_i_13_n_0\,
      CO(2) => \data_gg_reg[14]_i_13_n_1\,
      CO(1) => \data_gg_reg[14]_i_13_n_2\,
      CO(0) => \data_gg_reg[14]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \data_gg[14]_i_29_n_0\,
      DI(2) => \data_gg[14]_i_30_n_0\,
      DI(1) => \data_gg[14]_i_31_n_0\,
      DI(0) => \data_gg[14]_i_32_n_0\,
      O(3) => \data_gg_reg[14]_i_13_n_4\,
      O(2) => \data_gg_reg[14]_i_13_n_5\,
      O(1) => \data_gg_reg[14]_i_13_n_6\,
      O(0) => \data_gg_reg[14]_i_13_n_7\,
      S(3) => \data_gg[14]_i_33_n_0\,
      S(2) => \data_gg[14]_i_34_n_0\,
      S(1) => \data_gg[14]_i_35_n_0\,
      S(0) => \data_gg[14]_i_36_n_0\
    );
\data_gg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(15),
      Q => data_gg(15)
    );
\data_gg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(16),
      Q => data_gg(16)
    );
\data_gg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(17),
      Q => data_gg(17)
    );
\data_gg_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gg_reg[14]_i_1_n_0\,
      CO(3 downto 2) => \NLW_data_gg_reg[17]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_gg_reg[17]_i_1_n_2\,
      CO(0) => \data_gg_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_gg_reg[17]_i_2_n_6\,
      DI(0) => \data_gg[17]_i_3_n_0\,
      O(3) => \NLW_data_gg_reg[17]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => data_gg0(17 downto 15),
      S(3) => '0',
      S(2) => \data_gg_reg[17]_i_2_n_5\,
      S(1) => \data_gg[17]_i_4_n_0\,
      S(0) => \data_gg[17]_i_5_n_0\
    );
\data_gg_reg[17]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gg_reg[14]_i_13_n_0\,
      CO(3) => \data_gg_reg[17]_i_11_n_0\,
      CO(2) => \data_gg_reg[17]_i_11_n_1\,
      CO(1) => \data_gg_reg[17]_i_11_n_2\,
      CO(0) => \data_gg_reg[17]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_gg[17]_i_21_n_0\,
      DI(2) => \data_gg[17]_i_22_n_0\,
      DI(1) => \data_gg[17]_i_23_n_0\,
      DI(0) => \data_gg[17]_i_24_n_0\,
      O(3) => \data_gg_reg[17]_i_11_n_4\,
      O(2) => \data_gg_reg[17]_i_11_n_5\,
      O(1) => \data_gg_reg[17]_i_11_n_6\,
      O(0) => \data_gg_reg[17]_i_11_n_7\,
      S(3) => \data_gg[17]_i_25_n_0\,
      S(2) => \data_gg[17]_i_26_n_0\,
      S(1) => \data_gg[17]_i_27_n_0\,
      S(0) => \data_gg[17]_i_28_n_0\
    );
\data_gg_reg[17]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gg_reg[17]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_gg_reg[17]_i_12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_gg_reg[17]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_gg_reg[17]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_gg_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gg_reg[17]_i_6_n_0\,
      CO(3 downto 2) => \NLW_data_gg_reg[17]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_gg_reg[17]_i_2_n_2\,
      CO(0) => \data_gg_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_gg[17]_i_7_n_0\,
      DI(0) => \data_gg[17]_i_8_n_0\,
      O(3) => \NLW_data_gg_reg[17]_i_2_O_UNCONNECTED\(3),
      O(2) => \data_gg_reg[17]_i_2_n_5\,
      O(1) => \data_gg_reg[17]_i_2_n_6\,
      O(0) => \data_gg_reg[17]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \data_gg[17]_i_9_n_0\,
      S(0) => \data_gg[17]_i_10_n_0\
    );
\data_gg_reg[17]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gg_reg[14]_i_12_n_0\,
      CO(3) => \data_gg_reg[17]_i_6_n_0\,
      CO(2) => \data_gg_reg[17]_i_6_n_1\,
      CO(1) => \data_gg_reg[17]_i_6_n_2\,
      CO(0) => \data_gg_reg[17]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \data_gg[17]_i_13_n_0\,
      DI(2) => \data_gg[17]_i_14_n_0\,
      DI(1) => \data_gg[17]_i_15_n_0\,
      DI(0) => \data_gg[17]_i_16_n_0\,
      O(3) => \data_gg_reg[17]_i_6_n_4\,
      O(2) => \data_gg_reg[17]_i_6_n_5\,
      O(1) => \data_gg_reg[17]_i_6_n_6\,
      O(0) => \data_gg_reg[17]_i_6_n_7\,
      S(3) => \data_gg[17]_i_17_n_0\,
      S(2) => \data_gg[17]_i_18_n_0\,
      S(1) => \data_gg[17]_i_19_n_0\,
      S(0) => \data_gg[17]_i_20_n_0\
    );
\data_gg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(1),
      Q => data_gg(1)
    );
\data_gg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(2),
      Q => data_gg(2)
    );
\data_gg_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_gg_reg[2]_i_1_n_0\,
      CO(2) => \data_gg_reg[2]_i_1_n_1\,
      CO(1) => \data_gg_reg[2]_i_1_n_2\,
      CO(0) => \data_gg_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_gg[2]_i_2_n_0\,
      DI(2) => \data_gg[2]_i_3_n_0\,
      DI(1) => \data_gg[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \data_gg_reg[2]_i_1_n_4\,
      O(2 downto 0) => data_gg0(2 downto 0),
      S(3) => \data_gg[2]_i_5_n_0\,
      S(2) => \data_gg[2]_i_6_n_0\,
      S(1) => \data_gg[2]_i_7_n_0\,
      S(0) => \data_gg[2]_i_8_n_0\
    );
\data_gg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(3),
      Q => data_gg(3)
    );
\data_gg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(4),
      Q => data_gg(4)
    );
\data_gg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(5),
      Q => data_gg(5)
    );
\data_gg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(6),
      Q => data_gg(6)
    );
\data_gg_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_gg_reg[6]_i_1_n_0\,
      CO(2) => \data_gg_reg[6]_i_1_n_1\,
      CO(1) => \data_gg_reg[6]_i_1_n_2\,
      CO(0) => \data_gg_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_gg[6]_i_2_n_0\,
      DI(2) => \data_gg[6]_i_3_n_0\,
      DI(1) => \data_gg[6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => data_gg0(6 downto 3),
      S(3) => \data_gg[6]_i_5_n_0\,
      S(2) => \data_gg[6]_i_6_n_0\,
      S(1) => \data_gg[6]_i_7_n_0\,
      S(0) => \data_gg[6]_i_8_n_0\
    );
\data_gg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(7),
      Q => data_gg(7)
    );
\data_gg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(8),
      Q => data_gg(8)
    );
\data_gg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gg0(9),
      Q => data_gg(9)
    );
\data_gr[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(2),
      I1 => in_r_1(4),
      I2 => \data_gr_reg[14]_i_12_0\(1),
      I3 => in_r_1(5),
      I4 => \data_gr_reg[14]_i_12_0\(0),
      I5 => in_r_1(6),
      O => \data_gr[10]_i_12_n_0\
    );
\data_gr[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(2),
      I1 => in_r_1(3),
      I2 => \data_gr_reg[14]_i_12_0\(1),
      I3 => in_r_1(4),
      I4 => \data_gr_reg[14]_i_12_0\(0),
      I5 => in_r_1(5),
      O => \data_gr[10]_i_13_n_0\
    );
\data_gr[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(2),
      I1 => in_r_1(2),
      I2 => \data_gr_reg[14]_i_12_0\(1),
      I3 => in_r_1(3),
      I4 => \data_gr_reg[14]_i_12_0\(0),
      I5 => in_r_1(4),
      O => \data_gr[10]_i_14_n_0\
    );
\data_gr[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(2),
      I1 => in_r_1(1),
      I2 => \data_gr_reg[14]_i_12_0\(1),
      I3 => in_r_1(2),
      I4 => \data_gr_reg[14]_i_12_0\(0),
      I5 => in_r_1(3),
      O => \data_gr[10]_i_15_n_0\
    );
\data_gr[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gr[10]_i_12_n_0\,
      I1 => \data_gr_reg[14]_i_12_0\(1),
      I2 => in_r_1(6),
      I3 => \data_gr[10]_i_27_n_0\,
      I4 => in_r_1(7),
      I5 => \data_gr_reg[14]_i_12_0\(0),
      O => \data_gr[10]_i_16_n_0\
    );
\data_gr[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gr[10]_i_13_n_0\,
      I1 => \data_gr_reg[14]_i_12_0\(1),
      I2 => in_r_1(5),
      I3 => \data_gr[10]_i_28_n_0\,
      I4 => in_r_1(6),
      I5 => \data_gr_reg[14]_i_12_0\(0),
      O => \data_gr[10]_i_17_n_0\
    );
\data_gr[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gr[10]_i_14_n_0\,
      I1 => \data_gr_reg[14]_i_12_0\(1),
      I2 => in_r_1(4),
      I3 => \data_gr[10]_i_29_n_0\,
      I4 => in_r_1(5),
      I5 => \data_gr_reg[14]_i_12_0\(0),
      O => \data_gr[10]_i_18_n_0\
    );
\data_gr[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gr[10]_i_15_n_0\,
      I1 => \data_gr_reg[14]_i_12_0\(1),
      I2 => in_r_1(3),
      I3 => \data_gr[10]_i_30_n_0\,
      I4 => in_r_1(4),
      I5 => \data_gr_reg[14]_i_12_0\(0),
      O => \data_gr[10]_i_19_n_0\
    );
\data_gr[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_n_5\,
      I1 => \data_gr_reg[14]_i_13_n_5\,
      I2 => \data_gr_reg[14]_i_11_n_6\,
      O => \data_gr[10]_i_2_n_0\
    );
\data_gr[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(4),
      I1 => in_r_1(2),
      I2 => \data_gr_reg[14]_i_12_0\(5),
      I3 => in_r_1(1),
      I4 => in_r_1(3),
      I5 => \data_gr_reg[14]_i_12_0\(3),
      O => \data_gr[10]_i_20_n_0\
    );
\data_gr[10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(4),
      I1 => in_r_1(1),
      I2 => \data_gr_reg[14]_i_12_0\(5),
      I3 => in_r_1(0),
      O => \data_gr[10]_i_21_n_0\
    );
\data_gr[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(3),
      I1 => in_r_1(1),
      O => \data_gr[10]_i_22_n_0\
    );
\data_gr[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_r_1(2),
      I1 => \data_gr[10]_i_31_n_0\,
      I2 => in_r_1(1),
      I3 => \data_gr_reg[14]_i_12_0\(4),
      I4 => in_r_1(0),
      I5 => \data_gr_reg[14]_i_12_0\(5),
      O => \data_gr[10]_i_23_n_0\
    );
\data_gr[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_r_1(0),
      I1 => \data_gr_reg[14]_i_12_0\(5),
      I2 => in_r_1(1),
      I3 => \data_gr_reg[14]_i_12_0\(4),
      I4 => \data_gr_reg[14]_i_12_0\(3),
      I5 => in_r_1(2),
      O => \data_gr[10]_i_24_n_0\
    );
\data_gr[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(3),
      I1 => in_r_1(1),
      I2 => \data_gr_reg[14]_i_12_0\(4),
      I3 => in_r_1(0),
      O => \data_gr[10]_i_25_n_0\
    );
\data_gr[10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_r_1(0),
      I1 => \data_gr_reg[14]_i_12_0\(3),
      O => \data_gr[10]_i_26_n_0\
    );
\data_gr[10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(5),
      I1 => \data_gr_reg[14]_i_12_0\(2),
      O => \data_gr[10]_i_27_n_0\
    );
\data_gr[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(4),
      I1 => \data_gr_reg[14]_i_12_0\(2),
      O => \data_gr[10]_i_28_n_0\
    );
\data_gr[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(3),
      I1 => \data_gr_reg[14]_i_12_0\(2),
      O => \data_gr[10]_i_29_n_0\
    );
\data_gr[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_n_6\,
      I1 => \data_gr_reg[14]_i_13_n_6\,
      I2 => \data_gr_reg[14]_i_11_n_7\,
      O => \data_gr[10]_i_3_n_0\
    );
\data_gr[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(2),
      I1 => \data_gr_reg[14]_i_12_0\(2),
      O => \data_gr[10]_i_30_n_0\
    );
\data_gr[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(3),
      I1 => \data_gr_reg[14]_i_12_0\(3),
      O => \data_gr[10]_i_31_n_0\
    );
\data_gr[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_n_7\,
      I1 => \data_gr_reg[14]_i_13_n_7\,
      I2 => \data_gr_reg[10]_i_10_n_4\,
      O => \data_gr[10]_i_4_n_0\
    );
\data_gr[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(6),
      I1 => in_r_1(0),
      I2 => \data_gr_reg[10]_i_11_n_4\,
      I3 => \data_gr_reg[10]_i_10_n_5\,
      O => \data_gr[10]_i_5_n_0\
    );
\data_gr[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_n_4\,
      I1 => \data_gr_reg[14]_i_13_n_4\,
      I2 => \data_gr_reg[14]_i_11_n_5\,
      I3 => \data_gr[10]_i_2_n_0\,
      O => \data_gr[10]_i_6_n_0\
    );
\data_gr[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_n_5\,
      I1 => \data_gr_reg[14]_i_13_n_5\,
      I2 => \data_gr_reg[14]_i_11_n_6\,
      I3 => \data_gr[10]_i_3_n_0\,
      O => \data_gr[10]_i_7_n_0\
    );
\data_gr[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_n_6\,
      I1 => \data_gr_reg[14]_i_13_n_6\,
      I2 => \data_gr_reg[14]_i_11_n_7\,
      I3 => \data_gr[10]_i_4_n_0\,
      O => \data_gr[10]_i_8_n_0\
    );
\data_gr[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_n_7\,
      I1 => \data_gr_reg[14]_i_13_n_7\,
      I2 => \data_gr_reg[10]_i_10_n_4\,
      I3 => \data_gr[10]_i_5_n_0\,
      O => \data_gr[10]_i_9_n_0\
    );
\data_gr[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(2),
      I1 => in_r_1(8),
      O => \data_gr[14]_i_14_n_0\
    );
\data_gr[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(2),
      I1 => in_r_1(7),
      I2 => \data_gr_reg[14]_i_12_0\(1),
      I3 => in_r_1(8),
      O => \data_gr[14]_i_15_n_0\
    );
\data_gr[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(2),
      I1 => in_r_1(6),
      I2 => \data_gr_reg[14]_i_12_0\(1),
      I3 => in_r_1(7),
      I4 => \data_gr_reg[14]_i_12_0\(0),
      I5 => in_r_1(8),
      O => \data_gr[14]_i_16_n_0\
    );
\data_gr[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(2),
      I1 => in_r_1(5),
      I2 => \data_gr_reg[14]_i_12_0\(1),
      I3 => in_r_1(6),
      I4 => \data_gr_reg[14]_i_12_0\(0),
      I5 => in_r_1(7),
      O => \data_gr[14]_i_17_n_0\
    );
\data_gr[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(8),
      I1 => \data_gr_reg[14]_i_12_0\(2),
      O => \data_gr[14]_i_18_n_0\
    );
\data_gr[14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(1),
      I1 => in_r_1(7),
      I2 => \data_gr_reg[14]_i_12_0\(2),
      I3 => in_r_1(8),
      O => \data_gr[14]_i_19_n_0\
    );
\data_gr[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gr_reg[17]_i_11_n_5\,
      I1 => \data_gr_reg[17]_i_6_n_5\,
      O => \data_gr[14]_i_2_n_0\
    );
\data_gr[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(0),
      I1 => in_r_1(6),
      I2 => in_r_1(7),
      I3 => \data_gr_reg[14]_i_12_0\(2),
      I4 => in_r_1(8),
      I5 => \data_gr_reg[14]_i_12_0\(1),
      O => \data_gr[14]_i_20_n_0\
    );
\data_gr[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gr[14]_i_17_n_0\,
      I1 => \data_gr_reg[14]_i_12_0\(1),
      I2 => in_r_1(7),
      I3 => \data_gr[14]_i_37_n_0\,
      I4 => in_r_1(8),
      I5 => \data_gr_reg[14]_i_12_0\(0),
      O => \data_gr[14]_i_21_n_0\
    );
\data_gr[14]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(7),
      I1 => in_r_1(2),
      I2 => \data_gr_reg[14]_i_12_0\(6),
      I3 => in_r_1(3),
      O => \data_gr[14]_i_22_n_0\
    );
\data_gr[14]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(6),
      I1 => in_r_1(3),
      I2 => \data_gr_reg[14]_i_12_0\(7),
      I3 => in_r_1(2),
      O => \data_gr[14]_i_23_n_0\
    );
\data_gr[14]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(7),
      I1 => in_r_1(0),
      I2 => \data_gr_reg[14]_i_12_0\(6),
      I3 => in_r_1(1),
      O => \data_gr[14]_i_24_n_0\
    );
\data_gr[14]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_r_1(2),
      I1 => in_r_1(3),
      I2 => \data_gr_reg[14]_i_12_0\(7),
      I3 => in_r_1(4),
      I4 => \data_gr_reg[14]_i_12_0\(6),
      O => \data_gr[14]_i_25_n_0\
    );
\data_gr[14]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CAC6060"
    )
        port map (
      I0 => in_r_1(3),
      I1 => in_r_1(2),
      I2 => \data_gr_reg[14]_i_12_0\(6),
      I3 => in_r_1(1),
      I4 => \data_gr_reg[14]_i_12_0\(7),
      O => \data_gr[14]_i_26_n_0\
    );
\data_gr[14]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_r_1(0),
      I1 => in_r_1(1),
      I2 => \data_gr_reg[14]_i_12_0\(7),
      I3 => in_r_1(2),
      I4 => \data_gr_reg[14]_i_12_0\(6),
      O => \data_gr[14]_i_27_n_0\
    );
\data_gr[14]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(6),
      I1 => in_r_1(1),
      I2 => \data_gr_reg[14]_i_12_0\(7),
      I3 => in_r_1(0),
      O => \data_gr[14]_i_28_n_0\
    );
\data_gr[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(5),
      I1 => in_r_1(4),
      I2 => \data_gr_reg[14]_i_12_0\(4),
      I3 => in_r_1(5),
      I4 => \data_gr_reg[14]_i_12_0\(3),
      I5 => in_r_1(6),
      O => \data_gr[14]_i_29_n_0\
    );
\data_gr[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gr_reg[17]_i_6_n_6\,
      I1 => \data_gr_reg[17]_i_11_n_6\,
      I2 => \data_gr_reg[14]_i_10_n_3\,
      O => \data_gr[14]_i_3_n_0\
    );
\data_gr[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(5),
      I1 => in_r_1(3),
      I2 => \data_gr_reg[14]_i_12_0\(4),
      I3 => in_r_1(4),
      I4 => \data_gr_reg[14]_i_12_0\(3),
      I5 => in_r_1(5),
      O => \data_gr[14]_i_30_n_0\
    );
\data_gr[14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(5),
      I1 => in_r_1(2),
      I2 => \data_gr_reg[14]_i_12_0\(4),
      I3 => in_r_1(3),
      I4 => \data_gr_reg[14]_i_12_0\(3),
      I5 => in_r_1(4),
      O => \data_gr[14]_i_31_n_0\
    );
\data_gr[14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(5),
      I1 => in_r_1(1),
      I2 => \data_gr_reg[14]_i_12_0\(4),
      I3 => in_r_1(2),
      I4 => \data_gr_reg[14]_i_12_0\(3),
      I5 => in_r_1(3),
      O => \data_gr[14]_i_32_n_0\
    );
\data_gr[14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gr[14]_i_29_n_0\,
      I1 => \data_gr_reg[14]_i_12_0\(4),
      I2 => in_r_1(6),
      I3 => \data_gr[14]_i_38_n_0\,
      I4 => in_r_1(7),
      I5 => \data_gr_reg[14]_i_12_0\(3),
      O => \data_gr[14]_i_33_n_0\
    );
\data_gr[14]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gr[14]_i_30_n_0\,
      I1 => \data_gr_reg[14]_i_12_0\(4),
      I2 => in_r_1(5),
      I3 => \data_gr[14]_i_39_n_0\,
      I4 => in_r_1(6),
      I5 => \data_gr_reg[14]_i_12_0\(3),
      O => \data_gr[14]_i_34_n_0\
    );
\data_gr[14]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gr[14]_i_31_n_0\,
      I1 => \data_gr_reg[14]_i_12_0\(4),
      I2 => in_r_1(4),
      I3 => \data_gr[14]_i_40_n_0\,
      I4 => in_r_1(5),
      I5 => \data_gr_reg[14]_i_12_0\(3),
      O => \data_gr[14]_i_35_n_0\
    );
\data_gr[14]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gr[14]_i_32_n_0\,
      I1 => \data_gr_reg[14]_i_12_0\(4),
      I2 => in_r_1(3),
      I3 => \data_gr[14]_i_41_n_0\,
      I4 => in_r_1(4),
      I5 => \data_gr_reg[14]_i_12_0\(3),
      O => \data_gr[14]_i_36_n_0\
    );
\data_gr[14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(6),
      I1 => \data_gr_reg[14]_i_12_0\(2),
      O => \data_gr[14]_i_37_n_0\
    );
\data_gr[14]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(5),
      I1 => \data_gr_reg[14]_i_12_0\(5),
      O => \data_gr[14]_i_38_n_0\
    );
\data_gr[14]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(4),
      I1 => \data_gr_reg[14]_i_12_0\(5),
      O => \data_gr[14]_i_39_n_0\
    );
\data_gr[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gr_reg[17]_i_6_n_7\,
      I1 => \data_gr_reg[17]_i_11_n_7\,
      I2 => \data_gr_reg[14]_i_11_n_4\,
      O => \data_gr[14]_i_4_n_0\
    );
\data_gr[14]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(3),
      I1 => \data_gr_reg[14]_i_12_0\(5),
      O => \data_gr[14]_i_40_n_0\
    );
\data_gr[14]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(2),
      I1 => \data_gr_reg[14]_i_12_0\(5),
      O => \data_gr[14]_i_41_n_0\
    );
\data_gr[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_n_4\,
      I1 => \data_gr_reg[14]_i_13_n_4\,
      I2 => \data_gr_reg[14]_i_11_n_5\,
      O => \data_gr[14]_i_5_n_0\
    );
\data_gr[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_gr_reg[17]_i_11_n_5\,
      I1 => \data_gr_reg[17]_i_6_n_5\,
      I2 => \data_gr_reg[17]_i_6_n_4\,
      I3 => \data_gr_reg[17]_i_11_n_4\,
      O => \data_gr[14]_i_6_n_0\
    );
\data_gr[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \data_gr_reg[14]_i_10_n_3\,
      I1 => \data_gr_reg[17]_i_11_n_6\,
      I2 => \data_gr_reg[17]_i_6_n_6\,
      I3 => \data_gr_reg[17]_i_6_n_5\,
      I4 => \data_gr_reg[17]_i_11_n_5\,
      O => \data_gr[14]_i_7_n_0\
    );
\data_gr[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gr[14]_i_4_n_0\,
      I1 => \data_gr_reg[17]_i_11_n_6\,
      I2 => \data_gr_reg[17]_i_6_n_6\,
      I3 => \data_gr_reg[14]_i_10_n_3\,
      O => \data_gr[14]_i_8_n_0\
    );
\data_gr[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_gr_reg[17]_i_6_n_7\,
      I1 => \data_gr_reg[17]_i_11_n_7\,
      I2 => \data_gr_reg[14]_i_11_n_4\,
      I3 => \data_gr[14]_i_5_n_0\,
      O => \data_gr[14]_i_9_n_0\
    );
\data_gr[17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(6),
      I1 => in_r_1(7),
      I2 => \data_gr_reg[14]_i_12_0\(7),
      I3 => in_r_1(8),
      O => \data_gr[17]_i_10_n_0\
    );
\data_gr[17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(7),
      I1 => in_r_1(6),
      I2 => \data_gr_reg[14]_i_12_0\(6),
      I3 => in_r_1(7),
      O => \data_gr[17]_i_13_n_0\
    );
\data_gr[17]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(7),
      I1 => in_r_1(5),
      I2 => \data_gr_reg[14]_i_12_0\(6),
      I3 => in_r_1(6),
      O => \data_gr[17]_i_14_n_0\
    );
\data_gr[17]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(7),
      I1 => in_r_1(4),
      I2 => \data_gr_reg[14]_i_12_0\(6),
      I3 => in_r_1(5),
      O => \data_gr[17]_i_15_n_0\
    );
\data_gr[17]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(7),
      I1 => in_r_1(3),
      I2 => \data_gr_reg[14]_i_12_0\(6),
      I3 => in_r_1(4),
      O => \data_gr[17]_i_16_n_0\
    );
\data_gr[17]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_r_1(6),
      I1 => in_r_1(7),
      I2 => \data_gr_reg[14]_i_12_0\(7),
      I3 => in_r_1(8),
      I4 => \data_gr_reg[14]_i_12_0\(6),
      O => \data_gr[17]_i_17_n_0\
    );
\data_gr[17]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_r_1(5),
      I1 => in_r_1(6),
      I2 => \data_gr_reg[14]_i_12_0\(7),
      I3 => in_r_1(7),
      I4 => \data_gr_reg[14]_i_12_0\(6),
      O => \data_gr[17]_i_18_n_0\
    );
\data_gr[17]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_r_1(4),
      I1 => in_r_1(5),
      I2 => \data_gr_reg[14]_i_12_0\(7),
      I3 => in_r_1(6),
      I4 => \data_gr_reg[14]_i_12_0\(6),
      O => \data_gr[17]_i_19_n_0\
    );
\data_gr[17]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_r_1(3),
      I1 => in_r_1(4),
      I2 => \data_gr_reg[14]_i_12_0\(7),
      I3 => in_r_1(5),
      I4 => \data_gr_reg[14]_i_12_0\(6),
      O => \data_gr[17]_i_20_n_0\
    );
\data_gr[17]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(5),
      I1 => in_r_1(8),
      O => \data_gr[17]_i_21_n_0\
    );
\data_gr[17]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(5),
      I1 => in_r_1(7),
      I2 => \data_gr_reg[14]_i_12_0\(4),
      I3 => in_r_1(8),
      O => \data_gr[17]_i_22_n_0\
    );
\data_gr[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(5),
      I1 => in_r_1(6),
      I2 => \data_gr_reg[14]_i_12_0\(4),
      I3 => in_r_1(7),
      I4 => \data_gr_reg[14]_i_12_0\(3),
      I5 => in_r_1(8),
      O => \data_gr[17]_i_23_n_0\
    );
\data_gr[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(5),
      I1 => in_r_1(5),
      I2 => \data_gr_reg[14]_i_12_0\(4),
      I3 => in_r_1(6),
      I4 => \data_gr_reg[14]_i_12_0\(3),
      I5 => in_r_1(7),
      O => \data_gr[17]_i_24_n_0\
    );
\data_gr[17]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(8),
      I1 => \data_gr_reg[14]_i_12_0\(5),
      O => \data_gr[17]_i_25_n_0\
    );
\data_gr[17]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(4),
      I1 => in_r_1(7),
      I2 => \data_gr_reg[14]_i_12_0\(5),
      I3 => in_r_1(8),
      O => \data_gr[17]_i_26_n_0\
    );
\data_gr[17]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(3),
      I1 => in_r_1(6),
      I2 => in_r_1(7),
      I3 => \data_gr_reg[14]_i_12_0\(5),
      I4 => in_r_1(8),
      I5 => \data_gr_reg[14]_i_12_0\(4),
      O => \data_gr[17]_i_27_n_0\
    );
\data_gr[17]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_gr[17]_i_24_n_0\,
      I1 => \data_gr_reg[14]_i_12_0\(4),
      I2 => in_r_1(7),
      I3 => \data_gr[17]_i_29_n_0\,
      I4 => in_r_1(8),
      I5 => \data_gr_reg[14]_i_12_0\(3),
      O => \data_gr[17]_i_28_n_0\
    );
\data_gr[17]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(6),
      I1 => \data_gr_reg[14]_i_12_0\(5),
      O => \data_gr[17]_i_29_n_0\
    );
\data_gr[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gr_reg[17]_i_11_n_4\,
      I1 => \data_gr_reg[17]_i_6_n_4\,
      O => \data_gr[17]_i_3_n_0\
    );
\data_gr[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \data_gr_reg[17]_i_12_n_3\,
      I1 => \data_gr_reg[17]_i_2_n_7\,
      I2 => \data_gr_reg[17]_i_2_n_6\,
      O => \data_gr[17]_i_4_n_0\
    );
\data_gr[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_gr_reg[17]_i_11_n_4\,
      I1 => \data_gr_reg[17]_i_6_n_4\,
      I2 => \data_gr_reg[17]_i_2_n_7\,
      I3 => \data_gr_reg[17]_i_12_n_3\,
      O => \data_gr[17]_i_5_n_0\
    );
\data_gr[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(8),
      I1 => \data_gr_reg[14]_i_12_0\(7),
      O => \data_gr[17]_i_7_n_0\
    );
\data_gr[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(7),
      I1 => in_r_1(7),
      I2 => \data_gr_reg[14]_i_12_0\(6),
      I3 => in_r_1(8),
      O => \data_gr[17]_i_8_n_0\
    );
\data_gr[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(8),
      I1 => \data_gr_reg[14]_i_12_0\(7),
      O => \data_gr[17]_i_9_n_0\
    );
\data_gr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(1),
      I1 => in_r_1(2),
      I2 => \data_gr_reg[14]_i_12_0\(2),
      I3 => in_r_1(1),
      I4 => in_r_1(3),
      I5 => \data_gr_reg[14]_i_12_0\(0),
      O => \data_gr[2]_i_2_n_0\
    );
\data_gr[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(1),
      I1 => in_r_1(1),
      I2 => \data_gr_reg[14]_i_12_0\(2),
      I3 => in_r_1(0),
      O => \data_gr[2]_i_3_n_0\
    );
\data_gr[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(0),
      I1 => in_r_1(1),
      O => \data_gr[2]_i_4_n_0\
    );
\data_gr[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_r_1(2),
      I1 => \data_gr[2]_i_9_n_0\,
      I2 => in_r_1(1),
      I3 => \data_gr_reg[14]_i_12_0\(1),
      I4 => in_r_1(0),
      I5 => \data_gr_reg[14]_i_12_0\(2),
      O => \data_gr[2]_i_5_n_0\
    );
\data_gr[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_r_1(0),
      I1 => \data_gr_reg[14]_i_12_0\(2),
      I2 => in_r_1(1),
      I3 => \data_gr_reg[14]_i_12_0\(1),
      I4 => \data_gr_reg[14]_i_12_0\(0),
      I5 => in_r_1(2),
      O => \data_gr[2]_i_6_n_0\
    );
\data_gr[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(0),
      I1 => in_r_1(1),
      I2 => \data_gr_reg[14]_i_12_0\(1),
      I3 => in_r_1(0),
      O => \data_gr[2]_i_7_n_0\
    );
\data_gr[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_r_1(0),
      I1 => \data_gr_reg[14]_i_12_0\(0),
      O => \data_gr[2]_i_8_n_0\
    );
\data_gr[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(3),
      I1 => \data_gr_reg[14]_i_12_0\(0),
      O => \data_gr[2]_i_9_n_0\
    );
\data_gr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gr_reg[10]_i_11_n_5\,
      I1 => \data_gr_reg[10]_i_10_n_6\,
      O => \data_gr[6]_i_2_n_0\
    );
\data_gr[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gr_reg[10]_i_10_n_7\,
      I1 => \data_gr_reg[10]_i_11_n_6\,
      O => \data_gr[6]_i_3_n_0\
    );
\data_gr[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_gr_reg[2]_i_1_n_4\,
      I1 => \data_gr_reg[10]_i_11_n_7\,
      O => \data_gr[6]_i_4_n_0\
    );
\data_gr[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \data_gr_reg[14]_i_12_0\(6),
      I1 => in_r_1(0),
      I2 => \data_gr_reg[10]_i_11_n_4\,
      I3 => \data_gr_reg[10]_i_10_n_5\,
      I4 => \data_gr[6]_i_2_n_0\,
      O => \data_gr[6]_i_5_n_0\
    );
\data_gr[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \data_gr_reg[10]_i_11_n_5\,
      I1 => \data_gr_reg[10]_i_10_n_6\,
      I2 => \data_gr_reg[10]_i_10_n_7\,
      I3 => \data_gr_reg[10]_i_11_n_6\,
      O => \data_gr[6]_i_6_n_0\
    );
\data_gr[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_gr_reg[2]_i_1_n_4\,
      I1 => \data_gr_reg[10]_i_11_n_7\,
      I2 => \data_gr_reg[10]_i_11_n_6\,
      I3 => \data_gr_reg[10]_i_10_n_7\,
      O => \data_gr[6]_i_7_n_0\
    );
\data_gr[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_gr_reg[2]_i_1_n_4\,
      I1 => \data_gr_reg[10]_i_11_n_7\,
      O => \data_gr[6]_i_8_n_0\
    );
\data_gr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(0),
      Q => data_gr(0)
    );
\data_gr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(10),
      Q => data_gr(10)
    );
\data_gr_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gr_reg[6]_i_1_n_0\,
      CO(3) => \data_gr_reg[10]_i_1_n_0\,
      CO(2) => \data_gr_reg[10]_i_1_n_1\,
      CO(1) => \data_gr_reg[10]_i_1_n_2\,
      CO(0) => \data_gr_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_gr[10]_i_2_n_0\,
      DI(2) => \data_gr[10]_i_3_n_0\,
      DI(1) => \data_gr[10]_i_4_n_0\,
      DI(0) => \data_gr[10]_i_5_n_0\,
      O(3 downto 0) => data_gr0(10 downto 7),
      S(3) => \data_gr[10]_i_6_n_0\,
      S(2) => \data_gr[10]_i_7_n_0\,
      S(1) => \data_gr[10]_i_8_n_0\,
      S(0) => \data_gr[10]_i_9_n_0\
    );
\data_gr_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gr_reg[2]_i_1_n_0\,
      CO(3) => \data_gr_reg[10]_i_10_n_0\,
      CO(2) => \data_gr_reg[10]_i_10_n_1\,
      CO(1) => \data_gr_reg[10]_i_10_n_2\,
      CO(0) => \data_gr_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \data_gr[10]_i_12_n_0\,
      DI(2) => \data_gr[10]_i_13_n_0\,
      DI(1) => \data_gr[10]_i_14_n_0\,
      DI(0) => \data_gr[10]_i_15_n_0\,
      O(3) => \data_gr_reg[10]_i_10_n_4\,
      O(2) => \data_gr_reg[10]_i_10_n_5\,
      O(1) => \data_gr_reg[10]_i_10_n_6\,
      O(0) => \data_gr_reg[10]_i_10_n_7\,
      S(3) => \data_gr[10]_i_16_n_0\,
      S(2) => \data_gr[10]_i_17_n_0\,
      S(1) => \data_gr[10]_i_18_n_0\,
      S(0) => \data_gr[10]_i_19_n_0\
    );
\data_gr_reg[10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_gr_reg[10]_i_11_n_0\,
      CO(2) => \data_gr_reg[10]_i_11_n_1\,
      CO(1) => \data_gr_reg[10]_i_11_n_2\,
      CO(0) => \data_gr_reg[10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_gr[10]_i_20_n_0\,
      DI(2) => \data_gr[10]_i_21_n_0\,
      DI(1) => \data_gr[10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \data_gr_reg[10]_i_11_n_4\,
      O(2) => \data_gr_reg[10]_i_11_n_5\,
      O(1) => \data_gr_reg[10]_i_11_n_6\,
      O(0) => \data_gr_reg[10]_i_11_n_7\,
      S(3) => \data_gr[10]_i_23_n_0\,
      S(2) => \data_gr[10]_i_24_n_0\,
      S(1) => \data_gr[10]_i_25_n_0\,
      S(0) => \data_gr[10]_i_26_n_0\
    );
\data_gr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(11),
      Q => data_gr(11)
    );
\data_gr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(12),
      Q => data_gr(12)
    );
\data_gr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(13),
      Q => data_gr(13)
    );
\data_gr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(14),
      Q => data_gr(14)
    );
\data_gr_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gr_reg[10]_i_1_n_0\,
      CO(3) => \data_gr_reg[14]_i_1_n_0\,
      CO(2) => \data_gr_reg[14]_i_1_n_1\,
      CO(1) => \data_gr_reg[14]_i_1_n_2\,
      CO(0) => \data_gr_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_gr[14]_i_2_n_0\,
      DI(2) => \data_gr[14]_i_3_n_0\,
      DI(1) => \data_gr[14]_i_4_n_0\,
      DI(0) => \data_gr[14]_i_5_n_0\,
      O(3 downto 0) => data_gr0(14 downto 11),
      S(3) => \data_gr[14]_i_6_n_0\,
      S(2) => \data_gr[14]_i_7_n_0\,
      S(1) => \data_gr[14]_i_8_n_0\,
      S(0) => \data_gr[14]_i_9_n_0\
    );
\data_gr_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gr_reg[14]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_gr_reg[14]_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_gr_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_gr_reg[14]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_gr_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gr_reg[10]_i_10_n_0\,
      CO(3) => \data_gr_reg[14]_i_11_n_0\,
      CO(2) => \data_gr_reg[14]_i_11_n_1\,
      CO(1) => \data_gr_reg[14]_i_11_n_2\,
      CO(0) => \data_gr_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_gr[14]_i_14_n_0\,
      DI(2) => \data_gr[14]_i_15_n_0\,
      DI(1) => \data_gr[14]_i_16_n_0\,
      DI(0) => \data_gr[14]_i_17_n_0\,
      O(3) => \data_gr_reg[14]_i_11_n_4\,
      O(2) => \data_gr_reg[14]_i_11_n_5\,
      O(1) => \data_gr_reg[14]_i_11_n_6\,
      O(0) => \data_gr_reg[14]_i_11_n_7\,
      S(3) => \data_gr[14]_i_18_n_0\,
      S(2) => \data_gr[14]_i_19_n_0\,
      S(1) => \data_gr[14]_i_20_n_0\,
      S(0) => \data_gr[14]_i_21_n_0\
    );
\data_gr_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_gr_reg[14]_i_12_n_0\,
      CO(2) => \data_gr_reg[14]_i_12_n_1\,
      CO(1) => \data_gr_reg[14]_i_12_n_2\,
      CO(0) => \data_gr_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \data_gr[14]_i_22_n_0\,
      DI(2) => \data_gr[14]_i_23_n_0\,
      DI(1) => \data_gr[14]_i_24_n_0\,
      DI(0) => '0',
      O(3) => \data_gr_reg[14]_i_12_n_4\,
      O(2) => \data_gr_reg[14]_i_12_n_5\,
      O(1) => \data_gr_reg[14]_i_12_n_6\,
      O(0) => \data_gr_reg[14]_i_12_n_7\,
      S(3) => \data_gr[14]_i_25_n_0\,
      S(2) => \data_gr[14]_i_26_n_0\,
      S(1) => \data_gr[14]_i_27_n_0\,
      S(0) => \data_gr[14]_i_28_n_0\
    );
\data_gr_reg[14]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gr_reg[10]_i_11_n_0\,
      CO(3) => \data_gr_reg[14]_i_13_n_0\,
      CO(2) => \data_gr_reg[14]_i_13_n_1\,
      CO(1) => \data_gr_reg[14]_i_13_n_2\,
      CO(0) => \data_gr_reg[14]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \data_gr[14]_i_29_n_0\,
      DI(2) => \data_gr[14]_i_30_n_0\,
      DI(1) => \data_gr[14]_i_31_n_0\,
      DI(0) => \data_gr[14]_i_32_n_0\,
      O(3) => \data_gr_reg[14]_i_13_n_4\,
      O(2) => \data_gr_reg[14]_i_13_n_5\,
      O(1) => \data_gr_reg[14]_i_13_n_6\,
      O(0) => \data_gr_reg[14]_i_13_n_7\,
      S(3) => \data_gr[14]_i_33_n_0\,
      S(2) => \data_gr[14]_i_34_n_0\,
      S(1) => \data_gr[14]_i_35_n_0\,
      S(0) => \data_gr[14]_i_36_n_0\
    );
\data_gr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(15),
      Q => data_gr(15)
    );
\data_gr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(16),
      Q => data_gr(16)
    );
\data_gr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(17),
      Q => data_gr(17)
    );
\data_gr_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gr_reg[14]_i_1_n_0\,
      CO(3 downto 2) => \NLW_data_gr_reg[17]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_gr_reg[17]_i_1_n_2\,
      CO(0) => \data_gr_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_gr_reg[17]_i_2_n_6\,
      DI(0) => \data_gr[17]_i_3_n_0\,
      O(3) => \NLW_data_gr_reg[17]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => data_gr0(17 downto 15),
      S(3) => '0',
      S(2) => \data_gr_reg[17]_i_2_n_5\,
      S(1) => \data_gr[17]_i_4_n_0\,
      S(0) => \data_gr[17]_i_5_n_0\
    );
\data_gr_reg[17]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gr_reg[14]_i_13_n_0\,
      CO(3) => \data_gr_reg[17]_i_11_n_0\,
      CO(2) => \data_gr_reg[17]_i_11_n_1\,
      CO(1) => \data_gr_reg[17]_i_11_n_2\,
      CO(0) => \data_gr_reg[17]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_gr[17]_i_21_n_0\,
      DI(2) => \data_gr[17]_i_22_n_0\,
      DI(1) => \data_gr[17]_i_23_n_0\,
      DI(0) => \data_gr[17]_i_24_n_0\,
      O(3) => \data_gr_reg[17]_i_11_n_4\,
      O(2) => \data_gr_reg[17]_i_11_n_5\,
      O(1) => \data_gr_reg[17]_i_11_n_6\,
      O(0) => \data_gr_reg[17]_i_11_n_7\,
      S(3) => \data_gr[17]_i_25_n_0\,
      S(2) => \data_gr[17]_i_26_n_0\,
      S(1) => \data_gr[17]_i_27_n_0\,
      S(0) => \data_gr[17]_i_28_n_0\
    );
\data_gr_reg[17]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gr_reg[17]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_gr_reg[17]_i_12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_gr_reg[17]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_gr_reg[17]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_gr_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gr_reg[17]_i_6_n_0\,
      CO(3 downto 2) => \NLW_data_gr_reg[17]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_gr_reg[17]_i_2_n_2\,
      CO(0) => \data_gr_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_gr[17]_i_7_n_0\,
      DI(0) => \data_gr[17]_i_8_n_0\,
      O(3) => \NLW_data_gr_reg[17]_i_2_O_UNCONNECTED\(3),
      O(2) => \data_gr_reg[17]_i_2_n_5\,
      O(1) => \data_gr_reg[17]_i_2_n_6\,
      O(0) => \data_gr_reg[17]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \data_gr[17]_i_9_n_0\,
      S(0) => \data_gr[17]_i_10_n_0\
    );
\data_gr_reg[17]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_gr_reg[14]_i_12_n_0\,
      CO(3) => \data_gr_reg[17]_i_6_n_0\,
      CO(2) => \data_gr_reg[17]_i_6_n_1\,
      CO(1) => \data_gr_reg[17]_i_6_n_2\,
      CO(0) => \data_gr_reg[17]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \data_gr[17]_i_13_n_0\,
      DI(2) => \data_gr[17]_i_14_n_0\,
      DI(1) => \data_gr[17]_i_15_n_0\,
      DI(0) => \data_gr[17]_i_16_n_0\,
      O(3) => \data_gr_reg[17]_i_6_n_4\,
      O(2) => \data_gr_reg[17]_i_6_n_5\,
      O(1) => \data_gr_reg[17]_i_6_n_6\,
      O(0) => \data_gr_reg[17]_i_6_n_7\,
      S(3) => \data_gr[17]_i_17_n_0\,
      S(2) => \data_gr[17]_i_18_n_0\,
      S(1) => \data_gr[17]_i_19_n_0\,
      S(0) => \data_gr[17]_i_20_n_0\
    );
\data_gr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(1),
      Q => data_gr(1)
    );
\data_gr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(2),
      Q => data_gr(2)
    );
\data_gr_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_gr_reg[2]_i_1_n_0\,
      CO(2) => \data_gr_reg[2]_i_1_n_1\,
      CO(1) => \data_gr_reg[2]_i_1_n_2\,
      CO(0) => \data_gr_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_gr[2]_i_2_n_0\,
      DI(2) => \data_gr[2]_i_3_n_0\,
      DI(1) => \data_gr[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \data_gr_reg[2]_i_1_n_4\,
      O(2 downto 0) => data_gr0(2 downto 0),
      S(3) => \data_gr[2]_i_5_n_0\,
      S(2) => \data_gr[2]_i_6_n_0\,
      S(1) => \data_gr[2]_i_7_n_0\,
      S(0) => \data_gr[2]_i_8_n_0\
    );
\data_gr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(3),
      Q => data_gr(3)
    );
\data_gr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(4),
      Q => data_gr(4)
    );
\data_gr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(5),
      Q => data_gr(5)
    );
\data_gr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(6),
      Q => data_gr(6)
    );
\data_gr_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_gr_reg[6]_i_1_n_0\,
      CO(2) => \data_gr_reg[6]_i_1_n_1\,
      CO(1) => \data_gr_reg[6]_i_1_n_2\,
      CO(0) => \data_gr_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_gr[6]_i_2_n_0\,
      DI(2) => \data_gr[6]_i_3_n_0\,
      DI(1) => \data_gr[6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => data_gr0(6 downto 3),
      S(3) => \data_gr[6]_i_5_n_0\,
      S(2) => \data_gr[6]_i_6_n_0\,
      S(1) => \data_gr[6]_i_7_n_0\,
      S(0) => \data_gr[6]_i_8_n_0\
    );
\data_gr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(7),
      Q => data_gr(7)
    );
\data_gr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(8),
      Q => data_gr(8)
    );
\data_gr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_gr0(9),
      Q => data_gr(9)
    );
\data_r[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_rg(14),
      I1 => data_rb(14),
      I2 => data_rr(14),
      O => \data_r[11]_i_2_n_0\
    );
\data_r[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_rg(13),
      I1 => data_rb(13),
      I2 => data_rr(13),
      O => \data_r[11]_i_3_n_0\
    );
\data_r[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_rg(12),
      I1 => data_rb(12),
      I2 => data_rr(12),
      O => \data_r[11]_i_4_n_0\
    );
\data_r[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_rg(11),
      I1 => data_rb(11),
      I2 => data_rr(11),
      O => \data_r[11]_i_5_n_0\
    );
\data_r[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_rg(15),
      I1 => data_rb(15),
      I2 => data_rr(15),
      I3 => \data_r[11]_i_2_n_0\,
      O => \data_r[11]_i_6_n_0\
    );
\data_r[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_rg(14),
      I1 => data_rb(14),
      I2 => data_rr(14),
      I3 => \data_r[11]_i_3_n_0\,
      O => \data_r[11]_i_7_n_0\
    );
\data_r[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_rg(13),
      I1 => data_rb(13),
      I2 => data_rr(13),
      I3 => \data_r[11]_i_4_n_0\,
      O => \data_r[11]_i_8_n_0\
    );
\data_r[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_rg(12),
      I1 => data_rb(12),
      I2 => data_rr(12),
      I3 => \data_r[11]_i_5_n_0\,
      O => \data_r[11]_i_9_n_0\
    );
\data_r[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_ccm_en,
      O => \data_r[17]_i_2_n_0\
    );
\data_r[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_rg(15),
      I1 => data_rb(15),
      I2 => data_rr(15),
      O => \data_r[17]_i_3_n_0\
    );
\data_r[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => data_rr(16),
      I1 => data_rb(16),
      I2 => data_rg(16),
      I3 => data_rb(17),
      I4 => data_rg(17),
      I5 => data_rr(17),
      O => \data_r[17]_i_4_n_0\
    );
\data_r[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_r[17]_i_3_n_0\,
      I1 => data_rb(16),
      I2 => data_rg(16),
      I3 => data_rr(16),
      O => \data_r[17]_i_5_n_0\
    );
\data_r[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_rg(4),
      I1 => data_rb(4),
      I2 => data_rr(4),
      I3 => \data_r[3]_i_6_n_0\,
      O => \data_r[3]_i_10_n_0\
    );
\data_r[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_rg(2),
      I1 => data_rb(2),
      I2 => data_rr(2),
      O => \data_r[3]_i_11_n_0\
    );
\data_r[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_rg(1),
      I1 => data_rb(1),
      I2 => data_rr(1),
      O => \data_r[3]_i_12_n_0\
    );
\data_r[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_rg(0),
      I1 => data_rb(0),
      I2 => data_rr(0),
      O => \data_r[3]_i_13_n_0\
    );
\data_r[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_rg(3),
      I1 => data_rb(3),
      I2 => data_rr(3),
      I3 => \data_r[3]_i_11_n_0\,
      O => \data_r[3]_i_14_n_0\
    );
\data_r[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_rg(2),
      I1 => data_rb(2),
      I2 => data_rr(2),
      I3 => \data_r[3]_i_12_n_0\,
      O => \data_r[3]_i_15_n_0\
    );
\data_r[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_rg(1),
      I1 => data_rb(1),
      I2 => data_rr(1),
      I3 => \data_r[3]_i_13_n_0\,
      O => \data_r[3]_i_16_n_0\
    );
\data_r[3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_rg(0),
      I1 => data_rb(0),
      I2 => data_rr(0),
      O => \data_r[3]_i_17_n_0\
    );
\data_r[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_rg(6),
      I1 => data_rb(6),
      I2 => data_rr(6),
      O => \data_r[3]_i_3_n_0\
    );
\data_r[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_rg(5),
      I1 => data_rb(5),
      I2 => data_rr(5),
      O => \data_r[3]_i_4_n_0\
    );
\data_r[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_rg(4),
      I1 => data_rb(4),
      I2 => data_rr(4),
      O => \data_r[3]_i_5_n_0\
    );
\data_r[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_rg(3),
      I1 => data_rb(3),
      I2 => data_rr(3),
      O => \data_r[3]_i_6_n_0\
    );
\data_r[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_rg(7),
      I1 => data_rb(7),
      I2 => data_rr(7),
      I3 => \data_r[3]_i_3_n_0\,
      O => \data_r[3]_i_7_n_0\
    );
\data_r[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_rg(6),
      I1 => data_rb(6),
      I2 => data_rr(6),
      I3 => \data_r[3]_i_4_n_0\,
      O => \data_r[3]_i_8_n_0\
    );
\data_r[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_rg(5),
      I1 => data_rb(5),
      I2 => data_rr(5),
      I3 => \data_r[3]_i_5_n_0\,
      O => \data_r[3]_i_9_n_0\
    );
\data_r[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_rg(10),
      I1 => data_rb(10),
      I2 => data_rr(10),
      O => \data_r[7]_i_2_n_0\
    );
\data_r[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_rg(9),
      I1 => data_rb(9),
      I2 => data_rr(9),
      O => \data_r[7]_i_3_n_0\
    );
\data_r[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_rg(8),
      I1 => data_rb(8),
      I2 => data_rr(8),
      O => \data_r[7]_i_4_n_0\
    );
\data_r[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_rg(7),
      I1 => data_rb(7),
      I2 => data_rr(7),
      O => \data_r[7]_i_5_n_0\
    );
\data_r[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_rg(11),
      I1 => data_rb(11),
      I2 => data_rr(11),
      I3 => \data_r[7]_i_2_n_0\,
      O => \data_r[7]_i_6_n_0\
    );
\data_r[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_rg(10),
      I1 => data_rb(10),
      I2 => data_rr(10),
      I3 => \data_r[7]_i_3_n_0\,
      O => \data_r[7]_i_7_n_0\
    );
\data_r[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_rg(9),
      I1 => data_rb(9),
      I2 => data_rr(9),
      I3 => \data_r[7]_i_4_n_0\,
      O => \data_r[7]_i_8_n_0\
    );
\data_r[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_rg(8),
      I1 => data_rb(8),
      I2 => data_rr(8),
      I3 => \data_r[7]_i_5_n_0\,
      O => \data_r[7]_i_9_n_0\
    );
\data_r_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_r_reg_n_0_[0]\,
      I1 => \data_r_reg_n_0_[9]\,
      I2 => \data_r_reg_n_0_[11]\,
      I3 => \data_r_reg_n_0_[10]\,
      I4 => \data_r_reg_n_0_[12]\,
      I5 => \data_r_reg_n_0_[17]\,
      O => p_0_in(0)
    );
\data_r_1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_r_reg_n_0_[1]\,
      I1 => \data_r_reg_n_0_[9]\,
      I2 => \data_r_reg_n_0_[11]\,
      I3 => \data_r_reg_n_0_[10]\,
      I4 => \data_r_reg_n_0_[12]\,
      I5 => \data_r_reg_n_0_[17]\,
      O => p_0_in(1)
    );
\data_r_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_r_reg_n_0_[2]\,
      I1 => \data_r_reg_n_0_[9]\,
      I2 => \data_r_reg_n_0_[11]\,
      I3 => \data_r_reg_n_0_[10]\,
      I4 => \data_r_reg_n_0_[12]\,
      I5 => \data_r_reg_n_0_[17]\,
      O => p_0_in(2)
    );
\data_r_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_r_reg_n_0_[3]\,
      I1 => \data_r_reg_n_0_[9]\,
      I2 => \data_r_reg_n_0_[11]\,
      I3 => \data_r_reg_n_0_[10]\,
      I4 => \data_r_reg_n_0_[12]\,
      I5 => \data_r_reg_n_0_[17]\,
      O => p_0_in(3)
    );
\data_r_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_r_reg_n_0_[4]\,
      I1 => \data_r_reg_n_0_[9]\,
      I2 => \data_r_reg_n_0_[11]\,
      I3 => \data_r_reg_n_0_[10]\,
      I4 => \data_r_reg_n_0_[12]\,
      I5 => \data_r_reg_n_0_[17]\,
      O => p_0_in(4)
    );
\data_r_1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_r_reg_n_0_[5]\,
      I1 => \data_r_reg_n_0_[9]\,
      I2 => \data_r_reg_n_0_[11]\,
      I3 => \data_r_reg_n_0_[10]\,
      I4 => \data_r_reg_n_0_[12]\,
      I5 => \data_r_reg_n_0_[17]\,
      O => p_0_in(5)
    );
\data_r_1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_r_reg_n_0_[6]\,
      I1 => \data_r_reg_n_0_[9]\,
      I2 => \data_r_reg_n_0_[11]\,
      I3 => \data_r_reg_n_0_[10]\,
      I4 => \data_r_reg_n_0_[12]\,
      I5 => \data_r_reg_n_0_[17]\,
      O => p_0_in(6)
    );
\data_r_1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_r_reg_n_0_[7]\,
      I1 => \data_r_reg_n_0_[9]\,
      I2 => \data_r_reg_n_0_[11]\,
      I3 => \data_r_reg_n_0_[10]\,
      I4 => \data_r_reg_n_0_[12]\,
      I5 => \data_r_reg_n_0_[17]\,
      O => p_0_in(7)
    );
\data_r_1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \data_r_reg_n_0_[8]\,
      I1 => \data_r_reg_n_0_[9]\,
      I2 => \data_r_reg_n_0_[11]\,
      I3 => \data_r_reg_n_0_[10]\,
      I4 => \data_r_reg_n_0_[12]\,
      I5 => \data_r_reg_n_0_[17]\,
      O => p_0_in(8)
    );
\data_r_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => p_0_in(0),
      Q => data_r_1(0)
    );
\data_r_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => p_0_in(1),
      Q => data_r_1(1)
    );
\data_r_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => p_0_in(2),
      Q => data_r_1(2)
    );
\data_r_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => p_0_in(3),
      Q => data_r_1(3)
    );
\data_r_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => p_0_in(4),
      Q => data_r_1(4)
    );
\data_r_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => p_0_in(5),
      Q => data_r_1(5)
    );
\data_r_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => p_0_in(6),
      Q => data_r_1(6)
    );
\data_r_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => p_0_in(7),
      Q => data_r_1(7)
    );
\data_r_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => p_0_in(8),
      Q => data_r_1(8)
    );
\data_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_r_reg[3]_i_1_n_7\,
      Q => \data_r_reg_n_0_[0]\
    );
\data_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_r_reg[11]_i_1_n_5\,
      Q => \data_r_reg_n_0_[10]\
    );
\data_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_r_reg[11]_i_1_n_4\,
      Q => \data_r_reg_n_0_[11]\
    );
\data_r_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_r_reg[7]_i_1_n_0\,
      CO(3) => \data_r_reg[11]_i_1_n_0\,
      CO(2) => \data_r_reg[11]_i_1_n_1\,
      CO(1) => \data_r_reg[11]_i_1_n_2\,
      CO(0) => \data_r_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_r[11]_i_2_n_0\,
      DI(2) => \data_r[11]_i_3_n_0\,
      DI(1) => \data_r[11]_i_4_n_0\,
      DI(0) => \data_r[11]_i_5_n_0\,
      O(3) => \data_r_reg[11]_i_1_n_4\,
      O(2) => \data_r_reg[11]_i_1_n_5\,
      O(1) => \data_r_reg[11]_i_1_n_6\,
      O(0) => \data_r_reg[11]_i_1_n_7\,
      S(3) => \data_r[11]_i_6_n_0\,
      S(2) => \data_r[11]_i_7_n_0\,
      S(1) => \data_r[11]_i_8_n_0\,
      S(0) => \data_r[11]_i_9_n_0\
    );
\data_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_r_reg[17]_i_1_n_7\,
      Q => \data_r_reg_n_0_[12]\
    );
\data_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => p_0_in0,
      Q => \data_r_reg_n_0_[17]\
    );
\data_r_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_r_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_data_r_reg[17]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_r_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_r[17]_i_3_n_0\,
      O(3 downto 2) => \NLW_data_r_reg[17]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => p_0_in0,
      O(0) => \data_r_reg[17]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \data_r[17]_i_4_n_0\,
      S(0) => \data_r[17]_i_5_n_0\
    );
\data_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_r_reg[3]_i_1_n_6\,
      Q => \data_r_reg_n_0_[1]\
    );
\data_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_r_reg[3]_i_1_n_5\,
      Q => \data_r_reg_n_0_[2]\
    );
\data_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_r_reg[3]_i_1_n_4\,
      Q => \data_r_reg_n_0_[3]\
    );
\data_r_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_r_reg[3]_i_2_n_0\,
      CO(3) => \data_r_reg[3]_i_1_n_0\,
      CO(2) => \data_r_reg[3]_i_1_n_1\,
      CO(1) => \data_r_reg[3]_i_1_n_2\,
      CO(0) => \data_r_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_r[3]_i_3_n_0\,
      DI(2) => \data_r[3]_i_4_n_0\,
      DI(1) => \data_r[3]_i_5_n_0\,
      DI(0) => \data_r[3]_i_6_n_0\,
      O(3) => \data_r_reg[3]_i_1_n_4\,
      O(2) => \data_r_reg[3]_i_1_n_5\,
      O(1) => \data_r_reg[3]_i_1_n_6\,
      O(0) => \data_r_reg[3]_i_1_n_7\,
      S(3) => \data_r[3]_i_7_n_0\,
      S(2) => \data_r[3]_i_8_n_0\,
      S(1) => \data_r[3]_i_9_n_0\,
      S(0) => \data_r[3]_i_10_n_0\
    );
\data_r_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_r_reg[3]_i_2_n_0\,
      CO(2) => \data_r_reg[3]_i_2_n_1\,
      CO(1) => \data_r_reg[3]_i_2_n_2\,
      CO(0) => \data_r_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \data_r[3]_i_11_n_0\,
      DI(2) => \data_r[3]_i_12_n_0\,
      DI(1) => \data_r[3]_i_13_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_data_r_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_r[3]_i_14_n_0\,
      S(2) => \data_r[3]_i_15_n_0\,
      S(1) => \data_r[3]_i_16_n_0\,
      S(0) => \data_r[3]_i_17_n_0\
    );
\data_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_r_reg[7]_i_1_n_7\,
      Q => \data_r_reg_n_0_[4]\
    );
\data_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_r_reg[7]_i_1_n_6\,
      Q => \data_r_reg_n_0_[5]\
    );
\data_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_r_reg[7]_i_1_n_5\,
      Q => \data_r_reg_n_0_[6]\
    );
\data_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_r_reg[7]_i_1_n_4\,
      Q => \data_r_reg_n_0_[7]\
    );
\data_r_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_r_reg[3]_i_1_n_0\,
      CO(3) => \data_r_reg[7]_i_1_n_0\,
      CO(2) => \data_r_reg[7]_i_1_n_1\,
      CO(1) => \data_r_reg[7]_i_1_n_2\,
      CO(0) => \data_r_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_r[7]_i_2_n_0\,
      DI(2) => \data_r[7]_i_3_n_0\,
      DI(1) => \data_r[7]_i_4_n_0\,
      DI(0) => \data_r[7]_i_5_n_0\,
      O(3) => \data_r_reg[7]_i_1_n_4\,
      O(2) => \data_r_reg[7]_i_1_n_5\,
      O(1) => \data_r_reg[7]_i_1_n_6\,
      O(0) => \data_r_reg[7]_i_1_n_7\,
      S(3) => \data_r[7]_i_6_n_0\,
      S(2) => \data_r[7]_i_7_n_0\,
      S(1) => \data_r[7]_i_8_n_0\,
      S(0) => \data_r[7]_i_9_n_0\
    );
\data_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_r_reg[11]_i_1_n_7\,
      Q => \data_r_reg_n_0_[8]\
    );
\data_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => \data_r_reg[11]_i_1_n_6\,
      Q => \data_r_reg_n_0_[9]\
    );
\data_rb[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(2),
      I1 => in_b_1(4),
      I2 => \data_rg_reg[14]_i_12_0\(1),
      I3 => in_b_1(5),
      I4 => \data_rg_reg[14]_i_12_0\(0),
      I5 => in_b_1(6),
      O => \data_rb[10]_i_12_n_0\
    );
\data_rb[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(2),
      I1 => in_b_1(3),
      I2 => \data_rg_reg[14]_i_12_0\(1),
      I3 => in_b_1(4),
      I4 => \data_rg_reg[14]_i_12_0\(0),
      I5 => in_b_1(5),
      O => \data_rb[10]_i_13_n_0\
    );
\data_rb[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(2),
      I1 => in_b_1(2),
      I2 => \data_rg_reg[14]_i_12_0\(1),
      I3 => in_b_1(3),
      I4 => \data_rg_reg[14]_i_12_0\(0),
      I5 => in_b_1(4),
      O => \data_rb[10]_i_14_n_0\
    );
\data_rb[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(2),
      I1 => in_b_1(1),
      I2 => \data_rg_reg[14]_i_12_0\(1),
      I3 => in_b_1(2),
      I4 => \data_rg_reg[14]_i_12_0\(0),
      I5 => in_b_1(3),
      O => \data_rb[10]_i_15_n_0\
    );
\data_rb[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rb[10]_i_12_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(1),
      I2 => in_b_1(6),
      I3 => \data_rb[10]_i_27_n_0\,
      I4 => in_b_1(7),
      I5 => \data_rg_reg[14]_i_12_0\(0),
      O => \data_rb[10]_i_16_n_0\
    );
\data_rb[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rb[10]_i_13_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(1),
      I2 => in_b_1(5),
      I3 => \data_rb[10]_i_28_n_0\,
      I4 => in_b_1(6),
      I5 => \data_rg_reg[14]_i_12_0\(0),
      O => \data_rb[10]_i_17_n_0\
    );
\data_rb[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rb[10]_i_14_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(1),
      I2 => in_b_1(4),
      I3 => \data_rb[10]_i_29_n_0\,
      I4 => in_b_1(5),
      I5 => \data_rg_reg[14]_i_12_0\(0),
      O => \data_rb[10]_i_18_n_0\
    );
\data_rb[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rb[10]_i_15_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(1),
      I2 => in_b_1(3),
      I3 => \data_rb[10]_i_30_n_0\,
      I4 => in_b_1(4),
      I5 => \data_rg_reg[14]_i_12_0\(0),
      O => \data_rb[10]_i_19_n_0\
    );
\data_rb[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rb_reg[14]_i_12_n_5\,
      I1 => \data_rb_reg[14]_i_13_n_5\,
      I2 => \data_rb_reg[14]_i_11_n_6\,
      O => \data_rb[10]_i_2_n_0\
    );
\data_rb[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(4),
      I1 => in_b_1(2),
      I2 => \data_rg_reg[14]_i_12_0\(5),
      I3 => in_b_1(1),
      I4 => in_b_1(3),
      I5 => \data_rg_reg[14]_i_12_0\(3),
      O => \data_rb[10]_i_20_n_0\
    );
\data_rb[10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(4),
      I1 => in_b_1(1),
      I2 => \data_rg_reg[14]_i_12_0\(5),
      I3 => in_b_1(0),
      O => \data_rb[10]_i_21_n_0\
    );
\data_rb[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(3),
      I1 => in_b_1(1),
      O => \data_rb[10]_i_22_n_0\
    );
\data_rb[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_b_1(2),
      I1 => \data_rb[10]_i_31_n_0\,
      I2 => in_b_1(1),
      I3 => \data_rg_reg[14]_i_12_0\(4),
      I4 => in_b_1(0),
      I5 => \data_rg_reg[14]_i_12_0\(5),
      O => \data_rb[10]_i_23_n_0\
    );
\data_rb[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_b_1(0),
      I1 => \data_rg_reg[14]_i_12_0\(5),
      I2 => in_b_1(1),
      I3 => \data_rg_reg[14]_i_12_0\(4),
      I4 => \data_rg_reg[14]_i_12_0\(3),
      I5 => in_b_1(2),
      O => \data_rb[10]_i_24_n_0\
    );
\data_rb[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(3),
      I1 => in_b_1(1),
      I2 => \data_rg_reg[14]_i_12_0\(4),
      I3 => in_b_1(0),
      O => \data_rb[10]_i_25_n_0\
    );
\data_rb[10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_b_1(0),
      I1 => \data_rg_reg[14]_i_12_0\(3),
      O => \data_rb[10]_i_26_n_0\
    );
\data_rb[10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(5),
      I1 => \data_rg_reg[14]_i_12_0\(2),
      O => \data_rb[10]_i_27_n_0\
    );
\data_rb[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(4),
      I1 => \data_rg_reg[14]_i_12_0\(2),
      O => \data_rb[10]_i_28_n_0\
    );
\data_rb[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(3),
      I1 => \data_rg_reg[14]_i_12_0\(2),
      O => \data_rb[10]_i_29_n_0\
    );
\data_rb[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rb_reg[14]_i_12_n_6\,
      I1 => \data_rb_reg[14]_i_13_n_6\,
      I2 => \data_rb_reg[14]_i_11_n_7\,
      O => \data_rb[10]_i_3_n_0\
    );
\data_rb[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(2),
      I1 => \data_rg_reg[14]_i_12_0\(2),
      O => \data_rb[10]_i_30_n_0\
    );
\data_rb[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(3),
      I1 => \data_rg_reg[14]_i_12_0\(3),
      O => \data_rb[10]_i_31_n_0\
    );
\data_rb[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rb_reg[14]_i_12_n_7\,
      I1 => \data_rb_reg[14]_i_13_n_7\,
      I2 => \data_rb_reg[10]_i_10_n_4\,
      O => \data_rb[10]_i_4_n_0\
    );
\data_rb[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(6),
      I1 => in_b_1(0),
      I2 => \data_rb_reg[10]_i_11_n_4\,
      I3 => \data_rb_reg[10]_i_10_n_5\,
      O => \data_rb[10]_i_5_n_0\
    );
\data_rb[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rb_reg[14]_i_12_n_4\,
      I1 => \data_rb_reg[14]_i_13_n_4\,
      I2 => \data_rb_reg[14]_i_11_n_5\,
      I3 => \data_rb[10]_i_2_n_0\,
      O => \data_rb[10]_i_6_n_0\
    );
\data_rb[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rb_reg[14]_i_12_n_5\,
      I1 => \data_rb_reg[14]_i_13_n_5\,
      I2 => \data_rb_reg[14]_i_11_n_6\,
      I3 => \data_rb[10]_i_3_n_0\,
      O => \data_rb[10]_i_7_n_0\
    );
\data_rb[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rb_reg[14]_i_12_n_6\,
      I1 => \data_rb_reg[14]_i_13_n_6\,
      I2 => \data_rb_reg[14]_i_11_n_7\,
      I3 => \data_rb[10]_i_4_n_0\,
      O => \data_rb[10]_i_8_n_0\
    );
\data_rb[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rb_reg[14]_i_12_n_7\,
      I1 => \data_rb_reg[14]_i_13_n_7\,
      I2 => \data_rb_reg[10]_i_10_n_4\,
      I3 => \data_rb[10]_i_5_n_0\,
      O => \data_rb[10]_i_9_n_0\
    );
\data_rb[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(2),
      I1 => in_b_1(8),
      O => \data_rb[14]_i_14_n_0\
    );
\data_rb[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(2),
      I1 => in_b_1(7),
      I2 => \data_rg_reg[14]_i_12_0\(1),
      I3 => in_b_1(8),
      O => \data_rb[14]_i_15_n_0\
    );
\data_rb[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(2),
      I1 => in_b_1(6),
      I2 => \data_rg_reg[14]_i_12_0\(1),
      I3 => in_b_1(7),
      I4 => \data_rg_reg[14]_i_12_0\(0),
      I5 => in_b_1(8),
      O => \data_rb[14]_i_16_n_0\
    );
\data_rb[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(2),
      I1 => in_b_1(5),
      I2 => \data_rg_reg[14]_i_12_0\(1),
      I3 => in_b_1(6),
      I4 => \data_rg_reg[14]_i_12_0\(0),
      I5 => in_b_1(7),
      O => \data_rb[14]_i_17_n_0\
    );
\data_rb[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(8),
      I1 => \data_rg_reg[14]_i_12_0\(2),
      O => \data_rb[14]_i_18_n_0\
    );
\data_rb[14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(1),
      I1 => in_b_1(7),
      I2 => \data_rg_reg[14]_i_12_0\(2),
      I3 => in_b_1(8),
      O => \data_rb[14]_i_19_n_0\
    );
\data_rb[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rb_reg[17]_i_11_n_5\,
      I1 => \data_rb_reg[17]_i_6_n_5\,
      O => \data_rb[14]_i_2_n_0\
    );
\data_rb[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(0),
      I1 => in_b_1(6),
      I2 => in_b_1(7),
      I3 => \data_rg_reg[14]_i_12_0\(2),
      I4 => in_b_1(8),
      I5 => \data_rg_reg[14]_i_12_0\(1),
      O => \data_rb[14]_i_20_n_0\
    );
\data_rb[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rb[14]_i_17_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(1),
      I2 => in_b_1(7),
      I3 => \data_rb[14]_i_37_n_0\,
      I4 => in_b_1(8),
      I5 => \data_rg_reg[14]_i_12_0\(0),
      O => \data_rb[14]_i_21_n_0\
    );
\data_rb[14]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(7),
      I1 => in_b_1(2),
      I2 => \data_rg_reg[14]_i_12_0\(6),
      I3 => in_b_1(3),
      O => \data_rb[14]_i_22_n_0\
    );
\data_rb[14]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(6),
      I1 => in_b_1(3),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_b_1(2),
      O => \data_rb[14]_i_23_n_0\
    );
\data_rb[14]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(7),
      I1 => in_b_1(0),
      I2 => \data_rg_reg[14]_i_12_0\(6),
      I3 => in_b_1(1),
      O => \data_rb[14]_i_24_n_0\
    );
\data_rb[14]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_b_1(2),
      I1 => in_b_1(3),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_b_1(4),
      I4 => \data_rg_reg[14]_i_12_0\(6),
      O => \data_rb[14]_i_25_n_0\
    );
\data_rb[14]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CAC6060"
    )
        port map (
      I0 => in_b_1(3),
      I1 => in_b_1(2),
      I2 => \data_rg_reg[14]_i_12_0\(6),
      I3 => in_b_1(1),
      I4 => \data_rg_reg[14]_i_12_0\(7),
      O => \data_rb[14]_i_26_n_0\
    );
\data_rb[14]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_b_1(0),
      I1 => in_b_1(1),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_b_1(2),
      I4 => \data_rg_reg[14]_i_12_0\(6),
      O => \data_rb[14]_i_27_n_0\
    );
\data_rb[14]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(6),
      I1 => in_b_1(1),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_b_1(0),
      O => \data_rb[14]_i_28_n_0\
    );
\data_rb[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(5),
      I1 => in_b_1(4),
      I2 => \data_rg_reg[14]_i_12_0\(4),
      I3 => in_b_1(5),
      I4 => \data_rg_reg[14]_i_12_0\(3),
      I5 => in_b_1(6),
      O => \data_rb[14]_i_29_n_0\
    );
\data_rb[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rb_reg[17]_i_6_n_6\,
      I1 => \data_rb_reg[17]_i_11_n_6\,
      I2 => \data_rb_reg[14]_i_10_n_3\,
      O => \data_rb[14]_i_3_n_0\
    );
\data_rb[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(5),
      I1 => in_b_1(3),
      I2 => \data_rg_reg[14]_i_12_0\(4),
      I3 => in_b_1(4),
      I4 => \data_rg_reg[14]_i_12_0\(3),
      I5 => in_b_1(5),
      O => \data_rb[14]_i_30_n_0\
    );
\data_rb[14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(5),
      I1 => in_b_1(2),
      I2 => \data_rg_reg[14]_i_12_0\(4),
      I3 => in_b_1(3),
      I4 => \data_rg_reg[14]_i_12_0\(3),
      I5 => in_b_1(4),
      O => \data_rb[14]_i_31_n_0\
    );
\data_rb[14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(5),
      I1 => in_b_1(1),
      I2 => \data_rg_reg[14]_i_12_0\(4),
      I3 => in_b_1(2),
      I4 => \data_rg_reg[14]_i_12_0\(3),
      I5 => in_b_1(3),
      O => \data_rb[14]_i_32_n_0\
    );
\data_rb[14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rb[14]_i_29_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(4),
      I2 => in_b_1(6),
      I3 => \data_rb[14]_i_38_n_0\,
      I4 => in_b_1(7),
      I5 => \data_rg_reg[14]_i_12_0\(3),
      O => \data_rb[14]_i_33_n_0\
    );
\data_rb[14]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rb[14]_i_30_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(4),
      I2 => in_b_1(5),
      I3 => \data_rb[14]_i_39_n_0\,
      I4 => in_b_1(6),
      I5 => \data_rg_reg[14]_i_12_0\(3),
      O => \data_rb[14]_i_34_n_0\
    );
\data_rb[14]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rb[14]_i_31_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(4),
      I2 => in_b_1(4),
      I3 => \data_rb[14]_i_40_n_0\,
      I4 => in_b_1(5),
      I5 => \data_rg_reg[14]_i_12_0\(3),
      O => \data_rb[14]_i_35_n_0\
    );
\data_rb[14]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rb[14]_i_32_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(4),
      I2 => in_b_1(3),
      I3 => \data_rb[14]_i_41_n_0\,
      I4 => in_b_1(4),
      I5 => \data_rg_reg[14]_i_12_0\(3),
      O => \data_rb[14]_i_36_n_0\
    );
\data_rb[14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(6),
      I1 => \data_rg_reg[14]_i_12_0\(2),
      O => \data_rb[14]_i_37_n_0\
    );
\data_rb[14]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(5),
      I1 => \data_rg_reg[14]_i_12_0\(5),
      O => \data_rb[14]_i_38_n_0\
    );
\data_rb[14]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(4),
      I1 => \data_rg_reg[14]_i_12_0\(5),
      O => \data_rb[14]_i_39_n_0\
    );
\data_rb[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rb_reg[17]_i_6_n_7\,
      I1 => \data_rb_reg[17]_i_11_n_7\,
      I2 => \data_rb_reg[14]_i_11_n_4\,
      O => \data_rb[14]_i_4_n_0\
    );
\data_rb[14]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(3),
      I1 => \data_rg_reg[14]_i_12_0\(5),
      O => \data_rb[14]_i_40_n_0\
    );
\data_rb[14]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(2),
      I1 => \data_rg_reg[14]_i_12_0\(5),
      O => \data_rb[14]_i_41_n_0\
    );
\data_rb[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rb_reg[14]_i_12_n_4\,
      I1 => \data_rb_reg[14]_i_13_n_4\,
      I2 => \data_rb_reg[14]_i_11_n_5\,
      O => \data_rb[14]_i_5_n_0\
    );
\data_rb[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_rb_reg[17]_i_11_n_5\,
      I1 => \data_rb_reg[17]_i_6_n_5\,
      I2 => \data_rb_reg[17]_i_6_n_4\,
      I3 => \data_rb_reg[17]_i_11_n_4\,
      O => \data_rb[14]_i_6_n_0\
    );
\data_rb[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \data_rb_reg[14]_i_10_n_3\,
      I1 => \data_rb_reg[17]_i_11_n_6\,
      I2 => \data_rb_reg[17]_i_6_n_6\,
      I3 => \data_rb_reg[17]_i_6_n_5\,
      I4 => \data_rb_reg[17]_i_11_n_5\,
      O => \data_rb[14]_i_7_n_0\
    );
\data_rb[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rb[14]_i_4_n_0\,
      I1 => \data_rb_reg[17]_i_11_n_6\,
      I2 => \data_rb_reg[17]_i_6_n_6\,
      I3 => \data_rb_reg[14]_i_10_n_3\,
      O => \data_rb[14]_i_8_n_0\
    );
\data_rb[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rb_reg[17]_i_6_n_7\,
      I1 => \data_rb_reg[17]_i_11_n_7\,
      I2 => \data_rb_reg[14]_i_11_n_4\,
      I3 => \data_rb[14]_i_5_n_0\,
      O => \data_rb[14]_i_9_n_0\
    );
\data_rb[17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(6),
      I1 => in_b_1(7),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_b_1(8),
      O => \data_rb[17]_i_10_n_0\
    );
\data_rb[17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(7),
      I1 => in_b_1(6),
      I2 => \data_rg_reg[14]_i_12_0\(6),
      I3 => in_b_1(7),
      O => \data_rb[17]_i_13_n_0\
    );
\data_rb[17]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(7),
      I1 => in_b_1(5),
      I2 => \data_rg_reg[14]_i_12_0\(6),
      I3 => in_b_1(6),
      O => \data_rb[17]_i_14_n_0\
    );
\data_rb[17]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(7),
      I1 => in_b_1(4),
      I2 => \data_rg_reg[14]_i_12_0\(6),
      I3 => in_b_1(5),
      O => \data_rb[17]_i_15_n_0\
    );
\data_rb[17]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(7),
      I1 => in_b_1(3),
      I2 => \data_rg_reg[14]_i_12_0\(6),
      I3 => in_b_1(4),
      O => \data_rb[17]_i_16_n_0\
    );
\data_rb[17]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_b_1(6),
      I1 => in_b_1(7),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_b_1(8),
      I4 => \data_rg_reg[14]_i_12_0\(6),
      O => \data_rb[17]_i_17_n_0\
    );
\data_rb[17]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_b_1(5),
      I1 => in_b_1(6),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_b_1(7),
      I4 => \data_rg_reg[14]_i_12_0\(6),
      O => \data_rb[17]_i_18_n_0\
    );
\data_rb[17]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_b_1(4),
      I1 => in_b_1(5),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_b_1(6),
      I4 => \data_rg_reg[14]_i_12_0\(6),
      O => \data_rb[17]_i_19_n_0\
    );
\data_rb[17]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_b_1(3),
      I1 => in_b_1(4),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_b_1(5),
      I4 => \data_rg_reg[14]_i_12_0\(6),
      O => \data_rb[17]_i_20_n_0\
    );
\data_rb[17]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(5),
      I1 => in_b_1(8),
      O => \data_rb[17]_i_21_n_0\
    );
\data_rb[17]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(5),
      I1 => in_b_1(7),
      I2 => \data_rg_reg[14]_i_12_0\(4),
      I3 => in_b_1(8),
      O => \data_rb[17]_i_22_n_0\
    );
\data_rb[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(5),
      I1 => in_b_1(6),
      I2 => \data_rg_reg[14]_i_12_0\(4),
      I3 => in_b_1(7),
      I4 => \data_rg_reg[14]_i_12_0\(3),
      I5 => in_b_1(8),
      O => \data_rb[17]_i_23_n_0\
    );
\data_rb[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(5),
      I1 => in_b_1(5),
      I2 => \data_rg_reg[14]_i_12_0\(4),
      I3 => in_b_1(6),
      I4 => \data_rg_reg[14]_i_12_0\(3),
      I5 => in_b_1(7),
      O => \data_rb[17]_i_24_n_0\
    );
\data_rb[17]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(8),
      I1 => \data_rg_reg[14]_i_12_0\(5),
      O => \data_rb[17]_i_25_n_0\
    );
\data_rb[17]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(4),
      I1 => in_b_1(7),
      I2 => \data_rg_reg[14]_i_12_0\(5),
      I3 => in_b_1(8),
      O => \data_rb[17]_i_26_n_0\
    );
\data_rb[17]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(3),
      I1 => in_b_1(6),
      I2 => in_b_1(7),
      I3 => \data_rg_reg[14]_i_12_0\(5),
      I4 => in_b_1(8),
      I5 => \data_rg_reg[14]_i_12_0\(4),
      O => \data_rb[17]_i_27_n_0\
    );
\data_rb[17]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rb[17]_i_24_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(4),
      I2 => in_b_1(7),
      I3 => \data_rb[17]_i_29_n_0\,
      I4 => in_b_1(8),
      I5 => \data_rg_reg[14]_i_12_0\(3),
      O => \data_rb[17]_i_28_n_0\
    );
\data_rb[17]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(6),
      I1 => \data_rg_reg[14]_i_12_0\(5),
      O => \data_rb[17]_i_29_n_0\
    );
\data_rb[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rb_reg[17]_i_11_n_4\,
      I1 => \data_rb_reg[17]_i_6_n_4\,
      O => \data_rb[17]_i_3_n_0\
    );
\data_rb[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \data_rb_reg[17]_i_12_n_3\,
      I1 => \data_rb_reg[17]_i_2_n_7\,
      I2 => \data_rb_reg[17]_i_2_n_6\,
      O => \data_rb[17]_i_4_n_0\
    );
\data_rb[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_rb_reg[17]_i_11_n_4\,
      I1 => \data_rb_reg[17]_i_6_n_4\,
      I2 => \data_rb_reg[17]_i_2_n_7\,
      I3 => \data_rb_reg[17]_i_12_n_3\,
      O => \data_rb[17]_i_5_n_0\
    );
\data_rb[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(8),
      I1 => \data_rg_reg[14]_i_12_0\(7),
      O => \data_rb[17]_i_7_n_0\
    );
\data_rb[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(7),
      I1 => in_b_1(7),
      I2 => \data_rg_reg[14]_i_12_0\(6),
      I3 => in_b_1(8),
      O => \data_rb[17]_i_8_n_0\
    );
\data_rb[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(8),
      I1 => \data_rg_reg[14]_i_12_0\(7),
      O => \data_rb[17]_i_9_n_0\
    );
\data_rb[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(1),
      I1 => in_b_1(2),
      I2 => \data_rg_reg[14]_i_12_0\(2),
      I3 => in_b_1(1),
      I4 => in_b_1(3),
      I5 => \data_rg_reg[14]_i_12_0\(0),
      O => \data_rb[2]_i_2_n_0\
    );
\data_rb[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(1),
      I1 => in_b_1(1),
      I2 => \data_rg_reg[14]_i_12_0\(2),
      I3 => in_b_1(0),
      O => \data_rb[2]_i_3_n_0\
    );
\data_rb[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(0),
      I1 => in_b_1(1),
      O => \data_rb[2]_i_4_n_0\
    );
\data_rb[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_b_1(2),
      I1 => \data_rb[2]_i_9_n_0\,
      I2 => in_b_1(1),
      I3 => \data_rg_reg[14]_i_12_0\(1),
      I4 => in_b_1(0),
      I5 => \data_rg_reg[14]_i_12_0\(2),
      O => \data_rb[2]_i_5_n_0\
    );
\data_rb[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_b_1(0),
      I1 => \data_rg_reg[14]_i_12_0\(2),
      I2 => in_b_1(1),
      I3 => \data_rg_reg[14]_i_12_0\(1),
      I4 => \data_rg_reg[14]_i_12_0\(0),
      I5 => in_b_1(2),
      O => \data_rb[2]_i_6_n_0\
    );
\data_rb[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(0),
      I1 => in_b_1(1),
      I2 => \data_rg_reg[14]_i_12_0\(1),
      I3 => in_b_1(0),
      O => \data_rb[2]_i_7_n_0\
    );
\data_rb[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_b_1(0),
      I1 => \data_rg_reg[14]_i_12_0\(0),
      O => \data_rb[2]_i_8_n_0\
    );
\data_rb[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_b_1(3),
      I1 => \data_rg_reg[14]_i_12_0\(0),
      O => \data_rb[2]_i_9_n_0\
    );
\data_rb[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rb_reg[10]_i_11_n_5\,
      I1 => \data_rb_reg[10]_i_10_n_6\,
      O => \data_rb[6]_i_2_n_0\
    );
\data_rb[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rb_reg[10]_i_10_n_7\,
      I1 => \data_rb_reg[10]_i_11_n_6\,
      O => \data_rb[6]_i_3_n_0\
    );
\data_rb[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rb_reg[2]_i_1_n_4\,
      I1 => \data_rb_reg[10]_i_11_n_7\,
      O => \data_rb[6]_i_4_n_0\
    );
\data_rb[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(6),
      I1 => in_b_1(0),
      I2 => \data_rb_reg[10]_i_11_n_4\,
      I3 => \data_rb_reg[10]_i_10_n_5\,
      I4 => \data_rb[6]_i_2_n_0\,
      O => \data_rb[6]_i_5_n_0\
    );
\data_rb[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \data_rb_reg[10]_i_11_n_5\,
      I1 => \data_rb_reg[10]_i_10_n_6\,
      I2 => \data_rb_reg[10]_i_10_n_7\,
      I3 => \data_rb_reg[10]_i_11_n_6\,
      O => \data_rb[6]_i_6_n_0\
    );
\data_rb[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_rb_reg[2]_i_1_n_4\,
      I1 => \data_rb_reg[10]_i_11_n_7\,
      I2 => \data_rb_reg[10]_i_11_n_6\,
      I3 => \data_rb_reg[10]_i_10_n_7\,
      O => \data_rb[6]_i_7_n_0\
    );
\data_rb[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_rb_reg[2]_i_1_n_4\,
      I1 => \data_rb_reg[10]_i_11_n_7\,
      O => \data_rb[6]_i_8_n_0\
    );
\data_rb_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(0),
      Q => data_rb(0)
    );
\data_rb_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(10),
      Q => data_rb(10)
    );
\data_rb_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rb_reg[6]_i_1_n_0\,
      CO(3) => \data_rb_reg[10]_i_1_n_0\,
      CO(2) => \data_rb_reg[10]_i_1_n_1\,
      CO(1) => \data_rb_reg[10]_i_1_n_2\,
      CO(0) => \data_rb_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_rb[10]_i_2_n_0\,
      DI(2) => \data_rb[10]_i_3_n_0\,
      DI(1) => \data_rb[10]_i_4_n_0\,
      DI(0) => \data_rb[10]_i_5_n_0\,
      O(3 downto 0) => data_rb0(10 downto 7),
      S(3) => \data_rb[10]_i_6_n_0\,
      S(2) => \data_rb[10]_i_7_n_0\,
      S(1) => \data_rb[10]_i_8_n_0\,
      S(0) => \data_rb[10]_i_9_n_0\
    );
\data_rb_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rb_reg[2]_i_1_n_0\,
      CO(3) => \data_rb_reg[10]_i_10_n_0\,
      CO(2) => \data_rb_reg[10]_i_10_n_1\,
      CO(1) => \data_rb_reg[10]_i_10_n_2\,
      CO(0) => \data_rb_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \data_rb[10]_i_12_n_0\,
      DI(2) => \data_rb[10]_i_13_n_0\,
      DI(1) => \data_rb[10]_i_14_n_0\,
      DI(0) => \data_rb[10]_i_15_n_0\,
      O(3) => \data_rb_reg[10]_i_10_n_4\,
      O(2) => \data_rb_reg[10]_i_10_n_5\,
      O(1) => \data_rb_reg[10]_i_10_n_6\,
      O(0) => \data_rb_reg[10]_i_10_n_7\,
      S(3) => \data_rb[10]_i_16_n_0\,
      S(2) => \data_rb[10]_i_17_n_0\,
      S(1) => \data_rb[10]_i_18_n_0\,
      S(0) => \data_rb[10]_i_19_n_0\
    );
\data_rb_reg[10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_rb_reg[10]_i_11_n_0\,
      CO(2) => \data_rb_reg[10]_i_11_n_1\,
      CO(1) => \data_rb_reg[10]_i_11_n_2\,
      CO(0) => \data_rb_reg[10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_rb[10]_i_20_n_0\,
      DI(2) => \data_rb[10]_i_21_n_0\,
      DI(1) => \data_rb[10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \data_rb_reg[10]_i_11_n_4\,
      O(2) => \data_rb_reg[10]_i_11_n_5\,
      O(1) => \data_rb_reg[10]_i_11_n_6\,
      O(0) => \data_rb_reg[10]_i_11_n_7\,
      S(3) => \data_rb[10]_i_23_n_0\,
      S(2) => \data_rb[10]_i_24_n_0\,
      S(1) => \data_rb[10]_i_25_n_0\,
      S(0) => \data_rb[10]_i_26_n_0\
    );
\data_rb_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(11),
      Q => data_rb(11)
    );
\data_rb_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(12),
      Q => data_rb(12)
    );
\data_rb_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(13),
      Q => data_rb(13)
    );
\data_rb_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(14),
      Q => data_rb(14)
    );
\data_rb_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rb_reg[10]_i_1_n_0\,
      CO(3) => \data_rb_reg[14]_i_1_n_0\,
      CO(2) => \data_rb_reg[14]_i_1_n_1\,
      CO(1) => \data_rb_reg[14]_i_1_n_2\,
      CO(0) => \data_rb_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_rb[14]_i_2_n_0\,
      DI(2) => \data_rb[14]_i_3_n_0\,
      DI(1) => \data_rb[14]_i_4_n_0\,
      DI(0) => \data_rb[14]_i_5_n_0\,
      O(3 downto 0) => data_rb0(14 downto 11),
      S(3) => \data_rb[14]_i_6_n_0\,
      S(2) => \data_rb[14]_i_7_n_0\,
      S(1) => \data_rb[14]_i_8_n_0\,
      S(0) => \data_rb[14]_i_9_n_0\
    );
\data_rb_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rb_reg[14]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_rb_reg[14]_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_rb_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_rb_reg[14]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_rb_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rb_reg[10]_i_10_n_0\,
      CO(3) => \data_rb_reg[14]_i_11_n_0\,
      CO(2) => \data_rb_reg[14]_i_11_n_1\,
      CO(1) => \data_rb_reg[14]_i_11_n_2\,
      CO(0) => \data_rb_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_rb[14]_i_14_n_0\,
      DI(2) => \data_rb[14]_i_15_n_0\,
      DI(1) => \data_rb[14]_i_16_n_0\,
      DI(0) => \data_rb[14]_i_17_n_0\,
      O(3) => \data_rb_reg[14]_i_11_n_4\,
      O(2) => \data_rb_reg[14]_i_11_n_5\,
      O(1) => \data_rb_reg[14]_i_11_n_6\,
      O(0) => \data_rb_reg[14]_i_11_n_7\,
      S(3) => \data_rb[14]_i_18_n_0\,
      S(2) => \data_rb[14]_i_19_n_0\,
      S(1) => \data_rb[14]_i_20_n_0\,
      S(0) => \data_rb[14]_i_21_n_0\
    );
\data_rb_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_rb_reg[14]_i_12_n_0\,
      CO(2) => \data_rb_reg[14]_i_12_n_1\,
      CO(1) => \data_rb_reg[14]_i_12_n_2\,
      CO(0) => \data_rb_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \data_rb[14]_i_22_n_0\,
      DI(2) => \data_rb[14]_i_23_n_0\,
      DI(1) => \data_rb[14]_i_24_n_0\,
      DI(0) => '0',
      O(3) => \data_rb_reg[14]_i_12_n_4\,
      O(2) => \data_rb_reg[14]_i_12_n_5\,
      O(1) => \data_rb_reg[14]_i_12_n_6\,
      O(0) => \data_rb_reg[14]_i_12_n_7\,
      S(3) => \data_rb[14]_i_25_n_0\,
      S(2) => \data_rb[14]_i_26_n_0\,
      S(1) => \data_rb[14]_i_27_n_0\,
      S(0) => \data_rb[14]_i_28_n_0\
    );
\data_rb_reg[14]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rb_reg[10]_i_11_n_0\,
      CO(3) => \data_rb_reg[14]_i_13_n_0\,
      CO(2) => \data_rb_reg[14]_i_13_n_1\,
      CO(1) => \data_rb_reg[14]_i_13_n_2\,
      CO(0) => \data_rb_reg[14]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \data_rb[14]_i_29_n_0\,
      DI(2) => \data_rb[14]_i_30_n_0\,
      DI(1) => \data_rb[14]_i_31_n_0\,
      DI(0) => \data_rb[14]_i_32_n_0\,
      O(3) => \data_rb_reg[14]_i_13_n_4\,
      O(2) => \data_rb_reg[14]_i_13_n_5\,
      O(1) => \data_rb_reg[14]_i_13_n_6\,
      O(0) => \data_rb_reg[14]_i_13_n_7\,
      S(3) => \data_rb[14]_i_33_n_0\,
      S(2) => \data_rb[14]_i_34_n_0\,
      S(1) => \data_rb[14]_i_35_n_0\,
      S(0) => \data_rb[14]_i_36_n_0\
    );
\data_rb_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(15),
      Q => data_rb(15)
    );
\data_rb_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(16),
      Q => data_rb(16)
    );
\data_rb_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(17),
      Q => data_rb(17)
    );
\data_rb_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rb_reg[14]_i_1_n_0\,
      CO(3 downto 2) => \NLW_data_rb_reg[17]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_rb_reg[17]_i_1_n_2\,
      CO(0) => \data_rb_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_rb_reg[17]_i_2_n_6\,
      DI(0) => \data_rb[17]_i_3_n_0\,
      O(3) => \NLW_data_rb_reg[17]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => data_rb0(17 downto 15),
      S(3) => '0',
      S(2) => \data_rb_reg[17]_i_2_n_5\,
      S(1) => \data_rb[17]_i_4_n_0\,
      S(0) => \data_rb[17]_i_5_n_0\
    );
\data_rb_reg[17]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rb_reg[14]_i_13_n_0\,
      CO(3) => \data_rb_reg[17]_i_11_n_0\,
      CO(2) => \data_rb_reg[17]_i_11_n_1\,
      CO(1) => \data_rb_reg[17]_i_11_n_2\,
      CO(0) => \data_rb_reg[17]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_rb[17]_i_21_n_0\,
      DI(2) => \data_rb[17]_i_22_n_0\,
      DI(1) => \data_rb[17]_i_23_n_0\,
      DI(0) => \data_rb[17]_i_24_n_0\,
      O(3) => \data_rb_reg[17]_i_11_n_4\,
      O(2) => \data_rb_reg[17]_i_11_n_5\,
      O(1) => \data_rb_reg[17]_i_11_n_6\,
      O(0) => \data_rb_reg[17]_i_11_n_7\,
      S(3) => \data_rb[17]_i_25_n_0\,
      S(2) => \data_rb[17]_i_26_n_0\,
      S(1) => \data_rb[17]_i_27_n_0\,
      S(0) => \data_rb[17]_i_28_n_0\
    );
\data_rb_reg[17]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rb_reg[17]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_rb_reg[17]_i_12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_rb_reg[17]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_rb_reg[17]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_rb_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rb_reg[17]_i_6_n_0\,
      CO(3 downto 2) => \NLW_data_rb_reg[17]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_rb_reg[17]_i_2_n_2\,
      CO(0) => \data_rb_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_rb[17]_i_7_n_0\,
      DI(0) => \data_rb[17]_i_8_n_0\,
      O(3) => \NLW_data_rb_reg[17]_i_2_O_UNCONNECTED\(3),
      O(2) => \data_rb_reg[17]_i_2_n_5\,
      O(1) => \data_rb_reg[17]_i_2_n_6\,
      O(0) => \data_rb_reg[17]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \data_rb[17]_i_9_n_0\,
      S(0) => \data_rb[17]_i_10_n_0\
    );
\data_rb_reg[17]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rb_reg[14]_i_12_n_0\,
      CO(3) => \data_rb_reg[17]_i_6_n_0\,
      CO(2) => \data_rb_reg[17]_i_6_n_1\,
      CO(1) => \data_rb_reg[17]_i_6_n_2\,
      CO(0) => \data_rb_reg[17]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \data_rb[17]_i_13_n_0\,
      DI(2) => \data_rb[17]_i_14_n_0\,
      DI(1) => \data_rb[17]_i_15_n_0\,
      DI(0) => \data_rb[17]_i_16_n_0\,
      O(3) => \data_rb_reg[17]_i_6_n_4\,
      O(2) => \data_rb_reg[17]_i_6_n_5\,
      O(1) => \data_rb_reg[17]_i_6_n_6\,
      O(0) => \data_rb_reg[17]_i_6_n_7\,
      S(3) => \data_rb[17]_i_17_n_0\,
      S(2) => \data_rb[17]_i_18_n_0\,
      S(1) => \data_rb[17]_i_19_n_0\,
      S(0) => \data_rb[17]_i_20_n_0\
    );
\data_rb_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(1),
      Q => data_rb(1)
    );
\data_rb_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(2),
      Q => data_rb(2)
    );
\data_rb_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_rb_reg[2]_i_1_n_0\,
      CO(2) => \data_rb_reg[2]_i_1_n_1\,
      CO(1) => \data_rb_reg[2]_i_1_n_2\,
      CO(0) => \data_rb_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_rb[2]_i_2_n_0\,
      DI(2) => \data_rb[2]_i_3_n_0\,
      DI(1) => \data_rb[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \data_rb_reg[2]_i_1_n_4\,
      O(2 downto 0) => data_rb0(2 downto 0),
      S(3) => \data_rb[2]_i_5_n_0\,
      S(2) => \data_rb[2]_i_6_n_0\,
      S(1) => \data_rb[2]_i_7_n_0\,
      S(0) => \data_rb[2]_i_8_n_0\
    );
\data_rb_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(3),
      Q => data_rb(3)
    );
\data_rb_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(4),
      Q => data_rb(4)
    );
\data_rb_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(5),
      Q => data_rb(5)
    );
\data_rb_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(6),
      Q => data_rb(6)
    );
\data_rb_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_rb_reg[6]_i_1_n_0\,
      CO(2) => \data_rb_reg[6]_i_1_n_1\,
      CO(1) => \data_rb_reg[6]_i_1_n_2\,
      CO(0) => \data_rb_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_rb[6]_i_2_n_0\,
      DI(2) => \data_rb[6]_i_3_n_0\,
      DI(1) => \data_rb[6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => data_rb0(6 downto 3),
      S(3) => \data_rb[6]_i_5_n_0\,
      S(2) => \data_rb[6]_i_6_n_0\,
      S(1) => \data_rb[6]_i_7_n_0\,
      S(0) => \data_rb[6]_i_8_n_0\
    );
\data_rb_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(7),
      Q => data_rb(7)
    );
\data_rb_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(8),
      Q => data_rb(8)
    );
\data_rb_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rb0(9),
      Q => data_rb(9)
    );
\data_reg[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_b_1(0),
      I2 => out_data(0),
      I3 => s_ccm_en,
      O => D(0)
    );
\data_reg[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_g_1(1),
      I2 => out_data(10),
      I3 => s_ccm_en,
      O => D(10)
    );
\data_reg[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_g_1(2),
      I2 => out_data(11),
      I3 => s_ccm_en,
      O => D(11)
    );
\data_reg[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_g_1(3),
      I2 => out_data(12),
      I3 => s_ccm_en,
      O => D(12)
    );
\data_reg[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_g_1(4),
      I2 => out_data(13),
      I3 => s_ccm_en,
      O => D(13)
    );
\data_reg[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_g_1(5),
      I2 => out_data(14),
      I3 => s_ccm_en,
      O => D(14)
    );
\data_reg[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_g_1(6),
      I2 => out_data(15),
      I3 => s_ccm_en,
      O => D(15)
    );
\data_reg[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_g_1(7),
      I2 => out_data(16),
      I3 => s_ccm_en,
      O => D(16)
    );
\data_reg[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_g_1(8),
      I2 => out_data(17),
      I3 => s_ccm_en,
      O => D(17)
    );
\data_reg[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_r_1(0),
      I2 => out_data(18),
      I3 => s_ccm_en,
      O => D(18)
    );
\data_reg[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_r_1(1),
      I2 => out_data(19),
      I3 => s_ccm_en,
      O => D(19)
    );
\data_reg[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_b_1(1),
      I2 => out_data(1),
      I3 => s_ccm_en,
      O => D(1)
    );
\data_reg[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_r_1(2),
      I2 => out_data(20),
      I3 => s_ccm_en,
      O => D(20)
    );
\data_reg[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_r_1(3),
      I2 => out_data(21),
      I3 => s_ccm_en,
      O => D(21)
    );
\data_reg[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_r_1(4),
      I2 => out_data(22),
      I3 => s_ccm_en,
      O => D(22)
    );
\data_reg[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_r_1(5),
      I2 => out_data(23),
      I3 => s_ccm_en,
      O => D(23)
    );
\data_reg[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_r_1(6),
      I2 => out_data(24),
      I3 => s_ccm_en,
      O => D(24)
    );
\data_reg[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_r_1(7),
      I2 => out_data(25),
      I3 => s_ccm_en,
      O => D(25)
    );
\data_reg[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_r_1(8),
      I2 => out_data(26),
      I3 => s_ccm_en,
      O => D(26)
    );
\data_reg[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_b_1(2),
      I2 => out_data(2),
      I3 => s_ccm_en,
      O => D(2)
    );
\data_reg[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_b_1(3),
      I2 => out_data(3),
      I3 => s_ccm_en,
      O => D(3)
    );
\data_reg[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_b_1(4),
      I2 => out_data(4),
      I3 => s_ccm_en,
      O => D(4)
    );
\data_reg[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_b_1(5),
      I2 => out_data(5),
      I3 => s_ccm_en,
      O => D(5)
    );
\data_reg[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_b_1(6),
      I2 => out_data(6),
      I3 => s_ccm_en,
      O => D(6)
    );
\data_reg[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_b_1(7),
      I2 => out_data(7),
      I3 => s_ccm_en,
      O => D(7)
    );
\data_reg[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_b_1(8),
      I2 => out_data(8),
      I3 => s_ccm_en,
      O => D(8)
    );
\data_reg[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ccm_href,
      I1 => data_g_1(0),
      I2 => out_data(9),
      I3 => s_ccm_en,
      O => D(9)
    );
\data_rg[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(2),
      I1 => in_g_1(4),
      I2 => \data_rg_reg[14]_i_12_0\(1),
      I3 => in_g_1(5),
      I4 => \data_rg_reg[14]_i_12_0\(0),
      I5 => in_g_1(6),
      O => \data_rg[10]_i_12_n_0\
    );
\data_rg[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(2),
      I1 => in_g_1(3),
      I2 => \data_rg_reg[14]_i_12_0\(1),
      I3 => in_g_1(4),
      I4 => \data_rg_reg[14]_i_12_0\(0),
      I5 => in_g_1(5),
      O => \data_rg[10]_i_13_n_0\
    );
\data_rg[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(2),
      I1 => in_g_1(2),
      I2 => \data_rg_reg[14]_i_12_0\(1),
      I3 => in_g_1(3),
      I4 => \data_rg_reg[14]_i_12_0\(0),
      I5 => in_g_1(4),
      O => \data_rg[10]_i_14_n_0\
    );
\data_rg[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(2),
      I1 => in_g_1(1),
      I2 => \data_rg_reg[14]_i_12_0\(1),
      I3 => in_g_1(2),
      I4 => \data_rg_reg[14]_i_12_0\(0),
      I5 => in_g_1(3),
      O => \data_rg[10]_i_15_n_0\
    );
\data_rg[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rg[10]_i_12_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(1),
      I2 => in_g_1(6),
      I3 => \data_rg[10]_i_27_n_0\,
      I4 => in_g_1(7),
      I5 => \data_rg_reg[14]_i_12_0\(0),
      O => \data_rg[10]_i_16_n_0\
    );
\data_rg[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rg[10]_i_13_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(1),
      I2 => in_g_1(5),
      I3 => \data_rg[10]_i_28_n_0\,
      I4 => in_g_1(6),
      I5 => \data_rg_reg[14]_i_12_0\(0),
      O => \data_rg[10]_i_17_n_0\
    );
\data_rg[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rg[10]_i_14_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(1),
      I2 => in_g_1(4),
      I3 => \data_rg[10]_i_29_n_0\,
      I4 => in_g_1(5),
      I5 => \data_rg_reg[14]_i_12_0\(0),
      O => \data_rg[10]_i_18_n_0\
    );
\data_rg[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rg[10]_i_15_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(1),
      I2 => in_g_1(3),
      I3 => \data_rg[10]_i_30_n_0\,
      I4 => in_g_1(4),
      I5 => \data_rg_reg[14]_i_12_0\(0),
      O => \data_rg[10]_i_19_n_0\
    );
\data_rg[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_n_5\,
      I1 => \data_rg_reg[14]_i_13_n_5\,
      I2 => \data_rg_reg[14]_i_11_n_6\,
      O => \data_rg[10]_i_2_n_0\
    );
\data_rg[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(4),
      I1 => in_g_1(2),
      I2 => \data_rg_reg[14]_i_12_0\(5),
      I3 => in_g_1(1),
      I4 => in_g_1(3),
      I5 => \data_rg_reg[14]_i_12_0\(3),
      O => \data_rg[10]_i_20_n_0\
    );
\data_rg[10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(4),
      I1 => in_g_1(1),
      I2 => \data_rg_reg[14]_i_12_0\(5),
      I3 => in_g_1(0),
      O => \data_rg[10]_i_21_n_0\
    );
\data_rg[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(3),
      I1 => in_g_1(1),
      O => \data_rg[10]_i_22_n_0\
    );
\data_rg[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_g_1(2),
      I1 => \data_rg[10]_i_31_n_0\,
      I2 => in_g_1(1),
      I3 => \data_rg_reg[14]_i_12_0\(4),
      I4 => in_g_1(0),
      I5 => \data_rg_reg[14]_i_12_0\(5),
      O => \data_rg[10]_i_23_n_0\
    );
\data_rg[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_g_1(0),
      I1 => \data_rg_reg[14]_i_12_0\(5),
      I2 => in_g_1(1),
      I3 => \data_rg_reg[14]_i_12_0\(4),
      I4 => \data_rg_reg[14]_i_12_0\(3),
      I5 => in_g_1(2),
      O => \data_rg[10]_i_24_n_0\
    );
\data_rg[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(3),
      I1 => in_g_1(1),
      I2 => \data_rg_reg[14]_i_12_0\(4),
      I3 => in_g_1(0),
      O => \data_rg[10]_i_25_n_0\
    );
\data_rg[10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_g_1(0),
      I1 => \data_rg_reg[14]_i_12_0\(3),
      O => \data_rg[10]_i_26_n_0\
    );
\data_rg[10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(5),
      I1 => \data_rg_reg[14]_i_12_0\(2),
      O => \data_rg[10]_i_27_n_0\
    );
\data_rg[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(4),
      I1 => \data_rg_reg[14]_i_12_0\(2),
      O => \data_rg[10]_i_28_n_0\
    );
\data_rg[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(3),
      I1 => \data_rg_reg[14]_i_12_0\(2),
      O => \data_rg[10]_i_29_n_0\
    );
\data_rg[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_n_6\,
      I1 => \data_rg_reg[14]_i_13_n_6\,
      I2 => \data_rg_reg[14]_i_11_n_7\,
      O => \data_rg[10]_i_3_n_0\
    );
\data_rg[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(2),
      I1 => \data_rg_reg[14]_i_12_0\(2),
      O => \data_rg[10]_i_30_n_0\
    );
\data_rg[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(3),
      I1 => \data_rg_reg[14]_i_12_0\(3),
      O => \data_rg[10]_i_31_n_0\
    );
\data_rg[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_n_7\,
      I1 => \data_rg_reg[14]_i_13_n_7\,
      I2 => \data_rg_reg[10]_i_10_n_4\,
      O => \data_rg[10]_i_4_n_0\
    );
\data_rg[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(6),
      I1 => in_g_1(0),
      I2 => \data_rg_reg[10]_i_11_n_4\,
      I3 => \data_rg_reg[10]_i_10_n_5\,
      O => \data_rg[10]_i_5_n_0\
    );
\data_rg[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_n_4\,
      I1 => \data_rg_reg[14]_i_13_n_4\,
      I2 => \data_rg_reg[14]_i_11_n_5\,
      I3 => \data_rg[10]_i_2_n_0\,
      O => \data_rg[10]_i_6_n_0\
    );
\data_rg[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_n_5\,
      I1 => \data_rg_reg[14]_i_13_n_5\,
      I2 => \data_rg_reg[14]_i_11_n_6\,
      I3 => \data_rg[10]_i_3_n_0\,
      O => \data_rg[10]_i_7_n_0\
    );
\data_rg[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_n_6\,
      I1 => \data_rg_reg[14]_i_13_n_6\,
      I2 => \data_rg_reg[14]_i_11_n_7\,
      I3 => \data_rg[10]_i_4_n_0\,
      O => \data_rg[10]_i_8_n_0\
    );
\data_rg[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_n_7\,
      I1 => \data_rg_reg[14]_i_13_n_7\,
      I2 => \data_rg_reg[10]_i_10_n_4\,
      I3 => \data_rg[10]_i_5_n_0\,
      O => \data_rg[10]_i_9_n_0\
    );
\data_rg[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(2),
      I1 => in_g_1(8),
      O => \data_rg[14]_i_14_n_0\
    );
\data_rg[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(2),
      I1 => in_g_1(7),
      I2 => \data_rg_reg[14]_i_12_0\(1),
      I3 => in_g_1(8),
      O => \data_rg[14]_i_15_n_0\
    );
\data_rg[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(2),
      I1 => in_g_1(6),
      I2 => \data_rg_reg[14]_i_12_0\(1),
      I3 => in_g_1(7),
      I4 => \data_rg_reg[14]_i_12_0\(0),
      I5 => in_g_1(8),
      O => \data_rg[14]_i_16_n_0\
    );
\data_rg[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(2),
      I1 => in_g_1(5),
      I2 => \data_rg_reg[14]_i_12_0\(1),
      I3 => in_g_1(6),
      I4 => \data_rg_reg[14]_i_12_0\(0),
      I5 => in_g_1(7),
      O => \data_rg[14]_i_17_n_0\
    );
\data_rg[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(8),
      I1 => \data_rg_reg[14]_i_12_0\(2),
      O => \data_rg[14]_i_18_n_0\
    );
\data_rg[14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(1),
      I1 => in_g_1(7),
      I2 => \data_rg_reg[14]_i_12_0\(2),
      I3 => in_g_1(8),
      O => \data_rg[14]_i_19_n_0\
    );
\data_rg[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rg_reg[17]_i_11_n_5\,
      I1 => \data_rg_reg[17]_i_6_n_5\,
      O => \data_rg[14]_i_2_n_0\
    );
\data_rg[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(0),
      I1 => in_g_1(6),
      I2 => in_g_1(7),
      I3 => \data_rg_reg[14]_i_12_0\(2),
      I4 => in_g_1(8),
      I5 => \data_rg_reg[14]_i_12_0\(1),
      O => \data_rg[14]_i_20_n_0\
    );
\data_rg[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rg[14]_i_17_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(1),
      I2 => in_g_1(7),
      I3 => \data_rg[14]_i_37_n_0\,
      I4 => in_g_1(8),
      I5 => \data_rg_reg[14]_i_12_0\(0),
      O => \data_rg[14]_i_21_n_0\
    );
\data_rg[14]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(7),
      I1 => in_g_1(2),
      I2 => \data_rg_reg[14]_i_12_0\(6),
      I3 => in_g_1(3),
      O => \data_rg[14]_i_22_n_0\
    );
\data_rg[14]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(6),
      I1 => in_g_1(3),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_g_1(2),
      O => \data_rg[14]_i_23_n_0\
    );
\data_rg[14]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(7),
      I1 => in_g_1(0),
      I2 => \data_rg_reg[14]_i_12_0\(6),
      I3 => in_g_1(1),
      O => \data_rg[14]_i_24_n_0\
    );
\data_rg[14]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_g_1(2),
      I1 => in_g_1(3),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_g_1(4),
      I4 => \data_rg_reg[14]_i_12_0\(6),
      O => \data_rg[14]_i_25_n_0\
    );
\data_rg[14]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CAC6060"
    )
        port map (
      I0 => in_g_1(3),
      I1 => in_g_1(2),
      I2 => \data_rg_reg[14]_i_12_0\(6),
      I3 => in_g_1(1),
      I4 => \data_rg_reg[14]_i_12_0\(7),
      O => \data_rg[14]_i_26_n_0\
    );
\data_rg[14]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_g_1(0),
      I1 => in_g_1(1),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_g_1(2),
      I4 => \data_rg_reg[14]_i_12_0\(6),
      O => \data_rg[14]_i_27_n_0\
    );
\data_rg[14]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(6),
      I1 => in_g_1(1),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_g_1(0),
      O => \data_rg[14]_i_28_n_0\
    );
\data_rg[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(5),
      I1 => in_g_1(4),
      I2 => \data_rg_reg[14]_i_12_0\(4),
      I3 => in_g_1(5),
      I4 => \data_rg_reg[14]_i_12_0\(3),
      I5 => in_g_1(6),
      O => \data_rg[14]_i_29_n_0\
    );
\data_rg[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rg_reg[17]_i_6_n_6\,
      I1 => \data_rg_reg[17]_i_11_n_6\,
      I2 => \data_rg_reg[14]_i_10_n_3\,
      O => \data_rg[14]_i_3_n_0\
    );
\data_rg[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(5),
      I1 => in_g_1(3),
      I2 => \data_rg_reg[14]_i_12_0\(4),
      I3 => in_g_1(4),
      I4 => \data_rg_reg[14]_i_12_0\(3),
      I5 => in_g_1(5),
      O => \data_rg[14]_i_30_n_0\
    );
\data_rg[14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(5),
      I1 => in_g_1(2),
      I2 => \data_rg_reg[14]_i_12_0\(4),
      I3 => in_g_1(3),
      I4 => \data_rg_reg[14]_i_12_0\(3),
      I5 => in_g_1(4),
      O => \data_rg[14]_i_31_n_0\
    );
\data_rg[14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(5),
      I1 => in_g_1(1),
      I2 => \data_rg_reg[14]_i_12_0\(4),
      I3 => in_g_1(2),
      I4 => \data_rg_reg[14]_i_12_0\(3),
      I5 => in_g_1(3),
      O => \data_rg[14]_i_32_n_0\
    );
\data_rg[14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rg[14]_i_29_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(4),
      I2 => in_g_1(6),
      I3 => \data_rg[14]_i_38_n_0\,
      I4 => in_g_1(7),
      I5 => \data_rg_reg[14]_i_12_0\(3),
      O => \data_rg[14]_i_33_n_0\
    );
\data_rg[14]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rg[14]_i_30_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(4),
      I2 => in_g_1(5),
      I3 => \data_rg[14]_i_39_n_0\,
      I4 => in_g_1(6),
      I5 => \data_rg_reg[14]_i_12_0\(3),
      O => \data_rg[14]_i_34_n_0\
    );
\data_rg[14]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rg[14]_i_31_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(4),
      I2 => in_g_1(4),
      I3 => \data_rg[14]_i_40_n_0\,
      I4 => in_g_1(5),
      I5 => \data_rg_reg[14]_i_12_0\(3),
      O => \data_rg[14]_i_35_n_0\
    );
\data_rg[14]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rg[14]_i_32_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(4),
      I2 => in_g_1(3),
      I3 => \data_rg[14]_i_41_n_0\,
      I4 => in_g_1(4),
      I5 => \data_rg_reg[14]_i_12_0\(3),
      O => \data_rg[14]_i_36_n_0\
    );
\data_rg[14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(6),
      I1 => \data_rg_reg[14]_i_12_0\(2),
      O => \data_rg[14]_i_37_n_0\
    );
\data_rg[14]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(5),
      I1 => \data_rg_reg[14]_i_12_0\(5),
      O => \data_rg[14]_i_38_n_0\
    );
\data_rg[14]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(4),
      I1 => \data_rg_reg[14]_i_12_0\(5),
      O => \data_rg[14]_i_39_n_0\
    );
\data_rg[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rg_reg[17]_i_6_n_7\,
      I1 => \data_rg_reg[17]_i_11_n_7\,
      I2 => \data_rg_reg[14]_i_11_n_4\,
      O => \data_rg[14]_i_4_n_0\
    );
\data_rg[14]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(3),
      I1 => \data_rg_reg[14]_i_12_0\(5),
      O => \data_rg[14]_i_40_n_0\
    );
\data_rg[14]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(2),
      I1 => \data_rg_reg[14]_i_12_0\(5),
      O => \data_rg[14]_i_41_n_0\
    );
\data_rg[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_n_4\,
      I1 => \data_rg_reg[14]_i_13_n_4\,
      I2 => \data_rg_reg[14]_i_11_n_5\,
      O => \data_rg[14]_i_5_n_0\
    );
\data_rg[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_rg_reg[17]_i_11_n_5\,
      I1 => \data_rg_reg[17]_i_6_n_5\,
      I2 => \data_rg_reg[17]_i_6_n_4\,
      I3 => \data_rg_reg[17]_i_11_n_4\,
      O => \data_rg[14]_i_6_n_0\
    );
\data_rg[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \data_rg_reg[14]_i_10_n_3\,
      I1 => \data_rg_reg[17]_i_11_n_6\,
      I2 => \data_rg_reg[17]_i_6_n_6\,
      I3 => \data_rg_reg[17]_i_6_n_5\,
      I4 => \data_rg_reg[17]_i_11_n_5\,
      O => \data_rg[14]_i_7_n_0\
    );
\data_rg[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rg[14]_i_4_n_0\,
      I1 => \data_rg_reg[17]_i_11_n_6\,
      I2 => \data_rg_reg[17]_i_6_n_6\,
      I3 => \data_rg_reg[14]_i_10_n_3\,
      O => \data_rg[14]_i_8_n_0\
    );
\data_rg[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rg_reg[17]_i_6_n_7\,
      I1 => \data_rg_reg[17]_i_11_n_7\,
      I2 => \data_rg_reg[14]_i_11_n_4\,
      I3 => \data_rg[14]_i_5_n_0\,
      O => \data_rg[14]_i_9_n_0\
    );
\data_rg[17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(6),
      I1 => in_g_1(7),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_g_1(8),
      O => \data_rg[17]_i_10_n_0\
    );
\data_rg[17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(7),
      I1 => in_g_1(6),
      I2 => \data_rg_reg[14]_i_12_0\(6),
      I3 => in_g_1(7),
      O => \data_rg[17]_i_13_n_0\
    );
\data_rg[17]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(7),
      I1 => in_g_1(5),
      I2 => \data_rg_reg[14]_i_12_0\(6),
      I3 => in_g_1(6),
      O => \data_rg[17]_i_14_n_0\
    );
\data_rg[17]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(7),
      I1 => in_g_1(4),
      I2 => \data_rg_reg[14]_i_12_0\(6),
      I3 => in_g_1(5),
      O => \data_rg[17]_i_15_n_0\
    );
\data_rg[17]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(7),
      I1 => in_g_1(3),
      I2 => \data_rg_reg[14]_i_12_0\(6),
      I3 => in_g_1(4),
      O => \data_rg[17]_i_16_n_0\
    );
\data_rg[17]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_g_1(6),
      I1 => in_g_1(7),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_g_1(8),
      I4 => \data_rg_reg[14]_i_12_0\(6),
      O => \data_rg[17]_i_17_n_0\
    );
\data_rg[17]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_g_1(5),
      I1 => in_g_1(6),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_g_1(7),
      I4 => \data_rg_reg[14]_i_12_0\(6),
      O => \data_rg[17]_i_18_n_0\
    );
\data_rg[17]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_g_1(4),
      I1 => in_g_1(5),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_g_1(6),
      I4 => \data_rg_reg[14]_i_12_0\(6),
      O => \data_rg[17]_i_19_n_0\
    );
\data_rg[17]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_g_1(3),
      I1 => in_g_1(4),
      I2 => \data_rg_reg[14]_i_12_0\(7),
      I3 => in_g_1(5),
      I4 => \data_rg_reg[14]_i_12_0\(6),
      O => \data_rg[17]_i_20_n_0\
    );
\data_rg[17]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(5),
      I1 => in_g_1(8),
      O => \data_rg[17]_i_21_n_0\
    );
\data_rg[17]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(5),
      I1 => in_g_1(7),
      I2 => \data_rg_reg[14]_i_12_0\(4),
      I3 => in_g_1(8),
      O => \data_rg[17]_i_22_n_0\
    );
\data_rg[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(5),
      I1 => in_g_1(6),
      I2 => \data_rg_reg[14]_i_12_0\(4),
      I3 => in_g_1(7),
      I4 => \data_rg_reg[14]_i_12_0\(3),
      I5 => in_g_1(8),
      O => \data_rg[17]_i_23_n_0\
    );
\data_rg[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(5),
      I1 => in_g_1(5),
      I2 => \data_rg_reg[14]_i_12_0\(4),
      I3 => in_g_1(6),
      I4 => \data_rg_reg[14]_i_12_0\(3),
      I5 => in_g_1(7),
      O => \data_rg[17]_i_24_n_0\
    );
\data_rg[17]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(8),
      I1 => \data_rg_reg[14]_i_12_0\(5),
      O => \data_rg[17]_i_25_n_0\
    );
\data_rg[17]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(4),
      I1 => in_g_1(7),
      I2 => \data_rg_reg[14]_i_12_0\(5),
      I3 => in_g_1(8),
      O => \data_rg[17]_i_26_n_0\
    );
\data_rg[17]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(3),
      I1 => in_g_1(6),
      I2 => in_g_1(7),
      I3 => \data_rg_reg[14]_i_12_0\(5),
      I4 => in_g_1(8),
      I5 => \data_rg_reg[14]_i_12_0\(4),
      O => \data_rg[17]_i_27_n_0\
    );
\data_rg[17]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rg[17]_i_24_n_0\,
      I1 => \data_rg_reg[14]_i_12_0\(4),
      I2 => in_g_1(7),
      I3 => \data_rg[17]_i_29_n_0\,
      I4 => in_g_1(8),
      I5 => \data_rg_reg[14]_i_12_0\(3),
      O => \data_rg[17]_i_28_n_0\
    );
\data_rg[17]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(6),
      I1 => \data_rg_reg[14]_i_12_0\(5),
      O => \data_rg[17]_i_29_n_0\
    );
\data_rg[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rg_reg[17]_i_11_n_4\,
      I1 => \data_rg_reg[17]_i_6_n_4\,
      O => \data_rg[17]_i_3_n_0\
    );
\data_rg[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \data_rg_reg[17]_i_12_n_3\,
      I1 => \data_rg_reg[17]_i_2_n_7\,
      I2 => \data_rg_reg[17]_i_2_n_6\,
      O => \data_rg[17]_i_4_n_0\
    );
\data_rg[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_rg_reg[17]_i_11_n_4\,
      I1 => \data_rg_reg[17]_i_6_n_4\,
      I2 => \data_rg_reg[17]_i_2_n_7\,
      I3 => \data_rg_reg[17]_i_12_n_3\,
      O => \data_rg[17]_i_5_n_0\
    );
\data_rg[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(8),
      I1 => \data_rg_reg[14]_i_12_0\(7),
      O => \data_rg[17]_i_7_n_0\
    );
\data_rg[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(7),
      I1 => in_g_1(7),
      I2 => \data_rg_reg[14]_i_12_0\(6),
      I3 => in_g_1(8),
      O => \data_rg[17]_i_8_n_0\
    );
\data_rg[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(8),
      I1 => \data_rg_reg[14]_i_12_0\(7),
      O => \data_rg[17]_i_9_n_0\
    );
\data_rg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(1),
      I1 => in_g_1(2),
      I2 => \data_rg_reg[14]_i_12_0\(2),
      I3 => in_g_1(1),
      I4 => in_g_1(3),
      I5 => \data_rg_reg[14]_i_12_0\(0),
      O => \data_rg[2]_i_2_n_0\
    );
\data_rg[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(1),
      I1 => in_g_1(1),
      I2 => \data_rg_reg[14]_i_12_0\(2),
      I3 => in_g_1(0),
      O => \data_rg[2]_i_3_n_0\
    );
\data_rg[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(0),
      I1 => in_g_1(1),
      O => \data_rg[2]_i_4_n_0\
    );
\data_rg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_g_1(2),
      I1 => \data_rg[2]_i_9_n_0\,
      I2 => in_g_1(1),
      I3 => \data_rg_reg[14]_i_12_0\(1),
      I4 => in_g_1(0),
      I5 => \data_rg_reg[14]_i_12_0\(2),
      O => \data_rg[2]_i_5_n_0\
    );
\data_rg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_g_1(0),
      I1 => \data_rg_reg[14]_i_12_0\(2),
      I2 => in_g_1(1),
      I3 => \data_rg_reg[14]_i_12_0\(1),
      I4 => \data_rg_reg[14]_i_12_0\(0),
      I5 => in_g_1(2),
      O => \data_rg[2]_i_6_n_0\
    );
\data_rg[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(0),
      I1 => in_g_1(1),
      I2 => \data_rg_reg[14]_i_12_0\(1),
      I3 => in_g_1(0),
      O => \data_rg[2]_i_7_n_0\
    );
\data_rg[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_g_1(0),
      I1 => \data_rg_reg[14]_i_12_0\(0),
      O => \data_rg[2]_i_8_n_0\
    );
\data_rg[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_g_1(3),
      I1 => \data_rg_reg[14]_i_12_0\(0),
      O => \data_rg[2]_i_9_n_0\
    );
\data_rg[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rg_reg[10]_i_11_n_5\,
      I1 => \data_rg_reg[10]_i_10_n_6\,
      O => \data_rg[6]_i_2_n_0\
    );
\data_rg[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rg_reg[10]_i_10_n_7\,
      I1 => \data_rg_reg[10]_i_11_n_6\,
      O => \data_rg[6]_i_3_n_0\
    );
\data_rg[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rg_reg[2]_i_1_n_4\,
      I1 => \data_rg_reg[10]_i_11_n_7\,
      O => \data_rg[6]_i_4_n_0\
    );
\data_rg[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \data_rg_reg[14]_i_12_0\(6),
      I1 => in_g_1(0),
      I2 => \data_rg_reg[10]_i_11_n_4\,
      I3 => \data_rg_reg[10]_i_10_n_5\,
      I4 => \data_rg[6]_i_2_n_0\,
      O => \data_rg[6]_i_5_n_0\
    );
\data_rg[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \data_rg_reg[10]_i_11_n_5\,
      I1 => \data_rg_reg[10]_i_10_n_6\,
      I2 => \data_rg_reg[10]_i_10_n_7\,
      I3 => \data_rg_reg[10]_i_11_n_6\,
      O => \data_rg[6]_i_6_n_0\
    );
\data_rg[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_rg_reg[2]_i_1_n_4\,
      I1 => \data_rg_reg[10]_i_11_n_7\,
      I2 => \data_rg_reg[10]_i_11_n_6\,
      I3 => \data_rg_reg[10]_i_10_n_7\,
      O => \data_rg[6]_i_7_n_0\
    );
\data_rg[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_rg_reg[2]_i_1_n_4\,
      I1 => \data_rg_reg[10]_i_11_n_7\,
      O => \data_rg[6]_i_8_n_0\
    );
\data_rg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(0),
      Q => data_rg(0)
    );
\data_rg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(10),
      Q => data_rg(10)
    );
\data_rg_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rg_reg[6]_i_1_n_0\,
      CO(3) => \data_rg_reg[10]_i_1_n_0\,
      CO(2) => \data_rg_reg[10]_i_1_n_1\,
      CO(1) => \data_rg_reg[10]_i_1_n_2\,
      CO(0) => \data_rg_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_rg[10]_i_2_n_0\,
      DI(2) => \data_rg[10]_i_3_n_0\,
      DI(1) => \data_rg[10]_i_4_n_0\,
      DI(0) => \data_rg[10]_i_5_n_0\,
      O(3 downto 0) => data_rg0(10 downto 7),
      S(3) => \data_rg[10]_i_6_n_0\,
      S(2) => \data_rg[10]_i_7_n_0\,
      S(1) => \data_rg[10]_i_8_n_0\,
      S(0) => \data_rg[10]_i_9_n_0\
    );
\data_rg_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rg_reg[2]_i_1_n_0\,
      CO(3) => \data_rg_reg[10]_i_10_n_0\,
      CO(2) => \data_rg_reg[10]_i_10_n_1\,
      CO(1) => \data_rg_reg[10]_i_10_n_2\,
      CO(0) => \data_rg_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \data_rg[10]_i_12_n_0\,
      DI(2) => \data_rg[10]_i_13_n_0\,
      DI(1) => \data_rg[10]_i_14_n_0\,
      DI(0) => \data_rg[10]_i_15_n_0\,
      O(3) => \data_rg_reg[10]_i_10_n_4\,
      O(2) => \data_rg_reg[10]_i_10_n_5\,
      O(1) => \data_rg_reg[10]_i_10_n_6\,
      O(0) => \data_rg_reg[10]_i_10_n_7\,
      S(3) => \data_rg[10]_i_16_n_0\,
      S(2) => \data_rg[10]_i_17_n_0\,
      S(1) => \data_rg[10]_i_18_n_0\,
      S(0) => \data_rg[10]_i_19_n_0\
    );
\data_rg_reg[10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_rg_reg[10]_i_11_n_0\,
      CO(2) => \data_rg_reg[10]_i_11_n_1\,
      CO(1) => \data_rg_reg[10]_i_11_n_2\,
      CO(0) => \data_rg_reg[10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_rg[10]_i_20_n_0\,
      DI(2) => \data_rg[10]_i_21_n_0\,
      DI(1) => \data_rg[10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \data_rg_reg[10]_i_11_n_4\,
      O(2) => \data_rg_reg[10]_i_11_n_5\,
      O(1) => \data_rg_reg[10]_i_11_n_6\,
      O(0) => \data_rg_reg[10]_i_11_n_7\,
      S(3) => \data_rg[10]_i_23_n_0\,
      S(2) => \data_rg[10]_i_24_n_0\,
      S(1) => \data_rg[10]_i_25_n_0\,
      S(0) => \data_rg[10]_i_26_n_0\
    );
\data_rg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(11),
      Q => data_rg(11)
    );
\data_rg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(12),
      Q => data_rg(12)
    );
\data_rg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(13),
      Q => data_rg(13)
    );
\data_rg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(14),
      Q => data_rg(14)
    );
\data_rg_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rg_reg[10]_i_1_n_0\,
      CO(3) => \data_rg_reg[14]_i_1_n_0\,
      CO(2) => \data_rg_reg[14]_i_1_n_1\,
      CO(1) => \data_rg_reg[14]_i_1_n_2\,
      CO(0) => \data_rg_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_rg[14]_i_2_n_0\,
      DI(2) => \data_rg[14]_i_3_n_0\,
      DI(1) => \data_rg[14]_i_4_n_0\,
      DI(0) => \data_rg[14]_i_5_n_0\,
      O(3 downto 0) => data_rg0(14 downto 11),
      S(3) => \data_rg[14]_i_6_n_0\,
      S(2) => \data_rg[14]_i_7_n_0\,
      S(1) => \data_rg[14]_i_8_n_0\,
      S(0) => \data_rg[14]_i_9_n_0\
    );
\data_rg_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rg_reg[14]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_rg_reg[14]_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_rg_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_rg_reg[14]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_rg_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rg_reg[10]_i_10_n_0\,
      CO(3) => \data_rg_reg[14]_i_11_n_0\,
      CO(2) => \data_rg_reg[14]_i_11_n_1\,
      CO(1) => \data_rg_reg[14]_i_11_n_2\,
      CO(0) => \data_rg_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_rg[14]_i_14_n_0\,
      DI(2) => \data_rg[14]_i_15_n_0\,
      DI(1) => \data_rg[14]_i_16_n_0\,
      DI(0) => \data_rg[14]_i_17_n_0\,
      O(3) => \data_rg_reg[14]_i_11_n_4\,
      O(2) => \data_rg_reg[14]_i_11_n_5\,
      O(1) => \data_rg_reg[14]_i_11_n_6\,
      O(0) => \data_rg_reg[14]_i_11_n_7\,
      S(3) => \data_rg[14]_i_18_n_0\,
      S(2) => \data_rg[14]_i_19_n_0\,
      S(1) => \data_rg[14]_i_20_n_0\,
      S(0) => \data_rg[14]_i_21_n_0\
    );
\data_rg_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_rg_reg[14]_i_12_n_0\,
      CO(2) => \data_rg_reg[14]_i_12_n_1\,
      CO(1) => \data_rg_reg[14]_i_12_n_2\,
      CO(0) => \data_rg_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \data_rg[14]_i_22_n_0\,
      DI(2) => \data_rg[14]_i_23_n_0\,
      DI(1) => \data_rg[14]_i_24_n_0\,
      DI(0) => '0',
      O(3) => \data_rg_reg[14]_i_12_n_4\,
      O(2) => \data_rg_reg[14]_i_12_n_5\,
      O(1) => \data_rg_reg[14]_i_12_n_6\,
      O(0) => \data_rg_reg[14]_i_12_n_7\,
      S(3) => \data_rg[14]_i_25_n_0\,
      S(2) => \data_rg[14]_i_26_n_0\,
      S(1) => \data_rg[14]_i_27_n_0\,
      S(0) => \data_rg[14]_i_28_n_0\
    );
\data_rg_reg[14]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rg_reg[10]_i_11_n_0\,
      CO(3) => \data_rg_reg[14]_i_13_n_0\,
      CO(2) => \data_rg_reg[14]_i_13_n_1\,
      CO(1) => \data_rg_reg[14]_i_13_n_2\,
      CO(0) => \data_rg_reg[14]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \data_rg[14]_i_29_n_0\,
      DI(2) => \data_rg[14]_i_30_n_0\,
      DI(1) => \data_rg[14]_i_31_n_0\,
      DI(0) => \data_rg[14]_i_32_n_0\,
      O(3) => \data_rg_reg[14]_i_13_n_4\,
      O(2) => \data_rg_reg[14]_i_13_n_5\,
      O(1) => \data_rg_reg[14]_i_13_n_6\,
      O(0) => \data_rg_reg[14]_i_13_n_7\,
      S(3) => \data_rg[14]_i_33_n_0\,
      S(2) => \data_rg[14]_i_34_n_0\,
      S(1) => \data_rg[14]_i_35_n_0\,
      S(0) => \data_rg[14]_i_36_n_0\
    );
\data_rg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(15),
      Q => data_rg(15)
    );
\data_rg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(16),
      Q => data_rg(16)
    );
\data_rg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(17),
      Q => data_rg(17)
    );
\data_rg_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rg_reg[14]_i_1_n_0\,
      CO(3 downto 2) => \NLW_data_rg_reg[17]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_rg_reg[17]_i_1_n_2\,
      CO(0) => \data_rg_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_rg_reg[17]_i_2_n_6\,
      DI(0) => \data_rg[17]_i_3_n_0\,
      O(3) => \NLW_data_rg_reg[17]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => data_rg0(17 downto 15),
      S(3) => '0',
      S(2) => \data_rg_reg[17]_i_2_n_5\,
      S(1) => \data_rg[17]_i_4_n_0\,
      S(0) => \data_rg[17]_i_5_n_0\
    );
\data_rg_reg[17]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rg_reg[14]_i_13_n_0\,
      CO(3) => \data_rg_reg[17]_i_11_n_0\,
      CO(2) => \data_rg_reg[17]_i_11_n_1\,
      CO(1) => \data_rg_reg[17]_i_11_n_2\,
      CO(0) => \data_rg_reg[17]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_rg[17]_i_21_n_0\,
      DI(2) => \data_rg[17]_i_22_n_0\,
      DI(1) => \data_rg[17]_i_23_n_0\,
      DI(0) => \data_rg[17]_i_24_n_0\,
      O(3) => \data_rg_reg[17]_i_11_n_4\,
      O(2) => \data_rg_reg[17]_i_11_n_5\,
      O(1) => \data_rg_reg[17]_i_11_n_6\,
      O(0) => \data_rg_reg[17]_i_11_n_7\,
      S(3) => \data_rg[17]_i_25_n_0\,
      S(2) => \data_rg[17]_i_26_n_0\,
      S(1) => \data_rg[17]_i_27_n_0\,
      S(0) => \data_rg[17]_i_28_n_0\
    );
\data_rg_reg[17]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rg_reg[17]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_rg_reg[17]_i_12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_rg_reg[17]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_rg_reg[17]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_rg_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rg_reg[17]_i_6_n_0\,
      CO(3 downto 2) => \NLW_data_rg_reg[17]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_rg_reg[17]_i_2_n_2\,
      CO(0) => \data_rg_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_rg[17]_i_7_n_0\,
      DI(0) => \data_rg[17]_i_8_n_0\,
      O(3) => \NLW_data_rg_reg[17]_i_2_O_UNCONNECTED\(3),
      O(2) => \data_rg_reg[17]_i_2_n_5\,
      O(1) => \data_rg_reg[17]_i_2_n_6\,
      O(0) => \data_rg_reg[17]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \data_rg[17]_i_9_n_0\,
      S(0) => \data_rg[17]_i_10_n_0\
    );
\data_rg_reg[17]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rg_reg[14]_i_12_n_0\,
      CO(3) => \data_rg_reg[17]_i_6_n_0\,
      CO(2) => \data_rg_reg[17]_i_6_n_1\,
      CO(1) => \data_rg_reg[17]_i_6_n_2\,
      CO(0) => \data_rg_reg[17]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \data_rg[17]_i_13_n_0\,
      DI(2) => \data_rg[17]_i_14_n_0\,
      DI(1) => \data_rg[17]_i_15_n_0\,
      DI(0) => \data_rg[17]_i_16_n_0\,
      O(3) => \data_rg_reg[17]_i_6_n_4\,
      O(2) => \data_rg_reg[17]_i_6_n_5\,
      O(1) => \data_rg_reg[17]_i_6_n_6\,
      O(0) => \data_rg_reg[17]_i_6_n_7\,
      S(3) => \data_rg[17]_i_17_n_0\,
      S(2) => \data_rg[17]_i_18_n_0\,
      S(1) => \data_rg[17]_i_19_n_0\,
      S(0) => \data_rg[17]_i_20_n_0\
    );
\data_rg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(1),
      Q => data_rg(1)
    );
\data_rg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(2),
      Q => data_rg(2)
    );
\data_rg_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_rg_reg[2]_i_1_n_0\,
      CO(2) => \data_rg_reg[2]_i_1_n_1\,
      CO(1) => \data_rg_reg[2]_i_1_n_2\,
      CO(0) => \data_rg_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_rg[2]_i_2_n_0\,
      DI(2) => \data_rg[2]_i_3_n_0\,
      DI(1) => \data_rg[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \data_rg_reg[2]_i_1_n_4\,
      O(2 downto 0) => data_rg0(2 downto 0),
      S(3) => \data_rg[2]_i_5_n_0\,
      S(2) => \data_rg[2]_i_6_n_0\,
      S(1) => \data_rg[2]_i_7_n_0\,
      S(0) => \data_rg[2]_i_8_n_0\
    );
\data_rg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(3),
      Q => data_rg(3)
    );
\data_rg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(4),
      Q => data_rg(4)
    );
\data_rg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(5),
      Q => data_rg(5)
    );
\data_rg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(6),
      Q => data_rg(6)
    );
\data_rg_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_rg_reg[6]_i_1_n_0\,
      CO(2) => \data_rg_reg[6]_i_1_n_1\,
      CO(1) => \data_rg_reg[6]_i_1_n_2\,
      CO(0) => \data_rg_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_rg[6]_i_2_n_0\,
      DI(2) => \data_rg[6]_i_3_n_0\,
      DI(1) => \data_rg[6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => data_rg0(6 downto 3),
      S(3) => \data_rg[6]_i_5_n_0\,
      S(2) => \data_rg[6]_i_6_n_0\,
      S(1) => \data_rg[6]_i_7_n_0\,
      S(0) => \data_rg[6]_i_8_n_0\
    );
\data_rg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(7),
      Q => data_rg(7)
    );
\data_rg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(8),
      Q => data_rg(8)
    );
\data_rg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rg0(9),
      Q => data_rg(9)
    );
\data_rr[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(2),
      I1 => in_r_1(4),
      I2 => \data_rr_reg[14]_i_12_0\(1),
      I3 => in_r_1(5),
      I4 => \data_rr_reg[14]_i_12_0\(0),
      I5 => in_r_1(6),
      O => \data_rr[10]_i_12_n_0\
    );
\data_rr[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(2),
      I1 => in_r_1(3),
      I2 => \data_rr_reg[14]_i_12_0\(1),
      I3 => in_r_1(4),
      I4 => \data_rr_reg[14]_i_12_0\(0),
      I5 => in_r_1(5),
      O => \data_rr[10]_i_13_n_0\
    );
\data_rr[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(2),
      I1 => in_r_1(2),
      I2 => \data_rr_reg[14]_i_12_0\(1),
      I3 => in_r_1(3),
      I4 => \data_rr_reg[14]_i_12_0\(0),
      I5 => in_r_1(4),
      O => \data_rr[10]_i_14_n_0\
    );
\data_rr[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(2),
      I1 => in_r_1(1),
      I2 => \data_rr_reg[14]_i_12_0\(1),
      I3 => in_r_1(2),
      I4 => \data_rr_reg[14]_i_12_0\(0),
      I5 => in_r_1(3),
      O => \data_rr[10]_i_15_n_0\
    );
\data_rr[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rr[10]_i_12_n_0\,
      I1 => \data_rr_reg[14]_i_12_0\(1),
      I2 => in_r_1(6),
      I3 => \data_rr[10]_i_27_n_0\,
      I4 => in_r_1(7),
      I5 => \data_rr_reg[14]_i_12_0\(0),
      O => \data_rr[10]_i_16_n_0\
    );
\data_rr[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rr[10]_i_13_n_0\,
      I1 => \data_rr_reg[14]_i_12_0\(1),
      I2 => in_r_1(5),
      I3 => \data_rr[10]_i_28_n_0\,
      I4 => in_r_1(6),
      I5 => \data_rr_reg[14]_i_12_0\(0),
      O => \data_rr[10]_i_17_n_0\
    );
\data_rr[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rr[10]_i_14_n_0\,
      I1 => \data_rr_reg[14]_i_12_0\(1),
      I2 => in_r_1(4),
      I3 => \data_rr[10]_i_29_n_0\,
      I4 => in_r_1(5),
      I5 => \data_rr_reg[14]_i_12_0\(0),
      O => \data_rr[10]_i_18_n_0\
    );
\data_rr[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rr[10]_i_15_n_0\,
      I1 => \data_rr_reg[14]_i_12_0\(1),
      I2 => in_r_1(3),
      I3 => \data_rr[10]_i_30_n_0\,
      I4 => in_r_1(4),
      I5 => \data_rr_reg[14]_i_12_0\(0),
      O => \data_rr[10]_i_19_n_0\
    );
\data_rr[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_n_5\,
      I1 => \data_rr_reg[14]_i_13_n_5\,
      I2 => \data_rr_reg[14]_i_11_n_6\,
      O => \data_rr[10]_i_2_n_0\
    );
\data_rr[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(4),
      I1 => in_r_1(2),
      I2 => \data_rr_reg[14]_i_12_0\(5),
      I3 => in_r_1(1),
      I4 => in_r_1(3),
      I5 => \data_rr_reg[14]_i_12_0\(3),
      O => \data_rr[10]_i_20_n_0\
    );
\data_rr[10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(4),
      I1 => in_r_1(1),
      I2 => \data_rr_reg[14]_i_12_0\(5),
      I3 => in_r_1(0),
      O => \data_rr[10]_i_21_n_0\
    );
\data_rr[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(3),
      I1 => in_r_1(1),
      O => \data_rr[10]_i_22_n_0\
    );
\data_rr[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_r_1(2),
      I1 => \data_rr[10]_i_31_n_0\,
      I2 => in_r_1(1),
      I3 => \data_rr_reg[14]_i_12_0\(4),
      I4 => in_r_1(0),
      I5 => \data_rr_reg[14]_i_12_0\(5),
      O => \data_rr[10]_i_23_n_0\
    );
\data_rr[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_r_1(0),
      I1 => \data_rr_reg[14]_i_12_0\(5),
      I2 => in_r_1(1),
      I3 => \data_rr_reg[14]_i_12_0\(4),
      I4 => \data_rr_reg[14]_i_12_0\(3),
      I5 => in_r_1(2),
      O => \data_rr[10]_i_24_n_0\
    );
\data_rr[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(3),
      I1 => in_r_1(1),
      I2 => \data_rr_reg[14]_i_12_0\(4),
      I3 => in_r_1(0),
      O => \data_rr[10]_i_25_n_0\
    );
\data_rr[10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_r_1(0),
      I1 => \data_rr_reg[14]_i_12_0\(3),
      O => \data_rr[10]_i_26_n_0\
    );
\data_rr[10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(5),
      I1 => \data_rr_reg[14]_i_12_0\(2),
      O => \data_rr[10]_i_27_n_0\
    );
\data_rr[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(4),
      I1 => \data_rr_reg[14]_i_12_0\(2),
      O => \data_rr[10]_i_28_n_0\
    );
\data_rr[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(3),
      I1 => \data_rr_reg[14]_i_12_0\(2),
      O => \data_rr[10]_i_29_n_0\
    );
\data_rr[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_n_6\,
      I1 => \data_rr_reg[14]_i_13_n_6\,
      I2 => \data_rr_reg[14]_i_11_n_7\,
      O => \data_rr[10]_i_3_n_0\
    );
\data_rr[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(2),
      I1 => \data_rr_reg[14]_i_12_0\(2),
      O => \data_rr[10]_i_30_n_0\
    );
\data_rr[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(3),
      I1 => \data_rr_reg[14]_i_12_0\(3),
      O => \data_rr[10]_i_31_n_0\
    );
\data_rr[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_n_7\,
      I1 => \data_rr_reg[14]_i_13_n_7\,
      I2 => \data_rr_reg[10]_i_10_n_4\,
      O => \data_rr[10]_i_4_n_0\
    );
\data_rr[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(6),
      I1 => in_r_1(0),
      I2 => \data_rr_reg[10]_i_11_n_4\,
      I3 => \data_rr_reg[10]_i_10_n_5\,
      O => \data_rr[10]_i_5_n_0\
    );
\data_rr[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_n_4\,
      I1 => \data_rr_reg[14]_i_13_n_4\,
      I2 => \data_rr_reg[14]_i_11_n_5\,
      I3 => \data_rr[10]_i_2_n_0\,
      O => \data_rr[10]_i_6_n_0\
    );
\data_rr[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_n_5\,
      I1 => \data_rr_reg[14]_i_13_n_5\,
      I2 => \data_rr_reg[14]_i_11_n_6\,
      I3 => \data_rr[10]_i_3_n_0\,
      O => \data_rr[10]_i_7_n_0\
    );
\data_rr[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_n_6\,
      I1 => \data_rr_reg[14]_i_13_n_6\,
      I2 => \data_rr_reg[14]_i_11_n_7\,
      I3 => \data_rr[10]_i_4_n_0\,
      O => \data_rr[10]_i_8_n_0\
    );
\data_rr[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_n_7\,
      I1 => \data_rr_reg[14]_i_13_n_7\,
      I2 => \data_rr_reg[10]_i_10_n_4\,
      I3 => \data_rr[10]_i_5_n_0\,
      O => \data_rr[10]_i_9_n_0\
    );
\data_rr[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(2),
      I1 => in_r_1(8),
      O => \data_rr[14]_i_14_n_0\
    );
\data_rr[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(2),
      I1 => in_r_1(7),
      I2 => \data_rr_reg[14]_i_12_0\(1),
      I3 => in_r_1(8),
      O => \data_rr[14]_i_15_n_0\
    );
\data_rr[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(2),
      I1 => in_r_1(6),
      I2 => \data_rr_reg[14]_i_12_0\(1),
      I3 => in_r_1(7),
      I4 => \data_rr_reg[14]_i_12_0\(0),
      I5 => in_r_1(8),
      O => \data_rr[14]_i_16_n_0\
    );
\data_rr[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(2),
      I1 => in_r_1(5),
      I2 => \data_rr_reg[14]_i_12_0\(1),
      I3 => in_r_1(6),
      I4 => \data_rr_reg[14]_i_12_0\(0),
      I5 => in_r_1(7),
      O => \data_rr[14]_i_17_n_0\
    );
\data_rr[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(8),
      I1 => \data_rr_reg[14]_i_12_0\(2),
      O => \data_rr[14]_i_18_n_0\
    );
\data_rr[14]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(1),
      I1 => in_r_1(7),
      I2 => \data_rr_reg[14]_i_12_0\(2),
      I3 => in_r_1(8),
      O => \data_rr[14]_i_19_n_0\
    );
\data_rr[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rr_reg[17]_i_11_n_5\,
      I1 => \data_rr_reg[17]_i_6_n_5\,
      O => \data_rr[14]_i_2_n_0\
    );
\data_rr[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(0),
      I1 => in_r_1(6),
      I2 => in_r_1(7),
      I3 => \data_rr_reg[14]_i_12_0\(2),
      I4 => in_r_1(8),
      I5 => \data_rr_reg[14]_i_12_0\(1),
      O => \data_rr[14]_i_20_n_0\
    );
\data_rr[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rr[14]_i_17_n_0\,
      I1 => \data_rr_reg[14]_i_12_0\(1),
      I2 => in_r_1(7),
      I3 => \data_rr[14]_i_37_n_0\,
      I4 => in_r_1(8),
      I5 => \data_rr_reg[14]_i_12_0\(0),
      O => \data_rr[14]_i_21_n_0\
    );
\data_rr[14]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(7),
      I1 => in_r_1(2),
      I2 => \data_rr_reg[14]_i_12_0\(6),
      I3 => in_r_1(3),
      O => \data_rr[14]_i_22_n_0\
    );
\data_rr[14]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(6),
      I1 => in_r_1(3),
      I2 => \data_rr_reg[14]_i_12_0\(7),
      I3 => in_r_1(2),
      O => \data_rr[14]_i_23_n_0\
    );
\data_rr[14]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(7),
      I1 => in_r_1(0),
      I2 => \data_rr_reg[14]_i_12_0\(6),
      I3 => in_r_1(1),
      O => \data_rr[14]_i_24_n_0\
    );
\data_rr[14]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_r_1(2),
      I1 => in_r_1(3),
      I2 => \data_rr_reg[14]_i_12_0\(7),
      I3 => in_r_1(4),
      I4 => \data_rr_reg[14]_i_12_0\(6),
      O => \data_rr[14]_i_25_n_0\
    );
\data_rr[14]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CAC6060"
    )
        port map (
      I0 => in_r_1(3),
      I1 => in_r_1(2),
      I2 => \data_rr_reg[14]_i_12_0\(6),
      I3 => in_r_1(1),
      I4 => \data_rr_reg[14]_i_12_0\(7),
      O => \data_rr[14]_i_26_n_0\
    );
\data_rr[14]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FE06060"
    )
        port map (
      I0 => in_r_1(0),
      I1 => in_r_1(1),
      I2 => \data_rr_reg[14]_i_12_0\(7),
      I3 => in_r_1(2),
      I4 => \data_rr_reg[14]_i_12_0\(6),
      O => \data_rr[14]_i_27_n_0\
    );
\data_rr[14]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(6),
      I1 => in_r_1(1),
      I2 => \data_rr_reg[14]_i_12_0\(7),
      I3 => in_r_1(0),
      O => \data_rr[14]_i_28_n_0\
    );
\data_rr[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(5),
      I1 => in_r_1(4),
      I2 => \data_rr_reg[14]_i_12_0\(4),
      I3 => in_r_1(5),
      I4 => \data_rr_reg[14]_i_12_0\(3),
      I5 => in_r_1(6),
      O => \data_rr[14]_i_29_n_0\
    );
\data_rr[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rr_reg[17]_i_6_n_6\,
      I1 => \data_rr_reg[17]_i_11_n_6\,
      I2 => \data_rr_reg[14]_i_10_n_3\,
      O => \data_rr[14]_i_3_n_0\
    );
\data_rr[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(5),
      I1 => in_r_1(3),
      I2 => \data_rr_reg[14]_i_12_0\(4),
      I3 => in_r_1(4),
      I4 => \data_rr_reg[14]_i_12_0\(3),
      I5 => in_r_1(5),
      O => \data_rr[14]_i_30_n_0\
    );
\data_rr[14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(5),
      I1 => in_r_1(2),
      I2 => \data_rr_reg[14]_i_12_0\(4),
      I3 => in_r_1(3),
      I4 => \data_rr_reg[14]_i_12_0\(3),
      I5 => in_r_1(4),
      O => \data_rr[14]_i_31_n_0\
    );
\data_rr[14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(5),
      I1 => in_r_1(1),
      I2 => \data_rr_reg[14]_i_12_0\(4),
      I3 => in_r_1(2),
      I4 => \data_rr_reg[14]_i_12_0\(3),
      I5 => in_r_1(3),
      O => \data_rr[14]_i_32_n_0\
    );
\data_rr[14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rr[14]_i_29_n_0\,
      I1 => \data_rr_reg[14]_i_12_0\(4),
      I2 => in_r_1(6),
      I3 => \data_rr[14]_i_38_n_0\,
      I4 => in_r_1(7),
      I5 => \data_rr_reg[14]_i_12_0\(3),
      O => \data_rr[14]_i_33_n_0\
    );
\data_rr[14]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rr[14]_i_30_n_0\,
      I1 => \data_rr_reg[14]_i_12_0\(4),
      I2 => in_r_1(5),
      I3 => \data_rr[14]_i_39_n_0\,
      I4 => in_r_1(6),
      I5 => \data_rr_reg[14]_i_12_0\(3),
      O => \data_rr[14]_i_34_n_0\
    );
\data_rr[14]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rr[14]_i_31_n_0\,
      I1 => \data_rr_reg[14]_i_12_0\(4),
      I2 => in_r_1(4),
      I3 => \data_rr[14]_i_40_n_0\,
      I4 => in_r_1(5),
      I5 => \data_rr_reg[14]_i_12_0\(3),
      O => \data_rr[14]_i_35_n_0\
    );
\data_rr[14]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rr[14]_i_32_n_0\,
      I1 => \data_rr_reg[14]_i_12_0\(4),
      I2 => in_r_1(3),
      I3 => \data_rr[14]_i_41_n_0\,
      I4 => in_r_1(4),
      I5 => \data_rr_reg[14]_i_12_0\(3),
      O => \data_rr[14]_i_36_n_0\
    );
\data_rr[14]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(6),
      I1 => \data_rr_reg[14]_i_12_0\(2),
      O => \data_rr[14]_i_37_n_0\
    );
\data_rr[14]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(5),
      I1 => \data_rr_reg[14]_i_12_0\(5),
      O => \data_rr[14]_i_38_n_0\
    );
\data_rr[14]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(4),
      I1 => \data_rr_reg[14]_i_12_0\(5),
      O => \data_rr[14]_i_39_n_0\
    );
\data_rr[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rr_reg[17]_i_6_n_7\,
      I1 => \data_rr_reg[17]_i_11_n_7\,
      I2 => \data_rr_reg[14]_i_11_n_4\,
      O => \data_rr[14]_i_4_n_0\
    );
\data_rr[14]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(3),
      I1 => \data_rr_reg[14]_i_12_0\(5),
      O => \data_rr[14]_i_40_n_0\
    );
\data_rr[14]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(2),
      I1 => \data_rr_reg[14]_i_12_0\(5),
      O => \data_rr[14]_i_41_n_0\
    );
\data_rr[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_n_4\,
      I1 => \data_rr_reg[14]_i_13_n_4\,
      I2 => \data_rr_reg[14]_i_11_n_5\,
      O => \data_rr[14]_i_5_n_0\
    );
\data_rr[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_rr_reg[17]_i_11_n_5\,
      I1 => \data_rr_reg[17]_i_6_n_5\,
      I2 => \data_rr_reg[17]_i_6_n_4\,
      I3 => \data_rr_reg[17]_i_11_n_4\,
      O => \data_rr[14]_i_6_n_0\
    );
\data_rr[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \data_rr_reg[14]_i_10_n_3\,
      I1 => \data_rr_reg[17]_i_11_n_6\,
      I2 => \data_rr_reg[17]_i_6_n_6\,
      I3 => \data_rr_reg[17]_i_6_n_5\,
      I4 => \data_rr_reg[17]_i_11_n_5\,
      O => \data_rr[14]_i_7_n_0\
    );
\data_rr[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rr[14]_i_4_n_0\,
      I1 => \data_rr_reg[17]_i_11_n_6\,
      I2 => \data_rr_reg[17]_i_6_n_6\,
      I3 => \data_rr_reg[14]_i_10_n_3\,
      O => \data_rr[14]_i_8_n_0\
    );
\data_rr[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_rr_reg[17]_i_6_n_7\,
      I1 => \data_rr_reg[17]_i_11_n_7\,
      I2 => \data_rr_reg[14]_i_11_n_4\,
      I3 => \data_rr[14]_i_5_n_0\,
      O => \data_rr[14]_i_9_n_0\
    );
\data_rr[17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA00"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(6),
      I1 => in_r_1(7),
      I2 => \data_rr_reg[14]_i_12_0\(7),
      I3 => in_r_1(8),
      O => \data_rr[17]_i_10_n_0\
    );
\data_rr[17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(7),
      I1 => in_r_1(6),
      I2 => \data_rr_reg[14]_i_12_0\(6),
      I3 => in_r_1(7),
      O => \data_rr[17]_i_13_n_0\
    );
\data_rr[17]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(7),
      I1 => in_r_1(5),
      I2 => \data_rr_reg[14]_i_12_0\(6),
      I3 => in_r_1(6),
      O => \data_rr[17]_i_14_n_0\
    );
\data_rr[17]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(7),
      I1 => in_r_1(4),
      I2 => \data_rr_reg[14]_i_12_0\(6),
      I3 => in_r_1(5),
      O => \data_rr[17]_i_15_n_0\
    );
\data_rr[17]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(7),
      I1 => in_r_1(3),
      I2 => \data_rr_reg[14]_i_12_0\(6),
      I3 => in_r_1(4),
      O => \data_rr[17]_i_16_n_0\
    );
\data_rr[17]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_r_1(6),
      I1 => in_r_1(7),
      I2 => \data_rr_reg[14]_i_12_0\(7),
      I3 => in_r_1(8),
      I4 => \data_rr_reg[14]_i_12_0\(6),
      O => \data_rr[17]_i_17_n_0\
    );
\data_rr[17]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_r_1(5),
      I1 => in_r_1(6),
      I2 => \data_rr_reg[14]_i_12_0\(7),
      I3 => in_r_1(7),
      I4 => \data_rr_reg[14]_i_12_0\(6),
      O => \data_rr[17]_i_18_n_0\
    );
\data_rr[17]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_r_1(4),
      I1 => in_r_1(5),
      I2 => \data_rr_reg[14]_i_12_0\(7),
      I3 => in_r_1(6),
      I4 => \data_rr_reg[14]_i_12_0\(6),
      O => \data_rr[17]_i_19_n_0\
    );
\data_rr[17]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C733F3F"
    )
        port map (
      I0 => in_r_1(3),
      I1 => in_r_1(4),
      I2 => \data_rr_reg[14]_i_12_0\(7),
      I3 => in_r_1(5),
      I4 => \data_rr_reg[14]_i_12_0\(6),
      O => \data_rr[17]_i_20_n_0\
    );
\data_rr[17]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(5),
      I1 => in_r_1(8),
      O => \data_rr[17]_i_21_n_0\
    );
\data_rr[17]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(5),
      I1 => in_r_1(7),
      I2 => \data_rr_reg[14]_i_12_0\(4),
      I3 => in_r_1(8),
      O => \data_rr[17]_i_22_n_0\
    );
\data_rr[17]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(5),
      I1 => in_r_1(6),
      I2 => \data_rr_reg[14]_i_12_0\(4),
      I3 => in_r_1(7),
      I4 => \data_rr_reg[14]_i_12_0\(3),
      I5 => in_r_1(8),
      O => \data_rr[17]_i_23_n_0\
    );
\data_rr[17]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(5),
      I1 => in_r_1(5),
      I2 => \data_rr_reg[14]_i_12_0\(4),
      I3 => in_r_1(6),
      I4 => \data_rr_reg[14]_i_12_0\(3),
      I5 => in_r_1(7),
      O => \data_rr[17]_i_24_n_0\
    );
\data_rr[17]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(8),
      I1 => \data_rr_reg[14]_i_12_0\(5),
      O => \data_rr[17]_i_25_n_0\
    );
\data_rr[17]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E53F"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(4),
      I1 => in_r_1(7),
      I2 => \data_rr_reg[14]_i_12_0\(5),
      I3 => in_r_1(8),
      O => \data_rr[17]_i_26_n_0\
    );
\data_rr[17]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18A0CFFF87FF0FFF"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(3),
      I1 => in_r_1(6),
      I2 => in_r_1(7),
      I3 => \data_rr_reg[14]_i_12_0\(5),
      I4 => in_r_1(8),
      I5 => \data_rr_reg[14]_i_12_0\(4),
      O => \data_rr[17]_i_27_n_0\
    );
\data_rr[17]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_rr[17]_i_24_n_0\,
      I1 => \data_rr_reg[14]_i_12_0\(4),
      I2 => in_r_1(7),
      I3 => \data_rr[17]_i_29_n_0\,
      I4 => in_r_1(8),
      I5 => \data_rr_reg[14]_i_12_0\(3),
      O => \data_rr[17]_i_28_n_0\
    );
\data_rr[17]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(6),
      I1 => \data_rr_reg[14]_i_12_0\(5),
      O => \data_rr[17]_i_29_n_0\
    );
\data_rr[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rr_reg[17]_i_11_n_4\,
      I1 => \data_rr_reg[17]_i_6_n_4\,
      O => \data_rr[17]_i_3_n_0\
    );
\data_rr[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \data_rr_reg[17]_i_12_n_3\,
      I1 => \data_rr_reg[17]_i_2_n_7\,
      I2 => \data_rr_reg[17]_i_2_n_6\,
      O => \data_rr[17]_i_4_n_0\
    );
\data_rr[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_rr_reg[17]_i_11_n_4\,
      I1 => \data_rr_reg[17]_i_6_n_4\,
      I2 => \data_rr_reg[17]_i_2_n_7\,
      I3 => \data_rr_reg[17]_i_12_n_3\,
      O => \data_rr[17]_i_5_n_0\
    );
\data_rr[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(8),
      I1 => \data_rr_reg[14]_i_12_0\(7),
      O => \data_rr[17]_i_7_n_0\
    );
\data_rr[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(7),
      I1 => in_r_1(7),
      I2 => \data_rr_reg[14]_i_12_0\(6),
      I3 => in_r_1(8),
      O => \data_rr[17]_i_8_n_0\
    );
\data_rr[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(8),
      I1 => \data_rr_reg[14]_i_12_0\(7),
      O => \data_rr[17]_i_9_n_0\
    );
\data_rr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(1),
      I1 => in_r_1(2),
      I2 => \data_rr_reg[14]_i_12_0\(2),
      I3 => in_r_1(1),
      I4 => in_r_1(3),
      I5 => \data_rr_reg[14]_i_12_0\(0),
      O => \data_rr[2]_i_2_n_0\
    );
\data_rr[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(1),
      I1 => in_r_1(1),
      I2 => \data_rr_reg[14]_i_12_0\(2),
      I3 => in_r_1(0),
      O => \data_rr[2]_i_3_n_0\
    );
\data_rr[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(0),
      I1 => in_r_1(1),
      O => \data_rr[2]_i_4_n_0\
    );
\data_rr[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => in_r_1(2),
      I1 => \data_rr[2]_i_9_n_0\,
      I2 => in_r_1(1),
      I3 => \data_rr_reg[14]_i_12_0\(1),
      I4 => in_r_1(0),
      I5 => \data_rr_reg[14]_i_12_0\(2),
      O => \data_rr[2]_i_5_n_0\
    );
\data_rr[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => in_r_1(0),
      I1 => \data_rr_reg[14]_i_12_0\(2),
      I2 => in_r_1(1),
      I3 => \data_rr_reg[14]_i_12_0\(1),
      I4 => \data_rr_reg[14]_i_12_0\(0),
      I5 => in_r_1(2),
      O => \data_rr[2]_i_6_n_0\
    );
\data_rr[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(0),
      I1 => in_r_1(1),
      I2 => \data_rr_reg[14]_i_12_0\(1),
      I3 => in_r_1(0),
      O => \data_rr[2]_i_7_n_0\
    );
\data_rr[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_r_1(0),
      I1 => \data_rr_reg[14]_i_12_0\(0),
      O => \data_rr[2]_i_8_n_0\
    );
\data_rr[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => in_r_1(3),
      I1 => \data_rr_reg[14]_i_12_0\(0),
      O => \data_rr[2]_i_9_n_0\
    );
\data_rr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rr_reg[10]_i_11_n_5\,
      I1 => \data_rr_reg[10]_i_10_n_6\,
      O => \data_rr[6]_i_2_n_0\
    );
\data_rr[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rr_reg[10]_i_10_n_7\,
      I1 => \data_rr_reg[10]_i_11_n_6\,
      O => \data_rr[6]_i_3_n_0\
    );
\data_rr[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_rr_reg[2]_i_1_n_4\,
      I1 => \data_rr_reg[10]_i_11_n_7\,
      O => \data_rr[6]_i_4_n_0\
    );
\data_rr[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => \data_rr_reg[14]_i_12_0\(6),
      I1 => in_r_1(0),
      I2 => \data_rr_reg[10]_i_11_n_4\,
      I3 => \data_rr_reg[10]_i_10_n_5\,
      I4 => \data_rr[6]_i_2_n_0\,
      O => \data_rr[6]_i_5_n_0\
    );
\data_rr[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \data_rr_reg[10]_i_11_n_5\,
      I1 => \data_rr_reg[10]_i_10_n_6\,
      I2 => \data_rr_reg[10]_i_10_n_7\,
      I3 => \data_rr_reg[10]_i_11_n_6\,
      O => \data_rr[6]_i_6_n_0\
    );
\data_rr[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \data_rr_reg[2]_i_1_n_4\,
      I1 => \data_rr_reg[10]_i_11_n_7\,
      I2 => \data_rr_reg[10]_i_11_n_6\,
      I3 => \data_rr_reg[10]_i_10_n_7\,
      O => \data_rr[6]_i_7_n_0\
    );
\data_rr[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_rr_reg[2]_i_1_n_4\,
      I1 => \data_rr_reg[10]_i_11_n_7\,
      O => \data_rr[6]_i_8_n_0\
    );
\data_rr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(0),
      Q => data_rr(0)
    );
\data_rr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(10),
      Q => data_rr(10)
    );
\data_rr_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rr_reg[6]_i_1_n_0\,
      CO(3) => \data_rr_reg[10]_i_1_n_0\,
      CO(2) => \data_rr_reg[10]_i_1_n_1\,
      CO(1) => \data_rr_reg[10]_i_1_n_2\,
      CO(0) => \data_rr_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_rr[10]_i_2_n_0\,
      DI(2) => \data_rr[10]_i_3_n_0\,
      DI(1) => \data_rr[10]_i_4_n_0\,
      DI(0) => \data_rr[10]_i_5_n_0\,
      O(3 downto 0) => data_rr0(10 downto 7),
      S(3) => \data_rr[10]_i_6_n_0\,
      S(2) => \data_rr[10]_i_7_n_0\,
      S(1) => \data_rr[10]_i_8_n_0\,
      S(0) => \data_rr[10]_i_9_n_0\
    );
\data_rr_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rr_reg[2]_i_1_n_0\,
      CO(3) => \data_rr_reg[10]_i_10_n_0\,
      CO(2) => \data_rr_reg[10]_i_10_n_1\,
      CO(1) => \data_rr_reg[10]_i_10_n_2\,
      CO(0) => \data_rr_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \data_rr[10]_i_12_n_0\,
      DI(2) => \data_rr[10]_i_13_n_0\,
      DI(1) => \data_rr[10]_i_14_n_0\,
      DI(0) => \data_rr[10]_i_15_n_0\,
      O(3) => \data_rr_reg[10]_i_10_n_4\,
      O(2) => \data_rr_reg[10]_i_10_n_5\,
      O(1) => \data_rr_reg[10]_i_10_n_6\,
      O(0) => \data_rr_reg[10]_i_10_n_7\,
      S(3) => \data_rr[10]_i_16_n_0\,
      S(2) => \data_rr[10]_i_17_n_0\,
      S(1) => \data_rr[10]_i_18_n_0\,
      S(0) => \data_rr[10]_i_19_n_0\
    );
\data_rr_reg[10]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_rr_reg[10]_i_11_n_0\,
      CO(2) => \data_rr_reg[10]_i_11_n_1\,
      CO(1) => \data_rr_reg[10]_i_11_n_2\,
      CO(0) => \data_rr_reg[10]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_rr[10]_i_20_n_0\,
      DI(2) => \data_rr[10]_i_21_n_0\,
      DI(1) => \data_rr[10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \data_rr_reg[10]_i_11_n_4\,
      O(2) => \data_rr_reg[10]_i_11_n_5\,
      O(1) => \data_rr_reg[10]_i_11_n_6\,
      O(0) => \data_rr_reg[10]_i_11_n_7\,
      S(3) => \data_rr[10]_i_23_n_0\,
      S(2) => \data_rr[10]_i_24_n_0\,
      S(1) => \data_rr[10]_i_25_n_0\,
      S(0) => \data_rr[10]_i_26_n_0\
    );
\data_rr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(11),
      Q => data_rr(11)
    );
\data_rr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(12),
      Q => data_rr(12)
    );
\data_rr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(13),
      Q => data_rr(13)
    );
\data_rr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(14),
      Q => data_rr(14)
    );
\data_rr_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rr_reg[10]_i_1_n_0\,
      CO(3) => \data_rr_reg[14]_i_1_n_0\,
      CO(2) => \data_rr_reg[14]_i_1_n_1\,
      CO(1) => \data_rr_reg[14]_i_1_n_2\,
      CO(0) => \data_rr_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_rr[14]_i_2_n_0\,
      DI(2) => \data_rr[14]_i_3_n_0\,
      DI(1) => \data_rr[14]_i_4_n_0\,
      DI(0) => \data_rr[14]_i_5_n_0\,
      O(3 downto 0) => data_rr0(14 downto 11),
      S(3) => \data_rr[14]_i_6_n_0\,
      S(2) => \data_rr[14]_i_7_n_0\,
      S(1) => \data_rr[14]_i_8_n_0\,
      S(0) => \data_rr[14]_i_9_n_0\
    );
\data_rr_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rr_reg[14]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_rr_reg[14]_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_rr_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_rr_reg[14]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_rr_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rr_reg[10]_i_10_n_0\,
      CO(3) => \data_rr_reg[14]_i_11_n_0\,
      CO(2) => \data_rr_reg[14]_i_11_n_1\,
      CO(1) => \data_rr_reg[14]_i_11_n_2\,
      CO(0) => \data_rr_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_rr[14]_i_14_n_0\,
      DI(2) => \data_rr[14]_i_15_n_0\,
      DI(1) => \data_rr[14]_i_16_n_0\,
      DI(0) => \data_rr[14]_i_17_n_0\,
      O(3) => \data_rr_reg[14]_i_11_n_4\,
      O(2) => \data_rr_reg[14]_i_11_n_5\,
      O(1) => \data_rr_reg[14]_i_11_n_6\,
      O(0) => \data_rr_reg[14]_i_11_n_7\,
      S(3) => \data_rr[14]_i_18_n_0\,
      S(2) => \data_rr[14]_i_19_n_0\,
      S(1) => \data_rr[14]_i_20_n_0\,
      S(0) => \data_rr[14]_i_21_n_0\
    );
\data_rr_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_rr_reg[14]_i_12_n_0\,
      CO(2) => \data_rr_reg[14]_i_12_n_1\,
      CO(1) => \data_rr_reg[14]_i_12_n_2\,
      CO(0) => \data_rr_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \data_rr[14]_i_22_n_0\,
      DI(2) => \data_rr[14]_i_23_n_0\,
      DI(1) => \data_rr[14]_i_24_n_0\,
      DI(0) => '0',
      O(3) => \data_rr_reg[14]_i_12_n_4\,
      O(2) => \data_rr_reg[14]_i_12_n_5\,
      O(1) => \data_rr_reg[14]_i_12_n_6\,
      O(0) => \data_rr_reg[14]_i_12_n_7\,
      S(3) => \data_rr[14]_i_25_n_0\,
      S(2) => \data_rr[14]_i_26_n_0\,
      S(1) => \data_rr[14]_i_27_n_0\,
      S(0) => \data_rr[14]_i_28_n_0\
    );
\data_rr_reg[14]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rr_reg[10]_i_11_n_0\,
      CO(3) => \data_rr_reg[14]_i_13_n_0\,
      CO(2) => \data_rr_reg[14]_i_13_n_1\,
      CO(1) => \data_rr_reg[14]_i_13_n_2\,
      CO(0) => \data_rr_reg[14]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \data_rr[14]_i_29_n_0\,
      DI(2) => \data_rr[14]_i_30_n_0\,
      DI(1) => \data_rr[14]_i_31_n_0\,
      DI(0) => \data_rr[14]_i_32_n_0\,
      O(3) => \data_rr_reg[14]_i_13_n_4\,
      O(2) => \data_rr_reg[14]_i_13_n_5\,
      O(1) => \data_rr_reg[14]_i_13_n_6\,
      O(0) => \data_rr_reg[14]_i_13_n_7\,
      S(3) => \data_rr[14]_i_33_n_0\,
      S(2) => \data_rr[14]_i_34_n_0\,
      S(1) => \data_rr[14]_i_35_n_0\,
      S(0) => \data_rr[14]_i_36_n_0\
    );
\data_rr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(15),
      Q => data_rr(15)
    );
\data_rr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(16),
      Q => data_rr(16)
    );
\data_rr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(17),
      Q => data_rr(17)
    );
\data_rr_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rr_reg[14]_i_1_n_0\,
      CO(3 downto 2) => \NLW_data_rr_reg[17]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_rr_reg[17]_i_1_n_2\,
      CO(0) => \data_rr_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_rr_reg[17]_i_2_n_6\,
      DI(0) => \data_rr[17]_i_3_n_0\,
      O(3) => \NLW_data_rr_reg[17]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => data_rr0(17 downto 15),
      S(3) => '0',
      S(2) => \data_rr_reg[17]_i_2_n_5\,
      S(1) => \data_rr[17]_i_4_n_0\,
      S(0) => \data_rr[17]_i_5_n_0\
    );
\data_rr_reg[17]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rr_reg[14]_i_13_n_0\,
      CO(3) => \data_rr_reg[17]_i_11_n_0\,
      CO(2) => \data_rr_reg[17]_i_11_n_1\,
      CO(1) => \data_rr_reg[17]_i_11_n_2\,
      CO(0) => \data_rr_reg[17]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_rr[17]_i_21_n_0\,
      DI(2) => \data_rr[17]_i_22_n_0\,
      DI(1) => \data_rr[17]_i_23_n_0\,
      DI(0) => \data_rr[17]_i_24_n_0\,
      O(3) => \data_rr_reg[17]_i_11_n_4\,
      O(2) => \data_rr_reg[17]_i_11_n_5\,
      O(1) => \data_rr_reg[17]_i_11_n_6\,
      O(0) => \data_rr_reg[17]_i_11_n_7\,
      S(3) => \data_rr[17]_i_25_n_0\,
      S(2) => \data_rr[17]_i_26_n_0\,
      S(1) => \data_rr[17]_i_27_n_0\,
      S(0) => \data_rr[17]_i_28_n_0\
    );
\data_rr_reg[17]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rr_reg[17]_i_11_n_0\,
      CO(3 downto 1) => \NLW_data_rr_reg[17]_i_12_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_rr_reg[17]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_rr_reg[17]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\data_rr_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rr_reg[17]_i_6_n_0\,
      CO(3 downto 2) => \NLW_data_rr_reg[17]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \data_rr_reg[17]_i_2_n_2\,
      CO(0) => \data_rr_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \data_rr[17]_i_7_n_0\,
      DI(0) => \data_rr[17]_i_8_n_0\,
      O(3) => \NLW_data_rr_reg[17]_i_2_O_UNCONNECTED\(3),
      O(2) => \data_rr_reg[17]_i_2_n_5\,
      O(1) => \data_rr_reg[17]_i_2_n_6\,
      O(0) => \data_rr_reg[17]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \data_rr[17]_i_9_n_0\,
      S(0) => \data_rr[17]_i_10_n_0\
    );
\data_rr_reg[17]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_rr_reg[14]_i_12_n_0\,
      CO(3) => \data_rr_reg[17]_i_6_n_0\,
      CO(2) => \data_rr_reg[17]_i_6_n_1\,
      CO(1) => \data_rr_reg[17]_i_6_n_2\,
      CO(0) => \data_rr_reg[17]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \data_rr[17]_i_13_n_0\,
      DI(2) => \data_rr[17]_i_14_n_0\,
      DI(1) => \data_rr[17]_i_15_n_0\,
      DI(0) => \data_rr[17]_i_16_n_0\,
      O(3) => \data_rr_reg[17]_i_6_n_4\,
      O(2) => \data_rr_reg[17]_i_6_n_5\,
      O(1) => \data_rr_reg[17]_i_6_n_6\,
      O(0) => \data_rr_reg[17]_i_6_n_7\,
      S(3) => \data_rr[17]_i_17_n_0\,
      S(2) => \data_rr[17]_i_18_n_0\,
      S(1) => \data_rr[17]_i_19_n_0\,
      S(0) => \data_rr[17]_i_20_n_0\
    );
\data_rr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(1),
      Q => data_rr(1)
    );
\data_rr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(2),
      Q => data_rr(2)
    );
\data_rr_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_rr_reg[2]_i_1_n_0\,
      CO(2) => \data_rr_reg[2]_i_1_n_1\,
      CO(1) => \data_rr_reg[2]_i_1_n_2\,
      CO(0) => \data_rr_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_rr[2]_i_2_n_0\,
      DI(2) => \data_rr[2]_i_3_n_0\,
      DI(1) => \data_rr[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \data_rr_reg[2]_i_1_n_4\,
      O(2 downto 0) => data_rr0(2 downto 0),
      S(3) => \data_rr[2]_i_5_n_0\,
      S(2) => \data_rr[2]_i_6_n_0\,
      S(1) => \data_rr[2]_i_7_n_0\,
      S(0) => \data_rr[2]_i_8_n_0\
    );
\data_rr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(3),
      Q => data_rr(3)
    );
\data_rr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(4),
      Q => data_rr(4)
    );
\data_rr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(5),
      Q => data_rr(5)
    );
\data_rr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(6),
      Q => data_rr(6)
    );
\data_rr_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_rr_reg[6]_i_1_n_0\,
      CO(2) => \data_rr_reg[6]_i_1_n_1\,
      CO(1) => \data_rr_reg[6]_i_1_n_2\,
      CO(0) => \data_rr_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_rr[6]_i_2_n_0\,
      DI(2) => \data_rr[6]_i_3_n_0\,
      DI(1) => \data_rr[6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => data_rr0(6 downto 3),
      S(3) => \data_rr[6]_i_5_n_0\,
      S(2) => \data_rr[6]_i_6_n_0\,
      S(1) => \data_rr[6]_i_7_n_0\,
      S(0) => \data_rr[6]_i_8_n_0\
    );
\data_rr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(7),
      Q => data_rr(7)
    );
\data_rr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(8),
      Q => data_rr(8)
    );
\data_rr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => data_rr0(9),
      Q => data_rr(9)
    );
\href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_18\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_href,
      Q => \href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_18_n_0\
    );
\href_dly_reg[2]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_19\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \href_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_18_n_0\,
      Q => \href_dly_reg[2]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_19_n_0\,
      R => '0'
    );
\href_dly_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => href_dly_reg_gate_n_0,
      Q => ccm_href
    );
href_dly_reg_c: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => '1',
      Q => href_dly_reg_c_n_0
    );
href_dly_reg_c_18: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => href_dly_reg_c_n_0,
      Q => href_dly_reg_c_18_n_0
    );
href_dly_reg_c_19: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => href_dly_reg_c_18_n_0,
      Q => href_dly_reg_c_19_n_0
    );
href_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \href_dly_reg[2]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_19_n_0\,
      I1 => href_dly_reg_c_19_n_0,
      O => href_dly_reg_gate_n_0
    );
\href_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ccm_href,
      I1 => s_ccm_en,
      I2 => out_href,
      O => in_href
    );
\in_b_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(0),
      Q => in_b_1(0)
    );
\in_b_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(1),
      Q => in_b_1(1)
    );
\in_b_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(2),
      Q => in_b_1(2)
    );
\in_b_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(3),
      Q => in_b_1(3)
    );
\in_b_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(4),
      Q => in_b_1(4)
    );
\in_b_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(5),
      Q => in_b_1(5)
    );
\in_b_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(6),
      Q => in_b_1(6)
    );
\in_b_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(7),
      Q => in_b_1(7)
    );
\in_b_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(8),
      Q => in_b_1(8)
    );
\in_g_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_ccm_en,
      O => \in_g_1[8]_i_1_n_0\
    );
\in_g_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(9),
      Q => in_g_1(0)
    );
\in_g_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(10),
      Q => in_g_1(1)
    );
\in_g_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(11),
      Q => in_g_1(2)
    );
\in_g_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(12),
      Q => in_g_1(3)
    );
\in_g_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(13),
      Q => in_g_1(4)
    );
\in_g_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(14),
      Q => in_g_1(5)
    );
\in_g_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(15),
      Q => in_g_1(6)
    );
\in_g_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(16),
      Q => in_g_1(7)
    );
\in_g_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(17),
      Q => in_g_1(8)
    );
\in_r_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(18),
      Q => in_r_1(0)
    );
\in_r_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(19),
      Q => in_r_1(1)
    );
\in_r_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(20),
      Q => in_r_1(2)
    );
\in_r_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(21),
      Q => in_r_1(3)
    );
\in_r_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(22),
      Q => in_r_1(4)
    );
\in_r_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(23),
      Q => in_r_1(5)
    );
\in_r_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(24),
      Q => in_r_1(6)
    );
\in_r_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(25),
      Q => in_r_1(7)
    );
\in_r_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_g_1[8]_i_1_n_0\,
      D => out_data(26),
      Q => in_r_1(8)
    );
\vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_18\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_vsync,
      Q => \vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_18_n_0\
    );
\vsync_dly_reg[2]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_19\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \vsync_dly_reg[1]_srl2_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_18_n_0\,
      Q => \vsync_dly_reg[2]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_19_n_0\,
      R => '0'
    );
\vsync_dly_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_r[17]_i_2_n_0\,
      D => vsync_dly_reg_gate_n_0,
      Q => ccm_vsync
    );
vsync_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \vsync_dly_reg[2]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ccm_i0_href_dly_reg_c_19_n_0\,
      I1 => href_dly_reg_c_19_n_0,
      O => vsync_dly_reg_gate_n_0
    );
\vsync_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ccm_vsync,
      I1 => s_ccm_en,
      I2 => out_vsync,
      O => in_vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_isp_csc is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    in_href_0 : out STD_LOGIC;
    in_vsync_1 : out STD_LOGIC;
    s_module_reset : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s_csc_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 26 downto 0 );
    in_href : in STD_LOGIC;
    in_vsync : in STD_LOGIC;
    pclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_isp_csc : entity is "isp_csc";
end design_1_xil_isp_lite_0_0_isp_csc;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_isp_csc is
  signal csc_href : STD_LOGIC;
  signal csc_vsync : STD_LOGIC;
  signal data_b : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal data_g : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal data_r : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal data_u : STD_LOGIC_VECTOR ( 16 downto 9 );
  signal \data_u[11]_i_10_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_12_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_13_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_14_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_15_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_16_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_17_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_18_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_19_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_20_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_21_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_22_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_23_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_24_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_25_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_26_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_3_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_4_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_5_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_6_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_7_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_8_n_0\ : STD_LOGIC;
  signal \data_u[11]_i_9_n_0\ : STD_LOGIC;
  signal \data_u[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_u[15]_i_3_n_0\ : STD_LOGIC;
  signal \data_u[15]_i_4_n_0\ : STD_LOGIC;
  signal \data_u[15]_i_5_n_0\ : STD_LOGIC;
  signal \data_u[15]_i_6_n_0\ : STD_LOGIC;
  signal \data_u[15]_i_7_n_0\ : STD_LOGIC;
  signal \data_u[15]_i_8_n_0\ : STD_LOGIC;
  signal \data_u[15]_i_9_n_0\ : STD_LOGIC;
  signal \data_u[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_u_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \data_u_reg[11]_i_11_n_1\ : STD_LOGIC;
  signal \data_u_reg[11]_i_11_n_2\ : STD_LOGIC;
  signal \data_u_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \data_u_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_u_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \data_u_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \data_u_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \data_u_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \data_u_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \data_u_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \data_u_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_u_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \data_u_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \data_u_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \data_u_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_u_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \data_u_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \data_u_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \data_u_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \data_u_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \data_u_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \data_u_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \data_u_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal data_v : STD_LOGIC_VECTOR ( 16 downto 9 );
  signal \data_v[11]_i_10_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_12_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_13_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_14_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_15_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_16_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_17_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_18_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_19_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_20_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_21_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_22_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_23_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_24_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_25_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_26_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_3_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_4_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_5_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_6_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_7_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_8_n_0\ : STD_LOGIC;
  signal \data_v[11]_i_9_n_0\ : STD_LOGIC;
  signal \data_v[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_v[15]_i_3_n_0\ : STD_LOGIC;
  signal \data_v[15]_i_4_n_0\ : STD_LOGIC;
  signal \data_v[15]_i_5_n_0\ : STD_LOGIC;
  signal \data_v[15]_i_6_n_0\ : STD_LOGIC;
  signal \data_v[15]_i_7_n_0\ : STD_LOGIC;
  signal \data_v[15]_i_8_n_0\ : STD_LOGIC;
  signal \data_v[15]_i_9_n_0\ : STD_LOGIC;
  signal \data_v[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_v_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \data_v_reg[11]_i_11_n_1\ : STD_LOGIC;
  signal \data_v_reg[11]_i_11_n_2\ : STD_LOGIC;
  signal \data_v_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \data_v_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_v_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \data_v_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \data_v_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \data_v_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \data_v_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \data_v_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \data_v_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_v_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \data_v_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \data_v_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \data_v_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_v_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \data_v_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \data_v_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \data_v_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \data_v_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \data_v_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \data_v_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \data_v_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal data_y : STD_LOGIC_VECTOR ( 16 downto 8 );
  signal \data_y[11]_i_10_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_12_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_13_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_14_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_15_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_16_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_17_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_18_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_19_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_20_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_21_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_22_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_23_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_24_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_25_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_26_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_3_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_4_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_5_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_6_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_7_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_8_n_0\ : STD_LOGIC;
  signal \data_y[11]_i_9_n_0\ : STD_LOGIC;
  signal \data_y[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_y[15]_i_3_n_0\ : STD_LOGIC;
  signal \data_y[15]_i_4_n_0\ : STD_LOGIC;
  signal \data_y[15]_i_5_n_0\ : STD_LOGIC;
  signal \data_y[15]_i_6_n_0\ : STD_LOGIC;
  signal \data_y[15]_i_7_n_0\ : STD_LOGIC;
  signal \data_y[15]_i_8_n_0\ : STD_LOGIC;
  signal \data_y[15]_i_9_n_0\ : STD_LOGIC;
  signal \data_y[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_y_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \data_y_reg[11]_i_11_n_1\ : STD_LOGIC;
  signal \data_y_reg[11]_i_11_n_2\ : STD_LOGIC;
  signal \data_y_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \data_y_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_y_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \data_y_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \data_y_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \data_y_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_y_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \data_y_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \data_y_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \data_y_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_y_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \data_y_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \data_y_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal href_dly : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \href_dly[2]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 16 downto 8 );
  signal u_b : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal u_g : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal u_g0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \u_g[10]_i_2_n_0\ : STD_LOGIC;
  signal \u_g[10]_i_3_n_0\ : STD_LOGIC;
  signal \u_g[10]_i_4_n_0\ : STD_LOGIC;
  signal \u_g[10]_i_5_n_0\ : STD_LOGIC;
  signal \u_g[10]_i_6_n_0\ : STD_LOGIC;
  signal \u_g[10]_i_7_n_0\ : STD_LOGIC;
  signal \u_g[10]_i_8_n_0\ : STD_LOGIC;
  signal \u_g[10]_i_9_n_0\ : STD_LOGIC;
  signal \u_g[14]_i_2_n_0\ : STD_LOGIC;
  signal \u_g[14]_i_3_n_0\ : STD_LOGIC;
  signal \u_g[14]_i_4_n_0\ : STD_LOGIC;
  signal \u_g[14]_i_5_n_0\ : STD_LOGIC;
  signal \u_g[14]_i_6_n_0\ : STD_LOGIC;
  signal \u_g[2]_i_2_n_0\ : STD_LOGIC;
  signal \u_g[2]_i_3_n_0\ : STD_LOGIC;
  signal \u_g[2]_i_4_n_0\ : STD_LOGIC;
  signal \u_g[6]_i_3_n_0\ : STD_LOGIC;
  signal \u_g[6]_i_4_n_0\ : STD_LOGIC;
  signal \u_g[6]_i_5_n_0\ : STD_LOGIC;
  signal \u_g[6]_i_6_n_0\ : STD_LOGIC;
  signal \u_g[6]_i_7_n_0\ : STD_LOGIC;
  signal \u_g[6]_i_8_n_0\ : STD_LOGIC;
  signal \u_g[6]_i_9_n_0\ : STD_LOGIC;
  signal \u_g_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \u_g_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \u_g_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \u_g_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \u_g_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \u_g_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \u_g_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \u_g_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \u_g_reg[14]_i_7_n_1\ : STD_LOGIC;
  signal \u_g_reg[14]_i_7_n_3\ : STD_LOGIC;
  signal \u_g_reg[14]_i_7_n_6\ : STD_LOGIC;
  signal \u_g_reg[14]_i_7_n_7\ : STD_LOGIC;
  signal \u_g_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \u_g_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \u_g_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \u_g_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \u_g_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \u_g_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \u_g_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \u_g_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \u_g_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \u_g_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \u_g_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \u_g_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \u_g_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \u_g_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \u_g_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \u_g_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \u_g_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \u_g_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal u_r : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal u_r0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \u_r[13]_i_2_n_0\ : STD_LOGIC;
  signal \u_r[13]_i_3_n_0\ : STD_LOGIC;
  signal \u_r[13]_i_4_n_0\ : STD_LOGIC;
  signal \u_r[13]_i_5_n_0\ : STD_LOGIC;
  signal \u_r[13]_i_6_n_0\ : STD_LOGIC;
  signal \u_r[13]_i_7_n_0\ : STD_LOGIC;
  signal \u_r[13]_i_8_n_0\ : STD_LOGIC;
  signal \u_r[13]_i_9_n_0\ : STD_LOGIC;
  signal \u_r[14]_i_2_n_0\ : STD_LOGIC;
  signal \u_r[14]_i_4_n_0\ : STD_LOGIC;
  signal \u_r[14]_i_5_n_0\ : STD_LOGIC;
  signal \u_r[14]_i_6_n_0\ : STD_LOGIC;
  signal \u_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \u_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \u_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \u_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \u_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \u_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \u_r[9]_i_11_n_0\ : STD_LOGIC;
  signal \u_r[9]_i_12_n_0\ : STD_LOGIC;
  signal \u_r[9]_i_13_n_0\ : STD_LOGIC;
  signal \u_r[9]_i_14_n_0\ : STD_LOGIC;
  signal \u_r[9]_i_2_n_0\ : STD_LOGIC;
  signal \u_r[9]_i_3_n_0\ : STD_LOGIC;
  signal \u_r[9]_i_4_n_0\ : STD_LOGIC;
  signal \u_r[9]_i_5_n_0\ : STD_LOGIC;
  signal \u_r[9]_i_6_n_0\ : STD_LOGIC;
  signal \u_r[9]_i_7_n_0\ : STD_LOGIC;
  signal \u_r[9]_i_8_n_0\ : STD_LOGIC;
  signal \u_r[9]_i_9_n_0\ : STD_LOGIC;
  signal \u_r_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \u_r_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \u_r_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \u_r_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \u_r_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \u_r_reg[14]_i_3_n_2\ : STD_LOGIC;
  signal \u_r_reg[14]_i_3_n_3\ : STD_LOGIC;
  signal \u_r_reg[14]_i_3_n_5\ : STD_LOGIC;
  signal \u_r_reg[14]_i_3_n_6\ : STD_LOGIC;
  signal \u_r_reg[14]_i_3_n_7\ : STD_LOGIC;
  signal \u_r_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \u_r_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \u_r_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \u_r_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \u_r_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \u_r_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \u_r_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \u_r_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \u_r_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \u_r_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \u_r_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \u_r_reg[9]_i_10_n_1\ : STD_LOGIC;
  signal \u_r_reg[9]_i_10_n_2\ : STD_LOGIC;
  signal \u_r_reg[9]_i_10_n_3\ : STD_LOGIC;
  signal \u_r_reg[9]_i_10_n_4\ : STD_LOGIC;
  signal \u_r_reg[9]_i_10_n_5\ : STD_LOGIC;
  signal \u_r_reg[9]_i_10_n_6\ : STD_LOGIC;
  signal \u_r_reg[9]_i_10_n_7\ : STD_LOGIC;
  signal \u_r_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \u_r_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \u_r_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \u_r_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal v_b : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal v_b0 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \v_b[10]_i_10_n_0\ : STD_LOGIC;
  signal \v_b[10]_i_2_n_0\ : STD_LOGIC;
  signal \v_b[10]_i_3_n_0\ : STD_LOGIC;
  signal \v_b[10]_i_4_n_0\ : STD_LOGIC;
  signal \v_b[10]_i_5_n_0\ : STD_LOGIC;
  signal \v_b[10]_i_7_n_0\ : STD_LOGIC;
  signal \v_b[10]_i_8_n_0\ : STD_LOGIC;
  signal \v_b[10]_i_9_n_0\ : STD_LOGIC;
  signal \v_b[13]_i_2_n_0\ : STD_LOGIC;
  signal \v_b[2]_i_2_n_0\ : STD_LOGIC;
  signal \v_b[2]_i_3_n_0\ : STD_LOGIC;
  signal \v_b[2]_i_4_n_0\ : STD_LOGIC;
  signal \v_b[6]_i_2_n_0\ : STD_LOGIC;
  signal \v_b[6]_i_3_n_0\ : STD_LOGIC;
  signal \v_b[6]_i_4_n_0\ : STD_LOGIC;
  signal \v_b_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \v_b_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \v_b_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \v_b_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \v_b_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \v_b_reg[10]_i_6_n_1\ : STD_LOGIC;
  signal \v_b_reg[10]_i_6_n_2\ : STD_LOGIC;
  signal \v_b_reg[10]_i_6_n_3\ : STD_LOGIC;
  signal \v_b_reg[10]_i_6_n_4\ : STD_LOGIC;
  signal \v_b_reg[10]_i_6_n_5\ : STD_LOGIC;
  signal \v_b_reg[10]_i_6_n_6\ : STD_LOGIC;
  signal \v_b_reg[10]_i_6_n_7\ : STD_LOGIC;
  signal \v_b_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \v_b_reg[13]_i_3_n_1\ : STD_LOGIC;
  signal \v_b_reg[13]_i_3_n_3\ : STD_LOGIC;
  signal \v_b_reg[13]_i_3_n_6\ : STD_LOGIC;
  signal \v_b_reg[13]_i_3_n_7\ : STD_LOGIC;
  signal \v_b_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \v_b_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \v_b_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \v_b_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \v_b_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \v_b_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \v_b_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \v_b_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \v_b_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \v_b_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal v_g : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal v_g0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \v_g[10]_i_11_n_0\ : STD_LOGIC;
  signal \v_g[10]_i_12_n_0\ : STD_LOGIC;
  signal \v_g[10]_i_13_n_0\ : STD_LOGIC;
  signal \v_g[10]_i_2_n_0\ : STD_LOGIC;
  signal \v_g[10]_i_3_n_0\ : STD_LOGIC;
  signal \v_g[10]_i_4_n_0\ : STD_LOGIC;
  signal \v_g[10]_i_5_n_0\ : STD_LOGIC;
  signal \v_g[10]_i_6_n_0\ : STD_LOGIC;
  signal \v_g[10]_i_7_n_0\ : STD_LOGIC;
  signal \v_g[10]_i_8_n_0\ : STD_LOGIC;
  signal \v_g[10]_i_9_n_0\ : STD_LOGIC;
  signal \v_g[14]_i_11_n_0\ : STD_LOGIC;
  signal \v_g[14]_i_12_n_0\ : STD_LOGIC;
  signal \v_g[14]_i_13_n_0\ : STD_LOGIC;
  signal \v_g[14]_i_14_n_0\ : STD_LOGIC;
  signal \v_g[14]_i_2_n_0\ : STD_LOGIC;
  signal \v_g[14]_i_3_n_0\ : STD_LOGIC;
  signal \v_g[14]_i_4_n_0\ : STD_LOGIC;
  signal \v_g[14]_i_5_n_0\ : STD_LOGIC;
  signal \v_g[14]_i_6_n_0\ : STD_LOGIC;
  signal \v_g[14]_i_7_n_0\ : STD_LOGIC;
  signal \v_g[14]_i_8_n_0\ : STD_LOGIC;
  signal \v_g[14]_i_9_n_0\ : STD_LOGIC;
  signal \v_g[15]_i_2_n_0\ : STD_LOGIC;
  signal \v_g[15]_i_5_n_0\ : STD_LOGIC;
  signal \v_g[15]_i_6_n_0\ : STD_LOGIC;
  signal \v_g[15]_i_7_n_0\ : STD_LOGIC;
  signal \v_g[2]_i_2_n_0\ : STD_LOGIC;
  signal \v_g[2]_i_3_n_0\ : STD_LOGIC;
  signal \v_g[2]_i_4_n_0\ : STD_LOGIC;
  signal \v_g[6]_i_10_n_0\ : STD_LOGIC;
  signal \v_g[6]_i_3_n_0\ : STD_LOGIC;
  signal \v_g[6]_i_4_n_0\ : STD_LOGIC;
  signal \v_g[6]_i_5_n_0\ : STD_LOGIC;
  signal \v_g[6]_i_6_n_0\ : STD_LOGIC;
  signal \v_g[6]_i_7_n_0\ : STD_LOGIC;
  signal \v_g[6]_i_8_n_0\ : STD_LOGIC;
  signal \v_g[6]_i_9_n_0\ : STD_LOGIC;
  signal \v_g_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \v_g_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \v_g_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \v_g_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \v_g_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \v_g_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \v_g_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \v_g_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \v_g_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \v_g_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \v_g_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \v_g_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \v_g_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \v_g_reg[14]_i_10_n_2\ : STD_LOGIC;
  signal \v_g_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \v_g_reg[14]_i_10_n_4\ : STD_LOGIC;
  signal \v_g_reg[14]_i_10_n_5\ : STD_LOGIC;
  signal \v_g_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \v_g_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \v_g_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \v_g_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \v_g_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \v_g_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \v_g_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \v_g_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \v_g_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \v_g_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \v_g_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \v_g_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \v_g_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \v_g_reg[15]_i_4_n_5\ : STD_LOGIC;
  signal \v_g_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \v_g_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \v_g_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \v_g_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \v_g_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \v_g_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \v_g_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \v_g_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \v_g_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \v_g_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \v_g_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \v_g_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \v_g_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \v_g_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \v_g_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \v_g_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \v_g_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \v_g_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \v_g_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal v_r : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal vsync_dly : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal y_b : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal y_b0 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal \y_b[10]_i_11_n_0\ : STD_LOGIC;
  signal \y_b[10]_i_12_n_0\ : STD_LOGIC;
  signal \y_b[10]_i_13_n_0\ : STD_LOGIC;
  signal \y_b[10]_i_14_n_0\ : STD_LOGIC;
  signal \y_b[10]_i_2_n_0\ : STD_LOGIC;
  signal \y_b[10]_i_3_n_0\ : STD_LOGIC;
  signal \y_b[10]_i_4_n_0\ : STD_LOGIC;
  signal \y_b[10]_i_5_n_0\ : STD_LOGIC;
  signal \y_b[10]_i_6_n_0\ : STD_LOGIC;
  signal \y_b[10]_i_7_n_0\ : STD_LOGIC;
  signal \y_b[10]_i_8_n_0\ : STD_LOGIC;
  signal \y_b[10]_i_9_n_0\ : STD_LOGIC;
  signal \y_b[13]_i_2_n_0\ : STD_LOGIC;
  signal \y_b[13]_i_3_n_0\ : STD_LOGIC;
  signal \y_b[13]_i_4_n_0\ : STD_LOGIC;
  signal \y_b[13]_i_5_n_0\ : STD_LOGIC;
  signal \y_b[13]_i_6_n_0\ : STD_LOGIC;
  signal \y_b[2]_i_2_n_0\ : STD_LOGIC;
  signal \y_b[2]_i_3_n_0\ : STD_LOGIC;
  signal \y_b[2]_i_4_n_0\ : STD_LOGIC;
  signal \y_b[6]_i_2_n_0\ : STD_LOGIC;
  signal \y_b[6]_i_3_n_0\ : STD_LOGIC;
  signal \y_b[6]_i_4_n_0\ : STD_LOGIC;
  signal \y_b[6]_i_5_n_0\ : STD_LOGIC;
  signal \y_b[6]_i_6_n_0\ : STD_LOGIC;
  signal \y_b[6]_i_7_n_0\ : STD_LOGIC;
  signal \y_b[6]_i_8_n_0\ : STD_LOGIC;
  signal \y_b_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \y_b_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \y_b_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \y_b_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \y_b_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \y_b_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \y_b_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \y_b_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \y_b_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \y_b_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \y_b_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \y_b_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \y_b_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \y_b_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \y_b_reg[13]_i_7_n_1\ : STD_LOGIC;
  signal \y_b_reg[13]_i_7_n_3\ : STD_LOGIC;
  signal \y_b_reg[13]_i_7_n_6\ : STD_LOGIC;
  signal \y_b_reg[13]_i_7_n_7\ : STD_LOGIC;
  signal \y_b_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \y_b_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \y_b_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \y_b_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \y_b_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \y_b_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \y_b_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \y_b_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \y_b_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \y_b_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal y_g : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal y_g0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \y_g[10]_i_2_n_0\ : STD_LOGIC;
  signal \y_g[10]_i_3_n_0\ : STD_LOGIC;
  signal \y_g[10]_i_4_n_0\ : STD_LOGIC;
  signal \y_g[10]_i_5_n_0\ : STD_LOGIC;
  signal \y_g[10]_i_6_n_0\ : STD_LOGIC;
  signal \y_g[10]_i_7_n_0\ : STD_LOGIC;
  signal \y_g[10]_i_8_n_0\ : STD_LOGIC;
  signal \y_g[14]_i_2_n_0\ : STD_LOGIC;
  signal \y_g[14]_i_3_n_0\ : STD_LOGIC;
  signal \y_g[14]_i_4_n_0\ : STD_LOGIC;
  signal \y_g[14]_i_5_n_0\ : STD_LOGIC;
  signal \y_g[14]_i_6_n_0\ : STD_LOGIC;
  signal \y_g[14]_i_7_n_0\ : STD_LOGIC;
  signal \y_g[14]_i_8_n_0\ : STD_LOGIC;
  signal \y_g[14]_i_9_n_0\ : STD_LOGIC;
  signal \y_g[16]_i_2_n_0\ : STD_LOGIC;
  signal \y_g[16]_i_3_n_0\ : STD_LOGIC;
  signal \y_g[16]_i_4_n_0\ : STD_LOGIC;
  signal \y_g[16]_i_6_n_0\ : STD_LOGIC;
  signal \y_g[16]_i_7_n_0\ : STD_LOGIC;
  signal \y_g[16]_i_8_n_0\ : STD_LOGIC;
  signal \y_g[2]_i_2_n_0\ : STD_LOGIC;
  signal \y_g[2]_i_3_n_0\ : STD_LOGIC;
  signal \y_g[2]_i_4_n_0\ : STD_LOGIC;
  signal \y_g[6]_i_3_n_0\ : STD_LOGIC;
  signal \y_g[6]_i_4_n_0\ : STD_LOGIC;
  signal \y_g[6]_i_5_n_0\ : STD_LOGIC;
  signal \y_g[6]_i_6_n_0\ : STD_LOGIC;
  signal \y_g[6]_i_7_n_0\ : STD_LOGIC;
  signal \y_g[6]_i_8_n_0\ : STD_LOGIC;
  signal \y_g[6]_i_9_n_0\ : STD_LOGIC;
  signal \y_g_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \y_g_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \y_g_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \y_g_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \y_g_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \y_g_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \y_g_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \y_g_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \y_g_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \y_g_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \y_g_reg[16]_i_5_n_2\ : STD_LOGIC;
  signal \y_g_reg[16]_i_5_n_3\ : STD_LOGIC;
  signal \y_g_reg[16]_i_5_n_5\ : STD_LOGIC;
  signal \y_g_reg[16]_i_5_n_6\ : STD_LOGIC;
  signal \y_g_reg[16]_i_5_n_7\ : STD_LOGIC;
  signal \y_g_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \y_g_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \y_g_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \y_g_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \y_g_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \y_g_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \y_g_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \y_g_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \y_g_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \y_g_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \y_g_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \y_g_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \y_g_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \y_g_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \y_g_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \y_g_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \y_g_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \y_g_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal y_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y_r0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \y_r[13]_i_2_n_0\ : STD_LOGIC;
  signal \y_r[13]_i_3_n_0\ : STD_LOGIC;
  signal \y_r[13]_i_4_n_0\ : STD_LOGIC;
  signal \y_r[13]_i_5_n_0\ : STD_LOGIC;
  signal \y_r[13]_i_6_n_0\ : STD_LOGIC;
  signal \y_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \y_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \y_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \y_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \y_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \y_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \y_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \y_r[5]_i_7_n_0\ : STD_LOGIC;
  signal \y_r[5]_i_8_n_0\ : STD_LOGIC;
  signal \y_r[5]_i_9_n_0\ : STD_LOGIC;
  signal \y_r[9]_i_2_n_0\ : STD_LOGIC;
  signal \y_r[9]_i_3_n_0\ : STD_LOGIC;
  signal \y_r[9]_i_4_n_0\ : STD_LOGIC;
  signal \y_r[9]_i_5_n_0\ : STD_LOGIC;
  signal \y_r[9]_i_6_n_0\ : STD_LOGIC;
  signal \y_r[9]_i_7_n_0\ : STD_LOGIC;
  signal \y_r[9]_i_8_n_0\ : STD_LOGIC;
  signal \y_r_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \y_r_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \y_r_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \y_r_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \y_r_reg[13]_i_7_n_1\ : STD_LOGIC;
  signal \y_r_reg[13]_i_7_n_3\ : STD_LOGIC;
  signal \y_r_reg[13]_i_7_n_6\ : STD_LOGIC;
  signal \y_r_reg[13]_i_7_n_7\ : STD_LOGIC;
  signal \y_r_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \y_r_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \y_r_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \y_r_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \y_r_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \y_r_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \y_r_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \y_r_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \y_r_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \y_r_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \y_r_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \y_r_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \y_r_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \y_r_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \y_r_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \y_r_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \y_r_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \y_r_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \y_r_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \y_r_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \y_r_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \y_r_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \y_r_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_data_u_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_data_u_reg[11]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_u_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_u_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_u_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_v_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_data_v_reg[11]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_v_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_v_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_v_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_y_reg[11]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_y_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_y_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_y_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_u_g_reg[14]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_u_g_reg[14]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_u_g_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_u_g_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_r_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_u_r_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_u_r_reg[14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_u_r_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_v_b_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_v_b_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_v_b_reg[13]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_v_b_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_v_b_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_v_g_reg[10]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_v_g_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_v_g_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_v_g_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_v_g_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_v_g_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_v_g_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_v_g_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_v_g_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_y_b_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_b_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_b_reg[13]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y_b_reg[13]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_g_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y_g_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_g_reg[16]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_y_g_reg[16]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_r_reg[13]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y_r_reg[13]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_r_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_r_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg[18]_i_1__2\ : label is "soft_lutpair65";
  attribute HLUTNM : string;
  attribute HLUTNM of \data_u[11]_i_10\ : label is "lutpair167";
  attribute HLUTNM of \data_u[11]_i_12\ : label is "lutpair204";
  attribute HLUTNM of \data_u[11]_i_16\ : label is "lutpair166";
  attribute HLUTNM of \data_u[11]_i_17\ : label is "lutpair204";
  attribute HLUTNM of \data_u[11]_i_3\ : label is "lutpair169";
  attribute HLUTNM of \data_u[11]_i_4\ : label is "lutpair168";
  attribute HLUTNM of \data_u[11]_i_5\ : label is "lutpair167";
  attribute HLUTNM of \data_u[11]_i_6\ : label is "lutpair166";
  attribute HLUTNM of \data_u[11]_i_7\ : label is "lutpair170";
  attribute HLUTNM of \data_u[11]_i_8\ : label is "lutpair169";
  attribute HLUTNM of \data_u[11]_i_9\ : label is "lutpair168";
  attribute HLUTNM of \data_u[15]_i_3\ : label is "lutpair172";
  attribute HLUTNM of \data_u[15]_i_4\ : label is "lutpair171";
  attribute HLUTNM of \data_u[15]_i_5\ : label is "lutpair170";
  attribute HLUTNM of \data_u[15]_i_8\ : label is "lutpair172";
  attribute HLUTNM of \data_u[15]_i_9\ : label is "lutpair171";
  attribute HLUTNM of \data_v[11]_i_10\ : label is "lutpair174";
  attribute HLUTNM of \data_v[11]_i_12\ : label is "lutpair205";
  attribute HLUTNM of \data_v[11]_i_16\ : label is "lutpair173";
  attribute HLUTNM of \data_v[11]_i_17\ : label is "lutpair205";
  attribute HLUTNM of \data_v[11]_i_3\ : label is "lutpair176";
  attribute HLUTNM of \data_v[11]_i_4\ : label is "lutpair175";
  attribute HLUTNM of \data_v[11]_i_5\ : label is "lutpair174";
  attribute HLUTNM of \data_v[11]_i_6\ : label is "lutpair173";
  attribute HLUTNM of \data_v[11]_i_7\ : label is "lutpair177";
  attribute HLUTNM of \data_v[11]_i_8\ : label is "lutpair176";
  attribute HLUTNM of \data_v[11]_i_9\ : label is "lutpair175";
  attribute HLUTNM of \data_v[15]_i_4\ : label is "lutpair178";
  attribute HLUTNM of \data_v[15]_i_5\ : label is "lutpair177";
  attribute HLUTNM of \data_v[15]_i_9\ : label is "lutpair178";
  attribute HLUTNM of \data_y[11]_i_10\ : label is "lutpair161";
  attribute HLUTNM of \data_y[11]_i_12\ : label is "lutpair159";
  attribute HLUTNM of \data_y[11]_i_13\ : label is "lutpair158";
  attribute HLUTNM of \data_y[11]_i_14\ : label is "lutpair157";
  attribute HLUTNM of \data_y[11]_i_15\ : label is "lutpair156";
  attribute HLUTNM of \data_y[11]_i_16\ : label is "lutpair160";
  attribute HLUTNM of \data_y[11]_i_17\ : label is "lutpair159";
  attribute HLUTNM of \data_y[11]_i_18\ : label is "lutpair158";
  attribute HLUTNM of \data_y[11]_i_19\ : label is "lutpair157";
  attribute HLUTNM of \data_y[11]_i_20\ : label is "lutpair155";
  attribute HLUTNM of \data_y[11]_i_21\ : label is "lutpair154";
  attribute HLUTNM of \data_y[11]_i_22\ : label is "lutpair153";
  attribute HLUTNM of \data_y[11]_i_23\ : label is "lutpair156";
  attribute HLUTNM of \data_y[11]_i_24\ : label is "lutpair155";
  attribute HLUTNM of \data_y[11]_i_25\ : label is "lutpair154";
  attribute HLUTNM of \data_y[11]_i_26\ : label is "lutpair153";
  attribute HLUTNM of \data_y[11]_i_3\ : label is "lutpair163";
  attribute HLUTNM of \data_y[11]_i_4\ : label is "lutpair162";
  attribute HLUTNM of \data_y[11]_i_5\ : label is "lutpair161";
  attribute HLUTNM of \data_y[11]_i_6\ : label is "lutpair160";
  attribute HLUTNM of \data_y[11]_i_7\ : label is "lutpair164";
  attribute HLUTNM of \data_y[11]_i_8\ : label is "lutpair163";
  attribute HLUTNM of \data_y[11]_i_9\ : label is "lutpair162";
  attribute HLUTNM of \data_y[15]_i_4\ : label is "lutpair165";
  attribute HLUTNM of \data_y[15]_i_5\ : label is "lutpair164";
  attribute HLUTNM of \data_y[15]_i_9\ : label is "lutpair165";
  attribute SOFT_HLUTNM of \href_reg_i_1__2\ : label is "soft_lutpair65";
  attribute HLUTNM of \u_g[10]_i_2\ : label is "lutpair135";
  attribute HLUTNM of \u_g[10]_i_3\ : label is "lutpair134";
  attribute HLUTNM of \u_g[10]_i_4\ : label is "lutpair133";
  attribute HLUTNM of \u_g[10]_i_6\ : label is "lutpair136";
  attribute HLUTNM of \u_g[10]_i_7\ : label is "lutpair135";
  attribute HLUTNM of \u_g[10]_i_8\ : label is "lutpair134";
  attribute HLUTNM of \u_g[10]_i_9\ : label is "lutpair133";
  attribute HLUTNM of \u_g[14]_i_3\ : label is "lutpair136";
  attribute HLUTNM of \u_r[13]_i_4\ : label is "lutpair152";
  attribute HLUTNM of \u_r[13]_i_5\ : label is "lutpair151";
  attribute HLUTNM of \u_r[13]_i_9\ : label is "lutpair152";
  attribute HLUTNM of \u_r[9]_i_2\ : label is "lutpair150";
  attribute HLUTNM of \u_r[9]_i_3\ : label is "lutpair149";
  attribute HLUTNM of \u_r[9]_i_4\ : label is "lutpair148";
  attribute HLUTNM of \u_r[9]_i_6\ : label is "lutpair151";
  attribute HLUTNM of \u_r[9]_i_7\ : label is "lutpair150";
  attribute HLUTNM of \u_r[9]_i_8\ : label is "lutpair149";
  attribute HLUTNM of \u_r[9]_i_9\ : label is "lutpair148";
  attribute HLUTNM of \v_g[10]_i_2\ : label is "lutpair139";
  attribute HLUTNM of \v_g[10]_i_3\ : label is "lutpair138";
  attribute HLUTNM of \v_g[10]_i_4\ : label is "lutpair137";
  attribute HLUTNM of \v_g[10]_i_6\ : label is "lutpair140";
  attribute HLUTNM of \v_g[10]_i_7\ : label is "lutpair139";
  attribute HLUTNM of \v_g[10]_i_8\ : label is "lutpair138";
  attribute HLUTNM of \v_g[10]_i_9\ : label is "lutpair137";
  attribute HLUTNM of \v_g[14]_i_2\ : label is "lutpair143";
  attribute HLUTNM of \v_g[14]_i_3\ : label is "lutpair142";
  attribute HLUTNM of \v_g[14]_i_4\ : label is "lutpair141";
  attribute HLUTNM of \v_g[14]_i_5\ : label is "lutpair140";
  attribute HLUTNM of \v_g[14]_i_7\ : label is "lutpair143";
  attribute HLUTNM of \v_g[14]_i_8\ : label is "lutpair142";
  attribute HLUTNM of \v_g[14]_i_9\ : label is "lutpair141";
  attribute HLUTNM of \y_g[10]_i_2\ : label is "lutpair130";
  attribute HLUTNM of \y_g[10]_i_3\ : label is "lutpair129";
  attribute HLUTNM of \y_g[10]_i_5\ : label is "lutpair131";
  attribute HLUTNM of \y_g[10]_i_6\ : label is "lutpair130";
  attribute HLUTNM of \y_g[10]_i_7\ : label is "lutpair129";
  attribute HLUTNM of \y_g[14]_i_4\ : label is "lutpair132";
  attribute HLUTNM of \y_g[14]_i_5\ : label is "lutpair131";
  attribute HLUTNM of \y_g[14]_i_9\ : label is "lutpair132";
  attribute HLUTNM of \y_r[13]_i_2\ : label is "lutpair147";
  attribute HLUTNM of \y_r[13]_i_3\ : label is "lutpair146";
  attribute HLUTNM of \y_r[13]_i_6\ : label is "lutpair147";
  attribute HLUTNM of \y_r[9]_i_2\ : label is "lutpair145";
  attribute HLUTNM of \y_r[9]_i_3\ : label is "lutpair144";
  attribute HLUTNM of \y_r[9]_i_5\ : label is "lutpair146";
  attribute HLUTNM of \y_r[9]_i_6\ : label is "lutpair145";
  attribute HLUTNM of \y_r[9]_i_7\ : label is "lutpair144";
begin
\data_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(0),
      Q => data_b(0)
    );
\data_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(1),
      Q => v_b0(1)
    );
\data_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(2),
      Q => data_b(2)
    );
\data_b_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(3),
      Q => data_b(3)
    );
\data_b_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(4),
      Q => data_b(4)
    );
\data_b_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(5),
      Q => data_b(5)
    );
\data_b_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(6),
      Q => data_b(6)
    );
\data_b_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(7),
      Q => data_b(7)
    );
\data_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(8),
      Q => data_b(8)
    );
\data_g_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(9),
      Q => y_g0(1)
    );
\data_g_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(10),
      Q => data_g(1)
    );
\data_g_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(11),
      Q => data_g(2)
    );
\data_g_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(12),
      Q => data_g(3)
    );
\data_g_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(13),
      Q => data_g(4)
    );
\data_g_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(14),
      Q => data_g(5)
    );
\data_g_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(15),
      Q => data_g(6)
    );
\data_g_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(16),
      Q => data_g(7)
    );
\data_g_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(17),
      Q => data_g(8)
    );
\data_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(18),
      Q => data_r(0)
    );
\data_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(19),
      Q => data_r(1)
    );
\data_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(20),
      Q => data_r(2)
    );
\data_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(21),
      Q => data_r(3)
    );
\data_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(22),
      Q => data_r(4)
    );
\data_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(23),
      Q => data_r(5)
    );
\data_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(24),
      Q => data_r(6)
    );
\data_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(25),
      Q => data_r(7)
    );
\data_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => Q(26),
      Q => data_r(8)
    );
\data_reg[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_u(9),
      I2 => Q(10),
      I3 => s_csc_en,
      O => D(8)
    );
\data_reg[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_u(10),
      I2 => Q(11),
      I3 => s_csc_en,
      O => D(9)
    );
\data_reg[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_u(11),
      I2 => Q(12),
      I3 => s_csc_en,
      O => D(10)
    );
\data_reg[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_u(12),
      I2 => Q(13),
      I3 => s_csc_en,
      O => D(11)
    );
\data_reg[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_u(13),
      I2 => Q(14),
      I3 => s_csc_en,
      O => D(12)
    );
\data_reg[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_u(14),
      I2 => Q(15),
      I3 => s_csc_en,
      O => D(13)
    );
\data_reg[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_u(15),
      I2 => Q(16),
      I3 => s_csc_en,
      O => D(14)
    );
\data_reg[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_u(16),
      I2 => Q(17),
      I3 => s_csc_en,
      O => D(15)
    );
\data_reg[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_y(8),
      I2 => Q(18),
      I3 => s_csc_en,
      O => D(16)
    );
\data_reg[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_y(9),
      I2 => Q(19),
      I3 => s_csc_en,
      O => D(17)
    );
\data_reg[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_v(9),
      I2 => Q(1),
      I3 => s_csc_en,
      O => D(0)
    );
\data_reg[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_y(10),
      I2 => Q(20),
      I3 => s_csc_en,
      O => D(18)
    );
\data_reg[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_y(11),
      I2 => Q(21),
      I3 => s_csc_en,
      O => D(19)
    );
\data_reg[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_y(12),
      I2 => Q(22),
      I3 => s_csc_en,
      O => D(20)
    );
\data_reg[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_y(13),
      I2 => Q(23),
      I3 => s_csc_en,
      O => D(21)
    );
\data_reg[24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_y(14),
      I2 => Q(24),
      I3 => s_csc_en,
      O => D(22)
    );
\data_reg[25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_y(15),
      I2 => Q(25),
      I3 => s_csc_en,
      O => D(23)
    );
\data_reg[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_y(16),
      I2 => Q(26),
      I3 => s_csc_en,
      O => D(24)
    );
\data_reg[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_v(10),
      I2 => Q(2),
      I3 => s_csc_en,
      O => D(1)
    );
\data_reg[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_v(11),
      I2 => Q(3),
      I3 => s_csc_en,
      O => D(2)
    );
\data_reg[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_v(12),
      I2 => Q(4),
      I3 => s_csc_en,
      O => D(3)
    );
\data_reg[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_v(13),
      I2 => Q(5),
      I3 => s_csc_en,
      O => D(4)
    );
\data_reg[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_v(14),
      I2 => Q(6),
      I3 => s_csc_en,
      O => D(5)
    );
\data_reg[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_v(15),
      I2 => Q(7),
      I3 => s_csc_en,
      O => D(6)
    );
\data_reg[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => csc_href,
      I1 => data_v(16),
      I2 => Q(8),
      I3 => s_csc_en,
      O => D(7)
    );
\data_u[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => u_r(8),
      I1 => u_g(8),
      I2 => u_b(8),
      I3 => \data_u[11]_i_6_n_0\,
      O => \data_u[11]_i_10_n_0\
    );
\data_u[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => u_r(6),
      I1 => u_g(6),
      O => \data_u[11]_i_12_n_0\
    );
\data_u[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => u_g(5),
      I1 => u_r(5),
      O => \data_u[11]_i_13_n_0\
    );
\data_u[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => u_g(4),
      I1 => u_r(4),
      O => \data_u[11]_i_14_n_0\
    );
\data_u[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => u_g(3),
      I1 => u_r(3),
      O => \data_u[11]_i_15_n_0\
    );
\data_u[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => u_r(7),
      I1 => u_g(7),
      I2 => y_b(0),
      I3 => \data_u[11]_i_12_n_0\,
      O => \data_u[11]_i_16_n_0\
    );
\data_u[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => u_r(6),
      I1 => u_g(6),
      I2 => u_g(5),
      I3 => u_r(5),
      O => \data_u[11]_i_17_n_0\
    );
\data_u[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => u_g(4),
      I1 => u_r(4),
      I2 => u_r(5),
      I3 => u_g(5),
      O => \data_u[11]_i_18_n_0\
    );
\data_u[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => u_g(3),
      I1 => u_r(3),
      I2 => u_r(4),
      I3 => u_g(4),
      O => \data_u[11]_i_19_n_0\
    );
\data_u[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => u_g(2),
      I1 => u_r(2),
      O => \data_u[11]_i_20_n_0\
    );
\data_u[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => u_g(1),
      I1 => u_r(1),
      O => \data_u[11]_i_21_n_0\
    );
\data_u[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_g(1),
      I1 => u_r(0),
      O => \data_u[11]_i_22_n_0\
    );
\data_u[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => u_g(2),
      I1 => u_r(2),
      I2 => u_r(3),
      I3 => u_g(3),
      O => \data_u[11]_i_23_n_0\
    );
\data_u[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => u_g(1),
      I1 => u_r(1),
      I2 => u_r(2),
      I3 => u_g(2),
      O => \data_u[11]_i_24_n_0\
    );
\data_u[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => y_g(1),
      I1 => u_r(0),
      I2 => u_r(1),
      I3 => u_g(1),
      O => \data_u[11]_i_25_n_0\
    );
\data_u[11]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_g(1),
      I1 => u_r(0),
      O => \data_u[11]_i_26_n_0\
    );
\data_u[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => u_r(10),
      I1 => u_g(10),
      I2 => u_b(10),
      O => \data_u[11]_i_3_n_0\
    );
\data_u[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => u_r(9),
      I1 => u_g(9),
      I2 => u_b(9),
      O => \data_u[11]_i_4_n_0\
    );
\data_u[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => u_r(8),
      I1 => u_g(8),
      I2 => u_b(8),
      O => \data_u[11]_i_5_n_0\
    );
\data_u[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => u_r(7),
      I1 => u_g(7),
      I2 => y_b(0),
      O => \data_u[11]_i_6_n_0\
    );
\data_u[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => u_r(11),
      I1 => u_g(11),
      I2 => u_b(11),
      I3 => \data_u[11]_i_3_n_0\,
      O => \data_u[11]_i_7_n_0\
    );
\data_u[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => u_r(10),
      I1 => u_g(10),
      I2 => u_b(10),
      I3 => \data_u[11]_i_4_n_0\,
      O => \data_u[11]_i_8_n_0\
    );
\data_u[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => u_r(9),
      I1 => u_g(9),
      I2 => u_b(9),
      I3 => \data_u[11]_i_5_n_0\,
      O => \data_u[11]_i_9_n_0\
    );
\data_u[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => u_r(14),
      I1 => u_g(14),
      I2 => u_b(14),
      O => \data_u[15]_i_2_n_0\
    );
\data_u[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => u_r(13),
      I1 => u_g(13),
      I2 => u_b(13),
      O => \data_u[15]_i_3_n_0\
    );
\data_u[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => u_r(12),
      I1 => u_g(12),
      I2 => u_b(12),
      O => \data_u[15]_i_4_n_0\
    );
\data_u[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => u_r(11),
      I1 => u_g(11),
      I2 => u_b(11),
      O => \data_u[15]_i_5_n_0\
    );
\data_u[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => u_b(14),
      I1 => u_g(14),
      I2 => u_r(14),
      I3 => u_g(15),
      I4 => u_b(15),
      O => \data_u[15]_i_6_n_0\
    );
\data_u[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_u[15]_i_3_n_0\,
      I1 => u_g(14),
      I2 => u_r(14),
      I3 => u_b(14),
      O => \data_u[15]_i_7_n_0\
    );
\data_u[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => u_r(13),
      I1 => u_g(13),
      I2 => u_b(13),
      I3 => \data_u[15]_i_4_n_0\,
      O => \data_u[15]_i_8_n_0\
    );
\data_u[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => u_r(12),
      I1 => u_g(12),
      I2 => u_b(12),
      I3 => \data_u[15]_i_5_n_0\,
      O => \data_u[15]_i_9_n_0\
    );
\data_u[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => u_b(15),
      I1 => u_g(15),
      O => \data_u[16]_i_2_n_0\
    );
\data_u_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => \data_u_reg[11]_i_1_n_5\,
      Q => data_u(10)
    );
\data_u_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => \data_u_reg[11]_i_1_n_4\,
      Q => data_u(11)
    );
\data_u_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_u_reg[11]_i_2_n_0\,
      CO(3) => \data_u_reg[11]_i_1_n_0\,
      CO(2) => \data_u_reg[11]_i_1_n_1\,
      CO(1) => \data_u_reg[11]_i_1_n_2\,
      CO(0) => \data_u_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_u[11]_i_3_n_0\,
      DI(2) => \data_u[11]_i_4_n_0\,
      DI(1) => \data_u[11]_i_5_n_0\,
      DI(0) => \data_u[11]_i_6_n_0\,
      O(3) => \data_u_reg[11]_i_1_n_4\,
      O(2) => \data_u_reg[11]_i_1_n_5\,
      O(1) => \data_u_reg[11]_i_1_n_6\,
      O(0) => \NLW_data_u_reg[11]_i_1_O_UNCONNECTED\(0),
      S(3) => \data_u[11]_i_7_n_0\,
      S(2) => \data_u[11]_i_8_n_0\,
      S(1) => \data_u[11]_i_9_n_0\,
      S(0) => \data_u[11]_i_10_n_0\
    );
\data_u_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_u_reg[11]_i_11_n_0\,
      CO(2) => \data_u_reg[11]_i_11_n_1\,
      CO(1) => \data_u_reg[11]_i_11_n_2\,
      CO(0) => \data_u_reg[11]_i_11_n_3\,
      CYINIT => '1',
      DI(3) => \data_u[11]_i_20_n_0\,
      DI(2) => \data_u[11]_i_21_n_0\,
      DI(1) => \data_u[11]_i_22_n_0\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_data_u_reg[11]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_u[11]_i_23_n_0\,
      S(2) => \data_u[11]_i_24_n_0\,
      S(1) => \data_u[11]_i_25_n_0\,
      S(0) => \data_u[11]_i_26_n_0\
    );
\data_u_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_u_reg[11]_i_11_n_0\,
      CO(3) => \data_u_reg[11]_i_2_n_0\,
      CO(2) => \data_u_reg[11]_i_2_n_1\,
      CO(1) => \data_u_reg[11]_i_2_n_2\,
      CO(0) => \data_u_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \data_u[11]_i_12_n_0\,
      DI(2) => \data_u[11]_i_13_n_0\,
      DI(1) => \data_u[11]_i_14_n_0\,
      DI(0) => \data_u[11]_i_15_n_0\,
      O(3 downto 0) => \NLW_data_u_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_u[11]_i_16_n_0\,
      S(2) => \data_u[11]_i_17_n_0\,
      S(1) => \data_u[11]_i_18_n_0\,
      S(0) => \data_u[11]_i_19_n_0\
    );
\data_u_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => \data_u_reg[15]_i_1_n_7\,
      Q => data_u(12)
    );
\data_u_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => \data_u_reg[15]_i_1_n_6\,
      Q => data_u(13)
    );
\data_u_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => \data_u_reg[15]_i_1_n_5\,
      Q => data_u(14)
    );
\data_u_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => \data_u_reg[15]_i_1_n_4\,
      Q => data_u(15)
    );
\data_u_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_u_reg[11]_i_1_n_0\,
      CO(3) => \data_u_reg[15]_i_1_n_0\,
      CO(2) => \data_u_reg[15]_i_1_n_1\,
      CO(1) => \data_u_reg[15]_i_1_n_2\,
      CO(0) => \data_u_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_u[15]_i_2_n_0\,
      DI(2) => \data_u[15]_i_3_n_0\,
      DI(1) => \data_u[15]_i_4_n_0\,
      DI(0) => \data_u[15]_i_5_n_0\,
      O(3) => \data_u_reg[15]_i_1_n_4\,
      O(2) => \data_u_reg[15]_i_1_n_5\,
      O(1) => \data_u_reg[15]_i_1_n_6\,
      O(0) => \data_u_reg[15]_i_1_n_7\,
      S(3) => \data_u[15]_i_6_n_0\,
      S(2) => \data_u[15]_i_7_n_0\,
      S(1) => \data_u[15]_i_8_n_0\,
      S(0) => \data_u[15]_i_9_n_0\
    );
\data_u_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => \data_u_reg[16]_i_1_n_7\,
      Q => data_u(16)
    );
\data_u_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_u_reg[15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_data_u_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_u_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \data_u_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \data_u[16]_i_2_n_0\
    );
\data_u_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => \data_u_reg[11]_i_1_n_6\,
      Q => data_u(9)
    );
\data_v[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => v_g(8),
      I1 => v_b(8),
      I2 => v_r(8),
      I3 => \data_v[11]_i_6_n_0\,
      O => \data_v[11]_i_10_n_0\
    );
\data_v[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => v_g(6),
      I1 => v_b(6),
      O => \data_v[11]_i_12_n_0\
    );
\data_v[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => v_b(5),
      I1 => v_g(5),
      O => \data_v[11]_i_13_n_0\
    );
\data_v[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => v_b(4),
      I1 => v_g(4),
      O => \data_v[11]_i_14_n_0\
    );
\data_v[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => v_b(3),
      I1 => v_g(3),
      O => \data_v[11]_i_15_n_0\
    );
\data_v[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => v_g(7),
      I1 => v_b(7),
      I2 => y_r(0),
      I3 => \data_v[11]_i_12_n_0\,
      O => \data_v[11]_i_16_n_0\
    );
\data_v[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => v_g(6),
      I1 => v_b(6),
      I2 => v_b(5),
      I3 => v_g(5),
      O => \data_v[11]_i_17_n_0\
    );
\data_v[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => v_b(4),
      I1 => v_g(4),
      I2 => v_g(5),
      I3 => v_b(5),
      O => \data_v[11]_i_18_n_0\
    );
\data_v[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => v_b(3),
      I1 => v_g(3),
      I2 => v_g(4),
      I3 => v_b(4),
      O => \data_v[11]_i_19_n_0\
    );
\data_v[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => v_b(2),
      I1 => v_g(2),
      O => \data_v[11]_i_20_n_0\
    );
\data_v[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => u_b(8),
      I1 => v_g(1),
      O => \data_v[11]_i_21_n_0\
    );
\data_v[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_b(0),
      I1 => v_g(0),
      O => \data_v[11]_i_22_n_0\
    );
\data_v[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => v_b(2),
      I1 => v_g(2),
      I2 => v_g(3),
      I3 => v_b(3),
      O => \data_v[11]_i_23_n_0\
    );
\data_v[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => u_b(8),
      I1 => v_g(1),
      I2 => v_g(2),
      I3 => v_b(2),
      O => \data_v[11]_i_24_n_0\
    );
\data_v[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => y_b(0),
      I1 => v_g(0),
      I2 => v_g(1),
      I3 => u_b(8),
      O => \data_v[11]_i_25_n_0\
    );
\data_v[11]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_b(0),
      I1 => v_g(0),
      O => \data_v[11]_i_26_n_0\
    );
\data_v[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => v_g(10),
      I1 => v_b(10),
      I2 => v_r(10),
      O => \data_v[11]_i_3_n_0\
    );
\data_v[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => v_g(9),
      I1 => v_b(9),
      I2 => v_r(9),
      O => \data_v[11]_i_4_n_0\
    );
\data_v[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => v_g(8),
      I1 => v_b(8),
      I2 => v_r(8),
      O => \data_v[11]_i_5_n_0\
    );
\data_v[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => v_g(7),
      I1 => v_b(7),
      I2 => y_r(0),
      O => \data_v[11]_i_6_n_0\
    );
\data_v[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => v_g(11),
      I1 => v_b(11),
      I2 => v_r(11),
      I3 => \data_v[11]_i_3_n_0\,
      O => \data_v[11]_i_7_n_0\
    );
\data_v[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => v_g(10),
      I1 => v_b(10),
      I2 => v_r(10),
      I3 => \data_v[11]_i_4_n_0\,
      O => \data_v[11]_i_8_n_0\
    );
\data_v[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => v_g(9),
      I1 => v_b(9),
      I2 => v_r(9),
      I3 => \data_v[11]_i_5_n_0\,
      O => \data_v[11]_i_9_n_0\
    );
\data_v[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => v_g(14),
      I1 => v_r(14),
      O => \data_v[15]_i_2_n_0\
    );
\data_v[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => v_g(13),
      I1 => v_b(13),
      I2 => v_r(13),
      O => \data_v[15]_i_3_n_0\
    );
\data_v[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => v_g(12),
      I1 => v_b(12),
      I2 => v_r(12),
      O => \data_v[15]_i_4_n_0\
    );
\data_v[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => v_g(11),
      I1 => v_b(11),
      I2 => v_r(11),
      O => \data_v[15]_i_5_n_0\
    );
\data_v[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => v_r(14),
      I1 => v_g(14),
      I2 => v_g(15),
      I3 => v_r(15),
      O => \data_v[15]_i_6_n_0\
    );
\data_v[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => v_r(13),
      I1 => v_b(13),
      I2 => v_g(13),
      I3 => v_g(14),
      I4 => v_r(14),
      O => \data_v[15]_i_7_n_0\
    );
\data_v[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_v[15]_i_4_n_0\,
      I1 => v_b(13),
      I2 => v_g(13),
      I3 => v_r(13),
      O => \data_v[15]_i_8_n_0\
    );
\data_v[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => v_g(12),
      I1 => v_b(12),
      I2 => v_r(12),
      I3 => \data_v[15]_i_5_n_0\,
      O => \data_v[15]_i_9_n_0\
    );
\data_v[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => v_g(15),
      I1 => v_r(15),
      O => \data_v[16]_i_2_n_0\
    );
\data_v_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => \data_v_reg[11]_i_1_n_5\,
      Q => data_v(10)
    );
\data_v_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => \data_v_reg[11]_i_1_n_4\,
      Q => data_v(11)
    );
\data_v_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_v_reg[11]_i_2_n_0\,
      CO(3) => \data_v_reg[11]_i_1_n_0\,
      CO(2) => \data_v_reg[11]_i_1_n_1\,
      CO(1) => \data_v_reg[11]_i_1_n_2\,
      CO(0) => \data_v_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_v[11]_i_3_n_0\,
      DI(2) => \data_v[11]_i_4_n_0\,
      DI(1) => \data_v[11]_i_5_n_0\,
      DI(0) => \data_v[11]_i_6_n_0\,
      O(3) => \data_v_reg[11]_i_1_n_4\,
      O(2) => \data_v_reg[11]_i_1_n_5\,
      O(1) => \data_v_reg[11]_i_1_n_6\,
      O(0) => \NLW_data_v_reg[11]_i_1_O_UNCONNECTED\(0),
      S(3) => \data_v[11]_i_7_n_0\,
      S(2) => \data_v[11]_i_8_n_0\,
      S(1) => \data_v[11]_i_9_n_0\,
      S(0) => \data_v[11]_i_10_n_0\
    );
\data_v_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_v_reg[11]_i_11_n_0\,
      CO(2) => \data_v_reg[11]_i_11_n_1\,
      CO(1) => \data_v_reg[11]_i_11_n_2\,
      CO(0) => \data_v_reg[11]_i_11_n_3\,
      CYINIT => '1',
      DI(3) => \data_v[11]_i_20_n_0\,
      DI(2) => \data_v[11]_i_21_n_0\,
      DI(1) => \data_v[11]_i_22_n_0\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_data_v_reg[11]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_v[11]_i_23_n_0\,
      S(2) => \data_v[11]_i_24_n_0\,
      S(1) => \data_v[11]_i_25_n_0\,
      S(0) => \data_v[11]_i_26_n_0\
    );
\data_v_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_v_reg[11]_i_11_n_0\,
      CO(3) => \data_v_reg[11]_i_2_n_0\,
      CO(2) => \data_v_reg[11]_i_2_n_1\,
      CO(1) => \data_v_reg[11]_i_2_n_2\,
      CO(0) => \data_v_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \data_v[11]_i_12_n_0\,
      DI(2) => \data_v[11]_i_13_n_0\,
      DI(1) => \data_v[11]_i_14_n_0\,
      DI(0) => \data_v[11]_i_15_n_0\,
      O(3 downto 0) => \NLW_data_v_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_v[11]_i_16_n_0\,
      S(2) => \data_v[11]_i_17_n_0\,
      S(1) => \data_v[11]_i_18_n_0\,
      S(0) => \data_v[11]_i_19_n_0\
    );
\data_v_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => \data_v_reg[15]_i_1_n_7\,
      Q => data_v(12)
    );
\data_v_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => \data_v_reg[15]_i_1_n_6\,
      Q => data_v(13)
    );
\data_v_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => \data_v_reg[15]_i_1_n_5\,
      Q => data_v(14)
    );
\data_v_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => \data_v_reg[15]_i_1_n_4\,
      Q => data_v(15)
    );
\data_v_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_v_reg[11]_i_1_n_0\,
      CO(3) => \data_v_reg[15]_i_1_n_0\,
      CO(2) => \data_v_reg[15]_i_1_n_1\,
      CO(1) => \data_v_reg[15]_i_1_n_2\,
      CO(0) => \data_v_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_v[15]_i_2_n_0\,
      DI(2) => \data_v[15]_i_3_n_0\,
      DI(1) => \data_v[15]_i_4_n_0\,
      DI(0) => \data_v[15]_i_5_n_0\,
      O(3) => \data_v_reg[15]_i_1_n_4\,
      O(2) => \data_v_reg[15]_i_1_n_5\,
      O(1) => \data_v_reg[15]_i_1_n_6\,
      O(0) => \data_v_reg[15]_i_1_n_7\,
      S(3) => \data_v[15]_i_6_n_0\,
      S(2) => \data_v[15]_i_7_n_0\,
      S(1) => \data_v[15]_i_8_n_0\,
      S(0) => \data_v[15]_i_9_n_0\
    );
\data_v_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => \data_v_reg[16]_i_1_n_7\,
      Q => data_v(16)
    );
\data_v_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_v_reg[15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_data_v_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_v_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \data_v_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \data_v[16]_i_2_n_0\
    );
\data_v_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => \data_v_reg[11]_i_1_n_6\,
      Q => data_v(9)
    );
\data_y[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => y_g(8),
      I1 => y_b(8),
      I2 => y_r(8),
      I3 => \data_y[11]_i_6_n_0\,
      O => \data_y[11]_i_10_n_0\
    );
\data_y[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => y_g(6),
      I1 => y_b(6),
      I2 => y_r(6),
      O => \data_y[11]_i_12_n_0\
    );
\data_y[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => y_g(5),
      I1 => y_b(5),
      I2 => y_r(5),
      O => \data_y[11]_i_13_n_0\
    );
\data_y[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => y_g(4),
      I1 => y_b(4),
      I2 => y_r(4),
      O => \data_y[11]_i_14_n_0\
    );
\data_y[11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => y_g(3),
      I1 => y_b(3),
      I2 => y_r(3),
      O => \data_y[11]_i_15_n_0\
    );
\data_y[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => y_g(7),
      I1 => y_b(7),
      I2 => y_r(7),
      I3 => \data_y[11]_i_12_n_0\,
      O => \data_y[11]_i_16_n_0\
    );
\data_y[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => y_g(6),
      I1 => y_b(6),
      I2 => y_r(6),
      I3 => \data_y[11]_i_13_n_0\,
      O => \data_y[11]_i_17_n_0\
    );
\data_y[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => y_g(5),
      I1 => y_b(5),
      I2 => y_r(5),
      I3 => \data_y[11]_i_14_n_0\,
      O => \data_y[11]_i_18_n_0\
    );
\data_y[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => y_g(4),
      I1 => y_b(4),
      I2 => y_r(4),
      I3 => \data_y[11]_i_15_n_0\,
      O => \data_y[11]_i_19_n_0\
    );
\data_y[11]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => y_g(2),
      I1 => y_b(2),
      I2 => y_r(2),
      O => \data_y[11]_i_20_n_0\
    );
\data_y[11]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => y_g(1),
      I1 => y_b(1),
      I2 => y_r(1),
      O => \data_y[11]_i_21_n_0\
    );
\data_y[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => y_b(0),
      I1 => y_r(0),
      O => \data_y[11]_i_22_n_0\
    );
\data_y[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => y_g(3),
      I1 => y_b(3),
      I2 => y_r(3),
      I3 => \data_y[11]_i_20_n_0\,
      O => \data_y[11]_i_23_n_0\
    );
\data_y[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => y_g(2),
      I1 => y_b(2),
      I2 => y_r(2),
      I3 => \data_y[11]_i_21_n_0\,
      O => \data_y[11]_i_24_n_0\
    );
\data_y[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => y_g(1),
      I1 => y_b(1),
      I2 => y_r(1),
      I3 => \data_y[11]_i_22_n_0\,
      O => \data_y[11]_i_25_n_0\
    );
\data_y[11]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_b(0),
      I1 => y_r(0),
      O => \data_y[11]_i_26_n_0\
    );
\data_y[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => y_g(10),
      I1 => y_b(10),
      I2 => y_r(10),
      O => \data_y[11]_i_3_n_0\
    );
\data_y[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => y_g(9),
      I1 => y_b(9),
      I2 => y_r(9),
      O => \data_y[11]_i_4_n_0\
    );
\data_y[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => y_g(8),
      I1 => y_b(8),
      I2 => y_r(8),
      O => \data_y[11]_i_5_n_0\
    );
\data_y[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => y_g(7),
      I1 => y_b(7),
      I2 => y_r(7),
      O => \data_y[11]_i_6_n_0\
    );
\data_y[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => y_g(11),
      I1 => y_b(11),
      I2 => y_r(11),
      I3 => \data_y[11]_i_3_n_0\,
      O => \data_y[11]_i_7_n_0\
    );
\data_y[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => y_g(10),
      I1 => y_b(10),
      I2 => y_r(10),
      I3 => \data_y[11]_i_4_n_0\,
      O => \data_y[11]_i_8_n_0\
    );
\data_y[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => y_g(9),
      I1 => y_b(9),
      I2 => y_r(9),
      I3 => \data_y[11]_i_5_n_0\,
      O => \data_y[11]_i_9_n_0\
    );
\data_y[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => y_r(14),
      I1 => y_g(14),
      O => \data_y[15]_i_2_n_0\
    );
\data_y[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => y_g(13),
      I1 => y_b(13),
      I2 => y_r(13),
      O => \data_y[15]_i_3_n_0\
    );
\data_y[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => y_g(12),
      I1 => y_b(12),
      I2 => y_r(12),
      O => \data_y[15]_i_4_n_0\
    );
\data_y[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => y_g(11),
      I1 => y_b(11),
      I2 => y_r(11),
      O => \data_y[15]_i_5_n_0\
    );
\data_y[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => y_r(14),
      I1 => y_g(14),
      I2 => y_g(15),
      I3 => y_r(15),
      O => \data_y[15]_i_6_n_0\
    );
\data_y[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => y_r(13),
      I1 => y_b(13),
      I2 => y_g(13),
      I3 => y_g(14),
      I4 => y_r(14),
      O => \data_y[15]_i_7_n_0\
    );
\data_y[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_y[15]_i_4_n_0\,
      I1 => y_b(13),
      I2 => y_g(13),
      I3 => y_r(13),
      O => \data_y[15]_i_8_n_0\
    );
\data_y[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => y_g(12),
      I1 => y_b(12),
      I2 => y_r(12),
      I3 => \data_y[15]_i_5_n_0\,
      O => \data_y[15]_i_9_n_0\
    );
\data_y[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => y_r(15),
      I1 => y_g(15),
      I2 => y_g(16),
      O => \data_y[16]_i_2_n_0\
    );
\data_y_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => p_0_in(10),
      Q => data_y(10)
    );
\data_y_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => p_0_in(11),
      Q => data_y(11)
    );
\data_y_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_y_reg[11]_i_2_n_0\,
      CO(3) => \data_y_reg[11]_i_1_n_0\,
      CO(2) => \data_y_reg[11]_i_1_n_1\,
      CO(1) => \data_y_reg[11]_i_1_n_2\,
      CO(0) => \data_y_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_y[11]_i_3_n_0\,
      DI(2) => \data_y[11]_i_4_n_0\,
      DI(1) => \data_y[11]_i_5_n_0\,
      DI(0) => \data_y[11]_i_6_n_0\,
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \data_y[11]_i_7_n_0\,
      S(2) => \data_y[11]_i_8_n_0\,
      S(1) => \data_y[11]_i_9_n_0\,
      S(0) => \data_y[11]_i_10_n_0\
    );
\data_y_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_y_reg[11]_i_11_n_0\,
      CO(2) => \data_y_reg[11]_i_11_n_1\,
      CO(1) => \data_y_reg[11]_i_11_n_2\,
      CO(0) => \data_y_reg[11]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \data_y[11]_i_20_n_0\,
      DI(2) => \data_y[11]_i_21_n_0\,
      DI(1) => \data_y[11]_i_22_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_data_y_reg[11]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_y[11]_i_23_n_0\,
      S(2) => \data_y[11]_i_24_n_0\,
      S(1) => \data_y[11]_i_25_n_0\,
      S(0) => \data_y[11]_i_26_n_0\
    );
\data_y_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_y_reg[11]_i_11_n_0\,
      CO(3) => \data_y_reg[11]_i_2_n_0\,
      CO(2) => \data_y_reg[11]_i_2_n_1\,
      CO(1) => \data_y_reg[11]_i_2_n_2\,
      CO(0) => \data_y_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \data_y[11]_i_12_n_0\,
      DI(2) => \data_y[11]_i_13_n_0\,
      DI(1) => \data_y[11]_i_14_n_0\,
      DI(0) => \data_y[11]_i_15_n_0\,
      O(3 downto 0) => \NLW_data_y_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_y[11]_i_16_n_0\,
      S(2) => \data_y[11]_i_17_n_0\,
      S(1) => \data_y[11]_i_18_n_0\,
      S(0) => \data_y[11]_i_19_n_0\
    );
\data_y_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => p_0_in(12),
      Q => data_y(12)
    );
\data_y_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => p_0_in(13),
      Q => data_y(13)
    );
\data_y_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => p_0_in(14),
      Q => data_y(14)
    );
\data_y_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => p_0_in(15),
      Q => data_y(15)
    );
\data_y_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_y_reg[11]_i_1_n_0\,
      CO(3) => \data_y_reg[15]_i_1_n_0\,
      CO(2) => \data_y_reg[15]_i_1_n_1\,
      CO(1) => \data_y_reg[15]_i_1_n_2\,
      CO(0) => \data_y_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_y[15]_i_2_n_0\,
      DI(2) => \data_y[15]_i_3_n_0\,
      DI(1) => \data_y[15]_i_4_n_0\,
      DI(0) => \data_y[15]_i_5_n_0\,
      O(3 downto 0) => p_0_in(15 downto 12),
      S(3) => \data_y[15]_i_6_n_0\,
      S(2) => \data_y[15]_i_7_n_0\,
      S(1) => \data_y[15]_i_8_n_0\,
      S(0) => \data_y[15]_i_9_n_0\
    );
\data_y_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => p_0_in(16),
      Q => data_y(16)
    );
\data_y_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_y_reg[15]_i_1_n_0\,
      CO(3 downto 0) => \NLW_data_y_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_data_y_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in(16),
      S(3 downto 1) => B"000",
      S(0) => \data_y[16]_i_2_n_0\
    );
\data_y_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => p_0_in(8),
      Q => data_y(8)
    );
\data_y_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => p_0_in(9),
      Q => data_y(9)
    );
\href_dly[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_csc_en,
      O => \href_dly[2]_i_1_n_0\
    );
\href_dly_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => in_href,
      Q => href_dly(0)
    );
\href_dly_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => href_dly(0),
      Q => href_dly(1)
    );
\href_dly_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => href_dly(1),
      Q => csc_href
    );
\href_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => csc_href,
      I1 => s_csc_en,
      I2 => in_href,
      O => in_href_0
    );
\u_b_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => data_b(3),
      Q => u_b(10)
    );
\u_b_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => data_b(4),
      Q => u_b(11)
    );
\u_b_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => data_b(5),
      Q => u_b(12)
    );
\u_b_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => data_b(6),
      Q => u_b(13)
    );
\u_b_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => data_b(7),
      Q => u_b(14)
    );
\u_b_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => data_b(8),
      Q => u_b(15)
    );
\u_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_b0(1),
      Q => u_b(8)
    );
\u_b_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => data_b(2),
      Q => u_b(9)
    );
\u_g[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_g(5),
      I1 => \u_g_reg[14]_i_7_n_7\,
      I2 => data_g(3),
      O => \u_g[10]_i_2_n_0\
    );
\u_g[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_g(4),
      I1 => \u_g_reg[6]_i_2_n_4\,
      I2 => data_g(2),
      O => \u_g[10]_i_3_n_0\
    );
\u_g[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_g(3),
      I1 => \u_g_reg[6]_i_2_n_5\,
      I2 => data_g(1),
      O => \u_g[10]_i_4_n_0\
    );
\u_g[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_g(1),
      I1 => data_g(3),
      I2 => \u_g_reg[6]_i_2_n_5\,
      O => \u_g[10]_i_5_n_0\
    );
\u_g[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_g(6),
      I1 => \u_g_reg[14]_i_7_n_6\,
      I2 => data_g(4),
      I3 => \u_g[10]_i_2_n_0\,
      O => \u_g[10]_i_6_n_0\
    );
\u_g[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_g(5),
      I1 => \u_g_reg[14]_i_7_n_7\,
      I2 => data_g(3),
      I3 => \u_g[10]_i_3_n_0\,
      O => \u_g[10]_i_7_n_0\
    );
\u_g[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_g(4),
      I1 => \u_g_reg[6]_i_2_n_4\,
      I2 => data_g(2),
      I3 => \u_g[10]_i_4_n_0\,
      O => \u_g[10]_i_8_n_0\
    );
\u_g[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => data_g(3),
      I1 => \u_g_reg[6]_i_2_n_5\,
      I2 => data_g(1),
      I3 => \u_g_reg[6]_i_2_n_6\,
      I4 => data_g(2),
      O => \u_g[10]_i_9_n_0\
    );
\u_g[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_g(7),
      I1 => \u_g_reg[14]_i_7_n_1\,
      I2 => data_g(5),
      O => \u_g[14]_i_2_n_0\
    );
\u_g[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_g(6),
      I1 => \u_g_reg[14]_i_7_n_6\,
      I2 => data_g(4),
      O => \u_g[14]_i_3_n_0\
    );
\u_g[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => data_g(6),
      I1 => data_g(8),
      I2 => data_g(7),
      O => \u_g[14]_i_4_n_0\
    );
\u_g[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => data_g(5),
      I1 => \u_g_reg[14]_i_7_n_1\,
      I2 => data_g(7),
      I3 => data_g(8),
      I4 => data_g(6),
      O => \u_g[14]_i_5_n_0\
    );
\u_g[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \u_g[14]_i_3_n_0\,
      I1 => \u_g_reg[14]_i_7_n_1\,
      I2 => data_g(7),
      I3 => data_g(5),
      O => \u_g[14]_i_6_n_0\
    );
\u_g[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_g(4),
      I1 => data_g(2),
      O => \u_g[2]_i_2_n_0\
    );
\u_g[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_g(3),
      I1 => data_g(1),
      O => \u_g[2]_i_3_n_0\
    );
\u_g[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_g(2),
      I1 => y_g0(1),
      O => \u_g[2]_i_4_n_0\
    );
\u_g[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_g(2),
      I1 => \u_g_reg[6]_i_2_n_6\,
      I2 => y_g0(1),
      O => \u_g[6]_i_3_n_0\
    );
\u_g[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_g_reg[6]_i_2_n_7\,
      I1 => data_g(1),
      O => \u_g[6]_i_4_n_0\
    );
\u_g[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \u_g_reg[2]_i_1_n_4\,
      I1 => y_g0(1),
      O => \u_g[6]_i_5_n_0\
    );
\u_g[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_g(8),
      I1 => data_g(6),
      O => \u_g[6]_i_6_n_0\
    );
\u_g[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_g(7),
      I1 => data_g(5),
      O => \u_g[6]_i_7_n_0\
    );
\u_g[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_g(6),
      I1 => data_g(4),
      O => \u_g[6]_i_8_n_0\
    );
\u_g[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_g(5),
      I1 => data_g(3),
      O => \u_g[6]_i_9_n_0\
    );
\u_g_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_g0(10),
      Q => u_g(10)
    );
\u_g_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_g_reg[6]_i_1_n_0\,
      CO(3) => \u_g_reg[10]_i_1_n_0\,
      CO(2) => \u_g_reg[10]_i_1_n_1\,
      CO(1) => \u_g_reg[10]_i_1_n_2\,
      CO(0) => \u_g_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \u_g[10]_i_2_n_0\,
      DI(2) => \u_g[10]_i_3_n_0\,
      DI(1) => \u_g[10]_i_4_n_0\,
      DI(0) => \u_g[10]_i_5_n_0\,
      O(3 downto 0) => u_g0(10 downto 7),
      S(3) => \u_g[10]_i_6_n_0\,
      S(2) => \u_g[10]_i_7_n_0\,
      S(1) => \u_g[10]_i_8_n_0\,
      S(0) => \u_g[10]_i_9_n_0\
    );
\u_g_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_g0(11),
      Q => u_g(11)
    );
\u_g_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_g0(12),
      Q => u_g(12)
    );
\u_g_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_g0(13),
      Q => u_g(13)
    );
\u_g_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_g0(14),
      Q => u_g(14)
    );
\u_g_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_g_reg[10]_i_1_n_0\,
      CO(3) => \u_g_reg[14]_i_1_n_0\,
      CO(2) => \u_g_reg[14]_i_1_n_1\,
      CO(1) => \u_g_reg[14]_i_1_n_2\,
      CO(0) => \u_g_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => data_g(7),
      DI(1) => \u_g[14]_i_2_n_0\,
      DI(0) => \u_g[14]_i_3_n_0\,
      O(3 downto 0) => u_g0(14 downto 11),
      S(3) => data_g(8),
      S(2) => \u_g[14]_i_4_n_0\,
      S(1) => \u_g[14]_i_5_n_0\,
      S(0) => \u_g[14]_i_6_n_0\
    );
\u_g_reg[14]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_g_reg[6]_i_2_n_0\,
      CO(3) => \NLW_u_g_reg[14]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \u_g_reg[14]_i_7_n_1\,
      CO(1) => \NLW_u_g_reg[14]_i_7_CO_UNCONNECTED\(1),
      CO(0) => \u_g_reg[14]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_u_g_reg[14]_i_7_O_UNCONNECTED\(3 downto 2),
      O(1) => \u_g_reg[14]_i_7_n_6\,
      O(0) => \u_g_reg[14]_i_7_n_7\,
      S(3 downto 2) => B"01",
      S(1 downto 0) => data_g(8 downto 7)
    );
\u_g_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_g0(15),
      Q => u_g(15)
    );
\u_g_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_g_reg[14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_u_g_reg[15]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => u_g0(15),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_u_g_reg[15]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\u_g_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_g0(1),
      Q => u_g(1)
    );
\u_g_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_g0(2),
      Q => u_g(2)
    );
\u_g_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_g_reg[2]_i_1_n_0\,
      CO(2) => \u_g_reg[2]_i_1_n_1\,
      CO(1) => \u_g_reg[2]_i_1_n_2\,
      CO(0) => \u_g_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => data_g(4 downto 2),
      DI(0) => '0',
      O(3) => \u_g_reg[2]_i_1_n_4\,
      O(2) => \u_g_reg[2]_i_1_n_5\,
      O(1 downto 0) => u_g0(2 downto 1),
      S(3) => \u_g[2]_i_2_n_0\,
      S(2) => \u_g[2]_i_3_n_0\,
      S(1) => \u_g[2]_i_4_n_0\,
      S(0) => data_g(1)
    );
\u_g_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_g0(3),
      Q => u_g(3)
    );
\u_g_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_g0(4),
      Q => u_g(4)
    );
\u_g_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_g0(5),
      Q => u_g(5)
    );
\u_g_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_g0(6),
      Q => u_g(6)
    );
\u_g_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_g_reg[6]_i_1_n_0\,
      CO(2) => \u_g_reg[6]_i_1_n_1\,
      CO(1) => \u_g_reg[6]_i_1_n_2\,
      CO(0) => \u_g_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => y_g0(1),
      DI(2) => \u_g_reg[6]_i_2_n_7\,
      DI(1) => \u_g_reg[2]_i_1_n_4\,
      DI(0) => '0',
      O(3 downto 0) => u_g0(6 downto 3),
      S(3) => \u_g[6]_i_3_n_0\,
      S(2) => \u_g[6]_i_4_n_0\,
      S(1) => \u_g[6]_i_5_n_0\,
      S(0) => \u_g_reg[2]_i_1_n_5\
    );
\u_g_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_g_reg[2]_i_1_n_0\,
      CO(3) => \u_g_reg[6]_i_2_n_0\,
      CO(2) => \u_g_reg[6]_i_2_n_1\,
      CO(1) => \u_g_reg[6]_i_2_n_2\,
      CO(0) => \u_g_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_g(8 downto 5),
      O(3) => \u_g_reg[6]_i_2_n_4\,
      O(2) => \u_g_reg[6]_i_2_n_5\,
      O(1) => \u_g_reg[6]_i_2_n_6\,
      O(0) => \u_g_reg[6]_i_2_n_7\,
      S(3) => \u_g[6]_i_6_n_0\,
      S(2) => \u_g[6]_i_7_n_0\,
      S(1) => \u_g[6]_i_8_n_0\,
      S(0) => \u_g[6]_i_9_n_0\
    );
\u_g_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_g0(7),
      Q => u_g(7)
    );
\u_g_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_g0(8),
      Q => u_g(8)
    );
\u_g_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_g0(9),
      Q => u_g(9)
    );
\u_r[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_r(7),
      I1 => \u_r_reg[14]_i_3_n_0\,
      O => \u_r[13]_i_2_n_0\
    );
\u_r[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => data_r(8),
      I1 => \u_r_reg[14]_i_3_n_0\,
      I2 => data_r(6),
      O => \u_r[13]_i_3_n_0\
    );
\u_r[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \u_r_reg[14]_i_3_n_5\,
      I1 => data_r(5),
      I2 => data_r(7),
      O => \u_r[13]_i_4_n_0\
    );
\u_r[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \u_r_reg[14]_i_3_n_6\,
      I1 => data_r(4),
      I2 => data_r(6),
      O => \u_r[13]_i_5_n_0\
    );
\u_r[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => data_r(7),
      I1 => \u_r_reg[14]_i_3_n_0\,
      I2 => data_r(8),
      O => \u_r[13]_i_6_n_0\
    );
\u_r[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => data_r(6),
      I1 => data_r(8),
      I2 => \u_r_reg[14]_i_3_n_0\,
      I3 => data_r(7),
      O => \u_r[13]_i_7_n_0\
    );
\u_r[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \u_r[13]_i_4_n_0\,
      I1 => data_r(6),
      I2 => \u_r_reg[14]_i_3_n_0\,
      I3 => data_r(8),
      O => \u_r[13]_i_8_n_0\
    );
\u_r[13]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \u_r_reg[14]_i_3_n_5\,
      I1 => data_r(5),
      I2 => data_r(7),
      I3 => \u_r[13]_i_5_n_0\,
      O => \u_r[13]_i_9_n_0\
    );
\u_r[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_r(8),
      I1 => \u_r_reg[14]_i_3_n_0\,
      O => \u_r[14]_i_2_n_0\
    );
\u_r[14]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_r(8),
      O => \u_r[14]_i_4_n_0\
    );
\u_r[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_r(7),
      O => \u_r[14]_i_5_n_0\
    );
\u_r[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_r(6),
      I1 => data_r(8),
      O => \u_r[14]_i_6_n_0\
    );
\u_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_r(1),
      I1 => data_r(3),
      O => \u_r[1]_i_2_n_0\
    );
\u_r[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_r(0),
      I1 => data_r(2),
      O => \u_r[1]_i_3_n_0\
    );
\u_r[1]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_r(1),
      O => \u_r[1]_i_4_n_0\
    );
\u_r[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \u_r_reg[9]_i_10_n_6\,
      I1 => data_r(0),
      I2 => data_r(2),
      O => \u_r[5]_i_2_n_0\
    );
\u_r[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_r(1),
      I1 => \u_r_reg[9]_i_10_n_7\,
      O => \u_r[5]_i_3_n_0\
    );
\u_r[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_r(0),
      I1 => \u_r_reg[1]_i_1_n_4\,
      O => \u_r[5]_i_4_n_0\
    );
\u_r[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_r(5),
      I1 => data_r(7),
      O => \u_r[9]_i_11_n_0\
    );
\u_r[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_r(4),
      I1 => data_r(6),
      O => \u_r[9]_i_12_n_0\
    );
\u_r[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_r(3),
      I1 => data_r(5),
      O => \u_r[9]_i_13_n_0\
    );
\u_r[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_r(2),
      I1 => data_r(4),
      O => \u_r[9]_i_14_n_0\
    );
\u_r[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \u_r_reg[14]_i_3_n_7\,
      I1 => data_r(3),
      I2 => data_r(5),
      O => \u_r[9]_i_2_n_0\
    );
\u_r[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \u_r_reg[9]_i_10_n_4\,
      I1 => data_r(2),
      I2 => data_r(4),
      O => \u_r[9]_i_3_n_0\
    );
\u_r[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \u_r_reg[9]_i_10_n_5\,
      I1 => data_r(1),
      I2 => data_r(3),
      O => \u_r[9]_i_4_n_0\
    );
\u_r[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_r(3),
      I1 => \u_r_reg[9]_i_10_n_5\,
      I2 => data_r(1),
      O => \u_r[9]_i_5_n_0\
    );
\u_r[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \u_r_reg[14]_i_3_n_6\,
      I1 => data_r(4),
      I2 => data_r(6),
      I3 => \u_r[9]_i_2_n_0\,
      O => \u_r[9]_i_6_n_0\
    );
\u_r[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \u_r_reg[14]_i_3_n_7\,
      I1 => data_r(3),
      I2 => data_r(5),
      I3 => \u_r[9]_i_3_n_0\,
      O => \u_r[9]_i_7_n_0\
    );
\u_r[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \u_r_reg[9]_i_10_n_4\,
      I1 => data_r(2),
      I2 => data_r(4),
      I3 => \u_r[9]_i_4_n_0\,
      O => \u_r[9]_i_8_n_0\
    );
\u_r[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \u_r_reg[9]_i_10_n_5\,
      I1 => data_r(1),
      I2 => data_r(3),
      I3 => data_r(0),
      I4 => \u_r_reg[9]_i_10_n_6\,
      O => \u_r[9]_i_9_n_0\
    );
\u_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_r0(0),
      Q => u_r(0)
    );
\u_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_r0(10),
      Q => u_r(10)
    );
\u_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_r0(11),
      Q => u_r(11)
    );
\u_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_r0(12),
      Q => u_r(12)
    );
\u_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_r0(13),
      Q => u_r(13)
    );
\u_r_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_r_reg[9]_i_1_n_0\,
      CO(3) => \u_r_reg[13]_i_1_n_0\,
      CO(2) => \u_r_reg[13]_i_1_n_1\,
      CO(1) => \u_r_reg[13]_i_1_n_2\,
      CO(0) => \u_r_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \u_r[13]_i_2_n_0\,
      DI(2) => \u_r[13]_i_3_n_0\,
      DI(1) => \u_r[13]_i_4_n_0\,
      DI(0) => \u_r[13]_i_5_n_0\,
      O(3 downto 0) => u_r0(13 downto 10),
      S(3) => \u_r[13]_i_6_n_0\,
      S(2) => \u_r[13]_i_7_n_0\,
      S(1) => \u_r[13]_i_8_n_0\,
      S(0) => \u_r[13]_i_9_n_0\
    );
\u_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_r0(14),
      Q => u_r(14)
    );
\u_r_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_r_reg[13]_i_1_n_0\,
      CO(3 downto 0) => \NLW_u_r_reg[14]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_u_r_reg[14]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => u_r0(14),
      S(3 downto 1) => B"000",
      S(0) => \u_r[14]_i_2_n_0\
    );
\u_r_reg[14]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_r_reg[9]_i_10_n_0\,
      CO(3) => \u_r_reg[14]_i_3_n_0\,
      CO(2) => \NLW_u_r_reg[14]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \u_r_reg[14]_i_3_n_2\,
      CO(0) => \u_r_reg[14]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => data_r(8 downto 6),
      O(3) => \NLW_u_r_reg[14]_i_3_O_UNCONNECTED\(3),
      O(2) => \u_r_reg[14]_i_3_n_5\,
      O(1) => \u_r_reg[14]_i_3_n_6\,
      O(0) => \u_r_reg[14]_i_3_n_7\,
      S(3) => '1',
      S(2) => \u_r[14]_i_4_n_0\,
      S(1) => \u_r[14]_i_5_n_0\,
      S(0) => \u_r[14]_i_6_n_0\
    );
\u_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_r0(1),
      Q => u_r(1)
    );
\u_r_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_r_reg[1]_i_1_n_0\,
      CO(2) => \u_r_reg[1]_i_1_n_1\,
      CO(1) => \u_r_reg[1]_i_1_n_2\,
      CO(0) => \u_r_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => data_r(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3) => \u_r_reg[1]_i_1_n_4\,
      O(2) => \u_r_reg[1]_i_1_n_5\,
      O(1 downto 0) => u_r0(1 downto 0),
      S(3) => \u_r[1]_i_2_n_0\,
      S(2) => \u_r[1]_i_3_n_0\,
      S(1) => \u_r[1]_i_4_n_0\,
      S(0) => data_r(0)
    );
\u_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_r0(2),
      Q => u_r(2)
    );
\u_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_r0(3),
      Q => u_r(3)
    );
\u_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_r0(4),
      Q => u_r(4)
    );
\u_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_r0(5),
      Q => u_r(5)
    );
\u_r_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \u_r_reg[5]_i_1_n_0\,
      CO(2) => \u_r_reg[5]_i_1_n_1\,
      CO(1) => \u_r_reg[5]_i_1_n_2\,
      CO(0) => \u_r_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => data_r(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => u_r0(5 downto 2),
      S(3) => \u_r[5]_i_2_n_0\,
      S(2) => \u_r[5]_i_3_n_0\,
      S(1) => \u_r[5]_i_4_n_0\,
      S(0) => \u_r_reg[1]_i_1_n_5\
    );
\u_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_r0(6),
      Q => u_r(6)
    );
\u_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_r0(7),
      Q => u_r(7)
    );
\u_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_r0(8),
      Q => u_r(8)
    );
\u_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => u_r0(9),
      Q => u_r(9)
    );
\u_r_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_r_reg[5]_i_1_n_0\,
      CO(3) => \u_r_reg[9]_i_1_n_0\,
      CO(2) => \u_r_reg[9]_i_1_n_1\,
      CO(1) => \u_r_reg[9]_i_1_n_2\,
      CO(0) => \u_r_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \u_r[9]_i_2_n_0\,
      DI(2) => \u_r[9]_i_3_n_0\,
      DI(1) => \u_r[9]_i_4_n_0\,
      DI(0) => \u_r[9]_i_5_n_0\,
      O(3 downto 0) => u_r0(9 downto 6),
      S(3) => \u_r[9]_i_6_n_0\,
      S(2) => \u_r[9]_i_7_n_0\,
      S(1) => \u_r[9]_i_8_n_0\,
      S(0) => \u_r[9]_i_9_n_0\
    );
\u_r_reg[9]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \u_r_reg[1]_i_1_n_0\,
      CO(3) => \u_r_reg[9]_i_10_n_0\,
      CO(2) => \u_r_reg[9]_i_10_n_1\,
      CO(1) => \u_r_reg[9]_i_10_n_2\,
      CO(0) => \u_r_reg[9]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_r(5 downto 2),
      O(3) => \u_r_reg[9]_i_10_n_4\,
      O(2) => \u_r_reg[9]_i_10_n_5\,
      O(1) => \u_r_reg[9]_i_10_n_6\,
      O(0) => \u_r_reg[9]_i_10_n_7\,
      S(3) => \u_r[9]_i_11_n_0\,
      S(2) => \u_r[9]_i_12_n_0\,
      S(1) => \u_r[9]_i_13_n_0\,
      S(0) => \u_r[9]_i_14_n_0\
    );
\v_b[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(5),
      I1 => data_b(3),
      O => \v_b[10]_i_10_n_0\
    );
\v_b[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(6),
      I1 => \v_b_reg[13]_i_3_n_6\,
      O => \v_b[10]_i_2_n_0\
    );
\v_b[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(5),
      I1 => \v_b_reg[13]_i_3_n_7\,
      O => \v_b[10]_i_3_n_0\
    );
\v_b[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(4),
      I1 => \v_b_reg[10]_i_6_n_4\,
      O => \v_b[10]_i_4_n_0\
    );
\v_b[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(3),
      I1 => \v_b_reg[10]_i_6_n_5\,
      O => \v_b[10]_i_5_n_0\
    );
\v_b[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(8),
      I1 => data_b(6),
      O => \v_b[10]_i_7_n_0\
    );
\v_b[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(7),
      I1 => data_b(5),
      O => \v_b[10]_i_8_n_0\
    );
\v_b[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(6),
      I1 => data_b(4),
      O => \v_b[10]_i_9_n_0\
    );
\v_b[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(7),
      I1 => \v_b_reg[13]_i_3_n_1\,
      O => \v_b[13]_i_2_n_0\
    );
\v_b[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(4),
      I1 => data_b(2),
      O => \v_b[2]_i_2_n_0\
    );
\v_b[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(3),
      I1 => v_b0(1),
      O => \v_b[2]_i_3_n_0\
    );
\v_b[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(2),
      I1 => data_b(0),
      O => \v_b[2]_i_4_n_0\
    );
\v_b[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(2),
      I1 => \v_b_reg[10]_i_6_n_6\,
      O => \v_b[6]_i_2_n_0\
    );
\v_b[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => v_b0(1),
      I1 => \v_b_reg[10]_i_6_n_7\,
      O => \v_b[6]_i_3_n_0\
    );
\v_b[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(0),
      I1 => \v_b_reg[2]_i_1_n_4\,
      O => \v_b[6]_i_4_n_0\
    );
\v_b_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_b0(10),
      Q => v_b(10)
    );
\v_b_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_b_reg[6]_i_1_n_0\,
      CO(3) => \v_b_reg[10]_i_1_n_0\,
      CO(2) => \v_b_reg[10]_i_1_n_1\,
      CO(1) => \v_b_reg[10]_i_1_n_2\,
      CO(0) => \v_b_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_b(6 downto 3),
      O(3 downto 0) => v_b0(10 downto 7),
      S(3) => \v_b[10]_i_2_n_0\,
      S(2) => \v_b[10]_i_3_n_0\,
      S(1) => \v_b[10]_i_4_n_0\,
      S(0) => \v_b[10]_i_5_n_0\
    );
\v_b_reg[10]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_b_reg[2]_i_1_n_0\,
      CO(3) => \v_b_reg[10]_i_6_n_0\,
      CO(2) => \v_b_reg[10]_i_6_n_1\,
      CO(1) => \v_b_reg[10]_i_6_n_2\,
      CO(0) => \v_b_reg[10]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_b(8 downto 5),
      O(3) => \v_b_reg[10]_i_6_n_4\,
      O(2) => \v_b_reg[10]_i_6_n_5\,
      O(1) => \v_b_reg[10]_i_6_n_6\,
      O(0) => \v_b_reg[10]_i_6_n_7\,
      S(3) => \v_b[10]_i_7_n_0\,
      S(2) => \v_b[10]_i_8_n_0\,
      S(1) => \v_b[10]_i_9_n_0\,
      S(0) => \v_b[10]_i_10_n_0\
    );
\v_b_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_b0(11),
      Q => v_b(11)
    );
\v_b_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_b0(12),
      Q => v_b(12)
    );
\v_b_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_b0(13),
      Q => v_b(13)
    );
\v_b_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_b_reg[10]_i_1_n_0\,
      CO(3) => \NLW_v_b_reg[13]_i_1_CO_UNCONNECTED\(3),
      CO(2) => v_b0(13),
      CO(1) => \NLW_v_b_reg[13]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \v_b_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => data_b(8 downto 7),
      O(3 downto 2) => \NLW_v_b_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => v_b0(12 downto 11),
      S(3 downto 2) => B"01",
      S(1) => data_b(8),
      S(0) => \v_b[13]_i_2_n_0\
    );
\v_b_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_b_reg[10]_i_6_n_0\,
      CO(3) => \NLW_v_b_reg[13]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \v_b_reg[13]_i_3_n_1\,
      CO(1) => \NLW_v_b_reg[13]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \v_b_reg[13]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_v_b_reg[13]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \v_b_reg[13]_i_3_n_6\,
      O(0) => \v_b_reg[13]_i_3_n_7\,
      S(3 downto 2) => B"01",
      S(1 downto 0) => data_b(8 downto 7)
    );
\v_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_b0(2),
      Q => v_b(2)
    );
\v_b_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \v_b_reg[2]_i_1_n_0\,
      CO(2) => \v_b_reg[2]_i_1_n_1\,
      CO(1) => \v_b_reg[2]_i_1_n_2\,
      CO(0) => \v_b_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => data_b(4 downto 2),
      DI(0) => '0',
      O(3) => \v_b_reg[2]_i_1_n_4\,
      O(2) => \v_b_reg[2]_i_1_n_5\,
      O(1) => v_b0(2),
      O(0) => \NLW_v_b_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \v_b[2]_i_2_n_0\,
      S(2) => \v_b[2]_i_3_n_0\,
      S(1) => \v_b[2]_i_4_n_0\,
      S(0) => v_b0(1)
    );
\v_b_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_b0(3),
      Q => v_b(3)
    );
\v_b_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_b0(4),
      Q => v_b(4)
    );
\v_b_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_b0(5),
      Q => v_b(5)
    );
\v_b_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_b0(6),
      Q => v_b(6)
    );
\v_b_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \v_b_reg[6]_i_1_n_0\,
      CO(2) => \v_b_reg[6]_i_1_n_1\,
      CO(1) => \v_b_reg[6]_i_1_n_2\,
      CO(0) => \v_b_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => data_b(2),
      DI(2) => v_b0(1),
      DI(1) => data_b(0),
      DI(0) => '0',
      O(3 downto 0) => v_b0(6 downto 3),
      S(3) => \v_b[6]_i_2_n_0\,
      S(2) => \v_b[6]_i_3_n_0\,
      S(1) => \v_b[6]_i_4_n_0\,
      S(0) => \v_b_reg[2]_i_1_n_5\
    );
\v_b_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_b0(7),
      Q => v_b(7)
    );
\v_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_b0(8),
      Q => v_b(8)
    );
\v_b_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_b0(9),
      Q => v_b(9)
    );
\v_g[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_g(4),
      I1 => data_g(2),
      O => \v_g[10]_i_11_n_0\
    );
\v_g[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_g(3),
      I1 => data_g(1),
      O => \v_g[10]_i_12_n_0\
    );
\v_g[10]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_g(2),
      I1 => y_g0(1),
      O => \v_g[10]_i_13_n_0\
    );
\v_g[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \v_g_reg[14]_i_10_n_6\,
      I1 => \v_g_reg[15]_i_4_n_6\,
      I2 => data_g(3),
      O => \v_g[10]_i_2_n_0\
    );
\v_g[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \v_g_reg[14]_i_10_n_7\,
      I1 => \v_g_reg[15]_i_4_n_7\,
      I2 => data_g(2),
      O => \v_g[10]_i_3_n_0\
    );
\v_g[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \v_g_reg[10]_i_10_n_4\,
      I1 => \v_g_reg[6]_i_2_n_4\,
      I2 => data_g(1),
      O => \v_g[10]_i_4_n_0\
    );
\v_g[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_g(1),
      I1 => \v_g_reg[10]_i_10_n_4\,
      I2 => \v_g_reg[6]_i_2_n_4\,
      O => \v_g[10]_i_5_n_0\
    );
\v_g[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \v_g_reg[14]_i_10_n_5\,
      I1 => \v_g_reg[15]_i_4_n_5\,
      I2 => data_g(4),
      I3 => \v_g[10]_i_2_n_0\,
      O => \v_g[10]_i_6_n_0\
    );
\v_g[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \v_g_reg[14]_i_10_n_6\,
      I1 => \v_g_reg[15]_i_4_n_6\,
      I2 => data_g(3),
      I3 => \v_g[10]_i_3_n_0\,
      O => \v_g[10]_i_7_n_0\
    );
\v_g[10]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \v_g_reg[14]_i_10_n_7\,
      I1 => \v_g_reg[15]_i_4_n_7\,
      I2 => data_g(2),
      I3 => \v_g[10]_i_4_n_0\,
      O => \v_g[10]_i_8_n_0\
    );
\v_g[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \v_g_reg[10]_i_10_n_4\,
      I1 => \v_g_reg[6]_i_2_n_4\,
      I2 => data_g(1),
      I3 => \v_g_reg[6]_i_2_n_5\,
      I4 => \v_g_reg[10]_i_10_n_5\,
      O => \v_g[10]_i_9_n_0\
    );
\v_g[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_g(8),
      I1 => data_g(6),
      O => \v_g[14]_i_11_n_0\
    );
\v_g[14]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_g(7),
      I1 => data_g(5),
      O => \v_g[14]_i_12_n_0\
    );
\v_g[14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_g(6),
      I1 => data_g(4),
      O => \v_g[14]_i_13_n_0\
    );
\v_g[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_g(5),
      I1 => data_g(3),
      O => \v_g[14]_i_14_n_0\
    );
\v_g[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \v_g_reg[15]_i_4_n_0\,
      I1 => \v_g_reg[15]_i_3_n_6\,
      I2 => data_g(7),
      O => \v_g[14]_i_2_n_0\
    );
\v_g[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \v_g_reg[15]_i_4_n_0\,
      I1 => \v_g_reg[15]_i_3_n_7\,
      I2 => data_g(6),
      O => \v_g[14]_i_3_n_0\
    );
\v_g[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \v_g_reg[15]_i_4_n_0\,
      I1 => \v_g_reg[14]_i_10_n_4\,
      I2 => data_g(5),
      O => \v_g[14]_i_4_n_0\
    );
\v_g[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \v_g_reg[14]_i_10_n_5\,
      I1 => \v_g_reg[15]_i_4_n_5\,
      I2 => data_g(4),
      O => \v_g[14]_i_5_n_0\
    );
\v_g[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \v_g[14]_i_2_n_0\,
      I1 => \v_g_reg[15]_i_4_n_0\,
      I2 => \v_g_reg[15]_i_3_n_1\,
      I3 => data_g(8),
      O => \v_g[14]_i_6_n_0\
    );
\v_g[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \v_g_reg[15]_i_4_n_0\,
      I1 => \v_g_reg[15]_i_3_n_6\,
      I2 => data_g(7),
      I3 => \v_g[14]_i_3_n_0\,
      O => \v_g[14]_i_7_n_0\
    );
\v_g[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \v_g_reg[15]_i_4_n_0\,
      I1 => \v_g_reg[15]_i_3_n_7\,
      I2 => data_g(6),
      I3 => \v_g[14]_i_4_n_0\,
      O => \v_g[14]_i_8_n_0\
    );
\v_g[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \v_g_reg[15]_i_4_n_0\,
      I1 => \v_g_reg[14]_i_10_n_4\,
      I2 => data_g(5),
      I3 => \v_g[14]_i_5_n_0\,
      O => \v_g[14]_i_9_n_0\
    );
\v_g[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => data_g(8),
      I1 => \v_g_reg[15]_i_3_n_1\,
      I2 => \v_g_reg[15]_i_4_n_0\,
      O => \v_g[15]_i_2_n_0\
    );
\v_g[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_g(8),
      O => \v_g[15]_i_5_n_0\
    );
\v_g[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_g(7),
      O => \v_g[15]_i_6_n_0\
    );
\v_g[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_g(8),
      I1 => data_g(6),
      O => \v_g[15]_i_7_n_0\
    );
\v_g[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_g(1),
      I1 => data_g(3),
      O => \v_g[2]_i_2_n_0\
    );
\v_g[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_g0(1),
      I1 => data_g(2),
      O => \v_g[2]_i_3_n_0\
    );
\v_g[2]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_g(1),
      O => \v_g[2]_i_4_n_0\
    );
\v_g[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v_g_reg[2]_i_1_n_4\,
      I1 => y_g0(1),
      O => v_g0(3)
    );
\v_g[6]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_g(2),
      I1 => data_g(4),
      O => \v_g[6]_i_10_n_0\
    );
\v_g[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \v_g_reg[10]_i_10_n_5\,
      I1 => \v_g_reg[6]_i_2_n_5\,
      I2 => y_g0(1),
      O => \v_g[6]_i_3_n_0\
    );
\v_g[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v_g_reg[6]_i_2_n_6\,
      I1 => \v_g_reg[10]_i_10_n_6\,
      O => \v_g[6]_i_4_n_0\
    );
\v_g[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v_g_reg[6]_i_2_n_7\,
      I1 => data_g(1),
      O => \v_g[6]_i_5_n_0\
    );
\v_g[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \v_g_reg[2]_i_1_n_4\,
      I1 => y_g0(1),
      O => \v_g[6]_i_6_n_0\
    );
\v_g[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_g(5),
      I1 => data_g(7),
      O => \v_g[6]_i_7_n_0\
    );
\v_g[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_g(4),
      I1 => data_g(6),
      O => \v_g[6]_i_8_n_0\
    );
\v_g[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_g(3),
      I1 => data_g(5),
      O => \v_g[6]_i_9_n_0\
    );
\v_g_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_g0(0),
      Q => v_g(0)
    );
\v_g_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_g0(10),
      Q => v_g(10)
    );
\v_g_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_g_reg[6]_i_1_n_0\,
      CO(3) => \v_g_reg[10]_i_1_n_0\,
      CO(2) => \v_g_reg[10]_i_1_n_1\,
      CO(1) => \v_g_reg[10]_i_1_n_2\,
      CO(0) => \v_g_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \v_g[10]_i_2_n_0\,
      DI(2) => \v_g[10]_i_3_n_0\,
      DI(1) => \v_g[10]_i_4_n_0\,
      DI(0) => \v_g[10]_i_5_n_0\,
      O(3 downto 0) => v_g0(10 downto 7),
      S(3) => \v_g[10]_i_6_n_0\,
      S(2) => \v_g[10]_i_7_n_0\,
      S(1) => \v_g[10]_i_8_n_0\,
      S(0) => \v_g[10]_i_9_n_0\
    );
\v_g_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \v_g_reg[10]_i_10_n_0\,
      CO(2) => \v_g_reg[10]_i_10_n_1\,
      CO(1) => \v_g_reg[10]_i_10_n_2\,
      CO(0) => \v_g_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => data_g(4 downto 2),
      DI(0) => '0',
      O(3) => \v_g_reg[10]_i_10_n_4\,
      O(2) => \v_g_reg[10]_i_10_n_5\,
      O(1) => \v_g_reg[10]_i_10_n_6\,
      O(0) => \NLW_v_g_reg[10]_i_10_O_UNCONNECTED\(0),
      S(3) => \v_g[10]_i_11_n_0\,
      S(2) => \v_g[10]_i_12_n_0\,
      S(1) => \v_g[10]_i_13_n_0\,
      S(0) => data_g(1)
    );
\v_g_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_g0(11),
      Q => v_g(11)
    );
\v_g_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_g0(12),
      Q => v_g(12)
    );
\v_g_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_g0(13),
      Q => v_g(13)
    );
\v_g_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_g0(14),
      Q => v_g(14)
    );
\v_g_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_g_reg[10]_i_1_n_0\,
      CO(3) => \v_g_reg[14]_i_1_n_0\,
      CO(2) => \v_g_reg[14]_i_1_n_1\,
      CO(1) => \v_g_reg[14]_i_1_n_2\,
      CO(0) => \v_g_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \v_g[14]_i_2_n_0\,
      DI(2) => \v_g[14]_i_3_n_0\,
      DI(1) => \v_g[14]_i_4_n_0\,
      DI(0) => \v_g[14]_i_5_n_0\,
      O(3 downto 0) => v_g0(14 downto 11),
      S(3) => \v_g[14]_i_6_n_0\,
      S(2) => \v_g[14]_i_7_n_0\,
      S(1) => \v_g[14]_i_8_n_0\,
      S(0) => \v_g[14]_i_9_n_0\
    );
\v_g_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_g_reg[10]_i_10_n_0\,
      CO(3) => \v_g_reg[14]_i_10_n_0\,
      CO(2) => \v_g_reg[14]_i_10_n_1\,
      CO(1) => \v_g_reg[14]_i_10_n_2\,
      CO(0) => \v_g_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_g(8 downto 5),
      O(3) => \v_g_reg[14]_i_10_n_4\,
      O(2) => \v_g_reg[14]_i_10_n_5\,
      O(1) => \v_g_reg[14]_i_10_n_6\,
      O(0) => \v_g_reg[14]_i_10_n_7\,
      S(3) => \v_g[14]_i_11_n_0\,
      S(2) => \v_g[14]_i_12_n_0\,
      S(1) => \v_g[14]_i_13_n_0\,
      S(0) => \v_g[14]_i_14_n_0\
    );
\v_g_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_g0(15),
      Q => v_g(15)
    );
\v_g_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_g_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_v_g_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_v_g_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => v_g0(15),
      S(3 downto 1) => B"000",
      S(0) => \v_g[15]_i_2_n_0\
    );
\v_g_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_g_reg[14]_i_10_n_0\,
      CO(3) => \NLW_v_g_reg[15]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \v_g_reg[15]_i_3_n_1\,
      CO(1) => \NLW_v_g_reg[15]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \v_g_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_v_g_reg[15]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \v_g_reg[15]_i_3_n_6\,
      O(0) => \v_g_reg[15]_i_3_n_7\,
      S(3 downto 2) => B"01",
      S(1 downto 0) => data_g(8 downto 7)
    );
\v_g_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_g_reg[6]_i_2_n_0\,
      CO(3) => \v_g_reg[15]_i_4_n_0\,
      CO(2) => \NLW_v_g_reg[15]_i_4_CO_UNCONNECTED\(2),
      CO(1) => \v_g_reg[15]_i_4_n_2\,
      CO(0) => \v_g_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => data_g(8 downto 6),
      O(3) => \NLW_v_g_reg[15]_i_4_O_UNCONNECTED\(3),
      O(2) => \v_g_reg[15]_i_4_n_5\,
      O(1) => \v_g_reg[15]_i_4_n_6\,
      O(0) => \v_g_reg[15]_i_4_n_7\,
      S(3) => '1',
      S(2) => \v_g[15]_i_5_n_0\,
      S(1) => \v_g[15]_i_6_n_0\,
      S(0) => \v_g[15]_i_7_n_0\
    );
\v_g_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_g0(1),
      Q => v_g(1)
    );
\v_g_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_g0(2),
      Q => v_g(2)
    );
\v_g_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \v_g_reg[2]_i_1_n_0\,
      CO(2) => \v_g_reg[2]_i_1_n_1\,
      CO(1) => \v_g_reg[2]_i_1_n_2\,
      CO(0) => \v_g_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => data_g(1),
      DI(2) => y_g0(1),
      DI(1 downto 0) => B"01",
      O(3) => \v_g_reg[2]_i_1_n_4\,
      O(2 downto 1) => v_g0(2 downto 1),
      O(0) => \NLW_v_g_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \v_g[2]_i_2_n_0\,
      S(2) => \v_g[2]_i_3_n_0\,
      S(1) => \v_g[2]_i_4_n_0\,
      S(0) => y_g0(1)
    );
\v_g_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_g0(3),
      Q => v_g(3)
    );
\v_g_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_g0(4),
      Q => v_g(4)
    );
\v_g_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_g0(5),
      Q => v_g(5)
    );
\v_g_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_g0(6),
      Q => v_g(6)
    );
\v_g_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \v_g_reg[6]_i_1_n_0\,
      CO(2) => \v_g_reg[6]_i_1_n_1\,
      CO(1) => \v_g_reg[6]_i_1_n_2\,
      CO(0) => \v_g_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => y_g0(1),
      DI(2) => \v_g_reg[6]_i_2_n_6\,
      DI(1) => \v_g_reg[6]_i_2_n_7\,
      DI(0) => \v_g_reg[2]_i_1_n_4\,
      O(3 downto 1) => v_g0(6 downto 4),
      O(0) => \NLW_v_g_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \v_g[6]_i_3_n_0\,
      S(2) => \v_g[6]_i_4_n_0\,
      S(1) => \v_g[6]_i_5_n_0\,
      S(0) => \v_g[6]_i_6_n_0\
    );
\v_g_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \v_g_reg[2]_i_1_n_0\,
      CO(3) => \v_g_reg[6]_i_2_n_0\,
      CO(2) => \v_g_reg[6]_i_2_n_1\,
      CO(1) => \v_g_reg[6]_i_2_n_2\,
      CO(0) => \v_g_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_g(5 downto 2),
      O(3) => \v_g_reg[6]_i_2_n_4\,
      O(2) => \v_g_reg[6]_i_2_n_5\,
      O(1) => \v_g_reg[6]_i_2_n_6\,
      O(0) => \v_g_reg[6]_i_2_n_7\,
      S(3) => \v_g[6]_i_7_n_0\,
      S(2) => \v_g[6]_i_8_n_0\,
      S(1) => \v_g[6]_i_9_n_0\,
      S(0) => \v_g[6]_i_10_n_0\
    );
\v_g_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_g0(7),
      Q => v_g(7)
    );
\v_g_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_g0(8),
      Q => v_g(8)
    );
\v_g_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => v_g0(9),
      Q => v_g(9)
    );
\v_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => data_r(3),
      Q => v_r(10)
    );
\v_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => data_r(4),
      Q => v_r(11)
    );
\v_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => data_r(5),
      Q => v_r(12)
    );
\v_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => data_r(6),
      Q => v_r(13)
    );
\v_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => data_r(7),
      Q => v_r(14)
    );
\v_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => data_r(8),
      Q => v_r(15)
    );
\v_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => data_r(1),
      Q => v_r(8)
    );
\v_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => data_r(2),
      Q => v_r(9)
    );
\vsync_dly_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => in_vsync,
      Q => vsync_dly(0)
    );
\vsync_dly_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => vsync_dly(0),
      Q => vsync_dly(1)
    );
\vsync_dly_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => vsync_dly(1),
      Q => csc_vsync
    );
\vsync_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => csc_vsync,
      I1 => s_csc_en,
      I2 => in_vsync,
      O => in_vsync_1
    );
\y_b[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(8),
      I1 => data_b(6),
      O => \y_b[10]_i_11_n_0\
    );
\y_b[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(7),
      I1 => data_b(5),
      O => \y_b[10]_i_12_n_0\
    );
\y_b[10]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(6),
      I1 => data_b(4),
      O => \y_b[10]_i_13_n_0\
    );
\y_b[10]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(5),
      I1 => data_b(3),
      O => \y_b[10]_i_14_n_0\
    );
\y_b[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => data_b(6),
      I1 => \y_b_reg[13]_i_7_n_7\,
      I2 => data_b(4),
      O => \y_b[10]_i_2_n_0\
    );
\y_b[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => data_b(5),
      I1 => \y_b_reg[10]_i_10_n_4\,
      I2 => data_b(3),
      O => \y_b[10]_i_3_n_0\
    );
\y_b[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => data_b(4),
      I1 => \y_b_reg[10]_i_10_n_5\,
      I2 => data_b(2),
      O => \y_b[10]_i_4_n_0\
    );
\y_b[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => data_b(3),
      I1 => \y_b_reg[10]_i_10_n_6\,
      I2 => v_b0(1),
      O => \y_b[10]_i_5_n_0\
    );
\y_b[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => data_b(4),
      I1 => \y_b_reg[13]_i_7_n_7\,
      I2 => data_b(6),
      I3 => data_b(7),
      I4 => \y_b_reg[13]_i_7_n_6\,
      I5 => data_b(5),
      O => \y_b[10]_i_6_n_0\
    );
\y_b[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => data_b(3),
      I1 => \y_b_reg[10]_i_10_n_4\,
      I2 => data_b(5),
      I3 => data_b(6),
      I4 => \y_b_reg[13]_i_7_n_7\,
      I5 => data_b(4),
      O => \y_b[10]_i_7_n_0\
    );
\y_b[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => data_b(2),
      I1 => \y_b_reg[10]_i_10_n_5\,
      I2 => data_b(4),
      I3 => data_b(5),
      I4 => \y_b_reg[10]_i_10_n_4\,
      I5 => data_b(3),
      O => \y_b[10]_i_8_n_0\
    );
\y_b[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => v_b0(1),
      I1 => \y_b_reg[10]_i_10_n_6\,
      I2 => data_b(3),
      I3 => data_b(4),
      I4 => \y_b_reg[10]_i_10_n_5\,
      I5 => data_b(2),
      O => \y_b[10]_i_9_n_0\
    );
\y_b[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => data_b(8),
      I1 => \y_b_reg[13]_i_7_n_1\,
      I2 => data_b(6),
      O => \y_b[13]_i_2_n_0\
    );
\y_b[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => data_b(7),
      I1 => \y_b_reg[13]_i_7_n_6\,
      I2 => data_b(5),
      O => \y_b[13]_i_3_n_0\
    );
\y_b[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_b(7),
      I1 => data_b(8),
      O => \y_b[13]_i_4_n_0\
    );
\y_b[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => data_b(6),
      I1 => \y_b_reg[13]_i_7_n_1\,
      I2 => data_b(8),
      I3 => data_b(7),
      O => \y_b[13]_i_5_n_0\
    );
\y_b[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => data_b(5),
      I1 => \y_b_reg[13]_i_7_n_6\,
      I2 => data_b(7),
      I3 => data_b(8),
      I4 => \y_b_reg[13]_i_7_n_1\,
      I5 => data_b(6),
      O => \y_b[13]_i_6_n_0\
    );
\y_b[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(4),
      I1 => data_b(2),
      O => \y_b[2]_i_2_n_0\
    );
\y_b[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(3),
      I1 => v_b0(1),
      O => \y_b[2]_i_3_n_0\
    );
\y_b[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(2),
      I1 => data_b(0),
      O => \y_b[2]_i_4_n_0\
    );
\y_b[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => data_b(2),
      I1 => \y_b_reg[10]_i_10_n_7\,
      I2 => data_b(0),
      O => \y_b[6]_i_2_n_0\
    );
\y_b[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => data_b(2),
      I1 => \y_b_reg[10]_i_10_n_7\,
      I2 => data_b(0),
      O => \y_b[6]_i_3_n_0\
    );
\y_b[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \y_b_reg[2]_i_1_n_5\,
      I1 => data_b(0),
      O => \y_b[6]_i_4_n_0\
    );
\y_b[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => data_b(0),
      I1 => \y_b_reg[10]_i_10_n_7\,
      I2 => data_b(2),
      I3 => data_b(3),
      I4 => \y_b_reg[10]_i_10_n_6\,
      I5 => v_b0(1),
      O => \y_b[6]_i_5_n_0\
    );
\y_b[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => data_b(2),
      I1 => \y_b_reg[10]_i_10_n_7\,
      I2 => data_b(0),
      I3 => v_b0(1),
      I4 => \y_b_reg[2]_i_1_n_4\,
      O => \y_b[6]_i_6_n_0\
    );
\y_b[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => data_b(0),
      I1 => \y_b_reg[2]_i_1_n_5\,
      I2 => \y_b_reg[2]_i_1_n_4\,
      I3 => v_b0(1),
      O => \y_b[6]_i_7_n_0\
    );
\y_b[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_b(0),
      I1 => \y_b_reg[2]_i_1_n_5\,
      O => \y_b[6]_i_8_n_0\
    );
\y_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => data_b(0),
      Q => y_b(0)
    );
\y_b_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_b0(10),
      Q => y_b(10)
    );
\y_b_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_b_reg[6]_i_1_n_0\,
      CO(3) => \y_b_reg[10]_i_1_n_0\,
      CO(2) => \y_b_reg[10]_i_1_n_1\,
      CO(1) => \y_b_reg[10]_i_1_n_2\,
      CO(0) => \y_b_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_b[10]_i_2_n_0\,
      DI(2) => \y_b[10]_i_3_n_0\,
      DI(1) => \y_b[10]_i_4_n_0\,
      DI(0) => \y_b[10]_i_5_n_0\,
      O(3 downto 0) => y_b0(10 downto 7),
      S(3) => \y_b[10]_i_6_n_0\,
      S(2) => \y_b[10]_i_7_n_0\,
      S(1) => \y_b[10]_i_8_n_0\,
      S(0) => \y_b[10]_i_9_n_0\
    );
\y_b_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_b_reg[2]_i_1_n_0\,
      CO(3) => \y_b_reg[10]_i_10_n_0\,
      CO(2) => \y_b_reg[10]_i_10_n_1\,
      CO(1) => \y_b_reg[10]_i_10_n_2\,
      CO(0) => \y_b_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_b(8 downto 5),
      O(3) => \y_b_reg[10]_i_10_n_4\,
      O(2) => \y_b_reg[10]_i_10_n_5\,
      O(1) => \y_b_reg[10]_i_10_n_6\,
      O(0) => \y_b_reg[10]_i_10_n_7\,
      S(3) => \y_b[10]_i_11_n_0\,
      S(2) => \y_b[10]_i_12_n_0\,
      S(1) => \y_b[10]_i_13_n_0\,
      S(0) => \y_b[10]_i_14_n_0\
    );
\y_b_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_b0(11),
      Q => y_b(11)
    );
\y_b_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_b0(12),
      Q => y_b(12)
    );
\y_b_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_b0(13),
      Q => y_b(13)
    );
\y_b_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_b_reg[10]_i_1_n_0\,
      CO(3 downto 2) => \NLW_y_b_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_b_reg[13]_i_1_n_2\,
      CO(0) => \y_b_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \y_b[13]_i_2_n_0\,
      DI(0) => \y_b[13]_i_3_n_0\,
      O(3) => \NLW_y_b_reg[13]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => y_b0(13 downto 11),
      S(3) => '0',
      S(2) => \y_b[13]_i_4_n_0\,
      S(1) => \y_b[13]_i_5_n_0\,
      S(0) => \y_b[13]_i_6_n_0\
    );
\y_b_reg[13]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_b_reg[10]_i_10_n_0\,
      CO(3) => \NLW_y_b_reg[13]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \y_b_reg[13]_i_7_n_1\,
      CO(1) => \NLW_y_b_reg[13]_i_7_CO_UNCONNECTED\(1),
      CO(0) => \y_b_reg[13]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_y_b_reg[13]_i_7_O_UNCONNECTED\(3 downto 2),
      O(1) => \y_b_reg[13]_i_7_n_6\,
      O(0) => \y_b_reg[13]_i_7_n_7\,
      S(3 downto 2) => B"01",
      S(1 downto 0) => data_b(8 downto 7)
    );
\y_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_b0(1),
      Q => y_b(1)
    );
\y_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_b0(2),
      Q => y_b(2)
    );
\y_b_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_b_reg[2]_i_1_n_0\,
      CO(2) => \y_b_reg[2]_i_1_n_1\,
      CO(1) => \y_b_reg[2]_i_1_n_2\,
      CO(0) => \y_b_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => data_b(4 downto 2),
      DI(0) => '0',
      O(3) => \y_b_reg[2]_i_1_n_4\,
      O(2) => \y_b_reg[2]_i_1_n_5\,
      O(1 downto 0) => y_b0(2 downto 1),
      S(3) => \y_b[2]_i_2_n_0\,
      S(2) => \y_b[2]_i_3_n_0\,
      S(1) => \y_b[2]_i_4_n_0\,
      S(0) => v_b0(1)
    );
\y_b_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_b0(3),
      Q => y_b(3)
    );
\y_b_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_b0(4),
      Q => y_b(4)
    );
\y_b_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_b0(5),
      Q => y_b(5)
    );
\y_b_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_b0(6),
      Q => y_b(6)
    );
\y_b_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_b_reg[6]_i_1_n_0\,
      CO(2) => \y_b_reg[6]_i_1_n_1\,
      CO(1) => \y_b_reg[6]_i_1_n_2\,
      CO(0) => \y_b_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_b[6]_i_2_n_0\,
      DI(2) => \y_b[6]_i_3_n_0\,
      DI(1) => \y_b[6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => y_b0(6 downto 3),
      S(3) => \y_b[6]_i_5_n_0\,
      S(2) => \y_b[6]_i_6_n_0\,
      S(1) => \y_b[6]_i_7_n_0\,
      S(0) => \y_b[6]_i_8_n_0\
    );
\y_b_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_b0(7),
      Q => y_b(7)
    );
\y_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_b0(8),
      Q => y_b(8)
    );
\y_b_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_b0(9),
      Q => y_b(9)
    );
\y_g[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_g(5),
      I1 => \y_g_reg[16]_i_5_n_7\,
      I2 => data_g(2),
      O => \y_g[10]_i_2_n_0\
    );
\y_g[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_g(4),
      I1 => \y_g_reg[6]_i_2_n_4\,
      I2 => data_g(1),
      O => \y_g[10]_i_3_n_0\
    );
\y_g[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_g(1),
      I1 => data_g(4),
      I2 => \y_g_reg[6]_i_2_n_4\,
      O => \y_g[10]_i_4_n_0\
    );
\y_g[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_g(6),
      I1 => \y_g_reg[16]_i_5_n_6\,
      I2 => data_g(3),
      I3 => \y_g[10]_i_2_n_0\,
      O => \y_g[10]_i_5_n_0\
    );
\y_g[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_g(5),
      I1 => \y_g_reg[16]_i_5_n_7\,
      I2 => data_g(2),
      I3 => \y_g[10]_i_3_n_0\,
      O => \y_g[10]_i_6_n_0\
    );
\y_g[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => data_g(4),
      I1 => \y_g_reg[6]_i_2_n_4\,
      I2 => data_g(1),
      I3 => \y_g_reg[6]_i_2_n_5\,
      I4 => data_g(3),
      O => \y_g[10]_i_7_n_0\
    );
\y_g[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_g(3),
      I1 => \y_g_reg[6]_i_2_n_5\,
      I2 => y_g0(1),
      O => \y_g[10]_i_8_n_0\
    );
\y_g[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_g(6),
      I1 => \y_g_reg[16]_i_5_n_0\,
      O => \y_g[14]_i_2_n_0\
    );
\y_g[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => data_g(8),
      I1 => \y_g_reg[16]_i_5_n_0\,
      I2 => data_g(5),
      O => \y_g[14]_i_3_n_0\
    );
\y_g[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_g(7),
      I1 => \y_g_reg[16]_i_5_n_5\,
      I2 => data_g(4),
      O => \y_g[14]_i_4_n_0\
    );
\y_g[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_g(6),
      I1 => \y_g_reg[16]_i_5_n_6\,
      I2 => data_g(3),
      O => \y_g[14]_i_5_n_0\
    );
\y_g[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => data_g(6),
      I1 => \y_g_reg[16]_i_5_n_0\,
      I2 => data_g(7),
      O => \y_g[14]_i_6_n_0\
    );
\y_g[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => data_g(5),
      I1 => data_g(8),
      I2 => \y_g_reg[16]_i_5_n_0\,
      I3 => data_g(6),
      O => \y_g[14]_i_7_n_0\
    );
\y_g[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \y_g[14]_i_4_n_0\,
      I1 => \y_g_reg[16]_i_5_n_0\,
      I2 => data_g(8),
      I3 => data_g(5),
      O => \y_g[14]_i_8_n_0\
    );
\y_g[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_g(7),
      I1 => \y_g_reg[16]_i_5_n_5\,
      I2 => data_g(4),
      I3 => \y_g[14]_i_5_n_0\,
      O => \y_g[14]_i_9_n_0\
    );
\y_g[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_g(7),
      I1 => \y_g_reg[16]_i_5_n_0\,
      O => \y_g[16]_i_2_n_0\
    );
\y_g[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_g(8),
      I1 => \y_g_reg[16]_i_5_n_0\,
      O => \y_g[16]_i_3_n_0\
    );
\y_g[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => data_g(7),
      I1 => \y_g_reg[16]_i_5_n_0\,
      I2 => data_g(8),
      O => \y_g[16]_i_4_n_0\
    );
\y_g[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_g(8),
      O => \y_g[16]_i_6_n_0\
    );
\y_g[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_g(7),
      O => \y_g[16]_i_7_n_0\
    );
\y_g[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_g(8),
      I1 => data_g(6),
      O => \y_g[16]_i_8_n_0\
    );
\y_g[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_g(1),
      I1 => data_g(3),
      O => \y_g[2]_i_2_n_0\
    );
\y_g[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_g0(1),
      I1 => data_g(2),
      O => \y_g[2]_i_3_n_0\
    );
\y_g[2]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_g(1),
      O => \y_g[2]_i_4_n_0\
    );
\y_g[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_g_reg[6]_i_2_n_6\,
      I1 => data_g(2),
      O => \y_g[6]_i_3_n_0\
    );
\y_g[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_g_reg[6]_i_2_n_7\,
      I1 => data_g(1),
      O => \y_g[6]_i_4_n_0\
    );
\y_g[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_g_reg[2]_i_1_n_4\,
      I1 => y_g0(1),
      O => \y_g[6]_i_5_n_0\
    );
\y_g[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_g(5),
      I1 => data_g(7),
      O => \y_g[6]_i_6_n_0\
    );
\y_g[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_g(4),
      I1 => data_g(6),
      O => \y_g[6]_i_7_n_0\
    );
\y_g[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_g(3),
      I1 => data_g(5),
      O => \y_g[6]_i_8_n_0\
    );
\y_g[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => data_g(2),
      I1 => data_g(4),
      O => \y_g[6]_i_9_n_0\
    );
\y_g_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_g0(10),
      Q => y_g(10)
    );
\y_g_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_g_reg[6]_i_1_n_0\,
      CO(3) => \y_g_reg[10]_i_1_n_0\,
      CO(2) => \y_g_reg[10]_i_1_n_1\,
      CO(1) => \y_g_reg[10]_i_1_n_2\,
      CO(0) => \y_g_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_g[10]_i_2_n_0\,
      DI(2) => \y_g[10]_i_3_n_0\,
      DI(1) => \y_g[10]_i_4_n_0\,
      DI(0) => y_g0(1),
      O(3 downto 0) => y_g0(10 downto 7),
      S(3) => \y_g[10]_i_5_n_0\,
      S(2) => \y_g[10]_i_6_n_0\,
      S(1) => \y_g[10]_i_7_n_0\,
      S(0) => \y_g[10]_i_8_n_0\
    );
\y_g_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_g0(11),
      Q => y_g(11)
    );
\y_g_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_g0(12),
      Q => y_g(12)
    );
\y_g_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_g0(13),
      Q => y_g(13)
    );
\y_g_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_g0(14),
      Q => y_g(14)
    );
\y_g_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_g_reg[10]_i_1_n_0\,
      CO(3) => \y_g_reg[14]_i_1_n_0\,
      CO(2) => \y_g_reg[14]_i_1_n_1\,
      CO(1) => \y_g_reg[14]_i_1_n_2\,
      CO(0) => \y_g_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_g[14]_i_2_n_0\,
      DI(2) => \y_g[14]_i_3_n_0\,
      DI(1) => \y_g[14]_i_4_n_0\,
      DI(0) => \y_g[14]_i_5_n_0\,
      O(3 downto 0) => y_g0(14 downto 11),
      S(3) => \y_g[14]_i_6_n_0\,
      S(2) => \y_g[14]_i_7_n_0\,
      S(1) => \y_g[14]_i_8_n_0\,
      S(0) => \y_g[14]_i_9_n_0\
    );
\y_g_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_g0(15),
      Q => y_g(15)
    );
\y_g_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_g0(16),
      Q => y_g(16)
    );
\y_g_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_g_reg[14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_y_g_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \y_g_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \y_g[16]_i_2_n_0\,
      O(3 downto 2) => \NLW_y_g_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => y_g0(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \y_g[16]_i_3_n_0\,
      S(0) => \y_g[16]_i_4_n_0\
    );
\y_g_reg[16]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_g_reg[6]_i_2_n_0\,
      CO(3) => \y_g_reg[16]_i_5_n_0\,
      CO(2) => \NLW_y_g_reg[16]_i_5_CO_UNCONNECTED\(2),
      CO(1) => \y_g_reg[16]_i_5_n_2\,
      CO(0) => \y_g_reg[16]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => data_g(8 downto 6),
      O(3) => \NLW_y_g_reg[16]_i_5_O_UNCONNECTED\(3),
      O(2) => \y_g_reg[16]_i_5_n_5\,
      O(1) => \y_g_reg[16]_i_5_n_6\,
      O(0) => \y_g_reg[16]_i_5_n_7\,
      S(3) => '1',
      S(2) => \y_g[16]_i_6_n_0\,
      S(1) => \y_g[16]_i_7_n_0\,
      S(0) => \y_g[16]_i_8_n_0\
    );
\y_g_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_g0(1),
      Q => y_g(1)
    );
\y_g_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_g0(2),
      Q => y_g(2)
    );
\y_g_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_g_reg[2]_i_1_n_0\,
      CO(2) => \y_g_reg[2]_i_1_n_1\,
      CO(1) => \y_g_reg[2]_i_1_n_2\,
      CO(0) => \y_g_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => data_g(1),
      DI(2) => y_g0(1),
      DI(1 downto 0) => B"01",
      O(3) => \y_g_reg[2]_i_1_n_4\,
      O(2) => \y_g_reg[2]_i_1_n_5\,
      O(1) => y_g0(2),
      O(0) => v_g0(0),
      S(3) => \y_g[2]_i_2_n_0\,
      S(2) => \y_g[2]_i_3_n_0\,
      S(1) => \y_g[2]_i_4_n_0\,
      S(0) => y_g0(1)
    );
\y_g_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_g0(3),
      Q => y_g(3)
    );
\y_g_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_g0(4),
      Q => y_g(4)
    );
\y_g_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_g0(5),
      Q => y_g(5)
    );
\y_g_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_g0(6),
      Q => y_g(6)
    );
\y_g_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_g_reg[6]_i_1_n_0\,
      CO(2) => \y_g_reg[6]_i_1_n_1\,
      CO(1) => \y_g_reg[6]_i_1_n_2\,
      CO(0) => \y_g_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_g_reg[6]_i_2_n_6\,
      DI(2) => \y_g_reg[6]_i_2_n_7\,
      DI(1) => \y_g_reg[2]_i_1_n_4\,
      DI(0) => '0',
      O(3 downto 0) => y_g0(6 downto 3),
      S(3) => \y_g[6]_i_3_n_0\,
      S(2) => \y_g[6]_i_4_n_0\,
      S(1) => \y_g[6]_i_5_n_0\,
      S(0) => \y_g_reg[2]_i_1_n_5\
    );
\y_g_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_g_reg[2]_i_1_n_0\,
      CO(3) => \y_g_reg[6]_i_2_n_0\,
      CO(2) => \y_g_reg[6]_i_2_n_1\,
      CO(1) => \y_g_reg[6]_i_2_n_2\,
      CO(0) => \y_g_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_g(5 downto 2),
      O(3) => \y_g_reg[6]_i_2_n_4\,
      O(2) => \y_g_reg[6]_i_2_n_5\,
      O(1) => \y_g_reg[6]_i_2_n_6\,
      O(0) => \y_g_reg[6]_i_2_n_7\,
      S(3) => \y_g[6]_i_6_n_0\,
      S(2) => \y_g[6]_i_7_n_0\,
      S(1) => \y_g[6]_i_8_n_0\,
      S(0) => \y_g[6]_i_9_n_0\
    );
\y_g_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_g0(7),
      Q => y_g(7)
    );
\y_g_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_g0(8),
      Q => y_g(8)
    );
\y_g_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_g0(9),
      Q => y_g(9)
    );
\y_r[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_r(7),
      I1 => \y_r_reg[13]_i_7_n_6\,
      I2 => data_r(4),
      O => \y_r[13]_i_2_n_0\
    );
\y_r[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_r(6),
      I1 => \y_r_reg[13]_i_7_n_7\,
      I2 => data_r(3),
      O => \y_r[13]_i_3_n_0\
    );
\y_r[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => data_r(5),
      I1 => \y_r_reg[13]_i_7_n_1\,
      I2 => data_r(8),
      I3 => data_r(6),
      O => \y_r[13]_i_4_n_0\
    );
\y_r[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_r[13]_i_2_n_0\,
      I1 => \y_r_reg[13]_i_7_n_1\,
      I2 => data_r(8),
      I3 => data_r(5),
      O => \y_r[13]_i_5_n_0\
    );
\y_r[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_r(7),
      I1 => \y_r_reg[13]_i_7_n_6\,
      I2 => data_r(4),
      I3 => \y_r[13]_i_3_n_0\,
      O => \y_r[13]_i_6_n_0\
    );
\y_r[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_r(4),
      I1 => data_r(2),
      O => \y_r[1]_i_2_n_0\
    );
\y_r[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_r(3),
      I1 => data_r(1),
      O => \y_r[1]_i_3_n_0\
    );
\y_r[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_r(2),
      I1 => data_r(0),
      O => \y_r[1]_i_4_n_0\
    );
\y_r[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_r_reg[5]_i_2_n_7\,
      I1 => data_r(2),
      O => \y_r[5]_i_3_n_0\
    );
\y_r[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_r_reg[1]_i_1_n_4\,
      I1 => data_r(1),
      O => \y_r[5]_i_4_n_0\
    );
\y_r[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_r_reg[1]_i_1_n_5\,
      I1 => data_r(0),
      O => \y_r[5]_i_5_n_0\
    );
\y_r[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_r(8),
      I1 => data_r(6),
      O => \y_r[5]_i_6_n_0\
    );
\y_r[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_r(7),
      I1 => data_r(5),
      O => \y_r[5]_i_7_n_0\
    );
\y_r[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_r(6),
      I1 => data_r(4),
      O => \y_r[5]_i_8_n_0\
    );
\y_r[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_r(5),
      I1 => data_r(3),
      O => \y_r[5]_i_9_n_0\
    );
\y_r[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_r(5),
      I1 => \y_r_reg[5]_i_2_n_4\,
      I2 => data_r(2),
      O => \y_r[9]_i_2_n_0\
    );
\y_r[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_r(4),
      I1 => \y_r_reg[5]_i_2_n_5\,
      I2 => data_r(1),
      O => \y_r[9]_i_3_n_0\
    );
\y_r[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_r(1),
      I1 => data_r(4),
      I2 => \y_r_reg[5]_i_2_n_5\,
      O => \y_r[9]_i_4_n_0\
    );
\y_r[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_r(6),
      I1 => \y_r_reg[13]_i_7_n_7\,
      I2 => data_r(3),
      I3 => \y_r[9]_i_2_n_0\,
      O => \y_r[9]_i_5_n_0\
    );
\y_r[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => data_r(5),
      I1 => \y_r_reg[5]_i_2_n_4\,
      I2 => data_r(2),
      I3 => \y_r[9]_i_3_n_0\,
      O => \y_r[9]_i_6_n_0\
    );
\y_r[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => data_r(4),
      I1 => \y_r_reg[5]_i_2_n_5\,
      I2 => data_r(1),
      I3 => \y_r_reg[5]_i_2_n_6\,
      I4 => data_r(3),
      O => \y_r[9]_i_7_n_0\
    );
\y_r[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_r(3),
      I1 => \y_r_reg[5]_i_2_n_6\,
      I2 => data_r(0),
      O => \y_r[9]_i_8_n_0\
    );
\y_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => data_r(0),
      Q => y_r(0)
    );
\y_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_r0(10),
      Q => y_r(10)
    );
\y_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_r0(11),
      Q => y_r(11)
    );
\y_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_r0(12),
      Q => y_r(12)
    );
\y_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_r0(13),
      Q => y_r(13)
    );
\y_r_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_r_reg[9]_i_1_n_0\,
      CO(3) => \y_r_reg[13]_i_1_n_0\,
      CO(2) => \y_r_reg[13]_i_1_n_1\,
      CO(1) => \y_r_reg[13]_i_1_n_2\,
      CO(0) => \y_r_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => data_r(6),
      DI(1) => \y_r[13]_i_2_n_0\,
      DI(0) => \y_r[13]_i_3_n_0\,
      O(3 downto 0) => y_r0(13 downto 10),
      S(3) => data_r(7),
      S(2) => \y_r[13]_i_4_n_0\,
      S(1) => \y_r[13]_i_5_n_0\,
      S(0) => \y_r[13]_i_6_n_0\
    );
\y_r_reg[13]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_r_reg[5]_i_2_n_0\,
      CO(3) => \NLW_y_r_reg[13]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \y_r_reg[13]_i_7_n_1\,
      CO(1) => \NLW_y_r_reg[13]_i_7_CO_UNCONNECTED\(1),
      CO(0) => \y_r_reg[13]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_y_r_reg[13]_i_7_O_UNCONNECTED\(3 downto 2),
      O(1) => \y_r_reg[13]_i_7_n_6\,
      O(0) => \y_r_reg[13]_i_7_n_7\,
      S(3 downto 2) => B"01",
      S(1 downto 0) => data_r(8 downto 7)
    );
\y_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_r0(14),
      Q => y_r(14)
    );
\y_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_r0(15),
      Q => y_r(15)
    );
\y_r_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_r_reg[13]_i_1_n_0\,
      CO(3 downto 2) => \NLW_y_r_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => y_r0(15),
      CO(0) => \NLW_y_r_reg[15]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y_r_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => y_r0(14),
      S(3 downto 1) => B"001",
      S(0) => data_r(8)
    );
\y_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_r0(1),
      Q => y_r(1)
    );
\y_r_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_r_reg[1]_i_1_n_0\,
      CO(2) => \y_r_reg[1]_i_1_n_1\,
      CO(1) => \y_r_reg[1]_i_1_n_2\,
      CO(0) => \y_r_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => data_r(4 downto 2),
      DI(0) => '0',
      O(3) => \y_r_reg[1]_i_1_n_4\,
      O(2) => \y_r_reg[1]_i_1_n_5\,
      O(1) => \y_r_reg[1]_i_1_n_6\,
      O(0) => y_r0(1),
      S(3) => \y_r[1]_i_2_n_0\,
      S(2) => \y_r[1]_i_3_n_0\,
      S(1) => \y_r[1]_i_4_n_0\,
      S(0) => data_r(1)
    );
\y_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_r0(2),
      Q => y_r(2)
    );
\y_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_r0(3),
      Q => y_r(3)
    );
\y_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_r0(4),
      Q => y_r(4)
    );
\y_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_r0(5),
      Q => y_r(5)
    );
\y_r_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_r_reg[5]_i_1_n_0\,
      CO(2) => \y_r_reg[5]_i_1_n_1\,
      CO(1) => \y_r_reg[5]_i_1_n_2\,
      CO(0) => \y_r_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_r_reg[5]_i_2_n_7\,
      DI(2) => \y_r_reg[1]_i_1_n_4\,
      DI(1) => \y_r_reg[1]_i_1_n_5\,
      DI(0) => '0',
      O(3 downto 0) => y_r0(5 downto 2),
      S(3) => \y_r[5]_i_3_n_0\,
      S(2) => \y_r[5]_i_4_n_0\,
      S(1) => \y_r[5]_i_5_n_0\,
      S(0) => \y_r_reg[1]_i_1_n_6\
    );
\y_r_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_r_reg[1]_i_1_n_0\,
      CO(3) => \y_r_reg[5]_i_2_n_0\,
      CO(2) => \y_r_reg[5]_i_2_n_1\,
      CO(1) => \y_r_reg[5]_i_2_n_2\,
      CO(0) => \y_r_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_r(8 downto 5),
      O(3) => \y_r_reg[5]_i_2_n_4\,
      O(2) => \y_r_reg[5]_i_2_n_5\,
      O(1) => \y_r_reg[5]_i_2_n_6\,
      O(0) => \y_r_reg[5]_i_2_n_7\,
      S(3) => \y_r[5]_i_6_n_0\,
      S(2) => \y_r[5]_i_7_n_0\,
      S(1) => \y_r[5]_i_8_n_0\,
      S(0) => \y_r[5]_i_9_n_0\
    );
\y_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_r0(6),
      Q => y_r(6)
    );
\y_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_r0(7),
      Q => y_r(7)
    );
\y_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_r0(8),
      Q => y_r(8)
    );
\y_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1_n_0\,
      D => y_r0(9),
      Q => y_r(9)
    );
\y_r_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_r_reg[5]_i_1_n_0\,
      CO(3) => \y_r_reg[9]_i_1_n_0\,
      CO(2) => \y_r_reg[9]_i_1_n_1\,
      CO(1) => \y_r_reg[9]_i_1_n_2\,
      CO(0) => \y_r_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_r[9]_i_2_n_0\,
      DI(2) => \y_r[9]_i_3_n_0\,
      DI(1) => \y_r[9]_i_4_n_0\,
      DI(0) => data_r(0),
      O(3 downto 0) => y_r0(9 downto 6),
      S(3) => \y_r[9]_i_5_n_0\,
      S(2) => \y_r[9]_i_6_n_0\,
      S(1) => \y_r[9]_i_7_n_0\,
      S(0) => \y_r[9]_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_isp_dgain is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_dgain_gain_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \s_dgain_gain_reg[7]\ : out STD_LOGIC;
    in_href : out STD_LOGIC;
    \href_dly_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_vsync : out STD_LOGIC;
    \data_2_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_0_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_0_reg[6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_0[10]_i_11_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_0[10]_i_11_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_0_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_0_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_0[10]_i_8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_0[10]_i_8_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_0[14]_i_12\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_0[14]_i_12_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_0_reg[14]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_0_reg[14]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_0_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_0_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_0_reg[16]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_0_reg[16]_3\ : in STD_LOGIC;
    \data_0_reg[10]_0\ : in STD_LOGIC;
    \data_0_reg[10]_1\ : in STD_LOGIC;
    \data_0_reg[10]_2\ : in STD_LOGIC;
    \data_0_reg[10]_3\ : in STD_LOGIC;
    \data_0_reg[14]_2\ : in STD_LOGIC;
    \data_0_reg[14]_3\ : in STD_LOGIC;
    s_module_reset : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s_dgain_en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vsync_dly_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pclk : in STD_LOGIC;
    \data_1_reg[14]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_isp_dgain : entity is "isp_dgain";
end design_1_xil_isp_lite_0_0_isp_dgain;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_isp_dgain is
  signal data_0 : STD_LOGIC_VECTOR ( 16 downto 3 );
  signal data_00 : STD_LOGIC_VECTOR ( 16 downto 3 );
  signal \data_0[10]_i_10_n_0\ : STD_LOGIC;
  signal \data_0[10]_i_11_n_0\ : STD_LOGIC;
  signal \data_0[10]_i_12_n_0\ : STD_LOGIC;
  signal \data_0[10]_i_15_n_0\ : STD_LOGIC;
  signal \data_0[10]_i_18_n_0\ : STD_LOGIC;
  signal \data_0[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_0[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_0[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_0[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_0[10]_i_6_n_0\ : STD_LOGIC;
  signal \data_0[10]_i_7_n_0\ : STD_LOGIC;
  signal \data_0[10]_i_8_n_0\ : STD_LOGIC;
  signal \data_0[10]_i_9_n_0\ : STD_LOGIC;
  signal \data_0[14]_i_14_n_0\ : STD_LOGIC;
  signal \data_0[14]_i_15_n_0\ : STD_LOGIC;
  signal \data_0[14]_i_27_n_0\ : STD_LOGIC;
  signal \data_0[14]_i_5_n_0\ : STD_LOGIC;
  signal \data_0[14]_i_9_n_0\ : STD_LOGIC;
  signal \data_0[16]_i_12_n_0\ : STD_LOGIC;
  signal \data_0[16]_i_4_n_0\ : STD_LOGIC;
  signal \data_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \data_0[6]_i_18_n_0\ : STD_LOGIC;
  signal \data_0[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_0[6]_i_5_n_0\ : STD_LOGIC;
  signal \data_0[6]_i_6_n_0\ : STD_LOGIC;
  signal \data_0[6]_i_7_n_0\ : STD_LOGIC;
  signal \data_0[6]_i_8_n_0\ : STD_LOGIC;
  signal \data_0_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \data_0_reg[10]_i_13_n_1\ : STD_LOGIC;
  signal \data_0_reg[10]_i_13_n_2\ : STD_LOGIC;
  signal \data_0_reg[10]_i_13_n_3\ : STD_LOGIC;
  signal \data_0_reg[10]_i_13_n_4\ : STD_LOGIC;
  signal \data_0_reg[10]_i_13_n_5\ : STD_LOGIC;
  signal \data_0_reg[10]_i_13_n_6\ : STD_LOGIC;
  signal \data_0_reg[10]_i_13_n_7\ : STD_LOGIC;
  signal \data_0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \data_0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \data_0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_0_reg[14]_i_22_n_2\ : STD_LOGIC;
  signal \data_0_reg[14]_i_22_n_3\ : STD_LOGIC;
  signal \data_0_reg[14]_i_22_n_5\ : STD_LOGIC;
  signal \data_0_reg[14]_i_22_n_6\ : STD_LOGIC;
  signal \data_0_reg[14]_i_22_n_7\ : STD_LOGIC;
  signal \data_0_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \data_0_reg[16]_i_6_n_2\ : STD_LOGIC;
  signal \data_0_reg[16]_i_6_n_3\ : STD_LOGIC;
  signal \data_0_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_0_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \data_0_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \data_0_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \data_0_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \data_0_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \data_0_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \data_0_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \data_0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \data_0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \data_0_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_0_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \data_0_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \data_0_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \data_0_reg[6]_i_3_n_4\ : STD_LOGIC;
  signal \data_0_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \data_0_reg[6]_i_3_n_6\ : STD_LOGIC;
  signal \data_0_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \data_0_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_0_reg[6]_i_4_n_1\ : STD_LOGIC;
  signal \data_0_reg[6]_i_4_n_2\ : STD_LOGIC;
  signal \data_0_reg[6]_i_4_n_3\ : STD_LOGIC;
  signal \data_0_reg[6]_i_4_n_4\ : STD_LOGIC;
  signal data_1 : STD_LOGIC_VECTOR ( 17 downto 4 );
  signal \data_1[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_1[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_1[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_1[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_1[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_1[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_1[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_1[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_1[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_1_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_1_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \data_1_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_1_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_1_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_1_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \data_1_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_1_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_1_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_1_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_1_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \data_1_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_1_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \data_2[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_2[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_2[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_2[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_2[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_2[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_2[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_2[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_2[8]_i_1_n_0\ : STD_LOGIC;
  signal dgain_vsync : STD_LOGIC;
  signal href_dly : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \href_dly[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \^href_dly_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 17 downto 4 );
  signal \^s_dgain_gain_reg[5]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_dgain_gain_reg[7]\ : STD_LOGIC;
  signal vsync_dly : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_data_0_reg[14]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_data_0_reg[14]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_0_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_0_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_0_reg[16]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_data_0_reg[16]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_0_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_data_0_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_1_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_1_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_1_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_0[10]_i_10\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \data_0[10]_i_11\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data_0[10]_i_12\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data_0[14]_i_13\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data_0[14]_i_14\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data_0[14]_i_15\ : label is "soft_lutpair148";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \data_0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_0_reg[10]_i_13\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_0_reg[14]_i_22\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_0_reg[16]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_0_reg[16]_i_6\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_0_reg[3]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_0_reg[6]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_0_reg[6]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute SOFT_HLUTNM of \href_reg_i_1__8\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \vsync_reg_i_1__8\ : label is "soft_lutpair151";
begin
  \href_dly_reg[2]_0\(0) <= \^href_dly_reg[2]_0\(0);
  \s_dgain_gain_reg[5]\(0) <= \^s_dgain_gain_reg[5]\(0);
  \s_dgain_gain_reg[7]\ <= \^s_dgain_gain_reg[7]\;
\data_0[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => Q(7),
      I1 => \data_0_reg[16]_2\(2),
      I2 => \data_0_reg[10]_i_13_n_5\,
      I3 => \data_0_reg[14]_i_22_n_6\,
      O => \data_0[10]_i_10_n_0\
    );
\data_0[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \data_0_reg[10]_i_13_n_6\,
      I1 => \data_0_reg[14]_i_22_n_7\,
      I2 => Q(7),
      I3 => \data_0_reg[16]_2\(1),
      O => \data_0[10]_i_11_n_0\
    );
\data_0[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => Q(7),
      I1 => \data_0_reg[16]_2\(1),
      I2 => \data_0_reg[10]_i_13_n_6\,
      I3 => \data_0_reg[14]_i_22_n_7\,
      O => \data_0[10]_i_12_n_0\
    );
\data_0[10]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_0_reg[6]_i_3_n_5\,
      I1 => \data_0_reg[3]_i_2_n_4\,
      I2 => Q(6),
      I3 => \data_0_reg[16]_2\(1),
      O => \data_0[10]_i_15_n_0\
    );
\data_0[10]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => Q(7),
      I1 => \data_0_reg[16]_2\(0),
      I2 => \data_0_reg[10]_i_13_n_7\,
      I3 => \data_0_reg[6]_i_3_n_4\,
      O => \data_0[10]_i_18_n_0\
    );
\data_0[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => Q(6),
      I1 => \data_0_reg[16]_2\(3),
      I2 => \data_0[10]_i_10_n_0\,
      I3 => \data_0[10]_i_11_n_0\,
      O => \data_0[10]_i_2_n_0\
    );
\data_0[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A08080808080808"
    )
        port map (
      I0 => Q(6),
      I1 => \data_0_reg[16]_2\(2),
      I2 => \data_0[10]_i_12_n_0\,
      I3 => \data_0_reg[16]_2\(1),
      I4 => \data_0_reg[3]_i_2_n_4\,
      I5 => \data_0_reg[6]_i_3_n_5\,
      O => \data_0[10]_i_3_n_0\
    );
\data_0[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5995959595959595"
    )
        port map (
      I0 => \data_0[10]_i_12_n_0\,
      I1 => Q(6),
      I2 => \data_0_reg[16]_2\(2),
      I3 => \data_0_reg[6]_i_3_n_5\,
      I4 => \data_0_reg[3]_i_2_n_4\,
      I5 => \data_0_reg[16]_2\(1),
      O => \data_0[10]_i_4_n_0\
    );
\data_0[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \data_0_reg[6]_i_3_n_4\,
      I1 => \data_0_reg[10]_i_13_n_7\,
      I2 => \data_0_reg[16]_2\(0),
      I3 => Q(7),
      O => \data_0[10]_i_5_n_0\
    );
\data_0[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \data_0[10]_i_11_n_0\,
      I1 => \data_0[10]_i_10_n_0\,
      I2 => \data_0_reg[10]_1\,
      I3 => \data_0[14]_i_14_n_0\,
      I4 => \data_0_reg[10]_3\,
      I5 => \data_0[14]_i_15_n_0\,
      O => \data_0[10]_i_6_n_0\
    );
\data_0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \data_0[10]_i_15_n_0\,
      I1 => \data_0[10]_i_12_n_0\,
      I2 => \data_0_reg[10]_0\,
      I3 => \data_0[10]_i_10_n_0\,
      I4 => \data_0_reg[10]_1\,
      I5 => \data_0[10]_i_11_n_0\,
      O => \data_0[10]_i_7_n_0\
    );
\data_0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \data_0[10]_i_12_n_0\,
      I1 => \data_0_reg[10]_0\,
      I2 => \data_0[10]_i_15_n_0\,
      I3 => \data_0_reg[10]_2\,
      I4 => \data_0_reg[6]_i_3_n_4\,
      I5 => \data_0_reg[10]_i_13_n_7\,
      O => \data_0[10]_i_8_n_0\
    );
\data_0[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A959595"
    )
        port map (
      I0 => \data_0[10]_i_18_n_0\,
      I1 => \data_0_reg[16]_2\(1),
      I2 => Q(6),
      I3 => \data_0_reg[3]_i_2_n_4\,
      I4 => \data_0_reg[6]_i_3_n_5\,
      O => \data_0[10]_i_9_n_0\
    );
\data_0[14]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \data_0_reg[10]_i_13_n_4\,
      I1 => \data_0_reg[14]_i_22_n_5\,
      I2 => Q(7),
      I3 => \data_0_reg[16]_2\(3),
      O => \^s_dgain_gain_reg[7]\
    );
\data_0[14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => Q(7),
      I1 => \data_0_reg[16]_2\(3),
      I2 => \data_0_reg[10]_i_13_n_4\,
      I3 => \data_0_reg[14]_i_22_n_5\,
      O => \data_0[14]_i_14_n_0\
    );
\data_0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \data_0_reg[10]_i_13_n_5\,
      I1 => \data_0_reg[14]_i_22_n_6\,
      I2 => Q(7),
      I3 => \data_0_reg[16]_2\(2),
      O => \data_0[14]_i_15_n_0\
    );
\data_0[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => Q(0),
      I1 => \data_0_reg[16]_2\(5),
      I2 => \data_0_reg[16]_2\(6),
      I3 => Q(2),
      I4 => \data_0_reg[16]_2\(7),
      I5 => Q(1),
      O => \data_0[14]_i_27_n_0\
    );
\data_0[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => Q(6),
      I1 => \data_0_reg[16]_2\(4),
      I2 => \data_0[14]_i_14_n_0\,
      I3 => \data_0[14]_i_15_n_0\,
      O => \data_0[14]_i_5_n_0\
    );
\data_0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \data_0[14]_i_15_n_0\,
      I1 => \data_0[14]_i_14_n_0\,
      I2 => \data_0_reg[10]_3\,
      I3 => \data_0_reg[14]_2\,
      I4 => \data_0_reg[14]_3\,
      I5 => \^s_dgain_gain_reg[7]\,
      O => \data_0[14]_i_9_n_0\
    );
\data_0[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => Q(3),
      I1 => \data_0_reg[16]_2\(5),
      I2 => \data_0_reg[16]_2\(6),
      I3 => Q(5),
      I4 => \data_0_reg[16]_2\(7),
      I5 => Q(4),
      O => \data_0[16]_i_12_n_0\
    );
\data_0[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FD525D52540B040"
    )
        port map (
      I0 => \data_0_reg[16]_3\,
      I1 => Q(6),
      I2 => \data_0_reg[16]_2\(7),
      I3 => Q(7),
      I4 => \data_0_reg[16]_2\(6),
      I5 => \^s_dgain_gain_reg[5]\(0),
      O => \data_0[16]_i_4_n_0\
    );
\data_0[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_0_reg[6]_i_4_n_4\,
      I1 => \data_0_reg[3]_i_2_n_7\,
      O => data_00(3)
    );
\data_0[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(4),
      I1 => \data_0_reg[16]_2\(1),
      I2 => Q(5),
      I3 => \data_0_reg[16]_2\(0),
      O => \data_0[3]_i_4_n_0\
    );
\data_0[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => \data_0_reg[16]_2\(1),
      I2 => Q(2),
      I3 => \data_0_reg[16]_2\(0),
      O => \data_0[6]_i_18_n_0\
    );
\data_0[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_0_reg[6]_i_3_n_5\,
      I1 => \data_0_reg[3]_i_2_n_4\,
      O => \data_0[6]_i_2_n_0\
    );
\data_0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \data_0_reg[3]_i_2_n_4\,
      I1 => \data_0_reg[6]_i_3_n_5\,
      I2 => Q(6),
      I3 => \data_0_reg[16]_2\(0),
      O => \data_0[6]_i_5_n_0\
    );
\data_0[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_0_reg[6]_i_3_n_6\,
      I1 => \data_0_reg[3]_i_2_n_5\,
      O => \data_0[6]_i_6_n_0\
    );
\data_0[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_0_reg[6]_i_3_n_7\,
      I1 => \data_0_reg[3]_i_2_n_6\,
      O => \data_0[6]_i_7_n_0\
    );
\data_0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_0_reg[6]_i_4_n_4\,
      I1 => \data_0_reg[3]_i_2_n_7\,
      O => \data_0[6]_i_8_n_0\
    );
\data_0_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => data_00(10),
      Q => data_0(10)
    );
\data_0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_0_reg[6]_i_1_n_0\,
      CO(3) => \data_0_reg[10]_i_1_n_0\,
      CO(2) => \data_0_reg[10]_i_1_n_1\,
      CO(1) => \data_0_reg[10]_i_1_n_2\,
      CO(0) => \data_0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_0[10]_i_2_n_0\,
      DI(2) => \data_0[10]_i_3_n_0\,
      DI(1) => \data_0[10]_i_4_n_0\,
      DI(0) => \data_0[10]_i_5_n_0\,
      O(3 downto 0) => data_00(10 downto 7),
      S(3) => \data_0[10]_i_6_n_0\,
      S(2) => \data_0[10]_i_7_n_0\,
      S(1) => \data_0[10]_i_8_n_0\,
      S(0) => \data_0[10]_i_9_n_0\
    );
\data_0_reg[10]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_0_reg[3]_i_2_n_0\,
      CO(3) => \data_0_reg[10]_i_13_n_0\,
      CO(2) => \data_0_reg[10]_i_13_n_1\,
      CO(1) => \data_0_reg[10]_i_13_n_2\,
      CO(0) => \data_0_reg[10]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_0[10]_i_8_0\(3 downto 0),
      O(3) => \data_0_reg[10]_i_13_n_4\,
      O(2) => \data_0_reg[10]_i_13_n_5\,
      O(1) => \data_0_reg[10]_i_13_n_6\,
      O(0) => \data_0_reg[10]_i_13_n_7\,
      S(3 downto 0) => \data_0[10]_i_8_1\(3 downto 0)
    );
\data_0_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => data_00(11),
      Q => data_0(11)
    );
\data_0_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => data_00(12),
      Q => data_0(12)
    );
\data_0_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => data_00(13),
      Q => data_0(13)
    );
\data_0_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => data_00(14),
      Q => data_0(14)
    );
\data_0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_0_reg[10]_i_1_n_0\,
      CO(3) => \data_0_reg[14]_i_1_n_0\,
      CO(2) => \data_0_reg[14]_i_1_n_1\,
      CO(1) => \data_0_reg[14]_i_1_n_2\,
      CO(0) => \data_0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \data_0_reg[14]_0\(2 downto 0),
      DI(0) => \data_0[14]_i_5_n_0\,
      O(3 downto 0) => data_00(14 downto 11),
      S(3 downto 1) => \data_0_reg[14]_1\(2 downto 0),
      S(0) => \data_0[14]_i_9_n_0\
    );
\data_0_reg[14]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_0_reg[6]_i_3_n_0\,
      CO(3) => CO(0),
      CO(2) => \NLW_data_0_reg[14]_i_22_CO_UNCONNECTED\(2),
      CO(1) => \data_0_reg[14]_i_22_n_2\,
      CO(0) => \data_0_reg[14]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \data_0[10]_i_11_0\(2 downto 0),
      O(3) => \NLW_data_0_reg[14]_i_22_O_UNCONNECTED\(3),
      O(2) => \data_0_reg[14]_i_22_n_5\,
      O(1) => \data_0_reg[14]_i_22_n_6\,
      O(0) => \data_0_reg[14]_i_22_n_7\,
      S(3) => '1',
      S(2) => \data_0[10]_i_11_1\(1),
      S(1) => \data_0[14]_i_27_n_0\,
      S(0) => \data_0[10]_i_11_1\(0)
    );
\data_0_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => data_00(15),
      Q => data_0(15)
    );
\data_0_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => data_00(16),
      Q => data_0(16)
    );
\data_0_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_0_reg[14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_data_0_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_0_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_0_reg[16]_0\(0),
      O(3 downto 2) => \NLW_data_0_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data_00(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \data_0_reg[16]_1\(0),
      S(0) => \data_0[16]_i_4_n_0\
    );
\data_0_reg[16]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_0_reg[10]_i_13_n_0\,
      CO(3) => \^s_dgain_gain_reg[5]\(0),
      CO(2) => \NLW_data_0_reg[16]_i_6_CO_UNCONNECTED\(2),
      CO(1) => \data_0_reg[16]_i_6_n_2\,
      CO(0) => \data_0_reg[16]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \data_0[14]_i_12\(2 downto 0),
      O(3) => \NLW_data_0_reg[16]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => O(2 downto 0),
      S(3) => '1',
      S(2) => \data_0[14]_i_12_0\(1),
      S(1) => \data_0[16]_i_12_n_0\,
      S(0) => \data_0[14]_i_12_0\(0)
    );
\data_0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => data_00(3),
      Q => data_0(3)
    );
\data_0_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_0_reg[3]_i_2_n_0\,
      CO(2) => \data_0_reg[3]_i_2_n_1\,
      CO(1) => \data_0_reg[3]_i_2_n_2\,
      CO(0) => \data_0_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \data_0_reg[3]_0\(1),
      DI(2) => \data_0[3]_i_4_n_0\,
      DI(1) => \data_0_reg[3]_0\(0),
      DI(0) => '0',
      O(3) => \data_0_reg[3]_i_2_n_4\,
      O(2) => \data_0_reg[3]_i_2_n_5\,
      O(1) => \data_0_reg[3]_i_2_n_6\,
      O(0) => \data_0_reg[3]_i_2_n_7\,
      S(3 downto 0) => \data_0_reg[3]_1\(3 downto 0)
    );
\data_0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => data_00(4),
      Q => data_0(4)
    );
\data_0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => data_00(5),
      Q => data_0(5)
    );
\data_0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => data_00(6),
      Q => data_0(6)
    );
\data_0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_0_reg[6]_i_1_n_0\,
      CO(2) => \data_0_reg[6]_i_1_n_1\,
      CO(1) => \data_0_reg[6]_i_1_n_2\,
      CO(0) => \data_0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_0[6]_i_2_n_0\,
      DI(2) => \data_0_reg[6]_i_3_n_6\,
      DI(1) => \data_0_reg[6]_i_3_n_7\,
      DI(0) => \data_0_reg[6]_i_4_n_4\,
      O(3 downto 1) => data_00(6 downto 4),
      O(0) => \NLW_data_0_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \data_0[6]_i_5_n_0\,
      S(2) => \data_0[6]_i_6_n_0\,
      S(1) => \data_0[6]_i_7_n_0\,
      S(0) => \data_0[6]_i_8_n_0\
    );
\data_0_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_0_reg[6]_i_4_n_0\,
      CO(3) => \data_0_reg[6]_i_3_n_0\,
      CO(2) => \data_0_reg[6]_i_3_n_1\,
      CO(1) => \data_0_reg[6]_i_3_n_2\,
      CO(0) => \data_0_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \data_0_reg[6]_0\(3 downto 0),
      O(3) => \data_0_reg[6]_i_3_n_4\,
      O(2) => \data_0_reg[6]_i_3_n_5\,
      O(1) => \data_0_reg[6]_i_3_n_6\,
      O(0) => \data_0_reg[6]_i_3_n_7\,
      S(3 downto 0) => \data_0_reg[6]_1\(3 downto 0)
    );
\data_0_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_0_reg[6]_i_4_n_0\,
      CO(2) => \data_0_reg[6]_i_4_n_1\,
      CO(1) => \data_0_reg[6]_i_4_n_2\,
      CO(0) => \data_0_reg[6]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => DI(1),
      DI(2) => \data_0[6]_i_18_n_0\,
      DI(1) => DI(0),
      DI(0) => '0',
      O(3) => \data_0_reg[6]_i_4_n_4\,
      O(2 downto 0) => \NLW_data_0_reg[6]_i_4_O_UNCONNECTED\(2 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\data_0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => data_00(7),
      Q => data_0(7)
    );
\data_0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => data_00(8),
      Q => data_0(8)
    );
\data_0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => data_00(9),
      Q => data_0(9)
    );
\data_1[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_0(10),
      I1 => \data_1_reg[14]_0\(6),
      O => \data_1[10]_i_2_n_0\
    );
\data_1[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_0(9),
      I1 => \data_1_reg[14]_0\(5),
      O => \data_1[10]_i_3_n_0\
    );
\data_1[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_0(8),
      I1 => \data_1_reg[14]_0\(4),
      O => \data_1[10]_i_4_n_0\
    );
\data_1[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_0(7),
      I1 => \data_1_reg[14]_0\(3),
      O => \data_1[10]_i_5_n_0\
    );
\data_1[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_0(12),
      I1 => \data_1_reg[14]_0\(8),
      O => \data_1[14]_i_2_n_0\
    );
\data_1[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_0(11),
      I1 => \data_1_reg[14]_0\(7),
      O => \data_1[14]_i_3_n_0\
    );
\data_1[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_0(6),
      I1 => \data_1_reg[14]_0\(2),
      O => \data_1[6]_i_2_n_0\
    );
\data_1[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_0(5),
      I1 => \data_1_reg[14]_0\(1),
      O => \data_1[6]_i_3_n_0\
    );
\data_1[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_0(4),
      I1 => \data_1_reg[14]_0\(0),
      O => \data_1[6]_i_4_n_0\
    );
\data_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => p_0_in(10),
      Q => data_1(10)
    );
\data_1_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_1_reg[6]_i_1_n_0\,
      CO(3) => \data_1_reg[10]_i_1_n_0\,
      CO(2) => \data_1_reg[10]_i_1_n_1\,
      CO(1) => \data_1_reg[10]_i_1_n_2\,
      CO(0) => \data_1_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data_0(10 downto 7),
      O(3 downto 0) => p_0_in(10 downto 7),
      S(3) => \data_1[10]_i_2_n_0\,
      S(2) => \data_1[10]_i_3_n_0\,
      S(1) => \data_1[10]_i_4_n_0\,
      S(0) => \data_1[10]_i_5_n_0\
    );
\data_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => p_0_in(11),
      Q => data_1(11)
    );
\data_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => p_0_in(12),
      Q => data_1(12)
    );
\data_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => p_0_in(13),
      Q => data_1(13)
    );
\data_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => p_0_in(14),
      Q => data_1(14)
    );
\data_1_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_1_reg[10]_i_1_n_0\,
      CO(3) => \data_1_reg[14]_i_1_n_0\,
      CO(2) => \data_1_reg[14]_i_1_n_1\,
      CO(1) => \data_1_reg[14]_i_1_n_2\,
      CO(0) => \data_1_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => data_0(12 downto 11),
      O(3 downto 0) => p_0_in(14 downto 11),
      S(3 downto 2) => data_0(14 downto 13),
      S(1) => \data_1[14]_i_2_n_0\,
      S(0) => \data_1[14]_i_3_n_0\
    );
\data_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => p_0_in(15),
      Q => data_1(15)
    );
\data_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => p_0_in(16),
      Q => data_1(16)
    );
\data_1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => p_0_in(17),
      Q => data_1(17)
    );
\data_1_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_1_reg[14]_i_1_n_0\,
      CO(3) => \NLW_data_1_reg[17]_i_1_CO_UNCONNECTED\(3),
      CO(2) => p_0_in(17),
      CO(1) => \NLW_data_1_reg[17]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \data_1_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_data_1_reg[17]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_0_in(16 downto 15),
      S(3 downto 2) => B"01",
      S(1 downto 0) => data_0(16 downto 15)
    );
\data_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => p_0_in(4),
      Q => data_1(4)
    );
\data_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => p_0_in(5),
      Q => data_1(5)
    );
\data_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => p_0_in(6),
      Q => data_1(6)
    );
\data_1_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_1_reg[6]_i_1_n_0\,
      CO(2) => \data_1_reg[6]_i_1_n_1\,
      CO(1) => \data_1_reg[6]_i_1_n_2\,
      CO(0) => \data_1_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => data_0(6 downto 4),
      DI(0) => '0',
      O(3 downto 1) => p_0_in(6 downto 4),
      O(0) => \NLW_data_1_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \data_1[6]_i_2_n_0\,
      S(2) => \data_1[6]_i_3_n_0\,
      S(1) => \data_1[6]_i_4_n_0\,
      S(0) => data_0(3)
    );
\data_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => p_0_in(7),
      Q => data_1(7)
    );
\data_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => p_0_in(8),
      Q => data_1(8)
    );
\data_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => p_0_in(9),
      Q => data_1(9)
    );
\data_2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => data_1(15),
      I1 => data_1(14),
      I2 => data_1(17),
      I3 => data_1(16),
      I4 => data_1(13),
      I5 => data_1(4),
      O => \data_2[0]_i_1_n_0\
    );
\data_2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => data_1(15),
      I1 => data_1(14),
      I2 => data_1(17),
      I3 => data_1(16),
      I4 => data_1(13),
      I5 => data_1(5),
      O => \data_2[1]_i_1_n_0\
    );
\data_2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => data_1(15),
      I1 => data_1(14),
      I2 => data_1(17),
      I3 => data_1(16),
      I4 => data_1(13),
      I5 => data_1(6),
      O => \data_2[2]_i_1_n_0\
    );
\data_2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => data_1(15),
      I1 => data_1(14),
      I2 => data_1(17),
      I3 => data_1(16),
      I4 => data_1(13),
      I5 => data_1(7),
      O => \data_2[3]_i_1_n_0\
    );
\data_2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => data_1(15),
      I1 => data_1(14),
      I2 => data_1(17),
      I3 => data_1(16),
      I4 => data_1(13),
      I5 => data_1(8),
      O => \data_2[4]_i_1_n_0\
    );
\data_2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => data_1(15),
      I1 => data_1(14),
      I2 => data_1(17),
      I3 => data_1(16),
      I4 => data_1(13),
      I5 => data_1(9),
      O => \data_2[5]_i_1_n_0\
    );
\data_2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => data_1(15),
      I1 => data_1(14),
      I2 => data_1(17),
      I3 => data_1(16),
      I4 => data_1(13),
      I5 => data_1(10),
      O => \data_2[6]_i_1_n_0\
    );
\data_2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => data_1(15),
      I1 => data_1(14),
      I2 => data_1(17),
      I3 => data_1(16),
      I4 => data_1(13),
      I5 => data_1(11),
      O => \data_2[7]_i_1_n_0\
    );
\data_2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => data_1(15),
      I1 => data_1(14),
      I2 => data_1(17),
      I3 => data_1(16),
      I4 => data_1(13),
      I5 => data_1(12),
      O => \data_2[8]_i_1_n_0\
    );
\data_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => \data_2[0]_i_1_n_0\,
      Q => \data_2_reg[8]_0\(0)
    );
\data_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => \data_2[1]_i_1_n_0\,
      Q => \data_2_reg[8]_0\(1)
    );
\data_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => \data_2[2]_i_1_n_0\,
      Q => \data_2_reg[8]_0\(2)
    );
\data_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => \data_2[3]_i_1_n_0\,
      Q => \data_2_reg[8]_0\(3)
    );
\data_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => \data_2[4]_i_1_n_0\,
      Q => \data_2_reg[8]_0\(4)
    );
\data_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => \data_2[5]_i_1_n_0\,
      Q => \data_2_reg[8]_0\(5)
    );
\data_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => \data_2[6]_i_1_n_0\,
      Q => \data_2_reg[8]_0\(6)
    );
\data_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => \data_2[7]_i_1_n_0\,
      Q => \data_2_reg[8]_0\(7)
    );
\data_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => \data_2[8]_i_1_n_0\,
      Q => \data_2_reg[8]_0\(8)
    );
\href_dly[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_dgain_en,
      O => \href_dly[2]_i_1__1_n_0\
    );
\href_dly_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => D(0),
      Q => href_dly(0)
    );
\href_dly_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => href_dly(0),
      Q => href_dly(1)
    );
\href_dly_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => href_dly(1),
      Q => \^href_dly_reg[2]_0\(0)
    );
\href_reg_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^href_dly_reg[2]_0\(0),
      I1 => s_dgain_en,
      I2 => D(0),
      O => in_href
    );
\vsync_dly_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => \vsync_dly_reg[0]_0\(0),
      Q => vsync_dly(0)
    );
\vsync_dly_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => vsync_dly(0),
      Q => vsync_dly(1)
    );
\vsync_dly_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__1_n_0\,
      D => vsync_dly(1),
      Q => dgain_vsync
    );
\vsync_reg_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dgain_vsync,
      I1 => s_dgain_en,
      I2 => \vsync_dly_reg[0]_0\(0),
      O => in_vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_isp_gamma_lut_y is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_isp_gamma_lut_y : entity is "isp_gamma_lut_y";
end design_1_xil_isp_lite_0_0_isp_gamma_lut_y;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_isp_gamma_lut_y is
  signal \data_y[1]_i_4_n_0\ : STD_LOGIC;
  signal \data_y[1]_i_5_n_0\ : STD_LOGIC;
  signal \data_y[1]_i_6_n_0\ : STD_LOGIC;
  signal \data_y[1]_i_7_n_0\ : STD_LOGIC;
  signal \data_y[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_y[2]_i_5_n_0\ : STD_LOGIC;
  signal \data_y[2]_i_6_n_0\ : STD_LOGIC;
  signal \data_y[2]_i_7_n_0\ : STD_LOGIC;
  signal \data_y[3]_i_4_n_0\ : STD_LOGIC;
  signal \data_y[3]_i_5_n_0\ : STD_LOGIC;
  signal \data_y[3]_i_6_n_0\ : STD_LOGIC;
  signal \data_y[3]_i_7_n_0\ : STD_LOGIC;
  signal \data_y[4]_i_4_n_0\ : STD_LOGIC;
  signal \data_y[4]_i_5_n_0\ : STD_LOGIC;
  signal \data_y[4]_i_6_n_0\ : STD_LOGIC;
  signal \data_y[4]_i_7_n_0\ : STD_LOGIC;
  signal \data_y[5]_i_4_n_0\ : STD_LOGIC;
  signal \data_y[5]_i_5_n_0\ : STD_LOGIC;
  signal \data_y[5]_i_6_n_0\ : STD_LOGIC;
  signal \data_y[5]_i_7_n_0\ : STD_LOGIC;
  signal \data_y[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_y[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_y[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_y[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_y[7]_i_3_n_0\ : STD_LOGIC;
  signal \data_y[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_y_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_y_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_y_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_y_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_y_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_y_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_y_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_y_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_y_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_y_reg[5]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_y[7]_i_3\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \data_y[8]_i_2\ : label is "soft_lutpair195";
begin
\data_y[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9B63F58D48D1863A"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \data_y[1]_i_4_n_0\
    );
\data_y[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00000000FFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(7),
      I5 => Q(0),
      O => \data_y[1]_i_5_n_0\
    );
\data_y[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83CA7535DE75A8CA"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \data_y[1]_i_6_n_0\
    );
\data_y[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1CA7C077483986D"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => \data_y[1]_i_7_n_0\
    );
\data_y[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F28C873B49A6D49C"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \data_y[2]_i_4_n_0\
    );
\data_y[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"605F9FA0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(7),
      I3 => Q(0),
      I4 => Q(1),
      O => \data_y[2]_i_5_n_0\
    );
\data_y[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E0E6B2FE158D4D2"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \data_y[2]_i_6_n_0\
    );
\data_y[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F1ED51DE18562E0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \data_y[2]_i_7_n_0\
    );
\data_y[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8782F86C8AB94F56"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => \data_y[3]_i_4_n_0\
    );
\data_y[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"509F5F9F9FA0A060"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(7),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \data_y[3]_i_5_n_0\
    );
\data_y[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57B636A2A8D9895B"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \data_y[3]_i_6_n_0\
    );
\data_y[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F797B79589088868"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \data_y[3]_i_7_n_0\
    );
\data_y[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62626A5B1B1F1C0C"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \data_y[4]_i_4_n_0\
    );
\data_y[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3707078F0707838"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(0),
      O => \data_y[4]_i_5_n_0\
    );
\data_y[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1CBC3CBCB4E5B5E7"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \data_y[4]_i_6_n_0\
    );
\data_y[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABFFFDFF550000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(7),
      I5 => Q(3),
      O => \data_y[4]_i_7_n_0\
    );
\data_y[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9B0B4A1B0B4B4"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => \data_y[5]_i_4_n_0\
    );
\data_y[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555755776AAAAAAA"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(7),
      O => \data_y[5]_i_5_n_0\
    );
\data_y[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82A2262666676765"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(3),
      O => \data_y[5]_i_6_n_0\
    );
\data_y[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA80000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(4),
      O => \data_y[5]_i_7_n_0\
    );
\data_y[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => \data_y[6]_i_2_n_0\,
      I2 => Q(5),
      I3 => \data_y[6]_i_3_n_0\,
      I4 => Q(6),
      I5 => \data_y[6]_i_4_n_0\,
      O => D(5)
    );
\data_y[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000040444454545"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(3),
      O => \data_y[6]_i_2_n_0\
    );
\data_y[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF800007FFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(4),
      I5 => Q(7),
      O => \data_y[6]_i_3_n_0\
    );
\data_y[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFAA080"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(7),
      I5 => Q(4),
      O => \data_y[6]_i_4_n_0\
    );
\data_y[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF330388888888"
    )
        port map (
      I0 => \data_y[7]_i_2_n_0\,
      I1 => Q(5),
      I2 => Q(4),
      I3 => \data_y[7]_i_3_n_0\,
      I4 => Q(7),
      I5 => Q(6),
      O => D(6)
    );
\data_y[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA88FFEA"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(7),
      I5 => Q(4),
      O => \data_y[7]_i_2_n_0\
    );
\data_y[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      O => \data_y[7]_i_3_n_0\
    );
\data_y[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEA00"
    )
        port map (
      I0 => Q(5),
      I1 => \data_y[8]_i_2_n_0\,
      I2 => Q(4),
      I3 => Q(6),
      I4 => Q(7),
      O => D(7)
    );
\data_y[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(7),
      O => \data_y[8]_i_2_n_0\
    );
\data_y_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_y_reg[1]_i_2_n_0\,
      I1 => \data_y_reg[1]_i_3_n_0\,
      O => D(0),
      S => Q(5)
    );
\data_y_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_y[1]_i_4_n_0\,
      I1 => \data_y[1]_i_5_n_0\,
      O => \data_y_reg[1]_i_2_n_0\,
      S => Q(6)
    );
\data_y_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_y[1]_i_6_n_0\,
      I1 => \data_y[1]_i_7_n_0\,
      O => \data_y_reg[1]_i_3_n_0\,
      S => Q(6)
    );
\data_y_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_y_reg[2]_i_2_n_0\,
      I1 => \data_y_reg[2]_i_3_n_0\,
      O => D(1),
      S => Q(5)
    );
\data_y_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_y[2]_i_4_n_0\,
      I1 => \data_y[2]_i_5_n_0\,
      O => \data_y_reg[2]_i_2_n_0\,
      S => Q(6)
    );
\data_y_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_y[2]_i_6_n_0\,
      I1 => \data_y[2]_i_7_n_0\,
      O => \data_y_reg[2]_i_3_n_0\,
      S => Q(6)
    );
\data_y_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_y_reg[3]_i_2_n_0\,
      I1 => \data_y_reg[3]_i_3_n_0\,
      O => D(2),
      S => Q(5)
    );
\data_y_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_y[3]_i_4_n_0\,
      I1 => \data_y[3]_i_5_n_0\,
      O => \data_y_reg[3]_i_2_n_0\,
      S => Q(6)
    );
\data_y_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_y[3]_i_6_n_0\,
      I1 => \data_y[3]_i_7_n_0\,
      O => \data_y_reg[3]_i_3_n_0\,
      S => Q(6)
    );
\data_y_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_y_reg[4]_i_2_n_0\,
      I1 => \data_y_reg[4]_i_3_n_0\,
      O => D(3),
      S => Q(5)
    );
\data_y_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_y[4]_i_4_n_0\,
      I1 => \data_y[4]_i_5_n_0\,
      O => \data_y_reg[4]_i_2_n_0\,
      S => Q(6)
    );
\data_y_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_y[4]_i_6_n_0\,
      I1 => \data_y[4]_i_7_n_0\,
      O => \data_y_reg[4]_i_3_n_0\,
      S => Q(6)
    );
\data_y_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \data_y_reg[5]_i_2_n_0\,
      I1 => \data_y_reg[5]_i_3_n_0\,
      O => D(4),
      S => Q(5)
    );
\data_y_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_y[5]_i_4_n_0\,
      I1 => \data_y[5]_i_5_n_0\,
      O => \data_y_reg[5]_i_2_n_0\,
      S => Q(6)
    );
\data_y_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_y[5]_i_6_n_0\,
      I1 => \data_y[5]_i_7_n_0\,
      O => \data_y_reg[5]_i_3_n_0\,
      S => Q(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_isp_wb is
  port (
    D : out STD_LOGIC_VECTOR ( 26 downto 0 );
    in_href_0 : out STD_LOGIC;
    in_vsync_1 : out STD_LOGIC;
    \data_r_1_reg[16]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_g_1_reg[16]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_b_1_reg[16]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_module_reset : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s_wb_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 26 downto 0 );
    in_href : in STD_LOGIC;
    in_vsync : in STD_LOGIC;
    pclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_isp_wb : entity is "isp_wb";
end design_1_xil_isp_lite_0_0_isp_wb;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_isp_wb is
  signal data_b : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal data_b_1 : STD_LOGIC_VECTOR ( 16 downto 4 );
  signal data_b_10 : STD_LOGIC_VECTOR ( 16 downto 4 );
  signal \data_b_1[10]_i_10_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_11_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_12_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_15_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_16_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_17_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_18_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_19_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_20_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_21_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_22_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_23_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_24_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_25_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_26_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_27_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_28_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_29_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_30_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_31_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_32_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_33_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_34_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_35_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_36_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_37_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_38_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_39_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_6_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_7_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_8_n_0\ : STD_LOGIC;
  signal \data_b_1[10]_i_9_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_10_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_11_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_12_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_13_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_14_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_15_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_16_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_17_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_18_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_19_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_20_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_21_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_23_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_24_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_25_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_26_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_27_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_28_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_29_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_4_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_5_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_6_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_7_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_8_n_0\ : STD_LOGIC;
  signal \data_b_1[14]_i_9_n_0\ : STD_LOGIC;
  signal \data_b_1[16]_i_10_n_0\ : STD_LOGIC;
  signal \data_b_1[16]_i_11_n_0\ : STD_LOGIC;
  signal \data_b_1[16]_i_12_n_0\ : STD_LOGIC;
  signal \data_b_1[16]_i_13_n_0\ : STD_LOGIC;
  signal \data_b_1[16]_i_14_n_0\ : STD_LOGIC;
  signal \data_b_1[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_b_1[16]_i_3_n_0\ : STD_LOGIC;
  signal \data_b_1[16]_i_4_n_0\ : STD_LOGIC;
  signal \data_b_1[16]_i_5_n_0\ : STD_LOGIC;
  signal \data_b_1[16]_i_7_n_0\ : STD_LOGIC;
  signal \data_b_1[16]_i_8_n_0\ : STD_LOGIC;
  signal \data_b_1[16]_i_9_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_10_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_11_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_12_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_13_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_14_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_15_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_16_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_17_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_18_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_19_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_20_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_21_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_22_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_23_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_24_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_25_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_26_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_27_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_28_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_5_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_6_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_7_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_8_n_0\ : STD_LOGIC;
  signal \data_b_1[6]_i_9_n_0\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_13_n_1\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_13_n_2\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_13_n_3\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_13_n_4\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_13_n_5\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_13_n_6\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_13_n_7\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_14_n_0\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_14_n_1\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_14_n_2\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_14_n_3\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_14_n_4\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_14_n_5\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_14_n_6\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_14_n_7\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_b_1_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_b_1_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_1_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \data_b_1_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_b_1_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_b_1_reg[14]_i_22_n_0\ : STD_LOGIC;
  signal \data_b_1_reg[14]_i_22_n_2\ : STD_LOGIC;
  signal \data_b_1_reg[14]_i_22_n_3\ : STD_LOGIC;
  signal \data_b_1_reg[14]_i_22_n_5\ : STD_LOGIC;
  signal \data_b_1_reg[14]_i_22_n_6\ : STD_LOGIC;
  signal \data_b_1_reg[14]_i_22_n_7\ : STD_LOGIC;
  signal \data_b_1_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \data_b_1_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \data_b_1_reg[16]_i_6_n_2\ : STD_LOGIC;
  signal \data_b_1_reg[16]_i_6_n_3\ : STD_LOGIC;
  signal \data_b_1_reg[16]_i_6_n_5\ : STD_LOGIC;
  signal \data_b_1_reg[16]_i_6_n_6\ : STD_LOGIC;
  signal \data_b_1_reg[16]_i_6_n_7\ : STD_LOGIC;
  signal \data_b_1_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_1_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \data_b_1_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_b_1_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \data_b_1_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_b_1_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \data_b_1_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \data_b_1_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \data_b_1_reg[6]_i_3_n_4\ : STD_LOGIC;
  signal \data_b_1_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \data_b_1_reg[6]_i_3_n_6\ : STD_LOGIC;
  signal \data_b_1_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \data_b_1_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_b_1_reg[6]_i_4_n_1\ : STD_LOGIC;
  signal \data_b_1_reg[6]_i_4_n_2\ : STD_LOGIC;
  signal \data_b_1_reg[6]_i_4_n_3\ : STD_LOGIC;
  signal \data_b_1_reg[6]_i_4_n_4\ : STD_LOGIC;
  signal data_b_2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \data_b_2[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_2[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_2[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_2[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_2[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_2[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_2[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_2[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_b_2[8]_i_1_n_0\ : STD_LOGIC;
  signal data_g : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal data_g_1 : STD_LOGIC_VECTOR ( 16 downto 4 );
  signal data_g_10 : STD_LOGIC_VECTOR ( 16 downto 4 );
  signal \data_g_1[10]_i_10_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_11_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_12_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_15_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_16_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_17_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_18_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_19_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_20_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_21_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_22_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_23_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_24_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_25_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_26_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_27_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_28_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_29_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_30_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_31_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_32_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_33_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_34_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_35_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_36_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_37_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_38_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_39_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_6_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_7_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_8_n_0\ : STD_LOGIC;
  signal \data_g_1[10]_i_9_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_10_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_11_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_12_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_13_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_14_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_15_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_16_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_17_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_18_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_19_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_20_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_21_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_23_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_24_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_25_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_26_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_27_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_28_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_29_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_4_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_5_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_6_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_7_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_8_n_0\ : STD_LOGIC;
  signal \data_g_1[14]_i_9_n_0\ : STD_LOGIC;
  signal \data_g_1[16]_i_10_n_0\ : STD_LOGIC;
  signal \data_g_1[16]_i_11_n_0\ : STD_LOGIC;
  signal \data_g_1[16]_i_12_n_0\ : STD_LOGIC;
  signal \data_g_1[16]_i_13_n_0\ : STD_LOGIC;
  signal \data_g_1[16]_i_14_n_0\ : STD_LOGIC;
  signal \data_g_1[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_g_1[16]_i_3_n_0\ : STD_LOGIC;
  signal \data_g_1[16]_i_4_n_0\ : STD_LOGIC;
  signal \data_g_1[16]_i_5_n_0\ : STD_LOGIC;
  signal \data_g_1[16]_i_7_n_0\ : STD_LOGIC;
  signal \data_g_1[16]_i_8_n_0\ : STD_LOGIC;
  signal \data_g_1[16]_i_9_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_10_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_11_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_12_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_13_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_14_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_15_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_16_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_17_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_18_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_19_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_20_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_21_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_22_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_23_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_24_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_25_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_26_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_27_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_28_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_5_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_6_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_7_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_8_n_0\ : STD_LOGIC;
  signal \data_g_1[6]_i_9_n_0\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_13_n_1\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_13_n_2\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_13_n_3\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_13_n_4\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_13_n_5\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_13_n_6\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_13_n_7\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_14_n_0\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_14_n_1\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_14_n_2\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_14_n_3\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_14_n_4\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_14_n_5\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_14_n_6\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_14_n_7\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_g_1_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_g_1_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_1_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \data_g_1_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_g_1_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_g_1_reg[14]_i_22_n_0\ : STD_LOGIC;
  signal \data_g_1_reg[14]_i_22_n_2\ : STD_LOGIC;
  signal \data_g_1_reg[14]_i_22_n_3\ : STD_LOGIC;
  signal \data_g_1_reg[14]_i_22_n_5\ : STD_LOGIC;
  signal \data_g_1_reg[14]_i_22_n_6\ : STD_LOGIC;
  signal \data_g_1_reg[14]_i_22_n_7\ : STD_LOGIC;
  signal \data_g_1_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \data_g_1_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \data_g_1_reg[16]_i_6_n_2\ : STD_LOGIC;
  signal \data_g_1_reg[16]_i_6_n_3\ : STD_LOGIC;
  signal \data_g_1_reg[16]_i_6_n_5\ : STD_LOGIC;
  signal \data_g_1_reg[16]_i_6_n_6\ : STD_LOGIC;
  signal \data_g_1_reg[16]_i_6_n_7\ : STD_LOGIC;
  signal \data_g_1_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_1_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \data_g_1_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_g_1_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \data_g_1_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_g_1_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \data_g_1_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \data_g_1_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \data_g_1_reg[6]_i_3_n_4\ : STD_LOGIC;
  signal \data_g_1_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \data_g_1_reg[6]_i_3_n_6\ : STD_LOGIC;
  signal \data_g_1_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \data_g_1_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_g_1_reg[6]_i_4_n_1\ : STD_LOGIC;
  signal \data_g_1_reg[6]_i_4_n_2\ : STD_LOGIC;
  signal \data_g_1_reg[6]_i_4_n_3\ : STD_LOGIC;
  signal \data_g_1_reg[6]_i_4_n_4\ : STD_LOGIC;
  signal data_g_2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \data_g_2[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_2[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_2[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_2[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_2[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_2[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_2[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_2[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_g_2[8]_i_1_n_0\ : STD_LOGIC;
  signal data_r : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal data_r_1 : STD_LOGIC_VECTOR ( 16 downto 4 );
  signal data_r_10 : STD_LOGIC_VECTOR ( 16 downto 4 );
  signal \data_r_1[10]_i_10_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_11_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_12_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_15_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_16_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_17_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_18_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_19_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_20_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_21_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_22_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_23_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_24_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_25_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_26_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_27_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_28_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_29_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_30_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_31_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_32_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_33_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_34_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_35_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_36_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_37_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_38_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_39_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_5_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_6_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_7_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_8_n_0\ : STD_LOGIC;
  signal \data_r_1[10]_i_9_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_10_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_11_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_12_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_13_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_14_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_15_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_16_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_17_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_18_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_19_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_20_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_21_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_23_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_24_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_25_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_26_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_27_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_28_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_29_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_3_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_4_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_5_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_6_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_7_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_8_n_0\ : STD_LOGIC;
  signal \data_r_1[14]_i_9_n_0\ : STD_LOGIC;
  signal \data_r_1[16]_i_10_n_0\ : STD_LOGIC;
  signal \data_r_1[16]_i_11_n_0\ : STD_LOGIC;
  signal \data_r_1[16]_i_12_n_0\ : STD_LOGIC;
  signal \data_r_1[16]_i_13_n_0\ : STD_LOGIC;
  signal \data_r_1[16]_i_14_n_0\ : STD_LOGIC;
  signal \data_r_1[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_r_1[16]_i_3_n_0\ : STD_LOGIC;
  signal \data_r_1[16]_i_4_n_0\ : STD_LOGIC;
  signal \data_r_1[16]_i_5_n_0\ : STD_LOGIC;
  signal \data_r_1[16]_i_7_n_0\ : STD_LOGIC;
  signal \data_r_1[16]_i_8_n_0\ : STD_LOGIC;
  signal \data_r_1[16]_i_9_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_10_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_11_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_12_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_13_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_14_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_15_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_16_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_17_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_18_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_19_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_20_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_21_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_22_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_23_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_24_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_25_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_26_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_27_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_28_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_5_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_6_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_7_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_8_n_0\ : STD_LOGIC;
  signal \data_r_1[6]_i_9_n_0\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_13_n_1\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_13_n_2\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_13_n_3\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_13_n_4\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_13_n_5\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_13_n_6\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_13_n_7\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_14_n_0\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_14_n_1\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_14_n_2\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_14_n_3\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_14_n_4\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_14_n_5\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_14_n_6\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_14_n_7\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_r_1_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_r_1_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_r_1_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \data_r_1_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_r_1_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_r_1_reg[14]_i_22_n_0\ : STD_LOGIC;
  signal \data_r_1_reg[14]_i_22_n_2\ : STD_LOGIC;
  signal \data_r_1_reg[14]_i_22_n_3\ : STD_LOGIC;
  signal \data_r_1_reg[14]_i_22_n_5\ : STD_LOGIC;
  signal \data_r_1_reg[14]_i_22_n_6\ : STD_LOGIC;
  signal \data_r_1_reg[14]_i_22_n_7\ : STD_LOGIC;
  signal \data_r_1_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \data_r_1_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \data_r_1_reg[16]_i_6_n_2\ : STD_LOGIC;
  signal \data_r_1_reg[16]_i_6_n_3\ : STD_LOGIC;
  signal \data_r_1_reg[16]_i_6_n_5\ : STD_LOGIC;
  signal \data_r_1_reg[16]_i_6_n_6\ : STD_LOGIC;
  signal \data_r_1_reg[16]_i_6_n_7\ : STD_LOGIC;
  signal \data_r_1_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_r_1_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \data_r_1_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_r_1_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \data_r_1_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_r_1_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \data_r_1_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \data_r_1_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \data_r_1_reg[6]_i_3_n_4\ : STD_LOGIC;
  signal \data_r_1_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \data_r_1_reg[6]_i_3_n_6\ : STD_LOGIC;
  signal \data_r_1_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \data_r_1_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_r_1_reg[6]_i_4_n_1\ : STD_LOGIC;
  signal \data_r_1_reg[6]_i_4_n_2\ : STD_LOGIC;
  signal \data_r_1_reg[6]_i_4_n_3\ : STD_LOGIC;
  signal \data_r_1_reg[6]_i_4_n_4\ : STD_LOGIC;
  signal data_r_2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal href_dly : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \href_dly[2]_i_1__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal vsync_dly : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wb_href : STD_LOGIC;
  signal wb_vsync : STD_LOGIC;
  signal \NLW_data_b_1_reg[14]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_data_b_1_reg[14]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_b_1_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_b_1_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_b_1_reg[16]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_data_b_1_reg[16]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_b_1_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_data_b_1_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_g_1_reg[14]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_data_g_1_reg[14]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_g_1_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_g_1_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_g_1_reg[16]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_data_g_1_reg[16]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_g_1_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_data_g_1_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_data_r_1_reg[14]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_data_r_1_reg[14]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_r_1_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_data_r_1_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_r_1_reg[16]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_data_r_1_reg[16]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_data_r_1_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_data_r_1_reg[6]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_b_1[10]_i_10\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \data_b_1[10]_i_11\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \data_b_1[10]_i_12\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \data_b_1[10]_i_15\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \data_b_1[10]_i_16\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \data_b_1[10]_i_17\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \data_b_1[10]_i_18\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \data_b_1[10]_i_19\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \data_b_1[10]_i_35\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \data_b_1[10]_i_36\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \data_b_1[10]_i_37\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \data_b_1[10]_i_38\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \data_b_1[10]_i_39\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \data_b_1[14]_i_10\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \data_b_1[14]_i_11\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \data_b_1[14]_i_12\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \data_b_1[14]_i_13\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \data_b_1[14]_i_14\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \data_b_1[14]_i_15\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \data_b_1[14]_i_16\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \data_b_1[14]_i_17\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \data_b_1[14]_i_18\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \data_b_1[14]_i_19\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \data_b_1[14]_i_20\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \data_b_1[14]_i_21\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \data_b_1[14]_i_29\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \data_b_1[16]_i_14\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \data_b_1[16]_i_5\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \data_b_1[16]_i_7\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \data_b_1[6]_i_24\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \data_b_1[6]_i_25\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \data_b_1[6]_i_26\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \data_b_1[6]_i_27\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \data_b_1[6]_i_28\ : label is "soft_lutpair286";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \data_b_1_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_b_1_reg[10]_i_13\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_b_1_reg[10]_i_14\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_b_1_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_b_1_reg[14]_i_22\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_b_1_reg[16]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_b_1_reg[16]_i_6\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_b_1_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_b_1_reg[6]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_b_1_reg[6]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute SOFT_HLUTNM of \data_g_1[10]_i_10\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \data_g_1[10]_i_11\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \data_g_1[10]_i_12\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \data_g_1[10]_i_15\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \data_g_1[10]_i_16\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \data_g_1[10]_i_17\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \data_g_1[10]_i_18\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \data_g_1[10]_i_19\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \data_g_1[10]_i_37\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \data_g_1[10]_i_38\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \data_g_1[10]_i_39\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \data_g_1[14]_i_10\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \data_g_1[14]_i_11\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \data_g_1[14]_i_12\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \data_g_1[14]_i_13\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \data_g_1[14]_i_14\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \data_g_1[14]_i_15\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \data_g_1[14]_i_16\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \data_g_1[14]_i_17\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \data_g_1[14]_i_18\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \data_g_1[14]_i_19\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \data_g_1[14]_i_20\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \data_g_1[14]_i_21\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \data_g_1[14]_i_29\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \data_g_1[16]_i_14\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \data_g_1[16]_i_7\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \data_g_1[6]_i_24\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \data_g_1[6]_i_25\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \data_g_1[6]_i_26\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \data_g_1[6]_i_28\ : label is "soft_lutpair285";
  attribute METHODOLOGY_DRC_VIOS of \data_g_1_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_g_1_reg[10]_i_13\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_g_1_reg[10]_i_14\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_g_1_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_g_1_reg[14]_i_22\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_g_1_reg[16]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_g_1_reg[16]_i_6\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_g_1_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_g_1_reg[6]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_g_1_reg[6]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute SOFT_HLUTNM of \data_r_1[10]_i_10\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \data_r_1[10]_i_11\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \data_r_1[10]_i_12\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \data_r_1[10]_i_15\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \data_r_1[10]_i_16\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \data_r_1[10]_i_17\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \data_r_1[10]_i_18\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \data_r_1[10]_i_19\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \data_r_1[10]_i_35\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \data_r_1[10]_i_36\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \data_r_1[10]_i_37\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \data_r_1[10]_i_38\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \data_r_1[10]_i_39\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \data_r_1[14]_i_10\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \data_r_1[14]_i_11\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \data_r_1[14]_i_12\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \data_r_1[14]_i_13\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \data_r_1[14]_i_14\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \data_r_1[14]_i_15\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \data_r_1[14]_i_16\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \data_r_1[14]_i_17\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \data_r_1[14]_i_18\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \data_r_1[14]_i_19\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \data_r_1[14]_i_20\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \data_r_1[14]_i_21\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \data_r_1[14]_i_29\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \data_r_1[16]_i_14\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \data_r_1[16]_i_5\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \data_r_1[16]_i_7\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \data_r_1[6]_i_24\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \data_r_1[6]_i_25\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \data_r_1[6]_i_26\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \data_r_1[6]_i_27\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \data_r_1[6]_i_28\ : label is "soft_lutpair306";
  attribute METHODOLOGY_DRC_VIOS of \data_r_1_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_r_1_reg[10]_i_13\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_r_1_reg[10]_i_14\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_r_1_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_r_1_reg[14]_i_22\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_r_1_reg[16]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_r_1_reg[16]_i_6\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_r_1_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_r_1_reg[6]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \data_r_1_reg[6]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute SOFT_HLUTNM of \data_reg[22]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \href_reg_i_1__0\ : label is "soft_lutpair262";
begin
\data_b_1[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(7),
      I1 => data_b(2),
      I2 => \data_b_1_reg[10]_i_14_n_5\,
      I3 => \data_b_1_reg[14]_i_22_n_6\,
      O => \data_b_1[10]_i_10_n_0\
    );
\data_b_1[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \data_b_1_reg[10]_i_14_n_6\,
      I1 => \data_b_1_reg[14]_i_22_n_7\,
      I2 => \data_b_1_reg[16]_0\(7),
      I3 => data_b(1),
      O => \data_b_1[10]_i_11_n_0\
    );
\data_b_1[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(7),
      I1 => data_b(1),
      I2 => \data_b_1_reg[10]_i_14_n_6\,
      I3 => \data_b_1_reg[14]_i_22_n_7\,
      O => \data_b_1[10]_i_12_n_0\
    );
\data_b_1[10]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(3),
      I1 => \data_b_1_reg[16]_0\(6),
      O => \data_b_1[10]_i_15_n_0\
    );
\data_b_1[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_b_1_reg[6]_i_3_n_5\,
      I1 => \data_b_1_reg[10]_i_13_n_4\,
      I2 => \data_b_1_reg[16]_0\(6),
      I3 => data_b(1),
      O => \data_b_1[10]_i_16_n_0\
    );
\data_b_1[10]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(2),
      I1 => \data_b_1_reg[16]_0\(6),
      O => \data_b_1[10]_i_17_n_0\
    );
\data_b_1[10]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(0),
      I1 => \data_b_1_reg[16]_0\(7),
      O => \data_b_1[10]_i_18_n_0\
    );
\data_b_1[10]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(7),
      I1 => data_b(0),
      I2 => \data_b_1_reg[10]_i_14_n_7\,
      I3 => \data_b_1_reg[6]_i_3_n_4\,
      O => \data_b_1[10]_i_19_n_0\
    );
\data_b_1[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(6),
      I1 => data_b(3),
      I2 => \data_b_1[10]_i_10_n_0\,
      I3 => \data_b_1[10]_i_11_n_0\,
      O => \data_b_1[10]_i_2_n_0\
    );
\data_b_1[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(4),
      I1 => data_b(2),
      I2 => \data_b_1_reg[16]_0\(5),
      I3 => data_b(1),
      I4 => data_b(3),
      I5 => \data_b_1_reg[16]_0\(3),
      O => \data_b_1[10]_i_20_n_0\
    );
\data_b_1[10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(4),
      I1 => data_b(1),
      I2 => \data_b_1_reg[16]_0\(5),
      I3 => data_b(0),
      O => \data_b_1[10]_i_21_n_0\
    );
\data_b_1[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(3),
      I1 => data_b(1),
      O => \data_b_1[10]_i_22_n_0\
    );
\data_b_1[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => data_b(2),
      I1 => \data_b_1[10]_i_35_n_0\,
      I2 => data_b(1),
      I3 => \data_b_1_reg[16]_0\(4),
      I4 => data_b(0),
      I5 => \data_b_1_reg[16]_0\(5),
      O => \data_b_1[10]_i_23_n_0\
    );
\data_b_1[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => data_b(0),
      I1 => \data_b_1_reg[16]_0\(5),
      I2 => data_b(1),
      I3 => \data_b_1_reg[16]_0\(4),
      I4 => \data_b_1_reg[16]_0\(3),
      I5 => data_b(2),
      O => \data_b_1[10]_i_24_n_0\
    );
\data_b_1[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(3),
      I1 => data_b(1),
      I2 => \data_b_1_reg[16]_0\(4),
      I3 => data_b(0),
      O => \data_b_1[10]_i_25_n_0\
    );
\data_b_1[10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data_b(0),
      I1 => \data_b_1_reg[16]_0\(3),
      O => \data_b_1[10]_i_26_n_0\
    );
\data_b_1[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(5),
      I1 => data_b(4),
      I2 => \data_b_1_reg[16]_0\(4),
      I3 => data_b(5),
      I4 => \data_b_1_reg[16]_0\(3),
      I5 => data_b(6),
      O => \data_b_1[10]_i_27_n_0\
    );
\data_b_1[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(5),
      I1 => data_b(3),
      I2 => \data_b_1_reg[16]_0\(4),
      I3 => data_b(4),
      I4 => \data_b_1_reg[16]_0\(3),
      I5 => data_b(5),
      O => \data_b_1[10]_i_28_n_0\
    );
\data_b_1[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(5),
      I1 => data_b(2),
      I2 => \data_b_1_reg[16]_0\(4),
      I3 => data_b(3),
      I4 => \data_b_1_reg[16]_0\(3),
      I5 => data_b(4),
      O => \data_b_1[10]_i_29_n_0\
    );
\data_b_1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A08080808080808"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(6),
      I1 => data_b(2),
      I2 => \data_b_1[10]_i_12_n_0\,
      I3 => data_b(1),
      I4 => \data_b_1_reg[10]_i_13_n_4\,
      I5 => \data_b_1_reg[6]_i_3_n_5\,
      O => \data_b_1[10]_i_3_n_0\
    );
\data_b_1[10]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(5),
      I1 => data_b(1),
      I2 => \data_b_1_reg[16]_0\(4),
      I3 => data_b(2),
      I4 => \data_b_1_reg[16]_0\(3),
      I5 => data_b(3),
      O => \data_b_1[10]_i_30_n_0\
    );
\data_b_1[10]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_b_1[10]_i_27_n_0\,
      I1 => \data_b_1_reg[16]_0\(4),
      I2 => data_b(6),
      I3 => \data_b_1[10]_i_36_n_0\,
      I4 => data_b(7),
      I5 => \data_b_1_reg[16]_0\(3),
      O => \data_b_1[10]_i_31_n_0\
    );
\data_b_1[10]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_b_1[10]_i_28_n_0\,
      I1 => \data_b_1_reg[16]_0\(4),
      I2 => data_b(5),
      I3 => \data_b_1[10]_i_37_n_0\,
      I4 => data_b(6),
      I5 => \data_b_1_reg[16]_0\(3),
      O => \data_b_1[10]_i_32_n_0\
    );
\data_b_1[10]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_b_1[10]_i_29_n_0\,
      I1 => \data_b_1_reg[16]_0\(4),
      I2 => data_b(4),
      I3 => \data_b_1[10]_i_38_n_0\,
      I4 => data_b(5),
      I5 => \data_b_1_reg[16]_0\(3),
      O => \data_b_1[10]_i_33_n_0\
    );
\data_b_1[10]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_b_1[10]_i_30_n_0\,
      I1 => \data_b_1_reg[16]_0\(4),
      I2 => data_b(3),
      I3 => \data_b_1[10]_i_39_n_0\,
      I4 => data_b(4),
      I5 => \data_b_1_reg[16]_0\(3),
      O => \data_b_1[10]_i_34_n_0\
    );
\data_b_1[10]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(3),
      I1 => \data_b_1_reg[16]_0\(3),
      O => \data_b_1[10]_i_35_n_0\
    );
\data_b_1[10]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(5),
      I1 => \data_b_1_reg[16]_0\(5),
      O => \data_b_1[10]_i_36_n_0\
    );
\data_b_1[10]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(4),
      I1 => \data_b_1_reg[16]_0\(5),
      O => \data_b_1[10]_i_37_n_0\
    );
\data_b_1[10]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(3),
      I1 => \data_b_1_reg[16]_0\(5),
      O => \data_b_1[10]_i_38_n_0\
    );
\data_b_1[10]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(2),
      I1 => \data_b_1_reg[16]_0\(5),
      O => \data_b_1[10]_i_39_n_0\
    );
\data_b_1[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5995959595959595"
    )
        port map (
      I0 => \data_b_1[10]_i_12_n_0\,
      I1 => \data_b_1_reg[16]_0\(6),
      I2 => data_b(2),
      I3 => \data_b_1_reg[6]_i_3_n_5\,
      I4 => \data_b_1_reg[10]_i_13_n_4\,
      I5 => data_b(1),
      O => \data_b_1[10]_i_4_n_0\
    );
\data_b_1[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \data_b_1_reg[6]_i_3_n_4\,
      I1 => \data_b_1_reg[10]_i_14_n_7\,
      I2 => data_b(0),
      I3 => \data_b_1_reg[16]_0\(7),
      O => \data_b_1[10]_i_5_n_0\
    );
\data_b_1[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \data_b_1[10]_i_11_n_0\,
      I1 => \data_b_1[10]_i_10_n_0\,
      I2 => \data_b_1[10]_i_15_n_0\,
      I3 => \data_b_1[14]_i_14_n_0\,
      I4 => \data_b_1[14]_i_21_n_0\,
      I5 => \data_b_1[14]_i_15_n_0\,
      O => \data_b_1[10]_i_6_n_0\
    );
\data_b_1[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \data_b_1[10]_i_16_n_0\,
      I1 => \data_b_1[10]_i_12_n_0\,
      I2 => \data_b_1[10]_i_17_n_0\,
      I3 => \data_b_1[10]_i_10_n_0\,
      I4 => \data_b_1[10]_i_15_n_0\,
      I5 => \data_b_1[10]_i_11_n_0\,
      O => \data_b_1[10]_i_7_n_0\
    );
\data_b_1[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \data_b_1[10]_i_12_n_0\,
      I1 => \data_b_1[10]_i_17_n_0\,
      I2 => \data_b_1[10]_i_16_n_0\,
      I3 => \data_b_1[10]_i_18_n_0\,
      I4 => \data_b_1_reg[6]_i_3_n_4\,
      I5 => \data_b_1_reg[10]_i_14_n_7\,
      O => \data_b_1[10]_i_8_n_0\
    );
\data_b_1[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A959595"
    )
        port map (
      I0 => \data_b_1[10]_i_19_n_0\,
      I1 => data_b(1),
      I2 => \data_b_1_reg[16]_0\(6),
      I3 => \data_b_1_reg[10]_i_13_n_4\,
      I4 => \data_b_1_reg[6]_i_3_n_5\,
      O => \data_b_1[10]_i_9_n_0\
    );
\data_b_1[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(7),
      I1 => \data_b_1_reg[16]_0\(6),
      O => \data_b_1[14]_i_10_n_0\
    );
\data_b_1[14]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \data_b_1_reg[16]_i_6_n_7\,
      I1 => \data_b_1_reg[14]_i_22_n_0\,
      I2 => \data_b_1_reg[16]_0\(7),
      I3 => data_b(4),
      O => \data_b_1[14]_i_11_n_0\
    );
\data_b_1[14]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(7),
      I1 => data_b(4),
      I2 => \data_b_1_reg[16]_i_6_n_7\,
      I3 => \data_b_1_reg[14]_i_22_n_0\,
      O => \data_b_1[14]_i_12_n_0\
    );
\data_b_1[14]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \data_b_1_reg[10]_i_14_n_4\,
      I1 => \data_b_1_reg[14]_i_22_n_5\,
      I2 => \data_b_1_reg[16]_0\(7),
      I3 => data_b(3),
      O => \data_b_1[14]_i_13_n_0\
    );
\data_b_1[14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(7),
      I1 => data_b(3),
      I2 => \data_b_1_reg[10]_i_14_n_4\,
      I3 => \data_b_1_reg[14]_i_22_n_5\,
      O => \data_b_1[14]_i_14_n_0\
    );
\data_b_1[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \data_b_1_reg[10]_i_14_n_5\,
      I1 => \data_b_1_reg[14]_i_22_n_6\,
      I2 => \data_b_1_reg[16]_0\(7),
      I3 => data_b(2),
      O => \data_b_1[14]_i_15_n_0\
    );
\data_b_1[14]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(7),
      I1 => data_b(7),
      I2 => \data_b_1_reg[16]_i_6_n_0\,
      O => \data_b_1[14]_i_16_n_0\
    );
\data_b_1[14]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(6),
      I1 => \data_b_1_reg[16]_0\(6),
      O => \data_b_1[14]_i_17_n_0\
    );
\data_b_1[14]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A959595"
    )
        port map (
      I0 => \data_b_1_reg[16]_i_6_n_5\,
      I1 => data_b(6),
      I2 => \data_b_1_reg[16]_0\(7),
      I3 => \data_b_1_reg[16]_0\(6),
      I4 => data_b(7),
      O => \data_b_1[14]_i_18_n_0\
    );
\data_b_1[14]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(5),
      I1 => \data_b_1_reg[16]_0\(6),
      O => \data_b_1[14]_i_19_n_0\
    );
\data_b_1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \data_b_1[14]_i_10_n_0\,
      I1 => \data_b_1_reg[16]_i_6_n_5\,
      I2 => data_b(6),
      I3 => \data_b_1_reg[16]_0\(7),
      I4 => \data_b_1_reg[16]_i_6_n_6\,
      I5 => data_b(5),
      O => \data_b_1[14]_i_2_n_0\
    );
\data_b_1[14]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(7),
      I1 => data_b(5),
      I2 => \data_b_1_reg[16]_i_6_n_6\,
      O => \data_b_1[14]_i_20_n_0\
    );
\data_b_1[14]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(4),
      I1 => \data_b_1_reg[16]_0\(6),
      O => \data_b_1[14]_i_21_n_0\
    );
\data_b_1[14]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(2),
      I1 => data_b(7),
      I2 => \data_b_1_reg[16]_0\(1),
      I3 => data_b(8),
      O => \data_b_1[14]_i_23_n_0\
    );
\data_b_1[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(2),
      I1 => data_b(6),
      I2 => \data_b_1_reg[16]_0\(1),
      I3 => data_b(7),
      I4 => \data_b_1_reg[16]_0\(0),
      I5 => data_b(8),
      O => \data_b_1[14]_i_24_n_0\
    );
\data_b_1[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(2),
      I1 => data_b(5),
      I2 => \data_b_1_reg[16]_0\(1),
      I3 => data_b(6),
      I4 => \data_b_1_reg[16]_0\(0),
      I5 => data_b(7),
      O => \data_b_1[14]_i_25_n_0\
    );
\data_b_1[14]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(1),
      I1 => data_b(7),
      I2 => \data_b_1_reg[16]_0\(2),
      I3 => data_b(8),
      O => \data_b_1[14]_i_26_n_0\
    );
\data_b_1[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(0),
      I1 => data_b(6),
      I2 => data_b(7),
      I3 => \data_b_1_reg[16]_0\(2),
      I4 => data_b(8),
      I5 => \data_b_1_reg[16]_0\(1),
      O => \data_b_1[14]_i_27_n_0\
    );
\data_b_1[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_b_1[14]_i_25_n_0\,
      I1 => \data_b_1_reg[16]_0\(1),
      I2 => data_b(7),
      I3 => \data_b_1[14]_i_29_n_0\,
      I4 => data_b(8),
      I5 => \data_b_1_reg[16]_0\(0),
      O => \data_b_1[14]_i_28_n_0\
    );
\data_b_1[14]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(6),
      I1 => \data_b_1_reg[16]_0\(2),
      O => \data_b_1[14]_i_29_n_0\
    );
\data_b_1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF8F8F808808080"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(6),
      I1 => data_b(6),
      I2 => \data_b_1_reg[16]_i_6_n_6\,
      I3 => data_b(5),
      I4 => \data_b_1_reg[16]_0\(7),
      I5 => \data_b_1[14]_i_11_n_0\,
      O => \data_b_1[14]_i_3_n_0\
    );
\data_b_1[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(6),
      I1 => data_b(5),
      I2 => \data_b_1[14]_i_12_n_0\,
      I3 => \data_b_1[14]_i_13_n_0\,
      O => \data_b_1[14]_i_4_n_0\
    );
\data_b_1[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(6),
      I1 => data_b(4),
      I2 => \data_b_1[14]_i_14_n_0\,
      I3 => \data_b_1[14]_i_15_n_0\,
      O => \data_b_1[14]_i_5_n_0\
    );
\data_b_1[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \data_b_1[14]_i_2_n_0\,
      I1 => \data_b_1[14]_i_16_n_0\,
      I2 => \data_b_1_reg[16]_0\(6),
      I3 => data_b(8),
      I4 => \data_b_1[16]_i_7_n_0\,
      O => \data_b_1[14]_i_6_n_0\
    );
\data_b_1[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2B4B4B4B42D2D2D"
    )
        port map (
      I0 => \data_b_1[14]_i_11_n_0\,
      I1 => \data_b_1[14]_i_17_n_0\,
      I2 => \data_b_1[14]_i_18_n_0\,
      I3 => \data_b_1_reg[16]_0\(7),
      I4 => data_b(5),
      I5 => \data_b_1_reg[16]_i_6_n_6\,
      O => \data_b_1[14]_i_7_n_0\
    );
\data_b_1[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \data_b_1[14]_i_13_n_0\,
      I1 => \data_b_1[14]_i_12_n_0\,
      I2 => \data_b_1[14]_i_19_n_0\,
      I3 => \data_b_1[14]_i_20_n_0\,
      I4 => \data_b_1[14]_i_17_n_0\,
      I5 => \data_b_1[14]_i_11_n_0\,
      O => \data_b_1[14]_i_8_n_0\
    );
\data_b_1[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \data_b_1[14]_i_15_n_0\,
      I1 => \data_b_1[14]_i_14_n_0\,
      I2 => \data_b_1[14]_i_21_n_0\,
      I3 => \data_b_1[14]_i_12_n_0\,
      I4 => \data_b_1[14]_i_19_n_0\,
      I5 => \data_b_1[14]_i_13_n_0\,
      O => \data_b_1[14]_i_9_n_0\
    );
\data_b_1[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(5),
      I1 => data_b(5),
      I2 => \data_b_1_reg[16]_0\(4),
      I3 => data_b(6),
      I4 => \data_b_1_reg[16]_0\(3),
      I5 => data_b(7),
      O => \data_b_1[16]_i_10_n_0\
    );
\data_b_1[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(4),
      I1 => data_b(7),
      I2 => \data_b_1_reg[16]_0\(5),
      I3 => data_b(8),
      O => \data_b_1[16]_i_11_n_0\
    );
\data_b_1[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(3),
      I1 => data_b(6),
      I2 => data_b(7),
      I3 => \data_b_1_reg[16]_0\(5),
      I4 => data_b(8),
      I5 => \data_b_1_reg[16]_0\(4),
      O => \data_b_1[16]_i_12_n_0\
    );
\data_b_1[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_b_1[16]_i_10_n_0\,
      I1 => \data_b_1_reg[16]_0\(4),
      I2 => data_b(7),
      I3 => \data_b_1[16]_i_14_n_0\,
      I4 => data_b(8),
      I5 => \data_b_1_reg[16]_0\(3),
      O => \data_b_1[16]_i_13_n_0\
    );
\data_b_1[16]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(6),
      I1 => \data_b_1_reg[16]_0\(5),
      O => \data_b_1[16]_i_14_n_0\
    );
\data_b_1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \data_b_1[16]_i_5_n_0\,
      I1 => \data_b_1_reg[16]_i_6_n_0\,
      I2 => data_b(7),
      I3 => \data_b_1_reg[16]_0\(7),
      I4 => \data_b_1_reg[16]_i_6_n_5\,
      I5 => data_b(6),
      O => \data_b_1[16]_i_2_n_0\
    );
\data_b_1[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => data_b(8),
      I1 => \data_b_1_reg[16]_i_6_n_0\,
      I2 => data_b(7),
      I3 => \data_b_1_reg[16]_0\(7),
      O => \data_b_1[16]_i_3_n_0\
    );
\data_b_1[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FD525D52540B040"
    )
        port map (
      I0 => \data_b_1[16]_i_7_n_0\,
      I1 => \data_b_1_reg[16]_0\(6),
      I2 => data_b(8),
      I3 => \data_b_1_reg[16]_0\(7),
      I4 => data_b(7),
      I5 => \data_b_1_reg[16]_i_6_n_0\,
      O => \data_b_1[16]_i_4_n_0\
    );
\data_b_1[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(8),
      I1 => \data_b_1_reg[16]_0\(6),
      O => \data_b_1[16]_i_5_n_0\
    );
\data_b_1[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(7),
      I1 => data_b(6),
      I2 => \data_b_1_reg[16]_i_6_n_5\,
      O => \data_b_1[16]_i_7_n_0\
    );
\data_b_1[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(5),
      I1 => data_b(7),
      I2 => \data_b_1_reg[16]_0\(4),
      I3 => data_b(8),
      O => \data_b_1[16]_i_8_n_0\
    );
\data_b_1[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(5),
      I1 => data_b(6),
      I2 => \data_b_1_reg[16]_0\(4),
      I3 => data_b(7),
      I4 => \data_b_1_reg[16]_0\(3),
      I5 => data_b(8),
      O => \data_b_1[16]_i_9_n_0\
    );
\data_b_1[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(2),
      I1 => data_b(3),
      I2 => \data_b_1_reg[16]_0\(1),
      I3 => data_b(4),
      I4 => \data_b_1_reg[16]_0\(0),
      I5 => data_b(5),
      O => \data_b_1[6]_i_10_n_0\
    );
\data_b_1[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(2),
      I1 => data_b(2),
      I2 => \data_b_1_reg[16]_0\(1),
      I3 => data_b(3),
      I4 => \data_b_1_reg[16]_0\(0),
      I5 => data_b(4),
      O => \data_b_1[6]_i_11_n_0\
    );
\data_b_1[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(2),
      I1 => data_b(1),
      I2 => \data_b_1_reg[16]_0\(1),
      I3 => data_b(2),
      I4 => \data_b_1_reg[16]_0\(0),
      I5 => data_b(3),
      O => \data_b_1[6]_i_12_n_0\
    );
\data_b_1[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_b_1[6]_i_9_n_0\,
      I1 => \data_b_1_reg[16]_0\(1),
      I2 => data_b(6),
      I3 => \data_b_1[6]_i_24_n_0\,
      I4 => data_b(7),
      I5 => \data_b_1_reg[16]_0\(0),
      O => \data_b_1[6]_i_13_n_0\
    );
\data_b_1[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_b_1[6]_i_10_n_0\,
      I1 => \data_b_1_reg[16]_0\(1),
      I2 => data_b(5),
      I3 => \data_b_1[6]_i_25_n_0\,
      I4 => data_b(6),
      I5 => \data_b_1_reg[16]_0\(0),
      O => \data_b_1[6]_i_14_n_0\
    );
\data_b_1[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_b_1[6]_i_11_n_0\,
      I1 => \data_b_1_reg[16]_0\(1),
      I2 => data_b(4),
      I3 => \data_b_1[6]_i_26_n_0\,
      I4 => data_b(5),
      I5 => \data_b_1_reg[16]_0\(0),
      O => \data_b_1[6]_i_15_n_0\
    );
\data_b_1[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_b_1[6]_i_12_n_0\,
      I1 => \data_b_1_reg[16]_0\(1),
      I2 => data_b(3),
      I3 => \data_b_1[6]_i_27_n_0\,
      I4 => data_b(4),
      I5 => \data_b_1_reg[16]_0\(0),
      O => \data_b_1[6]_i_16_n_0\
    );
\data_b_1[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(1),
      I1 => data_b(2),
      I2 => \data_b_1_reg[16]_0\(2),
      I3 => data_b(1),
      I4 => data_b(3),
      I5 => \data_b_1_reg[16]_0\(0),
      O => \data_b_1[6]_i_17_n_0\
    );
\data_b_1[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(1),
      I1 => data_b(1),
      I2 => \data_b_1_reg[16]_0\(2),
      I3 => data_b(0),
      O => \data_b_1[6]_i_18_n_0\
    );
\data_b_1[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(0),
      I1 => data_b(1),
      O => \data_b_1[6]_i_19_n_0\
    );
\data_b_1[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_b_1_reg[6]_i_3_n_5\,
      I1 => \data_b_1_reg[10]_i_13_n_4\,
      O => \data_b_1[6]_i_2_n_0\
    );
\data_b_1[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => data_b(2),
      I1 => \data_b_1[6]_i_28_n_0\,
      I2 => data_b(1),
      I3 => \data_b_1_reg[16]_0\(1),
      I4 => data_b(0),
      I5 => \data_b_1_reg[16]_0\(2),
      O => \data_b_1[6]_i_20_n_0\
    );
\data_b_1[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => data_b(0),
      I1 => \data_b_1_reg[16]_0\(2),
      I2 => data_b(1),
      I3 => \data_b_1_reg[16]_0\(1),
      I4 => \data_b_1_reg[16]_0\(0),
      I5 => data_b(2),
      O => \data_b_1[6]_i_21_n_0\
    );
\data_b_1[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(0),
      I1 => data_b(1),
      I2 => \data_b_1_reg[16]_0\(1),
      I3 => data_b(0),
      O => \data_b_1[6]_i_22_n_0\
    );
\data_b_1[6]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data_b(0),
      I1 => \data_b_1_reg[16]_0\(0),
      O => \data_b_1[6]_i_23_n_0\
    );
\data_b_1[6]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(5),
      I1 => \data_b_1_reg[16]_0\(2),
      O => \data_b_1[6]_i_24_n_0\
    );
\data_b_1[6]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(4),
      I1 => \data_b_1_reg[16]_0\(2),
      O => \data_b_1[6]_i_25_n_0\
    );
\data_b_1[6]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(3),
      I1 => \data_b_1_reg[16]_0\(2),
      O => \data_b_1[6]_i_26_n_0\
    );
\data_b_1[6]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(2),
      I1 => \data_b_1_reg[16]_0\(2),
      O => \data_b_1[6]_i_27_n_0\
    );
\data_b_1[6]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_b(3),
      I1 => \data_b_1_reg[16]_0\(0),
      O => \data_b_1[6]_i_28_n_0\
    );
\data_b_1[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \data_b_1_reg[10]_i_13_n_4\,
      I1 => \data_b_1_reg[6]_i_3_n_5\,
      I2 => \data_b_1_reg[16]_0\(6),
      I3 => data_b(0),
      O => \data_b_1[6]_i_5_n_0\
    );
\data_b_1[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_b_1_reg[6]_i_3_n_6\,
      I1 => \data_b_1_reg[10]_i_13_n_5\,
      O => \data_b_1[6]_i_6_n_0\
    );
\data_b_1[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_b_1_reg[6]_i_3_n_7\,
      I1 => \data_b_1_reg[10]_i_13_n_6\,
      O => \data_b_1[6]_i_7_n_0\
    );
\data_b_1[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_b_1_reg[6]_i_4_n_4\,
      I1 => \data_b_1_reg[10]_i_13_n_7\,
      O => \data_b_1[6]_i_8_n_0\
    );
\data_b_1[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_b_1_reg[16]_0\(2),
      I1 => data_b(4),
      I2 => \data_b_1_reg[16]_0\(1),
      I3 => data_b(5),
      I4 => \data_b_1_reg[16]_0\(0),
      I5 => data_b(6),
      O => \data_b_1[6]_i_9_n_0\
    );
\data_b_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_b_10(10),
      Q => data_b_1(10)
    );
\data_b_1_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_b_1_reg[6]_i_1_n_0\,
      CO(3) => \data_b_1_reg[10]_i_1_n_0\,
      CO(2) => \data_b_1_reg[10]_i_1_n_1\,
      CO(1) => \data_b_1_reg[10]_i_1_n_2\,
      CO(0) => \data_b_1_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_b_1[10]_i_2_n_0\,
      DI(2) => \data_b_1[10]_i_3_n_0\,
      DI(1) => \data_b_1[10]_i_4_n_0\,
      DI(0) => \data_b_1[10]_i_5_n_0\,
      O(3 downto 0) => data_b_10(10 downto 7),
      S(3) => \data_b_1[10]_i_6_n_0\,
      S(2) => \data_b_1[10]_i_7_n_0\,
      S(1) => \data_b_1[10]_i_8_n_0\,
      S(0) => \data_b_1[10]_i_9_n_0\
    );
\data_b_1_reg[10]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_b_1_reg[10]_i_13_n_0\,
      CO(2) => \data_b_1_reg[10]_i_13_n_1\,
      CO(1) => \data_b_1_reg[10]_i_13_n_2\,
      CO(0) => \data_b_1_reg[10]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \data_b_1[10]_i_20_n_0\,
      DI(2) => \data_b_1[10]_i_21_n_0\,
      DI(1) => \data_b_1[10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \data_b_1_reg[10]_i_13_n_4\,
      O(2) => \data_b_1_reg[10]_i_13_n_5\,
      O(1) => \data_b_1_reg[10]_i_13_n_6\,
      O(0) => \data_b_1_reg[10]_i_13_n_7\,
      S(3) => \data_b_1[10]_i_23_n_0\,
      S(2) => \data_b_1[10]_i_24_n_0\,
      S(1) => \data_b_1[10]_i_25_n_0\,
      S(0) => \data_b_1[10]_i_26_n_0\
    );
\data_b_1_reg[10]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_b_1_reg[10]_i_13_n_0\,
      CO(3) => \data_b_1_reg[10]_i_14_n_0\,
      CO(2) => \data_b_1_reg[10]_i_14_n_1\,
      CO(1) => \data_b_1_reg[10]_i_14_n_2\,
      CO(0) => \data_b_1_reg[10]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \data_b_1[10]_i_27_n_0\,
      DI(2) => \data_b_1[10]_i_28_n_0\,
      DI(1) => \data_b_1[10]_i_29_n_0\,
      DI(0) => \data_b_1[10]_i_30_n_0\,
      O(3) => \data_b_1_reg[10]_i_14_n_4\,
      O(2) => \data_b_1_reg[10]_i_14_n_5\,
      O(1) => \data_b_1_reg[10]_i_14_n_6\,
      O(0) => \data_b_1_reg[10]_i_14_n_7\,
      S(3) => \data_b_1[10]_i_31_n_0\,
      S(2) => \data_b_1[10]_i_32_n_0\,
      S(1) => \data_b_1[10]_i_33_n_0\,
      S(0) => \data_b_1[10]_i_34_n_0\
    );
\data_b_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_b_10(11),
      Q => data_b_1(11)
    );
\data_b_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_b_10(12),
      Q => data_b_1(12)
    );
\data_b_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_b_10(13),
      Q => data_b_1(13)
    );
\data_b_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_b_10(14),
      Q => data_b_1(14)
    );
\data_b_1_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_b_1_reg[10]_i_1_n_0\,
      CO(3) => \data_b_1_reg[14]_i_1_n_0\,
      CO(2) => \data_b_1_reg[14]_i_1_n_1\,
      CO(1) => \data_b_1_reg[14]_i_1_n_2\,
      CO(0) => \data_b_1_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_b_1[14]_i_2_n_0\,
      DI(2) => \data_b_1[14]_i_3_n_0\,
      DI(1) => \data_b_1[14]_i_4_n_0\,
      DI(0) => \data_b_1[14]_i_5_n_0\,
      O(3 downto 0) => data_b_10(14 downto 11),
      S(3) => \data_b_1[14]_i_6_n_0\,
      S(2) => \data_b_1[14]_i_7_n_0\,
      S(1) => \data_b_1[14]_i_8_n_0\,
      S(0) => \data_b_1[14]_i_9_n_0\
    );
\data_b_1_reg[14]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_b_1_reg[6]_i_3_n_0\,
      CO(3) => \data_b_1_reg[14]_i_22_n_0\,
      CO(2) => \NLW_data_b_1_reg[14]_i_22_CO_UNCONNECTED\(2),
      CO(1) => \data_b_1_reg[14]_i_22_n_2\,
      CO(0) => \data_b_1_reg[14]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \data_b_1[14]_i_23_n_0\,
      DI(1) => \data_b_1[14]_i_24_n_0\,
      DI(0) => \data_b_1[14]_i_25_n_0\,
      O(3) => \NLW_data_b_1_reg[14]_i_22_O_UNCONNECTED\(3),
      O(2) => \data_b_1_reg[14]_i_22_n_5\,
      O(1) => \data_b_1_reg[14]_i_22_n_6\,
      O(0) => \data_b_1_reg[14]_i_22_n_7\,
      S(3) => '1',
      S(2) => \data_b_1[14]_i_26_n_0\,
      S(1) => \data_b_1[14]_i_27_n_0\,
      S(0) => \data_b_1[14]_i_28_n_0\
    );
\data_b_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_b_10(15),
      Q => data_b_1(15)
    );
\data_b_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_b_10(16),
      Q => data_b_1(16)
    );
\data_b_1_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_b_1_reg[14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_data_b_1_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_b_1_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_b_1[16]_i_2_n_0\,
      O(3 downto 2) => \NLW_data_b_1_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data_b_10(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \data_b_1[16]_i_3_n_0\,
      S(0) => \data_b_1[16]_i_4_n_0\
    );
\data_b_1_reg[16]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_b_1_reg[10]_i_14_n_0\,
      CO(3) => \data_b_1_reg[16]_i_6_n_0\,
      CO(2) => \NLW_data_b_1_reg[16]_i_6_CO_UNCONNECTED\(2),
      CO(1) => \data_b_1_reg[16]_i_6_n_2\,
      CO(0) => \data_b_1_reg[16]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \data_b_1[16]_i_8_n_0\,
      DI(1) => \data_b_1[16]_i_9_n_0\,
      DI(0) => \data_b_1[16]_i_10_n_0\,
      O(3) => \NLW_data_b_1_reg[16]_i_6_O_UNCONNECTED\(3),
      O(2) => \data_b_1_reg[16]_i_6_n_5\,
      O(1) => \data_b_1_reg[16]_i_6_n_6\,
      O(0) => \data_b_1_reg[16]_i_6_n_7\,
      S(3) => '1',
      S(2) => \data_b_1[16]_i_11_n_0\,
      S(1) => \data_b_1[16]_i_12_n_0\,
      S(0) => \data_b_1[16]_i_13_n_0\
    );
\data_b_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_b_10(4),
      Q => data_b_1(4)
    );
\data_b_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_b_10(5),
      Q => data_b_1(5)
    );
\data_b_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_b_10(6),
      Q => data_b_1(6)
    );
\data_b_1_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_b_1_reg[6]_i_1_n_0\,
      CO(2) => \data_b_1_reg[6]_i_1_n_1\,
      CO(1) => \data_b_1_reg[6]_i_1_n_2\,
      CO(0) => \data_b_1_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_b_1[6]_i_2_n_0\,
      DI(2) => \data_b_1_reg[6]_i_3_n_6\,
      DI(1) => \data_b_1_reg[6]_i_3_n_7\,
      DI(0) => \data_b_1_reg[6]_i_4_n_4\,
      O(3 downto 1) => data_b_10(6 downto 4),
      O(0) => \NLW_data_b_1_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \data_b_1[6]_i_5_n_0\,
      S(2) => \data_b_1[6]_i_6_n_0\,
      S(1) => \data_b_1[6]_i_7_n_0\,
      S(0) => \data_b_1[6]_i_8_n_0\
    );
\data_b_1_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_b_1_reg[6]_i_4_n_0\,
      CO(3) => \data_b_1_reg[6]_i_3_n_0\,
      CO(2) => \data_b_1_reg[6]_i_3_n_1\,
      CO(1) => \data_b_1_reg[6]_i_3_n_2\,
      CO(0) => \data_b_1_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \data_b_1[6]_i_9_n_0\,
      DI(2) => \data_b_1[6]_i_10_n_0\,
      DI(1) => \data_b_1[6]_i_11_n_0\,
      DI(0) => \data_b_1[6]_i_12_n_0\,
      O(3) => \data_b_1_reg[6]_i_3_n_4\,
      O(2) => \data_b_1_reg[6]_i_3_n_5\,
      O(1) => \data_b_1_reg[6]_i_3_n_6\,
      O(0) => \data_b_1_reg[6]_i_3_n_7\,
      S(3) => \data_b_1[6]_i_13_n_0\,
      S(2) => \data_b_1[6]_i_14_n_0\,
      S(1) => \data_b_1[6]_i_15_n_0\,
      S(0) => \data_b_1[6]_i_16_n_0\
    );
\data_b_1_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_b_1_reg[6]_i_4_n_0\,
      CO(2) => \data_b_1_reg[6]_i_4_n_1\,
      CO(1) => \data_b_1_reg[6]_i_4_n_2\,
      CO(0) => \data_b_1_reg[6]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \data_b_1[6]_i_17_n_0\,
      DI(2) => \data_b_1[6]_i_18_n_0\,
      DI(1) => \data_b_1[6]_i_19_n_0\,
      DI(0) => '0',
      O(3) => \data_b_1_reg[6]_i_4_n_4\,
      O(2 downto 0) => \NLW_data_b_1_reg[6]_i_4_O_UNCONNECTED\(2 downto 0),
      S(3) => \data_b_1[6]_i_20_n_0\,
      S(2) => \data_b_1[6]_i_21_n_0\,
      S(1) => \data_b_1[6]_i_22_n_0\,
      S(0) => \data_b_1[6]_i_23_n_0\
    );
\data_b_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_b_10(7),
      Q => data_b_1(7)
    );
\data_b_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_b_10(8),
      Q => data_b_1(8)
    );
\data_b_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_b_10(9),
      Q => data_b_1(9)
    );
\data_b_2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_b_1(15),
      I1 => data_b_1(16),
      I2 => data_b_1(13),
      I3 => data_b_1(14),
      I4 => data_b_1(4),
      O => \data_b_2[0]_i_1_n_0\
    );
\data_b_2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_b_1(15),
      I1 => data_b_1(16),
      I2 => data_b_1(13),
      I3 => data_b_1(14),
      I4 => data_b_1(5),
      O => \data_b_2[1]_i_1_n_0\
    );
\data_b_2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_b_1(15),
      I1 => data_b_1(16),
      I2 => data_b_1(13),
      I3 => data_b_1(14),
      I4 => data_b_1(6),
      O => \data_b_2[2]_i_1_n_0\
    );
\data_b_2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_b_1(15),
      I1 => data_b_1(16),
      I2 => data_b_1(13),
      I3 => data_b_1(14),
      I4 => data_b_1(7),
      O => \data_b_2[3]_i_1_n_0\
    );
\data_b_2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_b_1(15),
      I1 => data_b_1(16),
      I2 => data_b_1(13),
      I3 => data_b_1(14),
      I4 => data_b_1(8),
      O => \data_b_2[4]_i_1_n_0\
    );
\data_b_2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_b_1(15),
      I1 => data_b_1(16),
      I2 => data_b_1(13),
      I3 => data_b_1(14),
      I4 => data_b_1(9),
      O => \data_b_2[5]_i_1_n_0\
    );
\data_b_2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_b_1(15),
      I1 => data_b_1(16),
      I2 => data_b_1(13),
      I3 => data_b_1(14),
      I4 => data_b_1(10),
      O => \data_b_2[6]_i_1_n_0\
    );
\data_b_2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_b_1(15),
      I1 => data_b_1(16),
      I2 => data_b_1(13),
      I3 => data_b_1(14),
      I4 => data_b_1(11),
      O => \data_b_2[7]_i_1_n_0\
    );
\data_b_2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_b_1(15),
      I1 => data_b_1(16),
      I2 => data_b_1(13),
      I3 => data_b_1(14),
      I4 => data_b_1(12),
      O => \data_b_2[8]_i_1_n_0\
    );
\data_b_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_b_2[0]_i_1_n_0\,
      Q => data_b_2(0)
    );
\data_b_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_b_2[1]_i_1_n_0\,
      Q => data_b_2(1)
    );
\data_b_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_b_2[2]_i_1_n_0\,
      Q => data_b_2(2)
    );
\data_b_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_b_2[3]_i_1_n_0\,
      Q => data_b_2(3)
    );
\data_b_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_b_2[4]_i_1_n_0\,
      Q => data_b_2(4)
    );
\data_b_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_b_2[5]_i_1_n_0\,
      Q => data_b_2(5)
    );
\data_b_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_b_2[6]_i_1_n_0\,
      Q => data_b_2(6)
    );
\data_b_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_b_2[7]_i_1_n_0\,
      Q => data_b_2(7)
    );
\data_b_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_b_2[8]_i_1_n_0\,
      Q => data_b_2(8)
    );
\data_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(0),
      Q => data_b(0)
    );
\data_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(1),
      Q => data_b(1)
    );
\data_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(2),
      Q => data_b(2)
    );
\data_b_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(3),
      Q => data_b(3)
    );
\data_b_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(4),
      Q => data_b(4)
    );
\data_b_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(5),
      Q => data_b(5)
    );
\data_b_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(6),
      Q => data_b(6)
    );
\data_b_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(7),
      Q => data_b(7)
    );
\data_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(8),
      Q => data_b(8)
    );
\data_g_1[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(7),
      I1 => data_g(2),
      I2 => \data_g_1_reg[10]_i_14_n_5\,
      I3 => \data_g_1_reg[14]_i_22_n_6\,
      O => \data_g_1[10]_i_10_n_0\
    );
\data_g_1[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \data_g_1_reg[10]_i_14_n_6\,
      I1 => \data_g_1_reg[14]_i_22_n_7\,
      I2 => \data_g_1_reg[16]_0\(7),
      I3 => data_g(1),
      O => \data_g_1[10]_i_11_n_0\
    );
\data_g_1[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(7),
      I1 => data_g(1),
      I2 => \data_g_1_reg[10]_i_14_n_6\,
      I3 => \data_g_1_reg[14]_i_22_n_7\,
      O => \data_g_1[10]_i_12_n_0\
    );
\data_g_1[10]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(3),
      I1 => \data_g_1_reg[16]_0\(6),
      O => \data_g_1[10]_i_15_n_0\
    );
\data_g_1[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_g_1_reg[6]_i_3_n_5\,
      I1 => \data_g_1_reg[10]_i_13_n_4\,
      I2 => \data_g_1_reg[16]_0\(6),
      I3 => data_g(1),
      O => \data_g_1[10]_i_16_n_0\
    );
\data_g_1[10]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(2),
      I1 => \data_g_1_reg[16]_0\(6),
      O => \data_g_1[10]_i_17_n_0\
    );
\data_g_1[10]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(0),
      I1 => \data_g_1_reg[16]_0\(7),
      O => \data_g_1[10]_i_18_n_0\
    );
\data_g_1[10]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(7),
      I1 => data_g(0),
      I2 => \data_g_1_reg[10]_i_14_n_7\,
      I3 => \data_g_1_reg[6]_i_3_n_4\,
      O => \data_g_1[10]_i_19_n_0\
    );
\data_g_1[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(6),
      I1 => data_g(3),
      I2 => \data_g_1[10]_i_10_n_0\,
      I3 => \data_g_1[10]_i_11_n_0\,
      O => \data_g_1[10]_i_2_n_0\
    );
\data_g_1[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(4),
      I1 => data_g(2),
      I2 => \data_g_1_reg[16]_0\(5),
      I3 => data_g(1),
      I4 => data_g(3),
      I5 => \data_g_1_reg[16]_0\(3),
      O => \data_g_1[10]_i_20_n_0\
    );
\data_g_1[10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(4),
      I1 => data_g(1),
      I2 => \data_g_1_reg[16]_0\(5),
      I3 => data_g(0),
      O => \data_g_1[10]_i_21_n_0\
    );
\data_g_1[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(3),
      I1 => data_g(1),
      O => \data_g_1[10]_i_22_n_0\
    );
\data_g_1[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => data_g(2),
      I1 => \data_g_1[10]_i_35_n_0\,
      I2 => data_g(1),
      I3 => \data_g_1_reg[16]_0\(4),
      I4 => data_g(0),
      I5 => \data_g_1_reg[16]_0\(5),
      O => \data_g_1[10]_i_23_n_0\
    );
\data_g_1[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => data_g(0),
      I1 => \data_g_1_reg[16]_0\(5),
      I2 => data_g(1),
      I3 => \data_g_1_reg[16]_0\(4),
      I4 => \data_g_1_reg[16]_0\(3),
      I5 => data_g(2),
      O => \data_g_1[10]_i_24_n_0\
    );
\data_g_1[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(3),
      I1 => data_g(1),
      I2 => \data_g_1_reg[16]_0\(4),
      I3 => data_g(0),
      O => \data_g_1[10]_i_25_n_0\
    );
\data_g_1[10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data_g(0),
      I1 => \data_g_1_reg[16]_0\(3),
      O => \data_g_1[10]_i_26_n_0\
    );
\data_g_1[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(5),
      I1 => data_g(4),
      I2 => \data_g_1_reg[16]_0\(4),
      I3 => data_g(5),
      I4 => \data_g_1_reg[16]_0\(3),
      I5 => data_g(6),
      O => \data_g_1[10]_i_27_n_0\
    );
\data_g_1[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(5),
      I1 => data_g(3),
      I2 => \data_g_1_reg[16]_0\(4),
      I3 => data_g(4),
      I4 => \data_g_1_reg[16]_0\(3),
      I5 => data_g(5),
      O => \data_g_1[10]_i_28_n_0\
    );
\data_g_1[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(5),
      I1 => data_g(2),
      I2 => \data_g_1_reg[16]_0\(4),
      I3 => data_g(3),
      I4 => \data_g_1_reg[16]_0\(3),
      I5 => data_g(4),
      O => \data_g_1[10]_i_29_n_0\
    );
\data_g_1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A08080808080808"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(6),
      I1 => data_g(2),
      I2 => \data_g_1[10]_i_12_n_0\,
      I3 => data_g(1),
      I4 => \data_g_1_reg[10]_i_13_n_4\,
      I5 => \data_g_1_reg[6]_i_3_n_5\,
      O => \data_g_1[10]_i_3_n_0\
    );
\data_g_1[10]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(5),
      I1 => data_g(1),
      I2 => \data_g_1_reg[16]_0\(4),
      I3 => data_g(2),
      I4 => \data_g_1_reg[16]_0\(3),
      I5 => data_g(3),
      O => \data_g_1[10]_i_30_n_0\
    );
\data_g_1[10]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_g_1[10]_i_27_n_0\,
      I1 => \data_g_1_reg[16]_0\(4),
      I2 => data_g(6),
      I3 => \data_g_1[10]_i_36_n_0\,
      I4 => data_g(7),
      I5 => \data_g_1_reg[16]_0\(3),
      O => \data_g_1[10]_i_31_n_0\
    );
\data_g_1[10]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_g_1[10]_i_28_n_0\,
      I1 => \data_g_1_reg[16]_0\(4),
      I2 => data_g(5),
      I3 => \data_g_1[10]_i_37_n_0\,
      I4 => data_g(6),
      I5 => \data_g_1_reg[16]_0\(3),
      O => \data_g_1[10]_i_32_n_0\
    );
\data_g_1[10]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_g_1[10]_i_29_n_0\,
      I1 => \data_g_1_reg[16]_0\(4),
      I2 => data_g(4),
      I3 => \data_g_1[10]_i_38_n_0\,
      I4 => data_g(5),
      I5 => \data_g_1_reg[16]_0\(3),
      O => \data_g_1[10]_i_33_n_0\
    );
\data_g_1[10]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_g_1[10]_i_30_n_0\,
      I1 => \data_g_1_reg[16]_0\(4),
      I2 => data_g(3),
      I3 => \data_g_1[10]_i_39_n_0\,
      I4 => data_g(4),
      I5 => \data_g_1_reg[16]_0\(3),
      O => \data_g_1[10]_i_34_n_0\
    );
\data_g_1[10]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(3),
      I1 => \data_g_1_reg[16]_0\(3),
      O => \data_g_1[10]_i_35_n_0\
    );
\data_g_1[10]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(5),
      I1 => \data_g_1_reg[16]_0\(5),
      O => \data_g_1[10]_i_36_n_0\
    );
\data_g_1[10]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(4),
      I1 => \data_g_1_reg[16]_0\(5),
      O => \data_g_1[10]_i_37_n_0\
    );
\data_g_1[10]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(3),
      I1 => \data_g_1_reg[16]_0\(5),
      O => \data_g_1[10]_i_38_n_0\
    );
\data_g_1[10]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(2),
      I1 => \data_g_1_reg[16]_0\(5),
      O => \data_g_1[10]_i_39_n_0\
    );
\data_g_1[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5995959595959595"
    )
        port map (
      I0 => \data_g_1[10]_i_12_n_0\,
      I1 => \data_g_1_reg[16]_0\(6),
      I2 => data_g(2),
      I3 => \data_g_1_reg[6]_i_3_n_5\,
      I4 => \data_g_1_reg[10]_i_13_n_4\,
      I5 => data_g(1),
      O => \data_g_1[10]_i_4_n_0\
    );
\data_g_1[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \data_g_1_reg[6]_i_3_n_4\,
      I1 => \data_g_1_reg[10]_i_14_n_7\,
      I2 => data_g(0),
      I3 => \data_g_1_reg[16]_0\(7),
      O => \data_g_1[10]_i_5_n_0\
    );
\data_g_1[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \data_g_1[10]_i_11_n_0\,
      I1 => \data_g_1[10]_i_10_n_0\,
      I2 => \data_g_1[10]_i_15_n_0\,
      I3 => \data_g_1[14]_i_14_n_0\,
      I4 => \data_g_1[14]_i_21_n_0\,
      I5 => \data_g_1[14]_i_15_n_0\,
      O => \data_g_1[10]_i_6_n_0\
    );
\data_g_1[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \data_g_1[10]_i_16_n_0\,
      I1 => \data_g_1[10]_i_12_n_0\,
      I2 => \data_g_1[10]_i_17_n_0\,
      I3 => \data_g_1[10]_i_10_n_0\,
      I4 => \data_g_1[10]_i_15_n_0\,
      I5 => \data_g_1[10]_i_11_n_0\,
      O => \data_g_1[10]_i_7_n_0\
    );
\data_g_1[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \data_g_1[10]_i_12_n_0\,
      I1 => \data_g_1[10]_i_17_n_0\,
      I2 => \data_g_1[10]_i_16_n_0\,
      I3 => \data_g_1[10]_i_18_n_0\,
      I4 => \data_g_1_reg[6]_i_3_n_4\,
      I5 => \data_g_1_reg[10]_i_14_n_7\,
      O => \data_g_1[10]_i_8_n_0\
    );
\data_g_1[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A959595"
    )
        port map (
      I0 => \data_g_1[10]_i_19_n_0\,
      I1 => data_g(1),
      I2 => \data_g_1_reg[16]_0\(6),
      I3 => \data_g_1_reg[10]_i_13_n_4\,
      I4 => \data_g_1_reg[6]_i_3_n_5\,
      O => \data_g_1[10]_i_9_n_0\
    );
\data_g_1[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(7),
      I1 => \data_g_1_reg[16]_0\(6),
      O => \data_g_1[14]_i_10_n_0\
    );
\data_g_1[14]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \data_g_1_reg[16]_i_6_n_7\,
      I1 => \data_g_1_reg[14]_i_22_n_0\,
      I2 => \data_g_1_reg[16]_0\(7),
      I3 => data_g(4),
      O => \data_g_1[14]_i_11_n_0\
    );
\data_g_1[14]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(7),
      I1 => data_g(4),
      I2 => \data_g_1_reg[16]_i_6_n_7\,
      I3 => \data_g_1_reg[14]_i_22_n_0\,
      O => \data_g_1[14]_i_12_n_0\
    );
\data_g_1[14]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \data_g_1_reg[10]_i_14_n_4\,
      I1 => \data_g_1_reg[14]_i_22_n_5\,
      I2 => \data_g_1_reg[16]_0\(7),
      I3 => data_g(3),
      O => \data_g_1[14]_i_13_n_0\
    );
\data_g_1[14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(7),
      I1 => data_g(3),
      I2 => \data_g_1_reg[10]_i_14_n_4\,
      I3 => \data_g_1_reg[14]_i_22_n_5\,
      O => \data_g_1[14]_i_14_n_0\
    );
\data_g_1[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \data_g_1_reg[10]_i_14_n_5\,
      I1 => \data_g_1_reg[14]_i_22_n_6\,
      I2 => \data_g_1_reg[16]_0\(7),
      I3 => data_g(2),
      O => \data_g_1[14]_i_15_n_0\
    );
\data_g_1[14]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(7),
      I1 => data_g(7),
      I2 => \data_g_1_reg[16]_i_6_n_0\,
      O => \data_g_1[14]_i_16_n_0\
    );
\data_g_1[14]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(6),
      I1 => \data_g_1_reg[16]_0\(6),
      O => \data_g_1[14]_i_17_n_0\
    );
\data_g_1[14]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A959595"
    )
        port map (
      I0 => \data_g_1_reg[16]_i_6_n_5\,
      I1 => data_g(6),
      I2 => \data_g_1_reg[16]_0\(7),
      I3 => \data_g_1_reg[16]_0\(6),
      I4 => data_g(7),
      O => \data_g_1[14]_i_18_n_0\
    );
\data_g_1[14]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(5),
      I1 => \data_g_1_reg[16]_0\(6),
      O => \data_g_1[14]_i_19_n_0\
    );
\data_g_1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \data_g_1[14]_i_10_n_0\,
      I1 => \data_g_1_reg[16]_i_6_n_5\,
      I2 => data_g(6),
      I3 => \data_g_1_reg[16]_0\(7),
      I4 => \data_g_1_reg[16]_i_6_n_6\,
      I5 => data_g(5),
      O => \data_g_1[14]_i_2_n_0\
    );
\data_g_1[14]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(7),
      I1 => data_g(5),
      I2 => \data_g_1_reg[16]_i_6_n_6\,
      O => \data_g_1[14]_i_20_n_0\
    );
\data_g_1[14]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(4),
      I1 => \data_g_1_reg[16]_0\(6),
      O => \data_g_1[14]_i_21_n_0\
    );
\data_g_1[14]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(2),
      I1 => data_g(7),
      I2 => \data_g_1_reg[16]_0\(1),
      I3 => data_g(8),
      O => \data_g_1[14]_i_23_n_0\
    );
\data_g_1[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(2),
      I1 => data_g(6),
      I2 => \data_g_1_reg[16]_0\(1),
      I3 => data_g(7),
      I4 => \data_g_1_reg[16]_0\(0),
      I5 => data_g(8),
      O => \data_g_1[14]_i_24_n_0\
    );
\data_g_1[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(2),
      I1 => data_g(5),
      I2 => \data_g_1_reg[16]_0\(1),
      I3 => data_g(6),
      I4 => \data_g_1_reg[16]_0\(0),
      I5 => data_g(7),
      O => \data_g_1[14]_i_25_n_0\
    );
\data_g_1[14]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(1),
      I1 => data_g(7),
      I2 => \data_g_1_reg[16]_0\(2),
      I3 => data_g(8),
      O => \data_g_1[14]_i_26_n_0\
    );
\data_g_1[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(0),
      I1 => data_g(6),
      I2 => data_g(7),
      I3 => \data_g_1_reg[16]_0\(2),
      I4 => data_g(8),
      I5 => \data_g_1_reg[16]_0\(1),
      O => \data_g_1[14]_i_27_n_0\
    );
\data_g_1[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_g_1[14]_i_25_n_0\,
      I1 => \data_g_1_reg[16]_0\(1),
      I2 => data_g(7),
      I3 => \data_g_1[14]_i_29_n_0\,
      I4 => data_g(8),
      I5 => \data_g_1_reg[16]_0\(0),
      O => \data_g_1[14]_i_28_n_0\
    );
\data_g_1[14]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(6),
      I1 => \data_g_1_reg[16]_0\(2),
      O => \data_g_1[14]_i_29_n_0\
    );
\data_g_1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF8F8F808808080"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(6),
      I1 => data_g(6),
      I2 => \data_g_1_reg[16]_i_6_n_6\,
      I3 => data_g(5),
      I4 => \data_g_1_reg[16]_0\(7),
      I5 => \data_g_1[14]_i_11_n_0\,
      O => \data_g_1[14]_i_3_n_0\
    );
\data_g_1[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(6),
      I1 => data_g(5),
      I2 => \data_g_1[14]_i_12_n_0\,
      I3 => \data_g_1[14]_i_13_n_0\,
      O => \data_g_1[14]_i_4_n_0\
    );
\data_g_1[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(6),
      I1 => data_g(4),
      I2 => \data_g_1[14]_i_14_n_0\,
      I3 => \data_g_1[14]_i_15_n_0\,
      O => \data_g_1[14]_i_5_n_0\
    );
\data_g_1[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \data_g_1[14]_i_2_n_0\,
      I1 => \data_g_1[14]_i_16_n_0\,
      I2 => \data_g_1_reg[16]_0\(6),
      I3 => data_g(8),
      I4 => \data_g_1[16]_i_7_n_0\,
      O => \data_g_1[14]_i_6_n_0\
    );
\data_g_1[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2B4B4B4B42D2D2D"
    )
        port map (
      I0 => \data_g_1[14]_i_11_n_0\,
      I1 => \data_g_1[14]_i_17_n_0\,
      I2 => \data_g_1[14]_i_18_n_0\,
      I3 => \data_g_1_reg[16]_0\(7),
      I4 => data_g(5),
      I5 => \data_g_1_reg[16]_i_6_n_6\,
      O => \data_g_1[14]_i_7_n_0\
    );
\data_g_1[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \data_g_1[14]_i_13_n_0\,
      I1 => \data_g_1[14]_i_12_n_0\,
      I2 => \data_g_1[14]_i_19_n_0\,
      I3 => \data_g_1[14]_i_20_n_0\,
      I4 => \data_g_1[14]_i_17_n_0\,
      I5 => \data_g_1[14]_i_11_n_0\,
      O => \data_g_1[14]_i_8_n_0\
    );
\data_g_1[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \data_g_1[14]_i_15_n_0\,
      I1 => \data_g_1[14]_i_14_n_0\,
      I2 => \data_g_1[14]_i_21_n_0\,
      I3 => \data_g_1[14]_i_12_n_0\,
      I4 => \data_g_1[14]_i_19_n_0\,
      I5 => \data_g_1[14]_i_13_n_0\,
      O => \data_g_1[14]_i_9_n_0\
    );
\data_g_1[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(5),
      I1 => data_g(5),
      I2 => \data_g_1_reg[16]_0\(4),
      I3 => data_g(6),
      I4 => \data_g_1_reg[16]_0\(3),
      I5 => data_g(7),
      O => \data_g_1[16]_i_10_n_0\
    );
\data_g_1[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(4),
      I1 => data_g(7),
      I2 => \data_g_1_reg[16]_0\(5),
      I3 => data_g(8),
      O => \data_g_1[16]_i_11_n_0\
    );
\data_g_1[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(3),
      I1 => data_g(6),
      I2 => data_g(7),
      I3 => \data_g_1_reg[16]_0\(5),
      I4 => data_g(8),
      I5 => \data_g_1_reg[16]_0\(4),
      O => \data_g_1[16]_i_12_n_0\
    );
\data_g_1[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_g_1[16]_i_10_n_0\,
      I1 => \data_g_1_reg[16]_0\(4),
      I2 => data_g(7),
      I3 => \data_g_1[16]_i_14_n_0\,
      I4 => data_g(8),
      I5 => \data_g_1_reg[16]_0\(3),
      O => \data_g_1[16]_i_13_n_0\
    );
\data_g_1[16]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(6),
      I1 => \data_g_1_reg[16]_0\(5),
      O => \data_g_1[16]_i_14_n_0\
    );
\data_g_1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \data_g_1[16]_i_5_n_0\,
      I1 => \data_g_1_reg[16]_i_6_n_0\,
      I2 => data_g(7),
      I3 => \data_g_1_reg[16]_0\(7),
      I4 => \data_g_1_reg[16]_i_6_n_5\,
      I5 => data_g(6),
      O => \data_g_1[16]_i_2_n_0\
    );
\data_g_1[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => data_g(8),
      I1 => \data_g_1_reg[16]_i_6_n_0\,
      I2 => data_g(7),
      I3 => \data_g_1_reg[16]_0\(7),
      O => \data_g_1[16]_i_3_n_0\
    );
\data_g_1[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FD525D52540B040"
    )
        port map (
      I0 => \data_g_1[16]_i_7_n_0\,
      I1 => \data_g_1_reg[16]_0\(6),
      I2 => data_g(8),
      I3 => \data_g_1_reg[16]_0\(7),
      I4 => data_g(7),
      I5 => \data_g_1_reg[16]_i_6_n_0\,
      O => \data_g_1[16]_i_4_n_0\
    );
\data_g_1[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(8),
      I1 => \data_g_1_reg[16]_0\(6),
      O => \data_g_1[16]_i_5_n_0\
    );
\data_g_1[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(7),
      I1 => data_g(6),
      I2 => \data_g_1_reg[16]_i_6_n_5\,
      O => \data_g_1[16]_i_7_n_0\
    );
\data_g_1[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(5),
      I1 => data_g(7),
      I2 => \data_g_1_reg[16]_0\(4),
      I3 => data_g(8),
      O => \data_g_1[16]_i_8_n_0\
    );
\data_g_1[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(5),
      I1 => data_g(6),
      I2 => \data_g_1_reg[16]_0\(4),
      I3 => data_g(7),
      I4 => \data_g_1_reg[16]_0\(3),
      I5 => data_g(8),
      O => \data_g_1[16]_i_9_n_0\
    );
\data_g_1[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(2),
      I1 => data_g(3),
      I2 => \data_g_1_reg[16]_0\(1),
      I3 => data_g(4),
      I4 => \data_g_1_reg[16]_0\(0),
      I5 => data_g(5),
      O => \data_g_1[6]_i_10_n_0\
    );
\data_g_1[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(2),
      I1 => data_g(2),
      I2 => \data_g_1_reg[16]_0\(1),
      I3 => data_g(3),
      I4 => \data_g_1_reg[16]_0\(0),
      I5 => data_g(4),
      O => \data_g_1[6]_i_11_n_0\
    );
\data_g_1[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(2),
      I1 => data_g(1),
      I2 => \data_g_1_reg[16]_0\(1),
      I3 => data_g(2),
      I4 => \data_g_1_reg[16]_0\(0),
      I5 => data_g(3),
      O => \data_g_1[6]_i_12_n_0\
    );
\data_g_1[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_g_1[6]_i_9_n_0\,
      I1 => \data_g_1_reg[16]_0\(1),
      I2 => data_g(6),
      I3 => \data_g_1[6]_i_24_n_0\,
      I4 => data_g(7),
      I5 => \data_g_1_reg[16]_0\(0),
      O => \data_g_1[6]_i_13_n_0\
    );
\data_g_1[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_g_1[6]_i_10_n_0\,
      I1 => \data_g_1_reg[16]_0\(1),
      I2 => data_g(5),
      I3 => \data_g_1[6]_i_25_n_0\,
      I4 => data_g(6),
      I5 => \data_g_1_reg[16]_0\(0),
      O => \data_g_1[6]_i_14_n_0\
    );
\data_g_1[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_g_1[6]_i_11_n_0\,
      I1 => \data_g_1_reg[16]_0\(1),
      I2 => data_g(4),
      I3 => \data_g_1[6]_i_26_n_0\,
      I4 => data_g(5),
      I5 => \data_g_1_reg[16]_0\(0),
      O => \data_g_1[6]_i_15_n_0\
    );
\data_g_1[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_g_1[6]_i_12_n_0\,
      I1 => \data_g_1_reg[16]_0\(1),
      I2 => data_g(3),
      I3 => \data_g_1[6]_i_27_n_0\,
      I4 => data_g(4),
      I5 => \data_g_1_reg[16]_0\(0),
      O => \data_g_1[6]_i_16_n_0\
    );
\data_g_1[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(1),
      I1 => data_g(2),
      I2 => \data_g_1_reg[16]_0\(2),
      I3 => data_g(1),
      I4 => data_g(3),
      I5 => \data_g_1_reg[16]_0\(0),
      O => \data_g_1[6]_i_17_n_0\
    );
\data_g_1[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(1),
      I1 => data_g(1),
      I2 => \data_g_1_reg[16]_0\(2),
      I3 => data_g(0),
      O => \data_g_1[6]_i_18_n_0\
    );
\data_g_1[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(0),
      I1 => data_g(1),
      O => \data_g_1[6]_i_19_n_0\
    );
\data_g_1[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_g_1_reg[6]_i_3_n_5\,
      I1 => \data_g_1_reg[10]_i_13_n_4\,
      O => \data_g_1[6]_i_2_n_0\
    );
\data_g_1[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => data_g(2),
      I1 => \data_g_1[6]_i_28_n_0\,
      I2 => data_g(1),
      I3 => \data_g_1_reg[16]_0\(1),
      I4 => data_g(0),
      I5 => \data_g_1_reg[16]_0\(2),
      O => \data_g_1[6]_i_20_n_0\
    );
\data_g_1[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => data_g(0),
      I1 => \data_g_1_reg[16]_0\(2),
      I2 => data_g(1),
      I3 => \data_g_1_reg[16]_0\(1),
      I4 => \data_g_1_reg[16]_0\(0),
      I5 => data_g(2),
      O => \data_g_1[6]_i_21_n_0\
    );
\data_g_1[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(0),
      I1 => data_g(1),
      I2 => \data_g_1_reg[16]_0\(1),
      I3 => data_g(0),
      O => \data_g_1[6]_i_22_n_0\
    );
\data_g_1[6]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data_g(0),
      I1 => \data_g_1_reg[16]_0\(0),
      O => \data_g_1[6]_i_23_n_0\
    );
\data_g_1[6]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(5),
      I1 => \data_g_1_reg[16]_0\(2),
      O => \data_g_1[6]_i_24_n_0\
    );
\data_g_1[6]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(4),
      I1 => \data_g_1_reg[16]_0\(2),
      O => \data_g_1[6]_i_25_n_0\
    );
\data_g_1[6]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(3),
      I1 => \data_g_1_reg[16]_0\(2),
      O => \data_g_1[6]_i_26_n_0\
    );
\data_g_1[6]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(2),
      I1 => \data_g_1_reg[16]_0\(2),
      O => \data_g_1[6]_i_27_n_0\
    );
\data_g_1[6]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_g(3),
      I1 => \data_g_1_reg[16]_0\(0),
      O => \data_g_1[6]_i_28_n_0\
    );
\data_g_1[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \data_g_1_reg[10]_i_13_n_4\,
      I1 => \data_g_1_reg[6]_i_3_n_5\,
      I2 => \data_g_1_reg[16]_0\(6),
      I3 => data_g(0),
      O => \data_g_1[6]_i_5_n_0\
    );
\data_g_1[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_g_1_reg[6]_i_3_n_6\,
      I1 => \data_g_1_reg[10]_i_13_n_5\,
      O => \data_g_1[6]_i_6_n_0\
    );
\data_g_1[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_g_1_reg[6]_i_3_n_7\,
      I1 => \data_g_1_reg[10]_i_13_n_6\,
      O => \data_g_1[6]_i_7_n_0\
    );
\data_g_1[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_g_1_reg[6]_i_4_n_4\,
      I1 => \data_g_1_reg[10]_i_13_n_7\,
      O => \data_g_1[6]_i_8_n_0\
    );
\data_g_1[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_g_1_reg[16]_0\(2),
      I1 => data_g(4),
      I2 => \data_g_1_reg[16]_0\(1),
      I3 => data_g(5),
      I4 => \data_g_1_reg[16]_0\(0),
      I5 => data_g(6),
      O => \data_g_1[6]_i_9_n_0\
    );
\data_g_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_g_10(10),
      Q => data_g_1(10)
    );
\data_g_1_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_g_1_reg[6]_i_1_n_0\,
      CO(3) => \data_g_1_reg[10]_i_1_n_0\,
      CO(2) => \data_g_1_reg[10]_i_1_n_1\,
      CO(1) => \data_g_1_reg[10]_i_1_n_2\,
      CO(0) => \data_g_1_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_g_1[10]_i_2_n_0\,
      DI(2) => \data_g_1[10]_i_3_n_0\,
      DI(1) => \data_g_1[10]_i_4_n_0\,
      DI(0) => \data_g_1[10]_i_5_n_0\,
      O(3 downto 0) => data_g_10(10 downto 7),
      S(3) => \data_g_1[10]_i_6_n_0\,
      S(2) => \data_g_1[10]_i_7_n_0\,
      S(1) => \data_g_1[10]_i_8_n_0\,
      S(0) => \data_g_1[10]_i_9_n_0\
    );
\data_g_1_reg[10]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_g_1_reg[10]_i_13_n_0\,
      CO(2) => \data_g_1_reg[10]_i_13_n_1\,
      CO(1) => \data_g_1_reg[10]_i_13_n_2\,
      CO(0) => \data_g_1_reg[10]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \data_g_1[10]_i_20_n_0\,
      DI(2) => \data_g_1[10]_i_21_n_0\,
      DI(1) => \data_g_1[10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \data_g_1_reg[10]_i_13_n_4\,
      O(2) => \data_g_1_reg[10]_i_13_n_5\,
      O(1) => \data_g_1_reg[10]_i_13_n_6\,
      O(0) => \data_g_1_reg[10]_i_13_n_7\,
      S(3) => \data_g_1[10]_i_23_n_0\,
      S(2) => \data_g_1[10]_i_24_n_0\,
      S(1) => \data_g_1[10]_i_25_n_0\,
      S(0) => \data_g_1[10]_i_26_n_0\
    );
\data_g_1_reg[10]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_g_1_reg[10]_i_13_n_0\,
      CO(3) => \data_g_1_reg[10]_i_14_n_0\,
      CO(2) => \data_g_1_reg[10]_i_14_n_1\,
      CO(1) => \data_g_1_reg[10]_i_14_n_2\,
      CO(0) => \data_g_1_reg[10]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \data_g_1[10]_i_27_n_0\,
      DI(2) => \data_g_1[10]_i_28_n_0\,
      DI(1) => \data_g_1[10]_i_29_n_0\,
      DI(0) => \data_g_1[10]_i_30_n_0\,
      O(3) => \data_g_1_reg[10]_i_14_n_4\,
      O(2) => \data_g_1_reg[10]_i_14_n_5\,
      O(1) => \data_g_1_reg[10]_i_14_n_6\,
      O(0) => \data_g_1_reg[10]_i_14_n_7\,
      S(3) => \data_g_1[10]_i_31_n_0\,
      S(2) => \data_g_1[10]_i_32_n_0\,
      S(1) => \data_g_1[10]_i_33_n_0\,
      S(0) => \data_g_1[10]_i_34_n_0\
    );
\data_g_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_g_10(11),
      Q => data_g_1(11)
    );
\data_g_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_g_10(12),
      Q => data_g_1(12)
    );
\data_g_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_g_10(13),
      Q => data_g_1(13)
    );
\data_g_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_g_10(14),
      Q => data_g_1(14)
    );
\data_g_1_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_g_1_reg[10]_i_1_n_0\,
      CO(3) => \data_g_1_reg[14]_i_1_n_0\,
      CO(2) => \data_g_1_reg[14]_i_1_n_1\,
      CO(1) => \data_g_1_reg[14]_i_1_n_2\,
      CO(0) => \data_g_1_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_g_1[14]_i_2_n_0\,
      DI(2) => \data_g_1[14]_i_3_n_0\,
      DI(1) => \data_g_1[14]_i_4_n_0\,
      DI(0) => \data_g_1[14]_i_5_n_0\,
      O(3 downto 0) => data_g_10(14 downto 11),
      S(3) => \data_g_1[14]_i_6_n_0\,
      S(2) => \data_g_1[14]_i_7_n_0\,
      S(1) => \data_g_1[14]_i_8_n_0\,
      S(0) => \data_g_1[14]_i_9_n_0\
    );
\data_g_1_reg[14]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_g_1_reg[6]_i_3_n_0\,
      CO(3) => \data_g_1_reg[14]_i_22_n_0\,
      CO(2) => \NLW_data_g_1_reg[14]_i_22_CO_UNCONNECTED\(2),
      CO(1) => \data_g_1_reg[14]_i_22_n_2\,
      CO(0) => \data_g_1_reg[14]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \data_g_1[14]_i_23_n_0\,
      DI(1) => \data_g_1[14]_i_24_n_0\,
      DI(0) => \data_g_1[14]_i_25_n_0\,
      O(3) => \NLW_data_g_1_reg[14]_i_22_O_UNCONNECTED\(3),
      O(2) => \data_g_1_reg[14]_i_22_n_5\,
      O(1) => \data_g_1_reg[14]_i_22_n_6\,
      O(0) => \data_g_1_reg[14]_i_22_n_7\,
      S(3) => '1',
      S(2) => \data_g_1[14]_i_26_n_0\,
      S(1) => \data_g_1[14]_i_27_n_0\,
      S(0) => \data_g_1[14]_i_28_n_0\
    );
\data_g_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_g_10(15),
      Q => data_g_1(15)
    );
\data_g_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_g_10(16),
      Q => data_g_1(16)
    );
\data_g_1_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_g_1_reg[14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_data_g_1_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_g_1_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_g_1[16]_i_2_n_0\,
      O(3 downto 2) => \NLW_data_g_1_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data_g_10(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \data_g_1[16]_i_3_n_0\,
      S(0) => \data_g_1[16]_i_4_n_0\
    );
\data_g_1_reg[16]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_g_1_reg[10]_i_14_n_0\,
      CO(3) => \data_g_1_reg[16]_i_6_n_0\,
      CO(2) => \NLW_data_g_1_reg[16]_i_6_CO_UNCONNECTED\(2),
      CO(1) => \data_g_1_reg[16]_i_6_n_2\,
      CO(0) => \data_g_1_reg[16]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \data_g_1[16]_i_8_n_0\,
      DI(1) => \data_g_1[16]_i_9_n_0\,
      DI(0) => \data_g_1[16]_i_10_n_0\,
      O(3) => \NLW_data_g_1_reg[16]_i_6_O_UNCONNECTED\(3),
      O(2) => \data_g_1_reg[16]_i_6_n_5\,
      O(1) => \data_g_1_reg[16]_i_6_n_6\,
      O(0) => \data_g_1_reg[16]_i_6_n_7\,
      S(3) => '1',
      S(2) => \data_g_1[16]_i_11_n_0\,
      S(1) => \data_g_1[16]_i_12_n_0\,
      S(0) => \data_g_1[16]_i_13_n_0\
    );
\data_g_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_g_10(4),
      Q => data_g_1(4)
    );
\data_g_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_g_10(5),
      Q => data_g_1(5)
    );
\data_g_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_g_10(6),
      Q => data_g_1(6)
    );
\data_g_1_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_g_1_reg[6]_i_1_n_0\,
      CO(2) => \data_g_1_reg[6]_i_1_n_1\,
      CO(1) => \data_g_1_reg[6]_i_1_n_2\,
      CO(0) => \data_g_1_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_g_1[6]_i_2_n_0\,
      DI(2) => \data_g_1_reg[6]_i_3_n_6\,
      DI(1) => \data_g_1_reg[6]_i_3_n_7\,
      DI(0) => \data_g_1_reg[6]_i_4_n_4\,
      O(3 downto 1) => data_g_10(6 downto 4),
      O(0) => \NLW_data_g_1_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \data_g_1[6]_i_5_n_0\,
      S(2) => \data_g_1[6]_i_6_n_0\,
      S(1) => \data_g_1[6]_i_7_n_0\,
      S(0) => \data_g_1[6]_i_8_n_0\
    );
\data_g_1_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_g_1_reg[6]_i_4_n_0\,
      CO(3) => \data_g_1_reg[6]_i_3_n_0\,
      CO(2) => \data_g_1_reg[6]_i_3_n_1\,
      CO(1) => \data_g_1_reg[6]_i_3_n_2\,
      CO(0) => \data_g_1_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \data_g_1[6]_i_9_n_0\,
      DI(2) => \data_g_1[6]_i_10_n_0\,
      DI(1) => \data_g_1[6]_i_11_n_0\,
      DI(0) => \data_g_1[6]_i_12_n_0\,
      O(3) => \data_g_1_reg[6]_i_3_n_4\,
      O(2) => \data_g_1_reg[6]_i_3_n_5\,
      O(1) => \data_g_1_reg[6]_i_3_n_6\,
      O(0) => \data_g_1_reg[6]_i_3_n_7\,
      S(3) => \data_g_1[6]_i_13_n_0\,
      S(2) => \data_g_1[6]_i_14_n_0\,
      S(1) => \data_g_1[6]_i_15_n_0\,
      S(0) => \data_g_1[6]_i_16_n_0\
    );
\data_g_1_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_g_1_reg[6]_i_4_n_0\,
      CO(2) => \data_g_1_reg[6]_i_4_n_1\,
      CO(1) => \data_g_1_reg[6]_i_4_n_2\,
      CO(0) => \data_g_1_reg[6]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \data_g_1[6]_i_17_n_0\,
      DI(2) => \data_g_1[6]_i_18_n_0\,
      DI(1) => \data_g_1[6]_i_19_n_0\,
      DI(0) => '0',
      O(3) => \data_g_1_reg[6]_i_4_n_4\,
      O(2 downto 0) => \NLW_data_g_1_reg[6]_i_4_O_UNCONNECTED\(2 downto 0),
      S(3) => \data_g_1[6]_i_20_n_0\,
      S(2) => \data_g_1[6]_i_21_n_0\,
      S(1) => \data_g_1[6]_i_22_n_0\,
      S(0) => \data_g_1[6]_i_23_n_0\
    );
\data_g_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_g_10(7),
      Q => data_g_1(7)
    );
\data_g_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_g_10(8),
      Q => data_g_1(8)
    );
\data_g_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_g_10(9),
      Q => data_g_1(9)
    );
\data_g_2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_g_1(15),
      I1 => data_g_1(16),
      I2 => data_g_1(13),
      I3 => data_g_1(14),
      I4 => data_g_1(4),
      O => \data_g_2[0]_i_1_n_0\
    );
\data_g_2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_g_1(15),
      I1 => data_g_1(16),
      I2 => data_g_1(13),
      I3 => data_g_1(14),
      I4 => data_g_1(5),
      O => \data_g_2[1]_i_1_n_0\
    );
\data_g_2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_g_1(15),
      I1 => data_g_1(16),
      I2 => data_g_1(13),
      I3 => data_g_1(14),
      I4 => data_g_1(6),
      O => \data_g_2[2]_i_1_n_0\
    );
\data_g_2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_g_1(15),
      I1 => data_g_1(16),
      I2 => data_g_1(13),
      I3 => data_g_1(14),
      I4 => data_g_1(7),
      O => \data_g_2[3]_i_1_n_0\
    );
\data_g_2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_g_1(15),
      I1 => data_g_1(16),
      I2 => data_g_1(13),
      I3 => data_g_1(14),
      I4 => data_g_1(8),
      O => \data_g_2[4]_i_1_n_0\
    );
\data_g_2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_g_1(15),
      I1 => data_g_1(16),
      I2 => data_g_1(13),
      I3 => data_g_1(14),
      I4 => data_g_1(9),
      O => \data_g_2[5]_i_1_n_0\
    );
\data_g_2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_g_1(15),
      I1 => data_g_1(16),
      I2 => data_g_1(13),
      I3 => data_g_1(14),
      I4 => data_g_1(10),
      O => \data_g_2[6]_i_1_n_0\
    );
\data_g_2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_g_1(15),
      I1 => data_g_1(16),
      I2 => data_g_1(13),
      I3 => data_g_1(14),
      I4 => data_g_1(11),
      O => \data_g_2[7]_i_1_n_0\
    );
\data_g_2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_g_1(15),
      I1 => data_g_1(16),
      I2 => data_g_1(13),
      I3 => data_g_1(14),
      I4 => data_g_1(12),
      O => \data_g_2[8]_i_1_n_0\
    );
\data_g_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_g_2[0]_i_1_n_0\,
      Q => data_g_2(0)
    );
\data_g_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_g_2[1]_i_1_n_0\,
      Q => data_g_2(1)
    );
\data_g_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_g_2[2]_i_1_n_0\,
      Q => data_g_2(2)
    );
\data_g_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_g_2[3]_i_1_n_0\,
      Q => data_g_2(3)
    );
\data_g_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_g_2[4]_i_1_n_0\,
      Q => data_g_2(4)
    );
\data_g_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_g_2[5]_i_1_n_0\,
      Q => data_g_2(5)
    );
\data_g_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_g_2[6]_i_1_n_0\,
      Q => data_g_2(6)
    );
\data_g_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_g_2[7]_i_1_n_0\,
      Q => data_g_2(7)
    );
\data_g_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => \data_g_2[8]_i_1_n_0\,
      Q => data_g_2(8)
    );
\data_g_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(9),
      Q => data_g(0)
    );
\data_g_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(10),
      Q => data_g(1)
    );
\data_g_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(11),
      Q => data_g(2)
    );
\data_g_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(12),
      Q => data_g(3)
    );
\data_g_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(13),
      Q => data_g(4)
    );
\data_g_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(14),
      Q => data_g(5)
    );
\data_g_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(15),
      Q => data_g(6)
    );
\data_g_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(16),
      Q => data_g(7)
    );
\data_g_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(17),
      Q => data_g(8)
    );
\data_r_1[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(7),
      I1 => data_r(2),
      I2 => \data_r_1_reg[10]_i_14_n_5\,
      I3 => \data_r_1_reg[14]_i_22_n_6\,
      O => \data_r_1[10]_i_10_n_0\
    );
\data_r_1[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \data_r_1_reg[10]_i_14_n_6\,
      I1 => \data_r_1_reg[14]_i_22_n_7\,
      I2 => \data_r_1_reg[16]_0\(7),
      I3 => data_r(1),
      O => \data_r_1[10]_i_11_n_0\
    );
\data_r_1[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(7),
      I1 => data_r(1),
      I2 => \data_r_1_reg[10]_i_14_n_6\,
      I3 => \data_r_1_reg[14]_i_22_n_7\,
      O => \data_r_1[10]_i_12_n_0\
    );
\data_r_1[10]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(3),
      I1 => \data_r_1_reg[16]_0\(6),
      O => \data_r_1[10]_i_15_n_0\
    );
\data_r_1[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_r_1_reg[6]_i_3_n_5\,
      I1 => \data_r_1_reg[10]_i_13_n_4\,
      I2 => \data_r_1_reg[16]_0\(6),
      I3 => data_r(1),
      O => \data_r_1[10]_i_16_n_0\
    );
\data_r_1[10]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(2),
      I1 => \data_r_1_reg[16]_0\(6),
      O => \data_r_1[10]_i_17_n_0\
    );
\data_r_1[10]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(0),
      I1 => \data_r_1_reg[16]_0\(7),
      O => \data_r_1[10]_i_18_n_0\
    );
\data_r_1[10]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(7),
      I1 => data_r(0),
      I2 => \data_r_1_reg[10]_i_14_n_7\,
      I3 => \data_r_1_reg[6]_i_3_n_4\,
      O => \data_r_1[10]_i_19_n_0\
    );
\data_r_1[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(6),
      I1 => data_r(3),
      I2 => \data_r_1[10]_i_10_n_0\,
      I3 => \data_r_1[10]_i_11_n_0\,
      O => \data_r_1[10]_i_2_n_0\
    );
\data_r_1[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(4),
      I1 => data_r(2),
      I2 => \data_r_1_reg[16]_0\(5),
      I3 => data_r(1),
      I4 => data_r(3),
      I5 => \data_r_1_reg[16]_0\(3),
      O => \data_r_1[10]_i_20_n_0\
    );
\data_r_1[10]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(4),
      I1 => data_r(1),
      I2 => \data_r_1_reg[16]_0\(5),
      I3 => data_r(0),
      O => \data_r_1[10]_i_21_n_0\
    );
\data_r_1[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(3),
      I1 => data_r(1),
      O => \data_r_1[10]_i_22_n_0\
    );
\data_r_1[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => data_r(2),
      I1 => \data_r_1[10]_i_35_n_0\,
      I2 => data_r(1),
      I3 => \data_r_1_reg[16]_0\(4),
      I4 => data_r(0),
      I5 => \data_r_1_reg[16]_0\(5),
      O => \data_r_1[10]_i_23_n_0\
    );
\data_r_1[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => data_r(0),
      I1 => \data_r_1_reg[16]_0\(5),
      I2 => data_r(1),
      I3 => \data_r_1_reg[16]_0\(4),
      I4 => \data_r_1_reg[16]_0\(3),
      I5 => data_r(2),
      O => \data_r_1[10]_i_24_n_0\
    );
\data_r_1[10]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(3),
      I1 => data_r(1),
      I2 => \data_r_1_reg[16]_0\(4),
      I3 => data_r(0),
      O => \data_r_1[10]_i_25_n_0\
    );
\data_r_1[10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data_r(0),
      I1 => \data_r_1_reg[16]_0\(3),
      O => \data_r_1[10]_i_26_n_0\
    );
\data_r_1[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(5),
      I1 => data_r(4),
      I2 => \data_r_1_reg[16]_0\(4),
      I3 => data_r(5),
      I4 => \data_r_1_reg[16]_0\(3),
      I5 => data_r(6),
      O => \data_r_1[10]_i_27_n_0\
    );
\data_r_1[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(5),
      I1 => data_r(3),
      I2 => \data_r_1_reg[16]_0\(4),
      I3 => data_r(4),
      I4 => \data_r_1_reg[16]_0\(3),
      I5 => data_r(5),
      O => \data_r_1[10]_i_28_n_0\
    );
\data_r_1[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(5),
      I1 => data_r(2),
      I2 => \data_r_1_reg[16]_0\(4),
      I3 => data_r(3),
      I4 => \data_r_1_reg[16]_0\(3),
      I5 => data_r(4),
      O => \data_r_1[10]_i_29_n_0\
    );
\data_r_1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A08080808080808"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(6),
      I1 => data_r(2),
      I2 => \data_r_1[10]_i_12_n_0\,
      I3 => data_r(1),
      I4 => \data_r_1_reg[10]_i_13_n_4\,
      I5 => \data_r_1_reg[6]_i_3_n_5\,
      O => \data_r_1[10]_i_3_n_0\
    );
\data_r_1[10]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(5),
      I1 => data_r(1),
      I2 => \data_r_1_reg[16]_0\(4),
      I3 => data_r(2),
      I4 => \data_r_1_reg[16]_0\(3),
      I5 => data_r(3),
      O => \data_r_1[10]_i_30_n_0\
    );
\data_r_1[10]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_r_1[10]_i_27_n_0\,
      I1 => \data_r_1_reg[16]_0\(4),
      I2 => data_r(6),
      I3 => \data_r_1[10]_i_36_n_0\,
      I4 => data_r(7),
      I5 => \data_r_1_reg[16]_0\(3),
      O => \data_r_1[10]_i_31_n_0\
    );
\data_r_1[10]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_r_1[10]_i_28_n_0\,
      I1 => \data_r_1_reg[16]_0\(4),
      I2 => data_r(5),
      I3 => \data_r_1[10]_i_37_n_0\,
      I4 => data_r(6),
      I5 => \data_r_1_reg[16]_0\(3),
      O => \data_r_1[10]_i_32_n_0\
    );
\data_r_1[10]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_r_1[10]_i_29_n_0\,
      I1 => \data_r_1_reg[16]_0\(4),
      I2 => data_r(4),
      I3 => \data_r_1[10]_i_38_n_0\,
      I4 => data_r(5),
      I5 => \data_r_1_reg[16]_0\(3),
      O => \data_r_1[10]_i_33_n_0\
    );
\data_r_1[10]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_r_1[10]_i_30_n_0\,
      I1 => \data_r_1_reg[16]_0\(4),
      I2 => data_r(3),
      I3 => \data_r_1[10]_i_39_n_0\,
      I4 => data_r(4),
      I5 => \data_r_1_reg[16]_0\(3),
      O => \data_r_1[10]_i_34_n_0\
    );
\data_r_1[10]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(3),
      I1 => \data_r_1_reg[16]_0\(3),
      O => \data_r_1[10]_i_35_n_0\
    );
\data_r_1[10]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(5),
      I1 => \data_r_1_reg[16]_0\(5),
      O => \data_r_1[10]_i_36_n_0\
    );
\data_r_1[10]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(4),
      I1 => \data_r_1_reg[16]_0\(5),
      O => \data_r_1[10]_i_37_n_0\
    );
\data_r_1[10]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(3),
      I1 => \data_r_1_reg[16]_0\(5),
      O => \data_r_1[10]_i_38_n_0\
    );
\data_r_1[10]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(2),
      I1 => \data_r_1_reg[16]_0\(5),
      O => \data_r_1[10]_i_39_n_0\
    );
\data_r_1[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5995959595959595"
    )
        port map (
      I0 => \data_r_1[10]_i_12_n_0\,
      I1 => \data_r_1_reg[16]_0\(6),
      I2 => data_r(2),
      I3 => \data_r_1_reg[6]_i_3_n_5\,
      I4 => \data_r_1_reg[10]_i_13_n_4\,
      I5 => data_r(1),
      O => \data_r_1[10]_i_4_n_0\
    );
\data_r_1[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \data_r_1_reg[6]_i_3_n_4\,
      I1 => \data_r_1_reg[10]_i_14_n_7\,
      I2 => data_r(0),
      I3 => \data_r_1_reg[16]_0\(7),
      O => \data_r_1[10]_i_5_n_0\
    );
\data_r_1[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \data_r_1[10]_i_11_n_0\,
      I1 => \data_r_1[10]_i_10_n_0\,
      I2 => \data_r_1[10]_i_15_n_0\,
      I3 => \data_r_1[14]_i_14_n_0\,
      I4 => \data_r_1[14]_i_21_n_0\,
      I5 => \data_r_1[14]_i_15_n_0\,
      O => \data_r_1[10]_i_6_n_0\
    );
\data_r_1[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \data_r_1[10]_i_16_n_0\,
      I1 => \data_r_1[10]_i_12_n_0\,
      I2 => \data_r_1[10]_i_17_n_0\,
      I3 => \data_r_1[10]_i_10_n_0\,
      I4 => \data_r_1[10]_i_15_n_0\,
      I5 => \data_r_1[10]_i_11_n_0\,
      O => \data_r_1[10]_i_7_n_0\
    );
\data_r_1[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \data_r_1[10]_i_12_n_0\,
      I1 => \data_r_1[10]_i_17_n_0\,
      I2 => \data_r_1[10]_i_16_n_0\,
      I3 => \data_r_1[10]_i_18_n_0\,
      I4 => \data_r_1_reg[6]_i_3_n_4\,
      I5 => \data_r_1_reg[10]_i_14_n_7\,
      O => \data_r_1[10]_i_8_n_0\
    );
\data_r_1[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A959595"
    )
        port map (
      I0 => \data_r_1[10]_i_19_n_0\,
      I1 => data_r(1),
      I2 => \data_r_1_reg[16]_0\(6),
      I3 => \data_r_1_reg[10]_i_13_n_4\,
      I4 => \data_r_1_reg[6]_i_3_n_5\,
      O => \data_r_1[10]_i_9_n_0\
    );
\data_r_1[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(7),
      I1 => \data_r_1_reg[16]_0\(6),
      O => \data_r_1[14]_i_10_n_0\
    );
\data_r_1[14]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \data_r_1_reg[16]_i_6_n_7\,
      I1 => \data_r_1_reg[14]_i_22_n_0\,
      I2 => \data_r_1_reg[16]_0\(7),
      I3 => data_r(4),
      O => \data_r_1[14]_i_11_n_0\
    );
\data_r_1[14]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(7),
      I1 => data_r(4),
      I2 => \data_r_1_reg[16]_i_6_n_7\,
      I3 => \data_r_1_reg[14]_i_22_n_0\,
      O => \data_r_1[14]_i_12_n_0\
    );
\data_r_1[14]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \data_r_1_reg[10]_i_14_n_4\,
      I1 => \data_r_1_reg[14]_i_22_n_5\,
      I2 => \data_r_1_reg[16]_0\(7),
      I3 => data_r(3),
      O => \data_r_1[14]_i_13_n_0\
    );
\data_r_1[14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(7),
      I1 => data_r(3),
      I2 => \data_r_1_reg[10]_i_14_n_4\,
      I3 => \data_r_1_reg[14]_i_22_n_5\,
      O => \data_r_1[14]_i_14_n_0\
    );
\data_r_1[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \data_r_1_reg[10]_i_14_n_5\,
      I1 => \data_r_1_reg[14]_i_22_n_6\,
      I2 => \data_r_1_reg[16]_0\(7),
      I3 => data_r(2),
      O => \data_r_1[14]_i_15_n_0\
    );
\data_r_1[14]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(7),
      I1 => data_r(7),
      I2 => \data_r_1_reg[16]_i_6_n_0\,
      O => \data_r_1[14]_i_16_n_0\
    );
\data_r_1[14]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(6),
      I1 => \data_r_1_reg[16]_0\(6),
      O => \data_r_1[14]_i_17_n_0\
    );
\data_r_1[14]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A959595"
    )
        port map (
      I0 => \data_r_1_reg[16]_i_6_n_5\,
      I1 => data_r(6),
      I2 => \data_r_1_reg[16]_0\(7),
      I3 => \data_r_1_reg[16]_0\(6),
      I4 => data_r(7),
      O => \data_r_1[14]_i_18_n_0\
    );
\data_r_1[14]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(5),
      I1 => \data_r_1_reg[16]_0\(6),
      O => \data_r_1[14]_i_19_n_0\
    );
\data_r_1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \data_r_1[14]_i_10_n_0\,
      I1 => \data_r_1_reg[16]_i_6_n_5\,
      I2 => data_r(6),
      I3 => \data_r_1_reg[16]_0\(7),
      I4 => \data_r_1_reg[16]_i_6_n_6\,
      I5 => data_r(5),
      O => \data_r_1[14]_i_2_n_0\
    );
\data_r_1[14]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(7),
      I1 => data_r(5),
      I2 => \data_r_1_reg[16]_i_6_n_6\,
      O => \data_r_1[14]_i_20_n_0\
    );
\data_r_1[14]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(4),
      I1 => \data_r_1_reg[16]_0\(6),
      O => \data_r_1[14]_i_21_n_0\
    );
\data_r_1[14]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(2),
      I1 => data_r(7),
      I2 => \data_r_1_reg[16]_0\(1),
      I3 => data_r(8),
      O => \data_r_1[14]_i_23_n_0\
    );
\data_r_1[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(2),
      I1 => data_r(6),
      I2 => \data_r_1_reg[16]_0\(1),
      I3 => data_r(7),
      I4 => \data_r_1_reg[16]_0\(0),
      I5 => data_r(8),
      O => \data_r_1[14]_i_24_n_0\
    );
\data_r_1[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(2),
      I1 => data_r(5),
      I2 => \data_r_1_reg[16]_0\(1),
      I3 => data_r(6),
      I4 => \data_r_1_reg[16]_0\(0),
      I5 => data_r(7),
      O => \data_r_1[14]_i_25_n_0\
    );
\data_r_1[14]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(1),
      I1 => data_r(7),
      I2 => \data_r_1_reg[16]_0\(2),
      I3 => data_r(8),
      O => \data_r_1[14]_i_26_n_0\
    );
\data_r_1[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(0),
      I1 => data_r(6),
      I2 => data_r(7),
      I3 => \data_r_1_reg[16]_0\(2),
      I4 => data_r(8),
      I5 => \data_r_1_reg[16]_0\(1),
      O => \data_r_1[14]_i_27_n_0\
    );
\data_r_1[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_r_1[14]_i_25_n_0\,
      I1 => \data_r_1_reg[16]_0\(1),
      I2 => data_r(7),
      I3 => \data_r_1[14]_i_29_n_0\,
      I4 => data_r(8),
      I5 => \data_r_1_reg[16]_0\(0),
      O => \data_r_1[14]_i_28_n_0\
    );
\data_r_1[14]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(6),
      I1 => \data_r_1_reg[16]_0\(2),
      O => \data_r_1[14]_i_29_n_0\
    );
\data_r_1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF8F8F808808080"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(6),
      I1 => data_r(6),
      I2 => \data_r_1_reg[16]_i_6_n_6\,
      I3 => data_r(5),
      I4 => \data_r_1_reg[16]_0\(7),
      I5 => \data_r_1[14]_i_11_n_0\,
      O => \data_r_1[14]_i_3_n_0\
    );
\data_r_1[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(6),
      I1 => data_r(5),
      I2 => \data_r_1[14]_i_12_n_0\,
      I3 => \data_r_1[14]_i_13_n_0\,
      O => \data_r_1[14]_i_4_n_0\
    );
\data_r_1[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(6),
      I1 => data_r(4),
      I2 => \data_r_1[14]_i_14_n_0\,
      I3 => \data_r_1[14]_i_15_n_0\,
      O => \data_r_1[14]_i_5_n_0\
    );
\data_r_1[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \data_r_1[14]_i_2_n_0\,
      I1 => \data_r_1[14]_i_16_n_0\,
      I2 => \data_r_1_reg[16]_0\(6),
      I3 => data_r(8),
      I4 => \data_r_1[16]_i_7_n_0\,
      O => \data_r_1[14]_i_6_n_0\
    );
\data_r_1[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2B4B4B4B42D2D2D"
    )
        port map (
      I0 => \data_r_1[14]_i_11_n_0\,
      I1 => \data_r_1[14]_i_17_n_0\,
      I2 => \data_r_1[14]_i_18_n_0\,
      I3 => \data_r_1_reg[16]_0\(7),
      I4 => data_r(5),
      I5 => \data_r_1_reg[16]_i_6_n_6\,
      O => \data_r_1[14]_i_7_n_0\
    );
\data_r_1[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \data_r_1[14]_i_13_n_0\,
      I1 => \data_r_1[14]_i_12_n_0\,
      I2 => \data_r_1[14]_i_19_n_0\,
      I3 => \data_r_1[14]_i_20_n_0\,
      I4 => \data_r_1[14]_i_17_n_0\,
      I5 => \data_r_1[14]_i_11_n_0\,
      O => \data_r_1[14]_i_8_n_0\
    );
\data_r_1[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \data_r_1[14]_i_15_n_0\,
      I1 => \data_r_1[14]_i_14_n_0\,
      I2 => \data_r_1[14]_i_21_n_0\,
      I3 => \data_r_1[14]_i_12_n_0\,
      I4 => \data_r_1[14]_i_19_n_0\,
      I5 => \data_r_1[14]_i_13_n_0\,
      O => \data_r_1[14]_i_9_n_0\
    );
\data_r_1[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(5),
      I1 => data_r(5),
      I2 => \data_r_1_reg[16]_0\(4),
      I3 => data_r(6),
      I4 => \data_r_1_reg[16]_0\(3),
      I5 => data_r(7),
      O => \data_r_1[16]_i_10_n_0\
    );
\data_r_1[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(4),
      I1 => data_r(7),
      I2 => \data_r_1_reg[16]_0\(5),
      I3 => data_r(8),
      O => \data_r_1[16]_i_11_n_0\
    );
\data_r_1[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(3),
      I1 => data_r(6),
      I2 => data_r(7),
      I3 => \data_r_1_reg[16]_0\(5),
      I4 => data_r(8),
      I5 => \data_r_1_reg[16]_0\(4),
      O => \data_r_1[16]_i_12_n_0\
    );
\data_r_1[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_r_1[16]_i_10_n_0\,
      I1 => \data_r_1_reg[16]_0\(4),
      I2 => data_r(7),
      I3 => \data_r_1[16]_i_14_n_0\,
      I4 => data_r(8),
      I5 => \data_r_1_reg[16]_0\(3),
      O => \data_r_1[16]_i_13_n_0\
    );
\data_r_1[16]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(6),
      I1 => \data_r_1_reg[16]_0\(5),
      O => \data_r_1[16]_i_14_n_0\
    );
\data_r_1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \data_r_1[16]_i_5_n_0\,
      I1 => \data_r_1_reg[16]_i_6_n_0\,
      I2 => data_r(7),
      I3 => \data_r_1_reg[16]_0\(7),
      I4 => \data_r_1_reg[16]_i_6_n_5\,
      I5 => data_r(6),
      O => \data_r_1[16]_i_2_n_0\
    );
\data_r_1[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => data_r(8),
      I1 => \data_r_1_reg[16]_i_6_n_0\,
      I2 => data_r(7),
      I3 => \data_r_1_reg[16]_0\(7),
      O => \data_r_1[16]_i_3_n_0\
    );
\data_r_1[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FD525D52540B040"
    )
        port map (
      I0 => \data_r_1[16]_i_7_n_0\,
      I1 => \data_r_1_reg[16]_0\(6),
      I2 => data_r(8),
      I3 => \data_r_1_reg[16]_0\(7),
      I4 => data_r(7),
      I5 => \data_r_1_reg[16]_i_6_n_0\,
      O => \data_r_1[16]_i_4_n_0\
    );
\data_r_1[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(8),
      I1 => \data_r_1_reg[16]_0\(6),
      O => \data_r_1[16]_i_5_n_0\
    );
\data_r_1[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(7),
      I1 => data_r(6),
      I2 => \data_r_1_reg[16]_i_6_n_5\,
      O => \data_r_1[16]_i_7_n_0\
    );
\data_r_1[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(5),
      I1 => data_r(7),
      I2 => \data_r_1_reg[16]_0\(4),
      I3 => data_r(8),
      O => \data_r_1[16]_i_8_n_0\
    );
\data_r_1[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(5),
      I1 => data_r(6),
      I2 => \data_r_1_reg[16]_0\(4),
      I3 => data_r(7),
      I4 => \data_r_1_reg[16]_0\(3),
      I5 => data_r(8),
      O => \data_r_1[16]_i_9_n_0\
    );
\data_r_1[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(2),
      I1 => data_r(3),
      I2 => \data_r_1_reg[16]_0\(1),
      I3 => data_r(4),
      I4 => \data_r_1_reg[16]_0\(0),
      I5 => data_r(5),
      O => \data_r_1[6]_i_10_n_0\
    );
\data_r_1[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(2),
      I1 => data_r(2),
      I2 => \data_r_1_reg[16]_0\(1),
      I3 => data_r(3),
      I4 => \data_r_1_reg[16]_0\(0),
      I5 => data_r(4),
      O => \data_r_1[6]_i_11_n_0\
    );
\data_r_1[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(2),
      I1 => data_r(1),
      I2 => \data_r_1_reg[16]_0\(1),
      I3 => data_r(2),
      I4 => \data_r_1_reg[16]_0\(0),
      I5 => data_r(3),
      O => \data_r_1[6]_i_12_n_0\
    );
\data_r_1[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_r_1[6]_i_9_n_0\,
      I1 => \data_r_1_reg[16]_0\(1),
      I2 => data_r(6),
      I3 => \data_r_1[6]_i_24_n_0\,
      I4 => data_r(7),
      I5 => \data_r_1_reg[16]_0\(0),
      O => \data_r_1[6]_i_13_n_0\
    );
\data_r_1[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_r_1[6]_i_10_n_0\,
      I1 => \data_r_1_reg[16]_0\(1),
      I2 => data_r(5),
      I3 => \data_r_1[6]_i_25_n_0\,
      I4 => data_r(6),
      I5 => \data_r_1_reg[16]_0\(0),
      O => \data_r_1[6]_i_14_n_0\
    );
\data_r_1[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_r_1[6]_i_11_n_0\,
      I1 => \data_r_1_reg[16]_0\(1),
      I2 => data_r(4),
      I3 => \data_r_1[6]_i_26_n_0\,
      I4 => data_r(5),
      I5 => \data_r_1_reg[16]_0\(0),
      O => \data_r_1[6]_i_15_n_0\
    );
\data_r_1[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \data_r_1[6]_i_12_n_0\,
      I1 => \data_r_1_reg[16]_0\(1),
      I2 => data_r(3),
      I3 => \data_r_1[6]_i_27_n_0\,
      I4 => data_r(4),
      I5 => \data_r_1_reg[16]_0\(0),
      O => \data_r_1[6]_i_16_n_0\
    );
\data_r_1[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(1),
      I1 => data_r(2),
      I2 => \data_r_1_reg[16]_0\(2),
      I3 => data_r(1),
      I4 => data_r(3),
      I5 => \data_r_1_reg[16]_0\(0),
      O => \data_r_1[6]_i_17_n_0\
    );
\data_r_1[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(1),
      I1 => data_r(1),
      I2 => \data_r_1_reg[16]_0\(2),
      I3 => data_r(0),
      O => \data_r_1[6]_i_18_n_0\
    );
\data_r_1[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(0),
      I1 => data_r(1),
      O => \data_r_1[6]_i_19_n_0\
    );
\data_r_1[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_r_1_reg[6]_i_3_n_5\,
      I1 => \data_r_1_reg[10]_i_13_n_4\,
      O => \data_r_1[6]_i_2_n_0\
    );
\data_r_1[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => data_r(2),
      I1 => \data_r_1[6]_i_28_n_0\,
      I2 => data_r(1),
      I3 => \data_r_1_reg[16]_0\(1),
      I4 => data_r(0),
      I5 => \data_r_1_reg[16]_0\(2),
      O => \data_r_1[6]_i_20_n_0\
    );
\data_r_1[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => data_r(0),
      I1 => \data_r_1_reg[16]_0\(2),
      I2 => data_r(1),
      I3 => \data_r_1_reg[16]_0\(1),
      I4 => \data_r_1_reg[16]_0\(0),
      I5 => data_r(2),
      O => \data_r_1[6]_i_21_n_0\
    );
\data_r_1[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(0),
      I1 => data_r(1),
      I2 => \data_r_1_reg[16]_0\(1),
      I3 => data_r(0),
      O => \data_r_1[6]_i_22_n_0\
    );
\data_r_1[6]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data_r(0),
      I1 => \data_r_1_reg[16]_0\(0),
      O => \data_r_1[6]_i_23_n_0\
    );
\data_r_1[6]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(5),
      I1 => \data_r_1_reg[16]_0\(2),
      O => \data_r_1[6]_i_24_n_0\
    );
\data_r_1[6]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(4),
      I1 => \data_r_1_reg[16]_0\(2),
      O => \data_r_1[6]_i_25_n_0\
    );
\data_r_1[6]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(3),
      I1 => \data_r_1_reg[16]_0\(2),
      O => \data_r_1[6]_i_26_n_0\
    );
\data_r_1[6]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(2),
      I1 => \data_r_1_reg[16]_0\(2),
      O => \data_r_1[6]_i_27_n_0\
    );
\data_r_1[6]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => data_r(3),
      I1 => \data_r_1_reg[16]_0\(0),
      O => \data_r_1[6]_i_28_n_0\
    );
\data_r_1[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \data_r_1_reg[10]_i_13_n_4\,
      I1 => \data_r_1_reg[6]_i_3_n_5\,
      I2 => \data_r_1_reg[16]_0\(6),
      I3 => data_r(0),
      O => \data_r_1[6]_i_5_n_0\
    );
\data_r_1[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_r_1_reg[6]_i_3_n_6\,
      I1 => \data_r_1_reg[10]_i_13_n_5\,
      O => \data_r_1[6]_i_6_n_0\
    );
\data_r_1[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_r_1_reg[6]_i_3_n_7\,
      I1 => \data_r_1_reg[10]_i_13_n_6\,
      O => \data_r_1[6]_i_7_n_0\
    );
\data_r_1[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_r_1_reg[6]_i_4_n_4\,
      I1 => \data_r_1_reg[10]_i_13_n_7\,
      O => \data_r_1[6]_i_8_n_0\
    );
\data_r_1[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_r_1_reg[16]_0\(2),
      I1 => data_r(4),
      I2 => \data_r_1_reg[16]_0\(1),
      I3 => data_r(5),
      I4 => \data_r_1_reg[16]_0\(0),
      I5 => data_r(6),
      O => \data_r_1[6]_i_9_n_0\
    );
\data_r_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_r_10(10),
      Q => data_r_1(10)
    );
\data_r_1_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_r_1_reg[6]_i_1_n_0\,
      CO(3) => \data_r_1_reg[10]_i_1_n_0\,
      CO(2) => \data_r_1_reg[10]_i_1_n_1\,
      CO(1) => \data_r_1_reg[10]_i_1_n_2\,
      CO(0) => \data_r_1_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_r_1[10]_i_2_n_0\,
      DI(2) => \data_r_1[10]_i_3_n_0\,
      DI(1) => \data_r_1[10]_i_4_n_0\,
      DI(0) => \data_r_1[10]_i_5_n_0\,
      O(3 downto 0) => data_r_10(10 downto 7),
      S(3) => \data_r_1[10]_i_6_n_0\,
      S(2) => \data_r_1[10]_i_7_n_0\,
      S(1) => \data_r_1[10]_i_8_n_0\,
      S(0) => \data_r_1[10]_i_9_n_0\
    );
\data_r_1_reg[10]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_r_1_reg[10]_i_13_n_0\,
      CO(2) => \data_r_1_reg[10]_i_13_n_1\,
      CO(1) => \data_r_1_reg[10]_i_13_n_2\,
      CO(0) => \data_r_1_reg[10]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \data_r_1[10]_i_20_n_0\,
      DI(2) => \data_r_1[10]_i_21_n_0\,
      DI(1) => \data_r_1[10]_i_22_n_0\,
      DI(0) => '0',
      O(3) => \data_r_1_reg[10]_i_13_n_4\,
      O(2) => \data_r_1_reg[10]_i_13_n_5\,
      O(1) => \data_r_1_reg[10]_i_13_n_6\,
      O(0) => \data_r_1_reg[10]_i_13_n_7\,
      S(3) => \data_r_1[10]_i_23_n_0\,
      S(2) => \data_r_1[10]_i_24_n_0\,
      S(1) => \data_r_1[10]_i_25_n_0\,
      S(0) => \data_r_1[10]_i_26_n_0\
    );
\data_r_1_reg[10]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_r_1_reg[10]_i_13_n_0\,
      CO(3) => \data_r_1_reg[10]_i_14_n_0\,
      CO(2) => \data_r_1_reg[10]_i_14_n_1\,
      CO(1) => \data_r_1_reg[10]_i_14_n_2\,
      CO(0) => \data_r_1_reg[10]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \data_r_1[10]_i_27_n_0\,
      DI(2) => \data_r_1[10]_i_28_n_0\,
      DI(1) => \data_r_1[10]_i_29_n_0\,
      DI(0) => \data_r_1[10]_i_30_n_0\,
      O(3) => \data_r_1_reg[10]_i_14_n_4\,
      O(2) => \data_r_1_reg[10]_i_14_n_5\,
      O(1) => \data_r_1_reg[10]_i_14_n_6\,
      O(0) => \data_r_1_reg[10]_i_14_n_7\,
      S(3) => \data_r_1[10]_i_31_n_0\,
      S(2) => \data_r_1[10]_i_32_n_0\,
      S(1) => \data_r_1[10]_i_33_n_0\,
      S(0) => \data_r_1[10]_i_34_n_0\
    );
\data_r_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_r_10(11),
      Q => data_r_1(11)
    );
\data_r_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_r_10(12),
      Q => data_r_1(12)
    );
\data_r_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_r_10(13),
      Q => data_r_1(13)
    );
\data_r_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_r_10(14),
      Q => data_r_1(14)
    );
\data_r_1_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_r_1_reg[10]_i_1_n_0\,
      CO(3) => \data_r_1_reg[14]_i_1_n_0\,
      CO(2) => \data_r_1_reg[14]_i_1_n_1\,
      CO(1) => \data_r_1_reg[14]_i_1_n_2\,
      CO(0) => \data_r_1_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_r_1[14]_i_2_n_0\,
      DI(2) => \data_r_1[14]_i_3_n_0\,
      DI(1) => \data_r_1[14]_i_4_n_0\,
      DI(0) => \data_r_1[14]_i_5_n_0\,
      O(3 downto 0) => data_r_10(14 downto 11),
      S(3) => \data_r_1[14]_i_6_n_0\,
      S(2) => \data_r_1[14]_i_7_n_0\,
      S(1) => \data_r_1[14]_i_8_n_0\,
      S(0) => \data_r_1[14]_i_9_n_0\
    );
\data_r_1_reg[14]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_r_1_reg[6]_i_3_n_0\,
      CO(3) => \data_r_1_reg[14]_i_22_n_0\,
      CO(2) => \NLW_data_r_1_reg[14]_i_22_CO_UNCONNECTED\(2),
      CO(1) => \data_r_1_reg[14]_i_22_n_2\,
      CO(0) => \data_r_1_reg[14]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \data_r_1[14]_i_23_n_0\,
      DI(1) => \data_r_1[14]_i_24_n_0\,
      DI(0) => \data_r_1[14]_i_25_n_0\,
      O(3) => \NLW_data_r_1_reg[14]_i_22_O_UNCONNECTED\(3),
      O(2) => \data_r_1_reg[14]_i_22_n_5\,
      O(1) => \data_r_1_reg[14]_i_22_n_6\,
      O(0) => \data_r_1_reg[14]_i_22_n_7\,
      S(3) => '1',
      S(2) => \data_r_1[14]_i_26_n_0\,
      S(1) => \data_r_1[14]_i_27_n_0\,
      S(0) => \data_r_1[14]_i_28_n_0\
    );
\data_r_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_r_10(15),
      Q => data_r_1(15)
    );
\data_r_1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_r_10(16),
      Q => data_r_1(16)
    );
\data_r_1_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_r_1_reg[14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_data_r_1_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \data_r_1_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \data_r_1[16]_i_2_n_0\,
      O(3 downto 2) => \NLW_data_r_1_reg[16]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => data_r_10(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \data_r_1[16]_i_3_n_0\,
      S(0) => \data_r_1[16]_i_4_n_0\
    );
\data_r_1_reg[16]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_r_1_reg[10]_i_14_n_0\,
      CO(3) => \data_r_1_reg[16]_i_6_n_0\,
      CO(2) => \NLW_data_r_1_reg[16]_i_6_CO_UNCONNECTED\(2),
      CO(1) => \data_r_1_reg[16]_i_6_n_2\,
      CO(0) => \data_r_1_reg[16]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \data_r_1[16]_i_8_n_0\,
      DI(1) => \data_r_1[16]_i_9_n_0\,
      DI(0) => \data_r_1[16]_i_10_n_0\,
      O(3) => \NLW_data_r_1_reg[16]_i_6_O_UNCONNECTED\(3),
      O(2) => \data_r_1_reg[16]_i_6_n_5\,
      O(1) => \data_r_1_reg[16]_i_6_n_6\,
      O(0) => \data_r_1_reg[16]_i_6_n_7\,
      S(3) => '1',
      S(2) => \data_r_1[16]_i_11_n_0\,
      S(1) => \data_r_1[16]_i_12_n_0\,
      S(0) => \data_r_1[16]_i_13_n_0\
    );
\data_r_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_r_10(4),
      Q => data_r_1(4)
    );
\data_r_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_r_10(5),
      Q => data_r_1(5)
    );
\data_r_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_r_10(6),
      Q => data_r_1(6)
    );
\data_r_1_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_r_1_reg[6]_i_1_n_0\,
      CO(2) => \data_r_1_reg[6]_i_1_n_1\,
      CO(1) => \data_r_1_reg[6]_i_1_n_2\,
      CO(0) => \data_r_1_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \data_r_1[6]_i_2_n_0\,
      DI(2) => \data_r_1_reg[6]_i_3_n_6\,
      DI(1) => \data_r_1_reg[6]_i_3_n_7\,
      DI(0) => \data_r_1_reg[6]_i_4_n_4\,
      O(3 downto 1) => data_r_10(6 downto 4),
      O(0) => \NLW_data_r_1_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \data_r_1[6]_i_5_n_0\,
      S(2) => \data_r_1[6]_i_6_n_0\,
      S(1) => \data_r_1[6]_i_7_n_0\,
      S(0) => \data_r_1[6]_i_8_n_0\
    );
\data_r_1_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_r_1_reg[6]_i_4_n_0\,
      CO(3) => \data_r_1_reg[6]_i_3_n_0\,
      CO(2) => \data_r_1_reg[6]_i_3_n_1\,
      CO(1) => \data_r_1_reg[6]_i_3_n_2\,
      CO(0) => \data_r_1_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \data_r_1[6]_i_9_n_0\,
      DI(2) => \data_r_1[6]_i_10_n_0\,
      DI(1) => \data_r_1[6]_i_11_n_0\,
      DI(0) => \data_r_1[6]_i_12_n_0\,
      O(3) => \data_r_1_reg[6]_i_3_n_4\,
      O(2) => \data_r_1_reg[6]_i_3_n_5\,
      O(1) => \data_r_1_reg[6]_i_3_n_6\,
      O(0) => \data_r_1_reg[6]_i_3_n_7\,
      S(3) => \data_r_1[6]_i_13_n_0\,
      S(2) => \data_r_1[6]_i_14_n_0\,
      S(1) => \data_r_1[6]_i_15_n_0\,
      S(0) => \data_r_1[6]_i_16_n_0\
    );
\data_r_1_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_r_1_reg[6]_i_4_n_0\,
      CO(2) => \data_r_1_reg[6]_i_4_n_1\,
      CO(1) => \data_r_1_reg[6]_i_4_n_2\,
      CO(0) => \data_r_1_reg[6]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \data_r_1[6]_i_17_n_0\,
      DI(2) => \data_r_1[6]_i_18_n_0\,
      DI(1) => \data_r_1[6]_i_19_n_0\,
      DI(0) => '0',
      O(3) => \data_r_1_reg[6]_i_4_n_4\,
      O(2 downto 0) => \NLW_data_r_1_reg[6]_i_4_O_UNCONNECTED\(2 downto 0),
      S(3) => \data_r_1[6]_i_20_n_0\,
      S(2) => \data_r_1[6]_i_21_n_0\,
      S(1) => \data_r_1[6]_i_22_n_0\,
      S(0) => \data_r_1[6]_i_23_n_0\
    );
\data_r_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_r_10(7),
      Q => data_r_1(7)
    );
\data_r_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_r_10(8),
      Q => data_r_1(8)
    );
\data_r_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => data_r_10(9),
      Q => data_r_1(9)
    );
\data_r_2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_r_1(15),
      I1 => data_r_1(16),
      I2 => data_r_1(13),
      I3 => data_r_1(14),
      I4 => data_r_1(4),
      O => p_0_in(0)
    );
\data_r_2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_r_1(15),
      I1 => data_r_1(16),
      I2 => data_r_1(13),
      I3 => data_r_1(14),
      I4 => data_r_1(5),
      O => p_0_in(1)
    );
\data_r_2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_r_1(15),
      I1 => data_r_1(16),
      I2 => data_r_1(13),
      I3 => data_r_1(14),
      I4 => data_r_1(6),
      O => p_0_in(2)
    );
\data_r_2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_r_1(15),
      I1 => data_r_1(16),
      I2 => data_r_1(13),
      I3 => data_r_1(14),
      I4 => data_r_1(7),
      O => p_0_in(3)
    );
\data_r_2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_r_1(15),
      I1 => data_r_1(16),
      I2 => data_r_1(13),
      I3 => data_r_1(14),
      I4 => data_r_1(8),
      O => p_0_in(4)
    );
\data_r_2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_r_1(15),
      I1 => data_r_1(16),
      I2 => data_r_1(13),
      I3 => data_r_1(14),
      I4 => data_r_1(9),
      O => p_0_in(5)
    );
\data_r_2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_r_1(15),
      I1 => data_r_1(16),
      I2 => data_r_1(13),
      I3 => data_r_1(14),
      I4 => data_r_1(10),
      O => p_0_in(6)
    );
\data_r_2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_r_1(15),
      I1 => data_r_1(16),
      I2 => data_r_1(13),
      I3 => data_r_1(14),
      I4 => data_r_1(11),
      O => p_0_in(7)
    );
\data_r_2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => data_r_1(15),
      I1 => data_r_1(16),
      I2 => data_r_1(13),
      I3 => data_r_1(14),
      I4 => data_r_1(12),
      O => p_0_in(8)
    );
\data_r_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => p_0_in(0),
      Q => data_r_2(0)
    );
\data_r_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => p_0_in(1),
      Q => data_r_2(1)
    );
\data_r_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => p_0_in(2),
      Q => data_r_2(2)
    );
\data_r_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => p_0_in(3),
      Q => data_r_2(3)
    );
\data_r_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => p_0_in(4),
      Q => data_r_2(4)
    );
\data_r_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => p_0_in(5),
      Q => data_r_2(5)
    );
\data_r_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => p_0_in(6),
      Q => data_r_2(6)
    );
\data_r_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => p_0_in(7),
      Q => data_r_2(7)
    );
\data_r_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => p_0_in(8),
      Q => data_r_2(8)
    );
\data_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(18),
      Q => data_r(0)
    );
\data_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(19),
      Q => data_r(1)
    );
\data_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(20),
      Q => data_r(2)
    );
\data_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(21),
      Q => data_r(3)
    );
\data_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(22),
      Q => data_r(4)
    );
\data_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(23),
      Q => data_r(5)
    );
\data_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(24),
      Q => data_r(6)
    );
\data_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(25),
      Q => data_r(7)
    );
\data_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => Q(26),
      Q => data_r(8)
    );
\data_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_b_2(0),
      I2 => Q(0),
      I3 => s_wb_en,
      O => D(0)
    );
\data_reg[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_g_2(1),
      I2 => Q(10),
      I3 => s_wb_en,
      O => D(10)
    );
\data_reg[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_g_2(2),
      I2 => Q(11),
      I3 => s_wb_en,
      O => D(11)
    );
\data_reg[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_g_2(3),
      I2 => Q(12),
      I3 => s_wb_en,
      O => D(12)
    );
\data_reg[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_g_2(4),
      I2 => Q(13),
      I3 => s_wb_en,
      O => D(13)
    );
\data_reg[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_g_2(5),
      I2 => Q(14),
      I3 => s_wb_en,
      O => D(14)
    );
\data_reg[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_g_2(6),
      I2 => Q(15),
      I3 => s_wb_en,
      O => D(15)
    );
\data_reg[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_g_2(7),
      I2 => Q(16),
      I3 => s_wb_en,
      O => D(16)
    );
\data_reg[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_g_2(8),
      I2 => Q(17),
      I3 => s_wb_en,
      O => D(17)
    );
\data_reg[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_r_2(0),
      I2 => Q(18),
      I3 => s_wb_en,
      O => D(18)
    );
\data_reg[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_r_2(1),
      I2 => Q(19),
      I3 => s_wb_en,
      O => D(19)
    );
\data_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_b_2(1),
      I2 => Q(1),
      I3 => s_wb_en,
      O => D(1)
    );
\data_reg[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_r_2(2),
      I2 => Q(20),
      I3 => s_wb_en,
      O => D(20)
    );
\data_reg[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_r_2(3),
      I2 => Q(21),
      I3 => s_wb_en,
      O => D(21)
    );
\data_reg[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_r_2(4),
      I2 => Q(22),
      I3 => s_wb_en,
      O => D(22)
    );
\data_reg[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_r_2(5),
      I2 => Q(23),
      I3 => s_wb_en,
      O => D(23)
    );
\data_reg[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_r_2(6),
      I2 => Q(24),
      I3 => s_wb_en,
      O => D(24)
    );
\data_reg[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_r_2(7),
      I2 => Q(25),
      I3 => s_wb_en,
      O => D(25)
    );
\data_reg[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_r_2(8),
      I2 => Q(26),
      I3 => s_wb_en,
      O => D(26)
    );
\data_reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_b_2(2),
      I2 => Q(2),
      I3 => s_wb_en,
      O => D(2)
    );
\data_reg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_b_2(3),
      I2 => Q(3),
      I3 => s_wb_en,
      O => D(3)
    );
\data_reg[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_b_2(4),
      I2 => Q(4),
      I3 => s_wb_en,
      O => D(4)
    );
\data_reg[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_b_2(5),
      I2 => Q(5),
      I3 => s_wb_en,
      O => D(5)
    );
\data_reg[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_b_2(6),
      I2 => Q(6),
      I3 => s_wb_en,
      O => D(6)
    );
\data_reg[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_b_2(7),
      I2 => Q(7),
      I3 => s_wb_en,
      O => D(7)
    );
\data_reg[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_b_2(8),
      I2 => Q(8),
      I3 => s_wb_en,
      O => D(8)
    );
\data_reg[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => wb_href,
      I1 => data_g_2(0),
      I2 => Q(9),
      I3 => s_wb_en,
      O => D(9)
    );
\href_dly[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_wb_en,
      O => \href_dly[2]_i_1__0_n_0\
    );
\href_dly_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => in_href,
      Q => href_dly(0)
    );
\href_dly_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => href_dly(0),
      Q => href_dly(1)
    );
\href_dly_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => href_dly(1),
      Q => wb_href
    );
\href_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wb_href,
      I1 => s_wb_en,
      I2 => in_href,
      O => in_href_0
    );
\vsync_dly_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => in_vsync,
      Q => vsync_dly(0)
    );
\vsync_dly_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => vsync_dly(0),
      Q => vsync_dly(1)
    );
\vsync_dly_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \href_dly[2]_i_1__0_n_0\,
      D => vsync_dly(1),
      Q => wb_vsync
    );
\vsync_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wb_vsync,
      I1 => s_wb_en,
      I2 => in_vsync,
      O => in_vsync_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_simple_dp_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \pos_r_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pclk : in STD_LOGIC;
    out_href : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_simple_dp_ram : entity is "simple_dp_ram";
end design_1_xil_isp_lite_0_0_simple_dp_ram;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_simple_dp_ram is
  signal \^pos_r_reg[10]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 23031;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 4095;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
begin
  \pos_r_reg[10]\(2 downto 0) <= \^pos_r_reg[10]\(2 downto 0);
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRBWRADDR(8),
      ADDRARDADDR(13 downto 12) => \^pos_r_reg[10]\(2 downto 1),
      ADDRARDADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRARDADDR(3) => \^pos_r_reg[10]\(0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(8),
      ADDRBWRADDR(13 downto 12) => \^pos_r_reg[10]\(2 downto 1),
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3) => \^pos_r_reg[10]\(0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => pclk,
      CLKBWRCLK => pclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => D(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => out_href,
      ENBWREN => out_href,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => out_href,
      WEA(2) => out_href,
      WEA(1) => out_href,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_i_11__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => mem_reg_0,
      I3 => \out\(0),
      I4 => ADDRBWRADDR(8),
      O => \^pos_r_reg[10]\(0)
    );
\mem_reg_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(2),
      I1 => ADDRBWRADDR(8),
      O => \^pos_r_reg[10]\(2)
    );
\mem_reg_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(1),
      I1 => ADDRBWRADDR(8),
      O => \^pos_r_reg[10]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_simple_dp_ram_17 is
  port (
    mem_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pos_r_reg[3]\ : out STD_LOGIC;
    pclk : in STD_LOGIC;
    out_href : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_simple_dp_ram_17 : entity is "simple_dp_ram";
end design_1_xil_isp_lite_0_0_simple_dp_ram_17;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_simple_dp_ram_17 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_reg_i_13__8_n_0\ : STD_LOGIC;
  signal \^pos_r_reg[3]\ : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 23031;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 4095;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
begin
  ADDRBWRADDR(7 downto 0) <= \^addrbwraddr\(7 downto 0);
  \pos_r_reg[3]\ <= \^pos_r_reg[3]\;
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => \out\(11),
      ADDRARDADDR(13 downto 12) => mem_reg_1(2 downto 1),
      ADDRARDADDR(11 downto 4) => \^addrbwraddr\(7 downto 0),
      ADDRARDADDR(3) => mem_reg_1(0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => \out\(11),
      ADDRBWRADDR(13 downto 12) => mem_reg_1(2 downto 1),
      ADDRBWRADDR(11 downto 4) => \^addrbwraddr\(7 downto 0),
      ADDRBWRADDR(3) => mem_reg_1(0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => pclk,
      CLKBWRCLK => pclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => D(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => D(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => mem_reg_0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => mem_reg_0(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => out_href,
      ENBWREN => out_href,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => out_href,
      WEA(2) => out_href,
      WEA(1) => out_href,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_i_10__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(1),
      O => \^addrbwraddr\(0)
    );
\mem_reg_i_12__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(4),
      I2 => \out\(1),
      I3 => \out\(2),
      I4 => \mem_reg_i_13__8_n_0\,
      O => \^pos_r_reg[3]\
    );
\mem_reg_i_13__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \out\(6),
      I1 => \out\(5),
      I2 => \out\(8),
      I3 => \out\(7),
      O => \mem_reg_i_13__8_n_0\
    );
\mem_reg_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(8),
      O => \^addrbwraddr\(7)
    );
\mem_reg_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(7),
      O => \^addrbwraddr\(6)
    );
\mem_reg_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(6),
      O => \^addrbwraddr\(5)
    );
\mem_reg_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(5),
      O => \^addrbwraddr\(4)
    );
\mem_reg_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(4),
      O => \^addrbwraddr\(3)
    );
\mem_reg_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(3),
      O => \^addrbwraddr\(2)
    );
\mem_reg_i_9__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(2),
      O => \^addrbwraddr\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_simple_dp_ram_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    pclk : in STD_LOGIC;
    in_href_o : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_simple_dp_ram_18 : entity is "simple_dp_ram";
end design_1_xil_isp_lite_0_0_simple_dp_ram_18;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_simple_dp_ram_18 is
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 23031;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 4095;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
begin
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => \out\(0),
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => \out\(0),
      ADDRBWRADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => pclk,
      CLKBWRCLK => pclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 1) => Q(6 downto 0),
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(7),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => D(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => in_href_o,
      ENBWREN => in_href_o,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => in_href_o,
      WEA(2) => in_href_o,
      WEA(1) => in_href_o,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_simple_dp_ram_19 is
  port (
    mem_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    pclk : in STD_LOGIC;
    in_href_o : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_simple_dp_ram_19 : entity is "simple_dp_ram";
end design_1_xil_isp_lite_0_0_simple_dp_ram_19;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_simple_dp_ram_19 is
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 23031;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 4095;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
begin
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => \out\(0),
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => \out\(0),
      ADDRBWRADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => pclk,
      CLKBWRCLK => pclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => D(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => D(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => mem_reg_0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => mem_reg_0(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => in_href_o,
      ENBWREN => in_href_o,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => in_href_o,
      WEA(2) => in_href_o,
      WEA(1) => in_href_o,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_simple_dp_ram_20 is
  port (
    mem_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    pclk : in STD_LOGIC;
    in_href_o : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_simple_dp_ram_20 : entity is "simple_dp_ram";
end design_1_xil_isp_lite_0_0_simple_dp_ram_20;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_simple_dp_ram_20 is
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 23031;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 4095;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
begin
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => \out\(0),
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => \out\(0),
      ADDRBWRADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => pclk,
      CLKBWRCLK => pclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => mem_reg_1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => mem_reg_1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => mem_reg_0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => mem_reg_0(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => in_href_o,
      ENBWREN => in_href_o,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => in_href_o,
      WEA(2) => in_href_o,
      WEA(1) => in_href_o,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_simple_dp_ram_21 is
  port (
    mem_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \pos_r_reg[3]\ : out STD_LOGIC;
    pclk : in STD_LOGIC;
    in_href_o : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_simple_dp_ram_21 : entity is "simple_dp_ram";
end design_1_xil_isp_lite_0_0_simple_dp_ram_21;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_simple_dp_ram_21 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal mem_reg_i_13_n_0 : STD_LOGIC;
  signal \^pos_r_reg[3]\ : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 23031;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 4095;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
begin
  ADDRARDADDR(10 downto 0) <= \^addrardaddr\(10 downto 0);
  \pos_r_reg[3]\ <= \^pos_r_reg[3]\;
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => \out\(11),
      ADDRARDADDR(13 downto 3) => \^addrardaddr\(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => \out\(11),
      ADDRBWRADDR(13 downto 3) => \^addrardaddr\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => pclk,
      CLKBWRCLK => pclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => mem_reg_1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => mem_reg_1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => mem_reg_0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => mem_reg_0(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => in_href_o,
      ENBWREN => in_href_o,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => in_href_o,
      WEA(2) => in_href_o,
      WEA(1) => in_href_o,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(11),
      O => \^addrardaddr\(10)
    );
mem_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \out\(11),
      I1 => \out\(9),
      I2 => \out\(10),
      I3 => \out\(1),
      O => \^addrardaddr\(1)
    );
mem_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF0000"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(9),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(11),
      I4 => \out\(0),
      O => \^addrardaddr\(0)
    );
mem_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(4),
      I2 => \out\(1),
      I3 => \out\(2),
      I4 => mem_reg_i_13_n_0,
      O => \^pos_r_reg[3]\
    );
mem_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \out\(6),
      I1 => \out\(5),
      I2 => \out\(8),
      I3 => \out\(7),
      O => mem_reg_i_13_n_0
    );
mem_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(11),
      O => \^addrardaddr\(9)
    );
mem_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \out\(11),
      I1 => \out\(9),
      I2 => \out\(10),
      I3 => \out\(8),
      O => \^addrardaddr\(8)
    );
mem_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \out\(11),
      I1 => \out\(9),
      I2 => \out\(10),
      I3 => \out\(7),
      O => \^addrardaddr\(7)
    );
mem_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \out\(11),
      I1 => \out\(9),
      I2 => \out\(10),
      I3 => \out\(6),
      O => \^addrardaddr\(6)
    );
mem_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \out\(11),
      I1 => \out\(9),
      I2 => \out\(10),
      I3 => \out\(5),
      O => \^addrardaddr\(5)
    );
mem_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \out\(11),
      I1 => \out\(9),
      I2 => \out\(10),
      I3 => \out\(4),
      O => \^addrardaddr\(4)
    );
mem_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \out\(11),
      I1 => \out\(9),
      I2 => \out\(10),
      I3 => \out\(3),
      O => \^addrardaddr\(3)
    );
mem_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \out\(11),
      I1 => \out\(9),
      I2 => \out\(10),
      I3 => \out\(2),
      O => \^addrardaddr\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_simple_dp_ram_23 is
  port (
    tapsx : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \pos_r_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pclk : in STD_LOGIC;
    dgain_href_o : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_simple_dp_ram_23 : entity is "simple_dp_ram";
end design_1_xil_isp_lite_0_0_simple_dp_ram_23;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_simple_dp_ram_23 is
  signal \^pos_r_reg[10]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 23031;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 4095;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
begin
  \pos_r_reg[10]\(2 downto 0) <= \^pos_r_reg[10]\(2 downto 0);
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRBWRADDR(8),
      ADDRARDADDR(13 downto 12) => \^pos_r_reg[10]\(2 downto 1),
      ADDRARDADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRARDADDR(3) => \^pos_r_reg[10]\(0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(8),
      ADDRBWRADDR(13 downto 12) => \^pos_r_reg[10]\(2 downto 1),
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3) => \^pos_r_reg[10]\(0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => pclk,
      CLKBWRCLK => pclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => tapsx(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => tapsx(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dgain_href_o,
      ENBWREN => dgain_href_o,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => dgain_href_o,
      WEA(2) => dgain_href_o,
      WEA(1) => dgain_href_o,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_i_11__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => mem_reg_0,
      I3 => \out\(0),
      I4 => ADDRBWRADDR(8),
      O => \^pos_r_reg[10]\(0)
    );
\mem_reg_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(2),
      I1 => ADDRBWRADDR(8),
      O => \^pos_r_reg[10]\(2)
    );
\mem_reg_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(1),
      I1 => ADDRBWRADDR(8),
      O => \^pos_r_reg[10]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_simple_dp_ram_24 is
  port (
    tapsx : out STD_LOGIC_VECTOR ( 8 downto 0 );
    pclk : in STD_LOGIC;
    dgain_href_o : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_simple_dp_ram_24 : entity is "simple_dp_ram";
end design_1_xil_isp_lite_0_0_simple_dp_ram_24;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_simple_dp_ram_24 is
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 23031;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 4095;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
begin
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => pclk,
      CLKBWRCLK => pclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => mem_reg_0(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => mem_reg_0(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => tapsx(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => tapsx(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dgain_href_o,
      ENBWREN => dgain_href_o,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => dgain_href_o,
      WEA(2) => dgain_href_o,
      WEA(1) => dgain_href_o,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_simple_dp_ram_25 is
  port (
    tapsx : out STD_LOGIC_VECTOR ( 8 downto 0 );
    pclk : in STD_LOGIC;
    dgain_href_o : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_simple_dp_ram_25 : entity is "simple_dp_ram";
end design_1_xil_isp_lite_0_0_simple_dp_ram_25;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_simple_dp_ram_25 is
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 23031;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 4095;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
begin
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => pclk,
      CLKBWRCLK => pclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => mem_reg_0(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => mem_reg_0(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => tapsx(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => tapsx(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dgain_href_o,
      ENBWREN => dgain_href_o,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => dgain_href_o,
      WEA(2) => dgain_href_o,
      WEA(1) => dgain_href_o,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_simple_dp_ram_26 is
  port (
    tapsx : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pos_r_reg[3]\ : out STD_LOGIC;
    pclk : in STD_LOGIC;
    dgain_href_o : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_simple_dp_ram_26 : entity is "simple_dp_ram";
end design_1_xil_isp_lite_0_0_simple_dp_ram_26;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_simple_dp_ram_26 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_reg_i_13__1_n_0\ : STD_LOGIC;
  signal \^pos_r_reg[3]\ : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 23031;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 4095;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
begin
  ADDRBWRADDR(7 downto 0) <= \^addrbwraddr\(7 downto 0);
  \pos_r_reg[3]\ <= \^pos_r_reg[3]\;
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => \out\(11),
      ADDRARDADDR(13 downto 12) => mem_reg_0(2 downto 1),
      ADDRARDADDR(11 downto 4) => \^addrbwraddr\(7 downto 0),
      ADDRARDADDR(3) => mem_reg_0(0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => \out\(11),
      ADDRBWRADDR(13 downto 12) => mem_reg_0(2 downto 1),
      ADDRBWRADDR(11 downto 4) => \^addrbwraddr\(7 downto 0),
      ADDRBWRADDR(3) => mem_reg_0(0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => pclk,
      CLKBWRCLK => pclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => mem_reg_1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => mem_reg_1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => tapsx(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => tapsx(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => dgain_href_o,
      ENBWREN => dgain_href_o,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => dgain_href_o,
      WEA(2) => dgain_href_o,
      WEA(1) => dgain_href_o,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(1),
      O => \^addrbwraddr\(0)
    );
\mem_reg_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(4),
      I2 => \out\(1),
      I3 => \out\(2),
      I4 => \mem_reg_i_13__1_n_0\,
      O => \^pos_r_reg[3]\
    );
\mem_reg_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \out\(6),
      I1 => \out\(5),
      I2 => \out\(8),
      I3 => \out\(7),
      O => \mem_reg_i_13__1_n_0\
    );
\mem_reg_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(8),
      O => \^addrbwraddr\(7)
    );
\mem_reg_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(7),
      O => \^addrbwraddr\(6)
    );
\mem_reg_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(6),
      O => \^addrbwraddr\(5)
    );
\mem_reg_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(5),
      O => \^addrbwraddr\(4)
    );
\mem_reg_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(4),
      O => \^addrbwraddr\(3)
    );
\mem_reg_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(3),
      O => \^addrbwraddr\(2)
    );
\mem_reg_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(2),
      O => \^addrbwraddr\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_simple_dp_ram_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \pos_r_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pclk : in STD_LOGIC;
    blc_href_o : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_simple_dp_ram_28 : entity is "simple_dp_ram";
end design_1_xil_isp_lite_0_0_simple_dp_ram_28;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_simple_dp_ram_28 is
  signal \^pos_r_reg[10]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 23031;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 4095;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
begin
  \pos_r_reg[10]\(2 downto 0) <= \^pos_r_reg[10]\(2 downto 0);
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => ADDRBWRADDR(8),
      ADDRARDADDR(13 downto 12) => \^pos_r_reg[10]\(2 downto 1),
      ADDRARDADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRARDADDR(3) => \^pos_r_reg[10]\(0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => ADDRBWRADDR(8),
      ADDRBWRADDR(13 downto 12) => \^pos_r_reg[10]\(2 downto 1),
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3) => \^pos_r_reg[10]\(0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => pclk,
      CLKBWRCLK => pclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => D(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => blc_href_o,
      ENBWREN => blc_href_o,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => blc_href_o,
      WEA(2) => blc_href_o,
      WEA(1) => blc_href_o,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_i_11__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => mem_reg_0,
      I3 => \out\(0),
      I4 => ADDRBWRADDR(8),
      O => \^pos_r_reg[10]\(0)
    );
\mem_reg_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(2),
      I1 => ADDRBWRADDR(8),
      O => \^pos_r_reg[10]\(2)
    );
\mem_reg_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(1),
      I1 => ADDRBWRADDR(8),
      O => \^pos_r_reg[10]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_simple_dp_ram_29 is
  port (
    mem_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    pclk : in STD_LOGIC;
    blc_href_o : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_simple_dp_ram_29 : entity is "simple_dp_ram";
end design_1_xil_isp_lite_0_0_simple_dp_ram_29;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_simple_dp_ram_29 is
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 23031;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 4095;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
begin
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => pclk,
      CLKBWRCLK => pclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => D(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => D(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => mem_reg_0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => mem_reg_0(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => blc_href_o,
      ENBWREN => blc_href_o,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => blc_href_o,
      WEA(2) => blc_href_o,
      WEA(1) => blc_href_o,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_simple_dp_ram_30 is
  port (
    mem_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    pclk : in STD_LOGIC;
    blc_href_o : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_simple_dp_ram_30 : entity is "simple_dp_ram";
end design_1_xil_isp_lite_0_0_simple_dp_ram_30;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_simple_dp_ram_30 is
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 23031;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 4095;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
begin
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => pclk,
      CLKBWRCLK => pclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => mem_reg_1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => mem_reg_1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => mem_reg_0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => mem_reg_0(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => blc_href_o,
      ENBWREN => blc_href_o,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => blc_href_o,
      WEA(2) => blc_href_o,
      WEA(1) => blc_href_o,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_simple_dp_ram_31 is
  port (
    mem_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pos_r_reg[3]\ : out STD_LOGIC;
    pclk : in STD_LOGIC;
    blc_href_o : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_simple_dp_ram_31 : entity is "simple_dp_ram";
end design_1_xil_isp_lite_0_0_simple_dp_ram_31;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_simple_dp_ram_31 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_reg_i_13__0_n_0\ : STD_LOGIC;
  signal \^pos_r_reg[3]\ : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 23031;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 4095;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
begin
  ADDRBWRADDR(7 downto 0) <= \^addrbwraddr\(7 downto 0);
  \pos_r_reg[3]\ <= \^pos_r_reg[3]\;
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14) => \out\(11),
      ADDRARDADDR(13 downto 12) => mem_reg_1(2 downto 1),
      ADDRARDADDR(11 downto 4) => \^addrbwraddr\(7 downto 0),
      ADDRARDADDR(3) => mem_reg_1(0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14) => \out\(11),
      ADDRBWRADDR(13 downto 12) => mem_reg_1(2 downto 1),
      ADDRBWRADDR(11 downto 4) => \^addrbwraddr\(7 downto 0),
      ADDRBWRADDR(3) => mem_reg_1(0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => pclk,
      CLKBWRCLK => pclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => mem_reg_2(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => mem_reg_2(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => mem_reg_0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => mem_reg_0(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => blc_href_o,
      ENBWREN => blc_href_o,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => blc_href_o,
      WEA(2) => blc_href_o,
      WEA(1) => blc_href_o,
      WEA(0) => '1',
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(1),
      O => \^addrbwraddr\(0)
    );
\mem_reg_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(4),
      I2 => \out\(1),
      I3 => \out\(2),
      I4 => \mem_reg_i_13__0_n_0\,
      O => \^pos_r_reg[3]\
    );
\mem_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \out\(6),
      I1 => \out\(5),
      I2 => \out\(8),
      I3 => \out\(7),
      O => \mem_reg_i_13__0_n_0\
    );
\mem_reg_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(8),
      O => \^addrbwraddr\(7)
    );
\mem_reg_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(7),
      O => \^addrbwraddr\(6)
    );
\mem_reg_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(6),
      O => \^addrbwraddr\(5)
    );
\mem_reg_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(5),
      O => \^addrbwraddr\(4)
    );
\mem_reg_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(4),
      O => \^addrbwraddr\(3)
    );
\mem_reg_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(3),
      O => \^addrbwraddr\(2)
    );
\mem_reg_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(10),
      I2 => \^pos_r_reg[3]\,
      I3 => \out\(0),
      I4 => \out\(11),
      I5 => \out\(2),
      O => \^addrbwraddr\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized0\ is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \^q\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cur_ram_reg : out STD_LOGIC;
    cur_ram_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    mem_reg_0_0 : in STD_LOGIC;
    pclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    mem_reg_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    cur_clr_done : in STD_LOGIC;
    cur_rden_r : in STD_LOGIC;
    mem_reg_0_2 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_14_in : in STD_LOGIC;
    dgain_href_o : in STD_LOGIC;
    \cur_data_r_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    cur_data_r : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_0_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_0_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_0_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_1_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_1_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_1_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_1_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_0_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_idx_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_0_7 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized0\ : entity is "simple_dp_ram";
end \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized0\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized0\ is
  signal \^q_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram0_clk : STD_LOGIC;
  signal ram0_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram0_rdaddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ram0_rden : STD_LOGIC;
  signal ram0_wraddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ram0_wren : STD_LOGIC;
  signal NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_mem_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mem_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal NLW_mem_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0 : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_0 : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0 : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p0_d14";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of mem_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of mem_reg_1 : label is "mem";
  attribute bram_addr_begin of mem_reg_1 : label is 0;
  attribute bram_addr_end of mem_reg_1 : label is 2047;
  attribute bram_slice_begin of mem_reg_1 : label is 18;
  attribute bram_slice_end of mem_reg_1 : label is 31;
  attribute ram_addr_begin of mem_reg_1 : label is 0;
  attribute ram_addr_end of mem_reg_1 : label is 2047;
  attribute ram_slice_begin of mem_reg_1 : label is 18;
  attribute ram_slice_end of mem_reg_1 : label is 31;
begin
  \^q\(31 downto 0) <= \^q_1\(31 downto 0);
\cur_data_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505300005F530000"
    )
        port map (
      I0 => cur_data_r(0),
      I1 => \^q_1\(0),
      I2 => CO(0),
      I3 => mem_reg_0_0,
      I4 => cur_clr_done,
      I5 => \cur_data_r_reg[31]\(0),
      O => D(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(8),
      I2 => \cur_data_r_reg[31]\(8),
      I3 => CO(0),
      I4 => cur_data_r(8),
      O => cur_ram_reg_1(3)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(7),
      I2 => \cur_data_r_reg[31]\(7),
      I3 => CO(0),
      I4 => cur_data_r(7),
      O => cur_ram_reg_1(2)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(6),
      I2 => \cur_data_r_reg[31]\(6),
      I3 => CO(0),
      I4 => cur_data_r(6),
      O => cur_ram_reg_1(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(5),
      I2 => \cur_data_r_reg[31]\(5),
      I3 => CO(0),
      I4 => cur_data_r(5),
      O => cur_ram_reg_1(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(12),
      I2 => \cur_data_r_reg[31]\(12),
      I3 => CO(0),
      I4 => cur_data_r(12),
      O => cur_ram_reg_2(3)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(11),
      I2 => \cur_data_r_reg[31]\(11),
      I3 => CO(0),
      I4 => cur_data_r(11),
      O => cur_ram_reg_2(2)
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(10),
      I2 => \cur_data_r_reg[31]\(10),
      I3 => CO(0),
      I4 => cur_data_r(10),
      O => cur_ram_reg_2(1)
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(9),
      I2 => \cur_data_r_reg[31]\(9),
      I3 => CO(0),
      I4 => cur_data_r(9),
      O => cur_ram_reg_2(0)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(16),
      I2 => \cur_data_r_reg[31]\(16),
      I3 => CO(0),
      I4 => cur_data_r(16),
      O => cur_ram_reg_3(3)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(15),
      I2 => \cur_data_r_reg[31]\(15),
      I3 => CO(0),
      I4 => cur_data_r(15),
      O => cur_ram_reg_3(2)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(14),
      I2 => \cur_data_r_reg[31]\(14),
      I3 => CO(0),
      I4 => cur_data_r(14),
      O => cur_ram_reg_3(1)
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(13),
      I2 => \cur_data_r_reg[31]\(13),
      I3 => CO(0),
      I4 => cur_data_r(13),
      O => cur_ram_reg_3(0)
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(20),
      I2 => \cur_data_r_reg[31]\(20),
      I3 => CO(0),
      I4 => cur_data_r(20),
      O => cur_ram_reg_4(3)
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(19),
      I2 => \cur_data_r_reg[31]\(19),
      I3 => CO(0),
      I4 => cur_data_r(19),
      O => cur_ram_reg_4(2)
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(18),
      I2 => \cur_data_r_reg[31]\(18),
      I3 => CO(0),
      I4 => cur_data_r(18),
      O => cur_ram_reg_4(1)
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(17),
      I2 => \cur_data_r_reg[31]\(17),
      I3 => CO(0),
      I4 => cur_data_r(17),
      O => cur_ram_reg_4(0)
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(24),
      I2 => \cur_data_r_reg[31]\(24),
      I3 => CO(0),
      I4 => cur_data_r(24),
      O => cur_ram_reg_5(3)
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(23),
      I2 => \cur_data_r_reg[31]\(23),
      I3 => CO(0),
      I4 => cur_data_r(23),
      O => cur_ram_reg_5(2)
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(22),
      I2 => \cur_data_r_reg[31]\(22),
      I3 => CO(0),
      I4 => cur_data_r(22),
      O => cur_ram_reg_5(1)
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(21),
      I2 => \cur_data_r_reg[31]\(21),
      I3 => CO(0),
      I4 => cur_data_r(21),
      O => cur_ram_reg_5(0)
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(28),
      I2 => \cur_data_r_reg[31]\(28),
      I3 => CO(0),
      I4 => cur_data_r(28),
      O => cur_ram_reg_6(3)
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(27),
      I2 => \cur_data_r_reg[31]\(27),
      I3 => CO(0),
      I4 => cur_data_r(27),
      O => cur_ram_reg_6(2)
    );
\i__carry__5_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(26),
      I2 => \cur_data_r_reg[31]\(26),
      I3 => CO(0),
      I4 => cur_data_r(26),
      O => cur_ram_reg_6(1)
    );
\i__carry__5_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(25),
      I2 => \cur_data_r_reg[31]\(25),
      I3 => CO(0),
      I4 => cur_data_r(25),
      O => cur_ram_reg_6(0)
    );
\i__carry__6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(31),
      I2 => \cur_data_r_reg[31]\(31),
      I3 => CO(0),
      I4 => cur_data_r(31),
      O => S(2)
    );
\i__carry__6_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(30),
      I2 => \cur_data_r_reg[31]\(30),
      I3 => CO(0),
      I4 => cur_data_r(30),
      O => S(1)
    );
\i__carry__6_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(29),
      I2 => \cur_data_r_reg[31]\(29),
      I3 => CO(0),
      I4 => cur_data_r(29),
      O => S(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(0),
      I2 => \cur_data_r_reg[31]\(0),
      I3 => CO(0),
      I4 => cur_data_r(0),
      O => cur_ram_reg
    );
\i__carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(4),
      I2 => \cur_data_r_reg[31]\(4),
      I3 => CO(0),
      I4 => cur_data_r(4),
      O => cur_ram_reg_0(3)
    );
\i__carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(3),
      I2 => \cur_data_r_reg[31]\(3),
      I3 => CO(0),
      I4 => cur_data_r(3),
      O => cur_ram_reg_0(2)
    );
\i__carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(2),
      I2 => \cur_data_r_reg[31]\(2),
      I3 => CO(0),
      I4 => cur_data_r(2),
      O => cur_ram_reg_0(1)
    );
\i__carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => \^q_1\(1),
      I2 => \cur_data_r_reg[31]\(1),
      I3 => CO(0),
      I4 => cur_data_r(1),
      O => cur_ram_reg_0(0)
    );
mem_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => ram0_wraddr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ram0_rdaddr(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ram0_clk,
      CLKBWRCLK => ram0_clk,
      DBITERR => NLW_mem_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => ram0_data(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => ram0_data(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_mem_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_mem_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => \^q_1\(15 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_mem_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => \^q_1\(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_mem_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram0_wren,
      ENBWREN => ram0_rden,
      INJECTDBITERR => NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => ram0_wren,
      WEA(2) => ram0_wren,
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_0_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(4),
      I1 => mem_reg_0_1(4),
      I2 => cur_clr_done,
      I3 => mem_reg_0_0,
      O => ram0_wraddr(4)
    );
\mem_reg_0_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(3),
      I1 => mem_reg_0_1(3),
      I2 => cur_clr_done,
      I3 => mem_reg_0_0,
      O => ram0_wraddr(3)
    );
\mem_reg_0_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(2),
      I1 => mem_reg_0_1(2),
      I2 => cur_clr_done,
      I3 => mem_reg_0_0,
      O => ram0_wraddr(2)
    );
\mem_reg_0_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(1),
      I1 => mem_reg_0_1(1),
      I2 => cur_clr_done,
      I3 => mem_reg_0_0,
      O => ram0_wraddr(1)
    );
\mem_reg_0_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(0),
      I1 => mem_reg_0_1(0),
      I2 => cur_clr_done,
      I3 => mem_reg_0_0,
      O => ram0_wraddr(0)
    );
\mem_reg_0_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => mem_reg_0_2(10),
      I1 => mem_reg_0_0,
      I2 => mem_reg_0_6(0),
      O => ram0_rdaddr(10)
    );
\mem_reg_0_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => mem_reg_0_2(9),
      I1 => mem_reg_0_0,
      I2 => pix_idx_reg(0),
      O => ram0_rdaddr(9)
    );
\mem_reg_0_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0_2(8),
      I1 => mem_reg_0_0,
      I2 => mem_reg_0_7(8),
      O => ram0_rdaddr(8)
    );
\mem_reg_0_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0_2(7),
      I1 => mem_reg_0_0,
      I2 => mem_reg_0_7(7),
      O => ram0_rdaddr(7)
    );
\mem_reg_0_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0_2(6),
      I1 => mem_reg_0_0,
      I2 => mem_reg_0_7(6),
      O => ram0_rdaddr(6)
    );
\mem_reg_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s00_axi_aclk,
      I1 => mem_reg_0_0,
      I2 => pclk,
      O => ram0_clk
    );
\mem_reg_0_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0_2(5),
      I1 => mem_reg_0_0,
      I2 => mem_reg_0_7(5),
      O => ram0_rdaddr(5)
    );
\mem_reg_0_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0_2(4),
      I1 => mem_reg_0_0,
      I2 => mem_reg_0_7(4),
      O => ram0_rdaddr(4)
    );
\mem_reg_0_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0_2(3),
      I1 => mem_reg_0_0,
      I2 => mem_reg_0_7(3),
      O => ram0_rdaddr(3)
    );
\mem_reg_0_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0_2(2),
      I1 => mem_reg_0_0,
      I2 => mem_reg_0_7(2),
      O => ram0_rdaddr(2)
    );
\mem_reg_0_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0_2(1),
      I1 => mem_reg_0_0,
      I2 => mem_reg_0_7(1),
      O => ram0_rdaddr(1)
    );
\mem_reg_0_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0_2(0),
      I1 => mem_reg_0_0,
      I2 => mem_reg_0_7(0),
      O => ram0_rdaddr(0)
    );
mem_reg_0_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_5(2),
      O => ram0_data(15)
    );
mem_reg_0_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_5(1),
      O => ram0_data(14)
    );
mem_reg_0_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_5(0),
      O => ram0_data(13)
    );
mem_reg_0_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_4(3),
      O => ram0_data(12)
    );
\mem_reg_0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => cur_rden_r,
      I1 => mem_reg_0_0,
      I2 => cur_clr_done,
      O => ram0_wren
    );
mem_reg_0_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_4(2),
      O => ram0_data(11)
    );
mem_reg_0_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_4(1),
      O => ram0_data(10)
    );
mem_reg_0_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_4(0),
      O => ram0_data(9)
    );
mem_reg_0_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_3(3),
      O => ram0_data(8)
    );
mem_reg_0_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_3(2),
      O => ram0_data(7)
    );
mem_reg_0_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_3(1),
      O => ram0_data(6)
    );
mem_reg_0_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_3(0),
      O => ram0_data(5)
    );
mem_reg_0_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => O(3),
      O => ram0_data(4)
    );
mem_reg_0_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => O(2),
      O => ram0_data(3)
    );
mem_reg_0_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => O(1),
      O => ram0_data(2)
    );
\mem_reg_0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => mem_reg_0_2(12),
      I1 => mem_reg_0_2(11),
      I2 => p_14_in,
      I3 => mem_reg_0_0,
      I4 => dgain_href_o,
      O => ram0_rden
    );
mem_reg_0_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => O(0),
      O => ram0_data(1)
    );
mem_reg_0_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400040C"
    )
        port map (
      I0 => cur_data_r(0),
      I1 => cur_clr_done,
      I2 => mem_reg_0_0,
      I3 => CO(0),
      I4 => \^q_1\(0),
      O => ram0_data(0)
    );
mem_reg_0_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_0(0),
      O => ram0_data(17)
    );
mem_reg_0_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_5(3),
      O => ram0_data(16)
    );
\mem_reg_0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(10),
      I1 => mem_reg_0_1(10),
      I2 => cur_clr_done,
      I3 => mem_reg_0_0,
      O => ram0_wraddr(10)
    );
\mem_reg_0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(9),
      I1 => mem_reg_0_1(9),
      I2 => cur_clr_done,
      I3 => mem_reg_0_0,
      O => ram0_wraddr(9)
    );
\mem_reg_0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(8),
      I1 => mem_reg_0_1(8),
      I2 => cur_clr_done,
      I3 => mem_reg_0_0,
      O => ram0_wraddr(8)
    );
\mem_reg_0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(7),
      I1 => mem_reg_0_1(7),
      I2 => cur_clr_done,
      I3 => mem_reg_0_0,
      O => ram0_wraddr(7)
    );
\mem_reg_0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(6),
      I1 => mem_reg_0_1(6),
      I2 => cur_clr_done,
      I3 => mem_reg_0_0,
      O => ram0_wraddr(6)
    );
\mem_reg_0_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(5),
      I1 => mem_reg_0_1(5),
      I2 => cur_clr_done,
      I3 => mem_reg_0_0,
      O => ram0_wraddr(5)
    );
mem_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => ram0_wraddr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ram0_rdaddr(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ram0_clk,
      CLKBWRCLK => ram0_clk,
      DBITERR => NLW_mem_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 14) => B"000000000000000000",
      DIADI(13 downto 0) => ram0_data(31 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000011111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_mem_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 14) => NLW_mem_reg_1_DOBDO_UNCONNECTED(31 downto 14),
      DOBDO(13 downto 0) => \^q_1\(31 downto 18),
      DOPADOP(3 downto 0) => NLW_mem_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram0_wren,
      ENBWREN => ram0_rden,
      INJECTDBITERR => NLW_mem_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => ram0_wren,
      WEA(2) => ram0_wren,
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_3(2),
      O => ram0_data(31)
    );
mem_reg_1_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_1(1),
      O => ram0_data(22)
    );
mem_reg_1_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_1(0),
      O => ram0_data(21)
    );
mem_reg_1_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_0(3),
      O => ram0_data(20)
    );
mem_reg_1_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_0(2),
      O => ram0_data(19)
    );
mem_reg_1_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_0(1),
      O => ram0_data(18)
    );
mem_reg_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_3(1),
      O => ram0_data(30)
    );
mem_reg_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_3(0),
      O => ram0_data(29)
    );
mem_reg_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_2(3),
      O => ram0_data(28)
    );
mem_reg_1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_2(2),
      O => ram0_data(27)
    );
mem_reg_1_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_2(1),
      O => ram0_data(26)
    );
mem_reg_1_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_2(0),
      O => ram0_data(25)
    );
mem_reg_1_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_1(3),
      O => ram0_data(24)
    );
mem_reg_1_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_1(2),
      O => ram0_data(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized0_16\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_1_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pclk : in STD_LOGIC;
    mem_reg_0_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    mem_reg_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    cur_clr_done : in STD_LOGIC;
    mem_reg_0_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    cur_rden_r : in STD_LOGIC;
    mem_reg_0_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_0_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_0_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_0_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_1_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_1_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_1_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_1_4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_0_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_0_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pix_idx_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    rden : in STD_LOGIC;
    rdaddr : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized0_16\ : entity is "simple_dp_ram";
end \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized0_16\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized0_16\ is
  signal cur_data2_carry_i_10_n_0 : STD_LOGIC;
  signal cur_data2_carry_i_11_n_0 : STD_LOGIC;
  signal cur_data2_carry_i_12_n_0 : STD_LOGIC;
  signal cur_data2_carry_i_13_n_0 : STD_LOGIC;
  signal cur_data2_carry_i_14_n_0 : STD_LOGIC;
  signal cur_data2_carry_i_5_n_0 : STD_LOGIC;
  signal cur_data2_carry_i_6_n_0 : STD_LOGIC;
  signal cur_data2_carry_i_7_n_0 : STD_LOGIC;
  signal cur_data2_carry_i_8_n_0 : STD_LOGIC;
  signal cur_data2_carry_i_9_n_0 : STD_LOGIC;
  signal \^mem_reg_1_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram1_clk : STD_LOGIC;
  signal ram1_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram1_rdaddr : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal ram1_wraddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ram1_wren : STD_LOGIC;
  signal NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_mem_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mem_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal NLW_mem_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cur_data2_carry_i_12 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of cur_data2_carry_i_14 : label is "soft_lutpair197";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0 : label is 65536;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0 : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_0 : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_0 : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0 : label is 2047;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p0_d14";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of mem_reg_1 : label is 65536;
  attribute RTL_RAM_NAME of mem_reg_1 : label is "mem";
  attribute bram_addr_begin of mem_reg_1 : label is 0;
  attribute bram_addr_end of mem_reg_1 : label is 2047;
  attribute bram_slice_begin of mem_reg_1 : label is 18;
  attribute bram_slice_end of mem_reg_1 : label is 31;
  attribute ram_addr_begin of mem_reg_1 : label is 0;
  attribute ram_addr_end of mem_reg_1 : label is 2047;
  attribute ram_slice_begin of mem_reg_1 : label is 18;
  attribute ram_slice_end of mem_reg_1 : label is 31;
begin
  mem_reg_1_0(31 downto 0) <= \^mem_reg_1_0\(31 downto 0);
cur_data2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF90090000"
    )
        port map (
      I0 => mem_reg_0_1(9),
      I1 => Q(9),
      I2 => Q(10),
      I3 => mem_reg_0_1(10),
      I4 => cur_clr_done,
      I5 => cur_data2_carry_i_5_n_0,
      O => S(3)
    );
cur_data2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(0),
      I1 => mem_reg_0_1(0),
      I2 => Q(1),
      I3 => mem_reg_0_1(1),
      O => cur_data2_carry_i_10_n_0
    );
cur_data2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F00002F22000022"
    )
        port map (
      I0 => cur_data2_carry_i_12_n_0,
      I1 => cur_clr_done,
      I2 => cur_data2_carry_i_13_n_0,
      I3 => mem_reg_0_2(2),
      I4 => Q(2),
      I5 => cur_data2_carry_i_14_n_0,
      O => cur_data2_carry_i_11_n_0
    );
cur_data2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1009"
    )
        port map (
      I0 => Q(1),
      I1 => mem_reg_0_2(1),
      I2 => Q(0),
      I3 => mem_reg_0_2(0),
      O => cur_data2_carry_i_12_n_0
    );
cur_data2_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mem_reg_0_2(0),
      I1 => mem_reg_0_2(1),
      O => cur_data2_carry_i_13_n_0
    );
cur_data2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => cur_clr_done,
      O => cur_data2_carry_i_14_n_0
    );
cur_data2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8844F00F88440000"
    )
        port map (
      I0 => mem_reg_0_1(8),
      I1 => cur_data2_carry_i_6_n_0,
      I2 => mem_reg_0_2(8),
      I3 => Q(8),
      I4 => cur_clr_done,
      I5 => cur_data2_carry_i_7_n_0,
      O => S(2)
    );
cur_data2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8844F00F88440000"
    )
        port map (
      I0 => mem_reg_0_1(5),
      I1 => cur_data2_carry_i_8_n_0,
      I2 => mem_reg_0_2(5),
      I3 => Q(5),
      I4 => cur_clr_done,
      I5 => cur_data2_carry_i_9_n_0,
      O => S(1)
    );
cur_data2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9000"
    )
        port map (
      I0 => Q(2),
      I1 => mem_reg_0_1(2),
      I2 => cur_clr_done,
      I3 => cur_data2_carry_i_10_n_0,
      I4 => cur_data2_carry_i_11_n_0,
      O => S(0)
    );
cur_data2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000041"
    )
        port map (
      I0 => cur_clr_done,
      I1 => Q(10),
      I2 => mem_reg_0_2(10),
      I3 => mem_reg_0_2(9),
      I4 => Q(9),
      O => cur_data2_carry_i_5_n_0
    );
cur_data2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(6),
      I1 => mem_reg_0_1(6),
      I2 => Q(7),
      I3 => mem_reg_0_1(7),
      O => cur_data2_carry_i_6_n_0
    );
cur_data2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mem_reg_0_2(6),
      I1 => Q(6),
      I2 => mem_reg_0_2(7),
      I3 => Q(7),
      O => cur_data2_carry_i_7_n_0
    );
cur_data2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(3),
      I1 => mem_reg_0_1(3),
      I2 => Q(4),
      I3 => mem_reg_0_1(4),
      O => cur_data2_carry_i_8_n_0
    );
cur_data2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mem_reg_0_2(3),
      I1 => Q(3),
      I2 => mem_reg_0_2(4),
      I3 => Q(4),
      O => cur_data2_carry_i_9_n_0
    );
mem_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => ram1_wraddr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 13) => ram1_rdaddr(10 downto 9),
      ADDRBWRADDR(12 downto 4) => rdaddr(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ram1_clk,
      CLKBWRCLK => ram1_clk,
      DBITERR => NLW_mem_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => ram1_data(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1 downto 0) => ram1_data(17 downto 16),
      DIPBDIP(3 downto 0) => B"0011",
      DOADO(31 downto 0) => NLW_mem_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_mem_reg_0_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => \^mem_reg_1_0\(15 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 2) => NLW_mem_reg_0_DOPBDOP_UNCONNECTED(3 downto 2),
      DOPBDOP(1 downto 0) => \^mem_reg_1_0\(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_mem_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram1_wren,
      ENBWREN => rden,
      INJECTDBITERR => NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => ram1_wren,
      WEA(2) => ram1_wren,
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pclk,
      I1 => mem_reg_0_0,
      I2 => s00_axi_aclk,
      O => ram1_clk
    );
mem_reg_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_reg_0_1(4),
      I1 => mem_reg_0_2(4),
      I2 => mem_reg_0_0,
      I3 => cur_clr_done,
      O => ram1_wraddr(4)
    );
mem_reg_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_reg_0_1(3),
      I1 => mem_reg_0_2(3),
      I2 => mem_reg_0_0,
      I3 => cur_clr_done,
      O => ram1_wraddr(3)
    );
mem_reg_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_reg_0_1(2),
      I1 => mem_reg_0_2(2),
      I2 => mem_reg_0_0,
      I3 => cur_clr_done,
      O => ram1_wraddr(2)
    );
mem_reg_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_reg_0_1(1),
      I1 => mem_reg_0_2(1),
      I2 => mem_reg_0_0,
      I3 => cur_clr_done,
      O => ram1_wraddr(1)
    );
mem_reg_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_reg_0_1(0),
      I1 => mem_reg_0_2(0),
      I2 => mem_reg_0_0,
      I3 => cur_clr_done,
      O => ram1_wraddr(0)
    );
mem_reg_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => mem_reg_0_7(0),
      I1 => mem_reg_0_0,
      I2 => mem_reg_0_8(1),
      O => ram1_rdaddr(10)
    );
mem_reg_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => pix_idx_reg(0),
      I1 => mem_reg_0_0,
      I2 => mem_reg_0_8(0),
      O => ram1_rdaddr(9)
    );
mem_reg_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => cur_rden_r,
      I1 => cur_clr_done,
      I2 => mem_reg_0_0,
      O => ram1_wren
    );
\mem_reg_0_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_6(2),
      O => ram1_data(15)
    );
\mem_reg_0_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_6(1),
      O => ram1_data(14)
    );
\mem_reg_0_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_6(0),
      O => ram1_data(13)
    );
\mem_reg_0_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_5(3),
      O => ram1_data(12)
    );
\mem_reg_0_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_5(2),
      O => ram1_data(11)
    );
\mem_reg_0_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_5(1),
      O => ram1_data(10)
    );
\mem_reg_0_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_5(0),
      O => ram1_data(9)
    );
\mem_reg_0_i_33__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_4(3),
      O => ram1_data(8)
    );
\mem_reg_0_i_34__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_4(2),
      O => ram1_data(7)
    );
\mem_reg_0_i_35__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_4(1),
      O => ram1_data(6)
    );
\mem_reg_0_i_36__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_4(0),
      O => ram1_data(5)
    );
\mem_reg_0_i_37__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => O(3),
      O => ram1_data(4)
    );
\mem_reg_0_i_38__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => O(2),
      O => ram1_data(3)
    );
\mem_reg_0_i_39__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => O(1),
      O => ram1_data(2)
    );
mem_reg_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_reg_0_1(10),
      I1 => mem_reg_0_2(10),
      I2 => mem_reg_0_0,
      I3 => cur_clr_done,
      O => ram1_wraddr(10)
    );
\mem_reg_0_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => O(0),
      O => ram1_data(1)
    );
\mem_reg_0_i_41__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"400040C0"
    )
        port map (
      I0 => mem_reg_0_3(0),
      I1 => cur_clr_done,
      I2 => mem_reg_0_0,
      I3 => CO(0),
      I4 => \^mem_reg_1_0\(0),
      O => ram1_data(0)
    );
\mem_reg_0_i_42__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_1(0),
      O => ram1_data(17)
    );
\mem_reg_0_i_43__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_0_6(3),
      O => ram1_data(16)
    );
mem_reg_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_reg_0_1(9),
      I1 => mem_reg_0_2(9),
      I2 => mem_reg_0_0,
      I3 => cur_clr_done,
      O => ram1_wraddr(9)
    );
mem_reg_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_reg_0_1(8),
      I1 => mem_reg_0_2(8),
      I2 => mem_reg_0_0,
      I3 => cur_clr_done,
      O => ram1_wraddr(8)
    );
mem_reg_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_reg_0_1(7),
      I1 => mem_reg_0_2(7),
      I2 => mem_reg_0_0,
      I3 => cur_clr_done,
      O => ram1_wraddr(7)
    );
mem_reg_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_reg_0_1(6),
      I1 => mem_reg_0_2(6),
      I2 => mem_reg_0_0,
      I3 => cur_clr_done,
      O => ram1_wraddr(6)
    );
mem_reg_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_reg_0_1(5),
      I1 => mem_reg_0_2(5),
      I2 => mem_reg_0_0,
      I3 => cur_clr_done,
      O => ram1_wraddr(5)
    );
mem_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => ram1_wraddr(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 13) => ram1_rdaddr(10 downto 9),
      ADDRBWRADDR(12 downto 4) => rdaddr(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ram1_clk,
      CLKBWRCLK => ram1_clk,
      DBITERR => NLW_mem_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 14) => B"000000000000000000",
      DIADI(13 downto 0) => ram1_data(31 downto 18),
      DIBDI(31 downto 0) => B"00000000000000000011111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_mem_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 14) => NLW_mem_reg_1_DOBDO_UNCONNECTED(31 downto 14),
      DOBDO(13 downto 0) => \^mem_reg_1_0\(31 downto 18),
      DOPADOP(3 downto 0) => NLW_mem_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram1_wren,
      ENBWREN => rden,
      INJECTDBITERR => NLW_mem_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => ram1_wren,
      WEA(2) => ram1_wren,
      WEA(1 downto 0) => B"11",
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_1_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_2(1),
      O => ram1_data(22)
    );
\mem_reg_1_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_2(0),
      O => ram1_data(21)
    );
\mem_reg_1_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_1(3),
      O => ram1_data(20)
    );
\mem_reg_1_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_1(2),
      O => ram1_data(19)
    );
\mem_reg_1_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_1(1),
      O => ram1_data(18)
    );
\mem_reg_1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_4(2),
      O => ram1_data(31)
    );
\mem_reg_1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_4(1),
      O => ram1_data(30)
    );
\mem_reg_1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_4(0),
      O => ram1_data(29)
    );
\mem_reg_1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_3(3),
      O => ram1_data(28)
    );
\mem_reg_1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_3(2),
      O => ram1_data(27)
    );
\mem_reg_1_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_3(1),
      O => ram1_data(26)
    );
\mem_reg_1_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_3(0),
      O => ram1_data(25)
    );
\mem_reg_1_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_2(3),
      O => ram1_data(24)
    );
\mem_reg_1_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0_0,
      I1 => cur_clr_done,
      I2 => mem_reg_1_2(2),
      O => ram1_data(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1\ is
  port (
    ram0_q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \axi_araddr_reg[12]\ : out STD_LOGIC;
    \p_0_in__2\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_14_in : in STD_LOGIC;
    cur_ram_3 : in STD_LOGIC;
    in_href_reg : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    pclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cur_clr_done_2 : in STD_LOGIC;
    cur_rden_r : in STD_LOGIC;
    ram1_q_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    cur_data_r : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_9 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1\ : entity is "simple_dp_ram";
end \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1\ is
  signal \^axi_araddr_reg[12]\ : STD_LOGIC;
  signal ram0_clk : STD_LOGIC;
  signal ram0_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ram0_q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram0_rdaddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram0_rden : STD_LOGIC;
  signal ram0_wraddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram0_wren : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
begin
  \axi_araddr_reg[12]\ <= \^axi_araddr_reg[12]\;
  ram0_q(31 downto 0) <= \^ram0_q\(31 downto 0);
\_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(8),
      I2 => ram1_q_0(8),
      I3 => CO(0),
      I4 => cur_data_r(8),
      O => \p_0_in__2\(8)
    );
\_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(7),
      I2 => ram1_q_0(7),
      I3 => CO(0),
      I4 => cur_data_r(7),
      O => \p_0_in__2\(7)
    );
\_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(6),
      I2 => ram1_q_0(6),
      I3 => CO(0),
      I4 => cur_data_r(6),
      O => \p_0_in__2\(6)
    );
\_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(5),
      I2 => ram1_q_0(5),
      I3 => CO(0),
      I4 => cur_data_r(5),
      O => \p_0_in__2\(5)
    );
\_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(12),
      I2 => ram1_q_0(12),
      I3 => CO(0),
      I4 => cur_data_r(12),
      O => \p_0_in__2\(12)
    );
\_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(11),
      I2 => ram1_q_0(11),
      I3 => CO(0),
      I4 => cur_data_r(11),
      O => \p_0_in__2\(11)
    );
\_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(10),
      I2 => ram1_q_0(10),
      I3 => CO(0),
      I4 => cur_data_r(10),
      O => \p_0_in__2\(10)
    );
\_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(9),
      I2 => ram1_q_0(9),
      I3 => CO(0),
      I4 => cur_data_r(9),
      O => \p_0_in__2\(9)
    );
\_carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(16),
      I2 => ram1_q_0(16),
      I3 => CO(0),
      I4 => cur_data_r(16),
      O => \p_0_in__2\(16)
    );
\_carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(15),
      I2 => ram1_q_0(15),
      I3 => CO(0),
      I4 => cur_data_r(15),
      O => \p_0_in__2\(15)
    );
\_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(14),
      I2 => ram1_q_0(14),
      I3 => CO(0),
      I4 => cur_data_r(14),
      O => \p_0_in__2\(14)
    );
\_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(13),
      I2 => ram1_q_0(13),
      I3 => CO(0),
      I4 => cur_data_r(13),
      O => \p_0_in__2\(13)
    );
\_carry__3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(20),
      I2 => ram1_q_0(20),
      I3 => CO(0),
      I4 => cur_data_r(20),
      O => \p_0_in__2\(20)
    );
\_carry__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(19),
      I2 => ram1_q_0(19),
      I3 => CO(0),
      I4 => cur_data_r(19),
      O => \p_0_in__2\(19)
    );
\_carry__3_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(18),
      I2 => ram1_q_0(18),
      I3 => CO(0),
      I4 => cur_data_r(18),
      O => \p_0_in__2\(18)
    );
\_carry__3_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(17),
      I2 => ram1_q_0(17),
      I3 => CO(0),
      I4 => cur_data_r(17),
      O => \p_0_in__2\(17)
    );
\_carry__4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(24),
      I2 => ram1_q_0(24),
      I3 => CO(0),
      I4 => cur_data_r(24),
      O => \p_0_in__2\(24)
    );
\_carry__4_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(23),
      I2 => ram1_q_0(23),
      I3 => CO(0),
      I4 => cur_data_r(23),
      O => \p_0_in__2\(23)
    );
\_carry__4_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(22),
      I2 => ram1_q_0(22),
      I3 => CO(0),
      I4 => cur_data_r(22),
      O => \p_0_in__2\(22)
    );
\_carry__4_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(21),
      I2 => ram1_q_0(21),
      I3 => CO(0),
      I4 => cur_data_r(21),
      O => \p_0_in__2\(21)
    );
\_carry__5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(28),
      I2 => ram1_q_0(28),
      I3 => CO(0),
      I4 => cur_data_r(28),
      O => \p_0_in__2\(28)
    );
\_carry__5_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(27),
      I2 => ram1_q_0(27),
      I3 => CO(0),
      I4 => cur_data_r(27),
      O => \p_0_in__2\(27)
    );
\_carry__5_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(26),
      I2 => ram1_q_0(26),
      I3 => CO(0),
      I4 => cur_data_r(26),
      O => \p_0_in__2\(26)
    );
\_carry__5_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(25),
      I2 => ram1_q_0(25),
      I3 => CO(0),
      I4 => cur_data_r(25),
      O => \p_0_in__2\(25)
    );
\_carry__6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(31),
      I2 => ram1_q_0(31),
      I3 => CO(0),
      I4 => cur_data_r(31),
      O => \p_0_in__2\(31)
    );
\_carry__6_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(30),
      I2 => ram1_q_0(30),
      I3 => CO(0),
      I4 => cur_data_r(30),
      O => \p_0_in__2\(30)
    );
\_carry__6_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(29),
      I2 => ram1_q_0(29),
      I3 => CO(0),
      I4 => cur_data_r(29),
      O => \p_0_in__2\(29)
    );
\_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(0),
      I2 => ram1_q_0(0),
      I3 => CO(0),
      I4 => cur_data_r(0),
      O => \p_0_in__2\(0)
    );
\_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(4),
      I2 => ram1_q_0(4),
      I3 => CO(0),
      I4 => cur_data_r(4),
      O => \p_0_in__2\(4)
    );
\_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(3),
      I2 => ram1_q_0(3),
      I3 => CO(0),
      I4 => cur_data_r(3),
      O => \p_0_in__2\(3)
    );
\_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(2),
      I2 => ram1_q_0(2),
      I3 => CO(0),
      I4 => cur_data_r(2),
      O => \p_0_in__2\(2)
    );
\_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => cur_ram_3,
      I1 => \^ram0_q\(1),
      I2 => ram1_q_0(1),
      I3 => CO(0),
      I4 => cur_data_r(1),
      O => \p_0_in__2\(1)
    );
\cur_data_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505300005F530000"
    )
        port map (
      I0 => cur_data_r(0),
      I1 => \^ram0_q\(0),
      I2 => CO(0),
      I3 => cur_ram_3,
      I4 => cur_clr_done_2,
      I5 => ram1_q_0(0),
      O => D(0)
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => ram0_rdaddr(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => ram0_wraddr(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ram0_clk,
      CLKBWRCLK => ram0_clk,
      DIADI(15 downto 0) => ram0_data(15 downto 0),
      DIBDI(15 downto 0) => ram0_data(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^ram0_q\(15 downto 0),
      DOBDO(15 downto 0) => \^ram0_q\(31 downto 16),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram0_rden,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => ram0_wren,
      WEBWE(2) => ram0_wren,
      WEBWE(1) => ram0_wren,
      WEBWE(0) => ram0_wren
    );
\mem_reg_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(1),
      I1 => cur_ram_3,
      I2 => mem_reg_9(1),
      O => ram0_rdaddr(1)
    );
\mem_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(0),
      I1 => cur_ram_3,
      I2 => mem_reg_9(0),
      O => ram0_rdaddr(0)
    );
\mem_reg_i_12__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(8),
      I1 => mem_reg_1(8),
      I2 => cur_clr_done_2,
      I3 => cur_ram_3,
      O => ram0_wraddr(8)
    );
\mem_reg_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(7),
      I1 => mem_reg_1(7),
      I2 => cur_clr_done_2,
      I3 => cur_ram_3,
      O => ram0_wraddr(7)
    );
\mem_reg_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(6),
      I1 => mem_reg_1(6),
      I2 => cur_clr_done_2,
      I3 => cur_ram_3,
      O => ram0_wraddr(6)
    );
\mem_reg_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(5),
      I1 => mem_reg_1(5),
      I2 => cur_clr_done_2,
      I3 => cur_ram_3,
      O => ram0_wraddr(5)
    );
\mem_reg_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(4),
      I1 => mem_reg_1(4),
      I2 => cur_clr_done_2,
      I3 => cur_ram_3,
      O => ram0_wraddr(4)
    );
\mem_reg_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(3),
      I1 => mem_reg_1(3),
      I2 => cur_clr_done_2,
      I3 => cur_ram_3,
      O => ram0_wraddr(3)
    );
\mem_reg_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(2),
      I1 => mem_reg_1(2),
      I2 => cur_clr_done_2,
      I3 => cur_ram_3,
      O => ram0_wraddr(2)
    );
\mem_reg_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(1),
      I1 => mem_reg_1(1),
      I2 => cur_clr_done_2,
      I3 => cur_ram_3,
      O => ram0_wraddr(1)
    );
\mem_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s00_axi_aclk,
      I1 => cur_ram_3,
      I2 => pclk,
      O => ram0_clk
    );
\mem_reg_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(0),
      I1 => mem_reg_1(0),
      I2 => cur_clr_done_2,
      I3 => cur_ram_3,
      O => ram0_wraddr(0)
    );
mem_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_4(2),
      O => ram0_data(15)
    );
mem_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_4(1),
      O => ram0_data(14)
    );
mem_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_4(0),
      O => ram0_data(13)
    );
mem_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_3(3),
      O => ram0_data(12)
    );
mem_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_3(2),
      O => ram0_data(11)
    );
mem_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_3(1),
      O => ram0_data(10)
    );
mem_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_3(0),
      O => ram0_data(9)
    );
mem_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_2(3),
      O => ram0_data(8)
    );
mem_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_2(2),
      O => ram0_data(7)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => mem_reg_0(11),
      I1 => mem_reg_0(12),
      I2 => p_14_in,
      I3 => \^axi_araddr_reg[12]\,
      I4 => cur_ram_3,
      I5 => in_href_reg,
      O => ram0_rden
    );
mem_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_2(1),
      O => ram0_data(6)
    );
mem_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_2(0),
      O => ram0_data(5)
    );
mem_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => O(3),
      O => ram0_data(4)
    );
mem_reg_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => O(2),
      O => ram0_data(3)
    );
mem_reg_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => O(1),
      O => ram0_data(2)
    );
mem_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => O(0),
      O => ram0_data(1)
    );
mem_reg_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400040C"
    )
        port map (
      I0 => cur_data_r(0),
      I1 => cur_clr_done_2,
      I2 => cur_ram_3,
      I3 => CO(0),
      I4 => \^ram0_q\(0),
      O => ram0_data(0)
    );
mem_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_8(2),
      O => ram0_data(31)
    );
mem_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_8(1),
      O => ram0_data(30)
    );
mem_reg_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_8(0),
      O => ram0_data(29)
    );
\mem_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(8),
      I1 => cur_ram_3,
      I2 => mem_reg_9(8),
      O => ram0_rdaddr(8)
    );
mem_reg_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_7(3),
      O => ram0_data(28)
    );
mem_reg_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_7(2),
      O => ram0_data(27)
    );
mem_reg_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_7(1),
      O => ram0_data(26)
    );
mem_reg_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_7(0),
      O => ram0_data(25)
    );
mem_reg_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_6(3),
      O => ram0_data(24)
    );
mem_reg_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_6(2),
      O => ram0_data(23)
    );
mem_reg_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_6(1),
      O => ram0_data(22)
    );
mem_reg_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_6(0),
      O => ram0_data(21)
    );
mem_reg_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_5(3),
      O => ram0_data(20)
    );
mem_reg_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_5(2),
      O => ram0_data(19)
    );
\mem_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(7),
      I1 => cur_ram_3,
      I2 => mem_reg_9(7),
      O => ram0_rdaddr(7)
    );
mem_reg_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_5(1),
      O => ram0_data(18)
    );
mem_reg_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_5(0),
      O => ram0_data(17)
    );
mem_reg_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_4(3),
      O => ram0_data(16)
    );
\mem_reg_i_53__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => cur_rden_r,
      I1 => cur_ram_3,
      I2 => cur_clr_done_2,
      O => ram0_wren
    );
\mem_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(6),
      I1 => cur_ram_3,
      I2 => mem_reg_9(6),
      O => ram0_rdaddr(6)
    );
\mem_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(5),
      I1 => cur_ram_3,
      I2 => mem_reg_9(5),
      O => ram0_rdaddr(5)
    );
\mem_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(4),
      I1 => cur_ram_3,
      I2 => mem_reg_9(4),
      O => ram0_rdaddr(4)
    );
\mem_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(3),
      I1 => cur_ram_3,
      I2 => mem_reg_9(3),
      O => ram0_rdaddr(3)
    );
\mem_reg_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(2),
      I1 => cur_ram_3,
      I2 => mem_reg_9(2),
      O => ram0_rdaddr(2)
    );
\s00_axi_rdata[31]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => mem_reg_0(10),
      I1 => mem_reg_0(9),
      I2 => cur_ram_3,
      O => \^axi_araddr_reg[12]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_11\ is
  port (
    ram1_q_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_reg_0 : out STD_LOGIC;
    mem_reg_1 : out STD_LOGIC;
    mem_reg_2 : out STD_LOGIC;
    mem_reg_3 : out STD_LOGIC;
    mem_reg_4 : out STD_LOGIC;
    mem_reg_5 : out STD_LOGIC;
    mem_reg_6 : out STD_LOGIC;
    mem_reg_7 : out STD_LOGIC;
    mem_reg_8 : out STD_LOGIC;
    mem_reg_9 : out STD_LOGIC;
    mem_reg_10 : out STD_LOGIC;
    mem_reg_11 : out STD_LOGIC;
    mem_reg_12 : out STD_LOGIC;
    mem_reg_13 : out STD_LOGIC;
    mem_reg_14 : out STD_LOGIC;
    mem_reg_15 : out STD_LOGIC;
    mem_reg_16 : out STD_LOGIC;
    mem_reg_17 : out STD_LOGIC;
    mem_reg_18 : out STD_LOGIC;
    mem_reg_19 : out STD_LOGIC;
    mem_reg_20 : out STD_LOGIC;
    mem_reg_21 : out STD_LOGIC;
    mem_reg_22 : out STD_LOGIC;
    mem_reg_23 : out STD_LOGIC;
    mem_reg_24 : out STD_LOGIC;
    mem_reg_25 : out STD_LOGIC;
    mem_reg_26 : out STD_LOGIC;
    mem_reg_27 : out STD_LOGIC;
    mem_reg_28 : out STD_LOGIC;
    mem_reg_29 : out STD_LOGIC;
    mem_reg_30 : out STD_LOGIC;
    mem_reg_31 : out STD_LOGIC;
    pclk : in STD_LOGIC;
    cur_ram_3 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg_32 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cur_clr_done_2 : in STD_LOGIC;
    cur_rden_r : in STD_LOGIC;
    \s00_axi_rdata[0]\ : in STD_LOGIC;
    ram0_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram1_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s00_axi_rdata[31]\ : in STD_LOGIC;
    in_href_reg : in STD_LOGIC;
    mem_reg_33 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_14_in : in STD_LOGIC;
    mem_reg_34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_35 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_36 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_37 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_38 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_39 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_40 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_41 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_42 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_11\ : entity is "simple_dp_ram";
end \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_11\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_11\ is
  signal ram1_clk : STD_LOGIC;
  signal ram1_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ram1_q_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram1_rdaddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram1_rden : STD_LOGIC;
  signal ram1_wraddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram1_wren : STD_LOGIC;
  signal \s00_axi_rdata[31]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
begin
  ram1_q_0(31 downto 0) <= \^ram1_q_0\(31 downto 0);
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => ram1_rdaddr(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => ram1_wraddr(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ram1_clk,
      CLKBWRCLK => ram1_clk,
      DIADI(15 downto 0) => ram1_data(15 downto 0),
      DIBDI(15 downto 0) => ram1_data(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^ram1_q_0\(15 downto 0),
      DOBDO(15 downto 0) => \^ram1_q_0\(31 downto 16),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram1_rden,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => ram1_wren,
      WEBWE(2) => ram1_wren,
      WEBWE(1) => ram1_wren,
      WEBWE(0) => ram1_wren
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_42(1),
      I1 => cur_ram_3,
      I2 => mem_reg_33(1),
      O => ram1_rdaddr(1)
    );
\mem_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_42(0),
      I1 => cur_ram_3,
      I2 => mem_reg_33(0),
      O => ram1_rdaddr(0)
    );
\mem_reg_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(8),
      I1 => mem_reg_32(8),
      I2 => cur_ram_3,
      I3 => cur_clr_done_2,
      O => ram1_wraddr(8)
    );
\mem_reg_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(7),
      I1 => mem_reg_32(7),
      I2 => cur_ram_3,
      I3 => cur_clr_done_2,
      O => ram1_wraddr(7)
    );
mem_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(6),
      I1 => mem_reg_32(6),
      I2 => cur_ram_3,
      I3 => cur_clr_done_2,
      O => ram1_wraddr(6)
    );
mem_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(5),
      I1 => mem_reg_32(5),
      I2 => cur_ram_3,
      I3 => cur_clr_done_2,
      O => ram1_wraddr(5)
    );
mem_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(4),
      I1 => mem_reg_32(4),
      I2 => cur_ram_3,
      I3 => cur_clr_done_2,
      O => ram1_wraddr(4)
    );
mem_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(3),
      I1 => mem_reg_32(3),
      I2 => cur_ram_3,
      I3 => cur_clr_done_2,
      O => ram1_wraddr(3)
    );
mem_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(2),
      I1 => mem_reg_32(2),
      I2 => cur_ram_3,
      I3 => cur_clr_done_2,
      O => ram1_wraddr(2)
    );
mem_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(1),
      I1 => mem_reg_32(1),
      I2 => cur_ram_3,
      I3 => cur_clr_done_2,
      O => ram1_wraddr(1)
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pclk,
      I1 => cur_ram_3,
      I2 => s00_axi_aclk,
      O => ram1_clk
    );
mem_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(0),
      I1 => mem_reg_32(0),
      I2 => cur_ram_3,
      I3 => cur_clr_done_2,
      O => ram1_wraddr(0)
    );
\mem_reg_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_37(2),
      O => ram1_data(15)
    );
\mem_reg_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_37(1),
      O => ram1_data(14)
    );
\mem_reg_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_37(0),
      O => ram1_data(13)
    );
\mem_reg_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_36(3),
      O => ram1_data(12)
    );
\mem_reg_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_36(2),
      O => ram1_data(11)
    );
\mem_reg_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_36(1),
      O => ram1_data(10)
    );
\mem_reg_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_36(0),
      O => ram1_data(9)
    );
\mem_reg_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_35(3),
      O => ram1_data(8)
    );
\mem_reg_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_35(2),
      O => ram1_data(7)
    );
\mem_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => cur_ram_3,
      I1 => in_href_reg,
      I2 => mem_reg_33(11),
      I3 => mem_reg_33(12),
      I4 => p_14_in,
      I5 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      O => ram1_rden
    );
\mem_reg_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_35(1),
      O => ram1_data(6)
    );
\mem_reg_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_35(0),
      O => ram1_data(5)
    );
\mem_reg_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => O(3),
      O => ram1_data(4)
    );
\mem_reg_i_33__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => O(2),
      O => ram1_data(3)
    );
\mem_reg_i_34__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => O(1),
      O => ram1_data(2)
    );
\mem_reg_i_35__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => O(0),
      O => ram1_data(1)
    );
\mem_reg_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"400040C0"
    )
        port map (
      I0 => mem_reg_34(0),
      I1 => cur_clr_done_2,
      I2 => cur_ram_3,
      I3 => CO(0),
      I4 => \^ram1_q_0\(0),
      O => ram1_data(0)
    );
\mem_reg_i_37__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_41(2),
      O => ram1_data(31)
    );
\mem_reg_i_38__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_41(1),
      O => ram1_data(30)
    );
\mem_reg_i_39__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_41(0),
      O => ram1_data(29)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_42(8),
      I1 => cur_ram_3,
      I2 => mem_reg_33(8),
      O => ram1_rdaddr(8)
    );
\mem_reg_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_40(3),
      O => ram1_data(28)
    );
\mem_reg_i_41__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_40(2),
      O => ram1_data(27)
    );
\mem_reg_i_42__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_40(1),
      O => ram1_data(26)
    );
\mem_reg_i_43__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_40(0),
      O => ram1_data(25)
    );
\mem_reg_i_44__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_39(3),
      O => ram1_data(24)
    );
\mem_reg_i_45__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_39(2),
      O => ram1_data(23)
    );
\mem_reg_i_46__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_39(1),
      O => ram1_data(22)
    );
\mem_reg_i_47__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_39(0),
      O => ram1_data(21)
    );
\mem_reg_i_48__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_38(3),
      O => ram1_data(20)
    );
\mem_reg_i_49__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_38(2),
      O => ram1_data(19)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_42(7),
      I1 => cur_ram_3,
      I2 => mem_reg_33(7),
      O => ram1_rdaddr(7)
    );
\mem_reg_i_50__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_38(1),
      O => ram1_data(18)
    );
\mem_reg_i_51__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_38(0),
      O => ram1_data(17)
    );
\mem_reg_i_52__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_ram_3,
      I1 => cur_clr_done_2,
      I2 => mem_reg_37(3),
      O => ram1_data(16)
    );
mem_reg_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => cur_rden_r,
      I1 => cur_clr_done_2,
      I2 => cur_ram_3,
      O => ram1_wren
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_42(6),
      I1 => cur_ram_3,
      I2 => mem_reg_33(6),
      O => ram1_rdaddr(6)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_42(5),
      I1 => cur_ram_3,
      I2 => mem_reg_33(5),
      O => ram1_rdaddr(5)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_42(4),
      I1 => cur_ram_3,
      I2 => mem_reg_33(4),
      O => ram1_rdaddr(4)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_42(3),
      I1 => cur_ram_3,
      I2 => mem_reg_33(3),
      O => ram1_rdaddr(3)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_42(2),
      I1 => cur_ram_3,
      I2 => mem_reg_33(2),
      O => ram1_rdaddr(2)
    );
\s00_axi_rdata[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(0),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(0),
      I4 => ram1_q(0),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_0
    );
\s00_axi_rdata[10]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(10),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(10),
      I4 => ram1_q(10),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_10
    );
\s00_axi_rdata[11]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(11),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(11),
      I4 => ram1_q(11),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_11
    );
\s00_axi_rdata[12]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(12),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(12),
      I4 => ram1_q(12),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_12
    );
\s00_axi_rdata[13]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(13),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(13),
      I4 => ram1_q(13),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_13
    );
\s00_axi_rdata[14]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(14),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(14),
      I4 => ram1_q(14),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_14
    );
\s00_axi_rdata[15]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(15),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(15),
      I4 => ram1_q(15),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_15
    );
\s00_axi_rdata[16]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(16),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(16),
      I4 => ram1_q(16),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_16
    );
\s00_axi_rdata[17]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(17),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(17),
      I4 => ram1_q(17),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_17
    );
\s00_axi_rdata[18]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(18),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(18),
      I4 => ram1_q(18),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_18
    );
\s00_axi_rdata[19]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(19),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(19),
      I4 => ram1_q(19),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_19
    );
\s00_axi_rdata[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(1),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(1),
      I4 => ram1_q(1),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_1
    );
\s00_axi_rdata[20]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(20),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(20),
      I4 => ram1_q(20),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_20
    );
\s00_axi_rdata[21]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(21),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(21),
      I4 => ram1_q(21),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_21
    );
\s00_axi_rdata[22]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(22),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(22),
      I4 => ram1_q(22),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_22
    );
\s00_axi_rdata[23]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(23),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(23),
      I4 => ram1_q(23),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_23
    );
\s00_axi_rdata[24]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(24),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(24),
      I4 => ram1_q(24),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_24
    );
\s00_axi_rdata[25]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(25),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(25),
      I4 => ram1_q(25),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_25
    );
\s00_axi_rdata[26]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(26),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(26),
      I4 => ram1_q(26),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_26
    );
\s00_axi_rdata[27]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(27),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(27),
      I4 => ram1_q(27),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_27
    );
\s00_axi_rdata[28]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(28),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(28),
      I4 => ram1_q(28),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_28
    );
\s00_axi_rdata[29]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(29),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(29),
      I4 => ram1_q(29),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_29
    );
\s00_axi_rdata[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(2),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(2),
      I4 => ram1_q(2),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_2
    );
\s00_axi_rdata[30]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(30),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(30),
      I4 => ram1_q(30),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_30
    );
\s00_axi_rdata[31]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(31),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(31),
      I4 => ram1_q(31),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_31
    );
\s00_axi_rdata[31]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mem_reg_33(10),
      I1 => mem_reg_33(9),
      I2 => cur_ram_3,
      O => \s00_axi_rdata[31]_INST_0_i_7_n_0\
    );
\s00_axi_rdata[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(3),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(3),
      I4 => ram1_q(3),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_3
    );
\s00_axi_rdata[4]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(4),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(4),
      I4 => ram1_q(4),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_4
    );
\s00_axi_rdata[5]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(5),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(5),
      I4 => ram1_q(5),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_5
    );
\s00_axi_rdata[6]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(6),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(6),
      I4 => ram1_q(6),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_6
    );
\s00_axi_rdata[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(7),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(7),
      I4 => ram1_q(7),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_7
    );
\s00_axi_rdata[8]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(8),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(8),
      I4 => ram1_q(8),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_8
    );
\s00_axi_rdata[9]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_7_n_0\,
      I1 => \^ram1_q_0\(9),
      I2 => \s00_axi_rdata[0]\,
      I3 => ram0_q(9),
      I4 => ram1_q(9),
      I5 => \s00_axi_rdata[31]\,
      O => mem_reg_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_12\ is
  port (
    ram0_q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \axi_araddr_reg[12]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cur_ram_reg : out STD_LOGIC;
    cur_ram_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_14_in : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    in_href_reg : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    pclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg_3 : in STD_LOGIC;
    cur_rden_r : in STD_LOGIC;
    ram1_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_data_r_reg[31]\ : in STD_LOGIC;
    mem_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_data_r_reg[4]\ : in STD_LOGIC;
    \cur_data_r_reg[4]_0\ : in STD_LOGIC;
    \cur_data_r_reg[4]_1\ : in STD_LOGIC;
    \cur_data_r_reg[4]_2\ : in STD_LOGIC;
    \cur_data_r_reg[8]\ : in STD_LOGIC;
    \cur_data_r_reg[8]_0\ : in STD_LOGIC;
    \cur_data_r_reg[8]_1\ : in STD_LOGIC;
    \cur_data_r_reg[8]_2\ : in STD_LOGIC;
    \cur_data_r_reg[12]\ : in STD_LOGIC;
    \cur_data_r_reg[12]_0\ : in STD_LOGIC;
    \cur_data_r_reg[12]_1\ : in STD_LOGIC;
    \cur_data_r_reg[12]_2\ : in STD_LOGIC;
    \cur_data_r_reg[16]\ : in STD_LOGIC;
    \cur_data_r_reg[16]_0\ : in STD_LOGIC;
    \cur_data_r_reg[16]_1\ : in STD_LOGIC;
    \cur_data_r_reg[16]_2\ : in STD_LOGIC;
    \cur_data_r_reg[20]\ : in STD_LOGIC;
    \cur_data_r_reg[20]_0\ : in STD_LOGIC;
    \cur_data_r_reg[20]_1\ : in STD_LOGIC;
    \cur_data_r_reg[20]_2\ : in STD_LOGIC;
    \cur_data_r_reg[24]\ : in STD_LOGIC;
    \cur_data_r_reg[24]_0\ : in STD_LOGIC;
    \cur_data_r_reg[24]_1\ : in STD_LOGIC;
    \cur_data_r_reg[24]_2\ : in STD_LOGIC;
    \cur_data_r_reg[28]\ : in STD_LOGIC;
    \cur_data_r_reg[28]_0\ : in STD_LOGIC;
    \cur_data_r_reg[28]_1\ : in STD_LOGIC;
    \cur_data_r_reg[28]_2\ : in STD_LOGIC;
    \cur_data_r_reg[31]_0\ : in STD_LOGIC;
    \cur_data_r_reg[31]_1\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_11 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_12 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_12\ : entity is "simple_dp_ram";
end \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_12\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_12\ is
  signal \^axi_araddr_reg[12]\ : STD_LOGIC;
  signal ram0_clk : STD_LOGIC;
  signal ram0_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ram0_q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram0_rdaddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram0_rden : STD_LOGIC;
  signal ram0_wraddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram0_wren : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
begin
  \axi_araddr_reg[12]\ <= \^axi_araddr_reg[12]\;
  ram0_q(31 downto 0) <= \^ram0_q\(31 downto 0);
\_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(8),
      I2 => ram1_q(8),
      I3 => CO(0),
      I4 => \cur_data_r_reg[8]_2\,
      O => cur_ram_reg_1(3)
    );
\_carry__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(7),
      I2 => ram1_q(7),
      I3 => CO(0),
      I4 => \cur_data_r_reg[8]_1\,
      O => cur_ram_reg_1(2)
    );
\_carry__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(6),
      I2 => ram1_q(6),
      I3 => CO(0),
      I4 => \cur_data_r_reg[8]_0\,
      O => cur_ram_reg_1(1)
    );
\_carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(5),
      I2 => ram1_q(5),
      I3 => CO(0),
      I4 => \cur_data_r_reg[8]\,
      O => cur_ram_reg_1(0)
    );
\_carry__1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(12),
      I2 => ram1_q(12),
      I3 => CO(0),
      I4 => \cur_data_r_reg[12]_2\,
      O => cur_ram_reg_2(3)
    );
\_carry__1_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(11),
      I2 => ram1_q(11),
      I3 => CO(0),
      I4 => \cur_data_r_reg[12]_1\,
      O => cur_ram_reg_2(2)
    );
\_carry__1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(10),
      I2 => ram1_q(10),
      I3 => CO(0),
      I4 => \cur_data_r_reg[12]_0\,
      O => cur_ram_reg_2(1)
    );
\_carry__1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(9),
      I2 => ram1_q(9),
      I3 => CO(0),
      I4 => \cur_data_r_reg[12]\,
      O => cur_ram_reg_2(0)
    );
\_carry__2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(16),
      I2 => ram1_q(16),
      I3 => CO(0),
      I4 => \cur_data_r_reg[16]_2\,
      O => cur_ram_reg_3(3)
    );
\_carry__2_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(15),
      I2 => ram1_q(15),
      I3 => CO(0),
      I4 => \cur_data_r_reg[16]_1\,
      O => cur_ram_reg_3(2)
    );
\_carry__2_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(14),
      I2 => ram1_q(14),
      I3 => CO(0),
      I4 => \cur_data_r_reg[16]_0\,
      O => cur_ram_reg_3(1)
    );
\_carry__2_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(13),
      I2 => ram1_q(13),
      I3 => CO(0),
      I4 => \cur_data_r_reg[16]\,
      O => cur_ram_reg_3(0)
    );
\_carry__3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(20),
      I2 => ram1_q(20),
      I3 => CO(0),
      I4 => \cur_data_r_reg[20]_2\,
      O => cur_ram_reg_4(3)
    );
\_carry__3_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(19),
      I2 => ram1_q(19),
      I3 => CO(0),
      I4 => \cur_data_r_reg[20]_1\,
      O => cur_ram_reg_4(2)
    );
\_carry__3_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(18),
      I2 => ram1_q(18),
      I3 => CO(0),
      I4 => \cur_data_r_reg[20]_0\,
      O => cur_ram_reg_4(1)
    );
\_carry__3_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(17),
      I2 => ram1_q(17),
      I3 => CO(0),
      I4 => \cur_data_r_reg[20]\,
      O => cur_ram_reg_4(0)
    );
\_carry__4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(24),
      I2 => ram1_q(24),
      I3 => CO(0),
      I4 => \cur_data_r_reg[24]_2\,
      O => cur_ram_reg_5(3)
    );
\_carry__4_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(23),
      I2 => ram1_q(23),
      I3 => CO(0),
      I4 => \cur_data_r_reg[24]_1\,
      O => cur_ram_reg_5(2)
    );
\_carry__4_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(22),
      I2 => ram1_q(22),
      I3 => CO(0),
      I4 => \cur_data_r_reg[24]_0\,
      O => cur_ram_reg_5(1)
    );
\_carry__4_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(21),
      I2 => ram1_q(21),
      I3 => CO(0),
      I4 => \cur_data_r_reg[24]\,
      O => cur_ram_reg_5(0)
    );
\_carry__5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(28),
      I2 => ram1_q(28),
      I3 => CO(0),
      I4 => \cur_data_r_reg[28]_2\,
      O => cur_ram_reg_6(3)
    );
\_carry__5_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(27),
      I2 => ram1_q(27),
      I3 => CO(0),
      I4 => \cur_data_r_reg[28]_1\,
      O => cur_ram_reg_6(2)
    );
\_carry__5_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(26),
      I2 => ram1_q(26),
      I3 => CO(0),
      I4 => \cur_data_r_reg[28]_0\,
      O => cur_ram_reg_6(1)
    );
\_carry__5_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(25),
      I2 => ram1_q(25),
      I3 => CO(0),
      I4 => \cur_data_r_reg[28]\,
      O => cur_ram_reg_6(0)
    );
\_carry__6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(31),
      I2 => ram1_q(31),
      I3 => CO(0),
      I4 => \cur_data_r_reg[31]\,
      O => S(2)
    );
\_carry__6_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(30),
      I2 => ram1_q(30),
      I3 => CO(0),
      I4 => \cur_data_r_reg[31]_1\,
      O => S(1)
    );
\_carry__6_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(29),
      I2 => ram1_q(29),
      I3 => CO(0),
      I4 => \cur_data_r_reg[31]_0\,
      O => S(0)
    );
\_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(0),
      I2 => ram1_q(0),
      I3 => CO(0),
      I4 => mem_reg_4(0),
      O => cur_ram_reg
    );
\_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(4),
      I2 => ram1_q(4),
      I3 => CO(0),
      I4 => \cur_data_r_reg[4]_2\,
      O => cur_ram_reg_0(3)
    );
\_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(3),
      I2 => ram1_q(3),
      I3 => CO(0),
      I4 => \cur_data_r_reg[4]_1\,
      O => cur_ram_reg_0(2)
    );
\_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(2),
      I2 => ram1_q(2),
      I3 => CO(0),
      I4 => \cur_data_r_reg[4]_0\,
      O => cur_ram_reg_0(1)
    );
\_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q\(1),
      I2 => ram1_q(1),
      I3 => CO(0),
      I4 => \cur_data_r_reg[4]\,
      O => cur_ram_reg_0(0)
    );
\cur_data_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505300005F530000"
    )
        port map (
      I0 => mem_reg_4(0),
      I1 => \^ram0_q\(0),
      I2 => CO(0),
      I3 => mem_reg_1,
      I4 => mem_reg_3,
      I5 => ram1_q(0),
      O => D(0)
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => ram0_rdaddr(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => ram0_wraddr(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ram0_clk,
      CLKBWRCLK => ram0_clk,
      DIADI(15 downto 0) => ram0_data(15 downto 0),
      DIBDI(15 downto 0) => ram0_data(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^ram0_q\(15 downto 0),
      DOBDO(15 downto 0) => \^ram0_q\(31 downto 16),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram0_rden,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => ram0_wren,
      WEBWE(2) => ram0_wren,
      WEBWE(1) => ram0_wren,
      WEBWE(0) => ram0_wren
    );
\mem_reg_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(1),
      I1 => mem_reg_1,
      I2 => mem_reg_12(1),
      O => ram0_rdaddr(1)
    );
\mem_reg_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(0),
      I1 => mem_reg_1,
      I2 => mem_reg_12(0),
      O => ram0_rdaddr(0)
    );
\mem_reg_i_12__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(8),
      I1 => mem_reg_2(8),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(8)
    );
\mem_reg_i_13__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(7),
      I1 => mem_reg_2(7),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(7)
    );
\mem_reg_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(6),
      I1 => mem_reg_2(6),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(6)
    );
\mem_reg_i_15__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(5),
      I1 => mem_reg_2(5),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(5)
    );
\mem_reg_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(4),
      I1 => mem_reg_2(4),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(4)
    );
\mem_reg_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(3),
      I1 => mem_reg_2(3),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(3)
    );
\mem_reg_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(2),
      I1 => mem_reg_2(2),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(2)
    );
\mem_reg_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(1),
      I1 => mem_reg_2(1),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(1)
    );
\mem_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s00_axi_aclk,
      I1 => mem_reg_1,
      I2 => pclk,
      O => ram0_clk
    );
\mem_reg_i_20__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(0),
      I1 => mem_reg_2(0),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(0)
    );
\mem_reg_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_7(2),
      O => ram0_data(15)
    );
\mem_reg_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_7(1),
      O => ram0_data(14)
    );
\mem_reg_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_7(0),
      O => ram0_data(13)
    );
\mem_reg_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_6(3),
      O => ram0_data(12)
    );
\mem_reg_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_6(2),
      O => ram0_data(11)
    );
\mem_reg_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_6(1),
      O => ram0_data(10)
    );
\mem_reg_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_6(0),
      O => ram0_data(9)
    );
\mem_reg_i_28__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_5(3),
      O => ram0_data(8)
    );
\mem_reg_i_29__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_5(2),
      O => ram0_data(7)
    );
\mem_reg_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => mem_reg_0(11),
      I1 => mem_reg_0(12),
      I2 => p_14_in,
      I3 => \^axi_araddr_reg[12]\,
      I4 => mem_reg_1,
      I5 => in_href_reg,
      O => ram0_rden
    );
\mem_reg_i_30__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_5(1),
      O => ram0_data(6)
    );
\mem_reg_i_31__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_5(0),
      O => ram0_data(5)
    );
\mem_reg_i_32__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => O(3),
      O => ram0_data(4)
    );
\mem_reg_i_33__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => O(2),
      O => ram0_data(3)
    );
\mem_reg_i_34__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => O(1),
      O => ram0_data(2)
    );
\mem_reg_i_35__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => O(0),
      O => ram0_data(1)
    );
\mem_reg_i_36__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400040C"
    )
        port map (
      I0 => mem_reg_4(0),
      I1 => mem_reg_3,
      I2 => mem_reg_1,
      I3 => CO(0),
      I4 => \^ram0_q\(0),
      O => ram0_data(0)
    );
\mem_reg_i_37__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_11(2),
      O => ram0_data(31)
    );
\mem_reg_i_38__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_11(1),
      O => ram0_data(30)
    );
\mem_reg_i_39__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_11(0),
      O => ram0_data(29)
    );
\mem_reg_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(8),
      I1 => mem_reg_1,
      I2 => mem_reg_12(8),
      O => ram0_rdaddr(8)
    );
\mem_reg_i_40__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_10(3),
      O => ram0_data(28)
    );
\mem_reg_i_41__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_10(2),
      O => ram0_data(27)
    );
\mem_reg_i_42__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_10(1),
      O => ram0_data(26)
    );
\mem_reg_i_43__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_10(0),
      O => ram0_data(25)
    );
\mem_reg_i_44__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_9(3),
      O => ram0_data(24)
    );
\mem_reg_i_45__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_9(2),
      O => ram0_data(23)
    );
\mem_reg_i_46__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_9(1),
      O => ram0_data(22)
    );
\mem_reg_i_47__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_9(0),
      O => ram0_data(21)
    );
\mem_reg_i_48__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_8(3),
      O => ram0_data(20)
    );
\mem_reg_i_49__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_8(2),
      O => ram0_data(19)
    );
\mem_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(7),
      I1 => mem_reg_1,
      I2 => mem_reg_12(7),
      O => ram0_rdaddr(7)
    );
\mem_reg_i_50__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_8(1),
      O => ram0_data(18)
    );
\mem_reg_i_51__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_8(0),
      O => ram0_data(17)
    );
\mem_reg_i_52__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_7(3),
      O => ram0_data(16)
    );
\mem_reg_i_53__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => cur_rden_r,
      I1 => mem_reg_1,
      I2 => mem_reg_3,
      O => ram0_wren
    );
\mem_reg_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(6),
      I1 => mem_reg_1,
      I2 => mem_reg_12(6),
      O => ram0_rdaddr(6)
    );
\mem_reg_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(5),
      I1 => mem_reg_1,
      I2 => mem_reg_12(5),
      O => ram0_rdaddr(5)
    );
\mem_reg_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(4),
      I1 => mem_reg_1,
      I2 => mem_reg_12(4),
      O => ram0_rdaddr(4)
    );
\mem_reg_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(3),
      I1 => mem_reg_1,
      I2 => mem_reg_12(3),
      O => ram0_rdaddr(3)
    );
\mem_reg_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(2),
      I1 => mem_reg_1,
      I2 => mem_reg_12(2),
      O => ram0_rdaddr(2)
    );
\s00_axi_rdata[31]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0(10),
      I1 => mem_reg_0(9),
      I2 => mem_reg_1,
      O => \^axi_araddr_reg[12]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_13\ is
  port (
    ram1_q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \axi_araddr_reg[12]\ : out STD_LOGIC;
    pclk : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg_2 : in STD_LOGIC;
    cur_rden_r : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_14_in : in STD_LOGIC;
    in_href_reg : in STD_LOGIC;
    mem_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_11 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_12 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_13\ : entity is "simple_dp_ram";
end \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_13\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_13\ is
  signal \^axi_araddr_reg[12]\ : STD_LOGIC;
  signal ram1_clk : STD_LOGIC;
  signal ram1_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ram1_q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram1_rdaddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram1_rden : STD_LOGIC;
  signal ram1_wraddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram1_wren : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
begin
  \axi_araddr_reg[12]\ <= \^axi_araddr_reg[12]\;
  ram1_q(31 downto 0) <= \^ram1_q\(31 downto 0);
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => ram1_rdaddr(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => ram1_wraddr(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ram1_clk,
      CLKBWRCLK => ram1_clk,
      DIADI(15 downto 0) => ram1_data(15 downto 0),
      DIBDI(15 downto 0) => ram1_data(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^ram1_q\(15 downto 0),
      DOBDO(15 downto 0) => \^ram1_q\(31 downto 16),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram1_rden,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => ram1_wren,
      WEBWE(2) => ram1_wren,
      WEBWE(1) => ram1_wren,
      WEBWE(0) => ram1_wren
    );
\mem_reg_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_12(1),
      I1 => mem_reg_0,
      I2 => mem_reg_3(1),
      O => ram1_rdaddr(1)
    );
\mem_reg_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_12(0),
      I1 => mem_reg_0,
      I2 => mem_reg_3(0),
      O => ram1_rdaddr(0)
    );
\mem_reg_i_12__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(8),
      I1 => mem_reg_1(8),
      I2 => mem_reg_0,
      I3 => mem_reg_2,
      O => ram1_wraddr(8)
    );
\mem_reg_i_13__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(7),
      I1 => mem_reg_1(7),
      I2 => mem_reg_0,
      I3 => mem_reg_2,
      O => ram1_wraddr(7)
    );
\mem_reg_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(6),
      I1 => mem_reg_1(6),
      I2 => mem_reg_0,
      I3 => mem_reg_2,
      O => ram1_wraddr(6)
    );
\mem_reg_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(5),
      I1 => mem_reg_1(5),
      I2 => mem_reg_0,
      I3 => mem_reg_2,
      O => ram1_wraddr(5)
    );
\mem_reg_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(4),
      I1 => mem_reg_1(4),
      I2 => mem_reg_0,
      I3 => mem_reg_2,
      O => ram1_wraddr(4)
    );
\mem_reg_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(3),
      I1 => mem_reg_1(3),
      I2 => mem_reg_0,
      I3 => mem_reg_2,
      O => ram1_wraddr(3)
    );
\mem_reg_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(2),
      I1 => mem_reg_1(2),
      I2 => mem_reg_0,
      I3 => mem_reg_2,
      O => ram1_wraddr(2)
    );
\mem_reg_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(1),
      I1 => mem_reg_1(1),
      I2 => mem_reg_0,
      I3 => mem_reg_2,
      O => ram1_wraddr(1)
    );
\mem_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pclk,
      I1 => mem_reg_0,
      I2 => s00_axi_aclk,
      O => ram1_clk
    );
\mem_reg_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(0),
      I1 => mem_reg_1(0),
      I2 => mem_reg_0,
      I3 => mem_reg_2,
      O => ram1_wraddr(0)
    );
\mem_reg_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_7(2),
      O => ram1_data(15)
    );
\mem_reg_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_7(1),
      O => ram1_data(14)
    );
\mem_reg_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_7(0),
      O => ram1_data(13)
    );
\mem_reg_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_6(3),
      O => ram1_data(12)
    );
\mem_reg_i_25__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_6(2),
      O => ram1_data(11)
    );
\mem_reg_i_26__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_6(1),
      O => ram1_data(10)
    );
\mem_reg_i_27__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_6(0),
      O => ram1_data(9)
    );
\mem_reg_i_28__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_5(3),
      O => ram1_data(8)
    );
\mem_reg_i_29__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_5(2),
      O => ram1_data(7)
    );
\mem_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => mem_reg_3(11),
      I1 => mem_reg_3(12),
      I2 => p_14_in,
      I3 => \^axi_araddr_reg[12]\,
      I4 => in_href_reg,
      I5 => mem_reg_0,
      O => ram1_rden
    );
\mem_reg_i_30__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_5(1),
      O => ram1_data(6)
    );
\mem_reg_i_31__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_5(0),
      O => ram1_data(5)
    );
\mem_reg_i_32__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => O(3),
      O => ram1_data(4)
    );
\mem_reg_i_33__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => O(2),
      O => ram1_data(3)
    );
\mem_reg_i_34__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => O(1),
      O => ram1_data(2)
    );
\mem_reg_i_35__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => O(0),
      O => ram1_data(1)
    );
\mem_reg_i_36__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"400040C0"
    )
        port map (
      I0 => mem_reg_4(0),
      I1 => mem_reg_2,
      I2 => mem_reg_0,
      I3 => CO(0),
      I4 => \^ram1_q\(0),
      O => ram1_data(0)
    );
\mem_reg_i_37__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_11(2),
      O => ram1_data(31)
    );
\mem_reg_i_38__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_11(1),
      O => ram1_data(30)
    );
\mem_reg_i_39__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_11(0),
      O => ram1_data(29)
    );
\mem_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_12(8),
      I1 => mem_reg_0,
      I2 => mem_reg_3(8),
      O => ram1_rdaddr(8)
    );
\mem_reg_i_40__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_10(3),
      O => ram1_data(28)
    );
\mem_reg_i_41__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_10(2),
      O => ram1_data(27)
    );
\mem_reg_i_42__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_10(1),
      O => ram1_data(26)
    );
\mem_reg_i_43__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_10(0),
      O => ram1_data(25)
    );
\mem_reg_i_44__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_9(3),
      O => ram1_data(24)
    );
\mem_reg_i_45__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_9(2),
      O => ram1_data(23)
    );
\mem_reg_i_46__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_9(1),
      O => ram1_data(22)
    );
\mem_reg_i_47__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_9(0),
      O => ram1_data(21)
    );
\mem_reg_i_48__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_8(3),
      O => ram1_data(20)
    );
\mem_reg_i_49__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_8(2),
      O => ram1_data(19)
    );
\mem_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_12(7),
      I1 => mem_reg_0,
      I2 => mem_reg_3(7),
      O => ram1_rdaddr(7)
    );
\mem_reg_i_50__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_8(1),
      O => ram1_data(18)
    );
\mem_reg_i_51__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_8(0),
      O => ram1_data(17)
    );
\mem_reg_i_52__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_0,
      I1 => mem_reg_2,
      I2 => mem_reg_7(3),
      O => ram1_data(16)
    );
\mem_reg_i_53__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => cur_rden_r,
      I1 => mem_reg_2,
      I2 => mem_reg_0,
      O => ram1_wren
    );
\mem_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_12(6),
      I1 => mem_reg_0,
      I2 => mem_reg_3(6),
      O => ram1_rdaddr(6)
    );
\mem_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_12(5),
      I1 => mem_reg_0,
      I2 => mem_reg_3(5),
      O => ram1_rdaddr(5)
    );
\mem_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_12(4),
      I1 => mem_reg_0,
      I2 => mem_reg_3(4),
      O => ram1_rdaddr(4)
    );
\mem_reg_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_12(3),
      I1 => mem_reg_0,
      I2 => mem_reg_3(3),
      O => ram1_rdaddr(3)
    );
\mem_reg_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_12(2),
      I1 => mem_reg_0,
      I2 => mem_reg_3(2),
      O => ram1_rdaddr(2)
    );
\s00_axi_rdata[31]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mem_reg_3(10),
      I1 => mem_reg_3(9),
      I2 => mem_reg_0,
      O => \^axi_araddr_reg[12]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_14\ is
  port (
    ram0_q_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \axi_araddr_reg[11]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cur_ram_reg : out STD_LOGIC;
    cur_ram_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cur_ram_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_14_in : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    in_href_reg : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    pclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg_3 : in STD_LOGIC;
    cur_rden_r : in STD_LOGIC;
    ram1_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_data_r_reg[31]\ : in STD_LOGIC;
    mem_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_data_r_reg[4]\ : in STD_LOGIC;
    \cur_data_r_reg[4]_0\ : in STD_LOGIC;
    \cur_data_r_reg[4]_1\ : in STD_LOGIC;
    \cur_data_r_reg[4]_2\ : in STD_LOGIC;
    \cur_data_r_reg[8]\ : in STD_LOGIC;
    \cur_data_r_reg[8]_0\ : in STD_LOGIC;
    \cur_data_r_reg[8]_1\ : in STD_LOGIC;
    \cur_data_r_reg[8]_2\ : in STD_LOGIC;
    \cur_data_r_reg[12]\ : in STD_LOGIC;
    \cur_data_r_reg[12]_0\ : in STD_LOGIC;
    \cur_data_r_reg[12]_1\ : in STD_LOGIC;
    \cur_data_r_reg[12]_2\ : in STD_LOGIC;
    \cur_data_r_reg[16]\ : in STD_LOGIC;
    \cur_data_r_reg[16]_0\ : in STD_LOGIC;
    \cur_data_r_reg[16]_1\ : in STD_LOGIC;
    \cur_data_r_reg[16]_2\ : in STD_LOGIC;
    \cur_data_r_reg[20]\ : in STD_LOGIC;
    \cur_data_r_reg[20]_0\ : in STD_LOGIC;
    \cur_data_r_reg[20]_1\ : in STD_LOGIC;
    \cur_data_r_reg[20]_2\ : in STD_LOGIC;
    \cur_data_r_reg[24]\ : in STD_LOGIC;
    \cur_data_r_reg[24]_0\ : in STD_LOGIC;
    \cur_data_r_reg[24]_1\ : in STD_LOGIC;
    \cur_data_r_reg[24]_2\ : in STD_LOGIC;
    \cur_data_r_reg[28]\ : in STD_LOGIC;
    \cur_data_r_reg[28]_0\ : in STD_LOGIC;
    \cur_data_r_reg[28]_1\ : in STD_LOGIC;
    \cur_data_r_reg[28]_2\ : in STD_LOGIC;
    \cur_data_r_reg[31]_0\ : in STD_LOGIC;
    \cur_data_r_reg[31]_1\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_9 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_10 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_11 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_12 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_14\ : entity is "simple_dp_ram";
end \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_14\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_14\ is
  signal \^axi_araddr_reg[11]\ : STD_LOGIC;
  signal ram0_clk : STD_LOGIC;
  signal ram0_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ram0_q_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram0_rdaddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram0_rden : STD_LOGIC;
  signal ram0_wraddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram0_wren : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
begin
  \axi_araddr_reg[11]\ <= \^axi_araddr_reg[11]\;
  ram0_q_0(31 downto 0) <= \^ram0_q_0\(31 downto 0);
\_carry__0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(8),
      I2 => ram1_q(8),
      I3 => CO(0),
      I4 => \cur_data_r_reg[8]_2\,
      O => cur_ram_reg_1(3)
    );
\_carry__0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(7),
      I2 => ram1_q(7),
      I3 => CO(0),
      I4 => \cur_data_r_reg[8]_1\,
      O => cur_ram_reg_1(2)
    );
\_carry__0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(6),
      I2 => ram1_q(6),
      I3 => CO(0),
      I4 => \cur_data_r_reg[8]_0\,
      O => cur_ram_reg_1(1)
    );
\_carry__0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(5),
      I2 => ram1_q(5),
      I3 => CO(0),
      I4 => \cur_data_r_reg[8]\,
      O => cur_ram_reg_1(0)
    );
\_carry__1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(12),
      I2 => ram1_q(12),
      I3 => CO(0),
      I4 => \cur_data_r_reg[12]_2\,
      O => cur_ram_reg_2(3)
    );
\_carry__1_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(11),
      I2 => ram1_q(11),
      I3 => CO(0),
      I4 => \cur_data_r_reg[12]_1\,
      O => cur_ram_reg_2(2)
    );
\_carry__1_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(10),
      I2 => ram1_q(10),
      I3 => CO(0),
      I4 => \cur_data_r_reg[12]_0\,
      O => cur_ram_reg_2(1)
    );
\_carry__1_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(9),
      I2 => ram1_q(9),
      I3 => CO(0),
      I4 => \cur_data_r_reg[12]\,
      O => cur_ram_reg_2(0)
    );
\_carry__2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(16),
      I2 => ram1_q(16),
      I3 => CO(0),
      I4 => \cur_data_r_reg[16]_2\,
      O => cur_ram_reg_3(3)
    );
\_carry__2_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(15),
      I2 => ram1_q(15),
      I3 => CO(0),
      I4 => \cur_data_r_reg[16]_1\,
      O => cur_ram_reg_3(2)
    );
\_carry__2_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(14),
      I2 => ram1_q(14),
      I3 => CO(0),
      I4 => \cur_data_r_reg[16]_0\,
      O => cur_ram_reg_3(1)
    );
\_carry__2_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(13),
      I2 => ram1_q(13),
      I3 => CO(0),
      I4 => \cur_data_r_reg[16]\,
      O => cur_ram_reg_3(0)
    );
\_carry__3_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(20),
      I2 => ram1_q(20),
      I3 => CO(0),
      I4 => \cur_data_r_reg[20]_2\,
      O => cur_ram_reg_4(3)
    );
\_carry__3_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(19),
      I2 => ram1_q(19),
      I3 => CO(0),
      I4 => \cur_data_r_reg[20]_1\,
      O => cur_ram_reg_4(2)
    );
\_carry__3_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(18),
      I2 => ram1_q(18),
      I3 => CO(0),
      I4 => \cur_data_r_reg[20]_0\,
      O => cur_ram_reg_4(1)
    );
\_carry__3_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(17),
      I2 => ram1_q(17),
      I3 => CO(0),
      I4 => \cur_data_r_reg[20]\,
      O => cur_ram_reg_4(0)
    );
\_carry__4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(24),
      I2 => ram1_q(24),
      I3 => CO(0),
      I4 => \cur_data_r_reg[24]_2\,
      O => cur_ram_reg_5(3)
    );
\_carry__4_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(23),
      I2 => ram1_q(23),
      I3 => CO(0),
      I4 => \cur_data_r_reg[24]_1\,
      O => cur_ram_reg_5(2)
    );
\_carry__4_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(22),
      I2 => ram1_q(22),
      I3 => CO(0),
      I4 => \cur_data_r_reg[24]_0\,
      O => cur_ram_reg_5(1)
    );
\_carry__4_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(21),
      I2 => ram1_q(21),
      I3 => CO(0),
      I4 => \cur_data_r_reg[24]\,
      O => cur_ram_reg_5(0)
    );
\_carry__5_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(28),
      I2 => ram1_q(28),
      I3 => CO(0),
      I4 => \cur_data_r_reg[28]_2\,
      O => cur_ram_reg_6(3)
    );
\_carry__5_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(27),
      I2 => ram1_q(27),
      I3 => CO(0),
      I4 => \cur_data_r_reg[28]_1\,
      O => cur_ram_reg_6(2)
    );
\_carry__5_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(26),
      I2 => ram1_q(26),
      I3 => CO(0),
      I4 => \cur_data_r_reg[28]_0\,
      O => cur_ram_reg_6(1)
    );
\_carry__5_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(25),
      I2 => ram1_q(25),
      I3 => CO(0),
      I4 => \cur_data_r_reg[28]\,
      O => cur_ram_reg_6(0)
    );
\_carry__6_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(31),
      I2 => ram1_q(31),
      I3 => CO(0),
      I4 => \cur_data_r_reg[31]\,
      O => S(2)
    );
\_carry__6_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(30),
      I2 => ram1_q(30),
      I3 => CO(0),
      I4 => \cur_data_r_reg[31]_1\,
      O => S(1)
    );
\_carry__6_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(29),
      I2 => ram1_q(29),
      I3 => CO(0),
      I4 => \cur_data_r_reg[31]_0\,
      O => S(0)
    );
\_carry_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(0),
      I2 => ram1_q(0),
      I3 => CO(0),
      I4 => mem_reg_4(0),
      O => cur_ram_reg
    );
\_carry_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(4),
      I2 => ram1_q(4),
      I3 => CO(0),
      I4 => \cur_data_r_reg[4]_2\,
      O => cur_ram_reg_0(3)
    );
\_carry_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(3),
      I2 => ram1_q(3),
      I3 => CO(0),
      I4 => \cur_data_r_reg[4]_1\,
      O => cur_ram_reg_0(2)
    );
\_carry_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(2),
      I2 => ram1_q(2),
      I3 => CO(0),
      I4 => \cur_data_r_reg[4]_0\,
      O => cur_ram_reg_0(1)
    );
\_carry_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => mem_reg_1,
      I1 => \^ram0_q_0\(1),
      I2 => ram1_q(1),
      I3 => CO(0),
      I4 => \cur_data_r_reg[4]\,
      O => cur_ram_reg_0(0)
    );
\cur_data_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505300005F530000"
    )
        port map (
      I0 => mem_reg_4(0),
      I1 => \^ram0_q_0\(0),
      I2 => CO(0),
      I3 => mem_reg_1,
      I4 => mem_reg_3,
      I5 => ram1_q(0),
      O => D(0)
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => ram0_rdaddr(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => ram0_wraddr(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ram0_clk,
      CLKBWRCLK => ram0_clk,
      DIADI(15 downto 0) => ram0_data(15 downto 0),
      DIBDI(15 downto 0) => ram0_data(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^ram0_q_0\(15 downto 0),
      DOBDO(15 downto 0) => \^ram0_q_0\(31 downto 16),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram0_rden,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => ram0_wren,
      WEBWE(2) => ram0_wren,
      WEBWE(1) => ram0_wren,
      WEBWE(0) => ram0_wren
    );
\mem_reg_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(1),
      I1 => mem_reg_1,
      I2 => mem_reg_12(1),
      O => ram0_rdaddr(1)
    );
\mem_reg_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(0),
      I1 => mem_reg_1,
      I2 => mem_reg_12(0),
      O => ram0_rdaddr(0)
    );
\mem_reg_i_12__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(8),
      I1 => mem_reg_2(8),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(8)
    );
\mem_reg_i_13__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(7),
      I1 => mem_reg_2(7),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(7)
    );
\mem_reg_i_14__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(6),
      I1 => mem_reg_2(6),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(6)
    );
\mem_reg_i_15__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(5),
      I1 => mem_reg_2(5),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(5)
    );
\mem_reg_i_16__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(4),
      I1 => mem_reg_2(4),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(4)
    );
\mem_reg_i_17__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(3),
      I1 => mem_reg_2(3),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(3)
    );
\mem_reg_i_18__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(2),
      I1 => mem_reg_2(2),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(2)
    );
\mem_reg_i_19__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(1),
      I1 => mem_reg_2(1),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(1)
    );
\mem_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s00_axi_aclk,
      I1 => mem_reg_1,
      I2 => pclk,
      O => ram0_clk
    );
\mem_reg_i_20__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => Q(0),
      I1 => mem_reg_2(0),
      I2 => mem_reg_3,
      I3 => mem_reg_1,
      O => ram0_wraddr(0)
    );
\mem_reg_i_21__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_7(2),
      O => ram0_data(15)
    );
\mem_reg_i_22__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_7(1),
      O => ram0_data(14)
    );
\mem_reg_i_23__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_7(0),
      O => ram0_data(13)
    );
\mem_reg_i_24__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_6(3),
      O => ram0_data(12)
    );
\mem_reg_i_25__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_6(2),
      O => ram0_data(11)
    );
\mem_reg_i_26__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_6(1),
      O => ram0_data(10)
    );
\mem_reg_i_27__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_6(0),
      O => ram0_data(9)
    );
\mem_reg_i_28__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_5(3),
      O => ram0_data(8)
    );
\mem_reg_i_29__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_5(2),
      O => ram0_data(7)
    );
\mem_reg_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => mem_reg_0(11),
      I1 => mem_reg_0(12),
      I2 => p_14_in,
      I3 => \^axi_araddr_reg[11]\,
      I4 => mem_reg_1,
      I5 => in_href_reg,
      O => ram0_rden
    );
\mem_reg_i_30__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_5(1),
      O => ram0_data(6)
    );
\mem_reg_i_31__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_5(0),
      O => ram0_data(5)
    );
\mem_reg_i_32__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => O(3),
      O => ram0_data(4)
    );
\mem_reg_i_33__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => O(2),
      O => ram0_data(3)
    );
\mem_reg_i_34__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => O(1),
      O => ram0_data(2)
    );
\mem_reg_i_35__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => O(0),
      O => ram0_data(1)
    );
\mem_reg_i_36__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400040C"
    )
        port map (
      I0 => mem_reg_4(0),
      I1 => mem_reg_3,
      I2 => mem_reg_1,
      I3 => CO(0),
      I4 => \^ram0_q_0\(0),
      O => ram0_data(0)
    );
\mem_reg_i_37__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_11(2),
      O => ram0_data(31)
    );
\mem_reg_i_38__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_11(1),
      O => ram0_data(30)
    );
\mem_reg_i_39__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_11(0),
      O => ram0_data(29)
    );
\mem_reg_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(8),
      I1 => mem_reg_1,
      I2 => mem_reg_12(8),
      O => ram0_rdaddr(8)
    );
\mem_reg_i_40__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_10(3),
      O => ram0_data(28)
    );
\mem_reg_i_41__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_10(2),
      O => ram0_data(27)
    );
\mem_reg_i_42__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_10(1),
      O => ram0_data(26)
    );
\mem_reg_i_43__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_10(0),
      O => ram0_data(25)
    );
\mem_reg_i_44__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_9(3),
      O => ram0_data(24)
    );
\mem_reg_i_45__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_9(2),
      O => ram0_data(23)
    );
\mem_reg_i_46__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_9(1),
      O => ram0_data(22)
    );
\mem_reg_i_47__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_9(0),
      O => ram0_data(21)
    );
\mem_reg_i_48__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_8(3),
      O => ram0_data(20)
    );
\mem_reg_i_49__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_8(2),
      O => ram0_data(19)
    );
\mem_reg_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(7),
      I1 => mem_reg_1,
      I2 => mem_reg_12(7),
      O => ram0_rdaddr(7)
    );
\mem_reg_i_50__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_8(1),
      O => ram0_data(18)
    );
\mem_reg_i_51__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_8(0),
      O => ram0_data(17)
    );
\mem_reg_i_52__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_3,
      I2 => mem_reg_7(3),
      O => ram0_data(16)
    );
\mem_reg_i_53__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => cur_rden_r,
      I1 => mem_reg_1,
      I2 => mem_reg_3,
      O => ram0_wren
    );
\mem_reg_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(6),
      I1 => mem_reg_1,
      I2 => mem_reg_12(6),
      O => ram0_rdaddr(6)
    );
\mem_reg_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(5),
      I1 => mem_reg_1,
      I2 => mem_reg_12(5),
      O => ram0_rdaddr(5)
    );
\mem_reg_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(4),
      I1 => mem_reg_1,
      I2 => mem_reg_12(4),
      O => ram0_rdaddr(4)
    );
\mem_reg_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(3),
      I1 => mem_reg_1,
      I2 => mem_reg_12(3),
      O => ram0_rdaddr(3)
    );
\mem_reg_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_0(2),
      I1 => mem_reg_1,
      I2 => mem_reg_12(2),
      O => ram0_rdaddr(2)
    );
\s00_axi_rdata[31]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_reg_0(9),
      I1 => mem_reg_0(10),
      I2 => mem_reg_1,
      O => \^axi_araddr_reg[11]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_15\ is
  port (
    ram1_q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_reg_0 : out STD_LOGIC;
    mem_reg_1 : out STD_LOGIC;
    mem_reg_2 : out STD_LOGIC;
    mem_reg_3 : out STD_LOGIC;
    mem_reg_4 : out STD_LOGIC;
    mem_reg_5 : out STD_LOGIC;
    mem_reg_6 : out STD_LOGIC;
    mem_reg_7 : out STD_LOGIC;
    mem_reg_8 : out STD_LOGIC;
    mem_reg_9 : out STD_LOGIC;
    mem_reg_10 : out STD_LOGIC;
    mem_reg_11 : out STD_LOGIC;
    mem_reg_12 : out STD_LOGIC;
    mem_reg_13 : out STD_LOGIC;
    mem_reg_14 : out STD_LOGIC;
    mem_reg_15 : out STD_LOGIC;
    mem_reg_16 : out STD_LOGIC;
    mem_reg_17 : out STD_LOGIC;
    mem_reg_18 : out STD_LOGIC;
    mem_reg_19 : out STD_LOGIC;
    mem_reg_20 : out STD_LOGIC;
    mem_reg_21 : out STD_LOGIC;
    mem_reg_22 : out STD_LOGIC;
    mem_reg_23 : out STD_LOGIC;
    mem_reg_24 : out STD_LOGIC;
    mem_reg_25 : out STD_LOGIC;
    mem_reg_26 : out STD_LOGIC;
    mem_reg_27 : out STD_LOGIC;
    mem_reg_28 : out STD_LOGIC;
    mem_reg_29 : out STD_LOGIC;
    mem_reg_30 : out STD_LOGIC;
    mem_reg_31 : out STD_LOGIC;
    \s00_axi_rdata[31]\ : in STD_LOGIC;
    ram0_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram0_q_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s00_axi_rdata[0]\ : in STD_LOGIC;
    pclk : in STD_LOGIC;
    mem_reg_32 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg_33 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg_34 : in STD_LOGIC;
    cur_rden_r : in STD_LOGIC;
    mem_reg_35 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_14_in : in STD_LOGIC;
    in_href_reg : in STD_LOGIC;
    mem_reg_36 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_37 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_38 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_39 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_40 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_41 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_42 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_43 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_44 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_15\ : entity is "simple_dp_ram";
end \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_15\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_15\ is
  signal ram1_clk : STD_LOGIC;
  signal ram1_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ram1_q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram1_rdaddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram1_rden : STD_LOGIC;
  signal ram1_wraddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram1_wren : STD_LOGIC;
  signal \s00_axi_rdata[31]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
begin
  ram1_q(31 downto 0) <= \^ram1_q\(31 downto 0);
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => ram1_rdaddr(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => ram1_wraddr(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ram1_clk,
      CLKBWRCLK => ram1_clk,
      DIADI(15 downto 0) => ram1_data(15 downto 0),
      DIBDI(15 downto 0) => ram1_data(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^ram1_q\(15 downto 0),
      DOBDO(15 downto 0) => \^ram1_q\(31 downto 16),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram1_rden,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => ram1_wren,
      WEBWE(2) => ram1_wren,
      WEBWE(1) => ram1_wren,
      WEBWE(0) => ram1_wren
    );
\mem_reg_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_44(1),
      I1 => mem_reg_32,
      I2 => mem_reg_35(1),
      O => ram1_rdaddr(1)
    );
\mem_reg_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_44(0),
      I1 => mem_reg_32,
      I2 => mem_reg_35(0),
      O => ram1_rdaddr(0)
    );
\mem_reg_i_12__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(8),
      I1 => mem_reg_33(8),
      I2 => mem_reg_32,
      I3 => mem_reg_34,
      O => ram1_wraddr(8)
    );
\mem_reg_i_13__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(7),
      I1 => mem_reg_33(7),
      I2 => mem_reg_32,
      I3 => mem_reg_34,
      O => ram1_wraddr(7)
    );
\mem_reg_i_14__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(6),
      I1 => mem_reg_33(6),
      I2 => mem_reg_32,
      I3 => mem_reg_34,
      O => ram1_wraddr(6)
    );
\mem_reg_i_15__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(5),
      I1 => mem_reg_33(5),
      I2 => mem_reg_32,
      I3 => mem_reg_34,
      O => ram1_wraddr(5)
    );
\mem_reg_i_16__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(4),
      I1 => mem_reg_33(4),
      I2 => mem_reg_32,
      I3 => mem_reg_34,
      O => ram1_wraddr(4)
    );
\mem_reg_i_17__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(3),
      I1 => mem_reg_33(3),
      I2 => mem_reg_32,
      I3 => mem_reg_34,
      O => ram1_wraddr(3)
    );
\mem_reg_i_18__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(2),
      I1 => mem_reg_33(2),
      I2 => mem_reg_32,
      I3 => mem_reg_34,
      O => ram1_wraddr(2)
    );
\mem_reg_i_19__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(1),
      I1 => mem_reg_33(1),
      I2 => mem_reg_32,
      I3 => mem_reg_34,
      O => ram1_wraddr(1)
    );
\mem_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pclk,
      I1 => mem_reg_32,
      I2 => s00_axi_aclk,
      O => ram1_clk
    );
\mem_reg_i_20__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => Q(0),
      I1 => mem_reg_33(0),
      I2 => mem_reg_32,
      I3 => mem_reg_34,
      O => ram1_wraddr(0)
    );
\mem_reg_i_21__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_39(2),
      O => ram1_data(15)
    );
\mem_reg_i_22__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_39(1),
      O => ram1_data(14)
    );
\mem_reg_i_23__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_39(0),
      O => ram1_data(13)
    );
\mem_reg_i_24__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_38(3),
      O => ram1_data(12)
    );
\mem_reg_i_25__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_38(2),
      O => ram1_data(11)
    );
\mem_reg_i_26__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_38(1),
      O => ram1_data(10)
    );
\mem_reg_i_27__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_38(0),
      O => ram1_data(9)
    );
\mem_reg_i_28__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_37(3),
      O => ram1_data(8)
    );
\mem_reg_i_29__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_37(2),
      O => ram1_data(7)
    );
\mem_reg_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => mem_reg_35(11),
      I1 => mem_reg_35(12),
      I2 => p_14_in,
      I3 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I4 => in_href_reg,
      I5 => mem_reg_32,
      O => ram1_rden
    );
\mem_reg_i_30__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_37(1),
      O => ram1_data(6)
    );
\mem_reg_i_31__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_37(0),
      O => ram1_data(5)
    );
\mem_reg_i_32__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => O(3),
      O => ram1_data(4)
    );
\mem_reg_i_33__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => O(2),
      O => ram1_data(3)
    );
\mem_reg_i_34__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => O(1),
      O => ram1_data(2)
    );
\mem_reg_i_35__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => O(0),
      O => ram1_data(1)
    );
\mem_reg_i_36__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"400040C0"
    )
        port map (
      I0 => mem_reg_36(0),
      I1 => mem_reg_34,
      I2 => mem_reg_32,
      I3 => CO(0),
      I4 => \^ram1_q\(0),
      O => ram1_data(0)
    );
\mem_reg_i_37__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_43(2),
      O => ram1_data(31)
    );
\mem_reg_i_38__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_43(1),
      O => ram1_data(30)
    );
\mem_reg_i_39__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_43(0),
      O => ram1_data(29)
    );
\mem_reg_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_44(8),
      I1 => mem_reg_32,
      I2 => mem_reg_35(8),
      O => ram1_rdaddr(8)
    );
\mem_reg_i_40__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_42(3),
      O => ram1_data(28)
    );
\mem_reg_i_41__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_42(2),
      O => ram1_data(27)
    );
\mem_reg_i_42__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_42(1),
      O => ram1_data(26)
    );
\mem_reg_i_43__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_42(0),
      O => ram1_data(25)
    );
\mem_reg_i_44__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_41(3),
      O => ram1_data(24)
    );
\mem_reg_i_45__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_41(2),
      O => ram1_data(23)
    );
\mem_reg_i_46__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_41(1),
      O => ram1_data(22)
    );
\mem_reg_i_47__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_41(0),
      O => ram1_data(21)
    );
\mem_reg_i_48__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_40(3),
      O => ram1_data(20)
    );
\mem_reg_i_49__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_40(2),
      O => ram1_data(19)
    );
\mem_reg_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_44(7),
      I1 => mem_reg_32,
      I2 => mem_reg_35(7),
      O => ram1_rdaddr(7)
    );
\mem_reg_i_50__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_40(1),
      O => ram1_data(18)
    );
\mem_reg_i_51__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_40(0),
      O => ram1_data(17)
    );
\mem_reg_i_52__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg_32,
      I1 => mem_reg_34,
      I2 => mem_reg_39(3),
      O => ram1_data(16)
    );
\mem_reg_i_53__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => cur_rden_r,
      I1 => mem_reg_34,
      I2 => mem_reg_32,
      O => ram1_wren
    );
\mem_reg_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_44(6),
      I1 => mem_reg_32,
      I2 => mem_reg_35(6),
      O => ram1_rdaddr(6)
    );
\mem_reg_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_44(5),
      I1 => mem_reg_32,
      I2 => mem_reg_35(5),
      O => ram1_rdaddr(5)
    );
\mem_reg_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_44(4),
      I1 => mem_reg_32,
      I2 => mem_reg_35(4),
      O => ram1_rdaddr(4)
    );
\mem_reg_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_44(3),
      I1 => mem_reg_32,
      I2 => mem_reg_35(3),
      O => ram1_rdaddr(3)
    );
\mem_reg_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mem_reg_44(2),
      I1 => mem_reg_32,
      I2 => mem_reg_35(2),
      O => ram1_rdaddr(2)
    );
\s00_axi_rdata[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(0),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(0),
      I4 => ram0_q_0(0),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_0
    );
\s00_axi_rdata[10]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(10),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(10),
      I4 => ram0_q_0(10),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_10
    );
\s00_axi_rdata[11]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(11),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(11),
      I4 => ram0_q_0(11),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_11
    );
\s00_axi_rdata[12]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(12),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(12),
      I4 => ram0_q_0(12),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_12
    );
\s00_axi_rdata[13]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(13),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(13),
      I4 => ram0_q_0(13),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_13
    );
\s00_axi_rdata[14]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(14),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(14),
      I4 => ram0_q_0(14),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_14
    );
\s00_axi_rdata[15]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(15),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(15),
      I4 => ram0_q_0(15),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_15
    );
\s00_axi_rdata[16]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(16),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(16),
      I4 => ram0_q_0(16),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_16
    );
\s00_axi_rdata[17]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(17),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(17),
      I4 => ram0_q_0(17),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_17
    );
\s00_axi_rdata[18]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(18),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(18),
      I4 => ram0_q_0(18),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_18
    );
\s00_axi_rdata[19]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(19),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(19),
      I4 => ram0_q_0(19),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_19
    );
\s00_axi_rdata[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(1),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(1),
      I4 => ram0_q_0(1),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_1
    );
\s00_axi_rdata[20]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(20),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(20),
      I4 => ram0_q_0(20),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_20
    );
\s00_axi_rdata[21]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(21),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(21),
      I4 => ram0_q_0(21),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_21
    );
\s00_axi_rdata[22]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(22),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(22),
      I4 => ram0_q_0(22),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_22
    );
\s00_axi_rdata[23]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(23),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(23),
      I4 => ram0_q_0(23),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_23
    );
\s00_axi_rdata[24]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(24),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(24),
      I4 => ram0_q_0(24),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_24
    );
\s00_axi_rdata[25]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(25),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(25),
      I4 => ram0_q_0(25),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_25
    );
\s00_axi_rdata[26]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(26),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(26),
      I4 => ram0_q_0(26),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_26
    );
\s00_axi_rdata[27]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(27),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(27),
      I4 => ram0_q_0(27),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_27
    );
\s00_axi_rdata[28]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(28),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(28),
      I4 => ram0_q_0(28),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_28
    );
\s00_axi_rdata[29]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(29),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(29),
      I4 => ram0_q_0(29),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_29
    );
\s00_axi_rdata[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(2),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(2),
      I4 => ram0_q_0(2),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_2
    );
\s00_axi_rdata[30]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(30),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(30),
      I4 => ram0_q_0(30),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_30
    );
\s00_axi_rdata[31]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(31),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(31),
      I4 => ram0_q_0(31),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_31
    );
\s00_axi_rdata[31]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mem_reg_35(9),
      I1 => mem_reg_35(10),
      I2 => mem_reg_32,
      O => \s00_axi_rdata[31]_INST_0_i_5_n_0\
    );
\s00_axi_rdata[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(3),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(3),
      I4 => ram0_q_0(3),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_3
    );
\s00_axi_rdata[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(4),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(4),
      I4 => ram0_q_0(4),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_4
    );
\s00_axi_rdata[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(5),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(5),
      I4 => ram0_q_0(5),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_5
    );
\s00_axi_rdata[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(6),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(6),
      I4 => ram0_q_0(6),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_6
    );
\s00_axi_rdata[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(7),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(7),
      I4 => ram0_q_0(7),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_7
    );
\s00_axi_rdata[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(8),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(8),
      I4 => ram0_q_0(8),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_8
    );
\s00_axi_rdata[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s00_axi_rdata[31]\,
      I1 => ram0_q(9),
      I2 => \s00_axi_rdata[31]_INST_0_i_5_n_0\,
      I3 => \^ram1_q\(9),
      I4 => ram0_q_0(9),
      I5 => \s00_axi_rdata[0]\,
      O => mem_reg_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_vid_mux is
  port (
    blc_href_o : out STD_LOGIC;
    blc_vsync_o : out STD_LOGIC;
    vsync_reg_reg_0 : out STD_LOGIC;
    odd_pix : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    in_href : in STD_LOGIC;
    pclk : in STD_LOGIC;
    \data_reg_reg[0]_0\ : in STD_LOGIC;
    in_vsync : in STD_LOGIC;
    prev_href : in STD_LOGIC;
    odd_line_reg : in STD_LOGIC;
    odd_pix_reg : in STD_LOGIC;
    \data_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_blc_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_vid_mux : entity is "vid_mux";
end design_1_xil_isp_lite_0_0_vid_mux;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_vid_mux is
  signal \^blc_href_o\ : STD_LOGIC;
  signal \^blc_vsync_o\ : STD_LOGIC;
  signal \data_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[8]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg[0]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \data_reg[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \data_reg[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \data_reg[3]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \data_reg[4]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \data_reg[5]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \data_reg[6]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \data_reg[7]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \odd_line_i_1__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \odd_pix_i_1__0\ : label is "soft_lutpair236";
begin
  blc_href_o <= \^blc_href_o\;
  blc_vsync_o <= \^blc_vsync_o\;
\data_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reg_reg[8]_0\(0),
      I1 => \data_reg_reg[8]_1\(0),
      I2 => s_blc_en,
      O => \data_reg[0]_i_1_n_0\
    );
\data_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reg_reg[8]_0\(1),
      I1 => \data_reg_reg[8]_1\(1),
      I2 => s_blc_en,
      O => \data_reg[1]_i_1_n_0\
    );
\data_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reg_reg[8]_0\(2),
      I1 => \data_reg_reg[8]_1\(2),
      I2 => s_blc_en,
      O => \data_reg[2]_i_1_n_0\
    );
\data_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reg_reg[8]_0\(3),
      I1 => \data_reg_reg[8]_1\(3),
      I2 => s_blc_en,
      O => \data_reg[3]_i_1_n_0\
    );
\data_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reg_reg[8]_0\(4),
      I1 => \data_reg_reg[8]_1\(4),
      I2 => s_blc_en,
      O => \data_reg[4]_i_1_n_0\
    );
\data_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reg_reg[8]_0\(5),
      I1 => \data_reg_reg[8]_1\(5),
      I2 => s_blc_en,
      O => \data_reg[5]_i_1_n_0\
    );
\data_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reg_reg[8]_0\(6),
      I1 => \data_reg_reg[8]_1\(6),
      I2 => s_blc_en,
      O => \data_reg[6]_i_1_n_0\
    );
\data_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reg_reg[8]_0\(7),
      I1 => \data_reg_reg[8]_1\(7),
      I2 => s_blc_en,
      O => \data_reg[7]_i_1_n_0\
    );
\data_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \data_reg_reg[8]_0\(8),
      I1 => \data_reg_reg[8]_1\(8),
      I2 => s_blc_en,
      O => \data_reg[8]_i_1_n_0\
    );
\data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[0]_i_1_n_0\,
      Q => Q(0)
    );
\data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[1]_i_1_n_0\,
      Q => Q(1)
    );
\data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[2]_i_1_n_0\,
      Q => Q(2)
    );
\data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[3]_i_1_n_0\,
      Q => Q(3)
    );
\data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[4]_i_1_n_0\,
      Q => Q(4)
    );
\data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[5]_i_1_n_0\,
      Q => Q(5)
    );
\data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[6]_i_1_n_0\,
      Q => Q(6)
    );
\data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[7]_i_1_n_0\,
      Q => Q(7)
    );
\data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[8]_i_1_n_0\,
      Q => Q(8)
    );
href_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => in_href,
      Q => \^blc_href_o\
    );
\odd_line_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4510"
    )
        port map (
      I0 => \^blc_vsync_o\,
      I1 => \^blc_href_o\,
      I2 => prev_href,
      I3 => odd_line_reg,
      O => vsync_reg_reg_0
    );
\odd_pix_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^blc_href_o\,
      I1 => odd_pix_reg,
      O => odd_pix
    );
vsync_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => in_vsync,
      Q => \^blc_vsync_o\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_vid_mux_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    vsync_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_dgain_gain_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_dgain_gain_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_dgain_gain_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_dgain_gain_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \s_dgain_gain_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_dgain_gain_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_dgain_gain_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_dgain_gain_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \s_dgain_gain_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \s_dgain_gain_reg[7]\ : out STD_LOGIC;
    \data_reg_reg[5]_0\ : out STD_LOGIC;
    \data_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \s_dgain_gain_reg[7]_0\ : out STD_LOGIC;
    \data_reg_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_dgain_gain_reg[4]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg_reg[2]_1\ : out STD_LOGIC;
    \data_reg_reg[3]_0\ : out STD_LOGIC;
    \data_reg_reg[4]_0\ : out STD_LOGIC;
    \data_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_reg[0]_0\ : out STD_LOGIC;
    in_href : in STD_LOGIC;
    pclk : in STD_LOGIC;
    vsync_reg_reg_1 : in STD_LOGIC;
    in_vsync : in STD_LOGIC;
    \data_0_reg[16]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_0_reg[14]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_0_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    bnr_href : in STD_LOGIC;
    \data_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_reg_reg[8]_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_bnr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_vid_mux_0 : entity is "vid_mux";
end design_1_xil_isp_lite_0_0_vid_mux_0;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_vid_mux_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \data_0[10]_i_27_n_0\ : STD_LOGIC;
  signal \data_0[10]_i_28_n_0\ : STD_LOGIC;
  signal \data_0[10]_i_29_n_0\ : STD_LOGIC;
  signal \data_0[10]_i_30_n_0\ : STD_LOGIC;
  signal \data_0[14]_i_10_n_0\ : STD_LOGIC;
  signal \data_0[14]_i_11_n_0\ : STD_LOGIC;
  signal \data_0[14]_i_16_n_0\ : STD_LOGIC;
  signal \data_0[14]_i_17_n_0\ : STD_LOGIC;
  signal \data_0[14]_i_18_n_0\ : STD_LOGIC;
  signal \data_0[14]_i_20_n_0\ : STD_LOGIC;
  signal \data_0[14]_i_29_n_0\ : STD_LOGIC;
  signal \data_0[16]_i_14_n_0\ : STD_LOGIC;
  signal \data_0[16]_i_5_n_0\ : STD_LOGIC;
  signal \data_0[3]_i_10_n_0\ : STD_LOGIC;
  signal \data_0[6]_i_24_n_0\ : STD_LOGIC;
  signal \data_0[6]_i_25_n_0\ : STD_LOGIC;
  signal \data_0[6]_i_26_n_0\ : STD_LOGIC;
  signal \data_0[6]_i_27_n_0\ : STD_LOGIC;
  signal \data_0[6]_i_28_n_0\ : STD_LOGIC;
  signal \data_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \^data_reg_reg[5]_0\ : STD_LOGIC;
  signal \^data_reg_reg[6]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_dgain_gain_reg[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_dgain_gain_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_dgain_gain_reg[5]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s_dgain_gain_reg[5]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_dgain_gain_reg[7]\ : STD_LOGIC;
  signal \^s_dgain_gain_reg[7]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_0[10]_i_14\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \data_0[10]_i_16\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \data_0[10]_i_17\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \data_0[10]_i_27\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \data_0[10]_i_28\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \data_0[10]_i_29\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \data_0[10]_i_30\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \data_0[14]_i_11\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \data_0[14]_i_12\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \data_0[14]_i_16\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \data_0[14]_i_17\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \data_0[14]_i_18\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \data_0[14]_i_19\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \data_0[14]_i_20\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \data_0[14]_i_21\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \data_0[14]_i_29\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \data_0[16]_i_14\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \data_0[16]_i_5\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \data_0[16]_i_7\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \data_0[6]_i_24\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \data_0[6]_i_25\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \data_0[6]_i_26\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \data_0[6]_i_27\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \data_0[6]_i_28\ : label is "soft_lutpair245";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \data_reg_reg[5]_0\ <= \^data_reg_reg[5]_0\;
  \data_reg_reg[6]_0\(2 downto 0) <= \^data_reg_reg[6]_0\(2 downto 0);
  \s_dgain_gain_reg[2]\(3 downto 0) <= \^s_dgain_gain_reg[2]\(3 downto 0);
  \s_dgain_gain_reg[2]_0\(2 downto 0) <= \^s_dgain_gain_reg[2]_0\(2 downto 0);
  \s_dgain_gain_reg[5]\(3 downto 0) <= \^s_dgain_gain_reg[5]\(3 downto 0);
  \s_dgain_gain_reg[5]_0\(2 downto 0) <= \^s_dgain_gain_reg[5]_0\(2 downto 0);
  \s_dgain_gain_reg[7]\ <= \^s_dgain_gain_reg[7]\;
  \s_dgain_gain_reg[7]_0\ <= \^s_dgain_gain_reg[7]_0\;
\data_0[10]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \data_0_reg[16]\(6),
      O => \data_reg_reg[3]_0\
    );
\data_0[10]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \data_0_reg[16]\(6),
      O => \data_reg_reg[2]_1\
    );
\data_0[10]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_0_reg[16]\(7),
      O => \data_reg_reg[0]_0\
    );
\data_0[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_0_reg[16]\(5),
      I1 => \^q\(4),
      I2 => \data_0_reg[16]\(4),
      I3 => \^q\(5),
      I4 => \data_0_reg[16]\(3),
      I5 => \^q\(6),
      O => \^s_dgain_gain_reg[5]\(3)
    );
\data_0[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_0_reg[16]\(5),
      I1 => \^q\(3),
      I2 => \data_0_reg[16]\(4),
      I3 => \^q\(4),
      I4 => \data_0_reg[16]\(3),
      I5 => \^q\(5),
      O => \^s_dgain_gain_reg[5]\(2)
    );
\data_0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_0_reg[16]\(5),
      I1 => \^q\(2),
      I2 => \data_0_reg[16]\(4),
      I3 => \^q\(3),
      I4 => \data_0_reg[16]\(3),
      I5 => \^q\(4),
      O => \^s_dgain_gain_reg[5]\(1)
    );
\data_0[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_0_reg[16]\(5),
      I1 => \^q\(1),
      I2 => \data_0_reg[16]\(4),
      I3 => \^q\(2),
      I4 => \data_0_reg[16]\(3),
      I5 => \^q\(3),
      O => \^s_dgain_gain_reg[5]\(0)
    );
\data_0[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^s_dgain_gain_reg[5]\(3),
      I1 => \data_0_reg[16]\(4),
      I2 => \^q\(6),
      I3 => \data_0[10]_i_27_n_0\,
      I4 => \^q\(7),
      I5 => \data_0_reg[16]\(3),
      O => \s_dgain_gain_reg[4]\(3)
    );
\data_0[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^s_dgain_gain_reg[5]\(2),
      I1 => \data_0_reg[16]\(4),
      I2 => \^q\(5),
      I3 => \data_0[10]_i_28_n_0\,
      I4 => \^q\(6),
      I5 => \data_0_reg[16]\(3),
      O => \s_dgain_gain_reg[4]\(2)
    );
\data_0[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^s_dgain_gain_reg[5]\(1),
      I1 => \data_0_reg[16]\(4),
      I2 => \^q\(4),
      I3 => \data_0[10]_i_29_n_0\,
      I4 => \^q\(5),
      I5 => \data_0_reg[16]\(3),
      O => \s_dgain_gain_reg[4]\(1)
    );
\data_0[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^s_dgain_gain_reg[5]\(0),
      I1 => \data_0_reg[16]\(4),
      I2 => \^q\(3),
      I3 => \data_0[10]_i_30_n_0\,
      I4 => \^q\(4),
      I5 => \data_0_reg[16]\(3),
      O => \s_dgain_gain_reg[4]\(0)
    );
\data_0[10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(5),
      I1 => \data_0_reg[16]\(5),
      O => \data_0[10]_i_27_n_0\
    );
\data_0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(4),
      I1 => \data_0_reg[16]\(5),
      O => \data_0[10]_i_28_n_0\
    );
\data_0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \data_0_reg[16]\(5),
      O => \data_0[10]_i_29_n_0\
    );
\data_0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \data_0_reg[16]\(5),
      O => \data_0[10]_i_30_n_0\
    );
\data_0[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(7),
      I1 => \data_0_reg[16]\(6),
      O => \data_0[14]_i_10_n_0\
    );
\data_0[14]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => O(0),
      I1 => CO(0),
      I2 => \data_0_reg[16]\(7),
      I3 => \^q\(4),
      O => \data_0[14]_i_11_n_0\
    );
\data_0[14]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \data_0_reg[16]\(7),
      I1 => \^q\(4),
      I2 => O(0),
      I3 => CO(0),
      O => \^s_dgain_gain_reg[7]\
    );
\data_0[14]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \data_0_reg[16]\(7),
      I1 => \^q\(7),
      I2 => \data_0_reg[16]_0\(0),
      O => \data_0[14]_i_16_n_0\
    );
\data_0[14]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(6),
      I1 => \data_0_reg[16]\(6),
      O => \data_0[14]_i_17_n_0\
    );
\data_0[14]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A959595"
    )
        port map (
      I0 => O(2),
      I1 => \^q\(6),
      I2 => \data_0_reg[16]\(7),
      I3 => \data_0_reg[16]\(6),
      I4 => \^q\(7),
      O => \data_0[14]_i_18_n_0\
    );
\data_0[14]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(5),
      I1 => \data_0_reg[16]\(6),
      O => \^data_reg_reg[5]_0\
    );
\data_0[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \data_0[14]_i_10_n_0\,
      I1 => O(2),
      I2 => \^q\(6),
      I3 => \data_0_reg[16]\(7),
      I4 => O(1),
      I5 => \^q\(5),
      O => \^data_reg_reg[6]_0\(2)
    );
\data_0[14]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \data_0_reg[16]\(7),
      I1 => \^q\(5),
      I2 => O(1),
      O => \data_0[14]_i_20_n_0\
    );
\data_0[14]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(4),
      I1 => \data_0_reg[16]\(6),
      O => \data_reg_reg[4]_0\
    );
\data_0[14]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_0_reg[16]\(2),
      I1 => \^q\(7),
      I2 => \data_0_reg[16]\(1),
      I3 => \^q\(8),
      O => \^s_dgain_gain_reg[2]_0\(2)
    );
\data_0[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_0_reg[16]\(2),
      I1 => \^q\(6),
      I2 => \data_0_reg[16]\(1),
      I3 => \^q\(7),
      I4 => \data_0_reg[16]\(0),
      I5 => \^q\(8),
      O => \^s_dgain_gain_reg[2]_0\(1)
    );
\data_0[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_0_reg[16]\(2),
      I1 => \^q\(5),
      I2 => \data_0_reg[16]\(1),
      I3 => \^q\(6),
      I4 => \data_0_reg[16]\(0),
      I5 => \^q\(7),
      O => \^s_dgain_gain_reg[2]_0\(0)
    );
\data_0[14]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_0_reg[16]\(1),
      I1 => \^q\(7),
      I2 => \data_0_reg[16]\(2),
      I3 => \^q\(8),
      O => \s_dgain_gain_reg[1]_0\(1)
    );
\data_0[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^s_dgain_gain_reg[2]_0\(0),
      I1 => \data_0_reg[16]\(1),
      I2 => \^q\(7),
      I3 => \data_0[14]_i_29_n_0\,
      I4 => \^q\(8),
      I5 => \data_0_reg[16]\(0),
      O => \s_dgain_gain_reg[1]_0\(0)
    );
\data_0[14]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(6),
      I1 => \data_0_reg[16]\(2),
      O => \data_0[14]_i_29_n_0\
    );
\data_0[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF8F8F808808080"
    )
        port map (
      I0 => \data_0_reg[16]\(6),
      I1 => \^q\(6),
      I2 => O(1),
      I3 => \^q\(5),
      I4 => \data_0_reg[16]\(7),
      I5 => \data_0[14]_i_11_n_0\,
      O => \^data_reg_reg[6]_0\(1)
    );
\data_0[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \data_0_reg[16]\(6),
      I1 => \^q\(5),
      I2 => \^s_dgain_gain_reg[7]\,
      I3 => \data_0_reg[14]\,
      O => \^data_reg_reg[6]_0\(0)
    );
\data_0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \^data_reg_reg[6]_0\(2),
      I1 => \data_0[14]_i_16_n_0\,
      I2 => \data_0_reg[16]\(6),
      I3 => \^q\(8),
      I4 => \^s_dgain_gain_reg[7]_0\,
      O => \s_dgain_gain_reg[6]\(2)
    );
\data_0[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2B4B4B4B42D2D2D"
    )
        port map (
      I0 => \data_0[14]_i_11_n_0\,
      I1 => \data_0[14]_i_17_n_0\,
      I2 => \data_0[14]_i_18_n_0\,
      I3 => \data_0_reg[16]\(7),
      I4 => \^q\(5),
      I5 => O(1),
      O => \s_dgain_gain_reg[6]\(1)
    );
\data_0[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \data_0_reg[14]\,
      I1 => \^s_dgain_gain_reg[7]\,
      I2 => \^data_reg_reg[5]_0\,
      I3 => \data_0[14]_i_20_n_0\,
      I4 => \data_0[14]_i_17_n_0\,
      I5 => \data_0[14]_i_11_n_0\,
      O => \s_dgain_gain_reg[6]\(0)
    );
\data_0[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_0_reg[16]\(5),
      I1 => \^q\(5),
      I2 => \data_0_reg[16]\(4),
      I3 => \^q\(6),
      I4 => \data_0_reg[16]\(3),
      I5 => \^q\(7),
      O => \^s_dgain_gain_reg[5]_0\(0)
    );
\data_0[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \data_0_reg[16]\(4),
      I1 => \^q\(7),
      I2 => \data_0_reg[16]\(5),
      I3 => \^q\(8),
      O => \s_dgain_gain_reg[4]_0\(1)
    );
\data_0[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^s_dgain_gain_reg[5]_0\(0),
      I1 => \data_0_reg[16]\(4),
      I2 => \^q\(7),
      I3 => \data_0[16]_i_14_n_0\,
      I4 => \^q\(8),
      I5 => \data_0_reg[16]\(3),
      O => \s_dgain_gain_reg[4]_0\(0)
    );
\data_0[16]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(6),
      I1 => \data_0_reg[16]\(5),
      O => \data_0[16]_i_14_n_0\
    );
\data_0[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \data_0[16]_i_5_n_0\,
      I1 => \data_0_reg[16]_0\(0),
      I2 => \^q\(7),
      I3 => \data_0_reg[16]\(7),
      I4 => O(2),
      I5 => \^q\(6),
      O => \data_reg_reg[7]_0\(0)
    );
\data_0[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \data_0_reg[16]_0\(0),
      I2 => \^q\(7),
      I3 => \data_0_reg[16]\(7),
      O => \data_reg_reg[8]_0\(0)
    );
\data_0[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(8),
      I1 => \data_0_reg[16]\(6),
      O => \data_0[16]_i_5_n_0\
    );
\data_0[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \data_0_reg[16]\(7),
      I1 => \^q\(6),
      I2 => O(2),
      O => \^s_dgain_gain_reg[7]_0\
    );
\data_0[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_0_reg[16]\(5),
      I1 => \^q\(7),
      I2 => \data_0_reg[16]\(4),
      I3 => \^q\(8),
      O => \^s_dgain_gain_reg[5]_0\(2)
    );
\data_0[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_0_reg[16]\(5),
      I1 => \^q\(6),
      I2 => \data_0_reg[16]\(4),
      I3 => \^q\(7),
      I4 => \data_0_reg[16]\(3),
      I5 => \^q\(8),
      O => \^s_dgain_gain_reg[5]_0\(1)
    );
\data_0[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \data_0_reg[16]\(3),
      O => \data_0[3]_i_10_n_0\
    );
\data_0[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_0_reg[16]\(4),
      I1 => \^q\(2),
      I2 => \data_0_reg[16]\(5),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \data_0_reg[16]\(3),
      O => \s_dgain_gain_reg[4]_1\(1)
    );
\data_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_0_reg[16]\(3),
      I1 => \^q\(1),
      O => \s_dgain_gain_reg[4]_1\(0)
    );
\data_0[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^q\(2),
      I1 => \data_0[3]_i_10_n_0\,
      I2 => \^q\(1),
      I3 => \data_0_reg[16]\(4),
      I4 => \^q\(0),
      I5 => \data_0_reg[16]\(5),
      O => \data_reg_reg[2]_0\(3)
    );
\data_0[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_0_reg[16]\(5),
      I2 => \^q\(1),
      I3 => \data_0_reg[16]\(4),
      I4 => \data_0_reg[16]\(3),
      I5 => \^q\(2),
      O => \data_reg_reg[2]_0\(2)
    );
\data_0[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_0_reg[16]\(3),
      I1 => \^q\(1),
      I2 => \data_0_reg[16]\(4),
      I3 => \^q\(0),
      O => \data_reg_reg[2]_0\(1)
    );
\data_0[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_0_reg[16]\(3),
      O => \data_reg_reg[2]_0\(0)
    );
\data_0[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_0_reg[16]\(2),
      I1 => \^q\(3),
      I2 => \data_0_reg[16]\(1),
      I3 => \^q\(4),
      I4 => \data_0_reg[16]\(0),
      I5 => \^q\(5),
      O => \^s_dgain_gain_reg[2]\(2)
    );
\data_0[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_0_reg[16]\(2),
      I1 => \^q\(2),
      I2 => \data_0_reg[16]\(1),
      I3 => \^q\(3),
      I4 => \data_0_reg[16]\(0),
      I5 => \^q\(4),
      O => \^s_dgain_gain_reg[2]\(1)
    );
\data_0[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_0_reg[16]\(2),
      I1 => \^q\(1),
      I2 => \data_0_reg[16]\(1),
      I3 => \^q\(2),
      I4 => \data_0_reg[16]\(0),
      I5 => \^q\(3),
      O => \^s_dgain_gain_reg[2]\(0)
    );
\data_0[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^s_dgain_gain_reg[2]\(3),
      I1 => \data_0_reg[16]\(1),
      I2 => \^q\(6),
      I3 => \data_0[6]_i_24_n_0\,
      I4 => \^q\(7),
      I5 => \data_0_reg[16]\(0),
      O => \s_dgain_gain_reg[1]\(3)
    );
\data_0[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^s_dgain_gain_reg[2]\(2),
      I1 => \data_0_reg[16]\(1),
      I2 => \^q\(5),
      I3 => \data_0[6]_i_25_n_0\,
      I4 => \^q\(6),
      I5 => \data_0_reg[16]\(0),
      O => \s_dgain_gain_reg[1]\(2)
    );
\data_0[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^s_dgain_gain_reg[2]\(1),
      I1 => \data_0_reg[16]\(1),
      I2 => \^q\(4),
      I3 => \data_0[6]_i_26_n_0\,
      I4 => \^q\(5),
      I5 => \data_0_reg[16]\(0),
      O => \s_dgain_gain_reg[1]\(1)
    );
\data_0[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^s_dgain_gain_reg[2]\(0),
      I1 => \data_0_reg[16]\(1),
      I2 => \^q\(3),
      I3 => \data_0[6]_i_27_n_0\,
      I4 => \^q\(4),
      I5 => \data_0_reg[16]\(0),
      O => \s_dgain_gain_reg[1]\(0)
    );
\data_0[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \data_0_reg[16]\(1),
      I1 => \^q\(2),
      I2 => \data_0_reg[16]\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \data_0_reg[16]\(0),
      O => DI(1)
    );
\data_0[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_0_reg[16]\(0),
      I1 => \^q\(1),
      O => DI(0)
    );
\data_0[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \^q\(2),
      I1 => \data_0[6]_i_28_n_0\,
      I2 => \^q\(1),
      I3 => \data_0_reg[16]\(1),
      I4 => \^q\(0),
      I5 => \data_0_reg[16]\(2),
      O => S(3)
    );
\data_0[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_0_reg[16]\(2),
      I2 => \^q\(1),
      I3 => \data_0_reg[16]\(1),
      I4 => \data_0_reg[16]\(0),
      I5 => \^q\(2),
      O => S(2)
    );
\data_0[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \data_0_reg[16]\(0),
      I1 => \^q\(1),
      I2 => \data_0_reg[16]\(1),
      I3 => \^q\(0),
      O => S(1)
    );
\data_0[6]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_0_reg[16]\(0),
      O => S(0)
    );
\data_0[6]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(5),
      I1 => \data_0_reg[16]\(2),
      O => \data_0[6]_i_24_n_0\
    );
\data_0[6]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(4),
      I1 => \data_0_reg[16]\(2),
      O => \data_0[6]_i_25_n_0\
    );
\data_0[6]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \data_0_reg[16]\(2),
      O => \data_0[6]_i_26_n_0\
    );
\data_0[6]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \data_0_reg[16]\(2),
      O => \data_0[6]_i_27_n_0\
    );
\data_0[6]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \data_0_reg[16]\(0),
      O => \data_0[6]_i_28_n_0\
    );
\data_0[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \data_0_reg[16]\(2),
      I1 => \^q\(4),
      I2 => \data_0_reg[16]\(1),
      I3 => \^q\(5),
      I4 => \data_0_reg[16]\(0),
      I5 => \^q\(6),
      O => \^s_dgain_gain_reg[2]\(3)
    );
\data_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => bnr_href,
      I1 => \data_reg_reg[8]_1\(0),
      I2 => \data_reg_reg[8]_2\(0),
      I3 => s_bnr_en,
      O => \data_reg[0]_i_1_n_0\
    );
\data_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => bnr_href,
      I1 => \data_reg_reg[8]_1\(1),
      I2 => \data_reg_reg[8]_2\(1),
      I3 => s_bnr_en,
      O => \data_reg[1]_i_1_n_0\
    );
\data_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => bnr_href,
      I1 => \data_reg_reg[8]_1\(2),
      I2 => \data_reg_reg[8]_2\(2),
      I3 => s_bnr_en,
      O => \data_reg[2]_i_1_n_0\
    );
\data_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => bnr_href,
      I1 => \data_reg_reg[8]_1\(3),
      I2 => \data_reg_reg[8]_2\(3),
      I3 => s_bnr_en,
      O => \data_reg[3]_i_1_n_0\
    );
\data_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => bnr_href,
      I1 => \data_reg_reg[8]_1\(4),
      I2 => \data_reg_reg[8]_2\(4),
      I3 => s_bnr_en,
      O => \data_reg[4]_i_1_n_0\
    );
\data_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => bnr_href,
      I1 => \data_reg_reg[8]_1\(5),
      I2 => \data_reg_reg[8]_2\(5),
      I3 => s_bnr_en,
      O => \data_reg[5]_i_1_n_0\
    );
\data_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => bnr_href,
      I1 => \data_reg_reg[8]_1\(6),
      I2 => \data_reg_reg[8]_2\(6),
      I3 => s_bnr_en,
      O => \data_reg[6]_i_1_n_0\
    );
\data_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => bnr_href,
      I1 => \data_reg_reg[8]_1\(7),
      I2 => \data_reg_reg[8]_2\(7),
      I3 => s_bnr_en,
      O => \data_reg[7]_i_1_n_0\
    );
\data_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => bnr_href,
      I1 => \data_reg_reg[8]_1\(8),
      I2 => \data_reg_reg[8]_2\(8),
      I3 => s_bnr_en,
      O => \data_reg[8]_i_1_n_0\
    );
\data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => vsync_reg_reg_1,
      D => \data_reg[0]_i_1_n_0\,
      Q => \^q\(0)
    );
\data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => vsync_reg_reg_1,
      D => \data_reg[1]_i_1_n_0\,
      Q => \^q\(1)
    );
\data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => vsync_reg_reg_1,
      D => \data_reg[2]_i_1_n_0\,
      Q => \^q\(2)
    );
\data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => vsync_reg_reg_1,
      D => \data_reg[3]_i_1_n_0\,
      Q => \^q\(3)
    );
\data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => vsync_reg_reg_1,
      D => \data_reg[4]_i_1_n_0\,
      Q => \^q\(4)
    );
\data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => vsync_reg_reg_1,
      D => \data_reg[5]_i_1_n_0\,
      Q => \^q\(5)
    );
\data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => vsync_reg_reg_1,
      D => \data_reg[6]_i_1_n_0\,
      Q => \^q\(6)
    );
\data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => vsync_reg_reg_1,
      D => \data_reg[7]_i_1_n_0\,
      Q => \^q\(7)
    );
\data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => vsync_reg_reg_1,
      D => \data_reg[8]_i_1_n_0\,
      Q => \^q\(8)
    );
href_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => vsync_reg_reg_1,
      D => in_href,
      Q => D(0)
    );
vsync_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => vsync_reg_reg_1,
      D => in_vsync,
      Q => vsync_reg_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_vid_mux_3 is
  port (
    dgain_href_o : out STD_LOGIC;
    dgain_vsync_o : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rden : out STD_LOGIC;
    href_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    vsync_reg_reg_0 : out STD_LOGIC;
    rdaddr : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    href_reg_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    href_reg_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_flip_trigger_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_flip_trigger_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    prev_flip_trigger_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    vsync_reg_reg_1 : out STD_LOGIC;
    vsync_reg_reg_2 : out STD_LOGIC;
    odd_pix : out STD_LOGIC;
    href_reg_reg_3 : out STD_LOGIC;
    in_href : in STD_LOGIC;
    pclk : in STD_LOGIC;
    \data_reg_reg[0]_0\ : in STD_LOGIC;
    in_vsync : in STD_LOGIC;
    prev_vsync : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    mem_reg_1_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_14_in : in STD_LOGIC;
    prev_href : in STD_LOGIC;
    \pix_idx_reg__0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \pix_idx_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prev_href_0 : in STD_LOGIC;
    odd_line_reg_rep : in STD_LOGIC;
    odd_pix_reg_rep : in STD_LOGIC;
    \data_reg_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_reg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_dgain_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_vid_mux_3 : entity is "vid_mux";
end design_1_xil_isp_lite_0_0_vid_mux_3;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_vid_mux_3 is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \data_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \^dgain_href_o\ : STD_LOGIC;
  signal \^dgain_vsync_o\ : STD_LOGIC;
  signal \pix_idx[0]_i_2_n_0\ : STD_LOGIC;
  signal \pix_idx[0]_i_3_n_0\ : STD_LOGIC;
  signal \pix_idx[0]_i_4_n_0\ : STD_LOGIC;
  signal \pix_idx[4]_i_2_n_0\ : STD_LOGIC;
  signal \pix_idx[4]_i_3_n_0\ : STD_LOGIC;
  signal \pix_idx[4]_i_4_n_0\ : STD_LOGIC;
  signal \pix_idx[4]_i_5_n_0\ : STD_LOGIC;
  signal \pix_idx[8]_i_2_n_0\ : STD_LOGIC;
  signal \pix_idx[8]_i_3_n_0\ : STD_LOGIC;
  signal \pix_idx[8]_i_4_n_0\ : STD_LOGIC;
  signal \pix_idx[8]_i_5_n_0\ : STD_LOGIC;
  signal \pix_idx_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \pix_idx_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \pix_idx_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \pix_idx_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \pix_idx_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pix_idx_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pix_idx_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pix_idx_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pix_idx_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pix_idx_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pix_idx_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_sum[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_sum[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_sum[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_sum[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum[4]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum[4]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum[4]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum[4]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_sum[4]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_sum[4]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_sum[4]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_sum[8]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum[8]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_sum_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_pix_idx_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of done_i_1 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \line_idx[10]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \odd_line_i_1__2\ : label is "soft_lutpair253";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \pix_idx_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pix_idx_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pix_idx_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \tmp_cnt[0]_i_7\ : label is "soft_lutpair254";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  dgain_href_o <= \^dgain_href_o\;
  dgain_vsync_o <= \^dgain_vsync_o\;
\data_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \data_reg_reg[0]_1\(0),
      I1 => \data_reg_reg[8]_0\(0),
      I2 => \data_reg_reg[8]_1\(0),
      I3 => s_dgain_en,
      O => \data_reg[0]_i_1_n_0\
    );
\data_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \data_reg_reg[0]_1\(0),
      I1 => \data_reg_reg[8]_0\(1),
      I2 => \data_reg_reg[8]_1\(1),
      I3 => s_dgain_en,
      O => \data_reg[1]_i_1_n_0\
    );
\data_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \data_reg_reg[0]_1\(0),
      I1 => \data_reg_reg[8]_0\(2),
      I2 => \data_reg_reg[8]_1\(2),
      I3 => s_dgain_en,
      O => \data_reg[2]_i_1_n_0\
    );
\data_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \data_reg_reg[0]_1\(0),
      I1 => \data_reg_reg[8]_0\(3),
      I2 => \data_reg_reg[8]_1\(3),
      I3 => s_dgain_en,
      O => \data_reg[3]_i_1_n_0\
    );
\data_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \data_reg_reg[0]_1\(0),
      I1 => \data_reg_reg[8]_0\(4),
      I2 => \data_reg_reg[8]_1\(4),
      I3 => s_dgain_en,
      O => \data_reg[4]_i_1_n_0\
    );
\data_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \data_reg_reg[0]_1\(0),
      I1 => \data_reg_reg[8]_0\(5),
      I2 => \data_reg_reg[8]_1\(5),
      I3 => s_dgain_en,
      O => \data_reg[5]_i_1_n_0\
    );
\data_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \data_reg_reg[0]_1\(0),
      I1 => \data_reg_reg[8]_0\(6),
      I2 => \data_reg_reg[8]_1\(6),
      I3 => s_dgain_en,
      O => \data_reg[6]_i_1_n_0\
    );
\data_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \data_reg_reg[0]_1\(0),
      I1 => \data_reg_reg[8]_0\(7),
      I2 => \data_reg_reg[8]_1\(7),
      I3 => s_dgain_en,
      O => \data_reg[7]_i_1_n_0\
    );
\data_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \data_reg_reg[0]_1\(0),
      I1 => \data_reg_reg[8]_0\(8),
      I2 => \data_reg_reg[8]_1\(8),
      I3 => s_dgain_en,
      O => \data_reg[8]_i_1_n_0\
    );
\data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[0]_i_1_n_0\,
      Q => \^q\(0)
    );
\data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[1]_i_1_n_0\,
      Q => \^q\(1)
    );
\data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[2]_i_1_n_0\,
      Q => \^q\(2)
    );
\data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[3]_i_1_n_0\,
      Q => \^q\(3)
    );
\data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[4]_i_1_n_0\,
      Q => \^q\(4)
    );
\data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[5]_i_1_n_0\,
      Q => \^q\(5)
    );
\data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[6]_i_1_n_0\,
      Q => \^q\(6)
    );
\data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[7]_i_1_n_0\,
      Q => \^q\(7)
    );
\data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => \data_reg[8]_i_1_n_0\,
      Q => \^q\(8)
    );
done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dgain_vsync_o\,
      I1 => prev_vsync,
      O => E(0)
    );
href_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => in_href,
      Q => \^dgain_href_o\
    );
\line_idx[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^dgain_href_o\,
      I1 => prev_href,
      I2 => \^dgain_vsync_o\,
      O => href_reg_reg_0(0)
    );
mem_reg_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => mem_reg_1,
      I2 => mem_reg_1_0(8),
      O => rdaddr(8)
    );
mem_reg_0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => mem_reg_1,
      I2 => mem_reg_1_0(7),
      O => rdaddr(7)
    );
mem_reg_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => mem_reg_1,
      I2 => mem_reg_1_0(6),
      O => rdaddr(6)
    );
mem_reg_0_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => mem_reg_1,
      I2 => mem_reg_1_0(5),
      O => rdaddr(5)
    );
mem_reg_0_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => mem_reg_1,
      I2 => mem_reg_1_0(4),
      O => rdaddr(4)
    );
mem_reg_0_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => mem_reg_1,
      I2 => mem_reg_1_0(3),
      O => rdaddr(3)
    );
mem_reg_0_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => mem_reg_1,
      I2 => mem_reg_1_0(2),
      O => rdaddr(2)
    );
mem_reg_0_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => mem_reg_1,
      I2 => mem_reg_1_0(1),
      O => rdaddr(1)
    );
mem_reg_0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => mem_reg_1,
      I2 => mem_reg_1_0(0),
      O => rdaddr(0)
    );
mem_reg_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^dgain_href_o\,
      I1 => mem_reg_1,
      I2 => mem_reg_1_0(10),
      I3 => mem_reg_1_0(9),
      I4 => p_14_in,
      O => rden
    );
\odd_line_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4510"
    )
        port map (
      I0 => \^dgain_vsync_o\,
      I1 => \^dgain_href_o\,
      I2 => prev_href_0,
      I3 => odd_line_reg_rep,
      O => vsync_reg_reg_1
    );
odd_line_rep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4510"
    )
        port map (
      I0 => \^dgain_vsync_o\,
      I1 => \^dgain_href_o\,
      I2 => prev_href_0,
      I3 => odd_line_reg_rep,
      O => vsync_reg_reg_2
    );
\odd_pix_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dgain_href_o\,
      I1 => odd_pix_reg_rep,
      O => odd_pix
    );
odd_pix_rep_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dgain_href_o\,
      I1 => odd_pix_reg_rep,
      O => href_reg_reg_3
    );
\pix_idx[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dgain_href_o\,
      I1 => \pix_idx_reg__0\(2),
      O => \pix_idx[0]_i_2_n_0\
    );
\pix_idx[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dgain_href_o\,
      I1 => \pix_idx_reg__0\(1),
      O => \pix_idx[0]_i_3_n_0\
    );
\pix_idx[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dgain_href_o\,
      I1 => \pix_idx_reg__0\(0),
      O => \pix_idx[0]_i_4_n_0\
    );
\pix_idx[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dgain_href_o\,
      I1 => \pix_idx_reg__0\(6),
      O => \pix_idx[4]_i_2_n_0\
    );
\pix_idx[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dgain_href_o\,
      I1 => \pix_idx_reg__0\(5),
      O => \pix_idx[4]_i_3_n_0\
    );
\pix_idx[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dgain_href_o\,
      I1 => \pix_idx_reg__0\(4),
      O => \pix_idx[4]_i_4_n_0\
    );
\pix_idx[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dgain_href_o\,
      I1 => \pix_idx_reg__0\(3),
      O => \pix_idx[4]_i_5_n_0\
    );
\pix_idx[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dgain_href_o\,
      I1 => \pix_idx_reg__0\(10),
      O => \pix_idx[8]_i_2_n_0\
    );
\pix_idx[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dgain_href_o\,
      I1 => \pix_idx_reg__0\(9),
      O => \pix_idx[8]_i_3_n_0\
    );
\pix_idx[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dgain_href_o\,
      I1 => \pix_idx_reg__0\(8),
      O => \pix_idx[8]_i_4_n_0\
    );
\pix_idx[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dgain_href_o\,
      I1 => \pix_idx_reg__0\(7),
      O => \pix_idx[8]_i_5_n_0\
    );
\pix_idx_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pix_idx_reg[0]_i_1_n_0\,
      CO(2) => \pix_idx_reg[0]_i_1_n_1\,
      CO(1) => \pix_idx_reg[0]_i_1_n_2\,
      CO(0) => \pix_idx_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^dgain_href_o\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \pix_idx[0]_i_2_n_0\,
      S(2) => \pix_idx[0]_i_3_n_0\,
      S(1) => \pix_idx[0]_i_4_n_0\,
      S(0) => \pix_idx_reg[3]\(0)
    );
\pix_idx_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pix_idx_reg[0]_i_1_n_0\,
      CO(3) => \pix_idx_reg[4]_i_1_n_0\,
      CO(2) => \pix_idx_reg[4]_i_1_n_1\,
      CO(1) => \pix_idx_reg[4]_i_1_n_2\,
      CO(0) => \pix_idx_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => href_reg_reg_1(3 downto 0),
      S(3) => \pix_idx[4]_i_2_n_0\,
      S(2) => \pix_idx[4]_i_3_n_0\,
      S(1) => \pix_idx[4]_i_4_n_0\,
      S(0) => \pix_idx[4]_i_5_n_0\
    );
\pix_idx_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pix_idx_reg[4]_i_1_n_0\,
      CO(3) => \NLW_pix_idx_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \pix_idx_reg[8]_i_1_n_1\,
      CO(1) => \pix_idx_reg[8]_i_1_n_2\,
      CO(0) => \pix_idx_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => href_reg_reg_2(3 downto 0),
      S(3) => \pix_idx[8]_i_2_n_0\,
      S(2) => \pix_idx[8]_i_3_n_0\,
      S(1) => \pix_idx[8]_i_4_n_0\,
      S(0) => \pix_idx[8]_i_5_n_0\
    );
\tmp_cnt[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dgain_vsync_o\,
      I1 => prev_vsync,
      O => vsync_reg_reg_0
    );
\tmp_cnt[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dgain_vsync_o\,
      I1 => prev_vsync,
      O => DI(0)
    );
\tmp_sum[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => prev_vsync,
      I1 => \^dgain_vsync_o\,
      I2 => \^q\(3),
      O => \tmp_sum[0]_i_2_n_0\
    );
\tmp_sum[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => prev_vsync,
      I1 => \^dgain_vsync_o\,
      I2 => \^q\(2),
      O => \tmp_sum[0]_i_3_n_0\
    );
\tmp_sum[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => prev_vsync,
      I1 => \^dgain_vsync_o\,
      I2 => \^q\(1),
      O => \tmp_sum[0]_i_4_n_0\
    );
\tmp_sum[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => prev_vsync,
      I1 => \^dgain_vsync_o\,
      I2 => \^q\(0),
      O => \tmp_sum[0]_i_5_n_0\
    );
\tmp_sum[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => \^q\(3),
      I1 => D(3),
      I2 => \^dgain_vsync_o\,
      I3 => prev_vsync,
      O => \tmp_sum[0]_i_6_n_0\
    );
\tmp_sum[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => \^q\(2),
      I1 => D(2),
      I2 => \^dgain_vsync_o\,
      I3 => prev_vsync,
      O => \tmp_sum[0]_i_7_n_0\
    );
\tmp_sum[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => \^q\(1),
      I1 => D(1),
      I2 => \^dgain_vsync_o\,
      I3 => prev_vsync,
      O => \tmp_sum[0]_i_8_n_0\
    );
\tmp_sum[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(0),
      I2 => \^dgain_vsync_o\,
      I3 => prev_vsync,
      O => \tmp_sum[0]_i_9_n_0\
    );
\tmp_sum[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => prev_vsync,
      I1 => \^dgain_vsync_o\,
      I2 => \^q\(7),
      O => \tmp_sum[4]_i_2_n_0\
    );
\tmp_sum[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => prev_vsync,
      I1 => \^dgain_vsync_o\,
      I2 => \^q\(6),
      O => \tmp_sum[4]_i_3_n_0\
    );
\tmp_sum[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => prev_vsync,
      I1 => \^dgain_vsync_o\,
      I2 => \^q\(5),
      O => \tmp_sum[4]_i_4_n_0\
    );
\tmp_sum[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => prev_vsync,
      I1 => \^dgain_vsync_o\,
      I2 => \^q\(4),
      O => \tmp_sum[4]_i_5_n_0\
    );
\tmp_sum[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => \^q\(7),
      I1 => D(7),
      I2 => \^dgain_vsync_o\,
      I3 => prev_vsync,
      O => \tmp_sum[4]_i_6_n_0\
    );
\tmp_sum[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => \^q\(6),
      I1 => D(6),
      I2 => \^dgain_vsync_o\,
      I3 => prev_vsync,
      O => \tmp_sum[4]_i_7_n_0\
    );
\tmp_sum[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => \^q\(5),
      I1 => D(5),
      I2 => \^dgain_vsync_o\,
      I3 => prev_vsync,
      O => \tmp_sum[4]_i_8_n_0\
    );
\tmp_sum[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => \^q\(4),
      I1 => D(4),
      I2 => \^dgain_vsync_o\,
      I3 => prev_vsync,
      O => \tmp_sum[4]_i_9_n_0\
    );
\tmp_sum[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => prev_vsync,
      I1 => \^dgain_vsync_o\,
      I2 => \^q\(8),
      O => \tmp_sum[8]_i_2_n_0\
    );
\tmp_sum[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => \^q\(8),
      I1 => D(8),
      I2 => \^dgain_vsync_o\,
      I3 => prev_vsync,
      O => \tmp_sum[8]_i_6_n_0\
    );
\tmp_sum_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_sum_reg[0]_i_1_n_0\,
      CO(2) => \tmp_sum_reg[0]_i_1_n_1\,
      CO(1) => \tmp_sum_reg[0]_i_1_n_2\,
      CO(0) => \tmp_sum_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_sum[0]_i_2_n_0\,
      DI(2) => \tmp_sum[0]_i_3_n_0\,
      DI(1) => \tmp_sum[0]_i_4_n_0\,
      DI(0) => \tmp_sum[0]_i_5_n_0\,
      O(3 downto 0) => prev_flip_trigger_reg(3 downto 0),
      S(3) => \tmp_sum[0]_i_6_n_0\,
      S(2) => \tmp_sum[0]_i_7_n_0\,
      S(1) => \tmp_sum[0]_i_8_n_0\,
      S(0) => \tmp_sum[0]_i_9_n_0\
    );
\tmp_sum_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_reg[0]_i_1_n_0\,
      CO(3) => \tmp_sum_reg[4]_i_1_n_0\,
      CO(2) => \tmp_sum_reg[4]_i_1_n_1\,
      CO(1) => \tmp_sum_reg[4]_i_1_n_2\,
      CO(0) => \tmp_sum_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_sum[4]_i_2_n_0\,
      DI(2) => \tmp_sum[4]_i_3_n_0\,
      DI(1) => \tmp_sum[4]_i_4_n_0\,
      DI(0) => \tmp_sum[4]_i_5_n_0\,
      O(3 downto 0) => prev_flip_trigger_reg_0(3 downto 0),
      S(3) => \tmp_sum[4]_i_6_n_0\,
      S(2) => \tmp_sum[4]_i_7_n_0\,
      S(1) => \tmp_sum[4]_i_8_n_0\,
      S(0) => \tmp_sum[4]_i_9_n_0\
    );
\tmp_sum_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_reg[4]_i_1_n_0\,
      CO(3) => CO(0),
      CO(2) => \tmp_sum_reg[8]_i_1_n_1\,
      CO(1) => \tmp_sum_reg[8]_i_1_n_2\,
      CO(0) => \tmp_sum_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_sum[8]_i_2_n_0\,
      O(3 downto 0) => prev_flip_trigger_reg_1(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => \tmp_sum[8]_i_6_n_0\
    );
vsync_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[0]_0\,
      D => in_vsync,
      Q => \^dgain_vsync_o\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_vid_mux_4 is
  port (
    dpc_href_o : out STD_LOGIC;
    dpc_vsync_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    href_reg_reg_0 : out STD_LOGIC;
    odd_pix : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_reg[8]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_href : in STD_LOGIC;
    pclk : in STD_LOGIC;
    \data_reg_reg[8]_3\ : in STD_LOGIC;
    in_vsync : in STD_LOGIC;
    \raw_now_reg[8]_i_7_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \raw_now_reg[8]_i_5_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \raw_now_reg[8]_i_11_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \raw_now_reg[8]_i_9_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prev_href : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dpc_href : in STD_LOGIC;
    \data_reg_reg[8]_4\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_reg_reg[8]_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_dpc_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_vid_mux_4 : entity is "vid_mux";
end design_1_xil_isp_lite_0_0_vid_mux_4;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_vid_mux_4 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \blc_i0/blc_sub1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \^data_reg_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_reg_reg[8]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_reg_reg[8]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dpc_href_o\ : STD_LOGIC;
  signal \^dpc_vsync_o\ : STD_LOGIC;
  signal \raw_now[0]_i_2_n_0\ : STD_LOGIC;
  signal \raw_now[0]_i_3_n_0\ : STD_LOGIC;
  signal \raw_now[1]_i_2_n_0\ : STD_LOGIC;
  signal \raw_now[1]_i_3_n_0\ : STD_LOGIC;
  signal \raw_now[2]_i_2_n_0\ : STD_LOGIC;
  signal \raw_now[2]_i_3_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_10_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_11_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_12_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_13_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_14_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_15_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_16_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_17_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_18_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_19_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_20_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_21_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_22_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_23_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_2_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_3_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_8_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_9_n_0\ : STD_LOGIC;
  signal \raw_now[4]_i_2_n_0\ : STD_LOGIC;
  signal \raw_now[4]_i_3_n_0\ : STD_LOGIC;
  signal \raw_now[5]_i_2_n_0\ : STD_LOGIC;
  signal \raw_now[5]_i_3_n_0\ : STD_LOGIC;
  signal \raw_now[6]_i_2_n_0\ : STD_LOGIC;
  signal \raw_now[6]_i_3_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_10_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_11_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_12_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_13_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_14_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_15_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_16_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_17_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_18_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_19_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_20_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_21_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_22_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_23_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_2_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_3_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_8_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_9_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_12_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_14_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_15_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_16_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_18_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_19_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_20_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_22_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_23_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_24_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_26_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_27_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_28_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_29_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_30_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_31_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_32_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_33_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_34_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_35_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_36_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_37_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_38_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_39_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_40_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_41_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_42_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_43_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_44_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_45_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_46_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_47_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_48_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_49_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_50_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_51_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_52_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_53_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_54_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_55_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_56_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_57_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_58_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_59_n_0\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_4_n_4\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_4_n_5\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_4_n_6\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_4_n_7\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_5_n_1\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_5_n_6\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_5_n_7\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_6_n_1\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_6_n_2\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_7_n_1\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_7_n_2\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_7_n_4\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_7_n_5\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_7_n_6\ : STD_LOGIC;
  signal \raw_now_reg[3]_i_7_n_7\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_7_n_1\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_7_n_2\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_7_n_4\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_7_n_5\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_7_n_6\ : STD_LOGIC;
  signal \raw_now_reg[7]_i_7_n_7\ : STD_LOGIC;
  signal \raw_now_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \raw_now_reg[8]_i_13_n_1\ : STD_LOGIC;
  signal \raw_now_reg[8]_i_13_n_2\ : STD_LOGIC;
  signal \raw_now_reg[8]_i_13_n_3\ : STD_LOGIC;
  signal \raw_now_reg[8]_i_17_n_0\ : STD_LOGIC;
  signal \raw_now_reg[8]_i_17_n_1\ : STD_LOGIC;
  signal \raw_now_reg[8]_i_17_n_2\ : STD_LOGIC;
  signal \raw_now_reg[8]_i_17_n_3\ : STD_LOGIC;
  signal \raw_now_reg[8]_i_21_n_0\ : STD_LOGIC;
  signal \raw_now_reg[8]_i_21_n_1\ : STD_LOGIC;
  signal \raw_now_reg[8]_i_21_n_2\ : STD_LOGIC;
  signal \raw_now_reg[8]_i_21_n_3\ : STD_LOGIC;
  signal \raw_now_reg[8]_i_25_n_0\ : STD_LOGIC;
  signal \raw_now_reg[8]_i_25_n_1\ : STD_LOGIC;
  signal \raw_now_reg[8]_i_25_n_2\ : STD_LOGIC;
  signal \raw_now_reg[8]_i_25_n_3\ : STD_LOGIC;
  signal \NLW_raw_now_reg[8]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_raw_now_reg[8]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_raw_now_reg[8]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_raw_now_reg[8]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_raw_now_reg[8]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_raw_now_reg[8]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_raw_now_reg[8]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_raw_now_reg[8]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_raw_now_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_raw_now_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_raw_now_reg[8]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_raw_now_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_raw_now_reg[8]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_raw_now_reg[8]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_raw_now_reg[8]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_raw_now_reg[8]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_raw_now_reg[8]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_raw_now_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_raw_now_reg[8]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_raw_now_reg[8]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \data_reg[1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \odd_line_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of odd_pix_i_1 : label is "soft_lutpair255";
begin
  CO(0) <= \^co\(0);
  Q(8 downto 0) <= \^q\(8 downto 0);
  \data_reg_reg[8]_0\(0) <= \^data_reg_reg[8]_0\(0);
  \data_reg_reg[8]_1\(0) <= \^data_reg_reg[8]_1\(0);
  \data_reg_reg[8]_2\(0) <= \^data_reg_reg[8]_2\(0);
  dpc_href_o <= \^dpc_href_o\;
  dpc_vsync_o <= \^dpc_vsync_o\;
\data_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dpc_href,
      I1 => \data_reg_reg[8]_4\(0),
      I2 => \data_reg_reg[8]_5\(0),
      I3 => s_dpc_en,
      O => \data_reg[0]_i_1_n_0\
    );
\data_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dpc_href,
      I1 => \data_reg_reg[8]_4\(1),
      I2 => \data_reg_reg[8]_5\(0),
      I3 => s_dpc_en,
      O => \data_reg[1]_i_1_n_0\
    );
\data_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dpc_href,
      I1 => \data_reg_reg[8]_4\(2),
      I2 => \data_reg_reg[8]_5\(1),
      I3 => s_dpc_en,
      O => \data_reg[2]_i_1_n_0\
    );
\data_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dpc_href,
      I1 => \data_reg_reg[8]_4\(3),
      I2 => \data_reg_reg[8]_5\(2),
      I3 => s_dpc_en,
      O => \data_reg[3]_i_1_n_0\
    );
\data_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dpc_href,
      I1 => \data_reg_reg[8]_4\(4),
      I2 => \data_reg_reg[8]_5\(3),
      I3 => s_dpc_en,
      O => \data_reg[4]_i_1_n_0\
    );
\data_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dpc_href,
      I1 => \data_reg_reg[8]_4\(5),
      I2 => \data_reg_reg[8]_5\(4),
      I3 => s_dpc_en,
      O => \data_reg[5]_i_1_n_0\
    );
\data_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dpc_href,
      I1 => \data_reg_reg[8]_4\(6),
      I2 => \data_reg_reg[8]_5\(5),
      I3 => s_dpc_en,
      O => \data_reg[6]_i_1_n_0\
    );
\data_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dpc_href,
      I1 => \data_reg_reg[8]_4\(7),
      I2 => \data_reg_reg[8]_5\(6),
      I3 => s_dpc_en,
      O => \data_reg[7]_i_1_n_0\
    );
\data_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dpc_href,
      I1 => \data_reg_reg[8]_4\(8),
      I2 => \data_reg_reg[8]_5\(7),
      I3 => s_dpc_en,
      O => \data_reg[8]_i_1_n_0\
    );
\data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[8]_3\,
      D => \data_reg[0]_i_1_n_0\,
      Q => \^q\(0)
    );
\data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[8]_3\,
      D => \data_reg[1]_i_1_n_0\,
      Q => \^q\(1)
    );
\data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[8]_3\,
      D => \data_reg[2]_i_1_n_0\,
      Q => \^q\(2)
    );
\data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[8]_3\,
      D => \data_reg[3]_i_1_n_0\,
      Q => \^q\(3)
    );
\data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[8]_3\,
      D => \data_reg[4]_i_1_n_0\,
      Q => \^q\(4)
    );
\data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[8]_3\,
      D => \data_reg[5]_i_1_n_0\,
      Q => \^q\(5)
    );
\data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[8]_3\,
      D => \data_reg[6]_i_1_n_0\,
      Q => \^q\(6)
    );
\data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[8]_3\,
      D => \data_reg[7]_i_1_n_0\,
      Q => \^q\(7)
    );
\data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[8]_3\,
      D => \data_reg[8]_i_1_n_0\,
      Q => \^q\(8)
    );
href_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[8]_3\,
      D => in_href,
      Q => \^dpc_href_o\
    );
\odd_line_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \^dpc_href_o\,
      I1 => prev_href,
      I2 => \^dpc_vsync_o\,
      I3 => p_0_in(1),
      O => href_reg_reg_0
    );
odd_pix_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dpc_href_o\,
      I1 => p_0_in(0),
      O => odd_pix
    );
\raw_now[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \raw_now_reg[3]_i_4_n_7\,
      I1 => \^data_reg_reg[8]_1\(0),
      I2 => p_0_in(0),
      I3 => \raw_now_reg[3]_i_5_n_7\,
      I4 => \^data_reg_reg[8]_2\(0),
      O => \raw_now[0]_i_2_n_0\
    );
\raw_now[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \blc_i0/blc_sub1\(0),
      I1 => \^co\(0),
      I2 => p_0_in(0),
      I3 => \raw_now_reg[3]_i_7_n_7\,
      I4 => \^data_reg_reg[8]_0\(0),
      O => \raw_now[0]_i_3_n_0\
    );
\raw_now[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \raw_now_reg[3]_i_4_n_6\,
      I1 => \^data_reg_reg[8]_1\(0),
      I2 => p_0_in(0),
      I3 => \raw_now_reg[3]_i_5_n_6\,
      I4 => \^data_reg_reg[8]_2\(0),
      O => \raw_now[1]_i_2_n_0\
    );
\raw_now[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \blc_i0/blc_sub1\(1),
      I1 => \^co\(0),
      I2 => p_0_in(0),
      I3 => \raw_now_reg[3]_i_7_n_6\,
      I4 => \^data_reg_reg[8]_0\(0),
      O => \raw_now[1]_i_3_n_0\
    );
\raw_now[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \raw_now_reg[3]_i_4_n_5\,
      I1 => \^data_reg_reg[8]_1\(0),
      I2 => p_0_in(0),
      I3 => \raw_now_reg[3]_i_5_n_5\,
      I4 => \^data_reg_reg[8]_2\(0),
      O => \raw_now[2]_i_2_n_0\
    );
\raw_now[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \blc_i0/blc_sub1\(2),
      I1 => \^co\(0),
      I2 => p_0_in(0),
      I3 => \raw_now_reg[3]_i_7_n_5\,
      I4 => \^data_reg_reg[8]_0\(0),
      O => \raw_now[2]_i_3_n_0\
    );
\raw_now[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \raw_now_reg[8]_i_5_0\(1),
      O => \raw_now[3]_i_10_n_0\
    );
\raw_now[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \raw_now_reg[8]_i_5_0\(0),
      O => \raw_now[3]_i_11_n_0\
    );
\raw_now[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \raw_now_reg[8]_i_7_0\(3),
      O => \raw_now[3]_i_12_n_0\
    );
\raw_now[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \raw_now_reg[8]_i_7_0\(2),
      O => \raw_now[3]_i_13_n_0\
    );
\raw_now[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \raw_now_reg[8]_i_7_0\(1),
      O => \raw_now[3]_i_14_n_0\
    );
\raw_now[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \raw_now_reg[8]_i_7_0\(0),
      O => \raw_now[3]_i_15_n_0\
    );
\raw_now[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \raw_now_reg[8]_i_9_0\(3),
      O => \raw_now[3]_i_16_n_0\
    );
\raw_now[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \raw_now_reg[8]_i_9_0\(2),
      O => \raw_now[3]_i_17_n_0\
    );
\raw_now[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \raw_now_reg[8]_i_9_0\(1),
      O => \raw_now[3]_i_18_n_0\
    );
\raw_now[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \raw_now_reg[8]_i_9_0\(0),
      O => \raw_now[3]_i_19_n_0\
    );
\raw_now[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \raw_now_reg[3]_i_4_n_4\,
      I1 => \^data_reg_reg[8]_1\(0),
      I2 => p_0_in(0),
      I3 => \raw_now_reg[3]_i_5_n_4\,
      I4 => \^data_reg_reg[8]_2\(0),
      O => \raw_now[3]_i_2_n_0\
    );
\raw_now[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \raw_now_reg[8]_i_11_0\(3),
      O => \raw_now[3]_i_20_n_0\
    );
\raw_now[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \raw_now_reg[8]_i_11_0\(2),
      O => \raw_now[3]_i_21_n_0\
    );
\raw_now[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \raw_now_reg[8]_i_11_0\(1),
      O => \raw_now[3]_i_22_n_0\
    );
\raw_now[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \raw_now_reg[8]_i_11_0\(0),
      O => \raw_now[3]_i_23_n_0\
    );
\raw_now[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \blc_i0/blc_sub1\(3),
      I1 => \^co\(0),
      I2 => p_0_in(0),
      I3 => \raw_now_reg[3]_i_7_n_4\,
      I4 => \^data_reg_reg[8]_0\(0),
      O => \raw_now[3]_i_3_n_0\
    );
\raw_now[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \raw_now_reg[8]_i_5_0\(3),
      O => \raw_now[3]_i_8_n_0\
    );
\raw_now[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \raw_now_reg[8]_i_5_0\(2),
      O => \raw_now[3]_i_9_n_0\
    );
\raw_now[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \raw_now_reg[7]_i_4_n_7\,
      I1 => \^data_reg_reg[8]_1\(0),
      I2 => p_0_in(0),
      I3 => \raw_now_reg[7]_i_5_n_7\,
      I4 => \^data_reg_reg[8]_2\(0),
      O => \raw_now[4]_i_2_n_0\
    );
\raw_now[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \blc_i0/blc_sub1\(4),
      I1 => \^co\(0),
      I2 => p_0_in(0),
      I3 => \raw_now_reg[7]_i_7_n_7\,
      I4 => \^data_reg_reg[8]_0\(0),
      O => \raw_now[4]_i_3_n_0\
    );
\raw_now[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \raw_now_reg[7]_i_4_n_6\,
      I1 => \^data_reg_reg[8]_1\(0),
      I2 => p_0_in(0),
      I3 => \raw_now_reg[7]_i_5_n_6\,
      I4 => \^data_reg_reg[8]_2\(0),
      O => \raw_now[5]_i_2_n_0\
    );
\raw_now[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \blc_i0/blc_sub1\(5),
      I1 => \^co\(0),
      I2 => p_0_in(0),
      I3 => \raw_now_reg[7]_i_7_n_6\,
      I4 => \^data_reg_reg[8]_0\(0),
      O => \raw_now[5]_i_3_n_0\
    );
\raw_now[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \raw_now_reg[7]_i_4_n_5\,
      I1 => \^data_reg_reg[8]_1\(0),
      I2 => p_0_in(0),
      I3 => \raw_now_reg[7]_i_5_n_5\,
      I4 => \^data_reg_reg[8]_2\(0),
      O => \raw_now[6]_i_2_n_0\
    );
\raw_now[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \blc_i0/blc_sub1\(6),
      I1 => \^co\(0),
      I2 => p_0_in(0),
      I3 => \raw_now_reg[7]_i_7_n_5\,
      I4 => \^data_reg_reg[8]_0\(0),
      O => \raw_now[6]_i_3_n_0\
    );
\raw_now[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \raw_now_reg[8]_i_5_0\(5),
      O => \raw_now[7]_i_10_n_0\
    );
\raw_now[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \raw_now_reg[8]_i_5_0\(4),
      O => \raw_now[7]_i_11_n_0\
    );
\raw_now[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \raw_now_reg[8]_i_7_0\(7),
      O => \raw_now[7]_i_12_n_0\
    );
\raw_now[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \raw_now_reg[8]_i_7_0\(6),
      O => \raw_now[7]_i_13_n_0\
    );
\raw_now[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \raw_now_reg[8]_i_7_0\(5),
      O => \raw_now[7]_i_14_n_0\
    );
\raw_now[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \raw_now_reg[8]_i_7_0\(4),
      O => \raw_now[7]_i_15_n_0\
    );
\raw_now[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \raw_now_reg[8]_i_9_0\(7),
      O => \raw_now[7]_i_16_n_0\
    );
\raw_now[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \raw_now_reg[8]_i_9_0\(6),
      O => \raw_now[7]_i_17_n_0\
    );
\raw_now[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \raw_now_reg[8]_i_9_0\(5),
      O => \raw_now[7]_i_18_n_0\
    );
\raw_now[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \raw_now_reg[8]_i_9_0\(4),
      O => \raw_now[7]_i_19_n_0\
    );
\raw_now[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \raw_now_reg[7]_i_4_n_4\,
      I1 => \^data_reg_reg[8]_1\(0),
      I2 => p_0_in(0),
      I3 => \raw_now_reg[7]_i_5_n_4\,
      I4 => \^data_reg_reg[8]_2\(0),
      O => \raw_now[7]_i_2_n_0\
    );
\raw_now[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \raw_now_reg[8]_i_11_0\(7),
      O => \raw_now[7]_i_20_n_0\
    );
\raw_now[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \raw_now_reg[8]_i_11_0\(6),
      O => \raw_now[7]_i_21_n_0\
    );
\raw_now[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \raw_now_reg[8]_i_11_0\(5),
      O => \raw_now[7]_i_22_n_0\
    );
\raw_now[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \raw_now_reg[8]_i_11_0\(4),
      O => \raw_now[7]_i_23_n_0\
    );
\raw_now[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \blc_i0/blc_sub1\(7),
      I1 => \^co\(0),
      I2 => p_0_in(0),
      I3 => \raw_now_reg[7]_i_7_n_4\,
      I4 => \^data_reg_reg[8]_0\(0),
      O => \raw_now[7]_i_3_n_0\
    );
\raw_now[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \raw_now_reg[8]_i_5_0\(7),
      O => \raw_now[7]_i_8_n_0\
    );
\raw_now[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \raw_now_reg[8]_i_5_0\(6),
      O => \raw_now[7]_i_9_n_0\
    );
\raw_now[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \raw_now_reg[8]_i_5_0\(8),
      O => \raw_now[8]_i_12_n_0\
    );
\raw_now[8]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \raw_now_reg[8]_i_5_0\(8),
      O => \raw_now[8]_i_14_n_0\
    );
\raw_now[8]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \raw_now_reg[8]_i_5_0\(8),
      I1 => \^q\(8),
      O => \raw_now[8]_i_15_n_0\
    );
\raw_now[8]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \raw_now_reg[8]_i_7_0\(8),
      O => \raw_now[8]_i_16_n_0\
    );
\raw_now[8]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \raw_now_reg[8]_i_7_0\(8),
      O => \raw_now[8]_i_18_n_0\
    );
\raw_now[8]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \raw_now_reg[8]_i_7_0\(8),
      I1 => \^q\(8),
      O => \raw_now[8]_i_19_n_0\
    );
\raw_now[8]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \raw_now_reg[8]_i_9_0\(8),
      O => \raw_now[8]_i_20_n_0\
    );
\raw_now[8]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \raw_now_reg[8]_i_9_0\(8),
      O => \raw_now[8]_i_22_n_0\
    );
\raw_now[8]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \raw_now_reg[8]_i_9_0\(8),
      I1 => \^q\(8),
      O => \raw_now[8]_i_23_n_0\
    );
\raw_now[8]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \raw_now_reg[8]_i_11_0\(8),
      O => \raw_now[8]_i_24_n_0\
    );
\raw_now[8]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \raw_now_reg[8]_i_11_0\(8),
      O => \raw_now[8]_i_26_n_0\
    );
\raw_now[8]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \raw_now_reg[8]_i_11_0\(8),
      I1 => \^q\(8),
      O => \raw_now[8]_i_27_n_0\
    );
\raw_now[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \raw_now_reg[8]_i_5_0\(6),
      I2 => \^q\(6),
      I3 => \raw_now_reg[8]_i_5_0\(7),
      O => \raw_now[8]_i_28_n_0\
    );
\raw_now[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \raw_now_reg[8]_i_5_0\(4),
      I2 => \^q\(4),
      I3 => \raw_now_reg[8]_i_5_0\(5),
      O => \raw_now[8]_i_29_n_0\
    );
\raw_now[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \raw_now_reg[8]_i_5_0\(2),
      I2 => \^q\(2),
      I3 => \raw_now_reg[8]_i_5_0\(3),
      O => \raw_now[8]_i_30_n_0\
    );
\raw_now[8]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \raw_now_reg[8]_i_5_0\(0),
      I2 => \^q\(0),
      I3 => \raw_now_reg[8]_i_5_0\(1),
      O => \raw_now[8]_i_31_n_0\
    );
\raw_now[8]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(7),
      I1 => \raw_now_reg[8]_i_5_0\(6),
      I2 => \^q\(6),
      I3 => \raw_now_reg[8]_i_5_0\(7),
      O => \raw_now[8]_i_32_n_0\
    );
\raw_now[8]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(5),
      I1 => \raw_now_reg[8]_i_5_0\(4),
      I2 => \^q\(4),
      I3 => \raw_now_reg[8]_i_5_0\(5),
      O => \raw_now[8]_i_33_n_0\
    );
\raw_now[8]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(3),
      I1 => \raw_now_reg[8]_i_5_0\(2),
      I2 => \^q\(2),
      I3 => \raw_now_reg[8]_i_5_0\(3),
      O => \raw_now[8]_i_34_n_0\
    );
\raw_now[8]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(1),
      I1 => \raw_now_reg[8]_i_5_0\(0),
      I2 => \^q\(0),
      I3 => \raw_now_reg[8]_i_5_0\(1),
      O => \raw_now[8]_i_35_n_0\
    );
\raw_now[8]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \raw_now_reg[8]_i_7_0\(6),
      I2 => \^q\(6),
      I3 => \raw_now_reg[8]_i_7_0\(7),
      O => \raw_now[8]_i_36_n_0\
    );
\raw_now[8]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \raw_now_reg[8]_i_7_0\(4),
      I2 => \^q\(4),
      I3 => \raw_now_reg[8]_i_7_0\(5),
      O => \raw_now[8]_i_37_n_0\
    );
\raw_now[8]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \raw_now_reg[8]_i_7_0\(2),
      I2 => \^q\(2),
      I3 => \raw_now_reg[8]_i_7_0\(3),
      O => \raw_now[8]_i_38_n_0\
    );
\raw_now[8]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \raw_now_reg[8]_i_7_0\(0),
      I2 => \^q\(0),
      I3 => \raw_now_reg[8]_i_7_0\(1),
      O => \raw_now[8]_i_39_n_0\
    );
\raw_now[8]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(7),
      I1 => \raw_now_reg[8]_i_7_0\(6),
      I2 => \^q\(6),
      I3 => \raw_now_reg[8]_i_7_0\(7),
      O => \raw_now[8]_i_40_n_0\
    );
\raw_now[8]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(5),
      I1 => \raw_now_reg[8]_i_7_0\(4),
      I2 => \^q\(4),
      I3 => \raw_now_reg[8]_i_7_0\(5),
      O => \raw_now[8]_i_41_n_0\
    );
\raw_now[8]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(3),
      I1 => \raw_now_reg[8]_i_7_0\(2),
      I2 => \^q\(2),
      I3 => \raw_now_reg[8]_i_7_0\(3),
      O => \raw_now[8]_i_42_n_0\
    );
\raw_now[8]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(1),
      I1 => \raw_now_reg[8]_i_7_0\(0),
      I2 => \^q\(0),
      I3 => \raw_now_reg[8]_i_7_0\(1),
      O => \raw_now[8]_i_43_n_0\
    );
\raw_now[8]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \raw_now_reg[8]_i_9_0\(6),
      I2 => \^q\(6),
      I3 => \raw_now_reg[8]_i_9_0\(7),
      O => \raw_now[8]_i_44_n_0\
    );
\raw_now[8]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \raw_now_reg[8]_i_9_0\(4),
      I2 => \^q\(4),
      I3 => \raw_now_reg[8]_i_9_0\(5),
      O => \raw_now[8]_i_45_n_0\
    );
\raw_now[8]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \raw_now_reg[8]_i_9_0\(2),
      I2 => \^q\(2),
      I3 => \raw_now_reg[8]_i_9_0\(3),
      O => \raw_now[8]_i_46_n_0\
    );
\raw_now[8]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \raw_now_reg[8]_i_9_0\(1),
      I1 => \raw_now_reg[8]_i_9_0\(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \raw_now[8]_i_47_n_0\
    );
\raw_now[8]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(7),
      I1 => \raw_now_reg[8]_i_9_0\(6),
      I2 => \^q\(6),
      I3 => \raw_now_reg[8]_i_9_0\(7),
      O => \raw_now[8]_i_48_n_0\
    );
\raw_now[8]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(5),
      I1 => \raw_now_reg[8]_i_9_0\(4),
      I2 => \^q\(4),
      I3 => \raw_now_reg[8]_i_9_0\(5),
      O => \raw_now[8]_i_49_n_0\
    );
\raw_now[8]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(3),
      I1 => \raw_now_reg[8]_i_9_0\(2),
      I2 => \^q\(2),
      I3 => \raw_now_reg[8]_i_9_0\(3),
      O => \raw_now[8]_i_50_n_0\
    );
\raw_now[8]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \raw_now_reg[8]_i_9_0\(1),
      I1 => \raw_now_reg[8]_i_9_0\(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \raw_now[8]_i_51_n_0\
    );
\raw_now[8]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \raw_now_reg[8]_i_11_0\(6),
      I2 => \^q\(6),
      I3 => \raw_now_reg[8]_i_11_0\(7),
      O => \raw_now[8]_i_52_n_0\
    );
\raw_now[8]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \raw_now_reg[8]_i_11_0\(4),
      I2 => \^q\(4),
      I3 => \raw_now_reg[8]_i_11_0\(5),
      O => \raw_now[8]_i_53_n_0\
    );
\raw_now[8]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \raw_now_reg[8]_i_11_0\(2),
      I2 => \^q\(2),
      I3 => \raw_now_reg[8]_i_11_0\(3),
      O => \raw_now[8]_i_54_n_0\
    );
\raw_now[8]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \raw_now_reg[8]_i_11_0\(0),
      I2 => \^q\(0),
      I3 => \raw_now_reg[8]_i_11_0\(1),
      O => \raw_now[8]_i_55_n_0\
    );
\raw_now[8]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(7),
      I1 => \raw_now_reg[8]_i_11_0\(6),
      I2 => \^q\(6),
      I3 => \raw_now_reg[8]_i_11_0\(7),
      O => \raw_now[8]_i_56_n_0\
    );
\raw_now[8]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(5),
      I1 => \raw_now_reg[8]_i_11_0\(4),
      I2 => \^q\(4),
      I3 => \raw_now_reg[8]_i_11_0\(5),
      O => \raw_now[8]_i_57_n_0\
    );
\raw_now[8]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(3),
      I1 => \raw_now_reg[8]_i_11_0\(2),
      I2 => \^q\(2),
      I3 => \raw_now_reg[8]_i_11_0\(3),
      O => \raw_now[8]_i_58_n_0\
    );
\raw_now[8]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^q\(1),
      I1 => \raw_now_reg[8]_i_11_0\(0),
      I2 => \^q\(0),
      I3 => \raw_now_reg[8]_i_11_0\(1),
      O => \raw_now[8]_i_59_n_0\
    );
\raw_now_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \raw_now[0]_i_2_n_0\,
      I1 => \raw_now[0]_i_3_n_0\,
      O => D(0),
      S => p_0_in(1)
    );
\raw_now_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \raw_now[1]_i_2_n_0\,
      I1 => \raw_now[1]_i_3_n_0\,
      O => D(1),
      S => p_0_in(1)
    );
\raw_now_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \raw_now[2]_i_2_n_0\,
      I1 => \raw_now[2]_i_3_n_0\,
      O => D(2),
      S => p_0_in(1)
    );
\raw_now_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \raw_now[3]_i_2_n_0\,
      I1 => \raw_now[3]_i_3_n_0\,
      O => D(3),
      S => p_0_in(1)
    );
\raw_now_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \raw_now_reg[3]_i_4_n_0\,
      CO(2) => \raw_now_reg[3]_i_4_n_1\,
      CO(1) => \raw_now_reg[3]_i_4_n_2\,
      CO(0) => \raw_now_reg[3]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3) => \raw_now_reg[3]_i_4_n_4\,
      O(2) => \raw_now_reg[3]_i_4_n_5\,
      O(1) => \raw_now_reg[3]_i_4_n_6\,
      O(0) => \raw_now_reg[3]_i_4_n_7\,
      S(3) => \raw_now[3]_i_8_n_0\,
      S(2) => \raw_now[3]_i_9_n_0\,
      S(1) => \raw_now[3]_i_10_n_0\,
      S(0) => \raw_now[3]_i_11_n_0\
    );
\raw_now_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \raw_now_reg[3]_i_5_n_0\,
      CO(2) => \raw_now_reg[3]_i_5_n_1\,
      CO(1) => \raw_now_reg[3]_i_5_n_2\,
      CO(0) => \raw_now_reg[3]_i_5_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3) => \raw_now_reg[3]_i_5_n_4\,
      O(2) => \raw_now_reg[3]_i_5_n_5\,
      O(1) => \raw_now_reg[3]_i_5_n_6\,
      O(0) => \raw_now_reg[3]_i_5_n_7\,
      S(3) => \raw_now[3]_i_12_n_0\,
      S(2) => \raw_now[3]_i_13_n_0\,
      S(1) => \raw_now[3]_i_14_n_0\,
      S(0) => \raw_now[3]_i_15_n_0\
    );
\raw_now_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \raw_now_reg[3]_i_6_n_0\,
      CO(2) => \raw_now_reg[3]_i_6_n_1\,
      CO(1) => \raw_now_reg[3]_i_6_n_2\,
      CO(0) => \raw_now_reg[3]_i_6_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \blc_i0/blc_sub1\(3 downto 0),
      S(3) => \raw_now[3]_i_16_n_0\,
      S(2) => \raw_now[3]_i_17_n_0\,
      S(1) => \raw_now[3]_i_18_n_0\,
      S(0) => \raw_now[3]_i_19_n_0\
    );
\raw_now_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \raw_now_reg[3]_i_7_n_0\,
      CO(2) => \raw_now_reg[3]_i_7_n_1\,
      CO(1) => \raw_now_reg[3]_i_7_n_2\,
      CO(0) => \raw_now_reg[3]_i_7_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3) => \raw_now_reg[3]_i_7_n_4\,
      O(2) => \raw_now_reg[3]_i_7_n_5\,
      O(1) => \raw_now_reg[3]_i_7_n_6\,
      O(0) => \raw_now_reg[3]_i_7_n_7\,
      S(3) => \raw_now[3]_i_20_n_0\,
      S(2) => \raw_now[3]_i_21_n_0\,
      S(1) => \raw_now[3]_i_22_n_0\,
      S(0) => \raw_now[3]_i_23_n_0\
    );
\raw_now_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \raw_now[4]_i_2_n_0\,
      I1 => \raw_now[4]_i_3_n_0\,
      O => D(4),
      S => p_0_in(1)
    );
\raw_now_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \raw_now[5]_i_2_n_0\,
      I1 => \raw_now[5]_i_3_n_0\,
      O => D(5),
      S => p_0_in(1)
    );
\raw_now_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \raw_now[6]_i_2_n_0\,
      I1 => \raw_now[6]_i_3_n_0\,
      O => D(6),
      S => p_0_in(1)
    );
\raw_now_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \raw_now[7]_i_2_n_0\,
      I1 => \raw_now[7]_i_3_n_0\,
      O => D(7),
      S => p_0_in(1)
    );
\raw_now_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \raw_now_reg[3]_i_4_n_0\,
      CO(3) => \raw_now_reg[7]_i_4_n_0\,
      CO(2) => \raw_now_reg[7]_i_4_n_1\,
      CO(1) => \raw_now_reg[7]_i_4_n_2\,
      CO(0) => \raw_now_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3) => \raw_now_reg[7]_i_4_n_4\,
      O(2) => \raw_now_reg[7]_i_4_n_5\,
      O(1) => \raw_now_reg[7]_i_4_n_6\,
      O(0) => \raw_now_reg[7]_i_4_n_7\,
      S(3) => \raw_now[7]_i_8_n_0\,
      S(2) => \raw_now[7]_i_9_n_0\,
      S(1) => \raw_now[7]_i_10_n_0\,
      S(0) => \raw_now[7]_i_11_n_0\
    );
\raw_now_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \raw_now_reg[3]_i_5_n_0\,
      CO(3) => \raw_now_reg[7]_i_5_n_0\,
      CO(2) => \raw_now_reg[7]_i_5_n_1\,
      CO(1) => \raw_now_reg[7]_i_5_n_2\,
      CO(0) => \raw_now_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3) => \raw_now_reg[7]_i_5_n_4\,
      O(2) => \raw_now_reg[7]_i_5_n_5\,
      O(1) => \raw_now_reg[7]_i_5_n_6\,
      O(0) => \raw_now_reg[7]_i_5_n_7\,
      S(3) => \raw_now[7]_i_12_n_0\,
      S(2) => \raw_now[7]_i_13_n_0\,
      S(1) => \raw_now[7]_i_14_n_0\,
      S(0) => \raw_now[7]_i_15_n_0\
    );
\raw_now_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \raw_now_reg[3]_i_6_n_0\,
      CO(3) => \raw_now_reg[7]_i_6_n_0\,
      CO(2) => \raw_now_reg[7]_i_6_n_1\,
      CO(1) => \raw_now_reg[7]_i_6_n_2\,
      CO(0) => \raw_now_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => \blc_i0/blc_sub1\(7 downto 4),
      S(3) => \raw_now[7]_i_16_n_0\,
      S(2) => \raw_now[7]_i_17_n_0\,
      S(1) => \raw_now[7]_i_18_n_0\,
      S(0) => \raw_now[7]_i_19_n_0\
    );
\raw_now_reg[7]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \raw_now_reg[3]_i_7_n_0\,
      CO(3) => \raw_now_reg[7]_i_7_n_0\,
      CO(2) => \raw_now_reg[7]_i_7_n_1\,
      CO(1) => \raw_now_reg[7]_i_7_n_2\,
      CO(0) => \raw_now_reg[7]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3) => \raw_now_reg[7]_i_7_n_4\,
      O(2) => \raw_now_reg[7]_i_7_n_5\,
      O(1) => \raw_now_reg[7]_i_7_n_6\,
      O(0) => \raw_now_reg[7]_i_7_n_7\,
      S(3) => \raw_now[7]_i_20_n_0\,
      S(2) => \raw_now[7]_i_21_n_0\,
      S(1) => \raw_now[7]_i_22_n_0\,
      S(0) => \raw_now[7]_i_23_n_0\
    );
\raw_now_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \raw_now_reg[7]_i_7_n_0\,
      CO(3 downto 0) => \NLW_raw_now_reg[8]_i_10_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_raw_now_reg[8]_i_10_O_UNCONNECTED\(3 downto 1),
      O(0) => \data_reg_reg[7]_2\(0),
      S(3 downto 1) => B"000",
      S(0) => \raw_now[8]_i_24_n_0\
    );
\raw_now_reg[8]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \raw_now_reg[8]_i_25_n_0\,
      CO(3 downto 1) => \NLW_raw_now_reg[8]_i_11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^data_reg_reg[8]_0\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \raw_now[8]_i_26_n_0\,
      O(3 downto 0) => \NLW_raw_now_reg[8]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \raw_now[8]_i_27_n_0\
    );
\raw_now_reg[8]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \raw_now_reg[8]_i_13_n_0\,
      CO(2) => \raw_now_reg[8]_i_13_n_1\,
      CO(1) => \raw_now_reg[8]_i_13_n_2\,
      CO(0) => \raw_now_reg[8]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \raw_now[8]_i_28_n_0\,
      DI(2) => \raw_now[8]_i_29_n_0\,
      DI(1) => \raw_now[8]_i_30_n_0\,
      DI(0) => \raw_now[8]_i_31_n_0\,
      O(3 downto 0) => \NLW_raw_now_reg[8]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \raw_now[8]_i_32_n_0\,
      S(2) => \raw_now[8]_i_33_n_0\,
      S(1) => \raw_now[8]_i_34_n_0\,
      S(0) => \raw_now[8]_i_35_n_0\
    );
\raw_now_reg[8]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \raw_now_reg[8]_i_17_n_0\,
      CO(2) => \raw_now_reg[8]_i_17_n_1\,
      CO(1) => \raw_now_reg[8]_i_17_n_2\,
      CO(0) => \raw_now_reg[8]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \raw_now[8]_i_36_n_0\,
      DI(2) => \raw_now[8]_i_37_n_0\,
      DI(1) => \raw_now[8]_i_38_n_0\,
      DI(0) => \raw_now[8]_i_39_n_0\,
      O(3 downto 0) => \NLW_raw_now_reg[8]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \raw_now[8]_i_40_n_0\,
      S(2) => \raw_now[8]_i_41_n_0\,
      S(1) => \raw_now[8]_i_42_n_0\,
      S(0) => \raw_now[8]_i_43_n_0\
    );
\raw_now_reg[8]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \raw_now_reg[8]_i_21_n_0\,
      CO(2) => \raw_now_reg[8]_i_21_n_1\,
      CO(1) => \raw_now_reg[8]_i_21_n_2\,
      CO(0) => \raw_now_reg[8]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \raw_now[8]_i_44_n_0\,
      DI(2) => \raw_now[8]_i_45_n_0\,
      DI(1) => \raw_now[8]_i_46_n_0\,
      DI(0) => \raw_now[8]_i_47_n_0\,
      O(3 downto 0) => \NLW_raw_now_reg[8]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \raw_now[8]_i_48_n_0\,
      S(2) => \raw_now[8]_i_49_n_0\,
      S(1) => \raw_now[8]_i_50_n_0\,
      S(0) => \raw_now[8]_i_51_n_0\
    );
\raw_now_reg[8]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \raw_now_reg[8]_i_25_n_0\,
      CO(2) => \raw_now_reg[8]_i_25_n_1\,
      CO(1) => \raw_now_reg[8]_i_25_n_2\,
      CO(0) => \raw_now_reg[8]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \raw_now[8]_i_52_n_0\,
      DI(2) => \raw_now[8]_i_53_n_0\,
      DI(1) => \raw_now[8]_i_54_n_0\,
      DI(0) => \raw_now[8]_i_55_n_0\,
      O(3 downto 0) => \NLW_raw_now_reg[8]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \raw_now[8]_i_56_n_0\,
      S(2) => \raw_now[8]_i_57_n_0\,
      S(1) => \raw_now[8]_i_58_n_0\,
      S(0) => \raw_now[8]_i_59_n_0\
    );
\raw_now_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \raw_now_reg[7]_i_4_n_0\,
      CO(3 downto 0) => \NLW_raw_now_reg[8]_i_4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_raw_now_reg[8]_i_4_O_UNCONNECTED\(3 downto 1),
      O(0) => \data_reg_reg[7]_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \raw_now[8]_i_12_n_0\
    );
\raw_now_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \raw_now_reg[8]_i_13_n_0\,
      CO(3 downto 1) => \NLW_raw_now_reg[8]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^data_reg_reg[8]_1\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \raw_now[8]_i_14_n_0\,
      O(3 downto 0) => \NLW_raw_now_reg[8]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \raw_now[8]_i_15_n_0\
    );
\raw_now_reg[8]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \raw_now_reg[7]_i_5_n_0\,
      CO(3 downto 0) => \NLW_raw_now_reg[8]_i_6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_raw_now_reg[8]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => \data_reg_reg[7]_0\(0),
      S(3 downto 1) => B"000",
      S(0) => \raw_now[8]_i_16_n_0\
    );
\raw_now_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \raw_now_reg[8]_i_17_n_0\,
      CO(3 downto 1) => \NLW_raw_now_reg[8]_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^data_reg_reg[8]_2\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \raw_now[8]_i_18_n_0\,
      O(3 downto 0) => \NLW_raw_now_reg[8]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \raw_now[8]_i_19_n_0\
    );
\raw_now_reg[8]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \raw_now_reg[7]_i_6_n_0\,
      CO(3 downto 0) => \NLW_raw_now_reg[8]_i_8_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_raw_now_reg[8]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => O(0),
      S(3 downto 1) => B"000",
      S(0) => \raw_now[8]_i_20_n_0\
    );
\raw_now_reg[8]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \raw_now_reg[8]_i_21_n_0\,
      CO(3 downto 1) => \NLW_raw_now_reg[8]_i_9_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \raw_now[8]_i_22_n_0\,
      O(3 downto 0) => \NLW_raw_now_reg[8]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \raw_now[8]_i_23_n_0\
    );
vsync_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[8]_3\,
      D => in_vsync,
      Q => \^dpc_vsync_o\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_vid_mux_7 is
  port (
    in_href_o : out STD_LOGIC;
    in_vsync_o : out STD_LOGIC;
    href_reg_reg_0 : out STD_LOGIC;
    href_reg_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    in_href : in STD_LOGIC;
    pclk : in STD_LOGIC;
    \data_reg_reg[1]_0\ : in STD_LOGIC;
    in_vsync : in STD_LOGIC;
    odd_pix_reg : in STD_LOGIC;
    prev_href : in STD_LOGIC;
    odd_line_reg : in STD_LOGIC;
    in_raw : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_vid_mux_7 : entity is "vid_mux";
end design_1_xil_isp_lite_0_0_vid_mux_7;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_vid_mux_7 is
  signal \^in_href_o\ : STD_LOGIC;
  signal \^in_vsync_o\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of odd_line_i_1 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \odd_pix_i_1__2\ : label is "soft_lutpair257";
begin
  in_href_o <= \^in_href_o\;
  in_vsync_o <= \^in_vsync_o\;
\data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => in_raw(0),
      Q => Q(0)
    );
\data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => in_raw(1),
      Q => Q(1)
    );
\data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => in_raw(2),
      Q => Q(2)
    );
\data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => in_raw(3),
      Q => Q(3)
    );
\data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => in_raw(4),
      Q => Q(4)
    );
\data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => in_raw(5),
      Q => Q(5)
    );
\data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => in_raw(6),
      Q => Q(6)
    );
\data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => in_raw(7),
      Q => Q(7)
    );
href_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => in_href,
      Q => \^in_href_o\
    );
odd_line_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \^in_href_o\,
      I1 => prev_href,
      I2 => \^in_vsync_o\,
      I3 => odd_line_reg,
      O => href_reg_reg_1
    );
\odd_pix_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^in_href_o\,
      I1 => odd_pix_reg,
      O => href_reg_reg_0
    );
vsync_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => in_vsync,
      Q => \^in_vsync_o\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_vid_mux__parameterized0\ is
  port (
    in_href : out STD_LOGIC;
    s_module_reset_reg : out STD_LOGIC;
    in_vsync : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 26 downto 0 );
    in_href_0 : in STD_LOGIC;
    pclk : in STD_LOGIC;
    in_vsync_1 : in STD_LOGIC;
    s_module_reset : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_vid_mux__parameterized0\ : entity is "vid_mux";
end \design_1_xil_isp_lite_0_0_vid_mux__parameterized0\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_vid_mux__parameterized0\ is
  signal \^s_module_reset_reg\ : STD_LOGIC;
begin
  s_module_reset_reg <= \^s_module_reset_reg\;
\data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(0),
      Q => Q(0)
    );
\data_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(10),
      Q => Q(10)
    );
\data_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(11),
      Q => Q(11)
    );
\data_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(12),
      Q => Q(12)
    );
\data_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(13),
      Q => Q(13)
    );
\data_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(14),
      Q => Q(14)
    );
\data_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(15),
      Q => Q(15)
    );
\data_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(16),
      Q => Q(16)
    );
\data_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(17),
      Q => Q(17)
    );
\data_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(18),
      Q => Q(18)
    );
\data_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(19),
      Q => Q(19)
    );
\data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(1),
      Q => Q(1)
    );
\data_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(20),
      Q => Q(20)
    );
\data_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(21),
      Q => Q(21)
    );
\data_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(22),
      Q => Q(22)
    );
\data_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(23),
      Q => Q(23)
    );
\data_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(24),
      Q => Q(24)
    );
\data_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(25),
      Q => Q(25)
    );
\data_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(26),
      Q => Q(26)
    );
\data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(2),
      Q => Q(2)
    );
\data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(3),
      Q => Q(3)
    );
\data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(4),
      Q => Q(4)
    );
\data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(5),
      Q => Q(5)
    );
\data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(6),
      Q => Q(6)
    );
\data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(7),
      Q => Q(7)
    );
\data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(8),
      Q => Q(8)
    );
\data_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(9),
      Q => Q(9)
    );
\href_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      O => \^s_module_reset_reg\
    );
href_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => in_href_0,
      Q => in_href
    );
vsync_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => in_vsync_1,
      Q => in_vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_1\ is
  port (
    in_href : out STD_LOGIC;
    in_vsync : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    in_href_0 : in STD_LOGIC;
    pclk : in STD_LOGIC;
    href_reg_reg_0 : in STD_LOGIC;
    in_vsync_1 : in STD_LOGIC;
    s_gamma_en : in STD_LOGIC;
    \data_reg_reg[26]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_1\ : entity is "vid_mux";
end \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_1\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_1\ is
  signal csc_y_o : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\data_reg[18]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => csc_y_o(0),
      I1 => s_gamma_en,
      O => D(0)
    );
\data_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(8),
      Q => Q(8)
    );
\data_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(9),
      Q => Q(9)
    );
\data_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(10),
      Q => Q(10)
    );
\data_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(11),
      Q => Q(11)
    );
\data_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(12),
      Q => Q(12)
    );
\data_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(13),
      Q => Q(13)
    );
\data_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(14),
      Q => Q(14)
    );
\data_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(15),
      Q => Q(15)
    );
\data_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(16),
      Q => csc_y_o(0)
    );
\data_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(17),
      Q => Q(16)
    );
\data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(0),
      Q => Q(0)
    );
\data_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(18),
      Q => Q(17)
    );
\data_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(19),
      Q => Q(18)
    );
\data_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(20),
      Q => Q(19)
    );
\data_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(21),
      Q => Q(20)
    );
\data_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(22),
      Q => Q(21)
    );
\data_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(23),
      Q => Q(22)
    );
\data_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(24),
      Q => Q(23)
    );
\data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(1),
      Q => Q(1)
    );
\data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(2),
      Q => Q(2)
    );
\data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(3),
      Q => Q(3)
    );
\data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(4),
      Q => Q(4)
    );
\data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(5),
      Q => Q(5)
    );
\data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(6),
      Q => Q(6)
    );
\data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(7),
      Q => Q(7)
    );
href_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => in_href_0,
      Q => in_href
    );
vsync_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => in_vsync_1,
      Q => in_vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    vsync_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \s_stat_awb_max_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_stat_awb_max_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_stat_awb_max_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_href : in STD_LOGIC;
    pclk : in STD_LOGIC;
    href_reg_reg_0 : in STD_LOGIC;
    in_vsync : in STD_LOGIC;
    r_vaild_reg_i_3_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    r_vaild_reg_i_2_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_reg_reg[26]_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_2\ : entity is "vid_mux";
end \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_2\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal b_vaild_i_10_n_0 : STD_LOGIC;
  signal b_vaild_i_11_n_0 : STD_LOGIC;
  signal b_vaild_i_12_n_0 : STD_LOGIC;
  signal b_vaild_i_13_n_0 : STD_LOGIC;
  signal b_vaild_i_14_n_0 : STD_LOGIC;
  signal b_vaild_i_15_n_0 : STD_LOGIC;
  signal b_vaild_i_16_n_0 : STD_LOGIC;
  signal b_vaild_i_17_n_0 : STD_LOGIC;
  signal b_vaild_i_18_n_0 : STD_LOGIC;
  signal b_vaild_i_19_n_0 : STD_LOGIC;
  signal b_vaild_i_20_n_0 : STD_LOGIC;
  signal b_vaild_i_21_n_0 : STD_LOGIC;
  signal b_vaild_i_22_n_0 : STD_LOGIC;
  signal b_vaild_i_23_n_0 : STD_LOGIC;
  signal b_vaild_i_24_n_0 : STD_LOGIC;
  signal b_vaild_i_25_n_0 : STD_LOGIC;
  signal b_vaild_i_5_n_0 : STD_LOGIC;
  signal b_vaild_i_6_n_0 : STD_LOGIC;
  signal b_vaild_i_8_n_0 : STD_LOGIC;
  signal b_vaild_i_9_n_0 : STD_LOGIC;
  signal b_vaild_reg_i_4_n_0 : STD_LOGIC;
  signal b_vaild_reg_i_4_n_1 : STD_LOGIC;
  signal b_vaild_reg_i_4_n_2 : STD_LOGIC;
  signal b_vaild_reg_i_4_n_3 : STD_LOGIC;
  signal b_vaild_reg_i_7_n_0 : STD_LOGIC;
  signal b_vaild_reg_i_7_n_1 : STD_LOGIC;
  signal b_vaild_reg_i_7_n_2 : STD_LOGIC;
  signal b_vaild_reg_i_7_n_3 : STD_LOGIC;
  signal g_vaild_i_10_n_0 : STD_LOGIC;
  signal g_vaild_i_11_n_0 : STD_LOGIC;
  signal g_vaild_i_12_n_0 : STD_LOGIC;
  signal g_vaild_i_13_n_0 : STD_LOGIC;
  signal g_vaild_i_14_n_0 : STD_LOGIC;
  signal g_vaild_i_15_n_0 : STD_LOGIC;
  signal g_vaild_i_16_n_0 : STD_LOGIC;
  signal g_vaild_i_17_n_0 : STD_LOGIC;
  signal g_vaild_i_18_n_0 : STD_LOGIC;
  signal g_vaild_i_19_n_0 : STD_LOGIC;
  signal g_vaild_i_20_n_0 : STD_LOGIC;
  signal g_vaild_i_21_n_0 : STD_LOGIC;
  signal g_vaild_i_22_n_0 : STD_LOGIC;
  signal g_vaild_i_23_n_0 : STD_LOGIC;
  signal g_vaild_i_24_n_0 : STD_LOGIC;
  signal g_vaild_i_25_n_0 : STD_LOGIC;
  signal g_vaild_i_5_n_0 : STD_LOGIC;
  signal g_vaild_i_6_n_0 : STD_LOGIC;
  signal g_vaild_i_8_n_0 : STD_LOGIC;
  signal g_vaild_i_9_n_0 : STD_LOGIC;
  signal g_vaild_reg_i_4_n_0 : STD_LOGIC;
  signal g_vaild_reg_i_4_n_1 : STD_LOGIC;
  signal g_vaild_reg_i_4_n_2 : STD_LOGIC;
  signal g_vaild_reg_i_4_n_3 : STD_LOGIC;
  signal g_vaild_reg_i_7_n_0 : STD_LOGIC;
  signal g_vaild_reg_i_7_n_1 : STD_LOGIC;
  signal g_vaild_reg_i_7_n_2 : STD_LOGIC;
  signal g_vaild_reg_i_7_n_3 : STD_LOGIC;
  signal r_vaild_i_10_n_0 : STD_LOGIC;
  signal r_vaild_i_11_n_0 : STD_LOGIC;
  signal r_vaild_i_12_n_0 : STD_LOGIC;
  signal r_vaild_i_13_n_0 : STD_LOGIC;
  signal r_vaild_i_14_n_0 : STD_LOGIC;
  signal r_vaild_i_15_n_0 : STD_LOGIC;
  signal r_vaild_i_16_n_0 : STD_LOGIC;
  signal r_vaild_i_17_n_0 : STD_LOGIC;
  signal r_vaild_i_18_n_0 : STD_LOGIC;
  signal r_vaild_i_19_n_0 : STD_LOGIC;
  signal r_vaild_i_20_n_0 : STD_LOGIC;
  signal r_vaild_i_21_n_0 : STD_LOGIC;
  signal r_vaild_i_22_n_0 : STD_LOGIC;
  signal r_vaild_i_23_n_0 : STD_LOGIC;
  signal r_vaild_i_24_n_0 : STD_LOGIC;
  signal r_vaild_i_25_n_0 : STD_LOGIC;
  signal r_vaild_i_5_n_0 : STD_LOGIC;
  signal r_vaild_i_6_n_0 : STD_LOGIC;
  signal r_vaild_i_8_n_0 : STD_LOGIC;
  signal r_vaild_i_9_n_0 : STD_LOGIC;
  signal r_vaild_reg_i_4_n_0 : STD_LOGIC;
  signal r_vaild_reg_i_4_n_1 : STD_LOGIC;
  signal r_vaild_reg_i_4_n_2 : STD_LOGIC;
  signal r_vaild_reg_i_4_n_3 : STD_LOGIC;
  signal r_vaild_reg_i_7_n_0 : STD_LOGIC;
  signal r_vaild_reg_i_7_n_1 : STD_LOGIC;
  signal r_vaild_reg_i_7_n_2 : STD_LOGIC;
  signal r_vaild_reg_i_7_n_3 : STD_LOGIC;
  signal NLW_b_vaild_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_b_vaild_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_b_vaild_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_b_vaild_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_b_vaild_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_b_vaild_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_g_vaild_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_g_vaild_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_g_vaild_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_g_vaild_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_g_vaild_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_g_vaild_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_vaild_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_r_vaild_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_vaild_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_r_vaild_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_vaild_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_vaild_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(26 downto 0) <= \^q\(26 downto 0);
b_vaild_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => r_vaild_reg_i_2_0(6),
      I2 => r_vaild_reg_i_2_0(7),
      I3 => \^q\(7),
      O => b_vaild_i_10_n_0
    );
b_vaild_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => r_vaild_reg_i_2_0(4),
      I2 => r_vaild_reg_i_2_0(5),
      I3 => \^q\(5),
      O => b_vaild_i_11_n_0
    );
b_vaild_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => r_vaild_reg_i_2_0(2),
      I2 => r_vaild_reg_i_2_0(3),
      I3 => \^q\(3),
      O => b_vaild_i_12_n_0
    );
b_vaild_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => r_vaild_reg_i_2_0(0),
      I2 => r_vaild_reg_i_2_0(1),
      I3 => \^q\(1),
      O => b_vaild_i_13_n_0
    );
b_vaild_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => r_vaild_reg_i_2_0(6),
      I2 => \^q\(7),
      I3 => r_vaild_reg_i_2_0(7),
      O => b_vaild_i_14_n_0
    );
b_vaild_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => r_vaild_reg_i_2_0(4),
      I2 => \^q\(5),
      I3 => r_vaild_reg_i_2_0(5),
      O => b_vaild_i_15_n_0
    );
b_vaild_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => r_vaild_reg_i_2_0(2),
      I2 => \^q\(3),
      I3 => r_vaild_reg_i_2_0(3),
      O => b_vaild_i_16_n_0
    );
b_vaild_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => r_vaild_reg_i_2_0(0),
      I2 => \^q\(1),
      I3 => r_vaild_reg_i_2_0(1),
      O => b_vaild_i_17_n_0
    );
b_vaild_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(6),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => r_vaild_reg_i_3_0(7),
      O => b_vaild_i_18_n_0
    );
b_vaild_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(4),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => r_vaild_reg_i_3_0(5),
      O => b_vaild_i_19_n_0
    );
b_vaild_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(2),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => r_vaild_reg_i_3_0(3),
      O => b_vaild_i_20_n_0
    );
b_vaild_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => r_vaild_reg_i_3_0(1),
      O => b_vaild_i_21_n_0
    );
b_vaild_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(6),
      I1 => \^q\(6),
      I2 => r_vaild_reg_i_3_0(7),
      I3 => \^q\(7),
      O => b_vaild_i_22_n_0
    );
b_vaild_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(4),
      I1 => \^q\(4),
      I2 => r_vaild_reg_i_3_0(5),
      I3 => \^q\(5),
      O => b_vaild_i_23_n_0
    );
b_vaild_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(2),
      I1 => \^q\(2),
      I2 => r_vaild_reg_i_3_0(3),
      I3 => \^q\(3),
      O => b_vaild_i_24_n_0
    );
b_vaild_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(0),
      I1 => \^q\(0),
      I2 => r_vaild_reg_i_3_0(1),
      I3 => \^q\(1),
      O => b_vaild_i_25_n_0
    );
b_vaild_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => r_vaild_reg_i_2_0(8),
      O => b_vaild_i_5_n_0
    );
b_vaild_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_vaild_reg_i_2_0(8),
      I1 => \^q\(8),
      O => b_vaild_i_6_n_0
    );
b_vaild_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(8),
      I1 => \^q\(8),
      O => b_vaild_i_8_n_0
    );
b_vaild_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => r_vaild_reg_i_3_0(8),
      O => b_vaild_i_9_n_0
    );
b_vaild_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => b_vaild_reg_i_4_n_0,
      CO(3 downto 1) => NLW_b_vaild_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => \data_reg_reg[8]_0\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => b_vaild_i_5_n_0,
      O(3 downto 0) => NLW_b_vaild_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => b_vaild_i_6_n_0
    );
b_vaild_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => b_vaild_reg_i_7_n_0,
      CO(3 downto 1) => NLW_b_vaild_reg_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => \s_stat_awb_max_reg[8]_1\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => b_vaild_i_8_n_0,
      O(3 downto 0) => NLW_b_vaild_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => b_vaild_i_9_n_0
    );
b_vaild_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => b_vaild_reg_i_4_n_0,
      CO(2) => b_vaild_reg_i_4_n_1,
      CO(1) => b_vaild_reg_i_4_n_2,
      CO(0) => b_vaild_reg_i_4_n_3,
      CYINIT => '1',
      DI(3) => b_vaild_i_10_n_0,
      DI(2) => b_vaild_i_11_n_0,
      DI(1) => b_vaild_i_12_n_0,
      DI(0) => b_vaild_i_13_n_0,
      O(3 downto 0) => NLW_b_vaild_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => b_vaild_i_14_n_0,
      S(2) => b_vaild_i_15_n_0,
      S(1) => b_vaild_i_16_n_0,
      S(0) => b_vaild_i_17_n_0
    );
b_vaild_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => b_vaild_reg_i_7_n_0,
      CO(2) => b_vaild_reg_i_7_n_1,
      CO(1) => b_vaild_reg_i_7_n_2,
      CO(0) => b_vaild_reg_i_7_n_3,
      CYINIT => '1',
      DI(3) => b_vaild_i_18_n_0,
      DI(2) => b_vaild_i_19_n_0,
      DI(1) => b_vaild_i_20_n_0,
      DI(0) => b_vaild_i_21_n_0,
      O(3 downto 0) => NLW_b_vaild_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => b_vaild_i_22_n_0,
      S(2) => b_vaild_i_23_n_0,
      S(1) => b_vaild_i_24_n_0,
      S(0) => b_vaild_i_25_n_0
    );
\data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(0),
      Q => \^q\(0)
    );
\data_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(10),
      Q => \^q\(10)
    );
\data_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(11),
      Q => \^q\(11)
    );
\data_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(12),
      Q => \^q\(12)
    );
\data_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(13),
      Q => \^q\(13)
    );
\data_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(14),
      Q => \^q\(14)
    );
\data_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(15),
      Q => \^q\(15)
    );
\data_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(16),
      Q => \^q\(16)
    );
\data_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(17),
      Q => \^q\(17)
    );
\data_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(18),
      Q => \^q\(18)
    );
\data_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(19),
      Q => \^q\(19)
    );
\data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(1),
      Q => \^q\(1)
    );
\data_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(20),
      Q => \^q\(20)
    );
\data_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(21),
      Q => \^q\(21)
    );
\data_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(22),
      Q => \^q\(22)
    );
\data_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(23),
      Q => \^q\(23)
    );
\data_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(24),
      Q => \^q\(24)
    );
\data_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(25),
      Q => \^q\(25)
    );
\data_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(26),
      Q => \^q\(26)
    );
\data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(2),
      Q => \^q\(2)
    );
\data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(3),
      Q => \^q\(3)
    );
\data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(4),
      Q => \^q\(4)
    );
\data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(5),
      Q => \^q\(5)
    );
\data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(6),
      Q => \^q\(6)
    );
\data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(7),
      Q => \^q\(7)
    );
\data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(8),
      Q => \^q\(8)
    );
\data_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => \data_reg_reg[26]_0\(9),
      Q => \^q\(9)
    );
g_vaild_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(15),
      I1 => r_vaild_reg_i_2_0(6),
      I2 => r_vaild_reg_i_2_0(7),
      I3 => \^q\(16),
      O => g_vaild_i_10_n_0
    );
g_vaild_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(13),
      I1 => r_vaild_reg_i_2_0(4),
      I2 => r_vaild_reg_i_2_0(5),
      I3 => \^q\(14),
      O => g_vaild_i_11_n_0
    );
g_vaild_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(11),
      I1 => r_vaild_reg_i_2_0(2),
      I2 => r_vaild_reg_i_2_0(3),
      I3 => \^q\(12),
      O => g_vaild_i_12_n_0
    );
g_vaild_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(9),
      I1 => r_vaild_reg_i_2_0(0),
      I2 => r_vaild_reg_i_2_0(1),
      I3 => \^q\(10),
      O => g_vaild_i_13_n_0
    );
g_vaild_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(15),
      I1 => r_vaild_reg_i_2_0(6),
      I2 => \^q\(16),
      I3 => r_vaild_reg_i_2_0(7),
      O => g_vaild_i_14_n_0
    );
g_vaild_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(13),
      I1 => r_vaild_reg_i_2_0(4),
      I2 => \^q\(14),
      I3 => r_vaild_reg_i_2_0(5),
      O => g_vaild_i_15_n_0
    );
g_vaild_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(11),
      I1 => r_vaild_reg_i_2_0(2),
      I2 => \^q\(12),
      I3 => r_vaild_reg_i_2_0(3),
      O => g_vaild_i_16_n_0
    );
g_vaild_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => r_vaild_reg_i_2_0(0),
      I2 => \^q\(10),
      I3 => r_vaild_reg_i_2_0(1),
      O => g_vaild_i_17_n_0
    );
g_vaild_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(6),
      I1 => \^q\(15),
      I2 => \^q\(16),
      I3 => r_vaild_reg_i_3_0(7),
      O => g_vaild_i_18_n_0
    );
g_vaild_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(4),
      I1 => \^q\(13),
      I2 => \^q\(14),
      I3 => r_vaild_reg_i_3_0(5),
      O => g_vaild_i_19_n_0
    );
g_vaild_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(2),
      I1 => \^q\(11),
      I2 => \^q\(12),
      I3 => r_vaild_reg_i_3_0(3),
      O => g_vaild_i_20_n_0
    );
g_vaild_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(0),
      I1 => \^q\(9),
      I2 => \^q\(10),
      I3 => r_vaild_reg_i_3_0(1),
      O => g_vaild_i_21_n_0
    );
g_vaild_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(6),
      I1 => \^q\(15),
      I2 => r_vaild_reg_i_3_0(7),
      I3 => \^q\(16),
      O => g_vaild_i_22_n_0
    );
g_vaild_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(4),
      I1 => \^q\(13),
      I2 => r_vaild_reg_i_3_0(5),
      I3 => \^q\(14),
      O => g_vaild_i_23_n_0
    );
g_vaild_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(2),
      I1 => \^q\(11),
      I2 => r_vaild_reg_i_3_0(3),
      I3 => \^q\(12),
      O => g_vaild_i_24_n_0
    );
g_vaild_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(0),
      I1 => \^q\(9),
      I2 => r_vaild_reg_i_3_0(1),
      I3 => \^q\(10),
      O => g_vaild_i_25_n_0
    );
g_vaild_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(17),
      I1 => r_vaild_reg_i_2_0(8),
      O => g_vaild_i_5_n_0
    );
g_vaild_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_vaild_reg_i_2_0(8),
      I1 => \^q\(17),
      O => g_vaild_i_6_n_0
    );
g_vaild_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(8),
      I1 => \^q\(17),
      O => g_vaild_i_8_n_0
    );
g_vaild_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => r_vaild_reg_i_3_0(8),
      O => g_vaild_i_9_n_0
    );
g_vaild_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => g_vaild_reg_i_4_n_0,
      CO(3 downto 1) => NLW_g_vaild_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => \data_reg_reg[17]_0\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => g_vaild_i_5_n_0,
      O(3 downto 0) => NLW_g_vaild_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => g_vaild_i_6_n_0
    );
g_vaild_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => g_vaild_reg_i_7_n_0,
      CO(3 downto 1) => NLW_g_vaild_reg_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => \s_stat_awb_max_reg[8]_0\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => g_vaild_i_8_n_0,
      O(3 downto 0) => NLW_g_vaild_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => g_vaild_i_9_n_0
    );
g_vaild_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => g_vaild_reg_i_4_n_0,
      CO(2) => g_vaild_reg_i_4_n_1,
      CO(1) => g_vaild_reg_i_4_n_2,
      CO(0) => g_vaild_reg_i_4_n_3,
      CYINIT => '1',
      DI(3) => g_vaild_i_10_n_0,
      DI(2) => g_vaild_i_11_n_0,
      DI(1) => g_vaild_i_12_n_0,
      DI(0) => g_vaild_i_13_n_0,
      O(3 downto 0) => NLW_g_vaild_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => g_vaild_i_14_n_0,
      S(2) => g_vaild_i_15_n_0,
      S(1) => g_vaild_i_16_n_0,
      S(0) => g_vaild_i_17_n_0
    );
g_vaild_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => g_vaild_reg_i_7_n_0,
      CO(2) => g_vaild_reg_i_7_n_1,
      CO(1) => g_vaild_reg_i_7_n_2,
      CO(0) => g_vaild_reg_i_7_n_3,
      CYINIT => '1',
      DI(3) => g_vaild_i_18_n_0,
      DI(2) => g_vaild_i_19_n_0,
      DI(1) => g_vaild_i_20_n_0,
      DI(0) => g_vaild_i_21_n_0,
      O(3 downto 0) => NLW_g_vaild_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => g_vaild_i_22_n_0,
      S(2) => g_vaild_i_23_n_0,
      S(1) => g_vaild_i_24_n_0,
      S(0) => g_vaild_i_25_n_0
    );
href_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => in_href,
      Q => D(0)
    );
r_vaild_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(24),
      I1 => r_vaild_reg_i_2_0(6),
      I2 => r_vaild_reg_i_2_0(7),
      I3 => \^q\(25),
      O => r_vaild_i_10_n_0
    );
r_vaild_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(22),
      I1 => r_vaild_reg_i_2_0(4),
      I2 => r_vaild_reg_i_2_0(5),
      I3 => \^q\(23),
      O => r_vaild_i_11_n_0
    );
r_vaild_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(20),
      I1 => r_vaild_reg_i_2_0(2),
      I2 => r_vaild_reg_i_2_0(3),
      I3 => \^q\(21),
      O => r_vaild_i_12_n_0
    );
r_vaild_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(18),
      I1 => r_vaild_reg_i_2_0(0),
      I2 => r_vaild_reg_i_2_0(1),
      I3 => \^q\(19),
      O => r_vaild_i_13_n_0
    );
r_vaild_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(24),
      I1 => r_vaild_reg_i_2_0(6),
      I2 => \^q\(25),
      I3 => r_vaild_reg_i_2_0(7),
      O => r_vaild_i_14_n_0
    );
r_vaild_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(22),
      I1 => r_vaild_reg_i_2_0(4),
      I2 => \^q\(23),
      I3 => r_vaild_reg_i_2_0(5),
      O => r_vaild_i_15_n_0
    );
r_vaild_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(20),
      I1 => r_vaild_reg_i_2_0(2),
      I2 => \^q\(21),
      I3 => r_vaild_reg_i_2_0(3),
      O => r_vaild_i_16_n_0
    );
r_vaild_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(18),
      I1 => r_vaild_reg_i_2_0(0),
      I2 => \^q\(19),
      I3 => r_vaild_reg_i_2_0(1),
      O => r_vaild_i_17_n_0
    );
r_vaild_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(6),
      I1 => \^q\(24),
      I2 => \^q\(25),
      I3 => r_vaild_reg_i_3_0(7),
      O => r_vaild_i_18_n_0
    );
r_vaild_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(4),
      I1 => \^q\(22),
      I2 => \^q\(23),
      I3 => r_vaild_reg_i_3_0(5),
      O => r_vaild_i_19_n_0
    );
r_vaild_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(2),
      I1 => \^q\(20),
      I2 => \^q\(21),
      I3 => r_vaild_reg_i_3_0(3),
      O => r_vaild_i_20_n_0
    );
r_vaild_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(0),
      I1 => \^q\(18),
      I2 => \^q\(19),
      I3 => r_vaild_reg_i_3_0(1),
      O => r_vaild_i_21_n_0
    );
r_vaild_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(6),
      I1 => \^q\(24),
      I2 => r_vaild_reg_i_3_0(7),
      I3 => \^q\(25),
      O => r_vaild_i_22_n_0
    );
r_vaild_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(4),
      I1 => \^q\(22),
      I2 => r_vaild_reg_i_3_0(5),
      I3 => \^q\(23),
      O => r_vaild_i_23_n_0
    );
r_vaild_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(2),
      I1 => \^q\(20),
      I2 => r_vaild_reg_i_3_0(3),
      I3 => \^q\(21),
      O => r_vaild_i_24_n_0
    );
r_vaild_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(0),
      I1 => \^q\(18),
      I2 => r_vaild_reg_i_3_0(1),
      I3 => \^q\(19),
      O => r_vaild_i_25_n_0
    );
r_vaild_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(26),
      I1 => r_vaild_reg_i_2_0(8),
      O => r_vaild_i_5_n_0
    );
r_vaild_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => r_vaild_reg_i_2_0(8),
      I1 => \^q\(26),
      O => r_vaild_i_6_n_0
    );
r_vaild_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => r_vaild_reg_i_3_0(8),
      I1 => \^q\(26),
      O => r_vaild_i_8_n_0
    );
r_vaild_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(26),
      I1 => r_vaild_reg_i_3_0(8),
      O => r_vaild_i_9_n_0
    );
r_vaild_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => r_vaild_reg_i_4_n_0,
      CO(3 downto 1) => NLW_r_vaild_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => r_vaild_i_5_n_0,
      O(3 downto 0) => NLW_r_vaild_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => r_vaild_i_6_n_0
    );
r_vaild_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => r_vaild_reg_i_7_n_0,
      CO(3 downto 1) => NLW_r_vaild_reg_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => \s_stat_awb_max_reg[8]\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => r_vaild_i_8_n_0,
      O(3 downto 0) => NLW_r_vaild_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => r_vaild_i_9_n_0
    );
r_vaild_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_vaild_reg_i_4_n_0,
      CO(2) => r_vaild_reg_i_4_n_1,
      CO(1) => r_vaild_reg_i_4_n_2,
      CO(0) => r_vaild_reg_i_4_n_3,
      CYINIT => '1',
      DI(3) => r_vaild_i_10_n_0,
      DI(2) => r_vaild_i_11_n_0,
      DI(1) => r_vaild_i_12_n_0,
      DI(0) => r_vaild_i_13_n_0,
      O(3 downto 0) => NLW_r_vaild_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => r_vaild_i_14_n_0,
      S(2) => r_vaild_i_15_n_0,
      S(1) => r_vaild_i_16_n_0,
      S(0) => r_vaild_i_17_n_0
    );
r_vaild_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => r_vaild_reg_i_7_n_0,
      CO(2) => r_vaild_reg_i_7_n_1,
      CO(1) => r_vaild_reg_i_7_n_2,
      CO(0) => r_vaild_reg_i_7_n_3,
      CYINIT => '1',
      DI(3) => r_vaild_i_18_n_0,
      DI(2) => r_vaild_i_19_n_0,
      DI(1) => r_vaild_i_20_n_0,
      DI(0) => r_vaild_i_21_n_0,
      O(3 downto 0) => NLW_r_vaild_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => r_vaild_i_22_n_0,
      S(2) => r_vaild_i_23_n_0,
      S(1) => r_vaild_i_24_n_0,
      S(0) => r_vaild_i_25_n_0
    );
vsync_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => in_vsync,
      Q => vsync_reg_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_5\ is
  port (
    out_href : out STD_LOGIC;
    out_vsync : out STD_LOGIC;
    out_yuv : out STD_LOGIC_VECTOR ( 23 downto 0 );
    in_href : in STD_LOGIC;
    pclk : in STD_LOGIC;
    \data_reg_reg[1]_0\ : in STD_LOGIC;
    in_vsync : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_5\ : entity is "vid_mux";
end \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_5\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_5\ is
begin
\data_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(8),
      Q => out_yuv(8)
    );
\data_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(9),
      Q => out_yuv(9)
    );
\data_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(10),
      Q => out_yuv(10)
    );
\data_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(11),
      Q => out_yuv(11)
    );
\data_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(12),
      Q => out_yuv(12)
    );
\data_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(13),
      Q => out_yuv(13)
    );
\data_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(14),
      Q => out_yuv(14)
    );
\data_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(15),
      Q => out_yuv(15)
    );
\data_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(16),
      Q => out_yuv(16)
    );
\data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(0),
      Q => out_yuv(0)
    );
\data_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(17),
      Q => out_yuv(17)
    );
\data_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(18),
      Q => out_yuv(18)
    );
\data_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(19),
      Q => out_yuv(19)
    );
\data_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(20),
      Q => out_yuv(20)
    );
\data_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(21),
      Q => out_yuv(21)
    );
\data_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(22),
      Q => out_yuv(22)
    );
\data_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(23),
      Q => out_yuv(23)
    );
\data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(1),
      Q => out_yuv(1)
    );
\data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(2),
      Q => out_yuv(2)
    );
\data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(3),
      Q => out_yuv(3)
    );
\data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(4),
      Q => out_yuv(4)
    );
\data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(5),
      Q => out_yuv(5)
    );
\data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(6),
      Q => out_yuv(6)
    );
\data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => D(7),
      Q => out_yuv(7)
    );
href_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => in_href,
      Q => out_href
    );
vsync_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \data_reg_reg[1]_0\,
      D => in_vsync,
      Q => out_vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_6\ is
  port (
    out_href : out STD_LOGIC;
    s_module_reset_reg : out STD_LOGIC;
    out_vsync : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    in_href : in STD_LOGIC;
    pclk : in STD_LOGIC;
    in_vsync : in STD_LOGIC;
    s_module_reset : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_6\ : entity is "vid_mux";
end \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_6\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_6\ is
  signal \^s_module_reset_reg\ : STD_LOGIC;
begin
  s_module_reset_reg <= \^s_module_reset_reg\;
\data_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(8),
      Q => Q(8)
    );
\data_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(9),
      Q => Q(9)
    );
\data_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(10),
      Q => Q(10)
    );
\data_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(11),
      Q => Q(11)
    );
\data_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(12),
      Q => Q(12)
    );
\data_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(13),
      Q => Q(13)
    );
\data_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(14),
      Q => Q(14)
    );
\data_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(15),
      Q => Q(15)
    );
\data_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(16),
      Q => Q(16)
    );
\data_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(17),
      Q => Q(17)
    );
\data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(0),
      Q => Q(0)
    );
\data_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(18),
      Q => Q(18)
    );
\data_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(19),
      Q => Q(19)
    );
\data_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(20),
      Q => Q(20)
    );
\data_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(21),
      Q => Q(21)
    );
\data_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(22),
      Q => Q(22)
    );
\data_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(23),
      Q => Q(23)
    );
\data_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(24),
      Q => Q(24)
    );
\data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(1),
      Q => Q(1)
    );
\data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(2),
      Q => Q(2)
    );
\data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(3),
      Q => Q(3)
    );
\data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(4),
      Q => Q(4)
    );
\data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(5),
      Q => Q(5)
    );
\data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(6),
      Q => Q(6)
    );
\data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => D(7),
      Q => Q(7)
    );
href_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      O => \^s_module_reset_reg\
    );
href_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => in_href,
      Q => out_href
    );
vsync_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_module_reset_reg\,
      D => in_vsync,
      Q => out_vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_8\ is
  port (
    out_href : out STD_LOGIC;
    out_vsync : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 26 downto 0 );
    in_href : in STD_LOGIC;
    pclk : in STD_LOGIC;
    href_reg_reg_0 : in STD_LOGIC;
    in_vsync : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_8\ : entity is "vid_mux";
end \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_8\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_vid_mux__parameterized0_8\ is
begin
\data_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(0),
      Q => Q(0)
    );
\data_reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(10),
      Q => Q(10)
    );
\data_reg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(11),
      Q => Q(11)
    );
\data_reg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(12),
      Q => Q(12)
    );
\data_reg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(13),
      Q => Q(13)
    );
\data_reg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(14),
      Q => Q(14)
    );
\data_reg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(15),
      Q => Q(15)
    );
\data_reg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(16),
      Q => Q(16)
    );
\data_reg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(17),
      Q => Q(17)
    );
\data_reg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(18),
      Q => Q(18)
    );
\data_reg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(19),
      Q => Q(19)
    );
\data_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(1),
      Q => Q(1)
    );
\data_reg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(20),
      Q => Q(20)
    );
\data_reg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(21),
      Q => Q(21)
    );
\data_reg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(22),
      Q => Q(22)
    );
\data_reg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(23),
      Q => Q(23)
    );
\data_reg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(24),
      Q => Q(24)
    );
\data_reg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(25),
      Q => Q(25)
    );
\data_reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(26),
      Q => Q(26)
    );
\data_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(2),
      Q => Q(2)
    );
\data_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(3),
      Q => Q(3)
    );
\data_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(4),
      Q => Q(4)
    );
\data_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(5),
      Q => Q(5)
    );
\data_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(6),
      Q => Q(6)
    );
\data_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(7),
      Q => Q(7)
    );
\data_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(8),
      Q => Q(8)
    );
\data_reg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => D(9),
      Q => Q(9)
    );
href_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => in_href,
      Q => out_href
    );
vsync_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_reg_reg_0,
      D => in_vsync,
      Q => out_vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_hist_ram is
  port (
    prev_flip_trigger_reg_0 : out STD_LOGIC;
    s_stat_ae_en_reg : out STD_LOGIC;
    cur_ram_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \^q\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_reg_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_flip_trigger_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_flip_trigger_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_flip_trigger_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_flip_trigger_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_flip_trigger_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_flip_trigger_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_flip_trigger_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_flip_trigger_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_flip_trigger_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_flip_trigger_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_flip_trigger_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_flip_trigger_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dgain_vsync_o : in STD_LOGIC;
    pclk : in STD_LOGIC;
    dgain_href_o : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_14_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_sum_reg[31]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_idx_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_rdaddr_r_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_stat_ae_en : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s_module_reset : in STD_LOGIC;
    rden : in STD_LOGIC;
    rdaddr : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_hist_ram : entity is "hist_ram";
end design_1_xil_isp_lite_0_0_hist_ram;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_hist_ram is
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_4\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_4\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_4\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry__4_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry__5_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__5_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__5_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__5_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__5_n_4\ : STD_LOGIC;
  signal \_inferred__1/i__carry__5_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry__5_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry__5_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry__6_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__6_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__6_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry__6_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry__6_n_7\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \cur_clr_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \cur_clr_addr[10]_i_3_n_0\ : STD_LOGIC;
  signal \cur_clr_addr[6]_i_2_n_0\ : STD_LOGIC;
  signal \cur_clr_addr[9]_i_2_n_0\ : STD_LOGIC;
  signal \cur_clr_addr[9]_i_3_n_0\ : STD_LOGIC;
  signal \cur_clr_addr_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal cur_clr_done : STD_LOGIC;
  signal cur_clr_done1_out : STD_LOGIC;
  signal cur_clr_done_i_2_n_0 : STD_LOGIC;
  signal cur_data : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cur_data2 : STD_LOGIC;
  signal cur_data2_carry_n_1 : STD_LOGIC;
  signal cur_data2_carry_n_2 : STD_LOGIC;
  signal cur_data2_carry_n_3 : STD_LOGIC;
  signal cur_data_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cur_data_r[31]_i_1_n_0\ : STD_LOGIC;
  signal cur_ram_i_1_n_0 : STD_LOGIC;
  signal \^cur_ram_reg_0\ : STD_LOGIC;
  signal cur_rdaddr_r : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal cur_rden_r : STD_LOGIC;
  signal cur_wraddr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal cur_wraddr_r : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^mem_reg_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal \^prev_flip_trigger_reg_0\ : STD_LOGIC;
  signal ram0_n_0 : STD_LOGIC;
  signal ram0_n_1 : STD_LOGIC;
  signal ram0_n_2 : STD_LOGIC;
  signal ram0_n_35 : STD_LOGIC;
  signal ram0_n_36 : STD_LOGIC;
  signal ram0_n_37 : STD_LOGIC;
  signal ram0_n_38 : STD_LOGIC;
  signal ram0_n_39 : STD_LOGIC;
  signal ram0_n_40 : STD_LOGIC;
  signal ram0_n_41 : STD_LOGIC;
  signal ram0_n_42 : STD_LOGIC;
  signal ram0_n_43 : STD_LOGIC;
  signal ram0_n_44 : STD_LOGIC;
  signal ram0_n_45 : STD_LOGIC;
  signal ram0_n_46 : STD_LOGIC;
  signal ram0_n_47 : STD_LOGIC;
  signal ram0_n_48 : STD_LOGIC;
  signal ram0_n_49 : STD_LOGIC;
  signal ram0_n_50 : STD_LOGIC;
  signal ram0_n_51 : STD_LOGIC;
  signal ram0_n_52 : STD_LOGIC;
  signal ram0_n_53 : STD_LOGIC;
  signal ram0_n_54 : STD_LOGIC;
  signal ram0_n_55 : STD_LOGIC;
  signal ram0_n_56 : STD_LOGIC;
  signal ram0_n_57 : STD_LOGIC;
  signal ram0_n_58 : STD_LOGIC;
  signal ram0_n_59 : STD_LOGIC;
  signal ram0_n_60 : STD_LOGIC;
  signal ram0_n_61 : STD_LOGIC;
  signal ram0_n_62 : STD_LOGIC;
  signal ram0_n_63 : STD_LOGIC;
  signal ram1_n_0 : STD_LOGIC;
  signal ram1_n_1 : STD_LOGIC;
  signal ram1_n_2 : STD_LOGIC;
  signal ram1_n_3 : STD_LOGIC;
  signal \^s_stat_ae_en_reg\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_cnt[16]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_cnt[20]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_cnt[20]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_cnt[20]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_cnt[20]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_cnt[24]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_cnt[24]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_cnt[24]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_cnt[24]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_cnt[28]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_cnt[28]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_cnt[28]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_cnt[28]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum[12]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum[12]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum[12]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum[16]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum[16]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum[16]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum[16]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum[20]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum[20]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum[20]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum[20]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum[24]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum[24]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum[24]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum[24]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum[28]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum[28]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum[28]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum[28]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \NLW__inferred__1/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__1/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cur_data2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_cnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_sum_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cur_clr_addr[0]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \cur_clr_addr[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \cur_clr_addr[2]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \cur_clr_addr[6]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \cur_clr_addr[7]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \cur_clr_addr[9]_i_3\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \cur_wraddr_r[0]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \cur_wraddr_r[10]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \cur_wraddr_r[1]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \cur_wraddr_r[2]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \cur_wraddr_r[3]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \cur_wraddr_r[4]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \cur_wraddr_r[5]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \cur_wraddr_r[6]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \cur_wraddr_r[7]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \cur_wraddr_r[8]_i_1\ : label is "soft_lutpair205";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  cur_ram_reg_0 <= \^cur_ram_reg_0\;
  mem_reg_1(31 downto 0) <= \^mem_reg_1\(31 downto 0);
  prev_flip_trigger_reg_0 <= \^prev_flip_trigger_reg_0\;
  s_stat_ae_en_reg <= \^s_stat_ae_en_reg\;
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => ram0_n_35,
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__1/i__carry_n_4\,
      O(2) => \_inferred__1/i__carry_n_5\,
      O(1) => \_inferred__1/i__carry_n_6\,
      O(0) => \_inferred__1/i__carry_n_7\,
      S(3) => ram0_n_36,
      S(2) => ram0_n_37,
      S(1) => ram0_n_38,
      S(0) => ram0_n_39
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__1/i__carry__0_n_4\,
      O(2) => \_inferred__1/i__carry__0_n_5\,
      O(1) => \_inferred__1/i__carry__0_n_6\,
      O(0) => \_inferred__1/i__carry__0_n_7\,
      S(3) => ram0_n_40,
      S(2) => ram0_n_41,
      S(1) => ram0_n_42,
      S(0) => ram0_n_43
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__1/i__carry__1_n_4\,
      O(2) => \_inferred__1/i__carry__1_n_5\,
      O(1) => \_inferred__1/i__carry__1_n_6\,
      O(0) => \_inferred__1/i__carry__1_n_7\,
      S(3) => ram0_n_44,
      S(2) => ram0_n_45,
      S(1) => ram0_n_46,
      S(0) => ram0_n_47
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__1/i__carry__2_n_4\,
      O(2) => \_inferred__1/i__carry__2_n_5\,
      O(1) => \_inferred__1/i__carry__2_n_6\,
      O(0) => \_inferred__1/i__carry__2_n_7\,
      S(3) => ram0_n_48,
      S(2) => ram0_n_49,
      S(1) => ram0_n_50,
      S(0) => ram0_n_51
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3) => \_inferred__1/i__carry__3_n_0\,
      CO(2) => \_inferred__1/i__carry__3_n_1\,
      CO(1) => \_inferred__1/i__carry__3_n_2\,
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__1/i__carry__3_n_4\,
      O(2) => \_inferred__1/i__carry__3_n_5\,
      O(1) => \_inferred__1/i__carry__3_n_6\,
      O(0) => \_inferred__1/i__carry__3_n_7\,
      S(3) => ram0_n_52,
      S(2) => ram0_n_53,
      S(1) => ram0_n_54,
      S(0) => ram0_n_55
    );
\_inferred__1/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__3_n_0\,
      CO(3) => \_inferred__1/i__carry__4_n_0\,
      CO(2) => \_inferred__1/i__carry__4_n_1\,
      CO(1) => \_inferred__1/i__carry__4_n_2\,
      CO(0) => \_inferred__1/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__1/i__carry__4_n_4\,
      O(2) => \_inferred__1/i__carry__4_n_5\,
      O(1) => \_inferred__1/i__carry__4_n_6\,
      O(0) => \_inferred__1/i__carry__4_n_7\,
      S(3) => ram0_n_56,
      S(2) => ram0_n_57,
      S(1) => ram0_n_58,
      S(0) => ram0_n_59
    );
\_inferred__1/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__4_n_0\,
      CO(3) => \_inferred__1/i__carry__5_n_0\,
      CO(2) => \_inferred__1/i__carry__5_n_1\,
      CO(1) => \_inferred__1/i__carry__5_n_2\,
      CO(0) => \_inferred__1/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_inferred__1/i__carry__5_n_4\,
      O(2) => \_inferred__1/i__carry__5_n_5\,
      O(1) => \_inferred__1/i__carry__5_n_6\,
      O(0) => \_inferred__1/i__carry__5_n_7\,
      S(3) => ram0_n_60,
      S(2) => ram0_n_61,
      S(1) => ram0_n_62,
      S(0) => ram0_n_63
    );
\_inferred__1/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__5_n_0\,
      CO(3 downto 2) => \NLW__inferred__1/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_inferred__1/i__carry__6_n_2\,
      CO(0) => \_inferred__1/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW__inferred__1/i__carry__6_O_UNCONNECTED\(3),
      O(2) => \_inferred__1/i__carry__6_n_5\,
      O(1) => \_inferred__1/i__carry__6_n_6\,
      O(0) => \_inferred__1/i__carry__6_n_7\,
      S(3) => '0',
      S(2) => ram0_n_0,
      S(1) => ram0_n_1,
      S(0) => ram0_n_2
    );
\cur_clr_addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => dgain_vsync_o,
      I1 => \^prev_flip_trigger_reg_0\,
      I2 => \cur_clr_addr_reg__0\(0),
      O => p_0_in(0)
    );
\cur_clr_addr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
        port map (
      I0 => cur_clr_done,
      I1 => \^prev_flip_trigger_reg_0\,
      I2 => dgain_vsync_o,
      O => \cur_clr_addr[10]_i_1_n_0\
    );
\cur_clr_addr[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF00DF20200020"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(8),
      I1 => \cur_clr_addr[10]_i_3_n_0\,
      I2 => \cur_clr_addr_reg__0\(9),
      I3 => dgain_vsync_o,
      I4 => \^prev_flip_trigger_reg_0\,
      I5 => \cur_clr_addr_reg__0\(10),
      O => p_0_in(10)
    );
\cur_clr_addr[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(6),
      I1 => \cur_clr_addr_reg__0\(4),
      I2 => \cur_clr_addr[6]_i_2_n_0\,
      I3 => \cur_clr_addr_reg__0\(3),
      I4 => \cur_clr_addr_reg__0\(5),
      I5 => \cur_clr_addr_reg__0\(7),
      O => \cur_clr_addr[10]_i_3_n_0\
    );
\cur_clr_addr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \cur_clr_addr_reg__0\(0),
      I3 => \cur_clr_addr_reg__0\(1),
      O => p_0_in(1)
    );
\cur_clr_addr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77078808"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(0),
      I1 => \cur_clr_addr_reg__0\(1),
      I2 => dgain_vsync_o,
      I3 => \^prev_flip_trigger_reg_0\,
      I4 => \cur_clr_addr_reg__0\(2),
      O => p_0_in(2)
    );
\cur_clr_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F007F80800080"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(1),
      I1 => \cur_clr_addr_reg__0\(0),
      I2 => \cur_clr_addr_reg__0\(2),
      I3 => dgain_vsync_o,
      I4 => \^prev_flip_trigger_reg_0\,
      I5 => \cur_clr_addr_reg__0\(3),
      O => p_0_in(3)
    );
\cur_clr_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(2),
      I1 => \cur_clr_addr_reg__0\(0),
      I2 => \cur_clr_addr_reg__0\(1),
      I3 => \cur_clr_addr_reg__0\(3),
      I4 => \cur_clr_addr[9]_i_3_n_0\,
      I5 => \cur_clr_addr_reg__0\(4),
      O => p_0_in(4)
    );
\cur_clr_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF00DF20200020"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(3),
      I1 => \cur_clr_addr[6]_i_2_n_0\,
      I2 => \cur_clr_addr_reg__0\(4),
      I3 => dgain_vsync_o,
      I4 => \^prev_flip_trigger_reg_0\,
      I5 => \cur_clr_addr_reg__0\(5),
      O => p_0_in(5)
    );
\cur_clr_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF000020000000"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(4),
      I1 => \cur_clr_addr[6]_i_2_n_0\,
      I2 => \cur_clr_addr_reg__0\(3),
      I3 => \cur_clr_addr_reg__0\(5),
      I4 => \cur_clr_addr[9]_i_3_n_0\,
      I5 => \cur_clr_addr_reg__0\(6),
      O => p_0_in(6)
    );
\cur_clr_addr[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(1),
      I1 => \cur_clr_addr_reg__0\(0),
      I2 => \cur_clr_addr_reg__0\(2),
      O => \cur_clr_addr[6]_i_2_n_0\
    );
\cur_clr_addr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB0B4404"
    )
        port map (
      I0 => \cur_clr_addr[9]_i_2_n_0\,
      I1 => \cur_clr_addr_reg__0\(6),
      I2 => dgain_vsync_o,
      I3 => \^prev_flip_trigger_reg_0\,
      I4 => \cur_clr_addr_reg__0\(7),
      O => p_0_in(7)
    );
\cur_clr_addr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF00DF20200020"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(6),
      I1 => \cur_clr_addr[9]_i_2_n_0\,
      I2 => \cur_clr_addr_reg__0\(7),
      I3 => dgain_vsync_o,
      I4 => \^prev_flip_trigger_reg_0\,
      I5 => \cur_clr_addr_reg__0\(8),
      O => p_0_in(8)
    );
\cur_clr_addr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF000020000000"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(7),
      I1 => \cur_clr_addr[9]_i_2_n_0\,
      I2 => \cur_clr_addr_reg__0\(6),
      I3 => \cur_clr_addr_reg__0\(8),
      I4 => \cur_clr_addr[9]_i_3_n_0\,
      I5 => \cur_clr_addr_reg__0\(9),
      O => p_0_in(9)
    );
\cur_clr_addr[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(4),
      I1 => \cur_clr_addr_reg__0\(2),
      I2 => \cur_clr_addr_reg__0\(0),
      I3 => \cur_clr_addr_reg__0\(1),
      I4 => \cur_clr_addr_reg__0\(3),
      I5 => \cur_clr_addr_reg__0\(5),
      O => \cur_clr_addr[9]_i_2_n_0\
    );
\cur_clr_addr[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      O => \cur_clr_addr[9]_i_3_n_0\
    );
\cur_clr_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[10]_i_1_n_0\,
      CLR => \^s_stat_ae_en_reg\,
      D => p_0_in(0),
      Q => \cur_clr_addr_reg__0\(0)
    );
\cur_clr_addr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[10]_i_1_n_0\,
      CLR => \^s_stat_ae_en_reg\,
      D => p_0_in(10),
      Q => \cur_clr_addr_reg__0\(10)
    );
\cur_clr_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[10]_i_1_n_0\,
      CLR => \^s_stat_ae_en_reg\,
      D => p_0_in(1),
      Q => \cur_clr_addr_reg__0\(1)
    );
\cur_clr_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[10]_i_1_n_0\,
      CLR => \^s_stat_ae_en_reg\,
      D => p_0_in(2),
      Q => \cur_clr_addr_reg__0\(2)
    );
\cur_clr_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[10]_i_1_n_0\,
      CLR => \^s_stat_ae_en_reg\,
      D => p_0_in(3),
      Q => \cur_clr_addr_reg__0\(3)
    );
\cur_clr_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[10]_i_1_n_0\,
      CLR => \^s_stat_ae_en_reg\,
      D => p_0_in(4),
      Q => \cur_clr_addr_reg__0\(4)
    );
\cur_clr_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[10]_i_1_n_0\,
      CLR => \^s_stat_ae_en_reg\,
      D => p_0_in(5),
      Q => \cur_clr_addr_reg__0\(5)
    );
\cur_clr_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[10]_i_1_n_0\,
      CLR => \^s_stat_ae_en_reg\,
      D => p_0_in(6),
      Q => \cur_clr_addr_reg__0\(6)
    );
\cur_clr_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[10]_i_1_n_0\,
      CLR => \^s_stat_ae_en_reg\,
      D => p_0_in(7),
      Q => \cur_clr_addr_reg__0\(7)
    );
\cur_clr_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[10]_i_1_n_0\,
      CLR => \^s_stat_ae_en_reg\,
      D => p_0_in(8),
      Q => \cur_clr_addr_reg__0\(8)
    );
\cur_clr_addr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[10]_i_1_n_0\,
      CLR => \^s_stat_ae_en_reg\,
      D => p_0_in(9),
      Q => \cur_clr_addr_reg__0\(9)
    );
cur_clr_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB0BAA0A"
    )
        port map (
      I0 => cur_clr_done,
      I1 => cur_clr_done_i_2_n_0,
      I2 => dgain_vsync_o,
      I3 => \^prev_flip_trigger_reg_0\,
      I4 => \cur_clr_addr_reg__0\(10),
      O => cur_clr_done1_out
    );
cur_clr_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(8),
      I1 => \cur_clr_addr_reg__0\(6),
      I2 => \cur_clr_addr[9]_i_2_n_0\,
      I3 => \cur_clr_addr_reg__0\(7),
      I4 => \cur_clr_addr_reg__0\(9),
      O => cur_clr_done_i_2_n_0
    );
cur_clr_done_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_stat_ae_en_reg\,
      D => cur_clr_done1_out,
      Q => cur_clr_done
    );
cur_data2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cur_data2,
      CO(2) => cur_data2_carry_n_1,
      CO(1) => cur_data2_carry_n_2,
      CO(0) => cur_data2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cur_data2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ram1_n_0,
      S(2) => ram1_n_1,
      S(1) => ram1_n_2,
      S(0) => ram1_n_3
    );
\cur_data_r[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cur_clr_done,
      O => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_data(0),
      Q => cur_data_r(0),
      R => '0'
    );
\cur_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__1_n_6\,
      Q => cur_data_r(10),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__1_n_5\,
      Q => cur_data_r(11),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__1_n_4\,
      Q => cur_data_r(12),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__2_n_7\,
      Q => cur_data_r(13),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__2_n_6\,
      Q => cur_data_r(14),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__2_n_5\,
      Q => cur_data_r(15),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__2_n_4\,
      Q => cur_data_r(16),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__3_n_7\,
      Q => cur_data_r(17),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__3_n_6\,
      Q => cur_data_r(18),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__3_n_5\,
      Q => cur_data_r(19),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry_n_7\,
      Q => cur_data_r(1),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__3_n_4\,
      Q => cur_data_r(20),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__4_n_7\,
      Q => cur_data_r(21),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__4_n_6\,
      Q => cur_data_r(22),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__4_n_5\,
      Q => cur_data_r(23),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__4_n_4\,
      Q => cur_data_r(24),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__5_n_7\,
      Q => cur_data_r(25),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__5_n_6\,
      Q => cur_data_r(26),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__5_n_5\,
      Q => cur_data_r(27),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__5_n_4\,
      Q => cur_data_r(28),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__6_n_7\,
      Q => cur_data_r(29),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry_n_6\,
      Q => cur_data_r(2),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__6_n_6\,
      Q => cur_data_r(30),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__6_n_5\,
      Q => cur_data_r(31),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry_n_5\,
      Q => cur_data_r(3),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry_n_4\,
      Q => cur_data_r(4),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__0_n_7\,
      Q => cur_data_r(5),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__0_n_6\,
      Q => cur_data_r(6),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__0_n_5\,
      Q => cur_data_r(7),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__0_n_4\,
      Q => cur_data_r(8),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_inferred__1/i__carry__1_n_7\,
      Q => cur_data_r(9),
      R => \cur_data_r[31]_i_1_n_0\
    );
cur_ram_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => dgain_vsync_o,
      I1 => \^prev_flip_trigger_reg_0\,
      I2 => \^cur_ram_reg_0\,
      O => cur_ram_i_1_n_0
    );
cur_ram_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_stat_ae_en_reg\,
      D => cur_ram_i_1_n_0,
      Q => \^cur_ram_reg_0\
    );
\cur_rdaddr_r[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => p_1_out(10)
    );
\cur_rdaddr_r[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_idx_reg(0),
      O => p_1_out(9)
    );
\cur_rdaddr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(0),
      Q => cur_rdaddr_r(0),
      R => '0'
    );
\cur_rdaddr_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => p_1_out(10),
      Q => cur_rdaddr_r(10),
      R => '0'
    );
\cur_rdaddr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(1),
      Q => cur_rdaddr_r(1),
      R => '0'
    );
\cur_rdaddr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(2),
      Q => cur_rdaddr_r(2),
      R => '0'
    );
\cur_rdaddr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(3),
      Q => cur_rdaddr_r(3),
      R => '0'
    );
\cur_rdaddr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(4),
      Q => cur_rdaddr_r(4),
      R => '0'
    );
\cur_rdaddr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(5),
      Q => cur_rdaddr_r(5),
      R => '0'
    );
\cur_rdaddr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(6),
      Q => cur_rdaddr_r(6),
      R => '0'
    );
\cur_rdaddr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(7),
      Q => cur_rdaddr_r(7),
      R => '0'
    );
\cur_rdaddr_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(8),
      Q => cur_rdaddr_r(8),
      R => '0'
    );
\cur_rdaddr_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => p_1_out(9),
      Q => cur_rdaddr_r(9),
      R => '0'
    );
cur_rden_r_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => dgain_href_o,
      Q => cur_rden_r,
      R => '0'
    );
\cur_wraddr_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(0),
      I1 => cur_clr_done,
      I2 => \cur_clr_addr_reg__0\(0),
      O => cur_wraddr(0)
    );
\cur_wraddr_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(10),
      I1 => cur_clr_done,
      I2 => \cur_clr_addr_reg__0\(10),
      O => cur_wraddr(10)
    );
\cur_wraddr_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(1),
      I1 => cur_clr_done,
      I2 => \cur_clr_addr_reg__0\(1),
      O => cur_wraddr(1)
    );
\cur_wraddr_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(2),
      I1 => cur_clr_done,
      I2 => \cur_clr_addr_reg__0\(2),
      O => cur_wraddr(2)
    );
\cur_wraddr_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(3),
      I1 => cur_clr_done,
      I2 => \cur_clr_addr_reg__0\(3),
      O => cur_wraddr(3)
    );
\cur_wraddr_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(4),
      I1 => cur_clr_done,
      I2 => \cur_clr_addr_reg__0\(4),
      O => cur_wraddr(4)
    );
\cur_wraddr_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(5),
      I1 => cur_clr_done,
      I2 => \cur_clr_addr_reg__0\(5),
      O => cur_wraddr(5)
    );
\cur_wraddr_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(6),
      I1 => cur_clr_done,
      I2 => \cur_clr_addr_reg__0\(6),
      O => cur_wraddr(6)
    );
\cur_wraddr_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(7),
      I1 => cur_clr_done,
      I2 => \cur_clr_addr_reg__0\(7),
      O => cur_wraddr(7)
    );
\cur_wraddr_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(8),
      I1 => cur_clr_done,
      I2 => \cur_clr_addr_reg__0\(8),
      O => cur_wraddr(8)
    );
\cur_wraddr_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(9),
      I1 => cur_clr_done,
      I2 => \cur_clr_addr_reg__0\(9),
      O => cur_wraddr(9)
    );
\cur_wraddr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(0),
      Q => cur_wraddr_r(0),
      R => '0'
    );
\cur_wraddr_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(10),
      Q => cur_wraddr_r(10),
      R => '0'
    );
\cur_wraddr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(1),
      Q => cur_wraddr_r(1),
      R => '0'
    );
\cur_wraddr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(2),
      Q => cur_wraddr_r(2),
      R => '0'
    );
\cur_wraddr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(3),
      Q => cur_wraddr_r(3),
      R => '0'
    );
\cur_wraddr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(4),
      Q => cur_wraddr_r(4),
      R => '0'
    );
\cur_wraddr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(5),
      Q => cur_wraddr_r(5),
      R => '0'
    );
\cur_wraddr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(6),
      Q => cur_wraddr_r(6),
      R => '0'
    );
\cur_wraddr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(7),
      Q => cur_wraddr_r(7),
      R => '0'
    );
\cur_wraddr_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(8),
      Q => cur_wraddr_r(8),
      R => '0'
    );
\cur_wraddr_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(9),
      Q => cur_wraddr_r(9),
      R => '0'
    );
prev_flip_trigger_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => s_stat_ae_en,
      I1 => rst_n,
      I2 => s_module_reset,
      O => \^s_stat_ae_en_reg\
    );
prev_flip_trigger_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_stat_ae_en_reg\,
      D => dgain_vsync_o,
      Q => \^prev_flip_trigger_reg_0\
    );
ram0: entity work.\design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized0\
     port map (
      CO(0) => cur_data2,
      D(0) => cur_data(0),
      O(3) => \_inferred__1/i__carry_n_4\,
      O(2) => \_inferred__1/i__carry_n_5\,
      O(1) => \_inferred__1/i__carry_n_6\,
      O(0) => \_inferred__1/i__carry_n_7\,
      Q(10 downto 0) => cur_rdaddr_r(10 downto 0),
      S(2) => ram0_n_0,
      S(1) => ram0_n_1,
      S(0) => ram0_n_2,
      cur_clr_done => cur_clr_done,
      cur_data_r(31 downto 0) => cur_data_r(31 downto 0),
      \cur_data_r_reg[31]\(31 downto 0) => \^mem_reg_1\(31 downto 0),
      cur_ram_reg => ram0_n_35,
      cur_ram_reg_0(3) => ram0_n_36,
      cur_ram_reg_0(2) => ram0_n_37,
      cur_ram_reg_0(1) => ram0_n_38,
      cur_ram_reg_0(0) => ram0_n_39,
      cur_ram_reg_1(3) => ram0_n_40,
      cur_ram_reg_1(2) => ram0_n_41,
      cur_ram_reg_1(1) => ram0_n_42,
      cur_ram_reg_1(0) => ram0_n_43,
      cur_ram_reg_2(3) => ram0_n_44,
      cur_ram_reg_2(2) => ram0_n_45,
      cur_ram_reg_2(1) => ram0_n_46,
      cur_ram_reg_2(0) => ram0_n_47,
      cur_ram_reg_3(3) => ram0_n_48,
      cur_ram_reg_3(2) => ram0_n_49,
      cur_ram_reg_3(1) => ram0_n_50,
      cur_ram_reg_3(0) => ram0_n_51,
      cur_ram_reg_4(3) => ram0_n_52,
      cur_ram_reg_4(2) => ram0_n_53,
      cur_ram_reg_4(1) => ram0_n_54,
      cur_ram_reg_4(0) => ram0_n_55,
      cur_ram_reg_5(3) => ram0_n_56,
      cur_ram_reg_5(2) => ram0_n_57,
      cur_ram_reg_5(1) => ram0_n_58,
      cur_ram_reg_5(0) => ram0_n_59,
      cur_ram_reg_6(3) => ram0_n_60,
      cur_ram_reg_6(2) => ram0_n_61,
      cur_ram_reg_6(1) => ram0_n_62,
      cur_ram_reg_6(0) => ram0_n_63,
      cur_rden_r => cur_rden_r,
      dgain_href_o => dgain_href_o,
      mem_reg_0_0 => \^cur_ram_reg_0\,
      mem_reg_0_1(10 downto 0) => \cur_clr_addr_reg__0\(10 downto 0),
      mem_reg_0_2(12 downto 0) => mem_reg_0(12 downto 0),
      mem_reg_0_3(3) => \_inferred__1/i__carry__0_n_4\,
      mem_reg_0_3(2) => \_inferred__1/i__carry__0_n_5\,
      mem_reg_0_3(1) => \_inferred__1/i__carry__0_n_6\,
      mem_reg_0_3(0) => \_inferred__1/i__carry__0_n_7\,
      mem_reg_0_4(3) => \_inferred__1/i__carry__1_n_4\,
      mem_reg_0_4(2) => \_inferred__1/i__carry__1_n_5\,
      mem_reg_0_4(1) => \_inferred__1/i__carry__1_n_6\,
      mem_reg_0_4(0) => \_inferred__1/i__carry__1_n_7\,
      mem_reg_0_5(3) => \_inferred__1/i__carry__2_n_4\,
      mem_reg_0_5(2) => \_inferred__1/i__carry__2_n_5\,
      mem_reg_0_5(1) => \_inferred__1/i__carry__2_n_6\,
      mem_reg_0_5(0) => \_inferred__1/i__carry__2_n_7\,
      mem_reg_0_6(0) => Q(0),
      mem_reg_0_7(8 downto 0) => \cur_rdaddr_r_reg[8]_0\(8 downto 0),
      mem_reg_1_0(3) => \_inferred__1/i__carry__3_n_4\,
      mem_reg_1_0(2) => \_inferred__1/i__carry__3_n_5\,
      mem_reg_1_0(1) => \_inferred__1/i__carry__3_n_6\,
      mem_reg_1_0(0) => \_inferred__1/i__carry__3_n_7\,
      mem_reg_1_1(3) => \_inferred__1/i__carry__4_n_4\,
      mem_reg_1_1(2) => \_inferred__1/i__carry__4_n_5\,
      mem_reg_1_1(1) => \_inferred__1/i__carry__4_n_6\,
      mem_reg_1_1(0) => \_inferred__1/i__carry__4_n_7\,
      mem_reg_1_2(3) => \_inferred__1/i__carry__5_n_4\,
      mem_reg_1_2(2) => \_inferred__1/i__carry__5_n_5\,
      mem_reg_1_2(1) => \_inferred__1/i__carry__5_n_6\,
      mem_reg_1_2(0) => \_inferred__1/i__carry__5_n_7\,
      mem_reg_1_3(2) => \_inferred__1/i__carry__6_n_5\,
      mem_reg_1_3(1) => \_inferred__1/i__carry__6_n_6\,
      mem_reg_1_3(0) => \_inferred__1/i__carry__6_n_7\,
      p_14_in => p_14_in,
      pclk => pclk,
      pix_idx_reg(0) => pix_idx_reg(0),
      \^q\(31 downto 0) => \^q\(31 downto 0),
      s00_axi_aclk => s00_axi_aclk
    );
ram1: entity work.\design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized0_16\
     port map (
      CO(0) => cur_data2,
      O(3) => \_inferred__1/i__carry_n_4\,
      O(2) => \_inferred__1/i__carry_n_5\,
      O(1) => \_inferred__1/i__carry_n_6\,
      O(0) => \_inferred__1/i__carry_n_7\,
      Q(10 downto 0) => cur_wraddr_r(10 downto 0),
      S(3) => ram1_n_0,
      S(2) => ram1_n_1,
      S(1) => ram1_n_2,
      S(0) => ram1_n_3,
      cur_clr_done => cur_clr_done,
      cur_rden_r => cur_rden_r,
      mem_reg_0_0 => \^cur_ram_reg_0\,
      mem_reg_0_1(10 downto 0) => cur_rdaddr_r(10 downto 0),
      mem_reg_0_2(10 downto 0) => \cur_clr_addr_reg__0\(10 downto 0),
      mem_reg_0_3(0) => cur_data_r(0),
      mem_reg_0_4(3) => \_inferred__1/i__carry__0_n_4\,
      mem_reg_0_4(2) => \_inferred__1/i__carry__0_n_5\,
      mem_reg_0_4(1) => \_inferred__1/i__carry__0_n_6\,
      mem_reg_0_4(0) => \_inferred__1/i__carry__0_n_7\,
      mem_reg_0_5(3) => \_inferred__1/i__carry__1_n_4\,
      mem_reg_0_5(2) => \_inferred__1/i__carry__1_n_5\,
      mem_reg_0_5(1) => \_inferred__1/i__carry__1_n_6\,
      mem_reg_0_5(0) => \_inferred__1/i__carry__1_n_7\,
      mem_reg_0_6(3) => \_inferred__1/i__carry__2_n_4\,
      mem_reg_0_6(2) => \_inferred__1/i__carry__2_n_5\,
      mem_reg_0_6(1) => \_inferred__1/i__carry__2_n_6\,
      mem_reg_0_6(0) => \_inferred__1/i__carry__2_n_7\,
      mem_reg_0_7(0) => Q(0),
      mem_reg_0_8(1 downto 0) => mem_reg_0(10 downto 9),
      mem_reg_1_0(31 downto 0) => \^mem_reg_1\(31 downto 0),
      mem_reg_1_1(3) => \_inferred__1/i__carry__3_n_4\,
      mem_reg_1_1(2) => \_inferred__1/i__carry__3_n_5\,
      mem_reg_1_1(1) => \_inferred__1/i__carry__3_n_6\,
      mem_reg_1_1(0) => \_inferred__1/i__carry__3_n_7\,
      mem_reg_1_2(3) => \_inferred__1/i__carry__4_n_4\,
      mem_reg_1_2(2) => \_inferred__1/i__carry__4_n_5\,
      mem_reg_1_2(1) => \_inferred__1/i__carry__4_n_6\,
      mem_reg_1_2(0) => \_inferred__1/i__carry__4_n_7\,
      mem_reg_1_3(3) => \_inferred__1/i__carry__5_n_4\,
      mem_reg_1_3(2) => \_inferred__1/i__carry__5_n_5\,
      mem_reg_1_3(1) => \_inferred__1/i__carry__5_n_6\,
      mem_reg_1_3(0) => \_inferred__1/i__carry__5_n_7\,
      mem_reg_1_4(2) => \_inferred__1/i__carry__6_n_5\,
      mem_reg_1_4(1) => \_inferred__1/i__carry__6_n_6\,
      mem_reg_1_4(0) => \_inferred__1/i__carry__6_n_7\,
      pclk => pclk,
      pix_idx_reg(0) => pix_idx_reg(0),
      rdaddr(8 downto 0) => rdaddr(8 downto 0),
      rden => rden,
      s00_axi_aclk => s00_axi_aclk
    );
\tmp_cnt[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(2),
      O => \tmp_cnt[0]_i_10_n_0\
    );
\tmp_cnt[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(1),
      O => \tmp_cnt[0]_i_11_n_0\
    );
\tmp_cnt[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => D(0),
      I1 => \^prev_flip_trigger_reg_0\,
      I2 => dgain_vsync_o,
      O => \tmp_cnt[0]_i_12_n_0\
    );
\tmp_cnt[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(3),
      O => \tmp_cnt[0]_i_9_n_0\
    );
\tmp_cnt[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(15),
      O => \tmp_cnt[12]_i_2_n_0\
    );
\tmp_cnt[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(14),
      O => \tmp_cnt[12]_i_3_n_0\
    );
\tmp_cnt[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(13),
      O => \tmp_cnt[12]_i_4_n_0\
    );
\tmp_cnt[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(12),
      O => \tmp_cnt[12]_i_5_n_0\
    );
\tmp_cnt[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(19),
      O => \tmp_cnt[16]_i_2_n_0\
    );
\tmp_cnt[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(18),
      O => \tmp_cnt[16]_i_3_n_0\
    );
\tmp_cnt[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(17),
      O => \tmp_cnt[16]_i_4_n_0\
    );
\tmp_cnt[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(16),
      O => \tmp_cnt[16]_i_5_n_0\
    );
\tmp_cnt[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(23),
      O => \tmp_cnt[20]_i_2_n_0\
    );
\tmp_cnt[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(22),
      O => \tmp_cnt[20]_i_3_n_0\
    );
\tmp_cnt[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(21),
      O => \tmp_cnt[20]_i_4_n_0\
    );
\tmp_cnt[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(20),
      O => \tmp_cnt[20]_i_5_n_0\
    );
\tmp_cnt[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(27),
      O => \tmp_cnt[24]_i_2_n_0\
    );
\tmp_cnt[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(26),
      O => \tmp_cnt[24]_i_3_n_0\
    );
\tmp_cnt[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(25),
      O => \tmp_cnt[24]_i_4_n_0\
    );
\tmp_cnt[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(24),
      O => \tmp_cnt[24]_i_5_n_0\
    );
\tmp_cnt[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(31),
      O => \tmp_cnt[28]_i_2_n_0\
    );
\tmp_cnt[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(30),
      O => \tmp_cnt[28]_i_3_n_0\
    );
\tmp_cnt[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(29),
      O => \tmp_cnt[28]_i_4_n_0\
    );
\tmp_cnt[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(28),
      O => \tmp_cnt[28]_i_5_n_0\
    );
\tmp_cnt[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(7),
      O => \tmp_cnt[4]_i_2_n_0\
    );
\tmp_cnt[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(6),
      O => \tmp_cnt[4]_i_3_n_0\
    );
\tmp_cnt[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(5),
      O => \tmp_cnt[4]_i_4_n_0\
    );
\tmp_cnt[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(4),
      O => \tmp_cnt[4]_i_5_n_0\
    );
\tmp_cnt[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(11),
      O => \tmp_cnt[8]_i_2_n_0\
    );
\tmp_cnt[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(10),
      O => \tmp_cnt[8]_i_3_n_0\
    );
\tmp_cnt[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(9),
      O => \tmp_cnt[8]_i_4_n_0\
    );
\tmp_cnt[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => D(8),
      O => \tmp_cnt[8]_i_5_n_0\
    );
\tmp_cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_cnt_reg[0]_i_2_n_0\,
      CO(2) => \tmp_cnt_reg[0]_i_2_n_1\,
      CO(1) => \tmp_cnt_reg[0]_i_2_n_2\,
      CO(0) => \tmp_cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_cnt[0]_i_9_n_0\,
      S(2) => \tmp_cnt[0]_i_10_n_0\,
      S(1) => \tmp_cnt[0]_i_11_n_0\,
      S(0) => \tmp_cnt[0]_i_12_n_0\
    );
\tmp_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[8]_i_1_n_0\,
      CO(3) => \tmp_cnt_reg[12]_i_1_n_0\,
      CO(2) => \tmp_cnt_reg[12]_i_1_n_1\,
      CO(1) => \tmp_cnt_reg[12]_i_1_n_2\,
      CO(0) => \tmp_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => prev_flip_trigger_reg_3(3 downto 0),
      S(3) => \tmp_cnt[12]_i_2_n_0\,
      S(2) => \tmp_cnt[12]_i_3_n_0\,
      S(1) => \tmp_cnt[12]_i_4_n_0\,
      S(0) => \tmp_cnt[12]_i_5_n_0\
    );
\tmp_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[12]_i_1_n_0\,
      CO(3) => \tmp_cnt_reg[16]_i_1_n_0\,
      CO(2) => \tmp_cnt_reg[16]_i_1_n_1\,
      CO(1) => \tmp_cnt_reg[16]_i_1_n_2\,
      CO(0) => \tmp_cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => prev_flip_trigger_reg_4(3 downto 0),
      S(3) => \tmp_cnt[16]_i_2_n_0\,
      S(2) => \tmp_cnt[16]_i_3_n_0\,
      S(1) => \tmp_cnt[16]_i_4_n_0\,
      S(0) => \tmp_cnt[16]_i_5_n_0\
    );
\tmp_cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[16]_i_1_n_0\,
      CO(3) => \tmp_cnt_reg[20]_i_1_n_0\,
      CO(2) => \tmp_cnt_reg[20]_i_1_n_1\,
      CO(1) => \tmp_cnt_reg[20]_i_1_n_2\,
      CO(0) => \tmp_cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => prev_flip_trigger_reg_5(3 downto 0),
      S(3) => \tmp_cnt[20]_i_2_n_0\,
      S(2) => \tmp_cnt[20]_i_3_n_0\,
      S(1) => \tmp_cnt[20]_i_4_n_0\,
      S(0) => \tmp_cnt[20]_i_5_n_0\
    );
\tmp_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[20]_i_1_n_0\,
      CO(3) => \tmp_cnt_reg[24]_i_1_n_0\,
      CO(2) => \tmp_cnt_reg[24]_i_1_n_1\,
      CO(1) => \tmp_cnt_reg[24]_i_1_n_2\,
      CO(0) => \tmp_cnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => prev_flip_trigger_reg_6(3 downto 0),
      S(3) => \tmp_cnt[24]_i_2_n_0\,
      S(2) => \tmp_cnt[24]_i_3_n_0\,
      S(1) => \tmp_cnt[24]_i_4_n_0\,
      S(0) => \tmp_cnt[24]_i_5_n_0\
    );
\tmp_cnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_tmp_cnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_cnt_reg[28]_i_1_n_1\,
      CO(1) => \tmp_cnt_reg[28]_i_1_n_2\,
      CO(0) => \tmp_cnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => prev_flip_trigger_reg_7(3 downto 0),
      S(3) => \tmp_cnt[28]_i_2_n_0\,
      S(2) => \tmp_cnt[28]_i_3_n_0\,
      S(1) => \tmp_cnt[28]_i_4_n_0\,
      S(0) => \tmp_cnt[28]_i_5_n_0\
    );
\tmp_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[0]_i_2_n_0\,
      CO(3) => \tmp_cnt_reg[4]_i_1_n_0\,
      CO(2) => \tmp_cnt_reg[4]_i_1_n_1\,
      CO(1) => \tmp_cnt_reg[4]_i_1_n_2\,
      CO(0) => \tmp_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => prev_flip_trigger_reg_1(3 downto 0),
      S(3) => \tmp_cnt[4]_i_2_n_0\,
      S(2) => \tmp_cnt[4]_i_3_n_0\,
      S(1) => \tmp_cnt[4]_i_4_n_0\,
      S(0) => \tmp_cnt[4]_i_5_n_0\
    );
\tmp_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[4]_i_1_n_0\,
      CO(3) => \tmp_cnt_reg[8]_i_1_n_0\,
      CO(2) => \tmp_cnt_reg[8]_i_1_n_1\,
      CO(1) => \tmp_cnt_reg[8]_i_1_n_2\,
      CO(0) => \tmp_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => prev_flip_trigger_reg_2(3 downto 0),
      S(3) => \tmp_cnt[8]_i_2_n_0\,
      S(2) => \tmp_cnt[8]_i_3_n_0\,
      S(1) => \tmp_cnt[8]_i_4_n_0\,
      S(0) => \tmp_cnt[8]_i_5_n_0\
    );
\tmp_sum[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(6),
      O => \tmp_sum[12]_i_2_n_0\
    );
\tmp_sum[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(5),
      O => \tmp_sum[12]_i_3_n_0\
    );
\tmp_sum[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(4),
      O => \tmp_sum[12]_i_4_n_0\
    );
\tmp_sum[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(3),
      O => \tmp_sum[12]_i_5_n_0\
    );
\tmp_sum[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(10),
      O => \tmp_sum[16]_i_2_n_0\
    );
\tmp_sum[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(9),
      O => \tmp_sum[16]_i_3_n_0\
    );
\tmp_sum[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(8),
      O => \tmp_sum[16]_i_4_n_0\
    );
\tmp_sum[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(7),
      O => \tmp_sum[16]_i_5_n_0\
    );
\tmp_sum[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(14),
      O => \tmp_sum[20]_i_2_n_0\
    );
\tmp_sum[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(13),
      O => \tmp_sum[20]_i_3_n_0\
    );
\tmp_sum[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(12),
      O => \tmp_sum[20]_i_4_n_0\
    );
\tmp_sum[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(11),
      O => \tmp_sum[20]_i_5_n_0\
    );
\tmp_sum[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(18),
      O => \tmp_sum[24]_i_2_n_0\
    );
\tmp_sum[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(17),
      O => \tmp_sum[24]_i_3_n_0\
    );
\tmp_sum[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(16),
      O => \tmp_sum[24]_i_4_n_0\
    );
\tmp_sum[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(15),
      O => \tmp_sum[24]_i_5_n_0\
    );
\tmp_sum[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(22),
      O => \tmp_sum[28]_i_2_n_0\
    );
\tmp_sum[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(21),
      O => \tmp_sum[28]_i_3_n_0\
    );
\tmp_sum[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(20),
      O => \tmp_sum[28]_i_4_n_0\
    );
\tmp_sum[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(19),
      O => \tmp_sum[28]_i_5_n_0\
    );
\tmp_sum[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(2),
      O => S(2)
    );
\tmp_sum[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(1),
      O => S(1)
    );
\tmp_sum[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^prev_flip_trigger_reg_0\,
      I1 => dgain_vsync_o,
      I2 => \tmp_sum_reg[31]\(0),
      O => S(0)
    );
\tmp_sum_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \tmp_sum_reg[12]_i_1_n_0\,
      CO(2) => \tmp_sum_reg[12]_i_1_n_1\,
      CO(1) => \tmp_sum_reg[12]_i_1_n_2\,
      CO(0) => \tmp_sum_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => prev_flip_trigger_reg_8(3 downto 0),
      S(3) => \tmp_sum[12]_i_2_n_0\,
      S(2) => \tmp_sum[12]_i_3_n_0\,
      S(1) => \tmp_sum[12]_i_4_n_0\,
      S(0) => \tmp_sum[12]_i_5_n_0\
    );
\tmp_sum_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_reg[12]_i_1_n_0\,
      CO(3) => \tmp_sum_reg[16]_i_1_n_0\,
      CO(2) => \tmp_sum_reg[16]_i_1_n_1\,
      CO(1) => \tmp_sum_reg[16]_i_1_n_2\,
      CO(0) => \tmp_sum_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => prev_flip_trigger_reg_9(3 downto 0),
      S(3) => \tmp_sum[16]_i_2_n_0\,
      S(2) => \tmp_sum[16]_i_3_n_0\,
      S(1) => \tmp_sum[16]_i_4_n_0\,
      S(0) => \tmp_sum[16]_i_5_n_0\
    );
\tmp_sum_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_reg[16]_i_1_n_0\,
      CO(3) => \tmp_sum_reg[20]_i_1_n_0\,
      CO(2) => \tmp_sum_reg[20]_i_1_n_1\,
      CO(1) => \tmp_sum_reg[20]_i_1_n_2\,
      CO(0) => \tmp_sum_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => prev_flip_trigger_reg_10(3 downto 0),
      S(3) => \tmp_sum[20]_i_2_n_0\,
      S(2) => \tmp_sum[20]_i_3_n_0\,
      S(1) => \tmp_sum[20]_i_4_n_0\,
      S(0) => \tmp_sum[20]_i_5_n_0\
    );
\tmp_sum_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_reg[20]_i_1_n_0\,
      CO(3) => \tmp_sum_reg[24]_i_1_n_0\,
      CO(2) => \tmp_sum_reg[24]_i_1_n_1\,
      CO(1) => \tmp_sum_reg[24]_i_1_n_2\,
      CO(0) => \tmp_sum_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => prev_flip_trigger_reg_11(3 downto 0),
      S(3) => \tmp_sum[24]_i_2_n_0\,
      S(2) => \tmp_sum[24]_i_3_n_0\,
      S(1) => \tmp_sum[24]_i_4_n_0\,
      S(0) => \tmp_sum[24]_i_5_n_0\
    );
\tmp_sum_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_reg[24]_i_1_n_0\,
      CO(3) => \NLW_tmp_sum_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_sum_reg[28]_i_1_n_1\,
      CO(1) => \tmp_sum_reg[28]_i_1_n_2\,
      CO(0) => \tmp_sum_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => prev_flip_trigger_reg_12(3 downto 0),
      S(3) => \tmp_sum[28]_i_2_n_0\,
      S(2) => \tmp_sum[28]_i_3_n_0\,
      S(1) => \tmp_sum[28]_i_4_n_0\,
      S(0) => \tmp_sum[28]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_hist_ram__parameterized0\ is
  port (
    cur_clr_done : out STD_LOGIC;
    s_stat_awb_en_reg : out STD_LOGIC;
    cur_ram : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg : out STD_LOGIC;
    mem_reg_0 : out STD_LOGIC;
    mem_reg_1 : out STD_LOGIC;
    mem_reg_2 : out STD_LOGIC;
    mem_reg_3 : out STD_LOGIC;
    mem_reg_4 : out STD_LOGIC;
    mem_reg_5 : out STD_LOGIC;
    mem_reg_6 : out STD_LOGIC;
    mem_reg_7 : out STD_LOGIC;
    mem_reg_8 : out STD_LOGIC;
    mem_reg_9 : out STD_LOGIC;
    mem_reg_10 : out STD_LOGIC;
    mem_reg_11 : out STD_LOGIC;
    mem_reg_12 : out STD_LOGIC;
    mem_reg_13 : out STD_LOGIC;
    mem_reg_14 : out STD_LOGIC;
    mem_reg_15 : out STD_LOGIC;
    mem_reg_16 : out STD_LOGIC;
    mem_reg_17 : out STD_LOGIC;
    mem_reg_18 : out STD_LOGIC;
    mem_reg_19 : out STD_LOGIC;
    mem_reg_20 : out STD_LOGIC;
    mem_reg_21 : out STD_LOGIC;
    mem_reg_22 : out STD_LOGIC;
    mem_reg_23 : out STD_LOGIC;
    mem_reg_24 : out STD_LOGIC;
    mem_reg_25 : out STD_LOGIC;
    mem_reg_26 : out STD_LOGIC;
    mem_reg_27 : out STD_LOGIC;
    mem_reg_28 : out STD_LOGIC;
    mem_reg_29 : out STD_LOGIC;
    mem_reg_30 : out STD_LOGIC;
    pclk : in STD_LOGIC;
    cur_ram_reg_0 : in STD_LOGIC;
    \cur_clr_addr_reg[4]_0\ : in STD_LOGIC;
    s_stat_awb_en : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s_module_reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    prev_vsync : in STD_LOGIC;
    in_vsync_reg : in STD_LOGIC;
    \s00_axi_rdata[31]\ : in STD_LOGIC;
    ram0_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    cur_rden_r : in STD_LOGIC;
    mem_reg_31 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_14_in : in STD_LOGIC;
    in_href_reg : in STD_LOGIC;
    \cur_rdaddr_r_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_hist_ram__parameterized0\ : entity is "hist_ram";
end \design_1_xil_isp_lite_0_0_hist_ram__parameterized0\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_hist_ram__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__0_n_4\ : STD_LOGIC;
  signal \_carry__0_n_5\ : STD_LOGIC;
  signal \_carry__0_n_6\ : STD_LOGIC;
  signal \_carry__0_n_7\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__1_n_4\ : STD_LOGIC;
  signal \_carry__1_n_5\ : STD_LOGIC;
  signal \_carry__1_n_6\ : STD_LOGIC;
  signal \_carry__1_n_7\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \_carry__2_n_4\ : STD_LOGIC;
  signal \_carry__2_n_5\ : STD_LOGIC;
  signal \_carry__2_n_6\ : STD_LOGIC;
  signal \_carry__2_n_7\ : STD_LOGIC;
  signal \_carry__3_n_0\ : STD_LOGIC;
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry__3_n_4\ : STD_LOGIC;
  signal \_carry__3_n_5\ : STD_LOGIC;
  signal \_carry__3_n_6\ : STD_LOGIC;
  signal \_carry__3_n_7\ : STD_LOGIC;
  signal \_carry__4_n_0\ : STD_LOGIC;
  signal \_carry__4_n_1\ : STD_LOGIC;
  signal \_carry__4_n_2\ : STD_LOGIC;
  signal \_carry__4_n_3\ : STD_LOGIC;
  signal \_carry__4_n_4\ : STD_LOGIC;
  signal \_carry__4_n_5\ : STD_LOGIC;
  signal \_carry__4_n_6\ : STD_LOGIC;
  signal \_carry__4_n_7\ : STD_LOGIC;
  signal \_carry__5_n_0\ : STD_LOGIC;
  signal \_carry__5_n_1\ : STD_LOGIC;
  signal \_carry__5_n_2\ : STD_LOGIC;
  signal \_carry__5_n_3\ : STD_LOGIC;
  signal \_carry__5_n_4\ : STD_LOGIC;
  signal \_carry__5_n_5\ : STD_LOGIC;
  signal \_carry__5_n_6\ : STD_LOGIC;
  signal \_carry__5_n_7\ : STD_LOGIC;
  signal \_carry__6_n_2\ : STD_LOGIC;
  signal \_carry__6_n_3\ : STD_LOGIC;
  signal \_carry__6_n_5\ : STD_LOGIC;
  signal \_carry__6_n_6\ : STD_LOGIC;
  signal \_carry__6_n_7\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \_carry_n_4\ : STD_LOGIC;
  signal \_carry_n_5\ : STD_LOGIC;
  signal \_carry_n_6\ : STD_LOGIC;
  signal \_carry_n_7\ : STD_LOGIC;
  signal \cur_clr_addr[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \cur_clr_addr_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \^cur_clr_done\ : STD_LOGIC;
  signal \cur_clr_done_i_1__0_n_0\ : STD_LOGIC;
  signal \cur_clr_done_i_2__1_n_0\ : STD_LOGIC;
  signal cur_data : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cur_data2_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_8__2_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_9__2_n_0\ : STD_LOGIC;
  signal cur_data2_carry_n_1 : STD_LOGIC;
  signal cur_data2_carry_n_2 : STD_LOGIC;
  signal cur_data2_carry_n_3 : STD_LOGIC;
  signal \cur_data_r[31]_i_1_n_0\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \^cur_ram\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \cur_wraddr_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal ram0_n_32 : STD_LOGIC;
  signal ram0_n_33 : STD_LOGIC;
  signal ram0_n_34 : STD_LOGIC;
  signal ram0_n_35 : STD_LOGIC;
  signal ram0_n_36 : STD_LOGIC;
  signal ram0_n_37 : STD_LOGIC;
  signal ram0_n_38 : STD_LOGIC;
  signal ram0_n_39 : STD_LOGIC;
  signal ram0_n_40 : STD_LOGIC;
  signal ram0_n_41 : STD_LOGIC;
  signal ram0_n_42 : STD_LOGIC;
  signal ram0_n_43 : STD_LOGIC;
  signal ram0_n_44 : STD_LOGIC;
  signal ram0_n_45 : STD_LOGIC;
  signal ram0_n_46 : STD_LOGIC;
  signal ram0_n_47 : STD_LOGIC;
  signal ram0_n_48 : STD_LOGIC;
  signal ram0_n_49 : STD_LOGIC;
  signal ram0_n_50 : STD_LOGIC;
  signal ram0_n_51 : STD_LOGIC;
  signal ram0_n_52 : STD_LOGIC;
  signal ram0_n_53 : STD_LOGIC;
  signal ram0_n_54 : STD_LOGIC;
  signal ram0_n_55 : STD_LOGIC;
  signal ram0_n_56 : STD_LOGIC;
  signal ram0_n_57 : STD_LOGIC;
  signal ram0_n_58 : STD_LOGIC;
  signal ram0_n_59 : STD_LOGIC;
  signal ram0_n_60 : STD_LOGIC;
  signal ram0_n_61 : STD_LOGIC;
  signal ram0_n_62 : STD_LOGIC;
  signal ram0_n_63 : STD_LOGIC;
  signal ram0_n_64 : STD_LOGIC;
  signal ram0_q_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram1_q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_stat_awb_en_reg\ : STD_LOGIC;
  signal \NLW__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cur_data2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cur_data2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cur_clr_addr[1]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \cur_clr_addr[2]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \cur_clr_addr[5]_i_2__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \cur_clr_addr[6]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \cur_clr_addr[7]_i_1__0\ : label is "soft_lutpair211";
  attribute METHODOLOGY_DRC_VIOS of cur_data2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \cur_data2_carry_i_9__2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \cur_wraddr_r[0]_i_1__2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \cur_wraddr_r[1]_i_1__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \cur_wraddr_r[2]_i_1__2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \cur_wraddr_r[3]_i_1__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \cur_wraddr_r[4]_i_1__2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \cur_wraddr_r[5]_i_1__2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \cur_wraddr_r[6]_i_1__2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \cur_wraddr_r[7]_i_1__2\ : label is "soft_lutpair216";
begin
  Q(0) <= \^q\(0);
  cur_clr_done <= \^cur_clr_done\;
  cur_ram <= \^cur_ram\;
  s_stat_awb_en_reg <= \^s_stat_awb_en_reg\;
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => ram0_n_36,
      DI(3 downto 0) => B"0000",
      O(3) => \_carry_n_4\,
      O(2) => \_carry_n_5\,
      O(1) => \_carry_n_6\,
      O(0) => \_carry_n_7\,
      S(3) => ram0_n_37,
      S(2) => ram0_n_38,
      S(1) => ram0_n_39,
      S(0) => ram0_n_40
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__0_n_4\,
      O(2) => \_carry__0_n_5\,
      O(1) => \_carry__0_n_6\,
      O(0) => \_carry__0_n_7\,
      S(3) => ram0_n_41,
      S(2) => ram0_n_42,
      S(1) => ram0_n_43,
      S(0) => ram0_n_44
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__1_n_4\,
      O(2) => \_carry__1_n_5\,
      O(1) => \_carry__1_n_6\,
      O(0) => \_carry__1_n_7\,
      S(3) => ram0_n_45,
      S(2) => ram0_n_46,
      S(1) => ram0_n_47,
      S(0) => ram0_n_48
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__2_n_4\,
      O(2) => \_carry__2_n_5\,
      O(1) => \_carry__2_n_6\,
      O(0) => \_carry__2_n_7\,
      S(3) => ram0_n_49,
      S(2) => ram0_n_50,
      S(1) => ram0_n_51,
      S(0) => ram0_n_52
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => \_carry__3_n_0\,
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__3_n_4\,
      O(2) => \_carry__3_n_5\,
      O(1) => \_carry__3_n_6\,
      O(0) => \_carry__3_n_7\,
      S(3) => ram0_n_53,
      S(2) => ram0_n_54,
      S(1) => ram0_n_55,
      S(0) => ram0_n_56
    );
\_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__3_n_0\,
      CO(3) => \_carry__4_n_0\,
      CO(2) => \_carry__4_n_1\,
      CO(1) => \_carry__4_n_2\,
      CO(0) => \_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__4_n_4\,
      O(2) => \_carry__4_n_5\,
      O(1) => \_carry__4_n_6\,
      O(0) => \_carry__4_n_7\,
      S(3) => ram0_n_57,
      S(2) => ram0_n_58,
      S(1) => ram0_n_59,
      S(0) => ram0_n_60
    );
\_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__4_n_0\,
      CO(3) => \_carry__5_n_0\,
      CO(2) => \_carry__5_n_1\,
      CO(1) => \_carry__5_n_2\,
      CO(0) => \_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__5_n_4\,
      O(2) => \_carry__5_n_5\,
      O(1) => \_carry__5_n_6\,
      O(0) => \_carry__5_n_7\,
      S(3) => ram0_n_61,
      S(2) => ram0_n_62,
      S(1) => ram0_n_63,
      S(0) => ram0_n_64
    );
\_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__5_n_0\,
      CO(3 downto 2) => \NLW__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_carry__6_n_2\,
      CO(0) => \_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW__carry__6_O_UNCONNECTED\(3),
      O(2) => \_carry__6_n_5\,
      O(1) => \_carry__6_n_6\,
      O(0) => \_carry__6_n_7\,
      S(3) => '0',
      S(2) => ram0_n_33,
      S(1) => ram0_n_34,
      S(0) => ram0_n_35
    );
\cur_clr_addr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => prev_vsync,
      I1 => in_vsync_reg,
      I2 => \^q\(0),
      I3 => \cur_clr_addr_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\cur_clr_addr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77078808"
    )
        port map (
      I0 => \^q\(0),
      I1 => \cur_clr_addr_reg__0\(1),
      I2 => in_vsync_reg,
      I3 => prev_vsync,
      I4 => \cur_clr_addr_reg__0\(2),
      O => \p_0_in__1\(2)
    );
\cur_clr_addr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F007F80800080"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(1),
      I1 => \^q\(0),
      I2 => \cur_clr_addr_reg__0\(2),
      I3 => in_vsync_reg,
      I4 => prev_vsync,
      I5 => \cur_clr_addr_reg__0\(3),
      O => \p_0_in__1\(3)
    );
\cur_clr_addr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(2),
      I1 => \^q\(0),
      I2 => \cur_clr_addr_reg__0\(1),
      I3 => \cur_clr_addr_reg__0\(3),
      I4 => \cur_clr_addr_reg[4]_0\,
      I5 => \cur_clr_addr_reg__0\(4),
      O => \p_0_in__1\(4)
    );
\cur_clr_addr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF000020000000"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(3),
      I1 => \cur_clr_addr[5]_i_2__1_n_0\,
      I2 => \cur_clr_addr_reg__0\(2),
      I3 => \cur_clr_addr_reg__0\(4),
      I4 => \cur_clr_addr_reg[4]_0\,
      I5 => \cur_clr_addr_reg__0\(5),
      O => \p_0_in__1\(5)
    );
\cur_clr_addr[5]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \cur_clr_addr_reg__0\(1),
      O => \cur_clr_addr[5]_i_2__1_n_0\
    );
\cur_clr_addr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A251"
    )
        port map (
      I0 => \cur_clr_done_i_2__1_n_0\,
      I1 => in_vsync_reg,
      I2 => prev_vsync,
      I3 => \cur_clr_addr_reg__0\(6),
      O => \p_0_in__1\(6)
    );
\cur_clr_addr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB0B4404"
    )
        port map (
      I0 => \cur_clr_done_i_2__1_n_0\,
      I1 => \cur_clr_addr_reg__0\(6),
      I2 => in_vsync_reg,
      I3 => prev_vsync,
      I4 => \cur_clr_addr_reg__0\(7),
      O => \p_0_in__1\(7)
    );
\cur_clr_addr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF00DF20200020"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(6),
      I1 => \cur_clr_done_i_2__1_n_0\,
      I2 => \cur_clr_addr_reg__0\(7),
      I3 => in_vsync_reg,
      I4 => prev_vsync,
      I5 => \cur_clr_addr_reg__0\(8),
      O => \p_0_in__1\(8)
    );
\cur_clr_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => \^s_stat_awb_en_reg\,
      D => D(0),
      Q => \^q\(0)
    );
\cur_clr_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => \^s_stat_awb_en_reg\,
      D => \p_0_in__1\(1),
      Q => \cur_clr_addr_reg__0\(1)
    );
\cur_clr_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => \^s_stat_awb_en_reg\,
      D => \p_0_in__1\(2),
      Q => \cur_clr_addr_reg__0\(2)
    );
\cur_clr_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => \^s_stat_awb_en_reg\,
      D => \p_0_in__1\(3),
      Q => \cur_clr_addr_reg__0\(3)
    );
\cur_clr_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => \^s_stat_awb_en_reg\,
      D => \p_0_in__1\(4),
      Q => \cur_clr_addr_reg__0\(4)
    );
\cur_clr_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => \^s_stat_awb_en_reg\,
      D => \p_0_in__1\(5),
      Q => \cur_clr_addr_reg__0\(5)
    );
\cur_clr_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => \^s_stat_awb_en_reg\,
      D => \p_0_in__1\(6),
      Q => \cur_clr_addr_reg__0\(6)
    );
\cur_clr_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => \^s_stat_awb_en_reg\,
      D => \p_0_in__1\(7),
      Q => \cur_clr_addr_reg__0\(7)
    );
\cur_clr_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => \^s_stat_awb_en_reg\,
      D => \p_0_in__1\(8),
      Q => \cur_clr_addr_reg__0\(8)
    );
\cur_clr_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200000000000"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(6),
      I1 => \cur_clr_done_i_2__1_n_0\,
      I2 => \cur_clr_addr_reg__0\(7),
      I3 => \cur_clr_addr_reg__0\(8),
      I4 => \^cur_clr_done\,
      I5 => \cur_clr_addr_reg[4]_0\,
      O => \cur_clr_done_i_1__0_n_0\
    );
\cur_clr_done_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(4),
      I1 => \cur_clr_addr_reg__0\(2),
      I2 => \^q\(0),
      I3 => \cur_clr_addr_reg__0\(1),
      I4 => \cur_clr_addr_reg__0\(3),
      I5 => \cur_clr_addr_reg__0\(5),
      O => \cur_clr_done_i_2__1_n_0\
    );
cur_clr_done_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_stat_awb_en_reg\,
      D => \cur_clr_done_i_1__0_n_0\,
      Q => \^cur_clr_done\
    );
cur_data2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_cur_data2_carry_CO_UNCONNECTED(3),
      CO(2) => cur_data2_carry_n_1,
      CO(1) => cur_data2_carry_n_2,
      CO(0) => cur_data2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cur_data2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \cur_data2_carry_i_1__2_n_0\,
      S(1) => \cur_data2_carry_i_2__2_n_0\,
      S(0) => \cur_data2_carry_i_3__2_n_0\
    );
\cur_data2_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8844F00F88440000"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[8]\,
      I1 => \cur_data2_carry_i_4__2_n_0\,
      I2 => \cur_clr_addr_reg__0\(8),
      I3 => \cur_wraddr_r_reg_n_0_[8]\,
      I4 => \^cur_clr_done\,
      I5 => \cur_data2_carry_i_5__2_n_0\,
      O => \cur_data2_carry_i_1__2_n_0\
    );
\cur_data2_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8844F00F88440000"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[5]\,
      I1 => \cur_data2_carry_i_6__2_n_0\,
      I2 => \cur_clr_addr_reg__0\(5),
      I3 => \cur_wraddr_r_reg_n_0_[5]\,
      I4 => \^cur_clr_done\,
      I5 => \cur_data2_carry_i_7__2_n_0\,
      O => \cur_data2_carry_i_2__2_n_0\
    );
\cur_data2_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88884444F00000F0"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[2]\,
      I1 => \cur_data2_carry_i_8__2_n_0\,
      I2 => \cur_data2_carry_i_9__2_n_0\,
      I3 => \cur_clr_addr_reg__0\(2),
      I4 => \cur_wraddr_r_reg_n_0_[2]\,
      I5 => \^cur_clr_done\,
      O => \cur_data2_carry_i_3__2_n_0\
    );
\cur_data2_carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_wraddr_r_reg_n_0_[6]\,
      I1 => \cur_rdaddr_r_reg_n_0_[6]\,
      I2 => \cur_wraddr_r_reg_n_0_[7]\,
      I3 => \cur_rdaddr_r_reg_n_0_[7]\,
      O => \cur_data2_carry_i_4__2_n_0\
    );
\cur_data2_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(6),
      I1 => \cur_wraddr_r_reg_n_0_[6]\,
      I2 => \cur_clr_addr_reg__0\(7),
      I3 => \cur_wraddr_r_reg_n_0_[7]\,
      O => \cur_data2_carry_i_5__2_n_0\
    );
\cur_data2_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_wraddr_r_reg_n_0_[3]\,
      I1 => \cur_rdaddr_r_reg_n_0_[3]\,
      I2 => \cur_wraddr_r_reg_n_0_[4]\,
      I3 => \cur_rdaddr_r_reg_n_0_[4]\,
      O => \cur_data2_carry_i_6__2_n_0\
    );
\cur_data2_carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(3),
      I1 => \cur_wraddr_r_reg_n_0_[3]\,
      I2 => \cur_clr_addr_reg__0\(4),
      I3 => \cur_wraddr_r_reg_n_0_[4]\,
      O => \cur_data2_carry_i_7__2_n_0\
    );
\cur_data2_carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_wraddr_r_reg_n_0_[0]\,
      I1 => \cur_rdaddr_r_reg_n_0_[0]\,
      I2 => \cur_wraddr_r_reg_n_0_[1]\,
      I3 => \cur_rdaddr_r_reg_n_0_[1]\,
      O => \cur_data2_carry_i_8__2_n_0\
    );
\cur_data2_carry_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_wraddr_r_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \cur_clr_addr_reg__0\(1),
      I3 => \cur_wraddr_r_reg_n_0_[1]\,
      O => \cur_data2_carry_i_9__2_n_0\
    );
\cur_data_r[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cur_clr_done\,
      O => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_data(0),
      Q => \cur_data_r_reg_n_0_[0]\,
      R => '0'
    );
\cur_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__1_n_6\,
      Q => \cur_data_r_reg_n_0_[10]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__1_n_5\,
      Q => \cur_data_r_reg_n_0_[11]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__1_n_4\,
      Q => \cur_data_r_reg_n_0_[12]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__2_n_7\,
      Q => \cur_data_r_reg_n_0_[13]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__2_n_6\,
      Q => \cur_data_r_reg_n_0_[14]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__2_n_5\,
      Q => \cur_data_r_reg_n_0_[15]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__2_n_4\,
      Q => \cur_data_r_reg_n_0_[16]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__3_n_7\,
      Q => \cur_data_r_reg_n_0_[17]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__3_n_6\,
      Q => \cur_data_r_reg_n_0_[18]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__3_n_5\,
      Q => \cur_data_r_reg_n_0_[19]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry_n_7\,
      Q => \cur_data_r_reg_n_0_[1]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__3_n_4\,
      Q => \cur_data_r_reg_n_0_[20]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__4_n_7\,
      Q => \cur_data_r_reg_n_0_[21]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__4_n_6\,
      Q => \cur_data_r_reg_n_0_[22]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__4_n_5\,
      Q => \cur_data_r_reg_n_0_[23]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__4_n_4\,
      Q => \cur_data_r_reg_n_0_[24]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__5_n_7\,
      Q => \cur_data_r_reg_n_0_[25]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__5_n_6\,
      Q => \cur_data_r_reg_n_0_[26]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__5_n_5\,
      Q => \cur_data_r_reg_n_0_[27]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__5_n_4\,
      Q => \cur_data_r_reg_n_0_[28]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__6_n_7\,
      Q => \cur_data_r_reg_n_0_[29]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry_n_6\,
      Q => \cur_data_r_reg_n_0_[2]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__6_n_6\,
      Q => \cur_data_r_reg_n_0_[30]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__6_n_5\,
      Q => \cur_data_r_reg_n_0_[31]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry_n_5\,
      Q => \cur_data_r_reg_n_0_[3]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry_n_4\,
      Q => \cur_data_r_reg_n_0_[4]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__0_n_7\,
      Q => \cur_data_r_reg_n_0_[5]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__0_n_6\,
      Q => \cur_data_r_reg_n_0_[6]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__0_n_5\,
      Q => \cur_data_r_reg_n_0_[7]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__0_n_4\,
      Q => \cur_data_r_reg_n_0_[8]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__1_n_7\,
      Q => \cur_data_r_reg_n_0_[9]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
cur_ram_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_stat_awb_en_reg\,
      D => cur_ram_reg_0,
      Q => \^cur_ram\
    );
\cur_rdaddr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(0),
      Q => \cur_rdaddr_r_reg_n_0_[0]\,
      R => '0'
    );
\cur_rdaddr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(1),
      Q => \cur_rdaddr_r_reg_n_0_[1]\,
      R => '0'
    );
\cur_rdaddr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(2),
      Q => \cur_rdaddr_r_reg_n_0_[2]\,
      R => '0'
    );
\cur_rdaddr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(3),
      Q => \cur_rdaddr_r_reg_n_0_[3]\,
      R => '0'
    );
\cur_rdaddr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(4),
      Q => \cur_rdaddr_r_reg_n_0_[4]\,
      R => '0'
    );
\cur_rdaddr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(5),
      Q => \cur_rdaddr_r_reg_n_0_[5]\,
      R => '0'
    );
\cur_rdaddr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(6),
      Q => \cur_rdaddr_r_reg_n_0_[6]\,
      R => '0'
    );
\cur_rdaddr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(7),
      Q => \cur_rdaddr_r_reg_n_0_[7]\,
      R => '0'
    );
\cur_rdaddr_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(8),
      Q => \cur_rdaddr_r_reg_n_0_[8]\,
      R => '0'
    );
\cur_wraddr_r[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[0]\,
      I1 => \^cur_clr_done\,
      I2 => \^q\(0),
      O => \cur_wraddr_r[0]_i_1__2_n_0\
    );
\cur_wraddr_r[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[1]\,
      I1 => \^cur_clr_done\,
      I2 => \cur_clr_addr_reg__0\(1),
      O => \cur_wraddr_r[1]_i_1__2_n_0\
    );
\cur_wraddr_r[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[2]\,
      I1 => \^cur_clr_done\,
      I2 => \cur_clr_addr_reg__0\(2),
      O => \cur_wraddr_r[2]_i_1__2_n_0\
    );
\cur_wraddr_r[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[3]\,
      I1 => \^cur_clr_done\,
      I2 => \cur_clr_addr_reg__0\(3),
      O => \cur_wraddr_r[3]_i_1__2_n_0\
    );
\cur_wraddr_r[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[4]\,
      I1 => \^cur_clr_done\,
      I2 => \cur_clr_addr_reg__0\(4),
      O => \cur_wraddr_r[4]_i_1__2_n_0\
    );
\cur_wraddr_r[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[5]\,
      I1 => \^cur_clr_done\,
      I2 => \cur_clr_addr_reg__0\(5),
      O => \cur_wraddr_r[5]_i_1__2_n_0\
    );
\cur_wraddr_r[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[6]\,
      I1 => \^cur_clr_done\,
      I2 => \cur_clr_addr_reg__0\(6),
      O => \cur_wraddr_r[6]_i_1__2_n_0\
    );
\cur_wraddr_r[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[7]\,
      I1 => \^cur_clr_done\,
      I2 => \cur_clr_addr_reg__0\(7),
      O => \cur_wraddr_r[7]_i_1__2_n_0\
    );
\cur_wraddr_r[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[8]\,
      I1 => \^cur_clr_done\,
      I2 => \cur_clr_addr_reg__0\(8),
      O => \cur_wraddr_r[8]_i_1__2_n_0\
    );
\cur_wraddr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[0]_i_1__2_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[0]\,
      R => '0'
    );
\cur_wraddr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[1]_i_1__2_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[1]\,
      R => '0'
    );
\cur_wraddr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[2]_i_1__2_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[2]\,
      R => '0'
    );
\cur_wraddr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[3]_i_1__2_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[3]\,
      R => '0'
    );
\cur_wraddr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[4]_i_1__2_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[4]\,
      R => '0'
    );
\cur_wraddr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[5]_i_1__2_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[5]\,
      R => '0'
    );
\cur_wraddr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[6]_i_1__2_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[6]\,
      R => '0'
    );
\cur_wraddr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[7]_i_1__2_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[7]\,
      R => '0'
    );
\cur_wraddr_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[8]_i_1__2_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[8]\,
      R => '0'
    );
in_href_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => s_stat_awb_en,
      I1 => rst_n,
      I2 => s_module_reset,
      O => \^s_stat_awb_en_reg\
    );
ram0: entity work.\design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_14\
     port map (
      CO(0) => cur_data2_carry_n_1,
      D(0) => cur_data(0),
      O(3) => \_carry_n_4\,
      O(2) => \_carry_n_5\,
      O(1) => \_carry_n_6\,
      O(0) => \_carry_n_7\,
      Q(8) => \cur_rdaddr_r_reg_n_0_[8]\,
      Q(7) => \cur_rdaddr_r_reg_n_0_[7]\,
      Q(6) => \cur_rdaddr_r_reg_n_0_[6]\,
      Q(5) => \cur_rdaddr_r_reg_n_0_[5]\,
      Q(4) => \cur_rdaddr_r_reg_n_0_[4]\,
      Q(3) => \cur_rdaddr_r_reg_n_0_[3]\,
      Q(2) => \cur_rdaddr_r_reg_n_0_[2]\,
      Q(1) => \cur_rdaddr_r_reg_n_0_[1]\,
      Q(0) => \cur_rdaddr_r_reg_n_0_[0]\,
      S(2) => ram0_n_33,
      S(1) => ram0_n_34,
      S(0) => ram0_n_35,
      \axi_araddr_reg[11]\ => ram0_n_32,
      \cur_data_r_reg[12]\ => \cur_data_r_reg_n_0_[9]\,
      \cur_data_r_reg[12]_0\ => \cur_data_r_reg_n_0_[10]\,
      \cur_data_r_reg[12]_1\ => \cur_data_r_reg_n_0_[11]\,
      \cur_data_r_reg[12]_2\ => \cur_data_r_reg_n_0_[12]\,
      \cur_data_r_reg[16]\ => \cur_data_r_reg_n_0_[13]\,
      \cur_data_r_reg[16]_0\ => \cur_data_r_reg_n_0_[14]\,
      \cur_data_r_reg[16]_1\ => \cur_data_r_reg_n_0_[15]\,
      \cur_data_r_reg[16]_2\ => \cur_data_r_reg_n_0_[16]\,
      \cur_data_r_reg[20]\ => \cur_data_r_reg_n_0_[17]\,
      \cur_data_r_reg[20]_0\ => \cur_data_r_reg_n_0_[18]\,
      \cur_data_r_reg[20]_1\ => \cur_data_r_reg_n_0_[19]\,
      \cur_data_r_reg[20]_2\ => \cur_data_r_reg_n_0_[20]\,
      \cur_data_r_reg[24]\ => \cur_data_r_reg_n_0_[21]\,
      \cur_data_r_reg[24]_0\ => \cur_data_r_reg_n_0_[22]\,
      \cur_data_r_reg[24]_1\ => \cur_data_r_reg_n_0_[23]\,
      \cur_data_r_reg[24]_2\ => \cur_data_r_reg_n_0_[24]\,
      \cur_data_r_reg[28]\ => \cur_data_r_reg_n_0_[25]\,
      \cur_data_r_reg[28]_0\ => \cur_data_r_reg_n_0_[26]\,
      \cur_data_r_reg[28]_1\ => \cur_data_r_reg_n_0_[27]\,
      \cur_data_r_reg[28]_2\ => \cur_data_r_reg_n_0_[28]\,
      \cur_data_r_reg[31]\ => \cur_data_r_reg_n_0_[31]\,
      \cur_data_r_reg[31]_0\ => \cur_data_r_reg_n_0_[29]\,
      \cur_data_r_reg[31]_1\ => \cur_data_r_reg_n_0_[30]\,
      \cur_data_r_reg[4]\ => \cur_data_r_reg_n_0_[1]\,
      \cur_data_r_reg[4]_0\ => \cur_data_r_reg_n_0_[2]\,
      \cur_data_r_reg[4]_1\ => \cur_data_r_reg_n_0_[3]\,
      \cur_data_r_reg[4]_2\ => \cur_data_r_reg_n_0_[4]\,
      \cur_data_r_reg[8]\ => \cur_data_r_reg_n_0_[5]\,
      \cur_data_r_reg[8]_0\ => \cur_data_r_reg_n_0_[6]\,
      \cur_data_r_reg[8]_1\ => \cur_data_r_reg_n_0_[7]\,
      \cur_data_r_reg[8]_2\ => \cur_data_r_reg_n_0_[8]\,
      cur_ram_reg => ram0_n_36,
      cur_ram_reg_0(3) => ram0_n_37,
      cur_ram_reg_0(2) => ram0_n_38,
      cur_ram_reg_0(1) => ram0_n_39,
      cur_ram_reg_0(0) => ram0_n_40,
      cur_ram_reg_1(3) => ram0_n_41,
      cur_ram_reg_1(2) => ram0_n_42,
      cur_ram_reg_1(1) => ram0_n_43,
      cur_ram_reg_1(0) => ram0_n_44,
      cur_ram_reg_2(3) => ram0_n_45,
      cur_ram_reg_2(2) => ram0_n_46,
      cur_ram_reg_2(1) => ram0_n_47,
      cur_ram_reg_2(0) => ram0_n_48,
      cur_ram_reg_3(3) => ram0_n_49,
      cur_ram_reg_3(2) => ram0_n_50,
      cur_ram_reg_3(1) => ram0_n_51,
      cur_ram_reg_3(0) => ram0_n_52,
      cur_ram_reg_4(3) => ram0_n_53,
      cur_ram_reg_4(2) => ram0_n_54,
      cur_ram_reg_4(1) => ram0_n_55,
      cur_ram_reg_4(0) => ram0_n_56,
      cur_ram_reg_5(3) => ram0_n_57,
      cur_ram_reg_5(2) => ram0_n_58,
      cur_ram_reg_5(1) => ram0_n_59,
      cur_ram_reg_5(0) => ram0_n_60,
      cur_ram_reg_6(3) => ram0_n_61,
      cur_ram_reg_6(2) => ram0_n_62,
      cur_ram_reg_6(1) => ram0_n_63,
      cur_ram_reg_6(0) => ram0_n_64,
      cur_rden_r => cur_rden_r,
      in_href_reg => in_href_reg,
      mem_reg_0(12 downto 0) => mem_reg_31(12 downto 0),
      mem_reg_1 => \^cur_ram\,
      mem_reg_10(3) => \_carry__5_n_4\,
      mem_reg_10(2) => \_carry__5_n_5\,
      mem_reg_10(1) => \_carry__5_n_6\,
      mem_reg_10(0) => \_carry__5_n_7\,
      mem_reg_11(2) => \_carry__6_n_5\,
      mem_reg_11(1) => \_carry__6_n_6\,
      mem_reg_11(0) => \_carry__6_n_7\,
      mem_reg_12(8 downto 0) => \cur_rdaddr_r_reg[8]_0\(8 downto 0),
      mem_reg_2(8 downto 1) => \cur_clr_addr_reg__0\(8 downto 1),
      mem_reg_2(0) => \^q\(0),
      mem_reg_3 => \^cur_clr_done\,
      mem_reg_4(0) => \cur_data_r_reg_n_0_[0]\,
      mem_reg_5(3) => \_carry__0_n_4\,
      mem_reg_5(2) => \_carry__0_n_5\,
      mem_reg_5(1) => \_carry__0_n_6\,
      mem_reg_5(0) => \_carry__0_n_7\,
      mem_reg_6(3) => \_carry__1_n_4\,
      mem_reg_6(2) => \_carry__1_n_5\,
      mem_reg_6(1) => \_carry__1_n_6\,
      mem_reg_6(0) => \_carry__1_n_7\,
      mem_reg_7(3) => \_carry__2_n_4\,
      mem_reg_7(2) => \_carry__2_n_5\,
      mem_reg_7(1) => \_carry__2_n_6\,
      mem_reg_7(0) => \_carry__2_n_7\,
      mem_reg_8(3) => \_carry__3_n_4\,
      mem_reg_8(2) => \_carry__3_n_5\,
      mem_reg_8(1) => \_carry__3_n_6\,
      mem_reg_8(0) => \_carry__3_n_7\,
      mem_reg_9(3) => \_carry__4_n_4\,
      mem_reg_9(2) => \_carry__4_n_5\,
      mem_reg_9(1) => \_carry__4_n_6\,
      mem_reg_9(0) => \_carry__4_n_7\,
      p_14_in => p_14_in,
      pclk => pclk,
      ram0_q_0(31 downto 0) => ram0_q_0(31 downto 0),
      ram1_q(31 downto 0) => ram1_q(31 downto 0),
      s00_axi_aclk => s00_axi_aclk
    );
ram1: entity work.\design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_15\
     port map (
      CO(0) => cur_data2_carry_n_1,
      O(3) => \_carry_n_4\,
      O(2) => \_carry_n_5\,
      O(1) => \_carry_n_6\,
      O(0) => \_carry_n_7\,
      Q(8) => \cur_rdaddr_r_reg_n_0_[8]\,
      Q(7) => \cur_rdaddr_r_reg_n_0_[7]\,
      Q(6) => \cur_rdaddr_r_reg_n_0_[6]\,
      Q(5) => \cur_rdaddr_r_reg_n_0_[5]\,
      Q(4) => \cur_rdaddr_r_reg_n_0_[4]\,
      Q(3) => \cur_rdaddr_r_reg_n_0_[3]\,
      Q(2) => \cur_rdaddr_r_reg_n_0_[2]\,
      Q(1) => \cur_rdaddr_r_reg_n_0_[1]\,
      Q(0) => \cur_rdaddr_r_reg_n_0_[0]\,
      cur_rden_r => cur_rden_r,
      in_href_reg => in_href_reg,
      mem_reg_0 => mem_reg,
      mem_reg_1 => mem_reg_0,
      mem_reg_10 => mem_reg_9,
      mem_reg_11 => mem_reg_10,
      mem_reg_12 => mem_reg_11,
      mem_reg_13 => mem_reg_12,
      mem_reg_14 => mem_reg_13,
      mem_reg_15 => mem_reg_14,
      mem_reg_16 => mem_reg_15,
      mem_reg_17 => mem_reg_16,
      mem_reg_18 => mem_reg_17,
      mem_reg_19 => mem_reg_18,
      mem_reg_2 => mem_reg_1,
      mem_reg_20 => mem_reg_19,
      mem_reg_21 => mem_reg_20,
      mem_reg_22 => mem_reg_21,
      mem_reg_23 => mem_reg_22,
      mem_reg_24 => mem_reg_23,
      mem_reg_25 => mem_reg_24,
      mem_reg_26 => mem_reg_25,
      mem_reg_27 => mem_reg_26,
      mem_reg_28 => mem_reg_27,
      mem_reg_29 => mem_reg_28,
      mem_reg_3 => mem_reg_2,
      mem_reg_30 => mem_reg_29,
      mem_reg_31 => mem_reg_30,
      mem_reg_32 => \^cur_ram\,
      mem_reg_33(8 downto 1) => \cur_clr_addr_reg__0\(8 downto 1),
      mem_reg_33(0) => \^q\(0),
      mem_reg_34 => \^cur_clr_done\,
      mem_reg_35(12 downto 0) => mem_reg_31(12 downto 0),
      mem_reg_36(0) => \cur_data_r_reg_n_0_[0]\,
      mem_reg_37(3) => \_carry__0_n_4\,
      mem_reg_37(2) => \_carry__0_n_5\,
      mem_reg_37(1) => \_carry__0_n_6\,
      mem_reg_37(0) => \_carry__0_n_7\,
      mem_reg_38(3) => \_carry__1_n_4\,
      mem_reg_38(2) => \_carry__1_n_5\,
      mem_reg_38(1) => \_carry__1_n_6\,
      mem_reg_38(0) => \_carry__1_n_7\,
      mem_reg_39(3) => \_carry__2_n_4\,
      mem_reg_39(2) => \_carry__2_n_5\,
      mem_reg_39(1) => \_carry__2_n_6\,
      mem_reg_39(0) => \_carry__2_n_7\,
      mem_reg_4 => mem_reg_3,
      mem_reg_40(3) => \_carry__3_n_4\,
      mem_reg_40(2) => \_carry__3_n_5\,
      mem_reg_40(1) => \_carry__3_n_6\,
      mem_reg_40(0) => \_carry__3_n_7\,
      mem_reg_41(3) => \_carry__4_n_4\,
      mem_reg_41(2) => \_carry__4_n_5\,
      mem_reg_41(1) => \_carry__4_n_6\,
      mem_reg_41(0) => \_carry__4_n_7\,
      mem_reg_42(3) => \_carry__5_n_4\,
      mem_reg_42(2) => \_carry__5_n_5\,
      mem_reg_42(1) => \_carry__5_n_6\,
      mem_reg_42(0) => \_carry__5_n_7\,
      mem_reg_43(2) => \_carry__6_n_5\,
      mem_reg_43(1) => \_carry__6_n_6\,
      mem_reg_43(0) => \_carry__6_n_7\,
      mem_reg_44(8 downto 0) => \cur_rdaddr_r_reg[8]_0\(8 downto 0),
      mem_reg_5 => mem_reg_4,
      mem_reg_6 => mem_reg_5,
      mem_reg_7 => mem_reg_6,
      mem_reg_8 => mem_reg_7,
      mem_reg_9 => mem_reg_8,
      p_14_in => p_14_in,
      pclk => pclk,
      ram0_q(31 downto 0) => ram0_q(31 downto 0),
      ram0_q_0(31 downto 0) => ram0_q_0(31 downto 0),
      ram1_q(31 downto 0) => ram1_q(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \s00_axi_rdata[0]\ => ram0_n_32,
      \s00_axi_rdata[31]\ => \s00_axi_rdata[31]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_hist_ram__parameterized0_10\ is
  port (
    prev_vsync : out STD_LOGIC;
    s_stat_awb_en_reg : out STD_LOGIC;
    s_stat_awb_en_reg_0 : out STD_LOGIC;
    cur_rden_r : out STD_LOGIC;
    in_vsync_reg_reg : out STD_LOGIC;
    in_vsync_reg_reg_0 : out STD_LOGIC;
    prev_flip_trigger_reg_0 : out STD_LOGIC;
    tmp_sum_b : out STD_LOGIC;
    in_vsync_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_vsync_reg_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_vsync_reg_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_vsync_reg_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg : out STD_LOGIC;
    mem_reg_0 : out STD_LOGIC;
    mem_reg_1 : out STD_LOGIC;
    mem_reg_2 : out STD_LOGIC;
    mem_reg_3 : out STD_LOGIC;
    mem_reg_4 : out STD_LOGIC;
    mem_reg_5 : out STD_LOGIC;
    mem_reg_6 : out STD_LOGIC;
    mem_reg_7 : out STD_LOGIC;
    mem_reg_8 : out STD_LOGIC;
    mem_reg_9 : out STD_LOGIC;
    mem_reg_10 : out STD_LOGIC;
    mem_reg_11 : out STD_LOGIC;
    mem_reg_12 : out STD_LOGIC;
    mem_reg_13 : out STD_LOGIC;
    mem_reg_14 : out STD_LOGIC;
    mem_reg_15 : out STD_LOGIC;
    mem_reg_16 : out STD_LOGIC;
    mem_reg_17 : out STD_LOGIC;
    mem_reg_18 : out STD_LOGIC;
    mem_reg_19 : out STD_LOGIC;
    mem_reg_20 : out STD_LOGIC;
    mem_reg_21 : out STD_LOGIC;
    mem_reg_22 : out STD_LOGIC;
    mem_reg_23 : out STD_LOGIC;
    mem_reg_24 : out STD_LOGIC;
    mem_reg_25 : out STD_LOGIC;
    mem_reg_26 : out STD_LOGIC;
    mem_reg_27 : out STD_LOGIC;
    mem_reg_28 : out STD_LOGIC;
    mem_reg_29 : out STD_LOGIC;
    mem_reg_30 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_11 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_12 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_13 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_14 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_15 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_16 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_17 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_18 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_19 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_20 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_21 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_22 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_23 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_24 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_25 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_26 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_27 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_28 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_29 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_30 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_31 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_32 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_33 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_34 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg_reg_35 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_vsync_reg : in STD_LOGIC;
    pclk : in STD_LOGIC;
    in_href_reg : in STD_LOGIC;
    cur_ram : in STD_LOGIC;
    cur_ram_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_sum_g_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_sum_g_reg[11]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_sum_r_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \cur_rdaddr_r_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_cnt_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    r_vaild : in STD_LOGIC;
    b_vaild : in STD_LOGIC;
    g_vaild : in STD_LOGIC;
    s_stat_awb_en : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s_module_reset : in STD_LOGIC;
    \cur_clr_addr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cur_clr_addr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cur_clr_done : in STD_LOGIC;
    cur_clr_done_1 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    ram1_q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s00_axi_rdata[31]\ : in STD_LOGIC;
    mem_reg_31 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_14_in : in STD_LOGIC;
    \cur_clr_addr_reg[2]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_hist_ram__parameterized0_10\ : entity is "hist_ram";
end \design_1_xil_isp_lite_0_0_hist_ram__parameterized0_10\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_hist_ram__parameterized0_10\ is
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__0_n_4\ : STD_LOGIC;
  signal \_carry__0_n_5\ : STD_LOGIC;
  signal \_carry__0_n_6\ : STD_LOGIC;
  signal \_carry__0_n_7\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__1_n_4\ : STD_LOGIC;
  signal \_carry__1_n_5\ : STD_LOGIC;
  signal \_carry__1_n_6\ : STD_LOGIC;
  signal \_carry__1_n_7\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \_carry__2_n_4\ : STD_LOGIC;
  signal \_carry__2_n_5\ : STD_LOGIC;
  signal \_carry__2_n_6\ : STD_LOGIC;
  signal \_carry__2_n_7\ : STD_LOGIC;
  signal \_carry__3_n_0\ : STD_LOGIC;
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry__3_n_4\ : STD_LOGIC;
  signal \_carry__3_n_5\ : STD_LOGIC;
  signal \_carry__3_n_6\ : STD_LOGIC;
  signal \_carry__3_n_7\ : STD_LOGIC;
  signal \_carry__4_n_0\ : STD_LOGIC;
  signal \_carry__4_n_1\ : STD_LOGIC;
  signal \_carry__4_n_2\ : STD_LOGIC;
  signal \_carry__4_n_3\ : STD_LOGIC;
  signal \_carry__4_n_4\ : STD_LOGIC;
  signal \_carry__4_n_5\ : STD_LOGIC;
  signal \_carry__4_n_6\ : STD_LOGIC;
  signal \_carry__4_n_7\ : STD_LOGIC;
  signal \_carry__5_n_0\ : STD_LOGIC;
  signal \_carry__5_n_1\ : STD_LOGIC;
  signal \_carry__5_n_2\ : STD_LOGIC;
  signal \_carry__5_n_3\ : STD_LOGIC;
  signal \_carry__5_n_4\ : STD_LOGIC;
  signal \_carry__5_n_5\ : STD_LOGIC;
  signal \_carry__5_n_6\ : STD_LOGIC;
  signal \_carry__5_n_7\ : STD_LOGIC;
  signal \_carry__6_n_2\ : STD_LOGIC;
  signal \_carry__6_n_3\ : STD_LOGIC;
  signal \_carry__6_n_5\ : STD_LOGIC;
  signal \_carry__6_n_6\ : STD_LOGIC;
  signal \_carry__6_n_7\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \_carry_n_4\ : STD_LOGIC;
  signal \_carry_n_5\ : STD_LOGIC;
  signal \_carry_n_6\ : STD_LOGIC;
  signal \_carry_n_7\ : STD_LOGIC;
  signal \cur_clr_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \cur_clr_addr[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \cur_clr_addr_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal cur_clr_done_2 : STD_LOGIC;
  signal \cur_clr_done_i_1__2_n_0\ : STD_LOGIC;
  signal cur_clr_done_i_3_n_0 : STD_LOGIC;
  signal cur_data : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cur_data2 : STD_LOGIC;
  signal \cur_data2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_9__0_n_0\ : STD_LOGIC;
  signal cur_data2_carry_n_2 : STD_LOGIC;
  signal cur_data2_carry_n_3 : STD_LOGIC;
  signal cur_data_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cur_data_r[31]_i_1_n_0\ : STD_LOGIC;
  signal cur_ram_3 : STD_LOGIC;
  signal \cur_ram_i_1__0_n_0\ : STD_LOGIC;
  signal cur_rdaddr_r : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^cur_rden_r\ : STD_LOGIC;
  signal cur_wraddr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal cur_wraddr_r : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^prev_flip_trigger_reg_0\ : STD_LOGIC;
  signal \^prev_vsync\ : STD_LOGIC;
  signal ram0_n_32 : STD_LOGIC;
  signal ram0_q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram1_q_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_stat_awb_en_reg\ : STD_LOGIC;
  signal \^s_stat_awb_en_reg_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \tmp_sum_b[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[12]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[12]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[12]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[16]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[16]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[16]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[16]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[20]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[20]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[20]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[20]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[24]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[24]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[24]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[24]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[28]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[28]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[28]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[28]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[4]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[4]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[4]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[4]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[4]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[4]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[4]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[8]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[8]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[8]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[8]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_b[8]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_sum_b_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_b_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_b_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_b_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_b_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_b_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_b_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_b_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_b_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_b_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_b_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_b_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_b_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_b_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_b_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_b_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_b_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_b_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_b_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_b_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_b_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_b_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_b_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_b_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_b_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_b_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_b_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_b_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_b_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_b_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_b_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_g[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[12]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[12]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[12]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[16]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[16]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[16]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[16]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[20]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[20]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[20]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[20]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[24]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[24]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[24]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[24]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[28]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[28]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[28]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[28]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[4]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[4]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[4]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[4]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[4]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[4]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[4]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[8]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[8]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[8]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[8]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_g[8]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_sum_g_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_g_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_g_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_g_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_g_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_g_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_g_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_g_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_g_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_g_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_g_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_g_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_g_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_g_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_g_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_g_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_g_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_g_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_g_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_g_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_g_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_g_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_g_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_g_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_g_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_g_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_g_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_g_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_g_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_g_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_g_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[12]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[12]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[12]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[12]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[16]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[16]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[16]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[16]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[20]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[20]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[20]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[20]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[24]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[24]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[24]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[24]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[28]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[28]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[28]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[28]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[4]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[4]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[4]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[4]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[4]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[4]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[4]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[8]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[8]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[8]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_sum_r[8]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_sum_r_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_r_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_r_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_r_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_r_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_r_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_r_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_r_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_r_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_r_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_r_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_r_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_r_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_r_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_r_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_r_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_r_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_r_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_r_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_r_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_r_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_r_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_r_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_sum_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_sum_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_sum_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_sum_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cur_data2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cur_data2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_cnt_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_sum_b_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_sum_g_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_sum_r_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cur_clr_addr[0]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \cur_clr_addr[0]_i_1__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \cur_clr_addr[0]_i_1__2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \cur_clr_addr[1]_i_1__2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \cur_clr_addr[2]_i_1__2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \cur_clr_addr[5]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \cur_clr_addr[6]_i_1__2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \cur_clr_addr[7]_i_1__2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \cur_clr_addr[8]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \cur_clr_addr[8]_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of cur_clr_done_i_4 : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \cur_data2_carry_i_9__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \cur_ram_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \cur_ram_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \cur_ram_i_1__2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \cur_wraddr_r[0]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \cur_wraddr_r[1]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \cur_wraddr_r[2]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \cur_wraddr_r[3]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \cur_wraddr_r[4]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \cur_wraddr_r[5]_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \cur_wraddr_r[6]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \cur_wraddr_r[8]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \done_i_1__0\ : label is "soft_lutpair235";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[20]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[28]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_b_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_b_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_b_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_b_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_b_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_b_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_b_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_b_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_g_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_g_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_g_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_g_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_g_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_g_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_g_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_g_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_r_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_r_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_r_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_r_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_r_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_r_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_r_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_sum_r_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  cur_rden_r <= \^cur_rden_r\;
  prev_flip_trigger_reg_0 <= \^prev_flip_trigger_reg_0\;
  prev_vsync <= \^prev_vsync\;
  s_stat_awb_en_reg <= \^s_stat_awb_en_reg\;
  s_stat_awb_en_reg_0 <= \^s_stat_awb_en_reg_0\;
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => \p_0_in__2\(0),
      DI(3 downto 0) => B"0000",
      O(3) => \_carry_n_4\,
      O(2) => \_carry_n_5\,
      O(1) => \_carry_n_6\,
      O(0) => \_carry_n_7\,
      S(3 downto 0) => \p_0_in__2\(4 downto 1)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__0_n_4\,
      O(2) => \_carry__0_n_5\,
      O(1) => \_carry__0_n_6\,
      O(0) => \_carry__0_n_7\,
      S(3 downto 0) => \p_0_in__2\(8 downto 5)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__1_n_4\,
      O(2) => \_carry__1_n_5\,
      O(1) => \_carry__1_n_6\,
      O(0) => \_carry__1_n_7\,
      S(3 downto 0) => \p_0_in__2\(12 downto 9)
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__2_n_4\,
      O(2) => \_carry__2_n_5\,
      O(1) => \_carry__2_n_6\,
      O(0) => \_carry__2_n_7\,
      S(3 downto 0) => \p_0_in__2\(16 downto 13)
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => \_carry__3_n_0\,
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__3_n_4\,
      O(2) => \_carry__3_n_5\,
      O(1) => \_carry__3_n_6\,
      O(0) => \_carry__3_n_7\,
      S(3 downto 0) => \p_0_in__2\(20 downto 17)
    );
\_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__3_n_0\,
      CO(3) => \_carry__4_n_0\,
      CO(2) => \_carry__4_n_1\,
      CO(1) => \_carry__4_n_2\,
      CO(0) => \_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__4_n_4\,
      O(2) => \_carry__4_n_5\,
      O(1) => \_carry__4_n_6\,
      O(0) => \_carry__4_n_7\,
      S(3 downto 0) => \p_0_in__2\(24 downto 21)
    );
\_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__4_n_0\,
      CO(3) => \_carry__5_n_0\,
      CO(2) => \_carry__5_n_1\,
      CO(1) => \_carry__5_n_2\,
      CO(0) => \_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__5_n_4\,
      O(2) => \_carry__5_n_5\,
      O(1) => \_carry__5_n_6\,
      O(0) => \_carry__5_n_7\,
      S(3 downto 0) => \p_0_in__2\(28 downto 25)
    );
\_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__5_n_0\,
      CO(3 downto 2) => \NLW__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_carry__6_n_2\,
      CO(0) => \_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW__carry__6_O_UNCONNECTED\(3),
      O(2) => \_carry__6_n_5\,
      O(1) => \_carry__6_n_6\,
      O(0) => \_carry__6_n_7\,
      S(3) => '0',
      S(2 downto 0) => \p_0_in__2\(31 downto 29)
    );
\cur_clr_addr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_clr_addr_reg[0]_0\(0),
      O => in_vsync_reg_reg_1(0)
    );
\cur_clr_addr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_clr_addr_reg[0]_1\(0),
      O => in_vsync_reg_reg_2(0)
    );
\cur_clr_addr[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_clr_addr_reg__0\(0),
      O => p_0_in(0)
    );
\cur_clr_addr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => \^prev_vsync\,
      I1 => in_vsync_reg,
      I2 => \cur_clr_addr_reg__0\(0),
      I3 => \cur_clr_addr_reg__0\(1),
      O => p_0_in(1)
    );
\cur_clr_addr[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77078808"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(0),
      I1 => \cur_clr_addr_reg__0\(1),
      I2 => in_vsync_reg,
      I3 => \^prev_vsync\,
      I4 => \cur_clr_addr_reg__0\(2),
      O => p_0_in(2)
    );
\cur_clr_addr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F007F80800080"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(1),
      I1 => \cur_clr_addr_reg__0\(0),
      I2 => \cur_clr_addr_reg__0\(2),
      I3 => in_vsync_reg,
      I4 => \^prev_vsync\,
      I5 => \cur_clr_addr_reg__0\(3),
      O => p_0_in(3)
    );
\cur_clr_addr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(2),
      I1 => \cur_clr_addr_reg__0\(0),
      I2 => \cur_clr_addr_reg__0\(1),
      I3 => \cur_clr_addr_reg__0\(3),
      I4 => \^prev_flip_trigger_reg_0\,
      I5 => \cur_clr_addr_reg__0\(4),
      O => p_0_in(4)
    );
\cur_clr_addr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF000020000000"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(3),
      I1 => \cur_clr_addr[5]_i_2_n_0\,
      I2 => \cur_clr_addr_reg__0\(2),
      I3 => \cur_clr_addr_reg__0\(4),
      I4 => \^prev_flip_trigger_reg_0\,
      I5 => \cur_clr_addr_reg__0\(5),
      O => p_0_in(5)
    );
\cur_clr_addr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(0),
      I1 => \cur_clr_addr_reg__0\(1),
      O => \cur_clr_addr[5]_i_2_n_0\
    );
\cur_clr_addr[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A251"
    )
        port map (
      I0 => cur_clr_done_i_3_n_0,
      I1 => in_vsync_reg,
      I2 => \^prev_vsync\,
      I3 => \cur_clr_addr_reg__0\(6),
      O => p_0_in(6)
    );
\cur_clr_addr[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB0B4404"
    )
        port map (
      I0 => cur_clr_done_i_3_n_0,
      I1 => \cur_clr_addr_reg__0\(6),
      I2 => in_vsync_reg,
      I3 => \^prev_vsync\,
      I4 => \cur_clr_addr_reg__0\(7),
      O => p_0_in(7)
    );
\cur_clr_addr[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => cur_clr_done,
      O => E(0)
    );
\cur_clr_addr[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => cur_clr_done_1,
      O => in_vsync_reg_reg_3(0)
    );
\cur_clr_addr[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => cur_clr_done_2,
      O => \cur_clr_addr[8]_i_1__2_n_0\
    );
\cur_clr_addr[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF00DF20200020"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(6),
      I1 => cur_clr_done_i_3_n_0,
      I2 => \cur_clr_addr_reg__0\(7),
      I3 => in_vsync_reg,
      I4 => \^prev_vsync\,
      I5 => \cur_clr_addr_reg__0\(8),
      O => p_0_in(8)
    );
\cur_clr_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[8]_i_1__2_n_0\,
      CLR => \cur_clr_addr_reg[2]_0\,
      D => p_0_in(0),
      Q => \cur_clr_addr_reg__0\(0)
    );
\cur_clr_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[8]_i_1__2_n_0\,
      CLR => \cur_clr_addr_reg[2]_0\,
      D => p_0_in(1),
      Q => \cur_clr_addr_reg__0\(1)
    );
\cur_clr_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[8]_i_1__2_n_0\,
      CLR => \cur_clr_addr_reg[2]_0\,
      D => p_0_in(2),
      Q => \cur_clr_addr_reg__0\(2)
    );
\cur_clr_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[8]_i_1__2_n_0\,
      CLR => \^s_stat_awb_en_reg_0\,
      D => p_0_in(3),
      Q => \cur_clr_addr_reg__0\(3)
    );
\cur_clr_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[8]_i_1__2_n_0\,
      CLR => \^s_stat_awb_en_reg_0\,
      D => p_0_in(4),
      Q => \cur_clr_addr_reg__0\(4)
    );
\cur_clr_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[8]_i_1__2_n_0\,
      CLR => \^s_stat_awb_en_reg_0\,
      D => p_0_in(5),
      Q => \cur_clr_addr_reg__0\(5)
    );
\cur_clr_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[8]_i_1__2_n_0\,
      CLR => \^s_stat_awb_en_reg_0\,
      D => p_0_in(6),
      Q => \cur_clr_addr_reg__0\(6)
    );
\cur_clr_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[8]_i_1__2_n_0\,
      CLR => \^s_stat_awb_en_reg_0\,
      D => p_0_in(7),
      Q => \cur_clr_addr_reg__0\(7)
    );
\cur_clr_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \cur_clr_addr[8]_i_1__2_n_0\,
      CLR => \^s_stat_awb_en_reg_0\,
      D => p_0_in(8),
      Q => \cur_clr_addr_reg__0\(8)
    );
\cur_clr_done_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200000000000"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(6),
      I1 => cur_clr_done_i_3_n_0,
      I2 => \cur_clr_addr_reg__0\(7),
      I3 => \cur_clr_addr_reg__0\(8),
      I4 => cur_clr_done_2,
      I5 => \^prev_flip_trigger_reg_0\,
      O => \cur_clr_done_i_1__2_n_0\
    );
\cur_clr_done_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => s_stat_awb_en,
      I1 => rst_n,
      I2 => s_module_reset,
      O => \^s_stat_awb_en_reg_0\
    );
cur_clr_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(4),
      I1 => \cur_clr_addr_reg__0\(2),
      I2 => \cur_clr_addr_reg__0\(0),
      I3 => \cur_clr_addr_reg__0\(1),
      I4 => \cur_clr_addr_reg__0\(3),
      I5 => \cur_clr_addr_reg__0\(5),
      O => cur_clr_done_i_3_n_0
    );
cur_clr_done_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^prev_vsync\,
      I1 => in_vsync_reg,
      O => \^prev_flip_trigger_reg_0\
    );
cur_clr_done_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_stat_awb_en_reg_0\,
      D => \cur_clr_done_i_1__2_n_0\,
      Q => cur_clr_done_2
    );
cur_data2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_cur_data2_carry_CO_UNCONNECTED(3),
      CO(2) => cur_data2,
      CO(1) => cur_data2_carry_n_2,
      CO(0) => cur_data2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cur_data2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \cur_data2_carry_i_1__0_n_0\,
      S(1) => \cur_data2_carry_i_2__0_n_0\,
      S(0) => \cur_data2_carry_i_3__0_n_0\
    );
\cur_data2_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8844F00F88440000"
    )
        port map (
      I0 => cur_rdaddr_r(8),
      I1 => \cur_data2_carry_i_4__0_n_0\,
      I2 => \cur_clr_addr_reg__0\(8),
      I3 => cur_wraddr_r(8),
      I4 => cur_clr_done_2,
      I5 => \cur_data2_carry_i_5__0_n_0\,
      O => \cur_data2_carry_i_1__0_n_0\
    );
\cur_data2_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8844F00F88440000"
    )
        port map (
      I0 => cur_rdaddr_r(5),
      I1 => \cur_data2_carry_i_6__0_n_0\,
      I2 => \cur_clr_addr_reg__0\(5),
      I3 => cur_wraddr_r(5),
      I4 => cur_clr_done_2,
      I5 => \cur_data2_carry_i_7__0_n_0\,
      O => \cur_data2_carry_i_2__0_n_0\
    );
\cur_data2_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88884444F00000F0"
    )
        port map (
      I0 => cur_rdaddr_r(2),
      I1 => \cur_data2_carry_i_8__0_n_0\,
      I2 => \cur_data2_carry_i_9__0_n_0\,
      I3 => \cur_clr_addr_reg__0\(2),
      I4 => cur_wraddr_r(2),
      I5 => cur_clr_done_2,
      O => \cur_data2_carry_i_3__0_n_0\
    );
\cur_data2_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => cur_wraddr_r(6),
      I1 => cur_rdaddr_r(6),
      I2 => cur_wraddr_r(7),
      I3 => cur_rdaddr_r(7),
      O => \cur_data2_carry_i_4__0_n_0\
    );
\cur_data2_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(6),
      I1 => cur_wraddr_r(6),
      I2 => \cur_clr_addr_reg__0\(7),
      I3 => cur_wraddr_r(7),
      O => \cur_data2_carry_i_5__0_n_0\
    );
\cur_data2_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => cur_wraddr_r(3),
      I1 => cur_rdaddr_r(3),
      I2 => cur_wraddr_r(4),
      I3 => cur_rdaddr_r(4),
      O => \cur_data2_carry_i_6__0_n_0\
    );
\cur_data2_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(3),
      I1 => cur_wraddr_r(3),
      I2 => \cur_clr_addr_reg__0\(4),
      I3 => cur_wraddr_r(4),
      O => \cur_data2_carry_i_7__0_n_0\
    );
\cur_data2_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => cur_wraddr_r(0),
      I1 => cur_rdaddr_r(0),
      I2 => cur_wraddr_r(1),
      I3 => cur_rdaddr_r(1),
      O => \cur_data2_carry_i_8__0_n_0\
    );
\cur_data2_carry_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => cur_wraddr_r(0),
      I1 => \cur_clr_addr_reg__0\(0),
      I2 => \cur_clr_addr_reg__0\(1),
      I3 => cur_wraddr_r(1),
      O => \cur_data2_carry_i_9__0_n_0\
    );
\cur_data_r[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cur_clr_done_2,
      O => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_data(0),
      Q => cur_data_r(0),
      R => '0'
    );
\cur_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__1_n_6\,
      Q => cur_data_r(10),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__1_n_5\,
      Q => cur_data_r(11),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__1_n_4\,
      Q => cur_data_r(12),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__2_n_7\,
      Q => cur_data_r(13),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__2_n_6\,
      Q => cur_data_r(14),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__2_n_5\,
      Q => cur_data_r(15),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__2_n_4\,
      Q => cur_data_r(16),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__3_n_7\,
      Q => cur_data_r(17),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__3_n_6\,
      Q => cur_data_r(18),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__3_n_5\,
      Q => cur_data_r(19),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry_n_7\,
      Q => cur_data_r(1),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__3_n_4\,
      Q => cur_data_r(20),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__4_n_7\,
      Q => cur_data_r(21),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__4_n_6\,
      Q => cur_data_r(22),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__4_n_5\,
      Q => cur_data_r(23),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__4_n_4\,
      Q => cur_data_r(24),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__5_n_7\,
      Q => cur_data_r(25),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__5_n_6\,
      Q => cur_data_r(26),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__5_n_5\,
      Q => cur_data_r(27),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__5_n_4\,
      Q => cur_data_r(28),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__6_n_7\,
      Q => cur_data_r(29),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry_n_6\,
      Q => cur_data_r(2),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__6_n_6\,
      Q => cur_data_r(30),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__6_n_5\,
      Q => cur_data_r(31),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry_n_5\,
      Q => cur_data_r(3),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry_n_4\,
      Q => cur_data_r(4),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__0_n_7\,
      Q => cur_data_r(5),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__0_n_6\,
      Q => cur_data_r(6),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__0_n_5\,
      Q => cur_data_r(7),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__0_n_4\,
      Q => cur_data_r(8),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__1_n_7\,
      Q => cur_data_r(9),
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => cur_ram_3,
      O => \cur_ram_i_1__0_n_0\
    );
\cur_ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => cur_ram,
      O => in_vsync_reg_reg
    );
\cur_ram_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => cur_ram_0,
      O => in_vsync_reg_reg_0
    );
cur_ram_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_stat_awb_en_reg_0\,
      D => \cur_ram_i_1__0_n_0\,
      Q => cur_ram_3
    );
\cur_rdaddr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(0),
      Q => cur_rdaddr_r(0),
      R => '0'
    );
\cur_rdaddr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(1),
      Q => cur_rdaddr_r(1),
      R => '0'
    );
\cur_rdaddr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(2),
      Q => cur_rdaddr_r(2),
      R => '0'
    );
\cur_rdaddr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(3),
      Q => cur_rdaddr_r(3),
      R => '0'
    );
\cur_rdaddr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(4),
      Q => cur_rdaddr_r(4),
      R => '0'
    );
\cur_rdaddr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(5),
      Q => cur_rdaddr_r(5),
      R => '0'
    );
\cur_rdaddr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(6),
      Q => cur_rdaddr_r(6),
      R => '0'
    );
\cur_rdaddr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(7),
      Q => cur_rdaddr_r(7),
      R => '0'
    );
\cur_rdaddr_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(8),
      Q => cur_rdaddr_r(8),
      R => '0'
    );
cur_rden_r_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => in_href_reg,
      Q => \^cur_rden_r\,
      R => '0'
    );
\cur_wraddr_r[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(0),
      I1 => cur_clr_done_2,
      I2 => \cur_clr_addr_reg__0\(0),
      O => cur_wraddr(0)
    );
\cur_wraddr_r[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(1),
      I1 => cur_clr_done_2,
      I2 => \cur_clr_addr_reg__0\(1),
      O => cur_wraddr(1)
    );
\cur_wraddr_r[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(2),
      I1 => cur_clr_done_2,
      I2 => \cur_clr_addr_reg__0\(2),
      O => cur_wraddr(2)
    );
\cur_wraddr_r[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(3),
      I1 => cur_clr_done_2,
      I2 => \cur_clr_addr_reg__0\(3),
      O => cur_wraddr(3)
    );
\cur_wraddr_r[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(4),
      I1 => cur_clr_done_2,
      I2 => \cur_clr_addr_reg__0\(4),
      O => cur_wraddr(4)
    );
\cur_wraddr_r[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(5),
      I1 => cur_clr_done_2,
      I2 => \cur_clr_addr_reg__0\(5),
      O => cur_wraddr(5)
    );
\cur_wraddr_r[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(6),
      I1 => cur_clr_done_2,
      I2 => \cur_clr_addr_reg__0\(6),
      O => cur_wraddr(6)
    );
\cur_wraddr_r[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(7),
      I1 => cur_clr_done_2,
      I2 => \cur_clr_addr_reg__0\(7),
      O => cur_wraddr(7)
    );
\cur_wraddr_r[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cur_rdaddr_r(8),
      I1 => cur_clr_done_2,
      I2 => \cur_clr_addr_reg__0\(8),
      O => cur_wraddr(8)
    );
\cur_wraddr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(0),
      Q => cur_wraddr_r(0),
      R => '0'
    );
\cur_wraddr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(1),
      Q => cur_wraddr_r(1),
      R => '0'
    );
\cur_wraddr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(2),
      Q => cur_wraddr_r(2),
      R => '0'
    );
\cur_wraddr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(3),
      Q => cur_wraddr_r(3),
      R => '0'
    );
\cur_wraddr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(4),
      Q => cur_wraddr_r(4),
      R => '0'
    );
\cur_wraddr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(5),
      Q => cur_wraddr_r(5),
      R => '0'
    );
\cur_wraddr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(6),
      Q => cur_wraddr_r(6),
      R => '0'
    );
\cur_wraddr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(7),
      Q => cur_wraddr_r(7),
      R => '0'
    );
\cur_wraddr_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_wraddr(8),
      Q => cur_wraddr_r(8),
      R => '0'
    );
\done_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      O => in_vsync_reg_reg_4(0)
    );
in_vsync_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => s_stat_awb_en,
      I1 => rst_n,
      I2 => s_module_reset,
      O => \^s_stat_awb_en_reg\
    );
prev_flip_trigger_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^s_stat_awb_en_reg\,
      D => in_vsync_reg,
      Q => \^prev_vsync\
    );
ram0: entity work.\design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1\
     port map (
      CO(0) => cur_data2,
      D(0) => cur_data(0),
      O(3) => \_carry_n_4\,
      O(2) => \_carry_n_5\,
      O(1) => \_carry_n_6\,
      O(0) => \_carry_n_7\,
      Q(8 downto 0) => cur_rdaddr_r(8 downto 0),
      \axi_araddr_reg[12]\ => ram0_n_32,
      cur_clr_done_2 => cur_clr_done_2,
      cur_data_r(31 downto 0) => cur_data_r(31 downto 0),
      cur_ram_3 => cur_ram_3,
      cur_rden_r => \^cur_rden_r\,
      in_href_reg => in_href_reg,
      mem_reg_0(12 downto 0) => mem_reg_31(12 downto 0),
      mem_reg_1(8 downto 0) => \cur_clr_addr_reg__0\(8 downto 0),
      mem_reg_2(3) => \_carry__0_n_4\,
      mem_reg_2(2) => \_carry__0_n_5\,
      mem_reg_2(1) => \_carry__0_n_6\,
      mem_reg_2(0) => \_carry__0_n_7\,
      mem_reg_3(3) => \_carry__1_n_4\,
      mem_reg_3(2) => \_carry__1_n_5\,
      mem_reg_3(1) => \_carry__1_n_6\,
      mem_reg_3(0) => \_carry__1_n_7\,
      mem_reg_4(3) => \_carry__2_n_4\,
      mem_reg_4(2) => \_carry__2_n_5\,
      mem_reg_4(1) => \_carry__2_n_6\,
      mem_reg_4(0) => \_carry__2_n_7\,
      mem_reg_5(3) => \_carry__3_n_4\,
      mem_reg_5(2) => \_carry__3_n_5\,
      mem_reg_5(1) => \_carry__3_n_6\,
      mem_reg_5(0) => \_carry__3_n_7\,
      mem_reg_6(3) => \_carry__4_n_4\,
      mem_reg_6(2) => \_carry__4_n_5\,
      mem_reg_6(1) => \_carry__4_n_6\,
      mem_reg_6(0) => \_carry__4_n_7\,
      mem_reg_7(3) => \_carry__5_n_4\,
      mem_reg_7(2) => \_carry__5_n_5\,
      mem_reg_7(1) => \_carry__5_n_6\,
      mem_reg_7(0) => \_carry__5_n_7\,
      mem_reg_8(2) => \_carry__6_n_5\,
      mem_reg_8(1) => \_carry__6_n_6\,
      mem_reg_8(0) => \_carry__6_n_7\,
      mem_reg_9(8 downto 0) => \cur_rdaddr_r_reg[8]_0\(8 downto 0),
      \p_0_in__2\(31 downto 0) => \p_0_in__2\(31 downto 0),
      p_14_in => p_14_in,
      pclk => pclk,
      ram0_q(31 downto 0) => ram0_q(31 downto 0),
      ram1_q_0(31 downto 0) => ram1_q_0(31 downto 0),
      s00_axi_aclk => s00_axi_aclk
    );
ram1: entity work.\design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_11\
     port map (
      CO(0) => cur_data2,
      O(3) => \_carry_n_4\,
      O(2) => \_carry_n_5\,
      O(1) => \_carry_n_6\,
      O(0) => \_carry_n_7\,
      Q(8 downto 0) => cur_rdaddr_r(8 downto 0),
      cur_clr_done_2 => cur_clr_done_2,
      cur_ram_3 => cur_ram_3,
      cur_rden_r => \^cur_rden_r\,
      in_href_reg => in_href_reg,
      mem_reg_0 => mem_reg,
      mem_reg_1 => mem_reg_0,
      mem_reg_10 => mem_reg_9,
      mem_reg_11 => mem_reg_10,
      mem_reg_12 => mem_reg_11,
      mem_reg_13 => mem_reg_12,
      mem_reg_14 => mem_reg_13,
      mem_reg_15 => mem_reg_14,
      mem_reg_16 => mem_reg_15,
      mem_reg_17 => mem_reg_16,
      mem_reg_18 => mem_reg_17,
      mem_reg_19 => mem_reg_18,
      mem_reg_2 => mem_reg_1,
      mem_reg_20 => mem_reg_19,
      mem_reg_21 => mem_reg_20,
      mem_reg_22 => mem_reg_21,
      mem_reg_23 => mem_reg_22,
      mem_reg_24 => mem_reg_23,
      mem_reg_25 => mem_reg_24,
      mem_reg_26 => mem_reg_25,
      mem_reg_27 => mem_reg_26,
      mem_reg_28 => mem_reg_27,
      mem_reg_29 => mem_reg_28,
      mem_reg_3 => mem_reg_2,
      mem_reg_30 => mem_reg_29,
      mem_reg_31 => mem_reg_30,
      mem_reg_32(8 downto 0) => \cur_clr_addr_reg__0\(8 downto 0),
      mem_reg_33(12 downto 0) => mem_reg_31(12 downto 0),
      mem_reg_34(0) => cur_data_r(0),
      mem_reg_35(3) => \_carry__0_n_4\,
      mem_reg_35(2) => \_carry__0_n_5\,
      mem_reg_35(1) => \_carry__0_n_6\,
      mem_reg_35(0) => \_carry__0_n_7\,
      mem_reg_36(3) => \_carry__1_n_4\,
      mem_reg_36(2) => \_carry__1_n_5\,
      mem_reg_36(1) => \_carry__1_n_6\,
      mem_reg_36(0) => \_carry__1_n_7\,
      mem_reg_37(3) => \_carry__2_n_4\,
      mem_reg_37(2) => \_carry__2_n_5\,
      mem_reg_37(1) => \_carry__2_n_6\,
      mem_reg_37(0) => \_carry__2_n_7\,
      mem_reg_38(3) => \_carry__3_n_4\,
      mem_reg_38(2) => \_carry__3_n_5\,
      mem_reg_38(1) => \_carry__3_n_6\,
      mem_reg_38(0) => \_carry__3_n_7\,
      mem_reg_39(3) => \_carry__4_n_4\,
      mem_reg_39(2) => \_carry__4_n_5\,
      mem_reg_39(1) => \_carry__4_n_6\,
      mem_reg_39(0) => \_carry__4_n_7\,
      mem_reg_4 => mem_reg_3,
      mem_reg_40(3) => \_carry__5_n_4\,
      mem_reg_40(2) => \_carry__5_n_5\,
      mem_reg_40(1) => \_carry__5_n_6\,
      mem_reg_40(0) => \_carry__5_n_7\,
      mem_reg_41(2) => \_carry__6_n_5\,
      mem_reg_41(1) => \_carry__6_n_6\,
      mem_reg_41(0) => \_carry__6_n_7\,
      mem_reg_42(8 downto 0) => \cur_rdaddr_r_reg[8]_0\(8 downto 0),
      mem_reg_5 => mem_reg_4,
      mem_reg_6 => mem_reg_5,
      mem_reg_7 => mem_reg_6,
      mem_reg_8 => mem_reg_7,
      mem_reg_9 => mem_reg_8,
      p_14_in => p_14_in,
      pclk => pclk,
      ram0_q(31 downto 0) => ram0_q(31 downto 0),
      ram1_q(31 downto 0) => ram1_q(31 downto 0),
      ram1_q_0(31 downto 0) => ram1_q_0(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \s00_axi_rdata[0]\ => ram0_n_32,
      \s00_axi_rdata[31]\ => \s00_axi_rdata[31]\
    );
\tmp_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444444444444444"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => r_vaild,
      I3 => in_href_reg,
      I4 => b_vaild,
      I5 => g_vaild,
      O => tmp_sum_b
    );
\tmp_cnt[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      O => \tmp_cnt[0]_i_3_n_0\
    );
\tmp_cnt[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(3),
      O => \tmp_cnt[0]_i_4_n_0\
    );
\tmp_cnt[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(2),
      O => \tmp_cnt[0]_i_5_n_0\
    );
\tmp_cnt[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(1),
      O => \tmp_cnt[0]_i_6_n_0\
    );
\tmp_cnt[0]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(0),
      O => \tmp_cnt[0]_i_7__0_n_0\
    );
\tmp_cnt[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(15),
      O => \tmp_cnt[12]_i_2__0_n_0\
    );
\tmp_cnt[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(14),
      O => \tmp_cnt[12]_i_3__0_n_0\
    );
\tmp_cnt[12]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(13),
      O => \tmp_cnt[12]_i_4__0_n_0\
    );
\tmp_cnt[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(12),
      O => \tmp_cnt[12]_i_5__0_n_0\
    );
\tmp_cnt[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(19),
      O => \tmp_cnt[16]_i_2__0_n_0\
    );
\tmp_cnt[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(18),
      O => \tmp_cnt[16]_i_3__0_n_0\
    );
\tmp_cnt[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(17),
      O => \tmp_cnt[16]_i_4__0_n_0\
    );
\tmp_cnt[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(16),
      O => \tmp_cnt[16]_i_5__0_n_0\
    );
\tmp_cnt[20]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(23),
      O => \tmp_cnt[20]_i_2__0_n_0\
    );
\tmp_cnt[20]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(22),
      O => \tmp_cnt[20]_i_3__0_n_0\
    );
\tmp_cnt[20]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(21),
      O => \tmp_cnt[20]_i_4__0_n_0\
    );
\tmp_cnt[20]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(20),
      O => \tmp_cnt[20]_i_5__0_n_0\
    );
\tmp_cnt[24]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(27),
      O => \tmp_cnt[24]_i_2__0_n_0\
    );
\tmp_cnt[24]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(26),
      O => \tmp_cnt[24]_i_3__0_n_0\
    );
\tmp_cnt[24]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(25),
      O => \tmp_cnt[24]_i_4__0_n_0\
    );
\tmp_cnt[24]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(24),
      O => \tmp_cnt[24]_i_5__0_n_0\
    );
\tmp_cnt[28]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(31),
      O => \tmp_cnt[28]_i_2__0_n_0\
    );
\tmp_cnt[28]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(30),
      O => \tmp_cnt[28]_i_3__0_n_0\
    );
\tmp_cnt[28]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(29),
      O => \tmp_cnt[28]_i_4__0_n_0\
    );
\tmp_cnt[28]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(28),
      O => \tmp_cnt[28]_i_5__0_n_0\
    );
\tmp_cnt[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(7),
      O => \tmp_cnt[4]_i_2__0_n_0\
    );
\tmp_cnt[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(6),
      O => \tmp_cnt[4]_i_3__0_n_0\
    );
\tmp_cnt[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(5),
      O => \tmp_cnt[4]_i_4__0_n_0\
    );
\tmp_cnt[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(4),
      O => \tmp_cnt[4]_i_5__0_n_0\
    );
\tmp_cnt[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(11),
      O => \tmp_cnt[8]_i_2__0_n_0\
    );
\tmp_cnt[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(10),
      O => \tmp_cnt[8]_i_3__0_n_0\
    );
\tmp_cnt[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(9),
      O => \tmp_cnt[8]_i_4__0_n_0\
    );
\tmp_cnt[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_cnt_reg[31]\(8),
      O => \tmp_cnt[8]_i_5__0_n_0\
    );
\tmp_cnt_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_cnt_reg[0]_i_2__0_n_0\,
      CO(2) => \tmp_cnt_reg[0]_i_2__0_n_1\,
      CO(1) => \tmp_cnt_reg[0]_i_2__0_n_2\,
      CO(0) => \tmp_cnt_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_cnt[0]_i_3_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \tmp_cnt[0]_i_4_n_0\,
      S(2) => \tmp_cnt[0]_i_5_n_0\,
      S(1) => \tmp_cnt[0]_i_6_n_0\,
      S(0) => \tmp_cnt[0]_i_7__0_n_0\
    );
\tmp_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \tmp_cnt_reg[12]_i_1__0_n_0\,
      CO(2) => \tmp_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \tmp_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \tmp_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_7(3 downto 0),
      S(3) => \tmp_cnt[12]_i_2__0_n_0\,
      S(2) => \tmp_cnt[12]_i_3__0_n_0\,
      S(1) => \tmp_cnt[12]_i_4__0_n_0\,
      S(0) => \tmp_cnt[12]_i_5__0_n_0\
    );
\tmp_cnt_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[12]_i_1__0_n_0\,
      CO(3) => \tmp_cnt_reg[16]_i_1__0_n_0\,
      CO(2) => \tmp_cnt_reg[16]_i_1__0_n_1\,
      CO(1) => \tmp_cnt_reg[16]_i_1__0_n_2\,
      CO(0) => \tmp_cnt_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_8(3 downto 0),
      S(3) => \tmp_cnt[16]_i_2__0_n_0\,
      S(2) => \tmp_cnt[16]_i_3__0_n_0\,
      S(1) => \tmp_cnt[16]_i_4__0_n_0\,
      S(0) => \tmp_cnt[16]_i_5__0_n_0\
    );
\tmp_cnt_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[16]_i_1__0_n_0\,
      CO(3) => \tmp_cnt_reg[20]_i_1__0_n_0\,
      CO(2) => \tmp_cnt_reg[20]_i_1__0_n_1\,
      CO(1) => \tmp_cnt_reg[20]_i_1__0_n_2\,
      CO(0) => \tmp_cnt_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_9(3 downto 0),
      S(3) => \tmp_cnt[20]_i_2__0_n_0\,
      S(2) => \tmp_cnt[20]_i_3__0_n_0\,
      S(1) => \tmp_cnt[20]_i_4__0_n_0\,
      S(0) => \tmp_cnt[20]_i_5__0_n_0\
    );
\tmp_cnt_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[20]_i_1__0_n_0\,
      CO(3) => \tmp_cnt_reg[24]_i_1__0_n_0\,
      CO(2) => \tmp_cnt_reg[24]_i_1__0_n_1\,
      CO(1) => \tmp_cnt_reg[24]_i_1__0_n_2\,
      CO(0) => \tmp_cnt_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_10(3 downto 0),
      S(3) => \tmp_cnt[24]_i_2__0_n_0\,
      S(2) => \tmp_cnt[24]_i_3__0_n_0\,
      S(1) => \tmp_cnt[24]_i_4__0_n_0\,
      S(0) => \tmp_cnt[24]_i_5__0_n_0\
    );
\tmp_cnt_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_tmp_cnt_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \tmp_cnt_reg[28]_i_1__0_n_1\,
      CO(1) => \tmp_cnt_reg[28]_i_1__0_n_2\,
      CO(0) => \tmp_cnt_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_11(3 downto 0),
      S(3) => \tmp_cnt[28]_i_2__0_n_0\,
      S(2) => \tmp_cnt[28]_i_3__0_n_0\,
      S(1) => \tmp_cnt[28]_i_4__0_n_0\,
      S(0) => \tmp_cnt[28]_i_5__0_n_0\
    );
\tmp_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[0]_i_2__0_n_0\,
      CO(3) => \tmp_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \tmp_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \tmp_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \tmp_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_5(3 downto 0),
      S(3) => \tmp_cnt[4]_i_2__0_n_0\,
      S(2) => \tmp_cnt[4]_i_3__0_n_0\,
      S(1) => \tmp_cnt[4]_i_4__0_n_0\,
      S(0) => \tmp_cnt[4]_i_5__0_n_0\
    );
\tmp_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \tmp_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \tmp_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \tmp_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \tmp_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_6(3 downto 0),
      S(3) => \tmp_cnt[8]_i_2__0_n_0\,
      S(2) => \tmp_cnt[8]_i_3__0_n_0\,
      S(1) => \tmp_cnt[8]_i_4__0_n_0\,
      S(0) => \tmp_cnt[8]_i_5__0_n_0\
    );
\tmp_sum_b[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(3),
      O => \tmp_sum_b[0]_i_2_n_0\
    );
\tmp_sum_b[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(2),
      O => \tmp_sum_b[0]_i_3_n_0\
    );
\tmp_sum_b[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(1),
      O => \tmp_sum_b[0]_i_4_n_0\
    );
\tmp_sum_b[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(0),
      O => \tmp_sum_b[0]_i_5_n_0\
    );
\tmp_sum_b[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(3),
      I3 => D(3),
      O => \tmp_sum_b[0]_i_6_n_0\
    );
\tmp_sum_b[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(2),
      I3 => D(2),
      O => \tmp_sum_b[0]_i_7_n_0\
    );
\tmp_sum_b[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(1),
      I3 => D(1),
      O => \tmp_sum_b[0]_i_8_n_0\
    );
\tmp_sum_b[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(0),
      I3 => D(0),
      O => \tmp_sum_b[0]_i_9_n_0\
    );
\tmp_sum_b[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(15),
      O => \tmp_sum_b[12]_i_2_n_0\
    );
\tmp_sum_b[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(14),
      O => \tmp_sum_b[12]_i_3_n_0\
    );
\tmp_sum_b[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(13),
      O => \tmp_sum_b[12]_i_4_n_0\
    );
\tmp_sum_b[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(12),
      O => \tmp_sum_b[12]_i_5_n_0\
    );
\tmp_sum_b[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(19),
      O => \tmp_sum_b[16]_i_2_n_0\
    );
\tmp_sum_b[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(18),
      O => \tmp_sum_b[16]_i_3_n_0\
    );
\tmp_sum_b[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(17),
      O => \tmp_sum_b[16]_i_4_n_0\
    );
\tmp_sum_b[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(16),
      O => \tmp_sum_b[16]_i_5_n_0\
    );
\tmp_sum_b[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(23),
      O => \tmp_sum_b[20]_i_2_n_0\
    );
\tmp_sum_b[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(22),
      O => \tmp_sum_b[20]_i_3_n_0\
    );
\tmp_sum_b[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(21),
      O => \tmp_sum_b[20]_i_4_n_0\
    );
\tmp_sum_b[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(20),
      O => \tmp_sum_b[20]_i_5_n_0\
    );
\tmp_sum_b[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(27),
      O => \tmp_sum_b[24]_i_2_n_0\
    );
\tmp_sum_b[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(26),
      O => \tmp_sum_b[24]_i_3_n_0\
    );
\tmp_sum_b[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(25),
      O => \tmp_sum_b[24]_i_4_n_0\
    );
\tmp_sum_b[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(24),
      O => \tmp_sum_b[24]_i_5_n_0\
    );
\tmp_sum_b[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(31),
      O => \tmp_sum_b[28]_i_2_n_0\
    );
\tmp_sum_b[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(30),
      O => \tmp_sum_b[28]_i_3_n_0\
    );
\tmp_sum_b[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(29),
      O => \tmp_sum_b[28]_i_4_n_0\
    );
\tmp_sum_b[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(28),
      O => \tmp_sum_b[28]_i_5_n_0\
    );
\tmp_sum_b[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(7),
      O => \tmp_sum_b[4]_i_2_n_0\
    );
\tmp_sum_b[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(6),
      O => \tmp_sum_b[4]_i_3_n_0\
    );
\tmp_sum_b[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(5),
      O => \tmp_sum_b[4]_i_4_n_0\
    );
\tmp_sum_b[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(4),
      O => \tmp_sum_b[4]_i_5_n_0\
    );
\tmp_sum_b[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(7),
      I3 => D(7),
      O => \tmp_sum_b[4]_i_6_n_0\
    );
\tmp_sum_b[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(6),
      I3 => D(6),
      O => \tmp_sum_b[4]_i_7_n_0\
    );
\tmp_sum_b[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(5),
      I3 => D(5),
      O => \tmp_sum_b[4]_i_8_n_0\
    );
\tmp_sum_b[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(4),
      I3 => D(4),
      O => \tmp_sum_b[4]_i_9_n_0\
    );
\tmp_sum_b[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(8),
      O => \tmp_sum_b[8]_i_2_n_0\
    );
\tmp_sum_b[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(11),
      O => \tmp_sum_b[8]_i_3_n_0\
    );
\tmp_sum_b[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(10),
      O => \tmp_sum_b[8]_i_4_n_0\
    );
\tmp_sum_b[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => D(9),
      O => \tmp_sum_b[8]_i_5_n_0\
    );
\tmp_sum_b[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => Q(8),
      I3 => D(8),
      O => \tmp_sum_b[8]_i_6_n_0\
    );
\tmp_sum_b_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_sum_b_reg[0]_i_1_n_0\,
      CO(2) => \tmp_sum_b_reg[0]_i_1_n_1\,
      CO(1) => \tmp_sum_b_reg[0]_i_1_n_2\,
      CO(0) => \tmp_sum_b_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_sum_b[0]_i_2_n_0\,
      DI(2) => \tmp_sum_b[0]_i_3_n_0\,
      DI(1) => \tmp_sum_b[0]_i_4_n_0\,
      DI(0) => \tmp_sum_b[0]_i_5_n_0\,
      O(3 downto 0) => in_vsync_reg_reg_28(3 downto 0),
      S(3) => \tmp_sum_b[0]_i_6_n_0\,
      S(2) => \tmp_sum_b[0]_i_7_n_0\,
      S(1) => \tmp_sum_b[0]_i_8_n_0\,
      S(0) => \tmp_sum_b[0]_i_9_n_0\
    );
\tmp_sum_b_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_b_reg[8]_i_1_n_0\,
      CO(3) => \tmp_sum_b_reg[12]_i_1_n_0\,
      CO(2) => \tmp_sum_b_reg[12]_i_1_n_1\,
      CO(1) => \tmp_sum_b_reg[12]_i_1_n_2\,
      CO(0) => \tmp_sum_b_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_31(3 downto 0),
      S(3) => \tmp_sum_b[12]_i_2_n_0\,
      S(2) => \tmp_sum_b[12]_i_3_n_0\,
      S(1) => \tmp_sum_b[12]_i_4_n_0\,
      S(0) => \tmp_sum_b[12]_i_5_n_0\
    );
\tmp_sum_b_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_b_reg[12]_i_1_n_0\,
      CO(3) => \tmp_sum_b_reg[16]_i_1_n_0\,
      CO(2) => \tmp_sum_b_reg[16]_i_1_n_1\,
      CO(1) => \tmp_sum_b_reg[16]_i_1_n_2\,
      CO(0) => \tmp_sum_b_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_32(3 downto 0),
      S(3) => \tmp_sum_b[16]_i_2_n_0\,
      S(2) => \tmp_sum_b[16]_i_3_n_0\,
      S(1) => \tmp_sum_b[16]_i_4_n_0\,
      S(0) => \tmp_sum_b[16]_i_5_n_0\
    );
\tmp_sum_b_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_b_reg[16]_i_1_n_0\,
      CO(3) => \tmp_sum_b_reg[20]_i_1_n_0\,
      CO(2) => \tmp_sum_b_reg[20]_i_1_n_1\,
      CO(1) => \tmp_sum_b_reg[20]_i_1_n_2\,
      CO(0) => \tmp_sum_b_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_33(3 downto 0),
      S(3) => \tmp_sum_b[20]_i_2_n_0\,
      S(2) => \tmp_sum_b[20]_i_3_n_0\,
      S(1) => \tmp_sum_b[20]_i_4_n_0\,
      S(0) => \tmp_sum_b[20]_i_5_n_0\
    );
\tmp_sum_b_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_b_reg[20]_i_1_n_0\,
      CO(3) => \tmp_sum_b_reg[24]_i_1_n_0\,
      CO(2) => \tmp_sum_b_reg[24]_i_1_n_1\,
      CO(1) => \tmp_sum_b_reg[24]_i_1_n_2\,
      CO(0) => \tmp_sum_b_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_34(3 downto 0),
      S(3) => \tmp_sum_b[24]_i_2_n_0\,
      S(2) => \tmp_sum_b[24]_i_3_n_0\,
      S(1) => \tmp_sum_b[24]_i_4_n_0\,
      S(0) => \tmp_sum_b[24]_i_5_n_0\
    );
\tmp_sum_b_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_b_reg[24]_i_1_n_0\,
      CO(3) => \NLW_tmp_sum_b_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_sum_b_reg[28]_i_1_n_1\,
      CO(1) => \tmp_sum_b_reg[28]_i_1_n_2\,
      CO(0) => \tmp_sum_b_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_35(3 downto 0),
      S(3) => \tmp_sum_b[28]_i_2_n_0\,
      S(2) => \tmp_sum_b[28]_i_3_n_0\,
      S(1) => \tmp_sum_b[28]_i_4_n_0\,
      S(0) => \tmp_sum_b[28]_i_5_n_0\
    );
\tmp_sum_b_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_b_reg[0]_i_1_n_0\,
      CO(3) => \tmp_sum_b_reg[4]_i_1_n_0\,
      CO(2) => \tmp_sum_b_reg[4]_i_1_n_1\,
      CO(1) => \tmp_sum_b_reg[4]_i_1_n_2\,
      CO(0) => \tmp_sum_b_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_sum_b[4]_i_2_n_0\,
      DI(2) => \tmp_sum_b[4]_i_3_n_0\,
      DI(1) => \tmp_sum_b[4]_i_4_n_0\,
      DI(0) => \tmp_sum_b[4]_i_5_n_0\,
      O(3 downto 0) => in_vsync_reg_reg_29(3 downto 0),
      S(3) => \tmp_sum_b[4]_i_6_n_0\,
      S(2) => \tmp_sum_b[4]_i_7_n_0\,
      S(1) => \tmp_sum_b[4]_i_8_n_0\,
      S(0) => \tmp_sum_b[4]_i_9_n_0\
    );
\tmp_sum_b_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_b_reg[4]_i_1_n_0\,
      CO(3) => \tmp_sum_b_reg[8]_i_1_n_0\,
      CO(2) => \tmp_sum_b_reg[8]_i_1_n_1\,
      CO(1) => \tmp_sum_b_reg[8]_i_1_n_2\,
      CO(0) => \tmp_sum_b_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_sum_b[8]_i_2_n_0\,
      O(3 downto 0) => in_vsync_reg_reg_30(3 downto 0),
      S(3) => \tmp_sum_b[8]_i_3_n_0\,
      S(2) => \tmp_sum_b[8]_i_4_n_0\,
      S(1) => \tmp_sum_b[8]_i_5_n_0\,
      S(0) => \tmp_sum_b[8]_i_6_n_0\
    );
\tmp_sum_g[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(3),
      O => \tmp_sum_g[0]_i_2_n_0\
    );
\tmp_sum_g[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(2),
      O => \tmp_sum_g[0]_i_3_n_0\
    );
\tmp_sum_g[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(1),
      O => \tmp_sum_g[0]_i_4_n_0\
    );
\tmp_sum_g[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(0),
      O => \tmp_sum_g[0]_i_5_n_0\
    );
\tmp_sum_g[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(3),
      I3 => \tmp_sum_g_reg[31]\(3),
      O => \tmp_sum_g[0]_i_6_n_0\
    );
\tmp_sum_g[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(2),
      I3 => \tmp_sum_g_reg[31]\(2),
      O => \tmp_sum_g[0]_i_7_n_0\
    );
\tmp_sum_g[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(1),
      I3 => \tmp_sum_g_reg[31]\(1),
      O => \tmp_sum_g[0]_i_8_n_0\
    );
\tmp_sum_g[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(0),
      I3 => \tmp_sum_g_reg[31]\(0),
      O => \tmp_sum_g[0]_i_9_n_0\
    );
\tmp_sum_g[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(15),
      O => \tmp_sum_g[12]_i_2_n_0\
    );
\tmp_sum_g[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(14),
      O => \tmp_sum_g[12]_i_3_n_0\
    );
\tmp_sum_g[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(13),
      O => \tmp_sum_g[12]_i_4_n_0\
    );
\tmp_sum_g[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(12),
      O => \tmp_sum_g[12]_i_5_n_0\
    );
\tmp_sum_g[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(19),
      O => \tmp_sum_g[16]_i_2_n_0\
    );
\tmp_sum_g[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(18),
      O => \tmp_sum_g[16]_i_3_n_0\
    );
\tmp_sum_g[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(17),
      O => \tmp_sum_g[16]_i_4_n_0\
    );
\tmp_sum_g[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(16),
      O => \tmp_sum_g[16]_i_5_n_0\
    );
\tmp_sum_g[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(23),
      O => \tmp_sum_g[20]_i_2_n_0\
    );
\tmp_sum_g[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(22),
      O => \tmp_sum_g[20]_i_3_n_0\
    );
\tmp_sum_g[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(21),
      O => \tmp_sum_g[20]_i_4_n_0\
    );
\tmp_sum_g[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(20),
      O => \tmp_sum_g[20]_i_5_n_0\
    );
\tmp_sum_g[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(27),
      O => \tmp_sum_g[24]_i_2_n_0\
    );
\tmp_sum_g[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(26),
      O => \tmp_sum_g[24]_i_3_n_0\
    );
\tmp_sum_g[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(25),
      O => \tmp_sum_g[24]_i_4_n_0\
    );
\tmp_sum_g[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(24),
      O => \tmp_sum_g[24]_i_5_n_0\
    );
\tmp_sum_g[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(31),
      O => \tmp_sum_g[28]_i_2_n_0\
    );
\tmp_sum_g[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(30),
      O => \tmp_sum_g[28]_i_3_n_0\
    );
\tmp_sum_g[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(29),
      O => \tmp_sum_g[28]_i_4_n_0\
    );
\tmp_sum_g[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(28),
      O => \tmp_sum_g[28]_i_5_n_0\
    );
\tmp_sum_g[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(7),
      O => \tmp_sum_g[4]_i_2_n_0\
    );
\tmp_sum_g[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(6),
      O => \tmp_sum_g[4]_i_3_n_0\
    );
\tmp_sum_g[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(5),
      O => \tmp_sum_g[4]_i_4_n_0\
    );
\tmp_sum_g[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(4),
      O => \tmp_sum_g[4]_i_5_n_0\
    );
\tmp_sum_g[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(7),
      I3 => \tmp_sum_g_reg[31]\(7),
      O => \tmp_sum_g[4]_i_6_n_0\
    );
\tmp_sum_g[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(6),
      I3 => \tmp_sum_g_reg[31]\(6),
      O => \tmp_sum_g[4]_i_7_n_0\
    );
\tmp_sum_g[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(5),
      I3 => \tmp_sum_g_reg[31]\(5),
      O => \tmp_sum_g[4]_i_8_n_0\
    );
\tmp_sum_g[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(4),
      I3 => \tmp_sum_g_reg[31]\(4),
      O => \tmp_sum_g[4]_i_9_n_0\
    );
\tmp_sum_g[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(8),
      O => \tmp_sum_g[8]_i_2_n_0\
    );
\tmp_sum_g[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(11),
      O => \tmp_sum_g[8]_i_3_n_0\
    );
\tmp_sum_g[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(10),
      O => \tmp_sum_g[8]_i_4_n_0\
    );
\tmp_sum_g[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[31]\(9),
      O => \tmp_sum_g[8]_i_5_n_0\
    );
\tmp_sum_g[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_g_reg[11]\(8),
      I3 => \tmp_sum_g_reg[31]\(8),
      O => \tmp_sum_g[8]_i_6_n_0\
    );
\tmp_sum_g_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_sum_g_reg[0]_i_1_n_0\,
      CO(2) => \tmp_sum_g_reg[0]_i_1_n_1\,
      CO(1) => \tmp_sum_g_reg[0]_i_1_n_2\,
      CO(0) => \tmp_sum_g_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_sum_g[0]_i_2_n_0\,
      DI(2) => \tmp_sum_g[0]_i_3_n_0\,
      DI(1) => \tmp_sum_g[0]_i_4_n_0\,
      DI(0) => \tmp_sum_g[0]_i_5_n_0\,
      O(3 downto 0) => in_vsync_reg_reg_20(3 downto 0),
      S(3) => \tmp_sum_g[0]_i_6_n_0\,
      S(2) => \tmp_sum_g[0]_i_7_n_0\,
      S(1) => \tmp_sum_g[0]_i_8_n_0\,
      S(0) => \tmp_sum_g[0]_i_9_n_0\
    );
\tmp_sum_g_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_g_reg[8]_i_1_n_0\,
      CO(3) => \tmp_sum_g_reg[12]_i_1_n_0\,
      CO(2) => \tmp_sum_g_reg[12]_i_1_n_1\,
      CO(1) => \tmp_sum_g_reg[12]_i_1_n_2\,
      CO(0) => \tmp_sum_g_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_23(3 downto 0),
      S(3) => \tmp_sum_g[12]_i_2_n_0\,
      S(2) => \tmp_sum_g[12]_i_3_n_0\,
      S(1) => \tmp_sum_g[12]_i_4_n_0\,
      S(0) => \tmp_sum_g[12]_i_5_n_0\
    );
\tmp_sum_g_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_g_reg[12]_i_1_n_0\,
      CO(3) => \tmp_sum_g_reg[16]_i_1_n_0\,
      CO(2) => \tmp_sum_g_reg[16]_i_1_n_1\,
      CO(1) => \tmp_sum_g_reg[16]_i_1_n_2\,
      CO(0) => \tmp_sum_g_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_24(3 downto 0),
      S(3) => \tmp_sum_g[16]_i_2_n_0\,
      S(2) => \tmp_sum_g[16]_i_3_n_0\,
      S(1) => \tmp_sum_g[16]_i_4_n_0\,
      S(0) => \tmp_sum_g[16]_i_5_n_0\
    );
\tmp_sum_g_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_g_reg[16]_i_1_n_0\,
      CO(3) => \tmp_sum_g_reg[20]_i_1_n_0\,
      CO(2) => \tmp_sum_g_reg[20]_i_1_n_1\,
      CO(1) => \tmp_sum_g_reg[20]_i_1_n_2\,
      CO(0) => \tmp_sum_g_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_25(3 downto 0),
      S(3) => \tmp_sum_g[20]_i_2_n_0\,
      S(2) => \tmp_sum_g[20]_i_3_n_0\,
      S(1) => \tmp_sum_g[20]_i_4_n_0\,
      S(0) => \tmp_sum_g[20]_i_5_n_0\
    );
\tmp_sum_g_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_g_reg[20]_i_1_n_0\,
      CO(3) => \tmp_sum_g_reg[24]_i_1_n_0\,
      CO(2) => \tmp_sum_g_reg[24]_i_1_n_1\,
      CO(1) => \tmp_sum_g_reg[24]_i_1_n_2\,
      CO(0) => \tmp_sum_g_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_26(3 downto 0),
      S(3) => \tmp_sum_g[24]_i_2_n_0\,
      S(2) => \tmp_sum_g[24]_i_3_n_0\,
      S(1) => \tmp_sum_g[24]_i_4_n_0\,
      S(0) => \tmp_sum_g[24]_i_5_n_0\
    );
\tmp_sum_g_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_g_reg[24]_i_1_n_0\,
      CO(3) => \NLW_tmp_sum_g_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_sum_g_reg[28]_i_1_n_1\,
      CO(1) => \tmp_sum_g_reg[28]_i_1_n_2\,
      CO(0) => \tmp_sum_g_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_27(3 downto 0),
      S(3) => \tmp_sum_g[28]_i_2_n_0\,
      S(2) => \tmp_sum_g[28]_i_3_n_0\,
      S(1) => \tmp_sum_g[28]_i_4_n_0\,
      S(0) => \tmp_sum_g[28]_i_5_n_0\
    );
\tmp_sum_g_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_g_reg[0]_i_1_n_0\,
      CO(3) => \tmp_sum_g_reg[4]_i_1_n_0\,
      CO(2) => \tmp_sum_g_reg[4]_i_1_n_1\,
      CO(1) => \tmp_sum_g_reg[4]_i_1_n_2\,
      CO(0) => \tmp_sum_g_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_sum_g[4]_i_2_n_0\,
      DI(2) => \tmp_sum_g[4]_i_3_n_0\,
      DI(1) => \tmp_sum_g[4]_i_4_n_0\,
      DI(0) => \tmp_sum_g[4]_i_5_n_0\,
      O(3 downto 0) => in_vsync_reg_reg_21(3 downto 0),
      S(3) => \tmp_sum_g[4]_i_6_n_0\,
      S(2) => \tmp_sum_g[4]_i_7_n_0\,
      S(1) => \tmp_sum_g[4]_i_8_n_0\,
      S(0) => \tmp_sum_g[4]_i_9_n_0\
    );
\tmp_sum_g_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_g_reg[4]_i_1_n_0\,
      CO(3) => \tmp_sum_g_reg[8]_i_1_n_0\,
      CO(2) => \tmp_sum_g_reg[8]_i_1_n_1\,
      CO(1) => \tmp_sum_g_reg[8]_i_1_n_2\,
      CO(0) => \tmp_sum_g_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_sum_g[8]_i_2_n_0\,
      O(3 downto 0) => in_vsync_reg_reg_22(3 downto 0),
      S(3) => \tmp_sum_g[8]_i_3_n_0\,
      S(2) => \tmp_sum_g[8]_i_4_n_0\,
      S(1) => \tmp_sum_g[8]_i_5_n_0\,
      S(0) => \tmp_sum_g[8]_i_6_n_0\
    );
\tmp_sum_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(3),
      O => \tmp_sum_r[0]_i_2_n_0\
    );
\tmp_sum_r[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(2),
      O => \tmp_sum_r[0]_i_3_n_0\
    );
\tmp_sum_r[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(1),
      O => \tmp_sum_r[0]_i_4_n_0\
    );
\tmp_sum_r[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(0),
      O => \tmp_sum_r[0]_i_5_n_0\
    );
\tmp_sum_r[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(3),
      I3 => \tmp_sum_r_reg[31]\(3),
      O => \tmp_sum_r[0]_i_6_n_0\
    );
\tmp_sum_r[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(2),
      I3 => \tmp_sum_r_reg[31]\(2),
      O => \tmp_sum_r[0]_i_7_n_0\
    );
\tmp_sum_r[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(1),
      I3 => \tmp_sum_r_reg[31]\(1),
      O => \tmp_sum_r[0]_i_8_n_0\
    );
\tmp_sum_r[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(0),
      I3 => \tmp_sum_r_reg[31]\(0),
      O => \tmp_sum_r[0]_i_9_n_0\
    );
\tmp_sum_r[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(15),
      O => \tmp_sum_r[12]_i_2_n_0\
    );
\tmp_sum_r[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(14),
      O => \tmp_sum_r[12]_i_3_n_0\
    );
\tmp_sum_r[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(13),
      O => \tmp_sum_r[12]_i_4_n_0\
    );
\tmp_sum_r[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(12),
      O => \tmp_sum_r[12]_i_5_n_0\
    );
\tmp_sum_r[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(19),
      O => \tmp_sum_r[16]_i_2_n_0\
    );
\tmp_sum_r[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(18),
      O => \tmp_sum_r[16]_i_3_n_0\
    );
\tmp_sum_r[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(17),
      O => \tmp_sum_r[16]_i_4_n_0\
    );
\tmp_sum_r[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(16),
      O => \tmp_sum_r[16]_i_5_n_0\
    );
\tmp_sum_r[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(23),
      O => \tmp_sum_r[20]_i_2_n_0\
    );
\tmp_sum_r[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(22),
      O => \tmp_sum_r[20]_i_3_n_0\
    );
\tmp_sum_r[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(21),
      O => \tmp_sum_r[20]_i_4_n_0\
    );
\tmp_sum_r[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(20),
      O => \tmp_sum_r[20]_i_5_n_0\
    );
\tmp_sum_r[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(27),
      O => \tmp_sum_r[24]_i_2_n_0\
    );
\tmp_sum_r[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(26),
      O => \tmp_sum_r[24]_i_3_n_0\
    );
\tmp_sum_r[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(25),
      O => \tmp_sum_r[24]_i_4_n_0\
    );
\tmp_sum_r[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(24),
      O => \tmp_sum_r[24]_i_5_n_0\
    );
\tmp_sum_r[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(31),
      O => \tmp_sum_r[28]_i_2_n_0\
    );
\tmp_sum_r[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(30),
      O => \tmp_sum_r[28]_i_3_n_0\
    );
\tmp_sum_r[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(29),
      O => \tmp_sum_r[28]_i_4_n_0\
    );
\tmp_sum_r[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(28),
      O => \tmp_sum_r[28]_i_5_n_0\
    );
\tmp_sum_r[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(7),
      O => \tmp_sum_r[4]_i_2_n_0\
    );
\tmp_sum_r[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(6),
      O => \tmp_sum_r[4]_i_3_n_0\
    );
\tmp_sum_r[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(5),
      O => \tmp_sum_r[4]_i_4_n_0\
    );
\tmp_sum_r[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(4),
      O => \tmp_sum_r[4]_i_5_n_0\
    );
\tmp_sum_r[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(7),
      I3 => \tmp_sum_r_reg[31]\(7),
      O => \tmp_sum_r[4]_i_6_n_0\
    );
\tmp_sum_r[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(6),
      I3 => \tmp_sum_r_reg[31]\(6),
      O => \tmp_sum_r[4]_i_7_n_0\
    );
\tmp_sum_r[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(5),
      I3 => \tmp_sum_r_reg[31]\(5),
      O => \tmp_sum_r[4]_i_8_n_0\
    );
\tmp_sum_r[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(4),
      I3 => \tmp_sum_r_reg[31]\(4),
      O => \tmp_sum_r[4]_i_9_n_0\
    );
\tmp_sum_r[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(8),
      O => \tmp_sum_r[8]_i_2_n_0\
    );
\tmp_sum_r[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(11),
      O => \tmp_sum_r[8]_i_3_n_0\
    );
\tmp_sum_r[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(10),
      O => \tmp_sum_r[8]_i_4_n_0\
    );
\tmp_sum_r[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \tmp_sum_r_reg[31]\(9),
      O => \tmp_sum_r[8]_i_5_n_0\
    );
\tmp_sum_r[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => in_vsync_reg,
      I1 => \^prev_vsync\,
      I2 => \cur_rdaddr_r_reg[8]_0\(8),
      I3 => \tmp_sum_r_reg[31]\(8),
      O => \tmp_sum_r[8]_i_6_n_0\
    );
\tmp_sum_r_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_sum_r_reg[0]_i_1_n_0\,
      CO(2) => \tmp_sum_r_reg[0]_i_1_n_1\,
      CO(1) => \tmp_sum_r_reg[0]_i_1_n_2\,
      CO(0) => \tmp_sum_r_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_sum_r[0]_i_2_n_0\,
      DI(2) => \tmp_sum_r[0]_i_3_n_0\,
      DI(1) => \tmp_sum_r[0]_i_4_n_0\,
      DI(0) => \tmp_sum_r[0]_i_5_n_0\,
      O(3 downto 0) => in_vsync_reg_reg_12(3 downto 0),
      S(3) => \tmp_sum_r[0]_i_6_n_0\,
      S(2) => \tmp_sum_r[0]_i_7_n_0\,
      S(1) => \tmp_sum_r[0]_i_8_n_0\,
      S(0) => \tmp_sum_r[0]_i_9_n_0\
    );
\tmp_sum_r_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_r_reg[8]_i_1_n_0\,
      CO(3) => \tmp_sum_r_reg[12]_i_1_n_0\,
      CO(2) => \tmp_sum_r_reg[12]_i_1_n_1\,
      CO(1) => \tmp_sum_r_reg[12]_i_1_n_2\,
      CO(0) => \tmp_sum_r_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_15(3 downto 0),
      S(3) => \tmp_sum_r[12]_i_2_n_0\,
      S(2) => \tmp_sum_r[12]_i_3_n_0\,
      S(1) => \tmp_sum_r[12]_i_4_n_0\,
      S(0) => \tmp_sum_r[12]_i_5_n_0\
    );
\tmp_sum_r_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_r_reg[12]_i_1_n_0\,
      CO(3) => \tmp_sum_r_reg[16]_i_1_n_0\,
      CO(2) => \tmp_sum_r_reg[16]_i_1_n_1\,
      CO(1) => \tmp_sum_r_reg[16]_i_1_n_2\,
      CO(0) => \tmp_sum_r_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_16(3 downto 0),
      S(3) => \tmp_sum_r[16]_i_2_n_0\,
      S(2) => \tmp_sum_r[16]_i_3_n_0\,
      S(1) => \tmp_sum_r[16]_i_4_n_0\,
      S(0) => \tmp_sum_r[16]_i_5_n_0\
    );
\tmp_sum_r_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_r_reg[16]_i_1_n_0\,
      CO(3) => \tmp_sum_r_reg[20]_i_1_n_0\,
      CO(2) => \tmp_sum_r_reg[20]_i_1_n_1\,
      CO(1) => \tmp_sum_r_reg[20]_i_1_n_2\,
      CO(0) => \tmp_sum_r_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_17(3 downto 0),
      S(3) => \tmp_sum_r[20]_i_2_n_0\,
      S(2) => \tmp_sum_r[20]_i_3_n_0\,
      S(1) => \tmp_sum_r[20]_i_4_n_0\,
      S(0) => \tmp_sum_r[20]_i_5_n_0\
    );
\tmp_sum_r_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_r_reg[20]_i_1_n_0\,
      CO(3) => \tmp_sum_r_reg[24]_i_1_n_0\,
      CO(2) => \tmp_sum_r_reg[24]_i_1_n_1\,
      CO(1) => \tmp_sum_r_reg[24]_i_1_n_2\,
      CO(0) => \tmp_sum_r_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_18(3 downto 0),
      S(3) => \tmp_sum_r[24]_i_2_n_0\,
      S(2) => \tmp_sum_r[24]_i_3_n_0\,
      S(1) => \tmp_sum_r[24]_i_4_n_0\,
      S(0) => \tmp_sum_r[24]_i_5_n_0\
    );
\tmp_sum_r_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_r_reg[24]_i_1_n_0\,
      CO(3) => \NLW_tmp_sum_r_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_sum_r_reg[28]_i_1_n_1\,
      CO(1) => \tmp_sum_r_reg[28]_i_1_n_2\,
      CO(0) => \tmp_sum_r_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_vsync_reg_reg_19(3 downto 0),
      S(3) => \tmp_sum_r[28]_i_2_n_0\,
      S(2) => \tmp_sum_r[28]_i_3_n_0\,
      S(1) => \tmp_sum_r[28]_i_4_n_0\,
      S(0) => \tmp_sum_r[28]_i_5_n_0\
    );
\tmp_sum_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_r_reg[0]_i_1_n_0\,
      CO(3) => \tmp_sum_r_reg[4]_i_1_n_0\,
      CO(2) => \tmp_sum_r_reg[4]_i_1_n_1\,
      CO(1) => \tmp_sum_r_reg[4]_i_1_n_2\,
      CO(0) => \tmp_sum_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_sum_r[4]_i_2_n_0\,
      DI(2) => \tmp_sum_r[4]_i_3_n_0\,
      DI(1) => \tmp_sum_r[4]_i_4_n_0\,
      DI(0) => \tmp_sum_r[4]_i_5_n_0\,
      O(3 downto 0) => in_vsync_reg_reg_13(3 downto 0),
      S(3) => \tmp_sum_r[4]_i_6_n_0\,
      S(2) => \tmp_sum_r[4]_i_7_n_0\,
      S(1) => \tmp_sum_r[4]_i_8_n_0\,
      S(0) => \tmp_sum_r[4]_i_9_n_0\
    );
\tmp_sum_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_sum_r_reg[4]_i_1_n_0\,
      CO(3) => \tmp_sum_r_reg[8]_i_1_n_0\,
      CO(2) => \tmp_sum_r_reg[8]_i_1_n_1\,
      CO(1) => \tmp_sum_r_reg[8]_i_1_n_2\,
      CO(0) => \tmp_sum_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_sum_r[8]_i_2_n_0\,
      O(3 downto 0) => in_vsync_reg_reg_14(3 downto 0),
      S(3) => \tmp_sum_r[8]_i_3_n_0\,
      S(2) => \tmp_sum_r[8]_i_4_n_0\,
      S(1) => \tmp_sum_r[8]_i_5_n_0\,
      S(0) => \tmp_sum_r[8]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_hist_ram__parameterized0_9\ is
  port (
    ram0_q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ram1_q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cur_clr_done : out STD_LOGIC;
    cur_ram : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_araddr_reg[12]\ : out STD_LOGIC;
    \axi_araddr_reg[12]_0\ : out STD_LOGIC;
    pclk : in STD_LOGIC;
    cur_ram_reg_0 : in STD_LOGIC;
    cur_ram_reg_1 : in STD_LOGIC;
    \cur_clr_addr_reg[4]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    prev_vsync : in STD_LOGIC;
    in_vsync_reg : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    cur_rden_r : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 12 downto 0 );
    p_14_in : in STD_LOGIC;
    in_href_reg : in STD_LOGIC;
    \cur_rdaddr_r_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_hist_ram__parameterized0_9\ : entity is "hist_ram";
end \design_1_xil_isp_lite_0_0_hist_ram__parameterized0_9\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_hist_ram__parameterized0_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__0_n_4\ : STD_LOGIC;
  signal \_carry__0_n_5\ : STD_LOGIC;
  signal \_carry__0_n_6\ : STD_LOGIC;
  signal \_carry__0_n_7\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__1_n_4\ : STD_LOGIC;
  signal \_carry__1_n_5\ : STD_LOGIC;
  signal \_carry__1_n_6\ : STD_LOGIC;
  signal \_carry__1_n_7\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \_carry__2_n_4\ : STD_LOGIC;
  signal \_carry__2_n_5\ : STD_LOGIC;
  signal \_carry__2_n_6\ : STD_LOGIC;
  signal \_carry__2_n_7\ : STD_LOGIC;
  signal \_carry__3_n_0\ : STD_LOGIC;
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry__3_n_4\ : STD_LOGIC;
  signal \_carry__3_n_5\ : STD_LOGIC;
  signal \_carry__3_n_6\ : STD_LOGIC;
  signal \_carry__3_n_7\ : STD_LOGIC;
  signal \_carry__4_n_0\ : STD_LOGIC;
  signal \_carry__4_n_1\ : STD_LOGIC;
  signal \_carry__4_n_2\ : STD_LOGIC;
  signal \_carry__4_n_3\ : STD_LOGIC;
  signal \_carry__4_n_4\ : STD_LOGIC;
  signal \_carry__4_n_5\ : STD_LOGIC;
  signal \_carry__4_n_6\ : STD_LOGIC;
  signal \_carry__4_n_7\ : STD_LOGIC;
  signal \_carry__5_n_0\ : STD_LOGIC;
  signal \_carry__5_n_1\ : STD_LOGIC;
  signal \_carry__5_n_2\ : STD_LOGIC;
  signal \_carry__5_n_3\ : STD_LOGIC;
  signal \_carry__5_n_4\ : STD_LOGIC;
  signal \_carry__5_n_5\ : STD_LOGIC;
  signal \_carry__5_n_6\ : STD_LOGIC;
  signal \_carry__5_n_7\ : STD_LOGIC;
  signal \_carry__6_n_2\ : STD_LOGIC;
  signal \_carry__6_n_3\ : STD_LOGIC;
  signal \_carry__6_n_5\ : STD_LOGIC;
  signal \_carry__6_n_6\ : STD_LOGIC;
  signal \_carry__6_n_7\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \_carry_n_4\ : STD_LOGIC;
  signal \_carry_n_5\ : STD_LOGIC;
  signal \_carry_n_6\ : STD_LOGIC;
  signal \_carry_n_7\ : STD_LOGIC;
  signal \cur_clr_addr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \cur_clr_addr_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \^cur_clr_done\ : STD_LOGIC;
  signal \cur_clr_done_i_1__1_n_0\ : STD_LOGIC;
  signal \cur_clr_done_i_2__0_n_0\ : STD_LOGIC;
  signal cur_data : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cur_data2_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \cur_data2_carry_i_9__1_n_0\ : STD_LOGIC;
  signal cur_data2_carry_n_1 : STD_LOGIC;
  signal cur_data2_carry_n_2 : STD_LOGIC;
  signal cur_data2_carry_n_3 : STD_LOGIC;
  signal \cur_data_r[31]_i_1_n_0\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \cur_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \^cur_ram\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \cur_rdaddr_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \cur_wraddr_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \cur_wraddr_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal ram0_n_33 : STD_LOGIC;
  signal ram0_n_34 : STD_LOGIC;
  signal ram0_n_35 : STD_LOGIC;
  signal ram0_n_36 : STD_LOGIC;
  signal ram0_n_37 : STD_LOGIC;
  signal ram0_n_38 : STD_LOGIC;
  signal ram0_n_39 : STD_LOGIC;
  signal ram0_n_40 : STD_LOGIC;
  signal ram0_n_41 : STD_LOGIC;
  signal ram0_n_42 : STD_LOGIC;
  signal ram0_n_43 : STD_LOGIC;
  signal ram0_n_44 : STD_LOGIC;
  signal ram0_n_45 : STD_LOGIC;
  signal ram0_n_46 : STD_LOGIC;
  signal ram0_n_47 : STD_LOGIC;
  signal ram0_n_48 : STD_LOGIC;
  signal ram0_n_49 : STD_LOGIC;
  signal ram0_n_50 : STD_LOGIC;
  signal ram0_n_51 : STD_LOGIC;
  signal ram0_n_52 : STD_LOGIC;
  signal ram0_n_53 : STD_LOGIC;
  signal ram0_n_54 : STD_LOGIC;
  signal ram0_n_55 : STD_LOGIC;
  signal ram0_n_56 : STD_LOGIC;
  signal ram0_n_57 : STD_LOGIC;
  signal ram0_n_58 : STD_LOGIC;
  signal ram0_n_59 : STD_LOGIC;
  signal ram0_n_60 : STD_LOGIC;
  signal ram0_n_61 : STD_LOGIC;
  signal ram0_n_62 : STD_LOGIC;
  signal ram0_n_63 : STD_LOGIC;
  signal ram0_n_64 : STD_LOGIC;
  signal \^ram1_q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cur_data2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_cur_data2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cur_clr_addr[1]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \cur_clr_addr[2]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \cur_clr_addr[5]_i_2__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \cur_clr_addr[6]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \cur_clr_addr[7]_i_1__1\ : label is "soft_lutpair218";
  attribute METHODOLOGY_DRC_VIOS of cur_data2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \cur_data2_carry_i_9__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \cur_wraddr_r[0]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \cur_wraddr_r[1]_i_1__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \cur_wraddr_r[2]_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \cur_wraddr_r[3]_i_1__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \cur_wraddr_r[4]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \cur_wraddr_r[5]_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \cur_wraddr_r[6]_i_1__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \cur_wraddr_r[7]_i_1__1\ : label is "soft_lutpair223";
begin
  Q(0) <= \^q\(0);
  cur_clr_done <= \^cur_clr_done\;
  cur_ram <= \^cur_ram\;
  ram1_q(31 downto 0) <= \^ram1_q\(31 downto 0);
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => ram0_n_36,
      DI(3 downto 0) => B"0000",
      O(3) => \_carry_n_4\,
      O(2) => \_carry_n_5\,
      O(1) => \_carry_n_6\,
      O(0) => \_carry_n_7\,
      S(3) => ram0_n_37,
      S(2) => ram0_n_38,
      S(1) => ram0_n_39,
      S(0) => ram0_n_40
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__0_n_4\,
      O(2) => \_carry__0_n_5\,
      O(1) => \_carry__0_n_6\,
      O(0) => \_carry__0_n_7\,
      S(3) => ram0_n_41,
      S(2) => ram0_n_42,
      S(1) => ram0_n_43,
      S(0) => ram0_n_44
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__1_n_4\,
      O(2) => \_carry__1_n_5\,
      O(1) => \_carry__1_n_6\,
      O(0) => \_carry__1_n_7\,
      S(3) => ram0_n_45,
      S(2) => ram0_n_46,
      S(1) => ram0_n_47,
      S(0) => ram0_n_48
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__2_n_4\,
      O(2) => \_carry__2_n_5\,
      O(1) => \_carry__2_n_6\,
      O(0) => \_carry__2_n_7\,
      S(3) => ram0_n_49,
      S(2) => ram0_n_50,
      S(1) => ram0_n_51,
      S(0) => ram0_n_52
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => \_carry__3_n_0\,
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__3_n_4\,
      O(2) => \_carry__3_n_5\,
      O(1) => \_carry__3_n_6\,
      O(0) => \_carry__3_n_7\,
      S(3) => ram0_n_53,
      S(2) => ram0_n_54,
      S(1) => ram0_n_55,
      S(0) => ram0_n_56
    );
\_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__3_n_0\,
      CO(3) => \_carry__4_n_0\,
      CO(2) => \_carry__4_n_1\,
      CO(1) => \_carry__4_n_2\,
      CO(0) => \_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__4_n_4\,
      O(2) => \_carry__4_n_5\,
      O(1) => \_carry__4_n_6\,
      O(0) => \_carry__4_n_7\,
      S(3) => ram0_n_57,
      S(2) => ram0_n_58,
      S(1) => ram0_n_59,
      S(0) => ram0_n_60
    );
\_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__4_n_0\,
      CO(3) => \_carry__5_n_0\,
      CO(2) => \_carry__5_n_1\,
      CO(1) => \_carry__5_n_2\,
      CO(0) => \_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \_carry__5_n_4\,
      O(2) => \_carry__5_n_5\,
      O(1) => \_carry__5_n_6\,
      O(0) => \_carry__5_n_7\,
      S(3) => ram0_n_61,
      S(2) => ram0_n_62,
      S(1) => ram0_n_63,
      S(0) => ram0_n_64
    );
\_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__5_n_0\,
      CO(3 downto 2) => \NLW__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_carry__6_n_2\,
      CO(0) => \_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW__carry__6_O_UNCONNECTED\(3),
      O(2) => \_carry__6_n_5\,
      O(1) => \_carry__6_n_6\,
      O(0) => \_carry__6_n_7\,
      S(3) => '0',
      S(2) => ram0_n_33,
      S(1) => ram0_n_34,
      S(0) => ram0_n_35
    );
\cur_clr_addr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BB0"
    )
        port map (
      I0 => prev_vsync,
      I1 => in_vsync_reg,
      I2 => \^q\(0),
      I3 => \cur_clr_addr_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\cur_clr_addr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77078808"
    )
        port map (
      I0 => \^q\(0),
      I1 => \cur_clr_addr_reg__0\(1),
      I2 => in_vsync_reg,
      I3 => prev_vsync,
      I4 => \cur_clr_addr_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\cur_clr_addr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F007F80800080"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(1),
      I1 => \^q\(0),
      I2 => \cur_clr_addr_reg__0\(2),
      I3 => in_vsync_reg,
      I4 => prev_vsync,
      I5 => \cur_clr_addr_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\cur_clr_addr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(2),
      I1 => \^q\(0),
      I2 => \cur_clr_addr_reg__0\(1),
      I3 => \cur_clr_addr_reg__0\(3),
      I4 => \cur_clr_addr_reg[4]_0\,
      I5 => \cur_clr_addr_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\cur_clr_addr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF000020000000"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(3),
      I1 => \cur_clr_addr[5]_i_2__0_n_0\,
      I2 => \cur_clr_addr_reg__0\(2),
      I3 => \cur_clr_addr_reg__0\(4),
      I4 => \cur_clr_addr_reg[4]_0\,
      I5 => \cur_clr_addr_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\cur_clr_addr[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \cur_clr_addr_reg__0\(1),
      O => \cur_clr_addr[5]_i_2__0_n_0\
    );
\cur_clr_addr[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A251"
    )
        port map (
      I0 => \cur_clr_done_i_2__0_n_0\,
      I1 => in_vsync_reg,
      I2 => prev_vsync,
      I3 => \cur_clr_addr_reg__0\(6),
      O => \p_0_in__0\(6)
    );
\cur_clr_addr[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB0B4404"
    )
        port map (
      I0 => \cur_clr_done_i_2__0_n_0\,
      I1 => \cur_clr_addr_reg__0\(6),
      I2 => in_vsync_reg,
      I3 => prev_vsync,
      I4 => \cur_clr_addr_reg__0\(7),
      O => \p_0_in__0\(7)
    );
\cur_clr_addr[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF00DF20200020"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(6),
      I1 => \cur_clr_done_i_2__0_n_0\,
      I2 => \cur_clr_addr_reg__0\(7),
      I3 => in_vsync_reg,
      I4 => prev_vsync,
      I5 => \cur_clr_addr_reg__0\(8),
      O => \p_0_in__0\(8)
    );
\cur_clr_addr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => cur_ram_reg_0,
      D => D(0),
      Q => \^q\(0)
    );
\cur_clr_addr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => cur_ram_reg_0,
      D => \p_0_in__0\(1),
      Q => \cur_clr_addr_reg__0\(1)
    );
\cur_clr_addr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => cur_ram_reg_0,
      D => \p_0_in__0\(2),
      Q => \cur_clr_addr_reg__0\(2)
    );
\cur_clr_addr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => cur_ram_reg_0,
      D => \p_0_in__0\(3),
      Q => \cur_clr_addr_reg__0\(3)
    );
\cur_clr_addr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => cur_ram_reg_0,
      D => \p_0_in__0\(4),
      Q => \cur_clr_addr_reg__0\(4)
    );
\cur_clr_addr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => cur_ram_reg_0,
      D => \p_0_in__0\(5),
      Q => \cur_clr_addr_reg__0\(5)
    );
\cur_clr_addr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => cur_ram_reg_0,
      D => \p_0_in__0\(6),
      Q => \cur_clr_addr_reg__0\(6)
    );
\cur_clr_addr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => cur_ram_reg_0,
      D => \p_0_in__0\(7),
      Q => \cur_clr_addr_reg__0\(7)
    );
\cur_clr_addr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => cur_ram_reg_0,
      D => \p_0_in__0\(8),
      Q => \cur_clr_addr_reg__0\(8)
    );
\cur_clr_done_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF200000000000"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(6),
      I1 => \cur_clr_done_i_2__0_n_0\,
      I2 => \cur_clr_addr_reg__0\(7),
      I3 => \cur_clr_addr_reg__0\(8),
      I4 => \^cur_clr_done\,
      I5 => \cur_clr_addr_reg[4]_0\,
      O => \cur_clr_done_i_1__1_n_0\
    );
\cur_clr_done_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(4),
      I1 => \cur_clr_addr_reg__0\(2),
      I2 => \^q\(0),
      I3 => \cur_clr_addr_reg__0\(1),
      I4 => \cur_clr_addr_reg__0\(3),
      I5 => \cur_clr_addr_reg__0\(5),
      O => \cur_clr_done_i_2__0_n_0\
    );
cur_clr_done_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => cur_ram_reg_0,
      D => \cur_clr_done_i_1__1_n_0\,
      Q => \^cur_clr_done\
    );
cur_data2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_cur_data2_carry_CO_UNCONNECTED(3),
      CO(2) => cur_data2_carry_n_1,
      CO(1) => cur_data2_carry_n_2,
      CO(0) => cur_data2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cur_data2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => \cur_data2_carry_i_1__1_n_0\,
      S(1) => \cur_data2_carry_i_2__1_n_0\,
      S(0) => \cur_data2_carry_i_3__1_n_0\
    );
\cur_data2_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8844F00F88440000"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[8]\,
      I1 => \cur_data2_carry_i_4__1_n_0\,
      I2 => \cur_clr_addr_reg__0\(8),
      I3 => \cur_wraddr_r_reg_n_0_[8]\,
      I4 => \^cur_clr_done\,
      I5 => \cur_data2_carry_i_5__1_n_0\,
      O => \cur_data2_carry_i_1__1_n_0\
    );
\cur_data2_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8844F00F88440000"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[5]\,
      I1 => \cur_data2_carry_i_6__1_n_0\,
      I2 => \cur_clr_addr_reg__0\(5),
      I3 => \cur_wraddr_r_reg_n_0_[5]\,
      I4 => \^cur_clr_done\,
      I5 => \cur_data2_carry_i_7__1_n_0\,
      O => \cur_data2_carry_i_2__1_n_0\
    );
\cur_data2_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88884444F00000F0"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[2]\,
      I1 => \cur_data2_carry_i_8__1_n_0\,
      I2 => \cur_data2_carry_i_9__1_n_0\,
      I3 => \cur_clr_addr_reg__0\(2),
      I4 => \cur_wraddr_r_reg_n_0_[2]\,
      I5 => \^cur_clr_done\,
      O => \cur_data2_carry_i_3__1_n_0\
    );
\cur_data2_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_wraddr_r_reg_n_0_[6]\,
      I1 => \cur_rdaddr_r_reg_n_0_[6]\,
      I2 => \cur_wraddr_r_reg_n_0_[7]\,
      I3 => \cur_rdaddr_r_reg_n_0_[7]\,
      O => \cur_data2_carry_i_4__1_n_0\
    );
\cur_data2_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(6),
      I1 => \cur_wraddr_r_reg_n_0_[6]\,
      I2 => \cur_clr_addr_reg__0\(7),
      I3 => \cur_wraddr_r_reg_n_0_[7]\,
      O => \cur_data2_carry_i_5__1_n_0\
    );
\cur_data2_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_wraddr_r_reg_n_0_[3]\,
      I1 => \cur_rdaddr_r_reg_n_0_[3]\,
      I2 => \cur_wraddr_r_reg_n_0_[4]\,
      I3 => \cur_rdaddr_r_reg_n_0_[4]\,
      O => \cur_data2_carry_i_6__1_n_0\
    );
\cur_data2_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_clr_addr_reg__0\(3),
      I1 => \cur_wraddr_r_reg_n_0_[3]\,
      I2 => \cur_clr_addr_reg__0\(4),
      I3 => \cur_wraddr_r_reg_n_0_[4]\,
      O => \cur_data2_carry_i_7__1_n_0\
    );
\cur_data2_carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_wraddr_r_reg_n_0_[0]\,
      I1 => \cur_rdaddr_r_reg_n_0_[0]\,
      I2 => \cur_wraddr_r_reg_n_0_[1]\,
      I3 => \cur_rdaddr_r_reg_n_0_[1]\,
      O => \cur_data2_carry_i_8__1_n_0\
    );
\cur_data2_carry_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \cur_wraddr_r_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \cur_clr_addr_reg__0\(1),
      I3 => \cur_wraddr_r_reg_n_0_[1]\,
      O => \cur_data2_carry_i_9__1_n_0\
    );
\cur_data_r[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cur_clr_done\,
      O => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => cur_data(0),
      Q => \cur_data_r_reg_n_0_[0]\,
      R => '0'
    );
\cur_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__1_n_6\,
      Q => \cur_data_r_reg_n_0_[10]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__1_n_5\,
      Q => \cur_data_r_reg_n_0_[11]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__1_n_4\,
      Q => \cur_data_r_reg_n_0_[12]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__2_n_7\,
      Q => \cur_data_r_reg_n_0_[13]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__2_n_6\,
      Q => \cur_data_r_reg_n_0_[14]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__2_n_5\,
      Q => \cur_data_r_reg_n_0_[15]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__2_n_4\,
      Q => \cur_data_r_reg_n_0_[16]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__3_n_7\,
      Q => \cur_data_r_reg_n_0_[17]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__3_n_6\,
      Q => \cur_data_r_reg_n_0_[18]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__3_n_5\,
      Q => \cur_data_r_reg_n_0_[19]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry_n_7\,
      Q => \cur_data_r_reg_n_0_[1]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__3_n_4\,
      Q => \cur_data_r_reg_n_0_[20]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__4_n_7\,
      Q => \cur_data_r_reg_n_0_[21]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__4_n_6\,
      Q => \cur_data_r_reg_n_0_[22]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__4_n_5\,
      Q => \cur_data_r_reg_n_0_[23]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__4_n_4\,
      Q => \cur_data_r_reg_n_0_[24]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__5_n_7\,
      Q => \cur_data_r_reg_n_0_[25]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__5_n_6\,
      Q => \cur_data_r_reg_n_0_[26]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__5_n_5\,
      Q => \cur_data_r_reg_n_0_[27]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__5_n_4\,
      Q => \cur_data_r_reg_n_0_[28]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__6_n_7\,
      Q => \cur_data_r_reg_n_0_[29]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry_n_6\,
      Q => \cur_data_r_reg_n_0_[2]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__6_n_6\,
      Q => \cur_data_r_reg_n_0_[30]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__6_n_5\,
      Q => \cur_data_r_reg_n_0_[31]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry_n_5\,
      Q => \cur_data_r_reg_n_0_[3]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry_n_4\,
      Q => \cur_data_r_reg_n_0_[4]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__0_n_7\,
      Q => \cur_data_r_reg_n_0_[5]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__0_n_6\,
      Q => \cur_data_r_reg_n_0_[6]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__0_n_5\,
      Q => \cur_data_r_reg_n_0_[7]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__0_n_4\,
      Q => \cur_data_r_reg_n_0_[8]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
\cur_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \_carry__1_n_7\,
      Q => \cur_data_r_reg_n_0_[9]\,
      R => \cur_data_r[31]_i_1_n_0\
    );
cur_ram_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => cur_ram_reg_0,
      D => cur_ram_reg_1,
      Q => \^cur_ram\
    );
\cur_rdaddr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(0),
      Q => \cur_rdaddr_r_reg_n_0_[0]\,
      R => '0'
    );
\cur_rdaddr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(1),
      Q => \cur_rdaddr_r_reg_n_0_[1]\,
      R => '0'
    );
\cur_rdaddr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(2),
      Q => \cur_rdaddr_r_reg_n_0_[2]\,
      R => '0'
    );
\cur_rdaddr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(3),
      Q => \cur_rdaddr_r_reg_n_0_[3]\,
      R => '0'
    );
\cur_rdaddr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(4),
      Q => \cur_rdaddr_r_reg_n_0_[4]\,
      R => '0'
    );
\cur_rdaddr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(5),
      Q => \cur_rdaddr_r_reg_n_0_[5]\,
      R => '0'
    );
\cur_rdaddr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(6),
      Q => \cur_rdaddr_r_reg_n_0_[6]\,
      R => '0'
    );
\cur_rdaddr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(7),
      Q => \cur_rdaddr_r_reg_n_0_[7]\,
      R => '0'
    );
\cur_rdaddr_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_rdaddr_r_reg[8]_0\(8),
      Q => \cur_rdaddr_r_reg_n_0_[8]\,
      R => '0'
    );
\cur_wraddr_r[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[0]\,
      I1 => \^cur_clr_done\,
      I2 => \^q\(0),
      O => \cur_wraddr_r[0]_i_1__1_n_0\
    );
\cur_wraddr_r[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[1]\,
      I1 => \^cur_clr_done\,
      I2 => \cur_clr_addr_reg__0\(1),
      O => \cur_wraddr_r[1]_i_1__1_n_0\
    );
\cur_wraddr_r[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[2]\,
      I1 => \^cur_clr_done\,
      I2 => \cur_clr_addr_reg__0\(2),
      O => \cur_wraddr_r[2]_i_1__1_n_0\
    );
\cur_wraddr_r[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[3]\,
      I1 => \^cur_clr_done\,
      I2 => \cur_clr_addr_reg__0\(3),
      O => \cur_wraddr_r[3]_i_1__1_n_0\
    );
\cur_wraddr_r[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[4]\,
      I1 => \^cur_clr_done\,
      I2 => \cur_clr_addr_reg__0\(4),
      O => \cur_wraddr_r[4]_i_1__1_n_0\
    );
\cur_wraddr_r[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[5]\,
      I1 => \^cur_clr_done\,
      I2 => \cur_clr_addr_reg__0\(5),
      O => \cur_wraddr_r[5]_i_1__1_n_0\
    );
\cur_wraddr_r[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[6]\,
      I1 => \^cur_clr_done\,
      I2 => \cur_clr_addr_reg__0\(6),
      O => \cur_wraddr_r[6]_i_1__1_n_0\
    );
\cur_wraddr_r[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[7]\,
      I1 => \^cur_clr_done\,
      I2 => \cur_clr_addr_reg__0\(7),
      O => \cur_wraddr_r[7]_i_1__1_n_0\
    );
\cur_wraddr_r[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \cur_rdaddr_r_reg_n_0_[8]\,
      I1 => \^cur_clr_done\,
      I2 => \cur_clr_addr_reg__0\(8),
      O => \cur_wraddr_r[8]_i_1__1_n_0\
    );
\cur_wraddr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[0]_i_1__1_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[0]\,
      R => '0'
    );
\cur_wraddr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[1]_i_1__1_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[1]\,
      R => '0'
    );
\cur_wraddr_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[2]_i_1__1_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[2]\,
      R => '0'
    );
\cur_wraddr_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[3]_i_1__1_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[3]\,
      R => '0'
    );
\cur_wraddr_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[4]_i_1__1_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[4]\,
      R => '0'
    );
\cur_wraddr_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[5]_i_1__1_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[5]\,
      R => '0'
    );
\cur_wraddr_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[6]_i_1__1_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[6]\,
      R => '0'
    );
\cur_wraddr_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[7]_i_1__1_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[7]\,
      R => '0'
    );
\cur_wraddr_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \cur_wraddr_r[8]_i_1__1_n_0\,
      Q => \cur_wraddr_r_reg_n_0_[8]\,
      R => '0'
    );
ram0: entity work.\design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_12\
     port map (
      CO(0) => cur_data2_carry_n_1,
      D(0) => cur_data(0),
      O(3) => \_carry_n_4\,
      O(2) => \_carry_n_5\,
      O(1) => \_carry_n_6\,
      O(0) => \_carry_n_7\,
      Q(8) => \cur_rdaddr_r_reg_n_0_[8]\,
      Q(7) => \cur_rdaddr_r_reg_n_0_[7]\,
      Q(6) => \cur_rdaddr_r_reg_n_0_[6]\,
      Q(5) => \cur_rdaddr_r_reg_n_0_[5]\,
      Q(4) => \cur_rdaddr_r_reg_n_0_[4]\,
      Q(3) => \cur_rdaddr_r_reg_n_0_[3]\,
      Q(2) => \cur_rdaddr_r_reg_n_0_[2]\,
      Q(1) => \cur_rdaddr_r_reg_n_0_[1]\,
      Q(0) => \cur_rdaddr_r_reg_n_0_[0]\,
      S(2) => ram0_n_33,
      S(1) => ram0_n_34,
      S(0) => ram0_n_35,
      \axi_araddr_reg[12]\ => \axi_araddr_reg[12]_0\,
      \cur_data_r_reg[12]\ => \cur_data_r_reg_n_0_[9]\,
      \cur_data_r_reg[12]_0\ => \cur_data_r_reg_n_0_[10]\,
      \cur_data_r_reg[12]_1\ => \cur_data_r_reg_n_0_[11]\,
      \cur_data_r_reg[12]_2\ => \cur_data_r_reg_n_0_[12]\,
      \cur_data_r_reg[16]\ => \cur_data_r_reg_n_0_[13]\,
      \cur_data_r_reg[16]_0\ => \cur_data_r_reg_n_0_[14]\,
      \cur_data_r_reg[16]_1\ => \cur_data_r_reg_n_0_[15]\,
      \cur_data_r_reg[16]_2\ => \cur_data_r_reg_n_0_[16]\,
      \cur_data_r_reg[20]\ => \cur_data_r_reg_n_0_[17]\,
      \cur_data_r_reg[20]_0\ => \cur_data_r_reg_n_0_[18]\,
      \cur_data_r_reg[20]_1\ => \cur_data_r_reg_n_0_[19]\,
      \cur_data_r_reg[20]_2\ => \cur_data_r_reg_n_0_[20]\,
      \cur_data_r_reg[24]\ => \cur_data_r_reg_n_0_[21]\,
      \cur_data_r_reg[24]_0\ => \cur_data_r_reg_n_0_[22]\,
      \cur_data_r_reg[24]_1\ => \cur_data_r_reg_n_0_[23]\,
      \cur_data_r_reg[24]_2\ => \cur_data_r_reg_n_0_[24]\,
      \cur_data_r_reg[28]\ => \cur_data_r_reg_n_0_[25]\,
      \cur_data_r_reg[28]_0\ => \cur_data_r_reg_n_0_[26]\,
      \cur_data_r_reg[28]_1\ => \cur_data_r_reg_n_0_[27]\,
      \cur_data_r_reg[28]_2\ => \cur_data_r_reg_n_0_[28]\,
      \cur_data_r_reg[31]\ => \cur_data_r_reg_n_0_[31]\,
      \cur_data_r_reg[31]_0\ => \cur_data_r_reg_n_0_[29]\,
      \cur_data_r_reg[31]_1\ => \cur_data_r_reg_n_0_[30]\,
      \cur_data_r_reg[4]\ => \cur_data_r_reg_n_0_[1]\,
      \cur_data_r_reg[4]_0\ => \cur_data_r_reg_n_0_[2]\,
      \cur_data_r_reg[4]_1\ => \cur_data_r_reg_n_0_[3]\,
      \cur_data_r_reg[4]_2\ => \cur_data_r_reg_n_0_[4]\,
      \cur_data_r_reg[8]\ => \cur_data_r_reg_n_0_[5]\,
      \cur_data_r_reg[8]_0\ => \cur_data_r_reg_n_0_[6]\,
      \cur_data_r_reg[8]_1\ => \cur_data_r_reg_n_0_[7]\,
      \cur_data_r_reg[8]_2\ => \cur_data_r_reg_n_0_[8]\,
      cur_ram_reg => ram0_n_36,
      cur_ram_reg_0(3) => ram0_n_37,
      cur_ram_reg_0(2) => ram0_n_38,
      cur_ram_reg_0(1) => ram0_n_39,
      cur_ram_reg_0(0) => ram0_n_40,
      cur_ram_reg_1(3) => ram0_n_41,
      cur_ram_reg_1(2) => ram0_n_42,
      cur_ram_reg_1(1) => ram0_n_43,
      cur_ram_reg_1(0) => ram0_n_44,
      cur_ram_reg_2(3) => ram0_n_45,
      cur_ram_reg_2(2) => ram0_n_46,
      cur_ram_reg_2(1) => ram0_n_47,
      cur_ram_reg_2(0) => ram0_n_48,
      cur_ram_reg_3(3) => ram0_n_49,
      cur_ram_reg_3(2) => ram0_n_50,
      cur_ram_reg_3(1) => ram0_n_51,
      cur_ram_reg_3(0) => ram0_n_52,
      cur_ram_reg_4(3) => ram0_n_53,
      cur_ram_reg_4(2) => ram0_n_54,
      cur_ram_reg_4(1) => ram0_n_55,
      cur_ram_reg_4(0) => ram0_n_56,
      cur_ram_reg_5(3) => ram0_n_57,
      cur_ram_reg_5(2) => ram0_n_58,
      cur_ram_reg_5(1) => ram0_n_59,
      cur_ram_reg_5(0) => ram0_n_60,
      cur_ram_reg_6(3) => ram0_n_61,
      cur_ram_reg_6(2) => ram0_n_62,
      cur_ram_reg_6(1) => ram0_n_63,
      cur_ram_reg_6(0) => ram0_n_64,
      cur_rden_r => cur_rden_r,
      in_href_reg => in_href_reg,
      mem_reg_0(12 downto 0) => mem_reg(12 downto 0),
      mem_reg_1 => \^cur_ram\,
      mem_reg_10(3) => \_carry__5_n_4\,
      mem_reg_10(2) => \_carry__5_n_5\,
      mem_reg_10(1) => \_carry__5_n_6\,
      mem_reg_10(0) => \_carry__5_n_7\,
      mem_reg_11(2) => \_carry__6_n_5\,
      mem_reg_11(1) => \_carry__6_n_6\,
      mem_reg_11(0) => \_carry__6_n_7\,
      mem_reg_12(8 downto 0) => \cur_rdaddr_r_reg[8]_0\(8 downto 0),
      mem_reg_2(8 downto 1) => \cur_clr_addr_reg__0\(8 downto 1),
      mem_reg_2(0) => \^q\(0),
      mem_reg_3 => \^cur_clr_done\,
      mem_reg_4(0) => \cur_data_r_reg_n_0_[0]\,
      mem_reg_5(3) => \_carry__0_n_4\,
      mem_reg_5(2) => \_carry__0_n_5\,
      mem_reg_5(1) => \_carry__0_n_6\,
      mem_reg_5(0) => \_carry__0_n_7\,
      mem_reg_6(3) => \_carry__1_n_4\,
      mem_reg_6(2) => \_carry__1_n_5\,
      mem_reg_6(1) => \_carry__1_n_6\,
      mem_reg_6(0) => \_carry__1_n_7\,
      mem_reg_7(3) => \_carry__2_n_4\,
      mem_reg_7(2) => \_carry__2_n_5\,
      mem_reg_7(1) => \_carry__2_n_6\,
      mem_reg_7(0) => \_carry__2_n_7\,
      mem_reg_8(3) => \_carry__3_n_4\,
      mem_reg_8(2) => \_carry__3_n_5\,
      mem_reg_8(1) => \_carry__3_n_6\,
      mem_reg_8(0) => \_carry__3_n_7\,
      mem_reg_9(3) => \_carry__4_n_4\,
      mem_reg_9(2) => \_carry__4_n_5\,
      mem_reg_9(1) => \_carry__4_n_6\,
      mem_reg_9(0) => \_carry__4_n_7\,
      p_14_in => p_14_in,
      pclk => pclk,
      ram0_q(31 downto 0) => ram0_q(31 downto 0),
      ram1_q(31 downto 0) => \^ram1_q\(31 downto 0),
      s00_axi_aclk => s00_axi_aclk
    );
ram1: entity work.\design_1_xil_isp_lite_0_0_simple_dp_ram__parameterized1_13\
     port map (
      CO(0) => cur_data2_carry_n_1,
      O(3) => \_carry_n_4\,
      O(2) => \_carry_n_5\,
      O(1) => \_carry_n_6\,
      O(0) => \_carry_n_7\,
      Q(8) => \cur_rdaddr_r_reg_n_0_[8]\,
      Q(7) => \cur_rdaddr_r_reg_n_0_[7]\,
      Q(6) => \cur_rdaddr_r_reg_n_0_[6]\,
      Q(5) => \cur_rdaddr_r_reg_n_0_[5]\,
      Q(4) => \cur_rdaddr_r_reg_n_0_[4]\,
      Q(3) => \cur_rdaddr_r_reg_n_0_[3]\,
      Q(2) => \cur_rdaddr_r_reg_n_0_[2]\,
      Q(1) => \cur_rdaddr_r_reg_n_0_[1]\,
      Q(0) => \cur_rdaddr_r_reg_n_0_[0]\,
      \axi_araddr_reg[12]\ => \axi_araddr_reg[12]\,
      cur_rden_r => cur_rden_r,
      in_href_reg => in_href_reg,
      mem_reg_0 => \^cur_ram\,
      mem_reg_1(8 downto 1) => \cur_clr_addr_reg__0\(8 downto 1),
      mem_reg_1(0) => \^q\(0),
      mem_reg_10(3) => \_carry__5_n_4\,
      mem_reg_10(2) => \_carry__5_n_5\,
      mem_reg_10(1) => \_carry__5_n_6\,
      mem_reg_10(0) => \_carry__5_n_7\,
      mem_reg_11(2) => \_carry__6_n_5\,
      mem_reg_11(1) => \_carry__6_n_6\,
      mem_reg_11(0) => \_carry__6_n_7\,
      mem_reg_12(8 downto 0) => \cur_rdaddr_r_reg[8]_0\(8 downto 0),
      mem_reg_2 => \^cur_clr_done\,
      mem_reg_3(12 downto 0) => mem_reg(12 downto 0),
      mem_reg_4(0) => \cur_data_r_reg_n_0_[0]\,
      mem_reg_5(3) => \_carry__0_n_4\,
      mem_reg_5(2) => \_carry__0_n_5\,
      mem_reg_5(1) => \_carry__0_n_6\,
      mem_reg_5(0) => \_carry__0_n_7\,
      mem_reg_6(3) => \_carry__1_n_4\,
      mem_reg_6(2) => \_carry__1_n_5\,
      mem_reg_6(1) => \_carry__1_n_6\,
      mem_reg_6(0) => \_carry__1_n_7\,
      mem_reg_7(3) => \_carry__2_n_4\,
      mem_reg_7(2) => \_carry__2_n_5\,
      mem_reg_7(1) => \_carry__2_n_6\,
      mem_reg_7(0) => \_carry__2_n_7\,
      mem_reg_8(3) => \_carry__3_n_4\,
      mem_reg_8(2) => \_carry__3_n_5\,
      mem_reg_8(1) => \_carry__3_n_6\,
      mem_reg_8(0) => \_carry__3_n_7\,
      mem_reg_9(3) => \_carry__4_n_4\,
      mem_reg_9(2) => \_carry__4_n_5\,
      mem_reg_9(1) => \_carry__4_n_6\,
      mem_reg_9(0) => \_carry__4_n_7\,
      p_14_in => p_14_in,
      pclk => pclk,
      ram1_q(31 downto 0) => \^ram1_q\(31 downto 0),
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_isp_gamma is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    in_href_0 : out STD_LOGIC;
    in_vsync_1 : out STD_LOGIC;
    s_module_reset : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s_gamma_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    in_href : in STD_LOGIC;
    in_vsync : in STD_LOGIC;
    pclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_isp_gamma : entity is "isp_gamma";
end design_1_xil_isp_lite_0_0_isp_gamma;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_isp_gamma is
  signal data_u : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal data_v : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal data_y : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal gamma_href : STD_LOGIC;
  signal gamma_vsync : STD_LOGIC;
  signal gamma_y : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal href_dly_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg[1]_i_1__3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \href_reg_i_1__3\ : label is "soft_lutpair196";
begin
\data_reg[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_u(1),
      I2 => Q(8),
      I3 => s_gamma_en,
      O => D(8)
    );
\data_reg[11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_u(2),
      I2 => Q(9),
      I3 => s_gamma_en,
      O => D(9)
    );
\data_reg[12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_u(3),
      I2 => Q(10),
      I3 => s_gamma_en,
      O => D(10)
    );
\data_reg[13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_u(4),
      I2 => Q(11),
      I3 => s_gamma_en,
      O => D(11)
    );
\data_reg[14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_u(5),
      I2 => Q(12),
      I3 => s_gamma_en,
      O => D(12)
    );
\data_reg[15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_u(6),
      I2 => Q(13),
      I3 => s_gamma_en,
      O => D(13)
    );
\data_reg[16]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_u(7),
      I2 => Q(14),
      I3 => s_gamma_en,
      O => D(14)
    );
\data_reg[17]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_u(8),
      I2 => Q(15),
      I3 => s_gamma_en,
      O => D(15)
    );
\data_reg[19]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_y(1),
      I2 => Q(16),
      I3 => s_gamma_en,
      O => D(16)
    );
\data_reg[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_v(1),
      I2 => Q(0),
      I3 => s_gamma_en,
      O => D(0)
    );
\data_reg[20]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_y(2),
      I2 => Q(17),
      I3 => s_gamma_en,
      O => D(17)
    );
\data_reg[21]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_y(3),
      I2 => Q(18),
      I3 => s_gamma_en,
      O => D(18)
    );
\data_reg[22]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_y(4),
      I2 => Q(19),
      I3 => s_gamma_en,
      O => D(19)
    );
\data_reg[23]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_y(5),
      I2 => Q(20),
      I3 => s_gamma_en,
      O => D(20)
    );
\data_reg[24]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_y(6),
      I2 => Q(21),
      I3 => s_gamma_en,
      O => D(21)
    );
\data_reg[25]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_y(7),
      I2 => Q(22),
      I3 => s_gamma_en,
      O => D(22)
    );
\data_reg[26]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_y(8),
      I2 => Q(23),
      I3 => s_gamma_en,
      O => D(23)
    );
\data_reg[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_v(2),
      I2 => Q(1),
      I3 => s_gamma_en,
      O => D(1)
    );
\data_reg[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_v(3),
      I2 => Q(2),
      I3 => s_gamma_en,
      O => D(2)
    );
\data_reg[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_v(4),
      I2 => Q(3),
      I3 => s_gamma_en,
      O => D(3)
    );
\data_reg[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_v(5),
      I2 => Q(4),
      I3 => s_gamma_en,
      O => D(4)
    );
\data_reg[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_v(6),
      I2 => Q(5),
      I3 => s_gamma_en,
      O => D(5)
    );
\data_reg[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_v(7),
      I2 => Q(6),
      I3 => s_gamma_en,
      O => D(6)
    );
\data_reg[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => gamma_href,
      I1 => data_v(8),
      I2 => Q(7),
      I3 => s_gamma_en,
      O => D(7)
    );
\data_u_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => Q(8),
      Q => data_u(1)
    );
\data_u_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => Q(9),
      Q => data_u(2)
    );
\data_u_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => Q(10),
      Q => data_u(3)
    );
\data_u_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => Q(11),
      Q => data_u(4)
    );
\data_u_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => Q(12),
      Q => data_u(5)
    );
\data_u_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => Q(13),
      Q => data_u(6)
    );
\data_u_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => Q(14),
      Q => data_u(7)
    );
\data_u_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => Q(15),
      Q => data_u(8)
    );
\data_v_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => Q(0),
      Q => data_v(1)
    );
\data_v_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => Q(1),
      Q => data_v(2)
    );
\data_v_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => Q(2),
      Q => data_v(3)
    );
\data_v_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => Q(3),
      Q => data_v(4)
    );
\data_v_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => Q(4),
      Q => data_v(5)
    );
\data_v_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => Q(5),
      Q => data_v(6)
    );
\data_v_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => Q(6),
      Q => data_v(7)
    );
\data_v_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => Q(7),
      Q => data_v(8)
    );
\data_y_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => gamma_y(1),
      Q => data_y(1)
    );
\data_y_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => gamma_y(2),
      Q => data_y(2)
    );
\data_y_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => gamma_y(3),
      Q => data_y(3)
    );
\data_y_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => gamma_y(4),
      Q => data_y(4)
    );
\data_y_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => gamma_y(5),
      Q => data_y(5)
    );
\data_y_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => gamma_y(6),
      Q => data_y(6)
    );
\data_y_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => gamma_y(7),
      Q => data_y(7)
    );
\data_y_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => gamma_y(8),
      Q => data_y(8)
    );
href_dly_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_gamma_en,
      O => href_dly_i_1_n_0
    );
href_dly_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => in_href,
      Q => gamma_href
    );
\href_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gamma_href,
      I1 => s_gamma_en,
      I2 => in_href,
      O => in_href_0
    );
lut_y: entity work.design_1_xil_isp_lite_0_0_isp_gamma_lut_y
     port map (
      D(7 downto 0) => gamma_y(8 downto 1),
      Q(7 downto 0) => Q(23 downto 16)
    );
vsync_dly_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => href_dly_i_1_n_0,
      D => in_vsync,
      Q => gamma_vsync
    );
\vsync_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gamma_vsync,
      I1 => s_gamma_en,
      I2 => in_vsync,
      O => in_vsync_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_shift_register is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    pclk : in STD_LOGIC;
    in_href_o : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_shift_register : entity is "shift_register";
end design_1_xil_isp_lite_0_0_shift_register;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_shift_register is
  signal \^d\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gen_ram_inst[3].u_ram_n_20\ : STD_LOGIC;
  signal in_r : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \^mem_reg\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^mem_reg_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal pos : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal pos_r : STD_LOGIC;
  signal \pos_r[0]_i_3_n_0\ : STD_LOGIC;
  signal pos_r_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \pos_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_pos_r_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(8 downto 0) <= \^d\(8 downto 0);
  mem_reg(8 downto 0) <= \^mem_reg\(8 downto 0);
  mem_reg_0(8 downto 0) <= \^mem_reg_0\(8 downto 0);
\gen_ram_inst[0].u_ram\: entity work.design_1_xil_isp_lite_0_0_simple_dp_ram_18
     port map (
      ADDRARDADDR(10 downto 0) => pos(10 downto 0),
      D(8 downto 0) => \^d\(8 downto 0),
      Q(7 downto 0) => in_r(8 downto 1),
      in_href_o => in_href_o,
      \out\(0) => pos_r_reg(11),
      pclk => pclk
    );
\gen_ram_inst[1].u_ram\: entity work.design_1_xil_isp_lite_0_0_simple_dp_ram_19
     port map (
      ADDRARDADDR(10 downto 0) => pos(10 downto 0),
      D(8 downto 0) => \^d\(8 downto 0),
      in_href_o => in_href_o,
      mem_reg_0(8 downto 0) => \^mem_reg\(8 downto 0),
      \out\(0) => pos_r_reg(11),
      pclk => pclk
    );
\gen_ram_inst[2].u_ram\: entity work.design_1_xil_isp_lite_0_0_simple_dp_ram_20
     port map (
      ADDRARDADDR(10 downto 0) => pos(10 downto 0),
      in_href_o => in_href_o,
      mem_reg_0(8 downto 0) => \^mem_reg_0\(8 downto 0),
      mem_reg_1(8 downto 0) => \^mem_reg\(8 downto 0),
      \out\(0) => pos_r_reg(11),
      pclk => pclk
    );
\gen_ram_inst[3].u_ram\: entity work.design_1_xil_isp_lite_0_0_simple_dp_ram_21
     port map (
      ADDRARDADDR(10 downto 0) => pos(10 downto 0),
      in_href_o => in_href_o,
      mem_reg_0(8 downto 0) => mem_reg_1(8 downto 0),
      mem_reg_1(8 downto 0) => \^mem_reg_0\(8 downto 0),
      \out\(11 downto 0) => pos_r_reg(11 downto 0),
      pclk => pclk,
      \pos_r_reg[3]\ => \gen_ram_inst[3].u_ram_n_20\
    );
\in_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => Q(0),
      Q => in_r(1),
      R => '0'
    );
\in_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => Q(1),
      Q => in_r(2),
      R => '0'
    );
\in_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => Q(2),
      Q => in_r(3),
      R => '0'
    );
\in_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => Q(3),
      Q => in_r(4),
      R => '0'
    );
\in_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => Q(4),
      Q => in_r(5),
      R => '0'
    );
\in_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => Q(5),
      Q => in_r(6),
      R => '0'
    );
\in_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => Q(6),
      Q => in_r(7),
      R => '0'
    );
\in_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => Q(7),
      Q => in_r(8),
      R => '0'
    );
\pos_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC40000"
    )
        port map (
      I0 => \gen_ram_inst[3].u_ram_n_20\,
      I1 => in_href_o,
      I2 => pos_r_reg(10),
      I3 => pos_r_reg(9),
      I4 => pos_r_reg(11),
      O => pos_r
    );
\pos_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pos_r_reg(0),
      O => \pos_r[0]_i_3_n_0\
    );
\pos_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => \pos_r_reg[0]_i_2_n_7\,
      Q => pos_r_reg(0),
      R => pos_r
    );
\pos_r_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pos_r_reg[0]_i_2_n_0\,
      CO(2) => \pos_r_reg[0]_i_2_n_1\,
      CO(1) => \pos_r_reg[0]_i_2_n_2\,
      CO(0) => \pos_r_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \pos_r_reg[0]_i_2_n_4\,
      O(2) => \pos_r_reg[0]_i_2_n_5\,
      O(1) => \pos_r_reg[0]_i_2_n_6\,
      O(0) => \pos_r_reg[0]_i_2_n_7\,
      S(3 downto 1) => pos_r_reg(3 downto 1),
      S(0) => \pos_r[0]_i_3_n_0\
    );
\pos_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => \pos_r_reg[8]_i_1_n_5\,
      Q => pos_r_reg(10),
      R => pos_r
    );
\pos_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => \pos_r_reg[8]_i_1_n_4\,
      Q => pos_r_reg(11),
      R => pos_r
    );
\pos_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => \pos_r_reg[0]_i_2_n_6\,
      Q => pos_r_reg(1),
      R => pos_r
    );
\pos_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => \pos_r_reg[0]_i_2_n_5\,
      Q => pos_r_reg(2),
      R => pos_r
    );
\pos_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => \pos_r_reg[0]_i_2_n_4\,
      Q => pos_r_reg(3),
      R => pos_r
    );
\pos_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => \pos_r_reg[4]_i_1_n_7\,
      Q => pos_r_reg(4),
      R => pos_r
    );
\pos_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pos_r_reg[0]_i_2_n_0\,
      CO(3) => \pos_r_reg[4]_i_1_n_0\,
      CO(2) => \pos_r_reg[4]_i_1_n_1\,
      CO(1) => \pos_r_reg[4]_i_1_n_2\,
      CO(0) => \pos_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pos_r_reg[4]_i_1_n_4\,
      O(2) => \pos_r_reg[4]_i_1_n_5\,
      O(1) => \pos_r_reg[4]_i_1_n_6\,
      O(0) => \pos_r_reg[4]_i_1_n_7\,
      S(3 downto 0) => pos_r_reg(7 downto 4)
    );
\pos_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => \pos_r_reg[4]_i_1_n_6\,
      Q => pos_r_reg(5),
      R => pos_r
    );
\pos_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => \pos_r_reg[4]_i_1_n_5\,
      Q => pos_r_reg(6),
      R => pos_r
    );
\pos_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => \pos_r_reg[4]_i_1_n_4\,
      Q => pos_r_reg(7),
      R => pos_r
    );
\pos_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => \pos_r_reg[8]_i_1_n_7\,
      Q => pos_r_reg(8),
      R => pos_r
    );
\pos_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pos_r_reg[4]_i_1_n_0\,
      CO(3) => \NLW_pos_r_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \pos_r_reg[8]_i_1_n_1\,
      CO(1) => \pos_r_reg[8]_i_1_n_2\,
      CO(0) => \pos_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pos_r_reg[8]_i_1_n_4\,
      O(2) => \pos_r_reg[8]_i_1_n_5\,
      O(1) => \pos_r_reg[8]_i_1_n_6\,
      O(0) => \pos_r_reg[8]_i_1_n_7\,
      S(3 downto 0) => pos_r_reg(11 downto 8)
    );
\pos_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => in_href_o,
      D => \pos_r_reg[8]_i_1_n_6\,
      Q => pos_r_reg(9),
      R => pos_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_shift_register_22 is
  port (
    tapsx : out STD_LOGIC_VECTOR ( 35 downto 0 );
    pclk : in STD_LOGIC;
    dgain_href_o : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_shift_register_22 : entity is "shift_register";
end design_1_xil_isp_lite_0_0_shift_register_22;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_shift_register_22 is
  signal \gen_ram_inst[0].u_ram_n_10\ : STD_LOGIC;
  signal \gen_ram_inst[0].u_ram_n_11\ : STD_LOGIC;
  signal \gen_ram_inst[0].u_ram_n_9\ : STD_LOGIC;
  signal \gen_ram_inst[3].u_ram_n_17\ : STD_LOGIC;
  signal in_r : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal pos : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal pos_r : STD_LOGIC;
  signal \pos_r[0]_i_3__1_n_0\ : STD_LOGIC;
  signal pos_r_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \pos_r_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \^tapsx\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \NLW_pos_r_reg[8]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  tapsx(35 downto 0) <= \^tapsx\(35 downto 0);
\gen_ram_inst[0].u_ram\: entity work.design_1_xil_isp_lite_0_0_simple_dp_ram_23
     port map (
      ADDRBWRADDR(8) => pos_r_reg(11),
      ADDRBWRADDR(7 downto 0) => pos(8 downto 1),
      Q(8 downto 0) => in_r(8 downto 0),
      dgain_href_o => dgain_href_o,
      mem_reg_0 => \gen_ram_inst[3].u_ram_n_17\,
      \out\(2 downto 1) => pos_r_reg(10 downto 9),
      \out\(0) => pos_r_reg(0),
      pclk => pclk,
      \pos_r_reg[10]\(2) => \gen_ram_inst[0].u_ram_n_9\,
      \pos_r_reg[10]\(1) => \gen_ram_inst[0].u_ram_n_10\,
      \pos_r_reg[10]\(0) => \gen_ram_inst[0].u_ram_n_11\,
      tapsx(8 downto 0) => \^tapsx\(8 downto 0)
    );
\gen_ram_inst[1].u_ram\: entity work.design_1_xil_isp_lite_0_0_simple_dp_ram_24
     port map (
      ADDRBWRADDR(11) => pos_r_reg(11),
      ADDRBWRADDR(10) => \gen_ram_inst[0].u_ram_n_9\,
      ADDRBWRADDR(9) => \gen_ram_inst[0].u_ram_n_10\,
      ADDRBWRADDR(8 downto 1) => pos(8 downto 1),
      ADDRBWRADDR(0) => \gen_ram_inst[0].u_ram_n_11\,
      dgain_href_o => dgain_href_o,
      mem_reg_0(8 downto 0) => \^tapsx\(8 downto 0),
      pclk => pclk,
      tapsx(8 downto 0) => \^tapsx\(17 downto 9)
    );
\gen_ram_inst[2].u_ram\: entity work.design_1_xil_isp_lite_0_0_simple_dp_ram_25
     port map (
      ADDRBWRADDR(11) => pos_r_reg(11),
      ADDRBWRADDR(10) => \gen_ram_inst[0].u_ram_n_9\,
      ADDRBWRADDR(9) => \gen_ram_inst[0].u_ram_n_10\,
      ADDRBWRADDR(8 downto 1) => pos(8 downto 1),
      ADDRBWRADDR(0) => \gen_ram_inst[0].u_ram_n_11\,
      dgain_href_o => dgain_href_o,
      mem_reg_0(8 downto 0) => \^tapsx\(17 downto 9),
      pclk => pclk,
      tapsx(8 downto 0) => \^tapsx\(26 downto 18)
    );
\gen_ram_inst[3].u_ram\: entity work.design_1_xil_isp_lite_0_0_simple_dp_ram_26
     port map (
      ADDRBWRADDR(7 downto 0) => pos(8 downto 1),
      dgain_href_o => dgain_href_o,
      mem_reg_0(2) => \gen_ram_inst[0].u_ram_n_9\,
      mem_reg_0(1) => \gen_ram_inst[0].u_ram_n_10\,
      mem_reg_0(0) => \gen_ram_inst[0].u_ram_n_11\,
      mem_reg_1(8 downto 0) => \^tapsx\(26 downto 18),
      \out\(11 downto 0) => pos_r_reg(11 downto 0),
      pclk => pclk,
      \pos_r_reg[3]\ => \gen_ram_inst[3].u_ram_n_17\,
      tapsx(8 downto 0) => \^tapsx\(35 downto 27)
    );
\in_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => Q(0),
      Q => in_r(0),
      R => '0'
    );
\in_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => Q(1),
      Q => in_r(1),
      R => '0'
    );
\in_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => Q(2),
      Q => in_r(2),
      R => '0'
    );
\in_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => Q(3),
      Q => in_r(3),
      R => '0'
    );
\in_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => Q(4),
      Q => in_r(4),
      R => '0'
    );
\in_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => Q(5),
      Q => in_r(5),
      R => '0'
    );
\in_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => Q(6),
      Q => in_r(6),
      R => '0'
    );
\in_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => Q(7),
      Q => in_r(7),
      R => '0'
    );
\in_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => Q(8),
      Q => in_r(8),
      R => '0'
    );
\pos_r[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => dgain_href_o,
      I1 => pos_r_reg(11),
      I2 => pos_r_reg(10),
      I3 => pos_r_reg(9),
      I4 => \gen_ram_inst[3].u_ram_n_17\,
      O => pos_r
    );
\pos_r[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pos_r_reg(0),
      O => \pos_r[0]_i_3__1_n_0\
    );
\pos_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => \pos_r_reg[0]_i_2__1_n_7\,
      Q => pos_r_reg(0),
      R => pos_r
    );
\pos_r_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pos_r_reg[0]_i_2__1_n_0\,
      CO(2) => \pos_r_reg[0]_i_2__1_n_1\,
      CO(1) => \pos_r_reg[0]_i_2__1_n_2\,
      CO(0) => \pos_r_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \pos_r_reg[0]_i_2__1_n_4\,
      O(2) => \pos_r_reg[0]_i_2__1_n_5\,
      O(1) => \pos_r_reg[0]_i_2__1_n_6\,
      O(0) => \pos_r_reg[0]_i_2__1_n_7\,
      S(3 downto 1) => pos_r_reg(3 downto 1),
      S(0) => \pos_r[0]_i_3__1_n_0\
    );
\pos_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => \pos_r_reg[8]_i_1__1_n_5\,
      Q => pos_r_reg(10),
      R => pos_r
    );
\pos_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => \pos_r_reg[8]_i_1__1_n_4\,
      Q => pos_r_reg(11),
      R => pos_r
    );
\pos_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => \pos_r_reg[0]_i_2__1_n_6\,
      Q => pos_r_reg(1),
      R => pos_r
    );
\pos_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => \pos_r_reg[0]_i_2__1_n_5\,
      Q => pos_r_reg(2),
      R => pos_r
    );
\pos_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => \pos_r_reg[0]_i_2__1_n_4\,
      Q => pos_r_reg(3),
      R => pos_r
    );
\pos_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => \pos_r_reg[4]_i_1__1_n_7\,
      Q => pos_r_reg(4),
      R => pos_r
    );
\pos_r_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pos_r_reg[0]_i_2__1_n_0\,
      CO(3) => \pos_r_reg[4]_i_1__1_n_0\,
      CO(2) => \pos_r_reg[4]_i_1__1_n_1\,
      CO(1) => \pos_r_reg[4]_i_1__1_n_2\,
      CO(0) => \pos_r_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pos_r_reg[4]_i_1__1_n_4\,
      O(2) => \pos_r_reg[4]_i_1__1_n_5\,
      O(1) => \pos_r_reg[4]_i_1__1_n_6\,
      O(0) => \pos_r_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => pos_r_reg(7 downto 4)
    );
\pos_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => \pos_r_reg[4]_i_1__1_n_6\,
      Q => pos_r_reg(5),
      R => pos_r
    );
\pos_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => \pos_r_reg[4]_i_1__1_n_5\,
      Q => pos_r_reg(6),
      R => pos_r
    );
\pos_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => \pos_r_reg[4]_i_1__1_n_4\,
      Q => pos_r_reg(7),
      R => pos_r
    );
\pos_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => \pos_r_reg[8]_i_1__1_n_7\,
      Q => pos_r_reg(8),
      R => pos_r
    );
\pos_r_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pos_r_reg[4]_i_1__1_n_0\,
      CO(3) => \NLW_pos_r_reg[8]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \pos_r_reg[8]_i_1__1_n_1\,
      CO(1) => \pos_r_reg[8]_i_1__1_n_2\,
      CO(0) => \pos_r_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pos_r_reg[8]_i_1__1_n_4\,
      O(2) => \pos_r_reg[8]_i_1__1_n_5\,
      O(1) => \pos_r_reg[8]_i_1__1_n_6\,
      O(0) => \pos_r_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => pos_r_reg(11 downto 8)
    );
\pos_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => dgain_href_o,
      D => \pos_r_reg[8]_i_1__1_n_6\,
      Q => pos_r_reg(9),
      R => pos_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_shift_register_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    pclk : in STD_LOGIC;
    blc_href_o : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_shift_register_27 : entity is "shift_register";
end design_1_xil_isp_lite_0_0_shift_register_27;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_shift_register_27 is
  signal \^d\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gen_ram_inst[0].u_ram_n_10\ : STD_LOGIC;
  signal \gen_ram_inst[0].u_ram_n_11\ : STD_LOGIC;
  signal \gen_ram_inst[0].u_ram_n_9\ : STD_LOGIC;
  signal \gen_ram_inst[3].u_ram_n_17\ : STD_LOGIC;
  signal in_r : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^mem_reg\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^mem_reg_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal pos : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal pos_r : STD_LOGIC;
  signal \pos_r[0]_i_3__0_n_0\ : STD_LOGIC;
  signal pos_r_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \pos_r_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_pos_r_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(8 downto 0) <= \^d\(8 downto 0);
  mem_reg(8 downto 0) <= \^mem_reg\(8 downto 0);
  mem_reg_0(8 downto 0) <= \^mem_reg_0\(8 downto 0);
\gen_ram_inst[0].u_ram\: entity work.design_1_xil_isp_lite_0_0_simple_dp_ram_28
     port map (
      ADDRBWRADDR(8) => pos_r_reg(11),
      ADDRBWRADDR(7 downto 0) => pos(8 downto 1),
      D(8 downto 0) => \^d\(8 downto 0),
      Q(8 downto 0) => in_r(8 downto 0),
      blc_href_o => blc_href_o,
      mem_reg_0 => \gen_ram_inst[3].u_ram_n_17\,
      \out\(2 downto 1) => pos_r_reg(10 downto 9),
      \out\(0) => pos_r_reg(0),
      pclk => pclk,
      \pos_r_reg[10]\(2) => \gen_ram_inst[0].u_ram_n_9\,
      \pos_r_reg[10]\(1) => \gen_ram_inst[0].u_ram_n_10\,
      \pos_r_reg[10]\(0) => \gen_ram_inst[0].u_ram_n_11\
    );
\gen_ram_inst[1].u_ram\: entity work.design_1_xil_isp_lite_0_0_simple_dp_ram_29
     port map (
      ADDRBWRADDR(11) => pos_r_reg(11),
      ADDRBWRADDR(10) => \gen_ram_inst[0].u_ram_n_9\,
      ADDRBWRADDR(9) => \gen_ram_inst[0].u_ram_n_10\,
      ADDRBWRADDR(8 downto 1) => pos(8 downto 1),
      ADDRBWRADDR(0) => \gen_ram_inst[0].u_ram_n_11\,
      D(8 downto 0) => \^d\(8 downto 0),
      blc_href_o => blc_href_o,
      mem_reg_0(8 downto 0) => \^mem_reg\(8 downto 0),
      pclk => pclk
    );
\gen_ram_inst[2].u_ram\: entity work.design_1_xil_isp_lite_0_0_simple_dp_ram_30
     port map (
      ADDRBWRADDR(11) => pos_r_reg(11),
      ADDRBWRADDR(10) => \gen_ram_inst[0].u_ram_n_9\,
      ADDRBWRADDR(9) => \gen_ram_inst[0].u_ram_n_10\,
      ADDRBWRADDR(8 downto 1) => pos(8 downto 1),
      ADDRBWRADDR(0) => \gen_ram_inst[0].u_ram_n_11\,
      blc_href_o => blc_href_o,
      mem_reg_0(8 downto 0) => \^mem_reg_0\(8 downto 0),
      mem_reg_1(8 downto 0) => \^mem_reg\(8 downto 0),
      pclk => pclk
    );
\gen_ram_inst[3].u_ram\: entity work.design_1_xil_isp_lite_0_0_simple_dp_ram_31
     port map (
      ADDRBWRADDR(7 downto 0) => pos(8 downto 1),
      blc_href_o => blc_href_o,
      mem_reg_0(8 downto 0) => mem_reg_1(8 downto 0),
      mem_reg_1(2) => \gen_ram_inst[0].u_ram_n_9\,
      mem_reg_1(1) => \gen_ram_inst[0].u_ram_n_10\,
      mem_reg_1(0) => \gen_ram_inst[0].u_ram_n_11\,
      mem_reg_2(8 downto 0) => \^mem_reg_0\(8 downto 0),
      \out\(11 downto 0) => pos_r_reg(11 downto 0),
      pclk => pclk,
      \pos_r_reg[3]\ => \gen_ram_inst[3].u_ram_n_17\
    );
\in_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => Q(0),
      Q => in_r(0),
      R => '0'
    );
\in_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => Q(1),
      Q => in_r(1),
      R => '0'
    );
\in_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => Q(2),
      Q => in_r(2),
      R => '0'
    );
\in_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => Q(3),
      Q => in_r(3),
      R => '0'
    );
\in_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => Q(4),
      Q => in_r(4),
      R => '0'
    );
\in_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => Q(5),
      Q => in_r(5),
      R => '0'
    );
\in_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => Q(6),
      Q => in_r(6),
      R => '0'
    );
\in_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => Q(7),
      Q => in_r(7),
      R => '0'
    );
\in_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => Q(8),
      Q => in_r(8),
      R => '0'
    );
\pos_r[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => blc_href_o,
      I1 => pos_r_reg(11),
      I2 => pos_r_reg(10),
      I3 => pos_r_reg(9),
      I4 => \gen_ram_inst[3].u_ram_n_17\,
      O => pos_r
    );
\pos_r[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pos_r_reg(0),
      O => \pos_r[0]_i_3__0_n_0\
    );
\pos_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => \pos_r_reg[0]_i_2__0_n_7\,
      Q => pos_r_reg(0),
      R => pos_r
    );
\pos_r_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pos_r_reg[0]_i_2__0_n_0\,
      CO(2) => \pos_r_reg[0]_i_2__0_n_1\,
      CO(1) => \pos_r_reg[0]_i_2__0_n_2\,
      CO(0) => \pos_r_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \pos_r_reg[0]_i_2__0_n_4\,
      O(2) => \pos_r_reg[0]_i_2__0_n_5\,
      O(1) => \pos_r_reg[0]_i_2__0_n_6\,
      O(0) => \pos_r_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => pos_r_reg(3 downto 1),
      S(0) => \pos_r[0]_i_3__0_n_0\
    );
\pos_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => \pos_r_reg[8]_i_1__0_n_5\,
      Q => pos_r_reg(10),
      R => pos_r
    );
\pos_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => \pos_r_reg[8]_i_1__0_n_4\,
      Q => pos_r_reg(11),
      R => pos_r
    );
\pos_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => \pos_r_reg[0]_i_2__0_n_6\,
      Q => pos_r_reg(1),
      R => pos_r
    );
\pos_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => \pos_r_reg[0]_i_2__0_n_5\,
      Q => pos_r_reg(2),
      R => pos_r
    );
\pos_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => \pos_r_reg[0]_i_2__0_n_4\,
      Q => pos_r_reg(3),
      R => pos_r
    );
\pos_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => \pos_r_reg[4]_i_1__0_n_7\,
      Q => pos_r_reg(4),
      R => pos_r
    );
\pos_r_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pos_r_reg[0]_i_2__0_n_0\,
      CO(3) => \pos_r_reg[4]_i_1__0_n_0\,
      CO(2) => \pos_r_reg[4]_i_1__0_n_1\,
      CO(1) => \pos_r_reg[4]_i_1__0_n_2\,
      CO(0) => \pos_r_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pos_r_reg[4]_i_1__0_n_4\,
      O(2) => \pos_r_reg[4]_i_1__0_n_5\,
      O(1) => \pos_r_reg[4]_i_1__0_n_6\,
      O(0) => \pos_r_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => pos_r_reg(7 downto 4)
    );
\pos_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => \pos_r_reg[4]_i_1__0_n_6\,
      Q => pos_r_reg(5),
      R => pos_r
    );
\pos_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => \pos_r_reg[4]_i_1__0_n_5\,
      Q => pos_r_reg(6),
      R => pos_r
    );
\pos_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => \pos_r_reg[4]_i_1__0_n_4\,
      Q => pos_r_reg(7),
      R => pos_r
    );
\pos_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => \pos_r_reg[8]_i_1__0_n_7\,
      Q => pos_r_reg(8),
      R => pos_r
    );
\pos_r_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \pos_r_reg[4]_i_1__0_n_0\,
      CO(3) => \NLW_pos_r_reg[8]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \pos_r_reg[8]_i_1__0_n_1\,
      CO(1) => \pos_r_reg[8]_i_1__0_n_2\,
      CO(0) => \pos_r_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pos_r_reg[8]_i_1__0_n_4\,
      O(2) => \pos_r_reg[8]_i_1__0_n_5\,
      O(1) => \pos_r_reg[8]_i_1__0_n_6\,
      O(0) => \pos_r_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => pos_r_reg(11 downto 8)
    );
\pos_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => blc_href_o,
      D => \pos_r_reg[8]_i_1__0_n_6\,
      Q => pos_r_reg(9),
      R => pos_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_xil_isp_lite_0_0_shift_register__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mem_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    pclk : in STD_LOGIC;
    out_href : in STD_LOGIC;
    out_data : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_xil_isp_lite_0_0_shift_register__parameterized0\ : entity is "shift_register";
end \design_1_xil_isp_lite_0_0_shift_register__parameterized0\;

architecture STRUCTURE of \design_1_xil_isp_lite_0_0_shift_register__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gen_ram_inst[0].u_ram_n_10\ : STD_LOGIC;
  signal \gen_ram_inst[0].u_ram_n_11\ : STD_LOGIC;
  signal \gen_ram_inst[0].u_ram_n_9\ : STD_LOGIC;
  signal \gen_ram_inst[1].u_ram_n_17\ : STD_LOGIC;
  signal in_r : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal pos : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal pos_r : STD_LOGIC;
  signal \pos_r[0]_i_3__2_n_0\ : STD_LOGIC;
  signal pos_r_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \pos_r_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \pos_r_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \pos_r_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \pos_r_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \NLW_pos_r_reg[8]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(8 downto 0) <= \^d\(8 downto 0);
\gen_ram_inst[0].u_ram\: entity work.design_1_xil_isp_lite_0_0_simple_dp_ram
     port map (
      ADDRBWRADDR(8) => pos_r_reg(11),
      ADDRBWRADDR(7 downto 0) => pos(8 downto 1),
      D(8 downto 0) => \^d\(8 downto 0),
      Q(8 downto 0) => in_r(8 downto 0),
      mem_reg_0 => \gen_ram_inst[1].u_ram_n_17\,
      \out\(2 downto 1) => pos_r_reg(10 downto 9),
      \out\(0) => pos_r_reg(0),
      out_href => out_href,
      pclk => pclk,
      \pos_r_reg[10]\(2) => \gen_ram_inst[0].u_ram_n_9\,
      \pos_r_reg[10]\(1) => \gen_ram_inst[0].u_ram_n_10\,
      \pos_r_reg[10]\(0) => \gen_ram_inst[0].u_ram_n_11\
    );
\gen_ram_inst[1].u_ram\: entity work.design_1_xil_isp_lite_0_0_simple_dp_ram_17
     port map (
      ADDRBWRADDR(7 downto 0) => pos(8 downto 1),
      D(8 downto 0) => \^d\(8 downto 0),
      mem_reg_0(8 downto 0) => mem_reg(8 downto 0),
      mem_reg_1(2) => \gen_ram_inst[0].u_ram_n_9\,
      mem_reg_1(1) => \gen_ram_inst[0].u_ram_n_10\,
      mem_reg_1(0) => \gen_ram_inst[0].u_ram_n_11\,
      \out\(11 downto 0) => pos_r_reg(11 downto 0),
      out_href => out_href,
      pclk => pclk,
      \pos_r_reg[3]\ => \gen_ram_inst[1].u_ram_n_17\
    );
\in_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => out_data(0),
      Q => in_r(0),
      R => '0'
    );
\in_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => out_data(1),
      Q => in_r(1),
      R => '0'
    );
\in_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => out_data(2),
      Q => in_r(2),
      R => '0'
    );
\in_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => out_data(3),
      Q => in_r(3),
      R => '0'
    );
\in_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => out_data(4),
      Q => in_r(4),
      R => '0'
    );
\in_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => out_data(5),
      Q => in_r(5),
      R => '0'
    );
\in_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => out_data(6),
      Q => in_r(6),
      R => '0'
    );
\in_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => out_data(7),
      Q => in_r(7),
      R => '0'
    );
\in_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => out_data(8),
      Q => in_r(8),
      R => '0'
    );
\pos_r[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => out_href,
      I1 => pos_r_reg(11),
      I2 => pos_r_reg(10),
      I3 => pos_r_reg(9),
      I4 => \gen_ram_inst[1].u_ram_n_17\,
      O => pos_r
    );
\pos_r[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pos_r_reg(0),
      O => \pos_r[0]_i_3__2_n_0\
    );
\pos_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => \pos_r_reg[0]_i_2__2_n_7\,
      Q => pos_r_reg(0),
      R => pos_r
    );
\pos_r_reg[0]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pos_r_reg[0]_i_2__2_n_0\,
      CO(2) => \pos_r_reg[0]_i_2__2_n_1\,
      CO(1) => \pos_r_reg[0]_i_2__2_n_2\,
      CO(0) => \pos_r_reg[0]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \pos_r_reg[0]_i_2__2_n_4\,
      O(2) => \pos_r_reg[0]_i_2__2_n_5\,
      O(1) => \pos_r_reg[0]_i_2__2_n_6\,
      O(0) => \pos_r_reg[0]_i_2__2_n_7\,
      S(3 downto 1) => pos_r_reg(3 downto 1),
      S(0) => \pos_r[0]_i_3__2_n_0\
    );
\pos_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => \pos_r_reg[8]_i_1__2_n_5\,
      Q => pos_r_reg(10),
      R => pos_r
    );
\pos_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => \pos_r_reg[8]_i_1__2_n_4\,
      Q => pos_r_reg(11),
      R => pos_r
    );
\pos_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => \pos_r_reg[0]_i_2__2_n_6\,
      Q => pos_r_reg(1),
      R => pos_r
    );
\pos_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => \pos_r_reg[0]_i_2__2_n_5\,
      Q => pos_r_reg(2),
      R => pos_r
    );
\pos_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => \pos_r_reg[0]_i_2__2_n_4\,
      Q => pos_r_reg(3),
      R => pos_r
    );
\pos_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => \pos_r_reg[4]_i_1__2_n_7\,
      Q => pos_r_reg(4),
      R => pos_r
    );
\pos_r_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pos_r_reg[0]_i_2__2_n_0\,
      CO(3) => \pos_r_reg[4]_i_1__2_n_0\,
      CO(2) => \pos_r_reg[4]_i_1__2_n_1\,
      CO(1) => \pos_r_reg[4]_i_1__2_n_2\,
      CO(0) => \pos_r_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pos_r_reg[4]_i_1__2_n_4\,
      O(2) => \pos_r_reg[4]_i_1__2_n_5\,
      O(1) => \pos_r_reg[4]_i_1__2_n_6\,
      O(0) => \pos_r_reg[4]_i_1__2_n_7\,
      S(3 downto 0) => pos_r_reg(7 downto 4)
    );
\pos_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => \pos_r_reg[4]_i_1__2_n_6\,
      Q => pos_r_reg(5),
      R => pos_r
    );
\pos_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => \pos_r_reg[4]_i_1__2_n_5\,
      Q => pos_r_reg(6),
      R => pos_r
    );
\pos_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => \pos_r_reg[4]_i_1__2_n_4\,
      Q => pos_r_reg(7),
      R => pos_r
    );
\pos_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => \pos_r_reg[8]_i_1__2_n_7\,
      Q => pos_r_reg(8),
      R => pos_r
    );
\pos_r_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pos_r_reg[4]_i_1__2_n_0\,
      CO(3) => \NLW_pos_r_reg[8]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \pos_r_reg[8]_i_1__2_n_1\,
      CO(1) => \pos_r_reg[8]_i_1__2_n_2\,
      CO(0) => \pos_r_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pos_r_reg[8]_i_1__2_n_4\,
      O(2) => \pos_r_reg[8]_i_1__2_n_5\,
      O(1) => \pos_r_reg[8]_i_1__2_n_6\,
      O(0) => \pos_r_reg[8]_i_1__2_n_7\,
      S(3 downto 0) => pos_r_reg(11 downto 8)
    );
\pos_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => out_href,
      D => \pos_r_reg[8]_i_1__2_n_6\,
      Q => pos_r_reg(9),
      R => pos_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_isp_bnr is
  port (
    prev_href : out STD_LOGIC;
    bnr_href : out STD_LOGIC;
    odd_pix_reg_0 : out STD_LOGIC;
    odd_line_reg_0 : out STD_LOGIC;
    in_href : out STD_LOGIC;
    in_vsync : out STD_LOGIC;
    \raw_now_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    pclk : in STD_LOGIC;
    blc_vsync_o : in STD_LOGIC;
    blc_href_o : in STD_LOGIC;
    odd_pix : in STD_LOGIC;
    odd_line_reg_1 : in STD_LOGIC;
    s_module_reset : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s_bnr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \raw_now_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_isp_bnr : entity is "isp_bnr";
end design_1_xil_isp_lite_0_0_isp_bnr;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_isp_bnr is
  signal \^bnr_href\ : STD_LOGIC;
  signal bnr_vsync : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal data7 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal data8 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_10_n_0\ : STD_LOGIC;
  signal \href_dly_reg[5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_11_n_0\ : STD_LOGIC;
  signal href_dly_reg_gate_n_0 : STD_LOGIC;
  signal in_raw_r : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal linebuffer_n_0 : STD_LOGIC;
  signal linebuffer_n_1 : STD_LOGIC;
  signal linebuffer_n_2 : STD_LOGIC;
  signal linebuffer_n_3 : STD_LOGIC;
  signal linebuffer_n_4 : STD_LOGIC;
  signal linebuffer_n_5 : STD_LOGIC;
  signal linebuffer_n_6 : STD_LOGIC;
  signal linebuffer_n_7 : STD_LOGIC;
  signal linebuffer_n_8 : STD_LOGIC;
  signal nr0_gg_1 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal nr1_gg0 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal \nr1_gg[11]_i_2_n_0\ : STD_LOGIC;
  signal \nr1_gg[11]_i_3_n_0\ : STD_LOGIC;
  signal \nr1_gg[11]_i_4_n_0\ : STD_LOGIC;
  signal \nr1_gg[7]_i_10_n_0\ : STD_LOGIC;
  signal \nr1_gg[7]_i_3_n_0\ : STD_LOGIC;
  signal \nr1_gg[7]_i_4_n_0\ : STD_LOGIC;
  signal \nr1_gg[7]_i_5_n_0\ : STD_LOGIC;
  signal \nr1_gg[7]_i_6_n_0\ : STD_LOGIC;
  signal \nr1_gg[7]_i_7_n_0\ : STD_LOGIC;
  signal \nr1_gg[7]_i_8_n_0\ : STD_LOGIC;
  signal \nr1_gg[7]_i_9_n_0\ : STD_LOGIC;
  signal nr1_gg_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \nr1_gg_1[12]_i_2_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[12]_i_3_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[12]_i_4_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[12]_i_5_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[12]_i_6_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[5]_i_2_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[5]_i_3_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[5]_i_4_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[5]_i_5_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[5]_i_6_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[5]_i_7_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[5]_i_8_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[9]_i_2_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[9]_i_3_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[9]_i_4_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[9]_i_5_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[9]_i_6_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[9]_i_7_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[9]_i_8_n_0\ : STD_LOGIC;
  signal \nr1_gg_1[9]_i_9_n_0\ : STD_LOGIC;
  signal \nr1_gg_1_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \nr1_gg_1_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nr1_gg_1_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \nr1_gg_1_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \nr1_gg_1_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \nr1_gg_1_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \nr1_gg_1_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \nr1_gg_1_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \nr1_gg_1_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \nr1_gg_1_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \nr1_gg_1_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \nr1_gg_1_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \nr1_gg_1_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \nr1_gg_1_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \nr1_gg_1_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \nr1_gg_1_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \nr1_gg_1_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \nr1_gg_1_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \nr1_gg_1_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \nr1_gg_1_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \nr1_gg_1_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal nr1_gg_2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal nr1_gg_20 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \nr1_gg_2[10]_i_2_n_0\ : STD_LOGIC;
  signal \nr1_gg_2[10]_i_3_n_0\ : STD_LOGIC;
  signal \nr1_gg_2[10]_i_4_n_0\ : STD_LOGIC;
  signal \nr1_gg_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \nr1_gg_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \nr1_gg_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \nr1_gg_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \nr1_gg_2[3]_i_6_n_0\ : STD_LOGIC;
  signal \nr1_gg_2[3]_i_7_n_0\ : STD_LOGIC;
  signal \nr1_gg_2[3]_i_8_n_0\ : STD_LOGIC;
  signal \nr1_gg_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \nr1_gg_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \nr1_gg_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \nr1_gg_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \nr1_gg_2[7]_i_6_n_0\ : STD_LOGIC;
  signal \nr1_gg_2[7]_i_7_n_0\ : STD_LOGIC;
  signal \nr1_gg_2[7]_i_8_n_0\ : STD_LOGIC;
  signal \nr1_gg_2[7]_i_9_n_0\ : STD_LOGIC;
  signal \nr1_gg_2_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \nr1_gg_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \nr1_gg_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \nr1_gg_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \nr1_gg_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \nr1_gg_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \nr1_gg_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \nr1_gg_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \nr1_gg_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \nr1_gg_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \nr1_gg_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \nr1_gg_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \nr1_gg_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \nr1_gg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \nr1_gg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \nr1_gg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \nr1_gg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \nr1_gg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \nr1_gg_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \nr1_gg_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \nr1_gg_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal nr1_rb0 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal \nr1_rb[11]_i_2_n_0\ : STD_LOGIC;
  signal \nr1_rb[11]_i_3_n_0\ : STD_LOGIC;
  signal \nr1_rb[11]_i_4_n_0\ : STD_LOGIC;
  signal \nr1_rb[7]_i_10_n_0\ : STD_LOGIC;
  signal \nr1_rb[7]_i_3_n_0\ : STD_LOGIC;
  signal \nr1_rb[7]_i_4_n_0\ : STD_LOGIC;
  signal \nr1_rb[7]_i_5_n_0\ : STD_LOGIC;
  signal \nr1_rb[7]_i_6_n_0\ : STD_LOGIC;
  signal \nr1_rb[7]_i_7_n_0\ : STD_LOGIC;
  signal \nr1_rb[7]_i_8_n_0\ : STD_LOGIC;
  signal \nr1_rb[7]_i_9_n_0\ : STD_LOGIC;
  signal nr1_rb_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \nr1_rb_1[12]_i_2_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[12]_i_3_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[12]_i_4_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[12]_i_5_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[12]_i_6_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[5]_i_2_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[5]_i_3_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[5]_i_4_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[5]_i_5_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[5]_i_6_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[5]_i_7_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[5]_i_8_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[9]_i_2_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[9]_i_3_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[9]_i_4_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[9]_i_5_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[9]_i_6_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[9]_i_7_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[9]_i_8_n_0\ : STD_LOGIC;
  signal \nr1_rb_1[9]_i_9_n_0\ : STD_LOGIC;
  signal \nr1_rb_1_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \nr1_rb_1_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nr1_rb_1_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \nr1_rb_1_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \nr1_rb_1_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \nr1_rb_1_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \nr1_rb_1_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \nr1_rb_1_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \nr1_rb_1_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \nr1_rb_1_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \nr1_rb_1_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \nr1_rb_1_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \nr1_rb_1_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \nr1_rb_1_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \nr1_rb_1_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \nr1_rb_1_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \nr1_rb_1_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \nr1_rb_1_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \nr1_rb_1_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \nr1_rb_1_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \nr1_rb_1_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal nr1_rb_2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal nr1_rb_20 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \nr1_rb_2[10]_i_2_n_0\ : STD_LOGIC;
  signal \nr1_rb_2[10]_i_3_n_0\ : STD_LOGIC;
  signal \nr1_rb_2[10]_i_4_n_0\ : STD_LOGIC;
  signal \nr1_rb_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \nr1_rb_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \nr1_rb_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \nr1_rb_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \nr1_rb_2[3]_i_6_n_0\ : STD_LOGIC;
  signal \nr1_rb_2[3]_i_7_n_0\ : STD_LOGIC;
  signal \nr1_rb_2[3]_i_8_n_0\ : STD_LOGIC;
  signal \nr1_rb_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \nr1_rb_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \nr1_rb_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \nr1_rb_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \nr1_rb_2[7]_i_6_n_0\ : STD_LOGIC;
  signal \nr1_rb_2[7]_i_7_n_0\ : STD_LOGIC;
  signal \nr1_rb_2[7]_i_8_n_0\ : STD_LOGIC;
  signal \nr1_rb_2[7]_i_9_n_0\ : STD_LOGIC;
  signal \nr1_rb_2_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \nr1_rb_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \nr1_rb_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \nr1_rb_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \nr1_rb_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \nr1_rb_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \nr1_rb_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \nr1_rb_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \nr1_rb_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \nr1_rb_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \nr1_rb_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \nr1_rb_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \nr1_rb_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \nr1_rb_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \nr1_rb_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \nr1_rb_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \nr1_rb_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \nr1_rb_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \nr1_rb_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \nr1_rb_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \nr1_rb_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal nr2_gg_1 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal nr2_gg_10 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal \nr2_gg_1[12]_i_10_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[12]_i_11_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[12]_i_12_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[12]_i_13_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[12]_i_14_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[12]_i_3_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[12]_i_4_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[12]_i_5_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[12]_i_6_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[12]_i_7_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[12]_i_8_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[12]_i_9_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[5]_i_10_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[5]_i_11_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[5]_i_3_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[5]_i_4_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[5]_i_5_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[5]_i_6_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[5]_i_7_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[5]_i_8_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[5]_i_9_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[9]_i_10_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[9]_i_11_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[9]_i_12_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[9]_i_13_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[9]_i_14_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[9]_i_15_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[9]_i_16_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[9]_i_17_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[9]_i_18_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[9]_i_3_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[9]_i_4_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[9]_i_5_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[9]_i_6_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[9]_i_7_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[9]_i_8_n_0\ : STD_LOGIC;
  signal \nr2_gg_1[9]_i_9_n_0\ : STD_LOGIC;
  signal \nr2_gg_1_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nr2_gg_1_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \nr2_gg_1_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \nr2_gg_1_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \nr2_gg_1_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \nr2_gg_1_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \nr2_gg_1_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \nr2_gg_1_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \nr2_gg_1_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \nr2_gg_1_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \nr2_gg_1_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \nr2_gg_1_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \nr2_gg_1_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \nr2_gg_1_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \nr2_gg_1_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \nr2_gg_1_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \nr2_gg_1_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \nr2_gg_1_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \nr2_gg_1_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \nr2_gg_1_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \nr2_gg_1_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \nr2_gg_1_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \nr2_gg_1_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \nr2_gg_1_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \nr2_gg_1_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \nr2_gg_1_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \nr2_gg_1_reg[9]_i_2_n_4\ : STD_LOGIC;
  signal \nr2_gg_1_reg[9]_i_2_n_5\ : STD_LOGIC;
  signal \nr2_gg_1_reg[9]_i_2_n_6\ : STD_LOGIC;
  signal \nr2_gg_1_reg[9]_i_2_n_7\ : STD_LOGIC;
  signal nr2_rb_1 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal nr2_rb_10 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal \nr2_rb_1[12]_i_10_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[12]_i_11_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[12]_i_12_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[12]_i_13_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[12]_i_14_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[12]_i_3_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[12]_i_4_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[12]_i_5_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[12]_i_6_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[12]_i_7_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[12]_i_8_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[12]_i_9_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[5]_i_10_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[5]_i_3_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[5]_i_4_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[5]_i_5_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[5]_i_6_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[5]_i_7_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[5]_i_8_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[5]_i_9_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[9]_i_10_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[9]_i_11_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[9]_i_12_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[9]_i_13_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[9]_i_14_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[9]_i_15_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[9]_i_16_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[9]_i_17_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[9]_i_18_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[9]_i_3_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[9]_i_4_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[9]_i_5_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[9]_i_6_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[9]_i_7_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[9]_i_8_n_0\ : STD_LOGIC;
  signal \nr2_rb_1[9]_i_9_n_0\ : STD_LOGIC;
  signal \nr2_rb_1_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nr2_rb_1_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \nr2_rb_1_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \nr2_rb_1_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \nr2_rb_1_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \nr2_rb_1_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \nr2_rb_1_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \nr2_rb_1_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \nr2_rb_1_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \nr2_rb_1_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \nr2_rb_1_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \nr2_rb_1_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \nr2_rb_1_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \nr2_rb_1_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \nr2_rb_1_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \nr2_rb_1_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \nr2_rb_1_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \nr2_rb_1_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \nr2_rb_1_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \nr2_rb_1_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \nr2_rb_1_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \nr2_rb_1_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \nr2_rb_1_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \nr2_rb_1_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \nr2_rb_1_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \nr2_rb_1_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \nr2_rb_1_reg[9]_i_2_n_4\ : STD_LOGIC;
  signal \nr2_rb_1_reg[9]_i_2_n_5\ : STD_LOGIC;
  signal \nr2_rb_1_reg[9]_i_2_n_6\ : STD_LOGIC;
  signal \nr2_rb_1_reg[9]_i_2_n_7\ : STD_LOGIC;
  signal nr3_gg0 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal \nr3_gg[12]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_gg[12]_i_3_n_0\ : STD_LOGIC;
  signal \nr3_gg[12]_i_4_n_0\ : STD_LOGIC;
  signal \nr3_gg[4]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_gg[4]_i_3_n_0\ : STD_LOGIC;
  signal \nr3_gg[4]_i_4_n_0\ : STD_LOGIC;
  signal \nr3_gg[4]_i_5_n_0\ : STD_LOGIC;
  signal \nr3_gg[8]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_gg[8]_i_3_n_0\ : STD_LOGIC;
  signal \nr3_gg[8]_i_4_n_0\ : STD_LOGIC;
  signal \nr3_gg[8]_i_5_n_0\ : STD_LOGIC;
  signal nr3_gg_1 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal nr3_gg_10 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \nr3_gg_1[12]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_gg_1[12]_i_3_n_0\ : STD_LOGIC;
  signal \nr3_gg_1[4]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_gg_1[4]_i_3_n_0\ : STD_LOGIC;
  signal \nr3_gg_1[4]_i_4_n_0\ : STD_LOGIC;
  signal \nr3_gg_1[8]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_gg_1[8]_i_3_n_0\ : STD_LOGIC;
  signal \nr3_gg_1[8]_i_4_n_0\ : STD_LOGIC;
  signal \nr3_gg_1[8]_i_5_n_0\ : STD_LOGIC;
  signal \nr3_gg_1_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \nr3_gg_1_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nr3_gg_1_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \nr3_gg_1_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \nr3_gg_1_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \nr3_gg_1_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \nr3_gg_1_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \nr3_gg_1_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \nr3_gg_1_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \nr3_gg_1_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal nr3_gg_20 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \nr3_gg_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_gg_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_gg_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \nr3_gg_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \nr3_gg_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \nr3_gg_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_gg_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \nr3_gg_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \nr3_gg_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \nr3_gg_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \nr3_gg_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \nr3_gg_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \nr3_gg_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \nr3_gg_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \nr3_gg_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \nr3_gg_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \nr3_gg_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \nr3_gg_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \nr3_gg_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \nr3_gg_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \nr3_gg_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \nr3_gg_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nr3_gg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \nr3_gg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \nr3_gg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \nr3_gg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \nr3_gg_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \nr3_gg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \nr3_gg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \nr3_gg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal nr3_rb0 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal \nr3_rb[12]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_rb[12]_i_3_n_0\ : STD_LOGIC;
  signal \nr3_rb[4]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_rb[4]_i_3_n_0\ : STD_LOGIC;
  signal \nr3_rb[4]_i_4_n_0\ : STD_LOGIC;
  signal \nr3_rb[4]_i_5_n_0\ : STD_LOGIC;
  signal \nr3_rb[8]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_rb[8]_i_3_n_0\ : STD_LOGIC;
  signal \nr3_rb[8]_i_4_n_0\ : STD_LOGIC;
  signal \nr3_rb[8]_i_5_n_0\ : STD_LOGIC;
  signal nr3_rb_1 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal nr3_rb_10 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \nr3_rb_1[12]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_rb_1[12]_i_3_n_0\ : STD_LOGIC;
  signal \nr3_rb_1[4]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_rb_1[4]_i_3_n_0\ : STD_LOGIC;
  signal \nr3_rb_1[4]_i_4_n_0\ : STD_LOGIC;
  signal \nr3_rb_1[8]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_rb_1[8]_i_3_n_0\ : STD_LOGIC;
  signal \nr3_rb_1[8]_i_4_n_0\ : STD_LOGIC;
  signal \nr3_rb_1[8]_i_5_n_0\ : STD_LOGIC;
  signal \nr3_rb_1_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \nr3_rb_1_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nr3_rb_1_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \nr3_rb_1_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \nr3_rb_1_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \nr3_rb_1_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \nr3_rb_1_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \nr3_rb_1_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \nr3_rb_1_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \nr3_rb_1_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal nr3_rb_20 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \nr3_rb_2[10]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[10]_i_3_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[10]_i_4_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[10]_i_5_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[10]_i_6_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[10]_i_7_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[3]_i_6_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[3]_i_7_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[3]_i_8_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[3]_i_9_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[7]_i_10_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[7]_i_11_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[7]_i_12_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[7]_i_13_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[7]_i_6_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[7]_i_7_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[7]_i_8_n_0\ : STD_LOGIC;
  signal \nr3_rb_2[7]_i_9_n_0\ : STD_LOGIC;
  signal \nr3_rb_2_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \nr3_rb_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \nr3_rb_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \nr3_rb_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \nr3_rb_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \nr3_rb_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \nr3_rb_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \nr3_rb_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \nr3_rb_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \nr3_rb_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \nr3_rb_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \nr3_rb_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nr3_rb_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \nr3_rb_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \nr3_rb_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \nr3_rb_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \nr3_rb_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \nr3_rb_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \nr3_rb_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \nr3_rb_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal nr4_gg0 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal \nr4_gg[11]_i_2_n_0\ : STD_LOGIC;
  signal \nr4_gg[11]_i_3_n_0\ : STD_LOGIC;
  signal \nr4_gg[11]_i_4_n_0\ : STD_LOGIC;
  signal \nr4_gg[11]_i_5_n_0\ : STD_LOGIC;
  signal \nr4_gg[11]_i_6_n_0\ : STD_LOGIC;
  signal \nr4_gg[11]_i_7_n_0\ : STD_LOGIC;
  signal \nr4_gg[11]_i_8_n_0\ : STD_LOGIC;
  signal \nr4_gg[11]_i_9_n_0\ : STD_LOGIC;
  signal \nr4_gg[12]_i_2_n_0\ : STD_LOGIC;
  signal \nr4_gg[7]_i_10_n_0\ : STD_LOGIC;
  signal \nr4_gg[7]_i_11_n_0\ : STD_LOGIC;
  signal \nr4_gg[7]_i_12_n_0\ : STD_LOGIC;
  signal \nr4_gg[7]_i_13_n_0\ : STD_LOGIC;
  signal \nr4_gg[7]_i_14_n_0\ : STD_LOGIC;
  signal \nr4_gg[7]_i_15_n_0\ : STD_LOGIC;
  signal \nr4_gg[7]_i_16_n_0\ : STD_LOGIC;
  signal \nr4_gg[7]_i_17_n_0\ : STD_LOGIC;
  signal \nr4_gg[7]_i_3_n_0\ : STD_LOGIC;
  signal \nr4_gg[7]_i_4_n_0\ : STD_LOGIC;
  signal \nr4_gg[7]_i_5_n_0\ : STD_LOGIC;
  signal \nr4_gg[7]_i_6_n_0\ : STD_LOGIC;
  signal \nr4_gg[7]_i_7_n_0\ : STD_LOGIC;
  signal \nr4_gg[7]_i_8_n_0\ : STD_LOGIC;
  signal \nr4_gg[7]_i_9_n_0\ : STD_LOGIC;
  signal nr4_gg_1 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal nr4_gg_10 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \nr4_gg_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \nr4_gg_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \nr4_gg_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \nr4_gg_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \nr4_gg_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \nr4_gg_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \nr4_gg_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \nr4_gg_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \nr4_gg_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \nr4_gg_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \nr4_gg_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \nr4_gg_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \nr4_gg_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \nr4_gg_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \nr4_gg_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \nr4_gg_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \nr4_gg_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \nr4_gg_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \nr4_gg_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \nr4_gg_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \nr4_gg_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal nr4_gg_2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal nr4_gg_3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal nr4_gg_30 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \nr4_gg_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \nr4_gg_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \nr4_gg_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \nr4_gg_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \nr4_gg_3[3]_i_6_n_0\ : STD_LOGIC;
  signal \nr4_gg_3[3]_i_7_n_0\ : STD_LOGIC;
  signal \nr4_gg_3[3]_i_8_n_0\ : STD_LOGIC;
  signal \nr4_gg_3[3]_i_9_n_0\ : STD_LOGIC;
  signal \nr4_gg_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \nr4_gg_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \nr4_gg_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \nr4_gg_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \nr4_gg_3[7]_i_6_n_0\ : STD_LOGIC;
  signal \nr4_gg_3[7]_i_7_n_0\ : STD_LOGIC;
  signal \nr4_gg_3[7]_i_8_n_0\ : STD_LOGIC;
  signal \nr4_gg_3[7]_i_9_n_0\ : STD_LOGIC;
  signal \nr4_gg_3[9]_i_2_n_0\ : STD_LOGIC;
  signal \nr4_gg_3[9]_i_3_n_0\ : STD_LOGIC;
  signal \nr4_gg_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \nr4_gg_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \nr4_gg_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \nr4_gg_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \nr4_gg_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \nr4_gg_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \nr4_gg_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \nr4_gg_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \nr4_gg_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \nr4_gg_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \nr4_gg_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \nr4_gg_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \nr4_gg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \nr4_gg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \nr4_gg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \nr4_gg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \nr4_gg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \nr4_gg_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \nr4_gg_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \nr4_gg_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal nr4_rb0 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal \nr4_rb[11]_i_2_n_0\ : STD_LOGIC;
  signal \nr4_rb[11]_i_3_n_0\ : STD_LOGIC;
  signal \nr4_rb[11]_i_4_n_0\ : STD_LOGIC;
  signal \nr4_rb[11]_i_5_n_0\ : STD_LOGIC;
  signal \nr4_rb[11]_i_6_n_0\ : STD_LOGIC;
  signal \nr4_rb[11]_i_7_n_0\ : STD_LOGIC;
  signal \nr4_rb[11]_i_8_n_0\ : STD_LOGIC;
  signal \nr4_rb[7]_i_10_n_0\ : STD_LOGIC;
  signal \nr4_rb[7]_i_11_n_0\ : STD_LOGIC;
  signal \nr4_rb[7]_i_12_n_0\ : STD_LOGIC;
  signal \nr4_rb[7]_i_13_n_0\ : STD_LOGIC;
  signal \nr4_rb[7]_i_14_n_0\ : STD_LOGIC;
  signal \nr4_rb[7]_i_15_n_0\ : STD_LOGIC;
  signal \nr4_rb[7]_i_16_n_0\ : STD_LOGIC;
  signal \nr4_rb[7]_i_17_n_0\ : STD_LOGIC;
  signal \nr4_rb[7]_i_3_n_0\ : STD_LOGIC;
  signal \nr4_rb[7]_i_4_n_0\ : STD_LOGIC;
  signal \nr4_rb[7]_i_5_n_0\ : STD_LOGIC;
  signal \nr4_rb[7]_i_6_n_0\ : STD_LOGIC;
  signal \nr4_rb[7]_i_7_n_0\ : STD_LOGIC;
  signal \nr4_rb[7]_i_8_n_0\ : STD_LOGIC;
  signal \nr4_rb[7]_i_9_n_0\ : STD_LOGIC;
  signal nr4_rb_1 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal nr4_rb_10 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \nr4_rb_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \nr4_rb_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \nr4_rb_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \nr4_rb_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \nr4_rb_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \nr4_rb_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \nr4_rb_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \nr4_rb_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \nr4_rb_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \nr4_rb_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \nr4_rb_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \nr4_rb_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \nr4_rb_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \nr4_rb_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \nr4_rb_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \nr4_rb_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \nr4_rb_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \nr4_rb_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \nr4_rb_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \nr4_rb_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \nr4_rb_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal nr4_rb_2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal nr4_rb_3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal nr4_rb_30 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \nr4_rb_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \nr4_rb_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \nr4_rb_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \nr4_rb_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \nr4_rb_3[3]_i_6_n_0\ : STD_LOGIC;
  signal \nr4_rb_3[3]_i_7_n_0\ : STD_LOGIC;
  signal \nr4_rb_3[3]_i_8_n_0\ : STD_LOGIC;
  signal \nr4_rb_3[3]_i_9_n_0\ : STD_LOGIC;
  signal \nr4_rb_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \nr4_rb_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \nr4_rb_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \nr4_rb_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \nr4_rb_3[7]_i_6_n_0\ : STD_LOGIC;
  signal \nr4_rb_3[7]_i_7_n_0\ : STD_LOGIC;
  signal \nr4_rb_3[7]_i_8_n_0\ : STD_LOGIC;
  signal \nr4_rb_3[7]_i_9_n_0\ : STD_LOGIC;
  signal \nr4_rb_3[9]_i_2_n_0\ : STD_LOGIC;
  signal \nr4_rb_3[9]_i_3_n_0\ : STD_LOGIC;
  signal \nr4_rb_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \nr4_rb_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \nr4_rb_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \nr4_rb_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \nr4_rb_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \nr4_rb_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \nr4_rb_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \nr4_rb_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \nr4_rb_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \nr4_rb_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \nr4_rb_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \nr4_rb_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \nr4_rb_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \nr4_rb_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \nr4_rb_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \nr4_rb_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \nr4_rb_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \nr4_rb_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \nr4_rb_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \nr4_rb_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal nr_fmt_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^odd_line_reg_0\ : STD_LOGIC;
  signal odd_pix_i_2_n_0 : STD_LOGIC;
  signal \^odd_pix_reg_0\ : STD_LOGIC;
  signal \p11_reg_n_0_[0]\ : STD_LOGIC;
  signal p12 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal p13 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p14 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p15_reg_n_0_[0]\ : STD_LOGIC;
  signal p22 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p23 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p24 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p25 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p33_fmt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p34 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p35_reg_n_0_[0]\ : STD_LOGIC;
  signal p42 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p43 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p44 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p45 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p51_reg_n_0_[0]\ : STD_LOGIC;
  signal p52 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p53_reg_n_0_[0]\ : STD_LOGIC;
  signal p54 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p55_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in3_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_10_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_in5_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in7_in : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \^prev_href\ : STD_LOGIC;
  signal \raw_now[0]_i_1_n_0\ : STD_LOGIC;
  signal \raw_now[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \raw_now[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \raw_now[0]_i_4_n_0\ : STD_LOGIC;
  signal \raw_now[0]_i_5_n_0\ : STD_LOGIC;
  signal \raw_now[1]_i_1_n_0\ : STD_LOGIC;
  signal \raw_now[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \raw_now[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \raw_now[1]_i_4_n_0\ : STD_LOGIC;
  signal \raw_now[1]_i_5_n_0\ : STD_LOGIC;
  signal \raw_now[2]_i_1_n_0\ : STD_LOGIC;
  signal \raw_now[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \raw_now[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \raw_now[2]_i_4_n_0\ : STD_LOGIC;
  signal \raw_now[2]_i_5_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_1_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_4_n_0\ : STD_LOGIC;
  signal \raw_now[3]_i_5_n_0\ : STD_LOGIC;
  signal \raw_now[4]_i_1_n_0\ : STD_LOGIC;
  signal \raw_now[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \raw_now[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \raw_now[4]_i_4_n_0\ : STD_LOGIC;
  signal \raw_now[4]_i_5_n_0\ : STD_LOGIC;
  signal \raw_now[5]_i_1_n_0\ : STD_LOGIC;
  signal \raw_now[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \raw_now[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \raw_now[5]_i_4_n_0\ : STD_LOGIC;
  signal \raw_now[5]_i_5_n_0\ : STD_LOGIC;
  signal \raw_now[6]_i_1_n_0\ : STD_LOGIC;
  signal \raw_now[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \raw_now[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \raw_now[6]_i_4_n_0\ : STD_LOGIC;
  signal \raw_now[6]_i_5_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_1_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_4_n_0\ : STD_LOGIC;
  signal \raw_now[7]_i_5_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_1_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_4_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_5_n_0\ : STD_LOGIC;
  signal \raw_now[8]_i_6_n_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tap1x : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tap2x : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tap3x : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_11_n_0\ : STD_LOGIC;
  signal \vsync_dly_reg[5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_12_n_0\ : STD_LOGIC;
  signal vsync_dly_reg_c_10_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_11_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_12_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_8_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_9_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_n_0 : STD_LOGIC;
  signal vsync_dly_reg_gate_n_0 : STD_LOGIC;
  signal \NLW_nr1_gg_1_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nr1_gg_1_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nr1_gg_2_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nr1_gg_2_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nr1_gg_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nr1_gg_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nr1_gg_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nr1_rb_1_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nr1_rb_1_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nr1_rb_2_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nr1_rb_2_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nr1_rb_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nr1_rb_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nr1_rb_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nr2_gg_1_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nr2_gg_1_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nr2_gg_1_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_nr2_gg_1_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nr2_gg_1_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_nr2_gg_1_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_nr2_rb_1_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nr2_rb_1_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nr2_rb_1_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_nr2_rb_1_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nr2_rb_1_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_nr2_rb_1_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_nr3_gg_1_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_nr3_gg_1_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nr3_gg_2_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_nr3_gg_2_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nr3_gg_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nr3_gg_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_nr3_rb_1_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_nr3_rb_1_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nr3_rb_2_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nr3_rb_2_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nr3_rb_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nr3_rb_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_nr4_gg_1_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nr4_gg_1_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nr4_gg_1_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_nr4_gg_3_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nr4_gg_3_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nr4_gg_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nr4_gg_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nr4_gg_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nr4_rb_1_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nr4_rb_1_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nr4_rb_1_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_nr4_rb_3_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nr4_rb_3_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nr4_rb_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nr4_rb_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nr4_rb_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_10\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg ";
  attribute srl_name : string;
  attribute srl_name of \href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_10\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_10 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \href_reg_i_1__7\ : label is "soft_lutpair3";
  attribute HLUTNM : string;
  attribute HLUTNM of \nr1_gg_2[10]_i_2\ : label is "lutpair8";
  attribute HLUTNM of \nr1_gg_2[3]_i_2\ : label is "lutpair3";
  attribute HLUTNM of \nr1_gg_2[3]_i_3\ : label is "lutpair2";
  attribute HLUTNM of \nr1_gg_2[3]_i_4\ : label is "lutpair1";
  attribute HLUTNM of \nr1_gg_2[3]_i_5\ : label is "lutpair4";
  attribute HLUTNM of \nr1_gg_2[3]_i_6\ : label is "lutpair3";
  attribute HLUTNM of \nr1_gg_2[3]_i_7\ : label is "lutpair2";
  attribute HLUTNM of \nr1_gg_2[3]_i_8\ : label is "lutpair1";
  attribute HLUTNM of \nr1_gg_2[7]_i_2\ : label is "lutpair7";
  attribute HLUTNM of \nr1_gg_2[7]_i_3\ : label is "lutpair6";
  attribute HLUTNM of \nr1_gg_2[7]_i_4\ : label is "lutpair5";
  attribute HLUTNM of \nr1_gg_2[7]_i_5\ : label is "lutpair4";
  attribute HLUTNM of \nr1_gg_2[7]_i_6\ : label is "lutpair8";
  attribute HLUTNM of \nr1_gg_2[7]_i_7\ : label is "lutpair7";
  attribute HLUTNM of \nr1_gg_2[7]_i_8\ : label is "lutpair6";
  attribute HLUTNM of \nr1_gg_2[7]_i_9\ : label is "lutpair5";
  attribute HLUTNM of \nr1_rb_2[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \nr1_rb_2[3]_i_8\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \nr2_gg_1[12]_i_12\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \nr2_gg_1[12]_i_14\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \nr2_gg_1[5]_i_11\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \nr2_gg_1[9]_i_15\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \nr2_gg_1[9]_i_16\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \nr2_gg_1[9]_i_17\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \nr2_rb_1[12]_i_12\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \nr2_rb_1[12]_i_14\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \nr2_rb_1[9]_i_17\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \nr3_rb_2[3]_i_9\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \nr3_rb_2[7]_i_12\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \nr3_rb_2[7]_i_13\ : label is "soft_lutpair8";
  attribute HLUTNM of \nr4_gg[11]_i_4\ : label is "lutpair26";
  attribute HLUTNM of \nr4_gg[11]_i_5\ : label is "lutpair25";
  attribute HLUTNM of \nr4_gg[11]_i_9\ : label is "lutpair26";
  attribute HLUTNM of \nr4_gg[7]_i_10\ : label is "lutpair22";
  attribute HLUTNM of \nr4_gg[7]_i_11\ : label is "lutpair20";
  attribute HLUTNM of \nr4_gg[7]_i_12\ : label is "lutpair19";
  attribute HLUTNM of \nr4_gg[7]_i_13\ : label is "lutpair18";
  attribute HLUTNM of \nr4_gg[7]_i_14\ : label is "lutpair21";
  attribute HLUTNM of \nr4_gg[7]_i_15\ : label is "lutpair20";
  attribute HLUTNM of \nr4_gg[7]_i_16\ : label is "lutpair19";
  attribute HLUTNM of \nr4_gg[7]_i_17\ : label is "lutpair18";
  attribute HLUTNM of \nr4_gg[7]_i_3\ : label is "lutpair24";
  attribute HLUTNM of \nr4_gg[7]_i_4\ : label is "lutpair23";
  attribute HLUTNM of \nr4_gg[7]_i_5\ : label is "lutpair22";
  attribute HLUTNM of \nr4_gg[7]_i_6\ : label is "lutpair21";
  attribute HLUTNM of \nr4_gg[7]_i_7\ : label is "lutpair25";
  attribute HLUTNM of \nr4_gg[7]_i_8\ : label is "lutpair24";
  attribute HLUTNM of \nr4_gg[7]_i_9\ : label is "lutpair23";
  attribute SOFT_HLUTNM of \nr4_gg_3[3]_i_9\ : label is "soft_lutpair1";
  attribute HLUTNM of \nr4_rb[11]_i_3\ : label is "lutpair17";
  attribute HLUTNM of \nr4_rb[11]_i_4\ : label is "lutpair16";
  attribute HLUTNM of \nr4_rb[11]_i_8\ : label is "lutpair17";
  attribute HLUTNM of \nr4_rb[7]_i_10\ : label is "lutpair13";
  attribute HLUTNM of \nr4_rb[7]_i_11\ : label is "lutpair11";
  attribute HLUTNM of \nr4_rb[7]_i_12\ : label is "lutpair10";
  attribute HLUTNM of \nr4_rb[7]_i_13\ : label is "lutpair9";
  attribute HLUTNM of \nr4_rb[7]_i_14\ : label is "lutpair12";
  attribute HLUTNM of \nr4_rb[7]_i_15\ : label is "lutpair11";
  attribute HLUTNM of \nr4_rb[7]_i_16\ : label is "lutpair10";
  attribute HLUTNM of \nr4_rb[7]_i_17\ : label is "lutpair9";
  attribute HLUTNM of \nr4_rb[7]_i_3\ : label is "lutpair15";
  attribute HLUTNM of \nr4_rb[7]_i_4\ : label is "lutpair14";
  attribute HLUTNM of \nr4_rb[7]_i_5\ : label is "lutpair13";
  attribute HLUTNM of \nr4_rb[7]_i_6\ : label is "lutpair12";
  attribute HLUTNM of \nr4_rb[7]_i_7\ : label is "lutpair16";
  attribute HLUTNM of \nr4_rb[7]_i_8\ : label is "lutpair15";
  attribute HLUTNM of \nr4_rb[7]_i_9\ : label is "lutpair14";
  attribute SOFT_HLUTNM of \nr4_rb_3[3]_i_9\ : label is "soft_lutpair7";
  attribute srl_bus_name of \vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_11\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg ";
  attribute srl_name of \vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_11\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_11 ";
  attribute SOFT_HLUTNM of \vsync_reg_i_1__7\ : label is "soft_lutpair3";
begin
  bnr_href <= \^bnr_href\;
  odd_line_reg_0 <= \^odd_line_reg_0\;
  odd_pix_reg_0 <= \^odd_pix_reg_0\;
  prev_href <= \^prev_href\;
\href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_10\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => \^prev_href\,
      Q => \href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_10_n_0\
    );
\href_dly_reg[5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_11\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_10_n_0\,
      Q => \href_dly_reg[5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_11_n_0\,
      R => '0'
    );
\href_dly_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => href_dly_reg_gate_n_0,
      Q => \^bnr_href\
    );
href_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \href_dly_reg[5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_11_n_0\,
      I1 => vsync_dly_reg_c_11_n_0,
      O => href_dly_reg_gate_n_0
    );
\href_reg_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^bnr_href\,
      I1 => s_bnr_en,
      I2 => blc_href_o,
      O => in_href
    );
\in_raw_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => Q(0),
      Q => in_raw_r(0)
    );
\in_raw_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => Q(1),
      Q => in_raw_r(1)
    );
\in_raw_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => Q(2),
      Q => in_raw_r(2)
    );
\in_raw_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => Q(3),
      Q => in_raw_r(3)
    );
\in_raw_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => Q(4),
      Q => in_raw_r(4)
    );
\in_raw_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => Q(5),
      Q => in_raw_r(5)
    );
\in_raw_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => Q(6),
      Q => in_raw_r(6)
    );
\in_raw_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => Q(7),
      Q => in_raw_r(7)
    );
\in_raw_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => Q(8),
      Q => in_raw_r(8)
    );
linebuffer: entity work.design_1_xil_isp_lite_0_0_shift_register_27
     port map (
      D(8) => linebuffer_n_0,
      D(7) => linebuffer_n_1,
      D(6) => linebuffer_n_2,
      D(5) => linebuffer_n_3,
      D(4) => linebuffer_n_4,
      D(3) => linebuffer_n_5,
      D(2) => linebuffer_n_6,
      D(1) => linebuffer_n_7,
      D(0) => linebuffer_n_8,
      Q(8 downto 0) => Q(8 downto 0),
      blc_href_o => blc_href_o,
      mem_reg(8 downto 0) => tap1x(8 downto 0),
      mem_reg_0(8 downto 0) => tap2x(8 downto 0),
      mem_reg_1(8 downto 0) => tap3x(8 downto 0),
      pclk => pclk
    );
\nr0_rb_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_1_in7_in(8),
      Q => nr0_gg_1(10)
    );
\nr0_rb_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_1_in7_in(9),
      Q => nr0_gg_1(11)
    );
\nr0_rb_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_1_in7_in(10),
      Q => nr0_gg_1(12)
    );
\nr0_rb_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_1_in7_in(2),
      Q => nr0_gg_1(4)
    );
\nr0_rb_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_1_in7_in(3),
      Q => nr0_gg_1(5)
    );
\nr0_rb_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_1_in7_in(4),
      Q => nr0_gg_1(6)
    );
\nr0_rb_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_1_in7_in(5),
      Q => nr0_gg_1(7)
    );
\nr0_rb_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_1_in7_in(6),
      Q => nr0_gg_1(8)
    );
\nr0_rb_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_1_in7_in(7),
      Q => nr0_gg_1(9)
    );
\nr0_rb_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr0_gg_1(10),
      Q => p_10_in(6)
    );
\nr0_rb_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr0_gg_1(11),
      Q => p_10_in(7)
    );
\nr0_rb_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr0_gg_1(12),
      Q => p_10_in(8)
    );
\nr0_rb_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr0_gg_1(4),
      Q => p_10_in(0)
    );
\nr0_rb_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr0_gg_1(5),
      Q => p_10_in(1)
    );
\nr0_rb_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr0_gg_1(6),
      Q => p_10_in(2)
    );
\nr0_rb_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr0_gg_1(7),
      Q => p_10_in(3)
    );
\nr0_rb_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr0_gg_1(8),
      Q => p_10_in(4)
    );
\nr0_rb_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr0_gg_1(9),
      Q => p_10_in(5)
    );
\nr1_gg[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_gg_2(10),
      I1 => nr1_gg_1(10),
      O => \nr1_gg[11]_i_2_n_0\
    );
\nr1_gg[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_gg_2(9),
      I1 => nr1_gg_1(9),
      O => \nr1_gg[11]_i_3_n_0\
    );
\nr1_gg[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_gg_2(8),
      I1 => nr1_gg_1(8),
      O => \nr1_gg[11]_i_4_n_0\
    );
\nr1_gg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_gg_2(0),
      I1 => nr1_gg_1(0),
      O => \nr1_gg[7]_i_10_n_0\
    );
\nr1_gg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_gg_2(7),
      I1 => nr1_gg_1(7),
      O => \nr1_gg[7]_i_3_n_0\
    );
\nr1_gg[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_gg_2(6),
      I1 => nr1_gg_1(6),
      O => \nr1_gg[7]_i_4_n_0\
    );
\nr1_gg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_gg_2(5),
      I1 => nr1_gg_1(5),
      O => \nr1_gg[7]_i_5_n_0\
    );
\nr1_gg[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_gg_2(4),
      I1 => nr1_gg_1(4),
      O => \nr1_gg[7]_i_6_n_0\
    );
\nr1_gg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_gg_2(3),
      I1 => nr1_gg_1(3),
      O => \nr1_gg[7]_i_7_n_0\
    );
\nr1_gg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_gg_2(2),
      I1 => nr1_gg_1(2),
      O => \nr1_gg[7]_i_8_n_0\
    );
\nr1_gg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_gg_2(1),
      I1 => nr1_gg_1(1),
      O => \nr1_gg[7]_i_9_n_0\
    );
\nr1_gg_1[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in7_in(9),
      O => \nr1_gg_1[12]_i_2_n_0\
    );
\nr1_gg_1[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in7_in(7),
      I1 => p_1_in7_in(9),
      O => \nr1_gg_1[12]_i_3_n_0\
    );
\nr1_gg_1[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in7_in(9),
      I1 => p_1_in7_in(10),
      O => \nr1_gg_1[12]_i_4_n_0\
    );
\nr1_gg_1[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => p_1_in7_in(10),
      I1 => p_1_in7_in(8),
      I2 => p_1_in7_in(9),
      O => \nr1_gg_1[12]_i_5_n_0\
    );
\nr1_gg_1[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_1_in7_in(9),
      I1 => p_1_in7_in(7),
      I2 => p_1_in7_in(10),
      I3 => p_1_in7_in(8),
      O => \nr1_gg_1[12]_i_6_n_0\
    );
\nr1_gg_1[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => p22(4),
      I1 => p_1_in7_in(2),
      I2 => p_1_in7_in(4),
      O => \nr1_gg_1[5]_i_2_n_0\
    );
\nr1_gg_1[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_in7_in(2),
      I1 => p_1_in7_in(4),
      I2 => p22(4),
      O => \nr1_gg_1[5]_i_3_n_0\
    );
\nr1_gg_1[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p22(2),
      I1 => p_1_in7_in(2),
      O => \nr1_gg_1[5]_i_4_n_0\
    );
\nr1_gg_1[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => p_1_in7_in(4),
      I1 => p_1_in7_in(2),
      I2 => p22(4),
      I3 => p_1_in7_in(3),
      I4 => p_1_in7_in(5),
      I5 => p22(5),
      O => \nr1_gg_1[5]_i_5_n_0\
    );
\nr1_gg_1[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => p_1_in7_in(2),
      I1 => p_1_in7_in(4),
      I2 => p22(4),
      I3 => p_1_in7_in(3),
      I4 => p22(3),
      O => \nr1_gg_1[5]_i_6_n_0\
    );
\nr1_gg_1[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => p_1_in7_in(2),
      I1 => p22(2),
      I2 => p_1_in7_in(3),
      I3 => p22(3),
      O => \nr1_gg_1[5]_i_7_n_0\
    );
\nr1_gg_1[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p22(2),
      I1 => p_1_in7_in(2),
      O => \nr1_gg_1[5]_i_8_n_0\
    );
\nr1_gg_1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => p22(8),
      I1 => p_1_in7_in(6),
      I2 => p_1_in7_in(8),
      O => \nr1_gg_1[9]_i_2_n_0\
    );
\nr1_gg_1[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => p22(7),
      I1 => p_1_in7_in(5),
      I2 => p_1_in7_in(7),
      O => \nr1_gg_1[9]_i_3_n_0\
    );
\nr1_gg_1[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => p22(6),
      I1 => p_1_in7_in(4),
      I2 => p_1_in7_in(6),
      O => \nr1_gg_1[9]_i_4_n_0\
    );
\nr1_gg_1[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => p22(5),
      I1 => p_1_in7_in(3),
      I2 => p_1_in7_in(5),
      O => \nr1_gg_1[9]_i_5_n_0\
    );
\nr1_gg_1[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => p_1_in7_in(8),
      I1 => p_1_in7_in(6),
      I2 => p22(8),
      I3 => p_1_in7_in(9),
      I4 => p_1_in7_in(7),
      O => \nr1_gg_1[9]_i_6_n_0\
    );
\nr1_gg_1[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => p_1_in7_in(7),
      I1 => p_1_in7_in(5),
      I2 => p22(7),
      I3 => p_1_in7_in(6),
      I4 => p_1_in7_in(8),
      I5 => p22(8),
      O => \nr1_gg_1[9]_i_7_n_0\
    );
\nr1_gg_1[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => p_1_in7_in(6),
      I1 => p_1_in7_in(4),
      I2 => p22(6),
      I3 => p_1_in7_in(5),
      I4 => p_1_in7_in(7),
      I5 => p22(7),
      O => \nr1_gg_1[9]_i_8_n_0\
    );
\nr1_gg_1[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => p_1_in7_in(5),
      I1 => p_1_in7_in(3),
      I2 => p22(5),
      I3 => p_1_in7_in(4),
      I4 => p_1_in7_in(6),
      I5 => p22(6),
      O => \nr1_gg_1[9]_i_9_n_0\
    );
\nr1_gg_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p22(0),
      Q => nr1_gg_1(0)
    );
\nr1_gg_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_gg_1_reg[12]_i_1_n_7\,
      Q => nr1_gg_1(10)
    );
\nr1_gg_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_gg_1_reg[12]_i_1_n_6\,
      Q => nr1_gg_1(11)
    );
\nr1_gg_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_gg_1_reg[12]_i_1_n_5\,
      Q => nr1_gg_1(12)
    );
\nr1_gg_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr1_gg_1_reg[9]_i_1_n_0\,
      CO(3 downto 2) => \NLW_nr1_gg_1_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nr1_gg_1_reg[12]_i_1_n_2\,
      CO(0) => \nr1_gg_1_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \nr1_gg_1[12]_i_2_n_0\,
      DI(0) => \nr1_gg_1[12]_i_3_n_0\,
      O(3) => \NLW_nr1_gg_1_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \nr1_gg_1_reg[12]_i_1_n_5\,
      O(1) => \nr1_gg_1_reg[12]_i_1_n_6\,
      O(0) => \nr1_gg_1_reg[12]_i_1_n_7\,
      S(3) => '0',
      S(2) => \nr1_gg_1[12]_i_4_n_0\,
      S(1) => \nr1_gg_1[12]_i_5_n_0\,
      S(0) => \nr1_gg_1[12]_i_6_n_0\
    );
\nr1_gg_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p22(1),
      Q => nr1_gg_1(1)
    );
\nr1_gg_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_gg_1_reg[5]_i_1_n_7\,
      Q => nr1_gg_1(2)
    );
\nr1_gg_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_gg_1_reg[5]_i_1_n_6\,
      Q => nr1_gg_1(3)
    );
\nr1_gg_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_gg_1_reg[5]_i_1_n_5\,
      Q => nr1_gg_1(4)
    );
\nr1_gg_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_gg_1_reg[5]_i_1_n_4\,
      Q => nr1_gg_1(5)
    );
\nr1_gg_1_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr1_gg_1_reg[5]_i_1_n_0\,
      CO(2) => \nr1_gg_1_reg[5]_i_1_n_1\,
      CO(1) => \nr1_gg_1_reg[5]_i_1_n_2\,
      CO(0) => \nr1_gg_1_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr1_gg_1[5]_i_2_n_0\,
      DI(2) => \nr1_gg_1[5]_i_3_n_0\,
      DI(1) => \nr1_gg_1[5]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \nr1_gg_1_reg[5]_i_1_n_4\,
      O(2) => \nr1_gg_1_reg[5]_i_1_n_5\,
      O(1) => \nr1_gg_1_reg[5]_i_1_n_6\,
      O(0) => \nr1_gg_1_reg[5]_i_1_n_7\,
      S(3) => \nr1_gg_1[5]_i_5_n_0\,
      S(2) => \nr1_gg_1[5]_i_6_n_0\,
      S(1) => \nr1_gg_1[5]_i_7_n_0\,
      S(0) => \nr1_gg_1[5]_i_8_n_0\
    );
\nr1_gg_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_gg_1_reg[9]_i_1_n_7\,
      Q => nr1_gg_1(6)
    );
\nr1_gg_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_gg_1_reg[9]_i_1_n_6\,
      Q => nr1_gg_1(7)
    );
\nr1_gg_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_gg_1_reg[9]_i_1_n_5\,
      Q => nr1_gg_1(8)
    );
\nr1_gg_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_gg_1_reg[9]_i_1_n_4\,
      Q => nr1_gg_1(9)
    );
\nr1_gg_1_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr1_gg_1_reg[5]_i_1_n_0\,
      CO(3) => \nr1_gg_1_reg[9]_i_1_n_0\,
      CO(2) => \nr1_gg_1_reg[9]_i_1_n_1\,
      CO(1) => \nr1_gg_1_reg[9]_i_1_n_2\,
      CO(0) => \nr1_gg_1_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr1_gg_1[9]_i_2_n_0\,
      DI(2) => \nr1_gg_1[9]_i_3_n_0\,
      DI(1) => \nr1_gg_1[9]_i_4_n_0\,
      DI(0) => \nr1_gg_1[9]_i_5_n_0\,
      O(3) => \nr1_gg_1_reg[9]_i_1_n_4\,
      O(2) => \nr1_gg_1_reg[9]_i_1_n_5\,
      O(1) => \nr1_gg_1_reg[9]_i_1_n_6\,
      O(0) => \nr1_gg_1_reg[9]_i_1_n_7\,
      S(3) => \nr1_gg_1[9]_i_6_n_0\,
      S(2) => \nr1_gg_1[9]_i_7_n_0\,
      S(1) => \nr1_gg_1[9]_i_8_n_0\,
      S(0) => \nr1_gg_1[9]_i_9_n_0\
    );
\nr1_gg_2[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p42(7),
      I1 => p24(7),
      I2 => p44(7),
      O => \nr1_gg_2[10]_i_2_n_0\
    );
\nr1_gg_2[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p42(8),
      I1 => p44(8),
      I2 => p24(8),
      O => \nr1_gg_2[10]_i_3_n_0\
    );
\nr1_gg_2[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \nr1_gg_2[10]_i_2_n_0\,
      I1 => p44(8),
      I2 => p24(8),
      I3 => p42(8),
      O => \nr1_gg_2[10]_i_4_n_0\
    );
\nr1_gg_2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p44(2),
      I1 => p42(2),
      I2 => p24(2),
      O => \nr1_gg_2[3]_i_2_n_0\
    );
\nr1_gg_2[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p44(1),
      I1 => p42(1),
      I2 => p24(1),
      O => \nr1_gg_2[3]_i_3_n_0\
    );
\nr1_gg_2[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p42(0),
      I1 => p24(0),
      I2 => p44(0),
      O => \nr1_gg_2[3]_i_4_n_0\
    );
\nr1_gg_2[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p44(3),
      I1 => p42(3),
      I2 => p24(3),
      I3 => \nr1_gg_2[3]_i_2_n_0\,
      O => \nr1_gg_2[3]_i_5_n_0\
    );
\nr1_gg_2[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p44(2),
      I1 => p42(2),
      I2 => p24(2),
      I3 => \nr1_gg_2[3]_i_3_n_0\,
      O => \nr1_gg_2[3]_i_6_n_0\
    );
\nr1_gg_2[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p44(1),
      I1 => p42(1),
      I2 => p24(1),
      I3 => \nr1_gg_2[3]_i_4_n_0\,
      O => \nr1_gg_2[3]_i_7_n_0\
    );
\nr1_gg_2[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p42(0),
      I1 => p24(0),
      I2 => p44(0),
      O => \nr1_gg_2[3]_i_8_n_0\
    );
\nr1_gg_2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p42(6),
      I1 => p24(6),
      I2 => p44(6),
      O => \nr1_gg_2[7]_i_2_n_0\
    );
\nr1_gg_2[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p42(5),
      I1 => p24(5),
      I2 => p44(5),
      O => \nr1_gg_2[7]_i_3_n_0\
    );
\nr1_gg_2[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p42(4),
      I1 => p44(4),
      I2 => p24(4),
      O => \nr1_gg_2[7]_i_4_n_0\
    );
\nr1_gg_2[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p44(3),
      I1 => p42(3),
      I2 => p24(3),
      O => \nr1_gg_2[7]_i_5_n_0\
    );
\nr1_gg_2[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p42(7),
      I1 => p24(7),
      I2 => p44(7),
      I3 => \nr1_gg_2[7]_i_2_n_0\,
      O => \nr1_gg_2[7]_i_6_n_0\
    );
\nr1_gg_2[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p42(6),
      I1 => p24(6),
      I2 => p44(6),
      I3 => \nr1_gg_2[7]_i_3_n_0\,
      O => \nr1_gg_2[7]_i_7_n_0\
    );
\nr1_gg_2[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p42(5),
      I1 => p24(5),
      I2 => p44(5),
      I3 => \nr1_gg_2[7]_i_4_n_0\,
      O => \nr1_gg_2[7]_i_8_n_0\
    );
\nr1_gg_2[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p42(4),
      I1 => p44(4),
      I2 => p24(4),
      I3 => \nr1_gg_2[7]_i_5_n_0\,
      O => \nr1_gg_2[7]_i_9_n_0\
    );
\nr1_gg_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg_20(0),
      Q => nr1_gg_2(0)
    );
\nr1_gg_2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg_20(10),
      Q => nr1_gg_2(10)
    );
\nr1_gg_2_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr1_gg_2_reg[7]_i_1_n_0\,
      CO(3) => \NLW_nr1_gg_2_reg[10]_i_1_CO_UNCONNECTED\(3),
      CO(2) => nr1_gg_20(10),
      CO(1) => \NLW_nr1_gg_2_reg[10]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \nr1_gg_2_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \nr1_gg_2[10]_i_2_n_0\,
      O(3 downto 2) => \NLW_nr1_gg_2_reg[10]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => nr1_gg_20(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \nr1_gg_2[10]_i_3_n_0\,
      S(0) => \nr1_gg_2[10]_i_4_n_0\
    );
\nr1_gg_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg_20(1),
      Q => nr1_gg_2(1)
    );
\nr1_gg_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg_20(2),
      Q => nr1_gg_2(2)
    );
\nr1_gg_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg_20(3),
      Q => nr1_gg_2(3)
    );
\nr1_gg_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr1_gg_2_reg[3]_i_1_n_0\,
      CO(2) => \nr1_gg_2_reg[3]_i_1_n_1\,
      CO(1) => \nr1_gg_2_reg[3]_i_1_n_2\,
      CO(0) => \nr1_gg_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr1_gg_2[3]_i_2_n_0\,
      DI(2) => \nr1_gg_2[3]_i_3_n_0\,
      DI(1) => \nr1_gg_2[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => nr1_gg_20(3 downto 0),
      S(3) => \nr1_gg_2[3]_i_5_n_0\,
      S(2) => \nr1_gg_2[3]_i_6_n_0\,
      S(1) => \nr1_gg_2[3]_i_7_n_0\,
      S(0) => \nr1_gg_2[3]_i_8_n_0\
    );
\nr1_gg_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg_20(4),
      Q => nr1_gg_2(4)
    );
\nr1_gg_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg_20(5),
      Q => nr1_gg_2(5)
    );
\nr1_gg_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg_20(6),
      Q => nr1_gg_2(6)
    );
\nr1_gg_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg_20(7),
      Q => nr1_gg_2(7)
    );
\nr1_gg_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr1_gg_2_reg[3]_i_1_n_0\,
      CO(3) => \nr1_gg_2_reg[7]_i_1_n_0\,
      CO(2) => \nr1_gg_2_reg[7]_i_1_n_1\,
      CO(1) => \nr1_gg_2_reg[7]_i_1_n_2\,
      CO(0) => \nr1_gg_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr1_gg_2[7]_i_2_n_0\,
      DI(2) => \nr1_gg_2[7]_i_3_n_0\,
      DI(1) => \nr1_gg_2[7]_i_4_n_0\,
      DI(0) => \nr1_gg_2[7]_i_5_n_0\,
      O(3 downto 0) => nr1_gg_20(7 downto 4),
      S(3) => \nr1_gg_2[7]_i_6_n_0\,
      S(2) => \nr1_gg_2[7]_i_7_n_0\,
      S(1) => \nr1_gg_2[7]_i_8_n_0\,
      S(0) => \nr1_gg_2[7]_i_9_n_0\
    );
\nr1_gg_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg_20(8),
      Q => nr1_gg_2(8)
    );
\nr1_gg_2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg_20(9),
      Q => nr1_gg_2(9)
    );
\nr1_gg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg0(10),
      Q => data2(6)
    );
\nr1_gg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg0(11),
      Q => data2(7)
    );
\nr1_gg_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr1_gg_reg[7]_i_1_n_0\,
      CO(3) => \nr1_gg_reg[11]_i_1_n_0\,
      CO(2) => \nr1_gg_reg[11]_i_1_n_1\,
      CO(1) => \nr1_gg_reg[11]_i_1_n_2\,
      CO(0) => \nr1_gg_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => nr1_gg_2(10 downto 8),
      O(3 downto 0) => nr1_gg0(11 downto 8),
      S(3) => nr1_gg_1(11),
      S(2) => \nr1_gg[11]_i_2_n_0\,
      S(1) => \nr1_gg[11]_i_3_n_0\,
      S(0) => \nr1_gg[11]_i_4_n_0\
    );
\nr1_gg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg0(12),
      Q => data2(8)
    );
\nr1_gg_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr1_gg_reg[11]_i_1_n_0\,
      CO(3 downto 0) => \NLW_nr1_gg_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_nr1_gg_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => nr1_gg0(12),
      S(3 downto 1) => B"000",
      S(0) => nr1_gg_1(12)
    );
\nr1_gg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg0(4),
      Q => data2(0)
    );
\nr1_gg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg0(5),
      Q => data2(1)
    );
\nr1_gg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg0(6),
      Q => data2(2)
    );
\nr1_gg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg0(7),
      Q => data2(3)
    );
\nr1_gg_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr1_gg_reg[7]_i_2_n_0\,
      CO(3) => \nr1_gg_reg[7]_i_1_n_0\,
      CO(2) => \nr1_gg_reg[7]_i_1_n_1\,
      CO(1) => \nr1_gg_reg[7]_i_1_n_2\,
      CO(0) => \nr1_gg_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nr1_gg_2(7 downto 4),
      O(3 downto 0) => nr1_gg0(7 downto 4),
      S(3) => \nr1_gg[7]_i_3_n_0\,
      S(2) => \nr1_gg[7]_i_4_n_0\,
      S(1) => \nr1_gg[7]_i_5_n_0\,
      S(0) => \nr1_gg[7]_i_6_n_0\
    );
\nr1_gg_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr1_gg_reg[7]_i_2_n_0\,
      CO(2) => \nr1_gg_reg[7]_i_2_n_1\,
      CO(1) => \nr1_gg_reg[7]_i_2_n_2\,
      CO(0) => \nr1_gg_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nr1_gg_2(3 downto 0),
      O(3 downto 0) => \NLW_nr1_gg_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \nr1_gg[7]_i_7_n_0\,
      S(2) => \nr1_gg[7]_i_8_n_0\,
      S(1) => \nr1_gg[7]_i_9_n_0\,
      S(0) => \nr1_gg[7]_i_10_n_0\
    );
\nr1_gg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg0(8),
      Q => data2(4)
    );
\nr1_gg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_gg0(9),
      Q => data2(5)
    );
\nr1_rb[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_2(10),
      I1 => nr1_rb_1(10),
      O => \nr1_rb[11]_i_2_n_0\
    );
\nr1_rb[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_2(9),
      I1 => nr1_rb_1(9),
      O => \nr1_rb[11]_i_3_n_0\
    );
\nr1_rb[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_2(8),
      I1 => nr1_rb_1(8),
      O => \nr1_rb[11]_i_4_n_0\
    );
\nr1_rb[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_2(0),
      I1 => nr1_rb_1(0),
      O => \nr1_rb[7]_i_10_n_0\
    );
\nr1_rb[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_2(7),
      I1 => nr1_rb_1(7),
      O => \nr1_rb[7]_i_3_n_0\
    );
\nr1_rb[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_2(6),
      I1 => nr1_rb_1(6),
      O => \nr1_rb[7]_i_4_n_0\
    );
\nr1_rb[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_2(5),
      I1 => nr1_rb_1(5),
      O => \nr1_rb[7]_i_5_n_0\
    );
\nr1_rb[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_2(4),
      I1 => nr1_rb_1(4),
      O => \nr1_rb[7]_i_6_n_0\
    );
\nr1_rb[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_2(3),
      I1 => nr1_rb_1(3),
      O => \nr1_rb[7]_i_7_n_0\
    );
\nr1_rb[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_2(2),
      I1 => nr1_rb_1(2),
      O => \nr1_rb[7]_i_8_n_0\
    );
\nr1_rb[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_2(1),
      I1 => nr1_rb_1(1),
      O => \nr1_rb[7]_i_9_n_0\
    );
\nr1_rb_1[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in7_in(9),
      O => \nr1_rb_1[12]_i_2_n_0\
    );
\nr1_rb_1[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in7_in(7),
      I1 => p_1_in7_in(9),
      O => \nr1_rb_1[12]_i_3_n_0\
    );
\nr1_rb_1[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in7_in(9),
      I1 => p_1_in7_in(10),
      O => \nr1_rb_1[12]_i_4_n_0\
    );
\nr1_rb_1[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => p_1_in7_in(10),
      I1 => p_1_in7_in(8),
      I2 => p_1_in7_in(9),
      O => \nr1_rb_1[12]_i_5_n_0\
    );
\nr1_rb_1[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_1_in7_in(9),
      I1 => p_1_in7_in(7),
      I2 => p_1_in7_in(10),
      I3 => p_1_in7_in(8),
      O => \nr1_rb_1[12]_i_6_n_0\
    );
\nr1_rb_1[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => p13(4),
      I1 => p_1_in7_in(2),
      I2 => p_1_in7_in(4),
      O => \nr1_rb_1[5]_i_2_n_0\
    );
\nr1_rb_1[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_1_in7_in(2),
      I1 => p_1_in7_in(4),
      I2 => p13(4),
      O => \nr1_rb_1[5]_i_3_n_0\
    );
\nr1_rb_1[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p13(2),
      I1 => p_1_in7_in(2),
      O => \nr1_rb_1[5]_i_4_n_0\
    );
\nr1_rb_1[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => p_1_in7_in(4),
      I1 => p_1_in7_in(2),
      I2 => p13(4),
      I3 => p_1_in7_in(3),
      I4 => p_1_in7_in(5),
      I5 => p13(5),
      O => \nr1_rb_1[5]_i_5_n_0\
    );
\nr1_rb_1[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => p_1_in7_in(2),
      I1 => p_1_in7_in(4),
      I2 => p13(4),
      I3 => p_1_in7_in(3),
      I4 => p13(3),
      O => \nr1_rb_1[5]_i_6_n_0\
    );
\nr1_rb_1[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => p_1_in7_in(2),
      I1 => p13(2),
      I2 => p_1_in7_in(3),
      I3 => p13(3),
      O => \nr1_rb_1[5]_i_7_n_0\
    );
\nr1_rb_1[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p13(2),
      I1 => p_1_in7_in(2),
      O => \nr1_rb_1[5]_i_8_n_0\
    );
\nr1_rb_1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => p13(8),
      I1 => p_1_in7_in(6),
      I2 => p_1_in7_in(8),
      O => \nr1_rb_1[9]_i_2_n_0\
    );
\nr1_rb_1[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => p13(7),
      I1 => p_1_in7_in(5),
      I2 => p_1_in7_in(7),
      O => \nr1_rb_1[9]_i_3_n_0\
    );
\nr1_rb_1[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => p13(6),
      I1 => p_1_in7_in(4),
      I2 => p_1_in7_in(6),
      O => \nr1_rb_1[9]_i_4_n_0\
    );
\nr1_rb_1[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => p13(5),
      I1 => p_1_in7_in(3),
      I2 => p_1_in7_in(5),
      O => \nr1_rb_1[9]_i_5_n_0\
    );
\nr1_rb_1[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => p_1_in7_in(8),
      I1 => p_1_in7_in(6),
      I2 => p13(8),
      I3 => p_1_in7_in(9),
      I4 => p_1_in7_in(7),
      O => \nr1_rb_1[9]_i_6_n_0\
    );
\nr1_rb_1[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => p_1_in7_in(7),
      I1 => p_1_in7_in(5),
      I2 => p13(7),
      I3 => p_1_in7_in(6),
      I4 => p_1_in7_in(8),
      I5 => p13(8),
      O => \nr1_rb_1[9]_i_7_n_0\
    );
\nr1_rb_1[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => p_1_in7_in(6),
      I1 => p_1_in7_in(4),
      I2 => p13(6),
      I3 => p_1_in7_in(5),
      I4 => p_1_in7_in(7),
      I5 => p13(7),
      O => \nr1_rb_1[9]_i_8_n_0\
    );
\nr1_rb_1[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => p_1_in7_in(5),
      I1 => p_1_in7_in(3),
      I2 => p13(5),
      I3 => p_1_in7_in(4),
      I4 => p_1_in7_in(6),
      I5 => p13(6),
      O => \nr1_rb_1[9]_i_9_n_0\
    );
\nr1_rb_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p13(0),
      Q => nr1_rb_1(0)
    );
\nr1_rb_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_rb_1_reg[12]_i_1_n_7\,
      Q => nr1_rb_1(10)
    );
\nr1_rb_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_rb_1_reg[12]_i_1_n_6\,
      Q => nr1_rb_1(11)
    );
\nr1_rb_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_rb_1_reg[12]_i_1_n_5\,
      Q => nr1_rb_1(12)
    );
\nr1_rb_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr1_rb_1_reg[9]_i_1_n_0\,
      CO(3 downto 2) => \NLW_nr1_rb_1_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nr1_rb_1_reg[12]_i_1_n_2\,
      CO(0) => \nr1_rb_1_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \nr1_rb_1[12]_i_2_n_0\,
      DI(0) => \nr1_rb_1[12]_i_3_n_0\,
      O(3) => \NLW_nr1_rb_1_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \nr1_rb_1_reg[12]_i_1_n_5\,
      O(1) => \nr1_rb_1_reg[12]_i_1_n_6\,
      O(0) => \nr1_rb_1_reg[12]_i_1_n_7\,
      S(3) => '0',
      S(2) => \nr1_rb_1[12]_i_4_n_0\,
      S(1) => \nr1_rb_1[12]_i_5_n_0\,
      S(0) => \nr1_rb_1[12]_i_6_n_0\
    );
\nr1_rb_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p13(1),
      Q => nr1_rb_1(1)
    );
\nr1_rb_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_rb_1_reg[5]_i_1_n_7\,
      Q => nr1_rb_1(2)
    );
\nr1_rb_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_rb_1_reg[5]_i_1_n_6\,
      Q => nr1_rb_1(3)
    );
\nr1_rb_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_rb_1_reg[5]_i_1_n_5\,
      Q => nr1_rb_1(4)
    );
\nr1_rb_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_rb_1_reg[5]_i_1_n_4\,
      Q => nr1_rb_1(5)
    );
\nr1_rb_1_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr1_rb_1_reg[5]_i_1_n_0\,
      CO(2) => \nr1_rb_1_reg[5]_i_1_n_1\,
      CO(1) => \nr1_rb_1_reg[5]_i_1_n_2\,
      CO(0) => \nr1_rb_1_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr1_rb_1[5]_i_2_n_0\,
      DI(2) => \nr1_rb_1[5]_i_3_n_0\,
      DI(1) => \nr1_rb_1[5]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \nr1_rb_1_reg[5]_i_1_n_4\,
      O(2) => \nr1_rb_1_reg[5]_i_1_n_5\,
      O(1) => \nr1_rb_1_reg[5]_i_1_n_6\,
      O(0) => \nr1_rb_1_reg[5]_i_1_n_7\,
      S(3) => \nr1_rb_1[5]_i_5_n_0\,
      S(2) => \nr1_rb_1[5]_i_6_n_0\,
      S(1) => \nr1_rb_1[5]_i_7_n_0\,
      S(0) => \nr1_rb_1[5]_i_8_n_0\
    );
\nr1_rb_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_rb_1_reg[9]_i_1_n_7\,
      Q => nr1_rb_1(6)
    );
\nr1_rb_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_rb_1_reg[9]_i_1_n_6\,
      Q => nr1_rb_1(7)
    );
\nr1_rb_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_rb_1_reg[9]_i_1_n_5\,
      Q => nr1_rb_1(8)
    );
\nr1_rb_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \nr1_rb_1_reg[9]_i_1_n_4\,
      Q => nr1_rb_1(9)
    );
\nr1_rb_1_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr1_rb_1_reg[5]_i_1_n_0\,
      CO(3) => \nr1_rb_1_reg[9]_i_1_n_0\,
      CO(2) => \nr1_rb_1_reg[9]_i_1_n_1\,
      CO(1) => \nr1_rb_1_reg[9]_i_1_n_2\,
      CO(0) => \nr1_rb_1_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr1_rb_1[9]_i_2_n_0\,
      DI(2) => \nr1_rb_1[9]_i_3_n_0\,
      DI(1) => \nr1_rb_1[9]_i_4_n_0\,
      DI(0) => \nr1_rb_1[9]_i_5_n_0\,
      O(3) => \nr1_rb_1_reg[9]_i_1_n_4\,
      O(2) => \nr1_rb_1_reg[9]_i_1_n_5\,
      O(1) => \nr1_rb_1_reg[9]_i_1_n_6\,
      O(0) => \nr1_rb_1_reg[9]_i_1_n_7\,
      S(3) => \nr1_rb_1[9]_i_6_n_0\,
      S(2) => \nr1_rb_1[9]_i_7_n_0\,
      S(1) => \nr1_rb_1[9]_i_8_n_0\,
      S(0) => \nr1_rb_1[9]_i_9_n_0\
    );
\nr1_rb_2[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in0_in(6),
      I1 => p_10_in(7),
      I2 => p_0_in1_in(6),
      O => \nr1_rb_2[10]_i_2_n_0\
    );
\nr1_rb_2[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in0_in(7),
      I1 => p_0_in1_in(7),
      I2 => p_10_in(8),
      O => \nr1_rb_2[10]_i_3_n_0\
    );
\nr1_rb_2[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => p_10_in(7),
      I2 => p_0_in0_in(6),
      I3 => p_0_in0_in(7),
      I4 => p_10_in(8),
      I5 => p_0_in1_in(7),
      O => \nr1_rb_2[10]_i_4_n_0\
    );
\nr1_rb_2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in0_in(1),
      I1 => p_10_in(2),
      I2 => p_0_in1_in(1),
      O => \nr1_rb_2[3]_i_2_n_0\
    );
\nr1_rb_2[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => p_10_in(2),
      I2 => p_0_in0_in(1),
      O => \nr1_rb_2[3]_i_3_n_0\
    );
\nr1_rb_2[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p35_reg_n_0_[0]\,
      I1 => \p53_reg_n_0_[0]\,
      I2 => p_10_in(0),
      O => \nr1_rb_2[3]_i_4_n_0\
    );
\nr1_rb_2[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => p_10_in(2),
      I2 => p_0_in0_in(1),
      I3 => p_0_in0_in(2),
      I4 => p_10_in(3),
      I5 => p_0_in1_in(2),
      O => \nr1_rb_2[3]_i_5_n_0\
    );
\nr1_rb_2[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => p_10_in(1),
      I1 => p_0_in1_in(0),
      I2 => p_0_in0_in(0),
      I3 => p_0_in0_in(1),
      I4 => p_10_in(2),
      I5 => p_0_in1_in(1),
      O => \nr1_rb_2[3]_i_6_n_0\
    );
\nr1_rb_2[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \nr1_rb_2[3]_i_4_n_0\,
      I1 => p_0_in0_in(0),
      I2 => p_10_in(1),
      I3 => p_0_in1_in(0),
      O => \nr1_rb_2[3]_i_7_n_0\
    );
\nr1_rb_2[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \p35_reg_n_0_[0]\,
      I1 => \p53_reg_n_0_[0]\,
      I2 => p_10_in(0),
      O => \nr1_rb_2[3]_i_8_n_0\
    );
\nr1_rb_2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in0_in(5),
      I1 => p_10_in(6),
      I2 => p_0_in1_in(5),
      O => \nr1_rb_2[7]_i_2_n_0\
    );
\nr1_rb_2[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in0_in(4),
      I1 => p_10_in(5),
      I2 => p_0_in1_in(4),
      O => \nr1_rb_2[7]_i_3_n_0\
    );
\nr1_rb_2[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in0_in(3),
      I1 => p_10_in(4),
      I2 => p_0_in1_in(3),
      O => \nr1_rb_2[7]_i_4_n_0\
    );
\nr1_rb_2[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in0_in(2),
      I1 => p_0_in1_in(2),
      I2 => p_10_in(3),
      O => \nr1_rb_2[7]_i_5_n_0\
    );
\nr1_rb_2[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => p_0_in1_in(5),
      I1 => p_10_in(6),
      I2 => p_0_in0_in(5),
      I3 => p_0_in0_in(6),
      I4 => p_10_in(7),
      I5 => p_0_in1_in(6),
      O => \nr1_rb_2[7]_i_6_n_0\
    );
\nr1_rb_2[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => p_10_in(5),
      I2 => p_0_in0_in(4),
      I3 => p_0_in0_in(5),
      I4 => p_10_in(6),
      I5 => p_0_in1_in(5),
      O => \nr1_rb_2[7]_i_7_n_0\
    );
\nr1_rb_2[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => p_10_in(4),
      I2 => p_0_in0_in(3),
      I3 => p_0_in0_in(4),
      I4 => p_10_in(5),
      I5 => p_0_in1_in(4),
      O => \nr1_rb_2[7]_i_8_n_0\
    );
\nr1_rb_2[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => p_10_in(3),
      I1 => p_0_in1_in(2),
      I2 => p_0_in0_in(2),
      I3 => p_0_in0_in(3),
      I4 => p_10_in(4),
      I5 => p_0_in1_in(3),
      O => \nr1_rb_2[7]_i_9_n_0\
    );
\nr1_rb_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb_20(0),
      Q => nr1_rb_2(0)
    );
\nr1_rb_2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb_20(10),
      Q => nr1_rb_2(10)
    );
\nr1_rb_2_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr1_rb_2_reg[7]_i_1_n_0\,
      CO(3) => \NLW_nr1_rb_2_reg[10]_i_1_CO_UNCONNECTED\(3),
      CO(2) => nr1_rb_20(10),
      CO(1) => \NLW_nr1_rb_2_reg[10]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \nr1_rb_2_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \nr1_rb_2[10]_i_2_n_0\,
      O(3 downto 2) => \NLW_nr1_rb_2_reg[10]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => nr1_rb_20(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \nr1_rb_2[10]_i_3_n_0\,
      S(0) => \nr1_rb_2[10]_i_4_n_0\
    );
\nr1_rb_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb_20(1),
      Q => nr1_rb_2(1)
    );
\nr1_rb_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb_20(2),
      Q => nr1_rb_2(2)
    );
\nr1_rb_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb_20(3),
      Q => nr1_rb_2(3)
    );
\nr1_rb_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr1_rb_2_reg[3]_i_1_n_0\,
      CO(2) => \nr1_rb_2_reg[3]_i_1_n_1\,
      CO(1) => \nr1_rb_2_reg[3]_i_1_n_2\,
      CO(0) => \nr1_rb_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr1_rb_2[3]_i_2_n_0\,
      DI(2) => \nr1_rb_2[3]_i_3_n_0\,
      DI(1) => \nr1_rb_2[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => nr1_rb_20(3 downto 0),
      S(3) => \nr1_rb_2[3]_i_5_n_0\,
      S(2) => \nr1_rb_2[3]_i_6_n_0\,
      S(1) => \nr1_rb_2[3]_i_7_n_0\,
      S(0) => \nr1_rb_2[3]_i_8_n_0\
    );
\nr1_rb_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb_20(4),
      Q => nr1_rb_2(4)
    );
\nr1_rb_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb_20(5),
      Q => nr1_rb_2(5)
    );
\nr1_rb_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb_20(6),
      Q => nr1_rb_2(6)
    );
\nr1_rb_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb_20(7),
      Q => nr1_rb_2(7)
    );
\nr1_rb_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr1_rb_2_reg[3]_i_1_n_0\,
      CO(3) => \nr1_rb_2_reg[7]_i_1_n_0\,
      CO(2) => \nr1_rb_2_reg[7]_i_1_n_1\,
      CO(1) => \nr1_rb_2_reg[7]_i_1_n_2\,
      CO(0) => \nr1_rb_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr1_rb_2[7]_i_2_n_0\,
      DI(2) => \nr1_rb_2[7]_i_3_n_0\,
      DI(1) => \nr1_rb_2[7]_i_4_n_0\,
      DI(0) => \nr1_rb_2[7]_i_5_n_0\,
      O(3 downto 0) => nr1_rb_20(7 downto 4),
      S(3) => \nr1_rb_2[7]_i_6_n_0\,
      S(2) => \nr1_rb_2[7]_i_7_n_0\,
      S(1) => \nr1_rb_2[7]_i_8_n_0\,
      S(0) => \nr1_rb_2[7]_i_9_n_0\
    );
\nr1_rb_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb_20(8),
      Q => nr1_rb_2(8)
    );
\nr1_rb_2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb_20(9),
      Q => nr1_rb_2(9)
    );
\nr1_rb_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb0(10),
      Q => data1(6)
    );
\nr1_rb_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb0(11),
      Q => data1(7)
    );
\nr1_rb_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr1_rb_reg[7]_i_1_n_0\,
      CO(3) => \nr1_rb_reg[11]_i_1_n_0\,
      CO(2) => \nr1_rb_reg[11]_i_1_n_1\,
      CO(1) => \nr1_rb_reg[11]_i_1_n_2\,
      CO(0) => \nr1_rb_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => nr1_rb_2(10 downto 8),
      O(3 downto 0) => nr1_rb0(11 downto 8),
      S(3) => nr1_rb_1(11),
      S(2) => \nr1_rb[11]_i_2_n_0\,
      S(1) => \nr1_rb[11]_i_3_n_0\,
      S(0) => \nr1_rb[11]_i_4_n_0\
    );
\nr1_rb_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb0(12),
      Q => data1(8)
    );
\nr1_rb_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr1_rb_reg[11]_i_1_n_0\,
      CO(3 downto 0) => \NLW_nr1_rb_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_nr1_rb_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => nr1_rb0(12),
      S(3 downto 1) => B"000",
      S(0) => nr1_rb_1(12)
    );
\nr1_rb_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb0(4),
      Q => data1(0)
    );
\nr1_rb_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb0(5),
      Q => data1(1)
    );
\nr1_rb_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb0(6),
      Q => data1(2)
    );
\nr1_rb_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb0(7),
      Q => data1(3)
    );
\nr1_rb_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr1_rb_reg[7]_i_2_n_0\,
      CO(3) => \nr1_rb_reg[7]_i_1_n_0\,
      CO(2) => \nr1_rb_reg[7]_i_1_n_1\,
      CO(1) => \nr1_rb_reg[7]_i_1_n_2\,
      CO(0) => \nr1_rb_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nr1_rb_2(7 downto 4),
      O(3 downto 0) => nr1_rb0(7 downto 4),
      S(3) => \nr1_rb[7]_i_3_n_0\,
      S(2) => \nr1_rb[7]_i_4_n_0\,
      S(1) => \nr1_rb[7]_i_5_n_0\,
      S(0) => \nr1_rb[7]_i_6_n_0\
    );
\nr1_rb_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr1_rb_reg[7]_i_2_n_0\,
      CO(2) => \nr1_rb_reg[7]_i_2_n_1\,
      CO(1) => \nr1_rb_reg[7]_i_2_n_2\,
      CO(0) => \nr1_rb_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nr1_rb_2(3 downto 0),
      O(3 downto 0) => \NLW_nr1_rb_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \nr1_rb[7]_i_7_n_0\,
      S(2) => \nr1_rb[7]_i_8_n_0\,
      S(1) => \nr1_rb[7]_i_9_n_0\,
      S(0) => \nr1_rb[7]_i_10_n_0\
    );
\nr1_rb_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb0(8),
      Q => data1(4)
    );
\nr1_rb_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb0(9),
      Q => data1(5)
    );
\nr2_gg_1[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \nr2_gg_1[12]_i_7_n_0\,
      I1 => \nr2_gg_1[12]_i_12_n_0\,
      I2 => p42(7),
      I3 => p22(6),
      I4 => p24(6),
      I5 => p44(6),
      O => \nr2_gg_1[12]_i_10_n_0\
    );
\nr2_gg_1[12]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p24(8),
      I1 => p22(8),
      I2 => p44(8),
      O => \nr2_gg_1[12]_i_11_n_0\
    );
\nr2_gg_1[12]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p24(7),
      I1 => p22(7),
      I2 => p44(7),
      O => \nr2_gg_1[12]_i_12_n_0\
    );
\nr2_gg_1[12]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p22(5),
      I1 => p24(5),
      I2 => p44(5),
      O => \nr2_gg_1[12]_i_13_n_0\
    );
\nr2_gg_1[12]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p44(7),
      I1 => p22(7),
      I2 => p24(7),
      O => \nr2_gg_1[12]_i_14_n_0\
    );
\nr2_gg_1[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[12]_i_2_n_0\,
      I1 => p_1_in7_in(10),
      O => \nr2_gg_1[12]_i_3_n_0\
    );
\nr2_gg_1[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[12]_i_2_n_5\,
      I1 => p_1_in7_in(9),
      O => \nr2_gg_1[12]_i_4_n_0\
    );
\nr2_gg_1[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => p42(8),
      I1 => p24(7),
      I2 => p22(7),
      I3 => p44(7),
      I4 => \nr2_gg_1[12]_i_11_n_0\,
      O => \nr2_gg_1[12]_i_5_n_0\
    );
\nr2_gg_1[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => p42(7),
      I1 => p44(6),
      I2 => p24(6),
      I3 => p22(6),
      I4 => \nr2_gg_1[12]_i_12_n_0\,
      O => \nr2_gg_1[12]_i_6_n_0\
    );
\nr2_gg_1[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => p24(6),
      I1 => p22(6),
      I2 => p44(6),
      I3 => \nr2_gg_1[12]_i_13_n_0\,
      I4 => p42(6),
      O => \nr2_gg_1[12]_i_7_n_0\
    );
\nr2_gg_1[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \nr2_gg_1[12]_i_14_n_0\,
      I1 => p42(8),
      I2 => p24(8),
      I3 => p44(8),
      I4 => p22(8),
      O => \nr2_gg_1[12]_i_8_n_0\
    );
\nr2_gg_1[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \nr2_gg_1[12]_i_6_n_0\,
      I1 => \nr2_gg_1[12]_i_11_n_0\,
      I2 => p42(8),
      I3 => p44(7),
      I4 => p22(7),
      I5 => p24(7),
      O => \nr2_gg_1[12]_i_9_n_0\
    );
\nr2_gg_1[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p44(0),
      I1 => p22(0),
      I2 => p24(0),
      I3 => p42(0),
      O => \nr2_gg_1[5]_i_10_n_0\
    );
\nr2_gg_1[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p24(2),
      I1 => p22(2),
      I2 => p44(2),
      O => \nr2_gg_1[5]_i_11_n_0\
    );
\nr2_gg_1[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[9]_i_2_n_6\,
      I1 => p_1_in7_in(4),
      O => \nr2_gg_1[5]_i_3_n_0\
    );
\nr2_gg_1[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[9]_i_2_n_7\,
      I1 => p_1_in7_in(3),
      O => \nr2_gg_1[5]_i_4_n_0\
    );
\nr2_gg_1[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[5]_i_2_n_4\,
      I1 => p_1_in7_in(2),
      O => \nr2_gg_1[5]_i_5_n_0\
    );
\nr2_gg_1[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \nr2_gg_1[9]_i_18_n_0\,
      I1 => p42(2),
      I2 => p24(2),
      I3 => p22(2),
      I4 => p44(2),
      O => \nr2_gg_1[5]_i_6_n_0\
    );
\nr2_gg_1[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p44(1),
      I1 => p22(1),
      I2 => p24(1),
      I3 => p42(1),
      O => \nr2_gg_1[5]_i_7_n_0\
    );
\nr2_gg_1[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \nr2_gg_1[5]_i_11_n_0\,
      I1 => p42(2),
      I2 => p24(1),
      I3 => p22(1),
      I4 => p44(1),
      I5 => p42(1),
      O => \nr2_gg_1[5]_i_8_n_0\
    );
\nr2_gg_1[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \nr2_gg_1[5]_i_7_n_0\,
      I1 => p44(0),
      I2 => p24(0),
      I3 => p22(0),
      O => \nr2_gg_1[5]_i_9_n_0\
    );
\nr2_gg_1[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => p24(2),
      I1 => p22(2),
      I2 => p44(2),
      I3 => \nr2_gg_1[9]_i_18_n_0\,
      I4 => p42(2),
      O => \nr2_gg_1[9]_i_10_n_0\
    );
\nr2_gg_1[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr2_gg_1[9]_i_7_n_0\,
      I1 => p44(6),
      I2 => p22(6),
      I3 => p24(6),
      I4 => p42(6),
      I5 => \nr2_gg_1[12]_i_13_n_0\,
      O => \nr2_gg_1[9]_i_11_n_0\
    );
\nr2_gg_1[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr2_gg_1[9]_i_8_n_0\,
      I1 => p44(5),
      I2 => p22(5),
      I3 => p24(5),
      I4 => p42(5),
      I5 => \nr2_gg_1[9]_i_15_n_0\,
      O => \nr2_gg_1[9]_i_12_n_0\
    );
\nr2_gg_1[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \nr2_gg_1[9]_i_9_n_0\,
      I1 => \nr2_gg_1[9]_i_16_n_0\,
      I2 => p42(4),
      I3 => p44(3),
      I4 => p24(3),
      I5 => p22(3),
      O => \nr2_gg_1[9]_i_13_n_0\
    );
\nr2_gg_1[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr2_gg_1[9]_i_10_n_0\,
      I1 => p44(3),
      I2 => p22(3),
      I3 => p24(3),
      I4 => p42(3),
      I5 => \nr2_gg_1[9]_i_17_n_0\,
      O => \nr2_gg_1[9]_i_14_n_0\
    );
\nr2_gg_1[9]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p22(4),
      I1 => p44(4),
      I2 => p24(4),
      O => \nr2_gg_1[9]_i_15_n_0\
    );
\nr2_gg_1[9]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p24(4),
      I1 => p22(4),
      I2 => p44(4),
      O => \nr2_gg_1[9]_i_16_n_0\
    );
\nr2_gg_1[9]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p44(2),
      I1 => p22(2),
      I2 => p24(2),
      O => \nr2_gg_1[9]_i_17_n_0\
    );
\nr2_gg_1[9]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p44(1),
      I1 => p24(1),
      I2 => p22(1),
      O => \nr2_gg_1[9]_i_18_n_0\
    );
\nr2_gg_1[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[12]_i_2_n_6\,
      I1 => p_1_in7_in(8),
      O => \nr2_gg_1[9]_i_3_n_0\
    );
\nr2_gg_1[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[12]_i_2_n_7\,
      I1 => p_1_in7_in(7),
      O => \nr2_gg_1[9]_i_4_n_0\
    );
\nr2_gg_1[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[9]_i_2_n_4\,
      I1 => p_1_in7_in(6),
      O => \nr2_gg_1[9]_i_5_n_0\
    );
\nr2_gg_1[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[9]_i_2_n_5\,
      I1 => p_1_in7_in(5),
      O => \nr2_gg_1[9]_i_6_n_0\
    );
\nr2_gg_1[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => p24(5),
      I1 => p22(5),
      I2 => p44(5),
      I3 => \nr2_gg_1[9]_i_15_n_0\,
      I4 => p42(5),
      O => \nr2_gg_1[9]_i_7_n_0\
    );
\nr2_gg_1[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => p42(4),
      I1 => p22(3),
      I2 => p24(3),
      I3 => p44(3),
      I4 => \nr2_gg_1[9]_i_16_n_0\,
      O => \nr2_gg_1[9]_i_8_n_0\
    );
\nr2_gg_1[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => p24(3),
      I1 => p22(3),
      I2 => p44(3),
      I3 => \nr2_gg_1[9]_i_17_n_0\,
      I4 => p42(3),
      O => \nr2_gg_1[9]_i_9_n_0\
    );
\nr2_gg_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_10(10),
      Q => nr2_gg_1(10)
    );
\nr2_gg_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_10(11),
      Q => nr2_gg_1(11)
    );
\nr2_gg_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_10(12),
      Q => nr2_gg_1(12)
    );
\nr2_gg_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr2_gg_1_reg[9]_i_1_n_0\,
      CO(3) => \NLW_nr2_gg_1_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => nr2_gg_10(12),
      CO(1) => \NLW_nr2_gg_1_reg[12]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \nr2_gg_1_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \nr2_gg_1_reg[12]_i_2_n_0\,
      DI(0) => \nr2_gg_1_reg[12]_i_2_n_5\,
      O(3 downto 2) => \NLW_nr2_gg_1_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => nr2_gg_10(11 downto 10),
      S(3 downto 2) => B"01",
      S(1) => \nr2_gg_1[12]_i_3_n_0\,
      S(0) => \nr2_gg_1[12]_i_4_n_0\
    );
\nr2_gg_1_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr2_gg_1_reg[9]_i_2_n_0\,
      CO(3) => \nr2_gg_1_reg[12]_i_2_n_0\,
      CO(2) => \NLW_nr2_gg_1_reg[12]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \nr2_gg_1_reg[12]_i_2_n_2\,
      CO(0) => \nr2_gg_1_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \nr2_gg_1[12]_i_5_n_0\,
      DI(1) => \nr2_gg_1[12]_i_6_n_0\,
      DI(0) => \nr2_gg_1[12]_i_7_n_0\,
      O(3) => \NLW_nr2_gg_1_reg[12]_i_2_O_UNCONNECTED\(3),
      O(2) => \nr2_gg_1_reg[12]_i_2_n_5\,
      O(1) => \nr2_gg_1_reg[12]_i_2_n_6\,
      O(0) => \nr2_gg_1_reg[12]_i_2_n_7\,
      S(3) => '1',
      S(2) => \nr2_gg_1[12]_i_8_n_0\,
      S(1) => \nr2_gg_1[12]_i_9_n_0\,
      S(0) => \nr2_gg_1[12]_i_10_n_0\
    );
\nr2_gg_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_10(4),
      Q => nr2_gg_1(4)
    );
\nr2_gg_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_10(5),
      Q => nr2_gg_1(5)
    );
\nr2_gg_1_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr2_gg_1_reg[5]_i_1_n_0\,
      CO(2) => \nr2_gg_1_reg[5]_i_1_n_1\,
      CO(1) => \nr2_gg_1_reg[5]_i_1_n_2\,
      CO(0) => \nr2_gg_1_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr2_gg_1_reg[9]_i_2_n_6\,
      DI(2) => \nr2_gg_1_reg[9]_i_2_n_7\,
      DI(1) => \nr2_gg_1_reg[5]_i_2_n_4\,
      DI(0) => '0',
      O(3 downto 2) => nr2_gg_10(5 downto 4),
      O(1 downto 0) => \NLW_nr2_gg_1_reg[5]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \nr2_gg_1[5]_i_3_n_0\,
      S(2) => \nr2_gg_1[5]_i_4_n_0\,
      S(1) => \nr2_gg_1[5]_i_5_n_0\,
      S(0) => \nr2_gg_1_reg[5]_i_2_n_5\
    );
\nr2_gg_1_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr2_gg_1_reg[5]_i_2_n_0\,
      CO(2) => \nr2_gg_1_reg[5]_i_2_n_1\,
      CO(1) => \nr2_gg_1_reg[5]_i_2_n_2\,
      CO(0) => \nr2_gg_1_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \nr2_gg_1[5]_i_6_n_0\,
      DI(2) => \nr2_gg_1[5]_i_7_n_0\,
      DI(1) => p42(0),
      DI(0) => '0',
      O(3) => \nr2_gg_1_reg[5]_i_2_n_4\,
      O(2) => \nr2_gg_1_reg[5]_i_2_n_5\,
      O(1) => \nr2_gg_1_reg[5]_i_2_n_6\,
      O(0) => \NLW_nr2_gg_1_reg[5]_i_2_O_UNCONNECTED\(0),
      S(3) => \nr2_gg_1[5]_i_8_n_0\,
      S(2) => \nr2_gg_1[5]_i_9_n_0\,
      S(1) => \nr2_gg_1[5]_i_10_n_0\,
      S(0) => '0'
    );
\nr2_gg_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_10(6),
      Q => nr2_gg_1(6)
    );
\nr2_gg_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_10(7),
      Q => nr2_gg_1(7)
    );
\nr2_gg_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_10(8),
      Q => nr2_gg_1(8)
    );
\nr2_gg_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_10(9),
      Q => nr2_gg_1(9)
    );
\nr2_gg_1_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr2_gg_1_reg[5]_i_1_n_0\,
      CO(3) => \nr2_gg_1_reg[9]_i_1_n_0\,
      CO(2) => \nr2_gg_1_reg[9]_i_1_n_1\,
      CO(1) => \nr2_gg_1_reg[9]_i_1_n_2\,
      CO(0) => \nr2_gg_1_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr2_gg_1_reg[12]_i_2_n_6\,
      DI(2) => \nr2_gg_1_reg[12]_i_2_n_7\,
      DI(1) => \nr2_gg_1_reg[9]_i_2_n_4\,
      DI(0) => \nr2_gg_1_reg[9]_i_2_n_5\,
      O(3 downto 0) => nr2_gg_10(9 downto 6),
      S(3) => \nr2_gg_1[9]_i_3_n_0\,
      S(2) => \nr2_gg_1[9]_i_4_n_0\,
      S(1) => \nr2_gg_1[9]_i_5_n_0\,
      S(0) => \nr2_gg_1[9]_i_6_n_0\
    );
\nr2_gg_1_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr2_gg_1_reg[5]_i_2_n_0\,
      CO(3) => \nr2_gg_1_reg[9]_i_2_n_0\,
      CO(2) => \nr2_gg_1_reg[9]_i_2_n_1\,
      CO(1) => \nr2_gg_1_reg[9]_i_2_n_2\,
      CO(0) => \nr2_gg_1_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \nr2_gg_1[9]_i_7_n_0\,
      DI(2) => \nr2_gg_1[9]_i_8_n_0\,
      DI(1) => \nr2_gg_1[9]_i_9_n_0\,
      DI(0) => \nr2_gg_1[9]_i_10_n_0\,
      O(3) => \nr2_gg_1_reg[9]_i_2_n_4\,
      O(2) => \nr2_gg_1_reg[9]_i_2_n_5\,
      O(1) => \nr2_gg_1_reg[9]_i_2_n_6\,
      O(0) => \nr2_gg_1_reg[9]_i_2_n_7\,
      S(3) => \nr2_gg_1[9]_i_11_n_0\,
      S(2) => \nr2_gg_1[9]_i_12_n_0\,
      S(1) => \nr2_gg_1[9]_i_13_n_0\,
      S(0) => \nr2_gg_1[9]_i_14_n_0\
    );
\nr2_gg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_1(10),
      Q => data4(6)
    );
\nr2_gg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_1(11),
      Q => data4(7)
    );
\nr2_gg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_1(12),
      Q => data4(8)
    );
\nr2_gg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_1(4),
      Q => data4(0)
    );
\nr2_gg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_1(5),
      Q => data4(1)
    );
\nr2_gg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_1(6),
      Q => data4(2)
    );
\nr2_gg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_1(7),
      Q => data4(3)
    );
\nr2_gg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_1(8),
      Q => data4(4)
    );
\nr2_gg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_gg_1(9),
      Q => data4(5)
    );
\nr2_rb_1[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \nr2_rb_1[12]_i_7_n_0\,
      I1 => \nr2_rb_1[12]_i_12_n_0\,
      I2 => p_0_in0_in(6),
      I3 => p13(6),
      I4 => p_10_in(6),
      I5 => p_0_in1_in(5),
      O => \nr2_rb_1[12]_i_10_n_0\
    );
\nr2_rb_1[12]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_10_in(8),
      I1 => p_0_in1_in(7),
      I2 => p13(8),
      O => \nr2_rb_1[12]_i_11_n_0\
    );
\nr2_rb_1[12]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_10_in(7),
      I1 => p_0_in1_in(6),
      I2 => p13(7),
      O => \nr2_rb_1[12]_i_12_n_0\
    );
\nr2_rb_1[12]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_10_in(6),
      I1 => p_0_in1_in(5),
      I2 => p13(6),
      O => \nr2_rb_1[12]_i_13_n_0\
    );
\nr2_rb_1[12]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p13(7),
      I1 => p_10_in(7),
      I2 => p_0_in1_in(6),
      O => \nr2_rb_1[12]_i_14_n_0\
    );
\nr2_rb_1[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[12]_i_2_n_0\,
      I1 => p_1_in7_in(10),
      O => \nr2_rb_1[12]_i_3_n_0\
    );
\nr2_rb_1[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[12]_i_2_n_5\,
      I1 => p_1_in7_in(9),
      O => \nr2_rb_1[12]_i_4_n_0\
    );
\nr2_rb_1[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => p_0_in0_in(7),
      I1 => p_0_in1_in(6),
      I2 => p_10_in(7),
      I3 => p13(7),
      I4 => \nr2_rb_1[12]_i_11_n_0\,
      O => \nr2_rb_1[12]_i_5_n_0\
    );
\nr2_rb_1[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEECC880"
    )
        port map (
      I0 => p13(6),
      I1 => \nr2_rb_1[12]_i_12_n_0\,
      I2 => p_0_in1_in(5),
      I3 => p_10_in(6),
      I4 => p_0_in0_in(6),
      O => \nr2_rb_1[12]_i_6_n_0\
    );
\nr2_rb_1[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => \nr2_rb_1[12]_i_13_n_0\,
      I1 => p13(5),
      I2 => p_0_in1_in(4),
      I3 => p_10_in(5),
      I4 => p_0_in0_in(5),
      O => \nr2_rb_1[12]_i_7_n_0\
    );
\nr2_rb_1[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \nr2_rb_1[12]_i_14_n_0\,
      I1 => p_0_in0_in(7),
      I2 => p_10_in(8),
      I3 => p_0_in1_in(7),
      I4 => p13(8),
      O => \nr2_rb_1[12]_i_8_n_0\
    );
\nr2_rb_1[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \nr2_rb_1[12]_i_6_n_0\,
      I1 => \nr2_rb_1[12]_i_11_n_0\,
      I2 => p_0_in0_in(7),
      I3 => p13(7),
      I4 => p_10_in(7),
      I5 => p_0_in1_in(6),
      O => \nr2_rb_1[12]_i_9_n_0\
    );
\nr2_rb_1[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p13(0),
      I1 => \p53_reg_n_0_[0]\,
      I2 => p_10_in(0),
      I3 => \p35_reg_n_0_[0]\,
      O => \nr2_rb_1[5]_i_10_n_0\
    );
\nr2_rb_1[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[9]_i_2_n_6\,
      I1 => p_1_in7_in(4),
      O => \nr2_rb_1[5]_i_3_n_0\
    );
\nr2_rb_1[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[9]_i_2_n_7\,
      I1 => p_1_in7_in(3),
      O => \nr2_rb_1[5]_i_4_n_0\
    );
\nr2_rb_1[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[5]_i_2_n_4\,
      I1 => p_1_in7_in(2),
      O => \nr2_rb_1[5]_i_5_n_0\
    );
\nr2_rb_1[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => p_10_in(1),
      I1 => p_0_in1_in(0),
      I2 => p13(1),
      I3 => p_0_in0_in(1),
      I4 => \nr2_rb_1[9]_i_18_n_0\,
      O => \nr2_rb_1[5]_i_6_n_0\
    );
\nr2_rb_1[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p13(1),
      I1 => p_0_in1_in(0),
      I2 => p_10_in(1),
      I3 => p_0_in0_in(0),
      O => \nr2_rb_1[5]_i_7_n_0\
    );
\nr2_rb_1[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \nr2_rb_1[9]_i_18_n_0\,
      I1 => p_0_in0_in(1),
      I2 => p_0_in0_in(0),
      I3 => p_10_in(1),
      I4 => p_0_in1_in(0),
      I5 => p13(1),
      O => \nr2_rb_1[5]_i_8_n_0\
    );
\nr2_rb_1[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \nr2_rb_1[5]_i_7_n_0\,
      I1 => p_10_in(0),
      I2 => \p53_reg_n_0_[0]\,
      I3 => p13(0),
      O => \nr2_rb_1[5]_i_9_n_0\
    );
\nr2_rb_1[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => p_0_in0_in(1),
      I1 => p_10_in(1),
      I2 => p_0_in1_in(0),
      I3 => p13(1),
      I4 => \nr2_rb_1[9]_i_18_n_0\,
      O => \nr2_rb_1[9]_i_10_n_0\
    );
\nr2_rb_1[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \nr2_rb_1[9]_i_7_n_0\,
      I1 => \nr2_rb_1[12]_i_13_n_0\,
      I2 => p_0_in0_in(5),
      I3 => p13(5),
      I4 => p_10_in(5),
      I5 => p_0_in1_in(4),
      O => \nr2_rb_1[9]_i_11_n_0\
    );
\nr2_rb_1[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \nr2_rb_1[9]_i_8_n_0\,
      I1 => \nr2_rb_1[9]_i_15_n_0\,
      I2 => p_0_in0_in(4),
      I3 => p13(4),
      I4 => p_10_in(4),
      I5 => p_0_in1_in(3),
      O => \nr2_rb_1[9]_i_12_n_0\
    );
\nr2_rb_1[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \nr2_rb_1[9]_i_9_n_0\,
      I1 => \nr2_rb_1[9]_i_16_n_0\,
      I2 => p_0_in0_in(3),
      I3 => p13(3),
      I4 => p_0_in1_in(2),
      I5 => p_10_in(3),
      O => \nr2_rb_1[9]_i_13_n_0\
    );
\nr2_rb_1[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \nr2_rb_1[9]_i_10_n_0\,
      I1 => \nr2_rb_1[9]_i_17_n_0\,
      I2 => p_0_in0_in(2),
      I3 => p13(2),
      I4 => p_10_in(2),
      I5 => p_0_in1_in(1),
      O => \nr2_rb_1[9]_i_14_n_0\
    );
\nr2_rb_1[9]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_10_in(5),
      I1 => p_0_in1_in(4),
      I2 => p13(5),
      O => \nr2_rb_1[9]_i_15_n_0\
    );
\nr2_rb_1[9]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_10_in(4),
      I1 => p_0_in1_in(3),
      I2 => p13(4),
      O => \nr2_rb_1[9]_i_16_n_0\
    );
\nr2_rb_1[9]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_10_in(3),
      I1 => p_0_in1_in(2),
      I2 => p13(3),
      O => \nr2_rb_1[9]_i_17_n_0\
    );
\nr2_rb_1[9]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_10_in(2),
      I1 => p_0_in1_in(1),
      I2 => p13(2),
      O => \nr2_rb_1[9]_i_18_n_0\
    );
\nr2_rb_1[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[12]_i_2_n_6\,
      I1 => p_1_in7_in(8),
      O => \nr2_rb_1[9]_i_3_n_0\
    );
\nr2_rb_1[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[12]_i_2_n_7\,
      I1 => p_1_in7_in(7),
      O => \nr2_rb_1[9]_i_4_n_0\
    );
\nr2_rb_1[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[9]_i_2_n_4\,
      I1 => p_1_in7_in(6),
      O => \nr2_rb_1[9]_i_5_n_0\
    );
\nr2_rb_1[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[9]_i_2_n_5\,
      I1 => p_1_in7_in(5),
      O => \nr2_rb_1[9]_i_6_n_0\
    );
\nr2_rb_1[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => p_0_in0_in(4),
      I1 => p_0_in1_in(3),
      I2 => p_10_in(4),
      I3 => p13(4),
      I4 => \nr2_rb_1[9]_i_15_n_0\,
      O => \nr2_rb_1[9]_i_7_n_0\
    );
\nr2_rb_1[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => p_0_in0_in(3),
      I1 => p_10_in(3),
      I2 => p_0_in1_in(2),
      I3 => p13(3),
      I4 => \nr2_rb_1[9]_i_16_n_0\,
      O => \nr2_rb_1[9]_i_8_n_0\
    );
\nr2_rb_1[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => p_0_in0_in(2),
      I1 => p_0_in1_in(1),
      I2 => p_10_in(2),
      I3 => p13(2),
      I4 => \nr2_rb_1[9]_i_17_n_0\,
      O => \nr2_rb_1[9]_i_9_n_0\
    );
\nr2_rb_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_10(10),
      Q => nr2_rb_1(10)
    );
\nr2_rb_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_10(11),
      Q => nr2_rb_1(11)
    );
\nr2_rb_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_10(12),
      Q => nr2_rb_1(12)
    );
\nr2_rb_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr2_rb_1_reg[9]_i_1_n_0\,
      CO(3) => \NLW_nr2_rb_1_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => nr2_rb_10(12),
      CO(1) => \NLW_nr2_rb_1_reg[12]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \nr2_rb_1_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \nr2_rb_1_reg[12]_i_2_n_0\,
      DI(0) => \nr2_rb_1_reg[12]_i_2_n_5\,
      O(3 downto 2) => \NLW_nr2_rb_1_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => nr2_rb_10(11 downto 10),
      S(3 downto 2) => B"01",
      S(1) => \nr2_rb_1[12]_i_3_n_0\,
      S(0) => \nr2_rb_1[12]_i_4_n_0\
    );
\nr2_rb_1_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr2_rb_1_reg[9]_i_2_n_0\,
      CO(3) => \nr2_rb_1_reg[12]_i_2_n_0\,
      CO(2) => \NLW_nr2_rb_1_reg[12]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \nr2_rb_1_reg[12]_i_2_n_2\,
      CO(0) => \nr2_rb_1_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \nr2_rb_1[12]_i_5_n_0\,
      DI(1) => \nr2_rb_1[12]_i_6_n_0\,
      DI(0) => \nr2_rb_1[12]_i_7_n_0\,
      O(3) => \NLW_nr2_rb_1_reg[12]_i_2_O_UNCONNECTED\(3),
      O(2) => \nr2_rb_1_reg[12]_i_2_n_5\,
      O(1) => \nr2_rb_1_reg[12]_i_2_n_6\,
      O(0) => \nr2_rb_1_reg[12]_i_2_n_7\,
      S(3) => '1',
      S(2) => \nr2_rb_1[12]_i_8_n_0\,
      S(1) => \nr2_rb_1[12]_i_9_n_0\,
      S(0) => \nr2_rb_1[12]_i_10_n_0\
    );
\nr2_rb_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_10(4),
      Q => nr2_rb_1(4)
    );
\nr2_rb_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_10(5),
      Q => nr2_rb_1(5)
    );
\nr2_rb_1_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr2_rb_1_reg[5]_i_1_n_0\,
      CO(2) => \nr2_rb_1_reg[5]_i_1_n_1\,
      CO(1) => \nr2_rb_1_reg[5]_i_1_n_2\,
      CO(0) => \nr2_rb_1_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr2_rb_1_reg[9]_i_2_n_6\,
      DI(2) => \nr2_rb_1_reg[9]_i_2_n_7\,
      DI(1) => \nr2_rb_1_reg[5]_i_2_n_4\,
      DI(0) => '0',
      O(3 downto 2) => nr2_rb_10(5 downto 4),
      O(1 downto 0) => \NLW_nr2_rb_1_reg[5]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \nr2_rb_1[5]_i_3_n_0\,
      S(2) => \nr2_rb_1[5]_i_4_n_0\,
      S(1) => \nr2_rb_1[5]_i_5_n_0\,
      S(0) => \nr2_rb_1_reg[5]_i_2_n_5\
    );
\nr2_rb_1_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr2_rb_1_reg[5]_i_2_n_0\,
      CO(2) => \nr2_rb_1_reg[5]_i_2_n_1\,
      CO(1) => \nr2_rb_1_reg[5]_i_2_n_2\,
      CO(0) => \nr2_rb_1_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \nr2_rb_1[5]_i_6_n_0\,
      DI(2) => \nr2_rb_1[5]_i_7_n_0\,
      DI(1) => \p35_reg_n_0_[0]\,
      DI(0) => '0',
      O(3) => \nr2_rb_1_reg[5]_i_2_n_4\,
      O(2) => \nr2_rb_1_reg[5]_i_2_n_5\,
      O(1) => \nr2_rb_1_reg[5]_i_2_n_6\,
      O(0) => \NLW_nr2_rb_1_reg[5]_i_2_O_UNCONNECTED\(0),
      S(3) => \nr2_rb_1[5]_i_8_n_0\,
      S(2) => \nr2_rb_1[5]_i_9_n_0\,
      S(1) => \nr2_rb_1[5]_i_10_n_0\,
      S(0) => '0'
    );
\nr2_rb_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_10(6),
      Q => nr2_rb_1(6)
    );
\nr2_rb_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_10(7),
      Q => nr2_rb_1(7)
    );
\nr2_rb_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_10(8),
      Q => nr2_rb_1(8)
    );
\nr2_rb_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_10(9),
      Q => nr2_rb_1(9)
    );
\nr2_rb_1_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr2_rb_1_reg[5]_i_1_n_0\,
      CO(3) => \nr2_rb_1_reg[9]_i_1_n_0\,
      CO(2) => \nr2_rb_1_reg[9]_i_1_n_1\,
      CO(1) => \nr2_rb_1_reg[9]_i_1_n_2\,
      CO(0) => \nr2_rb_1_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr2_rb_1_reg[12]_i_2_n_6\,
      DI(2) => \nr2_rb_1_reg[12]_i_2_n_7\,
      DI(1) => \nr2_rb_1_reg[9]_i_2_n_4\,
      DI(0) => \nr2_rb_1_reg[9]_i_2_n_5\,
      O(3 downto 0) => nr2_rb_10(9 downto 6),
      S(3) => \nr2_rb_1[9]_i_3_n_0\,
      S(2) => \nr2_rb_1[9]_i_4_n_0\,
      S(1) => \nr2_rb_1[9]_i_5_n_0\,
      S(0) => \nr2_rb_1[9]_i_6_n_0\
    );
\nr2_rb_1_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr2_rb_1_reg[5]_i_2_n_0\,
      CO(3) => \nr2_rb_1_reg[9]_i_2_n_0\,
      CO(2) => \nr2_rb_1_reg[9]_i_2_n_1\,
      CO(1) => \nr2_rb_1_reg[9]_i_2_n_2\,
      CO(0) => \nr2_rb_1_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \nr2_rb_1[9]_i_7_n_0\,
      DI(2) => \nr2_rb_1[9]_i_8_n_0\,
      DI(1) => \nr2_rb_1[9]_i_9_n_0\,
      DI(0) => \nr2_rb_1[9]_i_10_n_0\,
      O(3) => \nr2_rb_1_reg[9]_i_2_n_4\,
      O(2) => \nr2_rb_1_reg[9]_i_2_n_5\,
      O(1) => \nr2_rb_1_reg[9]_i_2_n_6\,
      O(0) => \nr2_rb_1_reg[9]_i_2_n_7\,
      S(3) => \nr2_rb_1[9]_i_11_n_0\,
      S(2) => \nr2_rb_1[9]_i_12_n_0\,
      S(1) => \nr2_rb_1[9]_i_13_n_0\,
      S(0) => \nr2_rb_1[9]_i_14_n_0\
    );
\nr2_rb_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_1(10),
      Q => data3(6)
    );
\nr2_rb_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_1(11),
      Q => data3(7)
    );
\nr2_rb_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_1(12),
      Q => data3(8)
    );
\nr2_rb_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_1(4),
      Q => data3(0)
    );
\nr2_rb_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_1(5),
      Q => data3(1)
    );
\nr2_rb_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_1(6),
      Q => data3(2)
    );
\nr2_rb_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_1(7),
      Q => data3(3)
    );
\nr2_rb_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_1(8),
      Q => data3(4)
    );
\nr2_rb_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr2_rb_1(9),
      Q => data3(5)
    );
\nr3_gg[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_gg_2(11),
      I1 => nr3_gg_1(11),
      O => \nr3_gg[12]_i_2_n_0\
    );
\nr3_gg[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_gg_2(10),
      I1 => nr3_gg_1(10),
      O => \nr3_gg[12]_i_3_n_0\
    );
\nr3_gg[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_gg_2(9),
      I1 => nr3_gg_1(9),
      O => \nr3_gg[12]_i_4_n_0\
    );
\nr3_gg[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_gg_2(4),
      I1 => nr3_gg_1(4),
      O => \nr3_gg[4]_i_2_n_0\
    );
\nr3_gg[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_gg_2(3),
      I1 => nr3_gg_1(3),
      O => \nr3_gg[4]_i_3_n_0\
    );
\nr3_gg[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_gg_2(2),
      I1 => nr3_gg_1(2),
      O => \nr3_gg[4]_i_4_n_0\
    );
\nr3_gg[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_gg_2(1),
      I1 => nr3_gg_1(1),
      O => \nr3_gg[4]_i_5_n_0\
    );
\nr3_gg[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_gg_2(8),
      I1 => nr3_gg_1(8),
      O => \nr3_gg[8]_i_2_n_0\
    );
\nr3_gg[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_gg_2(7),
      I1 => nr3_gg_1(7),
      O => \nr3_gg[8]_i_3_n_0\
    );
\nr3_gg[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_gg_2(6),
      I1 => nr3_gg_1(6),
      O => \nr3_gg[8]_i_4_n_0\
    );
\nr3_gg[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_gg_2(5),
      I1 => nr3_gg_1(5),
      O => \nr3_gg[8]_i_5_n_0\
    );
\nr3_gg_1[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[12]_i_2_n_5\,
      I1 => p_1_in7_in(10),
      O => \nr3_gg_1[12]_i_2_n_0\
    );
\nr3_gg_1[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[12]_i_2_n_6\,
      I1 => p_1_in7_in(9),
      O => \nr3_gg_1[12]_i_3_n_0\
    );
\nr3_gg_1[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[9]_i_2_n_7\,
      I1 => p_1_in7_in(4),
      O => \nr3_gg_1[4]_i_2_n_0\
    );
\nr3_gg_1[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[5]_i_2_n_4\,
      I1 => p_1_in7_in(3),
      O => \nr3_gg_1[4]_i_3_n_0\
    );
\nr3_gg_1[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[5]_i_2_n_5\,
      I1 => p_1_in7_in(2),
      O => \nr3_gg_1[4]_i_4_n_0\
    );
\nr3_gg_1[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[12]_i_2_n_7\,
      I1 => p_1_in7_in(8),
      O => \nr3_gg_1[8]_i_2_n_0\
    );
\nr3_gg_1[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[9]_i_2_n_4\,
      I1 => p_1_in7_in(7),
      O => \nr3_gg_1[8]_i_3_n_0\
    );
\nr3_gg_1[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[9]_i_2_n_5\,
      I1 => p_1_in7_in(6),
      O => \nr3_gg_1[8]_i_4_n_0\
    );
\nr3_gg_1[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[9]_i_2_n_6\,
      I1 => p_1_in7_in(5),
      O => \nr3_gg_1[8]_i_5_n_0\
    );
\nr3_gg_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_10(10),
      Q => nr3_gg_1(10)
    );
\nr3_gg_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_10(11),
      Q => nr3_gg_1(11)
    );
\nr3_gg_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_10(12),
      Q => nr3_gg_1(12)
    );
\nr3_gg_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr3_gg_1_reg[8]_i_1_n_0\,
      CO(3) => nr3_gg_10(12),
      CO(2) => \NLW_nr3_gg_1_reg[12]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \nr3_gg_1_reg[12]_i_1_n_2\,
      CO(0) => \nr3_gg_1_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \nr2_gg_1_reg[12]_i_2_n_5\,
      DI(0) => \nr2_gg_1_reg[12]_i_2_n_6\,
      O(3) => \NLW_nr3_gg_1_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => nr3_gg_10(11 downto 9),
      S(3) => '1',
      S(2) => \nr2_gg_1_reg[12]_i_2_n_0\,
      S(1) => \nr3_gg_1[12]_i_2_n_0\,
      S(0) => \nr3_gg_1[12]_i_3_n_0\
    );
\nr3_gg_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_10(1),
      Q => nr3_gg_1(1)
    );
\nr3_gg_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_10(2),
      Q => nr3_gg_1(2)
    );
\nr3_gg_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_10(3),
      Q => nr3_gg_1(3)
    );
\nr3_gg_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_10(4),
      Q => nr3_gg_1(4)
    );
\nr3_gg_1_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr3_gg_1_reg[4]_i_1_n_0\,
      CO(2) => \nr3_gg_1_reg[4]_i_1_n_1\,
      CO(1) => \nr3_gg_1_reg[4]_i_1_n_2\,
      CO(0) => \nr3_gg_1_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr2_gg_1_reg[9]_i_2_n_7\,
      DI(2) => \nr2_gg_1_reg[5]_i_2_n_4\,
      DI(1) => \nr2_gg_1_reg[5]_i_2_n_5\,
      DI(0) => '0',
      O(3 downto 0) => nr3_gg_10(4 downto 1),
      S(3) => \nr3_gg_1[4]_i_2_n_0\,
      S(2) => \nr3_gg_1[4]_i_3_n_0\,
      S(1) => \nr3_gg_1[4]_i_4_n_0\,
      S(0) => \nr2_gg_1_reg[5]_i_2_n_6\
    );
\nr3_gg_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_10(5),
      Q => nr3_gg_1(5)
    );
\nr3_gg_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_10(6),
      Q => nr3_gg_1(6)
    );
\nr3_gg_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_10(7),
      Q => nr3_gg_1(7)
    );
\nr3_gg_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_10(8),
      Q => nr3_gg_1(8)
    );
\nr3_gg_1_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr3_gg_1_reg[4]_i_1_n_0\,
      CO(3) => \nr3_gg_1_reg[8]_i_1_n_0\,
      CO(2) => \nr3_gg_1_reg[8]_i_1_n_1\,
      CO(1) => \nr3_gg_1_reg[8]_i_1_n_2\,
      CO(0) => \nr3_gg_1_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr2_gg_1_reg[12]_i_2_n_7\,
      DI(2) => \nr2_gg_1_reg[9]_i_2_n_4\,
      DI(1) => \nr2_gg_1_reg[9]_i_2_n_5\,
      DI(0) => \nr2_gg_1_reg[9]_i_2_n_6\,
      O(3 downto 0) => nr3_gg_10(8 downto 5),
      S(3) => \nr3_gg_1[8]_i_2_n_0\,
      S(2) => \nr3_gg_1[8]_i_3_n_0\,
      S(1) => \nr3_gg_1[8]_i_4_n_0\,
      S(0) => \nr3_gg_1[8]_i_5_n_0\
    );
\nr3_gg_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_10(9),
      Q => nr3_gg_1(9)
    );
\nr3_gg_2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_20(8),
      I1 => p13(8),
      O => \nr3_gg_2[11]_i_2_n_0\
    );
\nr3_gg_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_20(3),
      I1 => p13(3),
      O => \nr3_gg_2[3]_i_2_n_0\
    );
\nr3_gg_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_20(2),
      I1 => p13(2),
      O => \nr3_gg_2[3]_i_3_n_0\
    );
\nr3_gg_2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_20(1),
      I1 => p13(1),
      O => \nr3_gg_2[3]_i_4_n_0\
    );
\nr3_gg_2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_20(0),
      I1 => p13(0),
      O => \nr3_gg_2[3]_i_5_n_0\
    );
\nr3_gg_2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_20(7),
      I1 => p13(7),
      O => \nr3_gg_2[7]_i_2_n_0\
    );
\nr3_gg_2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_20(6),
      I1 => p13(6),
      O => \nr3_gg_2[7]_i_3_n_0\
    );
\nr3_gg_2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_20(5),
      I1 => p13(5),
      O => \nr3_gg_2[7]_i_4_n_0\
    );
\nr3_gg_2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr1_rb_20(4),
      I1 => p13(4),
      O => \nr3_gg_2[7]_i_5_n_0\
    );
\nr3_gg_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_20(0),
      Q => nr4_gg_2(0)
    );
\nr3_gg_2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_20(10),
      Q => nr4_gg_2(10)
    );
\nr3_gg_2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_20(11),
      Q => nr4_gg_2(11)
    );
\nr3_gg_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr3_gg_2_reg[7]_i_1_n_0\,
      CO(3) => nr3_gg_20(11),
      CO(2) => \NLW_nr3_gg_2_reg[11]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \nr3_gg_2_reg[11]_i_1_n_2\,
      CO(0) => \nr3_gg_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => nr1_rb_20(8),
      O(3) => \NLW_nr3_gg_2_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => nr3_gg_20(10 downto 8),
      S(3) => '1',
      S(2 downto 1) => nr1_rb_20(10 downto 9),
      S(0) => \nr3_gg_2[11]_i_2_n_0\
    );
\nr3_gg_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_20(1),
      Q => nr4_gg_2(1)
    );
\nr3_gg_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_20(2),
      Q => nr4_gg_2(2)
    );
\nr3_gg_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_20(3),
      Q => nr4_gg_2(3)
    );
\nr3_gg_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr3_gg_2_reg[3]_i_1_n_0\,
      CO(2) => \nr3_gg_2_reg[3]_i_1_n_1\,
      CO(1) => \nr3_gg_2_reg[3]_i_1_n_2\,
      CO(0) => \nr3_gg_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nr1_rb_20(3 downto 0),
      O(3 downto 0) => nr3_gg_20(3 downto 0),
      S(3) => \nr3_gg_2[3]_i_2_n_0\,
      S(2) => \nr3_gg_2[3]_i_3_n_0\,
      S(1) => \nr3_gg_2[3]_i_4_n_0\,
      S(0) => \nr3_gg_2[3]_i_5_n_0\
    );
\nr3_gg_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_20(4),
      Q => nr4_gg_2(4)
    );
\nr3_gg_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_20(5),
      Q => nr4_gg_2(5)
    );
\nr3_gg_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_20(6),
      Q => nr4_gg_2(6)
    );
\nr3_gg_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_20(7),
      Q => nr4_gg_2(7)
    );
\nr3_gg_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr3_gg_2_reg[3]_i_1_n_0\,
      CO(3) => \nr3_gg_2_reg[7]_i_1_n_0\,
      CO(2) => \nr3_gg_2_reg[7]_i_1_n_1\,
      CO(1) => \nr3_gg_2_reg[7]_i_1_n_2\,
      CO(0) => \nr3_gg_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nr1_rb_20(7 downto 4),
      O(3 downto 0) => nr3_gg_20(7 downto 4),
      S(3) => \nr3_gg_2[7]_i_2_n_0\,
      S(2) => \nr3_gg_2[7]_i_3_n_0\,
      S(1) => \nr3_gg_2[7]_i_4_n_0\,
      S(0) => \nr3_gg_2[7]_i_5_n_0\
    );
\nr3_gg_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_20(8),
      Q => nr4_gg_2(8)
    );
\nr3_gg_2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg_20(9),
      Q => nr4_gg_2(9)
    );
\nr3_gg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg0(10),
      Q => data6(6)
    );
\nr3_gg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg0(11),
      Q => data6(7)
    );
\nr3_gg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg0(12),
      Q => data6(8)
    );
\nr3_gg_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr3_gg_reg[8]_i_1_n_0\,
      CO(3) => \NLW_nr3_gg_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \nr3_gg_reg[12]_i_1_n_1\,
      CO(1) => \nr3_gg_reg[12]_i_1_n_2\,
      CO(0) => \nr3_gg_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => nr4_gg_2(11 downto 9),
      O(3 downto 0) => nr3_gg0(12 downto 9),
      S(3) => nr3_gg_1(12),
      S(2) => \nr3_gg[12]_i_2_n_0\,
      S(1) => \nr3_gg[12]_i_3_n_0\,
      S(0) => \nr3_gg[12]_i_4_n_0\
    );
\nr3_gg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg0(4),
      Q => data6(0)
    );
\nr3_gg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr3_gg_reg[4]_i_1_n_0\,
      CO(2) => \nr3_gg_reg[4]_i_1_n_1\,
      CO(1) => \nr3_gg_reg[4]_i_1_n_2\,
      CO(0) => \nr3_gg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nr4_gg_2(4 downto 1),
      O(3) => nr3_gg0(4),
      O(2 downto 0) => \NLW_nr3_gg_reg[4]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \nr3_gg[4]_i_2_n_0\,
      S(2) => \nr3_gg[4]_i_3_n_0\,
      S(1) => \nr3_gg[4]_i_4_n_0\,
      S(0) => \nr3_gg[4]_i_5_n_0\
    );
\nr3_gg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg0(5),
      Q => data6(1)
    );
\nr3_gg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg0(6),
      Q => data6(2)
    );
\nr3_gg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg0(7),
      Q => data6(3)
    );
\nr3_gg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg0(8),
      Q => data6(4)
    );
\nr3_gg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr3_gg_reg[4]_i_1_n_0\,
      CO(3) => \nr3_gg_reg[8]_i_1_n_0\,
      CO(2) => \nr3_gg_reg[8]_i_1_n_1\,
      CO(1) => \nr3_gg_reg[8]_i_1_n_2\,
      CO(0) => \nr3_gg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nr4_gg_2(8 downto 5),
      O(3 downto 0) => nr3_gg0(8 downto 5),
      S(3) => \nr3_gg[8]_i_2_n_0\,
      S(2) => \nr3_gg[8]_i_3_n_0\,
      S(1) => \nr3_gg[8]_i_4_n_0\,
      S(0) => \nr3_gg[8]_i_5_n_0\
    );
\nr3_gg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_gg0(9),
      Q => data6(5)
    );
\nr3_rb[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_rb_2(10),
      I1 => nr3_rb_1(10),
      O => \nr3_rb[12]_i_2_n_0\
    );
\nr3_rb[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_rb_2(9),
      I1 => nr3_rb_1(9),
      O => \nr3_rb[12]_i_3_n_0\
    );
\nr3_rb[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_rb_2(4),
      I1 => nr3_rb_1(4),
      O => \nr3_rb[4]_i_2_n_0\
    );
\nr3_rb[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_rb_2(3),
      I1 => nr3_rb_1(3),
      O => \nr3_rb[4]_i_3_n_0\
    );
\nr3_rb[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_rb_2(2),
      I1 => nr3_rb_1(2),
      O => \nr3_rb[4]_i_4_n_0\
    );
\nr3_rb[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_rb_2(1),
      I1 => nr3_rb_1(1),
      O => \nr3_rb[4]_i_5_n_0\
    );
\nr3_rb[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_rb_2(8),
      I1 => nr3_rb_1(8),
      O => \nr3_rb[8]_i_2_n_0\
    );
\nr3_rb[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_rb_2(7),
      I1 => nr3_rb_1(7),
      O => \nr3_rb[8]_i_3_n_0\
    );
\nr3_rb[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_rb_2(6),
      I1 => nr3_rb_1(6),
      O => \nr3_rb[8]_i_4_n_0\
    );
\nr3_rb[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_rb_2(5),
      I1 => nr3_rb_1(5),
      O => \nr3_rb[8]_i_5_n_0\
    );
\nr3_rb_1[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[12]_i_2_n_5\,
      I1 => p_1_in7_in(10),
      O => \nr3_rb_1[12]_i_2_n_0\
    );
\nr3_rb_1[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[12]_i_2_n_6\,
      I1 => p_1_in7_in(9),
      O => \nr3_rb_1[12]_i_3_n_0\
    );
\nr3_rb_1[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[9]_i_2_n_7\,
      I1 => p_1_in7_in(4),
      O => \nr3_rb_1[4]_i_2_n_0\
    );
\nr3_rb_1[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[5]_i_2_n_4\,
      I1 => p_1_in7_in(3),
      O => \nr3_rb_1[4]_i_3_n_0\
    );
\nr3_rb_1[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[5]_i_2_n_5\,
      I1 => p_1_in7_in(2),
      O => \nr3_rb_1[4]_i_4_n_0\
    );
\nr3_rb_1[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[12]_i_2_n_7\,
      I1 => p_1_in7_in(8),
      O => \nr3_rb_1[8]_i_2_n_0\
    );
\nr3_rb_1[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[9]_i_2_n_4\,
      I1 => p_1_in7_in(7),
      O => \nr3_rb_1[8]_i_3_n_0\
    );
\nr3_rb_1[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[9]_i_2_n_5\,
      I1 => p_1_in7_in(6),
      O => \nr3_rb_1[8]_i_4_n_0\
    );
\nr3_rb_1[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[9]_i_2_n_6\,
      I1 => p_1_in7_in(5),
      O => \nr3_rb_1[8]_i_5_n_0\
    );
\nr3_rb_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_10(10),
      Q => nr3_rb_1(10)
    );
\nr3_rb_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_10(11),
      Q => nr3_rb_1(11)
    );
\nr3_rb_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_10(12),
      Q => nr3_rb_1(12)
    );
\nr3_rb_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr3_rb_1_reg[8]_i_1_n_0\,
      CO(3) => nr3_rb_10(12),
      CO(2) => \NLW_nr3_rb_1_reg[12]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \nr3_rb_1_reg[12]_i_1_n_2\,
      CO(0) => \nr3_rb_1_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \nr2_rb_1_reg[12]_i_2_n_5\,
      DI(0) => \nr2_rb_1_reg[12]_i_2_n_6\,
      O(3) => \NLW_nr3_rb_1_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => nr3_rb_10(11 downto 9),
      S(3) => '1',
      S(2) => \nr2_rb_1_reg[12]_i_2_n_0\,
      S(1) => \nr3_rb_1[12]_i_2_n_0\,
      S(0) => \nr3_rb_1[12]_i_3_n_0\
    );
\nr3_rb_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_10(1),
      Q => nr3_rb_1(1)
    );
\nr3_rb_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_10(2),
      Q => nr3_rb_1(2)
    );
\nr3_rb_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_10(3),
      Q => nr3_rb_1(3)
    );
\nr3_rb_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_10(4),
      Q => nr3_rb_1(4)
    );
\nr3_rb_1_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr3_rb_1_reg[4]_i_1_n_0\,
      CO(2) => \nr3_rb_1_reg[4]_i_1_n_1\,
      CO(1) => \nr3_rb_1_reg[4]_i_1_n_2\,
      CO(0) => \nr3_rb_1_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr2_rb_1_reg[9]_i_2_n_7\,
      DI(2) => \nr2_rb_1_reg[5]_i_2_n_4\,
      DI(1) => \nr2_rb_1_reg[5]_i_2_n_5\,
      DI(0) => '0',
      O(3 downto 0) => nr3_rb_10(4 downto 1),
      S(3) => \nr3_rb_1[4]_i_2_n_0\,
      S(2) => \nr3_rb_1[4]_i_3_n_0\,
      S(1) => \nr3_rb_1[4]_i_4_n_0\,
      S(0) => \nr2_rb_1_reg[5]_i_2_n_6\
    );
\nr3_rb_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_10(5),
      Q => nr3_rb_1(5)
    );
\nr3_rb_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_10(6),
      Q => nr3_rb_1(6)
    );
\nr3_rb_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_10(7),
      Q => nr3_rb_1(7)
    );
\nr3_rb_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_10(8),
      Q => nr3_rb_1(8)
    );
\nr3_rb_1_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr3_rb_1_reg[4]_i_1_n_0\,
      CO(3) => \nr3_rb_1_reg[8]_i_1_n_0\,
      CO(2) => \nr3_rb_1_reg[8]_i_1_n_1\,
      CO(1) => \nr3_rb_1_reg[8]_i_1_n_2\,
      CO(0) => \nr3_rb_1_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr2_rb_1_reg[12]_i_2_n_7\,
      DI(2) => \nr2_rb_1_reg[9]_i_2_n_4\,
      DI(1) => \nr2_rb_1_reg[9]_i_2_n_5\,
      DI(0) => \nr2_rb_1_reg[9]_i_2_n_6\,
      O(3 downto 0) => nr3_rb_10(8 downto 5),
      S(3) => \nr3_rb_1[8]_i_2_n_0\,
      S(2) => \nr3_rb_1[8]_i_3_n_0\,
      S(1) => \nr3_rb_1[8]_i_4_n_0\,
      S(0) => \nr3_rb_1[8]_i_5_n_0\
    );
\nr3_rb_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_10(9),
      Q => nr3_rb_1(9)
    );
\nr3_rb_2[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => p_0_in4_in(7),
      I2 => p_0_in3_in(7),
      O => \nr3_rb_2[10]_i_2_n_0\
    );
\nr3_rb_2[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => p_1_in5_in(6),
      I1 => \nr3_rb_2[10]_i_6_n_0\,
      I2 => p_0_in3_in(6),
      I3 => p_0_in4_in(6),
      I4 => p_0_in2_in(6),
      O => \nr3_rb_2[10]_i_3_n_0\
    );
\nr3_rb_2[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \nr3_rb_2[10]_i_7_n_0\,
      I1 => p_1_in5_in(7),
      I2 => p_0_in3_in(7),
      I3 => p_0_in4_in(7),
      I4 => p_0_in2_in(7),
      O => \nr3_rb_2[10]_i_4_n_0\
    );
\nr3_rb_2[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr3_rb_2[10]_i_3_n_0\,
      I1 => p_0_in3_in(7),
      I2 => p_0_in4_in(7),
      I3 => p_0_in2_in(7),
      I4 => p_1_in5_in(7),
      I5 => \nr3_rb_2[10]_i_7_n_0\,
      O => \nr3_rb_2[10]_i_5_n_0\
    );
\nr3_rb_2[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in3_in(5),
      I1 => p_0_in2_in(5),
      I2 => p_0_in4_in(5),
      O => \nr3_rb_2[10]_i_6_n_0\
    );
\nr3_rb_2[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_0_in3_in(6),
      I2 => p_0_in2_in(6),
      O => \nr3_rb_2[10]_i_7_n_0\
    );
\nr3_rb_2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => p_1_in5_in(1),
      I1 => \nr4_rb_3[3]_i_4_n_0\,
      I2 => p_0_in3_in(1),
      I3 => p_0_in4_in(1),
      I4 => p_0_in2_in(1),
      O => \nr3_rb_2[3]_i_2_n_0\
    );
\nr3_rb_2[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \nr4_rb_3[3]_i_4_n_0\,
      I1 => p_1_in5_in(1),
      I2 => p_0_in2_in(1),
      I3 => p_0_in4_in(1),
      I4 => p_0_in3_in(1),
      O => \nr3_rb_2[3]_i_3_n_0\
    );
\nr3_rb_2[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in3_in(0),
      I1 => p_0_in4_in(0),
      I2 => p_0_in2_in(0),
      I3 => p_1_in5_in(0),
      O => \nr3_rb_2[3]_i_4_n_0\
    );
\nr3_rb_2[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr3_rb_2[3]_i_2_n_0\,
      I1 => p_0_in3_in(2),
      I2 => p_0_in4_in(2),
      I3 => p_0_in2_in(2),
      I4 => p_1_in5_in(2),
      I5 => \nr3_rb_2[7]_i_13_n_0\,
      O => \nr3_rb_2[3]_i_5_n_0\
    );
\nr3_rb_2[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \nr3_rb_2[3]_i_9_n_0\,
      I1 => p_1_in5_in(1),
      I2 => p_0_in2_in(0),
      I3 => p_0_in4_in(0),
      I4 => p_0_in3_in(0),
      I5 => p_1_in5_in(0),
      O => \nr3_rb_2[3]_i_6_n_0\
    );
\nr3_rb_2[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \nr3_rb_2[3]_i_4_n_0\,
      I1 => \p55_reg_n_0_[0]\,
      I2 => \p15_reg_n_0_[0]\,
      I3 => \p51_reg_n_0_[0]\,
      O => \nr3_rb_2[3]_i_7_n_0\
    );
\nr3_rb_2[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p51_reg_n_0_[0]\,
      I1 => \p55_reg_n_0_[0]\,
      I2 => \p15_reg_n_0_[0]\,
      I3 => \p11_reg_n_0_[0]\,
      O => \nr3_rb_2[3]_i_8_n_0\
    );
\nr3_rb_2[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in2_in(1),
      I1 => p_0_in4_in(1),
      I2 => p_0_in3_in(1),
      O => \nr3_rb_2[3]_i_9_n_0\
    );
\nr3_rb_2[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_0_in3_in(4),
      I2 => p_0_in2_in(4),
      O => \nr3_rb_2[7]_i_10_n_0\
    );
\nr3_rb_2[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_0_in2_in(3),
      I2 => p_0_in3_in(3),
      O => \nr3_rb_2[7]_i_11_n_0\
    );
\nr3_rb_2[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_0_in3_in(2),
      I2 => p_0_in2_in(2),
      O => \nr3_rb_2[7]_i_12_n_0\
    );
\nr3_rb_2[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in4_in(1),
      I1 => p_0_in2_in(1),
      I2 => p_0_in3_in(1),
      O => \nr3_rb_2[7]_i_13_n_0\
    );
\nr3_rb_2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => p_1_in5_in(5),
      I1 => \nr3_rb_2[7]_i_10_n_0\,
      I2 => p_0_in3_in(5),
      I3 => p_0_in4_in(5),
      I4 => p_0_in2_in(5),
      O => \nr3_rb_2[7]_i_2_n_0\
    );
\nr3_rb_2[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => p_1_in5_in(4),
      I1 => \nr3_rb_2[7]_i_11_n_0\,
      I2 => p_0_in3_in(4),
      I3 => p_0_in4_in(4),
      I4 => p_0_in2_in(4),
      O => \nr3_rb_2[7]_i_3_n_0\
    );
\nr3_rb_2[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => p_1_in5_in(3),
      I1 => \nr3_rb_2[7]_i_12_n_0\,
      I2 => p_0_in3_in(3),
      I3 => p_0_in4_in(3),
      I4 => p_0_in2_in(3),
      O => \nr3_rb_2[7]_i_4_n_0\
    );
\nr3_rb_2[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => p_1_in5_in(2),
      I1 => \nr3_rb_2[7]_i_13_n_0\,
      I2 => p_0_in3_in(2),
      I3 => p_0_in4_in(2),
      I4 => p_0_in2_in(2),
      O => \nr3_rb_2[7]_i_5_n_0\
    );
\nr3_rb_2[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr3_rb_2[7]_i_2_n_0\,
      I1 => p_0_in3_in(6),
      I2 => p_0_in4_in(6),
      I3 => p_0_in2_in(6),
      I4 => p_1_in5_in(6),
      I5 => \nr3_rb_2[10]_i_6_n_0\,
      O => \nr3_rb_2[7]_i_6_n_0\
    );
\nr3_rb_2[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr3_rb_2[7]_i_3_n_0\,
      I1 => p_0_in3_in(5),
      I2 => p_0_in4_in(5),
      I3 => p_0_in2_in(5),
      I4 => p_1_in5_in(5),
      I5 => \nr3_rb_2[7]_i_10_n_0\,
      O => \nr3_rb_2[7]_i_7_n_0\
    );
\nr3_rb_2[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr3_rb_2[7]_i_4_n_0\,
      I1 => p_0_in3_in(4),
      I2 => p_0_in4_in(4),
      I3 => p_0_in2_in(4),
      I4 => p_1_in5_in(4),
      I5 => \nr3_rb_2[7]_i_11_n_0\,
      O => \nr3_rb_2[7]_i_8_n_0\
    );
\nr3_rb_2[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr3_rb_2[7]_i_5_n_0\,
      I1 => p_0_in3_in(3),
      I2 => p_0_in4_in(3),
      I3 => p_0_in2_in(3),
      I4 => p_1_in5_in(3),
      I5 => \nr3_rb_2[7]_i_12_n_0\,
      O => \nr3_rb_2[7]_i_9_n_0\
    );
\nr3_rb_2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_20(0),
      Q => nr4_rb_2(0)
    );
\nr3_rb_2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_20(10),
      Q => nr4_rb_2(10)
    );
\nr3_rb_2_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr3_rb_2_reg[7]_i_1_n_0\,
      CO(3) => \NLW_nr3_rb_2_reg[10]_i_1_CO_UNCONNECTED\(3),
      CO(2) => nr3_rb_20(10),
      CO(1) => \NLW_nr3_rb_2_reg[10]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \nr3_rb_2_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \nr3_rb_2[10]_i_2_n_0\,
      DI(0) => \nr3_rb_2[10]_i_3_n_0\,
      O(3 downto 2) => \NLW_nr3_rb_2_reg[10]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => nr3_rb_20(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \nr3_rb_2[10]_i_4_n_0\,
      S(0) => \nr3_rb_2[10]_i_5_n_0\
    );
\nr3_rb_2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_20(1),
      Q => nr4_rb_2(1)
    );
\nr3_rb_2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_20(2),
      Q => nr4_rb_2(2)
    );
\nr3_rb_2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_20(3),
      Q => nr4_rb_2(3)
    );
\nr3_rb_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr3_rb_2_reg[3]_i_1_n_0\,
      CO(2) => \nr3_rb_2_reg[3]_i_1_n_1\,
      CO(1) => \nr3_rb_2_reg[3]_i_1_n_2\,
      CO(0) => \nr3_rb_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr3_rb_2[3]_i_2_n_0\,
      DI(2) => \nr3_rb_2[3]_i_3_n_0\,
      DI(1) => \nr3_rb_2[3]_i_4_n_0\,
      DI(0) => \p11_reg_n_0_[0]\,
      O(3 downto 0) => nr3_rb_20(3 downto 0),
      S(3) => \nr3_rb_2[3]_i_5_n_0\,
      S(2) => \nr3_rb_2[3]_i_6_n_0\,
      S(1) => \nr3_rb_2[3]_i_7_n_0\,
      S(0) => \nr3_rb_2[3]_i_8_n_0\
    );
\nr3_rb_2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_20(4),
      Q => nr4_rb_2(4)
    );
\nr3_rb_2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_20(5),
      Q => nr4_rb_2(5)
    );
\nr3_rb_2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_20(6),
      Q => nr4_rb_2(6)
    );
\nr3_rb_2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_20(7),
      Q => nr4_rb_2(7)
    );
\nr3_rb_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr3_rb_2_reg[3]_i_1_n_0\,
      CO(3) => \nr3_rb_2_reg[7]_i_1_n_0\,
      CO(2) => \nr3_rb_2_reg[7]_i_1_n_1\,
      CO(1) => \nr3_rb_2_reg[7]_i_1_n_2\,
      CO(0) => \nr3_rb_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr3_rb_2[7]_i_2_n_0\,
      DI(2) => \nr3_rb_2[7]_i_3_n_0\,
      DI(1) => \nr3_rb_2[7]_i_4_n_0\,
      DI(0) => \nr3_rb_2[7]_i_5_n_0\,
      O(3 downto 0) => nr3_rb_20(7 downto 4),
      S(3) => \nr3_rb_2[7]_i_6_n_0\,
      S(2) => \nr3_rb_2[7]_i_7_n_0\,
      S(1) => \nr3_rb_2[7]_i_8_n_0\,
      S(0) => \nr3_rb_2[7]_i_9_n_0\
    );
\nr3_rb_2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_20(8),
      Q => nr4_rb_2(8)
    );
\nr3_rb_2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb_20(9),
      Q => nr4_rb_2(9)
    );
\nr3_rb_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb0(10),
      Q => data5(6)
    );
\nr3_rb_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb0(11),
      Q => data5(7)
    );
\nr3_rb_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb0(12),
      Q => data5(8)
    );
\nr3_rb_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr3_rb_reg[8]_i_1_n_0\,
      CO(3) => \NLW_nr3_rb_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \nr3_rb_reg[12]_i_1_n_1\,
      CO(1) => \nr3_rb_reg[12]_i_1_n_2\,
      CO(0) => \nr3_rb_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => nr4_rb_2(10 downto 9),
      O(3 downto 0) => nr3_rb0(12 downto 9),
      S(3 downto 2) => nr3_rb_1(12 downto 11),
      S(1) => \nr3_rb[12]_i_2_n_0\,
      S(0) => \nr3_rb[12]_i_3_n_0\
    );
\nr3_rb_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb0(4),
      Q => data5(0)
    );
\nr3_rb_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr3_rb_reg[4]_i_1_n_0\,
      CO(2) => \nr3_rb_reg[4]_i_1_n_1\,
      CO(1) => \nr3_rb_reg[4]_i_1_n_2\,
      CO(0) => \nr3_rb_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nr4_rb_2(4 downto 1),
      O(3) => nr3_rb0(4),
      O(2 downto 0) => \NLW_nr3_rb_reg[4]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \nr3_rb[4]_i_2_n_0\,
      S(2) => \nr3_rb[4]_i_3_n_0\,
      S(1) => \nr3_rb[4]_i_4_n_0\,
      S(0) => \nr3_rb[4]_i_5_n_0\
    );
\nr3_rb_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb0(5),
      Q => data5(1)
    );
\nr3_rb_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb0(6),
      Q => data5(2)
    );
\nr3_rb_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb0(7),
      Q => data5(3)
    );
\nr3_rb_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb0(8),
      Q => data5(4)
    );
\nr3_rb_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr3_rb_reg[4]_i_1_n_0\,
      CO(3) => \nr3_rb_reg[8]_i_1_n_0\,
      CO(2) => \nr3_rb_reg[8]_i_1_n_1\,
      CO(1) => \nr3_rb_reg[8]_i_1_n_2\,
      CO(0) => \nr3_rb_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nr4_rb_2(8 downto 5),
      O(3 downto 0) => nr3_rb0(8 downto 5),
      S(3) => \nr3_rb[8]_i_2_n_0\,
      S(2) => \nr3_rb[8]_i_3_n_0\,
      S(1) => \nr3_rb[8]_i_4_n_0\,
      S(0) => \nr3_rb[8]_i_5_n_0\
    );
\nr3_rb_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr3_rb0(9),
      Q => data5(5)
    );
\nr4_gg[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => nr4_gg_2(10),
      I1 => nr4_gg_1(10),
      O => \nr4_gg[11]_i_2_n_0\
    );
\nr4_gg[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_gg_1(9),
      I1 => nr4_gg_3(9),
      I2 => nr4_gg_2(9),
      O => \nr4_gg[11]_i_3_n_0\
    );
\nr4_gg[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_gg_1(8),
      I1 => nr4_gg_3(8),
      I2 => nr4_gg_2(8),
      O => \nr4_gg[11]_i_4_n_0\
    );
\nr4_gg[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_gg_1(7),
      I1 => nr4_gg_3(7),
      I2 => nr4_gg_2(7),
      O => \nr4_gg[11]_i_5_n_0\
    );
\nr4_gg[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => nr4_gg_2(10),
      I1 => nr4_gg_1(10),
      I2 => nr4_gg_1(11),
      I3 => nr4_gg_2(11),
      O => \nr4_gg[11]_i_6_n_0\
    );
\nr4_gg[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => nr4_gg_2(9),
      I1 => nr4_gg_3(9),
      I2 => nr4_gg_1(9),
      I3 => nr4_gg_1(10),
      I4 => nr4_gg_2(10),
      O => \nr4_gg[11]_i_7_n_0\
    );
\nr4_gg[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \nr4_gg[11]_i_4_n_0\,
      I1 => nr4_gg_3(9),
      I2 => nr4_gg_1(9),
      I3 => nr4_gg_2(9),
      O => \nr4_gg[11]_i_8_n_0\
    );
\nr4_gg[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => nr4_gg_1(8),
      I1 => nr4_gg_3(8),
      I2 => nr4_gg_2(8),
      I3 => \nr4_gg[11]_i_5_n_0\,
      O => \nr4_gg[11]_i_9_n_0\
    );
\nr4_gg[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => nr4_gg_2(11),
      I1 => nr4_gg_1(11),
      I2 => nr4_gg_1(12),
      O => \nr4_gg[12]_i_2_n_0\
    );
\nr4_gg[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => nr4_gg_1(4),
      I1 => nr4_gg_3(4),
      I2 => nr4_gg_2(4),
      I3 => \nr4_gg[7]_i_6_n_0\,
      O => \nr4_gg[7]_i_10_n_0\
    );
\nr4_gg[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_gg_1(2),
      I1 => nr4_gg_3(2),
      I2 => nr4_gg_2(2),
      O => \nr4_gg[7]_i_11_n_0\
    );
\nr4_gg[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_gg_1(1),
      I1 => nr4_gg_3(1),
      I2 => nr4_gg_2(1),
      O => \nr4_gg[7]_i_12_n_0\
    );
\nr4_gg[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => nr4_gg_3(0),
      I1 => nr4_gg_2(0),
      O => \nr4_gg[7]_i_13_n_0\
    );
\nr4_gg[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => nr4_gg_1(3),
      I1 => nr4_gg_3(3),
      I2 => nr4_gg_2(3),
      I3 => \nr4_gg[7]_i_11_n_0\,
      O => \nr4_gg[7]_i_14_n_0\
    );
\nr4_gg[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => nr4_gg_1(2),
      I1 => nr4_gg_3(2),
      I2 => nr4_gg_2(2),
      I3 => \nr4_gg[7]_i_12_n_0\,
      O => \nr4_gg[7]_i_15_n_0\
    );
\nr4_gg[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => nr4_gg_1(1),
      I1 => nr4_gg_3(1),
      I2 => nr4_gg_2(1),
      I3 => \nr4_gg[7]_i_13_n_0\,
      O => \nr4_gg[7]_i_16_n_0\
    );
\nr4_gg[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_gg_3(0),
      I1 => nr4_gg_2(0),
      O => \nr4_gg[7]_i_17_n_0\
    );
\nr4_gg[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_gg_1(6),
      I1 => nr4_gg_3(6),
      I2 => nr4_gg_2(6),
      O => \nr4_gg[7]_i_3_n_0\
    );
\nr4_gg[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_gg_1(5),
      I1 => nr4_gg_3(5),
      I2 => nr4_gg_2(5),
      O => \nr4_gg[7]_i_4_n_0\
    );
\nr4_gg[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_gg_1(4),
      I1 => nr4_gg_3(4),
      I2 => nr4_gg_2(4),
      O => \nr4_gg[7]_i_5_n_0\
    );
\nr4_gg[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_gg_1(3),
      I1 => nr4_gg_3(3),
      I2 => nr4_gg_2(3),
      O => \nr4_gg[7]_i_6_n_0\
    );
\nr4_gg[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => nr4_gg_1(7),
      I1 => nr4_gg_3(7),
      I2 => nr4_gg_2(7),
      I3 => \nr4_gg[7]_i_3_n_0\,
      O => \nr4_gg[7]_i_7_n_0\
    );
\nr4_gg[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => nr4_gg_1(6),
      I1 => nr4_gg_3(6),
      I2 => nr4_gg_2(6),
      I3 => \nr4_gg[7]_i_4_n_0\,
      O => \nr4_gg[7]_i_8_n_0\
    );
\nr4_gg[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => nr4_gg_1(5),
      I1 => nr4_gg_3(5),
      I2 => nr4_gg_2(5),
      I3 => \nr4_gg[7]_i_5_n_0\,
      O => \nr4_gg[7]_i_9_n_0\
    );
\nr4_gg_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[12]_i_2_n_6\,
      I1 => p_1_in7_in(10),
      O => \nr4_gg_1[11]_i_2_n_0\
    );
\nr4_gg_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[12]_i_2_n_7\,
      I1 => p_1_in7_in(9),
      O => \nr4_gg_1[11]_i_3_n_0\
    );
\nr4_gg_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[5]_i_2_n_4\,
      I1 => p_1_in7_in(4),
      O => \nr4_gg_1[3]_i_2_n_0\
    );
\nr4_gg_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[5]_i_2_n_5\,
      I1 => p_1_in7_in(3),
      O => \nr4_gg_1[3]_i_3_n_0\
    );
\nr4_gg_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[5]_i_2_n_6\,
      I1 => p_1_in7_in(2),
      O => \nr4_gg_1[3]_i_4_n_0\
    );
\nr4_gg_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[9]_i_2_n_4\,
      I1 => p_1_in7_in(8),
      O => \nr4_gg_1[7]_i_2_n_0\
    );
\nr4_gg_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[9]_i_2_n_5\,
      I1 => p_1_in7_in(7),
      O => \nr4_gg_1[7]_i_3_n_0\
    );
\nr4_gg_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[9]_i_2_n_6\,
      I1 => p_1_in7_in(6),
      O => \nr4_gg_1[7]_i_4_n_0\
    );
\nr4_gg_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_gg_1_reg[9]_i_2_n_7\,
      I1 => p_1_in7_in(5),
      O => \nr4_gg_1[7]_i_5_n_0\
    );
\nr4_gg_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_10(10),
      Q => nr4_gg_1(10)
    );
\nr4_gg_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_10(11),
      Q => nr4_gg_1(11)
    );
\nr4_gg_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr4_gg_1_reg[7]_i_1_n_0\,
      CO(3) => \nr4_gg_1_reg[11]_i_1_n_0\,
      CO(2) => \nr4_gg_1_reg[11]_i_1_n_1\,
      CO(1) => \nr4_gg_1_reg[11]_i_1_n_2\,
      CO(0) => \nr4_gg_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \nr2_gg_1_reg[12]_i_2_n_6\,
      DI(0) => \nr2_gg_1_reg[12]_i_2_n_7\,
      O(3 downto 0) => nr4_gg_10(11 downto 8),
      S(3) => \nr2_gg_1_reg[12]_i_2_n_0\,
      S(2) => \nr2_gg_1_reg[12]_i_2_n_5\,
      S(1) => \nr4_gg_1[11]_i_2_n_0\,
      S(0) => \nr4_gg_1[11]_i_3_n_0\
    );
\nr4_gg_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_10(12),
      Q => nr4_gg_1(12)
    );
\nr4_gg_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr4_gg_1_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_nr4_gg_1_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => nr4_gg_10(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_nr4_gg_1_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\nr4_gg_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_10(1),
      Q => nr4_gg_1(1)
    );
\nr4_gg_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_10(2),
      Q => nr4_gg_1(2)
    );
\nr4_gg_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_10(3),
      Q => nr4_gg_1(3)
    );
\nr4_gg_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr4_gg_1_reg[3]_i_1_n_0\,
      CO(2) => \nr4_gg_1_reg[3]_i_1_n_1\,
      CO(1) => \nr4_gg_1_reg[3]_i_1_n_2\,
      CO(0) => \nr4_gg_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr2_gg_1_reg[5]_i_2_n_4\,
      DI(2) => \nr2_gg_1_reg[5]_i_2_n_5\,
      DI(1) => \nr2_gg_1_reg[5]_i_2_n_6\,
      DI(0) => '0',
      O(3 downto 1) => nr4_gg_10(3 downto 1),
      O(0) => \NLW_nr4_gg_1_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \nr4_gg_1[3]_i_2_n_0\,
      S(2) => \nr4_gg_1[3]_i_3_n_0\,
      S(1) => \nr4_gg_1[3]_i_4_n_0\,
      S(0) => '0'
    );
\nr4_gg_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_10(4),
      Q => nr4_gg_1(4)
    );
\nr4_gg_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_10(5),
      Q => nr4_gg_1(5)
    );
\nr4_gg_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_10(6),
      Q => nr4_gg_1(6)
    );
\nr4_gg_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_10(7),
      Q => nr4_gg_1(7)
    );
\nr4_gg_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr4_gg_1_reg[3]_i_1_n_0\,
      CO(3) => \nr4_gg_1_reg[7]_i_1_n_0\,
      CO(2) => \nr4_gg_1_reg[7]_i_1_n_1\,
      CO(1) => \nr4_gg_1_reg[7]_i_1_n_2\,
      CO(0) => \nr4_gg_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr2_gg_1_reg[9]_i_2_n_4\,
      DI(2) => \nr2_gg_1_reg[9]_i_2_n_5\,
      DI(1) => \nr2_gg_1_reg[9]_i_2_n_6\,
      DI(0) => \nr2_gg_1_reg[9]_i_2_n_7\,
      O(3 downto 0) => nr4_gg_10(7 downto 4),
      S(3) => \nr4_gg_1[7]_i_2_n_0\,
      S(2) => \nr4_gg_1[7]_i_3_n_0\,
      S(1) => \nr4_gg_1[7]_i_4_n_0\,
      S(0) => \nr4_gg_1[7]_i_5_n_0\
    );
\nr4_gg_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_10(8),
      Q => nr4_gg_1(8)
    );
\nr4_gg_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_10(9),
      Q => nr4_gg_1(9)
    );
\nr4_gg_3[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => p13(3),
      I1 => \nr1_rb_2[3]_i_2_n_0\,
      I2 => p_0_in0_in(2),
      I3 => p_10_in(3),
      I4 => p_0_in1_in(2),
      O => \nr4_gg_3[3]_i_2_n_0\
    );
\nr4_gg_3[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \nr1_rb_2[3]_i_2_n_0\,
      I1 => p13(3),
      I2 => p_0_in1_in(2),
      I3 => p_10_in(3),
      I4 => p_0_in0_in(2),
      O => \nr4_gg_3[3]_i_3_n_0\
    );
\nr4_gg_3[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in0_in(1),
      I1 => p_10_in(2),
      I2 => p_0_in1_in(1),
      I3 => p13(2),
      O => \nr4_gg_3[3]_i_4_n_0\
    );
\nr4_gg_3[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr4_gg_3[3]_i_2_n_0\,
      I1 => p_0_in0_in(3),
      I2 => p_10_in(4),
      I3 => p_0_in1_in(3),
      I4 => p13(4),
      I5 => \nr1_rb_2[7]_i_5_n_0\,
      O => \nr4_gg_3[3]_i_5_n_0\
    );
\nr4_gg_3[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \nr4_gg_3[3]_i_9_n_0\,
      I1 => p13(3),
      I2 => p13(2),
      I3 => p_0_in1_in(1),
      I4 => p_10_in(2),
      I5 => p_0_in0_in(1),
      O => \nr4_gg_3[3]_i_6_n_0\
    );
\nr4_gg_3[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => p13(2),
      I1 => \nr1_rb_2[3]_i_3_n_0\,
      I2 => p_10_in(1),
      I3 => p_0_in1_in(0),
      I4 => p_0_in0_in(0),
      O => \nr4_gg_3[3]_i_7_n_0\
    );
\nr4_gg_3[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in0_in(0),
      I1 => p_10_in(1),
      I2 => p_0_in1_in(0),
      I3 => p13(1),
      O => \nr4_gg_3[3]_i_8_n_0\
    );
\nr4_gg_3[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => p_10_in(3),
      I2 => p_0_in0_in(2),
      O => \nr4_gg_3[3]_i_9_n_0\
    );
\nr4_gg_3[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => p13(7),
      I1 => \nr1_rb_2[7]_i_2_n_0\,
      I2 => p_0_in0_in(6),
      I3 => p_10_in(7),
      I4 => p_0_in1_in(6),
      O => \nr4_gg_3[7]_i_2_n_0\
    );
\nr4_gg_3[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => p13(6),
      I1 => \nr1_rb_2[7]_i_3_n_0\,
      I2 => p_0_in0_in(5),
      I3 => p_10_in(6),
      I4 => p_0_in1_in(5),
      O => \nr4_gg_3[7]_i_3_n_0\
    );
\nr4_gg_3[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => p13(5),
      I1 => \nr1_rb_2[7]_i_4_n_0\,
      I2 => p_0_in0_in(4),
      I3 => p_10_in(5),
      I4 => p_0_in1_in(4),
      O => \nr4_gg_3[7]_i_4_n_0\
    );
\nr4_gg_3[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => p13(4),
      I1 => \nr1_rb_2[7]_i_5_n_0\,
      I2 => p_0_in0_in(3),
      I3 => p_10_in(4),
      I4 => p_0_in1_in(3),
      O => \nr4_gg_3[7]_i_5_n_0\
    );
\nr4_gg_3[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr4_gg_3[7]_i_2_n_0\,
      I1 => p_0_in0_in(7),
      I2 => p_10_in(8),
      I3 => p_0_in1_in(7),
      I4 => p13(8),
      I5 => \nr1_rb_2[10]_i_2_n_0\,
      O => \nr4_gg_3[7]_i_6_n_0\
    );
\nr4_gg_3[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr4_gg_3[7]_i_3_n_0\,
      I1 => p_0_in0_in(6),
      I2 => p_10_in(7),
      I3 => p_0_in1_in(6),
      I4 => p13(7),
      I5 => \nr1_rb_2[7]_i_2_n_0\,
      O => \nr4_gg_3[7]_i_7_n_0\
    );
\nr4_gg_3[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr4_gg_3[7]_i_4_n_0\,
      I1 => p_0_in0_in(5),
      I2 => p_10_in(6),
      I3 => p_0_in1_in(5),
      I4 => p13(6),
      I5 => \nr1_rb_2[7]_i_3_n_0\,
      O => \nr4_gg_3[7]_i_8_n_0\
    );
\nr4_gg_3[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr4_gg_3[7]_i_5_n_0\,
      I1 => p_0_in0_in(4),
      I2 => p_10_in(5),
      I3 => p_0_in1_in(4),
      I4 => p13(5),
      I5 => \nr1_rb_2[7]_i_4_n_0\,
      O => \nr4_gg_3[7]_i_9_n_0\
    );
\nr4_gg_3[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => p13(8),
      I1 => \nr1_rb_2[10]_i_2_n_0\,
      I2 => p_0_in0_in(7),
      I3 => p_10_in(8),
      I4 => p_0_in1_in(7),
      O => \nr4_gg_3[9]_i_2_n_0\
    );
\nr4_gg_3[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \nr1_rb_2[10]_i_2_n_0\,
      I1 => p13(8),
      I2 => p_10_in(8),
      I3 => p_0_in1_in(7),
      I4 => p_0_in0_in(7),
      O => \nr4_gg_3[9]_i_3_n_0\
    );
\nr4_gg_3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_30(0),
      Q => nr4_gg_3(0)
    );
\nr4_gg_3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_30(1),
      Q => nr4_gg_3(1)
    );
\nr4_gg_3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_30(2),
      Q => nr4_gg_3(2)
    );
\nr4_gg_3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_30(3),
      Q => nr4_gg_3(3)
    );
\nr4_gg_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr4_gg_3_reg[3]_i_1_n_0\,
      CO(2) => \nr4_gg_3_reg[3]_i_1_n_1\,
      CO(1) => \nr4_gg_3_reg[3]_i_1_n_2\,
      CO(0) => \nr4_gg_3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr4_gg_3[3]_i_2_n_0\,
      DI(2) => \nr4_gg_3[3]_i_3_n_0\,
      DI(1) => \nr4_gg_3[3]_i_4_n_0\,
      DI(0) => p13(1),
      O(3 downto 0) => nr4_gg_30(3 downto 0),
      S(3) => \nr4_gg_3[3]_i_5_n_0\,
      S(2) => \nr4_gg_3[3]_i_6_n_0\,
      S(1) => \nr4_gg_3[3]_i_7_n_0\,
      S(0) => \nr4_gg_3[3]_i_8_n_0\
    );
\nr4_gg_3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_30(4),
      Q => nr4_gg_3(4)
    );
\nr4_gg_3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_30(5),
      Q => nr4_gg_3(5)
    );
\nr4_gg_3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_30(6),
      Q => nr4_gg_3(6)
    );
\nr4_gg_3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_30(7),
      Q => nr4_gg_3(7)
    );
\nr4_gg_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr4_gg_3_reg[3]_i_1_n_0\,
      CO(3) => \nr4_gg_3_reg[7]_i_1_n_0\,
      CO(2) => \nr4_gg_3_reg[7]_i_1_n_1\,
      CO(1) => \nr4_gg_3_reg[7]_i_1_n_2\,
      CO(0) => \nr4_gg_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr4_gg_3[7]_i_2_n_0\,
      DI(2) => \nr4_gg_3[7]_i_3_n_0\,
      DI(1) => \nr4_gg_3[7]_i_4_n_0\,
      DI(0) => \nr4_gg_3[7]_i_5_n_0\,
      O(3 downto 0) => nr4_gg_30(7 downto 4),
      S(3) => \nr4_gg_3[7]_i_6_n_0\,
      S(2) => \nr4_gg_3[7]_i_7_n_0\,
      S(1) => \nr4_gg_3[7]_i_8_n_0\,
      S(0) => \nr4_gg_3[7]_i_9_n_0\
    );
\nr4_gg_3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_30(8),
      Q => nr4_gg_3(8)
    );
\nr4_gg_3_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg_30(9),
      Q => nr4_gg_3(9)
    );
\nr4_gg_3_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr4_gg_3_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_nr4_gg_3_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nr4_gg_30(9),
      CO(0) => \NLW_nr4_gg_3_reg[9]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \nr4_gg_3[9]_i_2_n_0\,
      O(3 downto 1) => \NLW_nr4_gg_3_reg[9]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => nr4_gg_30(8),
      S(3 downto 1) => B"001",
      S(0) => \nr4_gg_3[9]_i_3_n_0\
    );
\nr4_gg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg0(10),
      Q => data8(6)
    );
\nr4_gg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg0(11),
      Q => data8(7)
    );
\nr4_gg_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr4_gg_reg[7]_i_1_n_0\,
      CO(3) => \nr4_gg_reg[11]_i_1_n_0\,
      CO(2) => \nr4_gg_reg[11]_i_1_n_1\,
      CO(1) => \nr4_gg_reg[11]_i_1_n_2\,
      CO(0) => \nr4_gg_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr4_gg[11]_i_2_n_0\,
      DI(2) => \nr4_gg[11]_i_3_n_0\,
      DI(1) => \nr4_gg[11]_i_4_n_0\,
      DI(0) => \nr4_gg[11]_i_5_n_0\,
      O(3 downto 0) => nr4_gg0(11 downto 8),
      S(3) => \nr4_gg[11]_i_6_n_0\,
      S(2) => \nr4_gg[11]_i_7_n_0\,
      S(1) => \nr4_gg[11]_i_8_n_0\,
      S(0) => \nr4_gg[11]_i_9_n_0\
    );
\nr4_gg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg0(12),
      Q => data8(8)
    );
\nr4_gg_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr4_gg_reg[11]_i_1_n_0\,
      CO(3 downto 0) => \NLW_nr4_gg_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_nr4_gg_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => nr4_gg0(12),
      S(3 downto 1) => B"000",
      S(0) => \nr4_gg[12]_i_2_n_0\
    );
\nr4_gg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg0(4),
      Q => data8(0)
    );
\nr4_gg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg0(5),
      Q => data8(1)
    );
\nr4_gg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg0(6),
      Q => data8(2)
    );
\nr4_gg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg0(7),
      Q => data8(3)
    );
\nr4_gg_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr4_gg_reg[7]_i_2_n_0\,
      CO(3) => \nr4_gg_reg[7]_i_1_n_0\,
      CO(2) => \nr4_gg_reg[7]_i_1_n_1\,
      CO(1) => \nr4_gg_reg[7]_i_1_n_2\,
      CO(0) => \nr4_gg_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr4_gg[7]_i_3_n_0\,
      DI(2) => \nr4_gg[7]_i_4_n_0\,
      DI(1) => \nr4_gg[7]_i_5_n_0\,
      DI(0) => \nr4_gg[7]_i_6_n_0\,
      O(3 downto 0) => nr4_gg0(7 downto 4),
      S(3) => \nr4_gg[7]_i_7_n_0\,
      S(2) => \nr4_gg[7]_i_8_n_0\,
      S(1) => \nr4_gg[7]_i_9_n_0\,
      S(0) => \nr4_gg[7]_i_10_n_0\
    );
\nr4_gg_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr4_gg_reg[7]_i_2_n_0\,
      CO(2) => \nr4_gg_reg[7]_i_2_n_1\,
      CO(1) => \nr4_gg_reg[7]_i_2_n_2\,
      CO(0) => \nr4_gg_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \nr4_gg[7]_i_11_n_0\,
      DI(2) => \nr4_gg[7]_i_12_n_0\,
      DI(1) => \nr4_gg[7]_i_13_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_nr4_gg_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \nr4_gg[7]_i_14_n_0\,
      S(2) => \nr4_gg[7]_i_15_n_0\,
      S(1) => \nr4_gg[7]_i_16_n_0\,
      S(0) => \nr4_gg[7]_i_17_n_0\
    );
\nr4_gg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg0(8),
      Q => data8(4)
    );
\nr4_gg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_gg0(9),
      Q => data8(5)
    );
\nr4_rb[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_rb_1(9),
      I1 => nr4_rb_3(9),
      I2 => nr4_rb_2(9),
      O => \nr4_rb[11]_i_2_n_0\
    );
\nr4_rb[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_rb_1(8),
      I1 => nr4_rb_3(8),
      I2 => nr4_rb_2(8),
      O => \nr4_rb[11]_i_3_n_0\
    );
\nr4_rb[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_rb_1(7),
      I1 => nr4_rb_3(7),
      I2 => nr4_rb_2(7),
      O => \nr4_rb[11]_i_4_n_0\
    );
\nr4_rb[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => nr4_rb_2(10),
      I1 => nr4_rb_1(10),
      I2 => nr4_rb_1(11),
      O => \nr4_rb[11]_i_5_n_0\
    );
\nr4_rb[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => nr4_rb_2(9),
      I1 => nr4_rb_3(9),
      I2 => nr4_rb_1(9),
      I3 => nr4_rb_1(10),
      I4 => nr4_rb_2(10),
      O => \nr4_rb[11]_i_6_n_0\
    );
\nr4_rb[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \nr4_rb[11]_i_3_n_0\,
      I1 => nr4_rb_3(9),
      I2 => nr4_rb_1(9),
      I3 => nr4_rb_2(9),
      O => \nr4_rb[11]_i_7_n_0\
    );
\nr4_rb[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => nr4_rb_1(8),
      I1 => nr4_rb_3(8),
      I2 => nr4_rb_2(8),
      I3 => \nr4_rb[11]_i_4_n_0\,
      O => \nr4_rb[11]_i_8_n_0\
    );
\nr4_rb[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => nr4_rb_1(4),
      I1 => nr4_rb_3(4),
      I2 => nr4_rb_2(4),
      I3 => \nr4_rb[7]_i_6_n_0\,
      O => \nr4_rb[7]_i_10_n_0\
    );
\nr4_rb[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_rb_1(2),
      I1 => nr4_rb_3(2),
      I2 => nr4_rb_2(2),
      O => \nr4_rb[7]_i_11_n_0\
    );
\nr4_rb[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_rb_1(1),
      I1 => nr4_rb_3(1),
      I2 => nr4_rb_2(1),
      O => \nr4_rb[7]_i_12_n_0\
    );
\nr4_rb[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => nr4_rb_3(0),
      I1 => nr4_rb_2(0),
      O => \nr4_rb[7]_i_13_n_0\
    );
\nr4_rb[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => nr4_rb_1(3),
      I1 => nr4_rb_3(3),
      I2 => nr4_rb_2(3),
      I3 => \nr4_rb[7]_i_11_n_0\,
      O => \nr4_rb[7]_i_14_n_0\
    );
\nr4_rb[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => nr4_rb_1(2),
      I1 => nr4_rb_3(2),
      I2 => nr4_rb_2(2),
      I3 => \nr4_rb[7]_i_12_n_0\,
      O => \nr4_rb[7]_i_15_n_0\
    );
\nr4_rb[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => nr4_rb_1(1),
      I1 => nr4_rb_3(1),
      I2 => nr4_rb_2(1),
      I3 => \nr4_rb[7]_i_13_n_0\,
      O => \nr4_rb[7]_i_16_n_0\
    );
\nr4_rb[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => nr4_rb_3(0),
      I1 => nr4_rb_2(0),
      O => \nr4_rb[7]_i_17_n_0\
    );
\nr4_rb[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_rb_1(6),
      I1 => nr4_rb_3(6),
      I2 => nr4_rb_2(6),
      O => \nr4_rb[7]_i_3_n_0\
    );
\nr4_rb[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_rb_1(5),
      I1 => nr4_rb_3(5),
      I2 => nr4_rb_2(5),
      O => \nr4_rb[7]_i_4_n_0\
    );
\nr4_rb[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_rb_1(4),
      I1 => nr4_rb_3(4),
      I2 => nr4_rb_2(4),
      O => \nr4_rb[7]_i_5_n_0\
    );
\nr4_rb[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => nr4_rb_1(3),
      I1 => nr4_rb_3(3),
      I2 => nr4_rb_2(3),
      O => \nr4_rb[7]_i_6_n_0\
    );
\nr4_rb[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => nr4_rb_1(7),
      I1 => nr4_rb_3(7),
      I2 => nr4_rb_2(7),
      I3 => \nr4_rb[7]_i_3_n_0\,
      O => \nr4_rb[7]_i_7_n_0\
    );
\nr4_rb[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => nr4_rb_1(6),
      I1 => nr4_rb_3(6),
      I2 => nr4_rb_2(6),
      I3 => \nr4_rb[7]_i_4_n_0\,
      O => \nr4_rb[7]_i_8_n_0\
    );
\nr4_rb[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => nr4_rb_1(5),
      I1 => nr4_rb_3(5),
      I2 => nr4_rb_2(5),
      I3 => \nr4_rb[7]_i_5_n_0\,
      O => \nr4_rb[7]_i_9_n_0\
    );
\nr4_rb_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[12]_i_2_n_6\,
      I1 => p_1_in7_in(10),
      O => \nr4_rb_1[11]_i_2_n_0\
    );
\nr4_rb_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[12]_i_2_n_7\,
      I1 => p_1_in7_in(9),
      O => \nr4_rb_1[11]_i_3_n_0\
    );
\nr4_rb_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[5]_i_2_n_4\,
      I1 => p_1_in7_in(4),
      O => \nr4_rb_1[3]_i_2_n_0\
    );
\nr4_rb_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[5]_i_2_n_5\,
      I1 => p_1_in7_in(3),
      O => \nr4_rb_1[3]_i_3_n_0\
    );
\nr4_rb_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[5]_i_2_n_6\,
      I1 => p_1_in7_in(2),
      O => \nr4_rb_1[3]_i_4_n_0\
    );
\nr4_rb_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[9]_i_2_n_4\,
      I1 => p_1_in7_in(8),
      O => \nr4_rb_1[7]_i_2_n_0\
    );
\nr4_rb_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[9]_i_2_n_5\,
      I1 => p_1_in7_in(7),
      O => \nr4_rb_1[7]_i_3_n_0\
    );
\nr4_rb_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[9]_i_2_n_6\,
      I1 => p_1_in7_in(6),
      O => \nr4_rb_1[7]_i_4_n_0\
    );
\nr4_rb_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \nr2_rb_1_reg[9]_i_2_n_7\,
      I1 => p_1_in7_in(5),
      O => \nr4_rb_1[7]_i_5_n_0\
    );
\nr4_rb_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_10(10),
      Q => nr4_rb_1(10)
    );
\nr4_rb_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_10(11),
      Q => nr4_rb_1(11)
    );
\nr4_rb_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr4_rb_1_reg[7]_i_1_n_0\,
      CO(3) => \nr4_rb_1_reg[11]_i_1_n_0\,
      CO(2) => \nr4_rb_1_reg[11]_i_1_n_1\,
      CO(1) => \nr4_rb_1_reg[11]_i_1_n_2\,
      CO(0) => \nr4_rb_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \nr2_rb_1_reg[12]_i_2_n_6\,
      DI(0) => \nr2_rb_1_reg[12]_i_2_n_7\,
      O(3 downto 0) => nr4_rb_10(11 downto 8),
      S(3) => \nr2_rb_1_reg[12]_i_2_n_0\,
      S(2) => \nr2_rb_1_reg[12]_i_2_n_5\,
      S(1) => \nr4_rb_1[11]_i_2_n_0\,
      S(0) => \nr4_rb_1[11]_i_3_n_0\
    );
\nr4_rb_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_10(12),
      Q => nr4_rb_1(12)
    );
\nr4_rb_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr4_rb_1_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_nr4_rb_1_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => nr4_rb_10(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_nr4_rb_1_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\nr4_rb_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_10(1),
      Q => nr4_rb_1(1)
    );
\nr4_rb_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_10(2),
      Q => nr4_rb_1(2)
    );
\nr4_rb_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_10(3),
      Q => nr4_rb_1(3)
    );
\nr4_rb_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr4_rb_1_reg[3]_i_1_n_0\,
      CO(2) => \nr4_rb_1_reg[3]_i_1_n_1\,
      CO(1) => \nr4_rb_1_reg[3]_i_1_n_2\,
      CO(0) => \nr4_rb_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr2_rb_1_reg[5]_i_2_n_4\,
      DI(2) => \nr2_rb_1_reg[5]_i_2_n_5\,
      DI(1) => \nr2_rb_1_reg[5]_i_2_n_6\,
      DI(0) => '0',
      O(3 downto 1) => nr4_rb_10(3 downto 1),
      O(0) => \NLW_nr4_rb_1_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \nr4_rb_1[3]_i_2_n_0\,
      S(2) => \nr4_rb_1[3]_i_3_n_0\,
      S(1) => \nr4_rb_1[3]_i_4_n_0\,
      S(0) => '0'
    );
\nr4_rb_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_10(4),
      Q => nr4_rb_1(4)
    );
\nr4_rb_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_10(5),
      Q => nr4_rb_1(5)
    );
\nr4_rb_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_10(6),
      Q => nr4_rb_1(6)
    );
\nr4_rb_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_10(7),
      Q => nr4_rb_1(7)
    );
\nr4_rb_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr4_rb_1_reg[3]_i_1_n_0\,
      CO(3) => \nr4_rb_1_reg[7]_i_1_n_0\,
      CO(2) => \nr4_rb_1_reg[7]_i_1_n_1\,
      CO(1) => \nr4_rb_1_reg[7]_i_1_n_2\,
      CO(0) => \nr4_rb_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr2_rb_1_reg[9]_i_2_n_4\,
      DI(2) => \nr2_rb_1_reg[9]_i_2_n_5\,
      DI(1) => \nr2_rb_1_reg[9]_i_2_n_6\,
      DI(0) => \nr2_rb_1_reg[9]_i_2_n_7\,
      O(3 downto 0) => nr4_rb_10(7 downto 4),
      S(3) => \nr4_rb_1[7]_i_2_n_0\,
      S(2) => \nr4_rb_1[7]_i_3_n_0\,
      S(1) => \nr4_rb_1[7]_i_4_n_0\,
      S(0) => \nr4_rb_1[7]_i_5_n_0\
    );
\nr4_rb_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_10(8),
      Q => nr4_rb_1(8)
    );
\nr4_rb_1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_10(9),
      Q => nr4_rb_1(9)
    );
\nr4_rb_3[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => p_1_in5_in(2),
      I1 => \nr3_rb_2[7]_i_13_n_0\,
      I2 => p_0_in3_in(2),
      I3 => p_0_in2_in(2),
      I4 => p_0_in4_in(2),
      O => \nr4_rb_3[3]_i_2_n_0\
    );
\nr4_rb_3[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \nr3_rb_2[7]_i_13_n_0\,
      I1 => p_1_in5_in(2),
      I2 => p_0_in4_in(2),
      I3 => p_0_in2_in(2),
      I4 => p_0_in3_in(2),
      O => \nr4_rb_3[3]_i_3_n_0\
    );
\nr4_rb_3[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_0_in3_in(0),
      I2 => p_0_in4_in(0),
      O => \nr4_rb_3[3]_i_4_n_0\
    );
\nr4_rb_3[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr4_rb_3[3]_i_2_n_0\,
      I1 => p_0_in3_in(3),
      I2 => p_0_in2_in(3),
      I3 => p_0_in4_in(3),
      I4 => p_1_in5_in(3),
      I5 => \nr3_rb_2[7]_i_12_n_0\,
      O => \nr4_rb_3[3]_i_5_n_0\
    );
\nr4_rb_3[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \nr4_rb_3[3]_i_9_n_0\,
      I1 => p_1_in5_in(2),
      I2 => p_1_in5_in(1),
      I3 => p_0_in4_in(1),
      I4 => p_0_in2_in(1),
      I5 => p_0_in3_in(1),
      O => \nr4_rb_3[3]_i_6_n_0\
    );
\nr4_rb_3[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_1_in5_in(1),
      I1 => p_0_in4_in(1),
      I2 => p_0_in2_in(1),
      I3 => p_0_in3_in(1),
      I4 => \nr4_rb_3[3]_i_4_n_0\,
      O => \nr4_rb_3[3]_i_7_n_0\
    );
\nr4_rb_3[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in3_in(0),
      I1 => p_0_in2_in(0),
      I2 => p_0_in4_in(0),
      I3 => p_1_in5_in(0),
      O => \nr4_rb_3[3]_i_8_n_0\
    );
\nr4_rb_3[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_0_in2_in(2),
      I2 => p_0_in3_in(2),
      O => \nr4_rb_3[3]_i_9_n_0\
    );
\nr4_rb_3[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_0_in2_in(6),
      I2 => p_0_in3_in(6),
      I3 => \nr3_rb_2[10]_i_6_n_0\,
      I4 => p_1_in5_in(6),
      O => \nr4_rb_3[7]_i_2_n_0\
    );
\nr4_rb_3[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => p_0_in4_in(5),
      I1 => p_0_in2_in(5),
      I2 => p_0_in3_in(5),
      I3 => \nr3_rb_2[7]_i_10_n_0\,
      I4 => p_1_in5_in(5),
      O => \nr4_rb_3[7]_i_3_n_0\
    );
\nr4_rb_3[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_0_in2_in(4),
      I2 => p_0_in3_in(4),
      I3 => \nr3_rb_2[7]_i_11_n_0\,
      I4 => p_1_in5_in(4),
      O => \nr4_rb_3[7]_i_4_n_0\
    );
\nr4_rb_3[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => p_0_in4_in(3),
      I1 => p_0_in2_in(3),
      I2 => p_0_in3_in(3),
      I3 => \nr3_rb_2[7]_i_12_n_0\,
      I4 => p_1_in5_in(3),
      O => \nr4_rb_3[7]_i_5_n_0\
    );
\nr4_rb_3[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr4_rb_3[7]_i_2_n_0\,
      I1 => p_0_in3_in(7),
      I2 => p_0_in2_in(7),
      I3 => p_0_in4_in(7),
      I4 => p_1_in5_in(7),
      I5 => \nr3_rb_2[10]_i_7_n_0\,
      O => \nr4_rb_3[7]_i_6_n_0\
    );
\nr4_rb_3[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr4_rb_3[7]_i_3_n_0\,
      I1 => p_0_in3_in(6),
      I2 => p_0_in2_in(6),
      I3 => p_0_in4_in(6),
      I4 => p_1_in5_in(6),
      I5 => \nr3_rb_2[10]_i_6_n_0\,
      O => \nr4_rb_3[7]_i_7_n_0\
    );
\nr4_rb_3[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr4_rb_3[7]_i_4_n_0\,
      I1 => p_0_in3_in(5),
      I2 => p_0_in2_in(5),
      I3 => p_0_in4_in(5),
      I4 => p_1_in5_in(5),
      I5 => \nr3_rb_2[7]_i_10_n_0\,
      O => \nr4_rb_3[7]_i_8_n_0\
    );
\nr4_rb_3[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \nr4_rb_3[7]_i_5_n_0\,
      I1 => p_0_in3_in(4),
      I2 => p_0_in2_in(4),
      I3 => p_0_in4_in(4),
      I4 => p_1_in5_in(4),
      I5 => \nr3_rb_2[7]_i_11_n_0\,
      O => \nr4_rb_3[7]_i_9_n_0\
    );
\nr4_rb_3[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in2_in(7),
      I1 => p_0_in4_in(7),
      I2 => p_0_in3_in(7),
      O => \nr4_rb_3[9]_i_2_n_0\
    );
\nr4_rb_3[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => p_1_in5_in(7),
      I1 => \nr3_rb_2[10]_i_7_n_0\,
      I2 => p_0_in3_in(7),
      I3 => p_0_in4_in(7),
      I4 => p_0_in2_in(7),
      O => \nr4_rb_3[9]_i_3_n_0\
    );
\nr4_rb_3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_30(0),
      Q => nr4_rb_3(0)
    );
\nr4_rb_3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_30(1),
      Q => nr4_rb_3(1)
    );
\nr4_rb_3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_30(2),
      Q => nr4_rb_3(2)
    );
\nr4_rb_3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_30(3),
      Q => nr4_rb_3(3)
    );
\nr4_rb_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr4_rb_3_reg[3]_i_1_n_0\,
      CO(2) => \nr4_rb_3_reg[3]_i_1_n_1\,
      CO(1) => \nr4_rb_3_reg[3]_i_1_n_2\,
      CO(0) => \nr4_rb_3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr4_rb_3[3]_i_2_n_0\,
      DI(2) => \nr4_rb_3[3]_i_3_n_0\,
      DI(1) => \nr4_rb_3[3]_i_4_n_0\,
      DI(0) => p_1_in5_in(0),
      O(3 downto 0) => nr4_rb_30(3 downto 0),
      S(3) => \nr4_rb_3[3]_i_5_n_0\,
      S(2) => \nr4_rb_3[3]_i_6_n_0\,
      S(1) => \nr4_rb_3[3]_i_7_n_0\,
      S(0) => \nr4_rb_3[3]_i_8_n_0\
    );
\nr4_rb_3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_30(4),
      Q => nr4_rb_3(4)
    );
\nr4_rb_3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_30(5),
      Q => nr4_rb_3(5)
    );
\nr4_rb_3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_30(6),
      Q => nr4_rb_3(6)
    );
\nr4_rb_3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_30(7),
      Q => nr4_rb_3(7)
    );
\nr4_rb_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr4_rb_3_reg[3]_i_1_n_0\,
      CO(3) => \nr4_rb_3_reg[7]_i_1_n_0\,
      CO(2) => \nr4_rb_3_reg[7]_i_1_n_1\,
      CO(1) => \nr4_rb_3_reg[7]_i_1_n_2\,
      CO(0) => \nr4_rb_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr4_rb_3[7]_i_2_n_0\,
      DI(2) => \nr4_rb_3[7]_i_3_n_0\,
      DI(1) => \nr4_rb_3[7]_i_4_n_0\,
      DI(0) => \nr4_rb_3[7]_i_5_n_0\,
      O(3 downto 0) => nr4_rb_30(7 downto 4),
      S(3) => \nr4_rb_3[7]_i_6_n_0\,
      S(2) => \nr4_rb_3[7]_i_7_n_0\,
      S(1) => \nr4_rb_3[7]_i_8_n_0\,
      S(0) => \nr4_rb_3[7]_i_9_n_0\
    );
\nr4_rb_3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_30(8),
      Q => nr4_rb_3(8)
    );
\nr4_rb_3_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb_30(9),
      Q => nr4_rb_3(9)
    );
\nr4_rb_3_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr4_rb_3_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_nr4_rb_3_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => nr4_rb_30(9),
      CO(0) => \NLW_nr4_rb_3_reg[9]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \nr4_rb_3[9]_i_2_n_0\,
      O(3 downto 1) => \NLW_nr4_rb_3_reg[9]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => nr4_rb_30(8),
      S(3 downto 1) => B"001",
      S(0) => \nr4_rb_3[9]_i_3_n_0\
    );
\nr4_rb_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb0(10),
      Q => data7(6)
    );
\nr4_rb_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb0(11),
      Q => data7(7)
    );
\nr4_rb_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr4_rb_reg[7]_i_1_n_0\,
      CO(3) => \nr4_rb_reg[11]_i_1_n_0\,
      CO(2) => \nr4_rb_reg[11]_i_1_n_1\,
      CO(1) => \nr4_rb_reg[11]_i_1_n_2\,
      CO(0) => \nr4_rb_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => nr4_rb_1(11),
      DI(2) => \nr4_rb[11]_i_2_n_0\,
      DI(1) => \nr4_rb[11]_i_3_n_0\,
      DI(0) => \nr4_rb[11]_i_4_n_0\,
      O(3 downto 0) => nr4_rb0(11 downto 8),
      S(3) => \nr4_rb[11]_i_5_n_0\,
      S(2) => \nr4_rb[11]_i_6_n_0\,
      S(1) => \nr4_rb[11]_i_7_n_0\,
      S(0) => \nr4_rb[11]_i_8_n_0\
    );
\nr4_rb_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb0(12),
      Q => data7(8)
    );
\nr4_rb_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr4_rb_reg[11]_i_1_n_0\,
      CO(3 downto 0) => \NLW_nr4_rb_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_nr4_rb_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => nr4_rb0(12),
      S(3 downto 1) => B"000",
      S(0) => nr4_rb_1(12)
    );
\nr4_rb_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb0(4),
      Q => data7(0)
    );
\nr4_rb_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb0(5),
      Q => data7(1)
    );
\nr4_rb_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb0(6),
      Q => data7(2)
    );
\nr4_rb_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb0(7),
      Q => data7(3)
    );
\nr4_rb_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr4_rb_reg[7]_i_2_n_0\,
      CO(3) => \nr4_rb_reg[7]_i_1_n_0\,
      CO(2) => \nr4_rb_reg[7]_i_1_n_1\,
      CO(1) => \nr4_rb_reg[7]_i_1_n_2\,
      CO(0) => \nr4_rb_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \nr4_rb[7]_i_3_n_0\,
      DI(2) => \nr4_rb[7]_i_4_n_0\,
      DI(1) => \nr4_rb[7]_i_5_n_0\,
      DI(0) => \nr4_rb[7]_i_6_n_0\,
      O(3 downto 0) => nr4_rb0(7 downto 4),
      S(3) => \nr4_rb[7]_i_7_n_0\,
      S(2) => \nr4_rb[7]_i_8_n_0\,
      S(1) => \nr4_rb[7]_i_9_n_0\,
      S(0) => \nr4_rb[7]_i_10_n_0\
    );
\nr4_rb_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr4_rb_reg[7]_i_2_n_0\,
      CO(2) => \nr4_rb_reg[7]_i_2_n_1\,
      CO(1) => \nr4_rb_reg[7]_i_2_n_2\,
      CO(0) => \nr4_rb_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \nr4_rb[7]_i_11_n_0\,
      DI(2) => \nr4_rb[7]_i_12_n_0\,
      DI(1) => \nr4_rb[7]_i_13_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_nr4_rb_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \nr4_rb[7]_i_14_n_0\,
      S(2) => \nr4_rb[7]_i_15_n_0\,
      S(1) => \nr4_rb[7]_i_16_n_0\,
      S(0) => \nr4_rb[7]_i_17_n_0\
    );
\nr4_rb_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb0(8),
      Q => data7(4)
    );
\nr4_rb_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr4_rb0(9),
      Q => data7(5)
    );
\nr_fmt_1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^odd_pix_reg_0\,
      O => p33_fmt(0)
    );
\nr_fmt_1[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^odd_line_reg_0\,
      O => p33_fmt(1)
    );
\nr_fmt_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p33_fmt(0),
      Q => nr_fmt_1(0)
    );
\nr_fmt_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p33_fmt(1),
      Q => nr_fmt_1(1)
    );
\nr_fmt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr_fmt_1(0),
      Q => sel0(0)
    );
\nr_fmt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr_fmt_1(1),
      Q => sel0(1)
    );
odd_line_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => odd_line_reg_1,
      Q => \^odd_line_reg_0\
    );
odd_pix_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_bnr_en,
      O => odd_pix_i_2_n_0
    );
odd_pix_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => odd_pix,
      Q => \^odd_pix_reg_0\
    );
\p11_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb_1(0),
      Q => \p11_reg_n_0_[0]\
    );
\p11_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => nr1_rb_1(1),
      Q => p_1_in5_in(0)
    );
\p11_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p12(2),
      Q => p_1_in5_in(1)
    );
\p11_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p12(3),
      Q => p_1_in5_in(2)
    );
\p11_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p12(4),
      Q => p_1_in5_in(3)
    );
\p11_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p12(5),
      Q => p_1_in5_in(4)
    );
\p11_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p12(6),
      Q => p_1_in5_in(5)
    );
\p11_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p12(7),
      Q => p_1_in5_in(6)
    );
\p11_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p12(8),
      Q => p_1_in5_in(7)
    );
\p12_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p13(2),
      Q => p12(2)
    );
\p12_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p13(3),
      Q => p12(3)
    );
\p12_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p13(4),
      Q => p12(4)
    );
\p12_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p13(5),
      Q => p12(5)
    );
\p12_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p13(6),
      Q => p12(6)
    );
\p12_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p13(7),
      Q => p12(7)
    );
\p12_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p13(8),
      Q => p12(8)
    );
\p13_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p14(0),
      Q => p13(0)
    );
\p13_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p14(1),
      Q => p13(1)
    );
\p13_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p14(2),
      Q => p13(2)
    );
\p13_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p14(3),
      Q => p13(3)
    );
\p13_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p14(4),
      Q => p13(4)
    );
\p13_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p14(5),
      Q => p13(5)
    );
\p13_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p14(6),
      Q => p13(6)
    );
\p13_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p14(7),
      Q => p13(7)
    );
\p13_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p14(8),
      Q => p13(8)
    );
\p14_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \p15_reg_n_0_[0]\,
      Q => p14(0)
    );
\p14_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in2_in(0),
      Q => p14(1)
    );
\p14_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in2_in(1),
      Q => p14(2)
    );
\p14_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in2_in(2),
      Q => p14(3)
    );
\p14_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in2_in(3),
      Q => p14(4)
    );
\p14_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in2_in(4),
      Q => p14(5)
    );
\p14_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in2_in(5),
      Q => p14(6)
    );
\p14_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in2_in(6),
      Q => p14(7)
    );
\p14_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in2_in(7),
      Q => p14(8)
    );
\p15_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap3x(0),
      Q => \p15_reg_n_0_[0]\
    );
\p15_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap3x(1),
      Q => p_0_in2_in(0)
    );
\p15_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap3x(2),
      Q => p_0_in2_in(1)
    );
\p15_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap3x(3),
      Q => p_0_in2_in(2)
    );
\p15_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap3x(4),
      Q => p_0_in2_in(3)
    );
\p15_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap3x(5),
      Q => p_0_in2_in(4)
    );
\p15_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap3x(6),
      Q => p_0_in2_in(5)
    );
\p15_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap3x(7),
      Q => p_0_in2_in(6)
    );
\p15_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap3x(8),
      Q => p_0_in2_in(7)
    );
\p22_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p23(0),
      Q => p22(0)
    );
\p22_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p23(1),
      Q => p22(1)
    );
\p22_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p23(2),
      Q => p22(2)
    );
\p22_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p23(3),
      Q => p22(3)
    );
\p22_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p23(4),
      Q => p22(4)
    );
\p22_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p23(5),
      Q => p22(5)
    );
\p22_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p23(6),
      Q => p22(6)
    );
\p22_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p23(7),
      Q => p22(7)
    );
\p22_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p23(8),
      Q => p22(8)
    );
\p23_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p24(0),
      Q => p23(0)
    );
\p23_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p24(1),
      Q => p23(1)
    );
\p23_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p24(2),
      Q => p23(2)
    );
\p23_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p24(3),
      Q => p23(3)
    );
\p23_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p24(4),
      Q => p23(4)
    );
\p23_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p24(5),
      Q => p23(5)
    );
\p23_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p24(6),
      Q => p23(6)
    );
\p23_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p24(7),
      Q => p23(7)
    );
\p23_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p24(8),
      Q => p23(8)
    );
\p24_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p25(0),
      Q => p24(0)
    );
\p24_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p25(1),
      Q => p24(1)
    );
\p24_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p25(2),
      Q => p24(2)
    );
\p24_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p25(3),
      Q => p24(3)
    );
\p24_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p25(4),
      Q => p24(4)
    );
\p24_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p25(5),
      Q => p24(5)
    );
\p24_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p25(6),
      Q => p24(6)
    );
\p24_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p25(7),
      Q => p24(7)
    );
\p24_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p25(8),
      Q => p24(8)
    );
\p25_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap2x(0),
      Q => p25(0)
    );
\p25_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap2x(1),
      Q => p25(1)
    );
\p25_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap2x(2),
      Q => p25(2)
    );
\p25_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap2x(3),
      Q => p25(3)
    );
\p25_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap2x(4),
      Q => p25(4)
    );
\p25_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap2x(5),
      Q => p25(5)
    );
\p25_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap2x(6),
      Q => p25(6)
    );
\p25_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap2x(7),
      Q => p25(7)
    );
\p25_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap2x(8),
      Q => p25(8)
    );
\p33_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p34(0),
      Q => p_1_in7_in(2)
    );
\p33_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p34(1),
      Q => p_1_in7_in(3)
    );
\p33_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p34(2),
      Q => p_1_in7_in(4)
    );
\p33_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p34(3),
      Q => p_1_in7_in(5)
    );
\p33_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p34(4),
      Q => p_1_in7_in(6)
    );
\p33_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p34(5),
      Q => p_1_in7_in(7)
    );
\p33_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p34(6),
      Q => p_1_in7_in(8)
    );
\p33_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p34(7),
      Q => p_1_in7_in(9)
    );
\p33_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p34(8),
      Q => p_1_in7_in(10)
    );
\p34_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \p35_reg_n_0_[0]\,
      Q => p34(0)
    );
\p34_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in0_in(0),
      Q => p34(1)
    );
\p34_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in0_in(1),
      Q => p34(2)
    );
\p34_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in0_in(2),
      Q => p34(3)
    );
\p34_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in0_in(3),
      Q => p34(4)
    );
\p34_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in0_in(4),
      Q => p34(5)
    );
\p34_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in0_in(5),
      Q => p34(6)
    );
\p34_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in0_in(6),
      Q => p34(7)
    );
\p34_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in0_in(7),
      Q => p34(8)
    );
\p35_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap1x(0),
      Q => \p35_reg_n_0_[0]\
    );
\p35_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap1x(1),
      Q => p_0_in0_in(0)
    );
\p35_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap1x(2),
      Q => p_0_in0_in(1)
    );
\p35_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap1x(3),
      Q => p_0_in0_in(2)
    );
\p35_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap1x(4),
      Q => p_0_in0_in(3)
    );
\p35_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap1x(5),
      Q => p_0_in0_in(4)
    );
\p35_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap1x(6),
      Q => p_0_in0_in(5)
    );
\p35_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap1x(7),
      Q => p_0_in0_in(6)
    );
\p35_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => tap1x(8),
      Q => p_0_in0_in(7)
    );
\p42_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p43(0),
      Q => p42(0)
    );
\p42_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p43(1),
      Q => p42(1)
    );
\p42_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p43(2),
      Q => p42(2)
    );
\p42_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p43(3),
      Q => p42(3)
    );
\p42_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p43(4),
      Q => p42(4)
    );
\p42_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p43(5),
      Q => p42(5)
    );
\p42_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p43(6),
      Q => p42(6)
    );
\p42_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p43(7),
      Q => p42(7)
    );
\p42_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p43(8),
      Q => p42(8)
    );
\p43_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p44(0),
      Q => p43(0)
    );
\p43_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p44(1),
      Q => p43(1)
    );
\p43_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p44(2),
      Q => p43(2)
    );
\p43_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p44(3),
      Q => p43(3)
    );
\p43_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p44(4),
      Q => p43(4)
    );
\p43_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p44(5),
      Q => p43(5)
    );
\p43_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p44(6),
      Q => p43(6)
    );
\p43_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p44(7),
      Q => p43(7)
    );
\p43_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p44(8),
      Q => p43(8)
    );
\p44_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p45(0),
      Q => p44(0)
    );
\p44_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p45(1),
      Q => p44(1)
    );
\p44_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p45(2),
      Q => p44(2)
    );
\p44_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p45(3),
      Q => p44(3)
    );
\p44_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p45(4),
      Q => p44(4)
    );
\p44_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p45(5),
      Q => p44(5)
    );
\p44_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p45(6),
      Q => p44(6)
    );
\p44_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p45(7),
      Q => p44(7)
    );
\p44_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p45(8),
      Q => p44(8)
    );
\p45_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => linebuffer_n_8,
      Q => p45(0)
    );
\p45_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => linebuffer_n_7,
      Q => p45(1)
    );
\p45_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => linebuffer_n_6,
      Q => p45(2)
    );
\p45_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => linebuffer_n_5,
      Q => p45(3)
    );
\p45_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => linebuffer_n_4,
      Q => p45(4)
    );
\p45_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => linebuffer_n_3,
      Q => p45(5)
    );
\p45_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => linebuffer_n_2,
      Q => p45(6)
    );
\p45_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => linebuffer_n_1,
      Q => p45(7)
    );
\p45_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => linebuffer_n_0,
      Q => p45(8)
    );
\p51_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p52(0),
      Q => \p51_reg_n_0_[0]\
    );
\p51_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p52(1),
      Q => p_0_in3_in(0)
    );
\p51_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p52(2),
      Q => p_0_in3_in(1)
    );
\p51_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p52(3),
      Q => p_0_in3_in(2)
    );
\p51_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p52(4),
      Q => p_0_in3_in(3)
    );
\p51_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p52(5),
      Q => p_0_in3_in(4)
    );
\p51_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p52(6),
      Q => p_0_in3_in(5)
    );
\p51_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p52(7),
      Q => p_0_in3_in(6)
    );
\p51_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p52(8),
      Q => p_0_in3_in(7)
    );
\p52_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \p53_reg_n_0_[0]\,
      Q => p52(0)
    );
\p52_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in1_in(0),
      Q => p52(1)
    );
\p52_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in1_in(1),
      Q => p52(2)
    );
\p52_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in1_in(2),
      Q => p52(3)
    );
\p52_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in1_in(3),
      Q => p52(4)
    );
\p52_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in1_in(4),
      Q => p52(5)
    );
\p52_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in1_in(5),
      Q => p52(6)
    );
\p52_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in1_in(6),
      Q => p52(7)
    );
\p52_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in1_in(7),
      Q => p52(8)
    );
\p53_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p54(0),
      Q => \p53_reg_n_0_[0]\
    );
\p53_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p54(1),
      Q => p_0_in1_in(0)
    );
\p53_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p54(2),
      Q => p_0_in1_in(1)
    );
\p53_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p54(3),
      Q => p_0_in1_in(2)
    );
\p53_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p54(4),
      Q => p_0_in1_in(3)
    );
\p53_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p54(5),
      Q => p_0_in1_in(4)
    );
\p53_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p54(6),
      Q => p_0_in1_in(5)
    );
\p53_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p54(7),
      Q => p_0_in1_in(6)
    );
\p53_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p54(8),
      Q => p_0_in1_in(7)
    );
\p54_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \p55_reg_n_0_[0]\,
      Q => p54(0)
    );
\p54_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in4_in(0),
      Q => p54(1)
    );
\p54_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in4_in(1),
      Q => p54(2)
    );
\p54_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in4_in(2),
      Q => p54(3)
    );
\p54_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in4_in(3),
      Q => p54(4)
    );
\p54_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in4_in(4),
      Q => p54(5)
    );
\p54_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in4_in(5),
      Q => p54(6)
    );
\p54_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in4_in(6),
      Q => p54(7)
    );
\p54_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => p_0_in4_in(7),
      Q => p54(8)
    );
\p55_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => in_raw_r(0),
      Q => \p55_reg_n_0_[0]\
    );
\p55_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => in_raw_r(1),
      Q => p_0_in4_in(0)
    );
\p55_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => in_raw_r(2),
      Q => p_0_in4_in(1)
    );
\p55_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => in_raw_r(3),
      Q => p_0_in4_in(2)
    );
\p55_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => in_raw_r(4),
      Q => p_0_in4_in(3)
    );
\p55_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => in_raw_r(5),
      Q => p_0_in4_in(4)
    );
\p55_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => in_raw_r(6),
      Q => p_0_in4_in(5)
    );
\p55_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => in_raw_r(7),
      Q => p_0_in4_in(6)
    );
\p55_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => in_raw_r(8),
      Q => p_0_in4_in(7)
    );
prev_href_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => blc_href_o,
      Q => \^prev_href\
    );
\raw_now[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \raw_now_reg[7]_0\(3),
      I1 => p_10_in(0),
      I2 => \raw_now_reg[7]_0\(2),
      I3 => \raw_now[0]_i_2__0_n_0\,
      I4 => \raw_now_reg[7]_0\(0),
      I5 => \raw_now[0]_i_3__0_n_0\,
      O => \raw_now[0]_i_1_n_0\
    );
\raw_now[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => data6(0),
      I1 => data5(0),
      I2 => \raw_now_reg[7]_0\(1),
      I3 => data1(0),
      I4 => \raw_now[8]_i_4_n_0\,
      I5 => data2(0),
      O => \raw_now[0]_i_2__0_n_0\
    );
\raw_now[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \raw_now[0]_i_4_n_0\,
      I1 => \raw_now_reg[7]_0\(2),
      I2 => \raw_now[0]_i_5_n_0\,
      I3 => \raw_now_reg[7]_0\(1),
      I4 => p_10_in(0),
      O => \raw_now[0]_i_3__0_n_0\
    );
\raw_now[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F6FF00909000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => data7(0),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data8(0),
      O => \raw_now[0]_i_4_n_0\
    );
\raw_now[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEBEFF00828200"
    )
        port map (
      I0 => data3(0),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data4(0),
      O => \raw_now[0]_i_5_n_0\
    );
\raw_now[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \raw_now_reg[7]_0\(3),
      I1 => p_10_in(1),
      I2 => \raw_now_reg[7]_0\(2),
      I3 => \raw_now[1]_i_2__0_n_0\,
      I4 => \raw_now_reg[7]_0\(0),
      I5 => \raw_now[1]_i_3__0_n_0\,
      O => \raw_now[1]_i_1_n_0\
    );
\raw_now[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => data6(1),
      I1 => data5(1),
      I2 => \raw_now_reg[7]_0\(1),
      I3 => data1(1),
      I4 => \raw_now[8]_i_4_n_0\,
      I5 => data2(1),
      O => \raw_now[1]_i_2__0_n_0\
    );
\raw_now[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \raw_now[1]_i_4_n_0\,
      I1 => \raw_now_reg[7]_0\(2),
      I2 => \raw_now[1]_i_5_n_0\,
      I3 => \raw_now_reg[7]_0\(1),
      I4 => p_10_in(1),
      O => \raw_now[1]_i_3__0_n_0\
    );
\raw_now[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F6FF00909000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => data7(1),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data8(1),
      O => \raw_now[1]_i_4_n_0\
    );
\raw_now[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEBEFF00828200"
    )
        port map (
      I0 => data3(1),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data4(1),
      O => \raw_now[1]_i_5_n_0\
    );
\raw_now[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \raw_now_reg[7]_0\(3),
      I1 => p_10_in(2),
      I2 => \raw_now_reg[7]_0\(2),
      I3 => \raw_now[2]_i_2__0_n_0\,
      I4 => \raw_now_reg[7]_0\(0),
      I5 => \raw_now[2]_i_3__0_n_0\,
      O => \raw_now[2]_i_1_n_0\
    );
\raw_now[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => data6(2),
      I1 => data5(2),
      I2 => \raw_now_reg[7]_0\(1),
      I3 => data1(2),
      I4 => \raw_now[8]_i_4_n_0\,
      I5 => data2(2),
      O => \raw_now[2]_i_2__0_n_0\
    );
\raw_now[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \raw_now[2]_i_4_n_0\,
      I1 => \raw_now_reg[7]_0\(2),
      I2 => \raw_now[2]_i_5_n_0\,
      I3 => \raw_now_reg[7]_0\(1),
      I4 => p_10_in(2),
      O => \raw_now[2]_i_3__0_n_0\
    );
\raw_now[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F6FF00909000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => data7(2),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data8(2),
      O => \raw_now[2]_i_4_n_0\
    );
\raw_now[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEBEFF00828200"
    )
        port map (
      I0 => data3(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data4(2),
      O => \raw_now[2]_i_5_n_0\
    );
\raw_now[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \raw_now_reg[7]_0\(3),
      I1 => p_10_in(3),
      I2 => \raw_now_reg[7]_0\(2),
      I3 => \raw_now[3]_i_2__0_n_0\,
      I4 => \raw_now_reg[7]_0\(0),
      I5 => \raw_now[3]_i_3__0_n_0\,
      O => \raw_now[3]_i_1_n_0\
    );
\raw_now[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => data6(3),
      I1 => data5(3),
      I2 => \raw_now_reg[7]_0\(1),
      I3 => data1(3),
      I4 => \raw_now[8]_i_4_n_0\,
      I5 => data2(3),
      O => \raw_now[3]_i_2__0_n_0\
    );
\raw_now[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \raw_now[3]_i_4_n_0\,
      I1 => \raw_now_reg[7]_0\(2),
      I2 => \raw_now[3]_i_5_n_0\,
      I3 => \raw_now_reg[7]_0\(1),
      I4 => p_10_in(3),
      O => \raw_now[3]_i_3__0_n_0\
    );
\raw_now[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F6FF00909000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => data7(3),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data8(3),
      O => \raw_now[3]_i_4_n_0\
    );
\raw_now[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEBEFF00828200"
    )
        port map (
      I0 => data3(3),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data4(3),
      O => \raw_now[3]_i_5_n_0\
    );
\raw_now[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \raw_now_reg[7]_0\(3),
      I1 => p_10_in(4),
      I2 => \raw_now_reg[7]_0\(2),
      I3 => \raw_now[4]_i_2__0_n_0\,
      I4 => \raw_now_reg[7]_0\(0),
      I5 => \raw_now[4]_i_3__0_n_0\,
      O => \raw_now[4]_i_1_n_0\
    );
\raw_now[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => data6(4),
      I1 => data5(4),
      I2 => \raw_now_reg[7]_0\(1),
      I3 => data1(4),
      I4 => \raw_now[8]_i_4_n_0\,
      I5 => data2(4),
      O => \raw_now[4]_i_2__0_n_0\
    );
\raw_now[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \raw_now[4]_i_4_n_0\,
      I1 => \raw_now_reg[7]_0\(2),
      I2 => \raw_now[4]_i_5_n_0\,
      I3 => \raw_now_reg[7]_0\(1),
      I4 => p_10_in(4),
      O => \raw_now[4]_i_3__0_n_0\
    );
\raw_now[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F6FF00909000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => data7(4),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data8(4),
      O => \raw_now[4]_i_4_n_0\
    );
\raw_now[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEBEFF00828200"
    )
        port map (
      I0 => data3(4),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data4(4),
      O => \raw_now[4]_i_5_n_0\
    );
\raw_now[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \raw_now_reg[7]_0\(3),
      I1 => p_10_in(5),
      I2 => \raw_now_reg[7]_0\(2),
      I3 => \raw_now[5]_i_2__0_n_0\,
      I4 => \raw_now_reg[7]_0\(0),
      I5 => \raw_now[5]_i_3__0_n_0\,
      O => \raw_now[5]_i_1_n_0\
    );
\raw_now[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => data6(5),
      I1 => data5(5),
      I2 => \raw_now_reg[7]_0\(1),
      I3 => data1(5),
      I4 => \raw_now[8]_i_4_n_0\,
      I5 => data2(5),
      O => \raw_now[5]_i_2__0_n_0\
    );
\raw_now[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \raw_now[5]_i_4_n_0\,
      I1 => \raw_now_reg[7]_0\(2),
      I2 => \raw_now[5]_i_5_n_0\,
      I3 => \raw_now_reg[7]_0\(1),
      I4 => p_10_in(5),
      O => \raw_now[5]_i_3__0_n_0\
    );
\raw_now[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F6FF00909000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => data7(5),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data8(5),
      O => \raw_now[5]_i_4_n_0\
    );
\raw_now[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEBEFF00828200"
    )
        port map (
      I0 => data3(5),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data4(5),
      O => \raw_now[5]_i_5_n_0\
    );
\raw_now[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \raw_now_reg[7]_0\(3),
      I1 => p_10_in(6),
      I2 => \raw_now_reg[7]_0\(2),
      I3 => \raw_now[6]_i_2__0_n_0\,
      I4 => \raw_now_reg[7]_0\(0),
      I5 => \raw_now[6]_i_3__0_n_0\,
      O => \raw_now[6]_i_1_n_0\
    );
\raw_now[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => data6(6),
      I1 => data5(6),
      I2 => \raw_now_reg[7]_0\(1),
      I3 => data1(6),
      I4 => \raw_now[8]_i_4_n_0\,
      I5 => data2(6),
      O => \raw_now[6]_i_2__0_n_0\
    );
\raw_now[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \raw_now[6]_i_4_n_0\,
      I1 => \raw_now_reg[7]_0\(2),
      I2 => \raw_now[6]_i_5_n_0\,
      I3 => \raw_now_reg[7]_0\(1),
      I4 => p_10_in(6),
      O => \raw_now[6]_i_3__0_n_0\
    );
\raw_now[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F6FF00909000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => data7(6),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data8(6),
      O => \raw_now[6]_i_4_n_0\
    );
\raw_now[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEBEFF00828200"
    )
        port map (
      I0 => data3(6),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data4(6),
      O => \raw_now[6]_i_5_n_0\
    );
\raw_now[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \raw_now_reg[7]_0\(3),
      I1 => p_10_in(7),
      I2 => \raw_now_reg[7]_0\(2),
      I3 => \raw_now[7]_i_2__0_n_0\,
      I4 => \raw_now_reg[7]_0\(0),
      I5 => \raw_now[7]_i_3__0_n_0\,
      O => \raw_now[7]_i_1_n_0\
    );
\raw_now[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => data6(7),
      I1 => data5(7),
      I2 => \raw_now_reg[7]_0\(1),
      I3 => data1(7),
      I4 => \raw_now[8]_i_4_n_0\,
      I5 => data2(7),
      O => \raw_now[7]_i_2__0_n_0\
    );
\raw_now[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \raw_now[7]_i_4_n_0\,
      I1 => \raw_now_reg[7]_0\(2),
      I2 => \raw_now[7]_i_5_n_0\,
      I3 => \raw_now_reg[7]_0\(1),
      I4 => p_10_in(7),
      O => \raw_now[7]_i_3__0_n_0\
    );
\raw_now[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F6FF00909000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => data7(7),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data8(7),
      O => \raw_now[7]_i_4_n_0\
    );
\raw_now[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEBEFF00828200"
    )
        port map (
      I0 => data3(7),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data4(7),
      O => \raw_now[7]_i_5_n_0\
    );
\raw_now[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8DDDDCDC88888"
    )
        port map (
      I0 => \raw_now_reg[7]_0\(3),
      I1 => p_10_in(8),
      I2 => \raw_now_reg[7]_0\(2),
      I3 => \raw_now[8]_i_2__0_n_0\,
      I4 => \raw_now_reg[7]_0\(0),
      I5 => \raw_now[8]_i_3__0_n_0\,
      O => \raw_now[8]_i_1_n_0\
    );
\raw_now[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => data6(8),
      I1 => data5(8),
      I2 => \raw_now_reg[7]_0\(1),
      I3 => data1(8),
      I4 => \raw_now[8]_i_4_n_0\,
      I5 => data2(8),
      O => \raw_now[8]_i_2__0_n_0\
    );
\raw_now[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \raw_now[8]_i_5_n_0\,
      I1 => \raw_now_reg[7]_0\(2),
      I2 => \raw_now[8]_i_6_n_0\,
      I3 => \raw_now_reg[7]_0\(1),
      I4 => p_10_in(8),
      O => \raw_now[8]_i_3__0_n_0\
    );
\raw_now[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      O => \raw_now[8]_i_4_n_0\
    );
\raw_now[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6F6FF00909000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => data7(8),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data8(8),
      O => \raw_now[8]_i_5_n_0\
    );
\raw_now[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEBEBAAAA2828AA"
    )
        port map (
      I0 => data4(8),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => \raw_now_reg[7]_0\(1),
      I4 => \raw_now_reg[7]_0\(2),
      I5 => data3(8),
      O => \raw_now[8]_i_6_n_0\
    );
\raw_now_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \raw_now[0]_i_1_n_0\,
      Q => \raw_now_reg[8]_0\(0)
    );
\raw_now_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \raw_now[1]_i_1_n_0\,
      Q => \raw_now_reg[8]_0\(1)
    );
\raw_now_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \raw_now[2]_i_1_n_0\,
      Q => \raw_now_reg[8]_0\(2)
    );
\raw_now_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \raw_now[3]_i_1_n_0\,
      Q => \raw_now_reg[8]_0\(3)
    );
\raw_now_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \raw_now[4]_i_1_n_0\,
      Q => \raw_now_reg[8]_0\(4)
    );
\raw_now_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \raw_now[5]_i_1_n_0\,
      Q => \raw_now_reg[8]_0\(5)
    );
\raw_now_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \raw_now[6]_i_1_n_0\,
      Q => \raw_now_reg[8]_0\(6)
    );
\raw_now_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \raw_now[7]_i_1_n_0\,
      Q => \raw_now_reg[8]_0\(7)
    );
\raw_now_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => \raw_now[8]_i_1_n_0\,
      Q => \raw_now_reg[8]_0\(8)
    );
\vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_11\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => blc_vsync_o,
      Q => \vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_11_n_0\
    );
\vsync_dly_reg[5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_12\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_11_n_0\,
      Q => \vsync_dly_reg[5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_12_n_0\,
      R => '0'
    );
\vsync_dly_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => vsync_dly_reg_gate_n_0,
      Q => bnr_vsync
    );
vsync_dly_reg_c: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => '1',
      Q => vsync_dly_reg_c_n_0
    );
vsync_dly_reg_c_10: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => vsync_dly_reg_c_9_n_0,
      Q => vsync_dly_reg_c_10_n_0
    );
vsync_dly_reg_c_11: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => vsync_dly_reg_c_10_n_0,
      Q => vsync_dly_reg_c_11_n_0
    );
vsync_dly_reg_c_12: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => vsync_dly_reg_c_11_n_0,
      Q => vsync_dly_reg_c_12_n_0
    );
vsync_dly_reg_c_8: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => vsync_dly_reg_c_n_0,
      Q => vsync_dly_reg_c_8_n_0
    );
vsync_dly_reg_c_9: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_pix_i_2_n_0,
      D => vsync_dly_reg_c_8_n_0,
      Q => vsync_dly_reg_c_9_n_0
    );
vsync_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \vsync_dly_reg[5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_bnr_i0_vsync_dly_reg_c_12_n_0\,
      I1 => vsync_dly_reg_c_12_n_0,
      O => vsync_dly_reg_gate_n_0
    );
\vsync_reg_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bnr_vsync,
      I1 => s_bnr_en,
      I2 => blc_vsync_o,
      O => in_vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_isp_demosaic is
  port (
    prev_href : out STD_LOGIC;
    odd_line_reg_rep_0 : out STD_LOGIC;
    odd_pix_reg_rep_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 26 downto 0 );
    in_href : out STD_LOGIC;
    in_vsync : out STD_LOGIC;
    pclk : in STD_LOGIC;
    dgain_vsync_o : in STD_LOGIC;
    odd_pix : in STD_LOGIC;
    odd_line_reg_0 : in STD_LOGIC;
    odd_line_reg_rep_1 : in STD_LOGIC;
    dgain_href_o : in STD_LOGIC;
    odd_pix_reg_rep_1 : in STD_LOGIC;
    s_module_reset : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s_demosic_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_isp_demosaic : entity is "isp_demosaic";
end design_1_xil_isp_lite_0_0_isp_demosaic;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_isp_demosaic is
  signal b_now : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \b_now[0]_i_1_n_0\ : STD_LOGIC;
  signal \b_now[1]_i_1_n_0\ : STD_LOGIC;
  signal \b_now[2]_i_1_n_0\ : STD_LOGIC;
  signal \b_now[3]_i_1_n_0\ : STD_LOGIC;
  signal \b_now[3]_i_3_n_0\ : STD_LOGIC;
  signal \b_now[3]_i_4_n_0\ : STD_LOGIC;
  signal \b_now[3]_i_5_n_0\ : STD_LOGIC;
  signal \b_now[3]_i_6_n_0\ : STD_LOGIC;
  signal \b_now[4]_i_1_n_0\ : STD_LOGIC;
  signal \b_now[5]_i_1_n_0\ : STD_LOGIC;
  signal \b_now[6]_i_1_n_0\ : STD_LOGIC;
  signal \b_now[7]_i_1_n_0\ : STD_LOGIC;
  signal \b_now[7]_i_3_n_0\ : STD_LOGIC;
  signal \b_now[7]_i_4_n_0\ : STD_LOGIC;
  signal \b_now[7]_i_5_n_0\ : STD_LOGIC;
  signal \b_now[7]_i_6_n_0\ : STD_LOGIC;
  signal \b_now[8]_i_10_n_0\ : STD_LOGIC;
  signal \b_now[8]_i_11_n_0\ : STD_LOGIC;
  signal \b_now[8]_i_12_n_0\ : STD_LOGIC;
  signal \b_now[8]_i_13_n_0\ : STD_LOGIC;
  signal \b_now[8]_i_14_n_0\ : STD_LOGIC;
  signal \b_now[8]_i_15_n_0\ : STD_LOGIC;
  signal \b_now[8]_i_16_n_0\ : STD_LOGIC;
  signal \b_now[8]_i_1_n_0\ : STD_LOGIC;
  signal \b_now[8]_i_5_n_0\ : STD_LOGIC;
  signal \b_now[8]_i_6_n_0\ : STD_LOGIC;
  signal \b_now[8]_i_7_n_0\ : STD_LOGIC;
  signal \b_now[8]_i_8_n_0\ : STD_LOGIC;
  signal \b_now[8]_i_9_n_0\ : STD_LOGIC;
  signal \b_now_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \b_now_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \b_now_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \b_now_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \b_now_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \b_now_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \b_now_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \b_now_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \b_now_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \b_now_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \b_now_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \b_now_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \b_now_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \b_now_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \b_now_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \b_now_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \b_now_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \b_now_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \b_now_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \b_now_reg[8]_i_3_n_7\ : STD_LOGIC;
  signal \b_now_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \b_now_reg[8]_i_4_n_1\ : STD_LOGIC;
  signal \b_now_reg[8]_i_4_n_2\ : STD_LOGIC;
  signal \b_now_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal dm_href : STD_LOGIC;
  signal dm_vsync : STD_LOGIC;
  signal g_now : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_15_n_0\ : STD_LOGIC;
  signal \href_dly_reg[5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_16_n_0\ : STD_LOGIC;
  signal href_dly_reg_gate_n_0 : STD_LOGIC;
  signal in_raw_r : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal interpolate_G_on_R_stage10_return0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal interpolate_G_on_R_stage10_return026_out : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal interpolate_G_on_R_stage10_return2 : STD_LOGIC;
  signal interpolate_G_on_R_stage11_return0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal interpolate_G_on_R_stage11_return023_out : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal interpolate_G_on_R_stage11_return2 : STD_LOGIC;
  signal interpolate_G_on_R_stage12_return0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal interpolate_G_on_R_stage12_return019_out : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal interpolate_G_on_R_stage12_return2 : STD_LOGIC;
  signal interpolate_G_on_R_stage13_return0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal interpolate_G_on_R_stage13_return015_out : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal interpolate_G_on_R_stage13_return2 : STD_LOGIC;
  signal interpolate_G_on_R_stage14_return0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal interpolate_G_on_R_stage14_return010_out : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal interpolate_G_on_R_stage14_return2 : STD_LOGIC;
  signal interpolate_G_on_R_stage15_return0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal interpolate_G_on_R_stage15_return08_out : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal interpolate_G_on_R_stage15_return2 : STD_LOGIC;
  signal interpolate_G_on_R_stage16_return0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal interpolate_G_on_R_stage16_return06_out : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal interpolate_G_on_R_stage16_return2 : STD_LOGIC;
  signal interpolate_G_on_R_stage17_return0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal interpolate_G_on_R_stage17_return02_out : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal interpolate_G_on_R_stage17_return2 : STD_LOGIC;
  signal interpolate_G_on_R_stage1_return0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal interpolate_G_on_R_stage1_return027_out : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal interpolate_G_on_R_stage1_return2 : STD_LOGIC;
  signal interpolate_G_on_R_stage20_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal interpolate_G_on_R_stage20_return1 : STD_LOGIC;
  signal interpolate_G_on_R_stage20_return2 : STD_LOGIC;
  signal interpolate_G_on_R_stage21_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal interpolate_G_on_R_stage21_return1 : STD_LOGIC;
  signal interpolate_G_on_R_stage21_return2 : STD_LOGIC;
  signal interpolate_G_on_R_stage22_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal interpolate_G_on_R_stage22_return1 : STD_LOGIC;
  signal interpolate_G_on_R_stage22_return2 : STD_LOGIC;
  signal interpolate_G_on_R_stage23_return1 : STD_LOGIC;
  signal interpolate_G_on_R_stage23_return2 : STD_LOGIC;
  signal interpolate_G_on_R_stage2_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal interpolate_G_on_R_stage2_return1 : STD_LOGIC;
  signal interpolate_G_on_R_stage2_return2 : STD_LOGIC;
  signal interpolate_R_on_B_stage1_return : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal interpolate_R_on_G_stage10_return : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal interpolate_R_on_G_stage10_return1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal interpolate_R_on_G_stage1_return : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal linebuffer_n_27 : STD_LOGIC;
  signal linebuffer_n_28 : STD_LOGIC;
  signal linebuffer_n_29 : STD_LOGIC;
  signal linebuffer_n_30 : STD_LOGIC;
  signal linebuffer_n_31 : STD_LOGIC;
  signal linebuffer_n_32 : STD_LOGIC;
  signal linebuffer_n_33 : STD_LOGIC;
  signal linebuffer_n_34 : STD_LOGIC;
  signal linebuffer_n_35 : STD_LOGIC;
  signal odd_line_reg_n_0 : STD_LOGIC;
  signal \^odd_line_reg_rep_0\ : STD_LOGIC;
  signal odd_line_rep_i_2_n_0 : STD_LOGIC;
  signal \odd_pix_i_2__1_n_0\ : STD_LOGIC;
  signal odd_pix_reg_n_0 : STD_LOGIC;
  signal \^odd_pix_reg_rep_0\ : STD_LOGIC;
  signal \p12[0]_i_1_n_0\ : STD_LOGIC;
  signal p13 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p15 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p33_fmt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p35[8]_i_1_n_0\ : STD_LOGIC;
  signal p53 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p55 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in10_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in11_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_0_in13_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_0_in17_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_0_in20_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in3_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in6_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in7_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_0_in8_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_1_in12_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_1_in14_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_1_in16_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_1_in18_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_1_in1_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_1_in21_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_1_in22_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_1_in24_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_1_in25_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_1_in3_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_in4_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal p_1_in5_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_in7_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_in9_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \^prev_href\ : STD_LOGIC;
  signal r_now : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \r_now[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_now[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_now[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_now[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_now[3]_i_3_n_0\ : STD_LOGIC;
  signal \r_now[3]_i_4_n_0\ : STD_LOGIC;
  signal \r_now[3]_i_5_n_0\ : STD_LOGIC;
  signal \r_now[3]_i_6_n_0\ : STD_LOGIC;
  signal \r_now[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_now[5]_i_1_n_0\ : STD_LOGIC;
  signal \r_now[6]_i_1_n_0\ : STD_LOGIC;
  signal \r_now[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_now[7]_i_3_n_0\ : STD_LOGIC;
  signal \r_now[7]_i_4_n_0\ : STD_LOGIC;
  signal \r_now[7]_i_5_n_0\ : STD_LOGIC;
  signal \r_now[7]_i_6_n_0\ : STD_LOGIC;
  signal \r_now[8]_i_10_n_0\ : STD_LOGIC;
  signal \r_now[8]_i_11_n_0\ : STD_LOGIC;
  signal \r_now[8]_i_12_n_0\ : STD_LOGIC;
  signal \r_now[8]_i_13_n_0\ : STD_LOGIC;
  signal \r_now[8]_i_14_n_0\ : STD_LOGIC;
  signal \r_now[8]_i_15_n_0\ : STD_LOGIC;
  signal \r_now[8]_i_16_n_0\ : STD_LOGIC;
  signal \r_now[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_now[8]_i_5_n_0\ : STD_LOGIC;
  signal \r_now[8]_i_6_n_0\ : STD_LOGIC;
  signal \r_now[8]_i_7_n_0\ : STD_LOGIC;
  signal \r_now[8]_i_8_n_0\ : STD_LOGIC;
  signal \r_now[8]_i_9_n_0\ : STD_LOGIC;
  signal \r_now_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \r_now_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \r_now_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \r_now_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \r_now_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \r_now_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \r_now_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \r_now_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \r_now_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \r_now_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \r_now_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \r_now_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \r_now_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \r_now_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \r_now_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \r_now_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \r_now_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \r_now_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \r_now_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \r_now_reg[8]_i_3_n_7\ : STD_LOGIC;
  signal \r_now_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \r_now_reg[8]_i_4_n_1\ : STD_LOGIC;
  signal \r_now_reg[8]_i_4_n_2\ : STD_LOGIC;
  signal \r_now_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal t1_fmt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \t1_fmt[1]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g1[0]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[10]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[10]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g1[10]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g1[10]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g1[10]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g1[10]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g1[10]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g1[11]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[12]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[13]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[14]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g1[14]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g1[14]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[14]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g1[14]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g1[14]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g1[14]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g1[14]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g1[14]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g1[15]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[16]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[17]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[17]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g1[17]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g1[17]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g1[17]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g1[18]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[19]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[19]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g1[19]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g1[19]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g1[19]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g1[19]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g1[19]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g1[1]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g1[1]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g1[1]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g1[1]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g1[1]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g1[1]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g1[1]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g1[1]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g1[1]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g1[1]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g1[1]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[1]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g1[1]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g1[1]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g1[1]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g1[1]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g1[1]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g1[20]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[21]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[22]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[23]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g1[23]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g1[23]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[23]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g1[23]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g1[23]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g1[23]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g1[23]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g1[23]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g1[24]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[25]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[26]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[26]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g1[26]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g1[26]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g1[26]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g1[27]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[28]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[29]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[2]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[30]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g1[30]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g1[30]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g1[30]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g1[30]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g1[30]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g1[30]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g1[30]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g1[30]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g1[30]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g1[30]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[30]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g1[30]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g1[30]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g1[30]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g1[30]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g1[30]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g1[31]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[32]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[33]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_23_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_24_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_26_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_27_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_28_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_29_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_30_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_31_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_32_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_33_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_34_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_35_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_36_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_37_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_38_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_39_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_40_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_41_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_42_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_43_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g1[34]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g1[35]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[35]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g1[35]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g1[36]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[37]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[38]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[39]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g1[39]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g1[39]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g1[39]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g1[39]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g1[39]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g1[39]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g1[39]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g1[39]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g1[39]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g1[39]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[39]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g1[39]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g1[39]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g1[39]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g1[39]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g1[39]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g1[3]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[40]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[41]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[42]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_23_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_24_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_26_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_27_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_28_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_29_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_30_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_31_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_32_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_33_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_34_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_35_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_36_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_37_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_38_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_39_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_40_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_41_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_42_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_43_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g1[43]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g1[44]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[44]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g1[44]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g1[4]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_20_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_21_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_22_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_23_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_24_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_25_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_26_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_27_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g1[5]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g1[6]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[7]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[8]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g1[8]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g1[8]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g1[8]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g1[8]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g1[8]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g1[8]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g1[8]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g1[8]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1[8]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g1[8]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g1[8]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g1[8]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g1[8]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g1[8]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g1[9]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g1_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g1_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[10]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[10]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[10]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g1_reg[10]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g1_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[14]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g1_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g1_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g1_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g1_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[14]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[14]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[14]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[14]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g1_reg[14]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g1_reg[14]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g1_reg[14]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g1_reg[17]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g1_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g1_reg[17]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[17]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[17]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g1_reg[17]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g1_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g1_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g1_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[1]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g1_reg[1]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g1_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[26]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[30]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[30]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g1_reg[30]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g1_reg[30]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g1_reg[30]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g1_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[30]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[30]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[30]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g1_reg[30]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g1_reg[30]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g1_reg[30]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_20_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_21_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_22_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_22_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_22_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_22_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_25_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_25_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_25_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_25_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g1_reg[34]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g1_reg[35]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g1_reg[35]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g1_reg[39]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[39]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[39]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[39]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[39]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[39]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[39]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[39]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[43]_i_22_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[43]_i_22_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[43]_i_22_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[43]_i_22_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[43]_i_25_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[43]_i_25_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[43]_i_25_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[43]_i_25_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[43]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[43]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[43]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[43]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[43]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[43]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[43]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[43]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g1_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g1_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g1_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g1_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g1_reg[5]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g1_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[5]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g1_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g1_reg[5]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g1_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g1_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g1_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g1_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g1_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g1_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g1_reg[8]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[0]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[10]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[11]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[12]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[13]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[14]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[15]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[16]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[17]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[18]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[19]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[1]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[20]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[21]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[22]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[23]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[24]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[25]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[26]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[2]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[3]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[4]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[5]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[6]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[7]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[8]\ : STD_LOGIC;
  signal \t1_g1_reg_n_0_[9]\ : STD_LOGIC;
  signal \t1_g2[0]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[10]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[10]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g2[10]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g2[10]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g2[10]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g2[10]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g2[10]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g2[11]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[12]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[13]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[14]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g2[14]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g2[14]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[14]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g2[14]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g2[14]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g2[14]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g2[14]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g2[14]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g2[15]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[16]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[17]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[17]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g2[17]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g2[17]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g2[17]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g2[18]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[19]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[19]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g2[19]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g2[19]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g2[19]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g2[19]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g2[19]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g2[1]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g2[1]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g2[1]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g2[1]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g2[1]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g2[1]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g2[1]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g2[1]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g2[1]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g2[1]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g2[1]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[1]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g2[1]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g2[1]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g2[1]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g2[1]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g2[1]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g2[20]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[21]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[22]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[23]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g2[23]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g2[23]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[23]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g2[23]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g2[23]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g2[23]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g2[23]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g2[23]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g2[24]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[25]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[26]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[26]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g2[26]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g2[26]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g2[26]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g2[27]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[28]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[29]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[2]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[30]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g2[30]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g2[30]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g2[30]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g2[30]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g2[30]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g2[30]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g2[30]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g2[30]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g2[30]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g2[30]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[30]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g2[30]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g2[30]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g2[30]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g2[30]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g2[30]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g2[31]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[32]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[33]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_23_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_24_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_26_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_27_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_28_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_29_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_30_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_31_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_32_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_33_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_34_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_35_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_36_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_37_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_38_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_39_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_40_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_41_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_42_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_43_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g2[34]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g2[35]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[35]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g2[35]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g2[36]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[37]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[38]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[39]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g2[39]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g2[39]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g2[39]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g2[39]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g2[39]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g2[39]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g2[39]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g2[39]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g2[39]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g2[39]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[39]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g2[39]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g2[39]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g2[39]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g2[39]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g2[39]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g2[3]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[40]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[41]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[42]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_23_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_24_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_26_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_27_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_28_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_29_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_30_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_31_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_32_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_33_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_34_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_35_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_36_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_37_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_38_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_39_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_40_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_41_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_42_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_43_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g2[43]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g2[44]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[44]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g2[44]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g2[4]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_20_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_21_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_22_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_23_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_24_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_25_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_26_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_27_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g2[5]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g2[6]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[7]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[8]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g2[8]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g2[8]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g2[8]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g2[8]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g2[8]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g2[8]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g2[8]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g2[8]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2[8]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g2[8]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g2[8]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g2[8]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g2[8]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g2[8]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g2[9]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g2_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g2_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[10]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[10]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[10]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g2_reg[10]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g2_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[14]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g2_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g2_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g2_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g2_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[14]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[14]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[14]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[14]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g2_reg[14]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g2_reg[14]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g2_reg[14]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g2_reg[17]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g2_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g2_reg[17]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[17]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[17]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g2_reg[17]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g2_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g2_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g2_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[1]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g2_reg[1]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g2_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[26]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[30]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[30]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g2_reg[30]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g2_reg[30]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g2_reg[30]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g2_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[30]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[30]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[30]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g2_reg[30]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g2_reg[30]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g2_reg[30]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_20_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_21_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_22_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_22_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_22_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_22_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_25_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_25_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_25_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_25_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g2_reg[34]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g2_reg[35]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g2_reg[35]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g2_reg[39]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[39]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[39]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[39]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[39]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[39]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[39]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[39]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[43]_i_22_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[43]_i_22_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[43]_i_22_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[43]_i_22_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[43]_i_25_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[43]_i_25_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[43]_i_25_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[43]_i_25_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[43]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[43]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[43]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[43]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[43]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[43]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[43]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[43]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g2_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g2_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g2_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g2_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g2_reg[5]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g2_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[5]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g2_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g2_reg[5]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g2_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g2_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g2_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g2_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g2_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g2_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g2_reg[8]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[0]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[10]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[11]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[12]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[13]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[14]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[15]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[16]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[17]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[18]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[19]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[1]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[20]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[21]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[22]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[23]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[24]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[25]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[26]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[2]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[3]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[4]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[5]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[6]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[7]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[8]\ : STD_LOGIC;
  signal \t1_g2_reg_n_0_[9]\ : STD_LOGIC;
  signal \t1_g3[0]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[10]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[10]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g3[10]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g3[10]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g3[10]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g3[10]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g3[10]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g3[11]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[12]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[13]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[14]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g3[14]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g3[14]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[14]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g3[14]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g3[14]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g3[14]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g3[14]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g3[14]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g3[15]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[16]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[17]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[17]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g3[17]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g3[17]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g3[17]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g3[18]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[19]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[19]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g3[19]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g3[19]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g3[19]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g3[19]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g3[19]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g3[1]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g3[1]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g3[1]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g3[1]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g3[1]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g3[1]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g3[1]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g3[1]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g3[1]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g3[1]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g3[1]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[1]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g3[1]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g3[1]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g3[1]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g3[1]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g3[1]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g3[20]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[21]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[22]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[23]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g3[23]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g3[23]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[23]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g3[23]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g3[23]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g3[23]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g3[23]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g3[23]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g3[24]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[25]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[26]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[26]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g3[26]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g3[26]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g3[26]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g3[27]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[28]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[29]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[2]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[30]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g3[30]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g3[30]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g3[30]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g3[30]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g3[30]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g3[30]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g3[30]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g3[30]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g3[30]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g3[30]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[30]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g3[30]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g3[30]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g3[30]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g3[30]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g3[30]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g3[31]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[32]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[33]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_23_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_24_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_26_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_27_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_28_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_29_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_30_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_31_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_32_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_33_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_34_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_35_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_36_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_37_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_38_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_39_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_40_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_41_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_42_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_43_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g3[34]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g3[35]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[35]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g3[35]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g3[36]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[37]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[38]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[39]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g3[39]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g3[39]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g3[39]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g3[39]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g3[39]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g3[39]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g3[39]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g3[39]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g3[39]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g3[39]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[39]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g3[39]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g3[39]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g3[39]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g3[39]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g3[39]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g3[3]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[40]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[41]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[42]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_23_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_24_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_26_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_27_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_28_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_29_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_30_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_31_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_32_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_33_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_34_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_35_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_36_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_37_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_38_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_39_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_40_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_41_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_42_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_43_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g3[43]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g3[44]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[44]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g3[44]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g3[4]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_20_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_21_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_22_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_23_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_24_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_25_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_26_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_27_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g3[5]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g3[6]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[7]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[8]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g3[8]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g3[8]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g3[8]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g3[8]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g3[8]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g3[8]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g3[8]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g3[8]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3[8]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g3[8]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g3[8]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g3[8]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g3[8]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g3[8]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g3[9]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g3_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g3_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[10]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[10]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[10]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g3_reg[10]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g3_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[14]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g3_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g3_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g3_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g3_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[14]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[14]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[14]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[14]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g3_reg[14]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g3_reg[14]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g3_reg[14]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g3_reg[17]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g3_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g3_reg[17]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[17]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[17]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g3_reg[17]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g3_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g3_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g3_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[1]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g3_reg[1]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g3_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[26]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[30]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[30]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g3_reg[30]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g3_reg[30]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g3_reg[30]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g3_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[30]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[30]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[30]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g3_reg[30]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g3_reg[30]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g3_reg[30]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_20_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_21_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_22_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_22_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_22_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_22_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_25_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_25_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_25_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_25_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g3_reg[34]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g3_reg[35]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g3_reg[35]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g3_reg[39]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[39]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[39]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[39]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[39]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[39]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[39]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[39]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[43]_i_22_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[43]_i_22_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[43]_i_22_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[43]_i_22_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[43]_i_25_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[43]_i_25_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[43]_i_25_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[43]_i_25_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[43]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[43]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[43]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[43]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[43]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[43]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[43]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[43]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g3_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g3_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g3_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g3_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g3_reg[5]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g3_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[5]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g3_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g3_reg[5]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g3_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g3_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g3_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g3_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g3_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g3_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g3_reg[8]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[0]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[10]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[11]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[12]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[13]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[14]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[15]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[16]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[17]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[18]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[19]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[1]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[20]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[21]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[22]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[23]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[24]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[25]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[26]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[2]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[3]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[4]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[5]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[6]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[7]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[8]\ : STD_LOGIC;
  signal \t1_g3_reg_n_0_[9]\ : STD_LOGIC;
  signal \t1_g4[0]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[10]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[10]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g4[10]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g4[10]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g4[10]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g4[10]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g4[10]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g4[11]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[12]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[13]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[14]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g4[14]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g4[14]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[14]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g4[14]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g4[14]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g4[14]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g4[14]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g4[14]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g4[15]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[16]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[17]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[17]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g4[17]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g4[17]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g4[17]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g4[18]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[19]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[19]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g4[19]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g4[19]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g4[19]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g4[19]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g4[19]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g4[1]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g4[1]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g4[1]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g4[1]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g4[1]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g4[1]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g4[1]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g4[1]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g4[1]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g4[1]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g4[1]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[1]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g4[1]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g4[1]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g4[1]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g4[1]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g4[1]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g4[20]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[21]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[22]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[23]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g4[23]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g4[23]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[23]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g4[23]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g4[23]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g4[23]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g4[23]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g4[23]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g4[24]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[25]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[26]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[26]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g4[26]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g4[26]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g4[26]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g4[27]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[28]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[29]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[2]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[30]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g4[30]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g4[30]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g4[30]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g4[30]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g4[30]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g4[30]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g4[30]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g4[30]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g4[30]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g4[30]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[30]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g4[30]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g4[30]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g4[30]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g4[30]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g4[30]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g4[31]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[32]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[33]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_23_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_24_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_26_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_27_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_28_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_29_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_30_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_31_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_32_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_33_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_34_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_35_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_36_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_37_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_38_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_39_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_40_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_41_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_42_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_43_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g4[34]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g4[35]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[35]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g4[35]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g4[36]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[37]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[38]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[39]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g4[39]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g4[39]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g4[39]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g4[39]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g4[39]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g4[39]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g4[39]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g4[39]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g4[39]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g4[39]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[39]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g4[39]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g4[39]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g4[39]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g4[39]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g4[39]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g4[3]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[40]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[41]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[42]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_23_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_24_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_26_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_27_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_28_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_29_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_30_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_31_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_32_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_33_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_34_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_35_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_36_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_37_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_38_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_39_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_40_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_41_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_42_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_43_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g4[43]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g4[44]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[44]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g4[44]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g4[4]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_20_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_21_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_22_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_23_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_24_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_25_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_26_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_27_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g4[5]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g4[6]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[7]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[8]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g4[8]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g4[8]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g4[8]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g4[8]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g4[8]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g4[8]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g4[8]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g4[8]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4[8]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g4[8]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g4[8]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g4[8]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g4[8]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g4[8]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g4[9]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g4_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g4_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[10]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[10]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[10]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g4_reg[10]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g4_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[14]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g4_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g4_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g4_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g4_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[14]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[14]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[14]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[14]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g4_reg[14]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g4_reg[14]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g4_reg[14]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g4_reg[17]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g4_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g4_reg[17]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[17]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[17]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g4_reg[17]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g4_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g4_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g4_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[1]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g4_reg[1]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g4_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[26]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[30]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[30]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g4_reg[30]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g4_reg[30]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g4_reg[30]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g4_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[30]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[30]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[30]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[30]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g4_reg[30]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g4_reg[30]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g4_reg[30]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_20_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_21_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_22_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_22_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_22_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_22_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_25_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_25_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_25_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_25_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g4_reg[34]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g4_reg[35]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g4_reg[35]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g4_reg[39]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[39]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[39]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[39]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[39]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[39]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[39]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[39]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[43]_i_22_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[43]_i_22_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[43]_i_22_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[43]_i_22_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[43]_i_25_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[43]_i_25_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[43]_i_25_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[43]_i_25_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[43]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[43]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[43]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[43]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[43]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[43]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[43]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[43]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g4_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g4_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g4_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g4_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g4_reg[5]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \t1_g4_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[5]_i_3_n_4\ : STD_LOGIC;
  signal \t1_g4_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \t1_g4_reg[5]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g4_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g4_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g4_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g4_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \t1_g4_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \t1_g4_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \t1_g4_reg[8]_i_3_n_7\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[0]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[10]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[11]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[12]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[13]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[14]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[15]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[16]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[17]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[18]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[19]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[1]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[20]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[21]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[22]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[23]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[24]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[25]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[26]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[27]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[28]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[29]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[2]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[30]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[31]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[32]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[33]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[34]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[35]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[3]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[4]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[5]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[6]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[7]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[8]\ : STD_LOGIC;
  signal \t1_g4_reg_n_0_[9]\ : STD_LOGIC;
  signal \t1_g[0]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[10]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[10]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g[10]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g[10]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g[11]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[12]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[13]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[14]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[14]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g[14]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g[14]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g[14]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g[15]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[16]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[17]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[17]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g[17]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g[18]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[19]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[19]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g[19]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g[19]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g[1]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g[1]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[1]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g[1]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g[1]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g[1]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g[1]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g[1]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g[1]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g[20]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[21]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[22]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[23]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[23]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g[23]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g[23]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g[23]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g[24]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[25]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[26]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[26]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g[26]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g[27]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[28]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[29]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[2]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[30]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g[30]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[30]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g[30]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g[30]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g[30]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g[30]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g[30]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g[30]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g[31]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[32]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[33]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_20_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_21_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_22_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g[34]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g[35]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[35]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g[36]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[37]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[38]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[39]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g[39]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[39]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g[39]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g[39]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g[39]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g[39]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g[39]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g[39]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g[3]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[40]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[41]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[42]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_15_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_16_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_17_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_18_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_19_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_20_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_21_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_22_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g[43]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g[44]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[44]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g[4]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[5]_i_10_n_0\ : STD_LOGIC;
  signal \t1_g[5]_i_11_n_0\ : STD_LOGIC;
  signal \t1_g[5]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g[5]_i_13_n_0\ : STD_LOGIC;
  signal \t1_g[5]_i_14_n_0\ : STD_LOGIC;
  signal \t1_g[5]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[5]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g[5]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g[5]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g[5]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g[5]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g[5]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g[5]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g[6]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[7]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[8]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g[8]_i_3_n_0\ : STD_LOGIC;
  signal \t1_g[8]_i_4_n_0\ : STD_LOGIC;
  signal \t1_g[8]_i_5_n_0\ : STD_LOGIC;
  signal \t1_g[8]_i_6_n_0\ : STD_LOGIC;
  signal \t1_g[8]_i_7_n_0\ : STD_LOGIC;
  signal \t1_g[8]_i_8_n_0\ : STD_LOGIC;
  signal \t1_g[8]_i_9_n_0\ : STD_LOGIC;
  signal \t1_g[9]_i_1_n_0\ : STD_LOGIC;
  signal \t1_g_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g_reg[14]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g_reg[17]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g_reg[17]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g_reg[30]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g_reg[30]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g_reg[30]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g_reg[30]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g_reg[30]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g_reg[34]_i_11_n_3\ : STD_LOGIC;
  signal \t1_g_reg[34]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g_reg[34]_i_12_n_1\ : STD_LOGIC;
  signal \t1_g_reg[34]_i_12_n_2\ : STD_LOGIC;
  signal \t1_g_reg[34]_i_12_n_3\ : STD_LOGIC;
  signal \t1_g_reg[34]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g_reg[34]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g_reg[34]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g_reg[34]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g_reg[34]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g_reg[34]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g_reg[34]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g_reg[34]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g_reg[35]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g_reg[39]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g_reg[39]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g_reg[39]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g_reg[39]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g_reg[43]_i_12_n_0\ : STD_LOGIC;
  signal \t1_g_reg[43]_i_12_n_1\ : STD_LOGIC;
  signal \t1_g_reg[43]_i_12_n_2\ : STD_LOGIC;
  signal \t1_g_reg[43]_i_12_n_3\ : STD_LOGIC;
  signal \t1_g_reg[43]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g_reg[43]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g_reg[43]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g_reg[43]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \t1_g_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \t1_g_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \t1_g_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \t1_g_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \t1_g_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \t1_g_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \t1_g_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[0]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[10]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[11]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[12]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[13]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[14]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[15]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[16]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[17]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[18]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[19]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[1]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[20]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[21]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[22]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[23]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[24]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[25]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[26]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[27]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[28]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[29]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[2]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[30]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[31]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[32]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[33]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[34]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[35]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[36]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[37]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[38]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[39]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[3]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[40]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[41]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[42]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[43]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[44]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[4]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[5]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[6]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[7]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[8]\ : STD_LOGIC;
  signal \t1_g_reg_n_0_[9]\ : STD_LOGIC;
  signal t1_rb : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t1_rb1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t1_rb1[0]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb1[1]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb1[2]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb1[3]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb1[4]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb1[5]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb1[6]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb1[7]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb1[8]_i_1_n_0\ : STD_LOGIC;
  signal t1_rb2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t1_rb2[0]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb2[1]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb2[2]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb2[3]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb2[4]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb2[5]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb2[6]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb2[7]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb2[8]_i_1_n_0\ : STD_LOGIC;
  signal t1_rb3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t1_rb3[0]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb3[1]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb3[2]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb3[3]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb3[4]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb3[5]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb3[6]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb3[7]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb3[8]_i_1_n_0\ : STD_LOGIC;
  signal t1_rb4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t1_rb4[0]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb4[1]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb4[2]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb4[3]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb4[4]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb4[5]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb4[6]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb4[7]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb4[8]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb[0]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb[1]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb[2]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb[3]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb[4]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb[5]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb[6]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb[7]_i_1_n_0\ : STD_LOGIC;
  signal \t1_rb[8]_i_1_n_0\ : STD_LOGIC;
  signal t2_fmt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal t2_g : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t2_g1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t2_g1[8]_i_10_n_0\ : STD_LOGIC;
  signal \t2_g1[8]_i_11_n_0\ : STD_LOGIC;
  signal \t2_g1[8]_i_12_n_0\ : STD_LOGIC;
  signal \t2_g1[8]_i_13_n_0\ : STD_LOGIC;
  signal \t2_g1[8]_i_14_n_0\ : STD_LOGIC;
  signal \t2_g1[8]_i_15_n_0\ : STD_LOGIC;
  signal \t2_g1[8]_i_16_n_0\ : STD_LOGIC;
  signal \t2_g1[8]_i_17_n_0\ : STD_LOGIC;
  signal \t2_g1[8]_i_4_n_0\ : STD_LOGIC;
  signal \t2_g1[8]_i_5_n_0\ : STD_LOGIC;
  signal \t2_g1[8]_i_6_n_0\ : STD_LOGIC;
  signal \t2_g1[8]_i_8_n_0\ : STD_LOGIC;
  signal \t2_g1[8]_i_9_n_0\ : STD_LOGIC;
  signal \t2_g1_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \t2_g1_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \t2_g1_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \t2_g1_reg[8]_i_7_n_1\ : STD_LOGIC;
  signal \t2_g1_reg[8]_i_7_n_2\ : STD_LOGIC;
  signal \t2_g1_reg[8]_i_7_n_3\ : STD_LOGIC;
  signal t2_g2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t2_g2[8]_i_10_n_0\ : STD_LOGIC;
  signal \t2_g2[8]_i_11_n_0\ : STD_LOGIC;
  signal \t2_g2[8]_i_12_n_0\ : STD_LOGIC;
  signal \t2_g2[8]_i_13_n_0\ : STD_LOGIC;
  signal \t2_g2[8]_i_14_n_0\ : STD_LOGIC;
  signal \t2_g2[8]_i_15_n_0\ : STD_LOGIC;
  signal \t2_g2[8]_i_16_n_0\ : STD_LOGIC;
  signal \t2_g2[8]_i_17_n_0\ : STD_LOGIC;
  signal \t2_g2[8]_i_18_n_0\ : STD_LOGIC;
  signal \t2_g2[8]_i_2_n_0\ : STD_LOGIC;
  signal \t2_g2[8]_i_5_n_0\ : STD_LOGIC;
  signal \t2_g2[8]_i_6_n_0\ : STD_LOGIC;
  signal \t2_g2[8]_i_7_n_0\ : STD_LOGIC;
  signal \t2_g2[8]_i_9_n_0\ : STD_LOGIC;
  signal \t2_g2_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \t2_g2_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \t2_g2_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \t2_g2_reg[8]_i_8_n_1\ : STD_LOGIC;
  signal \t2_g2_reg[8]_i_8_n_2\ : STD_LOGIC;
  signal \t2_g2_reg[8]_i_8_n_3\ : STD_LOGIC;
  signal t2_g3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t2_g3[8]_i_10_n_0\ : STD_LOGIC;
  signal \t2_g3[8]_i_11_n_0\ : STD_LOGIC;
  signal \t2_g3[8]_i_12_n_0\ : STD_LOGIC;
  signal \t2_g3[8]_i_13_n_0\ : STD_LOGIC;
  signal \t2_g3[8]_i_14_n_0\ : STD_LOGIC;
  signal \t2_g3[8]_i_15_n_0\ : STD_LOGIC;
  signal \t2_g3[8]_i_16_n_0\ : STD_LOGIC;
  signal \t2_g3[8]_i_17_n_0\ : STD_LOGIC;
  signal \t2_g3[8]_i_4_n_0\ : STD_LOGIC;
  signal \t2_g3[8]_i_5_n_0\ : STD_LOGIC;
  signal \t2_g3[8]_i_6_n_0\ : STD_LOGIC;
  signal \t2_g3[8]_i_8_n_0\ : STD_LOGIC;
  signal \t2_g3[8]_i_9_n_0\ : STD_LOGIC;
  signal \t2_g3_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \t2_g3_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \t2_g3_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \t2_g3_reg[8]_i_7_n_1\ : STD_LOGIC;
  signal \t2_g3_reg[8]_i_7_n_2\ : STD_LOGIC;
  signal \t2_g3_reg[8]_i_7_n_3\ : STD_LOGIC;
  signal t2_g4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t2_g4[8]_i_10_n_0\ : STD_LOGIC;
  signal \t2_g4[8]_i_11_n_0\ : STD_LOGIC;
  signal \t2_g4[8]_i_12_n_0\ : STD_LOGIC;
  signal \t2_g4[8]_i_13_n_0\ : STD_LOGIC;
  signal \t2_g4[8]_i_14_n_0\ : STD_LOGIC;
  signal \t2_g4[8]_i_15_n_0\ : STD_LOGIC;
  signal \t2_g4[8]_i_16_n_0\ : STD_LOGIC;
  signal \t2_g4[8]_i_17_n_0\ : STD_LOGIC;
  signal \t2_g4[8]_i_4_n_0\ : STD_LOGIC;
  signal \t2_g4[8]_i_5_n_0\ : STD_LOGIC;
  signal \t2_g4[8]_i_6_n_0\ : STD_LOGIC;
  signal \t2_g4[8]_i_8_n_0\ : STD_LOGIC;
  signal \t2_g4[8]_i_9_n_0\ : STD_LOGIC;
  signal \t2_g4_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \t2_g4_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \t2_g4_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \t2_g4_reg[8]_i_7_n_1\ : STD_LOGIC;
  signal \t2_g4_reg[8]_i_7_n_2\ : STD_LOGIC;
  signal \t2_g4_reg[8]_i_7_n_3\ : STD_LOGIC;
  signal \t2_g[0]_i_1_n_0\ : STD_LOGIC;
  signal \t2_g[1]_i_1_n_0\ : STD_LOGIC;
  signal \t2_g[2]_i_1_n_0\ : STD_LOGIC;
  signal \t2_g[3]_i_1_n_0\ : STD_LOGIC;
  signal \t2_g[4]_i_1_n_0\ : STD_LOGIC;
  signal \t2_g[5]_i_1_n_0\ : STD_LOGIC;
  signal \t2_g[6]_i_1_n_0\ : STD_LOGIC;
  signal \t2_g[7]_i_1_n_0\ : STD_LOGIC;
  signal \t2_g[8]_i_10_n_0\ : STD_LOGIC;
  signal \t2_g[8]_i_11_n_0\ : STD_LOGIC;
  signal \t2_g[8]_i_12_n_0\ : STD_LOGIC;
  signal \t2_g[8]_i_13_n_0\ : STD_LOGIC;
  signal \t2_g[8]_i_14_n_0\ : STD_LOGIC;
  signal \t2_g[8]_i_15_n_0\ : STD_LOGIC;
  signal \t2_g[8]_i_16_n_0\ : STD_LOGIC;
  signal \t2_g[8]_i_17_n_0\ : STD_LOGIC;
  signal \t2_g[8]_i_18_n_0\ : STD_LOGIC;
  signal \t2_g[8]_i_1_n_0\ : STD_LOGIC;
  signal \t2_g[8]_i_4_n_0\ : STD_LOGIC;
  signal \t2_g[8]_i_5_n_0\ : STD_LOGIC;
  signal \t2_g[8]_i_6_n_0\ : STD_LOGIC;
  signal \t2_g[8]_i_7_n_0\ : STD_LOGIC;
  signal \t2_g[8]_i_9_n_0\ : STD_LOGIC;
  signal \t2_g_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \t2_g_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \t2_g_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \t2_g_reg[8]_i_8_n_1\ : STD_LOGIC;
  signal \t2_g_reg[8]_i_8_n_2\ : STD_LOGIC;
  signal \t2_g_reg[8]_i_8_n_3\ : STD_LOGIC;
  signal t2_rb : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t2_rb1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t2_rb2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t2_rb3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t2_rb4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t3_b[0]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[10]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[11]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[12]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[13]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[14]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[15]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[16]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[17]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[18]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[1]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[2]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[3]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[4]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[5]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[6]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[7]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[8]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b[9]_i_1_n_0\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[0]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[10]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[11]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[12]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[13]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[14]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[15]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[16]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[17]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[18]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[1]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[2]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[3]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[4]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[5]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[6]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[7]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[8]\ : STD_LOGIC;
  signal \t3_b_reg_n_0_[9]\ : STD_LOGIC;
  signal t3_fmt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal t3_g : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t3_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_10_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_11_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_12_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_13_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_14_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_15_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_16_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_20_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_21_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_22_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_23_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_24_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_25_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_26_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_27_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_28_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_29_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_30_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_31_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_32_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_33_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_34_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_35_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_5_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_6_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_7_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_8_n_0\ : STD_LOGIC;
  signal \t3_r[12]_i_9_n_0\ : STD_LOGIC;
  signal \t3_r[13]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[14]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[15]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_10_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_11_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_12_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_13_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_14_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_15_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_16_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_20_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_21_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_22_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_23_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_24_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_25_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_26_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_27_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_28_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_29_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_30_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_31_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_32_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_33_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_34_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_35_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_36_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_37_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_38_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_39_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_5_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_6_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_7_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_8_n_0\ : STD_LOGIC;
  signal \t3_r[16]_i_9_n_0\ : STD_LOGIC;
  signal \t3_r[17]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[18]_i_11_n_0\ : STD_LOGIC;
  signal \t3_r[18]_i_12_n_0\ : STD_LOGIC;
  signal \t3_r[18]_i_13_n_0\ : STD_LOGIC;
  signal \t3_r[18]_i_14_n_0\ : STD_LOGIC;
  signal \t3_r[18]_i_15_n_0\ : STD_LOGIC;
  signal \t3_r[18]_i_16_n_0\ : STD_LOGIC;
  signal \t3_r[18]_i_17_n_0\ : STD_LOGIC;
  signal \t3_r[18]_i_18_n_0\ : STD_LOGIC;
  signal \t3_r[18]_i_19_n_0\ : STD_LOGIC;
  signal \t3_r[18]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[18]_i_5_n_0\ : STD_LOGIC;
  signal \t3_r[18]_i_6_n_0\ : STD_LOGIC;
  signal \t3_r[18]_i_7_n_0\ : STD_LOGIC;
  signal \t3_r[1]_i_10_n_0\ : STD_LOGIC;
  signal \t3_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \t3_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \t3_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \t3_r[1]_i_6_n_0\ : STD_LOGIC;
  signal \t3_r[1]_i_7_n_0\ : STD_LOGIC;
  signal \t3_r[1]_i_8_n_0\ : STD_LOGIC;
  signal \t3_r[1]_i_9_n_0\ : STD_LOGIC;
  signal \t3_r[2]_i_10_n_0\ : STD_LOGIC;
  signal \t3_r[2]_i_11_n_0\ : STD_LOGIC;
  signal \t3_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \t3_r[2]_i_5_n_0\ : STD_LOGIC;
  signal \t3_r[2]_i_6_n_0\ : STD_LOGIC;
  signal \t3_r[2]_i_7_n_0\ : STD_LOGIC;
  signal \t3_r[2]_i_8_n_0\ : STD_LOGIC;
  signal \t3_r[2]_i_9_n_0\ : STD_LOGIC;
  signal \t3_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[5]_i_10_n_0\ : STD_LOGIC;
  signal \t3_r[5]_i_11_n_0\ : STD_LOGIC;
  signal \t3_r[5]_i_12_n_0\ : STD_LOGIC;
  signal \t3_r[5]_i_13_n_0\ : STD_LOGIC;
  signal \t3_r[5]_i_14_n_0\ : STD_LOGIC;
  signal \t3_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[5]_i_3_n_0\ : STD_LOGIC;
  signal \t3_r[5]_i_4_n_0\ : STD_LOGIC;
  signal \t3_r[5]_i_5_n_0\ : STD_LOGIC;
  signal \t3_r[5]_i_6_n_0\ : STD_LOGIC;
  signal \t3_r[5]_i_7_n_0\ : STD_LOGIC;
  signal \t3_r[5]_i_8_n_0\ : STD_LOGIC;
  signal \t3_r[5]_i_9_n_0\ : STD_LOGIC;
  signal \t3_r[6]_i_10_n_0\ : STD_LOGIC;
  signal \t3_r[6]_i_11_n_0\ : STD_LOGIC;
  signal \t3_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[6]_i_4_n_0\ : STD_LOGIC;
  signal \t3_r[6]_i_5_n_0\ : STD_LOGIC;
  signal \t3_r[6]_i_6_n_0\ : STD_LOGIC;
  signal \t3_r[6]_i_7_n_0\ : STD_LOGIC;
  signal \t3_r[6]_i_8_n_0\ : STD_LOGIC;
  signal \t3_r[6]_i_9_n_0\ : STD_LOGIC;
  signal \t3_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[8]_i_10_n_0\ : STD_LOGIC;
  signal \t3_r[8]_i_11_n_0\ : STD_LOGIC;
  signal \t3_r[8]_i_12_n_0\ : STD_LOGIC;
  signal \t3_r[8]_i_13_n_0\ : STD_LOGIC;
  signal \t3_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r[8]_i_5_n_0\ : STD_LOGIC;
  signal \t3_r[8]_i_6_n_0\ : STD_LOGIC;
  signal \t3_r[8]_i_7_n_0\ : STD_LOGIC;
  signal \t3_r[8]_i_8_n_0\ : STD_LOGIC;
  signal \t3_r[8]_i_9_n_0\ : STD_LOGIC;
  signal \t3_r[9]_i_1_n_0\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_17_n_0\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_17_n_1\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_17_n_2\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_17_n_3\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_18_n_0\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_18_n_1\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_18_n_2\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_18_n_3\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_19_n_0\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_19_n_1\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_19_n_2\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_19_n_3\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_4_n_1\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_4_n_2\ : STD_LOGIC;
  signal \t3_r_reg[12]_i_4_n_3\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_17_n_0\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_17_n_1\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_17_n_2\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_17_n_3\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_18_n_0\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_18_n_1\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_18_n_2\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_18_n_3\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_19_n_0\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_19_n_1\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_19_n_2\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_19_n_3\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_3_n_1\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_3_n_2\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_3_n_3\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_4_n_1\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_4_n_2\ : STD_LOGIC;
  signal \t3_r_reg[16]_i_4_n_3\ : STD_LOGIC;
  signal \t3_r_reg[18]_i_8_n_3\ : STD_LOGIC;
  signal \t3_r_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \t3_r_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \t3_r_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \t3_r_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \t3_r_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \t3_r_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \t3_r_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \t3_r_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \t3_r_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \t3_r_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \t3_r_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \t3_r_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \t3_r_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \t3_r_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \t3_r_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \t3_r_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \t3_r_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \t3_r_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \t3_r_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \t3_r_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \t3_r_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \t3_r_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \t3_r_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \t3_r_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \t3_r_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \t3_r_reg_n_0_[9]\ : STD_LOGIC;
  signal tap1x : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tap2x : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tap3x : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_16_n_0\ : STD_LOGIC;
  signal \vsync_dly_reg[5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_17_n_0\ : STD_LOGIC;
  signal vsync_dly_reg_c_13_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_14_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_15_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_16_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_17_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_n_0 : STD_LOGIC;
  signal vsync_dly_reg_gate_n_0 : STD_LOGIC;
  signal \NLW_b_now_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_b_now_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_b_now_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_b_now_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_b_now_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_now_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_now_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_now_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_now_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_now_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g1_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g1_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g1_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g1_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g1_reg[17]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g1_reg[17]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g1_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g1_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g1_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g1_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g1_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g1_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g1_reg[26]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g1_reg[26]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g1_reg[34]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g1_reg[34]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g1_reg[34]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g1_reg[34]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g1_reg[34]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g1_reg[34]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g1_reg[35]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g1_reg[35]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g1_reg[35]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g1_reg[35]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g1_reg[43]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g1_reg[43]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g1_reg[43]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g1_reg[43]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g1_reg[43]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g1_reg[43]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g1_reg[44]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g1_reg[44]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g1_reg[44]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g1_reg[44]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g1_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g1_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g1_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g1_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g2_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g2_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g2_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g2_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g2_reg[17]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g2_reg[17]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g2_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g2_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g2_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g2_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g2_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g2_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g2_reg[26]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g2_reg[26]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g2_reg[34]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g2_reg[34]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g2_reg[34]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g2_reg[34]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g2_reg[34]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g2_reg[34]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g2_reg[35]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g2_reg[35]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g2_reg[35]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g2_reg[35]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g2_reg[43]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g2_reg[43]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g2_reg[43]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g2_reg[43]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g2_reg[43]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g2_reg[43]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g2_reg[44]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g2_reg[44]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g2_reg[44]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g2_reg[44]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g2_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g2_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g2_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g2_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g3_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g3_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g3_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g3_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g3_reg[17]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g3_reg[17]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g3_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g3_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g3_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g3_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g3_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g3_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g3_reg[26]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g3_reg[26]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g3_reg[34]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g3_reg[34]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g3_reg[34]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g3_reg[34]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g3_reg[34]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g3_reg[34]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g3_reg[35]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g3_reg[35]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g3_reg[35]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g3_reg[35]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g3_reg[43]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g3_reg[43]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g3_reg[43]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g3_reg[43]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g3_reg[43]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g3_reg[43]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g3_reg[44]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g3_reg[44]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g3_reg[44]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g3_reg[44]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g3_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g3_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g3_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g3_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g4_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g4_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g4_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g4_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g4_reg[17]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g4_reg[17]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g4_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g4_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g4_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g4_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g4_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g4_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g4_reg[26]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g4_reg[26]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g4_reg[34]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g4_reg[34]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g4_reg[34]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g4_reg[34]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g4_reg[34]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g4_reg[34]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g4_reg[35]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g4_reg[35]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g4_reg[35]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g4_reg[35]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g4_reg[43]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g4_reg[43]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g4_reg[43]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g4_reg[43]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g4_reg[43]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g4_reg[43]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g4_reg[44]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g4_reg[44]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g4_reg[44]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g4_reg[44]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g4_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g4_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g4_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g4_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t1_g_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t1_g_reg[34]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g_reg[34]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g_reg[34]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g_reg[35]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g_reg[35]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g_reg[43]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g_reg[43]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g_reg[43]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g_reg[44]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t1_g_reg[44]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t1_g_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t2_g1_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_t2_g1_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_g1_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_g1_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_g1_reg[8]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_g2_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_t2_g2_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_g2_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_g2_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_g2_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_g3_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_t2_g3_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_g3_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_g3_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_g3_reg[8]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_g4_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_t2_g4_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_g4_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_g4_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_g4_reg[8]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_g_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_t2_g_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_g_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_g_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_g_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_r_reg[12]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t3_r_reg[12]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_t3_r_reg[12]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_t3_r_reg[18]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_r_reg[18]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_r_reg[18]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_r_reg[18]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_r_reg[18]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_r_reg[18]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_r_reg[18]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_r_reg[18]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_r_reg[18]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_r_reg[18]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t3_r_reg[18]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_r_reg[18]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_r_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_t3_r_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_t3_r_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_t3_r_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_r_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t3_r_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_r_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_r_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_r_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg[0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \data_reg[13]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \data_reg[14]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \data_reg[15]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \data_reg[17]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \data_reg[18]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \data_reg[19]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \data_reg[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \data_reg[20]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \data_reg[21]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \data_reg[25]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \data_reg[26]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \data_reg[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \data_reg[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \data_reg[4]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \data_reg[5]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \data_reg[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \data_reg[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \data_reg[8]_i_1\ : label is "soft_lutpair77";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_15\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg ";
  attribute srl_name : string;
  attribute srl_name of \href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_15\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_15 ";
  attribute SOFT_HLUTNM of href_reg_i_1 : label is "soft_lutpair82";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of odd_line_reg : label is "odd_line_reg";
  attribute ORIG_CELL_NAME of odd_line_reg_rep : label is "odd_line_reg";
  attribute ORIG_CELL_NAME of odd_pix_reg : label is "odd_pix_reg";
  attribute ORIG_CELL_NAME of odd_pix_reg_rep : label is "odd_pix_reg";
  attribute SOFT_HLUTNM of \t1_g1[1]_i_19\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \t1_g1[5]_i_24\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \t1_g1[5]_i_25\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \t1_g1[5]_i_26\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \t1_g1[5]_i_27\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \t1_g1[8]_i_13\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \t1_g1[8]_i_14\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \t1_g1[8]_i_15\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \t1_g1[8]_i_16\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \t1_g1[8]_i_17\ : label is "soft_lutpair145";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[10]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[10]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[14]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[14]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[17]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[17]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[19]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[1]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[1]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[23]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[26]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[26]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[30]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[30]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[34]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[34]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[34]_i_21\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[34]_i_22\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[34]_i_25\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[34]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[35]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[35]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[39]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[39]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[43]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[43]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[43]_i_21\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[43]_i_22\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[43]_i_25\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[43]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[44]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[44]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[5]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[5]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g1_reg[8]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \t1_g2[1]_i_18\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \t1_g2[1]_i_19\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \t1_g2[5]_i_20\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \t1_g2[5]_i_21\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \t1_g2[5]_i_22\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \t1_g2[5]_i_23\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \t1_g2[5]_i_24\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \t1_g2[5]_i_25\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \t1_g2[5]_i_26\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \t1_g2[5]_i_27\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \t1_g2[8]_i_12\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \t1_g2[8]_i_13\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \t1_g2[8]_i_14\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \t1_g2[8]_i_15\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \t1_g2[8]_i_16\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \t1_g2[8]_i_17\ : label is "soft_lutpair124";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[10]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[14]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[17]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[1]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[26]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[30]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[30]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[34]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[34]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[34]_i_22\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[34]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[35]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[35]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[39]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[39]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[43]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[43]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[43]_i_21\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[43]_i_22\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[43]_i_25\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[43]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[44]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[44]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[5]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g2_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \t1_g3[1]_i_18\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \t1_g3[1]_i_19\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \t1_g3[5]_i_20\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \t1_g3[5]_i_21\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \t1_g3[5]_i_22\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \t1_g3[5]_i_23\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \t1_g3[5]_i_24\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \t1_g3[5]_i_25\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \t1_g3[5]_i_26\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \t1_g3[5]_i_27\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \t1_g3[8]_i_12\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \t1_g3[8]_i_13\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \t1_g3[8]_i_14\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \t1_g3[8]_i_15\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \t1_g3[8]_i_16\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \t1_g3[8]_i_17\ : label is "soft_lutpair118";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[10]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[10]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[14]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[14]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[17]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[17]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[19]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[1]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[1]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[23]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[26]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[26]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[30]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[30]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[34]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[34]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[34]_i_21\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[34]_i_22\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[34]_i_25\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[34]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[35]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[35]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[39]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[39]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[43]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[43]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[43]_i_21\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[43]_i_22\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[43]_i_25\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[43]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[44]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[44]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[5]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[5]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g3_reg[8]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \t1_g4[1]_i_18\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \t1_g4[1]_i_19\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \t1_g4[5]_i_20\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \t1_g4[5]_i_21\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \t1_g4[5]_i_22\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \t1_g4[5]_i_23\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \t1_g4[5]_i_24\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \t1_g4[5]_i_25\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \t1_g4[5]_i_26\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \t1_g4[5]_i_27\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \t1_g4[8]_i_12\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \t1_g4[8]_i_13\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \t1_g4[8]_i_14\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \t1_g4[8]_i_15\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \t1_g4[8]_i_16\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \t1_g4[8]_i_17\ : label is "soft_lutpair104";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[10]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[10]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[14]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[14]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[17]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[17]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[19]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[1]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[1]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[23]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[26]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[26]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[30]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[30]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[34]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[34]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[34]_i_21\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[34]_i_22\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[34]_i_25\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[34]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[35]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[35]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[39]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[39]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[43]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[43]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[43]_i_21\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[43]_i_22\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[43]_i_25\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[43]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[44]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[44]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[5]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[5]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g4_reg[8]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \t1_g[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \t1_g[10]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \t1_g[11]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \t1_g[12]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \t1_g[13]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \t1_g[14]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \t1_g[15]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \t1_g[16]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \t1_g[17]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \t1_g[18]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \t1_g[19]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \t1_g[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \t1_g[1]_i_10\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \t1_g[20]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \t1_g[21]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \t1_g[22]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \t1_g[23]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \t1_g[24]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \t1_g[25]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \t1_g[26]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \t1_g[27]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \t1_g[28]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \t1_g[29]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \t1_g[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \t1_g[30]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \t1_g[31]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \t1_g[32]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \t1_g[33]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \t1_g[34]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \t1_g[35]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \t1_g[36]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \t1_g[37]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \t1_g[38]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \t1_g[39]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \t1_g[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \t1_g[40]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \t1_g[41]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \t1_g[42]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \t1_g[43]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \t1_g[44]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \t1_g[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \t1_g[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \t1_g[5]_i_11\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \t1_g[5]_i_12\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \t1_g[5]_i_13\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \t1_g[5]_i_14\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \t1_g[6]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \t1_g[7]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \t1_g[8]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \t1_g[8]_i_7\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \t1_g[8]_i_8\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \t1_g[8]_i_9\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \t1_g[9]_i_1\ : label is "soft_lutpair127";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[10]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[14]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[17]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[1]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[26]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[30]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[34]_i_11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[34]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[34]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[35]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[39]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[43]_i_11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[43]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[43]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[44]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[5]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \t1_g_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \t1_rb[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \t1_rb[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \t1_rb[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \t1_rb[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \t1_rb[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \t1_rb[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \t1_rb[6]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \t1_rb[7]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \t1_rb[8]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \t3_b[10]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \t3_b[11]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \t3_b[12]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \t3_b[13]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \t3_b[14]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \t3_b[15]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \t3_b[16]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \t3_b[17]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \t3_b[18]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \t3_b[9]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \t3_r[10]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \t3_r[11]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \t3_r[12]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \t3_r[13]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \t3_r[14]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \t3_r[15]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \t3_r[16]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \t3_r[17]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \t3_r[18]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \t3_r[18]_i_18\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \t3_r[18]_i_19\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \t3_r[8]_i_12\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \t3_r[8]_i_13\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \t3_r[9]_i_1\ : label is "soft_lutpair68";
  attribute srl_bus_name of \vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_16\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/vsync_dly_reg ";
  attribute srl_name of \vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_16\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_16 ";
begin
  odd_line_reg_rep_0 <= \^odd_line_reg_rep_0\;
  odd_pix_reg_rep_0 <= \^odd_pix_reg_rep_0\;
  prev_href <= \^prev_href\;
\b_now[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF80BF808080"
    )
        port map (
      I0 => \t3_b_reg_n_0_[0]\,
      I1 => t3_fmt(1),
      I2 => t3_fmt(0),
      I3 => \b_now_reg[8]_i_2_n_3\,
      I4 => \b_now_reg[3]_i_2_n_7\,
      I5 => \b_now_reg[8]_i_3_n_6\,
      O => \b_now[0]_i_1_n_0\
    );
\b_now[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF80BF808080"
    )
        port map (
      I0 => \t3_b_reg_n_0_[1]\,
      I1 => t3_fmt(1),
      I2 => t3_fmt(0),
      I3 => \b_now_reg[8]_i_2_n_3\,
      I4 => \b_now_reg[3]_i_2_n_6\,
      I5 => \b_now_reg[8]_i_3_n_6\,
      O => \b_now[1]_i_1_n_0\
    );
\b_now[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF80BF808080"
    )
        port map (
      I0 => \t3_b_reg_n_0_[2]\,
      I1 => t3_fmt(1),
      I2 => t3_fmt(0),
      I3 => \b_now_reg[8]_i_2_n_3\,
      I4 => \b_now_reg[3]_i_2_n_5\,
      I5 => \b_now_reg[8]_i_3_n_6\,
      O => \b_now[2]_i_1_n_0\
    );
\b_now[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF80BF808080"
    )
        port map (
      I0 => \t3_b_reg_n_0_[3]\,
      I1 => t3_fmt(1),
      I2 => t3_fmt(0),
      I3 => \b_now_reg[8]_i_2_n_3\,
      I4 => \b_now_reg[3]_i_2_n_4\,
      I5 => \b_now_reg[8]_i_3_n_6\,
      O => \b_now[3]_i_1_n_0\
    );
\b_now[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_b_reg_n_0_[12]\,
      I1 => \t3_b_reg_n_0_[3]\,
      O => \b_now[3]_i_3_n_0\
    );
\b_now[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_b_reg_n_0_[11]\,
      I1 => \t3_b_reg_n_0_[2]\,
      O => \b_now[3]_i_4_n_0\
    );
\b_now[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_b_reg_n_0_[10]\,
      I1 => \t3_b_reg_n_0_[1]\,
      O => \b_now[3]_i_5_n_0\
    );
\b_now[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_b_reg_n_0_[9]\,
      I1 => \t3_b_reg_n_0_[0]\,
      O => \b_now[3]_i_6_n_0\
    );
\b_now[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF80BF808080"
    )
        port map (
      I0 => \t3_b_reg_n_0_[4]\,
      I1 => t3_fmt(1),
      I2 => t3_fmt(0),
      I3 => \b_now_reg[8]_i_2_n_3\,
      I4 => \b_now_reg[7]_i_2_n_7\,
      I5 => \b_now_reg[8]_i_3_n_6\,
      O => \b_now[4]_i_1_n_0\
    );
\b_now[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF80BF808080"
    )
        port map (
      I0 => \t3_b_reg_n_0_[5]\,
      I1 => t3_fmt(1),
      I2 => t3_fmt(0),
      I3 => \b_now_reg[8]_i_2_n_3\,
      I4 => \b_now_reg[7]_i_2_n_6\,
      I5 => \b_now_reg[8]_i_3_n_6\,
      O => \b_now[5]_i_1_n_0\
    );
\b_now[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF80BF808080"
    )
        port map (
      I0 => \t3_b_reg_n_0_[6]\,
      I1 => t3_fmt(1),
      I2 => t3_fmt(0),
      I3 => \b_now_reg[8]_i_2_n_3\,
      I4 => \b_now_reg[7]_i_2_n_5\,
      I5 => \b_now_reg[8]_i_3_n_6\,
      O => \b_now[6]_i_1_n_0\
    );
\b_now[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF80BF808080"
    )
        port map (
      I0 => \t3_b_reg_n_0_[7]\,
      I1 => t3_fmt(1),
      I2 => t3_fmt(0),
      I3 => \b_now_reg[8]_i_2_n_3\,
      I4 => \b_now_reg[7]_i_2_n_4\,
      I5 => \b_now_reg[8]_i_3_n_6\,
      O => \b_now[7]_i_1_n_0\
    );
\b_now[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_b_reg_n_0_[16]\,
      I1 => \t3_b_reg_n_0_[7]\,
      O => \b_now[7]_i_3_n_0\
    );
\b_now[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_b_reg_n_0_[15]\,
      I1 => \t3_b_reg_n_0_[6]\,
      O => \b_now[7]_i_4_n_0\
    );
\b_now[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_b_reg_n_0_[14]\,
      I1 => \t3_b_reg_n_0_[5]\,
      O => \b_now[7]_i_5_n_0\
    );
\b_now[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_b_reg_n_0_[13]\,
      I1 => \t3_b_reg_n_0_[4]\,
      O => \b_now[7]_i_6_n_0\
    );
\b_now[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF80BF808080"
    )
        port map (
      I0 => \t3_b_reg_n_0_[8]\,
      I1 => t3_fmt(1),
      I2 => t3_fmt(0),
      I3 => \b_now_reg[8]_i_2_n_3\,
      I4 => \b_now_reg[8]_i_3_n_7\,
      I5 => \b_now_reg[8]_i_3_n_6\,
      O => \b_now[8]_i_1_n_0\
    );
\b_now[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t3_b_reg_n_0_[13]\,
      I1 => \t3_b_reg_n_0_[4]\,
      I2 => \t3_b_reg_n_0_[5]\,
      I3 => \t3_b_reg_n_0_[14]\,
      O => \b_now[8]_i_10_n_0\
    );
\b_now[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t3_b_reg_n_0_[11]\,
      I1 => \t3_b_reg_n_0_[2]\,
      I2 => \t3_b_reg_n_0_[3]\,
      I3 => \t3_b_reg_n_0_[12]\,
      O => \b_now[8]_i_11_n_0\
    );
\b_now[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t3_b_reg_n_0_[9]\,
      I1 => \t3_b_reg_n_0_[0]\,
      I2 => \t3_b_reg_n_0_[1]\,
      I3 => \t3_b_reg_n_0_[10]\,
      O => \b_now[8]_i_12_n_0\
    );
\b_now[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t3_b_reg_n_0_[15]\,
      I1 => \t3_b_reg_n_0_[6]\,
      I2 => \t3_b_reg_n_0_[16]\,
      I3 => \t3_b_reg_n_0_[7]\,
      O => \b_now[8]_i_13_n_0\
    );
\b_now[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t3_b_reg_n_0_[13]\,
      I1 => \t3_b_reg_n_0_[4]\,
      I2 => \t3_b_reg_n_0_[14]\,
      I3 => \t3_b_reg_n_0_[5]\,
      O => \b_now[8]_i_14_n_0\
    );
\b_now[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t3_b_reg_n_0_[11]\,
      I1 => \t3_b_reg_n_0_[2]\,
      I2 => \t3_b_reg_n_0_[12]\,
      I3 => \t3_b_reg_n_0_[3]\,
      O => \b_now[8]_i_15_n_0\
    );
\b_now[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t3_b_reg_n_0_[9]\,
      I1 => \t3_b_reg_n_0_[0]\,
      I2 => \t3_b_reg_n_0_[10]\,
      I3 => \t3_b_reg_n_0_[1]\,
      O => \b_now[8]_i_16_n_0\
    );
\b_now[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \t3_b_reg_n_0_[17]\,
      I1 => \t3_b_reg_n_0_[8]\,
      I2 => \t3_b_reg_n_0_[18]\,
      O => \b_now[8]_i_5_n_0\
    );
\b_now[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \t3_b_reg_n_0_[17]\,
      I1 => \t3_b_reg_n_0_[8]\,
      I2 => \t3_b_reg_n_0_[18]\,
      O => \b_now[8]_i_6_n_0\
    );
\b_now[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t3_b_reg_n_0_[18]\,
      O => \b_now[8]_i_7_n_0\
    );
\b_now[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_b_reg_n_0_[17]\,
      I1 => \t3_b_reg_n_0_[8]\,
      O => \b_now[8]_i_8_n_0\
    );
\b_now[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t3_b_reg_n_0_[15]\,
      I1 => \t3_b_reg_n_0_[6]\,
      I2 => \t3_b_reg_n_0_[7]\,
      I3 => \t3_b_reg_n_0_[16]\,
      O => \b_now[8]_i_9_n_0\
    );
\b_now_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \b_now[0]_i_1_n_0\,
      Q => b_now(0)
    );
\b_now_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \b_now[1]_i_1_n_0\,
      Q => b_now(1)
    );
\b_now_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \b_now[2]_i_1_n_0\,
      Q => b_now(2)
    );
\b_now_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \b_now[3]_i_1_n_0\,
      Q => b_now(3)
    );
\b_now_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_now_reg[3]_i_2_n_0\,
      CO(2) => \b_now_reg[3]_i_2_n_1\,
      CO(1) => \b_now_reg[3]_i_2_n_2\,
      CO(0) => \b_now_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \t3_b_reg_n_0_[12]\,
      DI(2) => \t3_b_reg_n_0_[11]\,
      DI(1) => \t3_b_reg_n_0_[10]\,
      DI(0) => \t3_b_reg_n_0_[9]\,
      O(3) => \b_now_reg[3]_i_2_n_4\,
      O(2) => \b_now_reg[3]_i_2_n_5\,
      O(1) => \b_now_reg[3]_i_2_n_6\,
      O(0) => \b_now_reg[3]_i_2_n_7\,
      S(3) => \b_now[3]_i_3_n_0\,
      S(2) => \b_now[3]_i_4_n_0\,
      S(1) => \b_now[3]_i_5_n_0\,
      S(0) => \b_now[3]_i_6_n_0\
    );
\b_now_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \b_now[4]_i_1_n_0\,
      Q => b_now(4)
    );
\b_now_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \b_now[5]_i_1_n_0\,
      Q => b_now(5)
    );
\b_now_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \b_now[6]_i_1_n_0\,
      Q => b_now(6)
    );
\b_now_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \b_now[7]_i_1_n_0\,
      Q => b_now(7)
    );
\b_now_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_now_reg[3]_i_2_n_0\,
      CO(3) => \b_now_reg[7]_i_2_n_0\,
      CO(2) => \b_now_reg[7]_i_2_n_1\,
      CO(1) => \b_now_reg[7]_i_2_n_2\,
      CO(0) => \b_now_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t3_b_reg_n_0_[16]\,
      DI(2) => \t3_b_reg_n_0_[15]\,
      DI(1) => \t3_b_reg_n_0_[14]\,
      DI(0) => \t3_b_reg_n_0_[13]\,
      O(3) => \b_now_reg[7]_i_2_n_4\,
      O(2) => \b_now_reg[7]_i_2_n_5\,
      O(1) => \b_now_reg[7]_i_2_n_6\,
      O(0) => \b_now_reg[7]_i_2_n_7\,
      S(3) => \b_now[7]_i_3_n_0\,
      S(2) => \b_now[7]_i_4_n_0\,
      S(1) => \b_now[7]_i_5_n_0\,
      S(0) => \b_now[7]_i_6_n_0\
    );
\b_now_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \b_now[8]_i_1_n_0\,
      Q => b_now(8)
    );
\b_now_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_now_reg[8]_i_4_n_0\,
      CO(3 downto 1) => \NLW_b_now_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \b_now_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \b_now[8]_i_5_n_0\,
      O(3 downto 0) => \NLW_b_now_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \b_now[8]_i_6_n_0\
    );
\b_now_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \b_now_reg[7]_i_2_n_0\,
      CO(3 downto 1) => \NLW_b_now_reg[8]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \b_now_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t3_b_reg_n_0_[17]\,
      O(3 downto 2) => \NLW_b_now_reg[8]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \b_now_reg[8]_i_3_n_6\,
      O(0) => \b_now_reg[8]_i_3_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \b_now[8]_i_7_n_0\,
      S(0) => \b_now[8]_i_8_n_0\
    );
\b_now_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \b_now_reg[8]_i_4_n_0\,
      CO(2) => \b_now_reg[8]_i_4_n_1\,
      CO(1) => \b_now_reg[8]_i_4_n_2\,
      CO(0) => \b_now_reg[8]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \b_now[8]_i_9_n_0\,
      DI(2) => \b_now[8]_i_10_n_0\,
      DI(1) => \b_now[8]_i_11_n_0\,
      DI(0) => \b_now[8]_i_12_n_0\,
      O(3 downto 0) => \NLW_b_now_reg[8]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \b_now[8]_i_13_n_0\,
      S(2) => \b_now[8]_i_14_n_0\,
      S(1) => \b_now[8]_i_15_n_0\,
      S(0) => \b_now[8]_i_16_n_0\
    );
\data_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => b_now(0),
      I2 => Q(0),
      I3 => s_demosic_en,
      O => D(0)
    );
\data_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => g_now(1),
      I2 => Q(1),
      I3 => s_demosic_en,
      O => D(10)
    );
\data_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => g_now(2),
      I2 => Q(2),
      I3 => s_demosic_en,
      O => D(11)
    );
\data_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => g_now(3),
      I2 => Q(3),
      I3 => s_demosic_en,
      O => D(12)
    );
\data_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => g_now(4),
      I2 => Q(4),
      I3 => s_demosic_en,
      O => D(13)
    );
\data_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => g_now(5),
      I2 => Q(5),
      I3 => s_demosic_en,
      O => D(14)
    );
\data_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => g_now(6),
      I2 => Q(6),
      I3 => s_demosic_en,
      O => D(15)
    );
\data_reg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => g_now(7),
      I2 => Q(7),
      I3 => s_demosic_en,
      O => D(16)
    );
\data_reg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => g_now(8),
      I2 => Q(8),
      I3 => s_demosic_en,
      O => D(17)
    );
\data_reg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => r_now(0),
      I2 => Q(0),
      I3 => s_demosic_en,
      O => D(18)
    );
\data_reg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => r_now(1),
      I2 => Q(1),
      I3 => s_demosic_en,
      O => D(19)
    );
\data_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => b_now(1),
      I2 => Q(1),
      I3 => s_demosic_en,
      O => D(1)
    );
\data_reg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => r_now(2),
      I2 => Q(2),
      I3 => s_demosic_en,
      O => D(20)
    );
\data_reg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => r_now(3),
      I2 => Q(3),
      I3 => s_demosic_en,
      O => D(21)
    );
\data_reg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => r_now(4),
      I2 => Q(4),
      I3 => s_demosic_en,
      O => D(22)
    );
\data_reg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => r_now(5),
      I2 => Q(5),
      I3 => s_demosic_en,
      O => D(23)
    );
\data_reg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => r_now(6),
      I2 => Q(6),
      I3 => s_demosic_en,
      O => D(24)
    );
\data_reg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => r_now(7),
      I2 => Q(7),
      I3 => s_demosic_en,
      O => D(25)
    );
\data_reg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => r_now(8),
      I2 => Q(8),
      I3 => s_demosic_en,
      O => D(26)
    );
\data_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => b_now(2),
      I2 => Q(2),
      I3 => s_demosic_en,
      O => D(2)
    );
\data_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => b_now(3),
      I2 => Q(3),
      I3 => s_demosic_en,
      O => D(3)
    );
\data_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => b_now(4),
      I2 => Q(4),
      I3 => s_demosic_en,
      O => D(4)
    );
\data_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => b_now(5),
      I2 => Q(5),
      I3 => s_demosic_en,
      O => D(5)
    );
\data_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => b_now(6),
      I2 => Q(6),
      I3 => s_demosic_en,
      O => D(6)
    );
\data_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => b_now(7),
      I2 => Q(7),
      I3 => s_demosic_en,
      O => D(7)
    );
\data_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => b_now(8),
      I2 => Q(8),
      I3 => s_demosic_en,
      O => D(8)
    );
\data_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => dm_href,
      I1 => g_now(0),
      I2 => Q(0),
      I3 => s_demosic_en,
      O => D(9)
    );
\g_now_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t3_g(0),
      Q => g_now(0)
    );
\g_now_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t3_g(1),
      Q => g_now(1)
    );
\g_now_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t3_g(2),
      Q => g_now(2)
    );
\g_now_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t3_g(3),
      Q => g_now(3)
    );
\g_now_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t3_g(4),
      Q => g_now(4)
    );
\g_now_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t3_g(5),
      Q => g_now(5)
    );
\g_now_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t3_g(6),
      Q => g_now(6)
    );
\g_now_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t3_g(7),
      Q => g_now(7)
    );
\g_now_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t3_g(8),
      Q => g_now(8)
    );
\href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => \^prev_href\,
      Q => \href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_15_n_0\
    );
\href_dly_reg[5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_16\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \href_dly_reg[4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_15_n_0\,
      Q => \href_dly_reg[5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_16_n_0\,
      R => '0'
    );
\href_dly_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => href_dly_reg_gate_n_0,
      Q => dm_href
    );
href_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \href_dly_reg[5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_16_n_0\,
      I1 => vsync_dly_reg_c_16_n_0,
      O => href_dly_reg_gate_n_0
    );
href_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dm_href,
      I1 => s_demosic_en,
      I2 => dgain_href_o,
      O => in_href
    );
\in_raw_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => Q(0),
      Q => in_raw_r(0)
    );
\in_raw_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => Q(1),
      Q => in_raw_r(1)
    );
\in_raw_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => Q(2),
      Q => in_raw_r(2)
    );
\in_raw_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => Q(3),
      Q => in_raw_r(3)
    );
\in_raw_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => Q(4),
      Q => in_raw_r(4)
    );
\in_raw_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => Q(5),
      Q => in_raw_r(5)
    );
\in_raw_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => Q(6),
      Q => in_raw_r(6)
    );
\in_raw_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => Q(7),
      Q => in_raw_r(7)
    );
\in_raw_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => Q(8),
      Q => in_raw_r(8)
    );
linebuffer: entity work.design_1_xil_isp_lite_0_0_shift_register_22
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      dgain_href_o => dgain_href_o,
      pclk => pclk,
      tapsx(35 downto 27) => tap3x(8 downto 0),
      tapsx(26 downto 18) => tap2x(8 downto 0),
      tapsx(17 downto 9) => tap1x(8 downto 0),
      tapsx(8) => linebuffer_n_27,
      tapsx(7) => linebuffer_n_28,
      tapsx(6) => linebuffer_n_29,
      tapsx(5) => linebuffer_n_30,
      tapsx(4) => linebuffer_n_31,
      tapsx(3) => linebuffer_n_32,
      tapsx(2) => linebuffer_n_33,
      tapsx(1) => linebuffer_n_34,
      tapsx(0) => linebuffer_n_35
    );
odd_line_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => odd_line_reg_0,
      Q => odd_line_reg_n_0
    );
odd_line_reg_rep: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => odd_line_reg_rep_1,
      Q => \^odd_line_reg_rep_0\
    );
odd_line_rep_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_demosic_en,
      O => odd_line_rep_i_2_n_0
    );
\odd_pix_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_demosic_en,
      O => \odd_pix_i_2__1_n_0\
    );
odd_pix_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => odd_pix,
      Q => odd_pix_reg_n_0
    );
odd_pix_reg_rep: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => odd_pix_reg_rep_1,
      Q => \^odd_pix_reg_rep_0\
    );
\p12[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_demosic_en,
      O => \p12[0]_i_1_n_0\
    );
\p12_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => p13(0),
      Q => p_1_in25_in(1)
    );
\p12_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p13(1),
      Q => p_1_in25_in(2)
    );
\p12_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p13(2),
      Q => p_1_in25_in(3)
    );
\p12_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p13(3),
      Q => p_1_in25_in(4)
    );
\p12_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p13(4),
      Q => p_1_in25_in(5)
    );
\p12_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p13(5),
      Q => p_1_in25_in(6)
    );
\p12_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p13(6),
      Q => p_1_in25_in(7)
    );
\p12_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p13(7),
      Q => p_1_in25_in(8)
    );
\p12_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p13(8),
      Q => p_1_in25_in(9)
    );
\p13_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_1_in22_in(1),
      Q => p13(0)
    );
\p13_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_1_in22_in(2),
      Q => p13(1)
    );
\p13_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_1_in22_in(3),
      Q => p13(2)
    );
\p13_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_1_in22_in(4),
      Q => p13(3)
    );
\p13_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_1_in22_in(5),
      Q => p13(4)
    );
\p13_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_1_in22_in(6),
      Q => p13(5)
    );
\p13_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_1_in22_in(7),
      Q => p13(6)
    );
\p13_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_1_in22_in(8),
      Q => p13(7)
    );
\p13_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_1_in22_in(9),
      Q => p13(8)
    );
\p14_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p15(0),
      Q => p_1_in22_in(1)
    );
\p14_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p15(1),
      Q => p_1_in22_in(2)
    );
\p14_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p15(2),
      Q => p_1_in22_in(3)
    );
\p14_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p15(3),
      Q => p_1_in22_in(4)
    );
\p14_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p15(4),
      Q => p_1_in22_in(5)
    );
\p14_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p15(5),
      Q => p_1_in22_in(6)
    );
\p14_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p15(6),
      Q => p_1_in22_in(7)
    );
\p14_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p15(7),
      Q => p_1_in22_in(8)
    );
\p14_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p15(8),
      Q => p_1_in22_in(9)
    );
\p15_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap3x(0),
      Q => p15(0)
    );
\p15_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap3x(1),
      Q => p15(1)
    );
\p15_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap3x(2),
      Q => p15(2)
    );
\p15_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap3x(3),
      Q => p15(3)
    );
\p15_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap3x(4),
      Q => p15(4)
    );
\p15_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap3x(5),
      Q => p15(5)
    );
\p15_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap3x(6),
      Q => p15(6)
    );
\p15_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap3x(7),
      Q => p15(7)
    );
\p15_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap3x(8),
      Q => p15(8)
    );
\p21_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in4_in(1),
      Q => p_1_in24_in(1)
    );
\p21_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in4_in(2),
      Q => p_1_in24_in(2)
    );
\p21_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in4_in(3),
      Q => p_1_in24_in(3)
    );
\p21_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in4_in(4),
      Q => p_1_in24_in(4)
    );
\p21_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in4_in(5),
      Q => p_1_in24_in(5)
    );
\p21_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in4_in(6),
      Q => p_1_in24_in(6)
    );
\p21_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in4_in(7),
      Q => p_1_in24_in(7)
    );
\p21_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in4_in(8),
      Q => p_1_in24_in(8)
    );
\p21_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in4_in(9),
      Q => p_1_in24_in(9)
    );
\p22_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in21_in(1),
      Q => p_1_in4_in(1)
    );
\p22_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in21_in(2),
      Q => p_1_in4_in(2)
    );
\p22_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in21_in(3),
      Q => p_1_in4_in(3)
    );
\p22_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in21_in(4),
      Q => p_1_in4_in(4)
    );
\p22_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in21_in(5),
      Q => p_1_in4_in(5)
    );
\p22_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in21_in(6),
      Q => p_1_in4_in(6)
    );
\p22_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in21_in(7),
      Q => p_1_in4_in(7)
    );
\p22_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in21_in(8),
      Q => p_1_in4_in(8)
    );
\p22_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in21_in(9),
      Q => p_1_in4_in(9)
    );
\p23_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in3_in(1),
      Q => p_1_in21_in(1)
    );
\p23_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in3_in(2),
      Q => p_1_in21_in(2)
    );
\p23_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in3_in(3),
      Q => p_1_in21_in(3)
    );
\p23_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in3_in(4),
      Q => p_1_in21_in(4)
    );
\p23_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in3_in(5),
      Q => p_1_in21_in(5)
    );
\p23_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in3_in(6),
      Q => p_1_in21_in(6)
    );
\p23_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in3_in(7),
      Q => p_1_in21_in(7)
    );
\p23_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in3_in(8),
      Q => p_1_in21_in(8)
    );
\p23_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in3_in(9),
      Q => p_1_in21_in(9)
    );
\p24_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in20_in(1),
      Q => p_0_in3_in(1)
    );
\p24_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in20_in(2),
      Q => p_0_in3_in(2)
    );
\p24_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in20_in(3),
      Q => p_0_in3_in(3)
    );
\p24_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in20_in(4),
      Q => p_0_in3_in(4)
    );
\p24_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in20_in(5),
      Q => p_0_in3_in(5)
    );
\p24_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in20_in(6),
      Q => p_0_in3_in(6)
    );
\p24_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in20_in(7),
      Q => p_0_in3_in(7)
    );
\p24_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in20_in(8),
      Q => p_0_in3_in(8)
    );
\p24_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in20_in(9),
      Q => p_0_in3_in(9)
    );
\p25_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap2x(0),
      Q => p_0_in20_in(1)
    );
\p25_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap2x(1),
      Q => p_0_in20_in(2)
    );
\p25_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap2x(2),
      Q => p_0_in20_in(3)
    );
\p25_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap2x(3),
      Q => p_0_in20_in(4)
    );
\p25_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap2x(4),
      Q => p_0_in20_in(5)
    );
\p25_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap2x(5),
      Q => p_0_in20_in(6)
    );
\p25_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap2x(6),
      Q => p_0_in20_in(7)
    );
\p25_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap2x(7),
      Q => p_0_in20_in(8)
    );
\p25_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap2x(8),
      Q => p_0_in20_in(9)
    );
\p31_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in18_in(1),
      Q => p_1_in9_in(1)
    );
\p31_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in18_in(2),
      Q => p_1_in9_in(2)
    );
\p31_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in18_in(3),
      Q => p_1_in9_in(3)
    );
\p31_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in18_in(4),
      Q => p_1_in9_in(4)
    );
\p31_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in18_in(5),
      Q => p_1_in9_in(5)
    );
\p31_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in18_in(6),
      Q => p_1_in9_in(6)
    );
\p31_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in18_in(7),
      Q => p_1_in9_in(7)
    );
\p31_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in18_in(8),
      Q => p_1_in9_in(8)
    );
\p31_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in18_in(9),
      Q => p_1_in9_in(9)
    );
\p32_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in1_in(1),
      Q => p_1_in18_in(1)
    );
\p32_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in1_in(2),
      Q => p_1_in18_in(2)
    );
\p32_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in1_in(3),
      Q => p_1_in18_in(3)
    );
\p32_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in1_in(4),
      Q => p_1_in18_in(4)
    );
\p32_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in1_in(5),
      Q => p_1_in18_in(5)
    );
\p32_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in1_in(6),
      Q => p_1_in18_in(6)
    );
\p32_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in1_in(7),
      Q => p_1_in18_in(7)
    );
\p32_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in1_in(8),
      Q => p_1_in18_in(8)
    );
\p32_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in1_in(9),
      Q => p_1_in18_in(9)
    );
\p33_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in14_in(1),
      Q => p_1_in1_in(1)
    );
\p33_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in14_in(2),
      Q => p_1_in1_in(2)
    );
\p33_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in14_in(3),
      Q => p_1_in1_in(3)
    );
\p33_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in14_in(4),
      Q => p_1_in1_in(4)
    );
\p33_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in14_in(5),
      Q => p_1_in1_in(5)
    );
\p33_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in14_in(6),
      Q => p_1_in1_in(6)
    );
\p33_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in14_in(7),
      Q => p_1_in1_in(7)
    );
\p33_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in14_in(8),
      Q => p_1_in1_in(8)
    );
\p33_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in14_in(9),
      Q => p_1_in1_in(9)
    );
\p34_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in7_in(1),
      Q => p_1_in14_in(1)
    );
\p34_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in7_in(2),
      Q => p_1_in14_in(2)
    );
\p34_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in7_in(3),
      Q => p_1_in14_in(3)
    );
\p34_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in7_in(4),
      Q => p_1_in14_in(4)
    );
\p34_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in7_in(5),
      Q => p_1_in14_in(5)
    );
\p34_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in7_in(6),
      Q => p_1_in14_in(6)
    );
\p34_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in7_in(7),
      Q => p_1_in14_in(7)
    );
\p34_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in7_in(8),
      Q => p_1_in14_in(8)
    );
\p34_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in7_in(9),
      Q => p_1_in14_in(9)
    );
\p35[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_demosic_en,
      O => \p35[8]_i_1_n_0\
    );
\p35_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap1x(0),
      Q => p_0_in7_in(1)
    );
\p35_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap1x(1),
      Q => p_0_in7_in(2)
    );
\p35_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap1x(2),
      Q => p_0_in7_in(3)
    );
\p35_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap1x(3),
      Q => p_0_in7_in(4)
    );
\p35_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap1x(4),
      Q => p_0_in7_in(5)
    );
\p35_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap1x(5),
      Q => p_0_in7_in(6)
    );
\p35_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap1x(6),
      Q => p_0_in7_in(7)
    );
\p35_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap1x(7),
      Q => p_0_in7_in(8)
    );
\p35_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => tap1x(8),
      Q => p_0_in7_in(9)
    );
\p41_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in(1),
      Q => p_1_in16_in(1)
    );
\p41_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in(2),
      Q => p_1_in16_in(2)
    );
\p41_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in(3),
      Q => p_1_in16_in(3)
    );
\p41_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in(4),
      Q => p_1_in16_in(4)
    );
\p41_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in(5),
      Q => p_1_in16_in(5)
    );
\p41_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in(6),
      Q => p_1_in16_in(6)
    );
\p41_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in(7),
      Q => p_1_in16_in(7)
    );
\p41_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in(8),
      Q => p_1_in16_in(8)
    );
\p41_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in(9),
      Q => p_1_in16_in(9)
    );
\p42_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in12_in(1),
      Q => p_1_in(1)
    );
\p42_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in12_in(2),
      Q => p_1_in(2)
    );
\p42_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in12_in(3),
      Q => p_1_in(3)
    );
\p42_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in12_in(4),
      Q => p_1_in(4)
    );
\p42_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in12_in(5),
      Q => p_1_in(5)
    );
\p42_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in12_in(6),
      Q => p_1_in(6)
    );
\p42_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in12_in(7),
      Q => p_1_in(7)
    );
\p42_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in12_in(8),
      Q => p_1_in(8)
    );
\p42_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_1_in12_in(9),
      Q => p_1_in(9)
    );
\p43_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in(1),
      Q => p_1_in12_in(1)
    );
\p43_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in(2),
      Q => p_1_in12_in(2)
    );
\p43_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in(3),
      Q => p_1_in12_in(3)
    );
\p43_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in(4),
      Q => p_1_in12_in(4)
    );
\p43_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in(5),
      Q => p_1_in12_in(5)
    );
\p43_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in(6),
      Q => p_1_in12_in(6)
    );
\p43_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in(7),
      Q => p_1_in12_in(7)
    );
\p43_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in(8),
      Q => p_1_in12_in(8)
    );
\p43_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p_0_in(9),
      Q => p_1_in12_in(9)
    );
\p44_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in11_in(1),
      Q => p_0_in(1)
    );
\p44_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in11_in(2),
      Q => p_0_in(2)
    );
\p44_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in11_in(3),
      Q => p_0_in(3)
    );
\p44_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in11_in(4),
      Q => p_0_in(4)
    );
\p44_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in11_in(5),
      Q => p_0_in(5)
    );
\p44_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in11_in(6),
      Q => p_0_in(6)
    );
\p44_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in11_in(7),
      Q => p_0_in(7)
    );
\p44_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in11_in(8),
      Q => p_0_in(8)
    );
\p44_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in11_in(9),
      Q => p_0_in(9)
    );
\p45_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => linebuffer_n_35,
      Q => p_0_in11_in(1)
    );
\p45_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => linebuffer_n_34,
      Q => p_0_in11_in(2)
    );
\p45_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => linebuffer_n_33,
      Q => p_0_in11_in(3)
    );
\p45_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => linebuffer_n_32,
      Q => p_0_in11_in(4)
    );
\p45_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => linebuffer_n_31,
      Q => p_0_in11_in(5)
    );
\p45_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => linebuffer_n_30,
      Q => p_0_in11_in(6)
    );
\p45_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => linebuffer_n_29,
      Q => p_0_in11_in(7)
    );
\p45_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => linebuffer_n_28,
      Q => p_0_in11_in(8)
    );
\p45_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => linebuffer_n_27,
      Q => p_0_in11_in(9)
    );
\p52_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p53(0),
      Q => p_0_in17_in(1)
    );
\p52_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p53(1),
      Q => p_0_in17_in(2)
    );
\p52_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p53(2),
      Q => p_0_in17_in(3)
    );
\p52_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p53(3),
      Q => p_0_in17_in(4)
    );
\p52_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p53(4),
      Q => p_0_in17_in(5)
    );
\p52_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p53(5),
      Q => p_0_in17_in(6)
    );
\p52_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p53(6),
      Q => p_0_in17_in(7)
    );
\p52_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p53(7),
      Q => p_0_in17_in(8)
    );
\p52_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p53(8),
      Q => p_0_in17_in(9)
    );
\p53_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in13_in(1),
      Q => p53(0)
    );
\p53_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in13_in(2),
      Q => p53(1)
    );
\p53_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in13_in(3),
      Q => p53(2)
    );
\p53_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in13_in(4),
      Q => p53(3)
    );
\p53_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in13_in(5),
      Q => p53(4)
    );
\p53_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in13_in(6),
      Q => p53(5)
    );
\p53_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in13_in(7),
      Q => p53(6)
    );
\p53_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in13_in(8),
      Q => p53(7)
    );
\p53_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => odd_line_rep_i_2_n_0,
      D => p_0_in13_in(9),
      Q => p53(8)
    );
\p54_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p55(0),
      Q => p_0_in13_in(1)
    );
\p54_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p55(1),
      Q => p_0_in13_in(2)
    );
\p54_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p55(2),
      Q => p_0_in13_in(3)
    );
\p54_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p55(3),
      Q => p_0_in13_in(4)
    );
\p54_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p55(4),
      Q => p_0_in13_in(5)
    );
\p54_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p55(5),
      Q => p_0_in13_in(6)
    );
\p54_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p55(6),
      Q => p_0_in13_in(7)
    );
\p54_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p55(7),
      Q => p_0_in13_in(8)
    );
\p54_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => p55(8),
      Q => p_0_in13_in(9)
    );
\p55_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => in_raw_r(0),
      Q => p55(0)
    );
\p55_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => in_raw_r(1),
      Q => p55(1)
    );
\p55_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => in_raw_r(2),
      Q => p55(2)
    );
\p55_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => in_raw_r(3),
      Q => p55(3)
    );
\p55_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => in_raw_r(4),
      Q => p55(4)
    );
\p55_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => in_raw_r(5),
      Q => p55(5)
    );
\p55_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => in_raw_r(6),
      Q => p55(6)
    );
\p55_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => in_raw_r(7),
      Q => p55(7)
    );
\p55_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => in_raw_r(8),
      Q => p55(8)
    );
prev_href_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1_n_0\,
      D => dgain_href_o,
      Q => \^prev_href\
    );
\r_now[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0CCC0CCC0AAAA"
    )
        port map (
      I0 => \t3_r_reg_n_0_[0]\,
      I1 => \r_now_reg[8]_i_2_n_3\,
      I2 => \r_now_reg[3]_i_2_n_7\,
      I3 => \r_now_reg[8]_i_3_n_6\,
      I4 => t3_fmt(1),
      I5 => t3_fmt(0),
      O => \r_now[0]_i_1_n_0\
    );
\r_now[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0CCC0CCC0AAAA"
    )
        port map (
      I0 => \t3_r_reg_n_0_[1]\,
      I1 => \r_now_reg[8]_i_2_n_3\,
      I2 => \r_now_reg[3]_i_2_n_6\,
      I3 => \r_now_reg[8]_i_3_n_6\,
      I4 => t3_fmt(1),
      I5 => t3_fmt(0),
      O => \r_now[1]_i_1_n_0\
    );
\r_now[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0CCC0CCC0AAAA"
    )
        port map (
      I0 => \t3_r_reg_n_0_[2]\,
      I1 => \r_now_reg[8]_i_2_n_3\,
      I2 => \r_now_reg[3]_i_2_n_5\,
      I3 => \r_now_reg[8]_i_3_n_6\,
      I4 => t3_fmt(1),
      I5 => t3_fmt(0),
      O => \r_now[2]_i_1_n_0\
    );
\r_now[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0CCC0CCC0AAAA"
    )
        port map (
      I0 => \t3_r_reg_n_0_[3]\,
      I1 => \r_now_reg[8]_i_2_n_3\,
      I2 => \r_now_reg[3]_i_2_n_4\,
      I3 => \r_now_reg[8]_i_3_n_6\,
      I4 => t3_fmt(1),
      I5 => t3_fmt(0),
      O => \r_now[3]_i_1_n_0\
    );
\r_now[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_r_reg_n_0_[12]\,
      I1 => \t3_r_reg_n_0_[3]\,
      O => \r_now[3]_i_3_n_0\
    );
\r_now[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_r_reg_n_0_[11]\,
      I1 => \t3_r_reg_n_0_[2]\,
      O => \r_now[3]_i_4_n_0\
    );
\r_now[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_r_reg_n_0_[10]\,
      I1 => \t3_r_reg_n_0_[1]\,
      O => \r_now[3]_i_5_n_0\
    );
\r_now[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_r_reg_n_0_[9]\,
      I1 => \t3_r_reg_n_0_[0]\,
      O => \r_now[3]_i_6_n_0\
    );
\r_now[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0CCC0CCC0AAAA"
    )
        port map (
      I0 => \t3_r_reg_n_0_[4]\,
      I1 => \r_now_reg[8]_i_2_n_3\,
      I2 => \r_now_reg[7]_i_2_n_7\,
      I3 => \r_now_reg[8]_i_3_n_6\,
      I4 => t3_fmt(1),
      I5 => t3_fmt(0),
      O => \r_now[4]_i_1_n_0\
    );
\r_now[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0CCC0CCC0AAAA"
    )
        port map (
      I0 => \t3_r_reg_n_0_[5]\,
      I1 => \r_now_reg[8]_i_2_n_3\,
      I2 => \r_now_reg[7]_i_2_n_6\,
      I3 => \r_now_reg[8]_i_3_n_6\,
      I4 => t3_fmt(1),
      I5 => t3_fmt(0),
      O => \r_now[5]_i_1_n_0\
    );
\r_now[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0CCC0CCC0AAAA"
    )
        port map (
      I0 => \t3_r_reg_n_0_[6]\,
      I1 => \r_now_reg[8]_i_2_n_3\,
      I2 => \r_now_reg[7]_i_2_n_5\,
      I3 => \r_now_reg[8]_i_3_n_6\,
      I4 => t3_fmt(1),
      I5 => t3_fmt(0),
      O => \r_now[6]_i_1_n_0\
    );
\r_now[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0CCC0CCC0AAAA"
    )
        port map (
      I0 => \t3_r_reg_n_0_[7]\,
      I1 => \r_now_reg[8]_i_2_n_3\,
      I2 => \r_now_reg[7]_i_2_n_4\,
      I3 => \r_now_reg[8]_i_3_n_6\,
      I4 => t3_fmt(1),
      I5 => t3_fmt(0),
      O => \r_now[7]_i_1_n_0\
    );
\r_now[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_r_reg_n_0_[16]\,
      I1 => \t3_r_reg_n_0_[7]\,
      O => \r_now[7]_i_3_n_0\
    );
\r_now[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_r_reg_n_0_[15]\,
      I1 => \t3_r_reg_n_0_[6]\,
      O => \r_now[7]_i_4_n_0\
    );
\r_now[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_r_reg_n_0_[14]\,
      I1 => \t3_r_reg_n_0_[5]\,
      O => \r_now[7]_i_5_n_0\
    );
\r_now[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_r_reg_n_0_[13]\,
      I1 => \t3_r_reg_n_0_[4]\,
      O => \r_now[7]_i_6_n_0\
    );
\r_now[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0CCC0CCC0AAAA"
    )
        port map (
      I0 => \t3_r_reg_n_0_[8]\,
      I1 => \r_now_reg[8]_i_2_n_3\,
      I2 => \r_now_reg[8]_i_3_n_7\,
      I3 => \r_now_reg[8]_i_3_n_6\,
      I4 => t3_fmt(1),
      I5 => t3_fmt(0),
      O => \r_now[8]_i_1_n_0\
    );
\r_now[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t3_r_reg_n_0_[13]\,
      I1 => \t3_r_reg_n_0_[4]\,
      I2 => \t3_r_reg_n_0_[5]\,
      I3 => \t3_r_reg_n_0_[14]\,
      O => \r_now[8]_i_10_n_0\
    );
\r_now[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t3_r_reg_n_0_[11]\,
      I1 => \t3_r_reg_n_0_[2]\,
      I2 => \t3_r_reg_n_0_[3]\,
      I3 => \t3_r_reg_n_0_[12]\,
      O => \r_now[8]_i_11_n_0\
    );
\r_now[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t3_r_reg_n_0_[9]\,
      I1 => \t3_r_reg_n_0_[0]\,
      I2 => \t3_r_reg_n_0_[1]\,
      I3 => \t3_r_reg_n_0_[10]\,
      O => \r_now[8]_i_12_n_0\
    );
\r_now[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t3_r_reg_n_0_[15]\,
      I1 => \t3_r_reg_n_0_[6]\,
      I2 => \t3_r_reg_n_0_[16]\,
      I3 => \t3_r_reg_n_0_[7]\,
      O => \r_now[8]_i_13_n_0\
    );
\r_now[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t3_r_reg_n_0_[13]\,
      I1 => \t3_r_reg_n_0_[4]\,
      I2 => \t3_r_reg_n_0_[14]\,
      I3 => \t3_r_reg_n_0_[5]\,
      O => \r_now[8]_i_14_n_0\
    );
\r_now[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t3_r_reg_n_0_[11]\,
      I1 => \t3_r_reg_n_0_[2]\,
      I2 => \t3_r_reg_n_0_[12]\,
      I3 => \t3_r_reg_n_0_[3]\,
      O => \r_now[8]_i_15_n_0\
    );
\r_now[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t3_r_reg_n_0_[9]\,
      I1 => \t3_r_reg_n_0_[0]\,
      I2 => \t3_r_reg_n_0_[10]\,
      I3 => \t3_r_reg_n_0_[1]\,
      O => \r_now[8]_i_16_n_0\
    );
\r_now[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \t3_r_reg_n_0_[17]\,
      I1 => \t3_r_reg_n_0_[8]\,
      I2 => \t3_r_reg_n_0_[18]\,
      O => \r_now[8]_i_5_n_0\
    );
\r_now[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \t3_r_reg_n_0_[17]\,
      I1 => \t3_r_reg_n_0_[8]\,
      I2 => \t3_r_reg_n_0_[18]\,
      O => \r_now[8]_i_6_n_0\
    );
\r_now[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t3_r_reg_n_0_[18]\,
      O => \r_now[8]_i_7_n_0\
    );
\r_now[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_r_reg_n_0_[17]\,
      I1 => \t3_r_reg_n_0_[8]\,
      O => \r_now[8]_i_8_n_0\
    );
\r_now[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t3_r_reg_n_0_[15]\,
      I1 => \t3_r_reg_n_0_[6]\,
      I2 => \t3_r_reg_n_0_[7]\,
      I3 => \t3_r_reg_n_0_[16]\,
      O => \r_now[8]_i_9_n_0\
    );
\r_now_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \r_now[0]_i_1_n_0\,
      Q => r_now(0)
    );
\r_now_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \r_now[1]_i_1_n_0\,
      Q => r_now(1)
    );
\r_now_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \r_now[2]_i_1_n_0\,
      Q => r_now(2)
    );
\r_now_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \r_now[3]_i_1_n_0\,
      Q => r_now(3)
    );
\r_now_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_now_reg[3]_i_2_n_0\,
      CO(2) => \r_now_reg[3]_i_2_n_1\,
      CO(1) => \r_now_reg[3]_i_2_n_2\,
      CO(0) => \r_now_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \t3_r_reg_n_0_[12]\,
      DI(2) => \t3_r_reg_n_0_[11]\,
      DI(1) => \t3_r_reg_n_0_[10]\,
      DI(0) => \t3_r_reg_n_0_[9]\,
      O(3) => \r_now_reg[3]_i_2_n_4\,
      O(2) => \r_now_reg[3]_i_2_n_5\,
      O(1) => \r_now_reg[3]_i_2_n_6\,
      O(0) => \r_now_reg[3]_i_2_n_7\,
      S(3) => \r_now[3]_i_3_n_0\,
      S(2) => \r_now[3]_i_4_n_0\,
      S(1) => \r_now[3]_i_5_n_0\,
      S(0) => \r_now[3]_i_6_n_0\
    );
\r_now_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \r_now[4]_i_1_n_0\,
      Q => r_now(4)
    );
\r_now_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \r_now[5]_i_1_n_0\,
      Q => r_now(5)
    );
\r_now_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \r_now[6]_i_1_n_0\,
      Q => r_now(6)
    );
\r_now_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \r_now[7]_i_1_n_0\,
      Q => r_now(7)
    );
\r_now_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_now_reg[3]_i_2_n_0\,
      CO(3) => \r_now_reg[7]_i_2_n_0\,
      CO(2) => \r_now_reg[7]_i_2_n_1\,
      CO(1) => \r_now_reg[7]_i_2_n_2\,
      CO(0) => \r_now_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t3_r_reg_n_0_[16]\,
      DI(2) => \t3_r_reg_n_0_[15]\,
      DI(1) => \t3_r_reg_n_0_[14]\,
      DI(0) => \t3_r_reg_n_0_[13]\,
      O(3) => \r_now_reg[7]_i_2_n_4\,
      O(2) => \r_now_reg[7]_i_2_n_5\,
      O(1) => \r_now_reg[7]_i_2_n_6\,
      O(0) => \r_now_reg[7]_i_2_n_7\,
      S(3) => \r_now[7]_i_3_n_0\,
      S(2) => \r_now[7]_i_4_n_0\,
      S(1) => \r_now[7]_i_5_n_0\,
      S(0) => \r_now[7]_i_6_n_0\
    );
\r_now_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \r_now[8]_i_1_n_0\,
      Q => r_now(8)
    );
\r_now_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_now_reg[8]_i_4_n_0\,
      CO(3 downto 1) => \NLW_r_now_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_now_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \r_now[8]_i_5_n_0\,
      O(3 downto 0) => \NLW_r_now_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \r_now[8]_i_6_n_0\
    );
\r_now_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_now_reg[7]_i_2_n_0\,
      CO(3 downto 1) => \NLW_r_now_reg[8]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \r_now_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t3_r_reg_n_0_[17]\,
      O(3 downto 2) => \NLW_r_now_reg[8]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \r_now_reg[8]_i_3_n_6\,
      O(0) => \r_now_reg[8]_i_3_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \r_now[8]_i_7_n_0\,
      S(0) => \r_now[8]_i_8_n_0\
    );
\r_now_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_now_reg[8]_i_4_n_0\,
      CO(2) => \r_now_reg[8]_i_4_n_1\,
      CO(1) => \r_now_reg[8]_i_4_n_2\,
      CO(0) => \r_now_reg[8]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \r_now[8]_i_9_n_0\,
      DI(2) => \r_now[8]_i_10_n_0\,
      DI(1) => \r_now[8]_i_11_n_0\,
      DI(0) => \r_now[8]_i_12_n_0\,
      O(3 downto 0) => \NLW_r_now_reg[8]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_now[8]_i_13_n_0\,
      S(2) => \r_now[8]_i_14_n_0\,
      S(1) => \r_now[8]_i_15_n_0\,
      S(0) => \r_now[8]_i_16_n_0\
    );
\t1_fmt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      O => p33_fmt(0)
    );
\t1_fmt[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^odd_line_reg_rep_0\,
      O => p33_fmt(1)
    );
\t1_fmt[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_demosic_en,
      O => \t1_fmt[1]_i_2_n_0\
    );
\t1_fmt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => p33_fmt(0),
      Q => t1_fmt(0)
    );
\t1_fmt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => p33_fmt(1),
      Q => t1_fmt(1)
    );
\t1_g1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[1]_i_2_n_5\,
      I3 => \t1_g1_reg[1]_i_3_n_5\,
      O => \t1_g1[0]_i_1_n_0\
    );
\t1_g1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[10]_i_2_n_4\,
      I3 => \t1_g1_reg[10]_i_3_n_4\,
      O => \t1_g1[10]_i_1_n_0\
    );
\t1_g1[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in24_in(3),
      I1 => p_1_in21_in(3),
      O => \t1_g1[10]_i_4_n_0\
    );
\t1_g1[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in24_in(2),
      I1 => p_1_in21_in(2),
      O => \t1_g1[10]_i_5_n_0\
    );
\t1_g1[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in24_in(1),
      I1 => p_1_in21_in(1),
      O => \t1_g1[10]_i_6_n_0\
    );
\t1_g1[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in9_in(3),
      I1 => p_1_in1_in(3),
      O => \t1_g1[10]_i_7_n_0\
    );
\t1_g1[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in9_in(2),
      I1 => p_1_in1_in(2),
      O => \t1_g1[10]_i_8_n_0\
    );
\t1_g1[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in9_in(1),
      I1 => p_1_in1_in(1),
      O => \t1_g1[10]_i_9_n_0\
    );
\t1_g1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[14]_i_2_n_7\,
      I3 => \t1_g1_reg[14]_i_3_n_7\,
      O => \t1_g1[11]_i_1_n_0\
    );
\t1_g1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[14]_i_2_n_6\,
      I3 => \t1_g1_reg[14]_i_3_n_6\,
      O => \t1_g1[12]_i_1_n_0\
    );
\t1_g1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[14]_i_2_n_5\,
      I3 => \t1_g1_reg[14]_i_3_n_5\,
      O => \t1_g1[13]_i_1_n_0\
    );
\t1_g1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[14]_i_2_n_4\,
      I3 => \t1_g1_reg[14]_i_3_n_4\,
      O => \t1_g1[14]_i_1_n_0\
    );
\t1_g1[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in9_in(5),
      I1 => p_1_in1_in(5),
      O => \t1_g1[14]_i_10_n_0\
    );
\t1_g1[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in9_in(4),
      I1 => p_1_in1_in(4),
      O => \t1_g1[14]_i_11_n_0\
    );
\t1_g1[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in24_in(7),
      I1 => p_1_in21_in(7),
      O => \t1_g1[14]_i_4_n_0\
    );
\t1_g1[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in24_in(6),
      I1 => p_1_in21_in(6),
      O => \t1_g1[14]_i_5_n_0\
    );
\t1_g1[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in24_in(5),
      I1 => p_1_in21_in(5),
      O => \t1_g1[14]_i_6_n_0\
    );
\t1_g1[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in24_in(4),
      I1 => p_1_in21_in(4),
      O => \t1_g1[14]_i_7_n_0\
    );
\t1_g1[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in9_in(7),
      I1 => p_1_in1_in(7),
      O => \t1_g1[14]_i_8_n_0\
    );
\t1_g1[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in9_in(6),
      I1 => p_1_in1_in(6),
      O => \t1_g1[14]_i_9_n_0\
    );
\t1_g1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[17]_i_2_n_7\,
      I3 => \t1_g1_reg[17]_i_3_n_7\,
      O => \t1_g1[15]_i_1_n_0\
    );
\t1_g1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[17]_i_2_n_6\,
      I3 => \t1_g1_reg[17]_i_3_n_6\,
      O => \t1_g1[16]_i_1_n_0\
    );
\t1_g1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[17]_i_2_n_1\,
      I3 => \t1_g1_reg[17]_i_3_n_1\,
      O => \t1_g1[17]_i_1_n_0\
    );
\t1_g1[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in24_in(9),
      I1 => p_1_in21_in(9),
      O => \t1_g1[17]_i_4_n_0\
    );
\t1_g1[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in24_in(8),
      I1 => p_1_in21_in(8),
      O => \t1_g1[17]_i_5_n_0\
    );
\t1_g1[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in9_in(9),
      I1 => p_1_in1_in(9),
      O => \t1_g1[17]_i_6_n_0\
    );
\t1_g1[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in9_in(8),
      I1 => p_1_in1_in(8),
      O => \t1_g1[17]_i_7_n_0\
    );
\t1_g1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return026_out(2),
      I3 => interpolate_G_on_R_stage14_return010_out(2),
      O => \t1_g1[18]_i_1_n_0\
    );
\t1_g1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return026_out(3),
      I3 => interpolate_G_on_R_stage14_return010_out(3),
      O => \t1_g1[19]_i_1_n_0\
    );
\t1_g1[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in25_in(3),
      I1 => p_1_in18_in(3),
      O => \t1_g1[19]_i_4_n_0\
    );
\t1_g1[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in25_in(2),
      I1 => p_1_in18_in(2),
      O => \t1_g1[19]_i_5_n_0\
    );
\t1_g1[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in25_in(1),
      I1 => p_1_in18_in(1),
      O => \t1_g1[19]_i_6_n_0\
    );
\t1_g1[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(3),
      I1 => p_1_in(3),
      O => \t1_g1[19]_i_7_n_0\
    );
\t1_g1[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(2),
      I1 => p_1_in(2),
      O => \t1_g1[19]_i_8_n_0\
    );
\t1_g1[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(1),
      I1 => p_1_in(1),
      O => \t1_g1[19]_i_9_n_0\
    );
\t1_g1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[1]_i_2_n_4\,
      I3 => \t1_g1_reg[1]_i_3_n_4\,
      O => \t1_g1[1]_i_1_n_0\
    );
\t1_g1[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in25_in(1),
      I1 => p_1_in21_in(1),
      I2 => p_1_in18_in(1),
      I3 => p_1_in24_in(1),
      O => \t1_g1[1]_i_10_n_0\
    );
\t1_g1[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in9_in(3),
      I1 => \t1_g1[1]_i_19_n_0\,
      I2 => p_1_in(2),
      I3 => p_1_in4_in(2),
      I4 => p_1_in1_in(2),
      O => \t1_g1[1]_i_11_n_0\
    );
\t1_g1[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in4_in(2),
      I2 => p_1_in1_in(2),
      I3 => p_1_in9_in(3),
      I4 => \t1_g1[1]_i_19_n_0\,
      O => \t1_g1[1]_i_12_n_0\
    );
\t1_g1[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in4_in(2),
      I1 => p_1_in1_in(2),
      I2 => p_1_in(2),
      I3 => p_1_in9_in(2),
      O => \t1_g1[1]_i_13_n_0\
    );
\t1_g1[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g1[1]_i_11_n_0\,
      I1 => \t1_g1[5]_i_27_n_0\,
      I2 => p_1_in9_in(4),
      I3 => p_1_in1_in(3),
      I4 => p_1_in4_in(3),
      I5 => p_1_in(3),
      O => \t1_g1[1]_i_14_n_0\
    );
\t1_g1[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \t1_g1[1]_i_19_n_0\,
      I1 => p_1_in9_in(3),
      I2 => p_1_in(2),
      I3 => p_1_in1_in(2),
      I4 => p_1_in4_in(2),
      I5 => p_1_in9_in(2),
      O => \t1_g1[1]_i_15_n_0\
    );
\t1_g1[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \t1_g1[1]_i_13_n_0\,
      I1 => p_1_in(1),
      I2 => p_1_in4_in(1),
      I3 => p_1_in1_in(1),
      O => \t1_g1[1]_i_16_n_0\
    );
\t1_g1[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in4_in(1),
      I1 => p_1_in1_in(1),
      I2 => p_1_in(1),
      I3 => p_1_in9_in(1),
      O => \t1_g1[1]_i_17_n_0\
    );
\t1_g1[1]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in18_in(3),
      I1 => p_1_in21_in(3),
      I2 => p_1_in25_in(3),
      O => \t1_g1[1]_i_18_n_0\
    );
\t1_g1[1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in1_in(3),
      I2 => p_1_in4_in(3),
      O => \t1_g1[1]_i_19_n_0\
    );
\t1_g1[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in24_in(3),
      I1 => \t1_g1[1]_i_18_n_0\,
      I2 => p_1_in18_in(2),
      I3 => p_1_in25_in(2),
      I4 => p_1_in21_in(2),
      O => \t1_g1[1]_i_4_n_0\
    );
\t1_g1[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => p_1_in18_in(2),
      I1 => p_1_in25_in(2),
      I2 => p_1_in21_in(2),
      I3 => p_1_in24_in(3),
      I4 => \t1_g1[1]_i_18_n_0\,
      O => \t1_g1[1]_i_5_n_0\
    );
\t1_g1[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in25_in(2),
      I1 => p_1_in21_in(2),
      I2 => p_1_in18_in(2),
      I3 => p_1_in24_in(2),
      O => \t1_g1[1]_i_6_n_0\
    );
\t1_g1[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g1[1]_i_4_n_0\,
      I1 => \t1_g1[5]_i_23_n_0\,
      I2 => p_1_in24_in(4),
      I3 => p_1_in21_in(3),
      I4 => p_1_in25_in(3),
      I5 => p_1_in18_in(3),
      O => \t1_g1[1]_i_7_n_0\
    );
\t1_g1[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \t1_g1[1]_i_18_n_0\,
      I1 => p_1_in24_in(3),
      I2 => p_1_in18_in(2),
      I3 => p_1_in21_in(2),
      I4 => p_1_in25_in(2),
      I5 => p_1_in24_in(2),
      O => \t1_g1[1]_i_8_n_0\
    );
\t1_g1[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \t1_g1[1]_i_6_n_0\,
      I1 => p_1_in18_in(1),
      I2 => p_1_in25_in(1),
      I3 => p_1_in21_in(1),
      O => \t1_g1[1]_i_9_n_0\
    );
\t1_g1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return026_out(4),
      I3 => interpolate_G_on_R_stage14_return010_out(4),
      O => \t1_g1[20]_i_1_n_0\
    );
\t1_g1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return026_out(5),
      I3 => interpolate_G_on_R_stage14_return010_out(5),
      O => \t1_g1[21]_i_1_n_0\
    );
\t1_g1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return026_out(6),
      I3 => interpolate_G_on_R_stage14_return010_out(6),
      O => \t1_g1[22]_i_1_n_0\
    );
\t1_g1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return026_out(7),
      I3 => interpolate_G_on_R_stage14_return010_out(7),
      O => \t1_g1[23]_i_1_n_0\
    );
\t1_g1[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(5),
      I1 => p_1_in(5),
      O => \t1_g1[23]_i_10_n_0\
    );
\t1_g1[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(4),
      I1 => p_1_in(4),
      O => \t1_g1[23]_i_11_n_0\
    );
\t1_g1[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in25_in(7),
      I1 => p_1_in18_in(7),
      O => \t1_g1[23]_i_4_n_0\
    );
\t1_g1[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in25_in(6),
      I1 => p_1_in18_in(6),
      O => \t1_g1[23]_i_5_n_0\
    );
\t1_g1[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in25_in(5),
      I1 => p_1_in18_in(5),
      O => \t1_g1[23]_i_6_n_0\
    );
\t1_g1[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in25_in(4),
      I1 => p_1_in18_in(4),
      O => \t1_g1[23]_i_7_n_0\
    );
\t1_g1[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(7),
      I1 => p_1_in(7),
      O => \t1_g1[23]_i_8_n_0\
    );
\t1_g1[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(6),
      I1 => p_1_in(6),
      O => \t1_g1[23]_i_9_n_0\
    );
\t1_g1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return026_out(8),
      I3 => interpolate_G_on_R_stage14_return010_out(8),
      O => \t1_g1[24]_i_1_n_0\
    );
\t1_g1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return026_out(9),
      I3 => interpolate_G_on_R_stage14_return010_out(9),
      O => \t1_g1[25]_i_1_n_0\
    );
\t1_g1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return026_out(10),
      I3 => interpolate_G_on_R_stage14_return010_out(10),
      O => \t1_g1[26]_i_1_n_0\
    );
\t1_g1[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in25_in(9),
      I1 => p_1_in18_in(9),
      O => \t1_g1[26]_i_4_n_0\
    );
\t1_g1[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in25_in(8),
      I1 => p_1_in18_in(8),
      O => \t1_g1[26]_i_5_n_0\
    );
\t1_g1[26]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(9),
      I1 => p_1_in(9),
      O => \t1_g1[26]_i_6_n_0\
    );
\t1_g1[26]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(8),
      I1 => p_1_in(8),
      O => \t1_g1[26]_i_7_n_0\
    );
\t1_g1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[30]_i_2_n_7\,
      I3 => \t1_g1_reg[30]_i_3_n_7\,
      O => \t1_g1[27]_i_1_n_0\
    );
\t1_g1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[30]_i_2_n_6\,
      I3 => \t1_g1_reg[30]_i_3_n_6\,
      O => \t1_g1[28]_i_1_n_0\
    );
\t1_g1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[30]_i_2_n_5\,
      I3 => \t1_g1_reg[30]_i_3_n_5\,
      O => \t1_g1[29]_i_1_n_0\
    );
\t1_g1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[5]_i_2_n_7\,
      I3 => \t1_g1_reg[5]_i_3_n_7\,
      O => \t1_g1[2]_i_1_n_0\
    );
\t1_g1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[30]_i_2_n_4\,
      I3 => \t1_g1_reg[30]_i_3_n_4\,
      O => \t1_g1[30]_i_1_n_0\
    );
\t1_g1[30]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in21_in(2),
      I1 => p_1_in24_in(2),
      O => \t1_g1[30]_i_10_n_0\
    );
\t1_g1[30]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in21_in(1),
      I1 => p_1_in24_in(1),
      O => \t1_g1[30]_i_11_n_0\
    );
\t1_g1[30]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in1_in(4),
      I1 => p_1_in9_in(4),
      I2 => \t1_g1_reg[34]_i_21_n_3\,
      O => \t1_g1[30]_i_12_n_0\
    );
\t1_g1[30]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in1_in(3),
      I1 => p_1_in9_in(3),
      I2 => \t1_g1_reg[34]_i_21_n_3\,
      O => \t1_g1[30]_i_13_n_0\
    );
\t1_g1[30]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in1_in(2),
      I1 => p_1_in9_in(2),
      I2 => \t1_g1_reg[34]_i_21_n_3\,
      O => \t1_g1[30]_i_14_n_0\
    );
\t1_g1[30]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in1_in(1),
      I1 => p_1_in9_in(1),
      I2 => \t1_g1_reg[34]_i_21_n_3\,
      O => \t1_g1[30]_i_15_n_0\
    );
\t1_g1[30]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(4),
      I1 => p_1_in9_in(4),
      O => \t1_g1[30]_i_16_n_0\
    );
\t1_g1[30]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(3),
      I1 => p_1_in9_in(3),
      O => \t1_g1[30]_i_17_n_0\
    );
\t1_g1[30]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(2),
      I1 => p_1_in9_in(2),
      O => \t1_g1[30]_i_18_n_0\
    );
\t1_g1[30]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(1),
      I1 => p_1_in9_in(1),
      O => \t1_g1[30]_i_19_n_0\
    );
\t1_g1[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in21_in(4),
      I1 => p_1_in24_in(4),
      I2 => \t1_g1_reg[34]_i_20_n_3\,
      O => \t1_g1[30]_i_4_n_0\
    );
\t1_g1[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in21_in(3),
      I1 => p_1_in24_in(3),
      I2 => \t1_g1_reg[34]_i_20_n_3\,
      O => \t1_g1[30]_i_5_n_0\
    );
\t1_g1[30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in21_in(2),
      I1 => p_1_in24_in(2),
      I2 => \t1_g1_reg[34]_i_20_n_3\,
      O => \t1_g1[30]_i_6_n_0\
    );
\t1_g1[30]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in21_in(1),
      I1 => p_1_in24_in(1),
      I2 => \t1_g1_reg[34]_i_20_n_3\,
      O => \t1_g1[30]_i_7_n_0\
    );
\t1_g1[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in21_in(4),
      I1 => p_1_in24_in(4),
      O => \t1_g1[30]_i_8_n_0\
    );
\t1_g1[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in21_in(3),
      I1 => p_1_in24_in(3),
      O => \t1_g1[30]_i_9_n_0\
    );
\t1_g1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[34]_i_2_n_7\,
      I3 => \t1_g1_reg[34]_i_3_n_7\,
      O => \t1_g1[31]_i_1_n_0\
    );
\t1_g1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[34]_i_2_n_6\,
      I3 => \t1_g1_reg[34]_i_3_n_6\,
      O => \t1_g1[32]_i_1_n_0\
    );
\t1_g1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[34]_i_2_n_5\,
      I3 => \t1_g1_reg[34]_i_3_n_5\,
      O => \t1_g1[33]_i_1_n_0\
    );
\t1_g1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[34]_i_2_n_4\,
      I3 => \t1_g1_reg[34]_i_3_n_4\,
      O => \t1_g1[34]_i_1_n_0\
    );
\t1_g1[34]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in21_in(6),
      I1 => p_1_in24_in(6),
      O => \t1_g1[34]_i_10_n_0\
    );
\t1_g1[34]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in21_in(5),
      I1 => p_1_in24_in(5),
      O => \t1_g1[34]_i_11_n_0\
    );
\t1_g1[34]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in1_in(8),
      I1 => p_1_in9_in(8),
      I2 => \t1_g1_reg[34]_i_21_n_3\,
      O => \t1_g1[34]_i_12_n_0\
    );
\t1_g1[34]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in1_in(7),
      I1 => p_1_in9_in(7),
      I2 => \t1_g1_reg[34]_i_21_n_3\,
      O => \t1_g1[34]_i_13_n_0\
    );
\t1_g1[34]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in1_in(6),
      I1 => p_1_in9_in(6),
      I2 => \t1_g1_reg[34]_i_21_n_3\,
      O => \t1_g1[34]_i_14_n_0\
    );
\t1_g1[34]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in1_in(5),
      I1 => p_1_in9_in(5),
      I2 => \t1_g1_reg[34]_i_21_n_3\,
      O => \t1_g1[34]_i_15_n_0\
    );
\t1_g1[34]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(8),
      I1 => p_1_in9_in(8),
      O => \t1_g1[34]_i_16_n_0\
    );
\t1_g1[34]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(7),
      I1 => p_1_in9_in(7),
      O => \t1_g1[34]_i_17_n_0\
    );
\t1_g1[34]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(6),
      I1 => p_1_in9_in(6),
      O => \t1_g1[34]_i_18_n_0\
    );
\t1_g1[34]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(5),
      I1 => p_1_in9_in(5),
      O => \t1_g1[34]_i_19_n_0\
    );
\t1_g1[34]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in24_in(9),
      I1 => p_1_in21_in(9),
      O => \t1_g1[34]_i_23_n_0\
    );
\t1_g1[34]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in21_in(9),
      I1 => p_1_in24_in(9),
      O => \t1_g1[34]_i_24_n_0\
    );
\t1_g1[34]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in9_in(9),
      I1 => p_1_in1_in(9),
      O => \t1_g1[34]_i_26_n_0\
    );
\t1_g1[34]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(9),
      I1 => p_1_in9_in(9),
      O => \t1_g1[34]_i_27_n_0\
    );
\t1_g1[34]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in24_in(7),
      I1 => p_1_in21_in(7),
      I2 => p_1_in21_in(8),
      I3 => p_1_in24_in(8),
      O => \t1_g1[34]_i_28_n_0\
    );
\t1_g1[34]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in24_in(5),
      I1 => p_1_in21_in(5),
      I2 => p_1_in21_in(6),
      I3 => p_1_in24_in(6),
      O => \t1_g1[34]_i_29_n_0\
    );
\t1_g1[34]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in24_in(3),
      I1 => p_1_in21_in(3),
      I2 => p_1_in21_in(4),
      I3 => p_1_in24_in(4),
      O => \t1_g1[34]_i_30_n_0\
    );
\t1_g1[34]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in24_in(1),
      I1 => p_1_in21_in(1),
      I2 => p_1_in21_in(2),
      I3 => p_1_in24_in(2),
      O => \t1_g1[34]_i_31_n_0\
    );
\t1_g1[34]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in24_in(7),
      I1 => p_1_in21_in(7),
      I2 => p_1_in24_in(8),
      I3 => p_1_in21_in(8),
      O => \t1_g1[34]_i_32_n_0\
    );
\t1_g1[34]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in24_in(5),
      I1 => p_1_in21_in(5),
      I2 => p_1_in24_in(6),
      I3 => p_1_in21_in(6),
      O => \t1_g1[34]_i_33_n_0\
    );
\t1_g1[34]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in24_in(3),
      I1 => p_1_in21_in(3),
      I2 => p_1_in24_in(4),
      I3 => p_1_in21_in(4),
      O => \t1_g1[34]_i_34_n_0\
    );
\t1_g1[34]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in24_in(1),
      I1 => p_1_in21_in(1),
      I2 => p_1_in24_in(2),
      I3 => p_1_in21_in(2),
      O => \t1_g1[34]_i_35_n_0\
    );
\t1_g1[34]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in9_in(7),
      I1 => p_1_in1_in(7),
      I2 => p_1_in1_in(8),
      I3 => p_1_in9_in(8),
      O => \t1_g1[34]_i_36_n_0\
    );
\t1_g1[34]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in9_in(5),
      I1 => p_1_in1_in(5),
      I2 => p_1_in1_in(6),
      I3 => p_1_in9_in(6),
      O => \t1_g1[34]_i_37_n_0\
    );
\t1_g1[34]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in9_in(3),
      I1 => p_1_in1_in(3),
      I2 => p_1_in1_in(4),
      I3 => p_1_in9_in(4),
      O => \t1_g1[34]_i_38_n_0\
    );
\t1_g1[34]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in9_in(1),
      I1 => p_1_in1_in(1),
      I2 => p_1_in1_in(2),
      I3 => p_1_in9_in(2),
      O => \t1_g1[34]_i_39_n_0\
    );
\t1_g1[34]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in21_in(8),
      I1 => p_1_in24_in(8),
      I2 => \t1_g1_reg[34]_i_20_n_3\,
      O => \t1_g1[34]_i_4_n_0\
    );
\t1_g1[34]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in9_in(7),
      I1 => p_1_in1_in(7),
      I2 => p_1_in9_in(8),
      I3 => p_1_in1_in(8),
      O => \t1_g1[34]_i_40_n_0\
    );
\t1_g1[34]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in9_in(5),
      I1 => p_1_in1_in(5),
      I2 => p_1_in9_in(6),
      I3 => p_1_in1_in(6),
      O => \t1_g1[34]_i_41_n_0\
    );
\t1_g1[34]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in9_in(3),
      I1 => p_1_in1_in(3),
      I2 => p_1_in9_in(4),
      I3 => p_1_in1_in(4),
      O => \t1_g1[34]_i_42_n_0\
    );
\t1_g1[34]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in9_in(1),
      I1 => p_1_in1_in(1),
      I2 => p_1_in9_in(2),
      I3 => p_1_in1_in(2),
      O => \t1_g1[34]_i_43_n_0\
    );
\t1_g1[34]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in21_in(7),
      I1 => p_1_in24_in(7),
      I2 => \t1_g1_reg[34]_i_20_n_3\,
      O => \t1_g1[34]_i_5_n_0\
    );
\t1_g1[34]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in21_in(6),
      I1 => p_1_in24_in(6),
      I2 => \t1_g1_reg[34]_i_20_n_3\,
      O => \t1_g1[34]_i_6_n_0\
    );
\t1_g1[34]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in21_in(5),
      I1 => p_1_in24_in(5),
      I2 => \t1_g1_reg[34]_i_20_n_3\,
      O => \t1_g1[34]_i_7_n_0\
    );
\t1_g1[34]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in21_in(8),
      I1 => p_1_in24_in(8),
      O => \t1_g1[34]_i_8_n_0\
    );
\t1_g1[34]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in21_in(7),
      I1 => p_1_in24_in(7),
      O => \t1_g1[34]_i_9_n_0\
    );
\t1_g1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[35]_i_2_n_7\,
      I3 => \t1_g1_reg[35]_i_3_n_7\,
      O => \t1_g1[35]_i_1_n_0\
    );
\t1_g1[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in21_in(9),
      I1 => p_1_in24_in(9),
      O => \t1_g1[35]_i_4_n_0\
    );
\t1_g1[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(9),
      I1 => p_1_in9_in(9),
      O => \t1_g1[35]_i_5_n_0\
    );
\t1_g1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return0(0),
      I3 => interpolate_G_on_R_stage14_return0(0),
      O => \t1_g1[36]_i_1_n_0\
    );
\t1_g1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return0(1),
      I3 => interpolate_G_on_R_stage14_return0(1),
      O => \t1_g1[37]_i_1_n_0\
    );
\t1_g1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return0(2),
      I3 => interpolate_G_on_R_stage14_return0(2),
      O => \t1_g1[38]_i_1_n_0\
    );
\t1_g1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return0(3),
      I3 => interpolate_G_on_R_stage14_return0(3),
      O => \t1_g1[39]_i_1_n_0\
    );
\t1_g1[39]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in18_in(2),
      I1 => p_1_in25_in(2),
      O => \t1_g1[39]_i_10_n_0\
    );
\t1_g1[39]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in18_in(1),
      I1 => p_1_in25_in(1),
      O => \t1_g1[39]_i_11_n_0\
    );
\t1_g1[39]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in4_in(4),
      I2 => interpolate_G_on_R_stage14_return2,
      O => \t1_g1[39]_i_12_n_0\
    );
\t1_g1[39]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in4_in(3),
      I2 => interpolate_G_on_R_stage14_return2,
      O => \t1_g1[39]_i_13_n_0\
    );
\t1_g1[39]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in4_in(2),
      I2 => interpolate_G_on_R_stage14_return2,
      O => \t1_g1[39]_i_14_n_0\
    );
\t1_g1[39]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in4_in(1),
      I2 => interpolate_G_on_R_stage14_return2,
      O => \t1_g1[39]_i_15_n_0\
    );
\t1_g1[39]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in4_in(4),
      O => \t1_g1[39]_i_16_n_0\
    );
\t1_g1[39]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in4_in(3),
      O => \t1_g1[39]_i_17_n_0\
    );
\t1_g1[39]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in4_in(2),
      O => \t1_g1[39]_i_18_n_0\
    );
\t1_g1[39]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_1_in4_in(1),
      O => \t1_g1[39]_i_19_n_0\
    );
\t1_g1[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in18_in(4),
      I1 => p_1_in25_in(4),
      I2 => interpolate_G_on_R_stage10_return2,
      O => \t1_g1[39]_i_4_n_0\
    );
\t1_g1[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in18_in(3),
      I1 => p_1_in25_in(3),
      I2 => interpolate_G_on_R_stage10_return2,
      O => \t1_g1[39]_i_5_n_0\
    );
\t1_g1[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in18_in(2),
      I1 => p_1_in25_in(2),
      I2 => interpolate_G_on_R_stage10_return2,
      O => \t1_g1[39]_i_6_n_0\
    );
\t1_g1[39]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in18_in(1),
      I1 => p_1_in25_in(1),
      I2 => interpolate_G_on_R_stage10_return2,
      O => \t1_g1[39]_i_7_n_0\
    );
\t1_g1[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in18_in(4),
      I1 => p_1_in25_in(4),
      O => \t1_g1[39]_i_8_n_0\
    );
\t1_g1[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in18_in(3),
      I1 => p_1_in25_in(3),
      O => \t1_g1[39]_i_9_n_0\
    );
\t1_g1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[5]_i_2_n_6\,
      I3 => \t1_g1_reg[5]_i_3_n_6\,
      O => \t1_g1[3]_i_1_n_0\
    );
\t1_g1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return0(4),
      I3 => interpolate_G_on_R_stage14_return0(4),
      O => \t1_g1[40]_i_1_n_0\
    );
\t1_g1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return0(5),
      I3 => interpolate_G_on_R_stage14_return0(5),
      O => \t1_g1[41]_i_1_n_0\
    );
\t1_g1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return0(6),
      I3 => interpolate_G_on_R_stage14_return0(6),
      O => \t1_g1[42]_i_1_n_0\
    );
\t1_g1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return0(7),
      I3 => interpolate_G_on_R_stage14_return0(7),
      O => \t1_g1[43]_i_1_n_0\
    );
\t1_g1[43]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in18_in(6),
      I1 => p_1_in25_in(6),
      O => \t1_g1[43]_i_10_n_0\
    );
\t1_g1[43]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in18_in(5),
      I1 => p_1_in25_in(5),
      O => \t1_g1[43]_i_11_n_0\
    );
\t1_g1[43]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in4_in(8),
      I2 => interpolate_G_on_R_stage14_return2,
      O => \t1_g1[43]_i_12_n_0\
    );
\t1_g1[43]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_1_in4_in(7),
      I2 => interpolate_G_on_R_stage14_return2,
      O => \t1_g1[43]_i_13_n_0\
    );
\t1_g1[43]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_1_in4_in(6),
      I2 => interpolate_G_on_R_stage14_return2,
      O => \t1_g1[43]_i_14_n_0\
    );
\t1_g1[43]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_1_in4_in(5),
      I2 => interpolate_G_on_R_stage14_return2,
      O => \t1_g1[43]_i_15_n_0\
    );
\t1_g1[43]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in4_in(8),
      O => \t1_g1[43]_i_16_n_0\
    );
\t1_g1[43]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_1_in4_in(7),
      O => \t1_g1[43]_i_17_n_0\
    );
\t1_g1[43]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_1_in4_in(6),
      O => \t1_g1[43]_i_18_n_0\
    );
\t1_g1[43]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_1_in4_in(5),
      O => \t1_g1[43]_i_19_n_0\
    );
\t1_g1[43]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in25_in(9),
      I1 => p_1_in18_in(9),
      O => \t1_g1[43]_i_23_n_0\
    );
\t1_g1[43]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in18_in(9),
      I1 => p_1_in25_in(9),
      O => \t1_g1[43]_i_24_n_0\
    );
\t1_g1[43]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in4_in(9),
      I1 => p_1_in(9),
      O => \t1_g1[43]_i_26_n_0\
    );
\t1_g1[43]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in4_in(9),
      O => \t1_g1[43]_i_27_n_0\
    );
\t1_g1[43]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in25_in(7),
      I1 => p_1_in18_in(7),
      I2 => p_1_in18_in(8),
      I3 => p_1_in25_in(8),
      O => \t1_g1[43]_i_28_n_0\
    );
\t1_g1[43]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in25_in(5),
      I1 => p_1_in18_in(5),
      I2 => p_1_in18_in(6),
      I3 => p_1_in25_in(6),
      O => \t1_g1[43]_i_29_n_0\
    );
\t1_g1[43]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in25_in(3),
      I1 => p_1_in18_in(3),
      I2 => p_1_in18_in(4),
      I3 => p_1_in25_in(4),
      O => \t1_g1[43]_i_30_n_0\
    );
\t1_g1[43]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in25_in(1),
      I1 => p_1_in18_in(1),
      I2 => p_1_in18_in(2),
      I3 => p_1_in25_in(2),
      O => \t1_g1[43]_i_31_n_0\
    );
\t1_g1[43]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in25_in(7),
      I1 => p_1_in18_in(7),
      I2 => p_1_in25_in(8),
      I3 => p_1_in18_in(8),
      O => \t1_g1[43]_i_32_n_0\
    );
\t1_g1[43]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in25_in(5),
      I1 => p_1_in18_in(5),
      I2 => p_1_in25_in(6),
      I3 => p_1_in18_in(6),
      O => \t1_g1[43]_i_33_n_0\
    );
\t1_g1[43]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in25_in(3),
      I1 => p_1_in18_in(3),
      I2 => p_1_in25_in(4),
      I3 => p_1_in18_in(4),
      O => \t1_g1[43]_i_34_n_0\
    );
\t1_g1[43]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in25_in(1),
      I1 => p_1_in18_in(1),
      I2 => p_1_in25_in(2),
      I3 => p_1_in18_in(2),
      O => \t1_g1[43]_i_35_n_0\
    );
\t1_g1[43]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in4_in(7),
      I1 => p_1_in(7),
      I2 => p_1_in(8),
      I3 => p_1_in4_in(8),
      O => \t1_g1[43]_i_36_n_0\
    );
\t1_g1[43]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in4_in(5),
      I1 => p_1_in(5),
      I2 => p_1_in(6),
      I3 => p_1_in4_in(6),
      O => \t1_g1[43]_i_37_n_0\
    );
\t1_g1[43]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in4_in(3),
      I1 => p_1_in(3),
      I2 => p_1_in(4),
      I3 => p_1_in4_in(4),
      O => \t1_g1[43]_i_38_n_0\
    );
\t1_g1[43]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in4_in(1),
      I1 => p_1_in(1),
      I2 => p_1_in(2),
      I3 => p_1_in4_in(2),
      O => \t1_g1[43]_i_39_n_0\
    );
\t1_g1[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in18_in(8),
      I1 => p_1_in25_in(8),
      I2 => interpolate_G_on_R_stage10_return2,
      O => \t1_g1[43]_i_4_n_0\
    );
\t1_g1[43]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in4_in(7),
      I1 => p_1_in(7),
      I2 => p_1_in4_in(8),
      I3 => p_1_in(8),
      O => \t1_g1[43]_i_40_n_0\
    );
\t1_g1[43]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in4_in(5),
      I1 => p_1_in(5),
      I2 => p_1_in4_in(6),
      I3 => p_1_in(6),
      O => \t1_g1[43]_i_41_n_0\
    );
\t1_g1[43]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in4_in(3),
      I1 => p_1_in(3),
      I2 => p_1_in4_in(4),
      I3 => p_1_in(4),
      O => \t1_g1[43]_i_42_n_0\
    );
\t1_g1[43]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in4_in(1),
      I1 => p_1_in(1),
      I2 => p_1_in4_in(2),
      I3 => p_1_in(2),
      O => \t1_g1[43]_i_43_n_0\
    );
\t1_g1[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in18_in(7),
      I1 => p_1_in25_in(7),
      I2 => interpolate_G_on_R_stage10_return2,
      O => \t1_g1[43]_i_5_n_0\
    );
\t1_g1[43]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in18_in(6),
      I1 => p_1_in25_in(6),
      I2 => interpolate_G_on_R_stage10_return2,
      O => \t1_g1[43]_i_6_n_0\
    );
\t1_g1[43]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in18_in(5),
      I1 => p_1_in25_in(5),
      I2 => interpolate_G_on_R_stage10_return2,
      O => \t1_g1[43]_i_7_n_0\
    );
\t1_g1[43]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in18_in(8),
      I1 => p_1_in25_in(8),
      O => \t1_g1[43]_i_8_n_0\
    );
\t1_g1[43]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in18_in(7),
      I1 => p_1_in25_in(7),
      O => \t1_g1[43]_i_9_n_0\
    );
\t1_g1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage10_return0(8),
      I3 => interpolate_G_on_R_stage14_return0(8),
      O => \t1_g1[44]_i_1_n_0\
    );
\t1_g1[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in18_in(9),
      I1 => p_1_in25_in(9),
      O => \t1_g1[44]_i_4_n_0\
    );
\t1_g1[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in4_in(9),
      O => \t1_g1[44]_i_5_n_0\
    );
\t1_g1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[5]_i_2_n_5\,
      I3 => \t1_g1_reg[5]_i_3_n_5\,
      O => \t1_g1[4]_i_1_n_0\
    );
\t1_g1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[5]_i_2_n_4\,
      I3 => \t1_g1_reg[5]_i_3_n_4\,
      O => \t1_g1[5]_i_1_n_0\
    );
\t1_g1[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g1[5]_i_6_n_0\,
      I1 => \t1_g1[5]_i_21_n_0\,
      I2 => p_1_in24_in(6),
      I3 => p_1_in21_in(5),
      I4 => p_1_in25_in(5),
      I5 => p_1_in18_in(5),
      O => \t1_g1[5]_i_10_n_0\
    );
\t1_g1[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g1[5]_i_7_n_0\,
      I1 => \t1_g1[5]_i_22_n_0\,
      I2 => p_1_in24_in(5),
      I3 => p_1_in21_in(4),
      I4 => p_1_in25_in(4),
      I5 => p_1_in18_in(4),
      O => \t1_g1[5]_i_11_n_0\
    );
\t1_g1[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in9_in(7),
      I1 => \t1_g1[5]_i_24_n_0\,
      I2 => p_1_in(6),
      I3 => p_1_in4_in(6),
      I4 => p_1_in1_in(6),
      O => \t1_g1[5]_i_12_n_0\
    );
\t1_g1[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in9_in(6),
      I1 => \t1_g1[5]_i_25_n_0\,
      I2 => p_1_in(5),
      I3 => p_1_in4_in(5),
      I4 => p_1_in1_in(5),
      O => \t1_g1[5]_i_13_n_0\
    );
\t1_g1[5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in9_in(5),
      I1 => \t1_g1[5]_i_26_n_0\,
      I2 => p_1_in(4),
      I3 => p_1_in4_in(4),
      I4 => p_1_in1_in(4),
      O => \t1_g1[5]_i_14_n_0\
    );
\t1_g1[5]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in9_in(4),
      I1 => \t1_g1[5]_i_27_n_0\,
      I2 => p_1_in(3),
      I3 => p_1_in4_in(3),
      I4 => p_1_in1_in(3),
      O => \t1_g1[5]_i_15_n_0\
    );
\t1_g1[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g1[5]_i_12_n_0\,
      I1 => \t1_g1[8]_i_16_n_0\,
      I2 => p_1_in9_in(8),
      I3 => p_1_in1_in(7),
      I4 => p_1_in4_in(7),
      I5 => p_1_in(7),
      O => \t1_g1[5]_i_16_n_0\
    );
\t1_g1[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g1[5]_i_13_n_0\,
      I1 => \t1_g1[5]_i_24_n_0\,
      I2 => p_1_in9_in(7),
      I3 => p_1_in1_in(6),
      I4 => p_1_in4_in(6),
      I5 => p_1_in(6),
      O => \t1_g1[5]_i_17_n_0\
    );
\t1_g1[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g1[5]_i_14_n_0\,
      I1 => \t1_g1[5]_i_25_n_0\,
      I2 => p_1_in9_in(6),
      I3 => p_1_in1_in(5),
      I4 => p_1_in4_in(5),
      I5 => p_1_in(5),
      O => \t1_g1[5]_i_18_n_0\
    );
\t1_g1[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g1[5]_i_15_n_0\,
      I1 => \t1_g1[5]_i_26_n_0\,
      I2 => p_1_in9_in(5),
      I3 => p_1_in1_in(4),
      I4 => p_1_in4_in(4),
      I5 => p_1_in(4),
      O => \t1_g1[5]_i_19_n_0\
    );
\t1_g1[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in18_in(7),
      I1 => p_1_in21_in(7),
      I2 => p_1_in25_in(7),
      O => \t1_g1[5]_i_20_n_0\
    );
\t1_g1[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in18_in(6),
      I1 => p_1_in21_in(6),
      I2 => p_1_in25_in(6),
      O => \t1_g1[5]_i_21_n_0\
    );
\t1_g1[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in18_in(5),
      I1 => p_1_in21_in(5),
      I2 => p_1_in25_in(5),
      O => \t1_g1[5]_i_22_n_0\
    );
\t1_g1[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in18_in(4),
      I1 => p_1_in21_in(4),
      I2 => p_1_in25_in(4),
      O => \t1_g1[5]_i_23_n_0\
    );
\t1_g1[5]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_1_in1_in(7),
      I2 => p_1_in4_in(7),
      O => \t1_g1[5]_i_24_n_0\
    );
\t1_g1[5]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_1_in1_in(6),
      I2 => p_1_in4_in(6),
      O => \t1_g1[5]_i_25_n_0\
    );
\t1_g1[5]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_1_in1_in(5),
      I2 => p_1_in4_in(5),
      O => \t1_g1[5]_i_26_n_0\
    );
\t1_g1[5]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in1_in(4),
      I2 => p_1_in4_in(4),
      O => \t1_g1[5]_i_27_n_0\
    );
\t1_g1[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in24_in(7),
      I1 => \t1_g1[5]_i_20_n_0\,
      I2 => p_1_in18_in(6),
      I3 => p_1_in25_in(6),
      I4 => p_1_in21_in(6),
      O => \t1_g1[5]_i_4_n_0\
    );
\t1_g1[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in24_in(6),
      I1 => \t1_g1[5]_i_21_n_0\,
      I2 => p_1_in18_in(5),
      I3 => p_1_in25_in(5),
      I4 => p_1_in21_in(5),
      O => \t1_g1[5]_i_5_n_0\
    );
\t1_g1[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in24_in(5),
      I1 => \t1_g1[5]_i_22_n_0\,
      I2 => p_1_in18_in(4),
      I3 => p_1_in25_in(4),
      I4 => p_1_in21_in(4),
      O => \t1_g1[5]_i_6_n_0\
    );
\t1_g1[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in24_in(4),
      I1 => \t1_g1[5]_i_23_n_0\,
      I2 => p_1_in18_in(3),
      I3 => p_1_in25_in(3),
      I4 => p_1_in21_in(3),
      O => \t1_g1[5]_i_7_n_0\
    );
\t1_g1[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g1[5]_i_4_n_0\,
      I1 => \t1_g1[8]_i_13_n_0\,
      I2 => p_1_in24_in(8),
      I3 => p_1_in21_in(7),
      I4 => p_1_in25_in(7),
      I5 => p_1_in18_in(7),
      O => \t1_g1[5]_i_8_n_0\
    );
\t1_g1[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g1[5]_i_5_n_0\,
      I1 => \t1_g1[5]_i_20_n_0\,
      I2 => p_1_in24_in(7),
      I3 => p_1_in21_in(6),
      I4 => p_1_in25_in(6),
      I5 => p_1_in18_in(6),
      O => \t1_g1[5]_i_9_n_0\
    );
\t1_g1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[8]_i_2_n_7\,
      I3 => \t1_g1_reg[8]_i_3_n_7\,
      O => \t1_g1[6]_i_1_n_0\
    );
\t1_g1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[8]_i_2_n_6\,
      I3 => \t1_g1_reg[8]_i_3_n_6\,
      O => \t1_g1[7]_i_1_n_0\
    );
\t1_g1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[8]_i_2_n_1\,
      I3 => \t1_g1_reg[8]_i_3_n_1\,
      O => \t1_g1[8]_i_1_n_0\
    );
\t1_g1[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \t1_g1[8]_i_17_n_0\,
      I1 => p_1_in9_in(9),
      I2 => p_1_in(9),
      I3 => p_1_in4_in(9),
      I4 => p_1_in1_in(9),
      O => \t1_g1[8]_i_10_n_0\
    );
\t1_g1[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g1[8]_i_9_n_0\,
      I1 => \t1_g1[8]_i_15_n_0\,
      I2 => p_1_in9_in(9),
      I3 => p_1_in1_in(8),
      I4 => p_1_in4_in(8),
      I5 => p_1_in(8),
      O => \t1_g1[8]_i_11_n_0\
    );
\t1_g1[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in18_in(9),
      I1 => p_1_in21_in(9),
      I2 => p_1_in25_in(9),
      O => \t1_g1[8]_i_12_n_0\
    );
\t1_g1[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in18_in(8),
      I1 => p_1_in21_in(8),
      I2 => p_1_in25_in(8),
      O => \t1_g1[8]_i_13_n_0\
    );
\t1_g1[8]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_1_in21_in(8),
      I1 => p_1_in25_in(8),
      I2 => p_1_in18_in(8),
      O => \t1_g1[8]_i_14_n_0\
    );
\t1_g1[8]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in1_in(9),
      I2 => p_1_in4_in(9),
      O => \t1_g1[8]_i_15_n_0\
    );
\t1_g1[8]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in1_in(8),
      I2 => p_1_in4_in(8),
      O => \t1_g1[8]_i_16_n_0\
    );
\t1_g1[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_1_in1_in(8),
      I1 => p_1_in4_in(8),
      I2 => p_1_in(8),
      O => \t1_g1[8]_i_17_n_0\
    );
\t1_g1[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in24_in(9),
      I1 => \t1_g1[8]_i_12_n_0\,
      I2 => p_1_in18_in(8),
      I3 => p_1_in25_in(8),
      I4 => p_1_in21_in(8),
      O => \t1_g1[8]_i_4_n_0\
    );
\t1_g1[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in24_in(8),
      I1 => \t1_g1[8]_i_13_n_0\,
      I2 => p_1_in18_in(7),
      I3 => p_1_in25_in(7),
      I4 => p_1_in21_in(7),
      O => \t1_g1[8]_i_5_n_0\
    );
\t1_g1[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \t1_g1[8]_i_14_n_0\,
      I1 => p_1_in24_in(9),
      I2 => p_1_in18_in(9),
      I3 => p_1_in25_in(9),
      I4 => p_1_in21_in(9),
      O => \t1_g1[8]_i_6_n_0\
    );
\t1_g1[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g1[8]_i_5_n_0\,
      I1 => \t1_g1[8]_i_12_n_0\,
      I2 => p_1_in24_in(9),
      I3 => p_1_in21_in(8),
      I4 => p_1_in25_in(8),
      I5 => p_1_in18_in(8),
      O => \t1_g1[8]_i_7_n_0\
    );
\t1_g1[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in9_in(9),
      I1 => \t1_g1[8]_i_15_n_0\,
      I2 => p_1_in(8),
      I3 => p_1_in4_in(8),
      I4 => p_1_in1_in(8),
      O => \t1_g1[8]_i_8_n_0\
    );
\t1_g1[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in9_in(8),
      I1 => \t1_g1[8]_i_16_n_0\,
      I2 => p_1_in(7),
      I3 => p_1_in4_in(7),
      I4 => p_1_in1_in(7),
      O => \t1_g1[8]_i_9_n_0\
    );
\t1_g1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g1_reg[10]_i_2_n_5\,
      I3 => \t1_g1_reg[10]_i_3_n_5\,
      O => \t1_g1[9]_i_1_n_0\
    );
\t1_g1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[0]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[0]\
    );
\t1_g1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[10]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[10]\
    );
\t1_g1_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g1_reg[10]_i_2_n_0\,
      CO(2) => \t1_g1_reg[10]_i_2_n_1\,
      CO(1) => \t1_g1_reg[10]_i_2_n_2\,
      CO(0) => \t1_g1_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in24_in(3 downto 1),
      DI(0) => '0',
      O(3) => \t1_g1_reg[10]_i_2_n_4\,
      O(2) => \t1_g1_reg[10]_i_2_n_5\,
      O(1 downto 0) => \NLW_t1_g1_reg[10]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g1[10]_i_4_n_0\,
      S(2) => \t1_g1[10]_i_5_n_0\,
      S(1) => \t1_g1[10]_i_6_n_0\,
      S(0) => '0'
    );
\t1_g1_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g1_reg[10]_i_3_n_0\,
      CO(2) => \t1_g1_reg[10]_i_3_n_1\,
      CO(1) => \t1_g1_reg[10]_i_3_n_2\,
      CO(0) => \t1_g1_reg[10]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in9_in(3 downto 1),
      DI(0) => '0',
      O(3) => \t1_g1_reg[10]_i_3_n_4\,
      O(2) => \t1_g1_reg[10]_i_3_n_5\,
      O(1 downto 0) => \NLW_t1_g1_reg[10]_i_3_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g1[10]_i_7_n_0\,
      S(2) => \t1_g1[10]_i_8_n_0\,
      S(1) => \t1_g1[10]_i_9_n_0\,
      S(0) => '0'
    );
\t1_g1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[11]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[11]\
    );
\t1_g1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[12]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[12]\
    );
\t1_g1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[13]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[13]\
    );
\t1_g1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[14]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[14]\
    );
\t1_g1_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[10]_i_2_n_0\,
      CO(3) => \t1_g1_reg[14]_i_2_n_0\,
      CO(2) => \t1_g1_reg[14]_i_2_n_1\,
      CO(1) => \t1_g1_reg[14]_i_2_n_2\,
      CO(0) => \t1_g1_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in24_in(7 downto 4),
      O(3) => \t1_g1_reg[14]_i_2_n_4\,
      O(2) => \t1_g1_reg[14]_i_2_n_5\,
      O(1) => \t1_g1_reg[14]_i_2_n_6\,
      O(0) => \t1_g1_reg[14]_i_2_n_7\,
      S(3) => \t1_g1[14]_i_4_n_0\,
      S(2) => \t1_g1[14]_i_5_n_0\,
      S(1) => \t1_g1[14]_i_6_n_0\,
      S(0) => \t1_g1[14]_i_7_n_0\
    );
\t1_g1_reg[14]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[10]_i_3_n_0\,
      CO(3) => \t1_g1_reg[14]_i_3_n_0\,
      CO(2) => \t1_g1_reg[14]_i_3_n_1\,
      CO(1) => \t1_g1_reg[14]_i_3_n_2\,
      CO(0) => \t1_g1_reg[14]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in9_in(7 downto 4),
      O(3) => \t1_g1_reg[14]_i_3_n_4\,
      O(2) => \t1_g1_reg[14]_i_3_n_5\,
      O(1) => \t1_g1_reg[14]_i_3_n_6\,
      O(0) => \t1_g1_reg[14]_i_3_n_7\,
      S(3) => \t1_g1[14]_i_8_n_0\,
      S(2) => \t1_g1[14]_i_9_n_0\,
      S(1) => \t1_g1[14]_i_10_n_0\,
      S(0) => \t1_g1[14]_i_11_n_0\
    );
\t1_g1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[15]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[15]\
    );
\t1_g1_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[16]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[16]\
    );
\t1_g1_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[17]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[17]\
    );
\t1_g1_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[14]_i_2_n_0\,
      CO(3) => \NLW_t1_g1_reg[17]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \t1_g1_reg[17]_i_2_n_1\,
      CO(1) => \NLW_t1_g1_reg[17]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \t1_g1_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in24_in(9 downto 8),
      O(3 downto 2) => \NLW_t1_g1_reg[17]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g1_reg[17]_i_2_n_6\,
      O(0) => \t1_g1_reg[17]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g1[17]_i_4_n_0\,
      S(0) => \t1_g1[17]_i_5_n_0\
    );
\t1_g1_reg[17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[14]_i_3_n_0\,
      CO(3) => \NLW_t1_g1_reg[17]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \t1_g1_reg[17]_i_3_n_1\,
      CO(1) => \NLW_t1_g1_reg[17]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \t1_g1_reg[17]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in9_in(9 downto 8),
      O(3 downto 2) => \NLW_t1_g1_reg[17]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g1_reg[17]_i_3_n_6\,
      O(0) => \t1_g1_reg[17]_i_3_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g1[17]_i_6_n_0\,
      S(0) => \t1_g1[17]_i_7_n_0\
    );
\t1_g1_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[18]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[18]\
    );
\t1_g1_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[19]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[19]\
    );
\t1_g1_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g1_reg[19]_i_2_n_0\,
      CO(2) => \t1_g1_reg[19]_i_2_n_1\,
      CO(1) => \t1_g1_reg[19]_i_2_n_2\,
      CO(0) => \t1_g1_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in25_in(3 downto 1),
      DI(0) => '0',
      O(3 downto 2) => interpolate_G_on_R_stage10_return026_out(3 downto 2),
      O(1 downto 0) => \NLW_t1_g1_reg[19]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g1[19]_i_4_n_0\,
      S(2) => \t1_g1[19]_i_5_n_0\,
      S(1) => \t1_g1[19]_i_6_n_0\,
      S(0) => '0'
    );
\t1_g1_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g1_reg[19]_i_3_n_0\,
      CO(2) => \t1_g1_reg[19]_i_3_n_1\,
      CO(1) => \t1_g1_reg[19]_i_3_n_2\,
      CO(0) => \t1_g1_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in4_in(3 downto 1),
      DI(0) => '0',
      O(3 downto 2) => interpolate_G_on_R_stage14_return010_out(3 downto 2),
      O(1 downto 0) => \NLW_t1_g1_reg[19]_i_3_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g1[19]_i_7_n_0\,
      S(2) => \t1_g1[19]_i_8_n_0\,
      S(1) => \t1_g1[19]_i_9_n_0\,
      S(0) => '0'
    );
\t1_g1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[1]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[1]\
    );
\t1_g1_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g1_reg[1]_i_2_n_0\,
      CO(2) => \t1_g1_reg[1]_i_2_n_1\,
      CO(1) => \t1_g1_reg[1]_i_2_n_2\,
      CO(0) => \t1_g1_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g1[1]_i_4_n_0\,
      DI(2) => \t1_g1[1]_i_5_n_0\,
      DI(1) => \t1_g1[1]_i_6_n_0\,
      DI(0) => p_1_in24_in(1),
      O(3) => \t1_g1_reg[1]_i_2_n_4\,
      O(2) => \t1_g1_reg[1]_i_2_n_5\,
      O(1 downto 0) => \NLW_t1_g1_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g1[1]_i_7_n_0\,
      S(2) => \t1_g1[1]_i_8_n_0\,
      S(1) => \t1_g1[1]_i_9_n_0\,
      S(0) => \t1_g1[1]_i_10_n_0\
    );
\t1_g1_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g1_reg[1]_i_3_n_0\,
      CO(2) => \t1_g1_reg[1]_i_3_n_1\,
      CO(1) => \t1_g1_reg[1]_i_3_n_2\,
      CO(0) => \t1_g1_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g1[1]_i_11_n_0\,
      DI(2) => \t1_g1[1]_i_12_n_0\,
      DI(1) => \t1_g1[1]_i_13_n_0\,
      DI(0) => p_1_in9_in(1),
      O(3) => \t1_g1_reg[1]_i_3_n_4\,
      O(2) => \t1_g1_reg[1]_i_3_n_5\,
      O(1 downto 0) => \NLW_t1_g1_reg[1]_i_3_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g1[1]_i_14_n_0\,
      S(2) => \t1_g1[1]_i_15_n_0\,
      S(1) => \t1_g1[1]_i_16_n_0\,
      S(0) => \t1_g1[1]_i_17_n_0\
    );
\t1_g1_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[20]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[20]\
    );
\t1_g1_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[21]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[21]\
    );
\t1_g1_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[22]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[22]\
    );
\t1_g1_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[23]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[23]\
    );
\t1_g1_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[19]_i_2_n_0\,
      CO(3) => \t1_g1_reg[23]_i_2_n_0\,
      CO(2) => \t1_g1_reg[23]_i_2_n_1\,
      CO(1) => \t1_g1_reg[23]_i_2_n_2\,
      CO(0) => \t1_g1_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in25_in(7 downto 4),
      O(3 downto 0) => interpolate_G_on_R_stage10_return026_out(7 downto 4),
      S(3) => \t1_g1[23]_i_4_n_0\,
      S(2) => \t1_g1[23]_i_5_n_0\,
      S(1) => \t1_g1[23]_i_6_n_0\,
      S(0) => \t1_g1[23]_i_7_n_0\
    );
\t1_g1_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[19]_i_3_n_0\,
      CO(3) => \t1_g1_reg[23]_i_3_n_0\,
      CO(2) => \t1_g1_reg[23]_i_3_n_1\,
      CO(1) => \t1_g1_reg[23]_i_3_n_2\,
      CO(0) => \t1_g1_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in4_in(7 downto 4),
      O(3 downto 0) => interpolate_G_on_R_stage14_return010_out(7 downto 4),
      S(3) => \t1_g1[23]_i_8_n_0\,
      S(2) => \t1_g1[23]_i_9_n_0\,
      S(1) => \t1_g1[23]_i_10_n_0\,
      S(0) => \t1_g1[23]_i_11_n_0\
    );
\t1_g1_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[24]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[24]\
    );
\t1_g1_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[25]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[25]\
    );
\t1_g1_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[26]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[26]\
    );
\t1_g1_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[23]_i_2_n_0\,
      CO(3) => \NLW_t1_g1_reg[26]_i_2_CO_UNCONNECTED\(3),
      CO(2) => interpolate_G_on_R_stage10_return026_out(10),
      CO(1) => \NLW_t1_g1_reg[26]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \t1_g1_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in25_in(9 downto 8),
      O(3 downto 2) => \NLW_t1_g1_reg[26]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => interpolate_G_on_R_stage10_return026_out(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \t1_g1[26]_i_4_n_0\,
      S(0) => \t1_g1[26]_i_5_n_0\
    );
\t1_g1_reg[26]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[23]_i_3_n_0\,
      CO(3) => \NLW_t1_g1_reg[26]_i_3_CO_UNCONNECTED\(3),
      CO(2) => interpolate_G_on_R_stage14_return010_out(10),
      CO(1) => \NLW_t1_g1_reg[26]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \t1_g1_reg[26]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in4_in(9 downto 8),
      O(3 downto 2) => \NLW_t1_g1_reg[26]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => interpolate_G_on_R_stage14_return010_out(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \t1_g1[26]_i_6_n_0\,
      S(0) => \t1_g1[26]_i_7_n_0\
    );
\t1_g1_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[27]_i_1_n_0\,
      Q => p_1_in7_in(0)
    );
\t1_g1_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[28]_i_1_n_0\,
      Q => p_1_in7_in(1)
    );
\t1_g1_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[29]_i_1_n_0\,
      Q => p_1_in7_in(2)
    );
\t1_g1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[2]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[2]\
    );
\t1_g1_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[30]_i_1_n_0\,
      Q => p_1_in7_in(3)
    );
\t1_g1_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g1_reg[30]_i_2_n_0\,
      CO(2) => \t1_g1_reg[30]_i_2_n_1\,
      CO(1) => \t1_g1_reg[30]_i_2_n_2\,
      CO(0) => \t1_g1_reg[30]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g1[30]_i_4_n_0\,
      DI(2) => \t1_g1[30]_i_5_n_0\,
      DI(1) => \t1_g1[30]_i_6_n_0\,
      DI(0) => \t1_g1[30]_i_7_n_0\,
      O(3) => \t1_g1_reg[30]_i_2_n_4\,
      O(2) => \t1_g1_reg[30]_i_2_n_5\,
      O(1) => \t1_g1_reg[30]_i_2_n_6\,
      O(0) => \t1_g1_reg[30]_i_2_n_7\,
      S(3) => \t1_g1[30]_i_8_n_0\,
      S(2) => \t1_g1[30]_i_9_n_0\,
      S(1) => \t1_g1[30]_i_10_n_0\,
      S(0) => \t1_g1[30]_i_11_n_0\
    );
\t1_g1_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g1_reg[30]_i_3_n_0\,
      CO(2) => \t1_g1_reg[30]_i_3_n_1\,
      CO(1) => \t1_g1_reg[30]_i_3_n_2\,
      CO(0) => \t1_g1_reg[30]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g1[30]_i_12_n_0\,
      DI(2) => \t1_g1[30]_i_13_n_0\,
      DI(1) => \t1_g1[30]_i_14_n_0\,
      DI(0) => \t1_g1[30]_i_15_n_0\,
      O(3) => \t1_g1_reg[30]_i_3_n_4\,
      O(2) => \t1_g1_reg[30]_i_3_n_5\,
      O(1) => \t1_g1_reg[30]_i_3_n_6\,
      O(0) => \t1_g1_reg[30]_i_3_n_7\,
      S(3) => \t1_g1[30]_i_16_n_0\,
      S(2) => \t1_g1[30]_i_17_n_0\,
      S(1) => \t1_g1[30]_i_18_n_0\,
      S(0) => \t1_g1[30]_i_19_n_0\
    );
\t1_g1_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[31]_i_1_n_0\,
      Q => p_1_in7_in(4)
    );
\t1_g1_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[32]_i_1_n_0\,
      Q => p_1_in7_in(5)
    );
\t1_g1_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[33]_i_1_n_0\,
      Q => p_1_in7_in(6)
    );
\t1_g1_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[34]_i_1_n_0\,
      Q => p_1_in7_in(7)
    );
\t1_g1_reg[34]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[30]_i_2_n_0\,
      CO(3) => \t1_g1_reg[34]_i_2_n_0\,
      CO(2) => \t1_g1_reg[34]_i_2_n_1\,
      CO(1) => \t1_g1_reg[34]_i_2_n_2\,
      CO(0) => \t1_g1_reg[34]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g1[34]_i_4_n_0\,
      DI(2) => \t1_g1[34]_i_5_n_0\,
      DI(1) => \t1_g1[34]_i_6_n_0\,
      DI(0) => \t1_g1[34]_i_7_n_0\,
      O(3) => \t1_g1_reg[34]_i_2_n_4\,
      O(2) => \t1_g1_reg[34]_i_2_n_5\,
      O(1) => \t1_g1_reg[34]_i_2_n_6\,
      O(0) => \t1_g1_reg[34]_i_2_n_7\,
      S(3) => \t1_g1[34]_i_8_n_0\,
      S(2) => \t1_g1[34]_i_9_n_0\,
      S(1) => \t1_g1[34]_i_10_n_0\,
      S(0) => \t1_g1[34]_i_11_n_0\
    );
\t1_g1_reg[34]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[34]_i_22_n_0\,
      CO(3 downto 1) => \NLW_t1_g1_reg[34]_i_20_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t1_g1_reg[34]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g1[34]_i_23_n_0\,
      O(3 downto 0) => \NLW_t1_g1_reg[34]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g1[34]_i_24_n_0\
    );
\t1_g1_reg[34]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[34]_i_25_n_0\,
      CO(3 downto 1) => \NLW_t1_g1_reg[34]_i_21_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t1_g1_reg[34]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g1[34]_i_26_n_0\,
      O(3 downto 0) => \NLW_t1_g1_reg[34]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g1[34]_i_27_n_0\
    );
\t1_g1_reg[34]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g1_reg[34]_i_22_n_0\,
      CO(2) => \t1_g1_reg[34]_i_22_n_1\,
      CO(1) => \t1_g1_reg[34]_i_22_n_2\,
      CO(0) => \t1_g1_reg[34]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g1[34]_i_28_n_0\,
      DI(2) => \t1_g1[34]_i_29_n_0\,
      DI(1) => \t1_g1[34]_i_30_n_0\,
      DI(0) => \t1_g1[34]_i_31_n_0\,
      O(3 downto 0) => \NLW_t1_g1_reg[34]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g1[34]_i_32_n_0\,
      S(2) => \t1_g1[34]_i_33_n_0\,
      S(1) => \t1_g1[34]_i_34_n_0\,
      S(0) => \t1_g1[34]_i_35_n_0\
    );
\t1_g1_reg[34]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g1_reg[34]_i_25_n_0\,
      CO(2) => \t1_g1_reg[34]_i_25_n_1\,
      CO(1) => \t1_g1_reg[34]_i_25_n_2\,
      CO(0) => \t1_g1_reg[34]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g1[34]_i_36_n_0\,
      DI(2) => \t1_g1[34]_i_37_n_0\,
      DI(1) => \t1_g1[34]_i_38_n_0\,
      DI(0) => \t1_g1[34]_i_39_n_0\,
      O(3 downto 0) => \NLW_t1_g1_reg[34]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g1[34]_i_40_n_0\,
      S(2) => \t1_g1[34]_i_41_n_0\,
      S(1) => \t1_g1[34]_i_42_n_0\,
      S(0) => \t1_g1[34]_i_43_n_0\
    );
\t1_g1_reg[34]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[30]_i_3_n_0\,
      CO(3) => \t1_g1_reg[34]_i_3_n_0\,
      CO(2) => \t1_g1_reg[34]_i_3_n_1\,
      CO(1) => \t1_g1_reg[34]_i_3_n_2\,
      CO(0) => \t1_g1_reg[34]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g1[34]_i_12_n_0\,
      DI(2) => \t1_g1[34]_i_13_n_0\,
      DI(1) => \t1_g1[34]_i_14_n_0\,
      DI(0) => \t1_g1[34]_i_15_n_0\,
      O(3) => \t1_g1_reg[34]_i_3_n_4\,
      O(2) => \t1_g1_reg[34]_i_3_n_5\,
      O(1) => \t1_g1_reg[34]_i_3_n_6\,
      O(0) => \t1_g1_reg[34]_i_3_n_7\,
      S(3) => \t1_g1[34]_i_16_n_0\,
      S(2) => \t1_g1[34]_i_17_n_0\,
      S(1) => \t1_g1[34]_i_18_n_0\,
      S(0) => \t1_g1[34]_i_19_n_0\
    );
\t1_g1_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[35]_i_1_n_0\,
      Q => p_1_in7_in(8)
    );
\t1_g1_reg[35]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[34]_i_2_n_0\,
      CO(3 downto 0) => \NLW_t1_g1_reg[35]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g1_reg[35]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \t1_g1_reg[35]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \t1_g1[35]_i_4_n_0\
    );
\t1_g1_reg[35]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[34]_i_3_n_0\,
      CO(3 downto 0) => \NLW_t1_g1_reg[35]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g1_reg[35]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \t1_g1_reg[35]_i_3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \t1_g1[35]_i_5_n_0\
    );
\t1_g1_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[36]_i_1_n_0\,
      Q => p_0_in6_in(0)
    );
\t1_g1_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[37]_i_1_n_0\,
      Q => p_0_in6_in(1)
    );
\t1_g1_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[38]_i_1_n_0\,
      Q => p_0_in6_in(2)
    );
\t1_g1_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[39]_i_1_n_0\,
      Q => p_0_in6_in(3)
    );
\t1_g1_reg[39]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g1_reg[39]_i_2_n_0\,
      CO(2) => \t1_g1_reg[39]_i_2_n_1\,
      CO(1) => \t1_g1_reg[39]_i_2_n_2\,
      CO(0) => \t1_g1_reg[39]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g1[39]_i_4_n_0\,
      DI(2) => \t1_g1[39]_i_5_n_0\,
      DI(1) => \t1_g1[39]_i_6_n_0\,
      DI(0) => \t1_g1[39]_i_7_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage10_return0(3 downto 0),
      S(3) => \t1_g1[39]_i_8_n_0\,
      S(2) => \t1_g1[39]_i_9_n_0\,
      S(1) => \t1_g1[39]_i_10_n_0\,
      S(0) => \t1_g1[39]_i_11_n_0\
    );
\t1_g1_reg[39]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g1_reg[39]_i_3_n_0\,
      CO(2) => \t1_g1_reg[39]_i_3_n_1\,
      CO(1) => \t1_g1_reg[39]_i_3_n_2\,
      CO(0) => \t1_g1_reg[39]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g1[39]_i_12_n_0\,
      DI(2) => \t1_g1[39]_i_13_n_0\,
      DI(1) => \t1_g1[39]_i_14_n_0\,
      DI(0) => \t1_g1[39]_i_15_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage14_return0(3 downto 0),
      S(3) => \t1_g1[39]_i_16_n_0\,
      S(2) => \t1_g1[39]_i_17_n_0\,
      S(1) => \t1_g1[39]_i_18_n_0\,
      S(0) => \t1_g1[39]_i_19_n_0\
    );
\t1_g1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[3]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[3]\
    );
\t1_g1_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[40]_i_1_n_0\,
      Q => p_0_in6_in(4)
    );
\t1_g1_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[41]_i_1_n_0\,
      Q => p_0_in6_in(5)
    );
\t1_g1_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[42]_i_1_n_0\,
      Q => p_0_in6_in(6)
    );
\t1_g1_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[43]_i_1_n_0\,
      Q => p_0_in6_in(7)
    );
\t1_g1_reg[43]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[39]_i_2_n_0\,
      CO(3) => \t1_g1_reg[43]_i_2_n_0\,
      CO(2) => \t1_g1_reg[43]_i_2_n_1\,
      CO(1) => \t1_g1_reg[43]_i_2_n_2\,
      CO(0) => \t1_g1_reg[43]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g1[43]_i_4_n_0\,
      DI(2) => \t1_g1[43]_i_5_n_0\,
      DI(1) => \t1_g1[43]_i_6_n_0\,
      DI(0) => \t1_g1[43]_i_7_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage10_return0(7 downto 4),
      S(3) => \t1_g1[43]_i_8_n_0\,
      S(2) => \t1_g1[43]_i_9_n_0\,
      S(1) => \t1_g1[43]_i_10_n_0\,
      S(0) => \t1_g1[43]_i_11_n_0\
    );
\t1_g1_reg[43]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[43]_i_22_n_0\,
      CO(3 downto 1) => \NLW_t1_g1_reg[43]_i_20_CO_UNCONNECTED\(3 downto 1),
      CO(0) => interpolate_G_on_R_stage10_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g1[43]_i_23_n_0\,
      O(3 downto 0) => \NLW_t1_g1_reg[43]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g1[43]_i_24_n_0\
    );
\t1_g1_reg[43]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[43]_i_25_n_0\,
      CO(3 downto 1) => \NLW_t1_g1_reg[43]_i_21_CO_UNCONNECTED\(3 downto 1),
      CO(0) => interpolate_G_on_R_stage14_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g1[43]_i_26_n_0\,
      O(3 downto 0) => \NLW_t1_g1_reg[43]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g1[43]_i_27_n_0\
    );
\t1_g1_reg[43]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g1_reg[43]_i_22_n_0\,
      CO(2) => \t1_g1_reg[43]_i_22_n_1\,
      CO(1) => \t1_g1_reg[43]_i_22_n_2\,
      CO(0) => \t1_g1_reg[43]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g1[43]_i_28_n_0\,
      DI(2) => \t1_g1[43]_i_29_n_0\,
      DI(1) => \t1_g1[43]_i_30_n_0\,
      DI(0) => \t1_g1[43]_i_31_n_0\,
      O(3 downto 0) => \NLW_t1_g1_reg[43]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g1[43]_i_32_n_0\,
      S(2) => \t1_g1[43]_i_33_n_0\,
      S(1) => \t1_g1[43]_i_34_n_0\,
      S(0) => \t1_g1[43]_i_35_n_0\
    );
\t1_g1_reg[43]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g1_reg[43]_i_25_n_0\,
      CO(2) => \t1_g1_reg[43]_i_25_n_1\,
      CO(1) => \t1_g1_reg[43]_i_25_n_2\,
      CO(0) => \t1_g1_reg[43]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g1[43]_i_36_n_0\,
      DI(2) => \t1_g1[43]_i_37_n_0\,
      DI(1) => \t1_g1[43]_i_38_n_0\,
      DI(0) => \t1_g1[43]_i_39_n_0\,
      O(3 downto 0) => \NLW_t1_g1_reg[43]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g1[43]_i_40_n_0\,
      S(2) => \t1_g1[43]_i_41_n_0\,
      S(1) => \t1_g1[43]_i_42_n_0\,
      S(0) => \t1_g1[43]_i_43_n_0\
    );
\t1_g1_reg[43]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[39]_i_3_n_0\,
      CO(3) => \t1_g1_reg[43]_i_3_n_0\,
      CO(2) => \t1_g1_reg[43]_i_3_n_1\,
      CO(1) => \t1_g1_reg[43]_i_3_n_2\,
      CO(0) => \t1_g1_reg[43]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g1[43]_i_12_n_0\,
      DI(2) => \t1_g1[43]_i_13_n_0\,
      DI(1) => \t1_g1[43]_i_14_n_0\,
      DI(0) => \t1_g1[43]_i_15_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage14_return0(7 downto 4),
      S(3) => \t1_g1[43]_i_16_n_0\,
      S(2) => \t1_g1[43]_i_17_n_0\,
      S(1) => \t1_g1[43]_i_18_n_0\,
      S(0) => \t1_g1[43]_i_19_n_0\
    );
\t1_g1_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[44]_i_1_n_0\,
      Q => p_0_in6_in(8)
    );
\t1_g1_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[43]_i_2_n_0\,
      CO(3 downto 0) => \NLW_t1_g1_reg[44]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g1_reg[44]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => interpolate_G_on_R_stage10_return0(8),
      S(3 downto 1) => B"000",
      S(0) => \t1_g1[44]_i_4_n_0\
    );
\t1_g1_reg[44]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[43]_i_3_n_0\,
      CO(3 downto 0) => \NLW_t1_g1_reg[44]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g1_reg[44]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => interpolate_G_on_R_stage14_return0(8),
      S(3 downto 1) => B"000",
      S(0) => \t1_g1[44]_i_5_n_0\
    );
\t1_g1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[4]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[4]\
    );
\t1_g1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[5]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[5]\
    );
\t1_g1_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[1]_i_2_n_0\,
      CO(3) => \t1_g1_reg[5]_i_2_n_0\,
      CO(2) => \t1_g1_reg[5]_i_2_n_1\,
      CO(1) => \t1_g1_reg[5]_i_2_n_2\,
      CO(0) => \t1_g1_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g1[5]_i_4_n_0\,
      DI(2) => \t1_g1[5]_i_5_n_0\,
      DI(1) => \t1_g1[5]_i_6_n_0\,
      DI(0) => \t1_g1[5]_i_7_n_0\,
      O(3) => \t1_g1_reg[5]_i_2_n_4\,
      O(2) => \t1_g1_reg[5]_i_2_n_5\,
      O(1) => \t1_g1_reg[5]_i_2_n_6\,
      O(0) => \t1_g1_reg[5]_i_2_n_7\,
      S(3) => \t1_g1[5]_i_8_n_0\,
      S(2) => \t1_g1[5]_i_9_n_0\,
      S(1) => \t1_g1[5]_i_10_n_0\,
      S(0) => \t1_g1[5]_i_11_n_0\
    );
\t1_g1_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[1]_i_3_n_0\,
      CO(3) => \t1_g1_reg[5]_i_3_n_0\,
      CO(2) => \t1_g1_reg[5]_i_3_n_1\,
      CO(1) => \t1_g1_reg[5]_i_3_n_2\,
      CO(0) => \t1_g1_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g1[5]_i_12_n_0\,
      DI(2) => \t1_g1[5]_i_13_n_0\,
      DI(1) => \t1_g1[5]_i_14_n_0\,
      DI(0) => \t1_g1[5]_i_15_n_0\,
      O(3) => \t1_g1_reg[5]_i_3_n_4\,
      O(2) => \t1_g1_reg[5]_i_3_n_5\,
      O(1) => \t1_g1_reg[5]_i_3_n_6\,
      O(0) => \t1_g1_reg[5]_i_3_n_7\,
      S(3) => \t1_g1[5]_i_16_n_0\,
      S(2) => \t1_g1[5]_i_17_n_0\,
      S(1) => \t1_g1[5]_i_18_n_0\,
      S(0) => \t1_g1[5]_i_19_n_0\
    );
\t1_g1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[6]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[6]\
    );
\t1_g1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[7]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[7]\
    );
\t1_g1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[8]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[8]\
    );
\t1_g1_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[5]_i_2_n_0\,
      CO(3) => \NLW_t1_g1_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \t1_g1_reg[8]_i_2_n_1\,
      CO(1) => \NLW_t1_g1_reg[8]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \t1_g1_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \t1_g1[8]_i_4_n_0\,
      DI(0) => \t1_g1[8]_i_5_n_0\,
      O(3 downto 2) => \NLW_t1_g1_reg[8]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g1_reg[8]_i_2_n_6\,
      O(0) => \t1_g1_reg[8]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g1[8]_i_6_n_0\,
      S(0) => \t1_g1[8]_i_7_n_0\
    );
\t1_g1_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g1_reg[5]_i_3_n_0\,
      CO(3) => \NLW_t1_g1_reg[8]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \t1_g1_reg[8]_i_3_n_1\,
      CO(1) => \NLW_t1_g1_reg[8]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \t1_g1_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \t1_g1[8]_i_8_n_0\,
      DI(0) => \t1_g1[8]_i_9_n_0\,
      O(3 downto 2) => \NLW_t1_g1_reg[8]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g1_reg[8]_i_3_n_6\,
      O(0) => \t1_g1_reg[8]_i_3_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g1[8]_i_10_n_0\,
      S(0) => \t1_g1[8]_i_11_n_0\
    );
\t1_g1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g1[9]_i_1_n_0\,
      Q => \t1_g1_reg_n_0_[9]\
    );
\t1_g2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[1]_i_2_n_5\,
      I3 => \t1_g2_reg[1]_i_3_n_5\,
      O => \t1_g2[0]_i_1_n_0\
    );
\t1_g2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[10]_i_2_n_4\,
      I3 => \t1_g2_reg[10]_i_3_n_4\,
      O => \t1_g2[10]_i_1_n_0\
    );
\t1_g2[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(3),
      I1 => p_0_in20_in(3),
      O => \t1_g2[10]_i_4_n_0\
    );
\t1_g2[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(2),
      I1 => p_0_in20_in(2),
      O => \t1_g2[10]_i_5_n_0\
    );
\t1_g2[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(1),
      I1 => p_0_in20_in(1),
      O => \t1_g2[10]_i_6_n_0\
    );
\t1_g2[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(3),
      I1 => p_0_in7_in(3),
      O => \t1_g2[10]_i_7_n_0\
    );
\t1_g2[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(2),
      I1 => p_0_in7_in(2),
      O => \t1_g2[10]_i_8_n_0\
    );
\t1_g2[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(1),
      I1 => p_0_in7_in(1),
      O => \t1_g2[10]_i_9_n_0\
    );
\t1_g2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[14]_i_2_n_7\,
      I3 => \t1_g2_reg[14]_i_3_n_7\,
      O => \t1_g2[11]_i_1_n_0\
    );
\t1_g2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[14]_i_2_n_6\,
      I3 => \t1_g2_reg[14]_i_3_n_6\,
      O => \t1_g2[12]_i_1_n_0\
    );
\t1_g2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[14]_i_2_n_5\,
      I3 => \t1_g2_reg[14]_i_3_n_5\,
      O => \t1_g2[13]_i_1_n_0\
    );
\t1_g2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[14]_i_2_n_4\,
      I3 => \t1_g2_reg[14]_i_3_n_4\,
      O => \t1_g2[14]_i_1_n_0\
    );
\t1_g2[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(5),
      I1 => p_0_in7_in(5),
      O => \t1_g2[14]_i_10_n_0\
    );
\t1_g2[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(4),
      I1 => p_0_in7_in(4),
      O => \t1_g2[14]_i_11_n_0\
    );
\t1_g2[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(7),
      I1 => p_0_in20_in(7),
      O => \t1_g2[14]_i_4_n_0\
    );
\t1_g2[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(6),
      I1 => p_0_in20_in(6),
      O => \t1_g2[14]_i_5_n_0\
    );
\t1_g2[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(5),
      I1 => p_0_in20_in(5),
      O => \t1_g2[14]_i_6_n_0\
    );
\t1_g2[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(4),
      I1 => p_0_in20_in(4),
      O => \t1_g2[14]_i_7_n_0\
    );
\t1_g2[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(7),
      I1 => p_0_in7_in(7),
      O => \t1_g2[14]_i_8_n_0\
    );
\t1_g2[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(6),
      I1 => p_0_in7_in(6),
      O => \t1_g2[14]_i_9_n_0\
    );
\t1_g2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[17]_i_2_n_7\,
      I3 => \t1_g2_reg[17]_i_3_n_7\,
      O => \t1_g2[15]_i_1_n_0\
    );
\t1_g2[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[17]_i_2_n_6\,
      I3 => \t1_g2_reg[17]_i_3_n_6\,
      O => \t1_g2[16]_i_1_n_0\
    );
\t1_g2[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[17]_i_2_n_1\,
      I3 => \t1_g2_reg[17]_i_3_n_1\,
      O => \t1_g2[17]_i_1_n_0\
    );
\t1_g2[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(9),
      I1 => p_0_in20_in(9),
      O => \t1_g2[17]_i_4_n_0\
    );
\t1_g2[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(8),
      I1 => p_0_in20_in(8),
      O => \t1_g2[17]_i_5_n_0\
    );
\t1_g2[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(9),
      I1 => p_0_in7_in(9),
      O => \t1_g2[17]_i_6_n_0\
    );
\t1_g2[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(8),
      I1 => p_0_in7_in(8),
      O => \t1_g2[17]_i_7_n_0\
    );
\t1_g2[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return023_out(2),
      I3 => interpolate_G_on_R_stage15_return08_out(2),
      O => \t1_g2[18]_i_1_n_0\
    );
\t1_g2[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return023_out(3),
      I3 => interpolate_G_on_R_stage15_return08_out(3),
      O => \t1_g2[19]_i_1_n_0\
    );
\t1_g2[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in22_in(3),
      I1 => p_1_in14_in(3),
      O => \t1_g2[19]_i_4_n_0\
    );
\t1_g2[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in22_in(2),
      I1 => p_1_in14_in(2),
      O => \t1_g2[19]_i_5_n_0\
    );
\t1_g2[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in22_in(1),
      I1 => p_1_in14_in(1),
      O => \t1_g2[19]_i_6_n_0\
    );
\t1_g2[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in3_in(3),
      I1 => p_0_in(3),
      O => \t1_g2[19]_i_7_n_0\
    );
\t1_g2[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in3_in(2),
      I1 => p_0_in(2),
      O => \t1_g2[19]_i_8_n_0\
    );
\t1_g2[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in3_in(1),
      I1 => p_0_in(1),
      O => \t1_g2[19]_i_9_n_0\
    );
\t1_g2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[1]_i_2_n_4\,
      I3 => \t1_g2_reg[1]_i_3_n_4\,
      O => \t1_g2[1]_i_1_n_0\
    );
\t1_g2[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in22_in(1),
      I1 => p_0_in20_in(1),
      I2 => p_1_in14_in(1),
      I3 => p_1_in21_in(1),
      O => \t1_g2[1]_i_10_n_0\
    );
\t1_g2[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in1_in(3),
      I1 => \t1_g2[1]_i_19_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in3_in(2),
      I4 => p_0_in7_in(2),
      O => \t1_g2[1]_i_11_n_0\
    );
\t1_g2[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in3_in(2),
      I2 => p_0_in7_in(2),
      I3 => p_1_in1_in(3),
      I4 => \t1_g2[1]_i_19_n_0\,
      O => \t1_g2[1]_i_12_n_0\
    );
\t1_g2[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in3_in(2),
      I1 => p_0_in7_in(2),
      I2 => p_0_in(2),
      I3 => p_1_in1_in(2),
      O => \t1_g2[1]_i_13_n_0\
    );
\t1_g2[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g2[1]_i_11_n_0\,
      I1 => \t1_g2[5]_i_27_n_0\,
      I2 => p_1_in1_in(4),
      I3 => p_0_in7_in(3),
      I4 => p_0_in3_in(3),
      I5 => p_0_in(3),
      O => \t1_g2[1]_i_14_n_0\
    );
\t1_g2[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \t1_g2[1]_i_19_n_0\,
      I1 => p_1_in1_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in7_in(2),
      I4 => p_0_in3_in(2),
      I5 => p_1_in1_in(2),
      O => \t1_g2[1]_i_15_n_0\
    );
\t1_g2[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \t1_g2[1]_i_13_n_0\,
      I1 => p_0_in(1),
      I2 => p_0_in3_in(1),
      I3 => p_0_in7_in(1),
      O => \t1_g2[1]_i_16_n_0\
    );
\t1_g2[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_in3_in(1),
      I1 => p_0_in7_in(1),
      I2 => p_0_in(1),
      I3 => p_1_in1_in(1),
      O => \t1_g2[1]_i_17_n_0\
    );
\t1_g2[1]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in14_in(3),
      I1 => p_0_in20_in(3),
      I2 => p_1_in22_in(3),
      O => \t1_g2[1]_i_18_n_0\
    );
\t1_g2[1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in7_in(3),
      I2 => p_0_in3_in(3),
      O => \t1_g2[1]_i_19_n_0\
    );
\t1_g2[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in21_in(3),
      I1 => \t1_g2[1]_i_18_n_0\,
      I2 => p_1_in14_in(2),
      I3 => p_1_in22_in(2),
      I4 => p_0_in20_in(2),
      O => \t1_g2[1]_i_4_n_0\
    );
\t1_g2[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => p_1_in14_in(2),
      I1 => p_1_in22_in(2),
      I2 => p_0_in20_in(2),
      I3 => p_1_in21_in(3),
      I4 => \t1_g2[1]_i_18_n_0\,
      O => \t1_g2[1]_i_5_n_0\
    );
\t1_g2[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in22_in(2),
      I1 => p_0_in20_in(2),
      I2 => p_1_in14_in(2),
      I3 => p_1_in21_in(2),
      O => \t1_g2[1]_i_6_n_0\
    );
\t1_g2[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g2[1]_i_4_n_0\,
      I1 => \t1_g2[5]_i_23_n_0\,
      I2 => p_1_in21_in(4),
      I3 => p_0_in20_in(3),
      I4 => p_1_in22_in(3),
      I5 => p_1_in14_in(3),
      O => \t1_g2[1]_i_7_n_0\
    );
\t1_g2[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \t1_g2[1]_i_18_n_0\,
      I1 => p_1_in21_in(3),
      I2 => p_1_in14_in(2),
      I3 => p_0_in20_in(2),
      I4 => p_1_in22_in(2),
      I5 => p_1_in21_in(2),
      O => \t1_g2[1]_i_8_n_0\
    );
\t1_g2[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \t1_g2[1]_i_6_n_0\,
      I1 => p_1_in14_in(1),
      I2 => p_1_in22_in(1),
      I3 => p_0_in20_in(1),
      O => \t1_g2[1]_i_9_n_0\
    );
\t1_g2[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return023_out(4),
      I3 => interpolate_G_on_R_stage15_return08_out(4),
      O => \t1_g2[20]_i_1_n_0\
    );
\t1_g2[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return023_out(5),
      I3 => interpolate_G_on_R_stage15_return08_out(5),
      O => \t1_g2[21]_i_1_n_0\
    );
\t1_g2[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return023_out(6),
      I3 => interpolate_G_on_R_stage15_return08_out(6),
      O => \t1_g2[22]_i_1_n_0\
    );
\t1_g2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return023_out(7),
      I3 => interpolate_G_on_R_stage15_return08_out(7),
      O => \t1_g2[23]_i_1_n_0\
    );
\t1_g2[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in3_in(5),
      I1 => p_0_in(5),
      O => \t1_g2[23]_i_10_n_0\
    );
\t1_g2[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in3_in(4),
      I1 => p_0_in(4),
      O => \t1_g2[23]_i_11_n_0\
    );
\t1_g2[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in22_in(7),
      I1 => p_1_in14_in(7),
      O => \t1_g2[23]_i_4_n_0\
    );
\t1_g2[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in22_in(6),
      I1 => p_1_in14_in(6),
      O => \t1_g2[23]_i_5_n_0\
    );
\t1_g2[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in22_in(5),
      I1 => p_1_in14_in(5),
      O => \t1_g2[23]_i_6_n_0\
    );
\t1_g2[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in22_in(4),
      I1 => p_1_in14_in(4),
      O => \t1_g2[23]_i_7_n_0\
    );
\t1_g2[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in3_in(7),
      I1 => p_0_in(7),
      O => \t1_g2[23]_i_8_n_0\
    );
\t1_g2[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in3_in(6),
      I1 => p_0_in(6),
      O => \t1_g2[23]_i_9_n_0\
    );
\t1_g2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return023_out(8),
      I3 => interpolate_G_on_R_stage15_return08_out(8),
      O => \t1_g2[24]_i_1_n_0\
    );
\t1_g2[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return023_out(9),
      I3 => interpolate_G_on_R_stage15_return08_out(9),
      O => \t1_g2[25]_i_1_n_0\
    );
\t1_g2[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return023_out(10),
      I3 => interpolate_G_on_R_stage15_return08_out(10),
      O => \t1_g2[26]_i_1_n_0\
    );
\t1_g2[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in22_in(9),
      I1 => p_1_in14_in(9),
      O => \t1_g2[26]_i_4_n_0\
    );
\t1_g2[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in22_in(8),
      I1 => p_1_in14_in(8),
      O => \t1_g2[26]_i_5_n_0\
    );
\t1_g2[26]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in3_in(9),
      I1 => p_0_in(9),
      O => \t1_g2[26]_i_6_n_0\
    );
\t1_g2[26]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in3_in(8),
      I1 => p_0_in(8),
      O => \t1_g2[26]_i_7_n_0\
    );
\t1_g2[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[30]_i_2_n_7\,
      I3 => \t1_g2_reg[30]_i_3_n_7\,
      O => \t1_g2[27]_i_1_n_0\
    );
\t1_g2[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[30]_i_2_n_6\,
      I3 => \t1_g2_reg[30]_i_3_n_6\,
      O => \t1_g2[28]_i_1_n_0\
    );
\t1_g2[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[30]_i_2_n_5\,
      I3 => \t1_g2_reg[30]_i_3_n_5\,
      O => \t1_g2[29]_i_1_n_0\
    );
\t1_g2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[5]_i_2_n_7\,
      I3 => \t1_g2_reg[5]_i_3_n_7\,
      O => \t1_g2[2]_i_1_n_0\
    );
\t1_g2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[30]_i_2_n_4\,
      I3 => \t1_g2_reg[30]_i_3_n_4\,
      O => \t1_g2[30]_i_1_n_0\
    );
\t1_g2[30]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in20_in(2),
      I1 => p_1_in21_in(2),
      O => \t1_g2[30]_i_10_n_0\
    );
\t1_g2[30]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in20_in(1),
      I1 => p_1_in21_in(1),
      O => \t1_g2[30]_i_11_n_0\
    );
\t1_g2[30]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in7_in(4),
      I1 => p_1_in1_in(4),
      I2 => \t1_g2_reg[34]_i_21_n_3\,
      O => \t1_g2[30]_i_12_n_0\
    );
\t1_g2[30]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in7_in(3),
      I1 => p_1_in1_in(3),
      I2 => \t1_g2_reg[34]_i_21_n_3\,
      O => \t1_g2[30]_i_13_n_0\
    );
\t1_g2[30]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in7_in(2),
      I1 => p_1_in1_in(2),
      I2 => \t1_g2_reg[34]_i_21_n_3\,
      O => \t1_g2[30]_i_14_n_0\
    );
\t1_g2[30]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in7_in(1),
      I1 => p_1_in1_in(1),
      I2 => \t1_g2_reg[34]_i_21_n_3\,
      O => \t1_g2[30]_i_15_n_0\
    );
\t1_g2[30]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in7_in(4),
      I1 => p_1_in1_in(4),
      O => \t1_g2[30]_i_16_n_0\
    );
\t1_g2[30]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in7_in(3),
      I1 => p_1_in1_in(3),
      O => \t1_g2[30]_i_17_n_0\
    );
\t1_g2[30]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in7_in(2),
      I1 => p_1_in1_in(2),
      O => \t1_g2[30]_i_18_n_0\
    );
\t1_g2[30]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in7_in(1),
      I1 => p_1_in1_in(1),
      O => \t1_g2[30]_i_19_n_0\
    );
\t1_g2[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in20_in(4),
      I1 => p_1_in21_in(4),
      I2 => \t1_g2_reg[34]_i_20_n_3\,
      O => \t1_g2[30]_i_4_n_0\
    );
\t1_g2[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in20_in(3),
      I1 => p_1_in21_in(3),
      I2 => \t1_g2_reg[34]_i_20_n_3\,
      O => \t1_g2[30]_i_5_n_0\
    );
\t1_g2[30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in20_in(2),
      I1 => p_1_in21_in(2),
      I2 => \t1_g2_reg[34]_i_20_n_3\,
      O => \t1_g2[30]_i_6_n_0\
    );
\t1_g2[30]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in20_in(1),
      I1 => p_1_in21_in(1),
      I2 => \t1_g2_reg[34]_i_20_n_3\,
      O => \t1_g2[30]_i_7_n_0\
    );
\t1_g2[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in20_in(4),
      I1 => p_1_in21_in(4),
      O => \t1_g2[30]_i_8_n_0\
    );
\t1_g2[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in20_in(3),
      I1 => p_1_in21_in(3),
      O => \t1_g2[30]_i_9_n_0\
    );
\t1_g2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[34]_i_2_n_7\,
      I3 => \t1_g2_reg[34]_i_3_n_7\,
      O => \t1_g2[31]_i_1_n_0\
    );
\t1_g2[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[34]_i_2_n_6\,
      I3 => \t1_g2_reg[34]_i_3_n_6\,
      O => \t1_g2[32]_i_1_n_0\
    );
\t1_g2[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[34]_i_2_n_5\,
      I3 => \t1_g2_reg[34]_i_3_n_5\,
      O => \t1_g2[33]_i_1_n_0\
    );
\t1_g2[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[34]_i_2_n_4\,
      I3 => \t1_g2_reg[34]_i_3_n_4\,
      O => \t1_g2[34]_i_1_n_0\
    );
\t1_g2[34]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in20_in(6),
      I1 => p_1_in21_in(6),
      O => \t1_g2[34]_i_10_n_0\
    );
\t1_g2[34]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in20_in(5),
      I1 => p_1_in21_in(5),
      O => \t1_g2[34]_i_11_n_0\
    );
\t1_g2[34]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in7_in(8),
      I1 => p_1_in1_in(8),
      I2 => \t1_g2_reg[34]_i_21_n_3\,
      O => \t1_g2[34]_i_12_n_0\
    );
\t1_g2[34]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in7_in(7),
      I1 => p_1_in1_in(7),
      I2 => \t1_g2_reg[34]_i_21_n_3\,
      O => \t1_g2[34]_i_13_n_0\
    );
\t1_g2[34]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in7_in(6),
      I1 => p_1_in1_in(6),
      I2 => \t1_g2_reg[34]_i_21_n_3\,
      O => \t1_g2[34]_i_14_n_0\
    );
\t1_g2[34]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in7_in(5),
      I1 => p_1_in1_in(5),
      I2 => \t1_g2_reg[34]_i_21_n_3\,
      O => \t1_g2[34]_i_15_n_0\
    );
\t1_g2[34]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in7_in(8),
      I1 => p_1_in1_in(8),
      O => \t1_g2[34]_i_16_n_0\
    );
\t1_g2[34]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in7_in(7),
      I1 => p_1_in1_in(7),
      O => \t1_g2[34]_i_17_n_0\
    );
\t1_g2[34]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in7_in(6),
      I1 => p_1_in1_in(6),
      O => \t1_g2[34]_i_18_n_0\
    );
\t1_g2[34]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in7_in(5),
      I1 => p_1_in1_in(5),
      O => \t1_g2[34]_i_19_n_0\
    );
\t1_g2[34]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in21_in(9),
      I1 => p_0_in20_in(9),
      O => \t1_g2[34]_i_23_n_0\
    );
\t1_g2[34]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in20_in(9),
      I1 => p_1_in21_in(9),
      O => \t1_g2[34]_i_24_n_0\
    );
\t1_g2[34]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in1_in(9),
      I1 => p_0_in7_in(9),
      O => \t1_g2[34]_i_26_n_0\
    );
\t1_g2[34]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in7_in(9),
      I1 => p_1_in1_in(9),
      O => \t1_g2[34]_i_27_n_0\
    );
\t1_g2[34]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in21_in(7),
      I1 => p_0_in20_in(7),
      I2 => p_0_in20_in(8),
      I3 => p_1_in21_in(8),
      O => \t1_g2[34]_i_28_n_0\
    );
\t1_g2[34]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in21_in(5),
      I1 => p_0_in20_in(5),
      I2 => p_0_in20_in(6),
      I3 => p_1_in21_in(6),
      O => \t1_g2[34]_i_29_n_0\
    );
\t1_g2[34]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in21_in(3),
      I1 => p_0_in20_in(3),
      I2 => p_0_in20_in(4),
      I3 => p_1_in21_in(4),
      O => \t1_g2[34]_i_30_n_0\
    );
\t1_g2[34]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in21_in(1),
      I1 => p_0_in20_in(1),
      I2 => p_0_in20_in(2),
      I3 => p_1_in21_in(2),
      O => \t1_g2[34]_i_31_n_0\
    );
\t1_g2[34]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in21_in(7),
      I1 => p_0_in20_in(7),
      I2 => p_1_in21_in(8),
      I3 => p_0_in20_in(8),
      O => \t1_g2[34]_i_32_n_0\
    );
\t1_g2[34]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in21_in(5),
      I1 => p_0_in20_in(5),
      I2 => p_1_in21_in(6),
      I3 => p_0_in20_in(6),
      O => \t1_g2[34]_i_33_n_0\
    );
\t1_g2[34]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in21_in(3),
      I1 => p_0_in20_in(3),
      I2 => p_1_in21_in(4),
      I3 => p_0_in20_in(4),
      O => \t1_g2[34]_i_34_n_0\
    );
\t1_g2[34]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in21_in(1),
      I1 => p_0_in20_in(1),
      I2 => p_1_in21_in(2),
      I3 => p_0_in20_in(2),
      O => \t1_g2[34]_i_35_n_0\
    );
\t1_g2[34]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in1_in(7),
      I1 => p_0_in7_in(7),
      I2 => p_0_in7_in(8),
      I3 => p_1_in1_in(8),
      O => \t1_g2[34]_i_36_n_0\
    );
\t1_g2[34]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in1_in(5),
      I1 => p_0_in7_in(5),
      I2 => p_0_in7_in(6),
      I3 => p_1_in1_in(6),
      O => \t1_g2[34]_i_37_n_0\
    );
\t1_g2[34]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in1_in(3),
      I1 => p_0_in7_in(3),
      I2 => p_0_in7_in(4),
      I3 => p_1_in1_in(4),
      O => \t1_g2[34]_i_38_n_0\
    );
\t1_g2[34]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in1_in(1),
      I1 => p_0_in7_in(1),
      I2 => p_0_in7_in(2),
      I3 => p_1_in1_in(2),
      O => \t1_g2[34]_i_39_n_0\
    );
\t1_g2[34]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in20_in(8),
      I1 => p_1_in21_in(8),
      I2 => \t1_g2_reg[34]_i_20_n_3\,
      O => \t1_g2[34]_i_4_n_0\
    );
\t1_g2[34]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in1_in(7),
      I1 => p_0_in7_in(7),
      I2 => p_1_in1_in(8),
      I3 => p_0_in7_in(8),
      O => \t1_g2[34]_i_40_n_0\
    );
\t1_g2[34]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in1_in(5),
      I1 => p_0_in7_in(5),
      I2 => p_1_in1_in(6),
      I3 => p_0_in7_in(6),
      O => \t1_g2[34]_i_41_n_0\
    );
\t1_g2[34]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in1_in(3),
      I1 => p_0_in7_in(3),
      I2 => p_1_in1_in(4),
      I3 => p_0_in7_in(4),
      O => \t1_g2[34]_i_42_n_0\
    );
\t1_g2[34]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in1_in(1),
      I1 => p_0_in7_in(1),
      I2 => p_1_in1_in(2),
      I3 => p_0_in7_in(2),
      O => \t1_g2[34]_i_43_n_0\
    );
\t1_g2[34]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in20_in(7),
      I1 => p_1_in21_in(7),
      I2 => \t1_g2_reg[34]_i_20_n_3\,
      O => \t1_g2[34]_i_5_n_0\
    );
\t1_g2[34]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in20_in(6),
      I1 => p_1_in21_in(6),
      I2 => \t1_g2_reg[34]_i_20_n_3\,
      O => \t1_g2[34]_i_6_n_0\
    );
\t1_g2[34]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in20_in(5),
      I1 => p_1_in21_in(5),
      I2 => \t1_g2_reg[34]_i_20_n_3\,
      O => \t1_g2[34]_i_7_n_0\
    );
\t1_g2[34]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in20_in(8),
      I1 => p_1_in21_in(8),
      O => \t1_g2[34]_i_8_n_0\
    );
\t1_g2[34]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in20_in(7),
      I1 => p_1_in21_in(7),
      O => \t1_g2[34]_i_9_n_0\
    );
\t1_g2[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[35]_i_2_n_7\,
      I3 => \t1_g2_reg[35]_i_3_n_7\,
      O => \t1_g2[35]_i_1_n_0\
    );
\t1_g2[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in20_in(9),
      I1 => p_1_in21_in(9),
      O => \t1_g2[35]_i_4_n_0\
    );
\t1_g2[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in7_in(9),
      I1 => p_1_in1_in(9),
      O => \t1_g2[35]_i_5_n_0\
    );
\t1_g2[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return0(0),
      I3 => interpolate_G_on_R_stage15_return0(0),
      O => \t1_g2[36]_i_1_n_0\
    );
\t1_g2[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return0(1),
      I3 => interpolate_G_on_R_stage15_return0(1),
      O => \t1_g2[37]_i_1_n_0\
    );
\t1_g2[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return0(2),
      I3 => interpolate_G_on_R_stage15_return0(2),
      O => \t1_g2[38]_i_1_n_0\
    );
\t1_g2[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return0(3),
      I3 => interpolate_G_on_R_stage15_return0(3),
      O => \t1_g2[39]_i_1_n_0\
    );
\t1_g2[39]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(2),
      I1 => p_1_in22_in(2),
      O => \t1_g2[39]_i_10_n_0\
    );
\t1_g2[39]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(1),
      I1 => p_1_in22_in(1),
      O => \t1_g2[39]_i_11_n_0\
    );
\t1_g2[39]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in3_in(4),
      I2 => interpolate_G_on_R_stage15_return2,
      O => \t1_g2[39]_i_12_n_0\
    );
\t1_g2[39]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in3_in(3),
      I2 => interpolate_G_on_R_stage15_return2,
      O => \t1_g2[39]_i_13_n_0\
    );
\t1_g2[39]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in3_in(2),
      I2 => interpolate_G_on_R_stage15_return2,
      O => \t1_g2[39]_i_14_n_0\
    );
\t1_g2[39]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in3_in(1),
      I2 => interpolate_G_on_R_stage15_return2,
      O => \t1_g2[39]_i_15_n_0\
    );
\t1_g2[39]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in3_in(4),
      O => \t1_g2[39]_i_16_n_0\
    );
\t1_g2[39]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in3_in(3),
      O => \t1_g2[39]_i_17_n_0\
    );
\t1_g2[39]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in3_in(2),
      O => \t1_g2[39]_i_18_n_0\
    );
\t1_g2[39]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in3_in(1),
      O => \t1_g2[39]_i_19_n_0\
    );
\t1_g2[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in14_in(4),
      I1 => p_1_in22_in(4),
      I2 => interpolate_G_on_R_stage11_return2,
      O => \t1_g2[39]_i_4_n_0\
    );
\t1_g2[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in14_in(3),
      I1 => p_1_in22_in(3),
      I2 => interpolate_G_on_R_stage11_return2,
      O => \t1_g2[39]_i_5_n_0\
    );
\t1_g2[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in14_in(2),
      I1 => p_1_in22_in(2),
      I2 => interpolate_G_on_R_stage11_return2,
      O => \t1_g2[39]_i_6_n_0\
    );
\t1_g2[39]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in14_in(1),
      I1 => p_1_in22_in(1),
      I2 => interpolate_G_on_R_stage11_return2,
      O => \t1_g2[39]_i_7_n_0\
    );
\t1_g2[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(4),
      I1 => p_1_in22_in(4),
      O => \t1_g2[39]_i_8_n_0\
    );
\t1_g2[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(3),
      I1 => p_1_in22_in(3),
      O => \t1_g2[39]_i_9_n_0\
    );
\t1_g2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[5]_i_2_n_6\,
      I3 => \t1_g2_reg[5]_i_3_n_6\,
      O => \t1_g2[3]_i_1_n_0\
    );
\t1_g2[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return0(4),
      I3 => interpolate_G_on_R_stage15_return0(4),
      O => \t1_g2[40]_i_1_n_0\
    );
\t1_g2[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return0(5),
      I3 => interpolate_G_on_R_stage15_return0(5),
      O => \t1_g2[41]_i_1_n_0\
    );
\t1_g2[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return0(6),
      I3 => interpolate_G_on_R_stage15_return0(6),
      O => \t1_g2[42]_i_1_n_0\
    );
\t1_g2[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return0(7),
      I3 => interpolate_G_on_R_stage15_return0(7),
      O => \t1_g2[43]_i_1_n_0\
    );
\t1_g2[43]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(6),
      I1 => p_1_in22_in(6),
      O => \t1_g2[43]_i_10_n_0\
    );
\t1_g2[43]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(5),
      I1 => p_1_in22_in(5),
      O => \t1_g2[43]_i_11_n_0\
    );
\t1_g2[43]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in(8),
      I1 => p_0_in3_in(8),
      I2 => interpolate_G_on_R_stage15_return2,
      O => \t1_g2[43]_i_12_n_0\
    );
\t1_g2[43]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_0_in3_in(7),
      I2 => interpolate_G_on_R_stage15_return2,
      O => \t1_g2[43]_i_13_n_0\
    );
\t1_g2[43]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in3_in(6),
      I2 => interpolate_G_on_R_stage15_return2,
      O => \t1_g2[43]_i_14_n_0\
    );
\t1_g2[43]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in3_in(5),
      I2 => interpolate_G_on_R_stage15_return2,
      O => \t1_g2[43]_i_15_n_0\
    );
\t1_g2[43]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(8),
      I1 => p_0_in3_in(8),
      O => \t1_g2[43]_i_16_n_0\
    );
\t1_g2[43]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_0_in3_in(7),
      O => \t1_g2[43]_i_17_n_0\
    );
\t1_g2[43]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in3_in(6),
      O => \t1_g2[43]_i_18_n_0\
    );
\t1_g2[43]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in3_in(5),
      O => \t1_g2[43]_i_19_n_0\
    );
\t1_g2[43]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in22_in(9),
      I1 => p_1_in14_in(9),
      O => \t1_g2[43]_i_23_n_0\
    );
\t1_g2[43]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(9),
      I1 => p_1_in22_in(9),
      O => \t1_g2[43]_i_24_n_0\
    );
\t1_g2[43]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in3_in(9),
      I1 => p_0_in(9),
      O => \t1_g2[43]_i_26_n_0\
    );
\t1_g2[43]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(9),
      I1 => p_0_in3_in(9),
      O => \t1_g2[43]_i_27_n_0\
    );
\t1_g2[43]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in22_in(7),
      I1 => p_1_in14_in(7),
      I2 => p_1_in14_in(8),
      I3 => p_1_in22_in(8),
      O => \t1_g2[43]_i_28_n_0\
    );
\t1_g2[43]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in22_in(5),
      I1 => p_1_in14_in(5),
      I2 => p_1_in14_in(6),
      I3 => p_1_in22_in(6),
      O => \t1_g2[43]_i_29_n_0\
    );
\t1_g2[43]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in22_in(3),
      I1 => p_1_in14_in(3),
      I2 => p_1_in14_in(4),
      I3 => p_1_in22_in(4),
      O => \t1_g2[43]_i_30_n_0\
    );
\t1_g2[43]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in22_in(1),
      I1 => p_1_in14_in(1),
      I2 => p_1_in14_in(2),
      I3 => p_1_in22_in(2),
      O => \t1_g2[43]_i_31_n_0\
    );
\t1_g2[43]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in22_in(7),
      I1 => p_1_in14_in(7),
      I2 => p_1_in22_in(8),
      I3 => p_1_in14_in(8),
      O => \t1_g2[43]_i_32_n_0\
    );
\t1_g2[43]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in22_in(5),
      I1 => p_1_in14_in(5),
      I2 => p_1_in22_in(6),
      I3 => p_1_in14_in(6),
      O => \t1_g2[43]_i_33_n_0\
    );
\t1_g2[43]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in22_in(3),
      I1 => p_1_in14_in(3),
      I2 => p_1_in22_in(4),
      I3 => p_1_in14_in(4),
      O => \t1_g2[43]_i_34_n_0\
    );
\t1_g2[43]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in22_in(1),
      I1 => p_1_in14_in(1),
      I2 => p_1_in22_in(2),
      I3 => p_1_in14_in(2),
      O => \t1_g2[43]_i_35_n_0\
    );
\t1_g2[43]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in3_in(7),
      I1 => p_0_in(7),
      I2 => p_0_in(8),
      I3 => p_0_in3_in(8),
      O => \t1_g2[43]_i_36_n_0\
    );
\t1_g2[43]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in3_in(5),
      I1 => p_0_in(5),
      I2 => p_0_in(6),
      I3 => p_0_in3_in(6),
      O => \t1_g2[43]_i_37_n_0\
    );
\t1_g2[43]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in3_in(3),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in3_in(4),
      O => \t1_g2[43]_i_38_n_0\
    );
\t1_g2[43]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in3_in(1),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => p_0_in3_in(2),
      O => \t1_g2[43]_i_39_n_0\
    );
\t1_g2[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in14_in(8),
      I1 => p_1_in22_in(8),
      I2 => interpolate_G_on_R_stage11_return2,
      O => \t1_g2[43]_i_4_n_0\
    );
\t1_g2[43]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in3_in(7),
      I1 => p_0_in(7),
      I2 => p_0_in3_in(8),
      I3 => p_0_in(8),
      O => \t1_g2[43]_i_40_n_0\
    );
\t1_g2[43]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in3_in(5),
      I1 => p_0_in(5),
      I2 => p_0_in3_in(6),
      I3 => p_0_in(6),
      O => \t1_g2[43]_i_41_n_0\
    );
\t1_g2[43]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in3_in(3),
      I1 => p_0_in(3),
      I2 => p_0_in3_in(4),
      I3 => p_0_in(4),
      O => \t1_g2[43]_i_42_n_0\
    );
\t1_g2[43]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in3_in(1),
      I1 => p_0_in(1),
      I2 => p_0_in3_in(2),
      I3 => p_0_in(2),
      O => \t1_g2[43]_i_43_n_0\
    );
\t1_g2[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in14_in(7),
      I1 => p_1_in22_in(7),
      I2 => interpolate_G_on_R_stage11_return2,
      O => \t1_g2[43]_i_5_n_0\
    );
\t1_g2[43]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in14_in(6),
      I1 => p_1_in22_in(6),
      I2 => interpolate_G_on_R_stage11_return2,
      O => \t1_g2[43]_i_6_n_0\
    );
\t1_g2[43]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in14_in(5),
      I1 => p_1_in22_in(5),
      I2 => interpolate_G_on_R_stage11_return2,
      O => \t1_g2[43]_i_7_n_0\
    );
\t1_g2[43]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(8),
      I1 => p_1_in22_in(8),
      O => \t1_g2[43]_i_8_n_0\
    );
\t1_g2[43]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(7),
      I1 => p_1_in22_in(7),
      O => \t1_g2[43]_i_9_n_0\
    );
\t1_g2[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage11_return0(8),
      I3 => interpolate_G_on_R_stage15_return0(8),
      O => \t1_g2[44]_i_1_n_0\
    );
\t1_g2[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(9),
      I1 => p_1_in22_in(9),
      O => \t1_g2[44]_i_4_n_0\
    );
\t1_g2[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(9),
      I1 => p_0_in3_in(9),
      O => \t1_g2[44]_i_5_n_0\
    );
\t1_g2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[5]_i_2_n_5\,
      I3 => \t1_g2_reg[5]_i_3_n_5\,
      O => \t1_g2[4]_i_1_n_0\
    );
\t1_g2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[5]_i_2_n_4\,
      I3 => \t1_g2_reg[5]_i_3_n_4\,
      O => \t1_g2[5]_i_1_n_0\
    );
\t1_g2[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g2[5]_i_6_n_0\,
      I1 => \t1_g2[5]_i_21_n_0\,
      I2 => p_1_in21_in(6),
      I3 => p_0_in20_in(5),
      I4 => p_1_in22_in(5),
      I5 => p_1_in14_in(5),
      O => \t1_g2[5]_i_10_n_0\
    );
\t1_g2[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g2[5]_i_7_n_0\,
      I1 => \t1_g2[5]_i_22_n_0\,
      I2 => p_1_in21_in(5),
      I3 => p_0_in20_in(4),
      I4 => p_1_in22_in(4),
      I5 => p_1_in14_in(4),
      O => \t1_g2[5]_i_11_n_0\
    );
\t1_g2[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in1_in(7),
      I1 => \t1_g2[5]_i_24_n_0\,
      I2 => p_0_in(6),
      I3 => p_0_in3_in(6),
      I4 => p_0_in7_in(6),
      O => \t1_g2[5]_i_12_n_0\
    );
\t1_g2[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in1_in(6),
      I1 => \t1_g2[5]_i_25_n_0\,
      I2 => p_0_in(5),
      I3 => p_0_in3_in(5),
      I4 => p_0_in7_in(5),
      O => \t1_g2[5]_i_13_n_0\
    );
\t1_g2[5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in1_in(5),
      I1 => \t1_g2[5]_i_26_n_0\,
      I2 => p_0_in(4),
      I3 => p_0_in3_in(4),
      I4 => p_0_in7_in(4),
      O => \t1_g2[5]_i_14_n_0\
    );
\t1_g2[5]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in1_in(4),
      I1 => \t1_g2[5]_i_27_n_0\,
      I2 => p_0_in(3),
      I3 => p_0_in3_in(3),
      I4 => p_0_in7_in(3),
      O => \t1_g2[5]_i_15_n_0\
    );
\t1_g2[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g2[5]_i_12_n_0\,
      I1 => \t1_g2[8]_i_16_n_0\,
      I2 => p_1_in1_in(8),
      I3 => p_0_in7_in(7),
      I4 => p_0_in3_in(7),
      I5 => p_0_in(7),
      O => \t1_g2[5]_i_16_n_0\
    );
\t1_g2[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g2[5]_i_13_n_0\,
      I1 => \t1_g2[5]_i_24_n_0\,
      I2 => p_1_in1_in(7),
      I3 => p_0_in7_in(6),
      I4 => p_0_in3_in(6),
      I5 => p_0_in(6),
      O => \t1_g2[5]_i_17_n_0\
    );
\t1_g2[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g2[5]_i_14_n_0\,
      I1 => \t1_g2[5]_i_25_n_0\,
      I2 => p_1_in1_in(6),
      I3 => p_0_in7_in(5),
      I4 => p_0_in3_in(5),
      I5 => p_0_in(5),
      O => \t1_g2[5]_i_18_n_0\
    );
\t1_g2[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g2[5]_i_15_n_0\,
      I1 => \t1_g2[5]_i_26_n_0\,
      I2 => p_1_in1_in(5),
      I3 => p_0_in7_in(4),
      I4 => p_0_in3_in(4),
      I5 => p_0_in(4),
      O => \t1_g2[5]_i_19_n_0\
    );
\t1_g2[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in14_in(7),
      I1 => p_0_in20_in(7),
      I2 => p_1_in22_in(7),
      O => \t1_g2[5]_i_20_n_0\
    );
\t1_g2[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in14_in(6),
      I1 => p_0_in20_in(6),
      I2 => p_1_in22_in(6),
      O => \t1_g2[5]_i_21_n_0\
    );
\t1_g2[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in14_in(5),
      I1 => p_0_in20_in(5),
      I2 => p_1_in22_in(5),
      O => \t1_g2[5]_i_22_n_0\
    );
\t1_g2[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in14_in(4),
      I1 => p_0_in20_in(4),
      I2 => p_1_in22_in(4),
      O => \t1_g2[5]_i_23_n_0\
    );
\t1_g2[5]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_0_in7_in(7),
      I2 => p_0_in3_in(7),
      O => \t1_g2[5]_i_24_n_0\
    );
\t1_g2[5]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in7_in(6),
      I2 => p_0_in3_in(6),
      O => \t1_g2[5]_i_25_n_0\
    );
\t1_g2[5]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in7_in(5),
      I2 => p_0_in3_in(5),
      O => \t1_g2[5]_i_26_n_0\
    );
\t1_g2[5]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in7_in(4),
      I2 => p_0_in3_in(4),
      O => \t1_g2[5]_i_27_n_0\
    );
\t1_g2[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in21_in(7),
      I1 => \t1_g2[5]_i_20_n_0\,
      I2 => p_1_in14_in(6),
      I3 => p_1_in22_in(6),
      I4 => p_0_in20_in(6),
      O => \t1_g2[5]_i_4_n_0\
    );
\t1_g2[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in21_in(6),
      I1 => \t1_g2[5]_i_21_n_0\,
      I2 => p_1_in14_in(5),
      I3 => p_1_in22_in(5),
      I4 => p_0_in20_in(5),
      O => \t1_g2[5]_i_5_n_0\
    );
\t1_g2[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in21_in(5),
      I1 => \t1_g2[5]_i_22_n_0\,
      I2 => p_1_in14_in(4),
      I3 => p_1_in22_in(4),
      I4 => p_0_in20_in(4),
      O => \t1_g2[5]_i_6_n_0\
    );
\t1_g2[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in21_in(4),
      I1 => \t1_g2[5]_i_23_n_0\,
      I2 => p_1_in14_in(3),
      I3 => p_1_in22_in(3),
      I4 => p_0_in20_in(3),
      O => \t1_g2[5]_i_7_n_0\
    );
\t1_g2[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g2[5]_i_4_n_0\,
      I1 => \t1_g2[8]_i_13_n_0\,
      I2 => p_1_in21_in(8),
      I3 => p_0_in20_in(7),
      I4 => p_1_in22_in(7),
      I5 => p_1_in14_in(7),
      O => \t1_g2[5]_i_8_n_0\
    );
\t1_g2[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g2[5]_i_5_n_0\,
      I1 => \t1_g2[5]_i_20_n_0\,
      I2 => p_1_in21_in(7),
      I3 => p_0_in20_in(6),
      I4 => p_1_in22_in(6),
      I5 => p_1_in14_in(6),
      O => \t1_g2[5]_i_9_n_0\
    );
\t1_g2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[8]_i_2_n_7\,
      I3 => \t1_g2_reg[8]_i_3_n_7\,
      O => \t1_g2[6]_i_1_n_0\
    );
\t1_g2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[8]_i_2_n_6\,
      I3 => \t1_g2_reg[8]_i_3_n_6\,
      O => \t1_g2[7]_i_1_n_0\
    );
\t1_g2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[8]_i_2_n_1\,
      I3 => \t1_g2_reg[8]_i_3_n_1\,
      O => \t1_g2[8]_i_1_n_0\
    );
\t1_g2[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \t1_g2[8]_i_17_n_0\,
      I1 => p_1_in1_in(9),
      I2 => p_0_in(9),
      I3 => p_0_in3_in(9),
      I4 => p_0_in7_in(9),
      O => \t1_g2[8]_i_10_n_0\
    );
\t1_g2[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g2[8]_i_9_n_0\,
      I1 => \t1_g2[8]_i_15_n_0\,
      I2 => p_1_in1_in(9),
      I3 => p_0_in7_in(8),
      I4 => p_0_in3_in(8),
      I5 => p_0_in(8),
      O => \t1_g2[8]_i_11_n_0\
    );
\t1_g2[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in14_in(9),
      I1 => p_0_in20_in(9),
      I2 => p_1_in22_in(9),
      O => \t1_g2[8]_i_12_n_0\
    );
\t1_g2[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in14_in(8),
      I1 => p_0_in20_in(8),
      I2 => p_1_in22_in(8),
      O => \t1_g2[8]_i_13_n_0\
    );
\t1_g2[8]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in20_in(8),
      I1 => p_1_in22_in(8),
      I2 => p_1_in14_in(8),
      O => \t1_g2[8]_i_14_n_0\
    );
\t1_g2[8]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(9),
      I1 => p_0_in7_in(9),
      I2 => p_0_in3_in(9),
      O => \t1_g2[8]_i_15_n_0\
    );
\t1_g2[8]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in(8),
      I1 => p_0_in7_in(8),
      I2 => p_0_in3_in(8),
      O => \t1_g2[8]_i_16_n_0\
    );
\t1_g2[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in7_in(8),
      I1 => p_0_in3_in(8),
      I2 => p_0_in(8),
      O => \t1_g2[8]_i_17_n_0\
    );
\t1_g2[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in21_in(9),
      I1 => \t1_g2[8]_i_12_n_0\,
      I2 => p_1_in14_in(8),
      I3 => p_1_in22_in(8),
      I4 => p_0_in20_in(8),
      O => \t1_g2[8]_i_4_n_0\
    );
\t1_g2[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in21_in(8),
      I1 => \t1_g2[8]_i_13_n_0\,
      I2 => p_1_in14_in(7),
      I3 => p_1_in22_in(7),
      I4 => p_0_in20_in(7),
      O => \t1_g2[8]_i_5_n_0\
    );
\t1_g2[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \t1_g2[8]_i_14_n_0\,
      I1 => p_1_in21_in(9),
      I2 => p_1_in14_in(9),
      I3 => p_1_in22_in(9),
      I4 => p_0_in20_in(9),
      O => \t1_g2[8]_i_6_n_0\
    );
\t1_g2[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g2[8]_i_5_n_0\,
      I1 => \t1_g2[8]_i_12_n_0\,
      I2 => p_1_in21_in(9),
      I3 => p_0_in20_in(8),
      I4 => p_1_in22_in(8),
      I5 => p_1_in14_in(8),
      O => \t1_g2[8]_i_7_n_0\
    );
\t1_g2[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in1_in(9),
      I1 => \t1_g2[8]_i_15_n_0\,
      I2 => p_0_in(8),
      I3 => p_0_in3_in(8),
      I4 => p_0_in7_in(8),
      O => \t1_g2[8]_i_8_n_0\
    );
\t1_g2[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in1_in(8),
      I1 => \t1_g2[8]_i_16_n_0\,
      I2 => p_0_in(7),
      I3 => p_0_in3_in(7),
      I4 => p_0_in7_in(7),
      O => \t1_g2[8]_i_9_n_0\
    );
\t1_g2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g2_reg[10]_i_2_n_5\,
      I3 => \t1_g2_reg[10]_i_3_n_5\,
      O => \t1_g2[9]_i_1_n_0\
    );
\t1_g2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[0]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[0]\
    );
\t1_g2_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[10]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[10]\
    );
\t1_g2_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g2_reg[10]_i_2_n_0\,
      CO(2) => \t1_g2_reg[10]_i_2_n_1\,
      CO(1) => \t1_g2_reg[10]_i_2_n_2\,
      CO(0) => \t1_g2_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in21_in(3 downto 1),
      DI(0) => '0',
      O(3) => \t1_g2_reg[10]_i_2_n_4\,
      O(2) => \t1_g2_reg[10]_i_2_n_5\,
      O(1 downto 0) => \NLW_t1_g2_reg[10]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g2[10]_i_4_n_0\,
      S(2) => \t1_g2[10]_i_5_n_0\,
      S(1) => \t1_g2[10]_i_6_n_0\,
      S(0) => '0'
    );
\t1_g2_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g2_reg[10]_i_3_n_0\,
      CO(2) => \t1_g2_reg[10]_i_3_n_1\,
      CO(1) => \t1_g2_reg[10]_i_3_n_2\,
      CO(0) => \t1_g2_reg[10]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in1_in(3 downto 1),
      DI(0) => '0',
      O(3) => \t1_g2_reg[10]_i_3_n_4\,
      O(2) => \t1_g2_reg[10]_i_3_n_5\,
      O(1 downto 0) => \NLW_t1_g2_reg[10]_i_3_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g2[10]_i_7_n_0\,
      S(2) => \t1_g2[10]_i_8_n_0\,
      S(1) => \t1_g2[10]_i_9_n_0\,
      S(0) => '0'
    );
\t1_g2_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[11]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[11]\
    );
\t1_g2_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[12]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[12]\
    );
\t1_g2_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[13]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[13]\
    );
\t1_g2_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[14]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[14]\
    );
\t1_g2_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[10]_i_2_n_0\,
      CO(3) => \t1_g2_reg[14]_i_2_n_0\,
      CO(2) => \t1_g2_reg[14]_i_2_n_1\,
      CO(1) => \t1_g2_reg[14]_i_2_n_2\,
      CO(0) => \t1_g2_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in21_in(7 downto 4),
      O(3) => \t1_g2_reg[14]_i_2_n_4\,
      O(2) => \t1_g2_reg[14]_i_2_n_5\,
      O(1) => \t1_g2_reg[14]_i_2_n_6\,
      O(0) => \t1_g2_reg[14]_i_2_n_7\,
      S(3) => \t1_g2[14]_i_4_n_0\,
      S(2) => \t1_g2[14]_i_5_n_0\,
      S(1) => \t1_g2[14]_i_6_n_0\,
      S(0) => \t1_g2[14]_i_7_n_0\
    );
\t1_g2_reg[14]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[10]_i_3_n_0\,
      CO(3) => \t1_g2_reg[14]_i_3_n_0\,
      CO(2) => \t1_g2_reg[14]_i_3_n_1\,
      CO(1) => \t1_g2_reg[14]_i_3_n_2\,
      CO(0) => \t1_g2_reg[14]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in1_in(7 downto 4),
      O(3) => \t1_g2_reg[14]_i_3_n_4\,
      O(2) => \t1_g2_reg[14]_i_3_n_5\,
      O(1) => \t1_g2_reg[14]_i_3_n_6\,
      O(0) => \t1_g2_reg[14]_i_3_n_7\,
      S(3) => \t1_g2[14]_i_8_n_0\,
      S(2) => \t1_g2[14]_i_9_n_0\,
      S(1) => \t1_g2[14]_i_10_n_0\,
      S(0) => \t1_g2[14]_i_11_n_0\
    );
\t1_g2_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[15]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[15]\
    );
\t1_g2_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[16]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[16]\
    );
\t1_g2_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[17]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[17]\
    );
\t1_g2_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[14]_i_2_n_0\,
      CO(3) => \NLW_t1_g2_reg[17]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \t1_g2_reg[17]_i_2_n_1\,
      CO(1) => \NLW_t1_g2_reg[17]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \t1_g2_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in21_in(9 downto 8),
      O(3 downto 2) => \NLW_t1_g2_reg[17]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g2_reg[17]_i_2_n_6\,
      O(0) => \t1_g2_reg[17]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g2[17]_i_4_n_0\,
      S(0) => \t1_g2[17]_i_5_n_0\
    );
\t1_g2_reg[17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[14]_i_3_n_0\,
      CO(3) => \NLW_t1_g2_reg[17]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \t1_g2_reg[17]_i_3_n_1\,
      CO(1) => \NLW_t1_g2_reg[17]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \t1_g2_reg[17]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in1_in(9 downto 8),
      O(3 downto 2) => \NLW_t1_g2_reg[17]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g2_reg[17]_i_3_n_6\,
      O(0) => \t1_g2_reg[17]_i_3_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g2[17]_i_6_n_0\,
      S(0) => \t1_g2[17]_i_7_n_0\
    );
\t1_g2_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[18]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[18]\
    );
\t1_g2_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[19]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[19]\
    );
\t1_g2_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g2_reg[19]_i_2_n_0\,
      CO(2) => \t1_g2_reg[19]_i_2_n_1\,
      CO(1) => \t1_g2_reg[19]_i_2_n_2\,
      CO(0) => \t1_g2_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in22_in(3 downto 1),
      DI(0) => '0',
      O(3 downto 2) => interpolate_G_on_R_stage11_return023_out(3 downto 2),
      O(1 downto 0) => \NLW_t1_g2_reg[19]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g2[19]_i_4_n_0\,
      S(2) => \t1_g2[19]_i_5_n_0\,
      S(1) => \t1_g2[19]_i_6_n_0\,
      S(0) => '0'
    );
\t1_g2_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g2_reg[19]_i_3_n_0\,
      CO(2) => \t1_g2_reg[19]_i_3_n_1\,
      CO(1) => \t1_g2_reg[19]_i_3_n_2\,
      CO(0) => \t1_g2_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_0_in3_in(3 downto 1),
      DI(0) => '0',
      O(3 downto 2) => interpolate_G_on_R_stage15_return08_out(3 downto 2),
      O(1 downto 0) => \NLW_t1_g2_reg[19]_i_3_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g2[19]_i_7_n_0\,
      S(2) => \t1_g2[19]_i_8_n_0\,
      S(1) => \t1_g2[19]_i_9_n_0\,
      S(0) => '0'
    );
\t1_g2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[1]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[1]\
    );
\t1_g2_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g2_reg[1]_i_2_n_0\,
      CO(2) => \t1_g2_reg[1]_i_2_n_1\,
      CO(1) => \t1_g2_reg[1]_i_2_n_2\,
      CO(0) => \t1_g2_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g2[1]_i_4_n_0\,
      DI(2) => \t1_g2[1]_i_5_n_0\,
      DI(1) => \t1_g2[1]_i_6_n_0\,
      DI(0) => p_1_in21_in(1),
      O(3) => \t1_g2_reg[1]_i_2_n_4\,
      O(2) => \t1_g2_reg[1]_i_2_n_5\,
      O(1 downto 0) => \NLW_t1_g2_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g2[1]_i_7_n_0\,
      S(2) => \t1_g2[1]_i_8_n_0\,
      S(1) => \t1_g2[1]_i_9_n_0\,
      S(0) => \t1_g2[1]_i_10_n_0\
    );
\t1_g2_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g2_reg[1]_i_3_n_0\,
      CO(2) => \t1_g2_reg[1]_i_3_n_1\,
      CO(1) => \t1_g2_reg[1]_i_3_n_2\,
      CO(0) => \t1_g2_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g2[1]_i_11_n_0\,
      DI(2) => \t1_g2[1]_i_12_n_0\,
      DI(1) => \t1_g2[1]_i_13_n_0\,
      DI(0) => p_1_in1_in(1),
      O(3) => \t1_g2_reg[1]_i_3_n_4\,
      O(2) => \t1_g2_reg[1]_i_3_n_5\,
      O(1 downto 0) => \NLW_t1_g2_reg[1]_i_3_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g2[1]_i_14_n_0\,
      S(2) => \t1_g2[1]_i_15_n_0\,
      S(1) => \t1_g2[1]_i_16_n_0\,
      S(0) => \t1_g2[1]_i_17_n_0\
    );
\t1_g2_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[20]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[20]\
    );
\t1_g2_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[21]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[21]\
    );
\t1_g2_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[22]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[22]\
    );
\t1_g2_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[23]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[23]\
    );
\t1_g2_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[19]_i_2_n_0\,
      CO(3) => \t1_g2_reg[23]_i_2_n_0\,
      CO(2) => \t1_g2_reg[23]_i_2_n_1\,
      CO(1) => \t1_g2_reg[23]_i_2_n_2\,
      CO(0) => \t1_g2_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in22_in(7 downto 4),
      O(3 downto 0) => interpolate_G_on_R_stage11_return023_out(7 downto 4),
      S(3) => \t1_g2[23]_i_4_n_0\,
      S(2) => \t1_g2[23]_i_5_n_0\,
      S(1) => \t1_g2[23]_i_6_n_0\,
      S(0) => \t1_g2[23]_i_7_n_0\
    );
\t1_g2_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[19]_i_3_n_0\,
      CO(3) => \t1_g2_reg[23]_i_3_n_0\,
      CO(2) => \t1_g2_reg[23]_i_3_n_1\,
      CO(1) => \t1_g2_reg[23]_i_3_n_2\,
      CO(0) => \t1_g2_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in3_in(7 downto 4),
      O(3 downto 0) => interpolate_G_on_R_stage15_return08_out(7 downto 4),
      S(3) => \t1_g2[23]_i_8_n_0\,
      S(2) => \t1_g2[23]_i_9_n_0\,
      S(1) => \t1_g2[23]_i_10_n_0\,
      S(0) => \t1_g2[23]_i_11_n_0\
    );
\t1_g2_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[24]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[24]\
    );
\t1_g2_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[25]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[25]\
    );
\t1_g2_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[26]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[26]\
    );
\t1_g2_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[23]_i_2_n_0\,
      CO(3) => \NLW_t1_g2_reg[26]_i_2_CO_UNCONNECTED\(3),
      CO(2) => interpolate_G_on_R_stage11_return023_out(10),
      CO(1) => \NLW_t1_g2_reg[26]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \t1_g2_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in22_in(9 downto 8),
      O(3 downto 2) => \NLW_t1_g2_reg[26]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => interpolate_G_on_R_stage11_return023_out(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \t1_g2[26]_i_4_n_0\,
      S(0) => \t1_g2[26]_i_5_n_0\
    );
\t1_g2_reg[26]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[23]_i_3_n_0\,
      CO(3) => \NLW_t1_g2_reg[26]_i_3_CO_UNCONNECTED\(3),
      CO(2) => interpolate_G_on_R_stage15_return08_out(10),
      CO(1) => \NLW_t1_g2_reg[26]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \t1_g2_reg[26]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_0_in3_in(9 downto 8),
      O(3 downto 2) => \NLW_t1_g2_reg[26]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => interpolate_G_on_R_stage15_return08_out(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \t1_g2[26]_i_6_n_0\,
      S(0) => \t1_g2[26]_i_7_n_0\
    );
\t1_g2_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[27]_i_1_n_0\,
      Q => p_1_in5_in(0)
    );
\t1_g2_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[28]_i_1_n_0\,
      Q => p_1_in5_in(1)
    );
\t1_g2_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[29]_i_1_n_0\,
      Q => p_1_in5_in(2)
    );
\t1_g2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[2]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[2]\
    );
\t1_g2_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[30]_i_1_n_0\,
      Q => p_1_in5_in(3)
    );
\t1_g2_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g2_reg[30]_i_2_n_0\,
      CO(2) => \t1_g2_reg[30]_i_2_n_1\,
      CO(1) => \t1_g2_reg[30]_i_2_n_2\,
      CO(0) => \t1_g2_reg[30]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g2[30]_i_4_n_0\,
      DI(2) => \t1_g2[30]_i_5_n_0\,
      DI(1) => \t1_g2[30]_i_6_n_0\,
      DI(0) => \t1_g2[30]_i_7_n_0\,
      O(3) => \t1_g2_reg[30]_i_2_n_4\,
      O(2) => \t1_g2_reg[30]_i_2_n_5\,
      O(1) => \t1_g2_reg[30]_i_2_n_6\,
      O(0) => \t1_g2_reg[30]_i_2_n_7\,
      S(3) => \t1_g2[30]_i_8_n_0\,
      S(2) => \t1_g2[30]_i_9_n_0\,
      S(1) => \t1_g2[30]_i_10_n_0\,
      S(0) => \t1_g2[30]_i_11_n_0\
    );
\t1_g2_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g2_reg[30]_i_3_n_0\,
      CO(2) => \t1_g2_reg[30]_i_3_n_1\,
      CO(1) => \t1_g2_reg[30]_i_3_n_2\,
      CO(0) => \t1_g2_reg[30]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g2[30]_i_12_n_0\,
      DI(2) => \t1_g2[30]_i_13_n_0\,
      DI(1) => \t1_g2[30]_i_14_n_0\,
      DI(0) => \t1_g2[30]_i_15_n_0\,
      O(3) => \t1_g2_reg[30]_i_3_n_4\,
      O(2) => \t1_g2_reg[30]_i_3_n_5\,
      O(1) => \t1_g2_reg[30]_i_3_n_6\,
      O(0) => \t1_g2_reg[30]_i_3_n_7\,
      S(3) => \t1_g2[30]_i_16_n_0\,
      S(2) => \t1_g2[30]_i_17_n_0\,
      S(1) => \t1_g2[30]_i_18_n_0\,
      S(0) => \t1_g2[30]_i_19_n_0\
    );
\t1_g2_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[31]_i_1_n_0\,
      Q => p_1_in5_in(4)
    );
\t1_g2_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[32]_i_1_n_0\,
      Q => p_1_in5_in(5)
    );
\t1_g2_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[33]_i_1_n_0\,
      Q => p_1_in5_in(6)
    );
\t1_g2_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[34]_i_1_n_0\,
      Q => p_1_in5_in(7)
    );
\t1_g2_reg[34]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[30]_i_2_n_0\,
      CO(3) => \t1_g2_reg[34]_i_2_n_0\,
      CO(2) => \t1_g2_reg[34]_i_2_n_1\,
      CO(1) => \t1_g2_reg[34]_i_2_n_2\,
      CO(0) => \t1_g2_reg[34]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g2[34]_i_4_n_0\,
      DI(2) => \t1_g2[34]_i_5_n_0\,
      DI(1) => \t1_g2[34]_i_6_n_0\,
      DI(0) => \t1_g2[34]_i_7_n_0\,
      O(3) => \t1_g2_reg[34]_i_2_n_4\,
      O(2) => \t1_g2_reg[34]_i_2_n_5\,
      O(1) => \t1_g2_reg[34]_i_2_n_6\,
      O(0) => \t1_g2_reg[34]_i_2_n_7\,
      S(3) => \t1_g2[34]_i_8_n_0\,
      S(2) => \t1_g2[34]_i_9_n_0\,
      S(1) => \t1_g2[34]_i_10_n_0\,
      S(0) => \t1_g2[34]_i_11_n_0\
    );
\t1_g2_reg[34]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[34]_i_22_n_0\,
      CO(3 downto 1) => \NLW_t1_g2_reg[34]_i_20_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t1_g2_reg[34]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g2[34]_i_23_n_0\,
      O(3 downto 0) => \NLW_t1_g2_reg[34]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g2[34]_i_24_n_0\
    );
\t1_g2_reg[34]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[34]_i_25_n_0\,
      CO(3 downto 1) => \NLW_t1_g2_reg[34]_i_21_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t1_g2_reg[34]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g2[34]_i_26_n_0\,
      O(3 downto 0) => \NLW_t1_g2_reg[34]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g2[34]_i_27_n_0\
    );
\t1_g2_reg[34]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g2_reg[34]_i_22_n_0\,
      CO(2) => \t1_g2_reg[34]_i_22_n_1\,
      CO(1) => \t1_g2_reg[34]_i_22_n_2\,
      CO(0) => \t1_g2_reg[34]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g2[34]_i_28_n_0\,
      DI(2) => \t1_g2[34]_i_29_n_0\,
      DI(1) => \t1_g2[34]_i_30_n_0\,
      DI(0) => \t1_g2[34]_i_31_n_0\,
      O(3 downto 0) => \NLW_t1_g2_reg[34]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g2[34]_i_32_n_0\,
      S(2) => \t1_g2[34]_i_33_n_0\,
      S(1) => \t1_g2[34]_i_34_n_0\,
      S(0) => \t1_g2[34]_i_35_n_0\
    );
\t1_g2_reg[34]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g2_reg[34]_i_25_n_0\,
      CO(2) => \t1_g2_reg[34]_i_25_n_1\,
      CO(1) => \t1_g2_reg[34]_i_25_n_2\,
      CO(0) => \t1_g2_reg[34]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g2[34]_i_36_n_0\,
      DI(2) => \t1_g2[34]_i_37_n_0\,
      DI(1) => \t1_g2[34]_i_38_n_0\,
      DI(0) => \t1_g2[34]_i_39_n_0\,
      O(3 downto 0) => \NLW_t1_g2_reg[34]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g2[34]_i_40_n_0\,
      S(2) => \t1_g2[34]_i_41_n_0\,
      S(1) => \t1_g2[34]_i_42_n_0\,
      S(0) => \t1_g2[34]_i_43_n_0\
    );
\t1_g2_reg[34]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[30]_i_3_n_0\,
      CO(3) => \t1_g2_reg[34]_i_3_n_0\,
      CO(2) => \t1_g2_reg[34]_i_3_n_1\,
      CO(1) => \t1_g2_reg[34]_i_3_n_2\,
      CO(0) => \t1_g2_reg[34]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g2[34]_i_12_n_0\,
      DI(2) => \t1_g2[34]_i_13_n_0\,
      DI(1) => \t1_g2[34]_i_14_n_0\,
      DI(0) => \t1_g2[34]_i_15_n_0\,
      O(3) => \t1_g2_reg[34]_i_3_n_4\,
      O(2) => \t1_g2_reg[34]_i_3_n_5\,
      O(1) => \t1_g2_reg[34]_i_3_n_6\,
      O(0) => \t1_g2_reg[34]_i_3_n_7\,
      S(3) => \t1_g2[34]_i_16_n_0\,
      S(2) => \t1_g2[34]_i_17_n_0\,
      S(1) => \t1_g2[34]_i_18_n_0\,
      S(0) => \t1_g2[34]_i_19_n_0\
    );
\t1_g2_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[35]_i_1_n_0\,
      Q => p_1_in5_in(8)
    );
\t1_g2_reg[35]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[34]_i_2_n_0\,
      CO(3 downto 0) => \NLW_t1_g2_reg[35]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g2_reg[35]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \t1_g2_reg[35]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \t1_g2[35]_i_4_n_0\
    );
\t1_g2_reg[35]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[34]_i_3_n_0\,
      CO(3 downto 0) => \NLW_t1_g2_reg[35]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g2_reg[35]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \t1_g2_reg[35]_i_3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \t1_g2[35]_i_5_n_0\
    );
\t1_g2_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[36]_i_1_n_0\,
      Q => p_0_in4_in(0)
    );
\t1_g2_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[37]_i_1_n_0\,
      Q => p_0_in4_in(1)
    );
\t1_g2_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[38]_i_1_n_0\,
      Q => p_0_in4_in(2)
    );
\t1_g2_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[39]_i_1_n_0\,
      Q => p_0_in4_in(3)
    );
\t1_g2_reg[39]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g2_reg[39]_i_2_n_0\,
      CO(2) => \t1_g2_reg[39]_i_2_n_1\,
      CO(1) => \t1_g2_reg[39]_i_2_n_2\,
      CO(0) => \t1_g2_reg[39]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g2[39]_i_4_n_0\,
      DI(2) => \t1_g2[39]_i_5_n_0\,
      DI(1) => \t1_g2[39]_i_6_n_0\,
      DI(0) => \t1_g2[39]_i_7_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage11_return0(3 downto 0),
      S(3) => \t1_g2[39]_i_8_n_0\,
      S(2) => \t1_g2[39]_i_9_n_0\,
      S(1) => \t1_g2[39]_i_10_n_0\,
      S(0) => \t1_g2[39]_i_11_n_0\
    );
\t1_g2_reg[39]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g2_reg[39]_i_3_n_0\,
      CO(2) => \t1_g2_reg[39]_i_3_n_1\,
      CO(1) => \t1_g2_reg[39]_i_3_n_2\,
      CO(0) => \t1_g2_reg[39]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g2[39]_i_12_n_0\,
      DI(2) => \t1_g2[39]_i_13_n_0\,
      DI(1) => \t1_g2[39]_i_14_n_0\,
      DI(0) => \t1_g2[39]_i_15_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage15_return0(3 downto 0),
      S(3) => \t1_g2[39]_i_16_n_0\,
      S(2) => \t1_g2[39]_i_17_n_0\,
      S(1) => \t1_g2[39]_i_18_n_0\,
      S(0) => \t1_g2[39]_i_19_n_0\
    );
\t1_g2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[3]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[3]\
    );
\t1_g2_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[40]_i_1_n_0\,
      Q => p_0_in4_in(4)
    );
\t1_g2_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[41]_i_1_n_0\,
      Q => p_0_in4_in(5)
    );
\t1_g2_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[42]_i_1_n_0\,
      Q => p_0_in4_in(6)
    );
\t1_g2_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[43]_i_1_n_0\,
      Q => p_0_in4_in(7)
    );
\t1_g2_reg[43]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[39]_i_2_n_0\,
      CO(3) => \t1_g2_reg[43]_i_2_n_0\,
      CO(2) => \t1_g2_reg[43]_i_2_n_1\,
      CO(1) => \t1_g2_reg[43]_i_2_n_2\,
      CO(0) => \t1_g2_reg[43]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g2[43]_i_4_n_0\,
      DI(2) => \t1_g2[43]_i_5_n_0\,
      DI(1) => \t1_g2[43]_i_6_n_0\,
      DI(0) => \t1_g2[43]_i_7_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage11_return0(7 downto 4),
      S(3) => \t1_g2[43]_i_8_n_0\,
      S(2) => \t1_g2[43]_i_9_n_0\,
      S(1) => \t1_g2[43]_i_10_n_0\,
      S(0) => \t1_g2[43]_i_11_n_0\
    );
\t1_g2_reg[43]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[43]_i_22_n_0\,
      CO(3 downto 1) => \NLW_t1_g2_reg[43]_i_20_CO_UNCONNECTED\(3 downto 1),
      CO(0) => interpolate_G_on_R_stage11_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g2[43]_i_23_n_0\,
      O(3 downto 0) => \NLW_t1_g2_reg[43]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g2[43]_i_24_n_0\
    );
\t1_g2_reg[43]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[43]_i_25_n_0\,
      CO(3 downto 1) => \NLW_t1_g2_reg[43]_i_21_CO_UNCONNECTED\(3 downto 1),
      CO(0) => interpolate_G_on_R_stage15_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g2[43]_i_26_n_0\,
      O(3 downto 0) => \NLW_t1_g2_reg[43]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g2[43]_i_27_n_0\
    );
\t1_g2_reg[43]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g2_reg[43]_i_22_n_0\,
      CO(2) => \t1_g2_reg[43]_i_22_n_1\,
      CO(1) => \t1_g2_reg[43]_i_22_n_2\,
      CO(0) => \t1_g2_reg[43]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g2[43]_i_28_n_0\,
      DI(2) => \t1_g2[43]_i_29_n_0\,
      DI(1) => \t1_g2[43]_i_30_n_0\,
      DI(0) => \t1_g2[43]_i_31_n_0\,
      O(3 downto 0) => \NLW_t1_g2_reg[43]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g2[43]_i_32_n_0\,
      S(2) => \t1_g2[43]_i_33_n_0\,
      S(1) => \t1_g2[43]_i_34_n_0\,
      S(0) => \t1_g2[43]_i_35_n_0\
    );
\t1_g2_reg[43]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g2_reg[43]_i_25_n_0\,
      CO(2) => \t1_g2_reg[43]_i_25_n_1\,
      CO(1) => \t1_g2_reg[43]_i_25_n_2\,
      CO(0) => \t1_g2_reg[43]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g2[43]_i_36_n_0\,
      DI(2) => \t1_g2[43]_i_37_n_0\,
      DI(1) => \t1_g2[43]_i_38_n_0\,
      DI(0) => \t1_g2[43]_i_39_n_0\,
      O(3 downto 0) => \NLW_t1_g2_reg[43]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g2[43]_i_40_n_0\,
      S(2) => \t1_g2[43]_i_41_n_0\,
      S(1) => \t1_g2[43]_i_42_n_0\,
      S(0) => \t1_g2[43]_i_43_n_0\
    );
\t1_g2_reg[43]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[39]_i_3_n_0\,
      CO(3) => \t1_g2_reg[43]_i_3_n_0\,
      CO(2) => \t1_g2_reg[43]_i_3_n_1\,
      CO(1) => \t1_g2_reg[43]_i_3_n_2\,
      CO(0) => \t1_g2_reg[43]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g2[43]_i_12_n_0\,
      DI(2) => \t1_g2[43]_i_13_n_0\,
      DI(1) => \t1_g2[43]_i_14_n_0\,
      DI(0) => \t1_g2[43]_i_15_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage15_return0(7 downto 4),
      S(3) => \t1_g2[43]_i_16_n_0\,
      S(2) => \t1_g2[43]_i_17_n_0\,
      S(1) => \t1_g2[43]_i_18_n_0\,
      S(0) => \t1_g2[43]_i_19_n_0\
    );
\t1_g2_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[44]_i_1_n_0\,
      Q => p_0_in4_in(8)
    );
\t1_g2_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[43]_i_2_n_0\,
      CO(3 downto 0) => \NLW_t1_g2_reg[44]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g2_reg[44]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => interpolate_G_on_R_stage11_return0(8),
      S(3 downto 1) => B"000",
      S(0) => \t1_g2[44]_i_4_n_0\
    );
\t1_g2_reg[44]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[43]_i_3_n_0\,
      CO(3 downto 0) => \NLW_t1_g2_reg[44]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g2_reg[44]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => interpolate_G_on_R_stage15_return0(8),
      S(3 downto 1) => B"000",
      S(0) => \t1_g2[44]_i_5_n_0\
    );
\t1_g2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[4]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[4]\
    );
\t1_g2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[5]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[5]\
    );
\t1_g2_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[1]_i_2_n_0\,
      CO(3) => \t1_g2_reg[5]_i_2_n_0\,
      CO(2) => \t1_g2_reg[5]_i_2_n_1\,
      CO(1) => \t1_g2_reg[5]_i_2_n_2\,
      CO(0) => \t1_g2_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g2[5]_i_4_n_0\,
      DI(2) => \t1_g2[5]_i_5_n_0\,
      DI(1) => \t1_g2[5]_i_6_n_0\,
      DI(0) => \t1_g2[5]_i_7_n_0\,
      O(3) => \t1_g2_reg[5]_i_2_n_4\,
      O(2) => \t1_g2_reg[5]_i_2_n_5\,
      O(1) => \t1_g2_reg[5]_i_2_n_6\,
      O(0) => \t1_g2_reg[5]_i_2_n_7\,
      S(3) => \t1_g2[5]_i_8_n_0\,
      S(2) => \t1_g2[5]_i_9_n_0\,
      S(1) => \t1_g2[5]_i_10_n_0\,
      S(0) => \t1_g2[5]_i_11_n_0\
    );
\t1_g2_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[1]_i_3_n_0\,
      CO(3) => \t1_g2_reg[5]_i_3_n_0\,
      CO(2) => \t1_g2_reg[5]_i_3_n_1\,
      CO(1) => \t1_g2_reg[5]_i_3_n_2\,
      CO(0) => \t1_g2_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g2[5]_i_12_n_0\,
      DI(2) => \t1_g2[5]_i_13_n_0\,
      DI(1) => \t1_g2[5]_i_14_n_0\,
      DI(0) => \t1_g2[5]_i_15_n_0\,
      O(3) => \t1_g2_reg[5]_i_3_n_4\,
      O(2) => \t1_g2_reg[5]_i_3_n_5\,
      O(1) => \t1_g2_reg[5]_i_3_n_6\,
      O(0) => \t1_g2_reg[5]_i_3_n_7\,
      S(3) => \t1_g2[5]_i_16_n_0\,
      S(2) => \t1_g2[5]_i_17_n_0\,
      S(1) => \t1_g2[5]_i_18_n_0\,
      S(0) => \t1_g2[5]_i_19_n_0\
    );
\t1_g2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[6]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[6]\
    );
\t1_g2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[7]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[7]\
    );
\t1_g2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[8]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[8]\
    );
\t1_g2_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[5]_i_2_n_0\,
      CO(3) => \NLW_t1_g2_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \t1_g2_reg[8]_i_2_n_1\,
      CO(1) => \NLW_t1_g2_reg[8]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \t1_g2_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \t1_g2[8]_i_4_n_0\,
      DI(0) => \t1_g2[8]_i_5_n_0\,
      O(3 downto 2) => \NLW_t1_g2_reg[8]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g2_reg[8]_i_2_n_6\,
      O(0) => \t1_g2_reg[8]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g2[8]_i_6_n_0\,
      S(0) => \t1_g2[8]_i_7_n_0\
    );
\t1_g2_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g2_reg[5]_i_3_n_0\,
      CO(3) => \NLW_t1_g2_reg[8]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \t1_g2_reg[8]_i_3_n_1\,
      CO(1) => \NLW_t1_g2_reg[8]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \t1_g2_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \t1_g2[8]_i_8_n_0\,
      DI(0) => \t1_g2[8]_i_9_n_0\,
      O(3 downto 2) => \NLW_t1_g2_reg[8]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g2_reg[8]_i_3_n_6\,
      O(0) => \t1_g2_reg[8]_i_3_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g2[8]_i_10_n_0\,
      S(0) => \t1_g2[8]_i_11_n_0\
    );
\t1_g2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g2[9]_i_1_n_0\,
      Q => \t1_g2_reg_n_0_[9]\
    );
\t1_g3[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[1]_i_2_n_5\,
      I3 => \t1_g3_reg[1]_i_3_n_5\,
      O => \t1_g3[0]_i_1_n_0\
    );
\t1_g3[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[10]_i_2_n_4\,
      I3 => \t1_g3_reg[10]_i_3_n_4\,
      O => \t1_g3[10]_i_1_n_0\
    );
\t1_g3[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in16_in(3),
      I1 => p_1_in12_in(3),
      O => \t1_g3[10]_i_4_n_0\
    );
\t1_g3[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in16_in(2),
      I1 => p_1_in12_in(2),
      O => \t1_g3[10]_i_5_n_0\
    );
\t1_g3[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in16_in(1),
      I1 => p_1_in12_in(1),
      O => \t1_g3[10]_i_6_n_0\
    );
\t1_g3[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(3),
      I1 => p_0_in3_in(3),
      O => \t1_g3[10]_i_7_n_0\
    );
\t1_g3[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(2),
      I1 => p_0_in3_in(2),
      O => \t1_g3[10]_i_8_n_0\
    );
\t1_g3[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(1),
      I1 => p_0_in3_in(1),
      O => \t1_g3[10]_i_9_n_0\
    );
\t1_g3[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[14]_i_2_n_7\,
      I3 => \t1_g3_reg[14]_i_3_n_7\,
      O => \t1_g3[11]_i_1_n_0\
    );
\t1_g3[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[14]_i_2_n_6\,
      I3 => \t1_g3_reg[14]_i_3_n_6\,
      O => \t1_g3[12]_i_1_n_0\
    );
\t1_g3[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[14]_i_2_n_5\,
      I3 => \t1_g3_reg[14]_i_3_n_5\,
      O => \t1_g3[13]_i_1_n_0\
    );
\t1_g3[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[14]_i_2_n_4\,
      I3 => \t1_g3_reg[14]_i_3_n_4\,
      O => \t1_g3[14]_i_1_n_0\
    );
\t1_g3[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(5),
      I1 => p_0_in3_in(5),
      O => \t1_g3[14]_i_10_n_0\
    );
\t1_g3[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(4),
      I1 => p_0_in3_in(4),
      O => \t1_g3[14]_i_11_n_0\
    );
\t1_g3[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in16_in(7),
      I1 => p_1_in12_in(7),
      O => \t1_g3[14]_i_4_n_0\
    );
\t1_g3[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in16_in(6),
      I1 => p_1_in12_in(6),
      O => \t1_g3[14]_i_5_n_0\
    );
\t1_g3[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in16_in(5),
      I1 => p_1_in12_in(5),
      O => \t1_g3[14]_i_6_n_0\
    );
\t1_g3[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in16_in(4),
      I1 => p_1_in12_in(4),
      O => \t1_g3[14]_i_7_n_0\
    );
\t1_g3[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(7),
      I1 => p_0_in3_in(7),
      O => \t1_g3[14]_i_8_n_0\
    );
\t1_g3[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(6),
      I1 => p_0_in3_in(6),
      O => \t1_g3[14]_i_9_n_0\
    );
\t1_g3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[17]_i_2_n_7\,
      I3 => \t1_g3_reg[17]_i_3_n_7\,
      O => \t1_g3[15]_i_1_n_0\
    );
\t1_g3[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[17]_i_2_n_6\,
      I3 => \t1_g3_reg[17]_i_3_n_6\,
      O => \t1_g3[16]_i_1_n_0\
    );
\t1_g3[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[17]_i_2_n_1\,
      I3 => \t1_g3_reg[17]_i_3_n_1\,
      O => \t1_g3[17]_i_1_n_0\
    );
\t1_g3[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in16_in(9),
      I1 => p_1_in12_in(9),
      O => \t1_g3[17]_i_4_n_0\
    );
\t1_g3[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in16_in(8),
      I1 => p_1_in12_in(8),
      O => \t1_g3[17]_i_5_n_0\
    );
\t1_g3[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(9),
      I1 => p_0_in3_in(9),
      O => \t1_g3[17]_i_6_n_0\
    );
\t1_g3[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in(8),
      I1 => p_0_in3_in(8),
      O => \t1_g3[17]_i_7_n_0\
    );
\t1_g3[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return019_out(2),
      I3 => interpolate_G_on_R_stage16_return06_out(2),
      O => \t1_g3[18]_i_1_n_0\
    );
\t1_g3[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return019_out(3),
      I3 => interpolate_G_on_R_stage16_return06_out(3),
      O => \t1_g3[19]_i_1_n_0\
    );
\t1_g3[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(3),
      I1 => p_0_in17_in(3),
      O => \t1_g3[19]_i_4_n_0\
    );
\t1_g3[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(2),
      I1 => p_0_in17_in(2),
      O => \t1_g3[19]_i_5_n_0\
    );
\t1_g3[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(1),
      I1 => p_0_in17_in(1),
      O => \t1_g3[19]_i_6_n_0\
    );
\t1_g3[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p13(2),
      I1 => p_1_in1_in(3),
      O => \t1_g3[19]_i_7_n_0\
    );
\t1_g3[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p13(1),
      I1 => p_1_in1_in(2),
      O => \t1_g3[19]_i_8_n_0\
    );
\t1_g3[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p13(0),
      I1 => p_1_in1_in(1),
      O => \t1_g3[19]_i_9_n_0\
    );
\t1_g3[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[1]_i_2_n_4\,
      I3 => \t1_g3_reg[1]_i_3_n_4\,
      O => \t1_g3[1]_i_1_n_0\
    );
\t1_g3[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in18_in(1),
      I1 => p_1_in12_in(1),
      I2 => p_0_in17_in(1),
      I3 => p_1_in16_in(1),
      O => \t1_g3[1]_i_10_n_0\
    );
\t1_g3[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in4_in(3),
      I1 => \t1_g3[1]_i_19_n_0\,
      I2 => p_1_in1_in(2),
      I3 => p13(1),
      I4 => p_0_in3_in(2),
      O => \t1_g3[1]_i_11_n_0\
    );
\t1_g3[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => p_1_in1_in(2),
      I1 => p13(1),
      I2 => p_0_in3_in(2),
      I3 => p_1_in4_in(3),
      I4 => \t1_g3[1]_i_19_n_0\,
      O => \t1_g3[1]_i_12_n_0\
    );
\t1_g3[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p13(1),
      I1 => p_0_in3_in(2),
      I2 => p_1_in1_in(2),
      I3 => p_1_in4_in(2),
      O => \t1_g3[1]_i_13_n_0\
    );
\t1_g3[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g3[1]_i_11_n_0\,
      I1 => \t1_g3[5]_i_27_n_0\,
      I2 => p_1_in4_in(4),
      I3 => p_0_in3_in(3),
      I4 => p13(2),
      I5 => p_1_in1_in(3),
      O => \t1_g3[1]_i_14_n_0\
    );
\t1_g3[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \t1_g3[1]_i_19_n_0\,
      I1 => p_1_in4_in(3),
      I2 => p_1_in1_in(2),
      I3 => p_0_in3_in(2),
      I4 => p13(1),
      I5 => p_1_in4_in(2),
      O => \t1_g3[1]_i_15_n_0\
    );
\t1_g3[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \t1_g3[1]_i_13_n_0\,
      I1 => p_1_in1_in(1),
      I2 => p13(0),
      I3 => p_0_in3_in(1),
      O => \t1_g3[1]_i_16_n_0\
    );
\t1_g3[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p13(0),
      I1 => p_0_in3_in(1),
      I2 => p_1_in1_in(1),
      I3 => p_1_in4_in(1),
      O => \t1_g3[1]_i_17_n_0\
    );
\t1_g3[1]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in17_in(3),
      I1 => p_1_in12_in(3),
      I2 => p_1_in18_in(3),
      O => \t1_g3[1]_i_18_n_0\
    );
\t1_g3[1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in1_in(3),
      I1 => p_0_in3_in(3),
      I2 => p13(2),
      O => \t1_g3[1]_i_19_n_0\
    );
\t1_g3[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in16_in(3),
      I1 => \t1_g3[1]_i_18_n_0\,
      I2 => p_0_in17_in(2),
      I3 => p_1_in18_in(2),
      I4 => p_1_in12_in(2),
      O => \t1_g3[1]_i_4_n_0\
    );
\t1_g3[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => p_0_in17_in(2),
      I1 => p_1_in18_in(2),
      I2 => p_1_in12_in(2),
      I3 => p_1_in16_in(3),
      I4 => \t1_g3[1]_i_18_n_0\,
      O => \t1_g3[1]_i_5_n_0\
    );
\t1_g3[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in18_in(2),
      I1 => p_1_in12_in(2),
      I2 => p_0_in17_in(2),
      I3 => p_1_in16_in(2),
      O => \t1_g3[1]_i_6_n_0\
    );
\t1_g3[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g3[1]_i_4_n_0\,
      I1 => \t1_g3[5]_i_23_n_0\,
      I2 => p_1_in16_in(4),
      I3 => p_1_in12_in(3),
      I4 => p_1_in18_in(3),
      I5 => p_0_in17_in(3),
      O => \t1_g3[1]_i_7_n_0\
    );
\t1_g3[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \t1_g3[1]_i_18_n_0\,
      I1 => p_1_in16_in(3),
      I2 => p_0_in17_in(2),
      I3 => p_1_in12_in(2),
      I4 => p_1_in18_in(2),
      I5 => p_1_in16_in(2),
      O => \t1_g3[1]_i_8_n_0\
    );
\t1_g3[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \t1_g3[1]_i_6_n_0\,
      I1 => p_0_in17_in(1),
      I2 => p_1_in18_in(1),
      I3 => p_1_in12_in(1),
      O => \t1_g3[1]_i_9_n_0\
    );
\t1_g3[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return019_out(4),
      I3 => interpolate_G_on_R_stage16_return06_out(4),
      O => \t1_g3[20]_i_1_n_0\
    );
\t1_g3[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return019_out(5),
      I3 => interpolate_G_on_R_stage16_return06_out(5),
      O => \t1_g3[21]_i_1_n_0\
    );
\t1_g3[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return019_out(6),
      I3 => interpolate_G_on_R_stage16_return06_out(6),
      O => \t1_g3[22]_i_1_n_0\
    );
\t1_g3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return019_out(7),
      I3 => interpolate_G_on_R_stage16_return06_out(7),
      O => \t1_g3[23]_i_1_n_0\
    );
\t1_g3[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p13(4),
      I1 => p_1_in1_in(5),
      O => \t1_g3[23]_i_10_n_0\
    );
\t1_g3[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p13(3),
      I1 => p_1_in1_in(4),
      O => \t1_g3[23]_i_11_n_0\
    );
\t1_g3[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(7),
      I1 => p_0_in17_in(7),
      O => \t1_g3[23]_i_4_n_0\
    );
\t1_g3[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(6),
      I1 => p_0_in17_in(6),
      O => \t1_g3[23]_i_5_n_0\
    );
\t1_g3[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(5),
      I1 => p_0_in17_in(5),
      O => \t1_g3[23]_i_6_n_0\
    );
\t1_g3[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(4),
      I1 => p_0_in17_in(4),
      O => \t1_g3[23]_i_7_n_0\
    );
\t1_g3[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p13(6),
      I1 => p_1_in1_in(7),
      O => \t1_g3[23]_i_8_n_0\
    );
\t1_g3[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p13(5),
      I1 => p_1_in1_in(6),
      O => \t1_g3[23]_i_9_n_0\
    );
\t1_g3[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return019_out(8),
      I3 => interpolate_G_on_R_stage16_return06_out(8),
      O => \t1_g3[24]_i_1_n_0\
    );
\t1_g3[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return019_out(9),
      I3 => interpolate_G_on_R_stage16_return06_out(9),
      O => \t1_g3[25]_i_1_n_0\
    );
\t1_g3[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return019_out(10),
      I3 => interpolate_G_on_R_stage16_return06_out(10),
      O => \t1_g3[26]_i_1_n_0\
    );
\t1_g3[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(9),
      I1 => p_0_in17_in(9),
      O => \t1_g3[26]_i_4_n_0\
    );
\t1_g3[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(8),
      I1 => p_0_in17_in(8),
      O => \t1_g3[26]_i_5_n_0\
    );
\t1_g3[26]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p13(8),
      I1 => p_1_in1_in(9),
      O => \t1_g3[26]_i_6_n_0\
    );
\t1_g3[26]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p13(7),
      I1 => p_1_in1_in(8),
      O => \t1_g3[26]_i_7_n_0\
    );
\t1_g3[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[30]_i_2_n_7\,
      I3 => \t1_g3_reg[30]_i_3_n_7\,
      O => \t1_g3[27]_i_1_n_0\
    );
\t1_g3[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[30]_i_2_n_6\,
      I3 => \t1_g3_reg[30]_i_3_n_6\,
      O => \t1_g3[28]_i_1_n_0\
    );
\t1_g3[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[30]_i_2_n_5\,
      I3 => \t1_g3_reg[30]_i_3_n_5\,
      O => \t1_g3[29]_i_1_n_0\
    );
\t1_g3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[5]_i_2_n_7\,
      I3 => \t1_g3_reg[5]_i_3_n_7\,
      O => \t1_g3[2]_i_1_n_0\
    );
\t1_g3[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[30]_i_2_n_4\,
      I3 => \t1_g3_reg[30]_i_3_n_4\,
      O => \t1_g3[30]_i_1_n_0\
    );
\t1_g3[30]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(2),
      I1 => p_1_in16_in(2),
      O => \t1_g3[30]_i_10_n_0\
    );
\t1_g3[30]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(1),
      I1 => p_1_in16_in(1),
      O => \t1_g3[30]_i_11_n_0\
    );
\t1_g3[30]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in3_in(4),
      I1 => p_1_in4_in(4),
      I2 => \t1_g3_reg[34]_i_21_n_3\,
      O => \t1_g3[30]_i_12_n_0\
    );
\t1_g3[30]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in3_in(3),
      I1 => p_1_in4_in(3),
      I2 => \t1_g3_reg[34]_i_21_n_3\,
      O => \t1_g3[30]_i_13_n_0\
    );
\t1_g3[30]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in3_in(2),
      I1 => p_1_in4_in(2),
      I2 => \t1_g3_reg[34]_i_21_n_3\,
      O => \t1_g3[30]_i_14_n_0\
    );
\t1_g3[30]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in3_in(1),
      I1 => p_1_in4_in(1),
      I2 => \t1_g3_reg[34]_i_21_n_3\,
      O => \t1_g3[30]_i_15_n_0\
    );
\t1_g3[30]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in3_in(4),
      I1 => p_1_in4_in(4),
      O => \t1_g3[30]_i_16_n_0\
    );
\t1_g3[30]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in3_in(3),
      I1 => p_1_in4_in(3),
      O => \t1_g3[30]_i_17_n_0\
    );
\t1_g3[30]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in3_in(2),
      I1 => p_1_in4_in(2),
      O => \t1_g3[30]_i_18_n_0\
    );
\t1_g3[30]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in3_in(1),
      I1 => p_1_in4_in(1),
      O => \t1_g3[30]_i_19_n_0\
    );
\t1_g3[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in12_in(4),
      I1 => p_1_in16_in(4),
      I2 => \t1_g3_reg[34]_i_20_n_3\,
      O => \t1_g3[30]_i_4_n_0\
    );
\t1_g3[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in12_in(3),
      I1 => p_1_in16_in(3),
      I2 => \t1_g3_reg[34]_i_20_n_3\,
      O => \t1_g3[30]_i_5_n_0\
    );
\t1_g3[30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in12_in(2),
      I1 => p_1_in16_in(2),
      I2 => \t1_g3_reg[34]_i_20_n_3\,
      O => \t1_g3[30]_i_6_n_0\
    );
\t1_g3[30]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in12_in(1),
      I1 => p_1_in16_in(1),
      I2 => \t1_g3_reg[34]_i_20_n_3\,
      O => \t1_g3[30]_i_7_n_0\
    );
\t1_g3[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(4),
      I1 => p_1_in16_in(4),
      O => \t1_g3[30]_i_8_n_0\
    );
\t1_g3[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(3),
      I1 => p_1_in16_in(3),
      O => \t1_g3[30]_i_9_n_0\
    );
\t1_g3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[34]_i_2_n_7\,
      I3 => \t1_g3_reg[34]_i_3_n_7\,
      O => \t1_g3[31]_i_1_n_0\
    );
\t1_g3[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[34]_i_2_n_6\,
      I3 => \t1_g3_reg[34]_i_3_n_6\,
      O => \t1_g3[32]_i_1_n_0\
    );
\t1_g3[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[34]_i_2_n_5\,
      I3 => \t1_g3_reg[34]_i_3_n_5\,
      O => \t1_g3[33]_i_1_n_0\
    );
\t1_g3[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[34]_i_2_n_4\,
      I3 => \t1_g3_reg[34]_i_3_n_4\,
      O => \t1_g3[34]_i_1_n_0\
    );
\t1_g3[34]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(6),
      I1 => p_1_in16_in(6),
      O => \t1_g3[34]_i_10_n_0\
    );
\t1_g3[34]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(5),
      I1 => p_1_in16_in(5),
      O => \t1_g3[34]_i_11_n_0\
    );
\t1_g3[34]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in3_in(8),
      I1 => p_1_in4_in(8),
      I2 => \t1_g3_reg[34]_i_21_n_3\,
      O => \t1_g3[34]_i_12_n_0\
    );
\t1_g3[34]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in3_in(7),
      I1 => p_1_in4_in(7),
      I2 => \t1_g3_reg[34]_i_21_n_3\,
      O => \t1_g3[34]_i_13_n_0\
    );
\t1_g3[34]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in3_in(6),
      I1 => p_1_in4_in(6),
      I2 => \t1_g3_reg[34]_i_21_n_3\,
      O => \t1_g3[34]_i_14_n_0\
    );
\t1_g3[34]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in3_in(5),
      I1 => p_1_in4_in(5),
      I2 => \t1_g3_reg[34]_i_21_n_3\,
      O => \t1_g3[34]_i_15_n_0\
    );
\t1_g3[34]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in3_in(8),
      I1 => p_1_in4_in(8),
      O => \t1_g3[34]_i_16_n_0\
    );
\t1_g3[34]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in3_in(7),
      I1 => p_1_in4_in(7),
      O => \t1_g3[34]_i_17_n_0\
    );
\t1_g3[34]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in3_in(6),
      I1 => p_1_in4_in(6),
      O => \t1_g3[34]_i_18_n_0\
    );
\t1_g3[34]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in3_in(5),
      I1 => p_1_in4_in(5),
      O => \t1_g3[34]_i_19_n_0\
    );
\t1_g3[34]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in16_in(9),
      I1 => p_1_in12_in(9),
      O => \t1_g3[34]_i_23_n_0\
    );
\t1_g3[34]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(9),
      I1 => p_1_in16_in(9),
      O => \t1_g3[34]_i_24_n_0\
    );
\t1_g3[34]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in4_in(9),
      I1 => p_0_in3_in(9),
      O => \t1_g3[34]_i_26_n_0\
    );
\t1_g3[34]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in3_in(9),
      I1 => p_1_in4_in(9),
      O => \t1_g3[34]_i_27_n_0\
    );
\t1_g3[34]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in16_in(7),
      I1 => p_1_in12_in(7),
      I2 => p_1_in12_in(8),
      I3 => p_1_in16_in(8),
      O => \t1_g3[34]_i_28_n_0\
    );
\t1_g3[34]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in16_in(5),
      I1 => p_1_in12_in(5),
      I2 => p_1_in12_in(6),
      I3 => p_1_in16_in(6),
      O => \t1_g3[34]_i_29_n_0\
    );
\t1_g3[34]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in16_in(3),
      I1 => p_1_in12_in(3),
      I2 => p_1_in12_in(4),
      I3 => p_1_in16_in(4),
      O => \t1_g3[34]_i_30_n_0\
    );
\t1_g3[34]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in16_in(1),
      I1 => p_1_in12_in(1),
      I2 => p_1_in12_in(2),
      I3 => p_1_in16_in(2),
      O => \t1_g3[34]_i_31_n_0\
    );
\t1_g3[34]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in16_in(7),
      I1 => p_1_in12_in(7),
      I2 => p_1_in16_in(8),
      I3 => p_1_in12_in(8),
      O => \t1_g3[34]_i_32_n_0\
    );
\t1_g3[34]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in16_in(5),
      I1 => p_1_in12_in(5),
      I2 => p_1_in16_in(6),
      I3 => p_1_in12_in(6),
      O => \t1_g3[34]_i_33_n_0\
    );
\t1_g3[34]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in16_in(3),
      I1 => p_1_in12_in(3),
      I2 => p_1_in16_in(4),
      I3 => p_1_in12_in(4),
      O => \t1_g3[34]_i_34_n_0\
    );
\t1_g3[34]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in16_in(1),
      I1 => p_1_in12_in(1),
      I2 => p_1_in16_in(2),
      I3 => p_1_in12_in(2),
      O => \t1_g3[34]_i_35_n_0\
    );
\t1_g3[34]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in4_in(7),
      I1 => p_0_in3_in(7),
      I2 => p_0_in3_in(8),
      I3 => p_1_in4_in(8),
      O => \t1_g3[34]_i_36_n_0\
    );
\t1_g3[34]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in4_in(5),
      I1 => p_0_in3_in(5),
      I2 => p_0_in3_in(6),
      I3 => p_1_in4_in(6),
      O => \t1_g3[34]_i_37_n_0\
    );
\t1_g3[34]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in4_in(3),
      I1 => p_0_in3_in(3),
      I2 => p_0_in3_in(4),
      I3 => p_1_in4_in(4),
      O => \t1_g3[34]_i_38_n_0\
    );
\t1_g3[34]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in4_in(1),
      I1 => p_0_in3_in(1),
      I2 => p_0_in3_in(2),
      I3 => p_1_in4_in(2),
      O => \t1_g3[34]_i_39_n_0\
    );
\t1_g3[34]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in12_in(8),
      I1 => p_1_in16_in(8),
      I2 => \t1_g3_reg[34]_i_20_n_3\,
      O => \t1_g3[34]_i_4_n_0\
    );
\t1_g3[34]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in4_in(7),
      I1 => p_0_in3_in(7),
      I2 => p_1_in4_in(8),
      I3 => p_0_in3_in(8),
      O => \t1_g3[34]_i_40_n_0\
    );
\t1_g3[34]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in4_in(5),
      I1 => p_0_in3_in(5),
      I2 => p_1_in4_in(6),
      I3 => p_0_in3_in(6),
      O => \t1_g3[34]_i_41_n_0\
    );
\t1_g3[34]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in4_in(3),
      I1 => p_0_in3_in(3),
      I2 => p_1_in4_in(4),
      I3 => p_0_in3_in(4),
      O => \t1_g3[34]_i_42_n_0\
    );
\t1_g3[34]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in4_in(1),
      I1 => p_0_in3_in(1),
      I2 => p_1_in4_in(2),
      I3 => p_0_in3_in(2),
      O => \t1_g3[34]_i_43_n_0\
    );
\t1_g3[34]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in12_in(7),
      I1 => p_1_in16_in(7),
      I2 => \t1_g3_reg[34]_i_20_n_3\,
      O => \t1_g3[34]_i_5_n_0\
    );
\t1_g3[34]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in12_in(6),
      I1 => p_1_in16_in(6),
      I2 => \t1_g3_reg[34]_i_20_n_3\,
      O => \t1_g3[34]_i_6_n_0\
    );
\t1_g3[34]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in12_in(5),
      I1 => p_1_in16_in(5),
      I2 => \t1_g3_reg[34]_i_20_n_3\,
      O => \t1_g3[34]_i_7_n_0\
    );
\t1_g3[34]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(8),
      I1 => p_1_in16_in(8),
      O => \t1_g3[34]_i_8_n_0\
    );
\t1_g3[34]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(7),
      I1 => p_1_in16_in(7),
      O => \t1_g3[34]_i_9_n_0\
    );
\t1_g3[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[35]_i_2_n_7\,
      I3 => \t1_g3_reg[35]_i_3_n_7\,
      O => \t1_g3[35]_i_1_n_0\
    );
\t1_g3[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(9),
      I1 => p_1_in16_in(9),
      O => \t1_g3[35]_i_4_n_0\
    );
\t1_g3[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in3_in(9),
      I1 => p_1_in4_in(9),
      O => \t1_g3[35]_i_5_n_0\
    );
\t1_g3[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return0(0),
      I3 => interpolate_G_on_R_stage16_return0(0),
      O => \t1_g3[36]_i_1_n_0\
    );
\t1_g3[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return0(1),
      I3 => interpolate_G_on_R_stage16_return0(1),
      O => \t1_g3[37]_i_1_n_0\
    );
\t1_g3[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return0(2),
      I3 => interpolate_G_on_R_stage16_return0(2),
      O => \t1_g3[38]_i_1_n_0\
    );
\t1_g3[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return0(3),
      I3 => interpolate_G_on_R_stage16_return0(3),
      O => \t1_g3[39]_i_1_n_0\
    );
\t1_g3[39]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in17_in(2),
      I1 => p_1_in18_in(2),
      O => \t1_g3[39]_i_10_n_0\
    );
\t1_g3[39]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in17_in(1),
      I1 => p_1_in18_in(1),
      O => \t1_g3[39]_i_11_n_0\
    );
\t1_g3[39]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in1_in(4),
      I1 => p13(3),
      I2 => interpolate_G_on_R_stage16_return2,
      O => \t1_g3[39]_i_12_n_0\
    );
\t1_g3[39]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in1_in(3),
      I1 => p13(2),
      I2 => interpolate_G_on_R_stage16_return2,
      O => \t1_g3[39]_i_13_n_0\
    );
\t1_g3[39]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in1_in(2),
      I1 => p13(1),
      I2 => interpolate_G_on_R_stage16_return2,
      O => \t1_g3[39]_i_14_n_0\
    );
\t1_g3[39]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in1_in(1),
      I1 => p13(0),
      I2 => interpolate_G_on_R_stage16_return2,
      O => \t1_g3[39]_i_15_n_0\
    );
\t1_g3[39]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(4),
      I1 => p13(3),
      O => \t1_g3[39]_i_16_n_0\
    );
\t1_g3[39]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(3),
      I1 => p13(2),
      O => \t1_g3[39]_i_17_n_0\
    );
\t1_g3[39]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(2),
      I1 => p13(1),
      O => \t1_g3[39]_i_18_n_0\
    );
\t1_g3[39]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(1),
      I1 => p13(0),
      O => \t1_g3[39]_i_19_n_0\
    );
\t1_g3[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in17_in(4),
      I1 => p_1_in18_in(4),
      I2 => interpolate_G_on_R_stage12_return2,
      O => \t1_g3[39]_i_4_n_0\
    );
\t1_g3[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in17_in(3),
      I1 => p_1_in18_in(3),
      I2 => interpolate_G_on_R_stage12_return2,
      O => \t1_g3[39]_i_5_n_0\
    );
\t1_g3[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in17_in(2),
      I1 => p_1_in18_in(2),
      I2 => interpolate_G_on_R_stage12_return2,
      O => \t1_g3[39]_i_6_n_0\
    );
\t1_g3[39]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in17_in(1),
      I1 => p_1_in18_in(1),
      I2 => interpolate_G_on_R_stage12_return2,
      O => \t1_g3[39]_i_7_n_0\
    );
\t1_g3[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in17_in(4),
      I1 => p_1_in18_in(4),
      O => \t1_g3[39]_i_8_n_0\
    );
\t1_g3[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in17_in(3),
      I1 => p_1_in18_in(3),
      O => \t1_g3[39]_i_9_n_0\
    );
\t1_g3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[5]_i_2_n_6\,
      I3 => \t1_g3_reg[5]_i_3_n_6\,
      O => \t1_g3[3]_i_1_n_0\
    );
\t1_g3[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return0(4),
      I3 => interpolate_G_on_R_stage16_return0(4),
      O => \t1_g3[40]_i_1_n_0\
    );
\t1_g3[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return0(5),
      I3 => interpolate_G_on_R_stage16_return0(5),
      O => \t1_g3[41]_i_1_n_0\
    );
\t1_g3[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return0(6),
      I3 => interpolate_G_on_R_stage16_return0(6),
      O => \t1_g3[42]_i_1_n_0\
    );
\t1_g3[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return0(7),
      I3 => interpolate_G_on_R_stage16_return0(7),
      O => \t1_g3[43]_i_1_n_0\
    );
\t1_g3[43]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in17_in(6),
      I1 => p_1_in18_in(6),
      O => \t1_g3[43]_i_10_n_0\
    );
\t1_g3[43]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in17_in(5),
      I1 => p_1_in18_in(5),
      O => \t1_g3[43]_i_11_n_0\
    );
\t1_g3[43]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in1_in(8),
      I1 => p13(7),
      I2 => interpolate_G_on_R_stage16_return2,
      O => \t1_g3[43]_i_12_n_0\
    );
\t1_g3[43]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in1_in(7),
      I1 => p13(6),
      I2 => interpolate_G_on_R_stage16_return2,
      O => \t1_g3[43]_i_13_n_0\
    );
\t1_g3[43]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in1_in(6),
      I1 => p13(5),
      I2 => interpolate_G_on_R_stage16_return2,
      O => \t1_g3[43]_i_14_n_0\
    );
\t1_g3[43]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in1_in(5),
      I1 => p13(4),
      I2 => interpolate_G_on_R_stage16_return2,
      O => \t1_g3[43]_i_15_n_0\
    );
\t1_g3[43]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(8),
      I1 => p13(7),
      O => \t1_g3[43]_i_16_n_0\
    );
\t1_g3[43]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(7),
      I1 => p13(6),
      O => \t1_g3[43]_i_17_n_0\
    );
\t1_g3[43]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(6),
      I1 => p13(5),
      O => \t1_g3[43]_i_18_n_0\
    );
\t1_g3[43]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(5),
      I1 => p13(4),
      O => \t1_g3[43]_i_19_n_0\
    );
\t1_g3[43]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in18_in(9),
      I1 => p_0_in17_in(9),
      O => \t1_g3[43]_i_23_n_0\
    );
\t1_g3[43]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in17_in(9),
      I1 => p_1_in18_in(9),
      O => \t1_g3[43]_i_24_n_0\
    );
\t1_g3[43]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p13(8),
      I1 => p_1_in1_in(9),
      O => \t1_g3[43]_i_26_n_0\
    );
\t1_g3[43]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(9),
      I1 => p13(8),
      O => \t1_g3[43]_i_27_n_0\
    );
\t1_g3[43]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in18_in(7),
      I1 => p_0_in17_in(7),
      I2 => p_0_in17_in(8),
      I3 => p_1_in18_in(8),
      O => \t1_g3[43]_i_28_n_0\
    );
\t1_g3[43]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in18_in(5),
      I1 => p_0_in17_in(5),
      I2 => p_0_in17_in(6),
      I3 => p_1_in18_in(6),
      O => \t1_g3[43]_i_29_n_0\
    );
\t1_g3[43]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in18_in(3),
      I1 => p_0_in17_in(3),
      I2 => p_0_in17_in(4),
      I3 => p_1_in18_in(4),
      O => \t1_g3[43]_i_30_n_0\
    );
\t1_g3[43]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in18_in(1),
      I1 => p_0_in17_in(1),
      I2 => p_0_in17_in(2),
      I3 => p_1_in18_in(2),
      O => \t1_g3[43]_i_31_n_0\
    );
\t1_g3[43]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in18_in(7),
      I1 => p_0_in17_in(7),
      I2 => p_1_in18_in(8),
      I3 => p_0_in17_in(8),
      O => \t1_g3[43]_i_32_n_0\
    );
\t1_g3[43]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in18_in(5),
      I1 => p_0_in17_in(5),
      I2 => p_1_in18_in(6),
      I3 => p_0_in17_in(6),
      O => \t1_g3[43]_i_33_n_0\
    );
\t1_g3[43]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in18_in(3),
      I1 => p_0_in17_in(3),
      I2 => p_1_in18_in(4),
      I3 => p_0_in17_in(4),
      O => \t1_g3[43]_i_34_n_0\
    );
\t1_g3[43]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in18_in(1),
      I1 => p_0_in17_in(1),
      I2 => p_1_in18_in(2),
      I3 => p_0_in17_in(2),
      O => \t1_g3[43]_i_35_n_0\
    );
\t1_g3[43]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p13(6),
      I1 => p_1_in1_in(7),
      I2 => p_1_in1_in(8),
      I3 => p13(7),
      O => \t1_g3[43]_i_36_n_0\
    );
\t1_g3[43]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p13(4),
      I1 => p_1_in1_in(5),
      I2 => p_1_in1_in(6),
      I3 => p13(5),
      O => \t1_g3[43]_i_37_n_0\
    );
\t1_g3[43]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p13(2),
      I1 => p_1_in1_in(3),
      I2 => p_1_in1_in(4),
      I3 => p13(3),
      O => \t1_g3[43]_i_38_n_0\
    );
\t1_g3[43]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p13(0),
      I1 => p_1_in1_in(1),
      I2 => p_1_in1_in(2),
      I3 => p13(1),
      O => \t1_g3[43]_i_39_n_0\
    );
\t1_g3[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in17_in(8),
      I1 => p_1_in18_in(8),
      I2 => interpolate_G_on_R_stage12_return2,
      O => \t1_g3[43]_i_4_n_0\
    );
\t1_g3[43]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p13(6),
      I1 => p_1_in1_in(7),
      I2 => p13(7),
      I3 => p_1_in1_in(8),
      O => \t1_g3[43]_i_40_n_0\
    );
\t1_g3[43]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p13(4),
      I1 => p_1_in1_in(5),
      I2 => p13(5),
      I3 => p_1_in1_in(6),
      O => \t1_g3[43]_i_41_n_0\
    );
\t1_g3[43]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p13(2),
      I1 => p_1_in1_in(3),
      I2 => p13(3),
      I3 => p_1_in1_in(4),
      O => \t1_g3[43]_i_42_n_0\
    );
\t1_g3[43]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p13(0),
      I1 => p_1_in1_in(1),
      I2 => p13(1),
      I3 => p_1_in1_in(2),
      O => \t1_g3[43]_i_43_n_0\
    );
\t1_g3[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in17_in(7),
      I1 => p_1_in18_in(7),
      I2 => interpolate_G_on_R_stage12_return2,
      O => \t1_g3[43]_i_5_n_0\
    );
\t1_g3[43]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in17_in(6),
      I1 => p_1_in18_in(6),
      I2 => interpolate_G_on_R_stage12_return2,
      O => \t1_g3[43]_i_6_n_0\
    );
\t1_g3[43]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in17_in(5),
      I1 => p_1_in18_in(5),
      I2 => interpolate_G_on_R_stage12_return2,
      O => \t1_g3[43]_i_7_n_0\
    );
\t1_g3[43]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in17_in(8),
      I1 => p_1_in18_in(8),
      O => \t1_g3[43]_i_8_n_0\
    );
\t1_g3[43]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in17_in(7),
      I1 => p_1_in18_in(7),
      O => \t1_g3[43]_i_9_n_0\
    );
\t1_g3[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage12_return0(8),
      I3 => interpolate_G_on_R_stage16_return0(8),
      O => \t1_g3[44]_i_1_n_0\
    );
\t1_g3[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in17_in(9),
      I1 => p_1_in18_in(9),
      O => \t1_g3[44]_i_4_n_0\
    );
\t1_g3[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in1_in(9),
      I1 => p13(8),
      O => \t1_g3[44]_i_5_n_0\
    );
\t1_g3[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[5]_i_2_n_5\,
      I3 => \t1_g3_reg[5]_i_3_n_5\,
      O => \t1_g3[4]_i_1_n_0\
    );
\t1_g3[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[5]_i_2_n_4\,
      I3 => \t1_g3_reg[5]_i_3_n_4\,
      O => \t1_g3[5]_i_1_n_0\
    );
\t1_g3[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g3[5]_i_6_n_0\,
      I1 => \t1_g3[5]_i_21_n_0\,
      I2 => p_1_in16_in(6),
      I3 => p_1_in12_in(5),
      I4 => p_1_in18_in(5),
      I5 => p_0_in17_in(5),
      O => \t1_g3[5]_i_10_n_0\
    );
\t1_g3[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g3[5]_i_7_n_0\,
      I1 => \t1_g3[5]_i_22_n_0\,
      I2 => p_1_in16_in(5),
      I3 => p_1_in12_in(4),
      I4 => p_1_in18_in(4),
      I5 => p_0_in17_in(4),
      O => \t1_g3[5]_i_11_n_0\
    );
\t1_g3[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in4_in(7),
      I1 => \t1_g3[5]_i_24_n_0\,
      I2 => p_1_in1_in(6),
      I3 => p13(5),
      I4 => p_0_in3_in(6),
      O => \t1_g3[5]_i_12_n_0\
    );
\t1_g3[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in4_in(6),
      I1 => \t1_g3[5]_i_25_n_0\,
      I2 => p_1_in1_in(5),
      I3 => p13(4),
      I4 => p_0_in3_in(5),
      O => \t1_g3[5]_i_13_n_0\
    );
\t1_g3[5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in4_in(5),
      I1 => \t1_g3[5]_i_26_n_0\,
      I2 => p_1_in1_in(4),
      I3 => p13(3),
      I4 => p_0_in3_in(4),
      O => \t1_g3[5]_i_14_n_0\
    );
\t1_g3[5]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in4_in(4),
      I1 => \t1_g3[5]_i_27_n_0\,
      I2 => p_1_in1_in(3),
      I3 => p13(2),
      I4 => p_0_in3_in(3),
      O => \t1_g3[5]_i_15_n_0\
    );
\t1_g3[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g3[5]_i_12_n_0\,
      I1 => \t1_g3[8]_i_16_n_0\,
      I2 => p_1_in4_in(8),
      I3 => p_0_in3_in(7),
      I4 => p13(6),
      I5 => p_1_in1_in(7),
      O => \t1_g3[5]_i_16_n_0\
    );
\t1_g3[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g3[5]_i_13_n_0\,
      I1 => \t1_g3[5]_i_24_n_0\,
      I2 => p_1_in4_in(7),
      I3 => p_0_in3_in(6),
      I4 => p13(5),
      I5 => p_1_in1_in(6),
      O => \t1_g3[5]_i_17_n_0\
    );
\t1_g3[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g3[5]_i_14_n_0\,
      I1 => \t1_g3[5]_i_25_n_0\,
      I2 => p_1_in4_in(6),
      I3 => p_0_in3_in(5),
      I4 => p13(4),
      I5 => p_1_in1_in(5),
      O => \t1_g3[5]_i_18_n_0\
    );
\t1_g3[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g3[5]_i_15_n_0\,
      I1 => \t1_g3[5]_i_26_n_0\,
      I2 => p_1_in4_in(5),
      I3 => p_0_in3_in(4),
      I4 => p13(3),
      I5 => p_1_in1_in(4),
      O => \t1_g3[5]_i_19_n_0\
    );
\t1_g3[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in17_in(7),
      I1 => p_1_in12_in(7),
      I2 => p_1_in18_in(7),
      O => \t1_g3[5]_i_20_n_0\
    );
\t1_g3[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in17_in(6),
      I1 => p_1_in12_in(6),
      I2 => p_1_in18_in(6),
      O => \t1_g3[5]_i_21_n_0\
    );
\t1_g3[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in17_in(5),
      I1 => p_1_in12_in(5),
      I2 => p_1_in18_in(5),
      O => \t1_g3[5]_i_22_n_0\
    );
\t1_g3[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in17_in(4),
      I1 => p_1_in12_in(4),
      I2 => p_1_in18_in(4),
      O => \t1_g3[5]_i_23_n_0\
    );
\t1_g3[5]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in1_in(7),
      I1 => p_0_in3_in(7),
      I2 => p13(6),
      O => \t1_g3[5]_i_24_n_0\
    );
\t1_g3[5]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in1_in(6),
      I1 => p_0_in3_in(6),
      I2 => p13(5),
      O => \t1_g3[5]_i_25_n_0\
    );
\t1_g3[5]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in1_in(5),
      I1 => p_0_in3_in(5),
      I2 => p13(4),
      O => \t1_g3[5]_i_26_n_0\
    );
\t1_g3[5]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in1_in(4),
      I1 => p_0_in3_in(4),
      I2 => p13(3),
      O => \t1_g3[5]_i_27_n_0\
    );
\t1_g3[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in16_in(7),
      I1 => \t1_g3[5]_i_20_n_0\,
      I2 => p_0_in17_in(6),
      I3 => p_1_in18_in(6),
      I4 => p_1_in12_in(6),
      O => \t1_g3[5]_i_4_n_0\
    );
\t1_g3[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in16_in(6),
      I1 => \t1_g3[5]_i_21_n_0\,
      I2 => p_0_in17_in(5),
      I3 => p_1_in18_in(5),
      I4 => p_1_in12_in(5),
      O => \t1_g3[5]_i_5_n_0\
    );
\t1_g3[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in16_in(5),
      I1 => \t1_g3[5]_i_22_n_0\,
      I2 => p_0_in17_in(4),
      I3 => p_1_in18_in(4),
      I4 => p_1_in12_in(4),
      O => \t1_g3[5]_i_6_n_0\
    );
\t1_g3[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in16_in(4),
      I1 => \t1_g3[5]_i_23_n_0\,
      I2 => p_0_in17_in(3),
      I3 => p_1_in18_in(3),
      I4 => p_1_in12_in(3),
      O => \t1_g3[5]_i_7_n_0\
    );
\t1_g3[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g3[5]_i_4_n_0\,
      I1 => \t1_g3[8]_i_13_n_0\,
      I2 => p_1_in16_in(8),
      I3 => p_1_in12_in(7),
      I4 => p_1_in18_in(7),
      I5 => p_0_in17_in(7),
      O => \t1_g3[5]_i_8_n_0\
    );
\t1_g3[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g3[5]_i_5_n_0\,
      I1 => \t1_g3[5]_i_20_n_0\,
      I2 => p_1_in16_in(7),
      I3 => p_1_in12_in(6),
      I4 => p_1_in18_in(6),
      I5 => p_0_in17_in(6),
      O => \t1_g3[5]_i_9_n_0\
    );
\t1_g3[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[8]_i_2_n_7\,
      I3 => \t1_g3_reg[8]_i_3_n_7\,
      O => \t1_g3[6]_i_1_n_0\
    );
\t1_g3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[8]_i_2_n_6\,
      I3 => \t1_g3_reg[8]_i_3_n_6\,
      O => \t1_g3[7]_i_1_n_0\
    );
\t1_g3[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[8]_i_2_n_1\,
      I3 => \t1_g3_reg[8]_i_3_n_1\,
      O => \t1_g3[8]_i_1_n_0\
    );
\t1_g3[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \t1_g3[8]_i_17_n_0\,
      I1 => p_1_in4_in(9),
      I2 => p_1_in1_in(9),
      I3 => p13(8),
      I4 => p_0_in3_in(9),
      O => \t1_g3[8]_i_10_n_0\
    );
\t1_g3[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g3[8]_i_9_n_0\,
      I1 => \t1_g3[8]_i_15_n_0\,
      I2 => p_1_in4_in(9),
      I3 => p_0_in3_in(8),
      I4 => p13(7),
      I5 => p_1_in1_in(8),
      O => \t1_g3[8]_i_11_n_0\
    );
\t1_g3[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in17_in(9),
      I1 => p_1_in12_in(9),
      I2 => p_1_in18_in(9),
      O => \t1_g3[8]_i_12_n_0\
    );
\t1_g3[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in17_in(8),
      I1 => p_1_in12_in(8),
      I2 => p_1_in18_in(8),
      O => \t1_g3[8]_i_13_n_0\
    );
\t1_g3[8]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_1_in12_in(8),
      I1 => p_1_in18_in(8),
      I2 => p_0_in17_in(8),
      O => \t1_g3[8]_i_14_n_0\
    );
\t1_g3[8]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in1_in(9),
      I1 => p_0_in3_in(9),
      I2 => p13(8),
      O => \t1_g3[8]_i_15_n_0\
    );
\t1_g3[8]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in1_in(8),
      I1 => p_0_in3_in(8),
      I2 => p13(7),
      O => \t1_g3[8]_i_16_n_0\
    );
\t1_g3[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in3_in(8),
      I1 => p13(7),
      I2 => p_1_in1_in(8),
      O => \t1_g3[8]_i_17_n_0\
    );
\t1_g3[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in16_in(9),
      I1 => \t1_g3[8]_i_12_n_0\,
      I2 => p_0_in17_in(8),
      I3 => p_1_in18_in(8),
      I4 => p_1_in12_in(8),
      O => \t1_g3[8]_i_4_n_0\
    );
\t1_g3[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in16_in(8),
      I1 => \t1_g3[8]_i_13_n_0\,
      I2 => p_0_in17_in(7),
      I3 => p_1_in18_in(7),
      I4 => p_1_in12_in(7),
      O => \t1_g3[8]_i_5_n_0\
    );
\t1_g3[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \t1_g3[8]_i_14_n_0\,
      I1 => p_1_in16_in(9),
      I2 => p_0_in17_in(9),
      I3 => p_1_in18_in(9),
      I4 => p_1_in12_in(9),
      O => \t1_g3[8]_i_6_n_0\
    );
\t1_g3[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g3[8]_i_5_n_0\,
      I1 => \t1_g3[8]_i_12_n_0\,
      I2 => p_1_in16_in(9),
      I3 => p_1_in12_in(8),
      I4 => p_1_in18_in(8),
      I5 => p_0_in17_in(8),
      O => \t1_g3[8]_i_7_n_0\
    );
\t1_g3[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in4_in(9),
      I1 => \t1_g3[8]_i_15_n_0\,
      I2 => p_1_in1_in(8),
      I3 => p13(7),
      I4 => p_0_in3_in(8),
      O => \t1_g3[8]_i_8_n_0\
    );
\t1_g3[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in4_in(8),
      I1 => \t1_g3[8]_i_16_n_0\,
      I2 => p_1_in1_in(7),
      I3 => p13(6),
      I4 => p_0_in3_in(7),
      O => \t1_g3[8]_i_9_n_0\
    );
\t1_g3[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g3_reg[10]_i_2_n_5\,
      I3 => \t1_g3_reg[10]_i_3_n_5\,
      O => \t1_g3[9]_i_1_n_0\
    );
\t1_g3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[0]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[0]\
    );
\t1_g3_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[10]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[10]\
    );
\t1_g3_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g3_reg[10]_i_2_n_0\,
      CO(2) => \t1_g3_reg[10]_i_2_n_1\,
      CO(1) => \t1_g3_reg[10]_i_2_n_2\,
      CO(0) => \t1_g3_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in16_in(3 downto 1),
      DI(0) => '0',
      O(3) => \t1_g3_reg[10]_i_2_n_4\,
      O(2) => \t1_g3_reg[10]_i_2_n_5\,
      O(1 downto 0) => \NLW_t1_g3_reg[10]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g3[10]_i_4_n_0\,
      S(2) => \t1_g3[10]_i_5_n_0\,
      S(1) => \t1_g3[10]_i_6_n_0\,
      S(0) => '0'
    );
\t1_g3_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g3_reg[10]_i_3_n_0\,
      CO(2) => \t1_g3_reg[10]_i_3_n_1\,
      CO(1) => \t1_g3_reg[10]_i_3_n_2\,
      CO(0) => \t1_g3_reg[10]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in4_in(3 downto 1),
      DI(0) => '0',
      O(3) => \t1_g3_reg[10]_i_3_n_4\,
      O(2) => \t1_g3_reg[10]_i_3_n_5\,
      O(1 downto 0) => \NLW_t1_g3_reg[10]_i_3_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g3[10]_i_7_n_0\,
      S(2) => \t1_g3[10]_i_8_n_0\,
      S(1) => \t1_g3[10]_i_9_n_0\,
      S(0) => '0'
    );
\t1_g3_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[11]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[11]\
    );
\t1_g3_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[12]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[12]\
    );
\t1_g3_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[13]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[13]\
    );
\t1_g3_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[14]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[14]\
    );
\t1_g3_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[10]_i_2_n_0\,
      CO(3) => \t1_g3_reg[14]_i_2_n_0\,
      CO(2) => \t1_g3_reg[14]_i_2_n_1\,
      CO(1) => \t1_g3_reg[14]_i_2_n_2\,
      CO(0) => \t1_g3_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in16_in(7 downto 4),
      O(3) => \t1_g3_reg[14]_i_2_n_4\,
      O(2) => \t1_g3_reg[14]_i_2_n_5\,
      O(1) => \t1_g3_reg[14]_i_2_n_6\,
      O(0) => \t1_g3_reg[14]_i_2_n_7\,
      S(3) => \t1_g3[14]_i_4_n_0\,
      S(2) => \t1_g3[14]_i_5_n_0\,
      S(1) => \t1_g3[14]_i_6_n_0\,
      S(0) => \t1_g3[14]_i_7_n_0\
    );
\t1_g3_reg[14]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[10]_i_3_n_0\,
      CO(3) => \t1_g3_reg[14]_i_3_n_0\,
      CO(2) => \t1_g3_reg[14]_i_3_n_1\,
      CO(1) => \t1_g3_reg[14]_i_3_n_2\,
      CO(0) => \t1_g3_reg[14]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in4_in(7 downto 4),
      O(3) => \t1_g3_reg[14]_i_3_n_4\,
      O(2) => \t1_g3_reg[14]_i_3_n_5\,
      O(1) => \t1_g3_reg[14]_i_3_n_6\,
      O(0) => \t1_g3_reg[14]_i_3_n_7\,
      S(3) => \t1_g3[14]_i_8_n_0\,
      S(2) => \t1_g3[14]_i_9_n_0\,
      S(1) => \t1_g3[14]_i_10_n_0\,
      S(0) => \t1_g3[14]_i_11_n_0\
    );
\t1_g3_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[15]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[15]\
    );
\t1_g3_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[16]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[16]\
    );
\t1_g3_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[17]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[17]\
    );
\t1_g3_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[14]_i_2_n_0\,
      CO(3) => \NLW_t1_g3_reg[17]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \t1_g3_reg[17]_i_2_n_1\,
      CO(1) => \NLW_t1_g3_reg[17]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \t1_g3_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in16_in(9 downto 8),
      O(3 downto 2) => \NLW_t1_g3_reg[17]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g3_reg[17]_i_2_n_6\,
      O(0) => \t1_g3_reg[17]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g3[17]_i_4_n_0\,
      S(0) => \t1_g3[17]_i_5_n_0\
    );
\t1_g3_reg[17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[14]_i_3_n_0\,
      CO(3) => \NLW_t1_g3_reg[17]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \t1_g3_reg[17]_i_3_n_1\,
      CO(1) => \NLW_t1_g3_reg[17]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \t1_g3_reg[17]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in4_in(9 downto 8),
      O(3 downto 2) => \NLW_t1_g3_reg[17]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g3_reg[17]_i_3_n_6\,
      O(0) => \t1_g3_reg[17]_i_3_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g3[17]_i_6_n_0\,
      S(0) => \t1_g3[17]_i_7_n_0\
    );
\t1_g3_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[18]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[18]\
    );
\t1_g3_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[19]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[19]\
    );
\t1_g3_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g3_reg[19]_i_2_n_0\,
      CO(2) => \t1_g3_reg[19]_i_2_n_1\,
      CO(1) => \t1_g3_reg[19]_i_2_n_2\,
      CO(0) => \t1_g3_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in18_in(3 downto 1),
      DI(0) => '0',
      O(3 downto 2) => interpolate_G_on_R_stage12_return019_out(3 downto 2),
      O(1 downto 0) => \NLW_t1_g3_reg[19]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g3[19]_i_4_n_0\,
      S(2) => \t1_g3[19]_i_5_n_0\,
      S(1) => \t1_g3[19]_i_6_n_0\,
      S(0) => '0'
    );
\t1_g3_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g3_reg[19]_i_3_n_0\,
      CO(2) => \t1_g3_reg[19]_i_3_n_1\,
      CO(1) => \t1_g3_reg[19]_i_3_n_2\,
      CO(0) => \t1_g3_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p13(2 downto 0),
      DI(0) => '0',
      O(3 downto 2) => interpolate_G_on_R_stage16_return06_out(3 downto 2),
      O(1 downto 0) => \NLW_t1_g3_reg[19]_i_3_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g3[19]_i_7_n_0\,
      S(2) => \t1_g3[19]_i_8_n_0\,
      S(1) => \t1_g3[19]_i_9_n_0\,
      S(0) => '0'
    );
\t1_g3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[1]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[1]\
    );
\t1_g3_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g3_reg[1]_i_2_n_0\,
      CO(2) => \t1_g3_reg[1]_i_2_n_1\,
      CO(1) => \t1_g3_reg[1]_i_2_n_2\,
      CO(0) => \t1_g3_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g3[1]_i_4_n_0\,
      DI(2) => \t1_g3[1]_i_5_n_0\,
      DI(1) => \t1_g3[1]_i_6_n_0\,
      DI(0) => p_1_in16_in(1),
      O(3) => \t1_g3_reg[1]_i_2_n_4\,
      O(2) => \t1_g3_reg[1]_i_2_n_5\,
      O(1 downto 0) => \NLW_t1_g3_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g3[1]_i_7_n_0\,
      S(2) => \t1_g3[1]_i_8_n_0\,
      S(1) => \t1_g3[1]_i_9_n_0\,
      S(0) => \t1_g3[1]_i_10_n_0\
    );
\t1_g3_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g3_reg[1]_i_3_n_0\,
      CO(2) => \t1_g3_reg[1]_i_3_n_1\,
      CO(1) => \t1_g3_reg[1]_i_3_n_2\,
      CO(0) => \t1_g3_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g3[1]_i_11_n_0\,
      DI(2) => \t1_g3[1]_i_12_n_0\,
      DI(1) => \t1_g3[1]_i_13_n_0\,
      DI(0) => p_1_in4_in(1),
      O(3) => \t1_g3_reg[1]_i_3_n_4\,
      O(2) => \t1_g3_reg[1]_i_3_n_5\,
      O(1 downto 0) => \NLW_t1_g3_reg[1]_i_3_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g3[1]_i_14_n_0\,
      S(2) => \t1_g3[1]_i_15_n_0\,
      S(1) => \t1_g3[1]_i_16_n_0\,
      S(0) => \t1_g3[1]_i_17_n_0\
    );
\t1_g3_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[20]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[20]\
    );
\t1_g3_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[21]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[21]\
    );
\t1_g3_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[22]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[22]\
    );
\t1_g3_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[23]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[23]\
    );
\t1_g3_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[19]_i_2_n_0\,
      CO(3) => \t1_g3_reg[23]_i_2_n_0\,
      CO(2) => \t1_g3_reg[23]_i_2_n_1\,
      CO(1) => \t1_g3_reg[23]_i_2_n_2\,
      CO(0) => \t1_g3_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in18_in(7 downto 4),
      O(3 downto 0) => interpolate_G_on_R_stage12_return019_out(7 downto 4),
      S(3) => \t1_g3[23]_i_4_n_0\,
      S(2) => \t1_g3[23]_i_5_n_0\,
      S(1) => \t1_g3[23]_i_6_n_0\,
      S(0) => \t1_g3[23]_i_7_n_0\
    );
\t1_g3_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[19]_i_3_n_0\,
      CO(3) => \t1_g3_reg[23]_i_3_n_0\,
      CO(2) => \t1_g3_reg[23]_i_3_n_1\,
      CO(1) => \t1_g3_reg[23]_i_3_n_2\,
      CO(0) => \t1_g3_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p13(6 downto 3),
      O(3 downto 0) => interpolate_G_on_R_stage16_return06_out(7 downto 4),
      S(3) => \t1_g3[23]_i_8_n_0\,
      S(2) => \t1_g3[23]_i_9_n_0\,
      S(1) => \t1_g3[23]_i_10_n_0\,
      S(0) => \t1_g3[23]_i_11_n_0\
    );
\t1_g3_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[24]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[24]\
    );
\t1_g3_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[25]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[25]\
    );
\t1_g3_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[26]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[26]\
    );
\t1_g3_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[23]_i_2_n_0\,
      CO(3) => \NLW_t1_g3_reg[26]_i_2_CO_UNCONNECTED\(3),
      CO(2) => interpolate_G_on_R_stage12_return019_out(10),
      CO(1) => \NLW_t1_g3_reg[26]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \t1_g3_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in18_in(9 downto 8),
      O(3 downto 2) => \NLW_t1_g3_reg[26]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => interpolate_G_on_R_stage12_return019_out(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \t1_g3[26]_i_4_n_0\,
      S(0) => \t1_g3[26]_i_5_n_0\
    );
\t1_g3_reg[26]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[23]_i_3_n_0\,
      CO(3) => \NLW_t1_g3_reg[26]_i_3_CO_UNCONNECTED\(3),
      CO(2) => interpolate_G_on_R_stage16_return06_out(10),
      CO(1) => \NLW_t1_g3_reg[26]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \t1_g3_reg[26]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p13(8 downto 7),
      O(3 downto 2) => \NLW_t1_g3_reg[26]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => interpolate_G_on_R_stage16_return06_out(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \t1_g3[26]_i_6_n_0\,
      S(0) => \t1_g3[26]_i_7_n_0\
    );
\t1_g3_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[27]_i_1_n_0\,
      Q => p_1_in3_in(0)
    );
\t1_g3_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[28]_i_1_n_0\,
      Q => p_1_in3_in(1)
    );
\t1_g3_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[29]_i_1_n_0\,
      Q => p_1_in3_in(2)
    );
\t1_g3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[2]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[2]\
    );
\t1_g3_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[30]_i_1_n_0\,
      Q => p_1_in3_in(3)
    );
\t1_g3_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g3_reg[30]_i_2_n_0\,
      CO(2) => \t1_g3_reg[30]_i_2_n_1\,
      CO(1) => \t1_g3_reg[30]_i_2_n_2\,
      CO(0) => \t1_g3_reg[30]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g3[30]_i_4_n_0\,
      DI(2) => \t1_g3[30]_i_5_n_0\,
      DI(1) => \t1_g3[30]_i_6_n_0\,
      DI(0) => \t1_g3[30]_i_7_n_0\,
      O(3) => \t1_g3_reg[30]_i_2_n_4\,
      O(2) => \t1_g3_reg[30]_i_2_n_5\,
      O(1) => \t1_g3_reg[30]_i_2_n_6\,
      O(0) => \t1_g3_reg[30]_i_2_n_7\,
      S(3) => \t1_g3[30]_i_8_n_0\,
      S(2) => \t1_g3[30]_i_9_n_0\,
      S(1) => \t1_g3[30]_i_10_n_0\,
      S(0) => \t1_g3[30]_i_11_n_0\
    );
\t1_g3_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g3_reg[30]_i_3_n_0\,
      CO(2) => \t1_g3_reg[30]_i_3_n_1\,
      CO(1) => \t1_g3_reg[30]_i_3_n_2\,
      CO(0) => \t1_g3_reg[30]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g3[30]_i_12_n_0\,
      DI(2) => \t1_g3[30]_i_13_n_0\,
      DI(1) => \t1_g3[30]_i_14_n_0\,
      DI(0) => \t1_g3[30]_i_15_n_0\,
      O(3) => \t1_g3_reg[30]_i_3_n_4\,
      O(2) => \t1_g3_reg[30]_i_3_n_5\,
      O(1) => \t1_g3_reg[30]_i_3_n_6\,
      O(0) => \t1_g3_reg[30]_i_3_n_7\,
      S(3) => \t1_g3[30]_i_16_n_0\,
      S(2) => \t1_g3[30]_i_17_n_0\,
      S(1) => \t1_g3[30]_i_18_n_0\,
      S(0) => \t1_g3[30]_i_19_n_0\
    );
\t1_g3_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[31]_i_1_n_0\,
      Q => p_1_in3_in(4)
    );
\t1_g3_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[32]_i_1_n_0\,
      Q => p_1_in3_in(5)
    );
\t1_g3_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[33]_i_1_n_0\,
      Q => p_1_in3_in(6)
    );
\t1_g3_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[34]_i_1_n_0\,
      Q => p_1_in3_in(7)
    );
\t1_g3_reg[34]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[30]_i_2_n_0\,
      CO(3) => \t1_g3_reg[34]_i_2_n_0\,
      CO(2) => \t1_g3_reg[34]_i_2_n_1\,
      CO(1) => \t1_g3_reg[34]_i_2_n_2\,
      CO(0) => \t1_g3_reg[34]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g3[34]_i_4_n_0\,
      DI(2) => \t1_g3[34]_i_5_n_0\,
      DI(1) => \t1_g3[34]_i_6_n_0\,
      DI(0) => \t1_g3[34]_i_7_n_0\,
      O(3) => \t1_g3_reg[34]_i_2_n_4\,
      O(2) => \t1_g3_reg[34]_i_2_n_5\,
      O(1) => \t1_g3_reg[34]_i_2_n_6\,
      O(0) => \t1_g3_reg[34]_i_2_n_7\,
      S(3) => \t1_g3[34]_i_8_n_0\,
      S(2) => \t1_g3[34]_i_9_n_0\,
      S(1) => \t1_g3[34]_i_10_n_0\,
      S(0) => \t1_g3[34]_i_11_n_0\
    );
\t1_g3_reg[34]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[34]_i_22_n_0\,
      CO(3 downto 1) => \NLW_t1_g3_reg[34]_i_20_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t1_g3_reg[34]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g3[34]_i_23_n_0\,
      O(3 downto 0) => \NLW_t1_g3_reg[34]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g3[34]_i_24_n_0\
    );
\t1_g3_reg[34]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[34]_i_25_n_0\,
      CO(3 downto 1) => \NLW_t1_g3_reg[34]_i_21_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t1_g3_reg[34]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g3[34]_i_26_n_0\,
      O(3 downto 0) => \NLW_t1_g3_reg[34]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g3[34]_i_27_n_0\
    );
\t1_g3_reg[34]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g3_reg[34]_i_22_n_0\,
      CO(2) => \t1_g3_reg[34]_i_22_n_1\,
      CO(1) => \t1_g3_reg[34]_i_22_n_2\,
      CO(0) => \t1_g3_reg[34]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g3[34]_i_28_n_0\,
      DI(2) => \t1_g3[34]_i_29_n_0\,
      DI(1) => \t1_g3[34]_i_30_n_0\,
      DI(0) => \t1_g3[34]_i_31_n_0\,
      O(3 downto 0) => \NLW_t1_g3_reg[34]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g3[34]_i_32_n_0\,
      S(2) => \t1_g3[34]_i_33_n_0\,
      S(1) => \t1_g3[34]_i_34_n_0\,
      S(0) => \t1_g3[34]_i_35_n_0\
    );
\t1_g3_reg[34]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g3_reg[34]_i_25_n_0\,
      CO(2) => \t1_g3_reg[34]_i_25_n_1\,
      CO(1) => \t1_g3_reg[34]_i_25_n_2\,
      CO(0) => \t1_g3_reg[34]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g3[34]_i_36_n_0\,
      DI(2) => \t1_g3[34]_i_37_n_0\,
      DI(1) => \t1_g3[34]_i_38_n_0\,
      DI(0) => \t1_g3[34]_i_39_n_0\,
      O(3 downto 0) => \NLW_t1_g3_reg[34]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g3[34]_i_40_n_0\,
      S(2) => \t1_g3[34]_i_41_n_0\,
      S(1) => \t1_g3[34]_i_42_n_0\,
      S(0) => \t1_g3[34]_i_43_n_0\
    );
\t1_g3_reg[34]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[30]_i_3_n_0\,
      CO(3) => \t1_g3_reg[34]_i_3_n_0\,
      CO(2) => \t1_g3_reg[34]_i_3_n_1\,
      CO(1) => \t1_g3_reg[34]_i_3_n_2\,
      CO(0) => \t1_g3_reg[34]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g3[34]_i_12_n_0\,
      DI(2) => \t1_g3[34]_i_13_n_0\,
      DI(1) => \t1_g3[34]_i_14_n_0\,
      DI(0) => \t1_g3[34]_i_15_n_0\,
      O(3) => \t1_g3_reg[34]_i_3_n_4\,
      O(2) => \t1_g3_reg[34]_i_3_n_5\,
      O(1) => \t1_g3_reg[34]_i_3_n_6\,
      O(0) => \t1_g3_reg[34]_i_3_n_7\,
      S(3) => \t1_g3[34]_i_16_n_0\,
      S(2) => \t1_g3[34]_i_17_n_0\,
      S(1) => \t1_g3[34]_i_18_n_0\,
      S(0) => \t1_g3[34]_i_19_n_0\
    );
\t1_g3_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[35]_i_1_n_0\,
      Q => p_1_in3_in(8)
    );
\t1_g3_reg[35]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[34]_i_2_n_0\,
      CO(3 downto 0) => \NLW_t1_g3_reg[35]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g3_reg[35]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \t1_g3_reg[35]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \t1_g3[35]_i_4_n_0\
    );
\t1_g3_reg[35]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[34]_i_3_n_0\,
      CO(3 downto 0) => \NLW_t1_g3_reg[35]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g3_reg[35]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \t1_g3_reg[35]_i_3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \t1_g3[35]_i_5_n_0\
    );
\t1_g3_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[36]_i_1_n_0\,
      Q => p_0_in2_in(0)
    );
\t1_g3_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[37]_i_1_n_0\,
      Q => p_0_in2_in(1)
    );
\t1_g3_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[38]_i_1_n_0\,
      Q => p_0_in2_in(2)
    );
\t1_g3_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[39]_i_1_n_0\,
      Q => p_0_in2_in(3)
    );
\t1_g3_reg[39]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g3_reg[39]_i_2_n_0\,
      CO(2) => \t1_g3_reg[39]_i_2_n_1\,
      CO(1) => \t1_g3_reg[39]_i_2_n_2\,
      CO(0) => \t1_g3_reg[39]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g3[39]_i_4_n_0\,
      DI(2) => \t1_g3[39]_i_5_n_0\,
      DI(1) => \t1_g3[39]_i_6_n_0\,
      DI(0) => \t1_g3[39]_i_7_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage12_return0(3 downto 0),
      S(3) => \t1_g3[39]_i_8_n_0\,
      S(2) => \t1_g3[39]_i_9_n_0\,
      S(1) => \t1_g3[39]_i_10_n_0\,
      S(0) => \t1_g3[39]_i_11_n_0\
    );
\t1_g3_reg[39]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g3_reg[39]_i_3_n_0\,
      CO(2) => \t1_g3_reg[39]_i_3_n_1\,
      CO(1) => \t1_g3_reg[39]_i_3_n_2\,
      CO(0) => \t1_g3_reg[39]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g3[39]_i_12_n_0\,
      DI(2) => \t1_g3[39]_i_13_n_0\,
      DI(1) => \t1_g3[39]_i_14_n_0\,
      DI(0) => \t1_g3[39]_i_15_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage16_return0(3 downto 0),
      S(3) => \t1_g3[39]_i_16_n_0\,
      S(2) => \t1_g3[39]_i_17_n_0\,
      S(1) => \t1_g3[39]_i_18_n_0\,
      S(0) => \t1_g3[39]_i_19_n_0\
    );
\t1_g3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[3]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[3]\
    );
\t1_g3_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[40]_i_1_n_0\,
      Q => p_0_in2_in(4)
    );
\t1_g3_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[41]_i_1_n_0\,
      Q => p_0_in2_in(5)
    );
\t1_g3_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[42]_i_1_n_0\,
      Q => p_0_in2_in(6)
    );
\t1_g3_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[43]_i_1_n_0\,
      Q => p_0_in2_in(7)
    );
\t1_g3_reg[43]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[39]_i_2_n_0\,
      CO(3) => \t1_g3_reg[43]_i_2_n_0\,
      CO(2) => \t1_g3_reg[43]_i_2_n_1\,
      CO(1) => \t1_g3_reg[43]_i_2_n_2\,
      CO(0) => \t1_g3_reg[43]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g3[43]_i_4_n_0\,
      DI(2) => \t1_g3[43]_i_5_n_0\,
      DI(1) => \t1_g3[43]_i_6_n_0\,
      DI(0) => \t1_g3[43]_i_7_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage12_return0(7 downto 4),
      S(3) => \t1_g3[43]_i_8_n_0\,
      S(2) => \t1_g3[43]_i_9_n_0\,
      S(1) => \t1_g3[43]_i_10_n_0\,
      S(0) => \t1_g3[43]_i_11_n_0\
    );
\t1_g3_reg[43]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[43]_i_22_n_0\,
      CO(3 downto 1) => \NLW_t1_g3_reg[43]_i_20_CO_UNCONNECTED\(3 downto 1),
      CO(0) => interpolate_G_on_R_stage12_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g3[43]_i_23_n_0\,
      O(3 downto 0) => \NLW_t1_g3_reg[43]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g3[43]_i_24_n_0\
    );
\t1_g3_reg[43]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[43]_i_25_n_0\,
      CO(3 downto 1) => \NLW_t1_g3_reg[43]_i_21_CO_UNCONNECTED\(3 downto 1),
      CO(0) => interpolate_G_on_R_stage16_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g3[43]_i_26_n_0\,
      O(3 downto 0) => \NLW_t1_g3_reg[43]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g3[43]_i_27_n_0\
    );
\t1_g3_reg[43]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g3_reg[43]_i_22_n_0\,
      CO(2) => \t1_g3_reg[43]_i_22_n_1\,
      CO(1) => \t1_g3_reg[43]_i_22_n_2\,
      CO(0) => \t1_g3_reg[43]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g3[43]_i_28_n_0\,
      DI(2) => \t1_g3[43]_i_29_n_0\,
      DI(1) => \t1_g3[43]_i_30_n_0\,
      DI(0) => \t1_g3[43]_i_31_n_0\,
      O(3 downto 0) => \NLW_t1_g3_reg[43]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g3[43]_i_32_n_0\,
      S(2) => \t1_g3[43]_i_33_n_0\,
      S(1) => \t1_g3[43]_i_34_n_0\,
      S(0) => \t1_g3[43]_i_35_n_0\
    );
\t1_g3_reg[43]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g3_reg[43]_i_25_n_0\,
      CO(2) => \t1_g3_reg[43]_i_25_n_1\,
      CO(1) => \t1_g3_reg[43]_i_25_n_2\,
      CO(0) => \t1_g3_reg[43]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g3[43]_i_36_n_0\,
      DI(2) => \t1_g3[43]_i_37_n_0\,
      DI(1) => \t1_g3[43]_i_38_n_0\,
      DI(0) => \t1_g3[43]_i_39_n_0\,
      O(3 downto 0) => \NLW_t1_g3_reg[43]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g3[43]_i_40_n_0\,
      S(2) => \t1_g3[43]_i_41_n_0\,
      S(1) => \t1_g3[43]_i_42_n_0\,
      S(0) => \t1_g3[43]_i_43_n_0\
    );
\t1_g3_reg[43]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[39]_i_3_n_0\,
      CO(3) => \t1_g3_reg[43]_i_3_n_0\,
      CO(2) => \t1_g3_reg[43]_i_3_n_1\,
      CO(1) => \t1_g3_reg[43]_i_3_n_2\,
      CO(0) => \t1_g3_reg[43]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g3[43]_i_12_n_0\,
      DI(2) => \t1_g3[43]_i_13_n_0\,
      DI(1) => \t1_g3[43]_i_14_n_0\,
      DI(0) => \t1_g3[43]_i_15_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage16_return0(7 downto 4),
      S(3) => \t1_g3[43]_i_16_n_0\,
      S(2) => \t1_g3[43]_i_17_n_0\,
      S(1) => \t1_g3[43]_i_18_n_0\,
      S(0) => \t1_g3[43]_i_19_n_0\
    );
\t1_g3_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g3[44]_i_1_n_0\,
      Q => p_0_in2_in(8)
    );
\t1_g3_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[43]_i_2_n_0\,
      CO(3 downto 0) => \NLW_t1_g3_reg[44]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g3_reg[44]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => interpolate_G_on_R_stage12_return0(8),
      S(3 downto 1) => B"000",
      S(0) => \t1_g3[44]_i_4_n_0\
    );
\t1_g3_reg[44]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[43]_i_3_n_0\,
      CO(3 downto 0) => \NLW_t1_g3_reg[44]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g3_reg[44]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => interpolate_G_on_R_stage16_return0(8),
      S(3 downto 1) => B"000",
      S(0) => \t1_g3[44]_i_5_n_0\
    );
\t1_g3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[4]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[4]\
    );
\t1_g3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[5]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[5]\
    );
\t1_g3_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[1]_i_2_n_0\,
      CO(3) => \t1_g3_reg[5]_i_2_n_0\,
      CO(2) => \t1_g3_reg[5]_i_2_n_1\,
      CO(1) => \t1_g3_reg[5]_i_2_n_2\,
      CO(0) => \t1_g3_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g3[5]_i_4_n_0\,
      DI(2) => \t1_g3[5]_i_5_n_0\,
      DI(1) => \t1_g3[5]_i_6_n_0\,
      DI(0) => \t1_g3[5]_i_7_n_0\,
      O(3) => \t1_g3_reg[5]_i_2_n_4\,
      O(2) => \t1_g3_reg[5]_i_2_n_5\,
      O(1) => \t1_g3_reg[5]_i_2_n_6\,
      O(0) => \t1_g3_reg[5]_i_2_n_7\,
      S(3) => \t1_g3[5]_i_8_n_0\,
      S(2) => \t1_g3[5]_i_9_n_0\,
      S(1) => \t1_g3[5]_i_10_n_0\,
      S(0) => \t1_g3[5]_i_11_n_0\
    );
\t1_g3_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[1]_i_3_n_0\,
      CO(3) => \t1_g3_reg[5]_i_3_n_0\,
      CO(2) => \t1_g3_reg[5]_i_3_n_1\,
      CO(1) => \t1_g3_reg[5]_i_3_n_2\,
      CO(0) => \t1_g3_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g3[5]_i_12_n_0\,
      DI(2) => \t1_g3[5]_i_13_n_0\,
      DI(1) => \t1_g3[5]_i_14_n_0\,
      DI(0) => \t1_g3[5]_i_15_n_0\,
      O(3) => \t1_g3_reg[5]_i_3_n_4\,
      O(2) => \t1_g3_reg[5]_i_3_n_5\,
      O(1) => \t1_g3_reg[5]_i_3_n_6\,
      O(0) => \t1_g3_reg[5]_i_3_n_7\,
      S(3) => \t1_g3[5]_i_16_n_0\,
      S(2) => \t1_g3[5]_i_17_n_0\,
      S(1) => \t1_g3[5]_i_18_n_0\,
      S(0) => \t1_g3[5]_i_19_n_0\
    );
\t1_g3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[6]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[6]\
    );
\t1_g3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[7]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[7]\
    );
\t1_g3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[8]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[8]\
    );
\t1_g3_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[5]_i_2_n_0\,
      CO(3) => \NLW_t1_g3_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \t1_g3_reg[8]_i_2_n_1\,
      CO(1) => \NLW_t1_g3_reg[8]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \t1_g3_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \t1_g3[8]_i_4_n_0\,
      DI(0) => \t1_g3[8]_i_5_n_0\,
      O(3 downto 2) => \NLW_t1_g3_reg[8]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g3_reg[8]_i_2_n_6\,
      O(0) => \t1_g3_reg[8]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g3[8]_i_6_n_0\,
      S(0) => \t1_g3[8]_i_7_n_0\
    );
\t1_g3_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g3_reg[5]_i_3_n_0\,
      CO(3) => \NLW_t1_g3_reg[8]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \t1_g3_reg[8]_i_3_n_1\,
      CO(1) => \NLW_t1_g3_reg[8]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \t1_g3_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \t1_g3[8]_i_8_n_0\,
      DI(0) => \t1_g3[8]_i_9_n_0\,
      O(3 downto 2) => \NLW_t1_g3_reg[8]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g3_reg[8]_i_3_n_6\,
      O(0) => \t1_g3_reg[8]_i_3_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g3[8]_i_10_n_0\,
      S(0) => \t1_g3[8]_i_11_n_0\
    );
\t1_g3_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g3[9]_i_1_n_0\,
      Q => \t1_g3_reg_n_0_[9]\
    );
\t1_g4[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[1]_i_2_n_5\,
      I3 => \t1_g4_reg[1]_i_3_n_5\,
      O => \t1_g4[0]_i_1_n_0\
    );
\t1_g4[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[10]_i_2_n_4\,
      I3 => \t1_g4_reg[10]_i_3_n_4\,
      O => \t1_g4[10]_i_1_n_0\
    );
\t1_g4[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in12_in(3),
      I1 => p_0_in11_in(3),
      O => \t1_g4[10]_i_4_n_0\
    );
\t1_g4[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in12_in(2),
      I1 => p_0_in11_in(2),
      O => \t1_g4[10]_i_5_n_0\
    );
\t1_g4[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in12_in(1),
      I1 => p_0_in11_in(1),
      O => \t1_g4[10]_i_6_n_0\
    );
\t1_g4[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      O => \t1_g4[10]_i_7_n_0\
    );
\t1_g4[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_0_in(2),
      O => \t1_g4[10]_i_8_n_0\
    );
\t1_g4[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      O => \t1_g4[10]_i_9_n_0\
    );
\t1_g4[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[14]_i_2_n_7\,
      I3 => \t1_g4_reg[14]_i_3_n_7\,
      O => \t1_g4[11]_i_1_n_0\
    );
\t1_g4[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[14]_i_2_n_6\,
      I3 => \t1_g4_reg[14]_i_3_n_6\,
      O => \t1_g4[12]_i_1_n_0\
    );
\t1_g4[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[14]_i_2_n_5\,
      I3 => \t1_g4_reg[14]_i_3_n_5\,
      O => \t1_g4[13]_i_1_n_0\
    );
\t1_g4[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[14]_i_2_n_4\,
      I3 => \t1_g4_reg[14]_i_3_n_4\,
      O => \t1_g4[14]_i_1_n_0\
    );
\t1_g4[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      O => \t1_g4[14]_i_10_n_0\
    );
\t1_g4[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_0_in(4),
      O => \t1_g4[14]_i_11_n_0\
    );
\t1_g4[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in12_in(7),
      I1 => p_0_in11_in(7),
      O => \t1_g4[14]_i_4_n_0\
    );
\t1_g4[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in12_in(6),
      I1 => p_0_in11_in(6),
      O => \t1_g4[14]_i_5_n_0\
    );
\t1_g4[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in12_in(5),
      I1 => p_0_in11_in(5),
      O => \t1_g4[14]_i_6_n_0\
    );
\t1_g4[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in12_in(4),
      I1 => p_0_in11_in(4),
      O => \t1_g4[14]_i_7_n_0\
    );
\t1_g4[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      O => \t1_g4[14]_i_8_n_0\
    );
\t1_g4[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_0_in(6),
      O => \t1_g4[14]_i_9_n_0\
    );
\t1_g4[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[17]_i_2_n_7\,
      I3 => \t1_g4_reg[17]_i_3_n_7\,
      O => \t1_g4[15]_i_1_n_0\
    );
\t1_g4[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[17]_i_2_n_6\,
      I3 => \t1_g4_reg[17]_i_3_n_6\,
      O => \t1_g4[16]_i_1_n_0\
    );
\t1_g4[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[17]_i_2_n_1\,
      I3 => \t1_g4_reg[17]_i_3_n_1\,
      O => \t1_g4[17]_i_1_n_0\
    );
\t1_g4[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in12_in(9),
      I1 => p_0_in11_in(9),
      O => \t1_g4[17]_i_4_n_0\
    );
\t1_g4[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in12_in(8),
      I1 => p_0_in11_in(8),
      O => \t1_g4[17]_i_5_n_0\
    );
\t1_g4[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      O => \t1_g4[17]_i_6_n_0\
    );
\t1_g4[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_0_in(8),
      O => \t1_g4[17]_i_7_n_0\
    );
\t1_g4[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return015_out(2),
      I3 => interpolate_G_on_R_stage17_return02_out(2),
      O => \t1_g4[18]_i_1_n_0\
    );
\t1_g4[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return015_out(3),
      I3 => interpolate_G_on_R_stage17_return02_out(3),
      O => \t1_g4[19]_i_1_n_0\
    );
\t1_g4[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in14_in(3),
      I1 => p_0_in13_in(3),
      O => \t1_g4[19]_i_4_n_0\
    );
\t1_g4[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in14_in(2),
      I1 => p_0_in13_in(2),
      O => \t1_g4[19]_i_5_n_0\
    );
\t1_g4[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in14_in(1),
      I1 => p_0_in13_in(1),
      O => \t1_g4[19]_i_6_n_0\
    );
\t1_g4[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(3),
      I1 => p53(2),
      O => \t1_g4[19]_i_7_n_0\
    );
\t1_g4[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(2),
      I1 => p53(1),
      O => \t1_g4[19]_i_8_n_0\
    );
\t1_g4[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(1),
      I1 => p53(0),
      O => \t1_g4[19]_i_9_n_0\
    );
\t1_g4[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[1]_i_2_n_4\,
      I3 => \t1_g4_reg[1]_i_3_n_4\,
      O => \t1_g4[1]_i_1_n_0\
    );
\t1_g4[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in14_in(1),
      I1 => p_0_in11_in(1),
      I2 => p_0_in13_in(1),
      I3 => p_1_in12_in(1),
      O => \t1_g4[1]_i_10_n_0\
    );
\t1_g4[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \t1_g4[1]_i_19_n_0\,
      I2 => p53(1),
      I3 => p_1_in1_in(2),
      I4 => p_0_in(2),
      O => \t1_g4[1]_i_11_n_0\
    );
\t1_g4[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => p53(1),
      I1 => p_1_in1_in(2),
      I2 => p_0_in(2),
      I3 => p_1_in(3),
      I4 => \t1_g4[1]_i_19_n_0\,
      O => \t1_g4[1]_i_12_n_0\
    );
\t1_g4[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in1_in(2),
      I1 => p_0_in(2),
      I2 => p53(1),
      I3 => p_1_in(2),
      O => \t1_g4[1]_i_13_n_0\
    );
\t1_g4[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g4[1]_i_11_n_0\,
      I1 => \t1_g4[5]_i_27_n_0\,
      I2 => p_1_in(4),
      I3 => p_0_in(3),
      I4 => p_1_in1_in(3),
      I5 => p53(2),
      O => \t1_g4[1]_i_14_n_0\
    );
\t1_g4[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \t1_g4[1]_i_19_n_0\,
      I1 => p_1_in(3),
      I2 => p53(1),
      I3 => p_0_in(2),
      I4 => p_1_in1_in(2),
      I5 => p_1_in(2),
      O => \t1_g4[1]_i_15_n_0\
    );
\t1_g4[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \t1_g4[1]_i_13_n_0\,
      I1 => p53(0),
      I2 => p_1_in1_in(1),
      I3 => p_0_in(1),
      O => \t1_g4[1]_i_16_n_0\
    );
\t1_g4[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in1_in(1),
      I1 => p_0_in(1),
      I2 => p53(0),
      I3 => p_1_in(1),
      O => \t1_g4[1]_i_17_n_0\
    );
\t1_g4[1]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in13_in(3),
      I1 => p_0_in11_in(3),
      I2 => p_1_in14_in(3),
      O => \t1_g4[1]_i_18_n_0\
    );
\t1_g4[1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p53(2),
      I1 => p_0_in(3),
      I2 => p_1_in1_in(3),
      O => \t1_g4[1]_i_19_n_0\
    );
\t1_g4[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in12_in(3),
      I1 => \t1_g4[1]_i_18_n_0\,
      I2 => p_0_in13_in(2),
      I3 => p_1_in14_in(2),
      I4 => p_0_in11_in(2),
      O => \t1_g4[1]_i_4_n_0\
    );
\t1_g4[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => p_0_in13_in(2),
      I1 => p_1_in14_in(2),
      I2 => p_0_in11_in(2),
      I3 => p_1_in12_in(3),
      I4 => \t1_g4[1]_i_18_n_0\,
      O => \t1_g4[1]_i_5_n_0\
    );
\t1_g4[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in14_in(2),
      I1 => p_0_in11_in(2),
      I2 => p_0_in13_in(2),
      I3 => p_1_in12_in(2),
      O => \t1_g4[1]_i_6_n_0\
    );
\t1_g4[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g4[1]_i_4_n_0\,
      I1 => \t1_g4[5]_i_23_n_0\,
      I2 => p_1_in12_in(4),
      I3 => p_0_in11_in(3),
      I4 => p_1_in14_in(3),
      I5 => p_0_in13_in(3),
      O => \t1_g4[1]_i_7_n_0\
    );
\t1_g4[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \t1_g4[1]_i_18_n_0\,
      I1 => p_1_in12_in(3),
      I2 => p_0_in13_in(2),
      I3 => p_0_in11_in(2),
      I4 => p_1_in14_in(2),
      I5 => p_1_in12_in(2),
      O => \t1_g4[1]_i_8_n_0\
    );
\t1_g4[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \t1_g4[1]_i_6_n_0\,
      I1 => p_0_in13_in(1),
      I2 => p_1_in14_in(1),
      I3 => p_0_in11_in(1),
      O => \t1_g4[1]_i_9_n_0\
    );
\t1_g4[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return015_out(4),
      I3 => interpolate_G_on_R_stage17_return02_out(4),
      O => \t1_g4[20]_i_1_n_0\
    );
\t1_g4[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return015_out(5),
      I3 => interpolate_G_on_R_stage17_return02_out(5),
      O => \t1_g4[21]_i_1_n_0\
    );
\t1_g4[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return015_out(6),
      I3 => interpolate_G_on_R_stage17_return02_out(6),
      O => \t1_g4[22]_i_1_n_0\
    );
\t1_g4[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return015_out(7),
      I3 => interpolate_G_on_R_stage17_return02_out(7),
      O => \t1_g4[23]_i_1_n_0\
    );
\t1_g4[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(5),
      I1 => p53(4),
      O => \t1_g4[23]_i_10_n_0\
    );
\t1_g4[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(4),
      I1 => p53(3),
      O => \t1_g4[23]_i_11_n_0\
    );
\t1_g4[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in14_in(7),
      I1 => p_0_in13_in(7),
      O => \t1_g4[23]_i_4_n_0\
    );
\t1_g4[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in14_in(6),
      I1 => p_0_in13_in(6),
      O => \t1_g4[23]_i_5_n_0\
    );
\t1_g4[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in14_in(5),
      I1 => p_0_in13_in(5),
      O => \t1_g4[23]_i_6_n_0\
    );
\t1_g4[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in14_in(4),
      I1 => p_0_in13_in(4),
      O => \t1_g4[23]_i_7_n_0\
    );
\t1_g4[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(7),
      I1 => p53(6),
      O => \t1_g4[23]_i_8_n_0\
    );
\t1_g4[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(6),
      I1 => p53(5),
      O => \t1_g4[23]_i_9_n_0\
    );
\t1_g4[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return015_out(8),
      I3 => interpolate_G_on_R_stage17_return02_out(8),
      O => \t1_g4[24]_i_1_n_0\
    );
\t1_g4[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return015_out(9),
      I3 => interpolate_G_on_R_stage17_return02_out(9),
      O => \t1_g4[25]_i_1_n_0\
    );
\t1_g4[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return015_out(10),
      I3 => interpolate_G_on_R_stage17_return02_out(10),
      O => \t1_g4[26]_i_1_n_0\
    );
\t1_g4[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in14_in(9),
      I1 => p_0_in13_in(9),
      O => \t1_g4[26]_i_4_n_0\
    );
\t1_g4[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in14_in(8),
      I1 => p_0_in13_in(8),
      O => \t1_g4[26]_i_5_n_0\
    );
\t1_g4[26]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(9),
      I1 => p53(8),
      O => \t1_g4[26]_i_6_n_0\
    );
\t1_g4[26]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in1_in(8),
      I1 => p53(7),
      O => \t1_g4[26]_i_7_n_0\
    );
\t1_g4[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[30]_i_2_n_7\,
      I3 => \t1_g4_reg[30]_i_3_n_7\,
      O => \t1_g4[27]_i_1_n_0\
    );
\t1_g4[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[30]_i_2_n_6\,
      I3 => \t1_g4_reg[30]_i_3_n_6\,
      O => \t1_g4[28]_i_1_n_0\
    );
\t1_g4[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[30]_i_2_n_5\,
      I3 => \t1_g4_reg[30]_i_3_n_5\,
      O => \t1_g4[29]_i_1_n_0\
    );
\t1_g4[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[5]_i_2_n_7\,
      I3 => \t1_g4_reg[5]_i_3_n_7\,
      O => \t1_g4[2]_i_1_n_0\
    );
\t1_g4[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[30]_i_2_n_4\,
      I3 => \t1_g4_reg[30]_i_3_n_4\,
      O => \t1_g4[30]_i_1_n_0\
    );
\t1_g4[30]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in11_in(2),
      I1 => p_1_in12_in(2),
      O => \t1_g4[30]_i_10_n_0\
    );
\t1_g4[30]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in11_in(1),
      I1 => p_1_in12_in(1),
      O => \t1_g4[30]_i_11_n_0\
    );
\t1_g4[30]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_1_in(4),
      I2 => \t1_g4_reg[34]_i_21_n_3\,
      O => \t1_g4[30]_i_12_n_0\
    );
\t1_g4[30]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_1_in(3),
      I2 => \t1_g4_reg[34]_i_21_n_3\,
      O => \t1_g4[30]_i_13_n_0\
    );
\t1_g4[30]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_1_in(2),
      I2 => \t1_g4_reg[34]_i_21_n_3\,
      O => \t1_g4[30]_i_14_n_0\
    );
\t1_g4[30]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_1_in(1),
      I2 => \t1_g4_reg[34]_i_21_n_3\,
      O => \t1_g4[30]_i_15_n_0\
    );
\t1_g4[30]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_1_in(4),
      O => \t1_g4[30]_i_16_n_0\
    );
\t1_g4[30]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_1_in(3),
      O => \t1_g4[30]_i_17_n_0\
    );
\t1_g4[30]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_1_in(2),
      O => \t1_g4[30]_i_18_n_0\
    );
\t1_g4[30]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_1_in(1),
      O => \t1_g4[30]_i_19_n_0\
    );
\t1_g4[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in11_in(4),
      I1 => p_1_in12_in(4),
      I2 => \t1_g4_reg[34]_i_20_n_3\,
      O => \t1_g4[30]_i_4_n_0\
    );
\t1_g4[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in11_in(3),
      I1 => p_1_in12_in(3),
      I2 => \t1_g4_reg[34]_i_20_n_3\,
      O => \t1_g4[30]_i_5_n_0\
    );
\t1_g4[30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in11_in(2),
      I1 => p_1_in12_in(2),
      I2 => \t1_g4_reg[34]_i_20_n_3\,
      O => \t1_g4[30]_i_6_n_0\
    );
\t1_g4[30]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in11_in(1),
      I1 => p_1_in12_in(1),
      I2 => \t1_g4_reg[34]_i_20_n_3\,
      O => \t1_g4[30]_i_7_n_0\
    );
\t1_g4[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in11_in(4),
      I1 => p_1_in12_in(4),
      O => \t1_g4[30]_i_8_n_0\
    );
\t1_g4[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in11_in(3),
      I1 => p_1_in12_in(3),
      O => \t1_g4[30]_i_9_n_0\
    );
\t1_g4[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[34]_i_2_n_7\,
      I3 => \t1_g4_reg[34]_i_3_n_7\,
      O => \t1_g4[31]_i_1_n_0\
    );
\t1_g4[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[34]_i_2_n_6\,
      I3 => \t1_g4_reg[34]_i_3_n_6\,
      O => \t1_g4[32]_i_1_n_0\
    );
\t1_g4[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[34]_i_2_n_5\,
      I3 => \t1_g4_reg[34]_i_3_n_5\,
      O => \t1_g4[33]_i_1_n_0\
    );
\t1_g4[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[34]_i_2_n_4\,
      I3 => \t1_g4_reg[34]_i_3_n_4\,
      O => \t1_g4[34]_i_1_n_0\
    );
\t1_g4[34]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in11_in(6),
      I1 => p_1_in12_in(6),
      O => \t1_g4[34]_i_10_n_0\
    );
\t1_g4[34]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in11_in(5),
      I1 => p_1_in12_in(5),
      O => \t1_g4[34]_i_11_n_0\
    );
\t1_g4[34]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in(8),
      I1 => p_1_in(8),
      I2 => \t1_g4_reg[34]_i_21_n_3\,
      O => \t1_g4[34]_i_12_n_0\
    );
\t1_g4[34]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_1_in(7),
      I2 => \t1_g4_reg[34]_i_21_n_3\,
      O => \t1_g4[34]_i_13_n_0\
    );
\t1_g4[34]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_1_in(6),
      I2 => \t1_g4_reg[34]_i_21_n_3\,
      O => \t1_g4[34]_i_14_n_0\
    );
\t1_g4[34]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_1_in(5),
      I2 => \t1_g4_reg[34]_i_21_n_3\,
      O => \t1_g4[34]_i_15_n_0\
    );
\t1_g4[34]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(8),
      I1 => p_1_in(8),
      O => \t1_g4[34]_i_16_n_0\
    );
\t1_g4[34]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_1_in(7),
      O => \t1_g4[34]_i_17_n_0\
    );
\t1_g4[34]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_1_in(6),
      O => \t1_g4[34]_i_18_n_0\
    );
\t1_g4[34]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_1_in(5),
      O => \t1_g4[34]_i_19_n_0\
    );
\t1_g4[34]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in12_in(9),
      I1 => p_0_in11_in(9),
      O => \t1_g4[34]_i_23_n_0\
    );
\t1_g4[34]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in11_in(9),
      I1 => p_1_in12_in(9),
      O => \t1_g4[34]_i_24_n_0\
    );
\t1_g4[34]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_0_in(9),
      O => \t1_g4[34]_i_26_n_0\
    );
\t1_g4[34]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(9),
      I1 => p_1_in(9),
      O => \t1_g4[34]_i_27_n_0\
    );
\t1_g4[34]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in12_in(7),
      I1 => p_0_in11_in(7),
      I2 => p_0_in11_in(8),
      I3 => p_1_in12_in(8),
      O => \t1_g4[34]_i_28_n_0\
    );
\t1_g4[34]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in12_in(5),
      I1 => p_0_in11_in(5),
      I2 => p_0_in11_in(6),
      I3 => p_1_in12_in(6),
      O => \t1_g4[34]_i_29_n_0\
    );
\t1_g4[34]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in12_in(3),
      I1 => p_0_in11_in(3),
      I2 => p_0_in11_in(4),
      I3 => p_1_in12_in(4),
      O => \t1_g4[34]_i_30_n_0\
    );
\t1_g4[34]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in12_in(1),
      I1 => p_0_in11_in(1),
      I2 => p_0_in11_in(2),
      I3 => p_1_in12_in(2),
      O => \t1_g4[34]_i_31_n_0\
    );
\t1_g4[34]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in12_in(7),
      I1 => p_0_in11_in(7),
      I2 => p_1_in12_in(8),
      I3 => p_0_in11_in(8),
      O => \t1_g4[34]_i_32_n_0\
    );
\t1_g4[34]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in12_in(5),
      I1 => p_0_in11_in(5),
      I2 => p_1_in12_in(6),
      I3 => p_0_in11_in(6),
      O => \t1_g4[34]_i_33_n_0\
    );
\t1_g4[34]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in12_in(3),
      I1 => p_0_in11_in(3),
      I2 => p_1_in12_in(4),
      I3 => p_0_in11_in(4),
      O => \t1_g4[34]_i_34_n_0\
    );
\t1_g4[34]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in12_in(1),
      I1 => p_0_in11_in(1),
      I2 => p_1_in12_in(2),
      I3 => p_0_in11_in(2),
      O => \t1_g4[34]_i_35_n_0\
    );
\t1_g4[34]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => p_0_in(8),
      I3 => p_1_in(8),
      O => \t1_g4[34]_i_36_n_0\
    );
\t1_g4[34]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => p_0_in(6),
      I3 => p_1_in(6),
      O => \t1_g4[34]_i_37_n_0\
    );
\t1_g4[34]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_1_in(4),
      O => \t1_g4[34]_i_38_n_0\
    );
\t1_g4[34]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => p_1_in(2),
      O => \t1_g4[34]_i_39_n_0\
    );
\t1_g4[34]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in11_in(8),
      I1 => p_1_in12_in(8),
      I2 => \t1_g4_reg[34]_i_20_n_3\,
      O => \t1_g4[34]_i_4_n_0\
    );
\t1_g4[34]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_0_in(7),
      I2 => p_1_in(8),
      I3 => p_0_in(8),
      O => \t1_g4[34]_i_40_n_0\
    );
\t1_g4[34]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_0_in(5),
      I2 => p_1_in(6),
      I3 => p_0_in(6),
      O => \t1_g4[34]_i_41_n_0\
    );
\t1_g4[34]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_0_in(3),
      I2 => p_1_in(4),
      I3 => p_0_in(4),
      O => \t1_g4[34]_i_42_n_0\
    );
\t1_g4[34]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_0_in(1),
      I2 => p_1_in(2),
      I3 => p_0_in(2),
      O => \t1_g4[34]_i_43_n_0\
    );
\t1_g4[34]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in11_in(7),
      I1 => p_1_in12_in(7),
      I2 => \t1_g4_reg[34]_i_20_n_3\,
      O => \t1_g4[34]_i_5_n_0\
    );
\t1_g4[34]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in11_in(6),
      I1 => p_1_in12_in(6),
      I2 => \t1_g4_reg[34]_i_20_n_3\,
      O => \t1_g4[34]_i_6_n_0\
    );
\t1_g4[34]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in11_in(5),
      I1 => p_1_in12_in(5),
      I2 => \t1_g4_reg[34]_i_20_n_3\,
      O => \t1_g4[34]_i_7_n_0\
    );
\t1_g4[34]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in11_in(8),
      I1 => p_1_in12_in(8),
      O => \t1_g4[34]_i_8_n_0\
    );
\t1_g4[34]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in11_in(7),
      I1 => p_1_in12_in(7),
      O => \t1_g4[34]_i_9_n_0\
    );
\t1_g4[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[35]_i_2_n_7\,
      I3 => \t1_g4_reg[35]_i_3_n_7\,
      O => \t1_g4[35]_i_1_n_0\
    );
\t1_g4[35]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in11_in(9),
      I1 => p_1_in12_in(9),
      O => \t1_g4[35]_i_4_n_0\
    );
\t1_g4[35]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(9),
      I1 => p_1_in(9),
      O => \t1_g4[35]_i_5_n_0\
    );
\t1_g4[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return0(0),
      I3 => interpolate_G_on_R_stage17_return0(0),
      O => \t1_g4[36]_i_1_n_0\
    );
\t1_g4[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return0(1),
      I3 => interpolate_G_on_R_stage17_return0(1),
      O => \t1_g4[37]_i_1_n_0\
    );
\t1_g4[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return0(2),
      I3 => interpolate_G_on_R_stage17_return0(2),
      O => \t1_g4[38]_i_1_n_0\
    );
\t1_g4[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return0(3),
      I3 => interpolate_G_on_R_stage17_return0(3),
      O => \t1_g4[39]_i_1_n_0\
    );
\t1_g4[39]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in13_in(2),
      I1 => p_1_in14_in(2),
      O => \t1_g4[39]_i_10_n_0\
    );
\t1_g4[39]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in13_in(1),
      I1 => p_1_in14_in(1),
      O => \t1_g4[39]_i_11_n_0\
    );
\t1_g4[39]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p53(3),
      I1 => p_1_in1_in(4),
      I2 => interpolate_G_on_R_stage17_return2,
      O => \t1_g4[39]_i_12_n_0\
    );
\t1_g4[39]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p53(2),
      I1 => p_1_in1_in(3),
      I2 => interpolate_G_on_R_stage17_return2,
      O => \t1_g4[39]_i_13_n_0\
    );
\t1_g4[39]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p53(1),
      I1 => p_1_in1_in(2),
      I2 => interpolate_G_on_R_stage17_return2,
      O => \t1_g4[39]_i_14_n_0\
    );
\t1_g4[39]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p53(0),
      I1 => p_1_in1_in(1),
      I2 => interpolate_G_on_R_stage17_return2,
      O => \t1_g4[39]_i_15_n_0\
    );
\t1_g4[39]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p53(3),
      I1 => p_1_in1_in(4),
      O => \t1_g4[39]_i_16_n_0\
    );
\t1_g4[39]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p53(2),
      I1 => p_1_in1_in(3),
      O => \t1_g4[39]_i_17_n_0\
    );
\t1_g4[39]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p53(1),
      I1 => p_1_in1_in(2),
      O => \t1_g4[39]_i_18_n_0\
    );
\t1_g4[39]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p53(0),
      I1 => p_1_in1_in(1),
      O => \t1_g4[39]_i_19_n_0\
    );
\t1_g4[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in13_in(4),
      I1 => p_1_in14_in(4),
      I2 => interpolate_G_on_R_stage13_return2,
      O => \t1_g4[39]_i_4_n_0\
    );
\t1_g4[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in13_in(3),
      I1 => p_1_in14_in(3),
      I2 => interpolate_G_on_R_stage13_return2,
      O => \t1_g4[39]_i_5_n_0\
    );
\t1_g4[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in13_in(2),
      I1 => p_1_in14_in(2),
      I2 => interpolate_G_on_R_stage13_return2,
      O => \t1_g4[39]_i_6_n_0\
    );
\t1_g4[39]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in13_in(1),
      I1 => p_1_in14_in(1),
      I2 => interpolate_G_on_R_stage13_return2,
      O => \t1_g4[39]_i_7_n_0\
    );
\t1_g4[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in13_in(4),
      I1 => p_1_in14_in(4),
      O => \t1_g4[39]_i_8_n_0\
    );
\t1_g4[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in13_in(3),
      I1 => p_1_in14_in(3),
      O => \t1_g4[39]_i_9_n_0\
    );
\t1_g4[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[5]_i_2_n_6\,
      I3 => \t1_g4_reg[5]_i_3_n_6\,
      O => \t1_g4[3]_i_1_n_0\
    );
\t1_g4[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return0(4),
      I3 => interpolate_G_on_R_stage17_return0(4),
      O => \t1_g4[40]_i_1_n_0\
    );
\t1_g4[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return0(5),
      I3 => interpolate_G_on_R_stage17_return0(5),
      O => \t1_g4[41]_i_1_n_0\
    );
\t1_g4[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return0(6),
      I3 => interpolate_G_on_R_stage17_return0(6),
      O => \t1_g4[42]_i_1_n_0\
    );
\t1_g4[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return0(7),
      I3 => interpolate_G_on_R_stage17_return0(7),
      O => \t1_g4[43]_i_1_n_0\
    );
\t1_g4[43]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in13_in(6),
      I1 => p_1_in14_in(6),
      O => \t1_g4[43]_i_10_n_0\
    );
\t1_g4[43]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in13_in(5),
      I1 => p_1_in14_in(5),
      O => \t1_g4[43]_i_11_n_0\
    );
\t1_g4[43]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p53(7),
      I1 => p_1_in1_in(8),
      I2 => interpolate_G_on_R_stage17_return2,
      O => \t1_g4[43]_i_12_n_0\
    );
\t1_g4[43]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p53(6),
      I1 => p_1_in1_in(7),
      I2 => interpolate_G_on_R_stage17_return2,
      O => \t1_g4[43]_i_13_n_0\
    );
\t1_g4[43]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p53(5),
      I1 => p_1_in1_in(6),
      I2 => interpolate_G_on_R_stage17_return2,
      O => \t1_g4[43]_i_14_n_0\
    );
\t1_g4[43]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p53(4),
      I1 => p_1_in1_in(5),
      I2 => interpolate_G_on_R_stage17_return2,
      O => \t1_g4[43]_i_15_n_0\
    );
\t1_g4[43]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p53(7),
      I1 => p_1_in1_in(8),
      O => \t1_g4[43]_i_16_n_0\
    );
\t1_g4[43]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p53(6),
      I1 => p_1_in1_in(7),
      O => \t1_g4[43]_i_17_n_0\
    );
\t1_g4[43]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p53(5),
      I1 => p_1_in1_in(6),
      O => \t1_g4[43]_i_18_n_0\
    );
\t1_g4[43]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p53(4),
      I1 => p_1_in1_in(5),
      O => \t1_g4[43]_i_19_n_0\
    );
\t1_g4[43]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in14_in(9),
      I1 => p_0_in13_in(9),
      O => \t1_g4[43]_i_23_n_0\
    );
\t1_g4[43]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in13_in(9),
      I1 => p_1_in14_in(9),
      O => \t1_g4[43]_i_24_n_0\
    );
\t1_g4[43]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in1_in(9),
      I1 => p53(8),
      O => \t1_g4[43]_i_26_n_0\
    );
\t1_g4[43]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p53(8),
      I1 => p_1_in1_in(9),
      O => \t1_g4[43]_i_27_n_0\
    );
\t1_g4[43]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in14_in(7),
      I1 => p_0_in13_in(7),
      I2 => p_0_in13_in(8),
      I3 => p_1_in14_in(8),
      O => \t1_g4[43]_i_28_n_0\
    );
\t1_g4[43]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in14_in(5),
      I1 => p_0_in13_in(5),
      I2 => p_0_in13_in(6),
      I3 => p_1_in14_in(6),
      O => \t1_g4[43]_i_29_n_0\
    );
\t1_g4[43]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in14_in(3),
      I1 => p_0_in13_in(3),
      I2 => p_0_in13_in(4),
      I3 => p_1_in14_in(4),
      O => \t1_g4[43]_i_30_n_0\
    );
\t1_g4[43]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in14_in(1),
      I1 => p_0_in13_in(1),
      I2 => p_0_in13_in(2),
      I3 => p_1_in14_in(2),
      O => \t1_g4[43]_i_31_n_0\
    );
\t1_g4[43]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in14_in(7),
      I1 => p_0_in13_in(7),
      I2 => p_1_in14_in(8),
      I3 => p_0_in13_in(8),
      O => \t1_g4[43]_i_32_n_0\
    );
\t1_g4[43]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in14_in(5),
      I1 => p_0_in13_in(5),
      I2 => p_1_in14_in(6),
      I3 => p_0_in13_in(6),
      O => \t1_g4[43]_i_33_n_0\
    );
\t1_g4[43]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in14_in(3),
      I1 => p_0_in13_in(3),
      I2 => p_1_in14_in(4),
      I3 => p_0_in13_in(4),
      O => \t1_g4[43]_i_34_n_0\
    );
\t1_g4[43]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in14_in(1),
      I1 => p_0_in13_in(1),
      I2 => p_1_in14_in(2),
      I3 => p_0_in13_in(2),
      O => \t1_g4[43]_i_35_n_0\
    );
\t1_g4[43]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in1_in(7),
      I1 => p53(6),
      I2 => p53(7),
      I3 => p_1_in1_in(8),
      O => \t1_g4[43]_i_36_n_0\
    );
\t1_g4[43]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in1_in(5),
      I1 => p53(4),
      I2 => p53(5),
      I3 => p_1_in1_in(6),
      O => \t1_g4[43]_i_37_n_0\
    );
\t1_g4[43]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in1_in(3),
      I1 => p53(2),
      I2 => p53(3),
      I3 => p_1_in1_in(4),
      O => \t1_g4[43]_i_38_n_0\
    );
\t1_g4[43]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in1_in(1),
      I1 => p53(0),
      I2 => p53(1),
      I3 => p_1_in1_in(2),
      O => \t1_g4[43]_i_39_n_0\
    );
\t1_g4[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in13_in(8),
      I1 => p_1_in14_in(8),
      I2 => interpolate_G_on_R_stage13_return2,
      O => \t1_g4[43]_i_4_n_0\
    );
\t1_g4[43]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in1_in(7),
      I1 => p53(6),
      I2 => p_1_in1_in(8),
      I3 => p53(7),
      O => \t1_g4[43]_i_40_n_0\
    );
\t1_g4[43]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in1_in(5),
      I1 => p53(4),
      I2 => p_1_in1_in(6),
      I3 => p53(5),
      O => \t1_g4[43]_i_41_n_0\
    );
\t1_g4[43]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in1_in(3),
      I1 => p53(2),
      I2 => p_1_in1_in(4),
      I3 => p53(3),
      O => \t1_g4[43]_i_42_n_0\
    );
\t1_g4[43]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in1_in(1),
      I1 => p53(0),
      I2 => p_1_in1_in(2),
      I3 => p53(1),
      O => \t1_g4[43]_i_43_n_0\
    );
\t1_g4[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in13_in(7),
      I1 => p_1_in14_in(7),
      I2 => interpolate_G_on_R_stage13_return2,
      O => \t1_g4[43]_i_5_n_0\
    );
\t1_g4[43]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in13_in(6),
      I1 => p_1_in14_in(6),
      I2 => interpolate_G_on_R_stage13_return2,
      O => \t1_g4[43]_i_6_n_0\
    );
\t1_g4[43]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_0_in13_in(5),
      I1 => p_1_in14_in(5),
      I2 => interpolate_G_on_R_stage13_return2,
      O => \t1_g4[43]_i_7_n_0\
    );
\t1_g4[43]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in13_in(8),
      I1 => p_1_in14_in(8),
      O => \t1_g4[43]_i_8_n_0\
    );
\t1_g4[43]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in13_in(7),
      I1 => p_1_in14_in(7),
      O => \t1_g4[43]_i_9_n_0\
    );
\t1_g4[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => interpolate_G_on_R_stage13_return0(8),
      I3 => interpolate_G_on_R_stage17_return0(8),
      O => \t1_g4[44]_i_1_n_0\
    );
\t1_g4[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in13_in(9),
      I1 => p_1_in14_in(9),
      O => \t1_g4[44]_i_4_n_0\
    );
\t1_g4[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p53(8),
      I1 => p_1_in1_in(9),
      O => \t1_g4[44]_i_5_n_0\
    );
\t1_g4[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[5]_i_2_n_5\,
      I3 => \t1_g4_reg[5]_i_3_n_5\,
      O => \t1_g4[4]_i_1_n_0\
    );
\t1_g4[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[5]_i_2_n_4\,
      I3 => \t1_g4_reg[5]_i_3_n_4\,
      O => \t1_g4[5]_i_1_n_0\
    );
\t1_g4[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g4[5]_i_6_n_0\,
      I1 => \t1_g4[5]_i_21_n_0\,
      I2 => p_1_in12_in(6),
      I3 => p_0_in11_in(5),
      I4 => p_1_in14_in(5),
      I5 => p_0_in13_in(5),
      O => \t1_g4[5]_i_10_n_0\
    );
\t1_g4[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g4[5]_i_7_n_0\,
      I1 => \t1_g4[5]_i_22_n_0\,
      I2 => p_1_in12_in(5),
      I3 => p_0_in11_in(4),
      I4 => p_1_in14_in(4),
      I5 => p_0_in13_in(4),
      O => \t1_g4[5]_i_11_n_0\
    );
\t1_g4[5]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in(7),
      I1 => \t1_g4[5]_i_24_n_0\,
      I2 => p53(5),
      I3 => p_1_in1_in(6),
      I4 => p_0_in(6),
      O => \t1_g4[5]_i_12_n_0\
    );
\t1_g4[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in(6),
      I1 => \t1_g4[5]_i_25_n_0\,
      I2 => p53(4),
      I3 => p_1_in1_in(5),
      I4 => p_0_in(5),
      O => \t1_g4[5]_i_13_n_0\
    );
\t1_g4[5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in(5),
      I1 => \t1_g4[5]_i_26_n_0\,
      I2 => p53(3),
      I3 => p_1_in1_in(4),
      I4 => p_0_in(4),
      O => \t1_g4[5]_i_14_n_0\
    );
\t1_g4[5]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \t1_g4[5]_i_27_n_0\,
      I2 => p53(2),
      I3 => p_1_in1_in(3),
      I4 => p_0_in(3),
      O => \t1_g4[5]_i_15_n_0\
    );
\t1_g4[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g4[5]_i_12_n_0\,
      I1 => \t1_g4[8]_i_16_n_0\,
      I2 => p_1_in(8),
      I3 => p_0_in(7),
      I4 => p_1_in1_in(7),
      I5 => p53(6),
      O => \t1_g4[5]_i_16_n_0\
    );
\t1_g4[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g4[5]_i_13_n_0\,
      I1 => \t1_g4[5]_i_24_n_0\,
      I2 => p_1_in(7),
      I3 => p_0_in(6),
      I4 => p_1_in1_in(6),
      I5 => p53(5),
      O => \t1_g4[5]_i_17_n_0\
    );
\t1_g4[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g4[5]_i_14_n_0\,
      I1 => \t1_g4[5]_i_25_n_0\,
      I2 => p_1_in(6),
      I3 => p_0_in(5),
      I4 => p_1_in1_in(5),
      I5 => p53(4),
      O => \t1_g4[5]_i_18_n_0\
    );
\t1_g4[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g4[5]_i_15_n_0\,
      I1 => \t1_g4[5]_i_26_n_0\,
      I2 => p_1_in(5),
      I3 => p_0_in(4),
      I4 => p_1_in1_in(4),
      I5 => p53(3),
      O => \t1_g4[5]_i_19_n_0\
    );
\t1_g4[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in13_in(7),
      I1 => p_0_in11_in(7),
      I2 => p_1_in14_in(7),
      O => \t1_g4[5]_i_20_n_0\
    );
\t1_g4[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in13_in(6),
      I1 => p_0_in11_in(6),
      I2 => p_1_in14_in(6),
      O => \t1_g4[5]_i_21_n_0\
    );
\t1_g4[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in13_in(5),
      I1 => p_0_in11_in(5),
      I2 => p_1_in14_in(5),
      O => \t1_g4[5]_i_22_n_0\
    );
\t1_g4[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in13_in(4),
      I1 => p_0_in11_in(4),
      I2 => p_1_in14_in(4),
      O => \t1_g4[5]_i_23_n_0\
    );
\t1_g4[5]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p53(6),
      I1 => p_0_in(7),
      I2 => p_1_in1_in(7),
      O => \t1_g4[5]_i_24_n_0\
    );
\t1_g4[5]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p53(5),
      I1 => p_0_in(6),
      I2 => p_1_in1_in(6),
      O => \t1_g4[5]_i_25_n_0\
    );
\t1_g4[5]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p53(4),
      I1 => p_0_in(5),
      I2 => p_1_in1_in(5),
      O => \t1_g4[5]_i_26_n_0\
    );
\t1_g4[5]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p53(3),
      I1 => p_0_in(4),
      I2 => p_1_in1_in(4),
      O => \t1_g4[5]_i_27_n_0\
    );
\t1_g4[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in12_in(7),
      I1 => \t1_g4[5]_i_20_n_0\,
      I2 => p_0_in13_in(6),
      I3 => p_1_in14_in(6),
      I4 => p_0_in11_in(6),
      O => \t1_g4[5]_i_4_n_0\
    );
\t1_g4[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in12_in(6),
      I1 => \t1_g4[5]_i_21_n_0\,
      I2 => p_0_in13_in(5),
      I3 => p_1_in14_in(5),
      I4 => p_0_in11_in(5),
      O => \t1_g4[5]_i_5_n_0\
    );
\t1_g4[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in12_in(5),
      I1 => \t1_g4[5]_i_22_n_0\,
      I2 => p_0_in13_in(4),
      I3 => p_1_in14_in(4),
      I4 => p_0_in11_in(4),
      O => \t1_g4[5]_i_6_n_0\
    );
\t1_g4[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in12_in(4),
      I1 => \t1_g4[5]_i_23_n_0\,
      I2 => p_0_in13_in(3),
      I3 => p_1_in14_in(3),
      I4 => p_0_in11_in(3),
      O => \t1_g4[5]_i_7_n_0\
    );
\t1_g4[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g4[5]_i_4_n_0\,
      I1 => \t1_g4[8]_i_13_n_0\,
      I2 => p_1_in12_in(8),
      I3 => p_0_in11_in(7),
      I4 => p_1_in14_in(7),
      I5 => p_0_in13_in(7),
      O => \t1_g4[5]_i_8_n_0\
    );
\t1_g4[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g4[5]_i_5_n_0\,
      I1 => \t1_g4[5]_i_20_n_0\,
      I2 => p_1_in12_in(7),
      I3 => p_0_in11_in(6),
      I4 => p_1_in14_in(6),
      I5 => p_0_in13_in(6),
      O => \t1_g4[5]_i_9_n_0\
    );
\t1_g4[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[8]_i_2_n_7\,
      I3 => \t1_g4_reg[8]_i_3_n_7\,
      O => \t1_g4[6]_i_1_n_0\
    );
\t1_g4[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[8]_i_2_n_6\,
      I3 => \t1_g4_reg[8]_i_3_n_6\,
      O => \t1_g4[7]_i_1_n_0\
    );
\t1_g4[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[8]_i_2_n_1\,
      I3 => \t1_g4_reg[8]_i_3_n_1\,
      O => \t1_g4[8]_i_1_n_0\
    );
\t1_g4[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \t1_g4[8]_i_17_n_0\,
      I1 => p_1_in(9),
      I2 => p53(8),
      I3 => p_1_in1_in(9),
      I4 => p_0_in(9),
      O => \t1_g4[8]_i_10_n_0\
    );
\t1_g4[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g4[8]_i_9_n_0\,
      I1 => \t1_g4[8]_i_15_n_0\,
      I2 => p_1_in(9),
      I3 => p_0_in(8),
      I4 => p_1_in1_in(8),
      I5 => p53(7),
      O => \t1_g4[8]_i_11_n_0\
    );
\t1_g4[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in13_in(9),
      I1 => p_0_in11_in(9),
      I2 => p_1_in14_in(9),
      O => \t1_g4[8]_i_12_n_0\
    );
\t1_g4[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_in13_in(8),
      I1 => p_0_in11_in(8),
      I2 => p_1_in14_in(8),
      O => \t1_g4[8]_i_13_n_0\
    );
\t1_g4[8]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in11_in(8),
      I1 => p_1_in14_in(8),
      I2 => p_0_in13_in(8),
      O => \t1_g4[8]_i_14_n_0\
    );
\t1_g4[8]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p53(8),
      I1 => p_0_in(9),
      I2 => p_1_in1_in(9),
      O => \t1_g4[8]_i_15_n_0\
    );
\t1_g4[8]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p53(7),
      I1 => p_0_in(8),
      I2 => p_1_in1_in(8),
      O => \t1_g4[8]_i_16_n_0\
    );
\t1_g4[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => p_1_in1_in(8),
      I2 => p53(7),
      O => \t1_g4[8]_i_17_n_0\
    );
\t1_g4[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in12_in(9),
      I1 => \t1_g4[8]_i_12_n_0\,
      I2 => p_0_in13_in(8),
      I3 => p_1_in14_in(8),
      I4 => p_0_in11_in(8),
      O => \t1_g4[8]_i_4_n_0\
    );
\t1_g4[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in12_in(8),
      I1 => \t1_g4[8]_i_13_n_0\,
      I2 => p_0_in13_in(7),
      I3 => p_1_in14_in(7),
      I4 => p_0_in11_in(7),
      O => \t1_g4[8]_i_5_n_0\
    );
\t1_g4[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \t1_g4[8]_i_14_n_0\,
      I1 => p_1_in12_in(9),
      I2 => p_0_in13_in(9),
      I3 => p_1_in14_in(9),
      I4 => p_0_in11_in(9),
      O => \t1_g4[8]_i_6_n_0\
    );
\t1_g4[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g4[8]_i_5_n_0\,
      I1 => \t1_g4[8]_i_12_n_0\,
      I2 => p_1_in12_in(9),
      I3 => p_0_in11_in(8),
      I4 => p_1_in14_in(8),
      I5 => p_0_in13_in(8),
      O => \t1_g4[8]_i_7_n_0\
    );
\t1_g4[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in(9),
      I1 => \t1_g4[8]_i_15_n_0\,
      I2 => p53(7),
      I3 => p_1_in1_in(8),
      I4 => p_0_in(8),
      O => \t1_g4[8]_i_8_n_0\
    );
\t1_g4[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \t1_g4[8]_i_16_n_0\,
      I2 => p53(6),
      I3 => p_1_in1_in(7),
      I4 => p_0_in(7),
      O => \t1_g4[8]_i_9_n_0\
    );
\t1_g4[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => odd_pix_reg_n_0,
      I1 => odd_line_reg_n_0,
      I2 => \t1_g4_reg[10]_i_2_n_5\,
      I3 => \t1_g4_reg[10]_i_3_n_5\,
      O => \t1_g4[9]_i_1_n_0\
    );
\t1_g4_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[0]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[0]\
    );
\t1_g4_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[10]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[10]\
    );
\t1_g4_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g4_reg[10]_i_2_n_0\,
      CO(2) => \t1_g4_reg[10]_i_2_n_1\,
      CO(1) => \t1_g4_reg[10]_i_2_n_2\,
      CO(0) => \t1_g4_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in12_in(3 downto 1),
      DI(0) => '0',
      O(3) => \t1_g4_reg[10]_i_2_n_4\,
      O(2) => \t1_g4_reg[10]_i_2_n_5\,
      O(1 downto 0) => \NLW_t1_g4_reg[10]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g4[10]_i_4_n_0\,
      S(2) => \t1_g4[10]_i_5_n_0\,
      S(1) => \t1_g4[10]_i_6_n_0\,
      S(0) => '0'
    );
\t1_g4_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g4_reg[10]_i_3_n_0\,
      CO(2) => \t1_g4_reg[10]_i_3_n_1\,
      CO(1) => \t1_g4_reg[10]_i_3_n_2\,
      CO(0) => \t1_g4_reg[10]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in(3 downto 1),
      DI(0) => '0',
      O(3) => \t1_g4_reg[10]_i_3_n_4\,
      O(2) => \t1_g4_reg[10]_i_3_n_5\,
      O(1 downto 0) => \NLW_t1_g4_reg[10]_i_3_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g4[10]_i_7_n_0\,
      S(2) => \t1_g4[10]_i_8_n_0\,
      S(1) => \t1_g4[10]_i_9_n_0\,
      S(0) => '0'
    );
\t1_g4_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[11]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[11]\
    );
\t1_g4_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[12]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[12]\
    );
\t1_g4_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[13]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[13]\
    );
\t1_g4_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[14]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[14]\
    );
\t1_g4_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[10]_i_2_n_0\,
      CO(3) => \t1_g4_reg[14]_i_2_n_0\,
      CO(2) => \t1_g4_reg[14]_i_2_n_1\,
      CO(1) => \t1_g4_reg[14]_i_2_n_2\,
      CO(0) => \t1_g4_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in12_in(7 downto 4),
      O(3) => \t1_g4_reg[14]_i_2_n_4\,
      O(2) => \t1_g4_reg[14]_i_2_n_5\,
      O(1) => \t1_g4_reg[14]_i_2_n_6\,
      O(0) => \t1_g4_reg[14]_i_2_n_7\,
      S(3) => \t1_g4[14]_i_4_n_0\,
      S(2) => \t1_g4[14]_i_5_n_0\,
      S(1) => \t1_g4[14]_i_6_n_0\,
      S(0) => \t1_g4[14]_i_7_n_0\
    );
\t1_g4_reg[14]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[10]_i_3_n_0\,
      CO(3) => \t1_g4_reg[14]_i_3_n_0\,
      CO(2) => \t1_g4_reg[14]_i_3_n_1\,
      CO(1) => \t1_g4_reg[14]_i_3_n_2\,
      CO(0) => \t1_g4_reg[14]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(7 downto 4),
      O(3) => \t1_g4_reg[14]_i_3_n_4\,
      O(2) => \t1_g4_reg[14]_i_3_n_5\,
      O(1) => \t1_g4_reg[14]_i_3_n_6\,
      O(0) => \t1_g4_reg[14]_i_3_n_7\,
      S(3) => \t1_g4[14]_i_8_n_0\,
      S(2) => \t1_g4[14]_i_9_n_0\,
      S(1) => \t1_g4[14]_i_10_n_0\,
      S(0) => \t1_g4[14]_i_11_n_0\
    );
\t1_g4_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[15]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[15]\
    );
\t1_g4_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[16]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[16]\
    );
\t1_g4_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[17]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[17]\
    );
\t1_g4_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[14]_i_2_n_0\,
      CO(3) => \NLW_t1_g4_reg[17]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \t1_g4_reg[17]_i_2_n_1\,
      CO(1) => \NLW_t1_g4_reg[17]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \t1_g4_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in12_in(9 downto 8),
      O(3 downto 2) => \NLW_t1_g4_reg[17]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g4_reg[17]_i_2_n_6\,
      O(0) => \t1_g4_reg[17]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g4[17]_i_4_n_0\,
      S(0) => \t1_g4[17]_i_5_n_0\
    );
\t1_g4_reg[17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[14]_i_3_n_0\,
      CO(3) => \NLW_t1_g4_reg[17]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \t1_g4_reg[17]_i_3_n_1\,
      CO(1) => \NLW_t1_g4_reg[17]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \t1_g4_reg[17]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in(9 downto 8),
      O(3 downto 2) => \NLW_t1_g4_reg[17]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g4_reg[17]_i_3_n_6\,
      O(0) => \t1_g4_reg[17]_i_3_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g4[17]_i_6_n_0\,
      S(0) => \t1_g4[17]_i_7_n_0\
    );
\t1_g4_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[18]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[18]\
    );
\t1_g4_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[19]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[19]\
    );
\t1_g4_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g4_reg[19]_i_2_n_0\,
      CO(2) => \t1_g4_reg[19]_i_2_n_1\,
      CO(1) => \t1_g4_reg[19]_i_2_n_2\,
      CO(0) => \t1_g4_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in14_in(3 downto 1),
      DI(0) => '0',
      O(3 downto 2) => interpolate_G_on_R_stage13_return015_out(3 downto 2),
      O(1 downto 0) => \NLW_t1_g4_reg[19]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g4[19]_i_4_n_0\,
      S(2) => \t1_g4[19]_i_5_n_0\,
      S(1) => \t1_g4[19]_i_6_n_0\,
      S(0) => '0'
    );
\t1_g4_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g4_reg[19]_i_3_n_0\,
      CO(2) => \t1_g4_reg[19]_i_3_n_1\,
      CO(1) => \t1_g4_reg[19]_i_3_n_2\,
      CO(0) => \t1_g4_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in1_in(3 downto 1),
      DI(0) => '0',
      O(3 downto 2) => interpolate_G_on_R_stage17_return02_out(3 downto 2),
      O(1 downto 0) => \NLW_t1_g4_reg[19]_i_3_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g4[19]_i_7_n_0\,
      S(2) => \t1_g4[19]_i_8_n_0\,
      S(1) => \t1_g4[19]_i_9_n_0\,
      S(0) => '0'
    );
\t1_g4_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[1]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[1]\
    );
\t1_g4_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g4_reg[1]_i_2_n_0\,
      CO(2) => \t1_g4_reg[1]_i_2_n_1\,
      CO(1) => \t1_g4_reg[1]_i_2_n_2\,
      CO(0) => \t1_g4_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g4[1]_i_4_n_0\,
      DI(2) => \t1_g4[1]_i_5_n_0\,
      DI(1) => \t1_g4[1]_i_6_n_0\,
      DI(0) => p_1_in12_in(1),
      O(3) => \t1_g4_reg[1]_i_2_n_4\,
      O(2) => \t1_g4_reg[1]_i_2_n_5\,
      O(1 downto 0) => \NLW_t1_g4_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g4[1]_i_7_n_0\,
      S(2) => \t1_g4[1]_i_8_n_0\,
      S(1) => \t1_g4[1]_i_9_n_0\,
      S(0) => \t1_g4[1]_i_10_n_0\
    );
\t1_g4_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g4_reg[1]_i_3_n_0\,
      CO(2) => \t1_g4_reg[1]_i_3_n_1\,
      CO(1) => \t1_g4_reg[1]_i_3_n_2\,
      CO(0) => \t1_g4_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g4[1]_i_11_n_0\,
      DI(2) => \t1_g4[1]_i_12_n_0\,
      DI(1) => \t1_g4[1]_i_13_n_0\,
      DI(0) => p_1_in(1),
      O(3) => \t1_g4_reg[1]_i_3_n_4\,
      O(2) => \t1_g4_reg[1]_i_3_n_5\,
      O(1 downto 0) => \NLW_t1_g4_reg[1]_i_3_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g4[1]_i_14_n_0\,
      S(2) => \t1_g4[1]_i_15_n_0\,
      S(1) => \t1_g4[1]_i_16_n_0\,
      S(0) => \t1_g4[1]_i_17_n_0\
    );
\t1_g4_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[20]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[20]\
    );
\t1_g4_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[21]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[21]\
    );
\t1_g4_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[22]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[22]\
    );
\t1_g4_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[23]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[23]\
    );
\t1_g4_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[19]_i_2_n_0\,
      CO(3) => \t1_g4_reg[23]_i_2_n_0\,
      CO(2) => \t1_g4_reg[23]_i_2_n_1\,
      CO(1) => \t1_g4_reg[23]_i_2_n_2\,
      CO(0) => \t1_g4_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in14_in(7 downto 4),
      O(3 downto 0) => interpolate_G_on_R_stage13_return015_out(7 downto 4),
      S(3) => \t1_g4[23]_i_4_n_0\,
      S(2) => \t1_g4[23]_i_5_n_0\,
      S(1) => \t1_g4[23]_i_6_n_0\,
      S(0) => \t1_g4[23]_i_7_n_0\
    );
\t1_g4_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[19]_i_3_n_0\,
      CO(3) => \t1_g4_reg[23]_i_3_n_0\,
      CO(2) => \t1_g4_reg[23]_i_3_n_1\,
      CO(1) => \t1_g4_reg[23]_i_3_n_2\,
      CO(0) => \t1_g4_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in1_in(7 downto 4),
      O(3 downto 0) => interpolate_G_on_R_stage17_return02_out(7 downto 4),
      S(3) => \t1_g4[23]_i_8_n_0\,
      S(2) => \t1_g4[23]_i_9_n_0\,
      S(1) => \t1_g4[23]_i_10_n_0\,
      S(0) => \t1_g4[23]_i_11_n_0\
    );
\t1_g4_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[24]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[24]\
    );
\t1_g4_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[25]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[25]\
    );
\t1_g4_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[26]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[26]\
    );
\t1_g4_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[23]_i_2_n_0\,
      CO(3) => \NLW_t1_g4_reg[26]_i_2_CO_UNCONNECTED\(3),
      CO(2) => interpolate_G_on_R_stage13_return015_out(10),
      CO(1) => \NLW_t1_g4_reg[26]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \t1_g4_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in14_in(9 downto 8),
      O(3 downto 2) => \NLW_t1_g4_reg[26]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => interpolate_G_on_R_stage13_return015_out(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \t1_g4[26]_i_4_n_0\,
      S(0) => \t1_g4[26]_i_5_n_0\
    );
\t1_g4_reg[26]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[23]_i_3_n_0\,
      CO(3) => \NLW_t1_g4_reg[26]_i_3_CO_UNCONNECTED\(3),
      CO(2) => interpolate_G_on_R_stage17_return02_out(10),
      CO(1) => \NLW_t1_g4_reg[26]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \t1_g4_reg[26]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in1_in(9 downto 8),
      O(3 downto 2) => \NLW_t1_g4_reg[26]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => interpolate_G_on_R_stage17_return02_out(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \t1_g4[26]_i_6_n_0\,
      S(0) => \t1_g4[26]_i_7_n_0\
    );
\t1_g4_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[27]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[27]\
    );
\t1_g4_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[28]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[28]\
    );
\t1_g4_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[29]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[29]\
    );
\t1_g4_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[2]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[2]\
    );
\t1_g4_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[30]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[30]\
    );
\t1_g4_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g4_reg[30]_i_2_n_0\,
      CO(2) => \t1_g4_reg[30]_i_2_n_1\,
      CO(1) => \t1_g4_reg[30]_i_2_n_2\,
      CO(0) => \t1_g4_reg[30]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g4[30]_i_4_n_0\,
      DI(2) => \t1_g4[30]_i_5_n_0\,
      DI(1) => \t1_g4[30]_i_6_n_0\,
      DI(0) => \t1_g4[30]_i_7_n_0\,
      O(3) => \t1_g4_reg[30]_i_2_n_4\,
      O(2) => \t1_g4_reg[30]_i_2_n_5\,
      O(1) => \t1_g4_reg[30]_i_2_n_6\,
      O(0) => \t1_g4_reg[30]_i_2_n_7\,
      S(3) => \t1_g4[30]_i_8_n_0\,
      S(2) => \t1_g4[30]_i_9_n_0\,
      S(1) => \t1_g4[30]_i_10_n_0\,
      S(0) => \t1_g4[30]_i_11_n_0\
    );
\t1_g4_reg[30]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g4_reg[30]_i_3_n_0\,
      CO(2) => \t1_g4_reg[30]_i_3_n_1\,
      CO(1) => \t1_g4_reg[30]_i_3_n_2\,
      CO(0) => \t1_g4_reg[30]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g4[30]_i_12_n_0\,
      DI(2) => \t1_g4[30]_i_13_n_0\,
      DI(1) => \t1_g4[30]_i_14_n_0\,
      DI(0) => \t1_g4[30]_i_15_n_0\,
      O(3) => \t1_g4_reg[30]_i_3_n_4\,
      O(2) => \t1_g4_reg[30]_i_3_n_5\,
      O(1) => \t1_g4_reg[30]_i_3_n_6\,
      O(0) => \t1_g4_reg[30]_i_3_n_7\,
      S(3) => \t1_g4[30]_i_16_n_0\,
      S(2) => \t1_g4[30]_i_17_n_0\,
      S(1) => \t1_g4[30]_i_18_n_0\,
      S(0) => \t1_g4[30]_i_19_n_0\
    );
\t1_g4_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[31]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[31]\
    );
\t1_g4_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[32]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[32]\
    );
\t1_g4_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[33]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[33]\
    );
\t1_g4_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[34]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[34]\
    );
\t1_g4_reg[34]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[30]_i_2_n_0\,
      CO(3) => \t1_g4_reg[34]_i_2_n_0\,
      CO(2) => \t1_g4_reg[34]_i_2_n_1\,
      CO(1) => \t1_g4_reg[34]_i_2_n_2\,
      CO(0) => \t1_g4_reg[34]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g4[34]_i_4_n_0\,
      DI(2) => \t1_g4[34]_i_5_n_0\,
      DI(1) => \t1_g4[34]_i_6_n_0\,
      DI(0) => \t1_g4[34]_i_7_n_0\,
      O(3) => \t1_g4_reg[34]_i_2_n_4\,
      O(2) => \t1_g4_reg[34]_i_2_n_5\,
      O(1) => \t1_g4_reg[34]_i_2_n_6\,
      O(0) => \t1_g4_reg[34]_i_2_n_7\,
      S(3) => \t1_g4[34]_i_8_n_0\,
      S(2) => \t1_g4[34]_i_9_n_0\,
      S(1) => \t1_g4[34]_i_10_n_0\,
      S(0) => \t1_g4[34]_i_11_n_0\
    );
\t1_g4_reg[34]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[34]_i_22_n_0\,
      CO(3 downto 1) => \NLW_t1_g4_reg[34]_i_20_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t1_g4_reg[34]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g4[34]_i_23_n_0\,
      O(3 downto 0) => \NLW_t1_g4_reg[34]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g4[34]_i_24_n_0\
    );
\t1_g4_reg[34]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[34]_i_25_n_0\,
      CO(3 downto 1) => \NLW_t1_g4_reg[34]_i_21_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t1_g4_reg[34]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g4[34]_i_26_n_0\,
      O(3 downto 0) => \NLW_t1_g4_reg[34]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g4[34]_i_27_n_0\
    );
\t1_g4_reg[34]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g4_reg[34]_i_22_n_0\,
      CO(2) => \t1_g4_reg[34]_i_22_n_1\,
      CO(1) => \t1_g4_reg[34]_i_22_n_2\,
      CO(0) => \t1_g4_reg[34]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g4[34]_i_28_n_0\,
      DI(2) => \t1_g4[34]_i_29_n_0\,
      DI(1) => \t1_g4[34]_i_30_n_0\,
      DI(0) => \t1_g4[34]_i_31_n_0\,
      O(3 downto 0) => \NLW_t1_g4_reg[34]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g4[34]_i_32_n_0\,
      S(2) => \t1_g4[34]_i_33_n_0\,
      S(1) => \t1_g4[34]_i_34_n_0\,
      S(0) => \t1_g4[34]_i_35_n_0\
    );
\t1_g4_reg[34]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g4_reg[34]_i_25_n_0\,
      CO(2) => \t1_g4_reg[34]_i_25_n_1\,
      CO(1) => \t1_g4_reg[34]_i_25_n_2\,
      CO(0) => \t1_g4_reg[34]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g4[34]_i_36_n_0\,
      DI(2) => \t1_g4[34]_i_37_n_0\,
      DI(1) => \t1_g4[34]_i_38_n_0\,
      DI(0) => \t1_g4[34]_i_39_n_0\,
      O(3 downto 0) => \NLW_t1_g4_reg[34]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g4[34]_i_40_n_0\,
      S(2) => \t1_g4[34]_i_41_n_0\,
      S(1) => \t1_g4[34]_i_42_n_0\,
      S(0) => \t1_g4[34]_i_43_n_0\
    );
\t1_g4_reg[34]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[30]_i_3_n_0\,
      CO(3) => \t1_g4_reg[34]_i_3_n_0\,
      CO(2) => \t1_g4_reg[34]_i_3_n_1\,
      CO(1) => \t1_g4_reg[34]_i_3_n_2\,
      CO(0) => \t1_g4_reg[34]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g4[34]_i_12_n_0\,
      DI(2) => \t1_g4[34]_i_13_n_0\,
      DI(1) => \t1_g4[34]_i_14_n_0\,
      DI(0) => \t1_g4[34]_i_15_n_0\,
      O(3) => \t1_g4_reg[34]_i_3_n_4\,
      O(2) => \t1_g4_reg[34]_i_3_n_5\,
      O(1) => \t1_g4_reg[34]_i_3_n_6\,
      O(0) => \t1_g4_reg[34]_i_3_n_7\,
      S(3) => \t1_g4[34]_i_16_n_0\,
      S(2) => \t1_g4[34]_i_17_n_0\,
      S(1) => \t1_g4[34]_i_18_n_0\,
      S(0) => \t1_g4[34]_i_19_n_0\
    );
\t1_g4_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[35]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[35]\
    );
\t1_g4_reg[35]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[34]_i_2_n_0\,
      CO(3 downto 0) => \NLW_t1_g4_reg[35]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g4_reg[35]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \t1_g4_reg[35]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \t1_g4[35]_i_4_n_0\
    );
\t1_g4_reg[35]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[34]_i_3_n_0\,
      CO(3 downto 0) => \NLW_t1_g4_reg[35]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g4_reg[35]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \t1_g4_reg[35]_i_3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \t1_g4[35]_i_5_n_0\
    );
\t1_g4_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[36]_i_1_n_0\,
      Q => p_0_in0_in(0)
    );
\t1_g4_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[37]_i_1_n_0\,
      Q => p_0_in0_in(1)
    );
\t1_g4_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[38]_i_1_n_0\,
      Q => p_0_in0_in(2)
    );
\t1_g4_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[39]_i_1_n_0\,
      Q => p_0_in0_in(3)
    );
\t1_g4_reg[39]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g4_reg[39]_i_2_n_0\,
      CO(2) => \t1_g4_reg[39]_i_2_n_1\,
      CO(1) => \t1_g4_reg[39]_i_2_n_2\,
      CO(0) => \t1_g4_reg[39]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g4[39]_i_4_n_0\,
      DI(2) => \t1_g4[39]_i_5_n_0\,
      DI(1) => \t1_g4[39]_i_6_n_0\,
      DI(0) => \t1_g4[39]_i_7_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage13_return0(3 downto 0),
      S(3) => \t1_g4[39]_i_8_n_0\,
      S(2) => \t1_g4[39]_i_9_n_0\,
      S(1) => \t1_g4[39]_i_10_n_0\,
      S(0) => \t1_g4[39]_i_11_n_0\
    );
\t1_g4_reg[39]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g4_reg[39]_i_3_n_0\,
      CO(2) => \t1_g4_reg[39]_i_3_n_1\,
      CO(1) => \t1_g4_reg[39]_i_3_n_2\,
      CO(0) => \t1_g4_reg[39]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g4[39]_i_12_n_0\,
      DI(2) => \t1_g4[39]_i_13_n_0\,
      DI(1) => \t1_g4[39]_i_14_n_0\,
      DI(0) => \t1_g4[39]_i_15_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage17_return0(3 downto 0),
      S(3) => \t1_g4[39]_i_16_n_0\,
      S(2) => \t1_g4[39]_i_17_n_0\,
      S(1) => \t1_g4[39]_i_18_n_0\,
      S(0) => \t1_g4[39]_i_19_n_0\
    );
\t1_g4_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[3]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[3]\
    );
\t1_g4_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[40]_i_1_n_0\,
      Q => p_0_in0_in(4)
    );
\t1_g4_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[41]_i_1_n_0\,
      Q => p_0_in0_in(5)
    );
\t1_g4_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[42]_i_1_n_0\,
      Q => p_0_in0_in(6)
    );
\t1_g4_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[43]_i_1_n_0\,
      Q => p_0_in0_in(7)
    );
\t1_g4_reg[43]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[39]_i_2_n_0\,
      CO(3) => \t1_g4_reg[43]_i_2_n_0\,
      CO(2) => \t1_g4_reg[43]_i_2_n_1\,
      CO(1) => \t1_g4_reg[43]_i_2_n_2\,
      CO(0) => \t1_g4_reg[43]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g4[43]_i_4_n_0\,
      DI(2) => \t1_g4[43]_i_5_n_0\,
      DI(1) => \t1_g4[43]_i_6_n_0\,
      DI(0) => \t1_g4[43]_i_7_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage13_return0(7 downto 4),
      S(3) => \t1_g4[43]_i_8_n_0\,
      S(2) => \t1_g4[43]_i_9_n_0\,
      S(1) => \t1_g4[43]_i_10_n_0\,
      S(0) => \t1_g4[43]_i_11_n_0\
    );
\t1_g4_reg[43]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[43]_i_22_n_0\,
      CO(3 downto 1) => \NLW_t1_g4_reg[43]_i_20_CO_UNCONNECTED\(3 downto 1),
      CO(0) => interpolate_G_on_R_stage13_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g4[43]_i_23_n_0\,
      O(3 downto 0) => \NLW_t1_g4_reg[43]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g4[43]_i_24_n_0\
    );
\t1_g4_reg[43]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[43]_i_25_n_0\,
      CO(3 downto 1) => \NLW_t1_g4_reg[43]_i_21_CO_UNCONNECTED\(3 downto 1),
      CO(0) => interpolate_G_on_R_stage17_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g4[43]_i_26_n_0\,
      O(3 downto 0) => \NLW_t1_g4_reg[43]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g4[43]_i_27_n_0\
    );
\t1_g4_reg[43]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g4_reg[43]_i_22_n_0\,
      CO(2) => \t1_g4_reg[43]_i_22_n_1\,
      CO(1) => \t1_g4_reg[43]_i_22_n_2\,
      CO(0) => \t1_g4_reg[43]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g4[43]_i_28_n_0\,
      DI(2) => \t1_g4[43]_i_29_n_0\,
      DI(1) => \t1_g4[43]_i_30_n_0\,
      DI(0) => \t1_g4[43]_i_31_n_0\,
      O(3 downto 0) => \NLW_t1_g4_reg[43]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g4[43]_i_32_n_0\,
      S(2) => \t1_g4[43]_i_33_n_0\,
      S(1) => \t1_g4[43]_i_34_n_0\,
      S(0) => \t1_g4[43]_i_35_n_0\
    );
\t1_g4_reg[43]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g4_reg[43]_i_25_n_0\,
      CO(2) => \t1_g4_reg[43]_i_25_n_1\,
      CO(1) => \t1_g4_reg[43]_i_25_n_2\,
      CO(0) => \t1_g4_reg[43]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g4[43]_i_36_n_0\,
      DI(2) => \t1_g4[43]_i_37_n_0\,
      DI(1) => \t1_g4[43]_i_38_n_0\,
      DI(0) => \t1_g4[43]_i_39_n_0\,
      O(3 downto 0) => \NLW_t1_g4_reg[43]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g4[43]_i_40_n_0\,
      S(2) => \t1_g4[43]_i_41_n_0\,
      S(1) => \t1_g4[43]_i_42_n_0\,
      S(0) => \t1_g4[43]_i_43_n_0\
    );
\t1_g4_reg[43]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[39]_i_3_n_0\,
      CO(3) => \t1_g4_reg[43]_i_3_n_0\,
      CO(2) => \t1_g4_reg[43]_i_3_n_1\,
      CO(1) => \t1_g4_reg[43]_i_3_n_2\,
      CO(0) => \t1_g4_reg[43]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g4[43]_i_12_n_0\,
      DI(2) => \t1_g4[43]_i_13_n_0\,
      DI(1) => \t1_g4[43]_i_14_n_0\,
      DI(0) => \t1_g4[43]_i_15_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage17_return0(7 downto 4),
      S(3) => \t1_g4[43]_i_16_n_0\,
      S(2) => \t1_g4[43]_i_17_n_0\,
      S(1) => \t1_g4[43]_i_18_n_0\,
      S(0) => \t1_g4[43]_i_19_n_0\
    );
\t1_g4_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => \t1_g4[44]_i_1_n_0\,
      Q => p_0_in0_in(8)
    );
\t1_g4_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[43]_i_2_n_0\,
      CO(3 downto 0) => \NLW_t1_g4_reg[44]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g4_reg[44]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => interpolate_G_on_R_stage13_return0(8),
      S(3 downto 1) => B"000",
      S(0) => \t1_g4[44]_i_4_n_0\
    );
\t1_g4_reg[44]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[43]_i_3_n_0\,
      CO(3 downto 0) => \NLW_t1_g4_reg[44]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g4_reg[44]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => interpolate_G_on_R_stage17_return0(8),
      S(3 downto 1) => B"000",
      S(0) => \t1_g4[44]_i_5_n_0\
    );
\t1_g4_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[4]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[4]\
    );
\t1_g4_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[5]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[5]\
    );
\t1_g4_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[1]_i_2_n_0\,
      CO(3) => \t1_g4_reg[5]_i_2_n_0\,
      CO(2) => \t1_g4_reg[5]_i_2_n_1\,
      CO(1) => \t1_g4_reg[5]_i_2_n_2\,
      CO(0) => \t1_g4_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g4[5]_i_4_n_0\,
      DI(2) => \t1_g4[5]_i_5_n_0\,
      DI(1) => \t1_g4[5]_i_6_n_0\,
      DI(0) => \t1_g4[5]_i_7_n_0\,
      O(3) => \t1_g4_reg[5]_i_2_n_4\,
      O(2) => \t1_g4_reg[5]_i_2_n_5\,
      O(1) => \t1_g4_reg[5]_i_2_n_6\,
      O(0) => \t1_g4_reg[5]_i_2_n_7\,
      S(3) => \t1_g4[5]_i_8_n_0\,
      S(2) => \t1_g4[5]_i_9_n_0\,
      S(1) => \t1_g4[5]_i_10_n_0\,
      S(0) => \t1_g4[5]_i_11_n_0\
    );
\t1_g4_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[1]_i_3_n_0\,
      CO(3) => \t1_g4_reg[5]_i_3_n_0\,
      CO(2) => \t1_g4_reg[5]_i_3_n_1\,
      CO(1) => \t1_g4_reg[5]_i_3_n_2\,
      CO(0) => \t1_g4_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g4[5]_i_12_n_0\,
      DI(2) => \t1_g4[5]_i_13_n_0\,
      DI(1) => \t1_g4[5]_i_14_n_0\,
      DI(0) => \t1_g4[5]_i_15_n_0\,
      O(3) => \t1_g4_reg[5]_i_3_n_4\,
      O(2) => \t1_g4_reg[5]_i_3_n_5\,
      O(1) => \t1_g4_reg[5]_i_3_n_6\,
      O(0) => \t1_g4_reg[5]_i_3_n_7\,
      S(3) => \t1_g4[5]_i_16_n_0\,
      S(2) => \t1_g4[5]_i_17_n_0\,
      S(1) => \t1_g4[5]_i_18_n_0\,
      S(0) => \t1_g4[5]_i_19_n_0\
    );
\t1_g4_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[6]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[6]\
    );
\t1_g4_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[7]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[7]\
    );
\t1_g4_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[8]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[8]\
    );
\t1_g4_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[5]_i_2_n_0\,
      CO(3) => \NLW_t1_g4_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \t1_g4_reg[8]_i_2_n_1\,
      CO(1) => \NLW_t1_g4_reg[8]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \t1_g4_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \t1_g4[8]_i_4_n_0\,
      DI(0) => \t1_g4[8]_i_5_n_0\,
      O(3 downto 2) => \NLW_t1_g4_reg[8]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g4_reg[8]_i_2_n_6\,
      O(0) => \t1_g4_reg[8]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g4[8]_i_6_n_0\,
      S(0) => \t1_g4[8]_i_7_n_0\
    );
\t1_g4_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g4_reg[5]_i_3_n_0\,
      CO(3) => \NLW_t1_g4_reg[8]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \t1_g4_reg[8]_i_3_n_1\,
      CO(1) => \NLW_t1_g4_reg[8]_i_3_CO_UNCONNECTED\(1),
      CO(0) => \t1_g4_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \t1_g4[8]_i_8_n_0\,
      DI(0) => \t1_g4[8]_i_9_n_0\,
      O(3 downto 2) => \NLW_t1_g4_reg[8]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g4_reg[8]_i_3_n_6\,
      O(0) => \t1_g4_reg[8]_i_3_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g4[8]_i_10_n_0\,
      S(0) => \t1_g4[8]_i_11_n_0\
    );
\t1_g4_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => \t1_g4[9]_i_1_n_0\,
      Q => \t1_g4_reg_n_0_[9]\
    );
\t1_g[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => p_1_in1_in(1),
      I2 => \^odd_line_reg_rep_0\,
      I3 => \t1_g_reg[1]_i_2_n_5\,
      O => \t1_g[0]_i_1_n_0\
    );
\t1_g[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[10]_i_2_n_4\,
      O => \t1_g[10]_i_1_n_0\
    );
\t1_g[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(3),
      I1 => p_1_in14_in(3),
      O => \t1_g[10]_i_3_n_0\
    );
\t1_g[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(2),
      I1 => p_1_in14_in(2),
      O => \t1_g[10]_i_4_n_0\
    );
\t1_g[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(1),
      I1 => p_1_in14_in(1),
      O => \t1_g[10]_i_5_n_0\
    );
\t1_g[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[14]_i_2_n_7\,
      O => \t1_g[11]_i_1_n_0\
    );
\t1_g[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[14]_i_2_n_6\,
      O => \t1_g[12]_i_1_n_0\
    );
\t1_g[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[14]_i_2_n_5\,
      O => \t1_g[13]_i_1_n_0\
    );
\t1_g[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[14]_i_2_n_4\,
      O => \t1_g[14]_i_1_n_0\
    );
\t1_g[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(7),
      I1 => p_1_in14_in(7),
      O => \t1_g[14]_i_3_n_0\
    );
\t1_g[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(6),
      I1 => p_1_in14_in(6),
      O => \t1_g[14]_i_4_n_0\
    );
\t1_g[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(5),
      I1 => p_1_in14_in(5),
      O => \t1_g[14]_i_5_n_0\
    );
\t1_g[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(4),
      I1 => p_1_in14_in(4),
      O => \t1_g[14]_i_6_n_0\
    );
\t1_g[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[17]_i_2_n_7\,
      O => \t1_g[15]_i_1_n_0\
    );
\t1_g[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[17]_i_2_n_6\,
      O => \t1_g[16]_i_1_n_0\
    );
\t1_g[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[17]_i_2_n_1\,
      O => \t1_g[17]_i_1_n_0\
    );
\t1_g[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(9),
      I1 => p_1_in14_in(9),
      O => \t1_g[17]_i_3_n_0\
    );
\t1_g[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in18_in(8),
      I1 => p_1_in14_in(8),
      O => \t1_g[17]_i_4_n_0\
    );
\t1_g[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return027_out(2),
      O => \t1_g[18]_i_1_n_0\
    );
\t1_g[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return027_out(3),
      O => \t1_g[19]_i_1_n_0\
    );
\t1_g[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(3),
      I1 => p_1_in12_in(3),
      O => \t1_g[19]_i_3_n_0\
    );
\t1_g[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(2),
      I1 => p_1_in12_in(2),
      O => \t1_g[19]_i_4_n_0\
    );
\t1_g[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(1),
      I1 => p_1_in12_in(1),
      O => \t1_g[19]_i_5_n_0\
    );
\t1_g[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => p_1_in1_in(2),
      I2 => \^odd_line_reg_rep_0\,
      I3 => \t1_g_reg[1]_i_2_n_4\,
      O => \t1_g[1]_i_1_n_0\
    );
\t1_g[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in12_in(3),
      I1 => p_1_in14_in(3),
      I2 => p_1_in21_in(3),
      O => \t1_g[1]_i_10_n_0\
    );
\t1_g[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in18_in(3),
      I1 => \t1_g[1]_i_10_n_0\,
      I2 => p_1_in12_in(2),
      I3 => p_1_in21_in(2),
      I4 => p_1_in14_in(2),
      O => \t1_g[1]_i_3_n_0\
    );
\t1_g[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => p_1_in12_in(2),
      I1 => p_1_in21_in(2),
      I2 => p_1_in14_in(2),
      I3 => p_1_in18_in(3),
      I4 => \t1_g[1]_i_10_n_0\,
      O => \t1_g[1]_i_4_n_0\
    );
\t1_g[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in21_in(2),
      I1 => p_1_in14_in(2),
      I2 => p_1_in12_in(2),
      I3 => p_1_in18_in(2),
      O => \t1_g[1]_i_5_n_0\
    );
\t1_g[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g[1]_i_3_n_0\,
      I1 => \t1_g[5]_i_14_n_0\,
      I2 => p_1_in18_in(4),
      I3 => p_1_in14_in(3),
      I4 => p_1_in21_in(3),
      I5 => p_1_in12_in(3),
      O => \t1_g[1]_i_6_n_0\
    );
\t1_g[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \t1_g[1]_i_10_n_0\,
      I1 => p_1_in18_in(3),
      I2 => p_1_in12_in(2),
      I3 => p_1_in14_in(2),
      I4 => p_1_in21_in(2),
      I5 => p_1_in18_in(2),
      O => \t1_g[1]_i_7_n_0\
    );
\t1_g[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \t1_g[1]_i_5_n_0\,
      I1 => p_1_in12_in(1),
      I2 => p_1_in21_in(1),
      I3 => p_1_in14_in(1),
      O => \t1_g[1]_i_8_n_0\
    );
\t1_g[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in21_in(1),
      I1 => p_1_in14_in(1),
      I2 => p_1_in12_in(1),
      I3 => p_1_in18_in(1),
      O => \t1_g[1]_i_9_n_0\
    );
\t1_g[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return027_out(4),
      O => \t1_g[20]_i_1_n_0\
    );
\t1_g[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return027_out(5),
      O => \t1_g[21]_i_1_n_0\
    );
\t1_g[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return027_out(6),
      O => \t1_g[22]_i_1_n_0\
    );
\t1_g[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return027_out(7),
      O => \t1_g[23]_i_1_n_0\
    );
\t1_g[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(7),
      I1 => p_1_in12_in(7),
      O => \t1_g[23]_i_3_n_0\
    );
\t1_g[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(6),
      I1 => p_1_in12_in(6),
      O => \t1_g[23]_i_4_n_0\
    );
\t1_g[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(5),
      I1 => p_1_in12_in(5),
      O => \t1_g[23]_i_5_n_0\
    );
\t1_g[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(4),
      I1 => p_1_in12_in(4),
      O => \t1_g[23]_i_6_n_0\
    );
\t1_g[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return027_out(8),
      O => \t1_g[24]_i_1_n_0\
    );
\t1_g[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return027_out(9),
      O => \t1_g[25]_i_1_n_0\
    );
\t1_g[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return027_out(10),
      O => \t1_g[26]_i_1_n_0\
    );
\t1_g[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(9),
      I1 => p_1_in12_in(9),
      O => \t1_g[26]_i_3_n_0\
    );
\t1_g[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in21_in(8),
      I1 => p_1_in12_in(8),
      O => \t1_g[26]_i_4_n_0\
    );
\t1_g[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[30]_i_2_n_7\,
      O => \t1_g[27]_i_1_n_0\
    );
\t1_g[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[30]_i_2_n_6\,
      O => \t1_g[28]_i_1_n_0\
    );
\t1_g[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[30]_i_2_n_5\,
      O => \t1_g[29]_i_1_n_0\
    );
\t1_g[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => p_1_in1_in(3),
      I2 => \^odd_line_reg_rep_0\,
      I3 => \t1_g_reg[5]_i_2_n_7\,
      O => \t1_g[2]_i_1_n_0\
    );
\t1_g[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[30]_i_2_n_4\,
      O => \t1_g[30]_i_1_n_0\
    );
\t1_g[30]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(1),
      I1 => p_1_in18_in(1),
      O => \t1_g[30]_i_10_n_0\
    );
\t1_g[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in14_in(4),
      I1 => p_1_in18_in(4),
      I2 => \t1_g_reg[34]_i_11_n_3\,
      O => \t1_g[30]_i_3_n_0\
    );
\t1_g[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in14_in(3),
      I1 => p_1_in18_in(3),
      I2 => \t1_g_reg[34]_i_11_n_3\,
      O => \t1_g[30]_i_4_n_0\
    );
\t1_g[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in14_in(2),
      I1 => p_1_in18_in(2),
      I2 => \t1_g_reg[34]_i_11_n_3\,
      O => \t1_g[30]_i_5_n_0\
    );
\t1_g[30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in14_in(1),
      I1 => p_1_in18_in(1),
      I2 => \t1_g_reg[34]_i_11_n_3\,
      O => \t1_g[30]_i_6_n_0\
    );
\t1_g[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(4),
      I1 => p_1_in18_in(4),
      O => \t1_g[30]_i_7_n_0\
    );
\t1_g[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(3),
      I1 => p_1_in18_in(3),
      O => \t1_g[30]_i_8_n_0\
    );
\t1_g[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(2),
      I1 => p_1_in18_in(2),
      O => \t1_g[30]_i_9_n_0\
    );
\t1_g[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[34]_i_2_n_7\,
      O => \t1_g[31]_i_1_n_0\
    );
\t1_g[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[34]_i_2_n_6\,
      O => \t1_g[32]_i_1_n_0\
    );
\t1_g[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[34]_i_2_n_5\,
      O => \t1_g[33]_i_1_n_0\
    );
\t1_g[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[34]_i_2_n_4\,
      O => \t1_g[34]_i_1_n_0\
    );
\t1_g[34]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(5),
      I1 => p_1_in18_in(5),
      O => \t1_g[34]_i_10_n_0\
    );
\t1_g[34]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in18_in(9),
      I1 => p_1_in14_in(9),
      O => \t1_g[34]_i_13_n_0\
    );
\t1_g[34]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(9),
      I1 => p_1_in18_in(9),
      O => \t1_g[34]_i_14_n_0\
    );
\t1_g[34]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in18_in(7),
      I1 => p_1_in14_in(7),
      I2 => p_1_in14_in(8),
      I3 => p_1_in18_in(8),
      O => \t1_g[34]_i_15_n_0\
    );
\t1_g[34]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in18_in(5),
      I1 => p_1_in14_in(5),
      I2 => p_1_in14_in(6),
      I3 => p_1_in18_in(6),
      O => \t1_g[34]_i_16_n_0\
    );
\t1_g[34]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in18_in(3),
      I1 => p_1_in14_in(3),
      I2 => p_1_in14_in(4),
      I3 => p_1_in18_in(4),
      O => \t1_g[34]_i_17_n_0\
    );
\t1_g[34]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in18_in(1),
      I1 => p_1_in14_in(1),
      I2 => p_1_in14_in(2),
      I3 => p_1_in18_in(2),
      O => \t1_g[34]_i_18_n_0\
    );
\t1_g[34]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in18_in(7),
      I1 => p_1_in14_in(7),
      I2 => p_1_in18_in(8),
      I3 => p_1_in14_in(8),
      O => \t1_g[34]_i_19_n_0\
    );
\t1_g[34]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in18_in(5),
      I1 => p_1_in14_in(5),
      I2 => p_1_in18_in(6),
      I3 => p_1_in14_in(6),
      O => \t1_g[34]_i_20_n_0\
    );
\t1_g[34]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in18_in(3),
      I1 => p_1_in14_in(3),
      I2 => p_1_in18_in(4),
      I3 => p_1_in14_in(4),
      O => \t1_g[34]_i_21_n_0\
    );
\t1_g[34]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in18_in(1),
      I1 => p_1_in14_in(1),
      I2 => p_1_in18_in(2),
      I3 => p_1_in14_in(2),
      O => \t1_g[34]_i_22_n_0\
    );
\t1_g[34]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in14_in(8),
      I1 => p_1_in18_in(8),
      I2 => \t1_g_reg[34]_i_11_n_3\,
      O => \t1_g[34]_i_3_n_0\
    );
\t1_g[34]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in14_in(7),
      I1 => p_1_in18_in(7),
      I2 => \t1_g_reg[34]_i_11_n_3\,
      O => \t1_g[34]_i_4_n_0\
    );
\t1_g[34]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in14_in(6),
      I1 => p_1_in18_in(6),
      I2 => \t1_g_reg[34]_i_11_n_3\,
      O => \t1_g[34]_i_5_n_0\
    );
\t1_g[34]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in14_in(5),
      I1 => p_1_in18_in(5),
      I2 => \t1_g_reg[34]_i_11_n_3\,
      O => \t1_g[34]_i_6_n_0\
    );
\t1_g[34]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(8),
      I1 => p_1_in18_in(8),
      O => \t1_g[34]_i_7_n_0\
    );
\t1_g[34]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(7),
      I1 => p_1_in18_in(7),
      O => \t1_g[34]_i_8_n_0\
    );
\t1_g[34]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(6),
      I1 => p_1_in18_in(6),
      O => \t1_g[34]_i_9_n_0\
    );
\t1_g[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[35]_i_2_n_7\,
      O => \t1_g[35]_i_1_n_0\
    );
\t1_g[35]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in14_in(9),
      I1 => p_1_in18_in(9),
      O => \t1_g[35]_i_3_n_0\
    );
\t1_g[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return0(0),
      O => \t1_g[36]_i_1_n_0\
    );
\t1_g[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return0(1),
      O => \t1_g[37]_i_1_n_0\
    );
\t1_g[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return0(2),
      O => \t1_g[38]_i_1_n_0\
    );
\t1_g[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return0(3),
      O => \t1_g[39]_i_1_n_0\
    );
\t1_g[39]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(1),
      I1 => p_1_in21_in(1),
      O => \t1_g[39]_i_10_n_0\
    );
\t1_g[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in12_in(4),
      I1 => p_1_in21_in(4),
      I2 => interpolate_G_on_R_stage1_return2,
      O => \t1_g[39]_i_3_n_0\
    );
\t1_g[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in12_in(3),
      I1 => p_1_in21_in(3),
      I2 => interpolate_G_on_R_stage1_return2,
      O => \t1_g[39]_i_4_n_0\
    );
\t1_g[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in12_in(2),
      I1 => p_1_in21_in(2),
      I2 => interpolate_G_on_R_stage1_return2,
      O => \t1_g[39]_i_5_n_0\
    );
\t1_g[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in12_in(1),
      I1 => p_1_in21_in(1),
      I2 => interpolate_G_on_R_stage1_return2,
      O => \t1_g[39]_i_6_n_0\
    );
\t1_g[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(4),
      I1 => p_1_in21_in(4),
      O => \t1_g[39]_i_7_n_0\
    );
\t1_g[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(3),
      I1 => p_1_in21_in(3),
      O => \t1_g[39]_i_8_n_0\
    );
\t1_g[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(2),
      I1 => p_1_in21_in(2),
      O => \t1_g[39]_i_9_n_0\
    );
\t1_g[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => p_1_in1_in(4),
      I2 => \^odd_line_reg_rep_0\,
      I3 => \t1_g_reg[5]_i_2_n_6\,
      O => \t1_g[3]_i_1_n_0\
    );
\t1_g[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return0(4),
      O => \t1_g[40]_i_1_n_0\
    );
\t1_g[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return0(5),
      O => \t1_g[41]_i_1_n_0\
    );
\t1_g[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return0(6),
      O => \t1_g[42]_i_1_n_0\
    );
\t1_g[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return0(7),
      O => \t1_g[43]_i_1_n_0\
    );
\t1_g[43]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(5),
      I1 => p_1_in21_in(5),
      O => \t1_g[43]_i_10_n_0\
    );
\t1_g[43]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in21_in(9),
      I1 => p_1_in12_in(9),
      O => \t1_g[43]_i_13_n_0\
    );
\t1_g[43]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(9),
      I1 => p_1_in21_in(9),
      O => \t1_g[43]_i_14_n_0\
    );
\t1_g[43]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in21_in(7),
      I1 => p_1_in12_in(7),
      I2 => p_1_in12_in(8),
      I3 => p_1_in21_in(8),
      O => \t1_g[43]_i_15_n_0\
    );
\t1_g[43]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in21_in(5),
      I1 => p_1_in12_in(5),
      I2 => p_1_in12_in(6),
      I3 => p_1_in21_in(6),
      O => \t1_g[43]_i_16_n_0\
    );
\t1_g[43]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in21_in(3),
      I1 => p_1_in12_in(3),
      I2 => p_1_in12_in(4),
      I3 => p_1_in21_in(4),
      O => \t1_g[43]_i_17_n_0\
    );
\t1_g[43]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_1_in21_in(1),
      I1 => p_1_in12_in(1),
      I2 => p_1_in12_in(2),
      I3 => p_1_in21_in(2),
      O => \t1_g[43]_i_18_n_0\
    );
\t1_g[43]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in21_in(7),
      I1 => p_1_in12_in(7),
      I2 => p_1_in21_in(8),
      I3 => p_1_in12_in(8),
      O => \t1_g[43]_i_19_n_0\
    );
\t1_g[43]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in21_in(5),
      I1 => p_1_in12_in(5),
      I2 => p_1_in21_in(6),
      I3 => p_1_in12_in(6),
      O => \t1_g[43]_i_20_n_0\
    );
\t1_g[43]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in21_in(3),
      I1 => p_1_in12_in(3),
      I2 => p_1_in21_in(4),
      I3 => p_1_in12_in(4),
      O => \t1_g[43]_i_21_n_0\
    );
\t1_g[43]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_1_in21_in(1),
      I1 => p_1_in12_in(1),
      I2 => p_1_in21_in(2),
      I3 => p_1_in12_in(2),
      O => \t1_g[43]_i_22_n_0\
    );
\t1_g[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in12_in(8),
      I1 => p_1_in21_in(8),
      I2 => interpolate_G_on_R_stage1_return2,
      O => \t1_g[43]_i_3_n_0\
    );
\t1_g[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in12_in(7),
      I1 => p_1_in21_in(7),
      I2 => interpolate_G_on_R_stage1_return2,
      O => \t1_g[43]_i_4_n_0\
    );
\t1_g[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in12_in(6),
      I1 => p_1_in21_in(6),
      I2 => interpolate_G_on_R_stage1_return2,
      O => \t1_g[43]_i_5_n_0\
    );
\t1_g[43]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_1_in12_in(5),
      I1 => p_1_in21_in(5),
      I2 => interpolate_G_on_R_stage1_return2,
      O => \t1_g[43]_i_6_n_0\
    );
\t1_g[43]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(8),
      I1 => p_1_in21_in(8),
      O => \t1_g[43]_i_7_n_0\
    );
\t1_g[43]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(7),
      I1 => p_1_in21_in(7),
      O => \t1_g[43]_i_8_n_0\
    );
\t1_g[43]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(6),
      I1 => p_1_in21_in(6),
      O => \t1_g[43]_i_9_n_0\
    );
\t1_g[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => interpolate_G_on_R_stage1_return0(8),
      O => \t1_g[44]_i_1_n_0\
    );
\t1_g[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in12_in(9),
      I1 => p_1_in21_in(9),
      O => \t1_g[44]_i_3_n_0\
    );
\t1_g[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => p_1_in1_in(5),
      I2 => \^odd_line_reg_rep_0\,
      I3 => \t1_g_reg[5]_i_2_n_5\,
      O => \t1_g[4]_i_1_n_0\
    );
\t1_g[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => p_1_in1_in(6),
      I2 => \^odd_line_reg_rep_0\,
      I3 => \t1_g_reg[5]_i_2_n_4\,
      O => \t1_g[5]_i_1_n_0\
    );
\t1_g[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g[5]_i_6_n_0\,
      I1 => \t1_g[5]_i_13_n_0\,
      I2 => p_1_in18_in(5),
      I3 => p_1_in14_in(4),
      I4 => p_1_in21_in(4),
      I5 => p_1_in12_in(4),
      O => \t1_g[5]_i_10_n_0\
    );
\t1_g[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in12_in(7),
      I1 => p_1_in14_in(7),
      I2 => p_1_in21_in(7),
      O => \t1_g[5]_i_11_n_0\
    );
\t1_g[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in12_in(6),
      I1 => p_1_in14_in(6),
      I2 => p_1_in21_in(6),
      O => \t1_g[5]_i_12_n_0\
    );
\t1_g[5]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in12_in(5),
      I1 => p_1_in14_in(5),
      I2 => p_1_in21_in(5),
      O => \t1_g[5]_i_13_n_0\
    );
\t1_g[5]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in12_in(4),
      I1 => p_1_in14_in(4),
      I2 => p_1_in21_in(4),
      O => \t1_g[5]_i_14_n_0\
    );
\t1_g[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in18_in(7),
      I1 => \t1_g[5]_i_11_n_0\,
      I2 => p_1_in12_in(6),
      I3 => p_1_in21_in(6),
      I4 => p_1_in14_in(6),
      O => \t1_g[5]_i_3_n_0\
    );
\t1_g[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in18_in(6),
      I1 => \t1_g[5]_i_12_n_0\,
      I2 => p_1_in12_in(5),
      I3 => p_1_in21_in(5),
      I4 => p_1_in14_in(5),
      O => \t1_g[5]_i_4_n_0\
    );
\t1_g[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in18_in(5),
      I1 => \t1_g[5]_i_13_n_0\,
      I2 => p_1_in12_in(4),
      I3 => p_1_in21_in(4),
      I4 => p_1_in14_in(4),
      O => \t1_g[5]_i_5_n_0\
    );
\t1_g[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in18_in(4),
      I1 => \t1_g[5]_i_14_n_0\,
      I2 => p_1_in12_in(3),
      I3 => p_1_in21_in(3),
      I4 => p_1_in14_in(3),
      O => \t1_g[5]_i_6_n_0\
    );
\t1_g[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g[5]_i_3_n_0\,
      I1 => \t1_g[8]_i_8_n_0\,
      I2 => p_1_in18_in(8),
      I3 => p_1_in14_in(7),
      I4 => p_1_in21_in(7),
      I5 => p_1_in12_in(7),
      O => \t1_g[5]_i_7_n_0\
    );
\t1_g[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g[5]_i_4_n_0\,
      I1 => \t1_g[5]_i_11_n_0\,
      I2 => p_1_in18_in(7),
      I3 => p_1_in14_in(6),
      I4 => p_1_in21_in(6),
      I5 => p_1_in12_in(6),
      O => \t1_g[5]_i_8_n_0\
    );
\t1_g[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g[5]_i_5_n_0\,
      I1 => \t1_g[5]_i_12_n_0\,
      I2 => p_1_in18_in(6),
      I3 => p_1_in14_in(5),
      I4 => p_1_in21_in(5),
      I5 => p_1_in12_in(5),
      O => \t1_g[5]_i_9_n_0\
    );
\t1_g[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => p_1_in1_in(7),
      I2 => \^odd_line_reg_rep_0\,
      I3 => \t1_g_reg[8]_i_2_n_7\,
      O => \t1_g[6]_i_1_n_0\
    );
\t1_g[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => p_1_in1_in(8),
      I2 => \^odd_line_reg_rep_0\,
      I3 => \t1_g_reg[8]_i_2_n_6\,
      O => \t1_g[7]_i_1_n_0\
    );
\t1_g[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ED48"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => p_1_in1_in(9),
      I2 => \^odd_line_reg_rep_0\,
      I3 => \t1_g_reg[8]_i_2_n_1\,
      O => \t1_g[8]_i_1_n_0\
    );
\t1_g[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in18_in(9),
      I1 => \t1_g[8]_i_7_n_0\,
      I2 => p_1_in12_in(8),
      I3 => p_1_in21_in(8),
      I4 => p_1_in14_in(8),
      O => \t1_g[8]_i_3_n_0\
    );
\t1_g[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p_1_in18_in(8),
      I1 => \t1_g[8]_i_8_n_0\,
      I2 => p_1_in12_in(7),
      I3 => p_1_in21_in(7),
      I4 => p_1_in14_in(7),
      O => \t1_g[8]_i_4_n_0\
    );
\t1_g[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \t1_g[8]_i_9_n_0\,
      I1 => p_1_in18_in(9),
      I2 => p_1_in12_in(9),
      I3 => p_1_in21_in(9),
      I4 => p_1_in14_in(9),
      O => \t1_g[8]_i_5_n_0\
    );
\t1_g[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t1_g[8]_i_4_n_0\,
      I1 => \t1_g[8]_i_7_n_0\,
      I2 => p_1_in18_in(9),
      I3 => p_1_in14_in(8),
      I4 => p_1_in21_in(8),
      I5 => p_1_in12_in(8),
      O => \t1_g[8]_i_6_n_0\
    );
\t1_g[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in12_in(9),
      I1 => p_1_in14_in(9),
      I2 => p_1_in21_in(9),
      O => \t1_g[8]_i_7_n_0\
    );
\t1_g[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in12_in(8),
      I1 => p_1_in14_in(8),
      I2 => p_1_in21_in(8),
      O => \t1_g[8]_i_8_n_0\
    );
\t1_g[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_1_in14_in(8),
      I1 => p_1_in21_in(8),
      I2 => p_1_in12_in(8),
      O => \t1_g[8]_i_9_n_0\
    );
\t1_g[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => \t1_g_reg[10]_i_2_n_5\,
      O => \t1_g[9]_i_1_n_0\
    );
\t1_g_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[0]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[0]\
    );
\t1_g_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[10]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[10]\
    );
\t1_g_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g_reg[10]_i_2_n_0\,
      CO(2) => \t1_g_reg[10]_i_2_n_1\,
      CO(1) => \t1_g_reg[10]_i_2_n_2\,
      CO(0) => \t1_g_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in18_in(3 downto 1),
      DI(0) => '0',
      O(3) => \t1_g_reg[10]_i_2_n_4\,
      O(2) => \t1_g_reg[10]_i_2_n_5\,
      O(1 downto 0) => \NLW_t1_g_reg[10]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g[10]_i_3_n_0\,
      S(2) => \t1_g[10]_i_4_n_0\,
      S(1) => \t1_g[10]_i_5_n_0\,
      S(0) => '0'
    );
\t1_g_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[11]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[11]\
    );
\t1_g_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[12]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[12]\
    );
\t1_g_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[13]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[13]\
    );
\t1_g_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[14]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[14]\
    );
\t1_g_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g_reg[10]_i_2_n_0\,
      CO(3) => \t1_g_reg[14]_i_2_n_0\,
      CO(2) => \t1_g_reg[14]_i_2_n_1\,
      CO(1) => \t1_g_reg[14]_i_2_n_2\,
      CO(0) => \t1_g_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in18_in(7 downto 4),
      O(3) => \t1_g_reg[14]_i_2_n_4\,
      O(2) => \t1_g_reg[14]_i_2_n_5\,
      O(1) => \t1_g_reg[14]_i_2_n_6\,
      O(0) => \t1_g_reg[14]_i_2_n_7\,
      S(3) => \t1_g[14]_i_3_n_0\,
      S(2) => \t1_g[14]_i_4_n_0\,
      S(1) => \t1_g[14]_i_5_n_0\,
      S(0) => \t1_g[14]_i_6_n_0\
    );
\t1_g_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[15]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[15]\
    );
\t1_g_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[16]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[16]\
    );
\t1_g_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[17]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[17]\
    );
\t1_g_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g_reg[14]_i_2_n_0\,
      CO(3) => \NLW_t1_g_reg[17]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \t1_g_reg[17]_i_2_n_1\,
      CO(1) => \NLW_t1_g_reg[17]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \t1_g_reg[17]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in18_in(9 downto 8),
      O(3 downto 2) => \NLW_t1_g_reg[17]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g_reg[17]_i_2_n_6\,
      O(0) => \t1_g_reg[17]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g[17]_i_3_n_0\,
      S(0) => \t1_g[17]_i_4_n_0\
    );
\t1_g_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[18]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[18]\
    );
\t1_g_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[19]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[19]\
    );
\t1_g_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g_reg[19]_i_2_n_0\,
      CO(2) => \t1_g_reg[19]_i_2_n_1\,
      CO(1) => \t1_g_reg[19]_i_2_n_2\,
      CO(0) => \t1_g_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => p_1_in21_in(3 downto 1),
      DI(0) => '0',
      O(3 downto 2) => interpolate_G_on_R_stage1_return027_out(3 downto 2),
      O(1 downto 0) => \NLW_t1_g_reg[19]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g[19]_i_3_n_0\,
      S(2) => \t1_g[19]_i_4_n_0\,
      S(1) => \t1_g[19]_i_5_n_0\,
      S(0) => '0'
    );
\t1_g_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[1]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[1]\
    );
\t1_g_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g_reg[1]_i_2_n_0\,
      CO(2) => \t1_g_reg[1]_i_2_n_1\,
      CO(1) => \t1_g_reg[1]_i_2_n_2\,
      CO(0) => \t1_g_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g[1]_i_3_n_0\,
      DI(2) => \t1_g[1]_i_4_n_0\,
      DI(1) => \t1_g[1]_i_5_n_0\,
      DI(0) => p_1_in18_in(1),
      O(3) => \t1_g_reg[1]_i_2_n_4\,
      O(2) => \t1_g_reg[1]_i_2_n_5\,
      O(1 downto 0) => \NLW_t1_g_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \t1_g[1]_i_6_n_0\,
      S(2) => \t1_g[1]_i_7_n_0\,
      S(1) => \t1_g[1]_i_8_n_0\,
      S(0) => \t1_g[1]_i_9_n_0\
    );
\t1_g_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[20]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[20]\
    );
\t1_g_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[21]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[21]\
    );
\t1_g_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[22]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[22]\
    );
\t1_g_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[23]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[23]\
    );
\t1_g_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g_reg[19]_i_2_n_0\,
      CO(3) => \t1_g_reg[23]_i_2_n_0\,
      CO(2) => \t1_g_reg[23]_i_2_n_1\,
      CO(1) => \t1_g_reg[23]_i_2_n_2\,
      CO(0) => \t1_g_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in21_in(7 downto 4),
      O(3 downto 0) => interpolate_G_on_R_stage1_return027_out(7 downto 4),
      S(3) => \t1_g[23]_i_3_n_0\,
      S(2) => \t1_g[23]_i_4_n_0\,
      S(1) => \t1_g[23]_i_5_n_0\,
      S(0) => \t1_g[23]_i_6_n_0\
    );
\t1_g_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[24]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[24]\
    );
\t1_g_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[25]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[25]\
    );
\t1_g_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[26]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[26]\
    );
\t1_g_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g_reg[23]_i_2_n_0\,
      CO(3) => \NLW_t1_g_reg[26]_i_2_CO_UNCONNECTED\(3),
      CO(2) => interpolate_G_on_R_stage1_return027_out(10),
      CO(1) => \NLW_t1_g_reg[26]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \t1_g_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in21_in(9 downto 8),
      O(3 downto 2) => \NLW_t1_g_reg[26]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => interpolate_G_on_R_stage1_return027_out(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \t1_g[26]_i_3_n_0\,
      S(0) => \t1_g[26]_i_4_n_0\
    );
\t1_g_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[27]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[27]\
    );
\t1_g_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[28]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[28]\
    );
\t1_g_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[29]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[29]\
    );
\t1_g_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[2]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[2]\
    );
\t1_g_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[30]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[30]\
    );
\t1_g_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g_reg[30]_i_2_n_0\,
      CO(2) => \t1_g_reg[30]_i_2_n_1\,
      CO(1) => \t1_g_reg[30]_i_2_n_2\,
      CO(0) => \t1_g_reg[30]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g[30]_i_3_n_0\,
      DI(2) => \t1_g[30]_i_4_n_0\,
      DI(1) => \t1_g[30]_i_5_n_0\,
      DI(0) => \t1_g[30]_i_6_n_0\,
      O(3) => \t1_g_reg[30]_i_2_n_4\,
      O(2) => \t1_g_reg[30]_i_2_n_5\,
      O(1) => \t1_g_reg[30]_i_2_n_6\,
      O(0) => \t1_g_reg[30]_i_2_n_7\,
      S(3) => \t1_g[30]_i_7_n_0\,
      S(2) => \t1_g[30]_i_8_n_0\,
      S(1) => \t1_g[30]_i_9_n_0\,
      S(0) => \t1_g[30]_i_10_n_0\
    );
\t1_g_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[31]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[31]\
    );
\t1_g_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[32]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[32]\
    );
\t1_g_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[33]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[33]\
    );
\t1_g_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[34]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[34]\
    );
\t1_g_reg[34]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g_reg[34]_i_12_n_0\,
      CO(3 downto 1) => \NLW_t1_g_reg[34]_i_11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t1_g_reg[34]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g[34]_i_13_n_0\,
      O(3 downto 0) => \NLW_t1_g_reg[34]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g[34]_i_14_n_0\
    );
\t1_g_reg[34]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g_reg[34]_i_12_n_0\,
      CO(2) => \t1_g_reg[34]_i_12_n_1\,
      CO(1) => \t1_g_reg[34]_i_12_n_2\,
      CO(0) => \t1_g_reg[34]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g[34]_i_15_n_0\,
      DI(2) => \t1_g[34]_i_16_n_0\,
      DI(1) => \t1_g[34]_i_17_n_0\,
      DI(0) => \t1_g[34]_i_18_n_0\,
      O(3 downto 0) => \NLW_t1_g_reg[34]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g[34]_i_19_n_0\,
      S(2) => \t1_g[34]_i_20_n_0\,
      S(1) => \t1_g[34]_i_21_n_0\,
      S(0) => \t1_g[34]_i_22_n_0\
    );
\t1_g_reg[34]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g_reg[30]_i_2_n_0\,
      CO(3) => \t1_g_reg[34]_i_2_n_0\,
      CO(2) => \t1_g_reg[34]_i_2_n_1\,
      CO(1) => \t1_g_reg[34]_i_2_n_2\,
      CO(0) => \t1_g_reg[34]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g[34]_i_3_n_0\,
      DI(2) => \t1_g[34]_i_4_n_0\,
      DI(1) => \t1_g[34]_i_5_n_0\,
      DI(0) => \t1_g[34]_i_6_n_0\,
      O(3) => \t1_g_reg[34]_i_2_n_4\,
      O(2) => \t1_g_reg[34]_i_2_n_5\,
      O(1) => \t1_g_reg[34]_i_2_n_6\,
      O(0) => \t1_g_reg[34]_i_2_n_7\,
      S(3) => \t1_g[34]_i_7_n_0\,
      S(2) => \t1_g[34]_i_8_n_0\,
      S(1) => \t1_g[34]_i_9_n_0\,
      S(0) => \t1_g[34]_i_10_n_0\
    );
\t1_g_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[35]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[35]\
    );
\t1_g_reg[35]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g_reg[34]_i_2_n_0\,
      CO(3 downto 0) => \NLW_t1_g_reg[35]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g_reg[35]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \t1_g_reg[35]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \t1_g[35]_i_3_n_0\
    );
\t1_g_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[36]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[36]\
    );
\t1_g_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[37]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[37]\
    );
\t1_g_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[38]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[38]\
    );
\t1_g_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[39]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[39]\
    );
\t1_g_reg[39]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g_reg[39]_i_2_n_0\,
      CO(2) => \t1_g_reg[39]_i_2_n_1\,
      CO(1) => \t1_g_reg[39]_i_2_n_2\,
      CO(0) => \t1_g_reg[39]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \t1_g[39]_i_3_n_0\,
      DI(2) => \t1_g[39]_i_4_n_0\,
      DI(1) => \t1_g[39]_i_5_n_0\,
      DI(0) => \t1_g[39]_i_6_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage1_return0(3 downto 0),
      S(3) => \t1_g[39]_i_7_n_0\,
      S(2) => \t1_g[39]_i_8_n_0\,
      S(1) => \t1_g[39]_i_9_n_0\,
      S(0) => \t1_g[39]_i_10_n_0\
    );
\t1_g_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[3]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[3]\
    );
\t1_g_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[40]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[40]\
    );
\t1_g_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[41]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[41]\
    );
\t1_g_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[42]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[42]\
    );
\t1_g_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[43]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[43]\
    );
\t1_g_reg[43]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g_reg[43]_i_12_n_0\,
      CO(3 downto 1) => \NLW_t1_g_reg[43]_i_11_CO_UNCONNECTED\(3 downto 1),
      CO(0) => interpolate_G_on_R_stage1_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t1_g[43]_i_13_n_0\,
      O(3 downto 0) => \NLW_t1_g_reg[43]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t1_g[43]_i_14_n_0\
    );
\t1_g_reg[43]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t1_g_reg[43]_i_12_n_0\,
      CO(2) => \t1_g_reg[43]_i_12_n_1\,
      CO(1) => \t1_g_reg[43]_i_12_n_2\,
      CO(0) => \t1_g_reg[43]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g[43]_i_15_n_0\,
      DI(2) => \t1_g[43]_i_16_n_0\,
      DI(1) => \t1_g[43]_i_17_n_0\,
      DI(0) => \t1_g[43]_i_18_n_0\,
      O(3 downto 0) => \NLW_t1_g_reg[43]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \t1_g[43]_i_19_n_0\,
      S(2) => \t1_g[43]_i_20_n_0\,
      S(1) => \t1_g[43]_i_21_n_0\,
      S(0) => \t1_g[43]_i_22_n_0\
    );
\t1_g_reg[43]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g_reg[39]_i_2_n_0\,
      CO(3) => \t1_g_reg[43]_i_2_n_0\,
      CO(2) => \t1_g_reg[43]_i_2_n_1\,
      CO(1) => \t1_g_reg[43]_i_2_n_2\,
      CO(0) => \t1_g_reg[43]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g[43]_i_3_n_0\,
      DI(2) => \t1_g[43]_i_4_n_0\,
      DI(1) => \t1_g[43]_i_5_n_0\,
      DI(0) => \t1_g[43]_i_6_n_0\,
      O(3 downto 0) => interpolate_G_on_R_stage1_return0(7 downto 4),
      S(3) => \t1_g[43]_i_7_n_0\,
      S(2) => \t1_g[43]_i_8_n_0\,
      S(1) => \t1_g[43]_i_9_n_0\,
      S(0) => \t1_g[43]_i_10_n_0\
    );
\t1_g_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[44]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[44]\
    );
\t1_g_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g_reg[43]_i_2_n_0\,
      CO(3 downto 0) => \NLW_t1_g_reg[44]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_t1_g_reg[44]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => interpolate_G_on_R_stage1_return0(8),
      S(3 downto 1) => B"000",
      S(0) => \t1_g[44]_i_3_n_0\
    );
\t1_g_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[4]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[4]\
    );
\t1_g_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[5]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[5]\
    );
\t1_g_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g_reg[1]_i_2_n_0\,
      CO(3) => \t1_g_reg[5]_i_2_n_0\,
      CO(2) => \t1_g_reg[5]_i_2_n_1\,
      CO(1) => \t1_g_reg[5]_i_2_n_2\,
      CO(0) => \t1_g_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t1_g[5]_i_3_n_0\,
      DI(2) => \t1_g[5]_i_4_n_0\,
      DI(1) => \t1_g[5]_i_5_n_0\,
      DI(0) => \t1_g[5]_i_6_n_0\,
      O(3) => \t1_g_reg[5]_i_2_n_4\,
      O(2) => \t1_g_reg[5]_i_2_n_5\,
      O(1) => \t1_g_reg[5]_i_2_n_6\,
      O(0) => \t1_g_reg[5]_i_2_n_7\,
      S(3) => \t1_g[5]_i_7_n_0\,
      S(2) => \t1_g[5]_i_8_n_0\,
      S(1) => \t1_g[5]_i_9_n_0\,
      S(0) => \t1_g[5]_i_10_n_0\
    );
\t1_g_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[6]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[6]\
    );
\t1_g_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[7]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[7]\
    );
\t1_g_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[8]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[8]\
    );
\t1_g_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t1_g_reg[5]_i_2_n_0\,
      CO(3) => \NLW_t1_g_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \t1_g_reg[8]_i_2_n_1\,
      CO(1) => \NLW_t1_g_reg[8]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \t1_g_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \t1_g[8]_i_3_n_0\,
      DI(0) => \t1_g[8]_i_4_n_0\,
      O(3 downto 2) => \NLW_t1_g_reg[8]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \t1_g_reg[8]_i_2_n_6\,
      O(0) => \t1_g_reg[8]_i_2_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \t1_g[8]_i_5_n_0\,
      S(0) => \t1_g[8]_i_6_n_0\
    );
\t1_g_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_g[9]_i_1_n_0\,
      Q => \t1_g_reg_n_0_[9]\
    );
\t1_rb1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in4_in(1),
      I3 => p_1_in18_in(1),
      O => \t1_rb1[0]_i_1_n_0\
    );
\t1_rb1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in4_in(2),
      I3 => p_1_in18_in(2),
      O => \t1_rb1[1]_i_1_n_0\
    );
\t1_rb1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in4_in(3),
      I3 => p_1_in18_in(3),
      O => \t1_rb1[2]_i_1_n_0\
    );
\t1_rb1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in4_in(4),
      I3 => p_1_in18_in(4),
      O => \t1_rb1[3]_i_1_n_0\
    );
\t1_rb1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in4_in(5),
      I3 => p_1_in18_in(5),
      O => \t1_rb1[4]_i_1_n_0\
    );
\t1_rb1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in4_in(6),
      I3 => p_1_in18_in(6),
      O => \t1_rb1[5]_i_1_n_0\
    );
\t1_rb1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in4_in(7),
      I3 => p_1_in18_in(7),
      O => \t1_rb1[6]_i_1_n_0\
    );
\t1_rb1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in4_in(8),
      I3 => p_1_in18_in(8),
      O => \t1_rb1[7]_i_1_n_0\
    );
\t1_rb1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in4_in(9),
      I3 => p_1_in18_in(9),
      O => \t1_rb1[8]_i_1_n_0\
    );
\t1_rb1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb1[0]_i_1_n_0\,
      Q => t1_rb1(0)
    );
\t1_rb1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb1[1]_i_1_n_0\,
      Q => t1_rb1(1)
    );
\t1_rb1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb1[2]_i_1_n_0\,
      Q => t1_rb1(2)
    );
\t1_rb1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb1[3]_i_1_n_0\,
      Q => t1_rb1(3)
    );
\t1_rb1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb1[4]_i_1_n_0\,
      Q => t1_rb1(4)
    );
\t1_rb1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb1[5]_i_1_n_0\,
      Q => t1_rb1(5)
    );
\t1_rb1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb1[6]_i_1_n_0\,
      Q => t1_rb1(6)
    );
\t1_rb1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb1[7]_i_1_n_0\,
      Q => t1_rb1(7)
    );
\t1_rb1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb1[8]_i_1_n_0\,
      Q => t1_rb1(8)
    );
\t1_rb2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in3_in(1),
      I3 => p_1_in14_in(1),
      O => \t1_rb2[0]_i_1_n_0\
    );
\t1_rb2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in3_in(2),
      I3 => p_1_in14_in(2),
      O => \t1_rb2[1]_i_1_n_0\
    );
\t1_rb2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in3_in(3),
      I3 => p_1_in14_in(3),
      O => \t1_rb2[2]_i_1_n_0\
    );
\t1_rb2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in3_in(4),
      I3 => p_1_in14_in(4),
      O => \t1_rb2[3]_i_1_n_0\
    );
\t1_rb2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in3_in(5),
      I3 => p_1_in14_in(5),
      O => \t1_rb2[4]_i_1_n_0\
    );
\t1_rb2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in3_in(6),
      I3 => p_1_in14_in(6),
      O => \t1_rb2[5]_i_1_n_0\
    );
\t1_rb2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in3_in(7),
      I3 => p_1_in14_in(7),
      O => \t1_rb2[6]_i_1_n_0\
    );
\t1_rb2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in3_in(8),
      I3 => p_1_in14_in(8),
      O => \t1_rb2[7]_i_1_n_0\
    );
\t1_rb2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in3_in(9),
      I3 => p_1_in14_in(9),
      O => \t1_rb2[8]_i_1_n_0\
    );
\t1_rb2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb2[0]_i_1_n_0\,
      Q => t1_rb2(0)
    );
\t1_rb2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb2[1]_i_1_n_0\,
      Q => t1_rb2(1)
    );
\t1_rb2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb2[2]_i_1_n_0\,
      Q => t1_rb2(2)
    );
\t1_rb2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb2[3]_i_1_n_0\,
      Q => t1_rb2(3)
    );
\t1_rb2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb2[4]_i_1_n_0\,
      Q => t1_rb2(4)
    );
\t1_rb2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb2[5]_i_1_n_0\,
      Q => t1_rb2(5)
    );
\t1_rb2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb2[6]_i_1_n_0\,
      Q => t1_rb2(6)
    );
\t1_rb2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb2[7]_i_1_n_0\,
      Q => t1_rb2(7)
    );
\t1_rb2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb2[8]_i_1_n_0\,
      Q => t1_rb2(8)
    );
\t1_rb3[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in(1),
      I3 => p_1_in21_in(1),
      O => \t1_rb3[0]_i_1_n_0\
    );
\t1_rb3[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in(2),
      I3 => p_1_in21_in(2),
      O => \t1_rb3[1]_i_1_n_0\
    );
\t1_rb3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in(3),
      I3 => p_1_in21_in(3),
      O => \t1_rb3[2]_i_1_n_0\
    );
\t1_rb3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in(4),
      I3 => p_1_in21_in(4),
      O => \t1_rb3[3]_i_1_n_0\
    );
\t1_rb3[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in(5),
      I3 => p_1_in21_in(5),
      O => \t1_rb3[4]_i_1_n_0\
    );
\t1_rb3[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in(6),
      I3 => p_1_in21_in(6),
      O => \t1_rb3[5]_i_1_n_0\
    );
\t1_rb3[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in(7),
      I3 => p_1_in21_in(7),
      O => \t1_rb3[6]_i_1_n_0\
    );
\t1_rb3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in(8),
      I3 => p_1_in21_in(8),
      O => \t1_rb3[7]_i_1_n_0\
    );
\t1_rb3[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in(9),
      I3 => p_1_in21_in(9),
      O => \t1_rb3[8]_i_1_n_0\
    );
\t1_rb3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb3[0]_i_1_n_0\,
      Q => t1_rb3(0)
    );
\t1_rb3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb3[1]_i_1_n_0\,
      Q => t1_rb3(1)
    );
\t1_rb3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb3[2]_i_1_n_0\,
      Q => t1_rb3(2)
    );
\t1_rb3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb3[3]_i_1_n_0\,
      Q => t1_rb3(3)
    );
\t1_rb3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb3[4]_i_1_n_0\,
      Q => t1_rb3(4)
    );
\t1_rb3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb3[5]_i_1_n_0\,
      Q => t1_rb3(5)
    );
\t1_rb3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb3[6]_i_1_n_0\,
      Q => t1_rb3(6)
    );
\t1_rb3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb3[7]_i_1_n_0\,
      Q => t1_rb3(7)
    );
\t1_rb3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb3[8]_i_1_n_0\,
      Q => t1_rb3(8)
    );
\t1_rb4[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in(1),
      I3 => p_1_in12_in(1),
      O => \t1_rb4[0]_i_1_n_0\
    );
\t1_rb4[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in(2),
      I3 => p_1_in12_in(2),
      O => \t1_rb4[1]_i_1_n_0\
    );
\t1_rb4[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in(3),
      I3 => p_1_in12_in(3),
      O => \t1_rb4[2]_i_1_n_0\
    );
\t1_rb4[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in(4),
      I3 => p_1_in12_in(4),
      O => \t1_rb4[3]_i_1_n_0\
    );
\t1_rb4[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in(5),
      I3 => p_1_in12_in(5),
      O => \t1_rb4[4]_i_1_n_0\
    );
\t1_rb4[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in(6),
      I3 => p_1_in12_in(6),
      O => \t1_rb4[5]_i_1_n_0\
    );
\t1_rb4[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in(7),
      I3 => p_1_in12_in(7),
      O => \t1_rb4[6]_i_1_n_0\
    );
\t1_rb4[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in(8),
      I3 => p_1_in12_in(8),
      O => \t1_rb4[7]_i_1_n_0\
    );
\t1_rb4[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F690"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_0_in(9),
      I3 => p_1_in12_in(9),
      O => \t1_rb4[8]_i_1_n_0\
    );
\t1_rb4_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb4[0]_i_1_n_0\,
      Q => t1_rb4(0)
    );
\t1_rb4_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb4[1]_i_1_n_0\,
      Q => t1_rb4(1)
    );
\t1_rb4_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb4[2]_i_1_n_0\,
      Q => t1_rb4(2)
    );
\t1_rb4_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb4[3]_i_1_n_0\,
      Q => t1_rb4(3)
    );
\t1_rb4_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb4[4]_i_1_n_0\,
      Q => t1_rb4(4)
    );
\t1_rb4_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb4[5]_i_1_n_0\,
      Q => t1_rb4(5)
    );
\t1_rb4_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb4[6]_i_1_n_0\,
      Q => t1_rb4(6)
    );
\t1_rb4_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb4[7]_i_1_n_0\,
      Q => t1_rb4(7)
    );
\t1_rb4_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => \t1_rb4[8]_i_1_n_0\,
      Q => t1_rb4(8)
    );
\t1_rb[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in1_in(1),
      O => \t1_rb[0]_i_1_n_0\
    );
\t1_rb[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in1_in(2),
      O => \t1_rb[1]_i_1_n_0\
    );
\t1_rb[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in1_in(3),
      O => \t1_rb[2]_i_1_n_0\
    );
\t1_rb[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in1_in(4),
      O => \t1_rb[3]_i_1_n_0\
    );
\t1_rb[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in1_in(5),
      O => \t1_rb[4]_i_1_n_0\
    );
\t1_rb[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in1_in(6),
      O => \t1_rb[5]_i_1_n_0\
    );
\t1_rb[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in1_in(7),
      O => \t1_rb[6]_i_1_n_0\
    );
\t1_rb[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in1_in(8),
      O => \t1_rb[7]_i_1_n_0\
    );
\t1_rb[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^odd_pix_reg_rep_0\,
      I1 => \^odd_line_reg_rep_0\,
      I2 => p_1_in1_in(9),
      O => \t1_rb[8]_i_1_n_0\
    );
\t1_rb_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_rb[0]_i_1_n_0\,
      Q => t1_rb(0)
    );
\t1_rb_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_rb[1]_i_1_n_0\,
      Q => t1_rb(1)
    );
\t1_rb_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_rb[2]_i_1_n_0\,
      Q => t1_rb(2)
    );
\t1_rb_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_rb[3]_i_1_n_0\,
      Q => t1_rb(3)
    );
\t1_rb_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_rb[4]_i_1_n_0\,
      Q => t1_rb(4)
    );
\t1_rb_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_rb[5]_i_1_n_0\,
      Q => t1_rb(5)
    );
\t1_rb_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_rb[6]_i_1_n_0\,
      Q => t1_rb(6)
    );
\t1_rb_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_rb[7]_i_1_n_0\,
      Q => t1_rb(7)
    );
\t1_rb_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t1_rb[8]_i_1_n_0\,
      Q => t1_rb(8)
    );
\t2_fmt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t1_fmt(0),
      Q => t2_fmt(0)
    );
\t2_fmt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t1_fmt(1),
      Q => t2_fmt(1)
    );
\t2_g1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g1_reg_n_0_[0]\,
      I1 => interpolate_G_on_R_stage2_return1,
      I2 => \t1_g1_reg_n_0_[9]\,
      I3 => interpolate_G_on_R_stage2_return2,
      I4 => \t1_g1_reg_n_0_[18]\,
      O => interpolate_G_on_R_stage2_return(0)
    );
\t2_g1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g1_reg_n_0_[1]\,
      I1 => interpolate_G_on_R_stage2_return1,
      I2 => \t1_g1_reg_n_0_[10]\,
      I3 => interpolate_G_on_R_stage2_return2,
      I4 => \t1_g1_reg_n_0_[19]\,
      O => interpolate_G_on_R_stage2_return(1)
    );
\t2_g1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g1_reg_n_0_[2]\,
      I1 => interpolate_G_on_R_stage2_return1,
      I2 => \t1_g1_reg_n_0_[11]\,
      I3 => interpolate_G_on_R_stage2_return2,
      I4 => \t1_g1_reg_n_0_[20]\,
      O => interpolate_G_on_R_stage2_return(2)
    );
\t2_g1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g1_reg_n_0_[3]\,
      I1 => interpolate_G_on_R_stage2_return1,
      I2 => \t1_g1_reg_n_0_[12]\,
      I3 => interpolate_G_on_R_stage2_return2,
      I4 => \t1_g1_reg_n_0_[21]\,
      O => interpolate_G_on_R_stage2_return(3)
    );
\t2_g1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g1_reg_n_0_[4]\,
      I1 => interpolate_G_on_R_stage2_return1,
      I2 => \t1_g1_reg_n_0_[13]\,
      I3 => interpolate_G_on_R_stage2_return2,
      I4 => \t1_g1_reg_n_0_[22]\,
      O => interpolate_G_on_R_stage2_return(4)
    );
\t2_g1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g1_reg_n_0_[5]\,
      I1 => interpolate_G_on_R_stage2_return1,
      I2 => \t1_g1_reg_n_0_[14]\,
      I3 => interpolate_G_on_R_stage2_return2,
      I4 => \t1_g1_reg_n_0_[23]\,
      O => interpolate_G_on_R_stage2_return(5)
    );
\t2_g1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g1_reg_n_0_[6]\,
      I1 => interpolate_G_on_R_stage2_return1,
      I2 => \t1_g1_reg_n_0_[15]\,
      I3 => interpolate_G_on_R_stage2_return2,
      I4 => \t1_g1_reg_n_0_[24]\,
      O => interpolate_G_on_R_stage2_return(6)
    );
\t2_g1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g1_reg_n_0_[7]\,
      I1 => interpolate_G_on_R_stage2_return1,
      I2 => \t1_g1_reg_n_0_[16]\,
      I3 => interpolate_G_on_R_stage2_return2,
      I4 => \t1_g1_reg_n_0_[25]\,
      O => interpolate_G_on_R_stage2_return(7)
    );
\t2_g1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g1_reg_n_0_[8]\,
      I1 => interpolate_G_on_R_stage2_return1,
      I2 => \t1_g1_reg_n_0_[17]\,
      I3 => interpolate_G_on_R_stage2_return2,
      I4 => \t1_g1_reg_n_0_[26]\,
      O => interpolate_G_on_R_stage2_return(8)
    );
\t2_g1[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in6_in(6),
      I1 => p_1_in7_in(6),
      I2 => p_1_in7_in(7),
      I3 => p_0_in6_in(7),
      O => \t2_g1[8]_i_10_n_0\
    );
\t2_g1[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in6_in(4),
      I1 => p_1_in7_in(4),
      I2 => p_1_in7_in(5),
      I3 => p_0_in6_in(5),
      O => \t2_g1[8]_i_11_n_0\
    );
\t2_g1[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in6_in(2),
      I1 => p_1_in7_in(2),
      I2 => p_1_in7_in(3),
      I3 => p_0_in6_in(3),
      O => \t2_g1[8]_i_12_n_0\
    );
\t2_g1[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in6_in(0),
      I1 => p_1_in7_in(0),
      I2 => p_1_in7_in(1),
      I3 => p_0_in6_in(1),
      O => \t2_g1[8]_i_13_n_0\
    );
\t2_g1[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in6_in(6),
      I1 => p_1_in7_in(6),
      I2 => p_0_in6_in(7),
      I3 => p_1_in7_in(7),
      O => \t2_g1[8]_i_14_n_0\
    );
\t2_g1[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in6_in(4),
      I1 => p_1_in7_in(4),
      I2 => p_0_in6_in(5),
      I3 => p_1_in7_in(5),
      O => \t2_g1[8]_i_15_n_0\
    );
\t2_g1[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in6_in(2),
      I1 => p_1_in7_in(2),
      I2 => p_0_in6_in(3),
      I3 => p_1_in7_in(3),
      O => \t2_g1[8]_i_16_n_0\
    );
\t2_g1[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in6_in(0),
      I1 => p_1_in7_in(0),
      I2 => p_0_in6_in(1),
      I3 => p_1_in7_in(1),
      O => \t2_g1[8]_i_17_n_0\
    );
\t2_g1[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_in7_in(6),
      I1 => p_0_in6_in(6),
      I2 => p_0_in6_in(8),
      I3 => p_1_in7_in(8),
      I4 => p_0_in6_in(7),
      I5 => p_1_in7_in(7),
      O => \t2_g1[8]_i_4_n_0\
    );
\t2_g1[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_in7_in(3),
      I1 => p_0_in6_in(3),
      I2 => p_0_in6_in(5),
      I3 => p_1_in7_in(5),
      I4 => p_0_in6_in(4),
      I5 => p_1_in7_in(4),
      O => \t2_g1[8]_i_5_n_0\
    );
\t2_g1[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_in7_in(0),
      I1 => p_0_in6_in(0),
      I2 => p_0_in6_in(2),
      I3 => p_1_in7_in(2),
      I4 => p_0_in6_in(1),
      I5 => p_1_in7_in(1),
      O => \t2_g1[8]_i_6_n_0\
    );
\t2_g1[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in6_in(8),
      I1 => p_1_in7_in(8),
      O => \t2_g1[8]_i_8_n_0\
    );
\t2_g1[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in7_in(8),
      I1 => p_0_in6_in(8),
      O => \t2_g1[8]_i_9_n_0\
    );
\t2_g1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage2_return(0),
      Q => t2_g1(0)
    );
\t2_g1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage2_return(1),
      Q => t2_g1(1)
    );
\t2_g1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage2_return(2),
      Q => t2_g1(2)
    );
\t2_g1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage2_return(3),
      Q => t2_g1(3)
    );
\t2_g1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage2_return(4),
      Q => t2_g1(4)
    );
\t2_g1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage2_return(5),
      Q => t2_g1(5)
    );
\t2_g1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage2_return(6),
      Q => t2_g1(6)
    );
\t2_g1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage2_return(7),
      Q => t2_g1(7)
    );
\t2_g1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage2_return(8),
      Q => t2_g1(8)
    );
\t2_g1_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_t2_g1_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => interpolate_G_on_R_stage2_return1,
      CO(1) => \t2_g1_reg[8]_i_2_n_2\,
      CO(0) => \t2_g1_reg[8]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_t2_g1_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \t2_g1[8]_i_4_n_0\,
      S(1) => \t2_g1[8]_i_5_n_0\,
      S(0) => \t2_g1[8]_i_6_n_0\
    );
\t2_g1_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_g1_reg[8]_i_7_n_0\,
      CO(3 downto 1) => \NLW_t2_g1_reg[8]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => interpolate_G_on_R_stage2_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_g1[8]_i_8_n_0\,
      O(3 downto 0) => \NLW_t2_g1_reg[8]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_g1[8]_i_9_n_0\
    );
\t2_g1_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_g1_reg[8]_i_7_n_0\,
      CO(2) => \t2_g1_reg[8]_i_7_n_1\,
      CO(1) => \t2_g1_reg[8]_i_7_n_2\,
      CO(0) => \t2_g1_reg[8]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \t2_g1[8]_i_10_n_0\,
      DI(2) => \t2_g1[8]_i_11_n_0\,
      DI(1) => \t2_g1[8]_i_12_n_0\,
      DI(0) => \t2_g1[8]_i_13_n_0\,
      O(3 downto 0) => \NLW_t2_g1_reg[8]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_g1[8]_i_14_n_0\,
      S(2) => \t2_g1[8]_i_15_n_0\,
      S(1) => \t2_g1[8]_i_16_n_0\,
      S(0) => \t2_g1[8]_i_17_n_0\
    );
\t2_g2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g2_reg_n_0_[0]\,
      I1 => interpolate_G_on_R_stage20_return1,
      I2 => \t1_g2_reg_n_0_[9]\,
      I3 => interpolate_G_on_R_stage20_return2,
      I4 => \t1_g2_reg_n_0_[18]\,
      O => interpolate_G_on_R_stage20_return(0)
    );
\t2_g2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g2_reg_n_0_[1]\,
      I1 => interpolate_G_on_R_stage20_return1,
      I2 => \t1_g2_reg_n_0_[10]\,
      I3 => interpolate_G_on_R_stage20_return2,
      I4 => \t1_g2_reg_n_0_[19]\,
      O => interpolate_G_on_R_stage20_return(1)
    );
\t2_g2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g2_reg_n_0_[2]\,
      I1 => interpolate_G_on_R_stage20_return1,
      I2 => \t1_g2_reg_n_0_[11]\,
      I3 => interpolate_G_on_R_stage20_return2,
      I4 => \t1_g2_reg_n_0_[20]\,
      O => interpolate_G_on_R_stage20_return(2)
    );
\t2_g2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g2_reg_n_0_[3]\,
      I1 => interpolate_G_on_R_stage20_return1,
      I2 => \t1_g2_reg_n_0_[12]\,
      I3 => interpolate_G_on_R_stage20_return2,
      I4 => \t1_g2_reg_n_0_[21]\,
      O => interpolate_G_on_R_stage20_return(3)
    );
\t2_g2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g2_reg_n_0_[4]\,
      I1 => interpolate_G_on_R_stage20_return1,
      I2 => \t1_g2_reg_n_0_[13]\,
      I3 => interpolate_G_on_R_stage20_return2,
      I4 => \t1_g2_reg_n_0_[22]\,
      O => interpolate_G_on_R_stage20_return(4)
    );
\t2_g2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g2_reg_n_0_[5]\,
      I1 => interpolate_G_on_R_stage20_return1,
      I2 => \t1_g2_reg_n_0_[14]\,
      I3 => interpolate_G_on_R_stage20_return2,
      I4 => \t1_g2_reg_n_0_[23]\,
      O => interpolate_G_on_R_stage20_return(5)
    );
\t2_g2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g2_reg_n_0_[6]\,
      I1 => interpolate_G_on_R_stage20_return1,
      I2 => \t1_g2_reg_n_0_[15]\,
      I3 => interpolate_G_on_R_stage20_return2,
      I4 => \t1_g2_reg_n_0_[24]\,
      O => interpolate_G_on_R_stage20_return(6)
    );
\t2_g2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g2_reg_n_0_[7]\,
      I1 => interpolate_G_on_R_stage20_return1,
      I2 => \t1_g2_reg_n_0_[16]\,
      I3 => interpolate_G_on_R_stage20_return2,
      I4 => \t1_g2_reg_n_0_[25]\,
      O => interpolate_G_on_R_stage20_return(7)
    );
\t2_g2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g2_reg_n_0_[8]\,
      I1 => interpolate_G_on_R_stage20_return1,
      I2 => \t1_g2_reg_n_0_[17]\,
      I3 => interpolate_G_on_R_stage20_return2,
      I4 => \t1_g2_reg_n_0_[26]\,
      O => interpolate_G_on_R_stage20_return(8)
    );
\t2_g2[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in5_in(8),
      I1 => p_0_in4_in(8),
      O => \t2_g2[8]_i_10_n_0\
    );
\t2_g2[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_1_in5_in(6),
      I2 => p_1_in5_in(7),
      I3 => p_0_in4_in(7),
      O => \t2_g2[8]_i_11_n_0\
    );
\t2_g2[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_1_in5_in(4),
      I2 => p_1_in5_in(5),
      I3 => p_0_in4_in(5),
      O => \t2_g2[8]_i_12_n_0\
    );
\t2_g2[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_1_in5_in(2),
      I2 => p_1_in5_in(3),
      I3 => p_0_in4_in(3),
      O => \t2_g2[8]_i_13_n_0\
    );
\t2_g2[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in4_in(0),
      I1 => p_1_in5_in(0),
      I2 => p_1_in5_in(1),
      I3 => p_0_in4_in(1),
      O => \t2_g2[8]_i_14_n_0\
    );
\t2_g2[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in4_in(6),
      I1 => p_1_in5_in(6),
      I2 => p_0_in4_in(7),
      I3 => p_1_in5_in(7),
      O => \t2_g2[8]_i_15_n_0\
    );
\t2_g2[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in4_in(4),
      I1 => p_1_in5_in(4),
      I2 => p_0_in4_in(5),
      I3 => p_1_in5_in(5),
      O => \t2_g2[8]_i_16_n_0\
    );
\t2_g2[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in4_in(2),
      I1 => p_1_in5_in(2),
      I2 => p_0_in4_in(3),
      I3 => p_1_in5_in(3),
      O => \t2_g2[8]_i_17_n_0\
    );
\t2_g2[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in4_in(0),
      I1 => p_1_in5_in(0),
      I2 => p_0_in4_in(1),
      I3 => p_1_in5_in(1),
      O => \t2_g2[8]_i_18_n_0\
    );
\t2_g2[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_demosic_en,
      O => \t2_g2[8]_i_2_n_0\
    );
\t2_g2[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_in5_in(6),
      I1 => p_0_in4_in(6),
      I2 => p_0_in4_in(8),
      I3 => p_1_in5_in(8),
      I4 => p_0_in4_in(7),
      I5 => p_1_in5_in(7),
      O => \t2_g2[8]_i_5_n_0\
    );
\t2_g2[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_in5_in(3),
      I1 => p_0_in4_in(3),
      I2 => p_0_in4_in(5),
      I3 => p_1_in5_in(5),
      I4 => p_0_in4_in(4),
      I5 => p_1_in5_in(4),
      O => \t2_g2[8]_i_6_n_0\
    );
\t2_g2[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_in5_in(0),
      I1 => p_0_in4_in(0),
      I2 => p_0_in4_in(2),
      I3 => p_1_in5_in(2),
      I4 => p_0_in4_in(1),
      I5 => p_1_in5_in(1),
      O => \t2_g2[8]_i_7_n_0\
    );
\t2_g2[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in4_in(8),
      I1 => p_1_in5_in(8),
      O => \t2_g2[8]_i_9_n_0\
    );
\t2_g2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage20_return(0),
      Q => t2_g2(0)
    );
\t2_g2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage20_return(1),
      Q => t2_g2(1)
    );
\t2_g2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage20_return(2),
      Q => t2_g2(2)
    );
\t2_g2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage20_return(3),
      Q => t2_g2(3)
    );
\t2_g2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage20_return(4),
      Q => t2_g2(4)
    );
\t2_g2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage20_return(5),
      Q => t2_g2(5)
    );
\t2_g2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage20_return(6),
      Q => t2_g2(6)
    );
\t2_g2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage20_return(7),
      Q => t2_g2(7)
    );
\t2_g2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage20_return(8),
      Q => t2_g2(8)
    );
\t2_g2_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_t2_g2_reg[8]_i_3_CO_UNCONNECTED\(3),
      CO(2) => interpolate_G_on_R_stage20_return1,
      CO(1) => \t2_g2_reg[8]_i_3_n_2\,
      CO(0) => \t2_g2_reg[8]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_t2_g2_reg[8]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \t2_g2[8]_i_5_n_0\,
      S(1) => \t2_g2[8]_i_6_n_0\,
      S(0) => \t2_g2[8]_i_7_n_0\
    );
\t2_g2_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_g2_reg[8]_i_8_n_0\,
      CO(3 downto 1) => \NLW_t2_g2_reg[8]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => interpolate_G_on_R_stage20_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_g2[8]_i_9_n_0\,
      O(3 downto 0) => \NLW_t2_g2_reg[8]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_g2[8]_i_10_n_0\
    );
\t2_g2_reg[8]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_g2_reg[8]_i_8_n_0\,
      CO(2) => \t2_g2_reg[8]_i_8_n_1\,
      CO(1) => \t2_g2_reg[8]_i_8_n_2\,
      CO(0) => \t2_g2_reg[8]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \t2_g2[8]_i_11_n_0\,
      DI(2) => \t2_g2[8]_i_12_n_0\,
      DI(1) => \t2_g2[8]_i_13_n_0\,
      DI(0) => \t2_g2[8]_i_14_n_0\,
      O(3 downto 0) => \NLW_t2_g2_reg[8]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_g2[8]_i_15_n_0\,
      S(2) => \t2_g2[8]_i_16_n_0\,
      S(1) => \t2_g2[8]_i_17_n_0\,
      S(0) => \t2_g2[8]_i_18_n_0\
    );
\t2_g3[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g3_reg_n_0_[0]\,
      I1 => interpolate_G_on_R_stage21_return1,
      I2 => \t1_g3_reg_n_0_[9]\,
      I3 => interpolate_G_on_R_stage21_return2,
      I4 => \t1_g3_reg_n_0_[18]\,
      O => interpolate_G_on_R_stage21_return(0)
    );
\t2_g3[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g3_reg_n_0_[1]\,
      I1 => interpolate_G_on_R_stage21_return1,
      I2 => \t1_g3_reg_n_0_[10]\,
      I3 => interpolate_G_on_R_stage21_return2,
      I4 => \t1_g3_reg_n_0_[19]\,
      O => interpolate_G_on_R_stage21_return(1)
    );
\t2_g3[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g3_reg_n_0_[2]\,
      I1 => interpolate_G_on_R_stage21_return1,
      I2 => \t1_g3_reg_n_0_[11]\,
      I3 => interpolate_G_on_R_stage21_return2,
      I4 => \t1_g3_reg_n_0_[20]\,
      O => interpolate_G_on_R_stage21_return(2)
    );
\t2_g3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g3_reg_n_0_[3]\,
      I1 => interpolate_G_on_R_stage21_return1,
      I2 => \t1_g3_reg_n_0_[12]\,
      I3 => interpolate_G_on_R_stage21_return2,
      I4 => \t1_g3_reg_n_0_[21]\,
      O => interpolate_G_on_R_stage21_return(3)
    );
\t2_g3[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g3_reg_n_0_[4]\,
      I1 => interpolate_G_on_R_stage21_return1,
      I2 => \t1_g3_reg_n_0_[13]\,
      I3 => interpolate_G_on_R_stage21_return2,
      I4 => \t1_g3_reg_n_0_[22]\,
      O => interpolate_G_on_R_stage21_return(4)
    );
\t2_g3[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g3_reg_n_0_[5]\,
      I1 => interpolate_G_on_R_stage21_return1,
      I2 => \t1_g3_reg_n_0_[14]\,
      I3 => interpolate_G_on_R_stage21_return2,
      I4 => \t1_g3_reg_n_0_[23]\,
      O => interpolate_G_on_R_stage21_return(5)
    );
\t2_g3[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g3_reg_n_0_[6]\,
      I1 => interpolate_G_on_R_stage21_return1,
      I2 => \t1_g3_reg_n_0_[15]\,
      I3 => interpolate_G_on_R_stage21_return2,
      I4 => \t1_g3_reg_n_0_[24]\,
      O => interpolate_G_on_R_stage21_return(6)
    );
\t2_g3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g3_reg_n_0_[7]\,
      I1 => interpolate_G_on_R_stage21_return1,
      I2 => \t1_g3_reg_n_0_[16]\,
      I3 => interpolate_G_on_R_stage21_return2,
      I4 => \t1_g3_reg_n_0_[25]\,
      O => interpolate_G_on_R_stage21_return(7)
    );
\t2_g3[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g3_reg_n_0_[8]\,
      I1 => interpolate_G_on_R_stage21_return1,
      I2 => \t1_g3_reg_n_0_[17]\,
      I3 => interpolate_G_on_R_stage21_return2,
      I4 => \t1_g3_reg_n_0_[26]\,
      O => interpolate_G_on_R_stage21_return(8)
    );
\t2_g3[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_1_in3_in(6),
      I2 => p_1_in3_in(7),
      I3 => p_0_in2_in(7),
      O => \t2_g3[8]_i_10_n_0\
    );
\t2_g3[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_1_in3_in(4),
      I2 => p_1_in3_in(5),
      I3 => p_0_in2_in(5),
      O => \t2_g3[8]_i_11_n_0\
    );
\t2_g3[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_1_in3_in(2),
      I2 => p_1_in3_in(3),
      I3 => p_0_in2_in(3),
      O => \t2_g3[8]_i_12_n_0\
    );
\t2_g3[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_1_in3_in(0),
      I2 => p_1_in3_in(1),
      I3 => p_0_in2_in(1),
      O => \t2_g3[8]_i_13_n_0\
    );
\t2_g3[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in2_in(6),
      I1 => p_1_in3_in(6),
      I2 => p_0_in2_in(7),
      I3 => p_1_in3_in(7),
      O => \t2_g3[8]_i_14_n_0\
    );
\t2_g3[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in2_in(4),
      I1 => p_1_in3_in(4),
      I2 => p_0_in2_in(5),
      I3 => p_1_in3_in(5),
      O => \t2_g3[8]_i_15_n_0\
    );
\t2_g3[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in2_in(2),
      I1 => p_1_in3_in(2),
      I2 => p_0_in2_in(3),
      I3 => p_1_in3_in(3),
      O => \t2_g3[8]_i_16_n_0\
    );
\t2_g3[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in2_in(0),
      I1 => p_1_in3_in(0),
      I2 => p_0_in2_in(1),
      I3 => p_1_in3_in(1),
      O => \t2_g3[8]_i_17_n_0\
    );
\t2_g3[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_in3_in(6),
      I1 => p_0_in2_in(6),
      I2 => p_0_in2_in(8),
      I3 => p_1_in3_in(8),
      I4 => p_0_in2_in(7),
      I5 => p_1_in3_in(7),
      O => \t2_g3[8]_i_4_n_0\
    );
\t2_g3[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_in3_in(3),
      I1 => p_0_in2_in(3),
      I2 => p_0_in2_in(5),
      I3 => p_1_in3_in(5),
      I4 => p_0_in2_in(4),
      I5 => p_1_in3_in(4),
      O => \t2_g3[8]_i_5_n_0\
    );
\t2_g3[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_in3_in(0),
      I1 => p_0_in2_in(0),
      I2 => p_0_in2_in(2),
      I3 => p_1_in3_in(2),
      I4 => p_0_in2_in(1),
      I5 => p_1_in3_in(1),
      O => \t2_g3[8]_i_6_n_0\
    );
\t2_g3[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in2_in(8),
      I1 => p_1_in3_in(8),
      O => \t2_g3[8]_i_8_n_0\
    );
\t2_g3[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in3_in(8),
      I1 => p_0_in2_in(8),
      O => \t2_g3[8]_i_9_n_0\
    );
\t2_g3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage21_return(0),
      Q => t2_g3(0)
    );
\t2_g3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage21_return(1),
      Q => t2_g3(1)
    );
\t2_g3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage21_return(2),
      Q => t2_g3(2)
    );
\t2_g3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage21_return(3),
      Q => t2_g3(3)
    );
\t2_g3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage21_return(4),
      Q => t2_g3(4)
    );
\t2_g3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage21_return(5),
      Q => t2_g3(5)
    );
\t2_g3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage21_return(6),
      Q => t2_g3(6)
    );
\t2_g3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage21_return(7),
      Q => t2_g3(7)
    );
\t2_g3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage21_return(8),
      Q => t2_g3(8)
    );
\t2_g3_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_t2_g3_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => interpolate_G_on_R_stage21_return1,
      CO(1) => \t2_g3_reg[8]_i_2_n_2\,
      CO(0) => \t2_g3_reg[8]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_t2_g3_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \t2_g3[8]_i_4_n_0\,
      S(1) => \t2_g3[8]_i_5_n_0\,
      S(0) => \t2_g3[8]_i_6_n_0\
    );
\t2_g3_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_g3_reg[8]_i_7_n_0\,
      CO(3 downto 1) => \NLW_t2_g3_reg[8]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => interpolate_G_on_R_stage21_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_g3[8]_i_8_n_0\,
      O(3 downto 0) => \NLW_t2_g3_reg[8]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_g3[8]_i_9_n_0\
    );
\t2_g3_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_g3_reg[8]_i_7_n_0\,
      CO(2) => \t2_g3_reg[8]_i_7_n_1\,
      CO(1) => \t2_g3_reg[8]_i_7_n_2\,
      CO(0) => \t2_g3_reg[8]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \t2_g3[8]_i_10_n_0\,
      DI(2) => \t2_g3[8]_i_11_n_0\,
      DI(1) => \t2_g3[8]_i_12_n_0\,
      DI(0) => \t2_g3[8]_i_13_n_0\,
      O(3 downto 0) => \NLW_t2_g3_reg[8]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_g3[8]_i_14_n_0\,
      S(2) => \t2_g3[8]_i_15_n_0\,
      S(1) => \t2_g3[8]_i_16_n_0\,
      S(0) => \t2_g3[8]_i_17_n_0\
    );
\t2_g4[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g4_reg_n_0_[0]\,
      I1 => interpolate_G_on_R_stage22_return1,
      I2 => \t1_g4_reg_n_0_[9]\,
      I3 => interpolate_G_on_R_stage22_return2,
      I4 => \t1_g4_reg_n_0_[18]\,
      O => interpolate_G_on_R_stage22_return(0)
    );
\t2_g4[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g4_reg_n_0_[1]\,
      I1 => interpolate_G_on_R_stage22_return1,
      I2 => \t1_g4_reg_n_0_[10]\,
      I3 => interpolate_G_on_R_stage22_return2,
      I4 => \t1_g4_reg_n_0_[19]\,
      O => interpolate_G_on_R_stage22_return(1)
    );
\t2_g4[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g4_reg_n_0_[2]\,
      I1 => interpolate_G_on_R_stage22_return1,
      I2 => \t1_g4_reg_n_0_[11]\,
      I3 => interpolate_G_on_R_stage22_return2,
      I4 => \t1_g4_reg_n_0_[20]\,
      O => interpolate_G_on_R_stage22_return(2)
    );
\t2_g4[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g4_reg_n_0_[3]\,
      I1 => interpolate_G_on_R_stage22_return1,
      I2 => \t1_g4_reg_n_0_[12]\,
      I3 => interpolate_G_on_R_stage22_return2,
      I4 => \t1_g4_reg_n_0_[21]\,
      O => interpolate_G_on_R_stage22_return(3)
    );
\t2_g4[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g4_reg_n_0_[4]\,
      I1 => interpolate_G_on_R_stage22_return1,
      I2 => \t1_g4_reg_n_0_[13]\,
      I3 => interpolate_G_on_R_stage22_return2,
      I4 => \t1_g4_reg_n_0_[22]\,
      O => interpolate_G_on_R_stage22_return(4)
    );
\t2_g4[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g4_reg_n_0_[5]\,
      I1 => interpolate_G_on_R_stage22_return1,
      I2 => \t1_g4_reg_n_0_[14]\,
      I3 => interpolate_G_on_R_stage22_return2,
      I4 => \t1_g4_reg_n_0_[23]\,
      O => interpolate_G_on_R_stage22_return(5)
    );
\t2_g4[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g4_reg_n_0_[6]\,
      I1 => interpolate_G_on_R_stage22_return1,
      I2 => \t1_g4_reg_n_0_[15]\,
      I3 => interpolate_G_on_R_stage22_return2,
      I4 => \t1_g4_reg_n_0_[24]\,
      O => interpolate_G_on_R_stage22_return(6)
    );
\t2_g4[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g4_reg_n_0_[7]\,
      I1 => interpolate_G_on_R_stage22_return1,
      I2 => \t1_g4_reg_n_0_[16]\,
      I3 => interpolate_G_on_R_stage22_return2,
      I4 => \t1_g4_reg_n_0_[25]\,
      O => interpolate_G_on_R_stage22_return(7)
    );
\t2_g4[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \t1_g4_reg_n_0_[8]\,
      I1 => interpolate_G_on_R_stage22_return1,
      I2 => \t1_g4_reg_n_0_[17]\,
      I3 => interpolate_G_on_R_stage22_return2,
      I4 => \t1_g4_reg_n_0_[26]\,
      O => interpolate_G_on_R_stage22_return(8)
    );
\t2_g4[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in0_in(6),
      I1 => \t1_g4_reg_n_0_[33]\,
      I2 => \t1_g4_reg_n_0_[34]\,
      I3 => p_0_in0_in(7),
      O => \t2_g4[8]_i_10_n_0\
    );
\t2_g4[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in0_in(4),
      I1 => \t1_g4_reg_n_0_[31]\,
      I2 => \t1_g4_reg_n_0_[32]\,
      I3 => p_0_in0_in(5),
      O => \t2_g4[8]_i_11_n_0\
    );
\t2_g4[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in0_in(2),
      I1 => \t1_g4_reg_n_0_[29]\,
      I2 => \t1_g4_reg_n_0_[30]\,
      I3 => p_0_in0_in(3),
      O => \t2_g4[8]_i_12_n_0\
    );
\t2_g4[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_0_in0_in(0),
      I1 => \t1_g4_reg_n_0_[27]\,
      I2 => \t1_g4_reg_n_0_[28]\,
      I3 => p_0_in0_in(1),
      O => \t2_g4[8]_i_13_n_0\
    );
\t2_g4[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in0_in(6),
      I1 => \t1_g4_reg_n_0_[33]\,
      I2 => p_0_in0_in(7),
      I3 => \t1_g4_reg_n_0_[34]\,
      O => \t2_g4[8]_i_14_n_0\
    );
\t2_g4[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in0_in(4),
      I1 => \t1_g4_reg_n_0_[31]\,
      I2 => p_0_in0_in(5),
      I3 => \t1_g4_reg_n_0_[32]\,
      O => \t2_g4[8]_i_15_n_0\
    );
\t2_g4[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in0_in(2),
      I1 => \t1_g4_reg_n_0_[29]\,
      I2 => p_0_in0_in(3),
      I3 => \t1_g4_reg_n_0_[30]\,
      O => \t2_g4[8]_i_16_n_0\
    );
\t2_g4[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in0_in(0),
      I1 => \t1_g4_reg_n_0_[27]\,
      I2 => p_0_in0_in(1),
      I3 => \t1_g4_reg_n_0_[28]\,
      O => \t2_g4[8]_i_17_n_0\
    );
\t2_g4[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t1_g4_reg_n_0_[33]\,
      I1 => p_0_in0_in(6),
      I2 => p_0_in0_in(8),
      I3 => \t1_g4_reg_n_0_[35]\,
      I4 => p_0_in0_in(7),
      I5 => \t1_g4_reg_n_0_[34]\,
      O => \t2_g4[8]_i_4_n_0\
    );
\t2_g4[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t1_g4_reg_n_0_[30]\,
      I1 => p_0_in0_in(3),
      I2 => p_0_in0_in(5),
      I3 => \t1_g4_reg_n_0_[32]\,
      I4 => p_0_in0_in(4),
      I5 => \t1_g4_reg_n_0_[31]\,
      O => \t2_g4[8]_i_5_n_0\
    );
\t2_g4[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t1_g4_reg_n_0_[27]\,
      I1 => p_0_in0_in(0),
      I2 => p_0_in0_in(2),
      I3 => \t1_g4_reg_n_0_[29]\,
      I4 => p_0_in0_in(1),
      I5 => \t1_g4_reg_n_0_[28]\,
      O => \t2_g4[8]_i_6_n_0\
    );
\t2_g4[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in0_in(8),
      I1 => \t1_g4_reg_n_0_[35]\,
      O => \t2_g4[8]_i_8_n_0\
    );
\t2_g4[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1_g4_reg_n_0_[35]\,
      I1 => p_0_in0_in(8),
      O => \t2_g4[8]_i_9_n_0\
    );
\t2_g4_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => interpolate_G_on_R_stage22_return(0),
      Q => t2_g4(0)
    );
\t2_g4_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => interpolate_G_on_R_stage22_return(1),
      Q => t2_g4(1)
    );
\t2_g4_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => interpolate_G_on_R_stage22_return(2),
      Q => t2_g4(2)
    );
\t2_g4_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => interpolate_G_on_R_stage22_return(3),
      Q => t2_g4(3)
    );
\t2_g4_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => interpolate_G_on_R_stage22_return(4),
      Q => t2_g4(4)
    );
\t2_g4_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => interpolate_G_on_R_stage22_return(5),
      Q => t2_g4(5)
    );
\t2_g4_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => interpolate_G_on_R_stage22_return(6),
      Q => t2_g4(6)
    );
\t2_g4_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__1_n_0\,
      D => interpolate_G_on_R_stage22_return(7),
      Q => t2_g4(7)
    );
\t2_g4_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t2_g2[8]_i_2_n_0\,
      D => interpolate_G_on_R_stage22_return(8),
      Q => t2_g4(8)
    );
\t2_g4_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_t2_g4_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => interpolate_G_on_R_stage22_return1,
      CO(1) => \t2_g4_reg[8]_i_2_n_2\,
      CO(0) => \t2_g4_reg[8]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_t2_g4_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \t2_g4[8]_i_4_n_0\,
      S(1) => \t2_g4[8]_i_5_n_0\,
      S(0) => \t2_g4[8]_i_6_n_0\
    );
\t2_g4_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_g4_reg[8]_i_7_n_0\,
      CO(3 downto 1) => \NLW_t2_g4_reg[8]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => interpolate_G_on_R_stage22_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_g4[8]_i_8_n_0\,
      O(3 downto 0) => \NLW_t2_g4_reg[8]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_g4[8]_i_9_n_0\
    );
\t2_g4_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_g4_reg[8]_i_7_n_0\,
      CO(2) => \t2_g4_reg[8]_i_7_n_1\,
      CO(1) => \t2_g4_reg[8]_i_7_n_2\,
      CO(0) => \t2_g4_reg[8]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \t2_g4[8]_i_10_n_0\,
      DI(2) => \t2_g4[8]_i_11_n_0\,
      DI(1) => \t2_g4[8]_i_12_n_0\,
      DI(0) => \t2_g4[8]_i_13_n_0\,
      O(3 downto 0) => \NLW_t2_g4_reg[8]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_g4[8]_i_14_n_0\,
      S(2) => \t2_g4[8]_i_15_n_0\,
      S(1) => \t2_g4[8]_i_16_n_0\,
      S(0) => \t2_g4[8]_i_17_n_0\
    );
\t2_g[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => interpolate_G_on_R_stage23_return1,
      I1 => \t1_g_reg_n_0_[9]\,
      I2 => interpolate_G_on_R_stage23_return2,
      I3 => \t1_g_reg_n_0_[18]\,
      I4 => \t2_g[8]_i_4_n_0\,
      I5 => \t1_g_reg_n_0_[0]\,
      O => \t2_g[0]_i_1_n_0\
    );
\t2_g[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => interpolate_G_on_R_stage23_return1,
      I1 => \t1_g_reg_n_0_[10]\,
      I2 => interpolate_G_on_R_stage23_return2,
      I3 => \t1_g_reg_n_0_[19]\,
      I4 => \t2_g[8]_i_4_n_0\,
      I5 => \t1_g_reg_n_0_[1]\,
      O => \t2_g[1]_i_1_n_0\
    );
\t2_g[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => interpolate_G_on_R_stage23_return1,
      I1 => \t1_g_reg_n_0_[11]\,
      I2 => interpolate_G_on_R_stage23_return2,
      I3 => \t1_g_reg_n_0_[20]\,
      I4 => \t2_g[8]_i_4_n_0\,
      I5 => \t1_g_reg_n_0_[2]\,
      O => \t2_g[2]_i_1_n_0\
    );
\t2_g[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => interpolate_G_on_R_stage23_return1,
      I1 => \t1_g_reg_n_0_[12]\,
      I2 => interpolate_G_on_R_stage23_return2,
      I3 => \t1_g_reg_n_0_[21]\,
      I4 => \t2_g[8]_i_4_n_0\,
      I5 => \t1_g_reg_n_0_[3]\,
      O => \t2_g[3]_i_1_n_0\
    );
\t2_g[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => interpolate_G_on_R_stage23_return1,
      I1 => \t1_g_reg_n_0_[13]\,
      I2 => interpolate_G_on_R_stage23_return2,
      I3 => \t1_g_reg_n_0_[22]\,
      I4 => \t2_g[8]_i_4_n_0\,
      I5 => \t1_g_reg_n_0_[4]\,
      O => \t2_g[4]_i_1_n_0\
    );
\t2_g[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => interpolate_G_on_R_stage23_return1,
      I1 => \t1_g_reg_n_0_[14]\,
      I2 => interpolate_G_on_R_stage23_return2,
      I3 => \t1_g_reg_n_0_[23]\,
      I4 => \t2_g[8]_i_4_n_0\,
      I5 => \t1_g_reg_n_0_[5]\,
      O => \t2_g[5]_i_1_n_0\
    );
\t2_g[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => interpolate_G_on_R_stage23_return1,
      I1 => \t1_g_reg_n_0_[15]\,
      I2 => interpolate_G_on_R_stage23_return2,
      I3 => \t1_g_reg_n_0_[24]\,
      I4 => \t2_g[8]_i_4_n_0\,
      I5 => \t1_g_reg_n_0_[6]\,
      O => \t2_g[6]_i_1_n_0\
    );
\t2_g[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => interpolate_G_on_R_stage23_return1,
      I1 => \t1_g_reg_n_0_[16]\,
      I2 => interpolate_G_on_R_stage23_return2,
      I3 => \t1_g_reg_n_0_[25]\,
      I4 => \t2_g[8]_i_4_n_0\,
      I5 => \t1_g_reg_n_0_[7]\,
      O => \t2_g[7]_i_1_n_0\
    );
\t2_g[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => interpolate_G_on_R_stage23_return1,
      I1 => \t1_g_reg_n_0_[17]\,
      I2 => interpolate_G_on_R_stage23_return2,
      I3 => \t1_g_reg_n_0_[26]\,
      I4 => \t2_g[8]_i_4_n_0\,
      I5 => \t1_g_reg_n_0_[8]\,
      O => \t2_g[8]_i_1_n_0\
    );
\t2_g[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t1_g_reg_n_0_[35]\,
      I1 => \t1_g_reg_n_0_[44]\,
      O => \t2_g[8]_i_10_n_0\
    );
\t2_g[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t1_g_reg_n_0_[42]\,
      I1 => \t1_g_reg_n_0_[33]\,
      I2 => \t1_g_reg_n_0_[34]\,
      I3 => \t1_g_reg_n_0_[43]\,
      O => \t2_g[8]_i_11_n_0\
    );
\t2_g[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t1_g_reg_n_0_[40]\,
      I1 => \t1_g_reg_n_0_[31]\,
      I2 => \t1_g_reg_n_0_[32]\,
      I3 => \t1_g_reg_n_0_[41]\,
      O => \t2_g[8]_i_12_n_0\
    );
\t2_g[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t1_g_reg_n_0_[38]\,
      I1 => \t1_g_reg_n_0_[29]\,
      I2 => \t1_g_reg_n_0_[30]\,
      I3 => \t1_g_reg_n_0_[39]\,
      O => \t2_g[8]_i_13_n_0\
    );
\t2_g[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \t1_g_reg_n_0_[36]\,
      I1 => \t1_g_reg_n_0_[27]\,
      I2 => \t1_g_reg_n_0_[28]\,
      I3 => \t1_g_reg_n_0_[37]\,
      O => \t2_g[8]_i_14_n_0\
    );
\t2_g[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1_g_reg_n_0_[42]\,
      I1 => \t1_g_reg_n_0_[33]\,
      I2 => \t1_g_reg_n_0_[43]\,
      I3 => \t1_g_reg_n_0_[34]\,
      O => \t2_g[8]_i_15_n_0\
    );
\t2_g[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1_g_reg_n_0_[40]\,
      I1 => \t1_g_reg_n_0_[31]\,
      I2 => \t1_g_reg_n_0_[41]\,
      I3 => \t1_g_reg_n_0_[32]\,
      O => \t2_g[8]_i_16_n_0\
    );
\t2_g[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1_g_reg_n_0_[38]\,
      I1 => \t1_g_reg_n_0_[29]\,
      I2 => \t1_g_reg_n_0_[39]\,
      I3 => \t1_g_reg_n_0_[30]\,
      O => \t2_g[8]_i_17_n_0\
    );
\t2_g[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t1_g_reg_n_0_[36]\,
      I1 => \t1_g_reg_n_0_[27]\,
      I2 => \t1_g_reg_n_0_[37]\,
      I3 => \t1_g_reg_n_0_[28]\,
      O => \t2_g[8]_i_18_n_0\
    );
\t2_g[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t1_fmt(1),
      I1 => t1_fmt(0),
      O => \t2_g[8]_i_4_n_0\
    );
\t2_g[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t1_g_reg_n_0_[33]\,
      I1 => \t1_g_reg_n_0_[42]\,
      I2 => \t1_g_reg_n_0_[44]\,
      I3 => \t1_g_reg_n_0_[35]\,
      I4 => \t1_g_reg_n_0_[43]\,
      I5 => \t1_g_reg_n_0_[34]\,
      O => \t2_g[8]_i_5_n_0\
    );
\t2_g[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t1_g_reg_n_0_[30]\,
      I1 => \t1_g_reg_n_0_[39]\,
      I2 => \t1_g_reg_n_0_[41]\,
      I3 => \t1_g_reg_n_0_[32]\,
      I4 => \t1_g_reg_n_0_[40]\,
      I5 => \t1_g_reg_n_0_[31]\,
      O => \t2_g[8]_i_6_n_0\
    );
\t2_g[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t1_g_reg_n_0_[27]\,
      I1 => \t1_g_reg_n_0_[36]\,
      I2 => \t1_g_reg_n_0_[38]\,
      I3 => \t1_g_reg_n_0_[29]\,
      I4 => \t1_g_reg_n_0_[37]\,
      I5 => \t1_g_reg_n_0_[28]\,
      O => \t2_g[8]_i_7_n_0\
    );
\t2_g[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \t1_g_reg_n_0_[44]\,
      I1 => \t1_g_reg_n_0_[35]\,
      O => \t2_g[8]_i_9_n_0\
    );
\t2_g_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t2_g[0]_i_1_n_0\,
      Q => t2_g(0)
    );
\t2_g_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t2_g[1]_i_1_n_0\,
      Q => t2_g(1)
    );
\t2_g_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t2_g[2]_i_1_n_0\,
      Q => t2_g(2)
    );
\t2_g_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t2_g[3]_i_1_n_0\,
      Q => t2_g(3)
    );
\t2_g_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t2_g[4]_i_1_n_0\,
      Q => t2_g(4)
    );
\t2_g_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t2_g[5]_i_1_n_0\,
      Q => t2_g(5)
    );
\t2_g_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t2_g[6]_i_1_n_0\,
      Q => t2_g(6)
    );
\t2_g_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t2_g[7]_i_1_n_0\,
      Q => t2_g(7)
    );
\t2_g_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t2_g[8]_i_1_n_0\,
      Q => t2_g(8)
    );
\t2_g_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_t2_g_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => interpolate_G_on_R_stage23_return1,
      CO(1) => \t2_g_reg[8]_i_2_n_2\,
      CO(0) => \t2_g_reg[8]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_t2_g_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \t2_g[8]_i_5_n_0\,
      S(1) => \t2_g[8]_i_6_n_0\,
      S(0) => \t2_g[8]_i_7_n_0\
    );
\t2_g_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_g_reg[8]_i_8_n_0\,
      CO(3 downto 1) => \NLW_t2_g_reg[8]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => interpolate_G_on_R_stage23_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_g[8]_i_9_n_0\,
      O(3 downto 0) => \NLW_t2_g_reg[8]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_g[8]_i_10_n_0\
    );
\t2_g_reg[8]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_g_reg[8]_i_8_n_0\,
      CO(2) => \t2_g_reg[8]_i_8_n_1\,
      CO(1) => \t2_g_reg[8]_i_8_n_2\,
      CO(0) => \t2_g_reg[8]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \t2_g[8]_i_11_n_0\,
      DI(2) => \t2_g[8]_i_12_n_0\,
      DI(1) => \t2_g[8]_i_13_n_0\,
      DI(0) => \t2_g[8]_i_14_n_0\,
      O(3 downto 0) => \NLW_t2_g_reg[8]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_g[8]_i_15_n_0\,
      S(2) => \t2_g[8]_i_16_n_0\,
      S(1) => \t2_g[8]_i_17_n_0\,
      S(0) => \t2_g[8]_i_18_n_0\
    );
\t2_rb1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb1(0),
      Q => t2_rb1(0)
    );
\t2_rb1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb1(1),
      Q => t2_rb1(1)
    );
\t2_rb1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb1(2),
      Q => t2_rb1(2)
    );
\t2_rb1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb1(3),
      Q => t2_rb1(3)
    );
\t2_rb1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb1(4),
      Q => t2_rb1(4)
    );
\t2_rb1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb1(5),
      Q => t2_rb1(5)
    );
\t2_rb1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb1(6),
      Q => t2_rb1(6)
    );
\t2_rb1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb1(7),
      Q => t2_rb1(7)
    );
\t2_rb1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb1(8),
      Q => t2_rb1(8)
    );
\t2_rb2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb2(0),
      Q => t2_rb2(0)
    );
\t2_rb2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb2(1),
      Q => t2_rb2(1)
    );
\t2_rb2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb2(2),
      Q => t2_rb2(2)
    );
\t2_rb2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb2(3),
      Q => t2_rb2(3)
    );
\t2_rb2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb2(4),
      Q => t2_rb2(4)
    );
\t2_rb2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb2(5),
      Q => t2_rb2(5)
    );
\t2_rb2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb2(6),
      Q => t2_rb2(6)
    );
\t2_rb2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb2(7),
      Q => t2_rb2(7)
    );
\t2_rb2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb2(8),
      Q => t2_rb2(8)
    );
\t2_rb3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb3(0),
      Q => t2_rb3(0)
    );
\t2_rb3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb3(1),
      Q => t2_rb3(1)
    );
\t2_rb3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb3(2),
      Q => t2_rb3(2)
    );
\t2_rb3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb3(3),
      Q => t2_rb3(3)
    );
\t2_rb3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb3(4),
      Q => t2_rb3(4)
    );
\t2_rb3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb3(5),
      Q => t2_rb3(5)
    );
\t2_rb3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb3(6),
      Q => t2_rb3(6)
    );
\t2_rb3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb3(7),
      Q => t2_rb3(7)
    );
\t2_rb3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb3(8),
      Q => t2_rb3(8)
    );
\t2_rb4_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb4(0),
      Q => t2_rb4(0)
    );
\t2_rb4_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb4(1),
      Q => t2_rb4(1)
    );
\t2_rb4_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb4(2),
      Q => t2_rb4(2)
    );
\t2_rb4_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb4(3),
      Q => t2_rb4(3)
    );
\t2_rb4_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb4(4),
      Q => t2_rb4(4)
    );
\t2_rb4_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb4(5),
      Q => t2_rb4(5)
    );
\t2_rb4_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb4(6),
      Q => t2_rb4(6)
    );
\t2_rb4_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb4(7),
      Q => t2_rb4(7)
    );
\t2_rb4_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p12[0]_i_1_n_0\,
      D => t1_rb4(8),
      Q => t2_rb4(8)
    );
\t2_rb_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t1_rb(0),
      Q => t2_rb(0)
    );
\t2_rb_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t1_rb(1),
      Q => t2_rb(1)
    );
\t2_rb_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t1_rb(2),
      Q => t2_rb(2)
    );
\t2_rb_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t1_rb(3),
      Q => t2_rb(3)
    );
\t2_rb_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t1_rb(4),
      Q => t2_rb(4)
    );
\t2_rb_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t1_rb(5),
      Q => t2_rb(5)
    );
\t2_rb_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t1_rb(6),
      Q => t2_rb(6)
    );
\t2_rb_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t1_rb(7),
      Q => t2_rb(7)
    );
\t2_rb_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t1_rb(8),
      Q => t2_rb(8)
    );
\t3_b[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => t2_rb(0),
      I1 => interpolate_R_on_G_stage10_return(0),
      I2 => interpolate_R_on_G_stage1_return(0),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(0),
      I5 => t2_fmt(0),
      O => \t3_b[0]_i_1_n_0\
    );
\t3_b[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => interpolate_R_on_G_stage10_return(10),
      I1 => t2_fmt(0),
      I2 => interpolate_R_on_G_stage1_return(10),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(10),
      O => \t3_b[10]_i_1_n_0\
    );
\t3_b[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => interpolate_R_on_G_stage10_return(11),
      I1 => t2_fmt(0),
      I2 => interpolate_R_on_G_stage1_return(11),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(11),
      O => \t3_b[11]_i_1_n_0\
    );
\t3_b[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => interpolate_R_on_G_stage10_return(12),
      I1 => t2_fmt(0),
      I2 => interpolate_R_on_G_stage1_return(12),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(12),
      O => \t3_b[12]_i_1_n_0\
    );
\t3_b[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => interpolate_R_on_G_stage10_return(13),
      I1 => t2_fmt(0),
      I2 => interpolate_R_on_G_stage1_return(13),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(13),
      O => \t3_b[13]_i_1_n_0\
    );
\t3_b[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => interpolate_R_on_G_stage10_return(14),
      I1 => t2_fmt(0),
      I2 => interpolate_R_on_G_stage1_return(14),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(14),
      O => \t3_b[14]_i_1_n_0\
    );
\t3_b[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => interpolate_R_on_G_stage10_return(15),
      I1 => t2_fmt(0),
      I2 => interpolate_R_on_G_stage1_return(15),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(15),
      O => \t3_b[15]_i_1_n_0\
    );
\t3_b[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => interpolate_R_on_G_stage10_return(16),
      I1 => t2_fmt(0),
      I2 => interpolate_R_on_G_stage1_return(16),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(16),
      O => \t3_b[16]_i_1_n_0\
    );
\t3_b[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => interpolate_R_on_G_stage10_return(17),
      I1 => t2_fmt(0),
      I2 => interpolate_R_on_G_stage1_return(17),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(17),
      O => \t3_b[17]_i_1_n_0\
    );
\t3_b[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => interpolate_R_on_G_stage10_return(18),
      I1 => t2_fmt(0),
      I2 => interpolate_R_on_G_stage1_return(18),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(18),
      O => \t3_b[18]_i_1_n_0\
    );
\t3_b[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => t2_rb(1),
      I1 => interpolate_R_on_G_stage10_return(1),
      I2 => interpolate_R_on_G_stage1_return(1),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(1),
      I5 => t2_fmt(0),
      O => \t3_b[1]_i_1_n_0\
    );
\t3_b[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => t2_rb(2),
      I1 => interpolate_R_on_G_stage10_return(2),
      I2 => interpolate_R_on_G_stage1_return(2),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(2),
      I5 => t2_fmt(0),
      O => \t3_b[2]_i_1_n_0\
    );
\t3_b[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => t2_rb(3),
      I1 => interpolate_R_on_G_stage10_return(3),
      I2 => interpolate_R_on_G_stage1_return(3),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(3),
      I5 => t2_fmt(0),
      O => \t3_b[3]_i_1_n_0\
    );
\t3_b[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => t2_rb(4),
      I1 => interpolate_R_on_G_stage10_return(4),
      I2 => interpolate_R_on_G_stage1_return(4),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(4),
      I5 => t2_fmt(0),
      O => \t3_b[4]_i_1_n_0\
    );
\t3_b[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => t2_rb(5),
      I1 => interpolate_R_on_G_stage10_return(5),
      I2 => interpolate_R_on_G_stage1_return(5),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(5),
      I5 => t2_fmt(0),
      O => \t3_b[5]_i_1_n_0\
    );
\t3_b[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => t2_rb(6),
      I1 => interpolate_R_on_G_stage10_return(6),
      I2 => interpolate_R_on_G_stage1_return(6),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(6),
      I5 => t2_fmt(0),
      O => \t3_b[6]_i_1_n_0\
    );
\t3_b[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => t2_rb(7),
      I1 => interpolate_R_on_G_stage10_return(7),
      I2 => interpolate_R_on_G_stage1_return(7),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(7),
      I5 => t2_fmt(0),
      O => \t3_b[7]_i_1_n_0\
    );
\t3_b[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => t2_rb(8),
      I1 => interpolate_R_on_G_stage10_return(8),
      I2 => interpolate_R_on_G_stage1_return(8),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(8),
      I5 => t2_fmt(0),
      O => \t3_b[8]_i_1_n_0\
    );
\t3_b[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => interpolate_R_on_G_stage10_return(9),
      I1 => t2_fmt(0),
      I2 => interpolate_R_on_G_stage1_return(9),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_B_stage1_return(9),
      O => \t3_b[9]_i_1_n_0\
    );
\t3_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[0]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[0]\
    );
\t3_b_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[10]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[10]\
    );
\t3_b_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[11]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[11]\
    );
\t3_b_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[12]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[12]\
    );
\t3_b_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[13]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[13]\
    );
\t3_b_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[14]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[14]\
    );
\t3_b_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[15]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[15]\
    );
\t3_b_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[16]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[16]\
    );
\t3_b_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[17]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[17]\
    );
\t3_b_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[18]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[18]\
    );
\t3_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[1]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[1]\
    );
\t3_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[2]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[2]\
    );
\t3_b_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[3]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[3]\
    );
\t3_b_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[4]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[4]\
    );
\t3_b_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[5]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[5]\
    );
\t3_b_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[6]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[6]\
    );
\t3_b_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[7]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[7]\
    );
\t3_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[8]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[8]\
    );
\t3_b_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_b[9]_i_1_n_0\,
      Q => \t3_b_reg_n_0_[9]\
    );
\t3_fmt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t2_fmt(0),
      Q => t3_fmt(0)
    );
\t3_fmt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t2_fmt(1),
      Q => t3_fmt(1)
    );
\t3_g_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t2_g(0),
      Q => t3_g(0)
    );
\t3_g_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t2_g(1),
      Q => t3_g(1)
    );
\t3_g_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t2_g(2),
      Q => t3_g(2)
    );
\t3_g_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t2_g(3),
      Q => t3_g(3)
    );
\t3_g_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t2_g(4),
      Q => t3_g(4)
    );
\t3_g_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t2_g(5),
      Q => t3_g(5)
    );
\t3_g_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t2_g(6),
      Q => t3_g(6)
    );
\t3_g_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t2_g(7),
      Q => t3_g(7)
    );
\t3_g_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => t2_g(8),
      Q => t3_g(8)
    );
\t3_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(0),
      I1 => interpolate_R_on_G_stage1_return(0),
      I2 => interpolate_R_on_G_stage10_return(0),
      I3 => t2_fmt(1),
      I4 => t2_rb(0),
      I5 => t2_fmt(0),
      O => \t3_r[0]_i_1_n_0\
    );
\t3_r[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(10),
      I1 => interpolate_R_on_G_stage1_return(10),
      I2 => t2_fmt(0),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_G_stage10_return(10),
      O => \t3_r[10]_i_1_n_0\
    );
\t3_r[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(11),
      I1 => interpolate_R_on_G_stage1_return(11),
      I2 => t2_fmt(0),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_G_stage10_return(11),
      O => \t3_r[11]_i_1_n_0\
    );
\t3_r[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(12),
      I1 => interpolate_R_on_G_stage1_return(12),
      I2 => t2_fmt(0),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_G_stage10_return(12),
      O => \t3_r[12]_i_1_n_0\
    );
\t3_r[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(2),
      I1 => p_0_in8_in(2),
      O => \t3_r[12]_i_10_n_0\
    );
\t3_r[12]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(1),
      I1 => p_0_in8_in(1),
      O => \t3_r[12]_i_11_n_0\
    );
\t3_r[12]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(0),
      I1 => p_0_in8_in(0),
      O => \t3_r[12]_i_12_n_0\
    );
\t3_r[12]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(3),
      I1 => interpolate_R_on_G_stage10_return1(4),
      O => \t3_r[12]_i_13_n_0\
    );
\t3_r[12]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(2),
      I1 => interpolate_R_on_G_stage10_return1(3),
      O => \t3_r[12]_i_14_n_0\
    );
\t3_r[12]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(1),
      I1 => interpolate_R_on_G_stage10_return1(2),
      O => \t3_r[12]_i_15_n_0\
    );
\t3_r[12]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(0),
      I1 => interpolate_R_on_G_stage10_return1(1),
      O => \t3_r[12]_i_16_n_0\
    );
\t3_r[12]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => t2_rb1(2),
      I1 => \t3_r[12]_i_35_n_0\,
      I2 => t2_rb4(1),
      I3 => t2_rb3(1),
      I4 => t2_rb2(1),
      O => \t3_r[12]_i_20_n_0\
    );
\t3_r[12]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => t2_rb4(1),
      I1 => t2_rb3(1),
      I2 => t2_rb2(1),
      I3 => t2_rb1(2),
      I4 => \t3_r[12]_i_35_n_0\,
      O => \t3_r[12]_i_21_n_0\
    );
\t3_r[12]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => t2_rb3(1),
      I1 => t2_rb2(1),
      I2 => t2_rb4(1),
      I3 => t2_rb1(1),
      O => \t3_r[12]_i_22_n_0\
    );
\t3_r[12]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t3_r[12]_i_20_n_0\,
      I1 => \t3_r[16]_i_39_n_0\,
      I2 => t2_rb1(3),
      I3 => t2_rb2(2),
      I4 => t2_rb3(2),
      I5 => t2_rb4(2),
      O => \t3_r[12]_i_23_n_0\
    );
\t3_r[12]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \t3_r[12]_i_35_n_0\,
      I1 => t2_rb1(2),
      I2 => t2_rb4(1),
      I3 => t2_rb2(1),
      I4 => t2_rb3(1),
      I5 => t2_rb1(1),
      O => \t3_r[12]_i_24_n_0\
    );
\t3_r[12]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \t3_r[12]_i_22_n_0\,
      I1 => t2_rb4(0),
      I2 => t2_rb3(0),
      I3 => t2_rb2(0),
      O => \t3_r[12]_i_25_n_0\
    );
\t3_r[12]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => t2_rb3(0),
      I1 => t2_rb2(0),
      I2 => t2_rb4(0),
      I3 => t2_rb1(0),
      O => \t3_r[12]_i_26_n_0\
    );
\t3_r[12]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb1(3),
      I1 => t2_rb2(3),
      O => \t3_r[12]_i_27_n_0\
    );
\t3_r[12]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb1(2),
      I1 => t2_rb2(2),
      O => \t3_r[12]_i_28_n_0\
    );
\t3_r[12]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb1(1),
      I1 => t2_rb2(1),
      O => \t3_r[12]_i_29_n_0\
    );
\t3_r[12]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb1(0),
      I1 => t2_rb2(0),
      O => \t3_r[12]_i_30_n_0\
    );
\t3_r[12]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb3(3),
      I1 => t2_rb4(3),
      O => \t3_r[12]_i_31_n_0\
    );
\t3_r[12]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb3(2),
      I1 => t2_rb4(2),
      O => \t3_r[12]_i_32_n_0\
    );
\t3_r[12]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb3(1),
      I1 => t2_rb4(1),
      O => \t3_r[12]_i_33_n_0\
    );
\t3_r[12]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb3(0),
      I1 => t2_rb4(0),
      O => \t3_r[12]_i_34_n_0\
    );
\t3_r[12]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => t2_rb4(2),
      I1 => t2_rb2(2),
      I2 => t2_rb3(2),
      O => \t3_r[12]_i_35_n_0\
    );
\t3_r[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(3),
      I1 => p_0_in10_in(3),
      O => \t3_r[12]_i_5_n_0\
    );
\t3_r[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(2),
      I1 => p_0_in10_in(2),
      O => \t3_r[12]_i_6_n_0\
    );
\t3_r[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(1),
      I1 => p_0_in10_in(1),
      O => \t3_r[12]_i_7_n_0\
    );
\t3_r[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(0),
      I1 => p_0_in10_in(0),
      O => \t3_r[12]_i_8_n_0\
    );
\t3_r[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(3),
      I1 => p_0_in8_in(3),
      O => \t3_r[12]_i_9_n_0\
    );
\t3_r[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(13),
      I1 => interpolate_R_on_G_stage1_return(13),
      I2 => t2_fmt(0),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_G_stage10_return(13),
      O => \t3_r[13]_i_1_n_0\
    );
\t3_r[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(14),
      I1 => interpolate_R_on_G_stage1_return(14),
      I2 => t2_fmt(0),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_G_stage10_return(14),
      O => \t3_r[14]_i_1_n_0\
    );
\t3_r[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(15),
      I1 => interpolate_R_on_G_stage1_return(15),
      I2 => t2_fmt(0),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_G_stage10_return(15),
      O => \t3_r[15]_i_1_n_0\
    );
\t3_r[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(16),
      I1 => interpolate_R_on_G_stage1_return(16),
      I2 => t2_fmt(0),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_G_stage10_return(16),
      O => \t3_r[16]_i_1_n_0\
    );
\t3_r[16]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(6),
      I1 => p_0_in8_in(6),
      O => \t3_r[16]_i_10_n_0\
    );
\t3_r[16]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(5),
      I1 => p_0_in8_in(5),
      O => \t3_r[16]_i_11_n_0\
    );
\t3_r[16]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(4),
      I1 => p_0_in8_in(4),
      O => \t3_r[16]_i_12_n_0\
    );
\t3_r[16]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(7),
      I1 => interpolate_R_on_G_stage10_return1(8),
      O => \t3_r[16]_i_13_n_0\
    );
\t3_r[16]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(6),
      I1 => interpolate_R_on_G_stage10_return1(7),
      O => \t3_r[16]_i_14_n_0\
    );
\t3_r[16]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(5),
      I1 => interpolate_R_on_G_stage10_return1(6),
      O => \t3_r[16]_i_15_n_0\
    );
\t3_r[16]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(4),
      I1 => interpolate_R_on_G_stage10_return1(5),
      O => \t3_r[16]_i_16_n_0\
    );
\t3_r[16]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => t2_rb1(6),
      I1 => \t3_r[16]_i_36_n_0\,
      I2 => t2_rb4(5),
      I3 => t2_rb3(5),
      I4 => t2_rb2(5),
      O => \t3_r[16]_i_20_n_0\
    );
\t3_r[16]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => t2_rb1(5),
      I1 => \t3_r[16]_i_37_n_0\,
      I2 => t2_rb4(4),
      I3 => t2_rb3(4),
      I4 => t2_rb2(4),
      O => \t3_r[16]_i_21_n_0\
    );
\t3_r[16]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => t2_rb1(4),
      I1 => \t3_r[16]_i_38_n_0\,
      I2 => t2_rb4(3),
      I3 => t2_rb3(3),
      I4 => t2_rb2(3),
      O => \t3_r[16]_i_22_n_0\
    );
\t3_r[16]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => t2_rb1(3),
      I1 => \t3_r[16]_i_39_n_0\,
      I2 => t2_rb4(2),
      I3 => t2_rb3(2),
      I4 => t2_rb2(2),
      O => \t3_r[16]_i_23_n_0\
    );
\t3_r[16]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t3_r[16]_i_20_n_0\,
      I1 => \t3_r[18]_i_18_n_0\,
      I2 => t2_rb1(7),
      I3 => t2_rb2(6),
      I4 => t2_rb3(6),
      I5 => t2_rb4(6),
      O => \t3_r[16]_i_24_n_0\
    );
\t3_r[16]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t3_r[16]_i_21_n_0\,
      I1 => \t3_r[16]_i_36_n_0\,
      I2 => t2_rb1(6),
      I3 => t2_rb2(5),
      I4 => t2_rb3(5),
      I5 => t2_rb4(5),
      O => \t3_r[16]_i_25_n_0\
    );
\t3_r[16]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t3_r[16]_i_22_n_0\,
      I1 => \t3_r[16]_i_37_n_0\,
      I2 => t2_rb1(5),
      I3 => t2_rb2(4),
      I4 => t2_rb3(4),
      I5 => t2_rb4(4),
      O => \t3_r[16]_i_26_n_0\
    );
\t3_r[16]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t3_r[16]_i_23_n_0\,
      I1 => \t3_r[16]_i_38_n_0\,
      I2 => t2_rb1(4),
      I3 => t2_rb2(3),
      I4 => t2_rb3(3),
      I5 => t2_rb4(3),
      O => \t3_r[16]_i_27_n_0\
    );
\t3_r[16]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb1(7),
      I1 => t2_rb2(7),
      O => \t3_r[16]_i_28_n_0\
    );
\t3_r[16]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb1(6),
      I1 => t2_rb2(6),
      O => \t3_r[16]_i_29_n_0\
    );
\t3_r[16]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb1(5),
      I1 => t2_rb2(5),
      O => \t3_r[16]_i_30_n_0\
    );
\t3_r[16]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb1(4),
      I1 => t2_rb2(4),
      O => \t3_r[16]_i_31_n_0\
    );
\t3_r[16]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb3(7),
      I1 => t2_rb4(7),
      O => \t3_r[16]_i_32_n_0\
    );
\t3_r[16]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb3(6),
      I1 => t2_rb4(6),
      O => \t3_r[16]_i_33_n_0\
    );
\t3_r[16]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb3(5),
      I1 => t2_rb4(5),
      O => \t3_r[16]_i_34_n_0\
    );
\t3_r[16]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb3(4),
      I1 => t2_rb4(4),
      O => \t3_r[16]_i_35_n_0\
    );
\t3_r[16]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => t2_rb4(6),
      I1 => t2_rb2(6),
      I2 => t2_rb3(6),
      O => \t3_r[16]_i_36_n_0\
    );
\t3_r[16]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => t2_rb4(5),
      I1 => t2_rb2(5),
      I2 => t2_rb3(5),
      O => \t3_r[16]_i_37_n_0\
    );
\t3_r[16]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => t2_rb4(4),
      I1 => t2_rb2(4),
      I2 => t2_rb3(4),
      O => \t3_r[16]_i_38_n_0\
    );
\t3_r[16]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => t2_rb4(3),
      I1 => t2_rb2(3),
      I2 => t2_rb3(3),
      O => \t3_r[16]_i_39_n_0\
    );
\t3_r[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(7),
      I1 => p_0_in10_in(7),
      O => \t3_r[16]_i_5_n_0\
    );
\t3_r[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(6),
      I1 => p_0_in10_in(6),
      O => \t3_r[16]_i_6_n_0\
    );
\t3_r[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(5),
      I1 => p_0_in10_in(5),
      O => \t3_r[16]_i_7_n_0\
    );
\t3_r[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(4),
      I1 => p_0_in10_in(4),
      O => \t3_r[16]_i_8_n_0\
    );
\t3_r[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(7),
      I1 => p_0_in8_in(7),
      O => \t3_r[16]_i_9_n_0\
    );
\t3_r[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(17),
      I1 => interpolate_R_on_G_stage1_return(17),
      I2 => t2_fmt(0),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_G_stage10_return(17),
      O => \t3_r[17]_i_1_n_0\
    );
\t3_r[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(18),
      I1 => interpolate_R_on_G_stage1_return(18),
      I2 => t2_fmt(0),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_G_stage10_return(18),
      O => \t3_r[18]_i_1_n_0\
    );
\t3_r[18]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => t2_rb1(8),
      I1 => \t3_r[18]_i_17_n_0\,
      I2 => t2_rb4(7),
      I3 => t2_rb3(7),
      I4 => t2_rb2(7),
      O => \t3_r[18]_i_11_n_0\
    );
\t3_r[18]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => t2_rb1(7),
      I1 => \t3_r[18]_i_18_n_0\,
      I2 => t2_rb4(6),
      I3 => t2_rb3(6),
      I4 => t2_rb2(6),
      O => \t3_r[18]_i_12_n_0\
    );
\t3_r[18]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \t3_r[18]_i_19_n_0\,
      I1 => t2_rb1(8),
      I2 => t2_rb4(8),
      I3 => t2_rb3(8),
      I4 => t2_rb2(8),
      O => \t3_r[18]_i_13_n_0\
    );
\t3_r[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t3_r[18]_i_12_n_0\,
      I1 => \t3_r[18]_i_17_n_0\,
      I2 => t2_rb1(8),
      I3 => t2_rb2(7),
      I4 => t2_rb3(7),
      I5 => t2_rb4(7),
      O => \t3_r[18]_i_14_n_0\
    );
\t3_r[18]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb1(8),
      I1 => t2_rb2(8),
      O => \t3_r[18]_i_15_n_0\
    );
\t3_r[18]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_rb3(8),
      I1 => t2_rb4(8),
      O => \t3_r[18]_i_16_n_0\
    );
\t3_r[18]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => t2_rb4(8),
      I1 => t2_rb2(8),
      I2 => t2_rb3(8),
      O => \t3_r[18]_i_17_n_0\
    );
\t3_r[18]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => t2_rb4(7),
      I1 => t2_rb2(7),
      I2 => t2_rb3(7),
      O => \t3_r[18]_i_18_n_0\
    );
\t3_r[18]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => t2_rb2(7),
      I1 => t2_rb3(7),
      I2 => t2_rb4(7),
      O => \t3_r[18]_i_19_n_0\
    );
\t3_r[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(8),
      I1 => p_0_in10_in(8),
      O => \t3_r[18]_i_5_n_0\
    );
\t3_r[18]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(8),
      I1 => p_0_in8_in(8),
      O => \t3_r[18]_i_6_n_0\
    );
\t3_r[18]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g(8),
      I1 => interpolate_R_on_G_stage10_return1(9),
      O => \t3_r[18]_i_7_n_0\
    );
\t3_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(1),
      I1 => interpolate_R_on_G_stage1_return(1),
      I2 => interpolate_R_on_G_stage10_return(1),
      I3 => t2_fmt(1),
      I4 => t2_rb(1),
      I5 => t2_fmt(0),
      O => \t3_r[1]_i_1_n_0\
    );
\t3_r[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => t2_g4(2),
      I1 => t2_g2(2),
      I2 => t2_g3(2),
      O => \t3_r[1]_i_10_n_0\
    );
\t3_r[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => t2_g1(2),
      I1 => \t3_r[1]_i_10_n_0\,
      I2 => t2_g4(1),
      I3 => t2_g3(1),
      I4 => t2_g2(1),
      O => \t3_r[1]_i_3_n_0\
    );
\t3_r[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => t2_g4(1),
      I1 => t2_g3(1),
      I2 => t2_g2(1),
      I3 => t2_g1(2),
      I4 => \t3_r[1]_i_10_n_0\,
      O => \t3_r[1]_i_4_n_0\
    );
\t3_r[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => t2_g3(1),
      I1 => t2_g2(1),
      I2 => t2_g4(1),
      I3 => t2_g1(1),
      O => \t3_r[1]_i_5_n_0\
    );
\t3_r[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t3_r[1]_i_3_n_0\,
      I1 => \t3_r[5]_i_14_n_0\,
      I2 => t2_g1(3),
      I3 => t2_g2(2),
      I4 => t2_g3(2),
      I5 => t2_g4(2),
      O => \t3_r[1]_i_6_n_0\
    );
\t3_r[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \t3_r[1]_i_10_n_0\,
      I1 => t2_g1(2),
      I2 => t2_g4(1),
      I3 => t2_g2(1),
      I4 => t2_g3(1),
      I5 => t2_g1(1),
      O => \t3_r[1]_i_7_n_0\
    );
\t3_r[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \t3_r[1]_i_5_n_0\,
      I1 => t2_g4(0),
      I2 => t2_g3(0),
      I3 => t2_g2(0),
      O => \t3_r[1]_i_8_n_0\
    );
\t3_r[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => t2_g3(0),
      I1 => t2_g2(0),
      I2 => t2_g4(0),
      I3 => t2_g1(0),
      O => \t3_r[1]_i_9_n_0\
    );
\t3_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(2),
      I1 => interpolate_R_on_G_stage1_return(2),
      I2 => interpolate_R_on_G_stage10_return(2),
      I3 => t2_fmt(1),
      I4 => t2_rb(2),
      I5 => t2_fmt(0),
      O => \t3_r[2]_i_1_n_0\
    );
\t3_r[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g3(1),
      I1 => t2_g4(1),
      O => \t3_r[2]_i_10_n_0\
    );
\t3_r[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g3(0),
      I1 => t2_g4(0),
      O => \t3_r[2]_i_11_n_0\
    );
\t3_r[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g1(3),
      I1 => t2_g2(3),
      O => \t3_r[2]_i_4_n_0\
    );
\t3_r[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g1(2),
      I1 => t2_g2(2),
      O => \t3_r[2]_i_5_n_0\
    );
\t3_r[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g1(1),
      I1 => t2_g2(1),
      O => \t3_r[2]_i_6_n_0\
    );
\t3_r[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g1(0),
      I1 => t2_g2(0),
      O => \t3_r[2]_i_7_n_0\
    );
\t3_r[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g3(3),
      I1 => t2_g4(3),
      O => \t3_r[2]_i_8_n_0\
    );
\t3_r[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g3(2),
      I1 => t2_g4(2),
      O => \t3_r[2]_i_9_n_0\
    );
\t3_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(3),
      I1 => interpolate_R_on_G_stage1_return(3),
      I2 => interpolate_R_on_G_stage10_return(3),
      I3 => t2_fmt(1),
      I4 => t2_rb(3),
      I5 => t2_fmt(0),
      O => \t3_r[3]_i_1_n_0\
    );
\t3_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(4),
      I1 => interpolate_R_on_G_stage1_return(4),
      I2 => interpolate_R_on_G_stage10_return(4),
      I3 => t2_fmt(1),
      I4 => t2_rb(4),
      I5 => t2_fmt(0),
      O => \t3_r[4]_i_1_n_0\
    );
\t3_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(5),
      I1 => interpolate_R_on_G_stage1_return(5),
      I2 => interpolate_R_on_G_stage10_return(5),
      I3 => t2_fmt(1),
      I4 => t2_rb(5),
      I5 => t2_fmt(0),
      O => \t3_r[5]_i_1_n_0\
    );
\t3_r[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t3_r[5]_i_6_n_0\,
      I1 => \t3_r[5]_i_13_n_0\,
      I2 => t2_g1(4),
      I3 => t2_g2(3),
      I4 => t2_g3(3),
      I5 => t2_g4(3),
      O => \t3_r[5]_i_10_n_0\
    );
\t3_r[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => t2_g4(6),
      I1 => t2_g2(6),
      I2 => t2_g3(6),
      O => \t3_r[5]_i_11_n_0\
    );
\t3_r[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => t2_g4(5),
      I1 => t2_g2(5),
      I2 => t2_g3(5),
      O => \t3_r[5]_i_12_n_0\
    );
\t3_r[5]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => t2_g4(4),
      I1 => t2_g2(4),
      I2 => t2_g3(4),
      O => \t3_r[5]_i_13_n_0\
    );
\t3_r[5]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => t2_g4(3),
      I1 => t2_g2(3),
      I2 => t2_g3(3),
      O => \t3_r[5]_i_14_n_0\
    );
\t3_r[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => t2_g1(6),
      I1 => \t3_r[5]_i_11_n_0\,
      I2 => t2_g4(5),
      I3 => t2_g3(5),
      I4 => t2_g2(5),
      O => \t3_r[5]_i_3_n_0\
    );
\t3_r[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => t2_g1(5),
      I1 => \t3_r[5]_i_12_n_0\,
      I2 => t2_g4(4),
      I3 => t2_g3(4),
      I4 => t2_g2(4),
      O => \t3_r[5]_i_4_n_0\
    );
\t3_r[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => t2_g1(4),
      I1 => \t3_r[5]_i_13_n_0\,
      I2 => t2_g4(3),
      I3 => t2_g3(3),
      I4 => t2_g2(3),
      O => \t3_r[5]_i_5_n_0\
    );
\t3_r[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => t2_g1(3),
      I1 => \t3_r[5]_i_14_n_0\,
      I2 => t2_g4(2),
      I3 => t2_g3(2),
      I4 => t2_g2(2),
      O => \t3_r[5]_i_6_n_0\
    );
\t3_r[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t3_r[5]_i_3_n_0\,
      I1 => \t3_r[8]_i_12_n_0\,
      I2 => t2_g1(7),
      I3 => t2_g2(6),
      I4 => t2_g3(6),
      I5 => t2_g4(6),
      O => \t3_r[5]_i_7_n_0\
    );
\t3_r[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t3_r[5]_i_4_n_0\,
      I1 => \t3_r[5]_i_11_n_0\,
      I2 => t2_g1(6),
      I3 => t2_g2(5),
      I4 => t2_g3(5),
      I5 => t2_g4(5),
      O => \t3_r[5]_i_8_n_0\
    );
\t3_r[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t3_r[5]_i_5_n_0\,
      I1 => \t3_r[5]_i_12_n_0\,
      I2 => t2_g1(5),
      I3 => t2_g2(4),
      I4 => t2_g3(4),
      I5 => t2_g4(4),
      O => \t3_r[5]_i_9_n_0\
    );
\t3_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(6),
      I1 => interpolate_R_on_G_stage1_return(6),
      I2 => interpolate_R_on_G_stage10_return(6),
      I3 => t2_fmt(1),
      I4 => t2_rb(6),
      I5 => t2_fmt(0),
      O => \t3_r[6]_i_1_n_0\
    );
\t3_r[6]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g3(5),
      I1 => t2_g4(5),
      O => \t3_r[6]_i_10_n_0\
    );
\t3_r[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g3(4),
      I1 => t2_g4(4),
      O => \t3_r[6]_i_11_n_0\
    );
\t3_r[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g1(7),
      I1 => t2_g2(7),
      O => \t3_r[6]_i_4_n_0\
    );
\t3_r[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g1(6),
      I1 => t2_g2(6),
      O => \t3_r[6]_i_5_n_0\
    );
\t3_r[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g1(5),
      I1 => t2_g2(5),
      O => \t3_r[6]_i_6_n_0\
    );
\t3_r[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g1(4),
      I1 => t2_g2(4),
      O => \t3_r[6]_i_7_n_0\
    );
\t3_r[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g3(7),
      I1 => t2_g4(7),
      O => \t3_r[6]_i_8_n_0\
    );
\t3_r[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g3(6),
      I1 => t2_g4(6),
      O => \t3_r[6]_i_9_n_0\
    );
\t3_r[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(7),
      I1 => interpolate_R_on_G_stage1_return(7),
      I2 => interpolate_R_on_G_stage10_return(7),
      I3 => t2_fmt(1),
      I4 => t2_rb(7),
      I5 => t2_fmt(0),
      O => \t3_r[7]_i_1_n_0\
    );
\t3_r[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(8),
      I1 => interpolate_R_on_G_stage1_return(8),
      I2 => interpolate_R_on_G_stage10_return(8),
      I3 => t2_fmt(1),
      I4 => t2_rb(8),
      I5 => t2_fmt(0),
      O => \t3_r[8]_i_1_n_0\
    );
\t3_r[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g3(8),
      I1 => t2_g4(8),
      O => \t3_r[8]_i_10_n_0\
    );
\t3_r[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => t2_g4(8),
      I1 => t2_g2(8),
      I2 => t2_g3(8),
      O => \t3_r[8]_i_11_n_0\
    );
\t3_r[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => t2_g4(7),
      I1 => t2_g2(7),
      I2 => t2_g3(7),
      O => \t3_r[8]_i_12_n_0\
    );
\t3_r[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => t2_g2(7),
      I1 => t2_g3(7),
      I2 => t2_g4(7),
      O => \t3_r[8]_i_13_n_0\
    );
\t3_r[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => t2_g1(8),
      I1 => \t3_r[8]_i_11_n_0\,
      I2 => t2_g4(7),
      I3 => t2_g3(7),
      I4 => t2_g2(7),
      O => \t3_r[8]_i_5_n_0\
    );
\t3_r[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => t2_g1(7),
      I1 => \t3_r[8]_i_12_n_0\,
      I2 => t2_g4(6),
      I3 => t2_g3(6),
      I4 => t2_g2(6),
      O => \t3_r[8]_i_6_n_0\
    );
\t3_r[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"177E7EE8"
    )
        port map (
      I0 => \t3_r[8]_i_13_n_0\,
      I1 => t2_g1(8),
      I2 => t2_g4(8),
      I3 => t2_g3(8),
      I4 => t2_g2(8),
      O => \t3_r[8]_i_7_n_0\
    );
\t3_r[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \t3_r[8]_i_6_n_0\,
      I1 => \t3_r[8]_i_11_n_0\,
      I2 => t2_g1(8),
      I3 => t2_g2(7),
      I4 => t2_g3(7),
      I5 => t2_g4(7),
      O => \t3_r[8]_i_8_n_0\
    );
\t3_r[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t2_g1(8),
      I1 => t2_g2(8),
      O => \t3_r[8]_i_9_n_0\
    );
\t3_r[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => interpolate_R_on_B_stage1_return(9),
      I1 => interpolate_R_on_G_stage1_return(9),
      I2 => t2_fmt(0),
      I3 => t2_fmt(1),
      I4 => interpolate_R_on_G_stage10_return(9),
      O => \t3_r[9]_i_1_n_0\
    );
\t3_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[0]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[0]\
    );
\t3_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[10]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[10]\
    );
\t3_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[11]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[11]\
    );
\t3_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[12]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[12]\
    );
\t3_r_reg[12]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_r_reg[12]_i_17_n_0\,
      CO(2) => \t3_r_reg[12]_i_17_n_1\,
      CO(1) => \t3_r_reg[12]_i_17_n_2\,
      CO(0) => \t3_r_reg[12]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \t3_r[12]_i_20_n_0\,
      DI(2) => \t3_r[12]_i_21_n_0\,
      DI(1) => \t3_r[12]_i_22_n_0\,
      DI(0) => t2_rb1(0),
      O(3 downto 2) => p_0_in10_in(1 downto 0),
      O(1 downto 0) => \NLW_t3_r_reg[12]_i_17_O_UNCONNECTED\(1 downto 0),
      S(3) => \t3_r[12]_i_23_n_0\,
      S(2) => \t3_r[12]_i_24_n_0\,
      S(1) => \t3_r[12]_i_25_n_0\,
      S(0) => \t3_r[12]_i_26_n_0\
    );
\t3_r_reg[12]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_r_reg[12]_i_18_n_0\,
      CO(2) => \t3_r_reg[12]_i_18_n_1\,
      CO(1) => \t3_r_reg[12]_i_18_n_2\,
      CO(0) => \t3_r_reg[12]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t2_rb1(3 downto 0),
      O(3 downto 1) => p_0_in8_in(2 downto 0),
      O(0) => \NLW_t3_r_reg[12]_i_18_O_UNCONNECTED\(0),
      S(3) => \t3_r[12]_i_27_n_0\,
      S(2) => \t3_r[12]_i_28_n_0\,
      S(1) => \t3_r[12]_i_29_n_0\,
      S(0) => \t3_r[12]_i_30_n_0\
    );
\t3_r_reg[12]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_r_reg[12]_i_19_n_0\,
      CO(2) => \t3_r_reg[12]_i_19_n_1\,
      CO(1) => \t3_r_reg[12]_i_19_n_2\,
      CO(0) => \t3_r_reg[12]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t2_rb3(3 downto 0),
      O(3 downto 1) => interpolate_R_on_G_stage10_return1(3 downto 1),
      O(0) => \NLW_t3_r_reg[12]_i_19_O_UNCONNECTED\(0),
      S(3) => \t3_r[12]_i_31_n_0\,
      S(2) => \t3_r[12]_i_32_n_0\,
      S(1) => \t3_r[12]_i_33_n_0\,
      S(0) => \t3_r[12]_i_34_n_0\
    );
\t3_r_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_r_reg[12]_i_2_n_0\,
      CO(2) => \t3_r_reg[12]_i_2_n_1\,
      CO(1) => \t3_r_reg[12]_i_2_n_2\,
      CO(0) => \t3_r_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t2_g(3 downto 0),
      O(3 downto 0) => interpolate_R_on_B_stage1_return(12 downto 9),
      S(3) => \t3_r[12]_i_5_n_0\,
      S(2) => \t3_r[12]_i_6_n_0\,
      S(1) => \t3_r[12]_i_7_n_0\,
      S(0) => \t3_r[12]_i_8_n_0\
    );
\t3_r_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_r_reg[12]_i_3_n_0\,
      CO(2) => \t3_r_reg[12]_i_3_n_1\,
      CO(1) => \t3_r_reg[12]_i_3_n_2\,
      CO(0) => \t3_r_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t2_g(3 downto 0),
      O(3 downto 0) => interpolate_R_on_G_stage1_return(12 downto 9),
      S(3) => \t3_r[12]_i_9_n_0\,
      S(2) => \t3_r[12]_i_10_n_0\,
      S(1) => \t3_r[12]_i_11_n_0\,
      S(0) => \t3_r[12]_i_12_n_0\
    );
\t3_r_reg[12]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_r_reg[12]_i_4_n_0\,
      CO(2) => \t3_r_reg[12]_i_4_n_1\,
      CO(1) => \t3_r_reg[12]_i_4_n_2\,
      CO(0) => \t3_r_reg[12]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t2_g(3 downto 0),
      O(3 downto 0) => interpolate_R_on_G_stage10_return(12 downto 9),
      S(3) => \t3_r[12]_i_13_n_0\,
      S(2) => \t3_r[12]_i_14_n_0\,
      S(1) => \t3_r[12]_i_15_n_0\,
      S(0) => \t3_r[12]_i_16_n_0\
    );
\t3_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[13]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[13]\
    );
\t3_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[14]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[14]\
    );
\t3_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[15]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[15]\
    );
\t3_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[16]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[16]\
    );
\t3_r_reg[16]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[12]_i_17_n_0\,
      CO(3) => \t3_r_reg[16]_i_17_n_0\,
      CO(2) => \t3_r_reg[16]_i_17_n_1\,
      CO(1) => \t3_r_reg[16]_i_17_n_2\,
      CO(0) => \t3_r_reg[16]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \t3_r[16]_i_20_n_0\,
      DI(2) => \t3_r[16]_i_21_n_0\,
      DI(1) => \t3_r[16]_i_22_n_0\,
      DI(0) => \t3_r[16]_i_23_n_0\,
      O(3 downto 0) => p_0_in10_in(5 downto 2),
      S(3) => \t3_r[16]_i_24_n_0\,
      S(2) => \t3_r[16]_i_25_n_0\,
      S(1) => \t3_r[16]_i_26_n_0\,
      S(0) => \t3_r[16]_i_27_n_0\
    );
\t3_r_reg[16]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[12]_i_18_n_0\,
      CO(3) => \t3_r_reg[16]_i_18_n_0\,
      CO(2) => \t3_r_reg[16]_i_18_n_1\,
      CO(1) => \t3_r_reg[16]_i_18_n_2\,
      CO(0) => \t3_r_reg[16]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t2_rb1(7 downto 4),
      O(3 downto 0) => p_0_in8_in(6 downto 3),
      S(3) => \t3_r[16]_i_28_n_0\,
      S(2) => \t3_r[16]_i_29_n_0\,
      S(1) => \t3_r[16]_i_30_n_0\,
      S(0) => \t3_r[16]_i_31_n_0\
    );
\t3_r_reg[16]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[12]_i_19_n_0\,
      CO(3) => \t3_r_reg[16]_i_19_n_0\,
      CO(2) => \t3_r_reg[16]_i_19_n_1\,
      CO(1) => \t3_r_reg[16]_i_19_n_2\,
      CO(0) => \t3_r_reg[16]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t2_rb3(7 downto 4),
      O(3 downto 0) => interpolate_R_on_G_stage10_return1(7 downto 4),
      S(3) => \t3_r[16]_i_32_n_0\,
      S(2) => \t3_r[16]_i_33_n_0\,
      S(1) => \t3_r[16]_i_34_n_0\,
      S(0) => \t3_r[16]_i_35_n_0\
    );
\t3_r_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[12]_i_2_n_0\,
      CO(3) => \t3_r_reg[16]_i_2_n_0\,
      CO(2) => \t3_r_reg[16]_i_2_n_1\,
      CO(1) => \t3_r_reg[16]_i_2_n_2\,
      CO(0) => \t3_r_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t2_g(7 downto 4),
      O(3 downto 0) => interpolate_R_on_B_stage1_return(16 downto 13),
      S(3) => \t3_r[16]_i_5_n_0\,
      S(2) => \t3_r[16]_i_6_n_0\,
      S(1) => \t3_r[16]_i_7_n_0\,
      S(0) => \t3_r[16]_i_8_n_0\
    );
\t3_r_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[12]_i_3_n_0\,
      CO(3) => \t3_r_reg[16]_i_3_n_0\,
      CO(2) => \t3_r_reg[16]_i_3_n_1\,
      CO(1) => \t3_r_reg[16]_i_3_n_2\,
      CO(0) => \t3_r_reg[16]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t2_g(7 downto 4),
      O(3 downto 0) => interpolate_R_on_G_stage1_return(16 downto 13),
      S(3) => \t3_r[16]_i_9_n_0\,
      S(2) => \t3_r[16]_i_10_n_0\,
      S(1) => \t3_r[16]_i_11_n_0\,
      S(0) => \t3_r[16]_i_12_n_0\
    );
\t3_r_reg[16]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[12]_i_4_n_0\,
      CO(3) => \t3_r_reg[16]_i_4_n_0\,
      CO(2) => \t3_r_reg[16]_i_4_n_1\,
      CO(1) => \t3_r_reg[16]_i_4_n_2\,
      CO(0) => \t3_r_reg[16]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t2_g(7 downto 4),
      O(3 downto 0) => interpolate_R_on_G_stage10_return(16 downto 13),
      S(3) => \t3_r[16]_i_13_n_0\,
      S(2) => \t3_r[16]_i_14_n_0\,
      S(1) => \t3_r[16]_i_15_n_0\,
      S(0) => \t3_r[16]_i_16_n_0\
    );
\t3_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[17]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[17]\
    );
\t3_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[18]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[18]\
    );
\t3_r_reg[18]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[16]_i_19_n_0\,
      CO(3 downto 2) => \NLW_t3_r_reg[18]_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => interpolate_R_on_G_stage10_return1(9),
      CO(0) => \NLW_t3_r_reg[18]_i_10_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => t2_rb3(8),
      O(3 downto 1) => \NLW_t3_r_reg[18]_i_10_O_UNCONNECTED\(3 downto 1),
      O(0) => interpolate_R_on_G_stage10_return1(8),
      S(3 downto 1) => B"001",
      S(0) => \t3_r[18]_i_16_n_0\
    );
\t3_r_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[16]_i_2_n_0\,
      CO(3 downto 2) => \NLW_t3_r_reg[18]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => interpolate_R_on_B_stage1_return(18),
      CO(0) => \NLW_t3_r_reg[18]_i_2_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => t2_g(8),
      O(3 downto 1) => \NLW_t3_r_reg[18]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => interpolate_R_on_B_stage1_return(17),
      S(3 downto 1) => B"001",
      S(0) => \t3_r[18]_i_5_n_0\
    );
\t3_r_reg[18]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[16]_i_3_n_0\,
      CO(3 downto 2) => \NLW_t3_r_reg[18]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => interpolate_R_on_G_stage1_return(18),
      CO(0) => \NLW_t3_r_reg[18]_i_3_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => t2_g(8),
      O(3 downto 1) => \NLW_t3_r_reg[18]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => interpolate_R_on_G_stage1_return(17),
      S(3 downto 1) => B"001",
      S(0) => \t3_r[18]_i_6_n_0\
    );
\t3_r_reg[18]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[16]_i_4_n_0\,
      CO(3 downto 2) => \NLW_t3_r_reg[18]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => interpolate_R_on_G_stage10_return(18),
      CO(0) => \NLW_t3_r_reg[18]_i_4_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => t2_g(8),
      O(3 downto 1) => \NLW_t3_r_reg[18]_i_4_O_UNCONNECTED\(3 downto 1),
      O(0) => interpolate_R_on_G_stage10_return(17),
      S(3 downto 1) => B"001",
      S(0) => \t3_r[18]_i_7_n_0\
    );
\t3_r_reg[18]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[16]_i_17_n_0\,
      CO(3) => \NLW_t3_r_reg[18]_i_8_CO_UNCONNECTED\(3),
      CO(2) => p_0_in10_in(8),
      CO(1) => \NLW_t3_r_reg[18]_i_8_CO_UNCONNECTED\(1),
      CO(0) => \t3_r_reg[18]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \t3_r[18]_i_11_n_0\,
      DI(0) => \t3_r[18]_i_12_n_0\,
      O(3 downto 2) => \NLW_t3_r_reg[18]_i_8_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_0_in10_in(7 downto 6),
      S(3 downto 2) => B"01",
      S(1) => \t3_r[18]_i_13_n_0\,
      S(0) => \t3_r[18]_i_14_n_0\
    );
\t3_r_reg[18]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[16]_i_18_n_0\,
      CO(3 downto 2) => \NLW_t3_r_reg[18]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_0_in8_in(8),
      CO(0) => \NLW_t3_r_reg[18]_i_9_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => t2_rb1(8),
      O(3 downto 1) => \NLW_t3_r_reg[18]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in8_in(7),
      S(3 downto 1) => B"001",
      S(0) => \t3_r[18]_i_15_n_0\
    );
\t3_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[1]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[1]\
    );
\t3_r_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_r_reg[1]_i_2_n_0\,
      CO(2) => \t3_r_reg[1]_i_2_n_1\,
      CO(1) => \t3_r_reg[1]_i_2_n_2\,
      CO(0) => \t3_r_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t3_r[1]_i_3_n_0\,
      DI(2) => \t3_r[1]_i_4_n_0\,
      DI(1) => \t3_r[1]_i_5_n_0\,
      DI(0) => t2_g1(0),
      O(3 downto 2) => interpolate_R_on_B_stage1_return(1 downto 0),
      O(1 downto 0) => \NLW_t3_r_reg[1]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3) => \t3_r[1]_i_6_n_0\,
      S(2) => \t3_r[1]_i_7_n_0\,
      S(1) => \t3_r[1]_i_8_n_0\,
      S(0) => \t3_r[1]_i_9_n_0\
    );
\t3_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[2]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[2]\
    );
\t3_r_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_r_reg[2]_i_2_n_0\,
      CO(2) => \t3_r_reg[2]_i_2_n_1\,
      CO(1) => \t3_r_reg[2]_i_2_n_2\,
      CO(0) => \t3_r_reg[2]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t2_g1(3 downto 0),
      O(3 downto 1) => interpolate_R_on_G_stage1_return(2 downto 0),
      O(0) => \NLW_t3_r_reg[2]_i_2_O_UNCONNECTED\(0),
      S(3) => \t3_r[2]_i_4_n_0\,
      S(2) => \t3_r[2]_i_5_n_0\,
      S(1) => \t3_r[2]_i_6_n_0\,
      S(0) => \t3_r[2]_i_7_n_0\
    );
\t3_r_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_r_reg[2]_i_3_n_0\,
      CO(2) => \t3_r_reg[2]_i_3_n_1\,
      CO(1) => \t3_r_reg[2]_i_3_n_2\,
      CO(0) => \t3_r_reg[2]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t2_g3(3 downto 0),
      O(3 downto 1) => interpolate_R_on_G_stage10_return(2 downto 0),
      O(0) => \NLW_t3_r_reg[2]_i_3_O_UNCONNECTED\(0),
      S(3) => \t3_r[2]_i_8_n_0\,
      S(2) => \t3_r[2]_i_9_n_0\,
      S(1) => \t3_r[2]_i_10_n_0\,
      S(0) => \t3_r[2]_i_11_n_0\
    );
\t3_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[3]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[3]\
    );
\t3_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[4]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[4]\
    );
\t3_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[5]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[5]\
    );
\t3_r_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[1]_i_2_n_0\,
      CO(3) => \t3_r_reg[5]_i_2_n_0\,
      CO(2) => \t3_r_reg[5]_i_2_n_1\,
      CO(1) => \t3_r_reg[5]_i_2_n_2\,
      CO(0) => \t3_r_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \t3_r[5]_i_3_n_0\,
      DI(2) => \t3_r[5]_i_4_n_0\,
      DI(1) => \t3_r[5]_i_5_n_0\,
      DI(0) => \t3_r[5]_i_6_n_0\,
      O(3 downto 0) => interpolate_R_on_B_stage1_return(5 downto 2),
      S(3) => \t3_r[5]_i_7_n_0\,
      S(2) => \t3_r[5]_i_8_n_0\,
      S(1) => \t3_r[5]_i_9_n_0\,
      S(0) => \t3_r[5]_i_10_n_0\
    );
\t3_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[6]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[6]\
    );
\t3_r_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[2]_i_2_n_0\,
      CO(3) => \t3_r_reg[6]_i_2_n_0\,
      CO(2) => \t3_r_reg[6]_i_2_n_1\,
      CO(1) => \t3_r_reg[6]_i_2_n_2\,
      CO(0) => \t3_r_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t2_g1(7 downto 4),
      O(3 downto 0) => interpolate_R_on_G_stage1_return(6 downto 3),
      S(3) => \t3_r[6]_i_4_n_0\,
      S(2) => \t3_r[6]_i_5_n_0\,
      S(1) => \t3_r[6]_i_6_n_0\,
      S(0) => \t3_r[6]_i_7_n_0\
    );
\t3_r_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[2]_i_3_n_0\,
      CO(3) => \t3_r_reg[6]_i_3_n_0\,
      CO(2) => \t3_r_reg[6]_i_3_n_1\,
      CO(1) => \t3_r_reg[6]_i_3_n_2\,
      CO(0) => \t3_r_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => t2_g3(7 downto 4),
      O(3 downto 0) => interpolate_R_on_G_stage10_return(6 downto 3),
      S(3) => \t3_r[6]_i_8_n_0\,
      S(2) => \t3_r[6]_i_9_n_0\,
      S(1) => \t3_r[6]_i_10_n_0\,
      S(0) => \t3_r[6]_i_11_n_0\
    );
\t3_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[7]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[7]\
    );
\t3_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[8]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[8]\
    );
\t3_r_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[5]_i_2_n_0\,
      CO(3) => \NLW_t3_r_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => interpolate_R_on_B_stage1_return(8),
      CO(1) => \NLW_t3_r_reg[8]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \t3_r_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \t3_r[8]_i_5_n_0\,
      DI(0) => \t3_r[8]_i_6_n_0\,
      O(3 downto 2) => \NLW_t3_r_reg[8]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => interpolate_R_on_B_stage1_return(7 downto 6),
      S(3 downto 2) => B"01",
      S(1) => \t3_r[8]_i_7_n_0\,
      S(0) => \t3_r[8]_i_8_n_0\
    );
\t3_r_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[6]_i_2_n_0\,
      CO(3 downto 2) => \NLW_t3_r_reg[8]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => interpolate_R_on_G_stage1_return(8),
      CO(0) => \NLW_t3_r_reg[8]_i_3_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => t2_g1(8),
      O(3 downto 1) => \NLW_t3_r_reg[8]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => interpolate_R_on_G_stage1_return(7),
      S(3 downto 1) => B"001",
      S(0) => \t3_r[8]_i_9_n_0\
    );
\t3_r_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_r_reg[6]_i_3_n_0\,
      CO(3 downto 2) => \NLW_t3_r_reg[8]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => interpolate_R_on_G_stage10_return(8),
      CO(0) => \NLW_t3_r_reg[8]_i_4_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => t2_g3(8),
      O(3 downto 1) => \NLW_t3_r_reg[8]_i_4_O_UNCONNECTED\(3 downto 1),
      O(0) => interpolate_R_on_G_stage10_return(7),
      S(3 downto 1) => B"001",
      S(0) => \t3_r[8]_i_10_n_0\
    );
\t3_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => \t3_r[9]_i_1_n_0\,
      Q => \t3_r_reg_n_0_[9]\
    );
\vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_16\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => dgain_vsync_o,
      Q => \vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_16_n_0\
    );
\vsync_dly_reg[5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_17\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \vsync_dly_reg[4]_srl5_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_16_n_0\,
      Q => \vsync_dly_reg[5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_17_n_0\,
      R => '0'
    );
\vsync_dly_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => vsync_dly_reg_gate_n_0,
      Q => dm_vsync
    );
vsync_dly_reg_c: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => '1',
      Q => vsync_dly_reg_c_n_0
    );
vsync_dly_reg_c_13: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => vsync_dly_reg_c_n_0,
      Q => vsync_dly_reg_c_13_n_0
    );
vsync_dly_reg_c_14: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => vsync_dly_reg_c_13_n_0,
      Q => vsync_dly_reg_c_14_n_0
    );
vsync_dly_reg_c_15: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => vsync_dly_reg_c_14_n_0,
      Q => vsync_dly_reg_c_15_n_0
    );
vsync_dly_reg_c_16: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => vsync_dly_reg_c_15_n_0,
      Q => vsync_dly_reg_c_16_n_0
    );
vsync_dly_reg_c_17: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t1_fmt[1]_i_2_n_0\,
      D => vsync_dly_reg_c_16_n_0,
      Q => vsync_dly_reg_c_17_n_0
    );
vsync_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \vsync_dly_reg[5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_demosaic_i0_vsync_dly_reg_c_17_n_0\,
      I1 => vsync_dly_reg_c_17_n_0,
      O => vsync_dly_reg_gate_n_0
    );
vsync_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dm_vsync,
      I1 => s_demosic_en,
      I2 => dgain_vsync_o,
      O => in_vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_isp_dpc is
  port (
    prev_href : out STD_LOGIC;
    dpc_href : out STD_LOGIC;
    odd_pix_reg_0 : out STD_LOGIC;
    odd_line_reg_0 : out STD_LOGIC;
    in_href : out STD_LOGIC;
    in_vsync : out STD_LOGIC;
    \t6_center_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    pclk : in STD_LOGIC;
    in_vsync_o : in STD_LOGIC;
    in_href_o : in STD_LOGIC;
    odd_pix_reg_1 : in STD_LOGIC;
    odd_line_reg_1 : in STD_LOGIC;
    s_module_reset : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s_dpc_en : in STD_LOGIC;
    t5_defective_pix_reg_i_9_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_isp_dpc : entity is "isp_dpc";
end design_1_xil_isp_lite_0_0_isp_dpc;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_isp_dpc is
  signal a : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^dpc_href\ : STD_LOGIC;
  signal dpc_vsync : STD_LOGIC;
  signal \href_dly_reg[7]_srl7_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_5_n_0\ : STD_LOGIC;
  signal \href_dly_reg[8]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_6_n_0\ : STD_LOGIC;
  signal href_dly_reg_gate_n_0 : STD_LOGIC;
  signal in_raw_r : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal linebuffer_n_0 : STD_LOGIC;
  signal linebuffer_n_1 : STD_LOGIC;
  signal linebuffer_n_2 : STD_LOGIC;
  signal linebuffer_n_3 : STD_LOGIC;
  signal linebuffer_n_4 : STD_LOGIC;
  signal linebuffer_n_5 : STD_LOGIC;
  signal linebuffer_n_6 : STD_LOGIC;
  signal linebuffer_n_7 : STD_LOGIC;
  signal linebuffer_n_8 : STD_LOGIC;
  signal max0_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal max0_return1 : STD_LOGIC;
  signal max1_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal max1_return1 : STD_LOGIC;
  signal max2_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal max2_return1 : STD_LOGIC;
  signal max2_return2 : STD_LOGIC;
  signal max2_return20_in : STD_LOGIC;
  signal max_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal max_return1 : STD_LOGIC;
  signal med0_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal med0_return2 : STD_LOGIC;
  signal med0_return3 : STD_LOGIC;
  signal med1_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal med1_return2 : STD_LOGIC;
  signal med1_return3 : STD_LOGIC;
  signal med2_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal med2_return1 : STD_LOGIC;
  signal med2_return2 : STD_LOGIC;
  signal med2_return21_in : STD_LOGIC;
  signal med2_return3 : STD_LOGIC;
  signal med2_return30_in : STD_LOGIC;
  signal med3_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal med3_return1 : STD_LOGIC;
  signal med3_return2 : STD_LOGIC;
  signal med3_return21_in : STD_LOGIC;
  signal med3_return3 : STD_LOGIC;
  signal med3_return30_in : STD_LOGIC;
  signal med_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal med_return2 : STD_LOGIC;
  signal med_return3 : STD_LOGIC;
  signal min0_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal min1_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal min2_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal min2_return1 : STD_LOGIC;
  signal min2_return2 : STD_LOGIC;
  signal min2_return20_in : STD_LOGIC;
  signal min_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^odd_line_reg_0\ : STD_LOGIC;
  signal \odd_pix_i_2__2_n_0\ : STD_LOGIC;
  signal \^odd_pix_reg_0\ : STD_LOGIC;
  signal p12 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p13 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p14 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p15 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p22 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p23 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p24 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p25 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p25[8]_i_1_n_0\ : STD_LOGIC;
  signal p32 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p34 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p35 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p35[8]_i_1__0_n_0\ : STD_LOGIC;
  signal p42 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p43 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p44 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p45 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p52 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal p53 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal p54 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal p55 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal \^prev_href\ : STD_LOGIC;
  signal t1_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t1_p1[0]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p1[1]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p1[2]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p1[3]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p1[4]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p1[5]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p1[6]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p1[7]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p1[8]_i_1_n_0\ : STD_LOGIC;
  signal t1_p3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t1_p3[0]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p3[1]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p3[2]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p3[3]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p3[4]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p3[5]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p3[6]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p3[7]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p3[8]_i_1_n_0\ : STD_LOGIC;
  signal t1_p7 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t1_p7[0]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p7[1]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p7[2]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p7[3]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p7[4]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p7[5]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p7[6]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p7[7]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p7[8]_i_1_n_0\ : STD_LOGIC;
  signal t1_p9 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t1_p9[0]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p9[1]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p9[2]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p9[3]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p9[4]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p9[5]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p9[6]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p9[7]_i_1_n_0\ : STD_LOGIC;
  signal \t1_p9[8]_i_1_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_10_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_12_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_13_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_14_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_15_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_16_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_17_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_18_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_19_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_20_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_21_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_22_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_23_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_24_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_25_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_26_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_27_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_28_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_29_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_30_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_31_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_32_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_33_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_34_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_35_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_36_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_37_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_6_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_7_n_0\ : STD_LOGIC;
  signal \t2_max1[8]_i_9_n_0\ : STD_LOGIC;
  signal \t2_max1_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \t2_max1_reg[8]_i_11_n_1\ : STD_LOGIC;
  signal \t2_max1_reg[8]_i_11_n_2\ : STD_LOGIC;
  signal \t2_max1_reg[8]_i_11_n_3\ : STD_LOGIC;
  signal \t2_max1_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \t2_max1_reg[8]_i_5_n_1\ : STD_LOGIC;
  signal \t2_max1_reg[8]_i_5_n_2\ : STD_LOGIC;
  signal \t2_max1_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal \t2_max1_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \t2_max1_reg[8]_i_8_n_1\ : STD_LOGIC;
  signal \t2_max1_reg[8]_i_8_n_2\ : STD_LOGIC;
  signal \t2_max1_reg[8]_i_8_n_3\ : STD_LOGIC;
  signal t2_max2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t2_max2[8]_i_10_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_12_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_13_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_14_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_15_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_16_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_17_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_18_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_19_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_20_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_21_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_22_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_23_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_24_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_25_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_26_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_27_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_28_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_29_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_30_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_31_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_32_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_33_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_34_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_35_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_36_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_37_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_6_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_7_n_0\ : STD_LOGIC;
  signal \t2_max2[8]_i_9_n_0\ : STD_LOGIC;
  signal \t2_max2_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \t2_max2_reg[8]_i_11_n_1\ : STD_LOGIC;
  signal \t2_max2_reg[8]_i_11_n_2\ : STD_LOGIC;
  signal \t2_max2_reg[8]_i_11_n_3\ : STD_LOGIC;
  signal \t2_max2_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \t2_max2_reg[8]_i_5_n_1\ : STD_LOGIC;
  signal \t2_max2_reg[8]_i_5_n_2\ : STD_LOGIC;
  signal \t2_max2_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal \t2_max2_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \t2_max2_reg[8]_i_8_n_1\ : STD_LOGIC;
  signal \t2_max2_reg[8]_i_8_n_2\ : STD_LOGIC;
  signal \t2_max2_reg[8]_i_8_n_3\ : STD_LOGIC;
  signal t2_max3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t2_max3[8]_i_10_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_12_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_13_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_14_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_15_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_16_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_17_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_18_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_19_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_20_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_21_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_22_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_23_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_24_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_25_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_26_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_27_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_28_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_29_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_30_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_31_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_32_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_33_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_34_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_35_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_36_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_37_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_6_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_7_n_0\ : STD_LOGIC;
  signal \t2_max3[8]_i_9_n_0\ : STD_LOGIC;
  signal \t2_max3_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \t2_max3_reg[8]_i_11_n_1\ : STD_LOGIC;
  signal \t2_max3_reg[8]_i_11_n_2\ : STD_LOGIC;
  signal \t2_max3_reg[8]_i_11_n_3\ : STD_LOGIC;
  signal \t2_max3_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \t2_max3_reg[8]_i_5_n_1\ : STD_LOGIC;
  signal \t2_max3_reg[8]_i_5_n_2\ : STD_LOGIC;
  signal \t2_max3_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal \t2_max3_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \t2_max3_reg[8]_i_8_n_1\ : STD_LOGIC;
  signal \t2_max3_reg[8]_i_8_n_2\ : STD_LOGIC;
  signal \t2_max3_reg[8]_i_8_n_3\ : STD_LOGIC;
  signal t2_med1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t2_med1[8]_i_2_n_0\ : STD_LOGIC;
  signal \t2_med1[8]_i_3_n_0\ : STD_LOGIC;
  signal \t2_med1[8]_i_4_n_0\ : STD_LOGIC;
  signal t2_med2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t2_med2[8]_i_2_n_0\ : STD_LOGIC;
  signal \t2_med2[8]_i_3_n_0\ : STD_LOGIC;
  signal \t2_med2[8]_i_4_n_0\ : STD_LOGIC;
  signal t2_med3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t2_med3[8]_i_2_n_0\ : STD_LOGIC;
  signal \t2_med3[8]_i_3_n_0\ : STD_LOGIC;
  signal \t2_med3[8]_i_4_n_0\ : STD_LOGIC;
  signal t2_min1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t2_min1[8]_i_10_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_12_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_13_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_14_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_15_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_16_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_17_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_18_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_19_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_20_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_21_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_22_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_23_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_24_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_25_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_26_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_27_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_28_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_29_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_30_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_31_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_32_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_33_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_34_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_35_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_36_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_37_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_6_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_7_n_0\ : STD_LOGIC;
  signal \t2_min1[8]_i_9_n_0\ : STD_LOGIC;
  signal \t2_min1_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \t2_min1_reg[8]_i_11_n_1\ : STD_LOGIC;
  signal \t2_min1_reg[8]_i_11_n_2\ : STD_LOGIC;
  signal \t2_min1_reg[8]_i_11_n_3\ : STD_LOGIC;
  signal \t2_min1_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \t2_min1_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \t2_min1_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal \t2_min1_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \t2_min1_reg[8]_i_5_n_1\ : STD_LOGIC;
  signal \t2_min1_reg[8]_i_5_n_2\ : STD_LOGIC;
  signal \t2_min1_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal \t2_min1_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \t2_min1_reg[8]_i_8_n_1\ : STD_LOGIC;
  signal \t2_min1_reg[8]_i_8_n_2\ : STD_LOGIC;
  signal \t2_min1_reg[8]_i_8_n_3\ : STD_LOGIC;
  signal t2_min2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t2_min2[8]_i_10_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_12_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_13_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_14_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_15_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_16_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_17_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_18_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_19_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_20_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_21_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_22_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_23_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_24_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_25_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_26_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_27_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_28_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_29_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_30_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_31_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_32_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_33_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_34_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_35_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_36_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_37_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_6_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_7_n_0\ : STD_LOGIC;
  signal \t2_min2[8]_i_9_n_0\ : STD_LOGIC;
  signal \t2_min2_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \t2_min2_reg[8]_i_11_n_1\ : STD_LOGIC;
  signal \t2_min2_reg[8]_i_11_n_2\ : STD_LOGIC;
  signal \t2_min2_reg[8]_i_11_n_3\ : STD_LOGIC;
  signal \t2_min2_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \t2_min2_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \t2_min2_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal \t2_min2_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \t2_min2_reg[8]_i_5_n_1\ : STD_LOGIC;
  signal \t2_min2_reg[8]_i_5_n_2\ : STD_LOGIC;
  signal \t2_min2_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal \t2_min2_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \t2_min2_reg[8]_i_8_n_1\ : STD_LOGIC;
  signal \t2_min2_reg[8]_i_8_n_2\ : STD_LOGIC;
  signal \t2_min2_reg[8]_i_8_n_3\ : STD_LOGIC;
  signal t2_min3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t2_min3[8]_i_10_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_12_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_13_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_14_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_15_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_16_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_17_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_18_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_19_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_20_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_21_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_22_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_23_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_24_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_25_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_26_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_27_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_28_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_29_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_30_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_31_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_32_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_33_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_34_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_35_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_36_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_37_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_6_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_7_n_0\ : STD_LOGIC;
  signal \t2_min3[8]_i_9_n_0\ : STD_LOGIC;
  signal \t2_min3_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \t2_min3_reg[8]_i_11_n_1\ : STD_LOGIC;
  signal \t2_min3_reg[8]_i_11_n_2\ : STD_LOGIC;
  signal \t2_min3_reg[8]_i_11_n_3\ : STD_LOGIC;
  signal \t2_min3_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal \t2_min3_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \t2_min3_reg[8]_i_5_n_1\ : STD_LOGIC;
  signal \t2_min3_reg[8]_i_5_n_2\ : STD_LOGIC;
  signal \t2_min3_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal \t2_min3_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \t2_min3_reg[8]_i_8_n_1\ : STD_LOGIC;
  signal \t2_min3_reg[8]_i_8_n_2\ : STD_LOGIC;
  signal \t2_min3_reg[8]_i_8_n_3\ : STD_LOGIC;
  signal t2_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t2_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t2_p3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t2_p5_reg_n_0_[0]\ : STD_LOGIC;
  signal \t2_p5_reg_n_0_[1]\ : STD_LOGIC;
  signal \t2_p5_reg_n_0_[2]\ : STD_LOGIC;
  signal \t2_p5_reg_n_0_[3]\ : STD_LOGIC;
  signal \t2_p5_reg_n_0_[4]\ : STD_LOGIC;
  signal \t2_p5_reg_n_0_[5]\ : STD_LOGIC;
  signal \t2_p5_reg_n_0_[6]\ : STD_LOGIC;
  signal \t2_p5_reg_n_0_[7]\ : STD_LOGIC;
  signal \t2_p5_reg_n_0_[8]\ : STD_LOGIC;
  signal t2_p6 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t2_p7 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t2_p8 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal t2_p9 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t3_center_reg_n_0_[0]\ : STD_LOGIC;
  signal \t3_center_reg_n_0_[1]\ : STD_LOGIC;
  signal \t3_center_reg_n_0_[2]\ : STD_LOGIC;
  signal \t3_center_reg_n_0_[3]\ : STD_LOGIC;
  signal \t3_center_reg_n_0_[4]\ : STD_LOGIC;
  signal \t3_center_reg_n_0_[5]\ : STD_LOGIC;
  signal \t3_center_reg_n_0_[6]\ : STD_LOGIC;
  signal \t3_center_reg_n_0_[7]\ : STD_LOGIC;
  signal \t3_center_reg_n_0_[8]\ : STD_LOGIC;
  signal t3_diff10 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \t3_diff1[3]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff1[3]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff1[3]_i_4_n_0\ : STD_LOGIC;
  signal \t3_diff1[3]_i_5_n_0\ : STD_LOGIC;
  signal \t3_diff1[7]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff1[7]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff1[7]_i_4_n_0\ : STD_LOGIC;
  signal \t3_diff1[7]_i_5_n_0\ : STD_LOGIC;
  signal \t3_diff1[9]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff1[9]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \t3_diff1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \t3_diff1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \t3_diff1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \t3_diff1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \t3_diff1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \t3_diff1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff1_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff1_reg_n_0_[0]\ : STD_LOGIC;
  signal \t3_diff1_reg_n_0_[1]\ : STD_LOGIC;
  signal \t3_diff1_reg_n_0_[2]\ : STD_LOGIC;
  signal \t3_diff1_reg_n_0_[3]\ : STD_LOGIC;
  signal \t3_diff1_reg_n_0_[4]\ : STD_LOGIC;
  signal \t3_diff1_reg_n_0_[5]\ : STD_LOGIC;
  signal \t3_diff1_reg_n_0_[6]\ : STD_LOGIC;
  signal \t3_diff1_reg_n_0_[7]\ : STD_LOGIC;
  signal \t3_diff1_reg_n_0_[8]\ : STD_LOGIC;
  signal t3_diff20 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \t3_diff2[3]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff2[3]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff2[3]_i_4_n_0\ : STD_LOGIC;
  signal \t3_diff2[3]_i_5_n_0\ : STD_LOGIC;
  signal \t3_diff2[7]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff2[7]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff2[7]_i_4_n_0\ : STD_LOGIC;
  signal \t3_diff2[7]_i_5_n_0\ : STD_LOGIC;
  signal \t3_diff2[9]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \t3_diff2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \t3_diff2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \t3_diff2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \t3_diff2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \t3_diff2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \t3_diff2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff2_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff2_reg_n_0_[0]\ : STD_LOGIC;
  signal \t3_diff2_reg_n_0_[1]\ : STD_LOGIC;
  signal \t3_diff2_reg_n_0_[2]\ : STD_LOGIC;
  signal \t3_diff2_reg_n_0_[3]\ : STD_LOGIC;
  signal \t3_diff2_reg_n_0_[4]\ : STD_LOGIC;
  signal \t3_diff2_reg_n_0_[5]\ : STD_LOGIC;
  signal \t3_diff2_reg_n_0_[6]\ : STD_LOGIC;
  signal \t3_diff2_reg_n_0_[7]\ : STD_LOGIC;
  signal \t3_diff2_reg_n_0_[8]\ : STD_LOGIC;
  signal t3_diff30 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \t3_diff3[3]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff3[3]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff3[3]_i_4_n_0\ : STD_LOGIC;
  signal \t3_diff3[3]_i_5_n_0\ : STD_LOGIC;
  signal \t3_diff3[7]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff3[7]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff3[7]_i_4_n_0\ : STD_LOGIC;
  signal \t3_diff3[7]_i_5_n_0\ : STD_LOGIC;
  signal \t3_diff3[9]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \t3_diff3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \t3_diff3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \t3_diff3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \t3_diff3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \t3_diff3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \t3_diff3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff3_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff3_reg_n_0_[0]\ : STD_LOGIC;
  signal \t3_diff3_reg_n_0_[1]\ : STD_LOGIC;
  signal \t3_diff3_reg_n_0_[2]\ : STD_LOGIC;
  signal \t3_diff3_reg_n_0_[3]\ : STD_LOGIC;
  signal \t3_diff3_reg_n_0_[4]\ : STD_LOGIC;
  signal \t3_diff3_reg_n_0_[5]\ : STD_LOGIC;
  signal \t3_diff3_reg_n_0_[6]\ : STD_LOGIC;
  signal \t3_diff3_reg_n_0_[7]\ : STD_LOGIC;
  signal \t3_diff3_reg_n_0_[8]\ : STD_LOGIC;
  signal t3_diff40 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \t3_diff4[3]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff4[3]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff4[3]_i_4_n_0\ : STD_LOGIC;
  signal \t3_diff4[3]_i_5_n_0\ : STD_LOGIC;
  signal \t3_diff4[7]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff4[7]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff4[7]_i_4_n_0\ : STD_LOGIC;
  signal \t3_diff4[7]_i_5_n_0\ : STD_LOGIC;
  signal \t3_diff4[9]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff4_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \t3_diff4_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \t3_diff4_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \t3_diff4_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff4_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \t3_diff4_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \t3_diff4_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \t3_diff4_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff4_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff4_reg_n_0_[0]\ : STD_LOGIC;
  signal \t3_diff4_reg_n_0_[1]\ : STD_LOGIC;
  signal \t3_diff4_reg_n_0_[2]\ : STD_LOGIC;
  signal \t3_diff4_reg_n_0_[3]\ : STD_LOGIC;
  signal \t3_diff4_reg_n_0_[4]\ : STD_LOGIC;
  signal \t3_diff4_reg_n_0_[5]\ : STD_LOGIC;
  signal \t3_diff4_reg_n_0_[6]\ : STD_LOGIC;
  signal \t3_diff4_reg_n_0_[7]\ : STD_LOGIC;
  signal \t3_diff4_reg_n_0_[8]\ : STD_LOGIC;
  signal t3_diff50 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \t3_diff5[3]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff5[3]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff5[3]_i_4_n_0\ : STD_LOGIC;
  signal \t3_diff5[3]_i_5_n_0\ : STD_LOGIC;
  signal \t3_diff5[7]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff5[7]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff5[7]_i_4_n_0\ : STD_LOGIC;
  signal \t3_diff5[7]_i_5_n_0\ : STD_LOGIC;
  signal \t3_diff5[9]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff5_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \t3_diff5_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \t3_diff5_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \t3_diff5_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff5_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \t3_diff5_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \t3_diff5_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \t3_diff5_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff5_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff5_reg_n_0_[0]\ : STD_LOGIC;
  signal \t3_diff5_reg_n_0_[1]\ : STD_LOGIC;
  signal \t3_diff5_reg_n_0_[2]\ : STD_LOGIC;
  signal \t3_diff5_reg_n_0_[3]\ : STD_LOGIC;
  signal \t3_diff5_reg_n_0_[4]\ : STD_LOGIC;
  signal \t3_diff5_reg_n_0_[5]\ : STD_LOGIC;
  signal \t3_diff5_reg_n_0_[6]\ : STD_LOGIC;
  signal \t3_diff5_reg_n_0_[7]\ : STD_LOGIC;
  signal \t3_diff5_reg_n_0_[8]\ : STD_LOGIC;
  signal t3_diff60 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \t3_diff6[3]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff6[3]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff6[3]_i_4_n_0\ : STD_LOGIC;
  signal \t3_diff6[3]_i_5_n_0\ : STD_LOGIC;
  signal \t3_diff6[7]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff6[7]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff6[7]_i_4_n_0\ : STD_LOGIC;
  signal \t3_diff6[7]_i_5_n_0\ : STD_LOGIC;
  signal \t3_diff6[9]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff6_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \t3_diff6_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \t3_diff6_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \t3_diff6_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff6_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \t3_diff6_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \t3_diff6_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \t3_diff6_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff6_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff6_reg_n_0_[0]\ : STD_LOGIC;
  signal \t3_diff6_reg_n_0_[1]\ : STD_LOGIC;
  signal \t3_diff6_reg_n_0_[2]\ : STD_LOGIC;
  signal \t3_diff6_reg_n_0_[3]\ : STD_LOGIC;
  signal \t3_diff6_reg_n_0_[4]\ : STD_LOGIC;
  signal \t3_diff6_reg_n_0_[5]\ : STD_LOGIC;
  signal \t3_diff6_reg_n_0_[6]\ : STD_LOGIC;
  signal \t3_diff6_reg_n_0_[7]\ : STD_LOGIC;
  signal \t3_diff6_reg_n_0_[8]\ : STD_LOGIC;
  signal t3_diff70 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \t3_diff7[3]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff7[3]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff7[3]_i_4_n_0\ : STD_LOGIC;
  signal \t3_diff7[3]_i_5_n_0\ : STD_LOGIC;
  signal \t3_diff7[7]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff7[7]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff7[7]_i_4_n_0\ : STD_LOGIC;
  signal \t3_diff7[7]_i_5_n_0\ : STD_LOGIC;
  signal \t3_diff7[9]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff7[9]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff7_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \t3_diff7_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \t3_diff7_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \t3_diff7_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff7_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \t3_diff7_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \t3_diff7_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \t3_diff7_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff7_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff7_reg_n_0_[0]\ : STD_LOGIC;
  signal \t3_diff7_reg_n_0_[1]\ : STD_LOGIC;
  signal \t3_diff7_reg_n_0_[2]\ : STD_LOGIC;
  signal \t3_diff7_reg_n_0_[3]\ : STD_LOGIC;
  signal \t3_diff7_reg_n_0_[4]\ : STD_LOGIC;
  signal \t3_diff7_reg_n_0_[5]\ : STD_LOGIC;
  signal \t3_diff7_reg_n_0_[6]\ : STD_LOGIC;
  signal \t3_diff7_reg_n_0_[7]\ : STD_LOGIC;
  signal \t3_diff7_reg_n_0_[8]\ : STD_LOGIC;
  signal t3_diff80 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \t3_diff8[3]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff8[3]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff8[3]_i_4_n_0\ : STD_LOGIC;
  signal \t3_diff8[3]_i_5_n_0\ : STD_LOGIC;
  signal \t3_diff8[7]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff8[7]_i_3_n_0\ : STD_LOGIC;
  signal \t3_diff8[7]_i_4_n_0\ : STD_LOGIC;
  signal \t3_diff8[7]_i_5_n_0\ : STD_LOGIC;
  signal \t3_diff8[9]_i_2_n_0\ : STD_LOGIC;
  signal \t3_diff8_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \t3_diff8_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \t3_diff8_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \t3_diff8_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff8_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \t3_diff8_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \t3_diff8_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \t3_diff8_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff8_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \t3_diff8_reg_n_0_[0]\ : STD_LOGIC;
  signal \t3_diff8_reg_n_0_[1]\ : STD_LOGIC;
  signal \t3_diff8_reg_n_0_[2]\ : STD_LOGIC;
  signal \t3_diff8_reg_n_0_[3]\ : STD_LOGIC;
  signal \t3_diff8_reg_n_0_[4]\ : STD_LOGIC;
  signal \t3_diff8_reg_n_0_[5]\ : STD_LOGIC;
  signal \t3_diff8_reg_n_0_[6]\ : STD_LOGIC;
  signal \t3_diff8_reg_n_0_[7]\ : STD_LOGIC;
  signal \t3_diff8_reg_n_0_[8]\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_10_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_12_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_13_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_14_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_15_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_16_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_17_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_18_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_19_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_20_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_21_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_22_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_23_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_24_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_25_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_26_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_27_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_28_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_29_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_30_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_31_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_32_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_33_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_34_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_35_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_36_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_37_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_6_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_7_n_0\ : STD_LOGIC;
  signal \t3_max_of_min[8]_i_9_n_0\ : STD_LOGIC;
  signal \t3_max_of_min_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \t3_max_of_min_reg[8]_i_11_n_1\ : STD_LOGIC;
  signal \t3_max_of_min_reg[8]_i_11_n_2\ : STD_LOGIC;
  signal \t3_max_of_min_reg[8]_i_11_n_3\ : STD_LOGIC;
  signal \t3_max_of_min_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \t3_max_of_min_reg[8]_i_5_n_1\ : STD_LOGIC;
  signal \t3_max_of_min_reg[8]_i_5_n_2\ : STD_LOGIC;
  signal \t3_max_of_min_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal \t3_max_of_min_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \t3_max_of_min_reg[8]_i_8_n_1\ : STD_LOGIC;
  signal \t3_max_of_min_reg[8]_i_8_n_2\ : STD_LOGIC;
  signal \t3_max_of_min_reg[8]_i_8_n_3\ : STD_LOGIC;
  signal \t3_max_of_min_reg_n_0_[0]\ : STD_LOGIC;
  signal \t3_max_of_min_reg_n_0_[1]\ : STD_LOGIC;
  signal \t3_max_of_min_reg_n_0_[2]\ : STD_LOGIC;
  signal \t3_max_of_min_reg_n_0_[3]\ : STD_LOGIC;
  signal \t3_max_of_min_reg_n_0_[4]\ : STD_LOGIC;
  signal \t3_max_of_min_reg_n_0_[5]\ : STD_LOGIC;
  signal \t3_max_of_min_reg_n_0_[6]\ : STD_LOGIC;
  signal \t3_max_of_min_reg_n_0_[7]\ : STD_LOGIC;
  signal \t3_max_of_min_reg_n_0_[8]\ : STD_LOGIC;
  signal t3_med_of_med : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t3_med_of_med[8]_i_11_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_12_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_14_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_15_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_17_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_18_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_20_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_21_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_23_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_24_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_25_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_26_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_27_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_28_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_29_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_2_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_30_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_31_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_32_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_33_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_34_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_35_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_36_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_37_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_38_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_39_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_3_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_40_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_41_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_42_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_43_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_44_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_45_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_46_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_47_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_48_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_49_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_4_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_50_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_51_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_52_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_53_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_54_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_55_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_56_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_57_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_58_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_59_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_60_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_61_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_62_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_63_n_0\ : STD_LOGIC;
  signal \t3_med_of_med[8]_i_64_n_0\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_10_n_1\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_10_n_2\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_13_n_1\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_13_n_2\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_13_n_3\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_16_n_0\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_16_n_1\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_16_n_2\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_16_n_3\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_19_n_0\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_19_n_1\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_19_n_2\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_19_n_3\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_22_n_0\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_22_n_1\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_22_n_2\ : STD_LOGIC;
  signal \t3_med_of_med_reg[8]_i_22_n_3\ : STD_LOGIC;
  signal t3_min_of_max : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t3_min_of_max[8]_i_10_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_12_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_13_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_14_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_15_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_16_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_17_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_18_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_19_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_20_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_21_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_22_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_23_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_24_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_25_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_26_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_27_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_28_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_29_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_30_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_31_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_32_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_33_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_34_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_35_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_36_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_37_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_6_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_7_n_0\ : STD_LOGIC;
  signal \t3_min_of_max[8]_i_9_n_0\ : STD_LOGIC;
  signal \t3_min_of_max_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \t3_min_of_max_reg[8]_i_11_n_1\ : STD_LOGIC;
  signal \t3_min_of_max_reg[8]_i_11_n_2\ : STD_LOGIC;
  signal \t3_min_of_max_reg[8]_i_11_n_3\ : STD_LOGIC;
  signal \t3_min_of_max_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \t3_min_of_max_reg[8]_i_5_n_1\ : STD_LOGIC;
  signal \t3_min_of_max_reg[8]_i_5_n_2\ : STD_LOGIC;
  signal \t3_min_of_max_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal \t3_min_of_max_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \t3_min_of_max_reg[8]_i_8_n_1\ : STD_LOGIC;
  signal \t3_min_of_max_reg[8]_i_8_n_2\ : STD_LOGIC;
  signal \t3_min_of_max_reg[8]_i_8_n_3\ : STD_LOGIC;
  signal t4_center : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t4_defective_pix : STD_LOGIC;
  signal t4_defective_pix_i_1_n_0 : STD_LOGIC;
  signal t4_defective_pix_i_2_n_0 : STD_LOGIC;
  signal t4_defective_pix_i_3_n_0 : STD_LOGIC;
  signal t4_diff1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t4_diff1[1]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff1[2]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff1[3]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff1[4]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff1[5]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff1[6]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff1[7]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff1[8]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff1[8]_i_2_n_0\ : STD_LOGIC;
  signal \t4_diff1[8]_i_3_n_0\ : STD_LOGIC;
  signal t4_diff2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t4_diff2[1]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff2[2]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff2[3]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff2[4]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff2[5]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff2[6]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff2[7]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff2[8]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff2[8]_i_2_n_0\ : STD_LOGIC;
  signal t4_diff3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t4_diff3[1]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff3[2]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff3[3]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff3[4]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff3[5]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff3[6]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff3[7]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff3[8]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff3[8]_i_2_n_0\ : STD_LOGIC;
  signal t4_diff4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t4_diff4[1]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff4[2]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff4[3]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff4[4]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff4[5]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff4[6]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff4[7]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff4[8]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff4[8]_i_2_n_0\ : STD_LOGIC;
  signal t4_diff5 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t4_diff5[1]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff5[2]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff5[3]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff5[4]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff5[5]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff5[6]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff5[7]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff5[8]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff5[8]_i_2_n_0\ : STD_LOGIC;
  signal t4_diff6 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t4_diff6[1]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff6[2]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff6[3]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff6[4]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff6[5]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff6[6]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff6[7]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff6[8]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff6[8]_i_2_n_0\ : STD_LOGIC;
  signal t4_diff7 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t4_diff7[1]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff7[2]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff7[3]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff7[4]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff7[5]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff7[6]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff7[7]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff7[8]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff7[8]_i_2_n_0\ : STD_LOGIC;
  signal \t4_diff7[8]_i_3_n_0\ : STD_LOGIC;
  signal t4_diff8 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t4_diff8[1]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff8[2]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff8[3]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff8[4]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff8[5]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff8[6]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff8[7]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff8[8]_i_1_n_0\ : STD_LOGIC;
  signal \t4_diff8[8]_i_2_n_0\ : STD_LOGIC;
  signal t4_medium : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t4_medium[8]_i_11_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_12_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_14_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_15_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_17_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_18_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_20_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_21_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_23_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_24_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_25_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_26_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_27_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_28_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_29_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_2_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_30_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_31_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_32_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_33_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_34_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_35_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_36_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_37_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_38_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_39_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_3_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_40_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_41_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_42_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_43_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_44_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_45_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_46_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_47_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_48_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_49_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_4_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_50_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_51_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_52_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_53_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_54_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_55_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_56_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_57_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_58_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_59_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_60_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_61_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_62_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_63_n_0\ : STD_LOGIC;
  signal \t4_medium[8]_i_64_n_0\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_10_n_1\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_10_n_2\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_13_n_1\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_13_n_2\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_13_n_3\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_16_n_0\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_16_n_1\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_16_n_2\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_16_n_3\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_19_n_0\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_19_n_1\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_19_n_2\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_19_n_3\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_22_n_0\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_22_n_1\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_22_n_2\ : STD_LOGIC;
  signal \t4_medium_reg[8]_i_22_n_3\ : STD_LOGIC;
  signal t5_center : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t5_defective_pix : STD_LOGIC;
  signal t5_defective_pix0 : STD_LOGIC;
  signal t5_defective_pix1 : STD_LOGIC;
  signal t5_defective_pix2 : STD_LOGIC;
  signal t5_defective_pix3 : STD_LOGIC;
  signal t5_defective_pix4 : STD_LOGIC;
  signal t5_defective_pix5 : STD_LOGIC;
  signal t5_defective_pix6 : STD_LOGIC;
  signal t5_defective_pix7 : STD_LOGIC;
  signal t5_defective_pix8 : STD_LOGIC;
  signal t5_defective_pix_i_12_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_13_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_15_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_16_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_18_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_19_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_21_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_22_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_24_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_25_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_27_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_28_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_2_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_30_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_31_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_33_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_34_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_35_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_36_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_37_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_38_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_39_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_40_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_41_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_42_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_43_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_44_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_45_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_46_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_47_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_48_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_49_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_50_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_51_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_52_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_53_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_54_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_55_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_56_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_57_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_58_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_59_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_60_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_61_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_62_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_63_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_64_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_65_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_66_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_67_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_68_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_69_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_70_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_71_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_72_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_73_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_74_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_75_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_76_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_77_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_78_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_79_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_80_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_81_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_82_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_83_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_84_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_85_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_86_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_87_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_88_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_89_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_90_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_91_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_92_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_93_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_94_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_95_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_96_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_97_n_0 : STD_LOGIC;
  signal t5_defective_pix_i_98_n_0 : STD_LOGIC;
  signal t5_defective_pix_reg_i_11_n_0 : STD_LOGIC;
  signal t5_defective_pix_reg_i_11_n_1 : STD_LOGIC;
  signal t5_defective_pix_reg_i_11_n_2 : STD_LOGIC;
  signal t5_defective_pix_reg_i_11_n_3 : STD_LOGIC;
  signal t5_defective_pix_reg_i_14_n_0 : STD_LOGIC;
  signal t5_defective_pix_reg_i_14_n_1 : STD_LOGIC;
  signal t5_defective_pix_reg_i_14_n_2 : STD_LOGIC;
  signal t5_defective_pix_reg_i_14_n_3 : STD_LOGIC;
  signal t5_defective_pix_reg_i_17_n_0 : STD_LOGIC;
  signal t5_defective_pix_reg_i_17_n_1 : STD_LOGIC;
  signal t5_defective_pix_reg_i_17_n_2 : STD_LOGIC;
  signal t5_defective_pix_reg_i_17_n_3 : STD_LOGIC;
  signal t5_defective_pix_reg_i_20_n_0 : STD_LOGIC;
  signal t5_defective_pix_reg_i_20_n_1 : STD_LOGIC;
  signal t5_defective_pix_reg_i_20_n_2 : STD_LOGIC;
  signal t5_defective_pix_reg_i_20_n_3 : STD_LOGIC;
  signal t5_defective_pix_reg_i_23_n_0 : STD_LOGIC;
  signal t5_defective_pix_reg_i_23_n_1 : STD_LOGIC;
  signal t5_defective_pix_reg_i_23_n_2 : STD_LOGIC;
  signal t5_defective_pix_reg_i_23_n_3 : STD_LOGIC;
  signal t5_defective_pix_reg_i_26_n_0 : STD_LOGIC;
  signal t5_defective_pix_reg_i_26_n_1 : STD_LOGIC;
  signal t5_defective_pix_reg_i_26_n_2 : STD_LOGIC;
  signal t5_defective_pix_reg_i_26_n_3 : STD_LOGIC;
  signal t5_defective_pix_reg_i_29_n_0 : STD_LOGIC;
  signal t5_defective_pix_reg_i_29_n_1 : STD_LOGIC;
  signal t5_defective_pix_reg_i_29_n_2 : STD_LOGIC;
  signal t5_defective_pix_reg_i_29_n_3 : STD_LOGIC;
  signal t5_defective_pix_reg_i_32_n_0 : STD_LOGIC;
  signal t5_defective_pix_reg_i_32_n_1 : STD_LOGIC;
  signal t5_defective_pix_reg_i_32_n_2 : STD_LOGIC;
  signal t5_defective_pix_reg_i_32_n_3 : STD_LOGIC;
  signal t5_medium : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t6_center[0]_i_1_n_0\ : STD_LOGIC;
  signal \t6_center[1]_i_1_n_0\ : STD_LOGIC;
  signal \t6_center[2]_i_1_n_0\ : STD_LOGIC;
  signal \t6_center[3]_i_1_n_0\ : STD_LOGIC;
  signal \t6_center[4]_i_1_n_0\ : STD_LOGIC;
  signal \t6_center[5]_i_1_n_0\ : STD_LOGIC;
  signal \t6_center[6]_i_1_n_0\ : STD_LOGIC;
  signal \t6_center[7]_i_1_n_0\ : STD_LOGIC;
  signal \t6_center[8]_i_1_n_0\ : STD_LOGIC;
  signal tap1x : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tap2x : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tap3x : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \vsync_dly_reg[7]_srl8_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_6_n_0\ : STD_LOGIC;
  signal \vsync_dly_reg[8]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_7_n_0\ : STD_LOGIC;
  signal vsync_dly_reg_c_0_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_1_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_2_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_3_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_4_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_5_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_6_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_7_n_0 : STD_LOGIC;
  signal vsync_dly_reg_c_n_0 : STD_LOGIC;
  signal vsync_dly_reg_gate_n_0 : STD_LOGIC;
  signal \NLW_t2_max1_reg[8]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_max1_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_max1_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_max1_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_max1_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_max1_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_max1_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_max1_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_max1_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_max2_reg[8]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_max2_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_max2_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_max2_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_max2_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_max2_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_max2_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_max2_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_max2_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_max3_reg[8]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_max3_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_max3_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_max3_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_max3_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_max3_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_max3_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_max3_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_max3_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min1_reg[8]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min1_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_min1_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min1_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_min1_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min1_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_min1_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min1_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min1_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min2_reg[8]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min2_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_min2_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min2_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_min2_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min2_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_min2_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min2_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min2_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min3_reg[8]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min3_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_min3_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min3_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_min3_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min3_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t2_min3_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min3_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t2_min3_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_diff1_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_diff1_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t3_diff2_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_diff2_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t3_diff3_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_diff3_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t3_diff4_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_diff4_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t3_diff5_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_diff5_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t3_diff6_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_diff6_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t3_diff7_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_diff7_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t3_diff8_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_diff8_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_t3_max_of_min_reg[8]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_max_of_min_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_max_of_min_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_max_of_min_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_max_of_min_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_max_of_min_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_max_of_min_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_max_of_min_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_max_of_min_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_med_of_med_reg[8]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_med_of_med_reg[8]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_med_of_med_reg[8]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_med_of_med_reg[8]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_med_of_med_reg[8]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_med_of_med_reg[8]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_med_of_med_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_med_of_med_reg[8]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_med_of_med_reg[8]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_med_of_med_reg[8]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_med_of_med_reg[8]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_med_of_med_reg[8]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_med_of_med_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_med_of_med_reg[8]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_med_of_med_reg[8]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_min_of_max_reg[8]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_min_of_max_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_min_of_max_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_min_of_max_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_min_of_max_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_min_of_max_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t3_min_of_max_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_min_of_max_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t3_min_of_max_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t4_medium_reg[8]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t4_medium_reg[8]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t4_medium_reg[8]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t4_medium_reg[8]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t4_medium_reg[8]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t4_medium_reg[8]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t4_medium_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t4_medium_reg[8]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t4_medium_reg[8]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t4_medium_reg[8]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t4_medium_reg[8]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t4_medium_reg[8]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t4_medium_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t4_medium_reg[8]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_t4_medium_reg[8]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_t5_defective_pix_reg_i_10_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_t5_defective_pix_reg_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_t5_defective_pix_reg_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_t5_defective_pix_reg_i_14_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_t5_defective_pix_reg_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_t5_defective_pix_reg_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_t5_defective_pix_reg_i_23_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_t5_defective_pix_reg_i_26_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_t5_defective_pix_reg_i_29_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_t5_defective_pix_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_t5_defective_pix_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_t5_defective_pix_reg_i_32_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_t5_defective_pix_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_t5_defective_pix_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_t5_defective_pix_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_t5_defective_pix_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_t5_defective_pix_reg_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_t5_defective_pix_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_t5_defective_pix_reg_i_7_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_t5_defective_pix_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_t5_defective_pix_reg_i_8_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_t5_defective_pix_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_t5_defective_pix_reg_i_9_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_t5_defective_pix_reg_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \href_dly_reg[7]_srl7_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_5\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/href_dly_reg ";
  attribute srl_name : string;
  attribute srl_name of \href_dly_reg[7]_srl7_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_5\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/href_dly_reg[7]_srl7_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \href_reg_i_1__5\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \t1_p7[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \t1_p7[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \t1_p9[0]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \t1_p9[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \t2_med1[8]_i_3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \t2_med1[8]_i_4\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \t2_med2[8]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \t2_med2[8]_i_4\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \t2_med3[8]_i_3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \t2_med3[8]_i_4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \t3_med_of_med[8]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \t3_med_of_med[8]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \t4_diff1[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \t4_diff1[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \t4_diff1[3]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \t4_diff1[5]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \t4_diff1[6]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \t4_diff1[7]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \t4_diff2[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \t4_diff2[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \t4_diff2[6]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \t4_diff2[7]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \t4_diff3[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \t4_diff3[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \t4_diff3[6]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \t4_diff3[7]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \t4_diff4[1]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \t4_diff4[2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \t4_diff4[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \t4_diff4[5]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \t4_diff4[6]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \t4_diff4[7]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \t4_diff5[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \t4_diff5[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \t4_diff5[6]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \t4_diff5[7]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \t4_diff6[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \t4_diff6[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \t4_diff6[6]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \t4_diff6[7]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \t4_diff7[1]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \t4_diff7[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \t4_diff7[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \t4_diff7[5]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \t4_diff7[6]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \t4_diff7[7]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \t4_diff8[1]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \t4_diff8[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \t4_diff8[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \t4_diff8[5]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \t4_diff8[6]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \t4_diff8[7]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \t4_medium[8]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \t4_medium[8]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \t6_center[0]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \t6_center[1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \t6_center[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \t6_center[3]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \t6_center[5]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \t6_center[6]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \t6_center[7]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \t6_center[8]_i_1\ : label is "soft_lutpair178";
  attribute srl_bus_name of \vsync_dly_reg[7]_srl8_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_6\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/vsync_dly_reg ";
  attribute srl_name of \vsync_dly_reg[7]_srl8_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_6\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/vsync_dly_reg[7]_srl8_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_6 ";
  attribute SOFT_HLUTNM of \vsync_reg_i_1__5\ : label is "soft_lutpair183";
begin
  dpc_href <= \^dpc_href\;
  odd_line_reg_0 <= \^odd_line_reg_0\;
  odd_pix_reg_0 <= \^odd_pix_reg_0\;
  prev_href <= \^prev_href\;
\href_dly_reg[7]_srl7_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => \^prev_href\,
      Q => \href_dly_reg[7]_srl7_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_5_n_0\
    );
\href_dly_reg[8]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_6\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \href_dly_reg[7]_srl7_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_5_n_0\,
      Q => \href_dly_reg[8]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_6_n_0\,
      R => '0'
    );
\href_dly_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => href_dly_reg_gate_n_0,
      Q => \^dpc_href\
    );
href_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \href_dly_reg[8]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_6_n_0\,
      I1 => vsync_dly_reg_c_6_n_0,
      O => href_dly_reg_gate_n_0
    );
\href_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dpc_href\,
      I1 => s_dpc_en,
      I2 => in_href_o,
      O => in_href
    );
\in_raw_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => Q(0),
      Q => in_raw_r(1)
    );
\in_raw_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => Q(1),
      Q => in_raw_r(2)
    );
\in_raw_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => Q(2),
      Q => in_raw_r(3)
    );
\in_raw_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => Q(3),
      Q => in_raw_r(4)
    );
\in_raw_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => Q(4),
      Q => in_raw_r(5)
    );
\in_raw_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => Q(5),
      Q => in_raw_r(6)
    );
\in_raw_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => Q(6),
      Q => in_raw_r(7)
    );
\in_raw_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => Q(7),
      Q => in_raw_r(8)
    );
linebuffer: entity work.design_1_xil_isp_lite_0_0_shift_register
     port map (
      D(8) => linebuffer_n_0,
      D(7) => linebuffer_n_1,
      D(6) => linebuffer_n_2,
      D(5) => linebuffer_n_3,
      D(4) => linebuffer_n_4,
      D(3) => linebuffer_n_5,
      D(2) => linebuffer_n_6,
      D(1) => linebuffer_n_7,
      D(0) => linebuffer_n_8,
      Q(7 downto 0) => Q(7 downto 0),
      in_href_o => in_href_o,
      mem_reg(8 downto 0) => tap1x(8 downto 0),
      mem_reg_0(8 downto 0) => tap2x(8 downto 0),
      mem_reg_1(8 downto 0) => tap3x(8 downto 0),
      pclk => pclk
    );
odd_line_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => odd_line_reg_1,
      Q => \^odd_line_reg_0\
    );
\odd_pix_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_dpc_en,
      O => \odd_pix_i_2__2_n_0\
    );
odd_pix_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => odd_pix_reg_1,
      Q => \^odd_pix_reg_0\
    );
\p13_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p14(0),
      Q => p13(0)
    );
\p13_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p14(1),
      Q => p13(1)
    );
\p13_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p14(2),
      Q => p13(2)
    );
\p13_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p14(3),
      Q => p13(3)
    );
\p13_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p14(4),
      Q => p13(4)
    );
\p13_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p14(5),
      Q => p13(5)
    );
\p13_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p14(6),
      Q => p13(6)
    );
\p13_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p14(7),
      Q => p13(7)
    );
\p13_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p14(8),
      Q => p13(8)
    );
\p14_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p15(0),
      Q => p14(0)
    );
\p14_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p15(1),
      Q => p14(1)
    );
\p14_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p15(2),
      Q => p14(2)
    );
\p14_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p15(3),
      Q => p14(3)
    );
\p14_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p15(4),
      Q => p14(4)
    );
\p14_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p15(5),
      Q => p14(5)
    );
\p14_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p15(6),
      Q => p14(6)
    );
\p14_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p15(7),
      Q => p14(7)
    );
\p14_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p15(8),
      Q => p14(8)
    );
\p15_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => tap3x(0),
      Q => p15(0)
    );
\p15_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => tap3x(1),
      Q => p15(1)
    );
\p15_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => tap3x(2),
      Q => p15(2)
    );
\p15_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => tap3x(3),
      Q => p15(3)
    );
\p15_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => tap3x(4),
      Q => p15(4)
    );
\p15_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => tap3x(5),
      Q => p15(5)
    );
\p15_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => tap3x(6),
      Q => p15(6)
    );
\p15_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => tap3x(7),
      Q => p15(7)
    );
\p15_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => tap3x(8),
      Q => p15(8)
    );
\p22_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p23(0),
      Q => p22(0)
    );
\p22_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p23(1),
      Q => p22(1)
    );
\p22_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p23(2),
      Q => p22(2)
    );
\p22_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p23(3),
      Q => p22(3)
    );
\p22_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p23(4),
      Q => p22(4)
    );
\p22_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p23(5),
      Q => p22(5)
    );
\p22_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p23(6),
      Q => p22(6)
    );
\p22_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p23(7),
      Q => p22(7)
    );
\p22_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p23(8),
      Q => p22(8)
    );
\p23_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p24(0),
      Q => p23(0)
    );
\p23_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p24(1),
      Q => p23(1)
    );
\p23_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p24(2),
      Q => p23(2)
    );
\p23_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p24(3),
      Q => p23(3)
    );
\p23_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p24(4),
      Q => p23(4)
    );
\p23_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p24(5),
      Q => p23(5)
    );
\p23_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p24(6),
      Q => p23(6)
    );
\p23_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p24(7),
      Q => p23(7)
    );
\p23_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p24(8),
      Q => p23(8)
    );
\p24_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p25(0),
      Q => p24(0)
    );
\p24_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p25(1),
      Q => p24(1)
    );
\p24_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p25(2),
      Q => p24(2)
    );
\p24_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p25(3),
      Q => p24(3)
    );
\p24_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p25(4),
      Q => p24(4)
    );
\p24_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p25(5),
      Q => p24(5)
    );
\p24_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p25(6),
      Q => p24(6)
    );
\p24_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p25(7),
      Q => p24(7)
    );
\p24_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p25(8),
      Q => p24(8)
    );
\p25[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_dpc_en,
      O => \p25[8]_i_1_n_0\
    );
\p25_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => tap2x(0),
      Q => p25(0)
    );
\p25_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => tap2x(1),
      Q => p25(1)
    );
\p25_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => tap2x(2),
      Q => p25(2)
    );
\p25_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => tap2x(3),
      Q => p25(3)
    );
\p25_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => tap2x(4),
      Q => p25(4)
    );
\p25_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => tap2x(5),
      Q => p25(5)
    );
\p25_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => tap2x(6),
      Q => p25(6)
    );
\p25_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => tap2x(7),
      Q => p25(7)
    );
\p25_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => tap2x(8),
      Q => p25(8)
    );
\p35[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_dpc_en,
      O => \p35[8]_i_1__0_n_0\
    );
\p35_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => tap1x(0),
      Q => p35(0)
    );
\p35_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => tap1x(1),
      Q => p35(1)
    );
\p35_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => tap1x(2),
      Q => p35(2)
    );
\p35_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => tap1x(3),
      Q => p35(3)
    );
\p35_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => tap1x(4),
      Q => p35(4)
    );
\p35_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => tap1x(5),
      Q => p35(5)
    );
\p35_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => tap1x(6),
      Q => p35(6)
    );
\p35_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => tap1x(7),
      Q => p35(7)
    );
\p35_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => tap1x(8),
      Q => p35(8)
    );
\p42_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p43(0),
      Q => p42(0)
    );
\p42_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p43(1),
      Q => p42(1)
    );
\p42_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p43(2),
      Q => p42(2)
    );
\p42_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p43(3),
      Q => p42(3)
    );
\p42_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p43(4),
      Q => p42(4)
    );
\p42_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p43(5),
      Q => p42(5)
    );
\p42_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p43(6),
      Q => p42(6)
    );
\p42_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p43(7),
      Q => p42(7)
    );
\p42_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p43(8),
      Q => p42(8)
    );
\p43_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p44(0),
      Q => p43(0)
    );
\p43_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p44(1),
      Q => p43(1)
    );
\p43_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p44(2),
      Q => p43(2)
    );
\p43_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p44(3),
      Q => p43(3)
    );
\p43_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p44(4),
      Q => p43(4)
    );
\p43_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p44(5),
      Q => p43(5)
    );
\p43_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p44(6),
      Q => p43(6)
    );
\p43_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p44(7),
      Q => p43(7)
    );
\p43_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p44(8),
      Q => p43(8)
    );
\p44_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p45(0),
      Q => p44(0)
    );
\p44_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p45(1),
      Q => p44(1)
    );
\p44_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p45(2),
      Q => p44(2)
    );
\p44_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p45(3),
      Q => p44(3)
    );
\p44_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p45(4),
      Q => p44(4)
    );
\p44_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p45(5),
      Q => p44(5)
    );
\p44_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p45(6),
      Q => p44(6)
    );
\p44_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p45(7),
      Q => p44(7)
    );
\p44_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p45(8),
      Q => p44(8)
    );
\p45_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => linebuffer_n_8,
      Q => p45(0)
    );
\p45_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => linebuffer_n_7,
      Q => p45(1)
    );
\p45_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => linebuffer_n_6,
      Q => p45(2)
    );
\p45_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => linebuffer_n_5,
      Q => p45(3)
    );
\p45_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => linebuffer_n_4,
      Q => p45(4)
    );
\p45_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => linebuffer_n_3,
      Q => p45(5)
    );
\p45_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => linebuffer_n_2,
      Q => p45(6)
    );
\p45_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => linebuffer_n_1,
      Q => p45(7)
    );
\p45_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => linebuffer_n_0,
      Q => p45(8)
    );
\p53_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p54(1),
      Q => p53(1)
    );
\p53_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p54(2),
      Q => p53(2)
    );
\p53_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p54(3),
      Q => p53(3)
    );
\p53_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p54(4),
      Q => p53(4)
    );
\p53_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p54(5),
      Q => p53(5)
    );
\p53_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p54(6),
      Q => p53(6)
    );
\p53_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p54(7),
      Q => p53(7)
    );
\p53_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p54(8),
      Q => p53(8)
    );
\p54_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p55(1),
      Q => p54(1)
    );
\p54_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p55(2),
      Q => p54(2)
    );
\p54_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p55(3),
      Q => p54(3)
    );
\p54_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p55(4),
      Q => p54(4)
    );
\p54_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p55(5),
      Q => p54(5)
    );
\p54_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p55(6),
      Q => p54(6)
    );
\p54_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p55(7),
      Q => p54(7)
    );
\p54_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p55(8),
      Q => p54(8)
    );
\p55_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => in_raw_r(1),
      Q => p55(1)
    );
\p55_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => in_raw_r(2),
      Q => p55(2)
    );
\p55_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => in_raw_r(3),
      Q => p55(3)
    );
\p55_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => in_raw_r(4),
      Q => p55(4)
    );
\p55_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => in_raw_r(5),
      Q => p55(5)
    );
\p55_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => in_raw_r(6),
      Q => p55(6)
    );
\p55_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => in_raw_r(7),
      Q => p55(7)
    );
\p55_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => in_raw_r(8),
      Q => p55(8)
    );
prev_href_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => in_href_o,
      Q => \^prev_href\
    );
\t1_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p22(0),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p2(0),
      O => \t1_p1[0]_i_1_n_0\
    );
\t1_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p22(1),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p2(1),
      O => \t1_p1[1]_i_1_n_0\
    );
\t1_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p22(2),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p2(2),
      O => \t1_p1[2]_i_1_n_0\
    );
\t1_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p22(3),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p2(3),
      O => \t1_p1[3]_i_1_n_0\
    );
\t1_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p22(4),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p2(4),
      O => \t1_p1[4]_i_1_n_0\
    );
\t1_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p22(5),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p2(5),
      O => \t1_p1[5]_i_1_n_0\
    );
\t1_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p22(6),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p2(6),
      O => \t1_p1[6]_i_1_n_0\
    );
\t1_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p22(7),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p2(7),
      O => \t1_p1[7]_i_1_n_0\
    );
\t1_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p22(8),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p2(8),
      O => \t1_p1[8]_i_1_n_0\
    );
\t1_p1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => \t1_p1[0]_i_1_n_0\,
      Q => t1_p1(0)
    );
\t1_p1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => \t1_p1[1]_i_1_n_0\,
      Q => t1_p1(1)
    );
\t1_p1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => \t1_p1[2]_i_1_n_0\,
      Q => t1_p1(2)
    );
\t1_p1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => \t1_p1[3]_i_1_n_0\,
      Q => t1_p1(3)
    );
\t1_p1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => \t1_p1[4]_i_1_n_0\,
      Q => t1_p1(4)
    );
\t1_p1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => \t1_p1[5]_i_1_n_0\,
      Q => t1_p1(5)
    );
\t1_p1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => \t1_p1[6]_i_1_n_0\,
      Q => t1_p1(6)
    );
\t1_p1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => \t1_p1[7]_i_1_n_0\,
      Q => t1_p1(7)
    );
\t1_p1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => \t1_p1[8]_i_1_n_0\,
      Q => t1_p1(8)
    );
\t1_p2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p13(0),
      Q => p12(0)
    );
\t1_p2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p13(1),
      Q => p12(1)
    );
\t1_p2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p13(2),
      Q => p12(2)
    );
\t1_p2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p13(3),
      Q => p12(3)
    );
\t1_p2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p13(4),
      Q => p12(4)
    );
\t1_p2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p13(5),
      Q => p12(5)
    );
\t1_p2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p13(6),
      Q => p12(6)
    );
\t1_p2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p13(7),
      Q => p12(7)
    );
\t1_p2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p13(8),
      Q => p12(8)
    );
\t1_p3[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p24(0),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p15(0),
      O => \t1_p3[0]_i_1_n_0\
    );
\t1_p3[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p24(1),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p15(1),
      O => \t1_p3[1]_i_1_n_0\
    );
\t1_p3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p24(2),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p15(2),
      O => \t1_p3[2]_i_1_n_0\
    );
\t1_p3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p24(3),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p15(3),
      O => \t1_p3[3]_i_1_n_0\
    );
\t1_p3[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p24(4),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p15(4),
      O => \t1_p3[4]_i_1_n_0\
    );
\t1_p3[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p24(5),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p15(5),
      O => \t1_p3[5]_i_1_n_0\
    );
\t1_p3[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p24(6),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p15(6),
      O => \t1_p3[6]_i_1_n_0\
    );
\t1_p3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p24(7),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p15(7),
      O => \t1_p3[7]_i_1_n_0\
    );
\t1_p3[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p24(8),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p15(8),
      O => \t1_p3[8]_i_1_n_0\
    );
\t1_p3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t1_p3[0]_i_1_n_0\,
      Q => t1_p3(0)
    );
\t1_p3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t1_p3[1]_i_1_n_0\,
      Q => t1_p3(1)
    );
\t1_p3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t1_p3[2]_i_1_n_0\,
      Q => t1_p3(2)
    );
\t1_p3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t1_p3[3]_i_1_n_0\,
      Q => t1_p3(3)
    );
\t1_p3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t1_p3[4]_i_1_n_0\,
      Q => t1_p3(4)
    );
\t1_p3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t1_p3[5]_i_1_n_0\,
      Q => t1_p3(5)
    );
\t1_p3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t1_p3[6]_i_1_n_0\,
      Q => t1_p3(6)
    );
\t1_p3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t1_p3[7]_i_1_n_0\,
      Q => t1_p3(7)
    );
\t1_p3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t1_p3[8]_i_1_n_0\,
      Q => t1_p3(8)
    );
\t1_p5_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t2_p6(0),
      Q => p32(0)
    );
\t1_p5_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t2_p6(1),
      Q => p32(1)
    );
\t1_p5_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t2_p6(2),
      Q => p32(2)
    );
\t1_p5_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t2_p6(3),
      Q => p32(3)
    );
\t1_p5_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t2_p6(4),
      Q => p32(4)
    );
\t1_p5_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t2_p6(5),
      Q => p32(5)
    );
\t1_p5_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t2_p6(6),
      Q => p32(6)
    );
\t1_p5_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t2_p6(7),
      Q => p32(7)
    );
\t1_p5_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => t2_p6(8),
      Q => p32(8)
    );
\t1_p6_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p35(0),
      Q => p34(0)
    );
\t1_p6_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p35(1),
      Q => p34(1)
    );
\t1_p6_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p35(2),
      Q => p34(2)
    );
\t1_p6_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p35(3),
      Q => p34(3)
    );
\t1_p6_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p35(4),
      Q => p34(4)
    );
\t1_p6_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p35(5),
      Q => p34(5)
    );
\t1_p6_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p35(6),
      Q => p34(6)
    );
\t1_p6_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p35(7),
      Q => p34(7)
    );
\t1_p6_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p35(8),
      Q => p34(8)
    );
\t1_p7[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p42(0),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p8(1),
      O => \t1_p7[0]_i_1_n_0\
    );
\t1_p7[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p42(1),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p8(1),
      O => \t1_p7[1]_i_1_n_0\
    );
\t1_p7[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p42(2),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p8(2),
      O => \t1_p7[2]_i_1_n_0\
    );
\t1_p7[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p42(3),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p8(3),
      O => \t1_p7[3]_i_1_n_0\
    );
\t1_p7[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p42(4),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p8(4),
      O => \t1_p7[4]_i_1_n_0\
    );
\t1_p7[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p42(5),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p8(5),
      O => \t1_p7[5]_i_1_n_0\
    );
\t1_p7[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p42(6),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p8(6),
      O => \t1_p7[6]_i_1_n_0\
    );
\t1_p7[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p42(7),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p8(7),
      O => \t1_p7[7]_i_1_n_0\
    );
\t1_p7[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p42(8),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => t2_p8(8),
      O => \t1_p7[8]_i_1_n_0\
    );
\t1_p7_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => \t1_p7[0]_i_1_n_0\,
      Q => t1_p7(0)
    );
\t1_p7_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => \t1_p7[1]_i_1_n_0\,
      Q => t1_p7(1)
    );
\t1_p7_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => \t1_p7[2]_i_1_n_0\,
      Q => t1_p7(2)
    );
\t1_p7_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => \t1_p7[3]_i_1_n_0\,
      Q => t1_p7(3)
    );
\t1_p7_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => \t1_p7[4]_i_1_n_0\,
      Q => t1_p7(4)
    );
\t1_p7_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => \t1_p7[5]_i_1_n_0\,
      Q => t1_p7(5)
    );
\t1_p7_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => \t1_p7[6]_i_1_n_0\,
      Q => t1_p7(6)
    );
\t1_p7_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => \t1_p7[7]_i_1_n_0\,
      Q => t1_p7(7)
    );
\t1_p7_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t1_p7[8]_i_1_n_0\,
      Q => t1_p7(8)
    );
\t1_p8_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p53(1),
      Q => p52(1)
    );
\t1_p8_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p53(2),
      Q => p52(2)
    );
\t1_p8_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p53(3),
      Q => p52(3)
    );
\t1_p8_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p53(4),
      Q => p52(4)
    );
\t1_p8_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p53(5),
      Q => p52(5)
    );
\t1_p8_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p53(6),
      Q => p52(6)
    );
\t1_p8_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p53(7),
      Q => p52(7)
    );
\t1_p8_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p53(8),
      Q => p52(8)
    );
\t1_p9[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p44(0),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p55(1),
      O => \t1_p9[0]_i_1_n_0\
    );
\t1_p9[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p44(1),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p55(1),
      O => \t1_p9[1]_i_1_n_0\
    );
\t1_p9[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p44(2),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p55(2),
      O => \t1_p9[2]_i_1_n_0\
    );
\t1_p9[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p44(3),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p55(3),
      O => \t1_p9[3]_i_1_n_0\
    );
\t1_p9[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p44(4),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p55(4),
      O => \t1_p9[4]_i_1_n_0\
    );
\t1_p9[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p44(5),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p55(5),
      O => \t1_p9[5]_i_1_n_0\
    );
\t1_p9[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p44(6),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p55(6),
      O => \t1_p9[6]_i_1_n_0\
    );
\t1_p9[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p44(7),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p55(7),
      O => \t1_p9[7]_i_1_n_0\
    );
\t1_p9[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => p44(8),
      I1 => \^odd_pix_reg_0\,
      I2 => \^odd_line_reg_0\,
      I3 => p55(8),
      O => \t1_p9[8]_i_1_n_0\
    );
\t1_p9_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => \t1_p9[0]_i_1_n_0\,
      Q => t1_p9(0)
    );
\t1_p9_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => \t1_p9[1]_i_1_n_0\,
      Q => t1_p9(1)
    );
\t1_p9_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => \t1_p9[2]_i_1_n_0\,
      Q => t1_p9(2)
    );
\t1_p9_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => \t1_p9[3]_i_1_n_0\,
      Q => t1_p9(3)
    );
\t1_p9_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => \t1_p9[4]_i_1_n_0\,
      Q => t1_p9(4)
    );
\t1_p9_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => \t1_p9[5]_i_1_n_0\,
      Q => t1_p9(5)
    );
\t1_p9_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => \t1_p9[6]_i_1_n_0\,
      Q => t1_p9(6)
    );
\t1_p9_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => \t1_p9[7]_i_1_n_0\,
      Q => t1_p9(7)
    );
\t1_p9_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t1_p9[8]_i_1_n_0\,
      Q => t1_p9(8)
    );
\t2_max1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med_return2,
      I1 => p12(0),
      I2 => t1_p3(0),
      I3 => t1_p1(0),
      I4 => max_return1,
      I5 => med_return3,
      O => max_return(0)
    );
\t2_max1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med_return2,
      I1 => p12(1),
      I2 => t1_p3(1),
      I3 => t1_p1(1),
      I4 => max_return1,
      I5 => med_return3,
      O => max_return(1)
    );
\t2_max1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med_return2,
      I1 => p12(2),
      I2 => t1_p3(2),
      I3 => t1_p1(2),
      I4 => max_return1,
      I5 => med_return3,
      O => max_return(2)
    );
\t2_max1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med_return2,
      I1 => p12(3),
      I2 => t1_p3(3),
      I3 => t1_p1(3),
      I4 => max_return1,
      I5 => med_return3,
      O => max_return(3)
    );
\t2_max1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med_return2,
      I1 => p12(4),
      I2 => t1_p3(4),
      I3 => t1_p1(4),
      I4 => max_return1,
      I5 => med_return3,
      O => max_return(4)
    );
\t2_max1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med_return2,
      I1 => p12(5),
      I2 => t1_p3(5),
      I3 => t1_p1(5),
      I4 => max_return1,
      I5 => med_return3,
      O => max_return(5)
    );
\t2_max1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med_return2,
      I1 => p12(6),
      I2 => t1_p3(6),
      I3 => t1_p1(6),
      I4 => max_return1,
      I5 => med_return3,
      O => max_return(6)
    );
\t2_max1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med_return2,
      I1 => p12(7),
      I2 => t1_p3(7),
      I3 => t1_p1(7),
      I4 => max_return1,
      I5 => med_return3,
      O => max_return(7)
    );
\t2_max1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med_return2,
      I1 => p12(8),
      I2 => t1_p3(8),
      I3 => t1_p1(8),
      I4 => max_return1,
      I5 => med_return3,
      O => max_return(8)
    );
\t2_max1[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p12(8),
      I1 => t1_p1(8),
      O => \t2_max1[8]_i_10_n_0\
    );
\t2_max1[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t1_p1(8),
      I1 => t1_p3(8),
      O => \t2_max1[8]_i_12_n_0\
    );
\t2_max1[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t1_p3(8),
      I1 => t1_p1(8),
      O => \t2_max1[8]_i_13_n_0\
    );
\t2_max1[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p12(6),
      I1 => t1_p3(6),
      I2 => p12(7),
      I3 => t1_p3(7),
      O => \t2_max1[8]_i_14_n_0\
    );
\t2_max1[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p12(4),
      I1 => t1_p3(4),
      I2 => p12(5),
      I3 => t1_p3(5),
      O => \t2_max1[8]_i_15_n_0\
    );
\t2_max1[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p12(2),
      I1 => t1_p3(2),
      I2 => p12(3),
      I3 => t1_p3(3),
      O => \t2_max1[8]_i_16_n_0\
    );
\t2_max1[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p12(0),
      I1 => t1_p3(0),
      I2 => p12(1),
      I3 => t1_p3(1),
      O => \t2_max1[8]_i_17_n_0\
    );
\t2_max1[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p12(6),
      I1 => t1_p3(6),
      I2 => p12(7),
      I3 => t1_p3(7),
      O => \t2_max1[8]_i_18_n_0\
    );
\t2_max1[8]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p12(4),
      I1 => t1_p3(4),
      I2 => p12(5),
      I3 => t1_p3(5),
      O => \t2_max1[8]_i_19_n_0\
    );
\t2_max1[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p12(2),
      I1 => t1_p3(2),
      I2 => p12(3),
      I3 => t1_p3(3),
      O => \t2_max1[8]_i_20_n_0\
    );
\t2_max1[8]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p12(0),
      I1 => t1_p3(0),
      I2 => p12(1),
      I3 => t1_p3(1),
      O => \t2_max1[8]_i_21_n_0\
    );
\t2_max1[8]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p1(6),
      I1 => p12(6),
      I2 => t1_p1(7),
      I3 => p12(7),
      O => \t2_max1[8]_i_22_n_0\
    );
\t2_max1[8]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p1(4),
      I1 => p12(4),
      I2 => t1_p1(5),
      I3 => p12(5),
      O => \t2_max1[8]_i_23_n_0\
    );
\t2_max1[8]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p1(2),
      I1 => p12(2),
      I2 => t1_p1(3),
      I3 => p12(3),
      O => \t2_max1[8]_i_24_n_0\
    );
\t2_max1[8]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p1(0),
      I1 => p12(0),
      I2 => t1_p1(1),
      I3 => p12(1),
      O => \t2_max1[8]_i_25_n_0\
    );
\t2_max1[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p12(6),
      I1 => t1_p1(6),
      I2 => p12(7),
      I3 => t1_p1(7),
      O => \t2_max1[8]_i_26_n_0\
    );
\t2_max1[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p12(4),
      I1 => t1_p1(4),
      I2 => p12(5),
      I3 => t1_p1(5),
      O => \t2_max1[8]_i_27_n_0\
    );
\t2_max1[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p12(2),
      I1 => t1_p1(2),
      I2 => p12(3),
      I3 => t1_p1(3),
      O => \t2_max1[8]_i_28_n_0\
    );
\t2_max1[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p12(0),
      I1 => t1_p1(0),
      I2 => p12(1),
      I3 => t1_p1(1),
      O => \t2_max1[8]_i_29_n_0\
    );
\t2_max1[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p1(6),
      I1 => t1_p3(6),
      I2 => t1_p1(7),
      I3 => t1_p3(7),
      O => \t2_max1[8]_i_30_n_0\
    );
\t2_max1[8]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p1(4),
      I1 => t1_p3(4),
      I2 => t1_p1(5),
      I3 => t1_p3(5),
      O => \t2_max1[8]_i_31_n_0\
    );
\t2_max1[8]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p1(2),
      I1 => t1_p3(2),
      I2 => t1_p1(3),
      I3 => t1_p3(3),
      O => \t2_max1[8]_i_32_n_0\
    );
\t2_max1[8]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p1(0),
      I1 => t1_p3(0),
      I2 => t1_p1(1),
      I3 => t1_p3(1),
      O => \t2_max1[8]_i_33_n_0\
    );
\t2_max1[8]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t1_p3(6),
      I1 => t1_p1(6),
      I2 => t1_p3(7),
      I3 => t1_p1(7),
      O => \t2_max1[8]_i_34_n_0\
    );
\t2_max1[8]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t1_p3(4),
      I1 => t1_p1(4),
      I2 => t1_p3(5),
      I3 => t1_p1(5),
      O => \t2_max1[8]_i_35_n_0\
    );
\t2_max1[8]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t1_p3(2),
      I1 => t1_p1(2),
      I2 => t1_p3(3),
      I3 => t1_p1(3),
      O => \t2_max1[8]_i_36_n_0\
    );
\t2_max1[8]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t1_p3(0),
      I1 => t1_p1(0),
      I2 => t1_p3(1),
      I3 => t1_p1(1),
      O => \t2_max1[8]_i_37_n_0\
    );
\t2_max1[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p12(8),
      I1 => t1_p3(8),
      O => \t2_max1[8]_i_6_n_0\
    );
\t2_max1[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t1_p3(8),
      I1 => p12(8),
      O => \t2_max1[8]_i_7_n_0\
    );
\t2_max1[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t1_p1(8),
      I1 => p12(8),
      O => \t2_max1[8]_i_9_n_0\
    );
\t2_max1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => max_return(0),
      Q => a(0)
    );
\t2_max1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => max_return(1),
      Q => a(1)
    );
\t2_max1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => max_return(2),
      Q => a(2)
    );
\t2_max1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => max_return(3),
      Q => a(3)
    );
\t2_max1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max_return(4),
      Q => a(4)
    );
\t2_max1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max_return(5),
      Q => a(5)
    );
\t2_max1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max_return(6),
      Q => a(6)
    );
\t2_max1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max_return(7),
      Q => a(7)
    );
\t2_max1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max_return(8),
      Q => a(8)
    );
\t2_max1_reg[8]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_max1_reg[8]_i_11_n_0\,
      CO(2) => \t2_max1_reg[8]_i_11_n_1\,
      CO(1) => \t2_max1_reg[8]_i_11_n_2\,
      CO(0) => \t2_max1_reg[8]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \t2_max1[8]_i_30_n_0\,
      DI(2) => \t2_max1[8]_i_31_n_0\,
      DI(1) => \t2_max1[8]_i_32_n_0\,
      DI(0) => \t2_max1[8]_i_33_n_0\,
      O(3 downto 0) => \NLW_t2_max1_reg[8]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_max1[8]_i_34_n_0\,
      S(2) => \t2_max1[8]_i_35_n_0\,
      S(1) => \t2_max1[8]_i_36_n_0\,
      S(0) => \t2_max1[8]_i_37_n_0\
    );
\t2_max1_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_max1_reg[8]_i_5_n_0\,
      CO(3 downto 1) => \NLW_t2_max1_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => med_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_max1[8]_i_6_n_0\,
      O(3 downto 0) => \NLW_t2_max1_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_max1[8]_i_7_n_0\
    );
\t2_max1_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_max1_reg[8]_i_8_n_0\,
      CO(3 downto 1) => \NLW_t2_max1_reg[8]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => max_return1,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_max1[8]_i_9_n_0\,
      O(3 downto 0) => \NLW_t2_max1_reg[8]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_max1[8]_i_10_n_0\
    );
\t2_max1_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_max1_reg[8]_i_11_n_0\,
      CO(3 downto 1) => \NLW_t2_max1_reg[8]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => med_return3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_max1[8]_i_12_n_0\,
      O(3 downto 0) => \NLW_t2_max1_reg[8]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_max1[8]_i_13_n_0\
    );
\t2_max1_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_max1_reg[8]_i_5_n_0\,
      CO(2) => \t2_max1_reg[8]_i_5_n_1\,
      CO(1) => \t2_max1_reg[8]_i_5_n_2\,
      CO(0) => \t2_max1_reg[8]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \t2_max1[8]_i_14_n_0\,
      DI(2) => \t2_max1[8]_i_15_n_0\,
      DI(1) => \t2_max1[8]_i_16_n_0\,
      DI(0) => \t2_max1[8]_i_17_n_0\,
      O(3 downto 0) => \NLW_t2_max1_reg[8]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_max1[8]_i_18_n_0\,
      S(2) => \t2_max1[8]_i_19_n_0\,
      S(1) => \t2_max1[8]_i_20_n_0\,
      S(0) => \t2_max1[8]_i_21_n_0\
    );
\t2_max1_reg[8]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_max1_reg[8]_i_8_n_0\,
      CO(2) => \t2_max1_reg[8]_i_8_n_1\,
      CO(1) => \t2_max1_reg[8]_i_8_n_2\,
      CO(0) => \t2_max1_reg[8]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \t2_max1[8]_i_22_n_0\,
      DI(2) => \t2_max1[8]_i_23_n_0\,
      DI(1) => \t2_max1[8]_i_24_n_0\,
      DI(0) => \t2_max1[8]_i_25_n_0\,
      O(3 downto 0) => \NLW_t2_max1_reg[8]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_max1[8]_i_26_n_0\,
      S(2) => \t2_max1[8]_i_27_n_0\,
      S(1) => \t2_max1[8]_i_28_n_0\,
      S(0) => \t2_max1[8]_i_29_n_0\
    );
\t2_max2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med0_return2,
      I1 => p32(0),
      I2 => p34(0),
      I3 => \t3_center_reg_n_0_[0]\,
      I4 => max0_return1,
      I5 => med0_return3,
      O => max0_return(0)
    );
\t2_max2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med0_return2,
      I1 => p32(1),
      I2 => p34(1),
      I3 => \t3_center_reg_n_0_[1]\,
      I4 => max0_return1,
      I5 => med0_return3,
      O => max0_return(1)
    );
\t2_max2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med0_return2,
      I1 => p32(2),
      I2 => p34(2),
      I3 => \t3_center_reg_n_0_[2]\,
      I4 => max0_return1,
      I5 => med0_return3,
      O => max0_return(2)
    );
\t2_max2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med0_return2,
      I1 => p32(3),
      I2 => p34(3),
      I3 => \t3_center_reg_n_0_[3]\,
      I4 => max0_return1,
      I5 => med0_return3,
      O => max0_return(3)
    );
\t2_max2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med0_return2,
      I1 => p32(4),
      I2 => p34(4),
      I3 => \t3_center_reg_n_0_[4]\,
      I4 => max0_return1,
      I5 => med0_return3,
      O => max0_return(4)
    );
\t2_max2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med0_return2,
      I1 => p32(5),
      I2 => p34(5),
      I3 => \t3_center_reg_n_0_[5]\,
      I4 => max0_return1,
      I5 => med0_return3,
      O => max0_return(5)
    );
\t2_max2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med0_return2,
      I1 => p32(6),
      I2 => p34(6),
      I3 => \t3_center_reg_n_0_[6]\,
      I4 => max0_return1,
      I5 => med0_return3,
      O => max0_return(6)
    );
\t2_max2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med0_return2,
      I1 => p32(7),
      I2 => p34(7),
      I3 => \t3_center_reg_n_0_[7]\,
      I4 => max0_return1,
      I5 => med0_return3,
      O => max0_return(7)
    );
\t2_max2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med0_return2,
      I1 => p32(8),
      I2 => p34(8),
      I3 => \t3_center_reg_n_0_[8]\,
      I4 => max0_return1,
      I5 => med0_return3,
      O => max0_return(8)
    );
\t2_max2[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p32(8),
      I1 => \t3_center_reg_n_0_[8]\,
      O => \t2_max2[8]_i_10_n_0\
    );
\t2_max2[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \t3_center_reg_n_0_[8]\,
      I1 => p34(8),
      O => \t2_max2[8]_i_12_n_0\
    );
\t2_max2[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p34(8),
      I1 => \t3_center_reg_n_0_[8]\,
      O => \t2_max2[8]_i_13_n_0\
    );
\t2_max2[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p32(6),
      I1 => p34(6),
      I2 => p32(7),
      I3 => p34(7),
      O => \t2_max2[8]_i_14_n_0\
    );
\t2_max2[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p32(4),
      I1 => p34(4),
      I2 => p32(5),
      I3 => p34(5),
      O => \t2_max2[8]_i_15_n_0\
    );
\t2_max2[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p32(2),
      I1 => p34(2),
      I2 => p32(3),
      I3 => p34(3),
      O => \t2_max2[8]_i_16_n_0\
    );
\t2_max2[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p32(0),
      I1 => p34(0),
      I2 => p32(1),
      I3 => p34(1),
      O => \t2_max2[8]_i_17_n_0\
    );
\t2_max2[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p32(6),
      I1 => p34(6),
      I2 => p32(7),
      I3 => p34(7),
      O => \t2_max2[8]_i_18_n_0\
    );
\t2_max2[8]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p32(4),
      I1 => p34(4),
      I2 => p32(5),
      I3 => p34(5),
      O => \t2_max2[8]_i_19_n_0\
    );
\t2_max2[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p32(2),
      I1 => p34(2),
      I2 => p32(3),
      I3 => p34(3),
      O => \t2_max2[8]_i_20_n_0\
    );
\t2_max2[8]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p32(0),
      I1 => p34(0),
      I2 => p32(1),
      I3 => p34(1),
      O => \t2_max2[8]_i_21_n_0\
    );
\t2_max2[8]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \t3_center_reg_n_0_[6]\,
      I1 => p32(6),
      I2 => \t3_center_reg_n_0_[7]\,
      I3 => p32(7),
      O => \t2_max2[8]_i_22_n_0\
    );
\t2_max2[8]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \t3_center_reg_n_0_[4]\,
      I1 => p32(4),
      I2 => \t3_center_reg_n_0_[5]\,
      I3 => p32(5),
      O => \t2_max2[8]_i_23_n_0\
    );
\t2_max2[8]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \t3_center_reg_n_0_[2]\,
      I1 => p32(2),
      I2 => \t3_center_reg_n_0_[3]\,
      I3 => p32(3),
      O => \t2_max2[8]_i_24_n_0\
    );
\t2_max2[8]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \t3_center_reg_n_0_[0]\,
      I1 => p32(0),
      I2 => \t3_center_reg_n_0_[1]\,
      I3 => p32(1),
      O => \t2_max2[8]_i_25_n_0\
    );
\t2_max2[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p32(6),
      I1 => \t3_center_reg_n_0_[6]\,
      I2 => p32(7),
      I3 => \t3_center_reg_n_0_[7]\,
      O => \t2_max2[8]_i_26_n_0\
    );
\t2_max2[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p32(4),
      I1 => \t3_center_reg_n_0_[4]\,
      I2 => p32(5),
      I3 => \t3_center_reg_n_0_[5]\,
      O => \t2_max2[8]_i_27_n_0\
    );
\t2_max2[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p32(2),
      I1 => \t3_center_reg_n_0_[2]\,
      I2 => p32(3),
      I3 => \t3_center_reg_n_0_[3]\,
      O => \t2_max2[8]_i_28_n_0\
    );
\t2_max2[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p32(0),
      I1 => \t3_center_reg_n_0_[0]\,
      I2 => p32(1),
      I3 => \t3_center_reg_n_0_[1]\,
      O => \t2_max2[8]_i_29_n_0\
    );
\t2_max2[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \t3_center_reg_n_0_[6]\,
      I1 => p34(6),
      I2 => \t3_center_reg_n_0_[7]\,
      I3 => p34(7),
      O => \t2_max2[8]_i_30_n_0\
    );
\t2_max2[8]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \t3_center_reg_n_0_[4]\,
      I1 => p34(4),
      I2 => \t3_center_reg_n_0_[5]\,
      I3 => p34(5),
      O => \t2_max2[8]_i_31_n_0\
    );
\t2_max2[8]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \t3_center_reg_n_0_[2]\,
      I1 => p34(2),
      I2 => \t3_center_reg_n_0_[3]\,
      I3 => p34(3),
      O => \t2_max2[8]_i_32_n_0\
    );
\t2_max2[8]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \t3_center_reg_n_0_[0]\,
      I1 => p34(0),
      I2 => \t3_center_reg_n_0_[1]\,
      I3 => p34(1),
      O => \t2_max2[8]_i_33_n_0\
    );
\t2_max2[8]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p34(6),
      I1 => \t3_center_reg_n_0_[6]\,
      I2 => p34(7),
      I3 => \t3_center_reg_n_0_[7]\,
      O => \t2_max2[8]_i_34_n_0\
    );
\t2_max2[8]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p34(4),
      I1 => \t3_center_reg_n_0_[4]\,
      I2 => p34(5),
      I3 => \t3_center_reg_n_0_[5]\,
      O => \t2_max2[8]_i_35_n_0\
    );
\t2_max2[8]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p34(2),
      I1 => \t3_center_reg_n_0_[2]\,
      I2 => p34(3),
      I3 => \t3_center_reg_n_0_[3]\,
      O => \t2_max2[8]_i_36_n_0\
    );
\t2_max2[8]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p34(0),
      I1 => \t3_center_reg_n_0_[0]\,
      I2 => p34(1),
      I3 => \t3_center_reg_n_0_[1]\,
      O => \t2_max2[8]_i_37_n_0\
    );
\t2_max2[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p32(8),
      I1 => p34(8),
      O => \t2_max2[8]_i_6_n_0\
    );
\t2_max2[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p34(8),
      I1 => p32(8),
      O => \t2_max2[8]_i_7_n_0\
    );
\t2_max2[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \t3_center_reg_n_0_[8]\,
      I1 => p32(8),
      O => \t2_max2[8]_i_9_n_0\
    );
\t2_max2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => max0_return(0),
      Q => t2_max2(0)
    );
\t2_max2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => max0_return(1),
      Q => t2_max2(1)
    );
\t2_max2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max0_return(2),
      Q => t2_max2(2)
    );
\t2_max2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => max0_return(3),
      Q => t2_max2(3)
    );
\t2_max2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max0_return(4),
      Q => t2_max2(4)
    );
\t2_max2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max0_return(5),
      Q => t2_max2(5)
    );
\t2_max2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max0_return(6),
      Q => t2_max2(6)
    );
\t2_max2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max0_return(7),
      Q => t2_max2(7)
    );
\t2_max2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max0_return(8),
      Q => t2_max2(8)
    );
\t2_max2_reg[8]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_max2_reg[8]_i_11_n_0\,
      CO(2) => \t2_max2_reg[8]_i_11_n_1\,
      CO(1) => \t2_max2_reg[8]_i_11_n_2\,
      CO(0) => \t2_max2_reg[8]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \t2_max2[8]_i_30_n_0\,
      DI(2) => \t2_max2[8]_i_31_n_0\,
      DI(1) => \t2_max2[8]_i_32_n_0\,
      DI(0) => \t2_max2[8]_i_33_n_0\,
      O(3 downto 0) => \NLW_t2_max2_reg[8]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_max2[8]_i_34_n_0\,
      S(2) => \t2_max2[8]_i_35_n_0\,
      S(1) => \t2_max2[8]_i_36_n_0\,
      S(0) => \t2_max2[8]_i_37_n_0\
    );
\t2_max2_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_max2_reg[8]_i_5_n_0\,
      CO(3 downto 1) => \NLW_t2_max2_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => med0_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_max2[8]_i_6_n_0\,
      O(3 downto 0) => \NLW_t2_max2_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_max2[8]_i_7_n_0\
    );
\t2_max2_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_max2_reg[8]_i_8_n_0\,
      CO(3 downto 1) => \NLW_t2_max2_reg[8]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => max0_return1,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_max2[8]_i_9_n_0\,
      O(3 downto 0) => \NLW_t2_max2_reg[8]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_max2[8]_i_10_n_0\
    );
\t2_max2_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_max2_reg[8]_i_11_n_0\,
      CO(3 downto 1) => \NLW_t2_max2_reg[8]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => med0_return3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_max2[8]_i_12_n_0\,
      O(3 downto 0) => \NLW_t2_max2_reg[8]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_max2[8]_i_13_n_0\
    );
\t2_max2_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_max2_reg[8]_i_5_n_0\,
      CO(2) => \t2_max2_reg[8]_i_5_n_1\,
      CO(1) => \t2_max2_reg[8]_i_5_n_2\,
      CO(0) => \t2_max2_reg[8]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \t2_max2[8]_i_14_n_0\,
      DI(2) => \t2_max2[8]_i_15_n_0\,
      DI(1) => \t2_max2[8]_i_16_n_0\,
      DI(0) => \t2_max2[8]_i_17_n_0\,
      O(3 downto 0) => \NLW_t2_max2_reg[8]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_max2[8]_i_18_n_0\,
      S(2) => \t2_max2[8]_i_19_n_0\,
      S(1) => \t2_max2[8]_i_20_n_0\,
      S(0) => \t2_max2[8]_i_21_n_0\
    );
\t2_max2_reg[8]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_max2_reg[8]_i_8_n_0\,
      CO(2) => \t2_max2_reg[8]_i_8_n_1\,
      CO(1) => \t2_max2_reg[8]_i_8_n_2\,
      CO(0) => \t2_max2_reg[8]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \t2_max2[8]_i_22_n_0\,
      DI(2) => \t2_max2[8]_i_23_n_0\,
      DI(1) => \t2_max2[8]_i_24_n_0\,
      DI(0) => \t2_max2[8]_i_25_n_0\,
      O(3 downto 0) => \NLW_t2_max2_reg[8]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_max2[8]_i_26_n_0\,
      S(2) => \t2_max2[8]_i_27_n_0\,
      S(1) => \t2_max2[8]_i_28_n_0\,
      S(0) => \t2_max2[8]_i_29_n_0\
    );
\t2_max3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med1_return2,
      I1 => p52(1),
      I2 => t1_p9(0),
      I3 => t1_p7(0),
      I4 => max1_return1,
      I5 => med1_return3,
      O => max1_return(0)
    );
\t2_max3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med1_return2,
      I1 => p52(1),
      I2 => t1_p9(1),
      I3 => t1_p7(1),
      I4 => max1_return1,
      I5 => med1_return3,
      O => max1_return(1)
    );
\t2_max3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med1_return2,
      I1 => p52(2),
      I2 => t1_p9(2),
      I3 => t1_p7(2),
      I4 => max1_return1,
      I5 => med1_return3,
      O => max1_return(2)
    );
\t2_max3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med1_return2,
      I1 => p52(3),
      I2 => t1_p9(3),
      I3 => t1_p7(3),
      I4 => max1_return1,
      I5 => med1_return3,
      O => max1_return(3)
    );
\t2_max3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med1_return2,
      I1 => p52(4),
      I2 => t1_p9(4),
      I3 => t1_p7(4),
      I4 => max1_return1,
      I5 => med1_return3,
      O => max1_return(4)
    );
\t2_max3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med1_return2,
      I1 => p52(5),
      I2 => t1_p9(5),
      I3 => t1_p7(5),
      I4 => max1_return1,
      I5 => med1_return3,
      O => max1_return(5)
    );
\t2_max3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med1_return2,
      I1 => p52(6),
      I2 => t1_p9(6),
      I3 => t1_p7(6),
      I4 => max1_return1,
      I5 => med1_return3,
      O => max1_return(6)
    );
\t2_max3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med1_return2,
      I1 => p52(7),
      I2 => t1_p9(7),
      I3 => t1_p7(7),
      I4 => max1_return1,
      I5 => med1_return3,
      O => max1_return(7)
    );
\t2_max3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => med1_return2,
      I1 => p52(8),
      I2 => t1_p9(8),
      I3 => t1_p7(8),
      I4 => max1_return1,
      I5 => med1_return3,
      O => max1_return(8)
    );
\t2_max3[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p52(8),
      I1 => t1_p7(8),
      O => \t2_max3[8]_i_10_n_0\
    );
\t2_max3[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t1_p7(8),
      I1 => t1_p9(8),
      O => \t2_max3[8]_i_12_n_0\
    );
\t2_max3[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t1_p9(8),
      I1 => t1_p7(8),
      O => \t2_max3[8]_i_13_n_0\
    );
\t2_max3[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p52(6),
      I1 => t1_p9(6),
      I2 => p52(7),
      I3 => t1_p9(7),
      O => \t2_max3[8]_i_14_n_0\
    );
\t2_max3[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p52(4),
      I1 => t1_p9(4),
      I2 => p52(5),
      I3 => t1_p9(5),
      O => \t2_max3[8]_i_15_n_0\
    );
\t2_max3[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p52(2),
      I1 => t1_p9(2),
      I2 => p52(3),
      I3 => t1_p9(3),
      O => \t2_max3[8]_i_16_n_0\
    );
\t2_max3[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => t1_p9(0),
      I1 => t1_p9(1),
      I2 => p52(1),
      O => \t2_max3[8]_i_17_n_0\
    );
\t2_max3[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p52(6),
      I1 => t1_p9(6),
      I2 => p52(7),
      I3 => t1_p9(7),
      O => \t2_max3[8]_i_18_n_0\
    );
\t2_max3[8]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p52(4),
      I1 => t1_p9(4),
      I2 => p52(5),
      I3 => t1_p9(5),
      O => \t2_max3[8]_i_19_n_0\
    );
\t2_max3[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p52(2),
      I1 => t1_p9(2),
      I2 => p52(3),
      I3 => t1_p9(3),
      O => \t2_max3[8]_i_20_n_0\
    );
\t2_max3[8]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => t1_p9(0),
      I1 => t1_p9(1),
      I2 => p52(1),
      O => \t2_max3[8]_i_21_n_0\
    );
\t2_max3[8]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p7(6),
      I1 => p52(6),
      I2 => t1_p7(7),
      I3 => p52(7),
      O => \t2_max3[8]_i_22_n_0\
    );
\t2_max3[8]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p7(4),
      I1 => p52(4),
      I2 => t1_p7(5),
      I3 => p52(5),
      O => \t2_max3[8]_i_23_n_0\
    );
\t2_max3[8]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p7(2),
      I1 => p52(2),
      I2 => t1_p7(3),
      I3 => p52(3),
      O => \t2_max3[8]_i_24_n_0\
    );
\t2_max3[8]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => t1_p7(0),
      I1 => p52(1),
      I2 => t1_p7(1),
      O => \t2_max3[8]_i_25_n_0\
    );
\t2_max3[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p52(6),
      I1 => t1_p7(6),
      I2 => p52(7),
      I3 => t1_p7(7),
      O => \t2_max3[8]_i_26_n_0\
    );
\t2_max3[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p52(4),
      I1 => t1_p7(4),
      I2 => p52(5),
      I3 => t1_p7(5),
      O => \t2_max3[8]_i_27_n_0\
    );
\t2_max3[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p52(2),
      I1 => t1_p7(2),
      I2 => p52(3),
      I3 => t1_p7(3),
      O => \t2_max3[8]_i_28_n_0\
    );
\t2_max3[8]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => t1_p7(0),
      I1 => t1_p7(1),
      I2 => p52(1),
      O => \t2_max3[8]_i_29_n_0\
    );
\t2_max3[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p7(6),
      I1 => t1_p9(6),
      I2 => t1_p7(7),
      I3 => t1_p9(7),
      O => \t2_max3[8]_i_30_n_0\
    );
\t2_max3[8]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p7(4),
      I1 => t1_p9(4),
      I2 => t1_p7(5),
      I3 => t1_p9(5),
      O => \t2_max3[8]_i_31_n_0\
    );
\t2_max3[8]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p7(2),
      I1 => t1_p9(2),
      I2 => t1_p7(3),
      I3 => t1_p9(3),
      O => \t2_max3[8]_i_32_n_0\
    );
\t2_max3[8]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p7(0),
      I1 => t1_p9(0),
      I2 => t1_p7(1),
      I3 => t1_p9(1),
      O => \t2_max3[8]_i_33_n_0\
    );
\t2_max3[8]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t1_p9(6),
      I1 => t1_p7(6),
      I2 => t1_p9(7),
      I3 => t1_p7(7),
      O => \t2_max3[8]_i_34_n_0\
    );
\t2_max3[8]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t1_p9(4),
      I1 => t1_p7(4),
      I2 => t1_p9(5),
      I3 => t1_p7(5),
      O => \t2_max3[8]_i_35_n_0\
    );
\t2_max3[8]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t1_p9(2),
      I1 => t1_p7(2),
      I2 => t1_p9(3),
      I3 => t1_p7(3),
      O => \t2_max3[8]_i_36_n_0\
    );
\t2_max3[8]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t1_p9(0),
      I1 => t1_p7(0),
      I2 => t1_p9(1),
      I3 => t1_p7(1),
      O => \t2_max3[8]_i_37_n_0\
    );
\t2_max3[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p52(8),
      I1 => t1_p9(8),
      O => \t2_max3[8]_i_6_n_0\
    );
\t2_max3[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t1_p9(8),
      I1 => p52(8),
      O => \t2_max3[8]_i_7_n_0\
    );
\t2_max3[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t1_p7(8),
      I1 => p52(8),
      O => \t2_max3[8]_i_9_n_0\
    );
\t2_max3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => max1_return(0),
      Q => t2_max3(0)
    );
\t2_max3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => max1_return(1),
      Q => t2_max3(1)
    );
\t2_max3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => max1_return(2),
      Q => t2_max3(2)
    );
\t2_max3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => max1_return(3),
      Q => t2_max3(3)
    );
\t2_max3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max1_return(4),
      Q => t2_max3(4)
    );
\t2_max3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max1_return(5),
      Q => t2_max3(5)
    );
\t2_max3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max1_return(6),
      Q => t2_max3(6)
    );
\t2_max3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max1_return(7),
      Q => t2_max3(7)
    );
\t2_max3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max1_return(8),
      Q => t2_max3(8)
    );
\t2_max3_reg[8]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_max3_reg[8]_i_11_n_0\,
      CO(2) => \t2_max3_reg[8]_i_11_n_1\,
      CO(1) => \t2_max3_reg[8]_i_11_n_2\,
      CO(0) => \t2_max3_reg[8]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \t2_max3[8]_i_30_n_0\,
      DI(2) => \t2_max3[8]_i_31_n_0\,
      DI(1) => \t2_max3[8]_i_32_n_0\,
      DI(0) => \t2_max3[8]_i_33_n_0\,
      O(3 downto 0) => \NLW_t2_max3_reg[8]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_max3[8]_i_34_n_0\,
      S(2) => \t2_max3[8]_i_35_n_0\,
      S(1) => \t2_max3[8]_i_36_n_0\,
      S(0) => \t2_max3[8]_i_37_n_0\
    );
\t2_max3_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_max3_reg[8]_i_5_n_0\,
      CO(3 downto 1) => \NLW_t2_max3_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => med1_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_max3[8]_i_6_n_0\,
      O(3 downto 0) => \NLW_t2_max3_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_max3[8]_i_7_n_0\
    );
\t2_max3_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_max3_reg[8]_i_8_n_0\,
      CO(3 downto 1) => \NLW_t2_max3_reg[8]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => max1_return1,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_max3[8]_i_9_n_0\,
      O(3 downto 0) => \NLW_t2_max3_reg[8]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_max3[8]_i_10_n_0\
    );
\t2_max3_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_max3_reg[8]_i_11_n_0\,
      CO(3 downto 1) => \NLW_t2_max3_reg[8]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => med1_return3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_max3[8]_i_12_n_0\,
      O(3 downto 0) => \NLW_t2_max3_reg[8]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_max3[8]_i_13_n_0\
    );
\t2_max3_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_max3_reg[8]_i_5_n_0\,
      CO(2) => \t2_max3_reg[8]_i_5_n_1\,
      CO(1) => \t2_max3_reg[8]_i_5_n_2\,
      CO(0) => \t2_max3_reg[8]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \t2_max3[8]_i_14_n_0\,
      DI(2) => \t2_max3[8]_i_15_n_0\,
      DI(1) => \t2_max3[8]_i_16_n_0\,
      DI(0) => \t2_max3[8]_i_17_n_0\,
      O(3 downto 0) => \NLW_t2_max3_reg[8]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_max3[8]_i_18_n_0\,
      S(2) => \t2_max3[8]_i_19_n_0\,
      S(1) => \t2_max3[8]_i_20_n_0\,
      S(0) => \t2_max3[8]_i_21_n_0\
    );
\t2_max3_reg[8]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_max3_reg[8]_i_8_n_0\,
      CO(2) => \t2_max3_reg[8]_i_8_n_1\,
      CO(1) => \t2_max3_reg[8]_i_8_n_2\,
      CO(0) => \t2_max3_reg[8]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \t2_max3[8]_i_22_n_0\,
      DI(2) => \t2_max3[8]_i_23_n_0\,
      DI(1) => \t2_max3[8]_i_24_n_0\,
      DI(0) => \t2_max3[8]_i_25_n_0\,
      O(3 downto 0) => \NLW_t2_max3_reg[8]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_max3[8]_i_26_n_0\,
      S(2) => \t2_max3[8]_i_27_n_0\,
      S(1) => \t2_max3[8]_i_28_n_0\,
      S(0) => \t2_max3[8]_i_29_n_0\
    );
\t2_med1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med1[8]_i_2_n_0\,
      I1 => p12(0),
      I2 => \t2_med1[8]_i_3_n_0\,
      I3 => t1_p3(0),
      I4 => t1_p1(0),
      I5 => \t2_med1[8]_i_4_n_0\,
      O => med_return(0)
    );
\t2_med1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med1[8]_i_2_n_0\,
      I1 => p12(1),
      I2 => \t2_med1[8]_i_3_n_0\,
      I3 => t1_p3(1),
      I4 => t1_p1(1),
      I5 => \t2_med1[8]_i_4_n_0\,
      O => med_return(1)
    );
\t2_med1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med1[8]_i_2_n_0\,
      I1 => p12(2),
      I2 => \t2_med1[8]_i_3_n_0\,
      I3 => t1_p3(2),
      I4 => t1_p1(2),
      I5 => \t2_med1[8]_i_4_n_0\,
      O => med_return(2)
    );
\t2_med1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med1[8]_i_2_n_0\,
      I1 => p12(3),
      I2 => \t2_med1[8]_i_3_n_0\,
      I3 => t1_p3(3),
      I4 => t1_p1(3),
      I5 => \t2_med1[8]_i_4_n_0\,
      O => med_return(3)
    );
\t2_med1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med1[8]_i_2_n_0\,
      I1 => p12(4),
      I2 => \t2_med1[8]_i_3_n_0\,
      I3 => t1_p3(4),
      I4 => t1_p1(4),
      I5 => \t2_med1[8]_i_4_n_0\,
      O => med_return(4)
    );
\t2_med1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med1[8]_i_2_n_0\,
      I1 => p12(5),
      I2 => \t2_med1[8]_i_3_n_0\,
      I3 => t1_p3(5),
      I4 => t1_p1(5),
      I5 => \t2_med1[8]_i_4_n_0\,
      O => med_return(5)
    );
\t2_med1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med1[8]_i_2_n_0\,
      I1 => p12(6),
      I2 => \t2_med1[8]_i_3_n_0\,
      I3 => t1_p3(6),
      I4 => t1_p1(6),
      I5 => \t2_med1[8]_i_4_n_0\,
      O => med_return(6)
    );
\t2_med1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med1[8]_i_2_n_0\,
      I1 => p12(7),
      I2 => \t2_med1[8]_i_3_n_0\,
      I3 => t1_p3(7),
      I4 => t1_p1(7),
      I5 => \t2_med1[8]_i_4_n_0\,
      O => med_return(7)
    );
\t2_med1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med1[8]_i_2_n_0\,
      I1 => p12(8),
      I2 => \t2_med1[8]_i_3_n_0\,
      I3 => t1_p3(8),
      I4 => t1_p1(8),
      I5 => \t2_med1[8]_i_4_n_0\,
      O => med_return(8)
    );
\t2_med1[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \t2_min1_reg[8]_i_2_n_3\,
      I1 => \t2_min1_reg[8]_i_3_n_3\,
      I2 => med_return2,
      O => \t2_med1[8]_i_2_n_0\
    );
\t2_med1[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \t2_min1_reg[8]_i_4_n_3\,
      I1 => \t2_min1_reg[8]_i_2_n_3\,
      I2 => \t2_min1_reg[8]_i_3_n_3\,
      I3 => med_return3,
      I4 => med_return2,
      O => \t2_med1[8]_i_3_n_0\
    );
\t2_med1[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => \t2_min1_reg[8]_i_4_n_3\,
      I1 => \t2_min1_reg[8]_i_2_n_3\,
      I2 => \t2_min1_reg[8]_i_3_n_3\,
      I3 => med_return3,
      I4 => med_return2,
      O => \t2_med1[8]_i_4_n_0\
    );
\t2_med1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med_return(0),
      Q => t2_med1(0)
    );
\t2_med1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med_return(1),
      Q => t2_med1(1)
    );
\t2_med1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med_return(2),
      Q => t2_med1(2)
    );
\t2_med1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med_return(3),
      Q => t2_med1(3)
    );
\t2_med1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med_return(4),
      Q => t2_med1(4)
    );
\t2_med1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med_return(5),
      Q => t2_med1(5)
    );
\t2_med1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med_return(6),
      Q => t2_med1(6)
    );
\t2_med1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med_return(7),
      Q => t2_med1(7)
    );
\t2_med1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med_return(8),
      Q => t2_med1(8)
    );
\t2_med2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med2[8]_i_2_n_0\,
      I1 => p32(0),
      I2 => \t2_med2[8]_i_3_n_0\,
      I3 => p34(0),
      I4 => \t3_center_reg_n_0_[0]\,
      I5 => \t2_med2[8]_i_4_n_0\,
      O => med0_return(0)
    );
\t2_med2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med2[8]_i_2_n_0\,
      I1 => p32(1),
      I2 => \t2_med2[8]_i_3_n_0\,
      I3 => p34(1),
      I4 => \t3_center_reg_n_0_[1]\,
      I5 => \t2_med2[8]_i_4_n_0\,
      O => med0_return(1)
    );
\t2_med2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med2[8]_i_2_n_0\,
      I1 => p32(2),
      I2 => \t2_med2[8]_i_3_n_0\,
      I3 => p34(2),
      I4 => \t3_center_reg_n_0_[2]\,
      I5 => \t2_med2[8]_i_4_n_0\,
      O => med0_return(2)
    );
\t2_med2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med2[8]_i_2_n_0\,
      I1 => p32(3),
      I2 => \t2_med2[8]_i_3_n_0\,
      I3 => p34(3),
      I4 => \t3_center_reg_n_0_[3]\,
      I5 => \t2_med2[8]_i_4_n_0\,
      O => med0_return(3)
    );
\t2_med2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med2[8]_i_2_n_0\,
      I1 => p32(4),
      I2 => \t2_med2[8]_i_3_n_0\,
      I3 => p34(4),
      I4 => \t3_center_reg_n_0_[4]\,
      I5 => \t2_med2[8]_i_4_n_0\,
      O => med0_return(4)
    );
\t2_med2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med2[8]_i_2_n_0\,
      I1 => p32(5),
      I2 => \t2_med2[8]_i_3_n_0\,
      I3 => p34(5),
      I4 => \t3_center_reg_n_0_[5]\,
      I5 => \t2_med2[8]_i_4_n_0\,
      O => med0_return(5)
    );
\t2_med2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med2[8]_i_2_n_0\,
      I1 => p32(6),
      I2 => \t2_med2[8]_i_3_n_0\,
      I3 => p34(6),
      I4 => \t3_center_reg_n_0_[6]\,
      I5 => \t2_med2[8]_i_4_n_0\,
      O => med0_return(6)
    );
\t2_med2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med2[8]_i_2_n_0\,
      I1 => p32(7),
      I2 => \t2_med2[8]_i_3_n_0\,
      I3 => p34(7),
      I4 => \t3_center_reg_n_0_[7]\,
      I5 => \t2_med2[8]_i_4_n_0\,
      O => med0_return(7)
    );
\t2_med2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med2[8]_i_2_n_0\,
      I1 => p32(8),
      I2 => \t2_med2[8]_i_3_n_0\,
      I3 => p34(8),
      I4 => \t3_center_reg_n_0_[8]\,
      I5 => \t2_med2[8]_i_4_n_0\,
      O => med0_return(8)
    );
\t2_med2[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \t2_min2_reg[8]_i_2_n_3\,
      I1 => \t2_min2_reg[8]_i_3_n_3\,
      I2 => med0_return2,
      O => \t2_med2[8]_i_2_n_0\
    );
\t2_med2[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \t2_min2_reg[8]_i_4_n_3\,
      I1 => \t2_min2_reg[8]_i_2_n_3\,
      I2 => \t2_min2_reg[8]_i_3_n_3\,
      I3 => med0_return3,
      I4 => med0_return2,
      O => \t2_med2[8]_i_3_n_0\
    );
\t2_med2[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => \t2_min2_reg[8]_i_4_n_3\,
      I1 => \t2_min2_reg[8]_i_2_n_3\,
      I2 => \t2_min2_reg[8]_i_3_n_3\,
      I3 => med0_return3,
      I4 => med0_return2,
      O => \t2_med2[8]_i_4_n_0\
    );
\t2_med2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med0_return(0),
      Q => t2_med2(0)
    );
\t2_med2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med0_return(1),
      Q => t2_med2(1)
    );
\t2_med2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med0_return(2),
      Q => t2_med2(2)
    );
\t2_med2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med0_return(3),
      Q => t2_med2(3)
    );
\t2_med2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med0_return(4),
      Q => t2_med2(4)
    );
\t2_med2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med0_return(5),
      Q => t2_med2(5)
    );
\t2_med2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med0_return(6),
      Q => t2_med2(6)
    );
\t2_med2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med0_return(7),
      Q => t2_med2(7)
    );
\t2_med2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med0_return(8),
      Q => t2_med2(8)
    );
\t2_med3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med3[8]_i_2_n_0\,
      I1 => p52(1),
      I2 => \t2_med3[8]_i_3_n_0\,
      I3 => t1_p9(0),
      I4 => t1_p7(0),
      I5 => \t2_med3[8]_i_4_n_0\,
      O => med1_return(0)
    );
\t2_med3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med3[8]_i_2_n_0\,
      I1 => p52(1),
      I2 => \t2_med3[8]_i_3_n_0\,
      I3 => t1_p9(1),
      I4 => t1_p7(1),
      I5 => \t2_med3[8]_i_4_n_0\,
      O => med1_return(1)
    );
\t2_med3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med3[8]_i_2_n_0\,
      I1 => p52(2),
      I2 => \t2_med3[8]_i_3_n_0\,
      I3 => t1_p9(2),
      I4 => t1_p7(2),
      I5 => \t2_med3[8]_i_4_n_0\,
      O => med1_return(2)
    );
\t2_med3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med3[8]_i_2_n_0\,
      I1 => p52(3),
      I2 => \t2_med3[8]_i_3_n_0\,
      I3 => t1_p9(3),
      I4 => t1_p7(3),
      I5 => \t2_med3[8]_i_4_n_0\,
      O => med1_return(3)
    );
\t2_med3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med3[8]_i_2_n_0\,
      I1 => p52(4),
      I2 => \t2_med3[8]_i_3_n_0\,
      I3 => t1_p9(4),
      I4 => t1_p7(4),
      I5 => \t2_med3[8]_i_4_n_0\,
      O => med1_return(4)
    );
\t2_med3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med3[8]_i_2_n_0\,
      I1 => p52(5),
      I2 => \t2_med3[8]_i_3_n_0\,
      I3 => t1_p9(5),
      I4 => t1_p7(5),
      I5 => \t2_med3[8]_i_4_n_0\,
      O => med1_return(5)
    );
\t2_med3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med3[8]_i_2_n_0\,
      I1 => p52(6),
      I2 => \t2_med3[8]_i_3_n_0\,
      I3 => t1_p9(6),
      I4 => t1_p7(6),
      I5 => \t2_med3[8]_i_4_n_0\,
      O => med1_return(6)
    );
\t2_med3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med3[8]_i_2_n_0\,
      I1 => p52(7),
      I2 => \t2_med3[8]_i_3_n_0\,
      I3 => t1_p9(7),
      I4 => t1_p7(7),
      I5 => \t2_med3[8]_i_4_n_0\,
      O => med1_return(7)
    );
\t2_med3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t2_med3[8]_i_2_n_0\,
      I1 => p52(8),
      I2 => \t2_med3[8]_i_3_n_0\,
      I3 => t1_p9(8),
      I4 => t1_p7(8),
      I5 => \t2_med3[8]_i_4_n_0\,
      O => med1_return(8)
    );
\t2_med3[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in,
      I1 => p_2_in,
      I2 => med1_return2,
      O => \t2_med3[8]_i_2_n_0\
    );
\t2_med3[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \t2_min3_reg[8]_i_4_n_3\,
      I1 => p_1_in,
      I2 => p_2_in,
      I3 => med1_return3,
      I4 => med1_return2,
      O => \t2_med3[8]_i_3_n_0\
    );
\t2_med3[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => \t2_min3_reg[8]_i_4_n_3\,
      I1 => p_1_in,
      I2 => p_2_in,
      I3 => med1_return3,
      I4 => med1_return2,
      O => \t2_med3[8]_i_4_n_0\
    );
\t2_med3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med1_return(0),
      Q => t2_med3(0)
    );
\t2_med3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med1_return(1),
      Q => t2_med3(1)
    );
\t2_med3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med1_return(2),
      Q => t2_med3(2)
    );
\t2_med3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med1_return(3),
      Q => t2_med3(3)
    );
\t2_med3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med1_return(4),
      Q => t2_med3(4)
    );
\t2_med3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med1_return(5),
      Q => t2_med3(5)
    );
\t2_med3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med1_return(6),
      Q => t2_med3(6)
    );
\t2_med3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med1_return(7),
      Q => t2_med3(7)
    );
\t2_med3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => med1_return(8),
      Q => t2_med3(8)
    );
\t2_min1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min1_reg[8]_i_2_n_3\,
      I1 => p12(0),
      I2 => t1_p3(0),
      I3 => t1_p1(0),
      I4 => \t2_min1_reg[8]_i_3_n_3\,
      I5 => \t2_min1_reg[8]_i_4_n_3\,
      O => min_return(0)
    );
\t2_min1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min1_reg[8]_i_2_n_3\,
      I1 => p12(1),
      I2 => t1_p3(1),
      I3 => t1_p1(1),
      I4 => \t2_min1_reg[8]_i_3_n_3\,
      I5 => \t2_min1_reg[8]_i_4_n_3\,
      O => min_return(1)
    );
\t2_min1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min1_reg[8]_i_2_n_3\,
      I1 => p12(2),
      I2 => t1_p3(2),
      I3 => t1_p1(2),
      I4 => \t2_min1_reg[8]_i_3_n_3\,
      I5 => \t2_min1_reg[8]_i_4_n_3\,
      O => min_return(2)
    );
\t2_min1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min1_reg[8]_i_2_n_3\,
      I1 => p12(3),
      I2 => t1_p3(3),
      I3 => t1_p1(3),
      I4 => \t2_min1_reg[8]_i_3_n_3\,
      I5 => \t2_min1_reg[8]_i_4_n_3\,
      O => min_return(3)
    );
\t2_min1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min1_reg[8]_i_2_n_3\,
      I1 => p12(4),
      I2 => t1_p3(4),
      I3 => t1_p1(4),
      I4 => \t2_min1_reg[8]_i_3_n_3\,
      I5 => \t2_min1_reg[8]_i_4_n_3\,
      O => min_return(4)
    );
\t2_min1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min1_reg[8]_i_2_n_3\,
      I1 => p12(5),
      I2 => t1_p3(5),
      I3 => t1_p1(5),
      I4 => \t2_min1_reg[8]_i_3_n_3\,
      I5 => \t2_min1_reg[8]_i_4_n_3\,
      O => min_return(5)
    );
\t2_min1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min1_reg[8]_i_2_n_3\,
      I1 => p12(6),
      I2 => t1_p3(6),
      I3 => t1_p1(6),
      I4 => \t2_min1_reg[8]_i_3_n_3\,
      I5 => \t2_min1_reg[8]_i_4_n_3\,
      O => min_return(6)
    );
\t2_min1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min1_reg[8]_i_2_n_3\,
      I1 => p12(7),
      I2 => t1_p3(7),
      I3 => t1_p1(7),
      I4 => \t2_min1_reg[8]_i_3_n_3\,
      I5 => \t2_min1_reg[8]_i_4_n_3\,
      O => min_return(7)
    );
\t2_min1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min1_reg[8]_i_2_n_3\,
      I1 => p12(8),
      I2 => t1_p3(8),
      I3 => t1_p1(8),
      I4 => \t2_min1_reg[8]_i_3_n_3\,
      I5 => \t2_min1_reg[8]_i_4_n_3\,
      O => min_return(8)
    );
\t2_min1[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t1_p1(8),
      I1 => p12(8),
      O => \t2_min1[8]_i_10_n_0\
    );
\t2_min1[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t1_p3(8),
      I1 => t1_p1(8),
      O => \t2_min1[8]_i_12_n_0\
    );
\t2_min1[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t1_p1(8),
      I1 => t1_p3(8),
      O => \t2_min1[8]_i_13_n_0\
    );
\t2_min1[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p3(6),
      I1 => p12(6),
      I2 => t1_p3(7),
      I3 => p12(7),
      O => \t2_min1[8]_i_14_n_0\
    );
\t2_min1[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p3(4),
      I1 => p12(4),
      I2 => t1_p3(5),
      I3 => p12(5),
      O => \t2_min1[8]_i_15_n_0\
    );
\t2_min1[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p3(2),
      I1 => p12(2),
      I2 => t1_p3(3),
      I3 => p12(3),
      O => \t2_min1[8]_i_16_n_0\
    );
\t2_min1[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p3(0),
      I1 => p12(0),
      I2 => t1_p3(1),
      I3 => p12(1),
      O => \t2_min1[8]_i_17_n_0\
    );
\t2_min1[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p12(6),
      I1 => t1_p3(6),
      I2 => p12(7),
      I3 => t1_p3(7),
      O => \t2_min1[8]_i_18_n_0\
    );
\t2_min1[8]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p12(4),
      I1 => t1_p3(4),
      I2 => p12(5),
      I3 => t1_p3(5),
      O => \t2_min1[8]_i_19_n_0\
    );
\t2_min1[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p12(2),
      I1 => t1_p3(2),
      I2 => p12(3),
      I3 => t1_p3(3),
      O => \t2_min1[8]_i_20_n_0\
    );
\t2_min1[8]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p12(0),
      I1 => t1_p3(0),
      I2 => p12(1),
      I3 => t1_p3(1),
      O => \t2_min1[8]_i_21_n_0\
    );
\t2_min1[8]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p12(6),
      I1 => t1_p1(6),
      I2 => p12(7),
      I3 => t1_p1(7),
      O => \t2_min1[8]_i_22_n_0\
    );
\t2_min1[8]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p12(4),
      I1 => t1_p1(4),
      I2 => p12(5),
      I3 => t1_p1(5),
      O => \t2_min1[8]_i_23_n_0\
    );
\t2_min1[8]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p12(2),
      I1 => t1_p1(2),
      I2 => p12(3),
      I3 => t1_p1(3),
      O => \t2_min1[8]_i_24_n_0\
    );
\t2_min1[8]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p12(0),
      I1 => t1_p1(0),
      I2 => p12(1),
      I3 => t1_p1(1),
      O => \t2_min1[8]_i_25_n_0\
    );
\t2_min1[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p12(6),
      I1 => t1_p1(6),
      I2 => p12(7),
      I3 => t1_p1(7),
      O => \t2_min1[8]_i_26_n_0\
    );
\t2_min1[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p12(4),
      I1 => t1_p1(4),
      I2 => p12(5),
      I3 => t1_p1(5),
      O => \t2_min1[8]_i_27_n_0\
    );
\t2_min1[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p12(2),
      I1 => t1_p1(2),
      I2 => p12(3),
      I3 => t1_p1(3),
      O => \t2_min1[8]_i_28_n_0\
    );
\t2_min1[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p12(0),
      I1 => t1_p1(0),
      I2 => p12(1),
      I3 => t1_p1(1),
      O => \t2_min1[8]_i_29_n_0\
    );
\t2_min1[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p3(6),
      I1 => t1_p1(6),
      I2 => t1_p3(7),
      I3 => t1_p1(7),
      O => \t2_min1[8]_i_30_n_0\
    );
\t2_min1[8]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p3(4),
      I1 => t1_p1(4),
      I2 => t1_p3(5),
      I3 => t1_p1(5),
      O => \t2_min1[8]_i_31_n_0\
    );
\t2_min1[8]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p3(2),
      I1 => t1_p1(2),
      I2 => t1_p3(3),
      I3 => t1_p1(3),
      O => \t2_min1[8]_i_32_n_0\
    );
\t2_min1[8]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p3(0),
      I1 => t1_p1(0),
      I2 => t1_p3(1),
      I3 => t1_p1(1),
      O => \t2_min1[8]_i_33_n_0\
    );
\t2_min1[8]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t1_p3(6),
      I1 => t1_p1(6),
      I2 => t1_p3(7),
      I3 => t1_p1(7),
      O => \t2_min1[8]_i_34_n_0\
    );
\t2_min1[8]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t1_p3(4),
      I1 => t1_p1(4),
      I2 => t1_p3(5),
      I3 => t1_p1(5),
      O => \t2_min1[8]_i_35_n_0\
    );
\t2_min1[8]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t1_p3(2),
      I1 => t1_p1(2),
      I2 => t1_p3(3),
      I3 => t1_p1(3),
      O => \t2_min1[8]_i_36_n_0\
    );
\t2_min1[8]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t1_p3(0),
      I1 => t1_p1(0),
      I2 => t1_p3(1),
      I3 => t1_p1(1),
      O => \t2_min1[8]_i_37_n_0\
    );
\t2_min1[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t1_p3(8),
      I1 => p12(8),
      O => \t2_min1[8]_i_6_n_0\
    );
\t2_min1[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p12(8),
      I1 => t1_p3(8),
      O => \t2_min1[8]_i_7_n_0\
    );
\t2_min1[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p12(8),
      I1 => t1_p1(8),
      O => \t2_min1[8]_i_9_n_0\
    );
\t2_min1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min_return(0),
      Q => t2_min1(0)
    );
\t2_min1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min_return(1),
      Q => t2_min1(1)
    );
\t2_min1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min_return(2),
      Q => t2_min1(2)
    );
\t2_min1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min_return(3),
      Q => t2_min1(3)
    );
\t2_min1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min_return(4),
      Q => t2_min1(4)
    );
\t2_min1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min_return(5),
      Q => t2_min1(5)
    );
\t2_min1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min_return(6),
      Q => t2_min1(6)
    );
\t2_min1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min_return(7),
      Q => t2_min1(7)
    );
\t2_min1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min_return(8),
      Q => t2_min1(8)
    );
\t2_min1_reg[8]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_min1_reg[8]_i_11_n_0\,
      CO(2) => \t2_min1_reg[8]_i_11_n_1\,
      CO(1) => \t2_min1_reg[8]_i_11_n_2\,
      CO(0) => \t2_min1_reg[8]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \t2_min1[8]_i_30_n_0\,
      DI(2) => \t2_min1[8]_i_31_n_0\,
      DI(1) => \t2_min1[8]_i_32_n_0\,
      DI(0) => \t2_min1[8]_i_33_n_0\,
      O(3 downto 0) => \NLW_t2_min1_reg[8]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_min1[8]_i_34_n_0\,
      S(2) => \t2_min1[8]_i_35_n_0\,
      S(1) => \t2_min1[8]_i_36_n_0\,
      S(0) => \t2_min1[8]_i_37_n_0\
    );
\t2_min1_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_min1_reg[8]_i_5_n_0\,
      CO(3 downto 1) => \NLW_t2_min1_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t2_min1_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_min1[8]_i_6_n_0\,
      O(3 downto 0) => \NLW_t2_min1_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_min1[8]_i_7_n_0\
    );
\t2_min1_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_min1_reg[8]_i_8_n_0\,
      CO(3 downto 1) => \NLW_t2_min1_reg[8]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t2_min1_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_min1[8]_i_9_n_0\,
      O(3 downto 0) => \NLW_t2_min1_reg[8]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_min1[8]_i_10_n_0\
    );
\t2_min1_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_min1_reg[8]_i_11_n_0\,
      CO(3 downto 1) => \NLW_t2_min1_reg[8]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t2_min1_reg[8]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_min1[8]_i_12_n_0\,
      O(3 downto 0) => \NLW_t2_min1_reg[8]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_min1[8]_i_13_n_0\
    );
\t2_min1_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_min1_reg[8]_i_5_n_0\,
      CO(2) => \t2_min1_reg[8]_i_5_n_1\,
      CO(1) => \t2_min1_reg[8]_i_5_n_2\,
      CO(0) => \t2_min1_reg[8]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \t2_min1[8]_i_14_n_0\,
      DI(2) => \t2_min1[8]_i_15_n_0\,
      DI(1) => \t2_min1[8]_i_16_n_0\,
      DI(0) => \t2_min1[8]_i_17_n_0\,
      O(3 downto 0) => \NLW_t2_min1_reg[8]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_min1[8]_i_18_n_0\,
      S(2) => \t2_min1[8]_i_19_n_0\,
      S(1) => \t2_min1[8]_i_20_n_0\,
      S(0) => \t2_min1[8]_i_21_n_0\
    );
\t2_min1_reg[8]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_min1_reg[8]_i_8_n_0\,
      CO(2) => \t2_min1_reg[8]_i_8_n_1\,
      CO(1) => \t2_min1_reg[8]_i_8_n_2\,
      CO(0) => \t2_min1_reg[8]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \t2_min1[8]_i_22_n_0\,
      DI(2) => \t2_min1[8]_i_23_n_0\,
      DI(1) => \t2_min1[8]_i_24_n_0\,
      DI(0) => \t2_min1[8]_i_25_n_0\,
      O(3 downto 0) => \NLW_t2_min1_reg[8]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_min1[8]_i_26_n_0\,
      S(2) => \t2_min1[8]_i_27_n_0\,
      S(1) => \t2_min1[8]_i_28_n_0\,
      S(0) => \t2_min1[8]_i_29_n_0\
    );
\t2_min2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min2_reg[8]_i_2_n_3\,
      I1 => p32(0),
      I2 => p34(0),
      I3 => \t3_center_reg_n_0_[0]\,
      I4 => \t2_min2_reg[8]_i_3_n_3\,
      I5 => \t2_min2_reg[8]_i_4_n_3\,
      O => min0_return(0)
    );
\t2_min2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min2_reg[8]_i_2_n_3\,
      I1 => p32(1),
      I2 => p34(1),
      I3 => \t3_center_reg_n_0_[1]\,
      I4 => \t2_min2_reg[8]_i_3_n_3\,
      I5 => \t2_min2_reg[8]_i_4_n_3\,
      O => min0_return(1)
    );
\t2_min2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min2_reg[8]_i_2_n_3\,
      I1 => p32(2),
      I2 => p34(2),
      I3 => \t3_center_reg_n_0_[2]\,
      I4 => \t2_min2_reg[8]_i_3_n_3\,
      I5 => \t2_min2_reg[8]_i_4_n_3\,
      O => min0_return(2)
    );
\t2_min2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min2_reg[8]_i_2_n_3\,
      I1 => p32(3),
      I2 => p34(3),
      I3 => \t3_center_reg_n_0_[3]\,
      I4 => \t2_min2_reg[8]_i_3_n_3\,
      I5 => \t2_min2_reg[8]_i_4_n_3\,
      O => min0_return(3)
    );
\t2_min2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min2_reg[8]_i_2_n_3\,
      I1 => p32(4),
      I2 => p34(4),
      I3 => \t3_center_reg_n_0_[4]\,
      I4 => \t2_min2_reg[8]_i_3_n_3\,
      I5 => \t2_min2_reg[8]_i_4_n_3\,
      O => min0_return(4)
    );
\t2_min2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min2_reg[8]_i_2_n_3\,
      I1 => p32(5),
      I2 => p34(5),
      I3 => \t3_center_reg_n_0_[5]\,
      I4 => \t2_min2_reg[8]_i_3_n_3\,
      I5 => \t2_min2_reg[8]_i_4_n_3\,
      O => min0_return(5)
    );
\t2_min2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min2_reg[8]_i_2_n_3\,
      I1 => p32(6),
      I2 => p34(6),
      I3 => \t3_center_reg_n_0_[6]\,
      I4 => \t2_min2_reg[8]_i_3_n_3\,
      I5 => \t2_min2_reg[8]_i_4_n_3\,
      O => min0_return(6)
    );
\t2_min2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min2_reg[8]_i_2_n_3\,
      I1 => p32(7),
      I2 => p34(7),
      I3 => \t3_center_reg_n_0_[7]\,
      I4 => \t2_min2_reg[8]_i_3_n_3\,
      I5 => \t2_min2_reg[8]_i_4_n_3\,
      O => min0_return(7)
    );
\t2_min2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => \t2_min2_reg[8]_i_2_n_3\,
      I1 => p32(8),
      I2 => p34(8),
      I3 => \t3_center_reg_n_0_[8]\,
      I4 => \t2_min2_reg[8]_i_3_n_3\,
      I5 => \t2_min2_reg[8]_i_4_n_3\,
      O => min0_return(8)
    );
\t2_min2[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_center_reg_n_0_[8]\,
      I1 => p32(8),
      O => \t2_min2[8]_i_10_n_0\
    );
\t2_min2[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p34(8),
      I1 => \t3_center_reg_n_0_[8]\,
      O => \t2_min2[8]_i_12_n_0\
    );
\t2_min2[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_center_reg_n_0_[8]\,
      I1 => p34(8),
      O => \t2_min2[8]_i_13_n_0\
    );
\t2_min2[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p34(6),
      I1 => p32(6),
      I2 => p34(7),
      I3 => p32(7),
      O => \t2_min2[8]_i_14_n_0\
    );
\t2_min2[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p34(4),
      I1 => p32(4),
      I2 => p34(5),
      I3 => p32(5),
      O => \t2_min2[8]_i_15_n_0\
    );
\t2_min2[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p34(2),
      I1 => p32(2),
      I2 => p34(3),
      I3 => p32(3),
      O => \t2_min2[8]_i_16_n_0\
    );
\t2_min2[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p34(0),
      I1 => p32(0),
      I2 => p34(1),
      I3 => p32(1),
      O => \t2_min2[8]_i_17_n_0\
    );
\t2_min2[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p32(6),
      I1 => p34(6),
      I2 => p32(7),
      I3 => p34(7),
      O => \t2_min2[8]_i_18_n_0\
    );
\t2_min2[8]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p32(4),
      I1 => p34(4),
      I2 => p32(5),
      I3 => p34(5),
      O => \t2_min2[8]_i_19_n_0\
    );
\t2_min2[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p32(2),
      I1 => p34(2),
      I2 => p32(3),
      I3 => p34(3),
      O => \t2_min2[8]_i_20_n_0\
    );
\t2_min2[8]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p32(0),
      I1 => p34(0),
      I2 => p32(1),
      I3 => p34(1),
      O => \t2_min2[8]_i_21_n_0\
    );
\t2_min2[8]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p32(6),
      I1 => \t3_center_reg_n_0_[6]\,
      I2 => p32(7),
      I3 => \t3_center_reg_n_0_[7]\,
      O => \t2_min2[8]_i_22_n_0\
    );
\t2_min2[8]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p32(4),
      I1 => \t3_center_reg_n_0_[4]\,
      I2 => p32(5),
      I3 => \t3_center_reg_n_0_[5]\,
      O => \t2_min2[8]_i_23_n_0\
    );
\t2_min2[8]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p32(2),
      I1 => \t3_center_reg_n_0_[2]\,
      I2 => p32(3),
      I3 => \t3_center_reg_n_0_[3]\,
      O => \t2_min2[8]_i_24_n_0\
    );
\t2_min2[8]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p32(0),
      I1 => \t3_center_reg_n_0_[0]\,
      I2 => p32(1),
      I3 => \t3_center_reg_n_0_[1]\,
      O => \t2_min2[8]_i_25_n_0\
    );
\t2_min2[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p32(6),
      I1 => \t3_center_reg_n_0_[6]\,
      I2 => p32(7),
      I3 => \t3_center_reg_n_0_[7]\,
      O => \t2_min2[8]_i_26_n_0\
    );
\t2_min2[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p32(4),
      I1 => \t3_center_reg_n_0_[4]\,
      I2 => p32(5),
      I3 => \t3_center_reg_n_0_[5]\,
      O => \t2_min2[8]_i_27_n_0\
    );
\t2_min2[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p32(2),
      I1 => \t3_center_reg_n_0_[2]\,
      I2 => p32(3),
      I3 => \t3_center_reg_n_0_[3]\,
      O => \t2_min2[8]_i_28_n_0\
    );
\t2_min2[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p32(0),
      I1 => \t3_center_reg_n_0_[0]\,
      I2 => p32(1),
      I3 => \t3_center_reg_n_0_[1]\,
      O => \t2_min2[8]_i_29_n_0\
    );
\t2_min2[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p34(6),
      I1 => \t3_center_reg_n_0_[6]\,
      I2 => p34(7),
      I3 => \t3_center_reg_n_0_[7]\,
      O => \t2_min2[8]_i_30_n_0\
    );
\t2_min2[8]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p34(4),
      I1 => \t3_center_reg_n_0_[4]\,
      I2 => p34(5),
      I3 => \t3_center_reg_n_0_[5]\,
      O => \t2_min2[8]_i_31_n_0\
    );
\t2_min2[8]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p34(2),
      I1 => \t3_center_reg_n_0_[2]\,
      I2 => p34(3),
      I3 => \t3_center_reg_n_0_[3]\,
      O => \t2_min2[8]_i_32_n_0\
    );
\t2_min2[8]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p34(0),
      I1 => \t3_center_reg_n_0_[0]\,
      I2 => p34(1),
      I3 => \t3_center_reg_n_0_[1]\,
      O => \t2_min2[8]_i_33_n_0\
    );
\t2_min2[8]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p34(6),
      I1 => \t3_center_reg_n_0_[6]\,
      I2 => p34(7),
      I3 => \t3_center_reg_n_0_[7]\,
      O => \t2_min2[8]_i_34_n_0\
    );
\t2_min2[8]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p34(4),
      I1 => \t3_center_reg_n_0_[4]\,
      I2 => p34(5),
      I3 => \t3_center_reg_n_0_[5]\,
      O => \t2_min2[8]_i_35_n_0\
    );
\t2_min2[8]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p34(2),
      I1 => \t3_center_reg_n_0_[2]\,
      I2 => p34(3),
      I3 => \t3_center_reg_n_0_[3]\,
      O => \t2_min2[8]_i_36_n_0\
    );
\t2_min2[8]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p34(0),
      I1 => \t3_center_reg_n_0_[0]\,
      I2 => p34(1),
      I3 => \t3_center_reg_n_0_[1]\,
      O => \t2_min2[8]_i_37_n_0\
    );
\t2_min2[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p34(8),
      I1 => p32(8),
      O => \t2_min2[8]_i_6_n_0\
    );
\t2_min2[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p32(8),
      I1 => p34(8),
      O => \t2_min2[8]_i_7_n_0\
    );
\t2_min2[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p32(8),
      I1 => \t3_center_reg_n_0_[8]\,
      O => \t2_min2[8]_i_9_n_0\
    );
\t2_min2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min0_return(0),
      Q => t2_min2(0)
    );
\t2_min2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min0_return(1),
      Q => t2_min2(1)
    );
\t2_min2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min0_return(2),
      Q => t2_min2(2)
    );
\t2_min2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min0_return(3),
      Q => t2_min2(3)
    );
\t2_min2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min0_return(4),
      Q => t2_min2(4)
    );
\t2_min2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min0_return(5),
      Q => t2_min2(5)
    );
\t2_min2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min0_return(6),
      Q => t2_min2(6)
    );
\t2_min2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min0_return(7),
      Q => t2_min2(7)
    );
\t2_min2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min0_return(8),
      Q => t2_min2(8)
    );
\t2_min2_reg[8]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_min2_reg[8]_i_11_n_0\,
      CO(2) => \t2_min2_reg[8]_i_11_n_1\,
      CO(1) => \t2_min2_reg[8]_i_11_n_2\,
      CO(0) => \t2_min2_reg[8]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \t2_min2[8]_i_30_n_0\,
      DI(2) => \t2_min2[8]_i_31_n_0\,
      DI(1) => \t2_min2[8]_i_32_n_0\,
      DI(0) => \t2_min2[8]_i_33_n_0\,
      O(3 downto 0) => \NLW_t2_min2_reg[8]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_min2[8]_i_34_n_0\,
      S(2) => \t2_min2[8]_i_35_n_0\,
      S(1) => \t2_min2[8]_i_36_n_0\,
      S(0) => \t2_min2[8]_i_37_n_0\
    );
\t2_min2_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_min2_reg[8]_i_5_n_0\,
      CO(3 downto 1) => \NLW_t2_min2_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t2_min2_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_min2[8]_i_6_n_0\,
      O(3 downto 0) => \NLW_t2_min2_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_min2[8]_i_7_n_0\
    );
\t2_min2_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_min2_reg[8]_i_8_n_0\,
      CO(3 downto 1) => \NLW_t2_min2_reg[8]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t2_min2_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_min2[8]_i_9_n_0\,
      O(3 downto 0) => \NLW_t2_min2_reg[8]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_min2[8]_i_10_n_0\
    );
\t2_min2_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_min2_reg[8]_i_11_n_0\,
      CO(3 downto 1) => \NLW_t2_min2_reg[8]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t2_min2_reg[8]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_min2[8]_i_12_n_0\,
      O(3 downto 0) => \NLW_t2_min2_reg[8]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_min2[8]_i_13_n_0\
    );
\t2_min2_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_min2_reg[8]_i_5_n_0\,
      CO(2) => \t2_min2_reg[8]_i_5_n_1\,
      CO(1) => \t2_min2_reg[8]_i_5_n_2\,
      CO(0) => \t2_min2_reg[8]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \t2_min2[8]_i_14_n_0\,
      DI(2) => \t2_min2[8]_i_15_n_0\,
      DI(1) => \t2_min2[8]_i_16_n_0\,
      DI(0) => \t2_min2[8]_i_17_n_0\,
      O(3 downto 0) => \NLW_t2_min2_reg[8]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_min2[8]_i_18_n_0\,
      S(2) => \t2_min2[8]_i_19_n_0\,
      S(1) => \t2_min2[8]_i_20_n_0\,
      S(0) => \t2_min2[8]_i_21_n_0\
    );
\t2_min2_reg[8]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_min2_reg[8]_i_8_n_0\,
      CO(2) => \t2_min2_reg[8]_i_8_n_1\,
      CO(1) => \t2_min2_reg[8]_i_8_n_2\,
      CO(0) => \t2_min2_reg[8]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \t2_min2[8]_i_22_n_0\,
      DI(2) => \t2_min2[8]_i_23_n_0\,
      DI(1) => \t2_min2[8]_i_24_n_0\,
      DI(0) => \t2_min2[8]_i_25_n_0\,
      O(3 downto 0) => \NLW_t2_min2_reg[8]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_min2[8]_i_26_n_0\,
      S(2) => \t2_min2[8]_i_27_n_0\,
      S(1) => \t2_min2[8]_i_28_n_0\,
      S(0) => \t2_min2[8]_i_29_n_0\
    );
\t2_min3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => p_1_in,
      I1 => p52(1),
      I2 => t1_p9(0),
      I3 => t1_p7(0),
      I4 => p_2_in,
      I5 => \t2_min3_reg[8]_i_4_n_3\,
      O => min1_return(0)
    );
\t2_min3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => p_1_in,
      I1 => p52(1),
      I2 => t1_p9(1),
      I3 => t1_p7(1),
      I4 => p_2_in,
      I5 => \t2_min3_reg[8]_i_4_n_3\,
      O => min1_return(1)
    );
\t2_min3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => p_1_in,
      I1 => p52(2),
      I2 => t1_p9(2),
      I3 => t1_p7(2),
      I4 => p_2_in,
      I5 => \t2_min3_reg[8]_i_4_n_3\,
      O => min1_return(2)
    );
\t2_min3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => p_1_in,
      I1 => p52(3),
      I2 => t1_p9(3),
      I3 => t1_p7(3),
      I4 => p_2_in,
      I5 => \t2_min3_reg[8]_i_4_n_3\,
      O => min1_return(3)
    );
\t2_min3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => p_1_in,
      I1 => p52(4),
      I2 => t1_p9(4),
      I3 => t1_p7(4),
      I4 => p_2_in,
      I5 => \t2_min3_reg[8]_i_4_n_3\,
      O => min1_return(4)
    );
\t2_min3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => p_1_in,
      I1 => p52(5),
      I2 => t1_p9(5),
      I3 => t1_p7(5),
      I4 => p_2_in,
      I5 => \t2_min3_reg[8]_i_4_n_3\,
      O => min1_return(5)
    );
\t2_min3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => p_1_in,
      I1 => p52(6),
      I2 => t1_p9(6),
      I3 => t1_p7(6),
      I4 => p_2_in,
      I5 => \t2_min3_reg[8]_i_4_n_3\,
      O => min1_return(6)
    );
\t2_min3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => p_1_in,
      I1 => p52(7),
      I2 => t1_p9(7),
      I3 => t1_p7(7),
      I4 => p_2_in,
      I5 => \t2_min3_reg[8]_i_4_n_3\,
      O => min1_return(7)
    );
\t2_min3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D8D8F0F0D8D8"
    )
        port map (
      I0 => p_1_in,
      I1 => p52(8),
      I2 => t1_p9(8),
      I3 => t1_p7(8),
      I4 => p_2_in,
      I5 => \t2_min3_reg[8]_i_4_n_3\,
      O => min1_return(8)
    );
\t2_min3[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t1_p7(8),
      I1 => p52(8),
      O => \t2_min3[8]_i_10_n_0\
    );
\t2_min3[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t1_p9(8),
      I1 => t1_p7(8),
      O => \t2_min3[8]_i_12_n_0\
    );
\t2_min3[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t1_p7(8),
      I1 => t1_p9(8),
      O => \t2_min3[8]_i_13_n_0\
    );
\t2_min3[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p9(6),
      I1 => p52(6),
      I2 => t1_p9(7),
      I3 => p52(7),
      O => \t2_min3[8]_i_14_n_0\
    );
\t2_min3[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p9(4),
      I1 => p52(4),
      I2 => t1_p9(5),
      I3 => p52(5),
      O => \t2_min3[8]_i_15_n_0\
    );
\t2_min3[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p9(2),
      I1 => p52(2),
      I2 => t1_p9(3),
      I3 => p52(3),
      O => \t2_min3[8]_i_16_n_0\
    );
\t2_min3[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => t1_p9(0),
      I1 => p52(1),
      I2 => t1_p9(1),
      O => \t2_min3[8]_i_17_n_0\
    );
\t2_min3[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p52(6),
      I1 => t1_p9(6),
      I2 => p52(7),
      I3 => t1_p9(7),
      O => \t2_min3[8]_i_18_n_0\
    );
\t2_min3[8]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p52(4),
      I1 => t1_p9(4),
      I2 => p52(5),
      I3 => t1_p9(5),
      O => \t2_min3[8]_i_19_n_0\
    );
\t2_min3[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p52(2),
      I1 => t1_p9(2),
      I2 => p52(3),
      I3 => t1_p9(3),
      O => \t2_min3[8]_i_20_n_0\
    );
\t2_min3[8]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => t1_p9(0),
      I1 => t1_p9(1),
      I2 => p52(1),
      O => \t2_min3[8]_i_21_n_0\
    );
\t2_min3[8]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p52(6),
      I1 => t1_p7(6),
      I2 => p52(7),
      I3 => t1_p7(7),
      O => \t2_min3[8]_i_22_n_0\
    );
\t2_min3[8]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p52(4),
      I1 => t1_p7(4),
      I2 => p52(5),
      I3 => t1_p7(5),
      O => \t2_min3[8]_i_23_n_0\
    );
\t2_min3[8]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => p52(2),
      I1 => t1_p7(2),
      I2 => p52(3),
      I3 => t1_p7(3),
      O => \t2_min3[8]_i_24_n_0\
    );
\t2_min3[8]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => t1_p7(0),
      I1 => t1_p7(1),
      I2 => p52(1),
      O => \t2_min3[8]_i_25_n_0\
    );
\t2_min3[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p52(6),
      I1 => t1_p7(6),
      I2 => p52(7),
      I3 => t1_p7(7),
      O => \t2_min3[8]_i_26_n_0\
    );
\t2_min3[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p52(4),
      I1 => t1_p7(4),
      I2 => p52(5),
      I3 => t1_p7(5),
      O => \t2_min3[8]_i_27_n_0\
    );
\t2_min3[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p52(2),
      I1 => t1_p7(2),
      I2 => p52(3),
      I3 => t1_p7(3),
      O => \t2_min3[8]_i_28_n_0\
    );
\t2_min3[8]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => t1_p7(0),
      I1 => t1_p7(1),
      I2 => p52(1),
      O => \t2_min3[8]_i_29_n_0\
    );
\t2_min3[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p9(6),
      I1 => t1_p7(6),
      I2 => t1_p9(7),
      I3 => t1_p7(7),
      O => \t2_min3[8]_i_30_n_0\
    );
\t2_min3[8]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p9(4),
      I1 => t1_p7(4),
      I2 => t1_p9(5),
      I3 => t1_p7(5),
      O => \t2_min3[8]_i_31_n_0\
    );
\t2_min3[8]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p9(2),
      I1 => t1_p7(2),
      I2 => t1_p9(3),
      I3 => t1_p7(3),
      O => \t2_min3[8]_i_32_n_0\
    );
\t2_min3[8]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t1_p9(0),
      I1 => t1_p7(0),
      I2 => t1_p9(1),
      I3 => t1_p7(1),
      O => \t2_min3[8]_i_33_n_0\
    );
\t2_min3[8]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t1_p9(6),
      I1 => t1_p7(6),
      I2 => t1_p9(7),
      I3 => t1_p7(7),
      O => \t2_min3[8]_i_34_n_0\
    );
\t2_min3[8]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t1_p9(4),
      I1 => t1_p7(4),
      I2 => t1_p9(5),
      I3 => t1_p7(5),
      O => \t2_min3[8]_i_35_n_0\
    );
\t2_min3[8]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t1_p9(2),
      I1 => t1_p7(2),
      I2 => t1_p9(3),
      I3 => t1_p7(3),
      O => \t2_min3[8]_i_36_n_0\
    );
\t2_min3[8]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t1_p9(0),
      I1 => t1_p7(0),
      I2 => t1_p9(1),
      I3 => t1_p7(1),
      O => \t2_min3[8]_i_37_n_0\
    );
\t2_min3[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t1_p9(8),
      I1 => p52(8),
      O => \t2_min3[8]_i_6_n_0\
    );
\t2_min3[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p52(8),
      I1 => t1_p9(8),
      O => \t2_min3[8]_i_7_n_0\
    );
\t2_min3[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p52(8),
      I1 => t1_p7(8),
      O => \t2_min3[8]_i_9_n_0\
    );
\t2_min3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min1_return(0),
      Q => t2_min3(0)
    );
\t2_min3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min1_return(1),
      Q => t2_min3(1)
    );
\t2_min3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min1_return(2),
      Q => t2_min3(2)
    );
\t2_min3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min1_return(3),
      Q => t2_min3(3)
    );
\t2_min3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min1_return(4),
      Q => t2_min3(4)
    );
\t2_min3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min1_return(5),
      Q => t2_min3(5)
    );
\t2_min3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min1_return(6),
      Q => t2_min3(6)
    );
\t2_min3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min1_return(7),
      Q => t2_min3(7)
    );
\t2_min3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => min1_return(8),
      Q => t2_min3(8)
    );
\t2_min3_reg[8]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_min3_reg[8]_i_11_n_0\,
      CO(2) => \t2_min3_reg[8]_i_11_n_1\,
      CO(1) => \t2_min3_reg[8]_i_11_n_2\,
      CO(0) => \t2_min3_reg[8]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \t2_min3[8]_i_30_n_0\,
      DI(2) => \t2_min3[8]_i_31_n_0\,
      DI(1) => \t2_min3[8]_i_32_n_0\,
      DI(0) => \t2_min3[8]_i_33_n_0\,
      O(3 downto 0) => \NLW_t2_min3_reg[8]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_min3[8]_i_34_n_0\,
      S(2) => \t2_min3[8]_i_35_n_0\,
      S(1) => \t2_min3[8]_i_36_n_0\,
      S(0) => \t2_min3[8]_i_37_n_0\
    );
\t2_min3_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_min3_reg[8]_i_5_n_0\,
      CO(3 downto 1) => \NLW_t2_min3_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_1_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_min3[8]_i_6_n_0\,
      O(3 downto 0) => \NLW_t2_min3_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_min3[8]_i_7_n_0\
    );
\t2_min3_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_min3_reg[8]_i_8_n_0\,
      CO(3 downto 1) => \NLW_t2_min3_reg[8]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_2_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_min3[8]_i_9_n_0\,
      O(3 downto 0) => \NLW_t2_min3_reg[8]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_min3[8]_i_10_n_0\
    );
\t2_min3_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \t2_min3_reg[8]_i_11_n_0\,
      CO(3 downto 1) => \NLW_t2_min3_reg[8]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t2_min3_reg[8]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_min3[8]_i_12_n_0\,
      O(3 downto 0) => \NLW_t2_min3_reg[8]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t2_min3[8]_i_13_n_0\
    );
\t2_min3_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_min3_reg[8]_i_5_n_0\,
      CO(2) => \t2_min3_reg[8]_i_5_n_1\,
      CO(1) => \t2_min3_reg[8]_i_5_n_2\,
      CO(0) => \t2_min3_reg[8]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \t2_min3[8]_i_14_n_0\,
      DI(2) => \t2_min3[8]_i_15_n_0\,
      DI(1) => \t2_min3[8]_i_16_n_0\,
      DI(0) => \t2_min3[8]_i_17_n_0\,
      O(3 downto 0) => \NLW_t2_min3_reg[8]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_min3[8]_i_18_n_0\,
      S(2) => \t2_min3[8]_i_19_n_0\,
      S(1) => \t2_min3[8]_i_20_n_0\,
      S(0) => \t2_min3[8]_i_21_n_0\
    );
\t2_min3_reg[8]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t2_min3_reg[8]_i_8_n_0\,
      CO(2) => \t2_min3_reg[8]_i_8_n_1\,
      CO(1) => \t2_min3_reg[8]_i_8_n_2\,
      CO(0) => \t2_min3_reg[8]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \t2_min3[8]_i_22_n_0\,
      DI(2) => \t2_min3[8]_i_23_n_0\,
      DI(1) => \t2_min3[8]_i_24_n_0\,
      DI(0) => \t2_min3[8]_i_25_n_0\,
      O(3 downto 0) => \NLW_t2_min3_reg[8]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \t2_min3[8]_i_26_n_0\,
      S(2) => \t2_min3[8]_i_27_n_0\,
      S(1) => \t2_min3[8]_i_28_n_0\,
      S(0) => \t2_min3[8]_i_29_n_0\
    );
\t2_p1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => t1_p1(0),
      Q => t2_p1(0)
    );
\t2_p1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => t1_p1(1),
      Q => t2_p1(1)
    );
\t2_p1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => t1_p1(2),
      Q => t2_p1(2)
    );
\t2_p1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => t1_p1(3),
      Q => t2_p1(3)
    );
\t2_p1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => t1_p1(4),
      Q => t2_p1(4)
    );
\t2_p1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => t1_p1(5),
      Q => t2_p1(5)
    );
\t2_p1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => t1_p1(6),
      Q => t2_p1(6)
    );
\t2_p1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => t1_p1(7),
      Q => t2_p1(7)
    );
\t2_p1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => t1_p1(8),
      Q => t2_p1(8)
    );
\t2_p2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p12(0),
      Q => t2_p2(0)
    );
\t2_p2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p12(1),
      Q => t2_p2(1)
    );
\t2_p2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p12(2),
      Q => t2_p2(2)
    );
\t2_p2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p12(3),
      Q => t2_p2(3)
    );
\t2_p2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p12(4),
      Q => t2_p2(4)
    );
\t2_p2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p12(5),
      Q => t2_p2(5)
    );
\t2_p2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p12(6),
      Q => t2_p2(6)
    );
\t2_p2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p12(7),
      Q => t2_p2(7)
    );
\t2_p2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p12(8),
      Q => t2_p2(8)
    );
\t2_p3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => t1_p3(0),
      Q => t2_p3(0)
    );
\t2_p3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t1_p3(1),
      Q => t2_p3(1)
    );
\t2_p3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => t1_p3(2),
      Q => t2_p3(2)
    );
\t2_p3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t1_p3(3),
      Q => t2_p3(3)
    );
\t2_p3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => t1_p3(4),
      Q => t2_p3(4)
    );
\t2_p3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t1_p3(5),
      Q => t2_p3(5)
    );
\t2_p3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => t1_p3(6),
      Q => t2_p3(6)
    );
\t2_p3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t1_p3(7),
      Q => t2_p3(7)
    );
\t2_p3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => t1_p3(8),
      Q => t2_p3(8)
    );
\t2_p5_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p32(0),
      Q => \t2_p5_reg_n_0_[0]\
    );
\t2_p5_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p32(1),
      Q => \t2_p5_reg_n_0_[1]\
    );
\t2_p5_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p32(2),
      Q => \t2_p5_reg_n_0_[2]\
    );
\t2_p5_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p32(3),
      Q => \t2_p5_reg_n_0_[3]\
    );
\t2_p5_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p32(4),
      Q => \t2_p5_reg_n_0_[4]\
    );
\t2_p5_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p32(5),
      Q => \t2_p5_reg_n_0_[5]\
    );
\t2_p5_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p32(6),
      Q => \t2_p5_reg_n_0_[6]\
    );
\t2_p5_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p32(7),
      Q => \t2_p5_reg_n_0_[7]\
    );
\t2_p5_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p32(8),
      Q => \t2_p5_reg_n_0_[8]\
    );
\t2_p6_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p34(0),
      Q => t2_p6(0)
    );
\t2_p6_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p34(1),
      Q => t2_p6(1)
    );
\t2_p6_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p34(2),
      Q => t2_p6(2)
    );
\t2_p6_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p34(3),
      Q => t2_p6(3)
    );
\t2_p6_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p34(4),
      Q => t2_p6(4)
    );
\t2_p6_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p34(5),
      Q => t2_p6(5)
    );
\t2_p6_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p34(6),
      Q => t2_p6(6)
    );
\t2_p6_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => p34(7),
      Q => t2_p6(7)
    );
\t2_p6_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => p34(8),
      Q => t2_p6(8)
    );
\t2_p7_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t1_p7(0),
      Q => t2_p7(0)
    );
\t2_p7_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t1_p7(1),
      Q => t2_p7(1)
    );
\t2_p7_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t1_p7(2),
      Q => t2_p7(2)
    );
\t2_p7_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t1_p7(3),
      Q => t2_p7(3)
    );
\t2_p7_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t1_p7(4),
      Q => t2_p7(4)
    );
\t2_p7_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t1_p7(5),
      Q => t2_p7(5)
    );
\t2_p7_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t1_p7(6),
      Q => t2_p7(6)
    );
\t2_p7_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t1_p7(7),
      Q => t2_p7(7)
    );
\t2_p7_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t1_p7(8),
      Q => t2_p7(8)
    );
\t2_p8_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p52(1),
      Q => t2_p8(1)
    );
\t2_p8_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p52(2),
      Q => t2_p8(2)
    );
\t2_p8_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p52(3),
      Q => t2_p8(3)
    );
\t2_p8_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p52(4),
      Q => t2_p8(4)
    );
\t2_p8_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p52(5),
      Q => t2_p8(5)
    );
\t2_p8_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p52(6),
      Q => t2_p8(6)
    );
\t2_p8_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p52(7),
      Q => t2_p8(7)
    );
\t2_p8_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => p52(8),
      Q => t2_p8(8)
    );
\t2_p9_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => t1_p9(0),
      Q => t2_p9(0)
    );
\t2_p9_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => t1_p9(1),
      Q => t2_p9(1)
    );
\t2_p9_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => t1_p9(2),
      Q => t2_p9(2)
    );
\t2_p9_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => t1_p9(3),
      Q => t2_p9(3)
    );
\t2_p9_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => t1_p9(4),
      Q => t2_p9(4)
    );
\t2_p9_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => t1_p9(5),
      Q => t2_p9(5)
    );
\t2_p9_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p25[8]_i_1_n_0\,
      D => t1_p9(6),
      Q => t2_p9(6)
    );
\t2_p9_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t1_p9(7),
      Q => t2_p9(7)
    );
\t2_p9_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => t1_p9(8),
      Q => t2_p9(8)
    );
\t3_center_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t2_p5_reg_n_0_[0]\,
      Q => \t3_center_reg_n_0_[0]\
    );
\t3_center_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t2_p5_reg_n_0_[1]\,
      Q => \t3_center_reg_n_0_[1]\
    );
\t3_center_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t2_p5_reg_n_0_[2]\,
      Q => \t3_center_reg_n_0_[2]\
    );
\t3_center_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t2_p5_reg_n_0_[3]\,
      Q => \t3_center_reg_n_0_[3]\
    );
\t3_center_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t2_p5_reg_n_0_[4]\,
      Q => \t3_center_reg_n_0_[4]\
    );
\t3_center_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t2_p5_reg_n_0_[5]\,
      Q => \t3_center_reg_n_0_[5]\
    );
\t3_center_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t2_p5_reg_n_0_[6]\,
      Q => \t3_center_reg_n_0_[6]\
    );
\t3_center_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t2_p5_reg_n_0_[7]\,
      Q => \t3_center_reg_n_0_[7]\
    );
\t3_center_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => \t2_p5_reg_n_0_[8]\,
      Q => \t3_center_reg_n_0_[8]\
    );
\t3_diff1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[3]\,
      I1 => t2_p1(3),
      O => \t3_diff1[3]_i_2_n_0\
    );
\t3_diff1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[2]\,
      I1 => t2_p1(2),
      O => \t3_diff1[3]_i_3_n_0\
    );
\t3_diff1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[1]\,
      I1 => t2_p1(1),
      O => \t3_diff1[3]_i_4_n_0\
    );
\t3_diff1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[0]\,
      I1 => t2_p1(0),
      O => \t3_diff1[3]_i_5_n_0\
    );
\t3_diff1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[7]\,
      I1 => t2_p1(7),
      O => \t3_diff1[7]_i_2_n_0\
    );
\t3_diff1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[6]\,
      I1 => t2_p1(6),
      O => \t3_diff1[7]_i_3_n_0\
    );
\t3_diff1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[5]\,
      I1 => t2_p1(5),
      O => \t3_diff1[7]_i_4_n_0\
    );
\t3_diff1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[4]\,
      I1 => t2_p1(4),
      O => \t3_diff1[7]_i_5_n_0\
    );
\t3_diff1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_dpc_en,
      O => \t3_diff1[9]_i_2_n_0\
    );
\t3_diff1[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[8]\,
      I1 => t2_p1(8),
      O => \t3_diff1[9]_i_3_n_0\
    );
\t3_diff1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff10(0),
      Q => \t3_diff1_reg_n_0_[0]\
    );
\t3_diff1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff10(1),
      Q => \t3_diff1_reg_n_0_[1]\
    );
\t3_diff1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff10(2),
      Q => \t3_diff1_reg_n_0_[2]\
    );
\t3_diff1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff10(3),
      Q => \t3_diff1_reg_n_0_[3]\
    );
\t3_diff1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_diff1_reg[3]_i_1_n_0\,
      CO(2) => \t3_diff1_reg[3]_i_1_n_1\,
      CO(1) => \t3_diff1_reg[3]_i_1_n_2\,
      CO(0) => \t3_diff1_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \t2_p5_reg_n_0_[3]\,
      DI(2) => \t2_p5_reg_n_0_[2]\,
      DI(1) => \t2_p5_reg_n_0_[1]\,
      DI(0) => \t2_p5_reg_n_0_[0]\,
      O(3 downto 0) => t3_diff10(3 downto 0),
      S(3) => \t3_diff1[3]_i_2_n_0\,
      S(2) => \t3_diff1[3]_i_3_n_0\,
      S(1) => \t3_diff1[3]_i_4_n_0\,
      S(0) => \t3_diff1[3]_i_5_n_0\
    );
\t3_diff1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff10(4),
      Q => \t3_diff1_reg_n_0_[4]\
    );
\t3_diff1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff10(5),
      Q => \t3_diff1_reg_n_0_[5]\
    );
\t3_diff1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff10(6),
      Q => \t3_diff1_reg_n_0_[6]\
    );
\t3_diff1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff10(7),
      Q => \t3_diff1_reg_n_0_[7]\
    );
\t3_diff1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_diff1_reg[3]_i_1_n_0\,
      CO(3) => \t3_diff1_reg[7]_i_1_n_0\,
      CO(2) => \t3_diff1_reg[7]_i_1_n_1\,
      CO(1) => \t3_diff1_reg[7]_i_1_n_2\,
      CO(0) => \t3_diff1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \t2_p5_reg_n_0_[7]\,
      DI(2) => \t2_p5_reg_n_0_[6]\,
      DI(1) => \t2_p5_reg_n_0_[5]\,
      DI(0) => \t2_p5_reg_n_0_[4]\,
      O(3 downto 0) => t3_diff10(7 downto 4),
      S(3) => \t3_diff1[7]_i_2_n_0\,
      S(2) => \t3_diff1[7]_i_3_n_0\,
      S(1) => \t3_diff1[7]_i_4_n_0\,
      S(0) => \t3_diff1[7]_i_5_n_0\
    );
\t3_diff1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff10(8),
      Q => \t3_diff1_reg_n_0_[8]\
    );
\t3_diff1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff10(9),
      Q => p_0_in(7)
    );
\t3_diff1_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_diff1_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_t3_diff1_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t3_diff1_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_p5_reg_n_0_[8]\,
      O(3 downto 2) => \NLW_t3_diff1_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => t3_diff10(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \t3_diff1[9]_i_3_n_0\
    );
\t3_diff2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[3]\,
      I1 => t2_p2(3),
      O => \t3_diff2[3]_i_2_n_0\
    );
\t3_diff2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[2]\,
      I1 => t2_p2(2),
      O => \t3_diff2[3]_i_3_n_0\
    );
\t3_diff2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[1]\,
      I1 => t2_p2(1),
      O => \t3_diff2[3]_i_4_n_0\
    );
\t3_diff2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[0]\,
      I1 => t2_p2(0),
      O => \t3_diff2[3]_i_5_n_0\
    );
\t3_diff2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[7]\,
      I1 => t2_p2(7),
      O => \t3_diff2[7]_i_2_n_0\
    );
\t3_diff2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[6]\,
      I1 => t2_p2(6),
      O => \t3_diff2[7]_i_3_n_0\
    );
\t3_diff2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[5]\,
      I1 => t2_p2(5),
      O => \t3_diff2[7]_i_4_n_0\
    );
\t3_diff2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[4]\,
      I1 => t2_p2(4),
      O => \t3_diff2[7]_i_5_n_0\
    );
\t3_diff2[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[8]\,
      I1 => t2_p2(8),
      O => \t3_diff2[9]_i_2_n_0\
    );
\t3_diff2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff20(0),
      Q => \t3_diff2_reg_n_0_[0]\
    );
\t3_diff2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff20(1),
      Q => \t3_diff2_reg_n_0_[1]\
    );
\t3_diff2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff20(2),
      Q => \t3_diff2_reg_n_0_[2]\
    );
\t3_diff2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff20(3),
      Q => \t3_diff2_reg_n_0_[3]\
    );
\t3_diff2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_diff2_reg[3]_i_1_n_0\,
      CO(2) => \t3_diff2_reg[3]_i_1_n_1\,
      CO(1) => \t3_diff2_reg[3]_i_1_n_2\,
      CO(0) => \t3_diff2_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \t2_p5_reg_n_0_[3]\,
      DI(2) => \t2_p5_reg_n_0_[2]\,
      DI(1) => \t2_p5_reg_n_0_[1]\,
      DI(0) => \t2_p5_reg_n_0_[0]\,
      O(3 downto 0) => t3_diff20(3 downto 0),
      S(3) => \t3_diff2[3]_i_2_n_0\,
      S(2) => \t3_diff2[3]_i_3_n_0\,
      S(1) => \t3_diff2[3]_i_4_n_0\,
      S(0) => \t3_diff2[3]_i_5_n_0\
    );
\t3_diff2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff20(4),
      Q => \t3_diff2_reg_n_0_[4]\
    );
\t3_diff2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff20(5),
      Q => \t3_diff2_reg_n_0_[5]\
    );
\t3_diff2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff20(6),
      Q => \t3_diff2_reg_n_0_[6]\
    );
\t3_diff2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff20(7),
      Q => \t3_diff2_reg_n_0_[7]\
    );
\t3_diff2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_diff2_reg[3]_i_1_n_0\,
      CO(3) => \t3_diff2_reg[7]_i_1_n_0\,
      CO(2) => \t3_diff2_reg[7]_i_1_n_1\,
      CO(1) => \t3_diff2_reg[7]_i_1_n_2\,
      CO(0) => \t3_diff2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \t2_p5_reg_n_0_[7]\,
      DI(2) => \t2_p5_reg_n_0_[6]\,
      DI(1) => \t2_p5_reg_n_0_[5]\,
      DI(0) => \t2_p5_reg_n_0_[4]\,
      O(3 downto 0) => t3_diff20(7 downto 4),
      S(3) => \t3_diff2[7]_i_2_n_0\,
      S(2) => \t3_diff2[7]_i_3_n_0\,
      S(1) => \t3_diff2[7]_i_4_n_0\,
      S(0) => \t3_diff2[7]_i_5_n_0\
    );
\t3_diff2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff20(8),
      Q => \t3_diff2_reg_n_0_[8]\
    );
\t3_diff2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff20(9),
      Q => p_0_in(6)
    );
\t3_diff2_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_diff2_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_t3_diff2_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t3_diff2_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_p5_reg_n_0_[8]\,
      O(3 downto 2) => \NLW_t3_diff2_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => t3_diff20(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \t3_diff2[9]_i_2_n_0\
    );
\t3_diff3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[3]\,
      I1 => t2_p3(3),
      O => \t3_diff3[3]_i_2_n_0\
    );
\t3_diff3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[2]\,
      I1 => t2_p3(2),
      O => \t3_diff3[3]_i_3_n_0\
    );
\t3_diff3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[1]\,
      I1 => t2_p3(1),
      O => \t3_diff3[3]_i_4_n_0\
    );
\t3_diff3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[0]\,
      I1 => t2_p3(0),
      O => \t3_diff3[3]_i_5_n_0\
    );
\t3_diff3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[7]\,
      I1 => t2_p3(7),
      O => \t3_diff3[7]_i_2_n_0\
    );
\t3_diff3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[6]\,
      I1 => t2_p3(6),
      O => \t3_diff3[7]_i_3_n_0\
    );
\t3_diff3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[5]\,
      I1 => t2_p3(5),
      O => \t3_diff3[7]_i_4_n_0\
    );
\t3_diff3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[4]\,
      I1 => t2_p3(4),
      O => \t3_diff3[7]_i_5_n_0\
    );
\t3_diff3[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[8]\,
      I1 => t2_p3(8),
      O => \t3_diff3[9]_i_2_n_0\
    );
\t3_diff3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff30(0),
      Q => \t3_diff3_reg_n_0_[0]\
    );
\t3_diff3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff30(1),
      Q => \t3_diff3_reg_n_0_[1]\
    );
\t3_diff3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff30(2),
      Q => \t3_diff3_reg_n_0_[2]\
    );
\t3_diff3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff30(3),
      Q => \t3_diff3_reg_n_0_[3]\
    );
\t3_diff3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_diff3_reg[3]_i_1_n_0\,
      CO(2) => \t3_diff3_reg[3]_i_1_n_1\,
      CO(1) => \t3_diff3_reg[3]_i_1_n_2\,
      CO(0) => \t3_diff3_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \t2_p5_reg_n_0_[3]\,
      DI(2) => \t2_p5_reg_n_0_[2]\,
      DI(1) => \t2_p5_reg_n_0_[1]\,
      DI(0) => \t2_p5_reg_n_0_[0]\,
      O(3 downto 0) => t3_diff30(3 downto 0),
      S(3) => \t3_diff3[3]_i_2_n_0\,
      S(2) => \t3_diff3[3]_i_3_n_0\,
      S(1) => \t3_diff3[3]_i_4_n_0\,
      S(0) => \t3_diff3[3]_i_5_n_0\
    );
\t3_diff3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff30(4),
      Q => \t3_diff3_reg_n_0_[4]\
    );
\t3_diff3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff30(5),
      Q => \t3_diff3_reg_n_0_[5]\
    );
\t3_diff3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff30(6),
      Q => \t3_diff3_reg_n_0_[6]\
    );
\t3_diff3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff30(7),
      Q => \t3_diff3_reg_n_0_[7]\
    );
\t3_diff3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_diff3_reg[3]_i_1_n_0\,
      CO(3) => \t3_diff3_reg[7]_i_1_n_0\,
      CO(2) => \t3_diff3_reg[7]_i_1_n_1\,
      CO(1) => \t3_diff3_reg[7]_i_1_n_2\,
      CO(0) => \t3_diff3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \t2_p5_reg_n_0_[7]\,
      DI(2) => \t2_p5_reg_n_0_[6]\,
      DI(1) => \t2_p5_reg_n_0_[5]\,
      DI(0) => \t2_p5_reg_n_0_[4]\,
      O(3 downto 0) => t3_diff30(7 downto 4),
      S(3) => \t3_diff3[7]_i_2_n_0\,
      S(2) => \t3_diff3[7]_i_3_n_0\,
      S(1) => \t3_diff3[7]_i_4_n_0\,
      S(0) => \t3_diff3[7]_i_5_n_0\
    );
\t3_diff3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff30(8),
      Q => \t3_diff3_reg_n_0_[8]\
    );
\t3_diff3_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff30(9),
      Q => p_0_in(5)
    );
\t3_diff3_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_diff3_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_t3_diff3_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t3_diff3_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_p5_reg_n_0_[8]\,
      O(3 downto 2) => \NLW_t3_diff3_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => t3_diff30(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \t3_diff3[9]_i_2_n_0\
    );
\t3_diff4[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[3]\,
      I1 => t4_center(3),
      O => \t3_diff4[3]_i_2_n_0\
    );
\t3_diff4[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[2]\,
      I1 => t4_center(2),
      O => \t3_diff4[3]_i_3_n_0\
    );
\t3_diff4[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[1]\,
      I1 => t4_center(1),
      O => \t3_diff4[3]_i_4_n_0\
    );
\t3_diff4[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[0]\,
      I1 => t4_center(0),
      O => \t3_diff4[3]_i_5_n_0\
    );
\t3_diff4[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[7]\,
      I1 => t4_center(7),
      O => \t3_diff4[7]_i_2_n_0\
    );
\t3_diff4[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[6]\,
      I1 => t4_center(6),
      O => \t3_diff4[7]_i_3_n_0\
    );
\t3_diff4[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[5]\,
      I1 => t4_center(5),
      O => \t3_diff4[7]_i_4_n_0\
    );
\t3_diff4[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[4]\,
      I1 => t4_center(4),
      O => \t3_diff4[7]_i_5_n_0\
    );
\t3_diff4[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[8]\,
      I1 => t4_center(8),
      O => \t3_diff4[9]_i_2_n_0\
    );
\t3_diff4_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff40(0),
      Q => \t3_diff4_reg_n_0_[0]\
    );
\t3_diff4_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff40(1),
      Q => \t3_diff4_reg_n_0_[1]\
    );
\t3_diff4_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff40(2),
      Q => \t3_diff4_reg_n_0_[2]\
    );
\t3_diff4_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff40(3),
      Q => \t3_diff4_reg_n_0_[3]\
    );
\t3_diff4_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_diff4_reg[3]_i_1_n_0\,
      CO(2) => \t3_diff4_reg[3]_i_1_n_1\,
      CO(1) => \t3_diff4_reg[3]_i_1_n_2\,
      CO(0) => \t3_diff4_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \t2_p5_reg_n_0_[3]\,
      DI(2) => \t2_p5_reg_n_0_[2]\,
      DI(1) => \t2_p5_reg_n_0_[1]\,
      DI(0) => \t2_p5_reg_n_0_[0]\,
      O(3 downto 0) => t3_diff40(3 downto 0),
      S(3) => \t3_diff4[3]_i_2_n_0\,
      S(2) => \t3_diff4[3]_i_3_n_0\,
      S(1) => \t3_diff4[3]_i_4_n_0\,
      S(0) => \t3_diff4[3]_i_5_n_0\
    );
\t3_diff4_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff40(4),
      Q => \t3_diff4_reg_n_0_[4]\
    );
\t3_diff4_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff40(5),
      Q => \t3_diff4_reg_n_0_[5]\
    );
\t3_diff4_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff40(6),
      Q => \t3_diff4_reg_n_0_[6]\
    );
\t3_diff4_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff40(7),
      Q => \t3_diff4_reg_n_0_[7]\
    );
\t3_diff4_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_diff4_reg[3]_i_1_n_0\,
      CO(3) => \t3_diff4_reg[7]_i_1_n_0\,
      CO(2) => \t3_diff4_reg[7]_i_1_n_1\,
      CO(1) => \t3_diff4_reg[7]_i_1_n_2\,
      CO(0) => \t3_diff4_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \t2_p5_reg_n_0_[7]\,
      DI(2) => \t2_p5_reg_n_0_[6]\,
      DI(1) => \t2_p5_reg_n_0_[5]\,
      DI(0) => \t2_p5_reg_n_0_[4]\,
      O(3 downto 0) => t3_diff40(7 downto 4),
      S(3) => \t3_diff4[7]_i_2_n_0\,
      S(2) => \t3_diff4[7]_i_3_n_0\,
      S(1) => \t3_diff4[7]_i_4_n_0\,
      S(0) => \t3_diff4[7]_i_5_n_0\
    );
\t3_diff4_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff40(8),
      Q => \t3_diff4_reg_n_0_[8]\
    );
\t3_diff4_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff40(9),
      Q => p_0_in(4)
    );
\t3_diff4_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_diff4_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_t3_diff4_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t3_diff4_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_p5_reg_n_0_[8]\,
      O(3 downto 2) => \NLW_t3_diff4_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => t3_diff40(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \t3_diff4[9]_i_2_n_0\
    );
\t3_diff5[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[3]\,
      I1 => t2_p6(3),
      O => \t3_diff5[3]_i_2_n_0\
    );
\t3_diff5[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[2]\,
      I1 => t2_p6(2),
      O => \t3_diff5[3]_i_3_n_0\
    );
\t3_diff5[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[1]\,
      I1 => t2_p6(1),
      O => \t3_diff5[3]_i_4_n_0\
    );
\t3_diff5[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[0]\,
      I1 => t2_p6(0),
      O => \t3_diff5[3]_i_5_n_0\
    );
\t3_diff5[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[7]\,
      I1 => t2_p6(7),
      O => \t3_diff5[7]_i_2_n_0\
    );
\t3_diff5[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[6]\,
      I1 => t2_p6(6),
      O => \t3_diff5[7]_i_3_n_0\
    );
\t3_diff5[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[5]\,
      I1 => t2_p6(5),
      O => \t3_diff5[7]_i_4_n_0\
    );
\t3_diff5[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[4]\,
      I1 => t2_p6(4),
      O => \t3_diff5[7]_i_5_n_0\
    );
\t3_diff5[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[8]\,
      I1 => t2_p6(8),
      O => \t3_diff5[9]_i_2_n_0\
    );
\t3_diff5_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff50(0),
      Q => \t3_diff5_reg_n_0_[0]\
    );
\t3_diff5_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff50(1),
      Q => \t3_diff5_reg_n_0_[1]\
    );
\t3_diff5_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff50(2),
      Q => \t3_diff5_reg_n_0_[2]\
    );
\t3_diff5_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff50(3),
      Q => \t3_diff5_reg_n_0_[3]\
    );
\t3_diff5_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_diff5_reg[3]_i_1_n_0\,
      CO(2) => \t3_diff5_reg[3]_i_1_n_1\,
      CO(1) => \t3_diff5_reg[3]_i_1_n_2\,
      CO(0) => \t3_diff5_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \t2_p5_reg_n_0_[3]\,
      DI(2) => \t2_p5_reg_n_0_[2]\,
      DI(1) => \t2_p5_reg_n_0_[1]\,
      DI(0) => \t2_p5_reg_n_0_[0]\,
      O(3 downto 0) => t3_diff50(3 downto 0),
      S(3) => \t3_diff5[3]_i_2_n_0\,
      S(2) => \t3_diff5[3]_i_3_n_0\,
      S(1) => \t3_diff5[3]_i_4_n_0\,
      S(0) => \t3_diff5[3]_i_5_n_0\
    );
\t3_diff5_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff50(4),
      Q => \t3_diff5_reg_n_0_[4]\
    );
\t3_diff5_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff50(5),
      Q => \t3_diff5_reg_n_0_[5]\
    );
\t3_diff5_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff50(6),
      Q => \t3_diff5_reg_n_0_[6]\
    );
\t3_diff5_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff50(7),
      Q => \t3_diff5_reg_n_0_[7]\
    );
\t3_diff5_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_diff5_reg[3]_i_1_n_0\,
      CO(3) => \t3_diff5_reg[7]_i_1_n_0\,
      CO(2) => \t3_diff5_reg[7]_i_1_n_1\,
      CO(1) => \t3_diff5_reg[7]_i_1_n_2\,
      CO(0) => \t3_diff5_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \t2_p5_reg_n_0_[7]\,
      DI(2) => \t2_p5_reg_n_0_[6]\,
      DI(1) => \t2_p5_reg_n_0_[5]\,
      DI(0) => \t2_p5_reg_n_0_[4]\,
      O(3 downto 0) => t3_diff50(7 downto 4),
      S(3) => \t3_diff5[7]_i_2_n_0\,
      S(2) => \t3_diff5[7]_i_3_n_0\,
      S(1) => \t3_diff5[7]_i_4_n_0\,
      S(0) => \t3_diff5[7]_i_5_n_0\
    );
\t3_diff5_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff50(8),
      Q => \t3_diff5_reg_n_0_[8]\
    );
\t3_diff5_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff50(9),
      Q => p_0_in(3)
    );
\t3_diff5_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_diff5_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_t3_diff5_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t3_diff5_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_p5_reg_n_0_[8]\,
      O(3 downto 2) => \NLW_t3_diff5_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => t3_diff50(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \t3_diff5[9]_i_2_n_0\
    );
\t3_diff6[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[3]\,
      I1 => t2_p7(3),
      O => \t3_diff6[3]_i_2_n_0\
    );
\t3_diff6[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[2]\,
      I1 => t2_p7(2),
      O => \t3_diff6[3]_i_3_n_0\
    );
\t3_diff6[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[1]\,
      I1 => t2_p7(1),
      O => \t3_diff6[3]_i_4_n_0\
    );
\t3_diff6[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[0]\,
      I1 => t2_p7(0),
      O => \t3_diff6[3]_i_5_n_0\
    );
\t3_diff6[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[7]\,
      I1 => t2_p7(7),
      O => \t3_diff6[7]_i_2_n_0\
    );
\t3_diff6[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[6]\,
      I1 => t2_p7(6),
      O => \t3_diff6[7]_i_3_n_0\
    );
\t3_diff6[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[5]\,
      I1 => t2_p7(5),
      O => \t3_diff6[7]_i_4_n_0\
    );
\t3_diff6[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[4]\,
      I1 => t2_p7(4),
      O => \t3_diff6[7]_i_5_n_0\
    );
\t3_diff6[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[8]\,
      I1 => t2_p7(8),
      O => \t3_diff6[9]_i_2_n_0\
    );
\t3_diff6_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff60(0),
      Q => \t3_diff6_reg_n_0_[0]\
    );
\t3_diff6_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff60(1),
      Q => \t3_diff6_reg_n_0_[1]\
    );
\t3_diff6_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff60(2),
      Q => \t3_diff6_reg_n_0_[2]\
    );
\t3_diff6_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff60(3),
      Q => \t3_diff6_reg_n_0_[3]\
    );
\t3_diff6_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_diff6_reg[3]_i_1_n_0\,
      CO(2) => \t3_diff6_reg[3]_i_1_n_1\,
      CO(1) => \t3_diff6_reg[3]_i_1_n_2\,
      CO(0) => \t3_diff6_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \t2_p5_reg_n_0_[3]\,
      DI(2) => \t2_p5_reg_n_0_[2]\,
      DI(1) => \t2_p5_reg_n_0_[1]\,
      DI(0) => \t2_p5_reg_n_0_[0]\,
      O(3 downto 0) => t3_diff60(3 downto 0),
      S(3) => \t3_diff6[3]_i_2_n_0\,
      S(2) => \t3_diff6[3]_i_3_n_0\,
      S(1) => \t3_diff6[3]_i_4_n_0\,
      S(0) => \t3_diff6[3]_i_5_n_0\
    );
\t3_diff6_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff60(4),
      Q => \t3_diff6_reg_n_0_[4]\
    );
\t3_diff6_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff60(5),
      Q => \t3_diff6_reg_n_0_[5]\
    );
\t3_diff6_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff60(6),
      Q => \t3_diff6_reg_n_0_[6]\
    );
\t3_diff6_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff60(7),
      Q => \t3_diff6_reg_n_0_[7]\
    );
\t3_diff6_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_diff6_reg[3]_i_1_n_0\,
      CO(3) => \t3_diff6_reg[7]_i_1_n_0\,
      CO(2) => \t3_diff6_reg[7]_i_1_n_1\,
      CO(1) => \t3_diff6_reg[7]_i_1_n_2\,
      CO(0) => \t3_diff6_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \t2_p5_reg_n_0_[7]\,
      DI(2) => \t2_p5_reg_n_0_[6]\,
      DI(1) => \t2_p5_reg_n_0_[5]\,
      DI(0) => \t2_p5_reg_n_0_[4]\,
      O(3 downto 0) => t3_diff60(7 downto 4),
      S(3) => \t3_diff6[7]_i_2_n_0\,
      S(2) => \t3_diff6[7]_i_3_n_0\,
      S(1) => \t3_diff6[7]_i_4_n_0\,
      S(0) => \t3_diff6[7]_i_5_n_0\
    );
\t3_diff6_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff60(8),
      Q => \t3_diff6_reg_n_0_[8]\
    );
\t3_diff6_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => t3_diff60(9),
      Q => p_0_in(2)
    );
\t3_diff6_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_diff6_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_t3_diff6_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t3_diff6_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_p5_reg_n_0_[8]\,
      O(3 downto 2) => \NLW_t3_diff6_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => t3_diff60(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \t3_diff6[9]_i_2_n_0\
    );
\t3_diff7[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[3]\,
      I1 => t2_p8(3),
      O => \t3_diff7[3]_i_2_n_0\
    );
\t3_diff7[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[2]\,
      I1 => t2_p8(2),
      O => \t3_diff7[3]_i_3_n_0\
    );
\t3_diff7[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[1]\,
      I1 => t2_p8(1),
      O => \t3_diff7[3]_i_4_n_0\
    );
\t3_diff7[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[0]\,
      I1 => t2_p8(1),
      O => \t3_diff7[3]_i_5_n_0\
    );
\t3_diff7[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[7]\,
      I1 => t2_p8(7),
      O => \t3_diff7[7]_i_2_n_0\
    );
\t3_diff7[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[6]\,
      I1 => t2_p8(6),
      O => \t3_diff7[7]_i_3_n_0\
    );
\t3_diff7[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[5]\,
      I1 => t2_p8(5),
      O => \t3_diff7[7]_i_4_n_0\
    );
\t3_diff7[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[4]\,
      I1 => t2_p8(4),
      O => \t3_diff7[7]_i_5_n_0\
    );
\t3_diff7[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_dpc_en,
      O => \t3_diff7[9]_i_2_n_0\
    );
\t3_diff7[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[8]\,
      I1 => t2_p8(8),
      O => \t3_diff7[9]_i_3_n_0\
    );
\t3_diff7_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff70(0),
      Q => \t3_diff7_reg_n_0_[0]\
    );
\t3_diff7_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff70(1),
      Q => \t3_diff7_reg_n_0_[1]\
    );
\t3_diff7_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff70(2),
      Q => \t3_diff7_reg_n_0_[2]\
    );
\t3_diff7_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff70(3),
      Q => \t3_diff7_reg_n_0_[3]\
    );
\t3_diff7_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_diff7_reg[3]_i_1_n_0\,
      CO(2) => \t3_diff7_reg[3]_i_1_n_1\,
      CO(1) => \t3_diff7_reg[3]_i_1_n_2\,
      CO(0) => \t3_diff7_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \t2_p5_reg_n_0_[3]\,
      DI(2) => \t2_p5_reg_n_0_[2]\,
      DI(1) => \t2_p5_reg_n_0_[1]\,
      DI(0) => \t2_p5_reg_n_0_[0]\,
      O(3 downto 0) => t3_diff70(3 downto 0),
      S(3) => \t3_diff7[3]_i_2_n_0\,
      S(2) => \t3_diff7[3]_i_3_n_0\,
      S(1) => \t3_diff7[3]_i_4_n_0\,
      S(0) => \t3_diff7[3]_i_5_n_0\
    );
\t3_diff7_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff70(4),
      Q => \t3_diff7_reg_n_0_[4]\
    );
\t3_diff7_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff70(5),
      Q => \t3_diff7_reg_n_0_[5]\
    );
\t3_diff7_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff70(6),
      Q => \t3_diff7_reg_n_0_[6]\
    );
\t3_diff7_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff70(7),
      Q => \t3_diff7_reg_n_0_[7]\
    );
\t3_diff7_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_diff7_reg[3]_i_1_n_0\,
      CO(3) => \t3_diff7_reg[7]_i_1_n_0\,
      CO(2) => \t3_diff7_reg[7]_i_1_n_1\,
      CO(1) => \t3_diff7_reg[7]_i_1_n_2\,
      CO(0) => \t3_diff7_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \t2_p5_reg_n_0_[7]\,
      DI(2) => \t2_p5_reg_n_0_[6]\,
      DI(1) => \t2_p5_reg_n_0_[5]\,
      DI(0) => \t2_p5_reg_n_0_[4]\,
      O(3 downto 0) => t3_diff70(7 downto 4),
      S(3) => \t3_diff7[7]_i_2_n_0\,
      S(2) => \t3_diff7[7]_i_3_n_0\,
      S(1) => \t3_diff7[7]_i_4_n_0\,
      S(0) => \t3_diff7[7]_i_5_n_0\
    );
\t3_diff7_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff70(8),
      Q => \t3_diff7_reg_n_0_[8]\
    );
\t3_diff7_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff70(9),
      Q => p_0_in(1)
    );
\t3_diff7_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_diff7_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_t3_diff7_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t3_diff7_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_p5_reg_n_0_[8]\,
      O(3 downto 2) => \NLW_t3_diff7_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => t3_diff70(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \t3_diff7[9]_i_3_n_0\
    );
\t3_diff8[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[3]\,
      I1 => t2_p9(3),
      O => \t3_diff8[3]_i_2_n_0\
    );
\t3_diff8[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[2]\,
      I1 => t2_p9(2),
      O => \t3_diff8[3]_i_3_n_0\
    );
\t3_diff8[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[1]\,
      I1 => t2_p9(1),
      O => \t3_diff8[3]_i_4_n_0\
    );
\t3_diff8[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[0]\,
      I1 => t2_p9(0),
      O => \t3_diff8[3]_i_5_n_0\
    );
\t3_diff8[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[7]\,
      I1 => t2_p9(7),
      O => \t3_diff8[7]_i_2_n_0\
    );
\t3_diff8[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[6]\,
      I1 => t2_p9(6),
      O => \t3_diff8[7]_i_3_n_0\
    );
\t3_diff8[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[5]\,
      I1 => t2_p9(5),
      O => \t3_diff8[7]_i_4_n_0\
    );
\t3_diff8[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[4]\,
      I1 => t2_p9(4),
      O => \t3_diff8[7]_i_5_n_0\
    );
\t3_diff8[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t2_p5_reg_n_0_[8]\,
      I1 => t2_p9(8),
      O => \t3_diff8[9]_i_2_n_0\
    );
\t3_diff8_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff80(0),
      Q => \t3_diff8_reg_n_0_[0]\
    );
\t3_diff8_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff80(1),
      Q => \t3_diff8_reg_n_0_[1]\
    );
\t3_diff8_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff80(2),
      Q => \t3_diff8_reg_n_0_[2]\
    );
\t3_diff8_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff80(3),
      Q => \t3_diff8_reg_n_0_[3]\
    );
\t3_diff8_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_diff8_reg[3]_i_1_n_0\,
      CO(2) => \t3_diff8_reg[3]_i_1_n_1\,
      CO(1) => \t3_diff8_reg[3]_i_1_n_2\,
      CO(0) => \t3_diff8_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \t2_p5_reg_n_0_[3]\,
      DI(2) => \t2_p5_reg_n_0_[2]\,
      DI(1) => \t2_p5_reg_n_0_[1]\,
      DI(0) => \t2_p5_reg_n_0_[0]\,
      O(3 downto 0) => t3_diff80(3 downto 0),
      S(3) => \t3_diff8[3]_i_2_n_0\,
      S(2) => \t3_diff8[3]_i_3_n_0\,
      S(1) => \t3_diff8[3]_i_4_n_0\,
      S(0) => \t3_diff8[3]_i_5_n_0\
    );
\t3_diff8_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff80(4),
      Q => \t3_diff8_reg_n_0_[4]\
    );
\t3_diff8_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff80(5),
      Q => \t3_diff8_reg_n_0_[5]\
    );
\t3_diff8_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff80(6),
      Q => \t3_diff8_reg_n_0_[6]\
    );
\t3_diff8_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff80(7),
      Q => \t3_diff8_reg_n_0_[7]\
    );
\t3_diff8_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_diff8_reg[3]_i_1_n_0\,
      CO(3) => \t3_diff8_reg[7]_i_1_n_0\,
      CO(2) => \t3_diff8_reg[7]_i_1_n_1\,
      CO(1) => \t3_diff8_reg[7]_i_1_n_2\,
      CO(0) => \t3_diff8_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \t2_p5_reg_n_0_[7]\,
      DI(2) => \t2_p5_reg_n_0_[6]\,
      DI(1) => \t2_p5_reg_n_0_[5]\,
      DI(0) => \t2_p5_reg_n_0_[4]\,
      O(3 downto 0) => t3_diff80(7 downto 4),
      S(3) => \t3_diff8[7]_i_2_n_0\,
      S(2) => \t3_diff8[7]_i_3_n_0\,
      S(1) => \t3_diff8[7]_i_4_n_0\,
      S(0) => \t3_diff8[7]_i_5_n_0\
    );
\t3_diff8_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff80(8),
      Q => \t3_diff8_reg_n_0_[8]\
    );
\t3_diff8_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t3_diff80(9),
      Q => p_0_in(0)
    );
\t3_diff8_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_diff8_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_t3_diff8_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \t3_diff8_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t2_p5_reg_n_0_[8]\,
      O(3 downto 2) => \NLW_t3_diff8_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => t3_diff80(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \t3_diff8[9]_i_2_n_0\
    );
\t3_max_of_min[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => t2_min1(0),
      I1 => max2_return20_in,
      I2 => max2_return1,
      I3 => t2_min2(0),
      I4 => max2_return2,
      I5 => t2_min3(0),
      O => max2_return(0)
    );
\t3_max_of_min[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => t2_min1(1),
      I1 => max2_return20_in,
      I2 => max2_return1,
      I3 => t2_min2(1),
      I4 => max2_return2,
      I5 => t2_min3(1),
      O => max2_return(1)
    );
\t3_max_of_min[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => t2_min1(2),
      I1 => max2_return20_in,
      I2 => max2_return1,
      I3 => t2_min2(2),
      I4 => max2_return2,
      I5 => t2_min3(2),
      O => max2_return(2)
    );
\t3_max_of_min[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => t2_min1(3),
      I1 => max2_return20_in,
      I2 => max2_return1,
      I3 => t2_min2(3),
      I4 => max2_return2,
      I5 => t2_min3(3),
      O => max2_return(3)
    );
\t3_max_of_min[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => t2_min1(4),
      I1 => max2_return20_in,
      I2 => max2_return1,
      I3 => t2_min2(4),
      I4 => max2_return2,
      I5 => t2_min3(4),
      O => max2_return(4)
    );
\t3_max_of_min[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => t2_min1(5),
      I1 => max2_return20_in,
      I2 => max2_return1,
      I3 => t2_min2(5),
      I4 => max2_return2,
      I5 => t2_min3(5),
      O => max2_return(5)
    );
\t3_max_of_min[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => t2_min1(6),
      I1 => max2_return20_in,
      I2 => max2_return1,
      I3 => t2_min2(6),
      I4 => max2_return2,
      I5 => t2_min3(6),
      O => max2_return(6)
    );
\t3_max_of_min[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => t2_min1(7),
      I1 => max2_return20_in,
      I2 => max2_return1,
      I3 => t2_min2(7),
      I4 => max2_return2,
      I5 => t2_min3(7),
      O => max2_return(7)
    );
\t3_max_of_min[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => t2_min1(8),
      I1 => max2_return20_in,
      I2 => max2_return1,
      I3 => t2_min2(8),
      I4 => max2_return2,
      I5 => t2_min3(8),
      O => max2_return(8)
    );
\t3_max_of_min[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t2_min2(8),
      I1 => t2_min1(8),
      O => \t3_max_of_min[8]_i_10_n_0\
    );
\t3_max_of_min[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t2_min2(8),
      I1 => t2_min3(8),
      O => \t3_max_of_min[8]_i_12_n_0\
    );
\t3_max_of_min[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t2_min3(8),
      I1 => t2_min2(8),
      O => \t3_max_of_min[8]_i_13_n_0\
    );
\t3_max_of_min[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_min1(6),
      I1 => t2_min3(6),
      I2 => t2_min3(7),
      I3 => t2_min1(7),
      O => \t3_max_of_min[8]_i_14_n_0\
    );
\t3_max_of_min[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_min1(4),
      I1 => t2_min3(4),
      I2 => t2_min3(5),
      I3 => t2_min1(5),
      O => \t3_max_of_min[8]_i_15_n_0\
    );
\t3_max_of_min[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_min1(2),
      I1 => t2_min3(2),
      I2 => t2_min3(3),
      I3 => t2_min1(3),
      O => \t3_max_of_min[8]_i_16_n_0\
    );
\t3_max_of_min[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_min1(0),
      I1 => t2_min3(0),
      I2 => t2_min3(1),
      I3 => t2_min1(1),
      O => \t3_max_of_min[8]_i_17_n_0\
    );
\t3_max_of_min[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_min1(6),
      I1 => t2_min3(6),
      I2 => t2_min1(7),
      I3 => t2_min3(7),
      O => \t3_max_of_min[8]_i_18_n_0\
    );
\t3_max_of_min[8]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_min1(4),
      I1 => t2_min3(4),
      I2 => t2_min1(5),
      I3 => t2_min3(5),
      O => \t3_max_of_min[8]_i_19_n_0\
    );
\t3_max_of_min[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_min1(2),
      I1 => t2_min3(2),
      I2 => t2_min1(3),
      I3 => t2_min3(3),
      O => \t3_max_of_min[8]_i_20_n_0\
    );
\t3_max_of_min[8]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_min1(0),
      I1 => t2_min3(0),
      I2 => t2_min1(1),
      I3 => t2_min3(1),
      O => \t3_max_of_min[8]_i_21_n_0\
    );
\t3_max_of_min[8]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_min1(6),
      I1 => t2_min2(6),
      I2 => t2_min2(7),
      I3 => t2_min1(7),
      O => \t3_max_of_min[8]_i_22_n_0\
    );
\t3_max_of_min[8]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_min1(4),
      I1 => t2_min2(4),
      I2 => t2_min2(5),
      I3 => t2_min1(5),
      O => \t3_max_of_min[8]_i_23_n_0\
    );
\t3_max_of_min[8]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_min1(2),
      I1 => t2_min2(2),
      I2 => t2_min2(3),
      I3 => t2_min1(3),
      O => \t3_max_of_min[8]_i_24_n_0\
    );
\t3_max_of_min[8]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_min1(0),
      I1 => t2_min2(0),
      I2 => t2_min2(1),
      I3 => t2_min1(1),
      O => \t3_max_of_min[8]_i_25_n_0\
    );
\t3_max_of_min[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_min1(6),
      I1 => t2_min2(6),
      I2 => t2_min1(7),
      I3 => t2_min2(7),
      O => \t3_max_of_min[8]_i_26_n_0\
    );
\t3_max_of_min[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_min1(4),
      I1 => t2_min2(4),
      I2 => t2_min1(5),
      I3 => t2_min2(5),
      O => \t3_max_of_min[8]_i_27_n_0\
    );
\t3_max_of_min[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_min1(2),
      I1 => t2_min2(2),
      I2 => t2_min1(3),
      I3 => t2_min2(3),
      O => \t3_max_of_min[8]_i_28_n_0\
    );
\t3_max_of_min[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_min1(0),
      I1 => t2_min2(0),
      I2 => t2_min1(1),
      I3 => t2_min2(1),
      O => \t3_max_of_min[8]_i_29_n_0\
    );
\t3_max_of_min[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_min2(6),
      I1 => t2_min3(6),
      I2 => t2_min3(7),
      I3 => t2_min2(7),
      O => \t3_max_of_min[8]_i_30_n_0\
    );
\t3_max_of_min[8]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_min2(4),
      I1 => t2_min3(4),
      I2 => t2_min3(5),
      I3 => t2_min2(5),
      O => \t3_max_of_min[8]_i_31_n_0\
    );
\t3_max_of_min[8]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_min2(2),
      I1 => t2_min3(2),
      I2 => t2_min3(3),
      I3 => t2_min2(3),
      O => \t3_max_of_min[8]_i_32_n_0\
    );
\t3_max_of_min[8]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_min2(0),
      I1 => t2_min3(0),
      I2 => t2_min3(1),
      I3 => t2_min2(1),
      O => \t3_max_of_min[8]_i_33_n_0\
    );
\t3_max_of_min[8]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_min2(6),
      I1 => t2_min3(6),
      I2 => t2_min2(7),
      I3 => t2_min3(7),
      O => \t3_max_of_min[8]_i_34_n_0\
    );
\t3_max_of_min[8]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_min2(4),
      I1 => t2_min3(4),
      I2 => t2_min2(5),
      I3 => t2_min3(5),
      O => \t3_max_of_min[8]_i_35_n_0\
    );
\t3_max_of_min[8]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_min2(2),
      I1 => t2_min3(2),
      I2 => t2_min2(3),
      I3 => t2_min3(3),
      O => \t3_max_of_min[8]_i_36_n_0\
    );
\t3_max_of_min[8]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_min2(0),
      I1 => t2_min3(0),
      I2 => t2_min2(1),
      I3 => t2_min3(1),
      O => \t3_max_of_min[8]_i_37_n_0\
    );
\t3_max_of_min[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t2_min1(8),
      I1 => t2_min3(8),
      O => \t3_max_of_min[8]_i_6_n_0\
    );
\t3_max_of_min[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t2_min3(8),
      I1 => t2_min1(8),
      O => \t3_max_of_min[8]_i_7_n_0\
    );
\t3_max_of_min[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t2_min1(8),
      I1 => t2_min2(8),
      O => \t3_max_of_min[8]_i_9_n_0\
    );
\t3_max_of_min_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max2_return(0),
      Q => \t3_max_of_min_reg_n_0_[0]\
    );
\t3_max_of_min_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max2_return(1),
      Q => \t3_max_of_min_reg_n_0_[1]\
    );
\t3_max_of_min_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max2_return(2),
      Q => \t3_max_of_min_reg_n_0_[2]\
    );
\t3_max_of_min_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max2_return(3),
      Q => \t3_max_of_min_reg_n_0_[3]\
    );
\t3_max_of_min_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max2_return(4),
      Q => \t3_max_of_min_reg_n_0_[4]\
    );
\t3_max_of_min_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max2_return(5),
      Q => \t3_max_of_min_reg_n_0_[5]\
    );
\t3_max_of_min_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max2_return(6),
      Q => \t3_max_of_min_reg_n_0_[6]\
    );
\t3_max_of_min_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max2_return(7),
      Q => \t3_max_of_min_reg_n_0_[7]\
    );
\t3_max_of_min_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => max2_return(8),
      Q => \t3_max_of_min_reg_n_0_[8]\
    );
\t3_max_of_min_reg[8]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_max_of_min_reg[8]_i_11_n_0\,
      CO(2) => \t3_max_of_min_reg[8]_i_11_n_1\,
      CO(1) => \t3_max_of_min_reg[8]_i_11_n_2\,
      CO(0) => \t3_max_of_min_reg[8]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \t3_max_of_min[8]_i_30_n_0\,
      DI(2) => \t3_max_of_min[8]_i_31_n_0\,
      DI(1) => \t3_max_of_min[8]_i_32_n_0\,
      DI(0) => \t3_max_of_min[8]_i_33_n_0\,
      O(3 downto 0) => \NLW_t3_max_of_min_reg[8]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \t3_max_of_min[8]_i_34_n_0\,
      S(2) => \t3_max_of_min[8]_i_35_n_0\,
      S(1) => \t3_max_of_min[8]_i_36_n_0\,
      S(0) => \t3_max_of_min[8]_i_37_n_0\
    );
\t3_max_of_min_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_max_of_min_reg[8]_i_5_n_0\,
      CO(3 downto 1) => \NLW_t3_max_of_min_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => max2_return20_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t3_max_of_min[8]_i_6_n_0\,
      O(3 downto 0) => \NLW_t3_max_of_min_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t3_max_of_min[8]_i_7_n_0\
    );
\t3_max_of_min_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_max_of_min_reg[8]_i_8_n_0\,
      CO(3 downto 1) => \NLW_t3_max_of_min_reg[8]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => max2_return1,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t3_max_of_min[8]_i_9_n_0\,
      O(3 downto 0) => \NLW_t3_max_of_min_reg[8]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t3_max_of_min[8]_i_10_n_0\
    );
\t3_max_of_min_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_max_of_min_reg[8]_i_11_n_0\,
      CO(3 downto 1) => \NLW_t3_max_of_min_reg[8]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => max2_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t3_max_of_min[8]_i_12_n_0\,
      O(3 downto 0) => \NLW_t3_max_of_min_reg[8]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t3_max_of_min[8]_i_13_n_0\
    );
\t3_max_of_min_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_max_of_min_reg[8]_i_5_n_0\,
      CO(2) => \t3_max_of_min_reg[8]_i_5_n_1\,
      CO(1) => \t3_max_of_min_reg[8]_i_5_n_2\,
      CO(0) => \t3_max_of_min_reg[8]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \t3_max_of_min[8]_i_14_n_0\,
      DI(2) => \t3_max_of_min[8]_i_15_n_0\,
      DI(1) => \t3_max_of_min[8]_i_16_n_0\,
      DI(0) => \t3_max_of_min[8]_i_17_n_0\,
      O(3 downto 0) => \NLW_t3_max_of_min_reg[8]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \t3_max_of_min[8]_i_18_n_0\,
      S(2) => \t3_max_of_min[8]_i_19_n_0\,
      S(1) => \t3_max_of_min[8]_i_20_n_0\,
      S(0) => \t3_max_of_min[8]_i_21_n_0\
    );
\t3_max_of_min_reg[8]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_max_of_min_reg[8]_i_8_n_0\,
      CO(2) => \t3_max_of_min_reg[8]_i_8_n_1\,
      CO(1) => \t3_max_of_min_reg[8]_i_8_n_2\,
      CO(0) => \t3_max_of_min_reg[8]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \t3_max_of_min[8]_i_22_n_0\,
      DI(2) => \t3_max_of_min[8]_i_23_n_0\,
      DI(1) => \t3_max_of_min[8]_i_24_n_0\,
      DI(0) => \t3_max_of_min[8]_i_25_n_0\,
      O(3 downto 0) => \NLW_t3_max_of_min_reg[8]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \t3_max_of_min[8]_i_26_n_0\,
      S(2) => \t3_max_of_min[8]_i_27_n_0\,
      S(1) => \t3_max_of_min[8]_i_28_n_0\,
      S(0) => \t3_max_of_min[8]_i_29_n_0\
    );
\t3_med_of_med[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t3_med_of_med[8]_i_2_n_0\,
      I1 => t2_med1(0),
      I2 => \t3_med_of_med[8]_i_3_n_0\,
      I3 => t2_med3(0),
      I4 => t2_med2(0),
      I5 => \t3_med_of_med[8]_i_4_n_0\,
      O => med2_return(0)
    );
\t3_med_of_med[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t3_med_of_med[8]_i_2_n_0\,
      I1 => t2_med1(1),
      I2 => \t3_med_of_med[8]_i_3_n_0\,
      I3 => t2_med3(1),
      I4 => t2_med2(1),
      I5 => \t3_med_of_med[8]_i_4_n_0\,
      O => med2_return(1)
    );
\t3_med_of_med[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t3_med_of_med[8]_i_2_n_0\,
      I1 => t2_med1(2),
      I2 => \t3_med_of_med[8]_i_3_n_0\,
      I3 => t2_med3(2),
      I4 => t2_med2(2),
      I5 => \t3_med_of_med[8]_i_4_n_0\,
      O => med2_return(2)
    );
\t3_med_of_med[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t3_med_of_med[8]_i_2_n_0\,
      I1 => t2_med1(3),
      I2 => \t3_med_of_med[8]_i_3_n_0\,
      I3 => t2_med3(3),
      I4 => t2_med2(3),
      I5 => \t3_med_of_med[8]_i_4_n_0\,
      O => med2_return(3)
    );
\t3_med_of_med[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t3_med_of_med[8]_i_2_n_0\,
      I1 => t2_med1(4),
      I2 => \t3_med_of_med[8]_i_3_n_0\,
      I3 => t2_med3(4),
      I4 => t2_med2(4),
      I5 => \t3_med_of_med[8]_i_4_n_0\,
      O => med2_return(4)
    );
\t3_med_of_med[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t3_med_of_med[8]_i_2_n_0\,
      I1 => t2_med1(5),
      I2 => \t3_med_of_med[8]_i_3_n_0\,
      I3 => t2_med3(5),
      I4 => t2_med2(5),
      I5 => \t3_med_of_med[8]_i_4_n_0\,
      O => med2_return(5)
    );
\t3_med_of_med[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t3_med_of_med[8]_i_2_n_0\,
      I1 => t2_med1(6),
      I2 => \t3_med_of_med[8]_i_3_n_0\,
      I3 => t2_med3(6),
      I4 => t2_med2(6),
      I5 => \t3_med_of_med[8]_i_4_n_0\,
      O => med2_return(6)
    );
\t3_med_of_med[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t3_med_of_med[8]_i_2_n_0\,
      I1 => t2_med1(7),
      I2 => \t3_med_of_med[8]_i_3_n_0\,
      I3 => t2_med3(7),
      I4 => t2_med2(7),
      I5 => \t3_med_of_med[8]_i_4_n_0\,
      O => med2_return(7)
    );
\t3_med_of_med[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t3_med_of_med[8]_i_2_n_0\,
      I1 => t2_med1(8),
      I2 => \t3_med_of_med[8]_i_3_n_0\,
      I3 => t2_med3(8),
      I4 => t2_med2(8),
      I5 => \t3_med_of_med[8]_i_4_n_0\,
      O => med2_return(8)
    );
\t3_med_of_med[8]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t2_med3(8),
      I1 => t2_med2(8),
      O => \t3_med_of_med[8]_i_11_n_0\
    );
\t3_med_of_med[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t2_med2(8),
      I1 => t2_med3(8),
      O => \t3_med_of_med[8]_i_12_n_0\
    );
\t3_med_of_med[8]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t2_med3(8),
      I1 => t2_med1(8),
      O => \t3_med_of_med[8]_i_14_n_0\
    );
\t3_med_of_med[8]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t2_med1(8),
      I1 => t2_med3(8),
      O => \t3_med_of_med[8]_i_15_n_0\
    );
\t3_med_of_med[8]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t2_med2(8),
      I1 => t2_med1(8),
      O => \t3_med_of_med[8]_i_17_n_0\
    );
\t3_med_of_med[8]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t2_med1(8),
      I1 => t2_med2(8),
      O => \t3_med_of_med[8]_i_18_n_0\
    );
\t3_med_of_med[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => med2_return21_in,
      I1 => med2_return30_in,
      I2 => med2_return1,
      I3 => med2_return2,
      I4 => med2_return3,
      O => \t3_med_of_med[8]_i_2_n_0\
    );
\t3_med_of_med[8]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t2_med2(8),
      I1 => t2_med3(8),
      O => \t3_med_of_med[8]_i_20_n_0\
    );
\t3_med_of_med[8]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t2_med3(8),
      I1 => t2_med2(8),
      O => \t3_med_of_med[8]_i_21_n_0\
    );
\t3_med_of_med[8]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t2_med1(8),
      I1 => t2_med3(8),
      O => \t3_med_of_med[8]_i_23_n_0\
    );
\t3_med_of_med[8]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t2_med3(8),
      I1 => t2_med1(8),
      O => \t3_med_of_med[8]_i_24_n_0\
    );
\t3_med_of_med[8]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t2_med3(6),
      I1 => t2_med2(6),
      I2 => t2_med3(7),
      I3 => t2_med2(7),
      O => \t3_med_of_med[8]_i_25_n_0\
    );
\t3_med_of_med[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t2_med3(4),
      I1 => t2_med2(4),
      I2 => t2_med3(5),
      I3 => t2_med2(5),
      O => \t3_med_of_med[8]_i_26_n_0\
    );
\t3_med_of_med[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t2_med3(2),
      I1 => t2_med2(2),
      I2 => t2_med3(3),
      I3 => t2_med2(3),
      O => \t3_med_of_med[8]_i_27_n_0\
    );
\t3_med_of_med[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t2_med3(0),
      I1 => t2_med2(0),
      I2 => t2_med3(1),
      I3 => t2_med2(1),
      O => \t3_med_of_med[8]_i_28_n_0\
    );
\t3_med_of_med[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med3(6),
      I1 => t2_med2(6),
      I2 => t2_med3(7),
      I3 => t2_med2(7),
      O => \t3_med_of_med[8]_i_29_n_0\
    );
\t3_med_of_med[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => med2_return30_in,
      I1 => med2_return21_in,
      I2 => med2_return1,
      I3 => med2_return3,
      I4 => med2_return2,
      O => \t3_med_of_med[8]_i_3_n_0\
    );
\t3_med_of_med[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med3(4),
      I1 => t2_med2(4),
      I2 => t2_med3(5),
      I3 => t2_med2(5),
      O => \t3_med_of_med[8]_i_30_n_0\
    );
\t3_med_of_med[8]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med3(2),
      I1 => t2_med2(2),
      I2 => t2_med3(3),
      I3 => t2_med2(3),
      O => \t3_med_of_med[8]_i_31_n_0\
    );
\t3_med_of_med[8]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med3(0),
      I1 => t2_med2(0),
      I2 => t2_med3(1),
      I3 => t2_med2(1),
      O => \t3_med_of_med[8]_i_32_n_0\
    );
\t3_med_of_med[8]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t2_med3(6),
      I1 => t2_med1(6),
      I2 => t2_med3(7),
      I3 => t2_med1(7),
      O => \t3_med_of_med[8]_i_33_n_0\
    );
\t3_med_of_med[8]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t2_med3(4),
      I1 => t2_med1(4),
      I2 => t2_med3(5),
      I3 => t2_med1(5),
      O => \t3_med_of_med[8]_i_34_n_0\
    );
\t3_med_of_med[8]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t2_med3(2),
      I1 => t2_med1(2),
      I2 => t2_med3(3),
      I3 => t2_med1(3),
      O => \t3_med_of_med[8]_i_35_n_0\
    );
\t3_med_of_med[8]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t2_med3(0),
      I1 => t2_med1(0),
      I2 => t2_med3(1),
      I3 => t2_med1(1),
      O => \t3_med_of_med[8]_i_36_n_0\
    );
\t3_med_of_med[8]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med1(6),
      I1 => t2_med3(6),
      I2 => t2_med1(7),
      I3 => t2_med3(7),
      O => \t3_med_of_med[8]_i_37_n_0\
    );
\t3_med_of_med[8]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med1(4),
      I1 => t2_med3(4),
      I2 => t2_med1(5),
      I3 => t2_med3(5),
      O => \t3_med_of_med[8]_i_38_n_0\
    );
\t3_med_of_med[8]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med1(2),
      I1 => t2_med3(2),
      I2 => t2_med1(3),
      I3 => t2_med3(3),
      O => \t3_med_of_med[8]_i_39_n_0\
    );
\t3_med_of_med[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => med2_return21_in,
      I1 => med2_return1,
      I2 => med2_return2,
      O => \t3_med_of_med[8]_i_4_n_0\
    );
\t3_med_of_med[8]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med1(0),
      I1 => t2_med3(0),
      I2 => t2_med1(1),
      I3 => t2_med3(1),
      O => \t3_med_of_med[8]_i_40_n_0\
    );
\t3_med_of_med[8]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => t2_med2(7),
      I1 => t2_med1(7),
      I2 => t2_med2(6),
      I3 => t2_med1(6),
      O => \t3_med_of_med[8]_i_41_n_0\
    );
\t3_med_of_med[8]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => t2_med2(5),
      I1 => t2_med1(5),
      I2 => t2_med2(4),
      I3 => t2_med1(4),
      O => \t3_med_of_med[8]_i_42_n_0\
    );
\t3_med_of_med[8]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => t2_med2(3),
      I1 => t2_med1(3),
      I2 => t2_med2(2),
      I3 => t2_med1(2),
      O => \t3_med_of_med[8]_i_43_n_0\
    );
\t3_med_of_med[8]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => t2_med2(1),
      I1 => t2_med1(1),
      I2 => t2_med2(0),
      I3 => t2_med1(0),
      O => \t3_med_of_med[8]_i_44_n_0\
    );
\t3_med_of_med[8]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med2(7),
      I1 => t2_med1(7),
      I2 => t2_med2(6),
      I3 => t2_med1(6),
      O => \t3_med_of_med[8]_i_45_n_0\
    );
\t3_med_of_med[8]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med2(5),
      I1 => t2_med1(5),
      I2 => t2_med2(4),
      I3 => t2_med1(4),
      O => \t3_med_of_med[8]_i_46_n_0\
    );
\t3_med_of_med[8]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med2(3),
      I1 => t2_med1(3),
      I2 => t2_med2(2),
      I3 => t2_med1(2),
      O => \t3_med_of_med[8]_i_47_n_0\
    );
\t3_med_of_med[8]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med2(1),
      I1 => t2_med1(1),
      I2 => t2_med2(0),
      I3 => t2_med1(0),
      O => \t3_med_of_med[8]_i_48_n_0\
    );
\t3_med_of_med[8]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t2_med2(6),
      I1 => t2_med3(6),
      I2 => t2_med2(7),
      I3 => t2_med3(7),
      O => \t3_med_of_med[8]_i_49_n_0\
    );
\t3_med_of_med[8]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t2_med2(4),
      I1 => t2_med3(4),
      I2 => t2_med2(5),
      I3 => t2_med3(5),
      O => \t3_med_of_med[8]_i_50_n_0\
    );
\t3_med_of_med[8]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t2_med2(2),
      I1 => t2_med3(2),
      I2 => t2_med2(3),
      I3 => t2_med3(3),
      O => \t3_med_of_med[8]_i_51_n_0\
    );
\t3_med_of_med[8]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t2_med2(0),
      I1 => t2_med3(0),
      I2 => t2_med2(1),
      I3 => t2_med3(1),
      O => \t3_med_of_med[8]_i_52_n_0\
    );
\t3_med_of_med[8]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med3(6),
      I1 => t2_med2(6),
      I2 => t2_med3(7),
      I3 => t2_med2(7),
      O => \t3_med_of_med[8]_i_53_n_0\
    );
\t3_med_of_med[8]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med3(4),
      I1 => t2_med2(4),
      I2 => t2_med3(5),
      I3 => t2_med2(5),
      O => \t3_med_of_med[8]_i_54_n_0\
    );
\t3_med_of_med[8]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med3(2),
      I1 => t2_med2(2),
      I2 => t2_med3(3),
      I3 => t2_med2(3),
      O => \t3_med_of_med[8]_i_55_n_0\
    );
\t3_med_of_med[8]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med3(0),
      I1 => t2_med2(0),
      I2 => t2_med3(1),
      I3 => t2_med2(1),
      O => \t3_med_of_med[8]_i_56_n_0\
    );
\t3_med_of_med[8]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t2_med1(6),
      I1 => t2_med3(6),
      I2 => t2_med1(7),
      I3 => t2_med3(7),
      O => \t3_med_of_med[8]_i_57_n_0\
    );
\t3_med_of_med[8]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t2_med1(4),
      I1 => t2_med3(4),
      I2 => t2_med1(5),
      I3 => t2_med3(5),
      O => \t3_med_of_med[8]_i_58_n_0\
    );
\t3_med_of_med[8]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t2_med1(2),
      I1 => t2_med3(2),
      I2 => t2_med1(3),
      I3 => t2_med3(3),
      O => \t3_med_of_med[8]_i_59_n_0\
    );
\t3_med_of_med[8]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t2_med1(0),
      I1 => t2_med3(0),
      I2 => t2_med1(1),
      I3 => t2_med3(1),
      O => \t3_med_of_med[8]_i_60_n_0\
    );
\t3_med_of_med[8]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med1(6),
      I1 => t2_med3(6),
      I2 => t2_med1(7),
      I3 => t2_med3(7),
      O => \t3_med_of_med[8]_i_61_n_0\
    );
\t3_med_of_med[8]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med1(4),
      I1 => t2_med3(4),
      I2 => t2_med1(5),
      I3 => t2_med3(5),
      O => \t3_med_of_med[8]_i_62_n_0\
    );
\t3_med_of_med[8]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med1(2),
      I1 => t2_med3(2),
      I2 => t2_med1(3),
      I3 => t2_med3(3),
      O => \t3_med_of_med[8]_i_63_n_0\
    );
\t3_med_of_med[8]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_med1(0),
      I1 => t2_med3(0),
      I2 => t2_med1(1),
      I3 => t2_med3(1),
      O => \t3_med_of_med[8]_i_64_n_0\
    );
\t3_med_of_med_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med2_return(0),
      Q => t3_med_of_med(0)
    );
\t3_med_of_med_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med2_return(1),
      Q => t3_med_of_med(1)
    );
\t3_med_of_med_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med2_return(2),
      Q => t3_med_of_med(2)
    );
\t3_med_of_med_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med2_return(3),
      Q => t3_med_of_med(3)
    );
\t3_med_of_med_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med2_return(4),
      Q => t3_med_of_med(4)
    );
\t3_med_of_med_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med2_return(5),
      Q => t3_med_of_med(5)
    );
\t3_med_of_med_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med2_return(6),
      Q => t3_med_of_med(6)
    );
\t3_med_of_med_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med2_return(7),
      Q => t3_med_of_med(7)
    );
\t3_med_of_med_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med2_return(8),
      Q => t3_med_of_med(8)
    );
\t3_med_of_med_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_med_of_med_reg[8]_i_10_n_0\,
      CO(2) => \t3_med_of_med_reg[8]_i_10_n_1\,
      CO(1) => \t3_med_of_med_reg[8]_i_10_n_2\,
      CO(0) => \t3_med_of_med_reg[8]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \t3_med_of_med[8]_i_25_n_0\,
      DI(2) => \t3_med_of_med[8]_i_26_n_0\,
      DI(1) => \t3_med_of_med[8]_i_27_n_0\,
      DI(0) => \t3_med_of_med[8]_i_28_n_0\,
      O(3 downto 0) => \NLW_t3_med_of_med_reg[8]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \t3_med_of_med[8]_i_29_n_0\,
      S(2) => \t3_med_of_med[8]_i_30_n_0\,
      S(1) => \t3_med_of_med[8]_i_31_n_0\,
      S(0) => \t3_med_of_med[8]_i_32_n_0\
    );
\t3_med_of_med_reg[8]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_med_of_med_reg[8]_i_13_n_0\,
      CO(2) => \t3_med_of_med_reg[8]_i_13_n_1\,
      CO(1) => \t3_med_of_med_reg[8]_i_13_n_2\,
      CO(0) => \t3_med_of_med_reg[8]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \t3_med_of_med[8]_i_33_n_0\,
      DI(2) => \t3_med_of_med[8]_i_34_n_0\,
      DI(1) => \t3_med_of_med[8]_i_35_n_0\,
      DI(0) => \t3_med_of_med[8]_i_36_n_0\,
      O(3 downto 0) => \NLW_t3_med_of_med_reg[8]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \t3_med_of_med[8]_i_37_n_0\,
      S(2) => \t3_med_of_med[8]_i_38_n_0\,
      S(1) => \t3_med_of_med[8]_i_39_n_0\,
      S(0) => \t3_med_of_med[8]_i_40_n_0\
    );
\t3_med_of_med_reg[8]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_med_of_med_reg[8]_i_16_n_0\,
      CO(2) => \t3_med_of_med_reg[8]_i_16_n_1\,
      CO(1) => \t3_med_of_med_reg[8]_i_16_n_2\,
      CO(0) => \t3_med_of_med_reg[8]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \t3_med_of_med[8]_i_41_n_0\,
      DI(2) => \t3_med_of_med[8]_i_42_n_0\,
      DI(1) => \t3_med_of_med[8]_i_43_n_0\,
      DI(0) => \t3_med_of_med[8]_i_44_n_0\,
      O(3 downto 0) => \NLW_t3_med_of_med_reg[8]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \t3_med_of_med[8]_i_45_n_0\,
      S(2) => \t3_med_of_med[8]_i_46_n_0\,
      S(1) => \t3_med_of_med[8]_i_47_n_0\,
      S(0) => \t3_med_of_med[8]_i_48_n_0\
    );
\t3_med_of_med_reg[8]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_med_of_med_reg[8]_i_19_n_0\,
      CO(2) => \t3_med_of_med_reg[8]_i_19_n_1\,
      CO(1) => \t3_med_of_med_reg[8]_i_19_n_2\,
      CO(0) => \t3_med_of_med_reg[8]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \t3_med_of_med[8]_i_49_n_0\,
      DI(2) => \t3_med_of_med[8]_i_50_n_0\,
      DI(1) => \t3_med_of_med[8]_i_51_n_0\,
      DI(0) => \t3_med_of_med[8]_i_52_n_0\,
      O(3 downto 0) => \NLW_t3_med_of_med_reg[8]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \t3_med_of_med[8]_i_53_n_0\,
      S(2) => \t3_med_of_med[8]_i_54_n_0\,
      S(1) => \t3_med_of_med[8]_i_55_n_0\,
      S(0) => \t3_med_of_med[8]_i_56_n_0\
    );
\t3_med_of_med_reg[8]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_med_of_med_reg[8]_i_22_n_0\,
      CO(2) => \t3_med_of_med_reg[8]_i_22_n_1\,
      CO(1) => \t3_med_of_med_reg[8]_i_22_n_2\,
      CO(0) => \t3_med_of_med_reg[8]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \t3_med_of_med[8]_i_57_n_0\,
      DI(2) => \t3_med_of_med[8]_i_58_n_0\,
      DI(1) => \t3_med_of_med[8]_i_59_n_0\,
      DI(0) => \t3_med_of_med[8]_i_60_n_0\,
      O(3 downto 0) => \NLW_t3_med_of_med_reg[8]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \t3_med_of_med[8]_i_61_n_0\,
      S(2) => \t3_med_of_med[8]_i_62_n_0\,
      S(1) => \t3_med_of_med[8]_i_63_n_0\,
      S(0) => \t3_med_of_med[8]_i_64_n_0\
    );
\t3_med_of_med_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_med_of_med_reg[8]_i_10_n_0\,
      CO(3 downto 1) => \NLW_t3_med_of_med_reg[8]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => med2_return21_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t3_med_of_med[8]_i_11_n_0\,
      O(3 downto 0) => \NLW_t3_med_of_med_reg[8]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t3_med_of_med[8]_i_12_n_0\
    );
\t3_med_of_med_reg[8]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_med_of_med_reg[8]_i_13_n_0\,
      CO(3 downto 1) => \NLW_t3_med_of_med_reg[8]_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => med2_return30_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t3_med_of_med[8]_i_14_n_0\,
      O(3 downto 0) => \NLW_t3_med_of_med_reg[8]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t3_med_of_med[8]_i_15_n_0\
    );
\t3_med_of_med_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_med_of_med_reg[8]_i_16_n_0\,
      CO(3 downto 1) => \NLW_t3_med_of_med_reg[8]_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => med2_return1,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t3_med_of_med[8]_i_17_n_0\,
      O(3 downto 0) => \NLW_t3_med_of_med_reg[8]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t3_med_of_med[8]_i_18_n_0\
    );
\t3_med_of_med_reg[8]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_med_of_med_reg[8]_i_19_n_0\,
      CO(3 downto 1) => \NLW_t3_med_of_med_reg[8]_i_8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => med2_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t3_med_of_med[8]_i_20_n_0\,
      O(3 downto 0) => \NLW_t3_med_of_med_reg[8]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t3_med_of_med[8]_i_21_n_0\
    );
\t3_med_of_med_reg[8]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_med_of_med_reg[8]_i_22_n_0\,
      CO(3 downto 1) => \NLW_t3_med_of_med_reg[8]_i_9_CO_UNCONNECTED\(3 downto 1),
      CO(0) => med2_return3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t3_med_of_med[8]_i_23_n_0\,
      O(3 downto 0) => \NLW_t3_med_of_med_reg[8]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t3_med_of_med[8]_i_24_n_0\
    );
\t3_min_of_max[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => a(0),
      I1 => min2_return20_in,
      I2 => min2_return1,
      I3 => t2_max2(0),
      I4 => min2_return2,
      I5 => t2_max3(0),
      O => min2_return(0)
    );
\t3_min_of_max[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => a(1),
      I1 => min2_return20_in,
      I2 => min2_return1,
      I3 => t2_max2(1),
      I4 => min2_return2,
      I5 => t2_max3(1),
      O => min2_return(1)
    );
\t3_min_of_max[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => a(2),
      I1 => min2_return20_in,
      I2 => min2_return1,
      I3 => t2_max2(2),
      I4 => min2_return2,
      I5 => t2_max3(2),
      O => min2_return(2)
    );
\t3_min_of_max[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => a(3),
      I1 => min2_return20_in,
      I2 => min2_return1,
      I3 => t2_max2(3),
      I4 => min2_return2,
      I5 => t2_max3(3),
      O => min2_return(3)
    );
\t3_min_of_max[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => a(4),
      I1 => min2_return20_in,
      I2 => min2_return1,
      I3 => t2_max2(4),
      I4 => min2_return2,
      I5 => t2_max3(4),
      O => min2_return(4)
    );
\t3_min_of_max[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => a(5),
      I1 => min2_return20_in,
      I2 => min2_return1,
      I3 => t2_max2(5),
      I4 => min2_return2,
      I5 => t2_max3(5),
      O => min2_return(5)
    );
\t3_min_of_max[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => a(6),
      I1 => min2_return20_in,
      I2 => min2_return1,
      I3 => t2_max2(6),
      I4 => min2_return2,
      I5 => t2_max3(6),
      O => min2_return(6)
    );
\t3_min_of_max[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => a(7),
      I1 => min2_return20_in,
      I2 => min2_return1,
      I3 => t2_max2(7),
      I4 => min2_return2,
      I5 => t2_max3(7),
      O => min2_return(7)
    );
\t3_min_of_max[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => a(8),
      I1 => min2_return20_in,
      I2 => min2_return1,
      I3 => t2_max2(8),
      I4 => min2_return2,
      I5 => t2_max3(8),
      O => min2_return(8)
    );
\t3_min_of_max[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a(8),
      I1 => t2_max2(8),
      O => \t3_min_of_max[8]_i_10_n_0\
    );
\t3_min_of_max[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t2_max3(8),
      I1 => t2_max2(8),
      O => \t3_min_of_max[8]_i_12_n_0\
    );
\t3_min_of_max[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t2_max2(8),
      I1 => t2_max3(8),
      O => \t3_min_of_max[8]_i_13_n_0\
    );
\t3_min_of_max[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_max3(6),
      I1 => a(6),
      I2 => a(7),
      I3 => t2_max3(7),
      O => \t3_min_of_max[8]_i_14_n_0\
    );
\t3_min_of_max[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_max3(4),
      I1 => a(4),
      I2 => a(5),
      I3 => t2_max3(5),
      O => \t3_min_of_max[8]_i_15_n_0\
    );
\t3_min_of_max[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_max3(2),
      I1 => a(2),
      I2 => a(3),
      I3 => t2_max3(3),
      O => \t3_min_of_max[8]_i_16_n_0\
    );
\t3_min_of_max[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_max3(0),
      I1 => a(0),
      I2 => a(1),
      I3 => t2_max3(1),
      O => \t3_min_of_max[8]_i_17_n_0\
    );
\t3_min_of_max[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_max3(6),
      I1 => a(6),
      I2 => t2_max3(7),
      I3 => a(7),
      O => \t3_min_of_max[8]_i_18_n_0\
    );
\t3_min_of_max[8]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_max3(4),
      I1 => a(4),
      I2 => t2_max3(5),
      I3 => a(5),
      O => \t3_min_of_max[8]_i_19_n_0\
    );
\t3_min_of_max[8]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_max3(2),
      I1 => a(2),
      I2 => t2_max3(3),
      I3 => a(3),
      O => \t3_min_of_max[8]_i_20_n_0\
    );
\t3_min_of_max[8]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_max3(0),
      I1 => a(0),
      I2 => t2_max3(1),
      I3 => a(1),
      O => \t3_min_of_max[8]_i_21_n_0\
    );
\t3_min_of_max[8]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_max2(6),
      I1 => a(6),
      I2 => a(7),
      I3 => t2_max2(7),
      O => \t3_min_of_max[8]_i_22_n_0\
    );
\t3_min_of_max[8]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_max2(4),
      I1 => a(4),
      I2 => a(5),
      I3 => t2_max2(5),
      O => \t3_min_of_max[8]_i_23_n_0\
    );
\t3_min_of_max[8]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_max2(2),
      I1 => a(2),
      I2 => a(3),
      I3 => t2_max2(3),
      O => \t3_min_of_max[8]_i_24_n_0\
    );
\t3_min_of_max[8]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_max2(0),
      I1 => a(0),
      I2 => a(1),
      I3 => t2_max2(1),
      O => \t3_min_of_max[8]_i_25_n_0\
    );
\t3_min_of_max[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_max2(6),
      I1 => a(6),
      I2 => t2_max2(7),
      I3 => a(7),
      O => \t3_min_of_max[8]_i_26_n_0\
    );
\t3_min_of_max[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_max2(4),
      I1 => a(4),
      I2 => t2_max2(5),
      I3 => a(5),
      O => \t3_min_of_max[8]_i_27_n_0\
    );
\t3_min_of_max[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_max2(2),
      I1 => a(2),
      I2 => t2_max2(3),
      I3 => a(3),
      O => \t3_min_of_max[8]_i_28_n_0\
    );
\t3_min_of_max[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_max2(0),
      I1 => a(0),
      I2 => t2_max2(1),
      I3 => a(1),
      O => \t3_min_of_max[8]_i_29_n_0\
    );
\t3_min_of_max[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_max3(6),
      I1 => t2_max2(6),
      I2 => t2_max2(7),
      I3 => t2_max3(7),
      O => \t3_min_of_max[8]_i_30_n_0\
    );
\t3_min_of_max[8]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_max3(4),
      I1 => t2_max2(4),
      I2 => t2_max2(5),
      I3 => t2_max3(5),
      O => \t3_min_of_max[8]_i_31_n_0\
    );
\t3_min_of_max[8]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_max3(2),
      I1 => t2_max2(2),
      I2 => t2_max2(3),
      I3 => t2_max3(3),
      O => \t3_min_of_max[8]_i_32_n_0\
    );
\t3_min_of_max[8]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t2_max3(0),
      I1 => t2_max2(0),
      I2 => t2_max2(1),
      I3 => t2_max3(1),
      O => \t3_min_of_max[8]_i_33_n_0\
    );
\t3_min_of_max[8]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_max3(6),
      I1 => t2_max2(6),
      I2 => t2_max3(7),
      I3 => t2_max2(7),
      O => \t3_min_of_max[8]_i_34_n_0\
    );
\t3_min_of_max[8]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_max3(4),
      I1 => t2_max2(4),
      I2 => t2_max3(5),
      I3 => t2_max2(5),
      O => \t3_min_of_max[8]_i_35_n_0\
    );
\t3_min_of_max[8]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_max3(2),
      I1 => t2_max2(2),
      I2 => t2_max3(3),
      I3 => t2_max2(3),
      O => \t3_min_of_max[8]_i_36_n_0\
    );
\t3_min_of_max[8]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t2_max3(0),
      I1 => t2_max2(0),
      I2 => t2_max3(1),
      I3 => t2_max2(1),
      O => \t3_min_of_max[8]_i_37_n_0\
    );
\t3_min_of_max[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t2_max3(8),
      I1 => a(8),
      O => \t3_min_of_max[8]_i_6_n_0\
    );
\t3_min_of_max[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => a(8),
      I1 => t2_max3(8),
      O => \t3_min_of_max[8]_i_7_n_0\
    );
\t3_min_of_max[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t2_max2(8),
      I1 => a(8),
      O => \t3_min_of_max[8]_i_9_n_0\
    );
\t3_min_of_max_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => min2_return(0),
      Q => t3_min_of_max(0)
    );
\t3_min_of_max_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => min2_return(1),
      Q => t3_min_of_max(1)
    );
\t3_min_of_max_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => min2_return(2),
      Q => t3_min_of_max(2)
    );
\t3_min_of_max_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => min2_return(3),
      Q => t3_min_of_max(3)
    );
\t3_min_of_max_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => min2_return(4),
      Q => t3_min_of_max(4)
    );
\t3_min_of_max_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => min2_return(5),
      Q => t3_min_of_max(5)
    );
\t3_min_of_max_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => min2_return(6),
      Q => t3_min_of_max(6)
    );
\t3_min_of_max_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => min2_return(7),
      Q => t3_min_of_max(7)
    );
\t3_min_of_max_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => min2_return(8),
      Q => t3_min_of_max(8)
    );
\t3_min_of_max_reg[8]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_min_of_max_reg[8]_i_11_n_0\,
      CO(2) => \t3_min_of_max_reg[8]_i_11_n_1\,
      CO(1) => \t3_min_of_max_reg[8]_i_11_n_2\,
      CO(0) => \t3_min_of_max_reg[8]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \t3_min_of_max[8]_i_30_n_0\,
      DI(2) => \t3_min_of_max[8]_i_31_n_0\,
      DI(1) => \t3_min_of_max[8]_i_32_n_0\,
      DI(0) => \t3_min_of_max[8]_i_33_n_0\,
      O(3 downto 0) => \NLW_t3_min_of_max_reg[8]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \t3_min_of_max[8]_i_34_n_0\,
      S(2) => \t3_min_of_max[8]_i_35_n_0\,
      S(1) => \t3_min_of_max[8]_i_36_n_0\,
      S(0) => \t3_min_of_max[8]_i_37_n_0\
    );
\t3_min_of_max_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_min_of_max_reg[8]_i_5_n_0\,
      CO(3 downto 1) => \NLW_t3_min_of_max_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => min2_return20_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t3_min_of_max[8]_i_6_n_0\,
      O(3 downto 0) => \NLW_t3_min_of_max_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t3_min_of_max[8]_i_7_n_0\
    );
\t3_min_of_max_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_min_of_max_reg[8]_i_8_n_0\,
      CO(3 downto 1) => \NLW_t3_min_of_max_reg[8]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => min2_return1,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t3_min_of_max[8]_i_9_n_0\,
      O(3 downto 0) => \NLW_t3_min_of_max_reg[8]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t3_min_of_max[8]_i_10_n_0\
    );
\t3_min_of_max_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \t3_min_of_max_reg[8]_i_11_n_0\,
      CO(3 downto 1) => \NLW_t3_min_of_max_reg[8]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => min2_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t3_min_of_max[8]_i_12_n_0\,
      O(3 downto 0) => \NLW_t3_min_of_max_reg[8]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t3_min_of_max[8]_i_13_n_0\
    );
\t3_min_of_max_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_min_of_max_reg[8]_i_5_n_0\,
      CO(2) => \t3_min_of_max_reg[8]_i_5_n_1\,
      CO(1) => \t3_min_of_max_reg[8]_i_5_n_2\,
      CO(0) => \t3_min_of_max_reg[8]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \t3_min_of_max[8]_i_14_n_0\,
      DI(2) => \t3_min_of_max[8]_i_15_n_0\,
      DI(1) => \t3_min_of_max[8]_i_16_n_0\,
      DI(0) => \t3_min_of_max[8]_i_17_n_0\,
      O(3 downto 0) => \NLW_t3_min_of_max_reg[8]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \t3_min_of_max[8]_i_18_n_0\,
      S(2) => \t3_min_of_max[8]_i_19_n_0\,
      S(1) => \t3_min_of_max[8]_i_20_n_0\,
      S(0) => \t3_min_of_max[8]_i_21_n_0\
    );
\t3_min_of_max_reg[8]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t3_min_of_max_reg[8]_i_8_n_0\,
      CO(2) => \t3_min_of_max_reg[8]_i_8_n_1\,
      CO(1) => \t3_min_of_max_reg[8]_i_8_n_2\,
      CO(0) => \t3_min_of_max_reg[8]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \t3_min_of_max[8]_i_22_n_0\,
      DI(2) => \t3_min_of_max[8]_i_23_n_0\,
      DI(1) => \t3_min_of_max[8]_i_24_n_0\,
      DI(0) => \t3_min_of_max[8]_i_25_n_0\,
      O(3 downto 0) => \NLW_t3_min_of_max_reg[8]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \t3_min_of_max[8]_i_26_n_0\,
      S(2) => \t3_min_of_max[8]_i_27_n_0\,
      S(1) => \t3_min_of_max[8]_i_28_n_0\,
      S(0) => \t3_min_of_max[8]_i_29_n_0\
    );
\t4_center_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t3_center_reg_n_0_[0]\,
      Q => t4_center(0)
    );
\t4_center_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t3_center_reg_n_0_[1]\,
      Q => t4_center(1)
    );
\t4_center_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t3_center_reg_n_0_[2]\,
      Q => t4_center(2)
    );
\t4_center_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t3_center_reg_n_0_[3]\,
      Q => t4_center(3)
    );
\t4_center_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t3_center_reg_n_0_[4]\,
      Q => t4_center(4)
    );
\t4_center_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t3_center_reg_n_0_[5]\,
      Q => t4_center(5)
    );
\t4_center_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t3_center_reg_n_0_[6]\,
      Q => t4_center(6)
    );
\t4_center_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \p35[8]_i_1__0_n_0\,
      D => \t3_center_reg_n_0_[7]\,
      Q => t4_center(7)
    );
\t4_center_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \odd_pix_i_2__2_n_0\,
      D => \t3_center_reg_n_0_[8]\,
      Q => t4_center(8)
    );
t4_defective_pix_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A00C"
    )
        port map (
      I0 => t4_defective_pix_i_2_n_0,
      I1 => t4_defective_pix_i_3_n_0,
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => t4_defective_pix_i_1_n_0
    );
t4_defective_pix_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => p_0_in(7),
      I5 => p_0_in(6),
      O => t4_defective_pix_i_2_n_0
    );
t4_defective_pix_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => p_0_in(7),
      I5 => p_0_in(6),
      O => t4_defective_pix_i_3_n_0
    );
t4_defective_pix_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_defective_pix_i_1_n_0,
      Q => t4_defective_pix
    );
\t4_diff1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t3_diff1_reg_n_0_[0]\,
      I1 => p_0_in(7),
      I2 => \t3_diff1_reg_n_0_[1]\,
      O => \t4_diff1[1]_i_1_n_0\
    );
\t4_diff1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \t3_diff1_reg_n_0_[1]\,
      I1 => \t3_diff1_reg_n_0_[0]\,
      I2 => p_0_in(7),
      I3 => \t3_diff1_reg_n_0_[2]\,
      O => \t4_diff1[2]_i_1_n_0\
    );
\t4_diff1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \t3_diff1_reg_n_0_[2]\,
      I1 => \t3_diff1_reg_n_0_[0]\,
      I2 => \t3_diff1_reg_n_0_[1]\,
      I3 => p_0_in(7),
      I4 => \t3_diff1_reg_n_0_[3]\,
      O => \t4_diff1[3]_i_1_n_0\
    );
\t4_diff1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \t3_diff1_reg_n_0_[3]\,
      I1 => \t3_diff1_reg_n_0_[1]\,
      I2 => \t3_diff1_reg_n_0_[0]\,
      I3 => \t3_diff1_reg_n_0_[2]\,
      I4 => p_0_in(7),
      I5 => \t3_diff1_reg_n_0_[4]\,
      O => \t4_diff1[4]_i_1_n_0\
    );
\t4_diff1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \t4_diff1[8]_i_3_n_0\,
      I1 => p_0_in(7),
      I2 => \t3_diff1_reg_n_0_[5]\,
      O => \t4_diff1[5]_i_1_n_0\
    );
\t4_diff1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \t3_diff1_reg_n_0_[5]\,
      I1 => \t4_diff1[8]_i_3_n_0\,
      I2 => p_0_in(7),
      I3 => \t3_diff1_reg_n_0_[6]\,
      O => \t4_diff1[6]_i_1_n_0\
    );
\t4_diff1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \t4_diff1[8]_i_3_n_0\,
      I1 => \t3_diff1_reg_n_0_[5]\,
      I2 => \t3_diff1_reg_n_0_[6]\,
      I3 => p_0_in(7),
      I4 => \t3_diff1_reg_n_0_[7]\,
      O => \t4_diff1[7]_i_1_n_0\
    );
\t4_diff1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFFFFFD0000"
    )
        port map (
      I0 => \t4_diff1[8]_i_3_n_0\,
      I1 => \t3_diff1_reg_n_0_[7]\,
      I2 => \t3_diff1_reg_n_0_[6]\,
      I3 => \t3_diff1_reg_n_0_[5]\,
      I4 => p_0_in(7),
      I5 => \t3_diff1_reg_n_0_[8]\,
      O => \t4_diff1[8]_i_1_n_0\
    );
\t4_diff1[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_dpc_en,
      O => \t4_diff1[8]_i_2_n_0\
    );
\t4_diff1[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \t3_diff1_reg_n_0_[3]\,
      I1 => \t3_diff1_reg_n_0_[1]\,
      I2 => \t3_diff1_reg_n_0_[0]\,
      I3 => \t3_diff1_reg_n_0_[2]\,
      I4 => \t3_diff1_reg_n_0_[4]\,
      O => \t4_diff1[8]_i_3_n_0\
    );
\t4_diff1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => \t3_diff1_reg_n_0_[0]\,
      Q => t4_diff1(0)
    );
\t4_diff1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff1[1]_i_1_n_0\,
      Q => t4_diff1(1)
    );
\t4_diff1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff1[2]_i_1_n_0\,
      Q => t4_diff1(2)
    );
\t4_diff1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff1[3]_i_1_n_0\,
      Q => t4_diff1(3)
    );
\t4_diff1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff1[4]_i_1_n_0\,
      Q => t4_diff1(4)
    );
\t4_diff1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff1[5]_i_1_n_0\,
      Q => t4_diff1(5)
    );
\t4_diff1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff1[6]_i_1_n_0\,
      Q => t4_diff1(6)
    );
\t4_diff1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff1[7]_i_1_n_0\,
      Q => t4_diff1(7)
    );
\t4_diff1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff1[8]_i_1_n_0\,
      Q => t4_diff1(8)
    );
\t4_diff2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t3_diff2_reg_n_0_[0]\,
      I1 => p_0_in(6),
      I2 => \t3_diff2_reg_n_0_[1]\,
      O => \t4_diff2[1]_i_1_n_0\
    );
\t4_diff2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \t3_diff2_reg_n_0_[1]\,
      I1 => \t3_diff2_reg_n_0_[0]\,
      I2 => p_0_in(6),
      I3 => \t3_diff2_reg_n_0_[2]\,
      O => \t4_diff2[2]_i_1_n_0\
    );
\t4_diff2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \t3_diff2_reg_n_0_[2]\,
      I1 => \t3_diff2_reg_n_0_[0]\,
      I2 => \t3_diff2_reg_n_0_[1]\,
      I3 => p_0_in(6),
      I4 => \t3_diff2_reg_n_0_[3]\,
      O => \t4_diff2[3]_i_1_n_0\
    );
\t4_diff2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \t3_diff2_reg_n_0_[3]\,
      I1 => \t3_diff2_reg_n_0_[1]\,
      I2 => \t3_diff2_reg_n_0_[0]\,
      I3 => \t3_diff2_reg_n_0_[2]\,
      I4 => p_0_in(6),
      I5 => \t3_diff2_reg_n_0_[4]\,
      O => \t4_diff2[4]_i_1_n_0\
    );
\t4_diff2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \t4_diff2[8]_i_2_n_0\,
      I1 => p_0_in(6),
      I2 => \t3_diff2_reg_n_0_[5]\,
      O => \t4_diff2[5]_i_1_n_0\
    );
\t4_diff2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \t3_diff2_reg_n_0_[5]\,
      I1 => \t4_diff2[8]_i_2_n_0\,
      I2 => p_0_in(6),
      I3 => \t3_diff2_reg_n_0_[6]\,
      O => \t4_diff2[6]_i_1_n_0\
    );
\t4_diff2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \t4_diff2[8]_i_2_n_0\,
      I1 => \t3_diff2_reg_n_0_[5]\,
      I2 => \t3_diff2_reg_n_0_[6]\,
      I3 => p_0_in(6),
      I4 => \t3_diff2_reg_n_0_[7]\,
      O => \t4_diff2[7]_i_1_n_0\
    );
\t4_diff2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFFFFFD0000"
    )
        port map (
      I0 => \t4_diff2[8]_i_2_n_0\,
      I1 => \t3_diff2_reg_n_0_[7]\,
      I2 => \t3_diff2_reg_n_0_[6]\,
      I3 => \t3_diff2_reg_n_0_[5]\,
      I4 => p_0_in(6),
      I5 => \t3_diff2_reg_n_0_[8]\,
      O => \t4_diff2[8]_i_1_n_0\
    );
\t4_diff2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \t3_diff2_reg_n_0_[3]\,
      I1 => \t3_diff2_reg_n_0_[1]\,
      I2 => \t3_diff2_reg_n_0_[0]\,
      I3 => \t3_diff2_reg_n_0_[2]\,
      I4 => \t3_diff2_reg_n_0_[4]\,
      O => \t4_diff2[8]_i_2_n_0\
    );
\t4_diff2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => \t3_diff2_reg_n_0_[0]\,
      Q => t4_diff2(0)
    );
\t4_diff2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => \t4_diff2[1]_i_1_n_0\,
      Q => t4_diff2(1)
    );
\t4_diff2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff2[2]_i_1_n_0\,
      Q => t4_diff2(2)
    );
\t4_diff2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff2[3]_i_1_n_0\,
      Q => t4_diff2(3)
    );
\t4_diff2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff2[4]_i_1_n_0\,
      Q => t4_diff2(4)
    );
\t4_diff2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff2[5]_i_1_n_0\,
      Q => t4_diff2(5)
    );
\t4_diff2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff2[6]_i_1_n_0\,
      Q => t4_diff2(6)
    );
\t4_diff2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff2[7]_i_1_n_0\,
      Q => t4_diff2(7)
    );
\t4_diff2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff2[8]_i_1_n_0\,
      Q => t4_diff2(8)
    );
\t4_diff3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t3_diff3_reg_n_0_[0]\,
      I1 => p_0_in(5),
      I2 => \t3_diff3_reg_n_0_[1]\,
      O => \t4_diff3[1]_i_1_n_0\
    );
\t4_diff3[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \t3_diff3_reg_n_0_[1]\,
      I1 => \t3_diff3_reg_n_0_[0]\,
      I2 => p_0_in(5),
      I3 => \t3_diff3_reg_n_0_[2]\,
      O => \t4_diff3[2]_i_1_n_0\
    );
\t4_diff3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \t3_diff3_reg_n_0_[2]\,
      I1 => \t3_diff3_reg_n_0_[0]\,
      I2 => \t3_diff3_reg_n_0_[1]\,
      I3 => p_0_in(5),
      I4 => \t3_diff3_reg_n_0_[3]\,
      O => \t4_diff3[3]_i_1_n_0\
    );
\t4_diff3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \t3_diff3_reg_n_0_[3]\,
      I1 => \t3_diff3_reg_n_0_[1]\,
      I2 => \t3_diff3_reg_n_0_[0]\,
      I3 => \t3_diff3_reg_n_0_[2]\,
      I4 => p_0_in(5),
      I5 => \t3_diff3_reg_n_0_[4]\,
      O => \t4_diff3[4]_i_1_n_0\
    );
\t4_diff3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \t4_diff3[8]_i_2_n_0\,
      I1 => p_0_in(5),
      I2 => \t3_diff3_reg_n_0_[5]\,
      O => \t4_diff3[5]_i_1_n_0\
    );
\t4_diff3[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \t3_diff3_reg_n_0_[5]\,
      I1 => \t4_diff3[8]_i_2_n_0\,
      I2 => p_0_in(5),
      I3 => \t3_diff3_reg_n_0_[6]\,
      O => \t4_diff3[6]_i_1_n_0\
    );
\t4_diff3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \t4_diff3[8]_i_2_n_0\,
      I1 => \t3_diff3_reg_n_0_[5]\,
      I2 => \t3_diff3_reg_n_0_[6]\,
      I3 => p_0_in(5),
      I4 => \t3_diff3_reg_n_0_[7]\,
      O => \t4_diff3[7]_i_1_n_0\
    );
\t4_diff3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFFFFFD0000"
    )
        port map (
      I0 => \t4_diff3[8]_i_2_n_0\,
      I1 => \t3_diff3_reg_n_0_[7]\,
      I2 => \t3_diff3_reg_n_0_[6]\,
      I3 => \t3_diff3_reg_n_0_[5]\,
      I4 => p_0_in(5),
      I5 => \t3_diff3_reg_n_0_[8]\,
      O => \t4_diff3[8]_i_1_n_0\
    );
\t4_diff3[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \t3_diff3_reg_n_0_[3]\,
      I1 => \t3_diff3_reg_n_0_[1]\,
      I2 => \t3_diff3_reg_n_0_[0]\,
      I3 => \t3_diff3_reg_n_0_[2]\,
      I4 => \t3_diff3_reg_n_0_[4]\,
      O => \t4_diff3[8]_i_2_n_0\
    );
\t4_diff3_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => \t3_diff3_reg_n_0_[0]\,
      Q => t4_diff3(0)
    );
\t4_diff3_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => \t4_diff3[1]_i_1_n_0\,
      Q => t4_diff3(1)
    );
\t4_diff3_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff3[2]_i_1_n_0\,
      Q => t4_diff3(2)
    );
\t4_diff3_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff3[3]_i_1_n_0\,
      Q => t4_diff3(3)
    );
\t4_diff3_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff3[4]_i_1_n_0\,
      Q => t4_diff3(4)
    );
\t4_diff3_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff3[5]_i_1_n_0\,
      Q => t4_diff3(5)
    );
\t4_diff3_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff3[6]_i_1_n_0\,
      Q => t4_diff3(6)
    );
\t4_diff3_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff3[7]_i_1_n_0\,
      Q => t4_diff3(7)
    );
\t4_diff3_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff3[8]_i_1_n_0\,
      Q => t4_diff3(8)
    );
\t4_diff4[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t3_diff4_reg_n_0_[0]\,
      I1 => p_0_in(4),
      I2 => \t3_diff4_reg_n_0_[1]\,
      O => \t4_diff4[1]_i_1_n_0\
    );
\t4_diff4[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \t3_diff4_reg_n_0_[1]\,
      I1 => \t3_diff4_reg_n_0_[0]\,
      I2 => p_0_in(4),
      I3 => \t3_diff4_reg_n_0_[2]\,
      O => \t4_diff4[2]_i_1_n_0\
    );
\t4_diff4[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \t3_diff4_reg_n_0_[2]\,
      I1 => \t3_diff4_reg_n_0_[0]\,
      I2 => \t3_diff4_reg_n_0_[1]\,
      I3 => p_0_in(4),
      I4 => \t3_diff4_reg_n_0_[3]\,
      O => \t4_diff4[3]_i_1_n_0\
    );
\t4_diff4[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \t3_diff4_reg_n_0_[3]\,
      I1 => \t3_diff4_reg_n_0_[1]\,
      I2 => \t3_diff4_reg_n_0_[0]\,
      I3 => \t3_diff4_reg_n_0_[2]\,
      I4 => p_0_in(4),
      I5 => \t3_diff4_reg_n_0_[4]\,
      O => \t4_diff4[4]_i_1_n_0\
    );
\t4_diff4[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \t4_diff4[8]_i_2_n_0\,
      I1 => p_0_in(4),
      I2 => \t3_diff4_reg_n_0_[5]\,
      O => \t4_diff4[5]_i_1_n_0\
    );
\t4_diff4[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \t3_diff4_reg_n_0_[5]\,
      I1 => \t4_diff4[8]_i_2_n_0\,
      I2 => p_0_in(4),
      I3 => \t3_diff4_reg_n_0_[6]\,
      O => \t4_diff4[6]_i_1_n_0\
    );
\t4_diff4[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \t4_diff4[8]_i_2_n_0\,
      I1 => \t3_diff4_reg_n_0_[5]\,
      I2 => \t3_diff4_reg_n_0_[6]\,
      I3 => p_0_in(4),
      I4 => \t3_diff4_reg_n_0_[7]\,
      O => \t4_diff4[7]_i_1_n_0\
    );
\t4_diff4[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFFFFFD0000"
    )
        port map (
      I0 => \t4_diff4[8]_i_2_n_0\,
      I1 => \t3_diff4_reg_n_0_[7]\,
      I2 => \t3_diff4_reg_n_0_[6]\,
      I3 => \t3_diff4_reg_n_0_[5]\,
      I4 => p_0_in(4),
      I5 => \t3_diff4_reg_n_0_[8]\,
      O => \t4_diff4[8]_i_1_n_0\
    );
\t4_diff4[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \t3_diff4_reg_n_0_[3]\,
      I1 => \t3_diff4_reg_n_0_[1]\,
      I2 => \t3_diff4_reg_n_0_[0]\,
      I3 => \t3_diff4_reg_n_0_[2]\,
      I4 => \t3_diff4_reg_n_0_[4]\,
      O => \t4_diff4[8]_i_2_n_0\
    );
\t4_diff4_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => \t3_diff4_reg_n_0_[0]\,
      Q => t4_diff4(0)
    );
\t4_diff4_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff4[1]_i_1_n_0\,
      Q => t4_diff4(1)
    );
\t4_diff4_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff4[2]_i_1_n_0\,
      Q => t4_diff4(2)
    );
\t4_diff4_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff4[3]_i_1_n_0\,
      Q => t4_diff4(3)
    );
\t4_diff4_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff4[4]_i_1_n_0\,
      Q => t4_diff4(4)
    );
\t4_diff4_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff4[5]_i_1_n_0\,
      Q => t4_diff4(5)
    );
\t4_diff4_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff4[6]_i_1_n_0\,
      Q => t4_diff4(6)
    );
\t4_diff4_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff4[7]_i_1_n_0\,
      Q => t4_diff4(7)
    );
\t4_diff4_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff4[8]_i_1_n_0\,
      Q => t4_diff4(8)
    );
\t4_diff5[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t3_diff5_reg_n_0_[0]\,
      I1 => p_0_in(3),
      I2 => \t3_diff5_reg_n_0_[1]\,
      O => \t4_diff5[1]_i_1_n_0\
    );
\t4_diff5[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \t3_diff5_reg_n_0_[1]\,
      I1 => \t3_diff5_reg_n_0_[0]\,
      I2 => p_0_in(3),
      I3 => \t3_diff5_reg_n_0_[2]\,
      O => \t4_diff5[2]_i_1_n_0\
    );
\t4_diff5[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \t3_diff5_reg_n_0_[2]\,
      I1 => \t3_diff5_reg_n_0_[0]\,
      I2 => \t3_diff5_reg_n_0_[1]\,
      I3 => p_0_in(3),
      I4 => \t3_diff5_reg_n_0_[3]\,
      O => \t4_diff5[3]_i_1_n_0\
    );
\t4_diff5[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \t3_diff5_reg_n_0_[3]\,
      I1 => \t3_diff5_reg_n_0_[1]\,
      I2 => \t3_diff5_reg_n_0_[0]\,
      I3 => \t3_diff5_reg_n_0_[2]\,
      I4 => p_0_in(3),
      I5 => \t3_diff5_reg_n_0_[4]\,
      O => \t4_diff5[4]_i_1_n_0\
    );
\t4_diff5[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \t4_diff5[8]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => \t3_diff5_reg_n_0_[5]\,
      O => \t4_diff5[5]_i_1_n_0\
    );
\t4_diff5[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \t3_diff5_reg_n_0_[5]\,
      I1 => \t4_diff5[8]_i_2_n_0\,
      I2 => p_0_in(3),
      I3 => \t3_diff5_reg_n_0_[6]\,
      O => \t4_diff5[6]_i_1_n_0\
    );
\t4_diff5[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \t4_diff5[8]_i_2_n_0\,
      I1 => \t3_diff5_reg_n_0_[5]\,
      I2 => \t3_diff5_reg_n_0_[6]\,
      I3 => p_0_in(3),
      I4 => \t3_diff5_reg_n_0_[7]\,
      O => \t4_diff5[7]_i_1_n_0\
    );
\t4_diff5[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFFFFFD0000"
    )
        port map (
      I0 => \t4_diff5[8]_i_2_n_0\,
      I1 => \t3_diff5_reg_n_0_[7]\,
      I2 => \t3_diff5_reg_n_0_[6]\,
      I3 => \t3_diff5_reg_n_0_[5]\,
      I4 => p_0_in(3),
      I5 => \t3_diff5_reg_n_0_[8]\,
      O => \t4_diff5[8]_i_1_n_0\
    );
\t4_diff5[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \t3_diff5_reg_n_0_[3]\,
      I1 => \t3_diff5_reg_n_0_[1]\,
      I2 => \t3_diff5_reg_n_0_[0]\,
      I3 => \t3_diff5_reg_n_0_[2]\,
      I4 => \t3_diff5_reg_n_0_[4]\,
      O => \t4_diff5[8]_i_2_n_0\
    );
\t4_diff5_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => \t3_diff5_reg_n_0_[0]\,
      Q => t4_diff5(0)
    );
\t4_diff5_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => \t4_diff5[1]_i_1_n_0\,
      Q => t4_diff5(1)
    );
\t4_diff5_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff5[2]_i_1_n_0\,
      Q => t4_diff5(2)
    );
\t4_diff5_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff5[3]_i_1_n_0\,
      Q => t4_diff5(3)
    );
\t4_diff5_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff5[4]_i_1_n_0\,
      Q => t4_diff5(4)
    );
\t4_diff5_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff5[5]_i_1_n_0\,
      Q => t4_diff5(5)
    );
\t4_diff5_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff5[6]_i_1_n_0\,
      Q => t4_diff5(6)
    );
\t4_diff5_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff5[7]_i_1_n_0\,
      Q => t4_diff5(7)
    );
\t4_diff5_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff5[8]_i_1_n_0\,
      Q => t4_diff5(8)
    );
\t4_diff6[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t3_diff6_reg_n_0_[0]\,
      I1 => p_0_in(2),
      I2 => \t3_diff6_reg_n_0_[1]\,
      O => \t4_diff6[1]_i_1_n_0\
    );
\t4_diff6[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \t3_diff6_reg_n_0_[1]\,
      I1 => \t3_diff6_reg_n_0_[0]\,
      I2 => p_0_in(2),
      I3 => \t3_diff6_reg_n_0_[2]\,
      O => \t4_diff6[2]_i_1_n_0\
    );
\t4_diff6[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \t3_diff6_reg_n_0_[2]\,
      I1 => \t3_diff6_reg_n_0_[0]\,
      I2 => \t3_diff6_reg_n_0_[1]\,
      I3 => p_0_in(2),
      I4 => \t3_diff6_reg_n_0_[3]\,
      O => \t4_diff6[3]_i_1_n_0\
    );
\t4_diff6[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \t3_diff6_reg_n_0_[3]\,
      I1 => \t3_diff6_reg_n_0_[1]\,
      I2 => \t3_diff6_reg_n_0_[0]\,
      I3 => \t3_diff6_reg_n_0_[2]\,
      I4 => p_0_in(2),
      I5 => \t3_diff6_reg_n_0_[4]\,
      O => \t4_diff6[4]_i_1_n_0\
    );
\t4_diff6[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \t4_diff6[8]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => \t3_diff6_reg_n_0_[5]\,
      O => \t4_diff6[5]_i_1_n_0\
    );
\t4_diff6[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \t3_diff6_reg_n_0_[5]\,
      I1 => \t4_diff6[8]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => \t3_diff6_reg_n_0_[6]\,
      O => \t4_diff6[6]_i_1_n_0\
    );
\t4_diff6[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \t4_diff6[8]_i_2_n_0\,
      I1 => \t3_diff6_reg_n_0_[5]\,
      I2 => \t3_diff6_reg_n_0_[6]\,
      I3 => p_0_in(2),
      I4 => \t3_diff6_reg_n_0_[7]\,
      O => \t4_diff6[7]_i_1_n_0\
    );
\t4_diff6[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFFFFFD0000"
    )
        port map (
      I0 => \t4_diff6[8]_i_2_n_0\,
      I1 => \t3_diff6_reg_n_0_[7]\,
      I2 => \t3_diff6_reg_n_0_[6]\,
      I3 => \t3_diff6_reg_n_0_[5]\,
      I4 => p_0_in(2),
      I5 => \t3_diff6_reg_n_0_[8]\,
      O => \t4_diff6[8]_i_1_n_0\
    );
\t4_diff6[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \t3_diff6_reg_n_0_[3]\,
      I1 => \t3_diff6_reg_n_0_[1]\,
      I2 => \t3_diff6_reg_n_0_[0]\,
      I3 => \t3_diff6_reg_n_0_[2]\,
      I4 => \t3_diff6_reg_n_0_[4]\,
      O => \t4_diff6[8]_i_2_n_0\
    );
\t4_diff6_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => \t3_diff6_reg_n_0_[0]\,
      Q => t4_diff6(0)
    );
\t4_diff6_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff1[9]_i_2_n_0\,
      D => \t4_diff6[1]_i_1_n_0\,
      Q => t4_diff6(1)
    );
\t4_diff6_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff6[2]_i_1_n_0\,
      Q => t4_diff6(2)
    );
\t4_diff6_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff6[3]_i_1_n_0\,
      Q => t4_diff6(3)
    );
\t4_diff6_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff6[4]_i_1_n_0\,
      Q => t4_diff6(4)
    );
\t4_diff6_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff6[5]_i_1_n_0\,
      Q => t4_diff6(5)
    );
\t4_diff6_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff6[6]_i_1_n_0\,
      Q => t4_diff6(6)
    );
\t4_diff6_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff6[7]_i_1_n_0\,
      Q => t4_diff6(7)
    );
\t4_diff6_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff1[8]_i_2_n_0\,
      D => \t4_diff6[8]_i_1_n_0\,
      Q => t4_diff6(8)
    );
\t4_diff7[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t3_diff7_reg_n_0_[0]\,
      I1 => p_0_in(1),
      I2 => \t3_diff7_reg_n_0_[1]\,
      O => \t4_diff7[1]_i_1_n_0\
    );
\t4_diff7[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \t3_diff7_reg_n_0_[1]\,
      I1 => \t3_diff7_reg_n_0_[0]\,
      I2 => p_0_in(1),
      I3 => \t3_diff7_reg_n_0_[2]\,
      O => \t4_diff7[2]_i_1_n_0\
    );
\t4_diff7[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \t3_diff7_reg_n_0_[2]\,
      I1 => \t3_diff7_reg_n_0_[0]\,
      I2 => \t3_diff7_reg_n_0_[1]\,
      I3 => p_0_in(1),
      I4 => \t3_diff7_reg_n_0_[3]\,
      O => \t4_diff7[3]_i_1_n_0\
    );
\t4_diff7[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \t3_diff7_reg_n_0_[3]\,
      I1 => \t3_diff7_reg_n_0_[1]\,
      I2 => \t3_diff7_reg_n_0_[0]\,
      I3 => \t3_diff7_reg_n_0_[2]\,
      I4 => p_0_in(1),
      I5 => \t3_diff7_reg_n_0_[4]\,
      O => \t4_diff7[4]_i_1_n_0\
    );
\t4_diff7[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \t4_diff7[8]_i_3_n_0\,
      I1 => p_0_in(1),
      I2 => \t3_diff7_reg_n_0_[5]\,
      O => \t4_diff7[5]_i_1_n_0\
    );
\t4_diff7[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \t3_diff7_reg_n_0_[5]\,
      I1 => \t4_diff7[8]_i_3_n_0\,
      I2 => p_0_in(1),
      I3 => \t3_diff7_reg_n_0_[6]\,
      O => \t4_diff7[6]_i_1_n_0\
    );
\t4_diff7[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \t4_diff7[8]_i_3_n_0\,
      I1 => \t3_diff7_reg_n_0_[5]\,
      I2 => \t3_diff7_reg_n_0_[6]\,
      I3 => p_0_in(1),
      I4 => \t3_diff7_reg_n_0_[7]\,
      O => \t4_diff7[7]_i_1_n_0\
    );
\t4_diff7[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFFFFFD0000"
    )
        port map (
      I0 => \t4_diff7[8]_i_3_n_0\,
      I1 => \t3_diff7_reg_n_0_[7]\,
      I2 => \t3_diff7_reg_n_0_[6]\,
      I3 => \t3_diff7_reg_n_0_[5]\,
      I4 => p_0_in(1),
      I5 => \t3_diff7_reg_n_0_[8]\,
      O => \t4_diff7[8]_i_1_n_0\
    );
\t4_diff7[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_dpc_en,
      O => \t4_diff7[8]_i_2_n_0\
    );
\t4_diff7[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \t3_diff7_reg_n_0_[3]\,
      I1 => \t3_diff7_reg_n_0_[1]\,
      I2 => \t3_diff7_reg_n_0_[0]\,
      I3 => \t3_diff7_reg_n_0_[2]\,
      I4 => \t3_diff7_reg_n_0_[4]\,
      O => \t4_diff7[8]_i_3_n_0\
    );
\t4_diff7_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => \t3_diff7_reg_n_0_[0]\,
      Q => t4_diff7(0)
    );
\t4_diff7_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => \t4_diff7[1]_i_1_n_0\,
      Q => t4_diff7(1)
    );
\t4_diff7_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => \t4_diff7[2]_i_1_n_0\,
      Q => t4_diff7(2)
    );
\t4_diff7_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => \t4_diff7[3]_i_1_n_0\,
      Q => t4_diff7(3)
    );
\t4_diff7_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => \t4_diff7[4]_i_1_n_0\,
      Q => t4_diff7(4)
    );
\t4_diff7_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => \t4_diff7[5]_i_1_n_0\,
      Q => t4_diff7(5)
    );
\t4_diff7_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => \t4_diff7[6]_i_1_n_0\,
      Q => t4_diff7(6)
    );
\t4_diff7_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => \t4_diff7[7]_i_1_n_0\,
      Q => t4_diff7(7)
    );
\t4_diff7_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => \t4_diff7[8]_i_1_n_0\,
      Q => t4_diff7(8)
    );
\t4_diff8[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t3_diff8_reg_n_0_[0]\,
      I1 => p_0_in(0),
      I2 => \t3_diff8_reg_n_0_[1]\,
      O => \t4_diff8[1]_i_1_n_0\
    );
\t4_diff8[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \t3_diff8_reg_n_0_[1]\,
      I1 => \t3_diff8_reg_n_0_[0]\,
      I2 => p_0_in(0),
      I3 => \t3_diff8_reg_n_0_[2]\,
      O => \t4_diff8[2]_i_1_n_0\
    );
\t4_diff8[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => \t3_diff8_reg_n_0_[2]\,
      I1 => \t3_diff8_reg_n_0_[0]\,
      I2 => \t3_diff8_reg_n_0_[1]\,
      I3 => p_0_in(0),
      I4 => \t3_diff8_reg_n_0_[3]\,
      O => \t4_diff8[3]_i_1_n_0\
    );
\t4_diff8[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => \t3_diff8_reg_n_0_[3]\,
      I1 => \t3_diff8_reg_n_0_[1]\,
      I2 => \t3_diff8_reg_n_0_[0]\,
      I3 => \t3_diff8_reg_n_0_[2]\,
      I4 => p_0_in(0),
      I5 => \t3_diff8_reg_n_0_[4]\,
      O => \t4_diff8[4]_i_1_n_0\
    );
\t4_diff8[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \t4_diff8[8]_i_2_n_0\,
      I1 => p_0_in(0),
      I2 => \t3_diff8_reg_n_0_[5]\,
      O => \t4_diff8[5]_i_1_n_0\
    );
\t4_diff8[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => \t3_diff8_reg_n_0_[5]\,
      I1 => \t4_diff8[8]_i_2_n_0\,
      I2 => p_0_in(0),
      I3 => \t3_diff8_reg_n_0_[6]\,
      O => \t4_diff8[6]_i_1_n_0\
    );
\t4_diff8[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \t4_diff8[8]_i_2_n_0\,
      I1 => \t3_diff8_reg_n_0_[5]\,
      I2 => \t3_diff8_reg_n_0_[6]\,
      I3 => p_0_in(0),
      I4 => \t3_diff8_reg_n_0_[7]\,
      O => \t4_diff8[7]_i_1_n_0\
    );
\t4_diff8[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFFFFFD0000"
    )
        port map (
      I0 => \t4_diff8[8]_i_2_n_0\,
      I1 => \t3_diff8_reg_n_0_[7]\,
      I2 => \t3_diff8_reg_n_0_[6]\,
      I3 => \t3_diff8_reg_n_0_[5]\,
      I4 => p_0_in(0),
      I5 => \t3_diff8_reg_n_0_[8]\,
      O => \t4_diff8[8]_i_1_n_0\
    );
\t4_diff8[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \t3_diff8_reg_n_0_[3]\,
      I1 => \t3_diff8_reg_n_0_[1]\,
      I2 => \t3_diff8_reg_n_0_[0]\,
      I3 => \t3_diff8_reg_n_0_[2]\,
      I4 => \t3_diff8_reg_n_0_[4]\,
      O => \t4_diff8[8]_i_2_n_0\
    );
\t4_diff8_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => \t3_diff8_reg_n_0_[0]\,
      Q => t4_diff8(0)
    );
\t4_diff8_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => \t4_diff8[1]_i_1_n_0\,
      Q => t4_diff8(1)
    );
\t4_diff8_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => \t4_diff8[2]_i_1_n_0\,
      Q => t4_diff8(2)
    );
\t4_diff8_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => \t4_diff8[3]_i_1_n_0\,
      Q => t4_diff8(3)
    );
\t4_diff8_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => \t4_diff8[4]_i_1_n_0\,
      Q => t4_diff8(4)
    );
\t4_diff8_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => \t4_diff8[5]_i_1_n_0\,
      Q => t4_diff8(5)
    );
\t4_diff8_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => \t4_diff8[6]_i_1_n_0\,
      Q => t4_diff8(6)
    );
\t4_diff8_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => \t4_diff8[7]_i_1_n_0\,
      Q => t4_diff8(7)
    );
\t4_diff8_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => \t4_diff8[8]_i_1_n_0\,
      Q => t4_diff8(8)
    );
\t4_medium[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t4_medium[8]_i_2_n_0\,
      I1 => \t3_max_of_min_reg_n_0_[0]\,
      I2 => \t4_medium[8]_i_3_n_0\,
      I3 => t3_min_of_max(0),
      I4 => t3_med_of_med(0),
      I5 => \t4_medium[8]_i_4_n_0\,
      O => med3_return(0)
    );
\t4_medium[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t4_medium[8]_i_2_n_0\,
      I1 => \t3_max_of_min_reg_n_0_[1]\,
      I2 => \t4_medium[8]_i_3_n_0\,
      I3 => t3_min_of_max(1),
      I4 => t3_med_of_med(1),
      I5 => \t4_medium[8]_i_4_n_0\,
      O => med3_return(1)
    );
\t4_medium[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t4_medium[8]_i_2_n_0\,
      I1 => \t3_max_of_min_reg_n_0_[2]\,
      I2 => \t4_medium[8]_i_3_n_0\,
      I3 => t3_min_of_max(2),
      I4 => t3_med_of_med(2),
      I5 => \t4_medium[8]_i_4_n_0\,
      O => med3_return(2)
    );
\t4_medium[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t4_medium[8]_i_2_n_0\,
      I1 => \t3_max_of_min_reg_n_0_[3]\,
      I2 => \t4_medium[8]_i_3_n_0\,
      I3 => t3_min_of_max(3),
      I4 => t3_med_of_med(3),
      I5 => \t4_medium[8]_i_4_n_0\,
      O => med3_return(3)
    );
\t4_medium[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t4_medium[8]_i_2_n_0\,
      I1 => \t3_max_of_min_reg_n_0_[4]\,
      I2 => \t4_medium[8]_i_3_n_0\,
      I3 => t3_min_of_max(4),
      I4 => t3_med_of_med(4),
      I5 => \t4_medium[8]_i_4_n_0\,
      O => med3_return(4)
    );
\t4_medium[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t4_medium[8]_i_2_n_0\,
      I1 => \t3_max_of_min_reg_n_0_[5]\,
      I2 => \t4_medium[8]_i_3_n_0\,
      I3 => t3_min_of_max(5),
      I4 => t3_med_of_med(5),
      I5 => \t4_medium[8]_i_4_n_0\,
      O => med3_return(5)
    );
\t4_medium[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t4_medium[8]_i_2_n_0\,
      I1 => \t3_max_of_min_reg_n_0_[6]\,
      I2 => \t4_medium[8]_i_3_n_0\,
      I3 => t3_min_of_max(6),
      I4 => t3_med_of_med(6),
      I5 => \t4_medium[8]_i_4_n_0\,
      O => med3_return(6)
    );
\t4_medium[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t4_medium[8]_i_2_n_0\,
      I1 => \t3_max_of_min_reg_n_0_[7]\,
      I2 => \t4_medium[8]_i_3_n_0\,
      I3 => t3_min_of_max(7),
      I4 => t3_med_of_med(7),
      I5 => \t4_medium[8]_i_4_n_0\,
      O => med3_return(7)
    );
\t4_medium[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \t4_medium[8]_i_2_n_0\,
      I1 => \t3_max_of_min_reg_n_0_[8]\,
      I2 => \t4_medium[8]_i_3_n_0\,
      I3 => t3_min_of_max(8),
      I4 => t3_med_of_med(8),
      I5 => \t4_medium[8]_i_4_n_0\,
      O => med3_return(8)
    );
\t4_medium[8]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t3_min_of_max(8),
      I1 => t3_med_of_med(8),
      O => \t4_medium[8]_i_11_n_0\
    );
\t4_medium[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t3_med_of_med(8),
      I1 => t3_min_of_max(8),
      O => \t4_medium[8]_i_12_n_0\
    );
\t4_medium[8]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t3_min_of_max(8),
      I1 => \t3_max_of_min_reg_n_0_[8]\,
      O => \t4_medium[8]_i_14_n_0\
    );
\t4_medium[8]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_max_of_min_reg_n_0_[8]\,
      I1 => t3_min_of_max(8),
      O => \t4_medium[8]_i_15_n_0\
    );
\t4_medium[8]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t3_med_of_med(8),
      I1 => \t3_max_of_min_reg_n_0_[8]\,
      O => \t4_medium[8]_i_17_n_0\
    );
\t4_medium[8]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t3_max_of_min_reg_n_0_[8]\,
      I1 => t3_med_of_med(8),
      O => \t4_medium[8]_i_18_n_0\
    );
\t4_medium[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => med3_return21_in,
      I1 => med3_return30_in,
      I2 => med3_return1,
      I3 => med3_return2,
      I4 => med3_return3,
      O => \t4_medium[8]_i_2_n_0\
    );
\t4_medium[8]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t3_med_of_med(8),
      I1 => t3_min_of_max(8),
      O => \t4_medium[8]_i_20_n_0\
    );
\t4_medium[8]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t3_min_of_max(8),
      I1 => t3_med_of_med(8),
      O => \t4_medium[8]_i_21_n_0\
    );
\t4_medium[8]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \t3_max_of_min_reg_n_0_[8]\,
      I1 => t3_min_of_max(8),
      O => \t4_medium[8]_i_23_n_0\
    );
\t4_medium[8]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t3_min_of_max(8),
      I1 => \t3_max_of_min_reg_n_0_[8]\,
      O => \t4_medium[8]_i_24_n_0\
    );
\t4_medium[8]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t3_min_of_max(6),
      I1 => t3_med_of_med(6),
      I2 => t3_min_of_max(7),
      I3 => t3_med_of_med(7),
      O => \t4_medium[8]_i_25_n_0\
    );
\t4_medium[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t3_min_of_max(4),
      I1 => t3_med_of_med(4),
      I2 => t3_min_of_max(5),
      I3 => t3_med_of_med(5),
      O => \t4_medium[8]_i_26_n_0\
    );
\t4_medium[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t3_min_of_max(2),
      I1 => t3_med_of_med(2),
      I2 => t3_min_of_max(3),
      I3 => t3_med_of_med(3),
      O => \t4_medium[8]_i_27_n_0\
    );
\t4_medium[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t3_min_of_max(0),
      I1 => t3_med_of_med(0),
      I2 => t3_min_of_max(1),
      I3 => t3_med_of_med(1),
      O => \t4_medium[8]_i_28_n_0\
    );
\t4_medium[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t3_min_of_max(6),
      I1 => t3_med_of_med(6),
      I2 => t3_min_of_max(7),
      I3 => t3_med_of_med(7),
      O => \t4_medium[8]_i_29_n_0\
    );
\t4_medium[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => med3_return30_in,
      I1 => med3_return21_in,
      I2 => med3_return1,
      I3 => med3_return3,
      I4 => med3_return2,
      O => \t4_medium[8]_i_3_n_0\
    );
\t4_medium[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t3_min_of_max(4),
      I1 => t3_med_of_med(4),
      I2 => t3_min_of_max(5),
      I3 => t3_med_of_med(5),
      O => \t4_medium[8]_i_30_n_0\
    );
\t4_medium[8]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t3_min_of_max(2),
      I1 => t3_med_of_med(2),
      I2 => t3_min_of_max(3),
      I3 => t3_med_of_med(3),
      O => \t4_medium[8]_i_31_n_0\
    );
\t4_medium[8]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t3_min_of_max(0),
      I1 => t3_med_of_med(0),
      I2 => t3_min_of_max(1),
      I3 => t3_med_of_med(1),
      O => \t4_medium[8]_i_32_n_0\
    );
\t4_medium[8]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t3_min_of_max(6),
      I1 => \t3_max_of_min_reg_n_0_[6]\,
      I2 => t3_min_of_max(7),
      I3 => \t3_max_of_min_reg_n_0_[7]\,
      O => \t4_medium[8]_i_33_n_0\
    );
\t4_medium[8]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t3_min_of_max(4),
      I1 => \t3_max_of_min_reg_n_0_[4]\,
      I2 => t3_min_of_max(5),
      I3 => \t3_max_of_min_reg_n_0_[5]\,
      O => \t4_medium[8]_i_34_n_0\
    );
\t4_medium[8]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t3_min_of_max(2),
      I1 => \t3_max_of_min_reg_n_0_[2]\,
      I2 => t3_min_of_max(3),
      I3 => \t3_max_of_min_reg_n_0_[3]\,
      O => \t4_medium[8]_i_35_n_0\
    );
\t4_medium[8]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t3_min_of_max(0),
      I1 => \t3_max_of_min_reg_n_0_[0]\,
      I2 => t3_min_of_max(1),
      I3 => \t3_max_of_min_reg_n_0_[1]\,
      O => \t4_medium[8]_i_36_n_0\
    );
\t4_medium[8]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t3_max_of_min_reg_n_0_[6]\,
      I1 => t3_min_of_max(6),
      I2 => \t3_max_of_min_reg_n_0_[7]\,
      I3 => t3_min_of_max(7),
      O => \t4_medium[8]_i_37_n_0\
    );
\t4_medium[8]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t3_max_of_min_reg_n_0_[4]\,
      I1 => t3_min_of_max(4),
      I2 => \t3_max_of_min_reg_n_0_[5]\,
      I3 => t3_min_of_max(5),
      O => \t4_medium[8]_i_38_n_0\
    );
\t4_medium[8]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t3_max_of_min_reg_n_0_[2]\,
      I1 => t3_min_of_max(2),
      I2 => \t3_max_of_min_reg_n_0_[3]\,
      I3 => t3_min_of_max(3),
      O => \t4_medium[8]_i_39_n_0\
    );
\t4_medium[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => med3_return21_in,
      I1 => med3_return1,
      I2 => med3_return2,
      O => \t4_medium[8]_i_4_n_0\
    );
\t4_medium[8]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t3_max_of_min_reg_n_0_[0]\,
      I1 => t3_min_of_max(0),
      I2 => \t3_max_of_min_reg_n_0_[1]\,
      I3 => t3_min_of_max(1),
      O => \t4_medium[8]_i_40_n_0\
    );
\t4_medium[8]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => t3_med_of_med(7),
      I1 => \t3_max_of_min_reg_n_0_[7]\,
      I2 => t3_med_of_med(6),
      I3 => \t3_max_of_min_reg_n_0_[6]\,
      O => \t4_medium[8]_i_41_n_0\
    );
\t4_medium[8]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => t3_med_of_med(5),
      I1 => \t3_max_of_min_reg_n_0_[5]\,
      I2 => t3_med_of_med(4),
      I3 => \t3_max_of_min_reg_n_0_[4]\,
      O => \t4_medium[8]_i_42_n_0\
    );
\t4_medium[8]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => t3_med_of_med(3),
      I1 => \t3_max_of_min_reg_n_0_[3]\,
      I2 => t3_med_of_med(2),
      I3 => \t3_max_of_min_reg_n_0_[2]\,
      O => \t4_medium[8]_i_43_n_0\
    );
\t4_medium[8]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => t3_med_of_med(1),
      I1 => \t3_max_of_min_reg_n_0_[1]\,
      I2 => t3_med_of_med(0),
      I3 => \t3_max_of_min_reg_n_0_[0]\,
      O => \t4_medium[8]_i_44_n_0\
    );
\t4_medium[8]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t3_med_of_med(7),
      I1 => \t3_max_of_min_reg_n_0_[7]\,
      I2 => t3_med_of_med(6),
      I3 => \t3_max_of_min_reg_n_0_[6]\,
      O => \t4_medium[8]_i_45_n_0\
    );
\t4_medium[8]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t3_med_of_med(5),
      I1 => \t3_max_of_min_reg_n_0_[5]\,
      I2 => t3_med_of_med(4),
      I3 => \t3_max_of_min_reg_n_0_[4]\,
      O => \t4_medium[8]_i_46_n_0\
    );
\t4_medium[8]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t3_med_of_med(3),
      I1 => \t3_max_of_min_reg_n_0_[3]\,
      I2 => t3_med_of_med(2),
      I3 => \t3_max_of_min_reg_n_0_[2]\,
      O => \t4_medium[8]_i_47_n_0\
    );
\t4_medium[8]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t3_med_of_med(1),
      I1 => \t3_max_of_min_reg_n_0_[1]\,
      I2 => t3_med_of_med(0),
      I3 => \t3_max_of_min_reg_n_0_[0]\,
      O => \t4_medium[8]_i_48_n_0\
    );
\t4_medium[8]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t3_med_of_med(6),
      I1 => t3_min_of_max(6),
      I2 => t3_med_of_med(7),
      I3 => t3_min_of_max(7),
      O => \t4_medium[8]_i_49_n_0\
    );
\t4_medium[8]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t3_med_of_med(4),
      I1 => t3_min_of_max(4),
      I2 => t3_med_of_med(5),
      I3 => t3_min_of_max(5),
      O => \t4_medium[8]_i_50_n_0\
    );
\t4_medium[8]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t3_med_of_med(2),
      I1 => t3_min_of_max(2),
      I2 => t3_med_of_med(3),
      I3 => t3_min_of_max(3),
      O => \t4_medium[8]_i_51_n_0\
    );
\t4_medium[8]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => t3_med_of_med(0),
      I1 => t3_min_of_max(0),
      I2 => t3_med_of_med(1),
      I3 => t3_min_of_max(1),
      O => \t4_medium[8]_i_52_n_0\
    );
\t4_medium[8]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t3_min_of_max(6),
      I1 => t3_med_of_med(6),
      I2 => t3_min_of_max(7),
      I3 => t3_med_of_med(7),
      O => \t4_medium[8]_i_53_n_0\
    );
\t4_medium[8]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t3_min_of_max(4),
      I1 => t3_med_of_med(4),
      I2 => t3_min_of_max(5),
      I3 => t3_med_of_med(5),
      O => \t4_medium[8]_i_54_n_0\
    );
\t4_medium[8]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t3_min_of_max(2),
      I1 => t3_med_of_med(2),
      I2 => t3_min_of_max(3),
      I3 => t3_med_of_med(3),
      O => \t4_medium[8]_i_55_n_0\
    );
\t4_medium[8]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t3_min_of_max(0),
      I1 => t3_med_of_med(0),
      I2 => t3_min_of_max(1),
      I3 => t3_med_of_med(1),
      O => \t4_medium[8]_i_56_n_0\
    );
\t4_medium[8]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \t3_max_of_min_reg_n_0_[6]\,
      I1 => t3_min_of_max(6),
      I2 => \t3_max_of_min_reg_n_0_[7]\,
      I3 => t3_min_of_max(7),
      O => \t4_medium[8]_i_57_n_0\
    );
\t4_medium[8]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \t3_max_of_min_reg_n_0_[4]\,
      I1 => t3_min_of_max(4),
      I2 => \t3_max_of_min_reg_n_0_[5]\,
      I3 => t3_min_of_max(5),
      O => \t4_medium[8]_i_58_n_0\
    );
\t4_medium[8]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \t3_max_of_min_reg_n_0_[2]\,
      I1 => t3_min_of_max(2),
      I2 => \t3_max_of_min_reg_n_0_[3]\,
      I3 => t3_min_of_max(3),
      O => \t4_medium[8]_i_59_n_0\
    );
\t4_medium[8]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \t3_max_of_min_reg_n_0_[0]\,
      I1 => t3_min_of_max(0),
      I2 => \t3_max_of_min_reg_n_0_[1]\,
      I3 => t3_min_of_max(1),
      O => \t4_medium[8]_i_60_n_0\
    );
\t4_medium[8]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t3_max_of_min_reg_n_0_[6]\,
      I1 => t3_min_of_max(6),
      I2 => \t3_max_of_min_reg_n_0_[7]\,
      I3 => t3_min_of_max(7),
      O => \t4_medium[8]_i_61_n_0\
    );
\t4_medium[8]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t3_max_of_min_reg_n_0_[4]\,
      I1 => t3_min_of_max(4),
      I2 => \t3_max_of_min_reg_n_0_[5]\,
      I3 => t3_min_of_max(5),
      O => \t4_medium[8]_i_62_n_0\
    );
\t4_medium[8]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t3_max_of_min_reg_n_0_[2]\,
      I1 => t3_min_of_max(2),
      I2 => \t3_max_of_min_reg_n_0_[3]\,
      I3 => t3_min_of_max(3),
      O => \t4_medium[8]_i_63_n_0\
    );
\t4_medium[8]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \t3_max_of_min_reg_n_0_[0]\,
      I1 => t3_min_of_max(0),
      I2 => \t3_max_of_min_reg_n_0_[1]\,
      I3 => t3_min_of_max(1),
      O => \t4_medium[8]_i_64_n_0\
    );
\t4_medium_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med3_return(0),
      Q => t4_medium(0)
    );
\t4_medium_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med3_return(1),
      Q => t4_medium(1)
    );
\t4_medium_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med3_return(2),
      Q => t4_medium(2)
    );
\t4_medium_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med3_return(3),
      Q => t4_medium(3)
    );
\t4_medium_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med3_return(4),
      Q => t4_medium(4)
    );
\t4_medium_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med3_return(5),
      Q => t4_medium(5)
    );
\t4_medium_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med3_return(6),
      Q => t4_medium(6)
    );
\t4_medium_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med3_return(7),
      Q => t4_medium(7)
    );
\t4_medium_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => med3_return(8),
      Q => t4_medium(8)
    );
\t4_medium_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t4_medium_reg[8]_i_10_n_0\,
      CO(2) => \t4_medium_reg[8]_i_10_n_1\,
      CO(1) => \t4_medium_reg[8]_i_10_n_2\,
      CO(0) => \t4_medium_reg[8]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \t4_medium[8]_i_25_n_0\,
      DI(2) => \t4_medium[8]_i_26_n_0\,
      DI(1) => \t4_medium[8]_i_27_n_0\,
      DI(0) => \t4_medium[8]_i_28_n_0\,
      O(3 downto 0) => \NLW_t4_medium_reg[8]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \t4_medium[8]_i_29_n_0\,
      S(2) => \t4_medium[8]_i_30_n_0\,
      S(1) => \t4_medium[8]_i_31_n_0\,
      S(0) => \t4_medium[8]_i_32_n_0\
    );
\t4_medium_reg[8]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t4_medium_reg[8]_i_13_n_0\,
      CO(2) => \t4_medium_reg[8]_i_13_n_1\,
      CO(1) => \t4_medium_reg[8]_i_13_n_2\,
      CO(0) => \t4_medium_reg[8]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \t4_medium[8]_i_33_n_0\,
      DI(2) => \t4_medium[8]_i_34_n_0\,
      DI(1) => \t4_medium[8]_i_35_n_0\,
      DI(0) => \t4_medium[8]_i_36_n_0\,
      O(3 downto 0) => \NLW_t4_medium_reg[8]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \t4_medium[8]_i_37_n_0\,
      S(2) => \t4_medium[8]_i_38_n_0\,
      S(1) => \t4_medium[8]_i_39_n_0\,
      S(0) => \t4_medium[8]_i_40_n_0\
    );
\t4_medium_reg[8]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t4_medium_reg[8]_i_16_n_0\,
      CO(2) => \t4_medium_reg[8]_i_16_n_1\,
      CO(1) => \t4_medium_reg[8]_i_16_n_2\,
      CO(0) => \t4_medium_reg[8]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \t4_medium[8]_i_41_n_0\,
      DI(2) => \t4_medium[8]_i_42_n_0\,
      DI(1) => \t4_medium[8]_i_43_n_0\,
      DI(0) => \t4_medium[8]_i_44_n_0\,
      O(3 downto 0) => \NLW_t4_medium_reg[8]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \t4_medium[8]_i_45_n_0\,
      S(2) => \t4_medium[8]_i_46_n_0\,
      S(1) => \t4_medium[8]_i_47_n_0\,
      S(0) => \t4_medium[8]_i_48_n_0\
    );
\t4_medium_reg[8]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t4_medium_reg[8]_i_19_n_0\,
      CO(2) => \t4_medium_reg[8]_i_19_n_1\,
      CO(1) => \t4_medium_reg[8]_i_19_n_2\,
      CO(0) => \t4_medium_reg[8]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \t4_medium[8]_i_49_n_0\,
      DI(2) => \t4_medium[8]_i_50_n_0\,
      DI(1) => \t4_medium[8]_i_51_n_0\,
      DI(0) => \t4_medium[8]_i_52_n_0\,
      O(3 downto 0) => \NLW_t4_medium_reg[8]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \t4_medium[8]_i_53_n_0\,
      S(2) => \t4_medium[8]_i_54_n_0\,
      S(1) => \t4_medium[8]_i_55_n_0\,
      S(0) => \t4_medium[8]_i_56_n_0\
    );
\t4_medium_reg[8]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t4_medium_reg[8]_i_22_n_0\,
      CO(2) => \t4_medium_reg[8]_i_22_n_1\,
      CO(1) => \t4_medium_reg[8]_i_22_n_2\,
      CO(0) => \t4_medium_reg[8]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \t4_medium[8]_i_57_n_0\,
      DI(2) => \t4_medium[8]_i_58_n_0\,
      DI(1) => \t4_medium[8]_i_59_n_0\,
      DI(0) => \t4_medium[8]_i_60_n_0\,
      O(3 downto 0) => \NLW_t4_medium_reg[8]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \t4_medium[8]_i_61_n_0\,
      S(2) => \t4_medium[8]_i_62_n_0\,
      S(1) => \t4_medium[8]_i_63_n_0\,
      S(0) => \t4_medium[8]_i_64_n_0\
    );
\t4_medium_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \t4_medium_reg[8]_i_10_n_0\,
      CO(3 downto 1) => \NLW_t4_medium_reg[8]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => med3_return21_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t4_medium[8]_i_11_n_0\,
      O(3 downto 0) => \NLW_t4_medium_reg[8]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t4_medium[8]_i_12_n_0\
    );
\t4_medium_reg[8]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \t4_medium_reg[8]_i_13_n_0\,
      CO(3 downto 1) => \NLW_t4_medium_reg[8]_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => med3_return30_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t4_medium[8]_i_14_n_0\,
      O(3 downto 0) => \NLW_t4_medium_reg[8]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t4_medium[8]_i_15_n_0\
    );
\t4_medium_reg[8]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \t4_medium_reg[8]_i_16_n_0\,
      CO(3 downto 1) => \NLW_t4_medium_reg[8]_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => med3_return1,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t4_medium[8]_i_17_n_0\,
      O(3 downto 0) => \NLW_t4_medium_reg[8]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t4_medium[8]_i_18_n_0\
    );
\t4_medium_reg[8]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \t4_medium_reg[8]_i_19_n_0\,
      CO(3 downto 1) => \NLW_t4_medium_reg[8]_i_8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => med3_return2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t4_medium[8]_i_20_n_0\,
      O(3 downto 0) => \NLW_t4_medium_reg[8]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t4_medium[8]_i_21_n_0\
    );
\t4_medium_reg[8]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \t4_medium_reg[8]_i_22_n_0\,
      CO(3 downto 1) => \NLW_t4_medium_reg[8]_i_9_CO_UNCONNECTED\(3 downto 1),
      CO(0) => med3_return3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \t4_medium[8]_i_23_n_0\,
      O(3 downto 0) => \NLW_t4_medium_reg[8]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \t4_medium[8]_i_24_n_0\
    );
\t5_center_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_center(0),
      Q => t5_center(0)
    );
\t5_center_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_center(1),
      Q => t5_center(1)
    );
\t5_center_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_center(2),
      Q => t5_center(2)
    );
\t5_center_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_center(3),
      Q => t5_center(3)
    );
\t5_center_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_center(4),
      Q => t5_center(4)
    );
\t5_center_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_center(5),
      Q => t5_center(5)
    );
\t5_center_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_center(6),
      Q => t5_center(6)
    );
\t5_center_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_center(7),
      Q => t5_center(7)
    );
\t5_center_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_center(8),
      Q => t5_center(8)
    );
t5_defective_pix_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => t4_defective_pix,
      I1 => t5_defective_pix_i_2_n_0,
      I2 => t5_defective_pix2,
      I3 => t5_defective_pix1,
      I4 => t5_defective_pix4,
      I5 => t5_defective_pix3,
      O => t5_defective_pix0
    );
t5_defective_pix_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t4_diff7(8),
      I1 => t5_defective_pix_reg_i_9_0(8),
      O => t5_defective_pix_i_12_n_0
    );
t5_defective_pix_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t5_defective_pix_reg_i_9_0(8),
      I1 => t4_diff7(8),
      O => t5_defective_pix_i_13_n_0
    );
t5_defective_pix_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t4_diff8(8),
      I1 => t5_defective_pix_reg_i_9_0(8),
      O => t5_defective_pix_i_15_n_0
    );
t5_defective_pix_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t5_defective_pix_reg_i_9_0(8),
      I1 => t4_diff8(8),
      O => t5_defective_pix_i_16_n_0
    );
t5_defective_pix_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t4_diff5(8),
      I1 => t5_defective_pix_reg_i_9_0(8),
      O => t5_defective_pix_i_18_n_0
    );
t5_defective_pix_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t5_defective_pix_reg_i_9_0(8),
      I1 => t4_diff5(8),
      O => t5_defective_pix_i_19_n_0
    );
t5_defective_pix_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => t5_defective_pix6,
      I1 => t5_defective_pix5,
      I2 => t5_defective_pix8,
      I3 => t5_defective_pix7,
      O => t5_defective_pix_i_2_n_0
    );
t5_defective_pix_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t4_diff6(8),
      I1 => t5_defective_pix_reg_i_9_0(8),
      O => t5_defective_pix_i_21_n_0
    );
t5_defective_pix_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t5_defective_pix_reg_i_9_0(8),
      I1 => t4_diff6(8),
      O => t5_defective_pix_i_22_n_0
    );
t5_defective_pix_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t4_diff3(8),
      I1 => t5_defective_pix_reg_i_9_0(8),
      O => t5_defective_pix_i_24_n_0
    );
t5_defective_pix_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t5_defective_pix_reg_i_9_0(8),
      I1 => t4_diff3(8),
      O => t5_defective_pix_i_25_n_0
    );
t5_defective_pix_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t4_diff4(8),
      I1 => t5_defective_pix_reg_i_9_0(8),
      O => t5_defective_pix_i_27_n_0
    );
t5_defective_pix_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t5_defective_pix_reg_i_9_0(8),
      I1 => t4_diff4(8),
      O => t5_defective_pix_i_28_n_0
    );
t5_defective_pix_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t4_diff1(8),
      I1 => t5_defective_pix_reg_i_9_0(8),
      O => t5_defective_pix_i_30_n_0
    );
t5_defective_pix_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t5_defective_pix_reg_i_9_0(8),
      I1 => t4_diff1(8),
      O => t5_defective_pix_i_31_n_0
    );
t5_defective_pix_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => t4_diff2(8),
      I1 => t5_defective_pix_reg_i_9_0(8),
      O => t5_defective_pix_i_33_n_0
    );
t5_defective_pix_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t5_defective_pix_reg_i_9_0(8),
      I1 => t4_diff2(8),
      O => t5_defective_pix_i_34_n_0
    );
t5_defective_pix_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff7(6),
      I1 => t5_defective_pix_reg_i_9_0(6),
      I2 => t5_defective_pix_reg_i_9_0(7),
      I3 => t4_diff7(7),
      O => t5_defective_pix_i_35_n_0
    );
t5_defective_pix_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff7(4),
      I1 => t5_defective_pix_reg_i_9_0(4),
      I2 => t5_defective_pix_reg_i_9_0(5),
      I3 => t4_diff7(5),
      O => t5_defective_pix_i_36_n_0
    );
t5_defective_pix_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff7(2),
      I1 => t5_defective_pix_reg_i_9_0(2),
      I2 => t5_defective_pix_reg_i_9_0(3),
      I3 => t4_diff7(3),
      O => t5_defective_pix_i_37_n_0
    );
t5_defective_pix_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff7(0),
      I1 => t5_defective_pix_reg_i_9_0(0),
      I2 => t5_defective_pix_reg_i_9_0(1),
      I3 => t4_diff7(1),
      O => t5_defective_pix_i_38_n_0
    );
t5_defective_pix_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff7(6),
      I1 => t5_defective_pix_reg_i_9_0(6),
      I2 => t4_diff7(7),
      I3 => t5_defective_pix_reg_i_9_0(7),
      O => t5_defective_pix_i_39_n_0
    );
t5_defective_pix_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff7(4),
      I1 => t5_defective_pix_reg_i_9_0(4),
      I2 => t4_diff7(5),
      I3 => t5_defective_pix_reg_i_9_0(5),
      O => t5_defective_pix_i_40_n_0
    );
t5_defective_pix_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff7(2),
      I1 => t5_defective_pix_reg_i_9_0(2),
      I2 => t4_diff7(3),
      I3 => t5_defective_pix_reg_i_9_0(3),
      O => t5_defective_pix_i_41_n_0
    );
t5_defective_pix_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff7(0),
      I1 => t5_defective_pix_reg_i_9_0(0),
      I2 => t4_diff7(1),
      I3 => t5_defective_pix_reg_i_9_0(1),
      O => t5_defective_pix_i_42_n_0
    );
t5_defective_pix_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff8(6),
      I1 => t5_defective_pix_reg_i_9_0(6),
      I2 => t5_defective_pix_reg_i_9_0(7),
      I3 => t4_diff8(7),
      O => t5_defective_pix_i_43_n_0
    );
t5_defective_pix_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff8(4),
      I1 => t5_defective_pix_reg_i_9_0(4),
      I2 => t5_defective_pix_reg_i_9_0(5),
      I3 => t4_diff8(5),
      O => t5_defective_pix_i_44_n_0
    );
t5_defective_pix_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff8(2),
      I1 => t5_defective_pix_reg_i_9_0(2),
      I2 => t5_defective_pix_reg_i_9_0(3),
      I3 => t4_diff8(3),
      O => t5_defective_pix_i_45_n_0
    );
t5_defective_pix_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff8(0),
      I1 => t5_defective_pix_reg_i_9_0(0),
      I2 => t5_defective_pix_reg_i_9_0(1),
      I3 => t4_diff8(1),
      O => t5_defective_pix_i_46_n_0
    );
t5_defective_pix_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff8(6),
      I1 => t5_defective_pix_reg_i_9_0(6),
      I2 => t4_diff8(7),
      I3 => t5_defective_pix_reg_i_9_0(7),
      O => t5_defective_pix_i_47_n_0
    );
t5_defective_pix_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff8(4),
      I1 => t5_defective_pix_reg_i_9_0(4),
      I2 => t4_diff8(5),
      I3 => t5_defective_pix_reg_i_9_0(5),
      O => t5_defective_pix_i_48_n_0
    );
t5_defective_pix_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff8(2),
      I1 => t5_defective_pix_reg_i_9_0(2),
      I2 => t4_diff8(3),
      I3 => t5_defective_pix_reg_i_9_0(3),
      O => t5_defective_pix_i_49_n_0
    );
t5_defective_pix_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff8(0),
      I1 => t5_defective_pix_reg_i_9_0(0),
      I2 => t4_diff8(1),
      I3 => t5_defective_pix_reg_i_9_0(1),
      O => t5_defective_pix_i_50_n_0
    );
t5_defective_pix_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff5(6),
      I1 => t5_defective_pix_reg_i_9_0(6),
      I2 => t5_defective_pix_reg_i_9_0(7),
      I3 => t4_diff5(7),
      O => t5_defective_pix_i_51_n_0
    );
t5_defective_pix_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff5(4),
      I1 => t5_defective_pix_reg_i_9_0(4),
      I2 => t5_defective_pix_reg_i_9_0(5),
      I3 => t4_diff5(5),
      O => t5_defective_pix_i_52_n_0
    );
t5_defective_pix_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff5(2),
      I1 => t5_defective_pix_reg_i_9_0(2),
      I2 => t5_defective_pix_reg_i_9_0(3),
      I3 => t4_diff5(3),
      O => t5_defective_pix_i_53_n_0
    );
t5_defective_pix_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff5(0),
      I1 => t5_defective_pix_reg_i_9_0(0),
      I2 => t5_defective_pix_reg_i_9_0(1),
      I3 => t4_diff5(1),
      O => t5_defective_pix_i_54_n_0
    );
t5_defective_pix_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff5(6),
      I1 => t5_defective_pix_reg_i_9_0(6),
      I2 => t4_diff5(7),
      I3 => t5_defective_pix_reg_i_9_0(7),
      O => t5_defective_pix_i_55_n_0
    );
t5_defective_pix_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff5(4),
      I1 => t5_defective_pix_reg_i_9_0(4),
      I2 => t4_diff5(5),
      I3 => t5_defective_pix_reg_i_9_0(5),
      O => t5_defective_pix_i_56_n_0
    );
t5_defective_pix_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff5(2),
      I1 => t5_defective_pix_reg_i_9_0(2),
      I2 => t4_diff5(3),
      I3 => t5_defective_pix_reg_i_9_0(3),
      O => t5_defective_pix_i_57_n_0
    );
t5_defective_pix_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff5(0),
      I1 => t5_defective_pix_reg_i_9_0(0),
      I2 => t4_diff5(1),
      I3 => t5_defective_pix_reg_i_9_0(1),
      O => t5_defective_pix_i_58_n_0
    );
t5_defective_pix_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff6(6),
      I1 => t5_defective_pix_reg_i_9_0(6),
      I2 => t5_defective_pix_reg_i_9_0(7),
      I3 => t4_diff6(7),
      O => t5_defective_pix_i_59_n_0
    );
t5_defective_pix_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff6(4),
      I1 => t5_defective_pix_reg_i_9_0(4),
      I2 => t5_defective_pix_reg_i_9_0(5),
      I3 => t4_diff6(5),
      O => t5_defective_pix_i_60_n_0
    );
t5_defective_pix_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff6(2),
      I1 => t5_defective_pix_reg_i_9_0(2),
      I2 => t5_defective_pix_reg_i_9_0(3),
      I3 => t4_diff6(3),
      O => t5_defective_pix_i_61_n_0
    );
t5_defective_pix_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff6(0),
      I1 => t5_defective_pix_reg_i_9_0(0),
      I2 => t5_defective_pix_reg_i_9_0(1),
      I3 => t4_diff6(1),
      O => t5_defective_pix_i_62_n_0
    );
t5_defective_pix_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff6(6),
      I1 => t5_defective_pix_reg_i_9_0(6),
      I2 => t4_diff6(7),
      I3 => t5_defective_pix_reg_i_9_0(7),
      O => t5_defective_pix_i_63_n_0
    );
t5_defective_pix_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff6(4),
      I1 => t5_defective_pix_reg_i_9_0(4),
      I2 => t4_diff6(5),
      I3 => t5_defective_pix_reg_i_9_0(5),
      O => t5_defective_pix_i_64_n_0
    );
t5_defective_pix_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff6(2),
      I1 => t5_defective_pix_reg_i_9_0(2),
      I2 => t4_diff6(3),
      I3 => t5_defective_pix_reg_i_9_0(3),
      O => t5_defective_pix_i_65_n_0
    );
t5_defective_pix_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff6(0),
      I1 => t5_defective_pix_reg_i_9_0(0),
      I2 => t4_diff6(1),
      I3 => t5_defective_pix_reg_i_9_0(1),
      O => t5_defective_pix_i_66_n_0
    );
t5_defective_pix_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff3(6),
      I1 => t5_defective_pix_reg_i_9_0(6),
      I2 => t5_defective_pix_reg_i_9_0(7),
      I3 => t4_diff3(7),
      O => t5_defective_pix_i_67_n_0
    );
t5_defective_pix_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff3(4),
      I1 => t5_defective_pix_reg_i_9_0(4),
      I2 => t5_defective_pix_reg_i_9_0(5),
      I3 => t4_diff3(5),
      O => t5_defective_pix_i_68_n_0
    );
t5_defective_pix_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff3(2),
      I1 => t5_defective_pix_reg_i_9_0(2),
      I2 => t5_defective_pix_reg_i_9_0(3),
      I3 => t4_diff3(3),
      O => t5_defective_pix_i_69_n_0
    );
t5_defective_pix_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff3(0),
      I1 => t5_defective_pix_reg_i_9_0(0),
      I2 => t5_defective_pix_reg_i_9_0(1),
      I3 => t4_diff3(1),
      O => t5_defective_pix_i_70_n_0
    );
t5_defective_pix_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff3(6),
      I1 => t5_defective_pix_reg_i_9_0(6),
      I2 => t4_diff3(7),
      I3 => t5_defective_pix_reg_i_9_0(7),
      O => t5_defective_pix_i_71_n_0
    );
t5_defective_pix_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff3(4),
      I1 => t5_defective_pix_reg_i_9_0(4),
      I2 => t4_diff3(5),
      I3 => t5_defective_pix_reg_i_9_0(5),
      O => t5_defective_pix_i_72_n_0
    );
t5_defective_pix_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff3(2),
      I1 => t5_defective_pix_reg_i_9_0(2),
      I2 => t4_diff3(3),
      I3 => t5_defective_pix_reg_i_9_0(3),
      O => t5_defective_pix_i_73_n_0
    );
t5_defective_pix_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff3(0),
      I1 => t5_defective_pix_reg_i_9_0(0),
      I2 => t4_diff3(1),
      I3 => t5_defective_pix_reg_i_9_0(1),
      O => t5_defective_pix_i_74_n_0
    );
t5_defective_pix_i_75: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff4(6),
      I1 => t5_defective_pix_reg_i_9_0(6),
      I2 => t5_defective_pix_reg_i_9_0(7),
      I3 => t4_diff4(7),
      O => t5_defective_pix_i_75_n_0
    );
t5_defective_pix_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff4(4),
      I1 => t5_defective_pix_reg_i_9_0(4),
      I2 => t5_defective_pix_reg_i_9_0(5),
      I3 => t4_diff4(5),
      O => t5_defective_pix_i_76_n_0
    );
t5_defective_pix_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff4(2),
      I1 => t5_defective_pix_reg_i_9_0(2),
      I2 => t5_defective_pix_reg_i_9_0(3),
      I3 => t4_diff4(3),
      O => t5_defective_pix_i_77_n_0
    );
t5_defective_pix_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff4(0),
      I1 => t5_defective_pix_reg_i_9_0(0),
      I2 => t5_defective_pix_reg_i_9_0(1),
      I3 => t4_diff4(1),
      O => t5_defective_pix_i_78_n_0
    );
t5_defective_pix_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff4(6),
      I1 => t5_defective_pix_reg_i_9_0(6),
      I2 => t4_diff4(7),
      I3 => t5_defective_pix_reg_i_9_0(7),
      O => t5_defective_pix_i_79_n_0
    );
t5_defective_pix_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff4(4),
      I1 => t5_defective_pix_reg_i_9_0(4),
      I2 => t4_diff4(5),
      I3 => t5_defective_pix_reg_i_9_0(5),
      O => t5_defective_pix_i_80_n_0
    );
t5_defective_pix_i_81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff4(2),
      I1 => t5_defective_pix_reg_i_9_0(2),
      I2 => t4_diff4(3),
      I3 => t5_defective_pix_reg_i_9_0(3),
      O => t5_defective_pix_i_81_n_0
    );
t5_defective_pix_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff4(0),
      I1 => t5_defective_pix_reg_i_9_0(0),
      I2 => t4_diff4(1),
      I3 => t5_defective_pix_reg_i_9_0(1),
      O => t5_defective_pix_i_82_n_0
    );
t5_defective_pix_i_83: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff1(6),
      I1 => t5_defective_pix_reg_i_9_0(6),
      I2 => t5_defective_pix_reg_i_9_0(7),
      I3 => t4_diff1(7),
      O => t5_defective_pix_i_83_n_0
    );
t5_defective_pix_i_84: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff1(4),
      I1 => t5_defective_pix_reg_i_9_0(4),
      I2 => t5_defective_pix_reg_i_9_0(5),
      I3 => t4_diff1(5),
      O => t5_defective_pix_i_84_n_0
    );
t5_defective_pix_i_85: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff1(2),
      I1 => t5_defective_pix_reg_i_9_0(2),
      I2 => t5_defective_pix_reg_i_9_0(3),
      I3 => t4_diff1(3),
      O => t5_defective_pix_i_85_n_0
    );
t5_defective_pix_i_86: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff1(0),
      I1 => t5_defective_pix_reg_i_9_0(0),
      I2 => t5_defective_pix_reg_i_9_0(1),
      I3 => t4_diff1(1),
      O => t5_defective_pix_i_86_n_0
    );
t5_defective_pix_i_87: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff1(6),
      I1 => t5_defective_pix_reg_i_9_0(6),
      I2 => t4_diff1(7),
      I3 => t5_defective_pix_reg_i_9_0(7),
      O => t5_defective_pix_i_87_n_0
    );
t5_defective_pix_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff1(4),
      I1 => t5_defective_pix_reg_i_9_0(4),
      I2 => t4_diff1(5),
      I3 => t5_defective_pix_reg_i_9_0(5),
      O => t5_defective_pix_i_88_n_0
    );
t5_defective_pix_i_89: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff1(2),
      I1 => t5_defective_pix_reg_i_9_0(2),
      I2 => t4_diff1(3),
      I3 => t5_defective_pix_reg_i_9_0(3),
      O => t5_defective_pix_i_89_n_0
    );
t5_defective_pix_i_90: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff1(0),
      I1 => t5_defective_pix_reg_i_9_0(0),
      I2 => t4_diff1(1),
      I3 => t5_defective_pix_reg_i_9_0(1),
      O => t5_defective_pix_i_90_n_0
    );
t5_defective_pix_i_91: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff2(6),
      I1 => t5_defective_pix_reg_i_9_0(6),
      I2 => t5_defective_pix_reg_i_9_0(7),
      I3 => t4_diff2(7),
      O => t5_defective_pix_i_91_n_0
    );
t5_defective_pix_i_92: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff2(4),
      I1 => t5_defective_pix_reg_i_9_0(4),
      I2 => t5_defective_pix_reg_i_9_0(5),
      I3 => t4_diff2(5),
      O => t5_defective_pix_i_92_n_0
    );
t5_defective_pix_i_93: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff2(2),
      I1 => t5_defective_pix_reg_i_9_0(2),
      I2 => t5_defective_pix_reg_i_9_0(3),
      I3 => t4_diff2(3),
      O => t5_defective_pix_i_93_n_0
    );
t5_defective_pix_i_94: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => t4_diff2(0),
      I1 => t5_defective_pix_reg_i_9_0(0),
      I2 => t5_defective_pix_reg_i_9_0(1),
      I3 => t4_diff2(1),
      O => t5_defective_pix_i_94_n_0
    );
t5_defective_pix_i_95: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff2(6),
      I1 => t5_defective_pix_reg_i_9_0(6),
      I2 => t4_diff2(7),
      I3 => t5_defective_pix_reg_i_9_0(7),
      O => t5_defective_pix_i_95_n_0
    );
t5_defective_pix_i_96: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff2(4),
      I1 => t5_defective_pix_reg_i_9_0(4),
      I2 => t4_diff2(5),
      I3 => t5_defective_pix_reg_i_9_0(5),
      O => t5_defective_pix_i_96_n_0
    );
t5_defective_pix_i_97: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff2(2),
      I1 => t5_defective_pix_reg_i_9_0(2),
      I2 => t4_diff2(3),
      I3 => t5_defective_pix_reg_i_9_0(3),
      O => t5_defective_pix_i_97_n_0
    );
t5_defective_pix_i_98: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t4_diff2(0),
      I1 => t5_defective_pix_reg_i_9_0(0),
      I2 => t4_diff2(1),
      I3 => t5_defective_pix_reg_i_9_0(1),
      O => t5_defective_pix_i_98_n_0
    );
t5_defective_pix_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t5_defective_pix0,
      Q => t5_defective_pix
    );
t5_defective_pix_reg_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => t5_defective_pix_reg_i_32_n_0,
      CO(3 downto 1) => NLW_t5_defective_pix_reg_i_10_CO_UNCONNECTED(3 downto 1),
      CO(0) => t5_defective_pix7,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => t5_defective_pix_i_33_n_0,
      O(3 downto 0) => NLW_t5_defective_pix_reg_i_10_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => t5_defective_pix_i_34_n_0
    );
t5_defective_pix_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => t5_defective_pix_reg_i_11_n_0,
      CO(2) => t5_defective_pix_reg_i_11_n_1,
      CO(1) => t5_defective_pix_reg_i_11_n_2,
      CO(0) => t5_defective_pix_reg_i_11_n_3,
      CYINIT => '0',
      DI(3) => t5_defective_pix_i_35_n_0,
      DI(2) => t5_defective_pix_i_36_n_0,
      DI(1) => t5_defective_pix_i_37_n_0,
      DI(0) => t5_defective_pix_i_38_n_0,
      O(3 downto 0) => NLW_t5_defective_pix_reg_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => t5_defective_pix_i_39_n_0,
      S(2) => t5_defective_pix_i_40_n_0,
      S(1) => t5_defective_pix_i_41_n_0,
      S(0) => t5_defective_pix_i_42_n_0
    );
t5_defective_pix_reg_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => t5_defective_pix_reg_i_14_n_0,
      CO(2) => t5_defective_pix_reg_i_14_n_1,
      CO(1) => t5_defective_pix_reg_i_14_n_2,
      CO(0) => t5_defective_pix_reg_i_14_n_3,
      CYINIT => '0',
      DI(3) => t5_defective_pix_i_43_n_0,
      DI(2) => t5_defective_pix_i_44_n_0,
      DI(1) => t5_defective_pix_i_45_n_0,
      DI(0) => t5_defective_pix_i_46_n_0,
      O(3 downto 0) => NLW_t5_defective_pix_reg_i_14_O_UNCONNECTED(3 downto 0),
      S(3) => t5_defective_pix_i_47_n_0,
      S(2) => t5_defective_pix_i_48_n_0,
      S(1) => t5_defective_pix_i_49_n_0,
      S(0) => t5_defective_pix_i_50_n_0
    );
t5_defective_pix_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => t5_defective_pix_reg_i_17_n_0,
      CO(2) => t5_defective_pix_reg_i_17_n_1,
      CO(1) => t5_defective_pix_reg_i_17_n_2,
      CO(0) => t5_defective_pix_reg_i_17_n_3,
      CYINIT => '0',
      DI(3) => t5_defective_pix_i_51_n_0,
      DI(2) => t5_defective_pix_i_52_n_0,
      DI(1) => t5_defective_pix_i_53_n_0,
      DI(0) => t5_defective_pix_i_54_n_0,
      O(3 downto 0) => NLW_t5_defective_pix_reg_i_17_O_UNCONNECTED(3 downto 0),
      S(3) => t5_defective_pix_i_55_n_0,
      S(2) => t5_defective_pix_i_56_n_0,
      S(1) => t5_defective_pix_i_57_n_0,
      S(0) => t5_defective_pix_i_58_n_0
    );
t5_defective_pix_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => t5_defective_pix_reg_i_20_n_0,
      CO(2) => t5_defective_pix_reg_i_20_n_1,
      CO(1) => t5_defective_pix_reg_i_20_n_2,
      CO(0) => t5_defective_pix_reg_i_20_n_3,
      CYINIT => '0',
      DI(3) => t5_defective_pix_i_59_n_0,
      DI(2) => t5_defective_pix_i_60_n_0,
      DI(1) => t5_defective_pix_i_61_n_0,
      DI(0) => t5_defective_pix_i_62_n_0,
      O(3 downto 0) => NLW_t5_defective_pix_reg_i_20_O_UNCONNECTED(3 downto 0),
      S(3) => t5_defective_pix_i_63_n_0,
      S(2) => t5_defective_pix_i_64_n_0,
      S(1) => t5_defective_pix_i_65_n_0,
      S(0) => t5_defective_pix_i_66_n_0
    );
t5_defective_pix_reg_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => t5_defective_pix_reg_i_23_n_0,
      CO(2) => t5_defective_pix_reg_i_23_n_1,
      CO(1) => t5_defective_pix_reg_i_23_n_2,
      CO(0) => t5_defective_pix_reg_i_23_n_3,
      CYINIT => '0',
      DI(3) => t5_defective_pix_i_67_n_0,
      DI(2) => t5_defective_pix_i_68_n_0,
      DI(1) => t5_defective_pix_i_69_n_0,
      DI(0) => t5_defective_pix_i_70_n_0,
      O(3 downto 0) => NLW_t5_defective_pix_reg_i_23_O_UNCONNECTED(3 downto 0),
      S(3) => t5_defective_pix_i_71_n_0,
      S(2) => t5_defective_pix_i_72_n_0,
      S(1) => t5_defective_pix_i_73_n_0,
      S(0) => t5_defective_pix_i_74_n_0
    );
t5_defective_pix_reg_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => t5_defective_pix_reg_i_26_n_0,
      CO(2) => t5_defective_pix_reg_i_26_n_1,
      CO(1) => t5_defective_pix_reg_i_26_n_2,
      CO(0) => t5_defective_pix_reg_i_26_n_3,
      CYINIT => '0',
      DI(3) => t5_defective_pix_i_75_n_0,
      DI(2) => t5_defective_pix_i_76_n_0,
      DI(1) => t5_defective_pix_i_77_n_0,
      DI(0) => t5_defective_pix_i_78_n_0,
      O(3 downto 0) => NLW_t5_defective_pix_reg_i_26_O_UNCONNECTED(3 downto 0),
      S(3) => t5_defective_pix_i_79_n_0,
      S(2) => t5_defective_pix_i_80_n_0,
      S(1) => t5_defective_pix_i_81_n_0,
      S(0) => t5_defective_pix_i_82_n_0
    );
t5_defective_pix_reg_i_29: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => t5_defective_pix_reg_i_29_n_0,
      CO(2) => t5_defective_pix_reg_i_29_n_1,
      CO(1) => t5_defective_pix_reg_i_29_n_2,
      CO(0) => t5_defective_pix_reg_i_29_n_3,
      CYINIT => '0',
      DI(3) => t5_defective_pix_i_83_n_0,
      DI(2) => t5_defective_pix_i_84_n_0,
      DI(1) => t5_defective_pix_i_85_n_0,
      DI(0) => t5_defective_pix_i_86_n_0,
      O(3 downto 0) => NLW_t5_defective_pix_reg_i_29_O_UNCONNECTED(3 downto 0),
      S(3) => t5_defective_pix_i_87_n_0,
      S(2) => t5_defective_pix_i_88_n_0,
      S(1) => t5_defective_pix_i_89_n_0,
      S(0) => t5_defective_pix_i_90_n_0
    );
t5_defective_pix_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => t5_defective_pix_reg_i_11_n_0,
      CO(3 downto 1) => NLW_t5_defective_pix_reg_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => t5_defective_pix2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => t5_defective_pix_i_12_n_0,
      O(3 downto 0) => NLW_t5_defective_pix_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => t5_defective_pix_i_13_n_0
    );
t5_defective_pix_reg_i_32: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => t5_defective_pix_reg_i_32_n_0,
      CO(2) => t5_defective_pix_reg_i_32_n_1,
      CO(1) => t5_defective_pix_reg_i_32_n_2,
      CO(0) => t5_defective_pix_reg_i_32_n_3,
      CYINIT => '0',
      DI(3) => t5_defective_pix_i_91_n_0,
      DI(2) => t5_defective_pix_i_92_n_0,
      DI(1) => t5_defective_pix_i_93_n_0,
      DI(0) => t5_defective_pix_i_94_n_0,
      O(3 downto 0) => NLW_t5_defective_pix_reg_i_32_O_UNCONNECTED(3 downto 0),
      S(3) => t5_defective_pix_i_95_n_0,
      S(2) => t5_defective_pix_i_96_n_0,
      S(1) => t5_defective_pix_i_97_n_0,
      S(0) => t5_defective_pix_i_98_n_0
    );
t5_defective_pix_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => t5_defective_pix_reg_i_14_n_0,
      CO(3 downto 1) => NLW_t5_defective_pix_reg_i_4_CO_UNCONNECTED(3 downto 1),
      CO(0) => t5_defective_pix1,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => t5_defective_pix_i_15_n_0,
      O(3 downto 0) => NLW_t5_defective_pix_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => t5_defective_pix_i_16_n_0
    );
t5_defective_pix_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => t5_defective_pix_reg_i_17_n_0,
      CO(3 downto 1) => NLW_t5_defective_pix_reg_i_5_CO_UNCONNECTED(3 downto 1),
      CO(0) => t5_defective_pix4,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => t5_defective_pix_i_18_n_0,
      O(3 downto 0) => NLW_t5_defective_pix_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => t5_defective_pix_i_19_n_0
    );
t5_defective_pix_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => t5_defective_pix_reg_i_20_n_0,
      CO(3 downto 1) => NLW_t5_defective_pix_reg_i_6_CO_UNCONNECTED(3 downto 1),
      CO(0) => t5_defective_pix3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => t5_defective_pix_i_21_n_0,
      O(3 downto 0) => NLW_t5_defective_pix_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => t5_defective_pix_i_22_n_0
    );
t5_defective_pix_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => t5_defective_pix_reg_i_23_n_0,
      CO(3 downto 1) => NLW_t5_defective_pix_reg_i_7_CO_UNCONNECTED(3 downto 1),
      CO(0) => t5_defective_pix6,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => t5_defective_pix_i_24_n_0,
      O(3 downto 0) => NLW_t5_defective_pix_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => t5_defective_pix_i_25_n_0
    );
t5_defective_pix_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => t5_defective_pix_reg_i_26_n_0,
      CO(3 downto 1) => NLW_t5_defective_pix_reg_i_8_CO_UNCONNECTED(3 downto 1),
      CO(0) => t5_defective_pix5,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => t5_defective_pix_i_27_n_0,
      O(3 downto 0) => NLW_t5_defective_pix_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => t5_defective_pix_i_28_n_0
    );
t5_defective_pix_reg_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => t5_defective_pix_reg_i_29_n_0,
      CO(3 downto 1) => NLW_t5_defective_pix_reg_i_9_CO_UNCONNECTED(3 downto 1),
      CO(0) => t5_defective_pix8,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => t5_defective_pix_i_30_n_0,
      O(3 downto 0) => NLW_t5_defective_pix_reg_i_9_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => t5_defective_pix_i_31_n_0
    );
\t5_medium_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_medium(0),
      Q => t5_medium(0)
    );
\t5_medium_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_medium(1),
      Q => t5_medium(1)
    );
\t5_medium_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_medium(2),
      Q => t5_medium(2)
    );
\t5_medium_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_medium(3),
      Q => t5_medium(3)
    );
\t5_medium_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_medium(4),
      Q => t5_medium(4)
    );
\t5_medium_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_medium(5),
      Q => t5_medium(5)
    );
\t5_medium_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_medium(6),
      Q => t5_medium(6)
    );
\t5_medium_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_medium(7),
      Q => t5_medium(7)
    );
\t5_medium_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t3_diff7[9]_i_2_n_0\,
      D => t4_medium(8),
      Q => t5_medium(8)
    );
\t6_center[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => t5_medium(0),
      I1 => t5_center(0),
      I2 => t5_defective_pix,
      O => \t6_center[0]_i_1_n_0\
    );
\t6_center[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => t5_medium(1),
      I1 => t5_center(1),
      I2 => t5_defective_pix,
      O => \t6_center[1]_i_1_n_0\
    );
\t6_center[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => t5_medium(2),
      I1 => t5_center(2),
      I2 => t5_defective_pix,
      O => \t6_center[2]_i_1_n_0\
    );
\t6_center[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => t5_medium(3),
      I1 => t5_center(3),
      I2 => t5_defective_pix,
      O => \t6_center[3]_i_1_n_0\
    );
\t6_center[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => t5_medium(4),
      I1 => t5_center(4),
      I2 => t5_defective_pix,
      O => \t6_center[4]_i_1_n_0\
    );
\t6_center[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => t5_medium(5),
      I1 => t5_center(5),
      I2 => t5_defective_pix,
      O => \t6_center[5]_i_1_n_0\
    );
\t6_center[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => t5_medium(6),
      I1 => t5_center(6),
      I2 => t5_defective_pix,
      O => \t6_center[6]_i_1_n_0\
    );
\t6_center[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => t5_medium(7),
      I1 => t5_center(7),
      I2 => t5_defective_pix,
      O => \t6_center[7]_i_1_n_0\
    );
\t6_center[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => t5_medium(8),
      I1 => t5_center(8),
      I2 => t5_defective_pix,
      O => \t6_center[8]_i_1_n_0\
    );
\t6_center_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => \t6_center[0]_i_1_n_0\,
      Q => \t6_center_reg[8]_0\(0)
    );
\t6_center_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => \t6_center[1]_i_1_n_0\,
      Q => \t6_center_reg[8]_0\(1)
    );
\t6_center_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => \t6_center[2]_i_1_n_0\,
      Q => \t6_center_reg[8]_0\(2)
    );
\t6_center_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => \t6_center[3]_i_1_n_0\,
      Q => \t6_center_reg[8]_0\(3)
    );
\t6_center_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => \t6_center[4]_i_1_n_0\,
      Q => \t6_center_reg[8]_0\(4)
    );
\t6_center_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => \t6_center[5]_i_1_n_0\,
      Q => \t6_center_reg[8]_0\(5)
    );
\t6_center_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => \t6_center[6]_i_1_n_0\,
      Q => \t6_center_reg[8]_0\(6)
    );
\t6_center_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => \t6_center[7]_i_1_n_0\,
      Q => \t6_center_reg[8]_0\(7)
    );
\t6_center_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => \t6_center[8]_i_1_n_0\,
      Q => \t6_center_reg[8]_0\(8)
    );
\vsync_dly_reg[7]_srl8_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => in_vsync_o,
      Q => \vsync_dly_reg[7]_srl8_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_6_n_0\
    );
\vsync_dly_reg[8]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_7\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \vsync_dly_reg[7]_srl8_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_6_n_0\,
      Q => \vsync_dly_reg[8]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_7_n_0\,
      R => '0'
    );
\vsync_dly_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => vsync_dly_reg_gate_n_0,
      Q => dpc_vsync
    );
vsync_dly_reg_c: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => '1',
      Q => vsync_dly_reg_c_n_0
    );
vsync_dly_reg_c_0: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => vsync_dly_reg_c_n_0,
      Q => vsync_dly_reg_c_0_n_0
    );
vsync_dly_reg_c_1: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => vsync_dly_reg_c_0_n_0,
      Q => vsync_dly_reg_c_1_n_0
    );
vsync_dly_reg_c_2: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => vsync_dly_reg_c_1_n_0,
      Q => vsync_dly_reg_c_2_n_0
    );
vsync_dly_reg_c_3: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => vsync_dly_reg_c_2_n_0,
      Q => vsync_dly_reg_c_3_n_0
    );
vsync_dly_reg_c_4: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => vsync_dly_reg_c_3_n_0,
      Q => vsync_dly_reg_c_4_n_0
    );
vsync_dly_reg_c_5: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => vsync_dly_reg_c_4_n_0,
      Q => vsync_dly_reg_c_5_n_0
    );
vsync_dly_reg_c_6: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => vsync_dly_reg_c_5_n_0,
      Q => vsync_dly_reg_c_6_n_0
    );
vsync_dly_reg_c_7: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \t4_diff7[8]_i_2_n_0\,
      D => vsync_dly_reg_c_6_n_0,
      Q => vsync_dly_reg_c_7_n_0
    );
vsync_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \vsync_dly_reg[8]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_dpc_i0_vsync_dly_reg_c_7_n_0\,
      I1 => vsync_dly_reg_c_7_n_0,
      O => vsync_dly_reg_gate_n_0
    );
\vsync_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dpc_vsync,
      I1 => s_dpc_en,
      I2 => in_vsync_o,
      O => in_vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_isp_ee is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    in_href : out STD_LOGIC;
    in_vsync : out STD_LOGIC;
    pclk : in STD_LOGIC;
    out_href : in STD_LOGIC;
    out_vsync : in STD_LOGIC;
    out_data : in STD_LOGIC_VECTOR ( 24 downto 0 );
    s_module_reset : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s_ee_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_isp_ee : entity is "isp_ee";
end design_1_xil_isp_lite_0_0_isp_ee;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_isp_ee is
  signal ee_href : STD_LOGIC;
  signal ee_vsync : STD_LOGIC;
  signal \href_dly_reg[3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \href_dly_reg[4]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal href_dly_reg_c_20_n_0 : STD_LOGIC;
  signal href_dly_reg_c_21_n_0 : STD_LOGIC;
  signal href_dly_reg_c_22_n_0 : STD_LOGIC;
  signal href_dly_reg_c_23_n_0 : STD_LOGIC;
  signal href_dly_reg_c_n_0 : STD_LOGIC;
  signal href_dly_reg_gate_n_0 : STD_LOGIC;
  signal in_y_1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \in_y_1[8]_i_1_n_0\ : STD_LOGIC;
  signal linebuffer_n_0 : STD_LOGIC;
  signal linebuffer_n_1 : STD_LOGIC;
  signal linebuffer_n_2 : STD_LOGIC;
  signal linebuffer_n_3 : STD_LOGIC;
  signal linebuffer_n_4 : STD_LOGIC;
  signal linebuffer_n_5 : STD_LOGIC;
  signal linebuffer_n_6 : STD_LOGIC;
  signal linebuffer_n_7 : STD_LOGIC;
  signal linebuffer_n_8 : STD_LOGIC;
  signal p11 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p12 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p13 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p21 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p23 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p31 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p32 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p33 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal tap1x : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \u_dly_reg[3][1]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \u_dly_reg[3][2]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \u_dly_reg[3][3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \u_dly_reg[3][4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \u_dly_reg[3][5]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \u_dly_reg[3][6]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \u_dly_reg[3][7]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \u_dly_reg[3][8]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \u_dly_reg[4][1]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal \u_dly_reg[4][2]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal \u_dly_reg[4][3]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal \u_dly_reg[4][4]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal \u_dly_reg[4][5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal \u_dly_reg[4][6]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal \u_dly_reg[4][7]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal \u_dly_reg[4][8]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal \u_dly_reg[5]_0\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \u_dly_reg_gate__0_n_0\ : STD_LOGIC;
  signal \u_dly_reg_gate__1_n_0\ : STD_LOGIC;
  signal \u_dly_reg_gate__2_n_0\ : STD_LOGIC;
  signal \u_dly_reg_gate__3_n_0\ : STD_LOGIC;
  signal \u_dly_reg_gate__4_n_0\ : STD_LOGIC;
  signal \u_dly_reg_gate__5_n_0\ : STD_LOGIC;
  signal \u_dly_reg_gate__6_n_0\ : STD_LOGIC;
  signal u_dly_reg_gate_n_0 : STD_LOGIC;
  signal \v_dly_reg[3][1]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \v_dly_reg[3][2]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \v_dly_reg[3][3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \v_dly_reg[3][4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \v_dly_reg[3][5]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \v_dly_reg[3][6]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \v_dly_reg[3][7]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \v_dly_reg[3][8]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \v_dly_reg[4][1]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal \v_dly_reg[4][2]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal \v_dly_reg[4][3]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal \v_dly_reg[4][4]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal \v_dly_reg[4][5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal \v_dly_reg[4][6]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal \v_dly_reg[4][7]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal \v_dly_reg[4][8]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal \v_dly_reg[5]_1\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \v_dly_reg_gate__0_n_0\ : STD_LOGIC;
  signal \v_dly_reg_gate__1_n_0\ : STD_LOGIC;
  signal \v_dly_reg_gate__2_n_0\ : STD_LOGIC;
  signal \v_dly_reg_gate__3_n_0\ : STD_LOGIC;
  signal \v_dly_reg_gate__4_n_0\ : STD_LOGIC;
  signal \v_dly_reg_gate__5_n_0\ : STD_LOGIC;
  signal \v_dly_reg_gate__6_n_0\ : STD_LOGIC;
  signal v_dly_reg_gate_n_0 : STD_LOGIC;
  signal \vsync_dly_reg[3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\ : STD_LOGIC;
  signal \vsync_dly_reg[4]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\ : STD_LOGIC;
  signal vsync_dly_reg_gate_n_0 : STD_LOGIC;
  signal y_core : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \y_core[12]_i_2_n_0\ : STD_LOGIC;
  signal \y_core[12]_i_3_n_0\ : STD_LOGIC;
  signal \y_core[12]_i_4_n_0\ : STD_LOGIC;
  signal \y_core[5]_i_2_n_0\ : STD_LOGIC;
  signal \y_core[5]_i_3_n_0\ : STD_LOGIC;
  signal \y_core[5]_i_4_n_0\ : STD_LOGIC;
  signal \y_core[9]_i_2_n_0\ : STD_LOGIC;
  signal \y_core[9]_i_3_n_0\ : STD_LOGIC;
  signal \y_core[9]_i_4_n_0\ : STD_LOGIC;
  signal \y_core[9]_i_5_n_0\ : STD_LOGIC;
  signal \y_core_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \y_core_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \y_core_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \y_core_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \y_core_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \y_core_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \y_core_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \y_core_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \y_core_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \y_core_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \y_core_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \y_core_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \y_core_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \y_core_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \y_core_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \y_core_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \y_core_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \y_core_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \y_core_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \y_core_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \y_core_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal y_data : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal y_data0 : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \y_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \y_data[11]_i_3_n_0\ : STD_LOGIC;
  signal \y_data[11]_i_4_n_0\ : STD_LOGIC;
  signal \y_data[11]_i_5_n_0\ : STD_LOGIC;
  signal \y_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \y_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \y_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \y_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \y_data[3]_i_4_n_0\ : STD_LOGIC;
  signal \y_data[3]_i_5_n_0\ : STD_LOGIC;
  signal \y_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \y_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \y_data[7]_i_4_n_0\ : STD_LOGIC;
  signal \y_data[7]_i_5_n_0\ : STD_LOGIC;
  signal y_data_1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \y_data_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \y_data_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \y_data_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \y_data_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \y_data_1[5]_i_1_n_0\ : STD_LOGIC;
  signal \y_data_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \y_data_1[7]_i_1_n_0\ : STD_LOGIC;
  signal \y_data_1[8]_i_1_n_0\ : STD_LOGIC;
  signal \y_data_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \y_data_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \y_data_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \y_data_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \y_data_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \y_data_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \y_data_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \y_data_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \y_data_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \y_data_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \y_data_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \y_data_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \y_data_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \y_data_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal y_edge : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \y_edge[11]_i_12_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_15_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_16_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_17_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_18_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_19_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_20_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_21_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_22_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_23_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_24_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_25_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_26_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_27_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_28_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_29_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_2_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_30_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_31_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_32_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_33_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_34_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_35_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_36_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_37_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_38_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_3_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_4_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_5_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_6_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_7_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_8_n_0\ : STD_LOGIC;
  signal \y_edge[11]_i_9_n_0\ : STD_LOGIC;
  signal \y_edge[3]_i_2_n_0\ : STD_LOGIC;
  signal \y_edge[3]_i_3_n_0\ : STD_LOGIC;
  signal \y_edge[3]_i_4_n_0\ : STD_LOGIC;
  signal \y_edge[3]_i_5_n_0\ : STD_LOGIC;
  signal \y_edge[3]_i_6_n_0\ : STD_LOGIC;
  signal \y_edge[3]_i_7_n_0\ : STD_LOGIC;
  signal \y_edge[3]_i_8_n_0\ : STD_LOGIC;
  signal \y_edge[3]_i_9_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_10_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_11_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_12_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_15_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_16_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_17_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_18_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_19_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_20_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_21_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_22_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_23_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_24_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_25_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_26_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_27_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_28_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_29_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_2_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_3_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_4_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_5_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_6_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_7_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_8_n_0\ : STD_LOGIC;
  signal \y_edge[7]_i_9_n_0\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_11_n_1\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_11_n_6\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_11_n_7\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_13_n_1\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_13_n_2\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_13_n_3\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_13_n_4\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_13_n_5\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_13_n_6\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_13_n_7\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_14_n_0\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_14_n_1\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_14_n_2\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_14_n_4\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_14_n_5\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_14_n_6\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_14_n_7\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \y_edge_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \y_edge_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \y_edge_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \y_edge_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \y_edge_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_13_n_1\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_13_n_2\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_13_n_3\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_13_n_4\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_13_n_5\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_13_n_6\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_13_n_7\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_14_n_1\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_14_n_2\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_14_n_3\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_14_n_4\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_14_n_5\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_14_n_6\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_14_n_7\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \y_edge_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_y_core_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_core_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_data_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_data_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_data_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_y_edge_reg[11]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y_edge_reg[11]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_edge_reg[11]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y_edge_reg[11]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_edge_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y_edge_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_reg[14]_i_1__4\ : label is "soft_lutpair184";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \href_dly_reg[3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/href_dly_reg ";
  attribute srl_name : string;
  attribute srl_name of \href_dly_reg[3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/href_dly_reg[3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute SOFT_HLUTNM of href_dly_reg_gate : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \href_reg_i_1__4\ : label is "soft_lutpair184";
  attribute srl_bus_name of \u_dly_reg[3][1]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3] ";
  attribute srl_name of \u_dly_reg[3][1]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][1]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute srl_bus_name of \u_dly_reg[3][2]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3] ";
  attribute srl_name of \u_dly_reg[3][2]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][2]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute srl_bus_name of \u_dly_reg[3][3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3] ";
  attribute srl_name of \u_dly_reg[3][3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute srl_bus_name of \u_dly_reg[3][4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3] ";
  attribute srl_name of \u_dly_reg[3][4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute srl_bus_name of \u_dly_reg[3][5]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3] ";
  attribute srl_name of \u_dly_reg[3][5]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][5]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute srl_bus_name of \u_dly_reg[3][6]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3] ";
  attribute srl_name of \u_dly_reg[3][6]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][6]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute srl_bus_name of \u_dly_reg[3][7]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3] ";
  attribute srl_name of \u_dly_reg[3][7]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][7]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute srl_bus_name of \u_dly_reg[3][8]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3] ";
  attribute srl_name of \u_dly_reg[3][8]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[3][8]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute SOFT_HLUTNM of u_dly_reg_gate : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \u_dly_reg_gate__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \u_dly_reg_gate__1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \u_dly_reg_gate__2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \u_dly_reg_gate__3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \u_dly_reg_gate__4\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \u_dly_reg_gate__5\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \u_dly_reg_gate__6\ : label is "soft_lutpair194";
  attribute srl_bus_name of \v_dly_reg[3][1]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3] ";
  attribute srl_name of \v_dly_reg[3][1]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3][1]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute srl_bus_name of \v_dly_reg[3][2]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3] ";
  attribute srl_name of \v_dly_reg[3][2]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3][2]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute srl_bus_name of \v_dly_reg[3][3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3] ";
  attribute srl_name of \v_dly_reg[3][3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3][3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute srl_bus_name of \v_dly_reg[3][4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3] ";
  attribute srl_name of \v_dly_reg[3][4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3][4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute srl_bus_name of \v_dly_reg[3][5]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3] ";
  attribute srl_name of \v_dly_reg[3][5]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3][5]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute srl_bus_name of \v_dly_reg[3][6]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3] ";
  attribute srl_name of \v_dly_reg[3][6]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3][6]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute srl_bus_name of \v_dly_reg[3][7]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3] ";
  attribute srl_name of \v_dly_reg[3][7]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3][7]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute srl_bus_name of \v_dly_reg[3][8]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3] ";
  attribute srl_name of \v_dly_reg[3][8]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[3][8]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute SOFT_HLUTNM of v_dly_reg_gate : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \v_dly_reg_gate__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \v_dly_reg_gate__1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \v_dly_reg_gate__2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \v_dly_reg_gate__3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \v_dly_reg_gate__4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \v_dly_reg_gate__5\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \v_dly_reg_gate__6\ : label is "soft_lutpair193";
  attribute srl_bus_name of \vsync_dly_reg[3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/vsync_dly_reg ";
  attribute srl_name of \vsync_dly_reg[3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\ : label is "\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/vsync_dly_reg[3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22 ";
  attribute SOFT_HLUTNM of vsync_dly_reg_gate : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \y_edge[11]_i_12\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \y_edge[11]_i_16\ : label is "soft_lutpair185";
  attribute HLUTNM : string;
  attribute HLUTNM of \y_edge[11]_i_17\ : label is "lutpair194";
  attribute HLUTNM of \y_edge[11]_i_20\ : label is "lutpair186";
  attribute HLUTNM of \y_edge[11]_i_23\ : label is "lutpair185";
  attribute HLUTNM of \y_edge[11]_i_24\ : label is "lutpair184";
  attribute HLUTNM of \y_edge[11]_i_25\ : label is "lutpair183";
  attribute HLUTNM of \y_edge[11]_i_26\ : label is "lutpair182";
  attribute HLUTNM of \y_edge[11]_i_27\ : label is "lutpair186";
  attribute HLUTNM of \y_edge[11]_i_28\ : label is "lutpair185";
  attribute HLUTNM of \y_edge[11]_i_29\ : label is "lutpair184";
  attribute HLUTNM of \y_edge[11]_i_30\ : label is "lutpair183";
  attribute HLUTNM of \y_edge[11]_i_31\ : label is "lutpair193";
  attribute HLUTNM of \y_edge[11]_i_32\ : label is "lutpair192";
  attribute HLUTNM of \y_edge[11]_i_33\ : label is "lutpair191";
  attribute HLUTNM of \y_edge[11]_i_34\ : label is "lutpair190";
  attribute HLUTNM of \y_edge[11]_i_35\ : label is "lutpair194";
  attribute HLUTNM of \y_edge[11]_i_36\ : label is "lutpair193";
  attribute HLUTNM of \y_edge[11]_i_37\ : label is "lutpair192";
  attribute HLUTNM of \y_edge[11]_i_38\ : label is "lutpair191";
  attribute HLUTNM of \y_edge[7]_i_16\ : label is "lutpair181";
  attribute HLUTNM of \y_edge[7]_i_17\ : label is "lutpair180";
  attribute HLUTNM of \y_edge[7]_i_18\ : label is "lutpair179";
  attribute HLUTNM of \y_edge[7]_i_19\ : label is "lutpair182";
  attribute HLUTNM of \y_edge[7]_i_20\ : label is "lutpair181";
  attribute HLUTNM of \y_edge[7]_i_21\ : label is "lutpair180";
  attribute HLUTNM of \y_edge[7]_i_22\ : label is "lutpair179";
  attribute HLUTNM of \y_edge[7]_i_23\ : label is "lutpair189";
  attribute HLUTNM of \y_edge[7]_i_24\ : label is "lutpair188";
  attribute HLUTNM of \y_edge[7]_i_25\ : label is "lutpair187";
  attribute HLUTNM of \y_edge[7]_i_26\ : label is "lutpair190";
  attribute HLUTNM of \y_edge[7]_i_27\ : label is "lutpair189";
  attribute HLUTNM of \y_edge[7]_i_28\ : label is "lutpair188";
  attribute HLUTNM of \y_edge[7]_i_29\ : label is "lutpair187";
begin
\data_reg[10]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => \u_dly_reg[5]_0\(1),
      I2 => out_data(8),
      I3 => s_ee_en,
      O => D(8)
    );
\data_reg[11]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => \u_dly_reg[5]_0\(2),
      I2 => out_data(9),
      I3 => s_ee_en,
      O => D(9)
    );
\data_reg[12]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => \u_dly_reg[5]_0\(3),
      I2 => out_data(10),
      I3 => s_ee_en,
      O => D(10)
    );
\data_reg[13]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => \u_dly_reg[5]_0\(4),
      I2 => out_data(11),
      I3 => s_ee_en,
      O => D(11)
    );
\data_reg[14]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => \u_dly_reg[5]_0\(5),
      I2 => out_data(12),
      I3 => s_ee_en,
      O => D(12)
    );
\data_reg[15]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => \u_dly_reg[5]_0\(6),
      I2 => out_data(13),
      I3 => s_ee_en,
      O => D(13)
    );
\data_reg[16]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => \u_dly_reg[5]_0\(7),
      I2 => out_data(14),
      I3 => s_ee_en,
      O => D(14)
    );
\data_reg[17]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => \u_dly_reg[5]_0\(8),
      I2 => out_data(15),
      I3 => s_ee_en,
      O => D(15)
    );
\data_reg[19]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => y_data_1(1),
      I2 => out_data(17),
      I3 => s_ee_en,
      O => D(16)
    );
\data_reg[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => \v_dly_reg[5]_1\(1),
      I2 => out_data(0),
      I3 => s_ee_en,
      O => D(0)
    );
\data_reg[20]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => y_data_1(2),
      I2 => out_data(18),
      I3 => s_ee_en,
      O => D(17)
    );
\data_reg[21]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => y_data_1(3),
      I2 => out_data(19),
      I3 => s_ee_en,
      O => D(18)
    );
\data_reg[22]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => y_data_1(4),
      I2 => out_data(20),
      I3 => s_ee_en,
      O => D(19)
    );
\data_reg[23]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => y_data_1(5),
      I2 => out_data(21),
      I3 => s_ee_en,
      O => D(20)
    );
\data_reg[24]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => y_data_1(6),
      I2 => out_data(22),
      I3 => s_ee_en,
      O => D(21)
    );
\data_reg[25]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => y_data_1(7),
      I2 => out_data(23),
      I3 => s_ee_en,
      O => D(22)
    );
\data_reg[26]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => y_data_1(8),
      I2 => out_data(24),
      I3 => s_ee_en,
      O => D(23)
    );
\data_reg[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => \v_dly_reg[5]_1\(2),
      I2 => out_data(1),
      I3 => s_ee_en,
      O => D(1)
    );
\data_reg[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => \v_dly_reg[5]_1\(3),
      I2 => out_data(2),
      I3 => s_ee_en,
      O => D(2)
    );
\data_reg[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => \v_dly_reg[5]_1\(4),
      I2 => out_data(3),
      I3 => s_ee_en,
      O => D(3)
    );
\data_reg[5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => \v_dly_reg[5]_1\(5),
      I2 => out_data(4),
      I3 => s_ee_en,
      O => D(4)
    );
\data_reg[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => \v_dly_reg[5]_1\(6),
      I2 => out_data(5),
      I3 => s_ee_en,
      O => D(5)
    );
\data_reg[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => \v_dly_reg[5]_1\(7),
      I2 => out_data(6),
      I3 => s_ee_en,
      O => D(6)
    );
\data_reg[8]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => ee_href,
      I1 => \v_dly_reg[5]_1\(8),
      I2 => out_data(7),
      I3 => s_ee_en,
      O => D(7)
    );
\href_dly_reg[3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_href,
      Q => \href_dly_reg[3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\href_dly_reg[4]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \href_dly_reg[3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \href_dly_reg[4]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\href_dly_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => href_dly_reg_gate_n_0,
      Q => ee_href
    );
href_dly_reg_c: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => '1',
      Q => href_dly_reg_c_n_0
    );
href_dly_reg_c_20: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => href_dly_reg_c_n_0,
      Q => href_dly_reg_c_20_n_0
    );
href_dly_reg_c_21: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => href_dly_reg_c_20_n_0,
      Q => href_dly_reg_c_21_n_0
    );
href_dly_reg_c_22: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => href_dly_reg_c_21_n_0,
      Q => href_dly_reg_c_22_n_0
    );
href_dly_reg_c_23: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => href_dly_reg_c_22_n_0,
      Q => href_dly_reg_c_23_n_0
    );
href_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \href_dly_reg[4]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => href_dly_reg_gate_n_0
    );
\href_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ee_href,
      I1 => s_ee_en,
      I2 => out_href,
      O => in_href
    );
\in_y_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => s_module_reset,
      I1 => rst_n,
      I2 => s_ee_en,
      O => \in_y_1[8]_i_1_n_0\
    );
\in_y_1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => out_data(16),
      Q => in_y_1(0)
    );
\in_y_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => out_data(17),
      Q => in_y_1(1)
    );
\in_y_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => out_data(18),
      Q => in_y_1(2)
    );
\in_y_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => out_data(19),
      Q => in_y_1(3)
    );
\in_y_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => out_data(20),
      Q => in_y_1(4)
    );
\in_y_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => out_data(21),
      Q => in_y_1(5)
    );
\in_y_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => out_data(22),
      Q => in_y_1(6)
    );
\in_y_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => out_data(23),
      Q => in_y_1(7)
    );
\in_y_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => out_data(24),
      Q => in_y_1(8)
    );
linebuffer: entity work.\design_1_xil_isp_lite_0_0_shift_register__parameterized0\
     port map (
      D(8) => linebuffer_n_0,
      D(7) => linebuffer_n_1,
      D(6) => linebuffer_n_2,
      D(5) => linebuffer_n_3,
      D(4) => linebuffer_n_4,
      D(3) => linebuffer_n_5,
      D(2) => linebuffer_n_6,
      D(1) => linebuffer_n_7,
      D(0) => linebuffer_n_8,
      mem_reg(8 downto 0) => tap1x(8 downto 0),
      out_data(8 downto 0) => out_data(24 downto 16),
      out_href => out_href,
      pclk => pclk
    );
\p11_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p12(0),
      Q => p11(0)
    );
\p11_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p12(1),
      Q => p11(1)
    );
\p11_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p12(2),
      Q => p11(2)
    );
\p11_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p12(3),
      Q => p11(3)
    );
\p11_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p12(4),
      Q => p11(4)
    );
\p11_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p12(5),
      Q => p11(5)
    );
\p11_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p12(6),
      Q => p11(6)
    );
\p11_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p12(7),
      Q => p11(7)
    );
\p11_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p12(8),
      Q => p11(8)
    );
\p12_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p13(0),
      Q => p12(0)
    );
\p12_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p13(1),
      Q => p12(1)
    );
\p12_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p13(2),
      Q => p12(2)
    );
\p12_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p13(3),
      Q => p12(3)
    );
\p12_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p13(4),
      Q => p12(4)
    );
\p12_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p13(5),
      Q => p12(5)
    );
\p12_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p13(6),
      Q => p12(6)
    );
\p12_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p13(7),
      Q => p12(7)
    );
\p12_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p13(8),
      Q => p12(8)
    );
\p13_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => tap1x(0),
      Q => p13(0)
    );
\p13_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => tap1x(1),
      Q => p13(1)
    );
\p13_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => tap1x(2),
      Q => p13(2)
    );
\p13_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => tap1x(3),
      Q => p13(3)
    );
\p13_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => tap1x(4),
      Q => p13(4)
    );
\p13_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => tap1x(5),
      Q => p13(5)
    );
\p13_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => tap1x(6),
      Q => p13(6)
    );
\p13_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => tap1x(7),
      Q => p13(7)
    );
\p13_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => tap1x(8),
      Q => p13(8)
    );
\p21_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_1_in(3),
      Q => p21(0)
    );
\p21_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_1_in(4),
      Q => p21(1)
    );
\p21_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_1_in(5),
      Q => p21(2)
    );
\p21_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_1_in(6),
      Q => p21(3)
    );
\p21_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_1_in(7),
      Q => p21(4)
    );
\p21_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_1_in(8),
      Q => p21(5)
    );
\p21_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_1_in(9),
      Q => p21(6)
    );
\p21_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_1_in(10),
      Q => p21(7)
    );
\p21_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_1_in(11),
      Q => p21(8)
    );
\p22_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p23(0),
      Q => p_1_in(3)
    );
\p22_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p23(1),
      Q => p_1_in(4)
    );
\p22_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p23(2),
      Q => p_1_in(5)
    );
\p22_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p23(3),
      Q => p_1_in(6)
    );
\p22_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p23(4),
      Q => p_1_in(7)
    );
\p22_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p23(5),
      Q => p_1_in(8)
    );
\p22_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p23(6),
      Q => p_1_in(9)
    );
\p22_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p23(7),
      Q => p_1_in(10)
    );
\p22_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p23(8),
      Q => p_1_in(11)
    );
\p23_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => linebuffer_n_8,
      Q => p23(0)
    );
\p23_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => linebuffer_n_7,
      Q => p23(1)
    );
\p23_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => linebuffer_n_6,
      Q => p23(2)
    );
\p23_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => linebuffer_n_5,
      Q => p23(3)
    );
\p23_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => linebuffer_n_4,
      Q => p23(4)
    );
\p23_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => linebuffer_n_3,
      Q => p23(5)
    );
\p23_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => linebuffer_n_2,
      Q => p23(6)
    );
\p23_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => linebuffer_n_1,
      Q => p23(7)
    );
\p23_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => linebuffer_n_0,
      Q => p23(8)
    );
\p31_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p32(0),
      Q => p31(0)
    );
\p31_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p32(1),
      Q => p31(1)
    );
\p31_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p32(2),
      Q => p31(2)
    );
\p31_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p32(3),
      Q => p31(3)
    );
\p31_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p32(4),
      Q => p31(4)
    );
\p31_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p32(5),
      Q => p31(5)
    );
\p31_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p32(6),
      Q => p31(6)
    );
\p31_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p32(7),
      Q => p31(7)
    );
\p31_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p32(8),
      Q => p31(8)
    );
\p32_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p33(0),
      Q => p32(0)
    );
\p32_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p33(1),
      Q => p32(1)
    );
\p32_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p33(2),
      Q => p32(2)
    );
\p32_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p33(3),
      Q => p32(3)
    );
\p32_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p33(4),
      Q => p32(4)
    );
\p32_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p33(5),
      Q => p32(5)
    );
\p32_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p33(6),
      Q => p32(6)
    );
\p32_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p33(7),
      Q => p32(7)
    );
\p32_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p33(8),
      Q => p32(8)
    );
\p33_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => in_y_1(0),
      Q => p33(0)
    );
\p33_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => in_y_1(1),
      Q => p33(1)
    );
\p33_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => in_y_1(2),
      Q => p33(2)
    );
\p33_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => in_y_1(3),
      Q => p33(3)
    );
\p33_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => in_y_1(4),
      Q => p33(4)
    );
\p33_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => in_y_1(5),
      Q => p33(5)
    );
\p33_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => in_y_1(6),
      Q => p33(6)
    );
\p33_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => in_y_1(7),
      Q => p33(7)
    );
\p33_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => in_y_1(8),
      Q => p33(8)
    );
\u_dly_reg[3][1]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_data(8),
      Q => \u_dly_reg[3][1]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\u_dly_reg[3][2]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_data(9),
      Q => \u_dly_reg[3][2]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\u_dly_reg[3][3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_data(10),
      Q => \u_dly_reg[3][3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\u_dly_reg[3][4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_data(11),
      Q => \u_dly_reg[3][4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\u_dly_reg[3][5]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_data(12),
      Q => \u_dly_reg[3][5]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\u_dly_reg[3][6]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_data(13),
      Q => \u_dly_reg[3][6]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\u_dly_reg[3][7]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_data(14),
      Q => \u_dly_reg[3][7]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\u_dly_reg[3][8]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_data(15),
      Q => \u_dly_reg[3][8]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\u_dly_reg[4][1]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \u_dly_reg[3][1]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \u_dly_reg[4][1]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\u_dly_reg[4][2]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \u_dly_reg[3][2]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \u_dly_reg[4][2]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\u_dly_reg[4][3]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \u_dly_reg[3][3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \u_dly_reg[4][3]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\u_dly_reg[4][4]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \u_dly_reg[3][4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \u_dly_reg[4][4]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\u_dly_reg[4][5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \u_dly_reg[3][5]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \u_dly_reg[4][5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\u_dly_reg[4][6]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \u_dly_reg[3][6]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \u_dly_reg[4][6]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\u_dly_reg[4][7]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \u_dly_reg[3][7]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \u_dly_reg[4][7]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\u_dly_reg[4][8]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \u_dly_reg[3][8]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \u_dly_reg[4][8]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\u_dly_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \u_dly_reg_gate__6_n_0\,
      Q => \u_dly_reg[5]_0\(1)
    );
\u_dly_reg[5][2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \u_dly_reg_gate__5_n_0\,
      Q => \u_dly_reg[5]_0\(2)
    );
\u_dly_reg[5][3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \u_dly_reg_gate__4_n_0\,
      Q => \u_dly_reg[5]_0\(3)
    );
\u_dly_reg[5][4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \u_dly_reg_gate__3_n_0\,
      Q => \u_dly_reg[5]_0\(4)
    );
\u_dly_reg[5][5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \u_dly_reg_gate__2_n_0\,
      Q => \u_dly_reg[5]_0\(5)
    );
\u_dly_reg[5][6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \u_dly_reg_gate__1_n_0\,
      Q => \u_dly_reg[5]_0\(6)
    );
\u_dly_reg[5][7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \u_dly_reg_gate__0_n_0\,
      Q => \u_dly_reg[5]_0\(7)
    );
\u_dly_reg[5][8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => u_dly_reg_gate_n_0,
      Q => \u_dly_reg[5]_0\(8)
    );
u_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_dly_reg[4][8]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => u_dly_reg_gate_n_0
    );
\u_dly_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_dly_reg[4][7]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => \u_dly_reg_gate__0_n_0\
    );
\u_dly_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_dly_reg[4][6]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => \u_dly_reg_gate__1_n_0\
    );
\u_dly_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_dly_reg[4][5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => \u_dly_reg_gate__2_n_0\
    );
\u_dly_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_dly_reg[4][4]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => \u_dly_reg_gate__3_n_0\
    );
\u_dly_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_dly_reg[4][3]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => \u_dly_reg_gate__4_n_0\
    );
\u_dly_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_dly_reg[4][2]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => \u_dly_reg_gate__5_n_0\
    );
\u_dly_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \u_dly_reg[4][1]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => \u_dly_reg_gate__6_n_0\
    );
\v_dly_reg[3][1]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_data(0),
      Q => \v_dly_reg[3][1]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\v_dly_reg[3][2]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_data(1),
      Q => \v_dly_reg[3][2]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\v_dly_reg[3][3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_data(2),
      Q => \v_dly_reg[3][3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\v_dly_reg[3][4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_data(3),
      Q => \v_dly_reg[3][4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\v_dly_reg[3][5]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_data(4),
      Q => \v_dly_reg[3][5]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\v_dly_reg[3][6]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_data(5),
      Q => \v_dly_reg[3][6]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\v_dly_reg[3][7]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_data(6),
      Q => \v_dly_reg[3][7]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\v_dly_reg[3][8]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_data(7),
      Q => \v_dly_reg[3][8]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\v_dly_reg[4][1]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \v_dly_reg[3][1]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \v_dly_reg[4][1]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\v_dly_reg[4][2]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \v_dly_reg[3][2]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \v_dly_reg[4][2]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\v_dly_reg[4][3]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \v_dly_reg[3][3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \v_dly_reg[4][3]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\v_dly_reg[4][4]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \v_dly_reg[3][4]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \v_dly_reg[4][4]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\v_dly_reg[4][5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \v_dly_reg[3][5]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \v_dly_reg[4][5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\v_dly_reg[4][6]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \v_dly_reg[3][6]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \v_dly_reg[4][6]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\v_dly_reg[4][7]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \v_dly_reg[3][7]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \v_dly_reg[4][7]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\v_dly_reg[4][8]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \v_dly_reg[3][8]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \v_dly_reg[4][8]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\v_dly_reg[5][1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \v_dly_reg_gate__6_n_0\,
      Q => \v_dly_reg[5]_1\(1)
    );
\v_dly_reg[5][2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \v_dly_reg_gate__5_n_0\,
      Q => \v_dly_reg[5]_1\(2)
    );
\v_dly_reg[5][3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \v_dly_reg_gate__4_n_0\,
      Q => \v_dly_reg[5]_1\(3)
    );
\v_dly_reg[5][4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \v_dly_reg_gate__3_n_0\,
      Q => \v_dly_reg[5]_1\(4)
    );
\v_dly_reg[5][5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \v_dly_reg_gate__2_n_0\,
      Q => \v_dly_reg[5]_1\(5)
    );
\v_dly_reg[5][6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \v_dly_reg_gate__1_n_0\,
      Q => \v_dly_reg[5]_1\(6)
    );
\v_dly_reg[5][7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \v_dly_reg_gate__0_n_0\,
      Q => \v_dly_reg[5]_1\(7)
    );
\v_dly_reg[5][8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => v_dly_reg_gate_n_0,
      Q => \v_dly_reg[5]_1\(8)
    );
v_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_dly_reg[4][8]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => v_dly_reg_gate_n_0
    );
\v_dly_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_dly_reg[4][7]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => \v_dly_reg_gate__0_n_0\
    );
\v_dly_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_dly_reg[4][6]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => \v_dly_reg_gate__1_n_0\
    );
\v_dly_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_dly_reg[4][5]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => \v_dly_reg_gate__2_n_0\
    );
\v_dly_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_dly_reg[4][4]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => \v_dly_reg_gate__3_n_0\
    );
\v_dly_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_dly_reg[4][3]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => \v_dly_reg_gate__4_n_0\
    );
\v_dly_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_dly_reg[4][2]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => \v_dly_reg_gate__5_n_0\
    );
\v_dly_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \v_dly_reg[4][1]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => \v_dly_reg_gate__6_n_0\
    );
\vsync_dly_reg[3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pclk,
      D => out_vsync,
      Q => \vsync_dly_reg[3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\
    );
\vsync_dly_reg[4]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => \vsync_dly_reg[3]_srl4_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_22_n_0\,
      Q => \vsync_dly_reg[4]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      R => '0'
    );
\vsync_dly_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => vsync_dly_reg_gate_n_0,
      Q => ee_vsync
    );
vsync_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \vsync_dly_reg[4]_inst_xil_isp_lite_v1_0_S00_AXI_inst_isp_top_i0_ee_i0_href_dly_reg_c_23_n_0\,
      I1 => href_dly_reg_c_23_n_0,
      O => vsync_dly_reg_gate_n_0
    );
\vsync_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ee_vsync,
      I1 => s_ee_en,
      I2 => out_vsync,
      O => in_vsync
    );
\y_core[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(11),
      O => \y_core[12]_i_2_n_0\
    );
\y_core[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(10),
      O => \y_core[12]_i_3_n_0\
    );
\y_core[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(11),
      O => \y_core[12]_i_4_n_0\
    );
\y_core[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(4),
      I1 => p_1_in(6),
      O => \y_core[5]_i_2_n_0\
    );
\y_core[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(5),
      O => \y_core[5]_i_3_n_0\
    );
\y_core[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(4),
      O => \y_core[5]_i_4_n_0\
    );
\y_core[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(10),
      O => \y_core[9]_i_2_n_0\
    );
\y_core[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(7),
      I1 => p_1_in(9),
      O => \y_core[9]_i_3_n_0\
    );
\y_core[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(6),
      I1 => p_1_in(8),
      O => \y_core[9]_i_4_n_0\
    );
\y_core[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_1_in(5),
      I1 => p_1_in(7),
      O => \y_core[9]_i_5_n_0\
    );
\y_core_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_core_reg[12]_i_1_n_7\,
      Q => y_core(10)
    );
\y_core_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_core_reg[12]_i_1_n_6\,
      Q => y_core(11)
    );
\y_core_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_core_reg[12]_i_1_n_5\,
      Q => y_core(12)
    );
\y_core_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_core_reg[9]_i_1_n_0\,
      CO(3 downto 2) => \NLW_y_core_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_core_reg[12]_i_1_n_2\,
      CO(0) => \y_core_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => p_1_in(10 downto 9),
      O(3) => \NLW_y_core_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => \y_core_reg[12]_i_1_n_5\,
      O(1) => \y_core_reg[12]_i_1_n_6\,
      O(0) => \y_core_reg[12]_i_1_n_7\,
      S(3) => '0',
      S(2) => \y_core[12]_i_2_n_0\,
      S(1) => \y_core[12]_i_3_n_0\,
      S(0) => \y_core[12]_i_4_n_0\
    );
\y_core_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_core_reg[5]_i_1_n_7\,
      Q => y_core(2)
    );
\y_core_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_core_reg[5]_i_1_n_6\,
      Q => y_core(3)
    );
\y_core_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_core_reg[5]_i_1_n_5\,
      Q => y_core(4)
    );
\y_core_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_core_reg[5]_i_1_n_4\,
      Q => y_core(5)
    );
\y_core_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_core_reg[5]_i_1_n_0\,
      CO(2) => \y_core_reg[5]_i_1_n_1\,
      CO(1) => \y_core_reg[5]_i_1_n_2\,
      CO(0) => \y_core_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => p_1_in(4 downto 3),
      DI(1 downto 0) => B"01",
      O(3) => \y_core_reg[5]_i_1_n_4\,
      O(2) => \y_core_reg[5]_i_1_n_5\,
      O(1) => \y_core_reg[5]_i_1_n_6\,
      O(0) => \y_core_reg[5]_i_1_n_7\,
      S(3) => \y_core[5]_i_2_n_0\,
      S(2) => \y_core[5]_i_3_n_0\,
      S(1) => \y_core[5]_i_4_n_0\,
      S(0) => p_1_in(3)
    );
\y_core_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_core_reg[9]_i_1_n_7\,
      Q => y_core(6)
    );
\y_core_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_core_reg[9]_i_1_n_6\,
      Q => y_core(7)
    );
\y_core_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_core_reg[9]_i_1_n_5\,
      Q => y_core(8)
    );
\y_core_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_core_reg[9]_i_1_n_4\,
      Q => y_core(9)
    );
\y_core_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_core_reg[5]_i_1_n_0\,
      CO(3) => \y_core_reg[9]_i_1_n_0\,
      CO(2) => \y_core_reg[9]_i_1_n_1\,
      CO(1) => \y_core_reg[9]_i_1_n_2\,
      CO(0) => \y_core_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_1_in(8 downto 5),
      O(3) => \y_core_reg[9]_i_1_n_4\,
      O(2) => \y_core_reg[9]_i_1_n_5\,
      O(1) => \y_core_reg[9]_i_1_n_6\,
      O(0) => \y_core_reg[9]_i_1_n_7\,
      S(3) => \y_core[9]_i_2_n_0\,
      S(2) => \y_core[9]_i_3_n_0\,
      S(1) => \y_core[9]_i_4_n_0\,
      S(0) => \y_core[9]_i_5_n_0\
    );
\y_data[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_core(11),
      I1 => y_edge(11),
      O => \y_data[11]_i_2_n_0\
    );
\y_data[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_core(10),
      I1 => y_edge(10),
      O => \y_data[11]_i_3_n_0\
    );
\y_data[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_core(9),
      I1 => y_edge(9),
      O => \y_data[11]_i_4_n_0\
    );
\y_data[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_core(8),
      I1 => y_edge(8),
      O => \y_data[11]_i_5_n_0\
    );
\y_data[14]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_edge(13),
      O => \y_data[14]_i_2_n_0\
    );
\y_data[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_core(12),
      I1 => y_edge(13),
      O => \y_data[14]_i_3_n_0\
    );
\y_data[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_core(3),
      I1 => y_edge(3),
      O => \y_data[3]_i_2_n_0\
    );
\y_data[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_core(2),
      I1 => y_edge(2),
      O => \y_data[3]_i_3_n_0\
    );
\y_data[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_edge(1),
      O => \y_data[3]_i_4_n_0\
    );
\y_data[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_edge(0),
      O => \y_data[3]_i_5_n_0\
    );
\y_data[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_core(7),
      I1 => y_edge(7),
      O => \y_data[7]_i_2_n_0\
    );
\y_data[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_core(6),
      I1 => y_edge(6),
      O => \y_data[7]_i_3_n_0\
    );
\y_data[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_core(5),
      I1 => y_edge(5),
      O => \y_data[7]_i_4_n_0\
    );
\y_data[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_core(4),
      I1 => y_edge(4),
      O => \y_data[7]_i_5_n_0\
    );
\y_data_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => y_data(3),
      I1 => y_data(12),
      I2 => y_data(11),
      I3 => y_data(13),
      I4 => y_data(14),
      O => \y_data_1[1]_i_1_n_0\
    );
\y_data_1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => y_data(4),
      I1 => y_data(12),
      I2 => y_data(11),
      I3 => y_data(13),
      I4 => y_data(14),
      O => \y_data_1[2]_i_1_n_0\
    );
\y_data_1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => y_data(5),
      I1 => y_data(12),
      I2 => y_data(11),
      I3 => y_data(13),
      I4 => y_data(14),
      O => \y_data_1[3]_i_1_n_0\
    );
\y_data_1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => y_data(6),
      I1 => y_data(12),
      I2 => y_data(11),
      I3 => y_data(13),
      I4 => y_data(14),
      O => \y_data_1[4]_i_1_n_0\
    );
\y_data_1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => y_data(7),
      I1 => y_data(12),
      I2 => y_data(11),
      I3 => y_data(13),
      I4 => y_data(14),
      O => \y_data_1[5]_i_1_n_0\
    );
\y_data_1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => y_data(8),
      I1 => y_data(12),
      I2 => y_data(11),
      I3 => y_data(13),
      I4 => y_data(14),
      O => \y_data_1[6]_i_1_n_0\
    );
\y_data_1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => y_data(9),
      I1 => y_data(12),
      I2 => y_data(11),
      I3 => y_data(13),
      I4 => y_data(14),
      O => \y_data_1[7]_i_1_n_0\
    );
\y_data_1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => y_data(10),
      I1 => y_data(12),
      I2 => y_data(11),
      I3 => y_data(13),
      I4 => y_data(14),
      O => \y_data_1[8]_i_1_n_0\
    );
\y_data_1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_data_1[1]_i_1_n_0\,
      Q => y_data_1(1)
    );
\y_data_1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_data_1[2]_i_1_n_0\,
      Q => y_data_1(2)
    );
\y_data_1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_data_1[3]_i_1_n_0\,
      Q => y_data_1(3)
    );
\y_data_1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_data_1[4]_i_1_n_0\,
      Q => y_data_1(4)
    );
\y_data_1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_data_1[5]_i_1_n_0\,
      Q => y_data_1(5)
    );
\y_data_1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_data_1[6]_i_1_n_0\,
      Q => y_data_1(6)
    );
\y_data_1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_data_1[7]_i_1_n_0\,
      Q => y_data_1(7)
    );
\y_data_1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => \y_data_1[8]_i_1_n_0\,
      Q => y_data_1(8)
    );
\y_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => y_data0(10),
      Q => y_data(10)
    );
\y_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => y_data0(11),
      Q => y_data(11)
    );
\y_data_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_data_reg[7]_i_1_n_0\,
      CO(3) => \y_data_reg[11]_i_1_n_0\,
      CO(2) => \y_data_reg[11]_i_1_n_1\,
      CO(1) => \y_data_reg[11]_i_1_n_2\,
      CO(0) => \y_data_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y_core(11 downto 8),
      O(3 downto 0) => y_data0(11 downto 8),
      S(3) => \y_data[11]_i_2_n_0\,
      S(2) => \y_data[11]_i_3_n_0\,
      S(1) => \y_data[11]_i_4_n_0\,
      S(0) => \y_data[11]_i_5_n_0\
    );
\y_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => y_data0(12),
      Q => y_data(12)
    );
\y_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => y_data0(13),
      Q => y_data(13)
    );
\y_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => y_data0(14),
      Q => y_data(14)
    );
\y_data_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_data_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_y_data_reg[14]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_data_reg[14]_i_1_n_2\,
      CO(0) => \y_data_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"001",
      DI(0) => y_core(12),
      O(3) => \NLW_y_data_reg[14]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => y_data0(14 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \y_data[14]_i_2_n_0\,
      S(0) => \y_data[14]_i_3_n_0\
    );
\y_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => y_data0(3),
      Q => y_data(3)
    );
\y_data_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_data_reg[3]_i_1_n_0\,
      CO(2) => \y_data_reg[3]_i_1_n_1\,
      CO(1) => \y_data_reg[3]_i_1_n_2\,
      CO(0) => \y_data_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => y_core(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3) => y_data0(3),
      O(2 downto 0) => \NLW_y_data_reg[3]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \y_data[3]_i_2_n_0\,
      S(2) => \y_data[3]_i_3_n_0\,
      S(1) => \y_data[3]_i_4_n_0\,
      S(0) => \y_data[3]_i_5_n_0\
    );
\y_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => y_data0(4),
      Q => y_data(4)
    );
\y_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => y_data0(5),
      Q => y_data(5)
    );
\y_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => y_data0(6),
      Q => y_data(6)
    );
\y_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => y_data0(7),
      Q => y_data(7)
    );
\y_data_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_data_reg[3]_i_1_n_0\,
      CO(3) => \y_data_reg[7]_i_1_n_0\,
      CO(2) => \y_data_reg[7]_i_1_n_1\,
      CO(1) => \y_data_reg[7]_i_1_n_2\,
      CO(0) => \y_data_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => y_core(7 downto 4),
      O(3 downto 0) => y_data0(7 downto 4),
      S(3) => \y_data[7]_i_2_n_0\,
      S(2) => \y_data[7]_i_3_n_0\,
      S(1) => \y_data[7]_i_4_n_0\,
      S(0) => \y_data[7]_i_5_n_0\
    );
\y_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => y_data0(8),
      Q => y_data(8)
    );
\y_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => y_data0(9),
      Q => y_data(9)
    );
\y_edge[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p33(8),
      I1 => \y_edge_reg[11]_i_10_n_7\,
      I2 => \y_edge_reg[11]_i_11_n_7\,
      O => \y_edge[11]_i_12_n_0\
    );
\y_edge[11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p33(7),
      I1 => \y_edge_reg[11]_i_14_n_4\,
      I2 => \y_edge_reg[11]_i_13_n_4\,
      O => \y_edge[11]_i_15_n_0\
    );
\y_edge[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \y_edge_reg[11]_i_10_n_7\,
      I1 => \y_edge_reg[11]_i_11_n_7\,
      I2 => p33(8),
      O => \y_edge[11]_i_16_n_0\
    );
\y_edge[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p32(7),
      I1 => p21(7),
      I2 => p12(7),
      O => \y_edge[11]_i_17_n_0\
    );
\y_edge[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p32(8),
      I1 => p21(8),
      I2 => p12(8),
      O => \y_edge[11]_i_18_n_0\
    );
\y_edge[11]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_edge[11]_i_17_n_0\,
      I1 => p21(8),
      I2 => p32(8),
      I3 => p12(8),
      O => \y_edge[11]_i_19_n_0\
    );
\y_edge[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \y_edge_reg[11]_i_10_n_1\,
      I1 => \y_edge_reg[11]_i_11_n_1\,
      O => \y_edge[11]_i_2_n_0\
    );
\y_edge[11]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p13(7),
      I1 => p23(7),
      I2 => p11(7),
      O => \y_edge[11]_i_20_n_0\
    );
\y_edge[11]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p13(8),
      I1 => p23(8),
      I2 => p11(8),
      O => \y_edge[11]_i_21_n_0\
    );
\y_edge[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_edge[11]_i_20_n_0\,
      I1 => p23(8),
      I2 => p13(8),
      I3 => p11(8),
      O => \y_edge[11]_i_22_n_0\
    );
\y_edge[11]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p13(6),
      I1 => p23(6),
      I2 => p11(6),
      O => \y_edge[11]_i_23_n_0\
    );
\y_edge[11]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p13(5),
      I1 => p23(5),
      I2 => p11(5),
      O => \y_edge[11]_i_24_n_0\
    );
\y_edge[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p13(4),
      I1 => p23(4),
      I2 => p11(4),
      O => \y_edge[11]_i_25_n_0\
    );
\y_edge[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p13(3),
      I1 => p23(3),
      I2 => p11(3),
      O => \y_edge[11]_i_26_n_0\
    );
\y_edge[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p13(7),
      I1 => p23(7),
      I2 => p11(7),
      I3 => \y_edge[11]_i_23_n_0\,
      O => \y_edge[11]_i_27_n_0\
    );
\y_edge[11]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p13(6),
      I1 => p23(6),
      I2 => p11(6),
      I3 => \y_edge[11]_i_24_n_0\,
      O => \y_edge[11]_i_28_n_0\
    );
\y_edge[11]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p13(5),
      I1 => p23(5),
      I2 => p11(5),
      I3 => \y_edge[11]_i_25_n_0\,
      O => \y_edge[11]_i_29_n_0\
    );
\y_edge[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \y_edge_reg[11]_i_10_n_6\,
      I1 => \y_edge_reg[11]_i_11_n_6\,
      I2 => p33(8),
      I3 => \y_edge_reg[11]_i_11_n_7\,
      I4 => \y_edge_reg[11]_i_10_n_7\,
      O => \y_edge[11]_i_3_n_0\
    );
\y_edge[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p13(4),
      I1 => p23(4),
      I2 => p11(4),
      I3 => \y_edge[11]_i_26_n_0\,
      O => \y_edge[11]_i_30_n_0\
    );
\y_edge[11]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p32(6),
      I1 => p21(6),
      I2 => p12(6),
      O => \y_edge[11]_i_31_n_0\
    );
\y_edge[11]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p32(5),
      I1 => p21(5),
      I2 => p12(5),
      O => \y_edge[11]_i_32_n_0\
    );
\y_edge[11]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p32(4),
      I1 => p21(4),
      I2 => p12(4),
      O => \y_edge[11]_i_33_n_0\
    );
\y_edge[11]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p32(3),
      I1 => p21(3),
      I2 => p12(3),
      O => \y_edge[11]_i_34_n_0\
    );
\y_edge[11]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p32(7),
      I1 => p21(7),
      I2 => p12(7),
      I3 => \y_edge[11]_i_31_n_0\,
      O => \y_edge[11]_i_35_n_0\
    );
\y_edge[11]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p32(6),
      I1 => p21(6),
      I2 => p12(6),
      I3 => \y_edge[11]_i_32_n_0\,
      O => \y_edge[11]_i_36_n_0\
    );
\y_edge[11]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p32(5),
      I1 => p21(5),
      I2 => p12(5),
      I3 => \y_edge[11]_i_33_n_0\,
      O => \y_edge[11]_i_37_n_0\
    );
\y_edge[11]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p32(4),
      I1 => p21(4),
      I2 => p12(4),
      I3 => \y_edge[11]_i_34_n_0\,
      O => \y_edge[11]_i_38_n_0\
    );
\y_edge[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p31(8),
      I1 => \y_edge[11]_i_12_n_0\,
      I2 => p33(7),
      I3 => \y_edge_reg[11]_i_13_n_4\,
      I4 => \y_edge_reg[11]_i_14_n_4\,
      O => \y_edge[11]_i_4_n_0\
    );
\y_edge[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p31(7),
      I1 => \y_edge[11]_i_15_n_0\,
      I2 => p33(6),
      I3 => \y_edge_reg[11]_i_13_n_5\,
      I4 => \y_edge_reg[11]_i_14_n_5\,
      O => \y_edge[11]_i_5_n_0\
    );
\y_edge[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \y_edge_reg[11]_i_10_n_1\,
      I1 => \y_edge_reg[11]_i_11_n_1\,
      O => \y_edge[11]_i_6_n_0\
    );
\y_edge[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \y_edge[11]_i_16_n_0\,
      I1 => \y_edge_reg[11]_i_11_n_6\,
      I2 => \y_edge_reg[11]_i_10_n_6\,
      I3 => \y_edge_reg[11]_i_10_n_1\,
      I4 => \y_edge_reg[11]_i_11_n_1\,
      O => \y_edge[11]_i_7_n_0\
    );
\y_edge[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \y_edge[11]_i_4_n_0\,
      I1 => \y_edge_reg[11]_i_11_n_6\,
      I2 => \y_edge_reg[11]_i_10_n_6\,
      I3 => \y_edge_reg[11]_i_10_n_7\,
      I4 => \y_edge_reg[11]_i_11_n_7\,
      I5 => p33(8),
      O => \y_edge[11]_i_8_n_0\
    );
\y_edge[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \y_edge[11]_i_5_n_0\,
      I1 => \y_edge[11]_i_12_n_0\,
      I2 => p31(8),
      I3 => \y_edge_reg[11]_i_14_n_4\,
      I4 => \y_edge_reg[11]_i_13_n_4\,
      I5 => p33(7),
      O => \y_edge[11]_i_9_n_0\
    );
\y_edge[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p31(2),
      I1 => \y_edge[3]_i_9_n_0\,
      I2 => p33(1),
      I3 => \y_edge_reg[7]_i_13_n_6\,
      I4 => \y_edge_reg[7]_i_14_n_6\,
      O => \y_edge[3]_i_2_n_0\
    );
\y_edge[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => p33(1),
      I1 => \y_edge_reg[7]_i_13_n_6\,
      I2 => \y_edge_reg[7]_i_14_n_6\,
      I3 => p31(2),
      I4 => \y_edge[3]_i_9_n_0\,
      O => \y_edge[3]_i_3_n_0\
    );
\y_edge[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_edge_reg[7]_i_13_n_6\,
      I1 => \y_edge_reg[7]_i_14_n_6\,
      I2 => p33(1),
      I3 => p31(1),
      O => \y_edge[3]_i_4_n_0\
    );
\y_edge[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \y_edge[3]_i_2_n_0\,
      I1 => \y_edge[7]_i_15_n_0\,
      I2 => p31(3),
      I3 => \y_edge_reg[7]_i_14_n_5\,
      I4 => \y_edge_reg[7]_i_13_n_5\,
      I5 => p33(2),
      O => \y_edge[3]_i_5_n_0\
    );
\y_edge[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \y_edge[3]_i_9_n_0\,
      I1 => p31(2),
      I2 => p33(1),
      I3 => \y_edge_reg[7]_i_14_n_6\,
      I4 => \y_edge_reg[7]_i_13_n_6\,
      I5 => p31(1),
      O => \y_edge[3]_i_6_n_0\
    );
\y_edge[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \y_edge[3]_i_4_n_0\,
      I1 => p33(0),
      I2 => \y_edge_reg[7]_i_13_n_7\,
      I3 => \y_edge_reg[7]_i_14_n_7\,
      O => \y_edge[3]_i_7_n_0\
    );
\y_edge[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_edge_reg[7]_i_13_n_7\,
      I1 => \y_edge_reg[7]_i_14_n_7\,
      I2 => p33(0),
      I3 => p31(0),
      O => \y_edge[3]_i_8_n_0\
    );
\y_edge[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p33(2),
      I1 => \y_edge_reg[7]_i_14_n_5\,
      I2 => \y_edge_reg[7]_i_13_n_5\,
      O => \y_edge[3]_i_9_n_0\
    );
\y_edge[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p33(6),
      I1 => \y_edge_reg[11]_i_14_n_5\,
      I2 => \y_edge_reg[11]_i_13_n_5\,
      O => \y_edge[7]_i_10_n_0\
    );
\y_edge[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p33(5),
      I1 => \y_edge_reg[11]_i_14_n_6\,
      I2 => \y_edge_reg[11]_i_13_n_6\,
      O => \y_edge[7]_i_11_n_0\
    );
\y_edge[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p33(4),
      I1 => \y_edge_reg[11]_i_14_n_7\,
      I2 => \y_edge_reg[11]_i_13_n_7\,
      O => \y_edge[7]_i_12_n_0\
    );
\y_edge[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p33(3),
      I1 => \y_edge_reg[7]_i_14_n_4\,
      I2 => \y_edge_reg[7]_i_13_n_4\,
      O => \y_edge[7]_i_15_n_0\
    );
\y_edge[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p13(2),
      I1 => p23(2),
      I2 => p11(2),
      O => \y_edge[7]_i_16_n_0\
    );
\y_edge[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p13(1),
      I1 => p23(1),
      I2 => p11(1),
      O => \y_edge[7]_i_17_n_0\
    );
\y_edge[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p13(0),
      I1 => p23(0),
      I2 => p11(0),
      O => \y_edge[7]_i_18_n_0\
    );
\y_edge[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p13(3),
      I1 => p23(3),
      I2 => p11(3),
      I3 => \y_edge[7]_i_16_n_0\,
      O => \y_edge[7]_i_19_n_0\
    );
\y_edge[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p31(6),
      I1 => \y_edge[7]_i_10_n_0\,
      I2 => p33(5),
      I3 => \y_edge_reg[11]_i_13_n_6\,
      I4 => \y_edge_reg[11]_i_14_n_6\,
      O => \y_edge[7]_i_2_n_0\
    );
\y_edge[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p13(2),
      I1 => p23(2),
      I2 => p11(2),
      I3 => \y_edge[7]_i_17_n_0\,
      O => \y_edge[7]_i_20_n_0\
    );
\y_edge[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p13(1),
      I1 => p23(1),
      I2 => p11(1),
      I3 => \y_edge[7]_i_18_n_0\,
      O => \y_edge[7]_i_21_n_0\
    );
\y_edge[7]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p13(0),
      I1 => p23(0),
      I2 => p11(0),
      O => \y_edge[7]_i_22_n_0\
    );
\y_edge[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p32(2),
      I1 => p21(2),
      I2 => p12(2),
      O => \y_edge[7]_i_23_n_0\
    );
\y_edge[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p32(1),
      I1 => p21(1),
      I2 => p12(1),
      O => \y_edge[7]_i_24_n_0\
    );
\y_edge[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p32(0),
      I1 => p21(0),
      I2 => p12(0),
      O => \y_edge[7]_i_25_n_0\
    );
\y_edge[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p32(3),
      I1 => p21(3),
      I2 => p12(3),
      I3 => \y_edge[7]_i_23_n_0\,
      O => \y_edge[7]_i_26_n_0\
    );
\y_edge[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p32(2),
      I1 => p21(2),
      I2 => p12(2),
      I3 => \y_edge[7]_i_24_n_0\,
      O => \y_edge[7]_i_27_n_0\
    );
\y_edge[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p32(1),
      I1 => p21(1),
      I2 => p12(1),
      I3 => \y_edge[7]_i_25_n_0\,
      O => \y_edge[7]_i_28_n_0\
    );
\y_edge[7]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p32(0),
      I1 => p21(0),
      I2 => p12(0),
      O => \y_edge[7]_i_29_n_0\
    );
\y_edge[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p31(5),
      I1 => \y_edge[7]_i_11_n_0\,
      I2 => p33(4),
      I3 => \y_edge_reg[11]_i_13_n_7\,
      I4 => \y_edge_reg[11]_i_14_n_7\,
      O => \y_edge[7]_i_3_n_0\
    );
\y_edge[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p31(4),
      I1 => \y_edge[7]_i_12_n_0\,
      I2 => p33(3),
      I3 => \y_edge_reg[7]_i_13_n_4\,
      I4 => \y_edge_reg[7]_i_14_n_4\,
      O => \y_edge[7]_i_4_n_0\
    );
\y_edge[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => p31(3),
      I1 => \y_edge[7]_i_15_n_0\,
      I2 => p33(2),
      I3 => \y_edge_reg[7]_i_13_n_5\,
      I4 => \y_edge_reg[7]_i_14_n_5\,
      O => \y_edge[7]_i_5_n_0\
    );
\y_edge[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \y_edge[7]_i_2_n_0\,
      I1 => \y_edge[11]_i_15_n_0\,
      I2 => p31(7),
      I3 => \y_edge_reg[11]_i_14_n_5\,
      I4 => \y_edge_reg[11]_i_13_n_5\,
      I5 => p33(6),
      O => \y_edge[7]_i_6_n_0\
    );
\y_edge[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \y_edge[7]_i_3_n_0\,
      I1 => \y_edge[7]_i_10_n_0\,
      I2 => p31(6),
      I3 => \y_edge_reg[11]_i_14_n_6\,
      I4 => \y_edge_reg[11]_i_13_n_6\,
      I5 => p33(5),
      O => \y_edge[7]_i_7_n_0\
    );
\y_edge[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \y_edge[7]_i_4_n_0\,
      I1 => \y_edge[7]_i_11_n_0\,
      I2 => p31(5),
      I3 => \y_edge_reg[11]_i_14_n_7\,
      I4 => \y_edge_reg[11]_i_13_n_7\,
      I5 => p33(4),
      O => \y_edge[7]_i_8_n_0\
    );
\y_edge[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \y_edge[7]_i_5_n_0\,
      I1 => \y_edge[7]_i_12_n_0\,
      I2 => p31(4),
      I3 => \y_edge_reg[7]_i_14_n_4\,
      I4 => \y_edge_reg[7]_i_13_n_4\,
      I5 => p33(3),
      O => \y_edge[7]_i_9_n_0\
    );
\y_edge_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_0_in(0),
      Q => y_edge(0)
    );
\y_edge_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_0_in(10),
      Q => y_edge(10)
    );
\y_edge_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_0_in(11),
      Q => y_edge(11)
    );
\y_edge_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_edge_reg[7]_i_1_n_0\,
      CO(3) => \y_edge_reg[11]_i_1_n_0\,
      CO(2) => \y_edge_reg[11]_i_1_n_1\,
      CO(1) => \y_edge_reg[11]_i_1_n_2\,
      CO(0) => \y_edge_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_edge[11]_i_2_n_0\,
      DI(2) => \y_edge[11]_i_3_n_0\,
      DI(1) => \y_edge[11]_i_4_n_0\,
      DI(0) => \y_edge[11]_i_5_n_0\,
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \y_edge[11]_i_6_n_0\,
      S(2) => \y_edge[11]_i_7_n_0\,
      S(1) => \y_edge[11]_i_8_n_0\,
      S(0) => \y_edge[11]_i_9_n_0\
    );
\y_edge_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_edge_reg[11]_i_14_n_0\,
      CO(3) => \NLW_y_edge_reg[11]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \y_edge_reg[11]_i_10_n_1\,
      CO(1) => \NLW_y_edge_reg[11]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \y_edge_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \y_edge[11]_i_17_n_0\,
      O(3 downto 2) => \NLW_y_edge_reg[11]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \y_edge_reg[11]_i_10_n_6\,
      O(0) => \y_edge_reg[11]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \y_edge[11]_i_18_n_0\,
      S(0) => \y_edge[11]_i_19_n_0\
    );
\y_edge_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_edge_reg[11]_i_13_n_0\,
      CO(3) => \NLW_y_edge_reg[11]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \y_edge_reg[11]_i_11_n_1\,
      CO(1) => \NLW_y_edge_reg[11]_i_11_CO_UNCONNECTED\(1),
      CO(0) => \y_edge_reg[11]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \y_edge[11]_i_20_n_0\,
      O(3 downto 2) => \NLW_y_edge_reg[11]_i_11_O_UNCONNECTED\(3 downto 2),
      O(1) => \y_edge_reg[11]_i_11_n_6\,
      O(0) => \y_edge_reg[11]_i_11_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \y_edge[11]_i_21_n_0\,
      S(0) => \y_edge[11]_i_22_n_0\
    );
\y_edge_reg[11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_edge_reg[7]_i_13_n_0\,
      CO(3) => \y_edge_reg[11]_i_13_n_0\,
      CO(2) => \y_edge_reg[11]_i_13_n_1\,
      CO(1) => \y_edge_reg[11]_i_13_n_2\,
      CO(0) => \y_edge_reg[11]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \y_edge[11]_i_23_n_0\,
      DI(2) => \y_edge[11]_i_24_n_0\,
      DI(1) => \y_edge[11]_i_25_n_0\,
      DI(0) => \y_edge[11]_i_26_n_0\,
      O(3) => \y_edge_reg[11]_i_13_n_4\,
      O(2) => \y_edge_reg[11]_i_13_n_5\,
      O(1) => \y_edge_reg[11]_i_13_n_6\,
      O(0) => \y_edge_reg[11]_i_13_n_7\,
      S(3) => \y_edge[11]_i_27_n_0\,
      S(2) => \y_edge[11]_i_28_n_0\,
      S(1) => \y_edge[11]_i_29_n_0\,
      S(0) => \y_edge[11]_i_30_n_0\
    );
\y_edge_reg[11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_edge_reg[7]_i_14_n_0\,
      CO(3) => \y_edge_reg[11]_i_14_n_0\,
      CO(2) => \y_edge_reg[11]_i_14_n_1\,
      CO(1) => \y_edge_reg[11]_i_14_n_2\,
      CO(0) => \y_edge_reg[11]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \y_edge[11]_i_31_n_0\,
      DI(2) => \y_edge[11]_i_32_n_0\,
      DI(1) => \y_edge[11]_i_33_n_0\,
      DI(0) => \y_edge[11]_i_34_n_0\,
      O(3) => \y_edge_reg[11]_i_14_n_4\,
      O(2) => \y_edge_reg[11]_i_14_n_5\,
      O(1) => \y_edge_reg[11]_i_14_n_6\,
      O(0) => \y_edge_reg[11]_i_14_n_7\,
      S(3) => \y_edge[11]_i_35_n_0\,
      S(2) => \y_edge[11]_i_36_n_0\,
      S(1) => \y_edge[11]_i_37_n_0\,
      S(0) => \y_edge[11]_i_38_n_0\
    );
\y_edge_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_0_in(12),
      Q => y_edge(13)
    );
\y_edge_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_edge_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_y_edge_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_0_in(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_y_edge_reg[13]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\y_edge_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_0_in(1),
      Q => y_edge(1)
    );
\y_edge_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_0_in(2),
      Q => y_edge(2)
    );
\y_edge_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_0_in(3),
      Q => y_edge(3)
    );
\y_edge_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_edge_reg[3]_i_1_n_0\,
      CO(2) => \y_edge_reg[3]_i_1_n_1\,
      CO(1) => \y_edge_reg[3]_i_1_n_2\,
      CO(0) => \y_edge_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_edge[3]_i_2_n_0\,
      DI(2) => \y_edge[3]_i_3_n_0\,
      DI(1) => \y_edge[3]_i_4_n_0\,
      DI(0) => p31(0),
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \y_edge[3]_i_5_n_0\,
      S(2) => \y_edge[3]_i_6_n_0\,
      S(1) => \y_edge[3]_i_7_n_0\,
      S(0) => \y_edge[3]_i_8_n_0\
    );
\y_edge_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_0_in(4),
      Q => y_edge(4)
    );
\y_edge_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_0_in(5),
      Q => y_edge(5)
    );
\y_edge_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_0_in(6),
      Q => y_edge(6)
    );
\y_edge_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_0_in(7),
      Q => y_edge(7)
    );
\y_edge_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_edge_reg[3]_i_1_n_0\,
      CO(3) => \y_edge_reg[7]_i_1_n_0\,
      CO(2) => \y_edge_reg[7]_i_1_n_1\,
      CO(1) => \y_edge_reg[7]_i_1_n_2\,
      CO(0) => \y_edge_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_edge[7]_i_2_n_0\,
      DI(2) => \y_edge[7]_i_3_n_0\,
      DI(1) => \y_edge[7]_i_4_n_0\,
      DI(0) => \y_edge[7]_i_5_n_0\,
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \y_edge[7]_i_6_n_0\,
      S(2) => \y_edge[7]_i_7_n_0\,
      S(1) => \y_edge[7]_i_8_n_0\,
      S(0) => \y_edge[7]_i_9_n_0\
    );
\y_edge_reg[7]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_edge_reg[7]_i_13_n_0\,
      CO(2) => \y_edge_reg[7]_i_13_n_1\,
      CO(1) => \y_edge_reg[7]_i_13_n_2\,
      CO(0) => \y_edge_reg[7]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \y_edge[7]_i_16_n_0\,
      DI(2) => \y_edge[7]_i_17_n_0\,
      DI(1) => \y_edge[7]_i_18_n_0\,
      DI(0) => '0',
      O(3) => \y_edge_reg[7]_i_13_n_4\,
      O(2) => \y_edge_reg[7]_i_13_n_5\,
      O(1) => \y_edge_reg[7]_i_13_n_6\,
      O(0) => \y_edge_reg[7]_i_13_n_7\,
      S(3) => \y_edge[7]_i_19_n_0\,
      S(2) => \y_edge[7]_i_20_n_0\,
      S(1) => \y_edge[7]_i_21_n_0\,
      S(0) => \y_edge[7]_i_22_n_0\
    );
\y_edge_reg[7]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_edge_reg[7]_i_14_n_0\,
      CO(2) => \y_edge_reg[7]_i_14_n_1\,
      CO(1) => \y_edge_reg[7]_i_14_n_2\,
      CO(0) => \y_edge_reg[7]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \y_edge[7]_i_23_n_0\,
      DI(2) => \y_edge[7]_i_24_n_0\,
      DI(1) => \y_edge[7]_i_25_n_0\,
      DI(0) => '0',
      O(3) => \y_edge_reg[7]_i_14_n_4\,
      O(2) => \y_edge_reg[7]_i_14_n_5\,
      O(1) => \y_edge_reg[7]_i_14_n_6\,
      O(0) => \y_edge_reg[7]_i_14_n_7\,
      S(3) => \y_edge[7]_i_26_n_0\,
      S(2) => \y_edge[7]_i_27_n_0\,
      S(1) => \y_edge[7]_i_28_n_0\,
      S(0) => \y_edge[7]_i_29_n_0\
    );
\y_edge_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_0_in(8),
      Q => y_edge(8)
    );
\y_edge_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \in_y_1[8]_i_1_n_0\,
      D => p_0_in(9),
      Q => y_edge(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_isp_stat_ae is
  port (
    prev_vsync : out STD_LOGIC;
    stat_ae_done : out STD_LOGIC;
    prev_href : out STD_LOGIC;
    \pix_idx_reg__0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    cur_ram_reg : out STD_LOGIC;
    \axi_araddr_reg[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \^q\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_reg_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pix_idx_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_araddr_reg[4]\ : out STD_LOGIC;
    \pix_sum_reg[16]_0\ : out STD_LOGIC;
    \pix_sum_reg[17]_0\ : out STD_LOGIC;
    \pix_sum_reg[18]_0\ : out STD_LOGIC;
    \pix_sum_reg[19]_0\ : out STD_LOGIC;
    \pix_sum_reg[20]_0\ : out STD_LOGIC;
    \pix_sum_reg[21]_0\ : out STD_LOGIC;
    \pix_sum_reg[22]_0\ : out STD_LOGIC;
    \pix_sum_reg[23]_0\ : out STD_LOGIC;
    \pix_sum_reg[24]_0\ : out STD_LOGIC;
    \pix_sum_reg[25]_0\ : out STD_LOGIC;
    \pix_sum_reg[26]_0\ : out STD_LOGIC;
    \pix_sum_reg[27]_0\ : out STD_LOGIC;
    \pix_sum_reg[28]_0\ : out STD_LOGIC;
    \pix_sum_reg[29]_0\ : out STD_LOGIC;
    \pix_sum_reg[30]_0\ : out STD_LOGIC;
    \pix_sum_reg[31]_0\ : out STD_LOGIC;
    \axi_araddr_reg[5]\ : out STD_LOGIC;
    \axi_araddr_reg[4]_0\ : out STD_LOGIC;
    \axi_araddr_reg[4]_1\ : out STD_LOGIC;
    \axi_araddr_reg[5]_0\ : out STD_LOGIC;
    \axi_araddr_reg[4]_2\ : out STD_LOGIC;
    \axi_araddr_reg[5]_1\ : out STD_LOGIC;
    \axi_araddr_reg[5]_2\ : out STD_LOGIC;
    dgain_vsync_o : in STD_LOGIC;
    pclk : in STD_LOGIC;
    dgain_href_o : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pix_idx_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \pix_idx_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_sum_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_sum_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_sum_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \axi_rdata_reg[15]\ : in STD_LOGIC;
    \axi_rdata_reg[15]_0\ : in STD_LOGIC;
    \axi_rdata_reg[8]\ : in STD_LOGIC;
    \axi_rdata_reg[8]_0\ : in STD_LOGIC;
    \axi_rdata_reg[9]\ : in STD_LOGIC;
    \axi_rdata_reg[9]_0\ : in STD_LOGIC;
    \axi_rdata_reg[10]\ : in STD_LOGIC;
    \axi_rdata_reg[11]\ : in STD_LOGIC;
    \axi_rdata_reg[12]\ : in STD_LOGIC;
    \axi_rdata_reg[13]\ : in STD_LOGIC;
    \axi_rdata_reg[14]\ : in STD_LOGIC;
    \axi_rdata_reg[15]_1\ : in STD_LOGIC;
    \axi_rdata_reg[15]_2\ : in STD_LOGIC;
    \axi_rdata_reg[9]_1\ : in STD_LOGIC;
    stat_ae_rect_w : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stat_ae_rect_h : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp_cnt_reg[0]_i_5_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_cnt_reg[0]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_cnt_reg[0]_i_13_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_cnt_reg[0]_i_32_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_cnt_reg[0]_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_cnt_reg[0]_i_18_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_cnt_reg[0]_i_38_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    \tmp_sum_reg[0]_0\ : in STD_LOGIC;
    \tmp_cnt_reg[0]_i_6_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rdaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_stat_ae_en : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s_module_reset : in STD_LOGIC;
    \axi_rdata_reg[8]_1\ : in STD_LOGIC;
    stat_ae_rect_y : in STD_LOGIC_VECTOR ( 6 downto 0 );
    stat_ae_rect_x : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \axi_rdata_reg[9]_2\ : in STD_LOGIC;
    \axi_rdata_reg[1]\ : in STD_LOGIC;
    \axi_rdata_reg[1]_0\ : in STD_LOGIC;
    \axi_rdata_reg[31]\ : in STD_LOGIC;
    \axi_rdata[8]_i_2_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \axi_rdata[8]_i_2_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \axi_rdata[8]_i_2_2\ : in STD_LOGIC;
    \axi_rdata[7]_i_2\ : in STD_LOGIC;
    \axi_rdata[4]_i_2\ : in STD_LOGIC;
    \axi_rdata_reg[2]\ : in STD_LOGIC;
    \axi_rdata_reg[0]\ : in STD_LOGIC;
    rden : in STD_LOGIC;
    \line_idx_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_isp_stat_ae : entity is "isp_stat_ae";
end design_1_xil_isp_lite_0_0_isp_stat_ae;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_isp_stat_ae is
  signal \^d\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \axi_rdata[0]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal hist_ram_raw_n_1 : STD_LOGIC;
  signal hist_ram_raw_n_100 : STD_LOGIC;
  signal hist_ram_raw_n_101 : STD_LOGIC;
  signal hist_ram_raw_n_102 : STD_LOGIC;
  signal hist_ram_raw_n_103 : STD_LOGIC;
  signal hist_ram_raw_n_104 : STD_LOGIC;
  signal hist_ram_raw_n_105 : STD_LOGIC;
  signal hist_ram_raw_n_106 : STD_LOGIC;
  signal hist_ram_raw_n_107 : STD_LOGIC;
  signal hist_ram_raw_n_108 : STD_LOGIC;
  signal hist_ram_raw_n_109 : STD_LOGIC;
  signal hist_ram_raw_n_110 : STD_LOGIC;
  signal hist_ram_raw_n_111 : STD_LOGIC;
  signal hist_ram_raw_n_112 : STD_LOGIC;
  signal hist_ram_raw_n_113 : STD_LOGIC;
  signal hist_ram_raw_n_114 : STD_LOGIC;
  signal hist_ram_raw_n_115 : STD_LOGIC;
  signal hist_ram_raw_n_116 : STD_LOGIC;
  signal hist_ram_raw_n_117 : STD_LOGIC;
  signal hist_ram_raw_n_118 : STD_LOGIC;
  signal hist_ram_raw_n_119 : STD_LOGIC;
  signal hist_ram_raw_n_120 : STD_LOGIC;
  signal hist_ram_raw_n_121 : STD_LOGIC;
  signal hist_ram_raw_n_70 : STD_LOGIC;
  signal hist_ram_raw_n_71 : STD_LOGIC;
  signal hist_ram_raw_n_72 : STD_LOGIC;
  signal hist_ram_raw_n_73 : STD_LOGIC;
  signal hist_ram_raw_n_74 : STD_LOGIC;
  signal hist_ram_raw_n_75 : STD_LOGIC;
  signal hist_ram_raw_n_76 : STD_LOGIC;
  signal hist_ram_raw_n_77 : STD_LOGIC;
  signal hist_ram_raw_n_78 : STD_LOGIC;
  signal hist_ram_raw_n_79 : STD_LOGIC;
  signal hist_ram_raw_n_80 : STD_LOGIC;
  signal hist_ram_raw_n_81 : STD_LOGIC;
  signal hist_ram_raw_n_82 : STD_LOGIC;
  signal hist_ram_raw_n_83 : STD_LOGIC;
  signal hist_ram_raw_n_84 : STD_LOGIC;
  signal hist_ram_raw_n_85 : STD_LOGIC;
  signal hist_ram_raw_n_86 : STD_LOGIC;
  signal hist_ram_raw_n_87 : STD_LOGIC;
  signal hist_ram_raw_n_88 : STD_LOGIC;
  signal hist_ram_raw_n_89 : STD_LOGIC;
  signal hist_ram_raw_n_90 : STD_LOGIC;
  signal hist_ram_raw_n_91 : STD_LOGIC;
  signal hist_ram_raw_n_92 : STD_LOGIC;
  signal hist_ram_raw_n_93 : STD_LOGIC;
  signal hist_ram_raw_n_94 : STD_LOGIC;
  signal hist_ram_raw_n_95 : STD_LOGIC;
  signal hist_ram_raw_n_96 : STD_LOGIC;
  signal hist_ram_raw_n_97 : STD_LOGIC;
  signal hist_ram_raw_n_98 : STD_LOGIC;
  signal hist_ram_raw_n_99 : STD_LOGIC;
  signal \line_idx[0]_i_1_n_0\ : STD_LOGIC;
  signal \line_idx[10]_i_3_n_0\ : STD_LOGIC;
  signal \line_idx[5]_i_2_n_0\ : STD_LOGIC;
  signal \line_idx[9]_i_2_n_0\ : STD_LOGIC;
  signal \line_idx_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \line_idx_reg__1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal pix_idx_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pix_idx_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rect_valid1 : STD_LOGIC;
  signal rect_valid20_in : STD_LOGIC;
  signal stat_ae_pix_cnt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal stat_ae_sum : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_cnt[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_45_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_46_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_47_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_48_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_49_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_50_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_51_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_52_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_53_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_54_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_55_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_56_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_57_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_58_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_59_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_60_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_61_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_62_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_63_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_69_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_70_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_71_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_72_n_0\ : STD_LOGIC;
  signal tmp_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_cnt_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_13_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_22_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_22_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_22_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_27_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_27_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_32_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_32_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_32_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_38_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_38_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_38_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal tmp_sum : STD_LOGIC;
  signal tmp_sum_reg : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal \NLW_tmp_cnt_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_cnt_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_cnt_reg[0]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_cnt_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_cnt_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_cnt_reg[0]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_cnt_reg[0]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_cnt_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_cnt_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_cnt_reg[0]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_cnt_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_cnt_reg[0]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_cnt_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \line_idx[0]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \line_idx[1]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \line_idx[2]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \line_idx[3]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \line_idx[5]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \line_idx[6]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \line_idx[7]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \line_idx[8]_i_1\ : label is "soft_lutpair207";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_13\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_18\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_22\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_27\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_32\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_38\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  D(8 downto 0) <= \^d\(8 downto 0);
  \pix_idx_reg__0\(10 downto 0) <= \^pix_idx_reg__0\(10 downto 0);
\axi_rdata[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => stat_ae_pix_cnt(0),
      I1 => mem_reg_0(1),
      I2 => stat_ae_rect_h(0),
      I3 => mem_reg_0(0),
      I4 => stat_ae_rect_w(0),
      O => \axi_rdata[0]_i_15_n_0\
    );
\axi_rdata[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \axi_rdata[8]_i_2_1\(0),
      I1 => \axi_rdata[8]_i_2_0\(0),
      I2 => mem_reg_0(1),
      I3 => stat_ae_sum(0),
      I4 => mem_reg_0(0),
      O => \axi_rdata[0]_i_16_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454444444544454"
    )
        port map (
      I0 => mem_reg_0(6),
      I1 => \axi_rdata_reg[10]\,
      I2 => mem_reg_0(4),
      I3 => mem_reg_0(5),
      I4 => \axi_rdata[10]_i_3_n_0\,
      I5 => \axi_rdata[10]_i_4_n_0\,
      O => \axi_araddr_reg[8]\(2)
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \axi_rdata_reg[8]_1\,
      I1 => stat_ae_rect_y(2),
      I2 => mem_reg_0(0),
      I3 => stat_ae_rect_x(2),
      I4 => \axi_rdata_reg[9]_2\,
      I5 => stat_ae_sum(10),
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \axi_rdata_reg[9]_1\,
      I1 => stat_ae_rect_w(10),
      I2 => mem_reg_0(0),
      I3 => stat_ae_rect_h(10),
      I4 => mem_reg_0(1),
      I5 => stat_ae_pix_cnt(10),
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4454444444544454"
    )
        port map (
      I0 => mem_reg_0(6),
      I1 => \axi_rdata_reg[11]\,
      I2 => mem_reg_0(4),
      I3 => mem_reg_0(5),
      I4 => \axi_rdata[11]_i_3_n_0\,
      I5 => \axi_rdata[11]_i_4_n_0\,
      O => \axi_araddr_reg[8]\(3)
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \axi_rdata_reg[8]_1\,
      I1 => stat_ae_rect_y(3),
      I2 => mem_reg_0(0),
      I3 => stat_ae_rect_x(3),
      I4 => \axi_rdata_reg[9]_2\,
      I5 => stat_ae_sum(11),
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \axi_rdata_reg[9]_1\,
      I1 => stat_ae_rect_w(11),
      I2 => mem_reg_0(0),
      I3 => stat_ae_rect_h(11),
      I4 => mem_reg_0(1),
      I5 => stat_ae_pix_cnt(11),
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101110115555"
    )
        port map (
      I0 => mem_reg_0(6),
      I1 => \axi_rdata_reg[15]\,
      I2 => \axi_rdata[12]_i_2_n_0\,
      I3 => \axi_rdata[12]_i_3_n_0\,
      I4 => \axi_rdata_reg[15]_0\,
      I5 => \axi_rdata_reg[12]\,
      O => \axi_araddr_reg[8]\(4)
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \axi_rdata_reg[8]_1\,
      I1 => stat_ae_rect_y(4),
      I2 => mem_reg_0(0),
      I3 => stat_ae_rect_x(4),
      I4 => \axi_rdata_reg[9]_2\,
      I5 => stat_ae_sum(12),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \axi_rdata_reg[9]_1\,
      I1 => stat_ae_rect_w(12),
      I2 => mem_reg_0(0),
      I3 => stat_ae_rect_h(12),
      I4 => mem_reg_0(1),
      I5 => stat_ae_pix_cnt(12),
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101110115555"
    )
        port map (
      I0 => mem_reg_0(6),
      I1 => \axi_rdata_reg[15]\,
      I2 => \axi_rdata[13]_i_2_n_0\,
      I3 => \axi_rdata[13]_i_3_n_0\,
      I4 => \axi_rdata_reg[15]_0\,
      I5 => \axi_rdata_reg[13]\,
      O => \axi_araddr_reg[8]\(5)
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \axi_rdata_reg[8]_1\,
      I1 => stat_ae_rect_y(5),
      I2 => mem_reg_0(0),
      I3 => stat_ae_rect_x(5),
      I4 => \axi_rdata_reg[9]_2\,
      I5 => stat_ae_sum(13),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \axi_rdata_reg[9]_1\,
      I1 => stat_ae_rect_w(13),
      I2 => mem_reg_0(0),
      I3 => stat_ae_rect_h(13),
      I4 => mem_reg_0(1),
      I5 => stat_ae_pix_cnt(13),
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101110115555"
    )
        port map (
      I0 => mem_reg_0(6),
      I1 => \axi_rdata_reg[15]\,
      I2 => \axi_rdata[14]_i_2_n_0\,
      I3 => \axi_rdata[14]_i_3_n_0\,
      I4 => \axi_rdata_reg[15]_0\,
      I5 => \axi_rdata_reg[14]\,
      O => \axi_araddr_reg[8]\(6)
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \axi_rdata_reg[8]_1\,
      I1 => stat_ae_rect_y(6),
      I2 => mem_reg_0(0),
      I3 => stat_ae_rect_x(6),
      I4 => \axi_rdata_reg[9]_2\,
      I5 => stat_ae_sum(14),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \axi_rdata_reg[9]_1\,
      I1 => stat_ae_rect_w(14),
      I2 => mem_reg_0(0),
      I3 => stat_ae_rect_h(14),
      I4 => mem_reg_0(1),
      I5 => stat_ae_pix_cnt(14),
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054005400545555"
    )
        port map (
      I0 => mem_reg_0(6),
      I1 => \axi_rdata[15]_i_2_n_0\,
      I2 => \axi_rdata_reg[15]_1\,
      I3 => \axi_rdata_reg[15]\,
      I4 => \axi_rdata_reg[15]_0\,
      I5 => \axi_rdata_reg[15]_2\,
      O => \axi_araddr_reg[8]\(7)
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222E222200000000"
    )
        port map (
      I0 => \axi_rdata[15]_i_6_n_0\,
      I1 => mem_reg_0(2),
      I2 => mem_reg_0(1),
      I3 => mem_reg_0(0),
      I4 => stat_ae_sum(15),
      I5 => mem_reg_0(3),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => stat_ae_pix_cnt(15),
      I1 => mem_reg_0(1),
      I2 => stat_ae_rect_h(15),
      I3 => mem_reg_0(0),
      I4 => stat_ae_rect_w(15),
      O => \axi_rdata[15]_i_6_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \axi_rdata_reg[31]\,
      I1 => stat_ae_sum(16),
      I2 => mem_reg_0(1),
      I3 => mem_reg_0(2),
      I4 => stat_ae_pix_cnt(16),
      O => \pix_sum_reg[16]_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \axi_rdata_reg[31]\,
      I1 => stat_ae_sum(17),
      I2 => mem_reg_0(1),
      I3 => mem_reg_0(2),
      I4 => stat_ae_pix_cnt(17),
      O => \pix_sum_reg[17]_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \axi_rdata_reg[31]\,
      I1 => stat_ae_sum(18),
      I2 => mem_reg_0(1),
      I3 => mem_reg_0(2),
      I4 => stat_ae_pix_cnt(18),
      O => \pix_sum_reg[18]_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \axi_rdata_reg[31]\,
      I1 => stat_ae_sum(19),
      I2 => mem_reg_0(1),
      I3 => mem_reg_0(2),
      I4 => stat_ae_pix_cnt(19),
      O => \pix_sum_reg[19]_0\
    );
\axi_rdata[1]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \axi_rdata[8]_i_2_1\(1),
      I1 => \axi_rdata[8]_i_2_0\(1),
      I2 => mem_reg_0(1),
      I3 => stat_ae_sum(1),
      I4 => mem_reg_0(0),
      O => \axi_rdata[1]_i_10_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => \axi_rdata[1]_i_9_n_0\,
      I1 => \axi_rdata[1]_i_10_n_0\,
      I2 => \axi_rdata_reg[1]\,
      I3 => mem_reg_0(2),
      I4 => mem_reg_0(3),
      I5 => \axi_rdata_reg[1]_0\,
      O => \axi_araddr_reg[4]\
    );
\axi_rdata[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => stat_ae_pix_cnt(1),
      I1 => mem_reg_0(1),
      I2 => stat_ae_rect_h(1),
      I3 => mem_reg_0(0),
      I4 => stat_ae_rect_w(1),
      O => \axi_rdata[1]_i_9_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \axi_rdata_reg[31]\,
      I1 => stat_ae_sum(20),
      I2 => mem_reg_0(1),
      I3 => mem_reg_0(2),
      I4 => stat_ae_pix_cnt(20),
      O => \pix_sum_reg[20]_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \axi_rdata_reg[31]\,
      I1 => stat_ae_sum(21),
      I2 => mem_reg_0(1),
      I3 => mem_reg_0(2),
      I4 => stat_ae_pix_cnt(21),
      O => \pix_sum_reg[21]_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \axi_rdata_reg[31]\,
      I1 => stat_ae_sum(22),
      I2 => mem_reg_0(1),
      I3 => mem_reg_0(2),
      I4 => stat_ae_pix_cnt(22),
      O => \pix_sum_reg[22]_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \axi_rdata_reg[31]\,
      I1 => stat_ae_sum(23),
      I2 => mem_reg_0(1),
      I3 => mem_reg_0(2),
      I4 => stat_ae_pix_cnt(23),
      O => \pix_sum_reg[23]_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \axi_rdata_reg[31]\,
      I1 => stat_ae_sum(24),
      I2 => mem_reg_0(1),
      I3 => mem_reg_0(2),
      I4 => stat_ae_pix_cnt(24),
      O => \pix_sum_reg[24]_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \axi_rdata_reg[31]\,
      I1 => stat_ae_sum(25),
      I2 => mem_reg_0(1),
      I3 => mem_reg_0(2),
      I4 => stat_ae_pix_cnt(25),
      O => \pix_sum_reg[25]_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \axi_rdata_reg[31]\,
      I1 => stat_ae_sum(26),
      I2 => mem_reg_0(1),
      I3 => mem_reg_0(2),
      I4 => stat_ae_pix_cnt(26),
      O => \pix_sum_reg[26]_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \axi_rdata_reg[31]\,
      I1 => stat_ae_sum(27),
      I2 => mem_reg_0(1),
      I3 => mem_reg_0(2),
      I4 => stat_ae_pix_cnt(27),
      O => \pix_sum_reg[27]_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \axi_rdata_reg[31]\,
      I1 => stat_ae_sum(28),
      I2 => mem_reg_0(1),
      I3 => mem_reg_0(2),
      I4 => stat_ae_pix_cnt(28),
      O => \pix_sum_reg[28]_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \axi_rdata_reg[31]\,
      I1 => stat_ae_sum(29),
      I2 => mem_reg_0(1),
      I3 => mem_reg_0(2),
      I4 => stat_ae_pix_cnt(29),
      O => \pix_sum_reg[29]_0\
    );
\axi_rdata[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => stat_ae_pix_cnt(2),
      I1 => mem_reg_0(1),
      I2 => stat_ae_rect_h(2),
      I3 => mem_reg_0(0),
      I4 => stat_ae_rect_w(2),
      O => \axi_rdata[2]_i_17_n_0\
    );
\axi_rdata[2]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \axi_rdata[8]_i_2_1\(2),
      I1 => \axi_rdata[8]_i_2_0\(2),
      I2 => mem_reg_0(1),
      I3 => stat_ae_sum(2),
      I4 => mem_reg_0(0),
      O => \axi_rdata[2]_i_18_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBAAFBFB"
    )
        port map (
      I0 => \axi_rdata_reg[31]\,
      I1 => stat_ae_sum(30),
      I2 => mem_reg_0(1),
      I3 => mem_reg_0(2),
      I4 => stat_ae_pix_cnt(30),
      O => \pix_sum_reg[30]_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0DD"
    )
        port map (
      I0 => stat_ae_sum(31),
      I1 => mem_reg_0(1),
      I2 => mem_reg_0(2),
      I3 => stat_ae_pix_cnt(31),
      I4 => \axi_rdata_reg[31]\,
      O => \pix_sum_reg[31]_0\
    );
\axi_rdata[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \axi_rdata[8]_i_2_1\(3),
      I1 => \axi_rdata[8]_i_2_0\(3),
      I2 => mem_reg_0(1),
      I3 => stat_ae_sum(3),
      I4 => mem_reg_0(0),
      O => \axi_rdata[3]_i_10_n_0\
    );
\axi_rdata[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => stat_ae_pix_cnt(3),
      I1 => mem_reg_0(1),
      I2 => stat_ae_rect_h(3),
      I3 => mem_reg_0(0),
      I4 => stat_ae_rect_w(3),
      O => \axi_rdata[3]_i_9_n_0\
    );
\axi_rdata[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => stat_ae_pix_cnt(4),
      I1 => mem_reg_0(1),
      I2 => stat_ae_rect_h(4),
      I3 => mem_reg_0(0),
      I4 => stat_ae_rect_w(4),
      O => \axi_rdata[4]_i_14_n_0\
    );
\axi_rdata[4]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \axi_rdata[8]_i_2_1\(4),
      I1 => \axi_rdata[8]_i_2_0\(4),
      I2 => mem_reg_0(1),
      I3 => stat_ae_sum(4),
      I4 => mem_reg_0(0),
      O => \axi_rdata[4]_i_15_n_0\
    );
\axi_rdata[5]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \axi_rdata[8]_i_2_1\(5),
      I1 => \axi_rdata[8]_i_2_0\(5),
      I2 => mem_reg_0(1),
      I3 => stat_ae_sum(5),
      I4 => mem_reg_0(0),
      O => \axi_rdata[5]_i_10_n_0\
    );
\axi_rdata[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => stat_ae_pix_cnt(5),
      I1 => mem_reg_0(1),
      I2 => stat_ae_rect_h(5),
      I3 => mem_reg_0(0),
      I4 => stat_ae_rect_w(5),
      O => \axi_rdata[5]_i_9_n_0\
    );
\axi_rdata[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \axi_rdata[8]_i_2_1\(6),
      I1 => \axi_rdata[8]_i_2_0\(6),
      I2 => mem_reg_0(1),
      I3 => stat_ae_sum(6),
      I4 => mem_reg_0(0),
      O => \axi_rdata[6]_i_10_n_0\
    );
\axi_rdata[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => stat_ae_pix_cnt(6),
      I1 => mem_reg_0(1),
      I2 => stat_ae_rect_h(6),
      I3 => mem_reg_0(0),
      I4 => stat_ae_rect_w(6),
      O => \axi_rdata[6]_i_9_n_0\
    );
\axi_rdata[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => stat_ae_pix_cnt(7),
      I1 => mem_reg_0(1),
      I2 => stat_ae_rect_h(7),
      I3 => mem_reg_0(0),
      I4 => stat_ae_rect_w(7),
      O => \axi_rdata[7]_i_14_n_0\
    );
\axi_rdata[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \axi_rdata[8]_i_2_1\(7),
      I1 => \axi_rdata[8]_i_2_0\(7),
      I2 => mem_reg_0(1),
      I3 => stat_ae_sum(7),
      I4 => mem_reg_0(0),
      O => \axi_rdata[7]_i_15_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155010155555555"
    )
        port map (
      I0 => mem_reg_0(6),
      I1 => \axi_rdata[8]_i_2_n_0\,
      I2 => \axi_rdata_reg[15]\,
      I3 => \axi_rdata_reg[15]_0\,
      I4 => \axi_rdata_reg[8]\,
      I5 => \axi_rdata_reg[8]_0\,
      O => \axi_araddr_reg[8]\(0)
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA02A2"
    )
        port map (
      I0 => \axi_rdata[8]_i_5_n_0\,
      I1 => stat_ae_rect_x(0),
      I2 => mem_reg_0(0),
      I3 => stat_ae_rect_y(0),
      I4 => \axi_rdata_reg[8]_1\,
      I5 => \axi_rdata[8]_i_6_n_0\,
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \axi_rdata_reg[9]_1\,
      I1 => stat_ae_rect_w(8),
      I2 => mem_reg_0(0),
      I3 => stat_ae_rect_h(8),
      I4 => mem_reg_0(1),
      I5 => stat_ae_pix_cnt(8),
      O => \axi_rdata[8]_i_5_n_0\
    );
\axi_rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => mem_reg_0(0),
      I1 => stat_ae_sum(8),
      I2 => mem_reg_0(1),
      I3 => \axi_rdata[8]_i_2_0\(8),
      I4 => \axi_rdata[8]_i_2_1\(8),
      I5 => \axi_rdata[8]_i_2_2\,
      O => \axi_rdata[8]_i_6_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444554555555555"
    )
        port map (
      I0 => mem_reg_0(6),
      I1 => \axi_rdata_reg[9]\,
      I2 => \axi_rdata[9]_i_3_n_0\,
      I3 => \axi_rdata[9]_i_4_n_0\,
      I4 => \axi_rdata_reg[15]\,
      I5 => \axi_rdata_reg[9]_0\,
      O => \axi_araddr_reg[8]\(1)
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \axi_rdata_reg[9]_1\,
      I1 => stat_ae_rect_w(9),
      I2 => mem_reg_0(0),
      I3 => stat_ae_rect_h(9),
      I4 => mem_reg_0(1),
      I5 => stat_ae_pix_cnt(9),
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \axi_rdata_reg[8]_1\,
      I1 => stat_ae_rect_y(1),
      I2 => mem_reg_0(0),
      I3 => stat_ae_rect_x(1),
      I4 => \axi_rdata_reg[9]_2\,
      I5 => stat_ae_sum(9),
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[0]\,
      I1 => \axi_rdata_reg[0]_i_8_n_0\,
      O => \axi_araddr_reg[5]_2\,
      S => mem_reg_0(3)
    );
\axi_rdata_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_15_n_0\,
      I1 => \axi_rdata[0]_i_16_n_0\,
      O => \axi_rdata_reg[0]_i_8_n_0\,
      S => mem_reg_0(2)
    );
\axi_rdata_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[2]\,
      I1 => \axi_rdata_reg[2]_i_8_n_0\,
      O => \axi_araddr_reg[5]_1\,
      S => mem_reg_0(3)
    );
\axi_rdata_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_17_n_0\,
      I1 => \axi_rdata[2]_i_18_n_0\,
      O => \axi_rdata_reg[2]_i_8_n_0\,
      S => mem_reg_0(2)
    );
\axi_rdata_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[3]_i_10_n_0\,
      O => \axi_araddr_reg[4]_2\,
      S => mem_reg_0(2)
    );
\axi_rdata_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_14_n_0\,
      I1 => \axi_rdata[4]_i_15_n_0\,
      O => \axi_rdata_reg[4]_i_11_n_0\,
      S => mem_reg_0(2)
    );
\axi_rdata_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata[4]_i_2\,
      I1 => \axi_rdata_reg[4]_i_11_n_0\,
      O => \axi_araddr_reg[5]_0\,
      S => mem_reg_0(3)
    );
\axi_rdata_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_9_n_0\,
      I1 => \axi_rdata[5]_i_10_n_0\,
      O => \axi_araddr_reg[4]_1\,
      S => mem_reg_0(2)
    );
\axi_rdata_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_9_n_0\,
      I1 => \axi_rdata[6]_i_10_n_0\,
      O => \axi_araddr_reg[4]_0\,
      S => mem_reg_0(2)
    );
\axi_rdata_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_14_n_0\,
      I1 => \axi_rdata[7]_i_15_n_0\,
      O => \axi_rdata_reg[7]_i_11_n_0\,
      S => mem_reg_0(2)
    );
\axi_rdata_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata[7]_i_2\,
      I1 => \axi_rdata_reg[7]_i_11_n_0\,
      O => \axi_araddr_reg[5]\,
      S => mem_reg_0(3)
    );
done_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_raw_n_1,
      D => E(0),
      Q => stat_ae_done
    );
hist_ram_raw: entity work.design_1_xil_isp_lite_0_0_hist_ram
     port map (
      CO(0) => CO(0),
      D(31 downto 0) => tmp_cnt_reg(31 downto 0),
      DI(0) => DI(0),
      O(3) => hist_ram_raw_n_70,
      O(2) => hist_ram_raw_n_71,
      O(1) => hist_ram_raw_n_72,
      O(0) => hist_ram_raw_n_73,
      Q(0) => \line_idx_reg__1\(0),
      S(2 downto 0) => S(2 downto 0),
      cur_ram_reg_0 => cur_ram_reg,
      \cur_rdaddr_r_reg[8]_0\(8 downto 0) => Q(8 downto 0),
      dgain_href_o => dgain_href_o,
      dgain_vsync_o => dgain_vsync_o,
      mem_reg_0(12 downto 0) => mem_reg_0(12 downto 0),
      mem_reg_1(31 downto 0) => mem_reg_1(31 downto 0),
      p_14_in => p_14_in,
      pclk => pclk,
      pix_idx_reg(0) => pix_idx_reg(0),
      prev_flip_trigger_reg_0 => prev_vsync,
      prev_flip_trigger_reg_1(3) => hist_ram_raw_n_74,
      prev_flip_trigger_reg_1(2) => hist_ram_raw_n_75,
      prev_flip_trigger_reg_1(1) => hist_ram_raw_n_76,
      prev_flip_trigger_reg_1(0) => hist_ram_raw_n_77,
      prev_flip_trigger_reg_10(3) => hist_ram_raw_n_110,
      prev_flip_trigger_reg_10(2) => hist_ram_raw_n_111,
      prev_flip_trigger_reg_10(1) => hist_ram_raw_n_112,
      prev_flip_trigger_reg_10(0) => hist_ram_raw_n_113,
      prev_flip_trigger_reg_11(3) => hist_ram_raw_n_114,
      prev_flip_trigger_reg_11(2) => hist_ram_raw_n_115,
      prev_flip_trigger_reg_11(1) => hist_ram_raw_n_116,
      prev_flip_trigger_reg_11(0) => hist_ram_raw_n_117,
      prev_flip_trigger_reg_12(3) => hist_ram_raw_n_118,
      prev_flip_trigger_reg_12(2) => hist_ram_raw_n_119,
      prev_flip_trigger_reg_12(1) => hist_ram_raw_n_120,
      prev_flip_trigger_reg_12(0) => hist_ram_raw_n_121,
      prev_flip_trigger_reg_2(3) => hist_ram_raw_n_78,
      prev_flip_trigger_reg_2(2) => hist_ram_raw_n_79,
      prev_flip_trigger_reg_2(1) => hist_ram_raw_n_80,
      prev_flip_trigger_reg_2(0) => hist_ram_raw_n_81,
      prev_flip_trigger_reg_3(3) => hist_ram_raw_n_82,
      prev_flip_trigger_reg_3(2) => hist_ram_raw_n_83,
      prev_flip_trigger_reg_3(1) => hist_ram_raw_n_84,
      prev_flip_trigger_reg_3(0) => hist_ram_raw_n_85,
      prev_flip_trigger_reg_4(3) => hist_ram_raw_n_86,
      prev_flip_trigger_reg_4(2) => hist_ram_raw_n_87,
      prev_flip_trigger_reg_4(1) => hist_ram_raw_n_88,
      prev_flip_trigger_reg_4(0) => hist_ram_raw_n_89,
      prev_flip_trigger_reg_5(3) => hist_ram_raw_n_90,
      prev_flip_trigger_reg_5(2) => hist_ram_raw_n_91,
      prev_flip_trigger_reg_5(1) => hist_ram_raw_n_92,
      prev_flip_trigger_reg_5(0) => hist_ram_raw_n_93,
      prev_flip_trigger_reg_6(3) => hist_ram_raw_n_94,
      prev_flip_trigger_reg_6(2) => hist_ram_raw_n_95,
      prev_flip_trigger_reg_6(1) => hist_ram_raw_n_96,
      prev_flip_trigger_reg_6(0) => hist_ram_raw_n_97,
      prev_flip_trigger_reg_7(3) => hist_ram_raw_n_98,
      prev_flip_trigger_reg_7(2) => hist_ram_raw_n_99,
      prev_flip_trigger_reg_7(1) => hist_ram_raw_n_100,
      prev_flip_trigger_reg_7(0) => hist_ram_raw_n_101,
      prev_flip_trigger_reg_8(3) => hist_ram_raw_n_102,
      prev_flip_trigger_reg_8(2) => hist_ram_raw_n_103,
      prev_flip_trigger_reg_8(1) => hist_ram_raw_n_104,
      prev_flip_trigger_reg_8(0) => hist_ram_raw_n_105,
      prev_flip_trigger_reg_9(3) => hist_ram_raw_n_106,
      prev_flip_trigger_reg_9(2) => hist_ram_raw_n_107,
      prev_flip_trigger_reg_9(1) => hist_ram_raw_n_108,
      prev_flip_trigger_reg_9(0) => hist_ram_raw_n_109,
      \^q\(31 downto 0) => \^q\(31 downto 0),
      rdaddr(8 downto 0) => rdaddr(8 downto 0),
      rden => rden,
      rst_n => rst_n,
      s00_axi_aclk => s00_axi_aclk,
      s_module_reset => s_module_reset,
      s_stat_ae_en => s_stat_ae_en,
      s_stat_ae_en_reg => hist_ram_raw_n_1,
      \tmp_sum_reg[31]\(22 downto 0) => tmp_sum_reg(31 downto 9)
    );
\line_idx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \line_idx_reg__1\(0),
      I1 => dgain_vsync_o,
      O => \line_idx[0]_i_1_n_0\
    );
\line_idx[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFFF2000"
    )
        port map (
      I0 => \line_idx_reg__0\(8),
      I1 => \line_idx[10]_i_3_n_0\,
      I2 => \line_idx_reg__0\(7),
      I3 => \line_idx_reg__0\(9),
      I4 => \line_idx_reg__0\(10),
      I5 => dgain_vsync_o,
      O => \p_0_in__0\(10)
    );
\line_idx[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \line_idx_reg__0\(5),
      I1 => \line_idx_reg__0\(3),
      I2 => \line_idx[5]_i_2_n_0\,
      I3 => \line_idx_reg__0\(2),
      I4 => \line_idx_reg__0\(4),
      I5 => \line_idx_reg__0\(6),
      O => \line_idx[10]_i_3_n_0\
    );
\line_idx[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \line_idx_reg__1\(0),
      I1 => \line_idx_reg__0\(1),
      I2 => dgain_vsync_o,
      O => \p_0_in__0\(1)
    );
\line_idx[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \line_idx_reg__1\(0),
      I1 => \line_idx_reg__0\(1),
      I2 => \line_idx_reg__0\(2),
      I3 => dgain_vsync_o,
      O => \p_0_in__0\(2)
    );
\line_idx[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \line_idx_reg__0\(1),
      I1 => \line_idx_reg__1\(0),
      I2 => \line_idx_reg__0\(2),
      I3 => \line_idx_reg__0\(3),
      I4 => dgain_vsync_o,
      O => \p_0_in__0\(3)
    );
\line_idx[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \line_idx_reg__0\(2),
      I1 => \line_idx_reg__1\(0),
      I2 => \line_idx_reg__0\(1),
      I3 => \line_idx_reg__0\(3),
      I4 => \line_idx_reg__0\(4),
      I5 => dgain_vsync_o,
      O => \p_0_in__0\(4)
    );
\line_idx[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFFF2000"
    )
        port map (
      I0 => \line_idx_reg__0\(3),
      I1 => \line_idx[5]_i_2_n_0\,
      I2 => \line_idx_reg__0\(2),
      I3 => \line_idx_reg__0\(4),
      I4 => \line_idx_reg__0\(5),
      I5 => dgain_vsync_o,
      O => \p_0_in__0\(5)
    );
\line_idx[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \line_idx_reg__1\(0),
      I1 => \line_idx_reg__0\(1),
      O => \line_idx[5]_i_2_n_0\
    );
\line_idx[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \line_idx[9]_i_2_n_0\,
      I1 => \line_idx_reg__0\(6),
      I2 => dgain_vsync_o,
      O => \p_0_in__0\(6)
    );
\line_idx[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B4"
    )
        port map (
      I0 => \line_idx[9]_i_2_n_0\,
      I1 => \line_idx_reg__0\(6),
      I2 => \line_idx_reg__0\(7),
      I3 => dgain_vsync_o,
      O => \p_0_in__0\(7)
    );
\line_idx[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DF20"
    )
        port map (
      I0 => \line_idx_reg__0\(6),
      I1 => \line_idx[9]_i_2_n_0\,
      I2 => \line_idx_reg__0\(7),
      I3 => \line_idx_reg__0\(8),
      I4 => dgain_vsync_o,
      O => \p_0_in__0\(8)
    );
\line_idx[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFFF2000"
    )
        port map (
      I0 => \line_idx_reg__0\(7),
      I1 => \line_idx[9]_i_2_n_0\,
      I2 => \line_idx_reg__0\(6),
      I3 => \line_idx_reg__0\(8),
      I4 => \line_idx_reg__0\(9),
      I5 => dgain_vsync_o,
      O => \p_0_in__0\(9)
    );
\line_idx[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \line_idx_reg__0\(4),
      I1 => \line_idx_reg__0\(2),
      I2 => \line_idx_reg__1\(0),
      I3 => \line_idx_reg__0\(1),
      I4 => \line_idx_reg__0\(3),
      I5 => \line_idx_reg__0\(5),
      O => \line_idx[9]_i_2_n_0\
    );
\line_idx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \line_idx_reg[10]_0\(0),
      CLR => hist_ram_raw_n_1,
      D => \line_idx[0]_i_1_n_0\,
      Q => \line_idx_reg__1\(0)
    );
\line_idx_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \line_idx_reg[10]_0\(0),
      CLR => hist_ram_raw_n_1,
      D => \p_0_in__0\(10),
      Q => \line_idx_reg__0\(10)
    );
\line_idx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \line_idx_reg[10]_0\(0),
      CLR => hist_ram_raw_n_1,
      D => \p_0_in__0\(1),
      Q => \line_idx_reg__0\(1)
    );
\line_idx_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \line_idx_reg[10]_0\(0),
      CLR => hist_ram_raw_n_1,
      D => \p_0_in__0\(2),
      Q => \line_idx_reg__0\(2)
    );
\line_idx_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \line_idx_reg[10]_0\(0),
      CLR => hist_ram_raw_n_1,
      D => \p_0_in__0\(3),
      Q => \line_idx_reg__0\(3)
    );
\line_idx_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \line_idx_reg[10]_0\(0),
      CLR => hist_ram_raw_n_1,
      D => \p_0_in__0\(4),
      Q => \line_idx_reg__0\(4)
    );
\line_idx_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \line_idx_reg[10]_0\(0),
      CLR => hist_ram_raw_n_1,
      D => \p_0_in__0\(5),
      Q => \line_idx_reg__0\(5)
    );
\line_idx_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \line_idx_reg[10]_0\(0),
      CLR => hist_ram_raw_n_1,
      D => \p_0_in__0\(6),
      Q => \line_idx_reg__0\(6)
    );
\line_idx_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \line_idx_reg[10]_0\(0),
      CLR => hist_ram_raw_n_1,
      D => \p_0_in__0\(7),
      Q => \line_idx_reg__0\(7)
    );
\line_idx_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \line_idx_reg[10]_0\(0),
      CLR => hist_ram_raw_n_1,
      D => \p_0_in__0\(8),
      Q => \line_idx_reg__0\(8)
    );
\line_idx_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => \line_idx_reg[10]_0\(0),
      CLR => hist_ram_raw_n_1,
      D => \p_0_in__0\(9),
      Q => \line_idx_reg__0\(9)
    );
\pix_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(0),
      Q => stat_ae_pix_cnt(0)
    );
\pix_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(10),
      Q => stat_ae_pix_cnt(10)
    );
\pix_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(11),
      Q => stat_ae_pix_cnt(11)
    );
\pix_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(12),
      Q => stat_ae_pix_cnt(12)
    );
\pix_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(13),
      Q => stat_ae_pix_cnt(13)
    );
\pix_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(14),
      Q => stat_ae_pix_cnt(14)
    );
\pix_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(15),
      Q => stat_ae_pix_cnt(15)
    );
\pix_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(16),
      Q => stat_ae_pix_cnt(16)
    );
\pix_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(17),
      Q => stat_ae_pix_cnt(17)
    );
\pix_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(18),
      Q => stat_ae_pix_cnt(18)
    );
\pix_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(19),
      Q => stat_ae_pix_cnt(19)
    );
\pix_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(1),
      Q => stat_ae_pix_cnt(1)
    );
\pix_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(20),
      Q => stat_ae_pix_cnt(20)
    );
\pix_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(21),
      Q => stat_ae_pix_cnt(21)
    );
\pix_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(22),
      Q => stat_ae_pix_cnt(22)
    );
\pix_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(23),
      Q => stat_ae_pix_cnt(23)
    );
\pix_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(24),
      Q => stat_ae_pix_cnt(24)
    );
\pix_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(25),
      Q => stat_ae_pix_cnt(25)
    );
\pix_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(26),
      Q => stat_ae_pix_cnt(26)
    );
\pix_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(27),
      Q => stat_ae_pix_cnt(27)
    );
\pix_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(28),
      Q => stat_ae_pix_cnt(28)
    );
\pix_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(29),
      Q => stat_ae_pix_cnt(29)
    );
\pix_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(2),
      Q => stat_ae_pix_cnt(2)
    );
\pix_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(30),
      Q => stat_ae_pix_cnt(30)
    );
\pix_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(31),
      Q => stat_ae_pix_cnt(31)
    );
\pix_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(3),
      Q => stat_ae_pix_cnt(3)
    );
\pix_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(4),
      Q => stat_ae_pix_cnt(4)
    );
\pix_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(5),
      Q => stat_ae_pix_cnt(5)
    );
\pix_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(6),
      Q => stat_ae_pix_cnt(6)
    );
\pix_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(7),
      Q => stat_ae_pix_cnt(7)
    );
\pix_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(8),
      Q => stat_ae_pix_cnt(8)
    );
\pix_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_cnt_reg(9),
      Q => stat_ae_pix_cnt(9)
    );
\pix_idx[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => pix_idx_reg(0),
      I1 => dgain_href_o,
      O => \pix_idx_reg[0]_0\(0)
    );
\pix_idx_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_raw_n_1,
      D => O(0),
      Q => pix_idx_reg(0)
    );
\pix_idx_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_raw_n_1,
      D => \pix_idx_reg[11]_0\(2),
      Q => \^pix_idx_reg__0\(9)
    );
\pix_idx_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_raw_n_1,
      D => \pix_idx_reg[11]_0\(3),
      Q => \^pix_idx_reg__0\(10)
    );
\pix_idx_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_raw_n_1,
      D => O(1),
      Q => \^pix_idx_reg__0\(0)
    );
\pix_idx_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_raw_n_1,
      D => O(2),
      Q => \^pix_idx_reg__0\(1)
    );
\pix_idx_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_raw_n_1,
      D => O(3),
      Q => \^pix_idx_reg__0\(2)
    );
\pix_idx_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_raw_n_1,
      D => \pix_idx_reg[7]_0\(0),
      Q => \^pix_idx_reg__0\(3)
    );
\pix_idx_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_raw_n_1,
      D => \pix_idx_reg[7]_0\(1),
      Q => \^pix_idx_reg__0\(4)
    );
\pix_idx_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_raw_n_1,
      D => \pix_idx_reg[7]_0\(2),
      Q => \^pix_idx_reg__0\(5)
    );
\pix_idx_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_raw_n_1,
      D => \pix_idx_reg[7]_0\(3),
      Q => \^pix_idx_reg__0\(6)
    );
\pix_idx_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_raw_n_1,
      D => \pix_idx_reg[11]_0\(0),
      Q => \^pix_idx_reg__0\(7)
    );
\pix_idx_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_raw_n_1,
      D => \pix_idx_reg[11]_0\(1),
      Q => \^pix_idx_reg__0\(8)
    );
\pix_sum_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => \^d\(0),
      Q => stat_ae_sum(0)
    );
\pix_sum_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(10),
      Q => stat_ae_sum(10)
    );
\pix_sum_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(11),
      Q => stat_ae_sum(11)
    );
\pix_sum_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(12),
      Q => stat_ae_sum(12)
    );
\pix_sum_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(13),
      Q => stat_ae_sum(13)
    );
\pix_sum_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(14),
      Q => stat_ae_sum(14)
    );
\pix_sum_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(15),
      Q => stat_ae_sum(15)
    );
\pix_sum_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(16),
      Q => stat_ae_sum(16)
    );
\pix_sum_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(17),
      Q => stat_ae_sum(17)
    );
\pix_sum_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(18),
      Q => stat_ae_sum(18)
    );
\pix_sum_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(19),
      Q => stat_ae_sum(19)
    );
\pix_sum_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => \^d\(1),
      Q => stat_ae_sum(1)
    );
\pix_sum_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(20),
      Q => stat_ae_sum(20)
    );
\pix_sum_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(21),
      Q => stat_ae_sum(21)
    );
\pix_sum_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(22),
      Q => stat_ae_sum(22)
    );
\pix_sum_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(23),
      Q => stat_ae_sum(23)
    );
\pix_sum_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(24),
      Q => stat_ae_sum(24)
    );
\pix_sum_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(25),
      Q => stat_ae_sum(25)
    );
\pix_sum_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(26),
      Q => stat_ae_sum(26)
    );
\pix_sum_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(27),
      Q => stat_ae_sum(27)
    );
\pix_sum_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(28),
      Q => stat_ae_sum(28)
    );
\pix_sum_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(29),
      Q => stat_ae_sum(29)
    );
\pix_sum_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => \^d\(2),
      Q => stat_ae_sum(2)
    );
\pix_sum_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(30),
      Q => stat_ae_sum(30)
    );
\pix_sum_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(31),
      Q => stat_ae_sum(31)
    );
\pix_sum_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => \^d\(3),
      Q => stat_ae_sum(3)
    );
\pix_sum_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => \^d\(4),
      Q => stat_ae_sum(4)
    );
\pix_sum_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => \^d\(5),
      Q => stat_ae_sum(5)
    );
\pix_sum_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => \^d\(6),
      Q => stat_ae_sum(6)
    );
\pix_sum_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => \^d\(7),
      Q => stat_ae_sum(7)
    );
\pix_sum_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => \^d\(8),
      Q => stat_ae_sum(8)
    );
\pix_sum_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => E(0),
      CLR => hist_ram_raw_n_1,
      D => tmp_sum_reg(9),
      Q => stat_ae_sum(9)
    );
prev_href_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_raw_n_1,
      D => dgain_href_o,
      Q => prev_href
    );
\tmp_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000000FFFFFFFF"
    )
        port map (
      I0 => dgain_href_o,
      I1 => \tmp_cnt_reg[0]_i_3_n_0\,
      I2 => \tmp_cnt_reg[0]_i_4_n_1\,
      I3 => rect_valid1,
      I4 => rect_valid20_in,
      I5 => \tmp_sum_reg[0]_0\,
      O => tmp_sum
    );
\tmp_cnt[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^pix_idx_reg__0\(10),
      I1 => \tmp_cnt_reg[0]_i_3_0\(3),
      O => \tmp_cnt[0]_i_14_n_0\
    );
\tmp_cnt[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^pix_idx_reg__0\(9),
      I1 => \tmp_cnt_reg[0]_i_3_0\(2),
      O => \tmp_cnt[0]_i_15_n_0\
    );
\tmp_cnt[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^pix_idx_reg__0\(8),
      I1 => \tmp_cnt_reg[0]_i_3_0\(1),
      O => \tmp_cnt[0]_i_16_n_0\
    );
\tmp_cnt[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^pix_idx_reg__0\(7),
      I1 => \tmp_cnt_reg[0]_i_3_0\(0),
      O => \tmp_cnt[0]_i_17_n_0\
    );
\tmp_cnt[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \line_idx_reg__0\(10),
      I1 => \tmp_cnt_reg[0]_i_4_0\(2),
      O => \tmp_cnt[0]_i_19_n_0\
    );
\tmp_cnt[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \line_idx_reg__0\(9),
      I1 => \tmp_cnt_reg[0]_i_4_0\(1),
      O => \tmp_cnt[0]_i_20_n_0\
    );
\tmp_cnt[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \line_idx_reg__0\(8),
      I1 => \tmp_cnt_reg[0]_i_4_0\(0),
      O => \tmp_cnt[0]_i_21_n_0\
    );
\tmp_cnt[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \line_idx_reg__0\(10),
      I1 => \tmp_cnt_reg[0]_i_5_0\(10),
      O => \tmp_cnt[0]_i_23_n_0\
    );
\tmp_cnt[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \line_idx_reg__0\(9),
      I1 => \tmp_cnt_reg[0]_i_5_0\(9),
      I2 => \line_idx_reg__0\(8),
      I3 => \tmp_cnt_reg[0]_i_5_0\(8),
      O => \tmp_cnt[0]_i_24_n_0\
    );
\tmp_cnt[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_cnt_reg[0]_i_5_0\(10),
      I1 => \line_idx_reg__0\(10),
      O => \tmp_cnt[0]_i_25_n_0\
    );
\tmp_cnt[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_cnt_reg[0]_i_5_0\(9),
      I1 => \line_idx_reg__0\(9),
      I2 => \tmp_cnt_reg[0]_i_5_0\(8),
      I3 => \line_idx_reg__0\(8),
      O => \tmp_cnt[0]_i_26_n_0\
    );
\tmp_cnt[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pix_idx_reg__0\(10),
      I1 => \tmp_cnt_reg[0]_i_6_0\(11),
      I2 => \^pix_idx_reg__0\(9),
      I3 => \tmp_cnt_reg[0]_i_6_0\(10),
      O => \tmp_cnt[0]_i_28_n_0\
    );
\tmp_cnt[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pix_idx_reg__0\(8),
      I1 => \tmp_cnt_reg[0]_i_6_0\(9),
      I2 => \^pix_idx_reg__0\(7),
      I3 => \tmp_cnt_reg[0]_i_6_0\(8),
      O => \tmp_cnt[0]_i_29_n_0\
    );
\tmp_cnt[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_cnt_reg[0]_i_6_0\(11),
      I1 => \^pix_idx_reg__0\(10),
      I2 => \tmp_cnt_reg[0]_i_6_0\(10),
      I3 => \^pix_idx_reg__0\(9),
      O => \tmp_cnt[0]_i_30_n_0\
    );
\tmp_cnt[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_cnt_reg[0]_i_6_0\(9),
      I1 => \^pix_idx_reg__0\(8),
      I2 => \tmp_cnt_reg[0]_i_6_0\(8),
      I3 => \^pix_idx_reg__0\(7),
      O => \tmp_cnt[0]_i_31_n_0\
    );
\tmp_cnt[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^pix_idx_reg__0\(6),
      I1 => \tmp_cnt_reg[0]_i_13_0\(3),
      O => \tmp_cnt[0]_i_33_n_0\
    );
\tmp_cnt[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^pix_idx_reg__0\(5),
      I1 => \tmp_cnt_reg[0]_i_13_0\(2),
      O => \tmp_cnt[0]_i_34_n_0\
    );
\tmp_cnt[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^pix_idx_reg__0\(4),
      I1 => \tmp_cnt_reg[0]_i_13_0\(1),
      O => \tmp_cnt[0]_i_35_n_0\
    );
\tmp_cnt[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^pix_idx_reg__0\(3),
      I1 => \tmp_cnt_reg[0]_i_13_0\(0),
      O => \tmp_cnt[0]_i_36_n_0\
    );
\tmp_cnt[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \line_idx_reg__0\(7),
      I1 => \tmp_cnt_reg[0]_i_18_0\(3),
      O => \tmp_cnt[0]_i_39_n_0\
    );
\tmp_cnt[0]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \line_idx_reg__0\(6),
      I1 => \tmp_cnt_reg[0]_i_18_0\(2),
      O => \tmp_cnt[0]_i_40_n_0\
    );
\tmp_cnt[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \line_idx_reg__0\(5),
      I1 => \tmp_cnt_reg[0]_i_18_0\(1),
      O => \tmp_cnt[0]_i_41_n_0\
    );
\tmp_cnt[0]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \line_idx_reg__0\(4),
      I1 => \tmp_cnt_reg[0]_i_18_0\(0),
      O => \tmp_cnt[0]_i_42_n_0\
    );
\tmp_cnt[0]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \line_idx_reg__0\(7),
      I1 => \tmp_cnt_reg[0]_i_5_0\(7),
      I2 => \line_idx_reg__0\(6),
      I3 => \tmp_cnt_reg[0]_i_5_0\(6),
      O => \tmp_cnt[0]_i_44_n_0\
    );
\tmp_cnt[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \line_idx_reg__0\(5),
      I1 => \tmp_cnt_reg[0]_i_5_0\(5),
      I2 => \line_idx_reg__0\(4),
      I3 => \tmp_cnt_reg[0]_i_5_0\(4),
      O => \tmp_cnt[0]_i_45_n_0\
    );
\tmp_cnt[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \line_idx_reg__0\(3),
      I1 => \tmp_cnt_reg[0]_i_5_0\(3),
      I2 => \line_idx_reg__0\(2),
      I3 => \tmp_cnt_reg[0]_i_5_0\(2),
      O => \tmp_cnt[0]_i_46_n_0\
    );
\tmp_cnt[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => \line_idx_reg__0\(1),
      I1 => \tmp_cnt_reg[0]_i_5_0\(0),
      I2 => \line_idx_reg__1\(0),
      I3 => \tmp_cnt_reg[0]_i_5_0\(1),
      O => \tmp_cnt[0]_i_47_n_0\
    );
\tmp_cnt[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_cnt_reg[0]_i_5_0\(7),
      I1 => \line_idx_reg__0\(7),
      I2 => \tmp_cnt_reg[0]_i_5_0\(6),
      I3 => \line_idx_reg__0\(6),
      O => \tmp_cnt[0]_i_48_n_0\
    );
\tmp_cnt[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_cnt_reg[0]_i_5_0\(5),
      I1 => \line_idx_reg__0\(5),
      I2 => \tmp_cnt_reg[0]_i_5_0\(4),
      I3 => \line_idx_reg__0\(4),
      O => \tmp_cnt[0]_i_49_n_0\
    );
\tmp_cnt[0]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_cnt_reg[0]_i_5_0\(3),
      I1 => \line_idx_reg__0\(3),
      I2 => \tmp_cnt_reg[0]_i_5_0\(2),
      I3 => \line_idx_reg__0\(2),
      O => \tmp_cnt[0]_i_50_n_0\
    );
\tmp_cnt[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \line_idx_reg__1\(0),
      I1 => \line_idx_reg__0\(1),
      I2 => \tmp_cnt_reg[0]_i_5_0\(0),
      I3 => \tmp_cnt_reg[0]_i_5_0\(1),
      O => \tmp_cnt[0]_i_51_n_0\
    );
\tmp_cnt[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pix_idx_reg__0\(6),
      I1 => \tmp_cnt_reg[0]_i_6_0\(7),
      I2 => \^pix_idx_reg__0\(5),
      I3 => \tmp_cnt_reg[0]_i_6_0\(6),
      O => \tmp_cnt[0]_i_52_n_0\
    );
\tmp_cnt[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pix_idx_reg__0\(4),
      I1 => \tmp_cnt_reg[0]_i_6_0\(5),
      I2 => \^pix_idx_reg__0\(3),
      I3 => \tmp_cnt_reg[0]_i_6_0\(4),
      O => \tmp_cnt[0]_i_53_n_0\
    );
\tmp_cnt[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pix_idx_reg__0\(2),
      I1 => \tmp_cnt_reg[0]_i_6_0\(3),
      I2 => \^pix_idx_reg__0\(1),
      I3 => \tmp_cnt_reg[0]_i_6_0\(2),
      O => \tmp_cnt[0]_i_54_n_0\
    );
\tmp_cnt[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^pix_idx_reg__0\(0),
      I1 => \tmp_cnt_reg[0]_i_6_0\(1),
      I2 => pix_idx_reg(0),
      I3 => \tmp_cnt_reg[0]_i_6_0\(0),
      O => \tmp_cnt[0]_i_55_n_0\
    );
\tmp_cnt[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_cnt_reg[0]_i_6_0\(7),
      I1 => \^pix_idx_reg__0\(6),
      I2 => \tmp_cnt_reg[0]_i_6_0\(6),
      I3 => \^pix_idx_reg__0\(5),
      O => \tmp_cnt[0]_i_56_n_0\
    );
\tmp_cnt[0]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_cnt_reg[0]_i_6_0\(5),
      I1 => \^pix_idx_reg__0\(4),
      I2 => \tmp_cnt_reg[0]_i_6_0\(4),
      I3 => \^pix_idx_reg__0\(3),
      O => \tmp_cnt[0]_i_57_n_0\
    );
\tmp_cnt[0]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_cnt_reg[0]_i_6_0\(3),
      I1 => \^pix_idx_reg__0\(2),
      I2 => \tmp_cnt_reg[0]_i_6_0\(2),
      I3 => \^pix_idx_reg__0\(1),
      O => \tmp_cnt[0]_i_58_n_0\
    );
\tmp_cnt[0]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_cnt_reg[0]_i_6_0\(0),
      I1 => pix_idx_reg(0),
      I2 => \tmp_cnt_reg[0]_i_6_0\(1),
      I3 => \^pix_idx_reg__0\(0),
      O => \tmp_cnt[0]_i_59_n_0\
    );
\tmp_cnt[0]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^pix_idx_reg__0\(2),
      I1 => \tmp_cnt_reg[0]_i_32_0\(3),
      O => \tmp_cnt[0]_i_60_n_0\
    );
\tmp_cnt[0]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^pix_idx_reg__0\(1),
      I1 => \tmp_cnt_reg[0]_i_32_0\(2),
      O => \tmp_cnt[0]_i_61_n_0\
    );
\tmp_cnt[0]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^pix_idx_reg__0\(0),
      I1 => \tmp_cnt_reg[0]_i_32_0\(1),
      O => \tmp_cnt[0]_i_62_n_0\
    );
\tmp_cnt[0]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pix_idx_reg(0),
      I1 => \tmp_cnt_reg[0]_i_32_0\(0),
      O => \tmp_cnt[0]_i_63_n_0\
    );
\tmp_cnt[0]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \line_idx_reg__0\(3),
      I1 => \tmp_cnt_reg[0]_i_38_0\(3),
      O => \tmp_cnt[0]_i_69_n_0\
    );
\tmp_cnt[0]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \line_idx_reg__0\(2),
      I1 => \tmp_cnt_reg[0]_i_38_0\(2),
      O => \tmp_cnt[0]_i_70_n_0\
    );
\tmp_cnt[0]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \line_idx_reg__0\(1),
      I1 => \tmp_cnt_reg[0]_i_38_0\(1),
      O => \tmp_cnt[0]_i_71_n_0\
    );
\tmp_cnt[0]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \line_idx_reg__1\(0),
      I1 => \tmp_cnt_reg[0]_i_38_0\(0),
      O => \tmp_cnt[0]_i_72_n_0\
    );
\tmp_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_73,
      Q => tmp_cnt_reg(0)
    );
\tmp_cnt_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[0]_i_32_n_0\,
      CO(3) => \tmp_cnt_reg[0]_i_13_n_0\,
      CO(2) => \tmp_cnt_reg[0]_i_13_n_1\,
      CO(1) => \tmp_cnt_reg[0]_i_13_n_2\,
      CO(0) => \tmp_cnt_reg[0]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^pix_idx_reg__0\(6 downto 3),
      O(3 downto 0) => \NLW_tmp_cnt_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_cnt[0]_i_33_n_0\,
      S(2) => \tmp_cnt[0]_i_34_n_0\,
      S(1) => \tmp_cnt[0]_i_35_n_0\,
      S(0) => \tmp_cnt[0]_i_36_n_0\
    );
\tmp_cnt_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[0]_i_38_n_0\,
      CO(3) => \tmp_cnt_reg[0]_i_18_n_0\,
      CO(2) => \tmp_cnt_reg[0]_i_18_n_1\,
      CO(1) => \tmp_cnt_reg[0]_i_18_n_2\,
      CO(0) => \tmp_cnt_reg[0]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \line_idx_reg__0\(7 downto 4),
      O(3 downto 0) => \NLW_tmp_cnt_reg[0]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_cnt[0]_i_39_n_0\,
      S(2) => \tmp_cnt[0]_i_40_n_0\,
      S(1) => \tmp_cnt[0]_i_41_n_0\,
      S(0) => \tmp_cnt[0]_i_42_n_0\
    );
\tmp_cnt_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_cnt_reg[0]_i_22_n_0\,
      CO(2) => \tmp_cnt_reg[0]_i_22_n_1\,
      CO(1) => \tmp_cnt_reg[0]_i_22_n_2\,
      CO(0) => \tmp_cnt_reg[0]_i_22_n_3\,
      CYINIT => '1',
      DI(3) => \tmp_cnt[0]_i_44_n_0\,
      DI(2) => \tmp_cnt[0]_i_45_n_0\,
      DI(1) => \tmp_cnt[0]_i_46_n_0\,
      DI(0) => \tmp_cnt[0]_i_47_n_0\,
      O(3 downto 0) => \NLW_tmp_cnt_reg[0]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_cnt[0]_i_48_n_0\,
      S(2) => \tmp_cnt[0]_i_49_n_0\,
      S(1) => \tmp_cnt[0]_i_50_n_0\,
      S(0) => \tmp_cnt[0]_i_51_n_0\
    );
\tmp_cnt_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_cnt_reg[0]_i_27_n_0\,
      CO(2) => \tmp_cnt_reg[0]_i_27_n_1\,
      CO(1) => \tmp_cnt_reg[0]_i_27_n_2\,
      CO(0) => \tmp_cnt_reg[0]_i_27_n_3\,
      CYINIT => '1',
      DI(3) => \tmp_cnt[0]_i_52_n_0\,
      DI(2) => \tmp_cnt[0]_i_53_n_0\,
      DI(1) => \tmp_cnt[0]_i_54_n_0\,
      DI(0) => \tmp_cnt[0]_i_55_n_0\,
      O(3 downto 0) => \NLW_tmp_cnt_reg[0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_cnt[0]_i_56_n_0\,
      S(2) => \tmp_cnt[0]_i_57_n_0\,
      S(1) => \tmp_cnt[0]_i_58_n_0\,
      S(0) => \tmp_cnt[0]_i_59_n_0\
    );
\tmp_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[0]_i_13_n_0\,
      CO(3) => \tmp_cnt_reg[0]_i_3_n_0\,
      CO(2) => \tmp_cnt_reg[0]_i_3_n_1\,
      CO(1) => \tmp_cnt_reg[0]_i_3_n_2\,
      CO(0) => \tmp_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^pix_idx_reg__0\(10 downto 7),
      O(3 downto 0) => \NLW_tmp_cnt_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_cnt[0]_i_14_n_0\,
      S(2) => \tmp_cnt[0]_i_15_n_0\,
      S(1) => \tmp_cnt[0]_i_16_n_0\,
      S(0) => \tmp_cnt[0]_i_17_n_0\
    );
\tmp_cnt_reg[0]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_cnt_reg[0]_i_32_n_0\,
      CO(2) => \tmp_cnt_reg[0]_i_32_n_1\,
      CO(1) => \tmp_cnt_reg[0]_i_32_n_2\,
      CO(0) => \tmp_cnt_reg[0]_i_32_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^pix_idx_reg__0\(2 downto 0),
      DI(0) => pix_idx_reg(0),
      O(3 downto 0) => \NLW_tmp_cnt_reg[0]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_cnt[0]_i_60_n_0\,
      S(2) => \tmp_cnt[0]_i_61_n_0\,
      S(1) => \tmp_cnt[0]_i_62_n_0\,
      S(0) => \tmp_cnt[0]_i_63_n_0\
    );
\tmp_cnt_reg[0]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_cnt_reg[0]_i_38_n_0\,
      CO(2) => \tmp_cnt_reg[0]_i_38_n_1\,
      CO(1) => \tmp_cnt_reg[0]_i_38_n_2\,
      CO(0) => \tmp_cnt_reg[0]_i_38_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \line_idx_reg__0\(3 downto 1),
      DI(0) => \line_idx_reg__1\(0),
      O(3 downto 0) => \NLW_tmp_cnt_reg[0]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_cnt[0]_i_69_n_0\,
      S(2) => \tmp_cnt[0]_i_70_n_0\,
      S(1) => \tmp_cnt[0]_i_71_n_0\,
      S(0) => \tmp_cnt[0]_i_72_n_0\
    );
\tmp_cnt_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[0]_i_18_n_0\,
      CO(3) => \NLW_tmp_cnt_reg[0]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \tmp_cnt_reg[0]_i_4_n_1\,
      CO(1) => \tmp_cnt_reg[0]_i_4_n_2\,
      CO(0) => \tmp_cnt_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \line_idx_reg__0\(10 downto 8),
      O(3 downto 0) => \NLW_tmp_cnt_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \tmp_cnt[0]_i_19_n_0\,
      S(1) => \tmp_cnt[0]_i_20_n_0\,
      S(0) => \tmp_cnt[0]_i_21_n_0\
    );
\tmp_cnt_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[0]_i_22_n_0\,
      CO(3 downto 2) => \NLW_tmp_cnt_reg[0]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rect_valid1,
      CO(0) => \tmp_cnt_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_cnt[0]_i_23_n_0\,
      DI(0) => \tmp_cnt[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_tmp_cnt_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_cnt[0]_i_25_n_0\,
      S(0) => \tmp_cnt[0]_i_26_n_0\
    );
\tmp_cnt_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[0]_i_27_n_0\,
      CO(3 downto 2) => \NLW_tmp_cnt_reg[0]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => rect_valid20_in,
      CO(0) => \tmp_cnt_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_cnt[0]_i_28_n_0\,
      DI(0) => \tmp_cnt[0]_i_29_n_0\,
      O(3 downto 0) => \NLW_tmp_cnt_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_cnt[0]_i_30_n_0\,
      S(0) => \tmp_cnt[0]_i_31_n_0\
    );
\tmp_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_79,
      Q => tmp_cnt_reg(10)
    );
\tmp_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_78,
      Q => tmp_cnt_reg(11)
    );
\tmp_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_85,
      Q => tmp_cnt_reg(12)
    );
\tmp_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_84,
      Q => tmp_cnt_reg(13)
    );
\tmp_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_83,
      Q => tmp_cnt_reg(14)
    );
\tmp_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_82,
      Q => tmp_cnt_reg(15)
    );
\tmp_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_89,
      Q => tmp_cnt_reg(16)
    );
\tmp_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_88,
      Q => tmp_cnt_reg(17)
    );
\tmp_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_87,
      Q => tmp_cnt_reg(18)
    );
\tmp_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_86,
      Q => tmp_cnt_reg(19)
    );
\tmp_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_72,
      Q => tmp_cnt_reg(1)
    );
\tmp_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_93,
      Q => tmp_cnt_reg(20)
    );
\tmp_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_92,
      Q => tmp_cnt_reg(21)
    );
\tmp_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_91,
      Q => tmp_cnt_reg(22)
    );
\tmp_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_90,
      Q => tmp_cnt_reg(23)
    );
\tmp_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_97,
      Q => tmp_cnt_reg(24)
    );
\tmp_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_96,
      Q => tmp_cnt_reg(25)
    );
\tmp_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_95,
      Q => tmp_cnt_reg(26)
    );
\tmp_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_94,
      Q => tmp_cnt_reg(27)
    );
\tmp_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_101,
      Q => tmp_cnt_reg(28)
    );
\tmp_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_100,
      Q => tmp_cnt_reg(29)
    );
\tmp_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_71,
      Q => tmp_cnt_reg(2)
    );
\tmp_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_99,
      Q => tmp_cnt_reg(30)
    );
\tmp_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_98,
      Q => tmp_cnt_reg(31)
    );
\tmp_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_70,
      Q => tmp_cnt_reg(3)
    );
\tmp_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_77,
      Q => tmp_cnt_reg(4)
    );
\tmp_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_76,
      Q => tmp_cnt_reg(5)
    );
\tmp_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_75,
      Q => tmp_cnt_reg(6)
    );
\tmp_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_74,
      Q => tmp_cnt_reg(7)
    );
\tmp_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_81,
      Q => tmp_cnt_reg(8)
    );
\tmp_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_80,
      Q => tmp_cnt_reg(9)
    );
\tmp_sum_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => \tmp_sum_reg[3]_0\(0),
      Q => \^d\(0)
    );
\tmp_sum_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => \tmp_sum_reg[11]_0\(2),
      Q => tmp_sum_reg(10)
    );
\tmp_sum_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => \tmp_sum_reg[11]_0\(3),
      Q => tmp_sum_reg(11)
    );
\tmp_sum_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_105,
      Q => tmp_sum_reg(12)
    );
\tmp_sum_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_104,
      Q => tmp_sum_reg(13)
    );
\tmp_sum_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_103,
      Q => tmp_sum_reg(14)
    );
\tmp_sum_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_102,
      Q => tmp_sum_reg(15)
    );
\tmp_sum_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_109,
      Q => tmp_sum_reg(16)
    );
\tmp_sum_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_108,
      Q => tmp_sum_reg(17)
    );
\tmp_sum_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_107,
      Q => tmp_sum_reg(18)
    );
\tmp_sum_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_106,
      Q => tmp_sum_reg(19)
    );
\tmp_sum_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => \tmp_sum_reg[3]_0\(1),
      Q => \^d\(1)
    );
\tmp_sum_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_113,
      Q => tmp_sum_reg(20)
    );
\tmp_sum_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_112,
      Q => tmp_sum_reg(21)
    );
\tmp_sum_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_111,
      Q => tmp_sum_reg(22)
    );
\tmp_sum_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_110,
      Q => tmp_sum_reg(23)
    );
\tmp_sum_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_117,
      Q => tmp_sum_reg(24)
    );
\tmp_sum_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_116,
      Q => tmp_sum_reg(25)
    );
\tmp_sum_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_115,
      Q => tmp_sum_reg(26)
    );
\tmp_sum_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_114,
      Q => tmp_sum_reg(27)
    );
\tmp_sum_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_121,
      Q => tmp_sum_reg(28)
    );
\tmp_sum_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_120,
      Q => tmp_sum_reg(29)
    );
\tmp_sum_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => \tmp_sum_reg[3]_0\(2),
      Q => \^d\(2)
    );
\tmp_sum_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_119,
      Q => tmp_sum_reg(30)
    );
\tmp_sum_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => hist_ram_raw_n_118,
      Q => tmp_sum_reg(31)
    );
\tmp_sum_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => \tmp_sum_reg[3]_0\(3),
      Q => \^d\(3)
    );
\tmp_sum_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => \tmp_sum_reg[7]_0\(0),
      Q => \^d\(4)
    );
\tmp_sum_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => \tmp_sum_reg[7]_0\(1),
      Q => \^d\(5)
    );
\tmp_sum_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => \tmp_sum_reg[7]_0\(2),
      Q => \^d\(6)
    );
\tmp_sum_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => \tmp_sum_reg[7]_0\(3),
      Q => \^d\(7)
    );
\tmp_sum_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => \tmp_sum_reg[11]_0\(0),
      Q => \^d\(8)
    );
\tmp_sum_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum,
      CLR => hist_ram_raw_n_1,
      D => \tmp_sum_reg[11]_0\(1),
      Q => tmp_sum_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_isp_stat_awb is
  port (
    out_done : out STD_LOGIC;
    \axi_araddr_reg[8]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_araddr_reg[3]\ : out STD_LOGIC;
    \axi_araddr_reg[3]_0\ : out STD_LOGIC;
    \axi_araddr_reg[3]_1\ : out STD_LOGIC;
    \pix_sum_r_reg[12]_0\ : out STD_LOGIC;
    \pix_sum_r_reg[13]_0\ : out STD_LOGIC;
    \pix_sum_r_reg[14]_0\ : out STD_LOGIC;
    \pix_cnt_reg[15]_0\ : out STD_LOGIC;
    \pix_sum_r_reg[8]_0\ : out STD_LOGIC;
    mem_reg : out STD_LOGIC;
    mem_reg_0 : out STD_LOGIC;
    mem_reg_1 : out STD_LOGIC;
    mem_reg_2 : out STD_LOGIC;
    mem_reg_3 : out STD_LOGIC;
    mem_reg_4 : out STD_LOGIC;
    mem_reg_5 : out STD_LOGIC;
    mem_reg_6 : out STD_LOGIC;
    mem_reg_7 : out STD_LOGIC;
    mem_reg_8 : out STD_LOGIC;
    mem_reg_9 : out STD_LOGIC;
    mem_reg_10 : out STD_LOGIC;
    mem_reg_11 : out STD_LOGIC;
    mem_reg_12 : out STD_LOGIC;
    mem_reg_13 : out STD_LOGIC;
    mem_reg_14 : out STD_LOGIC;
    mem_reg_15 : out STD_LOGIC;
    mem_reg_16 : out STD_LOGIC;
    mem_reg_17 : out STD_LOGIC;
    mem_reg_18 : out STD_LOGIC;
    mem_reg_19 : out STD_LOGIC;
    mem_reg_20 : out STD_LOGIC;
    mem_reg_21 : out STD_LOGIC;
    mem_reg_22 : out STD_LOGIC;
    mem_reg_23 : out STD_LOGIC;
    mem_reg_24 : out STD_LOGIC;
    mem_reg_25 : out STD_LOGIC;
    mem_reg_26 : out STD_LOGIC;
    mem_reg_27 : out STD_LOGIC;
    mem_reg_28 : out STD_LOGIC;
    mem_reg_29 : out STD_LOGIC;
    mem_reg_30 : out STD_LOGIC;
    mem_reg_31 : out STD_LOGIC;
    mem_reg_32 : out STD_LOGIC;
    mem_reg_33 : out STD_LOGIC;
    mem_reg_34 : out STD_LOGIC;
    mem_reg_35 : out STD_LOGIC;
    mem_reg_36 : out STD_LOGIC;
    mem_reg_37 : out STD_LOGIC;
    mem_reg_38 : out STD_LOGIC;
    mem_reg_39 : out STD_LOGIC;
    mem_reg_40 : out STD_LOGIC;
    mem_reg_41 : out STD_LOGIC;
    mem_reg_42 : out STD_LOGIC;
    mem_reg_43 : out STD_LOGIC;
    mem_reg_44 : out STD_LOGIC;
    mem_reg_45 : out STD_LOGIC;
    mem_reg_46 : out STD_LOGIC;
    mem_reg_47 : out STD_LOGIC;
    mem_reg_48 : out STD_LOGIC;
    mem_reg_49 : out STD_LOGIC;
    mem_reg_50 : out STD_LOGIC;
    mem_reg_51 : out STD_LOGIC;
    mem_reg_52 : out STD_LOGIC;
    mem_reg_53 : out STD_LOGIC;
    mem_reg_54 : out STD_LOGIC;
    mem_reg_55 : out STD_LOGIC;
    mem_reg_56 : out STD_LOGIC;
    mem_reg_57 : out STD_LOGIC;
    mem_reg_58 : out STD_LOGIC;
    mem_reg_59 : out STD_LOGIC;
    mem_reg_60 : out STD_LOGIC;
    mem_reg_61 : out STD_LOGIC;
    mem_reg_62 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    pclk : in STD_LOGIC;
    in_href_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_63 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \axi_rdata_reg[0]\ : in STD_LOGIC;
    \axi_rdata_reg[0]_0\ : in STD_LOGIC;
    \axi_rdata_reg[1]\ : in STD_LOGIC;
    \axi_rdata_reg[1]_0\ : in STD_LOGIC;
    \axi_rdata_reg[2]\ : in STD_LOGIC;
    \axi_rdata_reg[2]_0\ : in STD_LOGIC;
    \axi_rdata_reg[6]\ : in STD_LOGIC;
    \axi_rdata_reg[3]\ : in STD_LOGIC;
    \axi_rdata_reg[3]_0\ : in STD_LOGIC;
    \axi_rdata_reg[4]\ : in STD_LOGIC;
    \axi_rdata_reg[5]\ : in STD_LOGIC;
    \axi_rdata_reg[5]_0\ : in STD_LOGIC;
    \axi_rdata_reg[6]_0\ : in STD_LOGIC;
    \axi_rdata_reg[6]_1\ : in STD_LOGIC;
    \axi_rdata_reg[7]\ : in STD_LOGIC;
    \axi_rdata_reg[31]\ : in STD_LOGIC;
    \axi_rdata_reg[16]\ : in STD_LOGIC;
    \axi_rdata_reg[17]\ : in STD_LOGIC;
    \axi_rdata_reg[18]\ : in STD_LOGIC;
    \axi_rdata_reg[19]\ : in STD_LOGIC;
    \axi_rdata_reg[20]\ : in STD_LOGIC;
    \axi_rdata_reg[21]\ : in STD_LOGIC;
    \axi_rdata_reg[22]\ : in STD_LOGIC;
    \axi_rdata_reg[23]\ : in STD_LOGIC;
    \axi_rdata_reg[24]\ : in STD_LOGIC;
    \axi_rdata_reg[25]\ : in STD_LOGIC;
    \axi_rdata_reg[26]\ : in STD_LOGIC;
    \axi_rdata_reg[27]\ : in STD_LOGIC;
    \axi_rdata_reg[28]\ : in STD_LOGIC;
    \axi_rdata_reg[29]\ : in STD_LOGIC;
    \axi_rdata_reg[30]\ : in STD_LOGIC;
    \axi_rdata_reg[31]_0\ : in STD_LOGIC;
    \axi_rdata_reg[31]_1\ : in STD_LOGIC;
    \axi_rdata_reg[0]_1\ : in STD_LOGIC;
    \axi_rdata[0]_i_2_0\ : in STD_LOGIC;
    \axi_rdata_reg[1]_1\ : in STD_LOGIC;
    \axi_rdata_reg[2]_1\ : in STD_LOGIC;
    \axi_rdata_reg[3]_1\ : in STD_LOGIC;
    \axi_rdata_reg[4]_0\ : in STD_LOGIC;
    \axi_rdata_reg[5]_1\ : in STD_LOGIC;
    \axi_rdata_reg[6]_2\ : in STD_LOGIC;
    \axi_rdata_reg[7]_0\ : in STD_LOGIC;
    \axi_rdata_reg[10]\ : in STD_LOGIC;
    \axi_rdata_reg[11]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_vaild_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    g_vaild_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    g_vaild_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    b_vaild_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    b_vaild_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_stat_awb_en : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s_module_reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 26 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    p_14_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_isp_stat_awb : entity is "isp_stat_awb";
end design_1_xil_isp_lite_0_0_isp_stat_awb;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_isp_stat_awb is
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal b_vaild : STD_LOGIC;
  signal b_vaild0 : STD_LOGIC;
  signal cur_clr_addr_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cur_clr_addr_reg_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cur_clr_done : STD_LOGIC;
  signal cur_clr_done_2 : STD_LOGIC;
  signal cur_ram : STD_LOGIC;
  signal cur_ram02_out : STD_LOGIC;
  signal cur_ram_1 : STD_LOGIC;
  signal cur_rden_r : STD_LOGIC;
  signal g_vaild : STD_LOGIC;
  signal g_vaild0 : STD_LOGIC;
  signal hist_ram_b_n_1 : STD_LOGIC;
  signal hist_ram_g_n_67 : STD_LOGIC;
  signal hist_ram_g_n_68 : STD_LOGIC;
  signal hist_ram_r_n_1 : STD_LOGIC;
  signal hist_ram_r_n_10 : STD_LOGIC;
  signal hist_ram_r_n_100 : STD_LOGIC;
  signal hist_ram_r_n_101 : STD_LOGIC;
  signal hist_ram_r_n_102 : STD_LOGIC;
  signal hist_ram_r_n_103 : STD_LOGIC;
  signal hist_ram_r_n_104 : STD_LOGIC;
  signal hist_ram_r_n_105 : STD_LOGIC;
  signal hist_ram_r_n_106 : STD_LOGIC;
  signal hist_ram_r_n_107 : STD_LOGIC;
  signal hist_ram_r_n_108 : STD_LOGIC;
  signal hist_ram_r_n_109 : STD_LOGIC;
  signal hist_ram_r_n_11 : STD_LOGIC;
  signal hist_ram_r_n_110 : STD_LOGIC;
  signal hist_ram_r_n_111 : STD_LOGIC;
  signal hist_ram_r_n_112 : STD_LOGIC;
  signal hist_ram_r_n_113 : STD_LOGIC;
  signal hist_ram_r_n_114 : STD_LOGIC;
  signal hist_ram_r_n_115 : STD_LOGIC;
  signal hist_ram_r_n_116 : STD_LOGIC;
  signal hist_ram_r_n_117 : STD_LOGIC;
  signal hist_ram_r_n_118 : STD_LOGIC;
  signal hist_ram_r_n_119 : STD_LOGIC;
  signal hist_ram_r_n_120 : STD_LOGIC;
  signal hist_ram_r_n_121 : STD_LOGIC;
  signal hist_ram_r_n_122 : STD_LOGIC;
  signal hist_ram_r_n_123 : STD_LOGIC;
  signal hist_ram_r_n_124 : STD_LOGIC;
  signal hist_ram_r_n_125 : STD_LOGIC;
  signal hist_ram_r_n_126 : STD_LOGIC;
  signal hist_ram_r_n_127 : STD_LOGIC;
  signal hist_ram_r_n_128 : STD_LOGIC;
  signal hist_ram_r_n_129 : STD_LOGIC;
  signal hist_ram_r_n_130 : STD_LOGIC;
  signal hist_ram_r_n_131 : STD_LOGIC;
  signal hist_ram_r_n_132 : STD_LOGIC;
  signal hist_ram_r_n_133 : STD_LOGIC;
  signal hist_ram_r_n_134 : STD_LOGIC;
  signal hist_ram_r_n_135 : STD_LOGIC;
  signal hist_ram_r_n_136 : STD_LOGIC;
  signal hist_ram_r_n_137 : STD_LOGIC;
  signal hist_ram_r_n_138 : STD_LOGIC;
  signal hist_ram_r_n_139 : STD_LOGIC;
  signal hist_ram_r_n_140 : STD_LOGIC;
  signal hist_ram_r_n_141 : STD_LOGIC;
  signal hist_ram_r_n_142 : STD_LOGIC;
  signal hist_ram_r_n_143 : STD_LOGIC;
  signal hist_ram_r_n_144 : STD_LOGIC;
  signal hist_ram_r_n_145 : STD_LOGIC;
  signal hist_ram_r_n_146 : STD_LOGIC;
  signal hist_ram_r_n_147 : STD_LOGIC;
  signal hist_ram_r_n_148 : STD_LOGIC;
  signal hist_ram_r_n_149 : STD_LOGIC;
  signal hist_ram_r_n_150 : STD_LOGIC;
  signal hist_ram_r_n_151 : STD_LOGIC;
  signal hist_ram_r_n_152 : STD_LOGIC;
  signal hist_ram_r_n_153 : STD_LOGIC;
  signal hist_ram_r_n_154 : STD_LOGIC;
  signal hist_ram_r_n_155 : STD_LOGIC;
  signal hist_ram_r_n_156 : STD_LOGIC;
  signal hist_ram_r_n_157 : STD_LOGIC;
  signal hist_ram_r_n_158 : STD_LOGIC;
  signal hist_ram_r_n_159 : STD_LOGIC;
  signal hist_ram_r_n_160 : STD_LOGIC;
  signal hist_ram_r_n_161 : STD_LOGIC;
  signal hist_ram_r_n_162 : STD_LOGIC;
  signal hist_ram_r_n_163 : STD_LOGIC;
  signal hist_ram_r_n_164 : STD_LOGIC;
  signal hist_ram_r_n_165 : STD_LOGIC;
  signal hist_ram_r_n_166 : STD_LOGIC;
  signal hist_ram_r_n_167 : STD_LOGIC;
  signal hist_ram_r_n_168 : STD_LOGIC;
  signal hist_ram_r_n_169 : STD_LOGIC;
  signal hist_ram_r_n_170 : STD_LOGIC;
  signal hist_ram_r_n_171 : STD_LOGIC;
  signal hist_ram_r_n_172 : STD_LOGIC;
  signal hist_ram_r_n_2 : STD_LOGIC;
  signal hist_ram_r_n_4 : STD_LOGIC;
  signal hist_ram_r_n_45 : STD_LOGIC;
  signal hist_ram_r_n_46 : STD_LOGIC;
  signal hist_ram_r_n_47 : STD_LOGIC;
  signal hist_ram_r_n_48 : STD_LOGIC;
  signal hist_ram_r_n_49 : STD_LOGIC;
  signal hist_ram_r_n_5 : STD_LOGIC;
  signal hist_ram_r_n_50 : STD_LOGIC;
  signal hist_ram_r_n_51 : STD_LOGIC;
  signal hist_ram_r_n_52 : STD_LOGIC;
  signal hist_ram_r_n_53 : STD_LOGIC;
  signal hist_ram_r_n_54 : STD_LOGIC;
  signal hist_ram_r_n_55 : STD_LOGIC;
  signal hist_ram_r_n_56 : STD_LOGIC;
  signal hist_ram_r_n_57 : STD_LOGIC;
  signal hist_ram_r_n_58 : STD_LOGIC;
  signal hist_ram_r_n_59 : STD_LOGIC;
  signal hist_ram_r_n_6 : STD_LOGIC;
  signal hist_ram_r_n_60 : STD_LOGIC;
  signal hist_ram_r_n_61 : STD_LOGIC;
  signal hist_ram_r_n_62 : STD_LOGIC;
  signal hist_ram_r_n_63 : STD_LOGIC;
  signal hist_ram_r_n_64 : STD_LOGIC;
  signal hist_ram_r_n_65 : STD_LOGIC;
  signal hist_ram_r_n_66 : STD_LOGIC;
  signal hist_ram_r_n_67 : STD_LOGIC;
  signal hist_ram_r_n_68 : STD_LOGIC;
  signal hist_ram_r_n_69 : STD_LOGIC;
  signal hist_ram_r_n_70 : STD_LOGIC;
  signal hist_ram_r_n_71 : STD_LOGIC;
  signal hist_ram_r_n_72 : STD_LOGIC;
  signal hist_ram_r_n_73 : STD_LOGIC;
  signal hist_ram_r_n_74 : STD_LOGIC;
  signal hist_ram_r_n_75 : STD_LOGIC;
  signal hist_ram_r_n_76 : STD_LOGIC;
  signal hist_ram_r_n_77 : STD_LOGIC;
  signal hist_ram_r_n_78 : STD_LOGIC;
  signal hist_ram_r_n_79 : STD_LOGIC;
  signal hist_ram_r_n_80 : STD_LOGIC;
  signal hist_ram_r_n_81 : STD_LOGIC;
  signal hist_ram_r_n_82 : STD_LOGIC;
  signal hist_ram_r_n_83 : STD_LOGIC;
  signal hist_ram_r_n_84 : STD_LOGIC;
  signal hist_ram_r_n_85 : STD_LOGIC;
  signal hist_ram_r_n_86 : STD_LOGIC;
  signal hist_ram_r_n_87 : STD_LOGIC;
  signal hist_ram_r_n_88 : STD_LOGIC;
  signal hist_ram_r_n_89 : STD_LOGIC;
  signal hist_ram_r_n_90 : STD_LOGIC;
  signal hist_ram_r_n_91 : STD_LOGIC;
  signal hist_ram_r_n_92 : STD_LOGIC;
  signal hist_ram_r_n_93 : STD_LOGIC;
  signal hist_ram_r_n_94 : STD_LOGIC;
  signal hist_ram_r_n_95 : STD_LOGIC;
  signal hist_ram_r_n_96 : STD_LOGIC;
  signal hist_ram_r_n_97 : STD_LOGIC;
  signal hist_ram_r_n_98 : STD_LOGIC;
  signal hist_ram_r_n_99 : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \in_b_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \in_b_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \in_b_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \in_b_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \in_b_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \in_b_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \in_b_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \in_b_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \in_b_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \in_g_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \in_g_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \in_g_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \in_g_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \in_g_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \in_g_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \in_g_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \in_g_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \in_g_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal in_href_reg : STD_LOGIC;
  signal in_vsync_reg : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \pix_cnt[31]_i_1_n_0\ : STD_LOGIC;
  signal prev_vsync : STD_LOGIC;
  signal r_vaild : STD_LOGIC;
  signal r_vaild0 : STD_LOGIC;
  signal ram0_q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram1_q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal stat_awb_pix_cnt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal stat_awb_sum_b : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal stat_awb_sum_g : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal stat_awb_sum_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_sum_b : STD_LOGIC;
  signal tmp_sum_b_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_sum_g_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_sum_r_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1510101015151015"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[0]_i_2_n_0\,
      I2 => mem_reg_63(5),
      I3 => mem_reg_63(4),
      I4 => \axi_rdata_reg[0]\,
      I5 => \axi_rdata_reg[0]_0\,
      O => \axi_araddr_reg[8]\(0)
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAABBBAB"
    )
        port map (
      I0 => \axi_rdata[0]_i_5_n_0\,
      I1 => \axi_rdata_reg[31]_1\,
      I2 => stat_awb_sum_g(0),
      I3 => mem_reg_63(1),
      I4 => stat_awb_sum_b(0),
      I5 => \axi_rdata_reg[0]_1\,
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \axi_rdata[0]_i_2_0\,
      I1 => stat_awb_sum_r(0),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(0),
      I4 => \axi_rdata_reg[31]_1\,
      O => \axi_rdata[0]_i_5_n_0\
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55544454"
    )
        port map (
      I0 => \axi_rdata[10]_i_5_n_0\,
      I1 => mem_reg_63(1),
      I2 => stat_awb_sum_g(10),
      I3 => \axi_rdata_reg[31]_1\,
      I4 => stat_awb_pix_cnt(10),
      I5 => \axi_rdata_reg[10]\,
      O => \axi_araddr_reg[3]_0\
    );
\axi_rdata[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \axi_rdata_reg[31]\,
      I1 => stat_awb_sum_r(10),
      I2 => \axi_rdata_reg[31]_1\,
      I3 => stat_awb_sum_b(10),
      I4 => mem_reg_63(1),
      O => \axi_rdata[10]_i_5_n_0\
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55544454"
    )
        port map (
      I0 => \axi_rdata[11]_i_5_n_0\,
      I1 => mem_reg_63(1),
      I2 => stat_awb_sum_g(11),
      I3 => \axi_rdata_reg[31]_1\,
      I4 => stat_awb_pix_cnt(11),
      I5 => \axi_rdata_reg[11]\,
      O => \axi_araddr_reg[3]_1\
    );
\axi_rdata[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \axi_rdata_reg[31]\,
      I1 => stat_awb_sum_r(11),
      I2 => \axi_rdata_reg[31]_1\,
      I3 => stat_awb_sum_b(11),
      I4 => mem_reg_63(1),
      O => \axi_rdata[11]_i_5_n_0\
    );
\axi_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => stat_awb_sum_r(12),
      I1 => stat_awb_sum_b(12),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(12),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(12),
      O => \pix_sum_r_reg[12]_0\
    );
\axi_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => stat_awb_sum_r(13),
      I1 => stat_awb_sum_b(13),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(13),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(13),
      O => \pix_sum_r_reg[13]_0\
    );
\axi_rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => stat_awb_sum_r(14),
      I1 => stat_awb_sum_b(14),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(14),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(14),
      O => \pix_sum_r_reg[14]_0\
    );
\axi_rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F5533FF0F5533"
    )
        port map (
      I0 => stat_awb_pix_cnt(15),
      I1 => stat_awb_sum_g(15),
      I2 => stat_awb_sum_b(15),
      I3 => \axi_rdata_reg[31]_1\,
      I4 => mem_reg_63(1),
      I5 => stat_awb_sum_r(15),
      O => \pix_cnt_reg[15]_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[16]_i_2_n_0\,
      I2 => \axi_rdata_reg[31]\,
      I3 => \axi_rdata_reg[16]\,
      O => \axi_araddr_reg[8]\(8)
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(16),
      I1 => stat_awb_sum_b(16),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(16),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(16),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[17]_i_2_n_0\,
      I2 => \axi_rdata_reg[31]\,
      I3 => \axi_rdata_reg[17]\,
      O => \axi_araddr_reg[8]\(9)
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(17),
      I1 => stat_awb_sum_b(17),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(17),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(17),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[18]_i_2_n_0\,
      I2 => \axi_rdata_reg[31]\,
      I3 => \axi_rdata_reg[18]\,
      O => \axi_araddr_reg[8]\(10)
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(18),
      I1 => stat_awb_sum_b(18),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(18),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(18),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[19]_i_2_n_0\,
      I2 => \axi_rdata_reg[31]\,
      I3 => \axi_rdata_reg[19]\,
      O => \axi_araddr_reg[8]\(11)
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(19),
      I1 => stat_awb_sum_b(19),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(19),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(19),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015101015151510"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[1]_i_2_n_0\,
      I2 => mem_reg_63(5),
      I3 => mem_reg_63(4),
      I4 => \axi_rdata_reg[1]\,
      I5 => \axi_rdata_reg[1]_0\,
      O => \axi_araddr_reg[8]\(1)
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A8A8A888A"
    )
        port map (
      I0 => \axi_rdata_reg[1]_1\,
      I1 => \axi_rdata[1]_i_6_n_0\,
      I2 => \axi_rdata_reg[31]_1\,
      I3 => stat_awb_sum_g(1),
      I4 => mem_reg_63(1),
      I5 => stat_awb_sum_b(1),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \axi_rdata[0]_i_2_0\,
      I1 => stat_awb_sum_r(1),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(1),
      I4 => \axi_rdata_reg[31]_1\,
      O => \axi_rdata[1]_i_6_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[20]_i_2_n_0\,
      I2 => \axi_rdata_reg[31]\,
      I3 => \axi_rdata_reg[20]\,
      O => \axi_araddr_reg[8]\(12)
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(20),
      I1 => stat_awb_sum_b(20),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(20),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(20),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[21]_i_2_n_0\,
      I2 => \axi_rdata_reg[31]\,
      I3 => \axi_rdata_reg[21]\,
      O => \axi_araddr_reg[8]\(13)
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(21),
      I1 => stat_awb_sum_b(21),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(21),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(21),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[22]_i_2_n_0\,
      I2 => \axi_rdata_reg[31]\,
      I3 => \axi_rdata_reg[22]\,
      O => \axi_araddr_reg[8]\(14)
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(22),
      I1 => stat_awb_sum_b(22),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(22),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(22),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[23]_i_2_n_0\,
      I2 => \axi_rdata_reg[31]\,
      I3 => \axi_rdata_reg[23]\,
      O => \axi_araddr_reg[8]\(15)
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(23),
      I1 => stat_awb_sum_b(23),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(23),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(23),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[24]_i_2_n_0\,
      I2 => \axi_rdata_reg[31]\,
      I3 => \axi_rdata_reg[24]\,
      O => \axi_araddr_reg[8]\(16)
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(24),
      I1 => stat_awb_sum_b(24),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(24),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(24),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[25]_i_2_n_0\,
      I2 => \axi_rdata_reg[31]\,
      I3 => \axi_rdata_reg[25]\,
      O => \axi_araddr_reg[8]\(17)
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(25),
      I1 => stat_awb_sum_b(25),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(25),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(25),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[26]_i_2_n_0\,
      I2 => \axi_rdata_reg[31]\,
      I3 => \axi_rdata_reg[26]\,
      O => \axi_araddr_reg[8]\(18)
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(26),
      I1 => stat_awb_sum_b(26),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(26),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(26),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[27]_i_2_n_0\,
      I2 => \axi_rdata_reg[31]\,
      I3 => \axi_rdata_reg[27]\,
      O => \axi_araddr_reg[8]\(19)
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(27),
      I1 => stat_awb_sum_b(27),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(27),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(27),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[28]_i_2_n_0\,
      I2 => \axi_rdata_reg[31]\,
      I3 => \axi_rdata_reg[28]\,
      O => \axi_araddr_reg[8]\(20)
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(28),
      I1 => stat_awb_sum_b(28),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(28),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(28),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[29]_i_2_n_0\,
      I2 => \axi_rdata_reg[31]\,
      I3 => \axi_rdata_reg[29]\,
      O => \axi_araddr_reg[8]\(21)
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(29),
      I1 => stat_awb_sum_b(29),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(29),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(29),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1510101015151015"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[2]_i_2_n_0\,
      I2 => mem_reg_63(5),
      I3 => mem_reg_63(4),
      I4 => \axi_rdata_reg[2]\,
      I5 => \axi_rdata_reg[2]_0\,
      O => \axi_araddr_reg[8]\(2)
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAABBBAB"
    )
        port map (
      I0 => \axi_rdata[2]_i_5_n_0\,
      I1 => \axi_rdata_reg[31]_1\,
      I2 => stat_awb_sum_g(2),
      I3 => mem_reg_63(1),
      I4 => stat_awb_sum_b(2),
      I5 => \axi_rdata_reg[2]_1\,
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \axi_rdata[0]_i_2_0\,
      I1 => stat_awb_sum_r(2),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(2),
      I4 => \axi_rdata_reg[31]_1\,
      O => \axi_rdata[2]_i_5_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[30]_i_2_n_0\,
      I2 => \axi_rdata_reg[31]\,
      I3 => \axi_rdata_reg[30]\,
      O => \axi_araddr_reg[8]\(22)
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(30),
      I1 => stat_awb_sum_b(30),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(30),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(30),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[31]_i_2_n_0\,
      I2 => \axi_rdata_reg[31]\,
      I3 => \axi_rdata_reg[31]_0\,
      O => \axi_araddr_reg[8]\(23)
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(31),
      I1 => stat_awb_sum_b(31),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(31),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(31),
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[3]_i_2_n_0\,
      I2 => \axi_rdata_reg[6]\,
      I3 => \axi_rdata_reg[3]\,
      I4 => mem_reg_63(3),
      I5 => \axi_rdata_reg[3]_0\,
      O => \axi_araddr_reg[8]\(3)
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000010FF00001000"
    )
        port map (
      I0 => mem_reg_63(3),
      I1 => mem_reg_63(0),
      I2 => \axi_rdata[3]_i_5_n_0\,
      I3 => mem_reg_63(5),
      I4 => mem_reg_63(4),
      I5 => \axi_rdata_reg[3]_1\,
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(3),
      I1 => stat_awb_sum_b(3),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(3),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(3),
      O => \axi_rdata[3]_i_5_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444445"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[4]_i_2_n_0\,
      I2 => mem_reg_63(4),
      I3 => mem_reg_63(5),
      I4 => \axi_rdata_reg[4]\,
      O => \axi_araddr_reg[8]\(4)
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF100000001000"
    )
        port map (
      I0 => mem_reg_63(3),
      I1 => mem_reg_63(0),
      I2 => \axi_rdata[4]_i_4_n_0\,
      I3 => mem_reg_63(5),
      I4 => mem_reg_63(4),
      I5 => \axi_rdata_reg[4]_0\,
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(4),
      I1 => stat_awb_sum_b(4),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(4),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(4),
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[5]_i_2_n_0\,
      I2 => \axi_rdata_reg[6]\,
      I3 => \axi_rdata_reg[5]\,
      I4 => mem_reg_63(3),
      I5 => \axi_rdata_reg[5]_0\,
      O => \axi_araddr_reg[8]\(5)
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000010FF00001000"
    )
        port map (
      I0 => mem_reg_63(3),
      I1 => mem_reg_63(0),
      I2 => \axi_rdata[5]_i_5_n_0\,
      I3 => mem_reg_63(5),
      I4 => mem_reg_63(4),
      I5 => \axi_rdata_reg[5]_1\,
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(5),
      I1 => stat_awb_sum_b(5),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(5),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(5),
      O => \axi_rdata[5]_i_5_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454444444544"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[6]_i_2_n_0\,
      I2 => \axi_rdata_reg[6]\,
      I3 => \axi_rdata_reg[6]_0\,
      I4 => mem_reg_63(3),
      I5 => \axi_rdata_reg[6]_1\,
      O => \axi_araddr_reg[8]\(6)
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000010FF00001000"
    )
        port map (
      I0 => mem_reg_63(3),
      I1 => mem_reg_63(0),
      I2 => \axi_rdata[6]_i_5_n_0\,
      I3 => mem_reg_63(5),
      I4 => mem_reg_63(4),
      I5 => \axi_rdata_reg[6]_2\,
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(6),
      I1 => stat_awb_sum_b(6),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(6),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(6),
      O => \axi_rdata[6]_i_5_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444445"
    )
        port map (
      I0 => mem_reg_63(6),
      I1 => \axi_rdata[7]_i_2_n_0\,
      I2 => mem_reg_63(4),
      I3 => mem_reg_63(5),
      I4 => \axi_rdata_reg[7]\,
      O => \axi_araddr_reg[8]\(7)
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF100000001000"
    )
        port map (
      I0 => mem_reg_63(3),
      I1 => mem_reg_63(0),
      I2 => \axi_rdata[7]_i_4_n_0\,
      I3 => mem_reg_63(5),
      I4 => mem_reg_63(4),
      I5 => \axi_rdata_reg[7]_0\,
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(7),
      I1 => stat_awb_sum_b(7),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(7),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(7),
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_awb_sum_r(8),
      I1 => stat_awb_sum_b(8),
      I2 => mem_reg_63(1),
      I3 => stat_awb_pix_cnt(8),
      I4 => \axi_rdata_reg[31]_1\,
      I5 => stat_awb_sum_g(8),
      O => \pix_sum_r_reg[8]_0\
    );
\axi_rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02A2FFFFFFFF"
    )
        port map (
      I0 => mem_reg_63(1),
      I1 => stat_awb_sum_b(9),
      I2 => \axi_rdata_reg[31]_1\,
      I3 => stat_awb_sum_r(9),
      I4 => \axi_rdata_reg[31]\,
      I5 => \axi_rdata[9]_i_7_n_0\,
      O => \axi_araddr_reg[3]\
    );
\axi_rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEFEAEEEAEA"
    )
        port map (
      I0 => mem_reg_63(1),
      I1 => stat_awb_sum_g(9),
      I2 => mem_reg_63(4),
      I3 => mem_reg_63(3),
      I4 => mem_reg_63(2),
      I5 => stat_awb_pix_cnt(9),
      O => \axi_rdata[9]_i_7_n_0\
    );
b_vaild_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b_vaild_reg_0(0),
      I1 => b_vaild_reg_1(0),
      O => b_vaild0
    );
b_vaild_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => b_vaild0,
      Q => b_vaild
    );
done_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_r_n_2,
      D => cur_ram02_out,
      Q => out_done
    );
g_vaild_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => g_vaild_reg_0(0),
      I1 => g_vaild_reg_1(0),
      O => g_vaild0
    );
g_vaild_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => g_vaild0,
      Q => g_vaild
    );
hist_ram_b: entity work.\design_1_xil_isp_lite_0_0_hist_ram__parameterized0\
     port map (
      D(0) => \p_0_in__1\(0),
      E(0) => hist_ram_r_n_10,
      Q(0) => cur_clr_addr_reg(0),
      \cur_clr_addr_reg[4]_0\ => hist_ram_r_n_6,
      cur_clr_done => cur_clr_done,
      cur_ram => cur_ram,
      cur_ram_reg_0 => hist_ram_r_n_4,
      \cur_rdaddr_r_reg[8]_0\(8) => \in_b_reg_reg_n_0_[8]\,
      \cur_rdaddr_r_reg[8]_0\(7) => \in_b_reg_reg_n_0_[7]\,
      \cur_rdaddr_r_reg[8]_0\(6) => \in_b_reg_reg_n_0_[6]\,
      \cur_rdaddr_r_reg[8]_0\(5) => \in_b_reg_reg_n_0_[5]\,
      \cur_rdaddr_r_reg[8]_0\(4) => \in_b_reg_reg_n_0_[4]\,
      \cur_rdaddr_r_reg[8]_0\(3) => \in_b_reg_reg_n_0_[3]\,
      \cur_rdaddr_r_reg[8]_0\(2) => \in_b_reg_reg_n_0_[2]\,
      \cur_rdaddr_r_reg[8]_0\(1) => \in_b_reg_reg_n_0_[1]\,
      \cur_rdaddr_r_reg[8]_0\(0) => \in_b_reg_reg_n_0_[0]\,
      cur_rden_r => cur_rden_r,
      in_href_reg => in_href_reg,
      in_vsync_reg => in_vsync_reg,
      mem_reg => mem_reg_31,
      mem_reg_0 => mem_reg_32,
      mem_reg_1 => mem_reg_33,
      mem_reg_10 => mem_reg_42,
      mem_reg_11 => mem_reg_43,
      mem_reg_12 => mem_reg_44,
      mem_reg_13 => mem_reg_45,
      mem_reg_14 => mem_reg_46,
      mem_reg_15 => mem_reg_47,
      mem_reg_16 => mem_reg_48,
      mem_reg_17 => mem_reg_49,
      mem_reg_18 => mem_reg_50,
      mem_reg_19 => mem_reg_51,
      mem_reg_2 => mem_reg_34,
      mem_reg_20 => mem_reg_52,
      mem_reg_21 => mem_reg_53,
      mem_reg_22 => mem_reg_54,
      mem_reg_23 => mem_reg_55,
      mem_reg_24 => mem_reg_56,
      mem_reg_25 => mem_reg_57,
      mem_reg_26 => mem_reg_58,
      mem_reg_27 => mem_reg_59,
      mem_reg_28 => mem_reg_60,
      mem_reg_29 => mem_reg_61,
      mem_reg_3 => mem_reg_35,
      mem_reg_30 => mem_reg_62,
      mem_reg_31(12 downto 0) => mem_reg_63(12 downto 0),
      mem_reg_4 => mem_reg_36,
      mem_reg_5 => mem_reg_37,
      mem_reg_6 => mem_reg_38,
      mem_reg_7 => mem_reg_39,
      mem_reg_8 => mem_reg_40,
      mem_reg_9 => mem_reg_41,
      p_14_in => p_14_in,
      pclk => pclk,
      prev_vsync => prev_vsync,
      ram0_q(31 downto 0) => ram0_q(31 downto 0),
      rst_n => rst_n,
      s00_axi_aclk => s00_axi_aclk,
      \s00_axi_rdata[31]\ => hist_ram_g_n_68,
      s_module_reset => s_module_reset,
      s_stat_awb_en => s_stat_awb_en,
      s_stat_awb_en_reg => hist_ram_b_n_1
    );
hist_ram_g: entity work.\design_1_xil_isp_lite_0_0_hist_ram__parameterized0_9\
     port map (
      D(0) => \p_0_in__0\(0),
      E(0) => hist_ram_r_n_11,
      Q(0) => cur_clr_addr_reg_0(0),
      \axi_araddr_reg[12]\ => hist_ram_g_n_67,
      \axi_araddr_reg[12]_0\ => hist_ram_g_n_68,
      \cur_clr_addr_reg[4]_0\ => hist_ram_r_n_6,
      cur_clr_done => cur_clr_done_2,
      cur_ram => cur_ram_1,
      cur_ram_reg_0 => hist_ram_b_n_1,
      cur_ram_reg_1 => hist_ram_r_n_5,
      \cur_rdaddr_r_reg[8]_0\(8) => \in_g_reg_reg_n_0_[8]\,
      \cur_rdaddr_r_reg[8]_0\(7) => \in_g_reg_reg_n_0_[7]\,
      \cur_rdaddr_r_reg[8]_0\(6) => \in_g_reg_reg_n_0_[6]\,
      \cur_rdaddr_r_reg[8]_0\(5) => \in_g_reg_reg_n_0_[5]\,
      \cur_rdaddr_r_reg[8]_0\(4) => \in_g_reg_reg_n_0_[4]\,
      \cur_rdaddr_r_reg[8]_0\(3) => \in_g_reg_reg_n_0_[3]\,
      \cur_rdaddr_r_reg[8]_0\(2) => \in_g_reg_reg_n_0_[2]\,
      \cur_rdaddr_r_reg[8]_0\(1) => \in_g_reg_reg_n_0_[1]\,
      \cur_rdaddr_r_reg[8]_0\(0) => \in_g_reg_reg_n_0_[0]\,
      cur_rden_r => cur_rden_r,
      in_href_reg => in_href_reg,
      in_vsync_reg => in_vsync_reg,
      mem_reg(12 downto 0) => mem_reg_63(12 downto 0),
      p_14_in => p_14_in,
      pclk => pclk,
      prev_vsync => prev_vsync,
      ram0_q(31 downto 0) => ram0_q(31 downto 0),
      ram1_q(31 downto 0) => ram1_q(31 downto 0),
      s00_axi_aclk => s00_axi_aclk
    );
hist_ram_r: entity work.\design_1_xil_isp_lite_0_0_hist_ram__parameterized0_10\
     port map (
      D(31 downto 0) => tmp_sum_b_reg(31 downto 0),
      E(0) => hist_ram_r_n_10,
      O(3) => hist_ram_r_n_45,
      O(2) => hist_ram_r_n_46,
      O(1) => hist_ram_r_n_47,
      O(0) => hist_ram_r_n_48,
      Q(8) => \in_b_reg_reg_n_0_[8]\,
      Q(7) => \in_b_reg_reg_n_0_[7]\,
      Q(6) => \in_b_reg_reg_n_0_[6]\,
      Q(5) => \in_b_reg_reg_n_0_[5]\,
      Q(4) => \in_b_reg_reg_n_0_[4]\,
      Q(3) => \in_b_reg_reg_n_0_[3]\,
      Q(2) => \in_b_reg_reg_n_0_[2]\,
      Q(1) => \in_b_reg_reg_n_0_[1]\,
      Q(0) => \in_b_reg_reg_n_0_[0]\,
      b_vaild => b_vaild,
      \cur_clr_addr_reg[0]_0\(0) => cur_clr_addr_reg(0),
      \cur_clr_addr_reg[0]_1\(0) => cur_clr_addr_reg_0(0),
      \cur_clr_addr_reg[2]_0\ => hist_ram_b_n_1,
      cur_clr_done => cur_clr_done,
      cur_clr_done_1 => cur_clr_done_2,
      cur_ram => cur_ram,
      cur_ram_0 => cur_ram_1,
      \cur_rdaddr_r_reg[8]_0\(8 downto 0) => \in\(8 downto 0),
      cur_rden_r => cur_rden_r,
      g_vaild => g_vaild,
      in_href_reg => in_href_reg,
      in_vsync_reg => in_vsync_reg,
      in_vsync_reg_reg => hist_ram_r_n_4,
      in_vsync_reg_reg_0 => hist_ram_r_n_5,
      in_vsync_reg_reg_1(0) => \p_0_in__1\(0),
      in_vsync_reg_reg_10(3) => hist_ram_r_n_69,
      in_vsync_reg_reg_10(2) => hist_ram_r_n_70,
      in_vsync_reg_reg_10(1) => hist_ram_r_n_71,
      in_vsync_reg_reg_10(0) => hist_ram_r_n_72,
      in_vsync_reg_reg_11(3) => hist_ram_r_n_73,
      in_vsync_reg_reg_11(2) => hist_ram_r_n_74,
      in_vsync_reg_reg_11(1) => hist_ram_r_n_75,
      in_vsync_reg_reg_11(0) => hist_ram_r_n_76,
      in_vsync_reg_reg_12(3) => hist_ram_r_n_77,
      in_vsync_reg_reg_12(2) => hist_ram_r_n_78,
      in_vsync_reg_reg_12(1) => hist_ram_r_n_79,
      in_vsync_reg_reg_12(0) => hist_ram_r_n_80,
      in_vsync_reg_reg_13(3) => hist_ram_r_n_81,
      in_vsync_reg_reg_13(2) => hist_ram_r_n_82,
      in_vsync_reg_reg_13(1) => hist_ram_r_n_83,
      in_vsync_reg_reg_13(0) => hist_ram_r_n_84,
      in_vsync_reg_reg_14(3) => hist_ram_r_n_85,
      in_vsync_reg_reg_14(2) => hist_ram_r_n_86,
      in_vsync_reg_reg_14(1) => hist_ram_r_n_87,
      in_vsync_reg_reg_14(0) => hist_ram_r_n_88,
      in_vsync_reg_reg_15(3) => hist_ram_r_n_89,
      in_vsync_reg_reg_15(2) => hist_ram_r_n_90,
      in_vsync_reg_reg_15(1) => hist_ram_r_n_91,
      in_vsync_reg_reg_15(0) => hist_ram_r_n_92,
      in_vsync_reg_reg_16(3) => hist_ram_r_n_93,
      in_vsync_reg_reg_16(2) => hist_ram_r_n_94,
      in_vsync_reg_reg_16(1) => hist_ram_r_n_95,
      in_vsync_reg_reg_16(0) => hist_ram_r_n_96,
      in_vsync_reg_reg_17(3) => hist_ram_r_n_97,
      in_vsync_reg_reg_17(2) => hist_ram_r_n_98,
      in_vsync_reg_reg_17(1) => hist_ram_r_n_99,
      in_vsync_reg_reg_17(0) => hist_ram_r_n_100,
      in_vsync_reg_reg_18(3) => hist_ram_r_n_101,
      in_vsync_reg_reg_18(2) => hist_ram_r_n_102,
      in_vsync_reg_reg_18(1) => hist_ram_r_n_103,
      in_vsync_reg_reg_18(0) => hist_ram_r_n_104,
      in_vsync_reg_reg_19(3) => hist_ram_r_n_105,
      in_vsync_reg_reg_19(2) => hist_ram_r_n_106,
      in_vsync_reg_reg_19(1) => hist_ram_r_n_107,
      in_vsync_reg_reg_19(0) => hist_ram_r_n_108,
      in_vsync_reg_reg_2(0) => \p_0_in__0\(0),
      in_vsync_reg_reg_20(3) => hist_ram_r_n_109,
      in_vsync_reg_reg_20(2) => hist_ram_r_n_110,
      in_vsync_reg_reg_20(1) => hist_ram_r_n_111,
      in_vsync_reg_reg_20(0) => hist_ram_r_n_112,
      in_vsync_reg_reg_21(3) => hist_ram_r_n_113,
      in_vsync_reg_reg_21(2) => hist_ram_r_n_114,
      in_vsync_reg_reg_21(1) => hist_ram_r_n_115,
      in_vsync_reg_reg_21(0) => hist_ram_r_n_116,
      in_vsync_reg_reg_22(3) => hist_ram_r_n_117,
      in_vsync_reg_reg_22(2) => hist_ram_r_n_118,
      in_vsync_reg_reg_22(1) => hist_ram_r_n_119,
      in_vsync_reg_reg_22(0) => hist_ram_r_n_120,
      in_vsync_reg_reg_23(3) => hist_ram_r_n_121,
      in_vsync_reg_reg_23(2) => hist_ram_r_n_122,
      in_vsync_reg_reg_23(1) => hist_ram_r_n_123,
      in_vsync_reg_reg_23(0) => hist_ram_r_n_124,
      in_vsync_reg_reg_24(3) => hist_ram_r_n_125,
      in_vsync_reg_reg_24(2) => hist_ram_r_n_126,
      in_vsync_reg_reg_24(1) => hist_ram_r_n_127,
      in_vsync_reg_reg_24(0) => hist_ram_r_n_128,
      in_vsync_reg_reg_25(3) => hist_ram_r_n_129,
      in_vsync_reg_reg_25(2) => hist_ram_r_n_130,
      in_vsync_reg_reg_25(1) => hist_ram_r_n_131,
      in_vsync_reg_reg_25(0) => hist_ram_r_n_132,
      in_vsync_reg_reg_26(3) => hist_ram_r_n_133,
      in_vsync_reg_reg_26(2) => hist_ram_r_n_134,
      in_vsync_reg_reg_26(1) => hist_ram_r_n_135,
      in_vsync_reg_reg_26(0) => hist_ram_r_n_136,
      in_vsync_reg_reg_27(3) => hist_ram_r_n_137,
      in_vsync_reg_reg_27(2) => hist_ram_r_n_138,
      in_vsync_reg_reg_27(1) => hist_ram_r_n_139,
      in_vsync_reg_reg_27(0) => hist_ram_r_n_140,
      in_vsync_reg_reg_28(3) => hist_ram_r_n_141,
      in_vsync_reg_reg_28(2) => hist_ram_r_n_142,
      in_vsync_reg_reg_28(1) => hist_ram_r_n_143,
      in_vsync_reg_reg_28(0) => hist_ram_r_n_144,
      in_vsync_reg_reg_29(3) => hist_ram_r_n_145,
      in_vsync_reg_reg_29(2) => hist_ram_r_n_146,
      in_vsync_reg_reg_29(1) => hist_ram_r_n_147,
      in_vsync_reg_reg_29(0) => hist_ram_r_n_148,
      in_vsync_reg_reg_3(0) => hist_ram_r_n_11,
      in_vsync_reg_reg_30(3) => hist_ram_r_n_149,
      in_vsync_reg_reg_30(2) => hist_ram_r_n_150,
      in_vsync_reg_reg_30(1) => hist_ram_r_n_151,
      in_vsync_reg_reg_30(0) => hist_ram_r_n_152,
      in_vsync_reg_reg_31(3) => hist_ram_r_n_153,
      in_vsync_reg_reg_31(2) => hist_ram_r_n_154,
      in_vsync_reg_reg_31(1) => hist_ram_r_n_155,
      in_vsync_reg_reg_31(0) => hist_ram_r_n_156,
      in_vsync_reg_reg_32(3) => hist_ram_r_n_157,
      in_vsync_reg_reg_32(2) => hist_ram_r_n_158,
      in_vsync_reg_reg_32(1) => hist_ram_r_n_159,
      in_vsync_reg_reg_32(0) => hist_ram_r_n_160,
      in_vsync_reg_reg_33(3) => hist_ram_r_n_161,
      in_vsync_reg_reg_33(2) => hist_ram_r_n_162,
      in_vsync_reg_reg_33(1) => hist_ram_r_n_163,
      in_vsync_reg_reg_33(0) => hist_ram_r_n_164,
      in_vsync_reg_reg_34(3) => hist_ram_r_n_165,
      in_vsync_reg_reg_34(2) => hist_ram_r_n_166,
      in_vsync_reg_reg_34(1) => hist_ram_r_n_167,
      in_vsync_reg_reg_34(0) => hist_ram_r_n_168,
      in_vsync_reg_reg_35(3) => hist_ram_r_n_169,
      in_vsync_reg_reg_35(2) => hist_ram_r_n_170,
      in_vsync_reg_reg_35(1) => hist_ram_r_n_171,
      in_vsync_reg_reg_35(0) => hist_ram_r_n_172,
      in_vsync_reg_reg_4(0) => cur_ram02_out,
      in_vsync_reg_reg_5(3) => hist_ram_r_n_49,
      in_vsync_reg_reg_5(2) => hist_ram_r_n_50,
      in_vsync_reg_reg_5(1) => hist_ram_r_n_51,
      in_vsync_reg_reg_5(0) => hist_ram_r_n_52,
      in_vsync_reg_reg_6(3) => hist_ram_r_n_53,
      in_vsync_reg_reg_6(2) => hist_ram_r_n_54,
      in_vsync_reg_reg_6(1) => hist_ram_r_n_55,
      in_vsync_reg_reg_6(0) => hist_ram_r_n_56,
      in_vsync_reg_reg_7(3) => hist_ram_r_n_57,
      in_vsync_reg_reg_7(2) => hist_ram_r_n_58,
      in_vsync_reg_reg_7(1) => hist_ram_r_n_59,
      in_vsync_reg_reg_7(0) => hist_ram_r_n_60,
      in_vsync_reg_reg_8(3) => hist_ram_r_n_61,
      in_vsync_reg_reg_8(2) => hist_ram_r_n_62,
      in_vsync_reg_reg_8(1) => hist_ram_r_n_63,
      in_vsync_reg_reg_8(0) => hist_ram_r_n_64,
      in_vsync_reg_reg_9(3) => hist_ram_r_n_65,
      in_vsync_reg_reg_9(2) => hist_ram_r_n_66,
      in_vsync_reg_reg_9(1) => hist_ram_r_n_67,
      in_vsync_reg_reg_9(0) => hist_ram_r_n_68,
      mem_reg => mem_reg,
      mem_reg_0 => mem_reg_0,
      mem_reg_1 => mem_reg_1,
      mem_reg_10 => mem_reg_10,
      mem_reg_11 => mem_reg_11,
      mem_reg_12 => mem_reg_12,
      mem_reg_13 => mem_reg_13,
      mem_reg_14 => mem_reg_14,
      mem_reg_15 => mem_reg_15,
      mem_reg_16 => mem_reg_16,
      mem_reg_17 => mem_reg_17,
      mem_reg_18 => mem_reg_18,
      mem_reg_19 => mem_reg_19,
      mem_reg_2 => mem_reg_2,
      mem_reg_20 => mem_reg_20,
      mem_reg_21 => mem_reg_21,
      mem_reg_22 => mem_reg_22,
      mem_reg_23 => mem_reg_23,
      mem_reg_24 => mem_reg_24,
      mem_reg_25 => mem_reg_25,
      mem_reg_26 => mem_reg_26,
      mem_reg_27 => mem_reg_27,
      mem_reg_28 => mem_reg_28,
      mem_reg_29 => mem_reg_29,
      mem_reg_3 => mem_reg_3,
      mem_reg_30 => mem_reg_30,
      mem_reg_31(12 downto 0) => mem_reg_63(12 downto 0),
      mem_reg_4 => mem_reg_4,
      mem_reg_5 => mem_reg_5,
      mem_reg_6 => mem_reg_6,
      mem_reg_7 => mem_reg_7,
      mem_reg_8 => mem_reg_8,
      mem_reg_9 => mem_reg_9,
      p_14_in => p_14_in,
      pclk => pclk,
      prev_flip_trigger_reg_0 => hist_ram_r_n_6,
      prev_vsync => prev_vsync,
      r_vaild => r_vaild,
      ram1_q(31 downto 0) => ram1_q(31 downto 0),
      rst_n => rst_n,
      s00_axi_aclk => s00_axi_aclk,
      \s00_axi_rdata[31]\ => hist_ram_g_n_67,
      s_module_reset => s_module_reset,
      s_stat_awb_en => s_stat_awb_en,
      s_stat_awb_en_reg => hist_ram_r_n_1,
      s_stat_awb_en_reg_0 => hist_ram_r_n_2,
      \tmp_cnt_reg[31]\(31 downto 0) => tmp_cnt_reg(31 downto 0),
      tmp_sum_b => tmp_sum_b,
      \tmp_sum_g_reg[11]\(8) => \in_g_reg_reg_n_0_[8]\,
      \tmp_sum_g_reg[11]\(7) => \in_g_reg_reg_n_0_[7]\,
      \tmp_sum_g_reg[11]\(6) => \in_g_reg_reg_n_0_[6]\,
      \tmp_sum_g_reg[11]\(5) => \in_g_reg_reg_n_0_[5]\,
      \tmp_sum_g_reg[11]\(4) => \in_g_reg_reg_n_0_[4]\,
      \tmp_sum_g_reg[11]\(3) => \in_g_reg_reg_n_0_[3]\,
      \tmp_sum_g_reg[11]\(2) => \in_g_reg_reg_n_0_[2]\,
      \tmp_sum_g_reg[11]\(1) => \in_g_reg_reg_n_0_[1]\,
      \tmp_sum_g_reg[11]\(0) => \in_g_reg_reg_n_0_[0]\,
      \tmp_sum_g_reg[31]\(31 downto 0) => tmp_sum_g_reg(31 downto 0),
      \tmp_sum_r_reg[31]\(31 downto 0) => tmp_sum_r_reg(31 downto 0)
    );
\in_b_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(0),
      Q => \in_b_reg_reg_n_0_[0]\
    );
\in_b_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(1),
      Q => \in_b_reg_reg_n_0_[1]\
    );
\in_b_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(2),
      Q => \in_b_reg_reg_n_0_[2]\
    );
\in_b_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(3),
      Q => \in_b_reg_reg_n_0_[3]\
    );
\in_b_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(4),
      Q => \in_b_reg_reg_n_0_[4]\
    );
\in_b_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(5),
      Q => \in_b_reg_reg_n_0_[5]\
    );
\in_b_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(6),
      Q => \in_b_reg_reg_n_0_[6]\
    );
\in_b_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(7),
      Q => \in_b_reg_reg_n_0_[7]\
    );
\in_b_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(8),
      Q => \in_b_reg_reg_n_0_[8]\
    );
\in_g_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(9),
      Q => \in_g_reg_reg_n_0_[0]\
    );
\in_g_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(10),
      Q => \in_g_reg_reg_n_0_[1]\
    );
\in_g_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(11),
      Q => \in_g_reg_reg_n_0_[2]\
    );
\in_g_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(12),
      Q => \in_g_reg_reg_n_0_[3]\
    );
\in_g_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(13),
      Q => \in_g_reg_reg_n_0_[4]\
    );
\in_g_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(14),
      Q => \in_g_reg_reg_n_0_[5]\
    );
\in_g_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(15),
      Q => \in_g_reg_reg_n_0_[6]\
    );
\in_g_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(16),
      Q => \in_g_reg_reg_n_0_[7]\
    );
\in_g_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => Q(17),
      Q => \in_g_reg_reg_n_0_[8]\
    );
in_href_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => in_href_reg_reg_0(0),
      Q => in_href_reg
    );
\in_r_reg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_r_n_2,
      D => Q(18),
      Q => \in\(0)
    );
\in_r_reg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_r_n_2,
      D => Q(19),
      Q => \in\(1)
    );
\in_r_reg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_r_n_2,
      D => Q(20),
      Q => \in\(2)
    );
\in_r_reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_r_n_2,
      D => Q(21),
      Q => \in\(3)
    );
\in_r_reg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_r_n_2,
      D => Q(22),
      Q => \in\(4)
    );
\in_r_reg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_r_n_2,
      D => Q(23),
      Q => \in\(5)
    );
\in_r_reg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_r_n_2,
      D => Q(24),
      Q => \in\(6)
    );
\in_r_reg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_r_n_2,
      D => Q(25),
      Q => \in\(7)
    );
\in_r_reg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_r_n_2,
      D => Q(26),
      Q => \in\(8)
    );
in_vsync_reg_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_r_n_1,
      D => D(0),
      Q => in_vsync_reg
    );
\pix_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => s_stat_awb_en,
      I1 => rst_n,
      I2 => s_module_reset,
      O => \pix_cnt[31]_i_1_n_0\
    );
\pix_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_cnt_reg(0),
      Q => stat_awb_pix_cnt(0)
    );
\pix_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_cnt_reg(10),
      Q => stat_awb_pix_cnt(10)
    );
\pix_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_cnt_reg(11),
      Q => stat_awb_pix_cnt(11)
    );
\pix_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_cnt_reg(12),
      Q => stat_awb_pix_cnt(12)
    );
\pix_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_cnt_reg(13),
      Q => stat_awb_pix_cnt(13)
    );
\pix_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_cnt_reg(14),
      Q => stat_awb_pix_cnt(14)
    );
\pix_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_cnt_reg(15),
      Q => stat_awb_pix_cnt(15)
    );
\pix_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_cnt_reg(16),
      Q => stat_awb_pix_cnt(16)
    );
\pix_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_cnt_reg(17),
      Q => stat_awb_pix_cnt(17)
    );
\pix_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_cnt_reg(18),
      Q => stat_awb_pix_cnt(18)
    );
\pix_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_cnt_reg(19),
      Q => stat_awb_pix_cnt(19)
    );
\pix_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_cnt_reg(1),
      Q => stat_awb_pix_cnt(1)
    );
\pix_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_cnt_reg(20),
      Q => stat_awb_pix_cnt(20)
    );
\pix_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_cnt_reg(21),
      Q => stat_awb_pix_cnt(21)
    );
\pix_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_cnt_reg(22),
      Q => stat_awb_pix_cnt(22)
    );
\pix_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_cnt_reg(23),
      Q => stat_awb_pix_cnt(23)
    );
\pix_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_cnt_reg(24),
      Q => stat_awb_pix_cnt(24)
    );
\pix_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_cnt_reg(25),
      Q => stat_awb_pix_cnt(25)
    );
\pix_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_cnt_reg(26),
      Q => stat_awb_pix_cnt(26)
    );
\pix_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_cnt_reg(27),
      Q => stat_awb_pix_cnt(27)
    );
\pix_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_cnt_reg(28),
      Q => stat_awb_pix_cnt(28)
    );
\pix_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_cnt_reg(29),
      Q => stat_awb_pix_cnt(29)
    );
\pix_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_cnt_reg(2),
      Q => stat_awb_pix_cnt(2)
    );
\pix_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_cnt_reg(30),
      Q => stat_awb_pix_cnt(30)
    );
\pix_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_cnt_reg(31),
      Q => stat_awb_pix_cnt(31)
    );
\pix_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_cnt_reg(3),
      Q => stat_awb_pix_cnt(3)
    );
\pix_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_cnt_reg(4),
      Q => stat_awb_pix_cnt(4)
    );
\pix_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_cnt_reg(5),
      Q => stat_awb_pix_cnt(5)
    );
\pix_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_cnt_reg(6),
      Q => stat_awb_pix_cnt(6)
    );
\pix_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_cnt_reg(7),
      Q => stat_awb_pix_cnt(7)
    );
\pix_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_cnt_reg(8),
      Q => stat_awb_pix_cnt(8)
    );
\pix_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_cnt_reg(9),
      Q => stat_awb_pix_cnt(9)
    );
\pix_sum_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_b_reg(0),
      Q => stat_awb_sum_b(0)
    );
\pix_sum_b_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_b_reg(10),
      Q => stat_awb_sum_b(10)
    );
\pix_sum_b_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_b_reg(11),
      Q => stat_awb_sum_b(11)
    );
\pix_sum_b_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_b_reg(12),
      Q => stat_awb_sum_b(12)
    );
\pix_sum_b_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_b_reg(13),
      Q => stat_awb_sum_b(13)
    );
\pix_sum_b_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_b_reg(14),
      Q => stat_awb_sum_b(14)
    );
\pix_sum_b_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_b_reg(15),
      Q => stat_awb_sum_b(15)
    );
\pix_sum_b_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_b_reg(16),
      Q => stat_awb_sum_b(16)
    );
\pix_sum_b_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_b_reg(17),
      Q => stat_awb_sum_b(17)
    );
\pix_sum_b_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_b_reg(18),
      Q => stat_awb_sum_b(18)
    );
\pix_sum_b_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_b_reg(19),
      Q => stat_awb_sum_b(19)
    );
\pix_sum_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_b_reg(1),
      Q => stat_awb_sum_b(1)
    );
\pix_sum_b_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_b_reg(20),
      Q => stat_awb_sum_b(20)
    );
\pix_sum_b_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_b_reg(21),
      Q => stat_awb_sum_b(21)
    );
\pix_sum_b_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_b_reg(22),
      Q => stat_awb_sum_b(22)
    );
\pix_sum_b_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_b_reg(23),
      Q => stat_awb_sum_b(23)
    );
\pix_sum_b_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_b_reg(24),
      Q => stat_awb_sum_b(24)
    );
\pix_sum_b_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_b_reg(25),
      Q => stat_awb_sum_b(25)
    );
\pix_sum_b_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_b_reg(26),
      Q => stat_awb_sum_b(26)
    );
\pix_sum_b_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_b_reg(27),
      Q => stat_awb_sum_b(27)
    );
\pix_sum_b_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_b_reg(28),
      Q => stat_awb_sum_b(28)
    );
\pix_sum_b_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_b_reg(29),
      Q => stat_awb_sum_b(29)
    );
\pix_sum_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_b_reg(2),
      Q => stat_awb_sum_b(2)
    );
\pix_sum_b_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_b_reg(30),
      Q => stat_awb_sum_b(30)
    );
\pix_sum_b_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_b_reg(31),
      Q => stat_awb_sum_b(31)
    );
\pix_sum_b_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_b_reg(3),
      Q => stat_awb_sum_b(3)
    );
\pix_sum_b_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_b_reg(4),
      Q => stat_awb_sum_b(4)
    );
\pix_sum_b_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_b_reg(5),
      Q => stat_awb_sum_b(5)
    );
\pix_sum_b_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_b_reg(6),
      Q => stat_awb_sum_b(6)
    );
\pix_sum_b_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_b_reg(7),
      Q => stat_awb_sum_b(7)
    );
\pix_sum_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_b_reg(8),
      Q => stat_awb_sum_b(8)
    );
\pix_sum_b_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_b_reg(9),
      Q => stat_awb_sum_b(9)
    );
\pix_sum_g_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_g_reg(0),
      Q => stat_awb_sum_g(0)
    );
\pix_sum_g_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_g_reg(10),
      Q => stat_awb_sum_g(10)
    );
\pix_sum_g_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_g_reg(11),
      Q => stat_awb_sum_g(11)
    );
\pix_sum_g_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_g_reg(12),
      Q => stat_awb_sum_g(12)
    );
\pix_sum_g_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_g_reg(13),
      Q => stat_awb_sum_g(13)
    );
\pix_sum_g_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_g_reg(14),
      Q => stat_awb_sum_g(14)
    );
\pix_sum_g_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_g_reg(15),
      Q => stat_awb_sum_g(15)
    );
\pix_sum_g_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_g_reg(16),
      Q => stat_awb_sum_g(16)
    );
\pix_sum_g_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_g_reg(17),
      Q => stat_awb_sum_g(17)
    );
\pix_sum_g_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_g_reg(18),
      Q => stat_awb_sum_g(18)
    );
\pix_sum_g_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_g_reg(19),
      Q => stat_awb_sum_g(19)
    );
\pix_sum_g_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_g_reg(1),
      Q => stat_awb_sum_g(1)
    );
\pix_sum_g_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_g_reg(20),
      Q => stat_awb_sum_g(20)
    );
\pix_sum_g_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_g_reg(21),
      Q => stat_awb_sum_g(21)
    );
\pix_sum_g_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_g_reg(22),
      Q => stat_awb_sum_g(22)
    );
\pix_sum_g_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_g_reg(23),
      Q => stat_awb_sum_g(23)
    );
\pix_sum_g_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_g_reg(24),
      Q => stat_awb_sum_g(24)
    );
\pix_sum_g_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_g_reg(25),
      Q => stat_awb_sum_g(25)
    );
\pix_sum_g_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_g_reg(26),
      Q => stat_awb_sum_g(26)
    );
\pix_sum_g_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_g_reg(27),
      Q => stat_awb_sum_g(27)
    );
\pix_sum_g_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_g_reg(28),
      Q => stat_awb_sum_g(28)
    );
\pix_sum_g_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_g_reg(29),
      Q => stat_awb_sum_g(29)
    );
\pix_sum_g_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_g_reg(2),
      Q => stat_awb_sum_g(2)
    );
\pix_sum_g_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_g_reg(30),
      Q => stat_awb_sum_g(30)
    );
\pix_sum_g_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_g_reg(31),
      Q => stat_awb_sum_g(31)
    );
\pix_sum_g_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_g_reg(3),
      Q => stat_awb_sum_g(3)
    );
\pix_sum_g_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_g_reg(4),
      Q => stat_awb_sum_g(4)
    );
\pix_sum_g_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_g_reg(5),
      Q => stat_awb_sum_g(5)
    );
\pix_sum_g_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_g_reg(6),
      Q => stat_awb_sum_g(6)
    );
\pix_sum_g_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_g_reg(7),
      Q => stat_awb_sum_g(7)
    );
\pix_sum_g_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_g_reg(8),
      Q => stat_awb_sum_g(8)
    );
\pix_sum_g_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_b_n_1,
      D => tmp_sum_g_reg(9),
      Q => stat_awb_sum_g(9)
    );
\pix_sum_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_r_reg(0),
      Q => stat_awb_sum_r(0)
    );
\pix_sum_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_r_reg(10),
      Q => stat_awb_sum_r(10)
    );
\pix_sum_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_r_reg(11),
      Q => stat_awb_sum_r(11)
    );
\pix_sum_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_r_reg(12),
      Q => stat_awb_sum_r(12)
    );
\pix_sum_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_r_reg(13),
      Q => stat_awb_sum_r(13)
    );
\pix_sum_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_r_reg(14),
      Q => stat_awb_sum_r(14)
    );
\pix_sum_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_r_reg(15),
      Q => stat_awb_sum_r(15)
    );
\pix_sum_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_r_reg(16),
      Q => stat_awb_sum_r(16)
    );
\pix_sum_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_r_reg(17),
      Q => stat_awb_sum_r(17)
    );
\pix_sum_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_r_reg(18),
      Q => stat_awb_sum_r(18)
    );
\pix_sum_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_r_reg(19),
      Q => stat_awb_sum_r(19)
    );
\pix_sum_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_r_reg(1),
      Q => stat_awb_sum_r(1)
    );
\pix_sum_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_r_reg(20),
      Q => stat_awb_sum_r(20)
    );
\pix_sum_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_r_reg(21),
      Q => stat_awb_sum_r(21)
    );
\pix_sum_r_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_r_reg(22),
      Q => stat_awb_sum_r(22)
    );
\pix_sum_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_1,
      D => tmp_sum_r_reg(23),
      Q => stat_awb_sum_r(23)
    );
\pix_sum_r_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_r_reg(24),
      Q => stat_awb_sum_r(24)
    );
\pix_sum_r_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_r_reg(25),
      Q => stat_awb_sum_r(25)
    );
\pix_sum_r_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_r_reg(26),
      Q => stat_awb_sum_r(26)
    );
\pix_sum_r_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_r_reg(27),
      Q => stat_awb_sum_r(27)
    );
\pix_sum_r_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_r_reg(28),
      Q => stat_awb_sum_r(28)
    );
\pix_sum_r_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_r_reg(29),
      Q => stat_awb_sum_r(29)
    );
\pix_sum_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_r_reg(2),
      Q => stat_awb_sum_r(2)
    );
\pix_sum_r_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_r_reg(30),
      Q => stat_awb_sum_r(30)
    );
\pix_sum_r_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => tmp_sum_r_reg(31),
      Q => stat_awb_sum_r(31)
    );
\pix_sum_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_r_reg(3),
      Q => stat_awb_sum_r(3)
    );
\pix_sum_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_r_reg(4),
      Q => stat_awb_sum_r(4)
    );
\pix_sum_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_r_reg(5),
      Q => stat_awb_sum_r(5)
    );
\pix_sum_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_r_reg(6),
      Q => stat_awb_sum_r(6)
    );
\pix_sum_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_r_reg(7),
      Q => stat_awb_sum_r(7)
    );
\pix_sum_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_r_reg(8),
      Q => stat_awb_sum_r(8)
    );
\pix_sum_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => cur_ram02_out,
      CLR => hist_ram_r_n_2,
      D => tmp_sum_r_reg(9),
      Q => stat_awb_sum_r(9)
    );
r_vaild_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => r_vaild_reg_0(0),
      O => r_vaild0
    );
r_vaild_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => hist_ram_b_n_1,
      D => r_vaild0,
      Q => r_vaild
    );
\tmp_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_48,
      Q => tmp_cnt_reg(0)
    );
\tmp_cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_54,
      Q => tmp_cnt_reg(10)
    );
\tmp_cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_53,
      Q => tmp_cnt_reg(11)
    );
\tmp_cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_60,
      Q => tmp_cnt_reg(12)
    );
\tmp_cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_59,
      Q => tmp_cnt_reg(13)
    );
\tmp_cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_58,
      Q => tmp_cnt_reg(14)
    );
\tmp_cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_57,
      Q => tmp_cnt_reg(15)
    );
\tmp_cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_64,
      Q => tmp_cnt_reg(16)
    );
\tmp_cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_63,
      Q => tmp_cnt_reg(17)
    );
\tmp_cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_62,
      Q => tmp_cnt_reg(18)
    );
\tmp_cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_61,
      Q => tmp_cnt_reg(19)
    );
\tmp_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_47,
      Q => tmp_cnt_reg(1)
    );
\tmp_cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_68,
      Q => tmp_cnt_reg(20)
    );
\tmp_cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_67,
      Q => tmp_cnt_reg(21)
    );
\tmp_cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_66,
      Q => tmp_cnt_reg(22)
    );
\tmp_cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_65,
      Q => tmp_cnt_reg(23)
    );
\tmp_cnt_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_72,
      Q => tmp_cnt_reg(24)
    );
\tmp_cnt_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_71,
      Q => tmp_cnt_reg(25)
    );
\tmp_cnt_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_70,
      Q => tmp_cnt_reg(26)
    );
\tmp_cnt_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_69,
      Q => tmp_cnt_reg(27)
    );
\tmp_cnt_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_76,
      Q => tmp_cnt_reg(28)
    );
\tmp_cnt_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_75,
      Q => tmp_cnt_reg(29)
    );
\tmp_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_46,
      Q => tmp_cnt_reg(2)
    );
\tmp_cnt_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_74,
      Q => tmp_cnt_reg(30)
    );
\tmp_cnt_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_73,
      Q => tmp_cnt_reg(31)
    );
\tmp_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_45,
      Q => tmp_cnt_reg(3)
    );
\tmp_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_52,
      Q => tmp_cnt_reg(4)
    );
\tmp_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_51,
      Q => tmp_cnt_reg(5)
    );
\tmp_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_50,
      Q => tmp_cnt_reg(6)
    );
\tmp_cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_49,
      Q => tmp_cnt_reg(7)
    );
\tmp_cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_56,
      Q => tmp_cnt_reg(8)
    );
\tmp_cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_55,
      Q => tmp_cnt_reg(9)
    );
\tmp_sum_b_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_144,
      Q => tmp_sum_b_reg(0)
    );
\tmp_sum_b_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_150,
      Q => tmp_sum_b_reg(10)
    );
\tmp_sum_b_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_149,
      Q => tmp_sum_b_reg(11)
    );
\tmp_sum_b_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_156,
      Q => tmp_sum_b_reg(12)
    );
\tmp_sum_b_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_155,
      Q => tmp_sum_b_reg(13)
    );
\tmp_sum_b_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_154,
      Q => tmp_sum_b_reg(14)
    );
\tmp_sum_b_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_153,
      Q => tmp_sum_b_reg(15)
    );
\tmp_sum_b_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_160,
      Q => tmp_sum_b_reg(16)
    );
\tmp_sum_b_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_159,
      Q => tmp_sum_b_reg(17)
    );
\tmp_sum_b_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_158,
      Q => tmp_sum_b_reg(18)
    );
\tmp_sum_b_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_157,
      Q => tmp_sum_b_reg(19)
    );
\tmp_sum_b_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_143,
      Q => tmp_sum_b_reg(1)
    );
\tmp_sum_b_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_164,
      Q => tmp_sum_b_reg(20)
    );
\tmp_sum_b_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_163,
      Q => tmp_sum_b_reg(21)
    );
\tmp_sum_b_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_162,
      Q => tmp_sum_b_reg(22)
    );
\tmp_sum_b_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_161,
      Q => tmp_sum_b_reg(23)
    );
\tmp_sum_b_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_168,
      Q => tmp_sum_b_reg(24)
    );
\tmp_sum_b_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_167,
      Q => tmp_sum_b_reg(25)
    );
\tmp_sum_b_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_166,
      Q => tmp_sum_b_reg(26)
    );
\tmp_sum_b_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_165,
      Q => tmp_sum_b_reg(27)
    );
\tmp_sum_b_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_172,
      Q => tmp_sum_b_reg(28)
    );
\tmp_sum_b_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_171,
      Q => tmp_sum_b_reg(29)
    );
\tmp_sum_b_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_142,
      Q => tmp_sum_b_reg(2)
    );
\tmp_sum_b_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_170,
      Q => tmp_sum_b_reg(30)
    );
\tmp_sum_b_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_169,
      Q => tmp_sum_b_reg(31)
    );
\tmp_sum_b_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_141,
      Q => tmp_sum_b_reg(3)
    );
\tmp_sum_b_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_148,
      Q => tmp_sum_b_reg(4)
    );
\tmp_sum_b_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_147,
      Q => tmp_sum_b_reg(5)
    );
\tmp_sum_b_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_146,
      Q => tmp_sum_b_reg(6)
    );
\tmp_sum_b_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_145,
      Q => tmp_sum_b_reg(7)
    );
\tmp_sum_b_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_152,
      Q => tmp_sum_b_reg(8)
    );
\tmp_sum_b_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_151,
      Q => tmp_sum_b_reg(9)
    );
\tmp_sum_g_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_112,
      Q => tmp_sum_g_reg(0)
    );
\tmp_sum_g_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_118,
      Q => tmp_sum_g_reg(10)
    );
\tmp_sum_g_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_117,
      Q => tmp_sum_g_reg(11)
    );
\tmp_sum_g_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_124,
      Q => tmp_sum_g_reg(12)
    );
\tmp_sum_g_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_123,
      Q => tmp_sum_g_reg(13)
    );
\tmp_sum_g_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_122,
      Q => tmp_sum_g_reg(14)
    );
\tmp_sum_g_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_121,
      Q => tmp_sum_g_reg(15)
    );
\tmp_sum_g_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_128,
      Q => tmp_sum_g_reg(16)
    );
\tmp_sum_g_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_127,
      Q => tmp_sum_g_reg(17)
    );
\tmp_sum_g_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_126,
      Q => tmp_sum_g_reg(18)
    );
\tmp_sum_g_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_125,
      Q => tmp_sum_g_reg(19)
    );
\tmp_sum_g_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_111,
      Q => tmp_sum_g_reg(1)
    );
\tmp_sum_g_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_132,
      Q => tmp_sum_g_reg(20)
    );
\tmp_sum_g_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_131,
      Q => tmp_sum_g_reg(21)
    );
\tmp_sum_g_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_130,
      Q => tmp_sum_g_reg(22)
    );
\tmp_sum_g_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_129,
      Q => tmp_sum_g_reg(23)
    );
\tmp_sum_g_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_136,
      Q => tmp_sum_g_reg(24)
    );
\tmp_sum_g_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_135,
      Q => tmp_sum_g_reg(25)
    );
\tmp_sum_g_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_134,
      Q => tmp_sum_g_reg(26)
    );
\tmp_sum_g_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_133,
      Q => tmp_sum_g_reg(27)
    );
\tmp_sum_g_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_140,
      Q => tmp_sum_g_reg(28)
    );
\tmp_sum_g_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_139,
      Q => tmp_sum_g_reg(29)
    );
\tmp_sum_g_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_110,
      Q => tmp_sum_g_reg(2)
    );
\tmp_sum_g_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_138,
      Q => tmp_sum_g_reg(30)
    );
\tmp_sum_g_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_137,
      Q => tmp_sum_g_reg(31)
    );
\tmp_sum_g_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_109,
      Q => tmp_sum_g_reg(3)
    );
\tmp_sum_g_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_116,
      Q => tmp_sum_g_reg(4)
    );
\tmp_sum_g_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_115,
      Q => tmp_sum_g_reg(5)
    );
\tmp_sum_g_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_114,
      Q => tmp_sum_g_reg(6)
    );
\tmp_sum_g_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_113,
      Q => tmp_sum_g_reg(7)
    );
\tmp_sum_g_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_120,
      Q => tmp_sum_g_reg(8)
    );
\tmp_sum_g_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_b_n_1,
      D => hist_ram_r_n_119,
      Q => tmp_sum_g_reg(9)
    );
\tmp_sum_r_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_80,
      Q => tmp_sum_r_reg(0)
    );
\tmp_sum_r_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_86,
      Q => tmp_sum_r_reg(10)
    );
\tmp_sum_r_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_85,
      Q => tmp_sum_r_reg(11)
    );
\tmp_sum_r_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_92,
      Q => tmp_sum_r_reg(12)
    );
\tmp_sum_r_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_91,
      Q => tmp_sum_r_reg(13)
    );
\tmp_sum_r_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_90,
      Q => tmp_sum_r_reg(14)
    );
\tmp_sum_r_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_89,
      Q => tmp_sum_r_reg(15)
    );
\tmp_sum_r_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_96,
      Q => tmp_sum_r_reg(16)
    );
\tmp_sum_r_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_95,
      Q => tmp_sum_r_reg(17)
    );
\tmp_sum_r_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_94,
      Q => tmp_sum_r_reg(18)
    );
\tmp_sum_r_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_93,
      Q => tmp_sum_r_reg(19)
    );
\tmp_sum_r_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_79,
      Q => tmp_sum_r_reg(1)
    );
\tmp_sum_r_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_100,
      Q => tmp_sum_r_reg(20)
    );
\tmp_sum_r_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_99,
      Q => tmp_sum_r_reg(21)
    );
\tmp_sum_r_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_98,
      Q => tmp_sum_r_reg(22)
    );
\tmp_sum_r_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_1,
      D => hist_ram_r_n_97,
      Q => tmp_sum_r_reg(23)
    );
\tmp_sum_r_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_104,
      Q => tmp_sum_r_reg(24)
    );
\tmp_sum_r_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_103,
      Q => tmp_sum_r_reg(25)
    );
\tmp_sum_r_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_102,
      Q => tmp_sum_r_reg(26)
    );
\tmp_sum_r_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_101,
      Q => tmp_sum_r_reg(27)
    );
\tmp_sum_r_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_108,
      Q => tmp_sum_r_reg(28)
    );
\tmp_sum_r_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_107,
      Q => tmp_sum_r_reg(29)
    );
\tmp_sum_r_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_78,
      Q => tmp_sum_r_reg(2)
    );
\tmp_sum_r_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_106,
      Q => tmp_sum_r_reg(30)
    );
\tmp_sum_r_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => \pix_cnt[31]_i_1_n_0\,
      D => hist_ram_r_n_105,
      Q => tmp_sum_r_reg(31)
    );
\tmp_sum_r_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_77,
      Q => tmp_sum_r_reg(3)
    );
\tmp_sum_r_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_84,
      Q => tmp_sum_r_reg(4)
    );
\tmp_sum_r_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_83,
      Q => tmp_sum_r_reg(5)
    );
\tmp_sum_r_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_82,
      Q => tmp_sum_r_reg(6)
    );
\tmp_sum_r_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_81,
      Q => tmp_sum_r_reg(7)
    );
\tmp_sum_r_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_88,
      Q => tmp_sum_r_reg(8)
    );
\tmp_sum_r_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => tmp_sum_b,
      CLR => hist_ram_r_n_2,
      D => hist_ram_r_n_87,
      Q => tmp_sum_r_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_isp_top is
  port (
    stat_ae_done : out STD_LOGIC;
    cur_ram : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \^q\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_reg_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_href : out STD_LOGIC;
    out_vsync : out STD_LOGIC;
    out_yuv : out STD_LOGIC_VECTOR ( 23 downto 0 );
    out_done : out STD_LOGIC;
    mem_reg : out STD_LOGIC;
    mem_reg_0 : out STD_LOGIC;
    mem_reg_2 : out STD_LOGIC;
    mem_reg_3 : out STD_LOGIC;
    mem_reg_4 : out STD_LOGIC;
    mem_reg_5 : out STD_LOGIC;
    mem_reg_6 : out STD_LOGIC;
    mem_reg_7 : out STD_LOGIC;
    mem_reg_8 : out STD_LOGIC;
    mem_reg_9 : out STD_LOGIC;
    mem_reg_10 : out STD_LOGIC;
    mem_reg_11 : out STD_LOGIC;
    mem_reg_12 : out STD_LOGIC;
    mem_reg_13 : out STD_LOGIC;
    mem_reg_14 : out STD_LOGIC;
    mem_reg_15 : out STD_LOGIC;
    mem_reg_16 : out STD_LOGIC;
    mem_reg_17 : out STD_LOGIC;
    mem_reg_18 : out STD_LOGIC;
    mem_reg_19 : out STD_LOGIC;
    mem_reg_20 : out STD_LOGIC;
    mem_reg_21 : out STD_LOGIC;
    mem_reg_22 : out STD_LOGIC;
    mem_reg_23 : out STD_LOGIC;
    mem_reg_24 : out STD_LOGIC;
    mem_reg_25 : out STD_LOGIC;
    mem_reg_26 : out STD_LOGIC;
    mem_reg_27 : out STD_LOGIC;
    mem_reg_28 : out STD_LOGIC;
    mem_reg_29 : out STD_LOGIC;
    mem_reg_30 : out STD_LOGIC;
    mem_reg_31 : out STD_LOGIC;
    mem_reg_32 : out STD_LOGIC;
    mem_reg_33 : out STD_LOGIC;
    mem_reg_34 : out STD_LOGIC;
    mem_reg_35 : out STD_LOGIC;
    mem_reg_36 : out STD_LOGIC;
    mem_reg_37 : out STD_LOGIC;
    mem_reg_38 : out STD_LOGIC;
    mem_reg_39 : out STD_LOGIC;
    mem_reg_40 : out STD_LOGIC;
    mem_reg_41 : out STD_LOGIC;
    mem_reg_42 : out STD_LOGIC;
    mem_reg_43 : out STD_LOGIC;
    mem_reg_44 : out STD_LOGIC;
    mem_reg_45 : out STD_LOGIC;
    mem_reg_46 : out STD_LOGIC;
    mem_reg_47 : out STD_LOGIC;
    mem_reg_48 : out STD_LOGIC;
    mem_reg_49 : out STD_LOGIC;
    mem_reg_50 : out STD_LOGIC;
    mem_reg_51 : out STD_LOGIC;
    mem_reg_52 : out STD_LOGIC;
    mem_reg_53 : out STD_LOGIC;
    mem_reg_54 : out STD_LOGIC;
    mem_reg_55 : out STD_LOGIC;
    mem_reg_56 : out STD_LOGIC;
    mem_reg_57 : out STD_LOGIC;
    mem_reg_58 : out STD_LOGIC;
    mem_reg_59 : out STD_LOGIC;
    mem_reg_60 : out STD_LOGIC;
    mem_reg_61 : out STD_LOGIC;
    mem_reg_62 : out STD_LOGIC;
    mem_reg_63 : out STD_LOGIC;
    pclk : in STD_LOGIC;
    in_href : in STD_LOGIC;
    in_vsync : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_r_1_reg[16]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_g_1_reg[16]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_b_1_reg[16]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_rg_reg[14]_i_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_gg_reg[14]_i_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_gb_reg[14]_i_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_bg_reg[14]_i_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_bb_reg[14]_i_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_rr_reg[14]_i_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_gr_reg[14]_i_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_br_reg[14]_i_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_module_reset : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s_ee_en : in STD_LOGIC;
    s_gamma_en : in STD_LOGIC;
    s_csc_en : in STD_LOGIC;
    s_ccm_en : in STD_LOGIC;
    s_wb_en : in STD_LOGIC;
    s_demosic_en : in STD_LOGIC;
    s_dgain_en : in STD_LOGIC;
    s_bnr_en : in STD_LOGIC;
    s_blc_en : in STD_LOGIC;
    s_dpc_en : in STD_LOGIC;
    mem_reg_1_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \axi_rdata_reg[0]\ : in STD_LOGIC;
    \axi_rdata_reg[1]\ : in STD_LOGIC;
    \axi_rdata_reg[2]\ : in STD_LOGIC;
    \axi_rdata_reg[6]\ : in STD_LOGIC;
    \axi_rdata_reg[3]\ : in STD_LOGIC;
    \axi_rdata_reg[4]\ : in STD_LOGIC;
    \axi_rdata_reg[5]\ : in STD_LOGIC;
    \axi_rdata_reg[6]_0\ : in STD_LOGIC;
    \axi_rdata_reg[7]\ : in STD_LOGIC;
    \axi_rdata_reg[31]\ : in STD_LOGIC;
    \axi_rdata_reg[8]\ : in STD_LOGIC;
    \axi_rdata_reg[9]\ : in STD_LOGIC;
    \axi_rdata_reg[15]\ : in STD_LOGIC;
    \axi_rdata_reg[9]_0\ : in STD_LOGIC;
    stat_ae_rect_w : in STD_LOGIC_VECTOR ( 15 downto 0 );
    stat_ae_rect_h : in STD_LOGIC_VECTOR ( 15 downto 0 );
    t5_defective_pix_reg_i_9 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \raw_now_reg[8]_i_7\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \raw_now_reg[8]_i_5\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \raw_now_reg[8]_i_11\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \raw_now_reg[8]_i_9\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_cnt_reg[0]_i_5\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_cnt_reg[0]_i_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_cnt_reg[0]_i_32\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_cnt_reg[0]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_cnt_reg[0]_i_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_cnt_reg[0]_i_38\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_vaild_reg_i_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    r_vaild_reg_i_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    \tmp_cnt_reg[0]_i_6\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_stat_ae_en : in STD_LOGIC;
    \axi_rdata_reg[31]_0\ : in STD_LOGIC;
    \axi_rdata_reg[0]_0\ : in STD_LOGIC;
    \axi_rdata[0]_i_2\ : in STD_LOGIC;
    \axi_rdata_reg[1]_0\ : in STD_LOGIC;
    \axi_rdata_reg[2]_0\ : in STD_LOGIC;
    \axi_rdata_reg[3]_0\ : in STD_LOGIC;
    \axi_rdata_reg[5]_0\ : in STD_LOGIC;
    \axi_rdata_reg[6]_1\ : in STD_LOGIC;
    \axi_rdata_reg[10]\ : in STD_LOGIC;
    \axi_rdata_reg[11]\ : in STD_LOGIC;
    \axi_rdata_reg[8]_0\ : in STD_LOGIC;
    stat_ae_rect_y : in STD_LOGIC_VECTOR ( 6 downto 0 );
    stat_ae_rect_x : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \axi_rdata_reg[9]_1\ : in STD_LOGIC;
    \axi_rdata_reg[1]_1\ : in STD_LOGIC;
    \axi_rdata_reg[1]_2\ : in STD_LOGIC;
    \axi_rdata_reg[31]_1\ : in STD_LOGIC;
    \axi_rdata[8]_i_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \axi_rdata[8]_i_2_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \axi_rdata[8]_i_2_1\ : in STD_LOGIC;
    \axi_rdata[7]_i_2\ : in STD_LOGIC;
    \axi_rdata[4]_i_2\ : in STD_LOGIC;
    \axi_rdata_reg[2]_1\ : in STD_LOGIC;
    \axi_rdata_reg[0]_1\ : in STD_LOGIC;
    in_raw : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \raw_now_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_1_reg[14]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_stat_awb_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_isp_top : entity is "isp_top";
end design_1_xil_isp_lite_0_0_isp_top;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_isp_top is
  signal b_vaild1 : STD_LOGIC;
  signal b_vaild10_in : STD_LOGIC;
  signal blc_href_o : STD_LOGIC;
  signal blc_raw : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal blc_raw_o : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal blc_sub1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal blc_sub2 : STD_LOGIC;
  signal blc_sub_return : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal blc_vsync_o : STD_LOGIC;
  signal bnr_href : STD_LOGIC;
  signal bnr_href_o : STD_LOGIC;
  signal bnr_i0_n_2 : STD_LOGIC;
  signal bnr_i0_n_3 : STD_LOGIC;
  signal bnr_raw_o : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal bnr_vsync_o : STD_LOGIC;
  signal ccm_g_o : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ccm_href_o : STD_LOGIC;
  signal ccm_r_o : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ccm_vsync_o : STD_LOGIC;
  signal csc_href_o : STD_LOGIC;
  signal csc_u_o : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal csc_vsync_o : STD_LOGIC;
  signal csc_y_o : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \^cur_ram\ : STD_LOGIC;
  signal data_2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal demosaic_i0_n_1 : STD_LOGIC;
  signal demosaic_i0_n_2 : STD_LOGIC;
  signal dgain_href : STD_LOGIC;
  signal dgain_href_o : STD_LOGIC;
  signal dgain_i0_n_0 : STD_LOGIC;
  signal dgain_i0_n_1 : STD_LOGIC;
  signal dgain_i0_n_2 : STD_LOGIC;
  signal dgain_i0_n_3 : STD_LOGIC;
  signal dgain_i0_n_4 : STD_LOGIC;
  signal dgain_i0_n_5 : STD_LOGIC;
  signal dgain_raw_o : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal dgain_vsync_o : STD_LOGIC;
  signal dm_g_o : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal dm_href_o : STD_LOGIC;
  signal dm_r_o : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal dm_vsync_o : STD_LOGIC;
  signal dpc_href : STD_LOGIC;
  signal dpc_href_o : STD_LOGIC;
  signal dpc_i0_n_2 : STD_LOGIC;
  signal dpc_i0_n_3 : STD_LOGIC;
  signal dpc_raw_o : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal dpc_vsync_o : STD_LOGIC;
  signal g_vaild1 : STD_LOGIC;
  signal g_vaild11_in : STD_LOGIC;
  signal gamma_href_o : STD_LOGIC;
  signal gamma_u_o : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal gamma_vsync_o : STD_LOGIC;
  signal gamma_y_o : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \hist_ram_raw/cur_ram02_out\ : STD_LOGIC;
  signal \hist_ram_raw/ram1_rdaddr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \hist_ram_raw/ram1_rden\ : STD_LOGIC;
  signal in_data : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal in_data_12 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal in_data_21 : STD_LOGIC_VECTOR ( 26 downto 1 );
  signal in_data_24 : STD_LOGIC_VECTOR ( 26 downto 1 );
  signal in_data_30 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal in_data_9 : STD_LOGIC_VECTOR ( 26 downto 1 );
  signal in_href_1 : STD_LOGIC;
  signal in_href_11 : STD_LOGIC;
  signal in_href_15 : STD_LOGIC;
  signal in_href_17 : STD_LOGIC;
  signal in_href_20 : STD_LOGIC;
  signal in_href_23 : STD_LOGIC;
  signal in_href_29 : STD_LOGIC;
  signal in_href_3 : STD_LOGIC;
  signal in_href_6 : STD_LOGIC;
  signal in_href_8 : STD_LOGIC;
  signal in_href_o : STD_LOGIC;
  signal in_raw_o : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal in_vsync_0 : STD_LOGIC;
  signal in_vsync_10 : STD_LOGIC;
  signal in_vsync_14 : STD_LOGIC;
  signal in_vsync_16 : STD_LOGIC;
  signal in_vsync_19 : STD_LOGIC;
  signal in_vsync_2 : STD_LOGIC;
  signal in_vsync_22 : STD_LOGIC;
  signal in_vsync_28 : STD_LOGIC;
  signal in_vsync_5 : STD_LOGIC;
  signal in_vsync_7 : STD_LOGIC;
  signal in_vsync_o : STD_LOGIC;
  signal isp_stat_ae_i0_n_100 : STD_LOGIC;
  signal isp_stat_ae_i0_n_101 : STD_LOGIC;
  signal isp_stat_ae_i0_n_102 : STD_LOGIC;
  signal isp_stat_ae_i0_n_103 : STD_LOGIC;
  signal isp_stat_ae_i0_n_104 : STD_LOGIC;
  signal isp_stat_ae_i0_n_105 : STD_LOGIC;
  signal isp_stat_ae_i0_n_106 : STD_LOGIC;
  signal isp_stat_ae_i0_n_107 : STD_LOGIC;
  signal isp_stat_ae_i0_n_108 : STD_LOGIC;
  signal isp_stat_ae_i0_n_109 : STD_LOGIC;
  signal isp_stat_ae_i0_n_110 : STD_LOGIC;
  signal isp_stat_ae_i0_n_111 : STD_LOGIC;
  signal isp_stat_ae_i0_n_112 : STD_LOGIC;
  signal isp_stat_ae_i0_n_113 : STD_LOGIC;
  signal isp_stat_ae_i0_n_114 : STD_LOGIC;
  signal isp_stat_ae_i0_n_115 : STD_LOGIC;
  signal isp_stat_ae_i0_n_116 : STD_LOGIC;
  signal isp_stat_ae_i0_n_117 : STD_LOGIC;
  signal isp_stat_ae_i0_n_118 : STD_LOGIC;
  signal isp_stat_ae_i0_n_119 : STD_LOGIC;
  signal isp_stat_ae_i0_n_120 : STD_LOGIC;
  signal isp_stat_ae_i0_n_121 : STD_LOGIC;
  signal isp_stat_ae_i0_n_122 : STD_LOGIC;
  signal isp_stat_ae_i0_n_123 : STD_LOGIC;
  signal isp_stat_ae_i0_n_32 : STD_LOGIC;
  signal isp_stat_ae_i0_n_33 : STD_LOGIC;
  signal isp_stat_ae_i0_n_34 : STD_LOGIC;
  signal isp_stat_ae_i0_n_99 : STD_LOGIC;
  signal isp_stat_awb_i0_n_25 : STD_LOGIC;
  signal isp_stat_awb_i0_n_26 : STD_LOGIC;
  signal isp_stat_awb_i0_n_27 : STD_LOGIC;
  signal isp_stat_awb_i0_n_28 : STD_LOGIC;
  signal isp_stat_awb_i0_n_29 : STD_LOGIC;
  signal isp_stat_awb_i0_n_30 : STD_LOGIC;
  signal isp_stat_awb_i0_n_31 : STD_LOGIC;
  signal isp_stat_awb_i0_n_32 : STD_LOGIC;
  signal mux_blc_i0_n_2 : STD_LOGIC;
  signal mux_bnr_i0_n_15 : STD_LOGIC;
  signal mux_bnr_i0_n_16 : STD_LOGIC;
  signal mux_bnr_i0_n_17 : STD_LOGIC;
  signal mux_bnr_i0_n_18 : STD_LOGIC;
  signal mux_bnr_i0_n_19 : STD_LOGIC;
  signal mux_bnr_i0_n_2 : STD_LOGIC;
  signal mux_bnr_i0_n_20 : STD_LOGIC;
  signal mux_bnr_i0_n_21 : STD_LOGIC;
  signal mux_bnr_i0_n_22 : STD_LOGIC;
  signal mux_bnr_i0_n_23 : STD_LOGIC;
  signal mux_bnr_i0_n_24 : STD_LOGIC;
  signal mux_bnr_i0_n_25 : STD_LOGIC;
  signal mux_bnr_i0_n_26 : STD_LOGIC;
  signal mux_bnr_i0_n_27 : STD_LOGIC;
  signal mux_bnr_i0_n_28 : STD_LOGIC;
  signal mux_bnr_i0_n_29 : STD_LOGIC;
  signal mux_bnr_i0_n_3 : STD_LOGIC;
  signal mux_bnr_i0_n_30 : STD_LOGIC;
  signal mux_bnr_i0_n_31 : STD_LOGIC;
  signal mux_bnr_i0_n_32 : STD_LOGIC;
  signal mux_bnr_i0_n_33 : STD_LOGIC;
  signal mux_bnr_i0_n_34 : STD_LOGIC;
  signal mux_bnr_i0_n_35 : STD_LOGIC;
  signal mux_bnr_i0_n_36 : STD_LOGIC;
  signal mux_bnr_i0_n_37 : STD_LOGIC;
  signal mux_bnr_i0_n_38 : STD_LOGIC;
  signal mux_bnr_i0_n_39 : STD_LOGIC;
  signal mux_bnr_i0_n_4 : STD_LOGIC;
  signal mux_bnr_i0_n_40 : STD_LOGIC;
  signal mux_bnr_i0_n_41 : STD_LOGIC;
  signal mux_bnr_i0_n_42 : STD_LOGIC;
  signal mux_bnr_i0_n_43 : STD_LOGIC;
  signal mux_bnr_i0_n_44 : STD_LOGIC;
  signal mux_bnr_i0_n_45 : STD_LOGIC;
  signal mux_bnr_i0_n_46 : STD_LOGIC;
  signal mux_bnr_i0_n_47 : STD_LOGIC;
  signal mux_bnr_i0_n_48 : STD_LOGIC;
  signal mux_bnr_i0_n_49 : STD_LOGIC;
  signal mux_bnr_i0_n_5 : STD_LOGIC;
  signal mux_bnr_i0_n_50 : STD_LOGIC;
  signal mux_bnr_i0_n_51 : STD_LOGIC;
  signal mux_bnr_i0_n_52 : STD_LOGIC;
  signal mux_bnr_i0_n_53 : STD_LOGIC;
  signal mux_bnr_i0_n_54 : STD_LOGIC;
  signal mux_bnr_i0_n_55 : STD_LOGIC;
  signal mux_bnr_i0_n_56 : STD_LOGIC;
  signal mux_bnr_i0_n_57 : STD_LOGIC;
  signal mux_bnr_i0_n_58 : STD_LOGIC;
  signal mux_bnr_i0_n_59 : STD_LOGIC;
  signal mux_bnr_i0_n_60 : STD_LOGIC;
  signal mux_bnr_i0_n_61 : STD_LOGIC;
  signal mux_bnr_i0_n_62 : STD_LOGIC;
  signal mux_bnr_i0_n_63 : STD_LOGIC;
  signal mux_ccm_i0_n_1 : STD_LOGIC;
  signal mux_ccm_i0_n_21 : STD_LOGIC;
  signal mux_ccm_i0_n_22 : STD_LOGIC;
  signal mux_ccm_i0_n_23 : STD_LOGIC;
  signal mux_ccm_i0_n_24 : STD_LOGIC;
  signal mux_ccm_i0_n_25 : STD_LOGIC;
  signal mux_ccm_i0_n_26 : STD_LOGIC;
  signal mux_ccm_i0_n_27 : STD_LOGIC;
  signal mux_ccm_i0_n_28 : STD_LOGIC;
  signal mux_ccm_i0_n_29 : STD_LOGIC;
  signal mux_csc_i0_n_19 : STD_LOGIC;
  signal mux_csc_i0_n_2 : STD_LOGIC;
  signal mux_csc_i0_n_20 : STD_LOGIC;
  signal mux_csc_i0_n_21 : STD_LOGIC;
  signal mux_csc_i0_n_22 : STD_LOGIC;
  signal mux_csc_i0_n_23 : STD_LOGIC;
  signal mux_csc_i0_n_24 : STD_LOGIC;
  signal mux_csc_i0_n_25 : STD_LOGIC;
  signal mux_csc_i0_n_26 : STD_LOGIC;
  signal mux_demosaic_i0_n_20 : STD_LOGIC;
  signal mux_demosaic_i0_n_21 : STD_LOGIC;
  signal mux_demosaic_i0_n_22 : STD_LOGIC;
  signal mux_demosaic_i0_n_23 : STD_LOGIC;
  signal mux_demosaic_i0_n_24 : STD_LOGIC;
  signal mux_demosaic_i0_n_25 : STD_LOGIC;
  signal mux_demosaic_i0_n_26 : STD_LOGIC;
  signal mux_demosaic_i0_n_27 : STD_LOGIC;
  signal mux_demosaic_i0_n_28 : STD_LOGIC;
  signal mux_dgain_i0_n_14 : STD_LOGIC;
  signal mux_dgain_i0_n_24 : STD_LOGIC;
  signal mux_dgain_i0_n_25 : STD_LOGIC;
  signal mux_dgain_i0_n_26 : STD_LOGIC;
  signal mux_dgain_i0_n_27 : STD_LOGIC;
  signal mux_dgain_i0_n_28 : STD_LOGIC;
  signal mux_dgain_i0_n_29 : STD_LOGIC;
  signal mux_dgain_i0_n_30 : STD_LOGIC;
  signal mux_dgain_i0_n_31 : STD_LOGIC;
  signal mux_dgain_i0_n_32 : STD_LOGIC;
  signal mux_dgain_i0_n_33 : STD_LOGIC;
  signal mux_dgain_i0_n_34 : STD_LOGIC;
  signal mux_dgain_i0_n_35 : STD_LOGIC;
  signal mux_dgain_i0_n_36 : STD_LOGIC;
  signal mux_dgain_i0_n_37 : STD_LOGIC;
  signal mux_dgain_i0_n_38 : STD_LOGIC;
  signal mux_dgain_i0_n_39 : STD_LOGIC;
  signal mux_dgain_i0_n_4 : STD_LOGIC;
  signal mux_dgain_i0_n_40 : STD_LOGIC;
  signal mux_dgain_i0_n_41 : STD_LOGIC;
  signal mux_dgain_i0_n_42 : STD_LOGIC;
  signal mux_dgain_i0_n_43 : STD_LOGIC;
  signal mux_dgain_i0_n_44 : STD_LOGIC;
  signal mux_dgain_i0_n_45 : STD_LOGIC;
  signal mux_dgain_i0_n_46 : STD_LOGIC;
  signal mux_dgain_i0_n_47 : STD_LOGIC;
  signal mux_dgain_i0_n_48 : STD_LOGIC;
  signal mux_dgain_i0_n_49 : STD_LOGIC;
  signal mux_dgain_i0_n_50 : STD_LOGIC;
  signal mux_dgain_i0_n_51 : STD_LOGIC;
  signal mux_dgain_i0_n_53 : STD_LOGIC;
  signal mux_dpc_i0_n_11 : STD_LOGIC;
  signal mux_dpc_i0_n_23 : STD_LOGIC;
  signal mux_dpc_i0_n_24 : STD_LOGIC;
  signal mux_dpc_i0_n_25 : STD_LOGIC;
  signal mux_dpc_i0_n_26 : STD_LOGIC;
  signal mux_dpc_i0_n_27 : STD_LOGIC;
  signal mux_dpc_i0_n_28 : STD_LOGIC;
  signal mux_gamma_i0_n_1 : STD_LOGIC;
  signal mux_gamma_i0_n_20 : STD_LOGIC;
  signal mux_gamma_i0_n_21 : STD_LOGIC;
  signal mux_gamma_i0_n_22 : STD_LOGIC;
  signal mux_gamma_i0_n_23 : STD_LOGIC;
  signal mux_gamma_i0_n_24 : STD_LOGIC;
  signal mux_gamma_i0_n_25 : STD_LOGIC;
  signal mux_gamma_i0_n_26 : STD_LOGIC;
  signal mux_gamma_i0_n_27 : STD_LOGIC;
  signal mux_in_n_2 : STD_LOGIC;
  signal mux_in_n_3 : STD_LOGIC;
  signal mux_wb_i0_n_20 : STD_LOGIC;
  signal mux_wb_i0_n_21 : STD_LOGIC;
  signal mux_wb_i0_n_22 : STD_LOGIC;
  signal mux_wb_i0_n_23 : STD_LOGIC;
  signal mux_wb_i0_n_24 : STD_LOGIC;
  signal mux_wb_i0_n_25 : STD_LOGIC;
  signal mux_wb_i0_n_26 : STD_LOGIC;
  signal mux_wb_i0_n_27 : STD_LOGIC;
  signal mux_wb_i0_n_28 : STD_LOGIC;
  signal odd_pix : STD_LOGIC;
  signal odd_pix_26 : STD_LOGIC;
  signal odd_pix_27 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \pix_idx_reg__0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal prev_href : STD_LOGIC;
  signal prev_href_13 : STD_LOGIC;
  signal prev_href_18 : STD_LOGIC;
  signal prev_href_25 : STD_LOGIC;
  signal prev_href_4 : STD_LOGIC;
  signal prev_vsync : STD_LOGIC;
  signal r_vaild1 : STD_LOGIC;
  signal r_vaild12_in : STD_LOGIC;
  signal raw_now : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t6_center : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_sum_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wb_g_o : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wb_href_o : STD_LOGIC;
  signal wb_r_o : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal wb_vsync_o : STD_LOGIC;
begin
  cur_ram <= \^cur_ram\;
blc_i0: entity work.design_1_xil_isp_lite_0_0_isp_blc
     port map (
      CO(0) => blc_sub2,
      D(7 downto 0) => blc_sub_return(7 downto 0),
      O(0) => blc_sub1(8),
      Q(8 downto 0) => blc_raw(8 downto 0),
      dpc_href_o => dpc_href_o,
      dpc_vsync_o => dpc_vsync_o,
      in_href => in_href_1,
      in_vsync => in_vsync_0,
      odd_line_reg_0 => mux_dpc_i0_n_11,
      odd_pix => odd_pix_27,
      p_0_in(1 downto 0) => p_0_in(1 downto 0),
      pclk => pclk,
      prev_href => prev_href,
      \raw_now_reg[8]_0\(0) => mux_dpc_i0_n_28,
      \raw_now_reg[8]_1\(0) => mux_dpc_i0_n_23,
      \raw_now_reg[8]_2\(0) => mux_dpc_i0_n_27,
      \raw_now_reg[8]_3\(0) => mux_dpc_i0_n_24,
      \raw_now_reg[8]_4\(0) => mux_dpc_i0_n_26,
      \raw_now_reg[8]_5\(0) => mux_dpc_i0_n_25,
      rst_n => rst_n,
      s_blc_en => s_blc_en,
      s_module_reset => s_module_reset
    );
bnr_i0: entity work.design_1_xil_isp_lite_0_0_isp_bnr
     port map (
      Q(8 downto 0) => blc_raw_o(8 downto 0),
      blc_href_o => blc_href_o,
      blc_vsync_o => blc_vsync_o,
      bnr_href => bnr_href,
      in_href => in_href_3,
      in_vsync => in_vsync_2,
      odd_line_reg_0 => bnr_i0_n_3,
      odd_line_reg_1 => mux_blc_i0_n_2,
      odd_pix => odd_pix,
      odd_pix_reg_0 => bnr_i0_n_2,
      pclk => pclk,
      prev_href => prev_href_4,
      \raw_now_reg[7]_0\(3 downto 0) => \raw_now_reg[7]\(3 downto 0),
      \raw_now_reg[8]_0\(8 downto 0) => raw_now(8 downto 0),
      rst_n => rst_n,
      s_bnr_en => s_bnr_en,
      s_module_reset => s_module_reset
    );
ccm_i0: entity work.design_1_xil_isp_lite_0_0_isp_ccm
     port map (
      D(26 downto 0) => in_data(26 downto 0),
      \data_bb_reg[14]_i_12_0\(7 downto 0) => \data_bb_reg[14]_i_12\(7 downto 0),
      \data_bg_reg[14]_i_12_0\(7 downto 0) => \data_bg_reg[14]_i_12\(7 downto 0),
      \data_br_reg[14]_i_12_0\(7 downto 0) => \data_br_reg[14]_i_12\(7 downto 0),
      \data_gb_reg[14]_i_12_0\(7 downto 0) => \data_gb_reg[14]_i_12\(7 downto 0),
      \data_gg_reg[14]_i_12_0\(7 downto 0) => \data_gg_reg[14]_i_12\(7 downto 0),
      \data_gr_reg[14]_i_12_0\(7 downto 0) => \data_gr_reg[14]_i_12\(7 downto 0),
      \data_rg_reg[14]_i_12_0\(7 downto 0) => \data_rg_reg[14]_i_12\(7 downto 0),
      \data_rr_reg[14]_i_12_0\(7 downto 0) => \data_rr_reg[14]_i_12\(7 downto 0),
      in_href => in_href_6,
      in_vsync => in_vsync_5,
      out_data(26 downto 18) => wb_r_o(8 downto 0),
      out_data(17 downto 9) => wb_g_o(8 downto 0),
      out_data(8) => mux_wb_i0_n_20,
      out_data(7) => mux_wb_i0_n_21,
      out_data(6) => mux_wb_i0_n_22,
      out_data(5) => mux_wb_i0_n_23,
      out_data(4) => mux_wb_i0_n_24,
      out_data(3) => mux_wb_i0_n_25,
      out_data(2) => mux_wb_i0_n_26,
      out_data(1) => mux_wb_i0_n_27,
      out_data(0) => mux_wb_i0_n_28,
      out_href => wb_href_o,
      out_vsync => wb_vsync_o,
      pclk => pclk,
      rst_n => rst_n,
      s_ccm_en => s_ccm_en,
      s_module_reset => s_module_reset
    );
csc_i0: entity work.design_1_xil_isp_lite_0_0_isp_csc
     port map (
      D(24 downto 8) => in_data_9(26 downto 10),
      D(7 downto 0) => in_data_9(8 downto 1),
      Q(26 downto 18) => ccm_r_o(8 downto 0),
      Q(17 downto 9) => ccm_g_o(8 downto 0),
      Q(8) => mux_ccm_i0_n_21,
      Q(7) => mux_ccm_i0_n_22,
      Q(6) => mux_ccm_i0_n_23,
      Q(5) => mux_ccm_i0_n_24,
      Q(4) => mux_ccm_i0_n_25,
      Q(3) => mux_ccm_i0_n_26,
      Q(2) => mux_ccm_i0_n_27,
      Q(1) => mux_ccm_i0_n_28,
      Q(0) => mux_ccm_i0_n_29,
      in_href => ccm_href_o,
      in_href_0 => in_href_8,
      in_vsync => ccm_vsync_o,
      in_vsync_1 => in_vsync_7,
      pclk => pclk,
      rst_n => rst_n,
      s_csc_en => s_csc_en,
      s_module_reset => s_module_reset
    );
demosaic_i0: entity work.design_1_xil_isp_lite_0_0_isp_demosaic
     port map (
      D(26 downto 0) => in_data_12(26 downto 0),
      Q(8 downto 0) => dgain_raw_o(8 downto 0),
      dgain_href_o => dgain_href_o,
      dgain_vsync_o => dgain_vsync_o,
      in_href => in_href_11,
      in_vsync => in_vsync_10,
      odd_line_reg_0 => mux_dgain_i0_n_50,
      odd_line_reg_rep_0 => demosaic_i0_n_1,
      odd_line_reg_rep_1 => mux_dgain_i0_n_51,
      odd_pix => odd_pix_26,
      odd_pix_reg_rep_0 => demosaic_i0_n_2,
      odd_pix_reg_rep_1 => mux_dgain_i0_n_53,
      pclk => pclk,
      prev_href => prev_href_13,
      rst_n => rst_n,
      s_demosic_en => s_demosic_en,
      s_module_reset => s_module_reset
    );
dgain_i0: entity work.design_1_xil_isp_lite_0_0_isp_dgain
     port map (
      CO(0) => dgain_i0_n_0,
      D(0) => bnr_href_o,
      DI(1) => mux_bnr_i0_n_55,
      DI(0) => mux_bnr_i0_n_56,
      O(2) => dgain_i0_n_2,
      O(1) => dgain_i0_n_3,
      O(0) => dgain_i0_n_4,
      Q(7 downto 0) => Q(7 downto 0),
      S(3) => mux_bnr_i0_n_2,
      S(2) => mux_bnr_i0_n_3,
      S(1) => mux_bnr_i0_n_4,
      S(0) => mux_bnr_i0_n_5,
      \data_0[10]_i_11_0\(2) => mux_bnr_i0_n_29,
      \data_0[10]_i_11_0\(1) => mux_bnr_i0_n_30,
      \data_0[10]_i_11_0\(0) => mux_bnr_i0_n_31,
      \data_0[10]_i_11_1\(1) => mux_bnr_i0_n_27,
      \data_0[10]_i_11_1\(0) => mux_bnr_i0_n_28,
      \data_0[10]_i_8_0\(3) => mux_bnr_i0_n_36,
      \data_0[10]_i_8_0\(2) => mux_bnr_i0_n_37,
      \data_0[10]_i_8_0\(1) => mux_bnr_i0_n_38,
      \data_0[10]_i_8_0\(0) => mux_bnr_i0_n_39,
      \data_0[10]_i_8_1\(3) => mux_bnr_i0_n_32,
      \data_0[10]_i_8_1\(2) => mux_bnr_i0_n_33,
      \data_0[10]_i_8_1\(1) => mux_bnr_i0_n_34,
      \data_0[10]_i_8_1\(0) => mux_bnr_i0_n_35,
      \data_0[14]_i_12\(2) => mux_bnr_i0_n_42,
      \data_0[14]_i_12\(1) => mux_bnr_i0_n_43,
      \data_0[14]_i_12\(0) => mux_bnr_i0_n_44,
      \data_0[14]_i_12_0\(1) => mux_bnr_i0_n_40,
      \data_0[14]_i_12_0\(0) => mux_bnr_i0_n_41,
      \data_0_reg[10]_0\ => mux_bnr_i0_n_59,
      \data_0_reg[10]_1\ => mux_bnr_i0_n_60,
      \data_0_reg[10]_2\ => mux_bnr_i0_n_63,
      \data_0_reg[10]_3\ => mux_bnr_i0_n_61,
      \data_0_reg[14]_0\(2) => mux_bnr_i0_n_50,
      \data_0_reg[14]_0\(1) => mux_bnr_i0_n_51,
      \data_0_reg[14]_0\(0) => mux_bnr_i0_n_52,
      \data_0_reg[14]_1\(2) => mux_bnr_i0_n_45,
      \data_0_reg[14]_1\(1) => mux_bnr_i0_n_46,
      \data_0_reg[14]_1\(0) => mux_bnr_i0_n_47,
      \data_0_reg[14]_2\ => mux_bnr_i0_n_48,
      \data_0_reg[14]_3\ => mux_bnr_i0_n_49,
      \data_0_reg[16]_0\(0) => mux_bnr_i0_n_62,
      \data_0_reg[16]_1\(0) => mux_bnr_i0_n_54,
      \data_0_reg[16]_2\(7 downto 5) => bnr_raw_o(8 downto 6),
      \data_0_reg[16]_2\(4 downto 0) => bnr_raw_o(4 downto 0),
      \data_0_reg[16]_3\ => mux_bnr_i0_n_53,
      \data_0_reg[3]_0\(1) => mux_bnr_i0_n_57,
      \data_0_reg[3]_0\(0) => mux_bnr_i0_n_58,
      \data_0_reg[3]_1\(3) => mux_bnr_i0_n_15,
      \data_0_reg[3]_1\(2) => mux_bnr_i0_n_16,
      \data_0_reg[3]_1\(1) => mux_bnr_i0_n_17,
      \data_0_reg[3]_1\(0) => mux_bnr_i0_n_18,
      \data_0_reg[6]_0\(3) => mux_bnr_i0_n_23,
      \data_0_reg[6]_0\(2) => mux_bnr_i0_n_24,
      \data_0_reg[6]_0\(1) => mux_bnr_i0_n_25,
      \data_0_reg[6]_0\(0) => mux_bnr_i0_n_26,
      \data_0_reg[6]_1\(3) => mux_bnr_i0_n_19,
      \data_0_reg[6]_1\(2) => mux_bnr_i0_n_20,
      \data_0_reg[6]_1\(1) => mux_bnr_i0_n_21,
      \data_0_reg[6]_1\(0) => mux_bnr_i0_n_22,
      \data_1_reg[14]_0\(8 downto 0) => \data_1_reg[14]\(8 downto 0),
      \data_2_reg[8]_0\(8 downto 0) => data_2(8 downto 0),
      \href_dly_reg[2]_0\(0) => dgain_href,
      in_href => in_href_15,
      in_vsync => in_vsync_14,
      pclk => pclk,
      rst_n => rst_n,
      s_dgain_en => s_dgain_en,
      \s_dgain_gain_reg[5]\(0) => dgain_i0_n_1,
      \s_dgain_gain_reg[7]\ => dgain_i0_n_5,
      s_module_reset => s_module_reset,
      \vsync_dly_reg[0]_0\(0) => bnr_vsync_o
    );
dpc_i0: entity work.design_1_xil_isp_lite_0_0_isp_dpc
     port map (
      Q(7 downto 0) => in_raw_o(8 downto 1),
      dpc_href => dpc_href,
      in_href => in_href_17,
      in_href_o => in_href_o,
      in_vsync => in_vsync_16,
      in_vsync_o => in_vsync_o,
      odd_line_reg_0 => dpc_i0_n_3,
      odd_line_reg_1 => mux_in_n_3,
      odd_pix_reg_0 => dpc_i0_n_2,
      odd_pix_reg_1 => mux_in_n_2,
      pclk => pclk,
      prev_href => prev_href_18,
      rst_n => rst_n,
      s_dpc_en => s_dpc_en,
      s_module_reset => s_module_reset,
      t5_defective_pix_reg_i_9_0(8 downto 0) => t5_defective_pix_reg_i_9(8 downto 0),
      \t6_center_reg[8]_0\(8 downto 0) => t6_center(8 downto 0)
    );
ee_i0: entity work.design_1_xil_isp_lite_0_0_isp_ee
     port map (
      D(23 downto 16) => in_data_21(26 downto 19),
      D(15 downto 8) => in_data_21(17 downto 10),
      D(7 downto 0) => in_data_21(8 downto 1),
      in_href => in_href_20,
      in_vsync => in_vsync_19,
      out_data(24 downto 16) => gamma_y_o(8 downto 0),
      out_data(15 downto 8) => gamma_u_o(8 downto 1),
      out_data(7) => mux_gamma_i0_n_20,
      out_data(6) => mux_gamma_i0_n_21,
      out_data(5) => mux_gamma_i0_n_22,
      out_data(4) => mux_gamma_i0_n_23,
      out_data(3) => mux_gamma_i0_n_24,
      out_data(2) => mux_gamma_i0_n_25,
      out_data(1) => mux_gamma_i0_n_26,
      out_data(0) => mux_gamma_i0_n_27,
      out_href => gamma_href_o,
      out_vsync => gamma_vsync_o,
      pclk => pclk,
      rst_n => rst_n,
      s_ee_en => s_ee_en,
      s_module_reset => s_module_reset
    );
gamma_i0: entity work.design_1_xil_isp_lite_0_0_isp_gamma
     port map (
      D(23 downto 16) => in_data_24(26 downto 19),
      D(15 downto 8) => in_data_24(17 downto 10),
      D(7 downto 0) => in_data_24(8 downto 1),
      Q(23 downto 16) => csc_y_o(8 downto 1),
      Q(15 downto 8) => csc_u_o(8 downto 1),
      Q(7) => mux_csc_i0_n_19,
      Q(6) => mux_csc_i0_n_20,
      Q(5) => mux_csc_i0_n_21,
      Q(4) => mux_csc_i0_n_22,
      Q(3) => mux_csc_i0_n_23,
      Q(2) => mux_csc_i0_n_24,
      Q(1) => mux_csc_i0_n_25,
      Q(0) => mux_csc_i0_n_26,
      in_href => csc_href_o,
      in_href_0 => in_href_23,
      in_vsync => csc_vsync_o,
      in_vsync_1 => in_vsync_22,
      pclk => pclk,
      rst_n => rst_n,
      s_gamma_en => s_gamma_en,
      s_module_reset => s_module_reset
    );
isp_stat_ae_i0: entity work.design_1_xil_isp_lite_0_0_isp_stat_ae
     port map (
      CO(0) => mux_dgain_i0_n_45,
      D(8 downto 0) => tmp_sum_reg(8 downto 0),
      DI(0) => mux_dgain_i0_n_24,
      E(0) => \hist_ram_raw/cur_ram02_out\,
      O(3) => mux_dgain_i0_n_25,
      O(2) => mux_dgain_i0_n_26,
      O(1) => mux_dgain_i0_n_27,
      O(0) => mux_dgain_i0_n_28,
      Q(8 downto 0) => dgain_raw_o(8 downto 0),
      S(2) => isp_stat_ae_i0_n_32,
      S(1) => isp_stat_ae_i0_n_33,
      S(0) => isp_stat_ae_i0_n_34,
      \axi_araddr_reg[4]\ => isp_stat_ae_i0_n_100,
      \axi_araddr_reg[4]_0\ => isp_stat_ae_i0_n_118,
      \axi_araddr_reg[4]_1\ => isp_stat_ae_i0_n_119,
      \axi_araddr_reg[4]_2\ => isp_stat_ae_i0_n_121,
      \axi_araddr_reg[5]\ => isp_stat_ae_i0_n_117,
      \axi_araddr_reg[5]_0\ => isp_stat_ae_i0_n_120,
      \axi_araddr_reg[5]_1\ => isp_stat_ae_i0_n_122,
      \axi_araddr_reg[5]_2\ => isp_stat_ae_i0_n_123,
      \axi_araddr_reg[8]\(7 downto 0) => D(15 downto 8),
      \axi_rdata[4]_i_2\ => \axi_rdata[4]_i_2\,
      \axi_rdata[7]_i_2\ => \axi_rdata[7]_i_2\,
      \axi_rdata[8]_i_2_0\(8 downto 0) => \axi_rdata[8]_i_2\(8 downto 0),
      \axi_rdata[8]_i_2_1\(8 downto 0) => \axi_rdata[8]_i_2_0\(8 downto 0),
      \axi_rdata[8]_i_2_2\ => \axi_rdata[8]_i_2_1\,
      \axi_rdata_reg[0]\ => \axi_rdata_reg[0]_1\,
      \axi_rdata_reg[10]\ => isp_stat_awb_i0_n_26,
      \axi_rdata_reg[11]\ => isp_stat_awb_i0_n_27,
      \axi_rdata_reg[12]\ => isp_stat_awb_i0_n_28,
      \axi_rdata_reg[13]\ => isp_stat_awb_i0_n_29,
      \axi_rdata_reg[14]\ => isp_stat_awb_i0_n_30,
      \axi_rdata_reg[15]\ => \axi_rdata_reg[6]\,
      \axi_rdata_reg[15]_0\ => \axi_rdata_reg[31]\,
      \axi_rdata_reg[15]_1\ => \axi_rdata_reg[15]\,
      \axi_rdata_reg[15]_2\ => isp_stat_awb_i0_n_31,
      \axi_rdata_reg[1]\ => \axi_rdata_reg[1]_1\,
      \axi_rdata_reg[1]_0\ => \axi_rdata_reg[1]_2\,
      \axi_rdata_reg[2]\ => \axi_rdata_reg[2]_1\,
      \axi_rdata_reg[31]\ => \axi_rdata_reg[31]_1\,
      \axi_rdata_reg[8]\ => isp_stat_awb_i0_n_32,
      \axi_rdata_reg[8]_0\ => \axi_rdata_reg[8]\,
      \axi_rdata_reg[8]_1\ => \axi_rdata_reg[8]_0\,
      \axi_rdata_reg[9]\ => \axi_rdata_reg[9]\,
      \axi_rdata_reg[9]_0\ => isp_stat_awb_i0_n_25,
      \axi_rdata_reg[9]_1\ => \axi_rdata_reg[9]_0\,
      \axi_rdata_reg[9]_2\ => \axi_rdata_reg[9]_1\,
      cur_ram_reg => \^cur_ram\,
      dgain_href_o => dgain_href_o,
      dgain_vsync_o => dgain_vsync_o,
      \line_idx_reg[10]_0\(0) => mux_dgain_i0_n_4,
      mem_reg_0(12 downto 0) => mem_reg_1_0(12 downto 0),
      mem_reg_1(31 downto 0) => mem_reg_1(31 downto 0),
      p_14_in => p_14_in,
      pclk => pclk,
      \pix_idx_reg[0]_0\(0) => isp_stat_ae_i0_n_99,
      \pix_idx_reg[11]_0\(3) => mux_dgain_i0_n_33,
      \pix_idx_reg[11]_0\(2) => mux_dgain_i0_n_34,
      \pix_idx_reg[11]_0\(1) => mux_dgain_i0_n_35,
      \pix_idx_reg[11]_0\(0) => mux_dgain_i0_n_36,
      \pix_idx_reg[7]_0\(3) => mux_dgain_i0_n_29,
      \pix_idx_reg[7]_0\(2) => mux_dgain_i0_n_30,
      \pix_idx_reg[7]_0\(1) => mux_dgain_i0_n_31,
      \pix_idx_reg[7]_0\(0) => mux_dgain_i0_n_32,
      \pix_idx_reg__0\(10 downto 0) => \pix_idx_reg__0\(11 downto 1),
      \pix_sum_reg[16]_0\ => isp_stat_ae_i0_n_101,
      \pix_sum_reg[17]_0\ => isp_stat_ae_i0_n_102,
      \pix_sum_reg[18]_0\ => isp_stat_ae_i0_n_103,
      \pix_sum_reg[19]_0\ => isp_stat_ae_i0_n_104,
      \pix_sum_reg[20]_0\ => isp_stat_ae_i0_n_105,
      \pix_sum_reg[21]_0\ => isp_stat_ae_i0_n_106,
      \pix_sum_reg[22]_0\ => isp_stat_ae_i0_n_107,
      \pix_sum_reg[23]_0\ => isp_stat_ae_i0_n_108,
      \pix_sum_reg[24]_0\ => isp_stat_ae_i0_n_109,
      \pix_sum_reg[25]_0\ => isp_stat_ae_i0_n_110,
      \pix_sum_reg[26]_0\ => isp_stat_ae_i0_n_111,
      \pix_sum_reg[27]_0\ => isp_stat_ae_i0_n_112,
      \pix_sum_reg[28]_0\ => isp_stat_ae_i0_n_113,
      \pix_sum_reg[29]_0\ => isp_stat_ae_i0_n_114,
      \pix_sum_reg[30]_0\ => isp_stat_ae_i0_n_115,
      \pix_sum_reg[31]_0\ => isp_stat_ae_i0_n_116,
      prev_href => prev_href_25,
      prev_vsync => prev_vsync,
      \^q\(31 downto 0) => \^q\(31 downto 0),
      rdaddr(8 downto 0) => \hist_ram_raw/ram1_rdaddr\(8 downto 0),
      rden => \hist_ram_raw/ram1_rden\,
      rst_n => rst_n,
      s00_axi_aclk => s00_axi_aclk,
      s_module_reset => s_module_reset,
      s_stat_ae_en => s_stat_ae_en,
      stat_ae_done => stat_ae_done,
      stat_ae_rect_h(15 downto 0) => stat_ae_rect_h(15 downto 0),
      stat_ae_rect_w(15 downto 0) => stat_ae_rect_w(15 downto 0),
      stat_ae_rect_x(6 downto 0) => stat_ae_rect_x(6 downto 0),
      stat_ae_rect_y(6 downto 0) => stat_ae_rect_y(6 downto 0),
      \tmp_cnt_reg[0]_i_13_0\(3 downto 0) => \tmp_cnt_reg[0]_i_13\(3 downto 0),
      \tmp_cnt_reg[0]_i_18_0\(3 downto 0) => \tmp_cnt_reg[0]_i_18\(3 downto 0),
      \tmp_cnt_reg[0]_i_32_0\(3 downto 0) => \tmp_cnt_reg[0]_i_32\(3 downto 0),
      \tmp_cnt_reg[0]_i_38_0\(3 downto 0) => \tmp_cnt_reg[0]_i_38\(3 downto 0),
      \tmp_cnt_reg[0]_i_3_0\(3 downto 0) => O(3 downto 0),
      \tmp_cnt_reg[0]_i_4_0\(2 downto 0) => \tmp_cnt_reg[0]_i_4\(2 downto 0),
      \tmp_cnt_reg[0]_i_5_0\(10 downto 0) => \tmp_cnt_reg[0]_i_5\(10 downto 0),
      \tmp_cnt_reg[0]_i_6_0\(11 downto 0) => \tmp_cnt_reg[0]_i_6\(11 downto 0),
      \tmp_sum_reg[0]_0\ => mux_dgain_i0_n_14,
      \tmp_sum_reg[11]_0\(3) => mux_dgain_i0_n_46,
      \tmp_sum_reg[11]_0\(2) => mux_dgain_i0_n_47,
      \tmp_sum_reg[11]_0\(1) => mux_dgain_i0_n_48,
      \tmp_sum_reg[11]_0\(0) => mux_dgain_i0_n_49,
      \tmp_sum_reg[3]_0\(3) => mux_dgain_i0_n_37,
      \tmp_sum_reg[3]_0\(2) => mux_dgain_i0_n_38,
      \tmp_sum_reg[3]_0\(1) => mux_dgain_i0_n_39,
      \tmp_sum_reg[3]_0\(0) => mux_dgain_i0_n_40,
      \tmp_sum_reg[7]_0\(3) => mux_dgain_i0_n_41,
      \tmp_sum_reg[7]_0\(2) => mux_dgain_i0_n_42,
      \tmp_sum_reg[7]_0\(1) => mux_dgain_i0_n_43,
      \tmp_sum_reg[7]_0\(0) => mux_dgain_i0_n_44
    );
isp_stat_awb_i0: entity work.design_1_xil_isp_lite_0_0_isp_stat_awb
     port map (
      CO(0) => r_vaild12_in,
      D(0) => dm_vsync_o,
      Q(26 downto 18) => dm_r_o(8 downto 0),
      Q(17 downto 9) => dm_g_o(8 downto 0),
      Q(8) => mux_demosaic_i0_n_20,
      Q(7) => mux_demosaic_i0_n_21,
      Q(6) => mux_demosaic_i0_n_22,
      Q(5) => mux_demosaic_i0_n_23,
      Q(4) => mux_demosaic_i0_n_24,
      Q(3) => mux_demosaic_i0_n_25,
      Q(2) => mux_demosaic_i0_n_26,
      Q(1) => mux_demosaic_i0_n_27,
      Q(0) => mux_demosaic_i0_n_28,
      \axi_araddr_reg[3]\ => isp_stat_awb_i0_n_25,
      \axi_araddr_reg[3]_0\ => isp_stat_awb_i0_n_26,
      \axi_araddr_reg[3]_1\ => isp_stat_awb_i0_n_27,
      \axi_araddr_reg[8]\(23 downto 8) => D(31 downto 16),
      \axi_araddr_reg[8]\(7 downto 0) => D(7 downto 0),
      \axi_rdata[0]_i_2_0\ => \axi_rdata[0]_i_2\,
      \axi_rdata_reg[0]\ => isp_stat_ae_i0_n_123,
      \axi_rdata_reg[0]_0\ => \axi_rdata_reg[0]\,
      \axi_rdata_reg[0]_1\ => \axi_rdata_reg[0]_0\,
      \axi_rdata_reg[10]\ => \axi_rdata_reg[10]\,
      \axi_rdata_reg[11]\ => \axi_rdata_reg[11]\,
      \axi_rdata_reg[16]\ => isp_stat_ae_i0_n_101,
      \axi_rdata_reg[17]\ => isp_stat_ae_i0_n_102,
      \axi_rdata_reg[18]\ => isp_stat_ae_i0_n_103,
      \axi_rdata_reg[19]\ => isp_stat_ae_i0_n_104,
      \axi_rdata_reg[1]\ => \axi_rdata_reg[1]\,
      \axi_rdata_reg[1]_0\ => isp_stat_ae_i0_n_100,
      \axi_rdata_reg[1]_1\ => \axi_rdata_reg[1]_0\,
      \axi_rdata_reg[20]\ => isp_stat_ae_i0_n_105,
      \axi_rdata_reg[21]\ => isp_stat_ae_i0_n_106,
      \axi_rdata_reg[22]\ => isp_stat_ae_i0_n_107,
      \axi_rdata_reg[23]\ => isp_stat_ae_i0_n_108,
      \axi_rdata_reg[24]\ => isp_stat_ae_i0_n_109,
      \axi_rdata_reg[25]\ => isp_stat_ae_i0_n_110,
      \axi_rdata_reg[26]\ => isp_stat_ae_i0_n_111,
      \axi_rdata_reg[27]\ => isp_stat_ae_i0_n_112,
      \axi_rdata_reg[28]\ => isp_stat_ae_i0_n_113,
      \axi_rdata_reg[29]\ => isp_stat_ae_i0_n_114,
      \axi_rdata_reg[2]\ => isp_stat_ae_i0_n_122,
      \axi_rdata_reg[2]_0\ => \axi_rdata_reg[2]\,
      \axi_rdata_reg[2]_1\ => \axi_rdata_reg[2]_0\,
      \axi_rdata_reg[30]\ => isp_stat_ae_i0_n_115,
      \axi_rdata_reg[31]\ => \axi_rdata_reg[31]\,
      \axi_rdata_reg[31]_0\ => isp_stat_ae_i0_n_116,
      \axi_rdata_reg[31]_1\ => \axi_rdata_reg[31]_0\,
      \axi_rdata_reg[3]\ => \axi_rdata_reg[3]\,
      \axi_rdata_reg[3]_0\ => isp_stat_ae_i0_n_121,
      \axi_rdata_reg[3]_1\ => \axi_rdata_reg[3]_0\,
      \axi_rdata_reg[4]\ => \axi_rdata_reg[4]\,
      \axi_rdata_reg[4]_0\ => isp_stat_ae_i0_n_120,
      \axi_rdata_reg[5]\ => \axi_rdata_reg[5]\,
      \axi_rdata_reg[5]_0\ => isp_stat_ae_i0_n_119,
      \axi_rdata_reg[5]_1\ => \axi_rdata_reg[5]_0\,
      \axi_rdata_reg[6]\ => \axi_rdata_reg[6]\,
      \axi_rdata_reg[6]_0\ => \axi_rdata_reg[6]_0\,
      \axi_rdata_reg[6]_1\ => isp_stat_ae_i0_n_118,
      \axi_rdata_reg[6]_2\ => \axi_rdata_reg[6]_1\,
      \axi_rdata_reg[7]\ => \axi_rdata_reg[7]\,
      \axi_rdata_reg[7]_0\ => isp_stat_ae_i0_n_117,
      b_vaild_reg_0(0) => b_vaild10_in,
      b_vaild_reg_1(0) => b_vaild1,
      g_vaild_reg_0(0) => g_vaild11_in,
      g_vaild_reg_1(0) => g_vaild1,
      in_href_reg_reg_0(0) => dm_href_o,
      mem_reg => mem_reg,
      mem_reg_0 => mem_reg_0,
      mem_reg_1 => mem_reg_2,
      mem_reg_10 => mem_reg_11,
      mem_reg_11 => mem_reg_12,
      mem_reg_12 => mem_reg_13,
      mem_reg_13 => mem_reg_14,
      mem_reg_14 => mem_reg_15,
      mem_reg_15 => mem_reg_16,
      mem_reg_16 => mem_reg_17,
      mem_reg_17 => mem_reg_18,
      mem_reg_18 => mem_reg_19,
      mem_reg_19 => mem_reg_20,
      mem_reg_2 => mem_reg_3,
      mem_reg_20 => mem_reg_21,
      mem_reg_21 => mem_reg_22,
      mem_reg_22 => mem_reg_23,
      mem_reg_23 => mem_reg_24,
      mem_reg_24 => mem_reg_25,
      mem_reg_25 => mem_reg_26,
      mem_reg_26 => mem_reg_27,
      mem_reg_27 => mem_reg_28,
      mem_reg_28 => mem_reg_29,
      mem_reg_29 => mem_reg_30,
      mem_reg_3 => mem_reg_4,
      mem_reg_30 => mem_reg_31,
      mem_reg_31 => mem_reg_32,
      mem_reg_32 => mem_reg_33,
      mem_reg_33 => mem_reg_34,
      mem_reg_34 => mem_reg_35,
      mem_reg_35 => mem_reg_36,
      mem_reg_36 => mem_reg_37,
      mem_reg_37 => mem_reg_38,
      mem_reg_38 => mem_reg_39,
      mem_reg_39 => mem_reg_40,
      mem_reg_4 => mem_reg_5,
      mem_reg_40 => mem_reg_41,
      mem_reg_41 => mem_reg_42,
      mem_reg_42 => mem_reg_43,
      mem_reg_43 => mem_reg_44,
      mem_reg_44 => mem_reg_45,
      mem_reg_45 => mem_reg_46,
      mem_reg_46 => mem_reg_47,
      mem_reg_47 => mem_reg_48,
      mem_reg_48 => mem_reg_49,
      mem_reg_49 => mem_reg_50,
      mem_reg_5 => mem_reg_6,
      mem_reg_50 => mem_reg_51,
      mem_reg_51 => mem_reg_52,
      mem_reg_52 => mem_reg_53,
      mem_reg_53 => mem_reg_54,
      mem_reg_54 => mem_reg_55,
      mem_reg_55 => mem_reg_56,
      mem_reg_56 => mem_reg_57,
      mem_reg_57 => mem_reg_58,
      mem_reg_58 => mem_reg_59,
      mem_reg_59 => mem_reg_60,
      mem_reg_6 => mem_reg_7,
      mem_reg_60 => mem_reg_61,
      mem_reg_61 => mem_reg_62,
      mem_reg_62 => mem_reg_63,
      mem_reg_63(12 downto 0) => mem_reg_1_0(12 downto 0),
      mem_reg_7 => mem_reg_8,
      mem_reg_8 => mem_reg_9,
      mem_reg_9 => mem_reg_10,
      out_done => out_done,
      p_14_in => p_14_in,
      pclk => pclk,
      \pix_cnt_reg[15]_0\ => isp_stat_awb_i0_n_31,
      \pix_sum_r_reg[12]_0\ => isp_stat_awb_i0_n_28,
      \pix_sum_r_reg[13]_0\ => isp_stat_awb_i0_n_29,
      \pix_sum_r_reg[14]_0\ => isp_stat_awb_i0_n_30,
      \pix_sum_r_reg[8]_0\ => isp_stat_awb_i0_n_32,
      r_vaild_reg_0(0) => r_vaild1,
      rst_n => rst_n,
      s00_axi_aclk => s00_axi_aclk,
      s_module_reset => s_module_reset,
      s_stat_awb_en => s_stat_awb_en
    );
mux_blc_i0: entity work.design_1_xil_isp_lite_0_0_vid_mux
     port map (
      Q(8 downto 0) => blc_raw_o(8 downto 0),
      blc_href_o => blc_href_o,
      blc_vsync_o => blc_vsync_o,
      \data_reg_reg[0]_0\ => mux_ccm_i0_n_1,
      \data_reg_reg[8]_0\(8 downto 0) => blc_raw(8 downto 0),
      \data_reg_reg[8]_1\(8 downto 0) => dpc_raw_o(8 downto 0),
      in_href => in_href_1,
      in_vsync => in_vsync_0,
      odd_line_reg => bnr_i0_n_3,
      odd_pix => odd_pix,
      odd_pix_reg => bnr_i0_n_2,
      pclk => pclk,
      prev_href => prev_href_4,
      s_blc_en => s_blc_en,
      vsync_reg_reg_0 => mux_blc_i0_n_2
    );
mux_bnr_i0: entity work.design_1_xil_isp_lite_0_0_vid_mux_0
     port map (
      CO(0) => dgain_i0_n_0,
      D(0) => bnr_href_o,
      DI(1) => mux_bnr_i0_n_55,
      DI(0) => mux_bnr_i0_n_56,
      O(2) => dgain_i0_n_2,
      O(1) => dgain_i0_n_3,
      O(0) => dgain_i0_n_4,
      Q(8 downto 0) => bnr_raw_o(8 downto 0),
      S(3) => mux_bnr_i0_n_2,
      S(2) => mux_bnr_i0_n_3,
      S(1) => mux_bnr_i0_n_4,
      S(0) => mux_bnr_i0_n_5,
      bnr_href => bnr_href,
      \data_0_reg[14]\ => dgain_i0_n_5,
      \data_0_reg[16]\(7 downto 0) => Q(7 downto 0),
      \data_0_reg[16]_0\(0) => dgain_i0_n_1,
      \data_reg_reg[0]_0\ => mux_bnr_i0_n_63,
      \data_reg_reg[2]_0\(3) => mux_bnr_i0_n_15,
      \data_reg_reg[2]_0\(2) => mux_bnr_i0_n_16,
      \data_reg_reg[2]_0\(1) => mux_bnr_i0_n_17,
      \data_reg_reg[2]_0\(0) => mux_bnr_i0_n_18,
      \data_reg_reg[2]_1\ => mux_bnr_i0_n_59,
      \data_reg_reg[3]_0\ => mux_bnr_i0_n_60,
      \data_reg_reg[4]_0\ => mux_bnr_i0_n_61,
      \data_reg_reg[5]_0\ => mux_bnr_i0_n_49,
      \data_reg_reg[6]_0\(2) => mux_bnr_i0_n_50,
      \data_reg_reg[6]_0\(1) => mux_bnr_i0_n_51,
      \data_reg_reg[6]_0\(0) => mux_bnr_i0_n_52,
      \data_reg_reg[7]_0\(0) => mux_bnr_i0_n_62,
      \data_reg_reg[8]_0\(0) => mux_bnr_i0_n_54,
      \data_reg_reg[8]_1\(8 downto 0) => raw_now(8 downto 0),
      \data_reg_reg[8]_2\(8 downto 0) => blc_raw_o(8 downto 0),
      in_href => in_href_3,
      in_vsync => in_vsync_2,
      pclk => pclk,
      s_bnr_en => s_bnr_en,
      \s_dgain_gain_reg[1]\(3) => mux_bnr_i0_n_19,
      \s_dgain_gain_reg[1]\(2) => mux_bnr_i0_n_20,
      \s_dgain_gain_reg[1]\(1) => mux_bnr_i0_n_21,
      \s_dgain_gain_reg[1]\(0) => mux_bnr_i0_n_22,
      \s_dgain_gain_reg[1]_0\(1) => mux_bnr_i0_n_27,
      \s_dgain_gain_reg[1]_0\(0) => mux_bnr_i0_n_28,
      \s_dgain_gain_reg[2]\(3) => mux_bnr_i0_n_23,
      \s_dgain_gain_reg[2]\(2) => mux_bnr_i0_n_24,
      \s_dgain_gain_reg[2]\(1) => mux_bnr_i0_n_25,
      \s_dgain_gain_reg[2]\(0) => mux_bnr_i0_n_26,
      \s_dgain_gain_reg[2]_0\(2) => mux_bnr_i0_n_29,
      \s_dgain_gain_reg[2]_0\(1) => mux_bnr_i0_n_30,
      \s_dgain_gain_reg[2]_0\(0) => mux_bnr_i0_n_31,
      \s_dgain_gain_reg[4]\(3) => mux_bnr_i0_n_32,
      \s_dgain_gain_reg[4]\(2) => mux_bnr_i0_n_33,
      \s_dgain_gain_reg[4]\(1) => mux_bnr_i0_n_34,
      \s_dgain_gain_reg[4]\(0) => mux_bnr_i0_n_35,
      \s_dgain_gain_reg[4]_0\(1) => mux_bnr_i0_n_40,
      \s_dgain_gain_reg[4]_0\(0) => mux_bnr_i0_n_41,
      \s_dgain_gain_reg[4]_1\(1) => mux_bnr_i0_n_57,
      \s_dgain_gain_reg[4]_1\(0) => mux_bnr_i0_n_58,
      \s_dgain_gain_reg[5]\(3) => mux_bnr_i0_n_36,
      \s_dgain_gain_reg[5]\(2) => mux_bnr_i0_n_37,
      \s_dgain_gain_reg[5]\(1) => mux_bnr_i0_n_38,
      \s_dgain_gain_reg[5]\(0) => mux_bnr_i0_n_39,
      \s_dgain_gain_reg[5]_0\(2) => mux_bnr_i0_n_42,
      \s_dgain_gain_reg[5]_0\(1) => mux_bnr_i0_n_43,
      \s_dgain_gain_reg[5]_0\(0) => mux_bnr_i0_n_44,
      \s_dgain_gain_reg[6]\(2) => mux_bnr_i0_n_45,
      \s_dgain_gain_reg[6]\(1) => mux_bnr_i0_n_46,
      \s_dgain_gain_reg[6]\(0) => mux_bnr_i0_n_47,
      \s_dgain_gain_reg[7]\ => mux_bnr_i0_n_48,
      \s_dgain_gain_reg[7]_0\ => mux_bnr_i0_n_53,
      vsync_reg_reg_0(0) => bnr_vsync_o,
      vsync_reg_reg_1 => mux_ccm_i0_n_1
    );
mux_ccm_i0: entity work.\design_1_xil_isp_lite_0_0_vid_mux__parameterized0\
     port map (
      D(26 downto 0) => in_data(26 downto 0),
      Q(26 downto 18) => ccm_r_o(8 downto 0),
      Q(17 downto 9) => ccm_g_o(8 downto 0),
      Q(8) => mux_ccm_i0_n_21,
      Q(7) => mux_ccm_i0_n_22,
      Q(6) => mux_ccm_i0_n_23,
      Q(5) => mux_ccm_i0_n_24,
      Q(4) => mux_ccm_i0_n_25,
      Q(3) => mux_ccm_i0_n_26,
      Q(2) => mux_ccm_i0_n_27,
      Q(1) => mux_ccm_i0_n_28,
      Q(0) => mux_ccm_i0_n_29,
      in_href => ccm_href_o,
      in_href_0 => in_href_6,
      in_vsync => ccm_vsync_o,
      in_vsync_1 => in_vsync_5,
      pclk => pclk,
      rst_n => rst_n,
      s_module_reset => s_module_reset,
      s_module_reset_reg => mux_ccm_i0_n_1
    );
mux_csc_i0: entity work.\design_1_xil_isp_lite_0_0_vid_mux__parameterized0_1\
     port map (
      D(0) => mux_csc_i0_n_2,
      Q(23 downto 16) => csc_y_o(8 downto 1),
      Q(15 downto 8) => csc_u_o(8 downto 1),
      Q(7) => mux_csc_i0_n_19,
      Q(6) => mux_csc_i0_n_20,
      Q(5) => mux_csc_i0_n_21,
      Q(4) => mux_csc_i0_n_22,
      Q(3) => mux_csc_i0_n_23,
      Q(2) => mux_csc_i0_n_24,
      Q(1) => mux_csc_i0_n_25,
      Q(0) => mux_csc_i0_n_26,
      \data_reg_reg[26]_0\(24 downto 8) => in_data_9(26 downto 10),
      \data_reg_reg[26]_0\(7 downto 0) => in_data_9(8 downto 1),
      href_reg_reg_0 => mux_ccm_i0_n_1,
      in_href => csc_href_o,
      in_href_0 => in_href_8,
      in_vsync => csc_vsync_o,
      in_vsync_1 => in_vsync_7,
      pclk => pclk,
      s_gamma_en => s_gamma_en
    );
mux_demosaic_i0: entity work.\design_1_xil_isp_lite_0_0_vid_mux__parameterized0_2\
     port map (
      CO(0) => r_vaild12_in,
      D(0) => dm_href_o,
      Q(26 downto 18) => dm_r_o(8 downto 0),
      Q(17 downto 9) => dm_g_o(8 downto 0),
      Q(8) => mux_demosaic_i0_n_20,
      Q(7) => mux_demosaic_i0_n_21,
      Q(6) => mux_demosaic_i0_n_22,
      Q(5) => mux_demosaic_i0_n_23,
      Q(4) => mux_demosaic_i0_n_24,
      Q(3) => mux_demosaic_i0_n_25,
      Q(2) => mux_demosaic_i0_n_26,
      Q(1) => mux_demosaic_i0_n_27,
      Q(0) => mux_demosaic_i0_n_28,
      \data_reg_reg[17]_0\(0) => g_vaild11_in,
      \data_reg_reg[26]_0\(26 downto 0) => in_data_12(26 downto 0),
      \data_reg_reg[8]_0\(0) => b_vaild10_in,
      href_reg_reg_0 => mux_ccm_i0_n_1,
      in_href => in_href_11,
      in_vsync => in_vsync_10,
      pclk => pclk,
      r_vaild_reg_i_2_0(8 downto 0) => r_vaild_reg_i_2(8 downto 0),
      r_vaild_reg_i_3_0(8 downto 0) => r_vaild_reg_i_3(8 downto 0),
      \s_stat_awb_max_reg[8]\(0) => r_vaild1,
      \s_stat_awb_max_reg[8]_0\(0) => g_vaild1,
      \s_stat_awb_max_reg[8]_1\(0) => b_vaild1,
      vsync_reg_reg_0(0) => dm_vsync_o
    );
mux_dgain_i0: entity work.design_1_xil_isp_lite_0_0_vid_mux_3
     port map (
      CO(0) => mux_dgain_i0_n_45,
      D(8 downto 0) => tmp_sum_reg(8 downto 0),
      DI(0) => mux_dgain_i0_n_24,
      E(0) => \hist_ram_raw/cur_ram02_out\,
      O(3) => mux_dgain_i0_n_25,
      O(2) => mux_dgain_i0_n_26,
      O(1) => mux_dgain_i0_n_27,
      O(0) => mux_dgain_i0_n_28,
      Q(8 downto 0) => dgain_raw_o(8 downto 0),
      S(2) => isp_stat_ae_i0_n_32,
      S(1) => isp_stat_ae_i0_n_33,
      S(0) => isp_stat_ae_i0_n_34,
      \data_reg_reg[0]_0\ => mux_ccm_i0_n_1,
      \data_reg_reg[0]_1\(0) => dgain_href,
      \data_reg_reg[8]_0\(8 downto 0) => data_2(8 downto 0),
      \data_reg_reg[8]_1\(8 downto 0) => bnr_raw_o(8 downto 0),
      dgain_href_o => dgain_href_o,
      dgain_vsync_o => dgain_vsync_o,
      href_reg_reg_0(0) => mux_dgain_i0_n_4,
      href_reg_reg_1(3) => mux_dgain_i0_n_29,
      href_reg_reg_1(2) => mux_dgain_i0_n_30,
      href_reg_reg_1(1) => mux_dgain_i0_n_31,
      href_reg_reg_1(0) => mux_dgain_i0_n_32,
      href_reg_reg_2(3) => mux_dgain_i0_n_33,
      href_reg_reg_2(2) => mux_dgain_i0_n_34,
      href_reg_reg_2(1) => mux_dgain_i0_n_35,
      href_reg_reg_2(0) => mux_dgain_i0_n_36,
      href_reg_reg_3 => mux_dgain_i0_n_53,
      in_href => in_href_15,
      in_vsync => in_vsync_14,
      mem_reg_1 => \^cur_ram\,
      mem_reg_1_0(10 downto 9) => mem_reg_1_0(12 downto 11),
      mem_reg_1_0(8 downto 0) => mem_reg_1_0(8 downto 0),
      odd_line_reg_rep => demosaic_i0_n_1,
      odd_pix => odd_pix_26,
      odd_pix_reg_rep => demosaic_i0_n_2,
      p_14_in => p_14_in,
      pclk => pclk,
      \pix_idx_reg[3]\(0) => isp_stat_ae_i0_n_99,
      \pix_idx_reg__0\(10 downto 0) => \pix_idx_reg__0\(11 downto 1),
      prev_flip_trigger_reg(3) => mux_dgain_i0_n_37,
      prev_flip_trigger_reg(2) => mux_dgain_i0_n_38,
      prev_flip_trigger_reg(1) => mux_dgain_i0_n_39,
      prev_flip_trigger_reg(0) => mux_dgain_i0_n_40,
      prev_flip_trigger_reg_0(3) => mux_dgain_i0_n_41,
      prev_flip_trigger_reg_0(2) => mux_dgain_i0_n_42,
      prev_flip_trigger_reg_0(1) => mux_dgain_i0_n_43,
      prev_flip_trigger_reg_0(0) => mux_dgain_i0_n_44,
      prev_flip_trigger_reg_1(3) => mux_dgain_i0_n_46,
      prev_flip_trigger_reg_1(2) => mux_dgain_i0_n_47,
      prev_flip_trigger_reg_1(1) => mux_dgain_i0_n_48,
      prev_flip_trigger_reg_1(0) => mux_dgain_i0_n_49,
      prev_href => prev_href_25,
      prev_href_0 => prev_href_13,
      prev_vsync => prev_vsync,
      rdaddr(8 downto 0) => \hist_ram_raw/ram1_rdaddr\(8 downto 0),
      rden => \hist_ram_raw/ram1_rden\,
      s_dgain_en => s_dgain_en,
      vsync_reg_reg_0 => mux_dgain_i0_n_14,
      vsync_reg_reg_1 => mux_dgain_i0_n_50,
      vsync_reg_reg_2 => mux_dgain_i0_n_51
    );
mux_dpc_i0: entity work.design_1_xil_isp_lite_0_0_vid_mux_4
     port map (
      CO(0) => blc_sub2,
      D(7 downto 0) => blc_sub_return(7 downto 0),
      O(0) => blc_sub1(8),
      Q(8 downto 0) => dpc_raw_o(8 downto 0),
      \data_reg_reg[7]_0\(0) => mux_dpc_i0_n_26,
      \data_reg_reg[7]_1\(0) => mux_dpc_i0_n_27,
      \data_reg_reg[7]_2\(0) => mux_dpc_i0_n_28,
      \data_reg_reg[8]_0\(0) => mux_dpc_i0_n_23,
      \data_reg_reg[8]_1\(0) => mux_dpc_i0_n_24,
      \data_reg_reg[8]_2\(0) => mux_dpc_i0_n_25,
      \data_reg_reg[8]_3\ => mux_ccm_i0_n_1,
      \data_reg_reg[8]_4\(8 downto 0) => t6_center(8 downto 0),
      \data_reg_reg[8]_5\(7 downto 0) => in_raw_o(8 downto 1),
      dpc_href => dpc_href,
      dpc_href_o => dpc_href_o,
      dpc_vsync_o => dpc_vsync_o,
      href_reg_reg_0 => mux_dpc_i0_n_11,
      in_href => in_href_17,
      in_vsync => in_vsync_16,
      odd_pix => odd_pix_27,
      p_0_in(1 downto 0) => p_0_in(1 downto 0),
      pclk => pclk,
      prev_href => prev_href,
      \raw_now_reg[8]_i_11_0\(8 downto 0) => \raw_now_reg[8]_i_11\(8 downto 0),
      \raw_now_reg[8]_i_5_0\(8 downto 0) => \raw_now_reg[8]_i_5\(8 downto 0),
      \raw_now_reg[8]_i_7_0\(8 downto 0) => \raw_now_reg[8]_i_7\(8 downto 0),
      \raw_now_reg[8]_i_9_0\(8 downto 0) => \raw_now_reg[8]_i_9\(8 downto 0),
      s_dpc_en => s_dpc_en
    );
mux_ee_i0: entity work.\design_1_xil_isp_lite_0_0_vid_mux__parameterized0_5\
     port map (
      D(23 downto 16) => in_data_21(26 downto 19),
      D(15 downto 8) => in_data_21(17 downto 10),
      D(7 downto 0) => in_data_21(8 downto 1),
      \data_reg_reg[1]_0\ => mux_gamma_i0_n_1,
      in_href => in_href_20,
      in_vsync => in_vsync_19,
      out_href => out_href,
      out_vsync => out_vsync,
      out_yuv(23 downto 0) => out_yuv(23 downto 0),
      pclk => pclk
    );
mux_gamma_i0: entity work.\design_1_xil_isp_lite_0_0_vid_mux__parameterized0_6\
     port map (
      D(24 downto 17) => in_data_24(26 downto 19),
      D(16) => mux_csc_i0_n_2,
      D(15 downto 8) => in_data_24(17 downto 10),
      D(7 downto 0) => in_data_24(8 downto 1),
      Q(24 downto 16) => gamma_y_o(8 downto 0),
      Q(15 downto 8) => gamma_u_o(8 downto 1),
      Q(7) => mux_gamma_i0_n_20,
      Q(6) => mux_gamma_i0_n_21,
      Q(5) => mux_gamma_i0_n_22,
      Q(4) => mux_gamma_i0_n_23,
      Q(3) => mux_gamma_i0_n_24,
      Q(2) => mux_gamma_i0_n_25,
      Q(1) => mux_gamma_i0_n_26,
      Q(0) => mux_gamma_i0_n_27,
      in_href => in_href_23,
      in_vsync => in_vsync_22,
      out_href => gamma_href_o,
      out_vsync => gamma_vsync_o,
      pclk => pclk,
      rst_n => rst_n,
      s_module_reset => s_module_reset,
      s_module_reset_reg => mux_gamma_i0_n_1
    );
mux_in: entity work.design_1_xil_isp_lite_0_0_vid_mux_7
     port map (
      Q(7 downto 0) => in_raw_o(8 downto 1),
      \data_reg_reg[1]_0\ => mux_ccm_i0_n_1,
      href_reg_reg_0 => mux_in_n_2,
      href_reg_reg_1 => mux_in_n_3,
      in_href => in_href,
      in_href_o => in_href_o,
      in_raw(7 downto 0) => in_raw(7 downto 0),
      in_vsync => in_vsync,
      in_vsync_o => in_vsync_o,
      odd_line_reg => dpc_i0_n_3,
      odd_pix_reg => dpc_i0_n_2,
      pclk => pclk,
      prev_href => prev_href_18
    );
mux_wb_i0: entity work.\design_1_xil_isp_lite_0_0_vid_mux__parameterized0_8\
     port map (
      D(26 downto 0) => in_data_30(26 downto 0),
      Q(26 downto 18) => wb_r_o(8 downto 0),
      Q(17 downto 9) => wb_g_o(8 downto 0),
      Q(8) => mux_wb_i0_n_20,
      Q(7) => mux_wb_i0_n_21,
      Q(6) => mux_wb_i0_n_22,
      Q(5) => mux_wb_i0_n_23,
      Q(4) => mux_wb_i0_n_24,
      Q(3) => mux_wb_i0_n_25,
      Q(2) => mux_wb_i0_n_26,
      Q(1) => mux_wb_i0_n_27,
      Q(0) => mux_wb_i0_n_28,
      href_reg_reg_0 => mux_ccm_i0_n_1,
      in_href => in_href_29,
      in_vsync => in_vsync_28,
      out_href => wb_href_o,
      out_vsync => wb_vsync_o,
      pclk => pclk
    );
wb_i0: entity work.design_1_xil_isp_lite_0_0_isp_wb
     port map (
      D(26 downto 0) => in_data_30(26 downto 0),
      Q(26 downto 18) => dm_r_o(8 downto 0),
      Q(17 downto 9) => dm_g_o(8 downto 0),
      Q(8) => mux_demosaic_i0_n_20,
      Q(7) => mux_demosaic_i0_n_21,
      Q(6) => mux_demosaic_i0_n_22,
      Q(5) => mux_demosaic_i0_n_23,
      Q(4) => mux_demosaic_i0_n_24,
      Q(3) => mux_demosaic_i0_n_25,
      Q(2) => mux_demosaic_i0_n_26,
      Q(1) => mux_demosaic_i0_n_27,
      Q(0) => mux_demosaic_i0_n_28,
      \data_b_1_reg[16]_0\(7 downto 0) => \data_b_1_reg[16]\(7 downto 0),
      \data_g_1_reg[16]_0\(7 downto 0) => \data_g_1_reg[16]\(7 downto 0),
      \data_r_1_reg[16]_0\(7 downto 0) => \data_r_1_reg[16]\(7 downto 0),
      in_href => dm_href_o,
      in_href_0 => in_href_29,
      in_vsync => dm_vsync_o,
      in_vsync_1 => in_vsync_28,
      pclk => pclk,
      rst_n => rst_n,
      s_module_reset => s_module_reset,
      s_wb_en => s_wb_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_xil_isp_lite_v1_0_S00_AXI is
  port (
    out_href : out STD_LOGIC;
    out_vsync : out STD_LOGIC;
    out_yuv : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    irq : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    pclk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    in_href : in STD_LOGIC;
    in_vsync : in STD_LOGIC;
    in_raw : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_xil_isp_lite_v1_0_S00_AXI : entity is "xil_isp_lite_v1_0_S00_AXI";
end design_1_xil_isp_lite_0_0_xil_isp_lite_v1_0_S00_AXI;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_xil_isp_lite_v1_0_S00_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr_area_bits : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_arready0 : STD_LOGIC;
  signal axi_awaddr_area_bits : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \axi_rdata[0]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal blc_b : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \blc_b[8]_i_1_n_0\ : STD_LOGIC;
  signal blc_gb : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \blc_gb[8]_i_1_n_0\ : STD_LOGIC;
  signal blc_gr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \blc_gr[8]_i_1_n_0\ : STD_LOGIC;
  signal blc_r : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal blc_r_11 : STD_LOGIC;
  signal ccm_bb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ccm_bb[7]_i_2_n_0\ : STD_LOGIC;
  signal ccm_bb_7 : STD_LOGIC;
  signal ccm_bg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ccm_bg_4 : STD_LOGIC;
  signal ccm_br : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ccm_br_2 : STD_LOGIC;
  signal ccm_gb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ccm_gb_3 : STD_LOGIC;
  signal ccm_gg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ccm_gg[7]_i_2_n_0\ : STD_LOGIC;
  signal \ccm_gg[7]_i_3_n_0\ : STD_LOGIC;
  signal ccm_gg_8 : STD_LOGIC;
  signal ccm_gr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ccm_gr[7]_i_2_n_0\ : STD_LOGIC;
  signal ccm_gr_5 : STD_LOGIC;
  signal ccm_rb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ccm_rb[7]_i_1_n_0\ : STD_LOGIC;
  signal ccm_rg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ccm_rg[7]_i_1_n_0\ : STD_LOGIC;
  signal ccm_rr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ccm_rr[7]_i_1_n_0\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal dgain_gain : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dgain_gain_15 : STD_LOGIC;
  signal dgain_offset : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal dgain_offset_14 : STD_LOGIC;
  signal dpc_en : STD_LOGIC;
  signal dpc_en_i_2_n_0 : STD_LOGIC;
  signal dpc_threshold : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal dpc_threshold_13 : STD_LOGIC;
  signal frame_start : STD_LOGIC;
  signal int_ae_done_i_1_n_0 : STD_LOGIC;
  signal int_awb_done_i_1_n_0 : STD_LOGIC;
  signal int_frame_done : STD_LOGIC;
  signal int_frame_done_i_1_n_0 : STD_LOGIC;
  signal int_frame_done_i_3_n_0 : STD_LOGIC;
  signal int_mask_ae_done_i_1_n_0 : STD_LOGIC;
  signal int_mask_awb_done_i_1_n_0 : STD_LOGIC;
  signal int_mask_frame_done : STD_LOGIC;
  signal int_mask_frame_done_i_1_n_0 : STD_LOGIC;
  signal \isp_stat_ae_i0/hist_ram_raw/cur_ram\ : STD_LOGIC;
  signal \isp_stat_ae_i0/hist_ram_raw/ram0_q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \isp_stat_ae_i0/hist_ram_raw/ram1_q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal isp_top_i0_n_10 : STD_LOGIC;
  signal isp_top_i0_n_11 : STD_LOGIC;
  signal isp_top_i0_n_12 : STD_LOGIC;
  signal isp_top_i0_n_125 : STD_LOGIC;
  signal isp_top_i0_n_126 : STD_LOGIC;
  signal isp_top_i0_n_127 : STD_LOGIC;
  signal isp_top_i0_n_128 : STD_LOGIC;
  signal isp_top_i0_n_129 : STD_LOGIC;
  signal isp_top_i0_n_13 : STD_LOGIC;
  signal isp_top_i0_n_130 : STD_LOGIC;
  signal isp_top_i0_n_131 : STD_LOGIC;
  signal isp_top_i0_n_132 : STD_LOGIC;
  signal isp_top_i0_n_133 : STD_LOGIC;
  signal isp_top_i0_n_134 : STD_LOGIC;
  signal isp_top_i0_n_135 : STD_LOGIC;
  signal isp_top_i0_n_136 : STD_LOGIC;
  signal isp_top_i0_n_137 : STD_LOGIC;
  signal isp_top_i0_n_138 : STD_LOGIC;
  signal isp_top_i0_n_139 : STD_LOGIC;
  signal isp_top_i0_n_14 : STD_LOGIC;
  signal isp_top_i0_n_140 : STD_LOGIC;
  signal isp_top_i0_n_141 : STD_LOGIC;
  signal isp_top_i0_n_142 : STD_LOGIC;
  signal isp_top_i0_n_143 : STD_LOGIC;
  signal isp_top_i0_n_144 : STD_LOGIC;
  signal isp_top_i0_n_145 : STD_LOGIC;
  signal isp_top_i0_n_146 : STD_LOGIC;
  signal isp_top_i0_n_147 : STD_LOGIC;
  signal isp_top_i0_n_148 : STD_LOGIC;
  signal isp_top_i0_n_149 : STD_LOGIC;
  signal isp_top_i0_n_15 : STD_LOGIC;
  signal isp_top_i0_n_150 : STD_LOGIC;
  signal isp_top_i0_n_151 : STD_LOGIC;
  signal isp_top_i0_n_152 : STD_LOGIC;
  signal isp_top_i0_n_153 : STD_LOGIC;
  signal isp_top_i0_n_154 : STD_LOGIC;
  signal isp_top_i0_n_155 : STD_LOGIC;
  signal isp_top_i0_n_156 : STD_LOGIC;
  signal isp_top_i0_n_157 : STD_LOGIC;
  signal isp_top_i0_n_158 : STD_LOGIC;
  signal isp_top_i0_n_159 : STD_LOGIC;
  signal isp_top_i0_n_16 : STD_LOGIC;
  signal isp_top_i0_n_160 : STD_LOGIC;
  signal isp_top_i0_n_161 : STD_LOGIC;
  signal isp_top_i0_n_162 : STD_LOGIC;
  signal isp_top_i0_n_163 : STD_LOGIC;
  signal isp_top_i0_n_164 : STD_LOGIC;
  signal isp_top_i0_n_165 : STD_LOGIC;
  signal isp_top_i0_n_166 : STD_LOGIC;
  signal isp_top_i0_n_167 : STD_LOGIC;
  signal isp_top_i0_n_168 : STD_LOGIC;
  signal isp_top_i0_n_169 : STD_LOGIC;
  signal isp_top_i0_n_17 : STD_LOGIC;
  signal isp_top_i0_n_170 : STD_LOGIC;
  signal isp_top_i0_n_171 : STD_LOGIC;
  signal isp_top_i0_n_172 : STD_LOGIC;
  signal isp_top_i0_n_173 : STD_LOGIC;
  signal isp_top_i0_n_174 : STD_LOGIC;
  signal isp_top_i0_n_175 : STD_LOGIC;
  signal isp_top_i0_n_176 : STD_LOGIC;
  signal isp_top_i0_n_177 : STD_LOGIC;
  signal isp_top_i0_n_178 : STD_LOGIC;
  signal isp_top_i0_n_179 : STD_LOGIC;
  signal isp_top_i0_n_18 : STD_LOGIC;
  signal isp_top_i0_n_180 : STD_LOGIC;
  signal isp_top_i0_n_181 : STD_LOGIC;
  signal isp_top_i0_n_182 : STD_LOGIC;
  signal isp_top_i0_n_183 : STD_LOGIC;
  signal isp_top_i0_n_184 : STD_LOGIC;
  signal isp_top_i0_n_185 : STD_LOGIC;
  signal isp_top_i0_n_186 : STD_LOGIC;
  signal isp_top_i0_n_187 : STD_LOGIC;
  signal isp_top_i0_n_188 : STD_LOGIC;
  signal isp_top_i0_n_19 : STD_LOGIC;
  signal isp_top_i0_n_2 : STD_LOGIC;
  signal isp_top_i0_n_20 : STD_LOGIC;
  signal isp_top_i0_n_21 : STD_LOGIC;
  signal isp_top_i0_n_22 : STD_LOGIC;
  signal isp_top_i0_n_23 : STD_LOGIC;
  signal isp_top_i0_n_24 : STD_LOGIC;
  signal isp_top_i0_n_25 : STD_LOGIC;
  signal isp_top_i0_n_26 : STD_LOGIC;
  signal isp_top_i0_n_27 : STD_LOGIC;
  signal isp_top_i0_n_28 : STD_LOGIC;
  signal isp_top_i0_n_29 : STD_LOGIC;
  signal isp_top_i0_n_3 : STD_LOGIC;
  signal isp_top_i0_n_30 : STD_LOGIC;
  signal isp_top_i0_n_31 : STD_LOGIC;
  signal isp_top_i0_n_32 : STD_LOGIC;
  signal isp_top_i0_n_33 : STD_LOGIC;
  signal isp_top_i0_n_4 : STD_LOGIC;
  signal isp_top_i0_n_5 : STD_LOGIC;
  signal isp_top_i0_n_6 : STD_LOGIC;
  signal isp_top_i0_n_7 : STD_LOGIC;
  signal isp_top_i0_n_8 : STD_LOGIC;
  signal isp_top_i0_n_9 : STD_LOGIC;
  signal module_reset : STD_LOGIC;
  signal module_reset_i_1_n_0 : STD_LOGIC;
  signal module_reset_i_2_n_0 : STD_LOGIC;
  signal nr_level : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nr_level_9 : STD_LOGIC;
  signal \^out_vsync\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal prev_vsync : STD_LOGIC;
  signal prev_vsync_r : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \s00_axi_rdata[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[25]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[26]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[27]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[29]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[30]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[31]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \s00_axi_rdata[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal s_blc_b : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal s_blc_en : STD_LOGIC;
  signal s_blc_gb : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal s_blc_gr : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal s_blc_r : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal s_bnr_en : STD_LOGIC;
  signal s_ccm_bb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ccm_bg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ccm_br : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ccm_en : STD_LOGIC;
  signal s_ccm_gb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ccm_gg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ccm_gr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ccm_rg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ccm_rr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_csc_en : STD_LOGIC;
  signal s_demosic_en : STD_LOGIC;
  signal s_dgain_en : STD_LOGIC;
  signal s_dgain_gain : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_dgain_offset : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal s_dpc_en : STD_LOGIC;
  signal s_dpc_threshold : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal s_ee_en : STD_LOGIC;
  signal s_gamma_en : STD_LOGIC;
  signal s_module_reset : STD_LOGIC;
  signal s_nr_level : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_stat_ae_en : STD_LOGIC;
  signal s_stat_ae_rect_h : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal s_stat_ae_rect_w : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal s_stat_ae_rect_x : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal s_stat_ae_rect_y : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal s_stat_awb_en : STD_LOGIC;
  signal s_stat_awb_max : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal s_stat_awb_min : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal s_wb_bgain : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_wb_en : STD_LOGIC;
  signal s_wb_ggain : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_wb_rgain : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal stat_ae_done : STD_LOGIC;
  signal stat_ae_hist_addr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal stat_ae_rect_h : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \stat_ae_rect_h[10]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_h[11]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_h[11]_i_2_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_h[15]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_h[15]_i_2_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_h[15]_i_3_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_h[15]_i_4_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_h[7]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_h[8]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_h[9]_i_1_n_0\ : STD_LOGIC;
  signal stat_ae_rect_w : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \stat_ae_rect_w[0]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[10]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[11]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[11]_i_2_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[11]_i_3_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[11]_i_4_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[12]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[13]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[14]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[15]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[15]_i_2_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[15]_i_3_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[1]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[2]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[3]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[4]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[5]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[6]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[6]_i_2_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[7]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[8]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_w[9]_i_1_n_0\ : STD_LOGIC;
  signal stat_ae_rect_x : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \stat_ae_rect_x[0]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_x[10]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_x[11]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_x[12]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_x[13]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_x[14]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_x[15]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_x[15]_i_2_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_x[15]_i_3_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_x[1]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_x[2]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_x[3]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_x[4]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_x[5]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_x[6]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_x[7]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_x[8]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_x[9]_i_1_n_0\ : STD_LOGIC;
  signal stat_ae_rect_y : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \stat_ae_rect_y[0]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[10]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[11]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[12]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[13]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[14]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[15]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[15]_i_2_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[15]_i_3_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[15]_i_4_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[1]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[2]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[3]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[4]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[5]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[6]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[7]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[8]_i_1_n_0\ : STD_LOGIC;
  signal \stat_ae_rect_y[9]_i_1_n_0\ : STD_LOGIC;
  signal stat_awb_done : STD_LOGIC;
  signal stat_awb_max : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal stat_awb_max_1 : STD_LOGIC;
  signal stat_awb_min : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \stat_awb_min[8]_i_2_n_0\ : STD_LOGIC;
  signal stat_awb_min_6 : STD_LOGIC;
  signal \tmp_cnt[0]_i_65_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_66_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_67_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_68_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_74_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_75_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_76_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_78_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_79_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_80_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_81_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_83_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_84_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_85_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_86_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_87_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_88_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_89_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_90_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_91_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_92_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_93_n_0\ : STD_LOGIC;
  signal \tmp_cnt[0]_i_94_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_37_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_37_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_37_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_37_n_4\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_37_n_5\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_37_n_6\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_37_n_7\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_43_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_43_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_43_n_5\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_43_n_6\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_43_n_7\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_64_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_64_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_64_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_64_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_64_n_4\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_64_n_5\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_64_n_6\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_64_n_7\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_73_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_73_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_73_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_73_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_73_n_4\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_73_n_5\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_73_n_6\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_73_n_7\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_77_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_77_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_77_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_77_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_77_n_4\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_77_n_5\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_77_n_6\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_77_n_7\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_82_n_0\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_82_n_1\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_82_n_2\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_82_n_3\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_82_n_4\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_82_n_5\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_82_n_6\ : STD_LOGIC;
  signal \tmp_cnt_reg[0]_i_82_n_7\ : STD_LOGIC;
  signal wb_bgain : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wb_bgain[7]_i_1_n_0\ : STD_LOGIC;
  signal wb_ggain : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wb_ggain_10 : STD_LOGIC;
  signal wb_rgain : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wb_rgain_12 : STD_LOGIC;
  signal \NLW_tmp_cnt_reg[0]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_cnt_reg[0]_i_43_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_cnt_reg[0]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_rdata[14]_i_5\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \axi_rdata[14]_i_6\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \axi_rdata[14]_i_7\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \axi_rdata[15]_i_4\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \axi_rdata[2]_i_13\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \axi_rdata[2]_i_14\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \axi_rdata[31]_i_3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \axi_rdata[31]_i_5\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \axi_rdata[7]_i_6\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \axi_rdata[8]_i_10\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \axi_rdata[8]_i_11\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \axi_rdata[8]_i_12\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \axi_rdata[8]_i_7\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \axi_rdata[9]_i_6\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \ccm_gg[7]_i_2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \ccm_gg[7]_i_3\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \ccm_gr[7]_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of dpc_en_i_2 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of int_ae_done_i_1 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of int_awb_done_i_1 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of int_frame_done_i_3 : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of int_mask_ae_done_i_1 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of int_mask_awb_done_i_1 : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of int_mask_frame_done_i_1 : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of module_reset_i_1 : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \stat_ae_rect_h[10]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \stat_ae_rect_h[11]_i_2\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \stat_ae_rect_h[15]_i_3\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \stat_ae_rect_h[15]_i_4\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \stat_ae_rect_h[7]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \stat_ae_rect_h[8]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \stat_ae_rect_h[9]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \stat_ae_rect_w[0]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \stat_ae_rect_w[10]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \stat_ae_rect_w[11]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \stat_ae_rect_w[11]_i_3\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \stat_ae_rect_w[15]_i_3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \stat_ae_rect_w[1]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \stat_ae_rect_w[2]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \stat_ae_rect_w[4]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \stat_ae_rect_w[5]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \stat_ae_rect_w[6]_i_2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \stat_ae_rect_w[7]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \stat_ae_rect_w[8]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \stat_ae_rect_w[9]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \stat_ae_rect_x[2]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \stat_ae_rect_x[3]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \stat_ae_rect_y[15]_i_3\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \stat_ae_rect_y[15]_i_4\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \stat_awb_min[8]_i_2\ : label is "soft_lutpair310";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_37\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_43\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_64\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_73\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_77\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_cnt_reg[0]_i_82\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  out_vsync <= \^out_vsync\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88880FFF8888"
    )
        port map (
      I0 => \^s00_axi_bvalid\,
      I1 => s00_axi_bready,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      I4 => aw_en_reg_n_0,
      I5 => \^s_axi_awready\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => p_0_in
    );
\axi_araddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(8),
      Q => stat_ae_hist_addr(8),
      R => p_0_in
    );
\axi_araddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(9),
      Q => stat_ae_hist_addr(9),
      R => p_0_in
    );
\axi_araddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(10),
      Q => stat_ae_hist_addr(10),
      R => p_0_in
    );
\axi_araddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(11),
      Q => axi_araddr_area_bits(0),
      R => p_0_in
    );
\axi_araddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(12),
      Q => axi_araddr_area_bits(1),
      R => p_0_in
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => stat_ae_hist_addr(0),
      R => p_0_in
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => stat_ae_hist_addr(1),
      R => p_0_in
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(2),
      Q => stat_ae_hist_addr(2),
      R => p_0_in
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(3),
      Q => stat_ae_hist_addr(3),
      R => p_0_in
    );
\axi_araddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(4),
      Q => stat_ae_hist_addr(4),
      R => p_0_in
    );
\axi_araddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(5),
      Q => stat_ae_hist_addr(5),
      R => p_0_in
    );
\axi_araddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(6),
      Q => stat_ae_hist_addr(6),
      R => p_0_in
    );
\axi_araddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(7),
      Q => stat_ae_hist_addr(7),
      R => p_0_in
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => p_0_in
    );
\axi_awaddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(7),
      Q => axi_awaddr_area_bits(0),
      R => p_0_in
    );
\axi_awaddr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(8),
      Q => axi_awaddr_area_bits(1),
      R => p_0_in
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => p_0_in_0(0),
      R => p_0_in
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => p_0_in_0(1),
      R => p_0_in
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(2),
      Q => p_0_in_0(2),
      R => p_0_in
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(3),
      Q => p_0_in_0(3),
      R => p_0_in
    );
\axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(4),
      Q => p_0_in_0(4),
      R => p_0_in
    );
\axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(5),
      Q => p_0_in_0(5),
      R => p_0_in
    );
\axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(6),
      Q => p_0_in_0(6),
      R => p_0_in
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => p_0_in
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => aw_en_reg_n_0,
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => p_0_in
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444444444444444"
    )
        port map (
      I0 => s00_axi_bready,
      I1 => \^s00_axi_bvalid\,
      I2 => \^s_axi_wready\,
      I3 => \^s_axi_awready\,
      I4 => s00_axi_awvalid,
      I5 => s00_axi_wvalid,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => p_0_in
    );
\axi_rdata[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ccm_rb(0),
      I1 => ccm_rg(0),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_rr(0),
      I4 => stat_ae_hist_addr(0),
      I5 => wb_bgain(0),
      O => \axi_rdata[0]_i_10_n_0\
    );
\axi_rdata[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => nr_level(0),
      I1 => blc_b(0),
      I2 => stat_ae_hist_addr(1),
      I3 => blc_gb(0),
      I4 => stat_ae_hist_addr(0),
      I5 => blc_gr(0),
      O => \axi_rdata[0]_i_11_n_0\
    );
\axi_rdata[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => blc_r(0),
      I1 => dpc_threshold(0),
      I2 => stat_ae_hist_addr(1),
      I3 => data1(0),
      I4 => stat_ae_hist_addr(0),
      I5 => module_reset,
      O => \axi_rdata[0]_i_12_n_0\
    );
\axi_rdata[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ccm_br(0),
      I1 => ccm_gb(0),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_gg(0),
      I4 => stat_ae_hist_addr(0),
      I5 => ccm_gr(0),
      O => \axi_rdata[0]_i_13_n_0\
    );
\axi_rdata[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_ae_rect_y(0),
      I1 => stat_ae_rect_x(0),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_bb(0),
      I4 => stat_ae_hist_addr(0),
      I5 => ccm_bg(0),
      O => \axi_rdata[0]_i_14_n_0\
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => \axi_rdata[0]_i_9_n_0\,
      I1 => \axi_rdata[0]_i_10_n_0\,
      I2 => \axi_rdata[0]_i_11_n_0\,
      I3 => stat_ae_hist_addr(2),
      I4 => stat_ae_hist_addr(3),
      I5 => \axi_rdata[0]_i_12_n_0\,
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => p_2_in(0),
      I1 => \axi_rdata[2]_i_14_n_0\,
      I2 => p_1_in(0),
      I3 => \axi_rdata[14]_i_7_n_0\,
      I4 => stat_ae_hist_addr(1),
      I5 => stat_ae_hist_addr(4),
      O => \axi_rdata[0]_i_6_n_0\
    );
\axi_rdata[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => wb_ggain(0),
      I1 => wb_rgain(0),
      I2 => stat_ae_hist_addr(1),
      I3 => dgain_offset(0),
      I4 => stat_ae_hist_addr(0),
      I5 => dgain_gain(0),
      O => \axi_rdata[0]_i_9_n_0\
    );
\axi_rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => data1(10),
      I1 => stat_ae_hist_addr(3),
      I2 => stat_ae_hist_addr(2),
      I3 => \axi_rdata[9]_i_6_n_0\,
      I4 => stat_ae_hist_addr(1),
      I5 => stat_ae_hist_addr(0),
      O => \axi_rdata[10]_i_6_n_0\
    );
\axi_rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => data1(11),
      I1 => stat_ae_hist_addr(3),
      I2 => stat_ae_hist_addr(2),
      I3 => \axi_rdata[9]_i_6_n_0\,
      I4 => stat_ae_hist_addr(1),
      I5 => stat_ae_hist_addr(0),
      O => \axi_rdata[11]_i_6_n_0\
    );
\axi_rdata[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => stat_ae_hist_addr(2),
      I1 => stat_ae_hist_addr(3),
      I2 => stat_ae_hist_addr(1),
      O => \axi_rdata[14]_i_5_n_0\
    );
\axi_rdata[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => stat_ae_hist_addr(0),
      I1 => stat_ae_hist_addr(1),
      I2 => stat_ae_hist_addr(2),
      I3 => stat_ae_hist_addr(3),
      O => \axi_rdata[14]_i_6_n_0\
    );
\axi_rdata[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => stat_ae_hist_addr(2),
      I1 => stat_ae_hist_addr(3),
      O => \axi_rdata[14]_i_7_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => stat_ae_rect_x(15),
      I1 => stat_ae_hist_addr(0),
      I2 => stat_ae_rect_y(15),
      I3 => stat_ae_hist_addr(1),
      I4 => stat_ae_hist_addr(3),
      I5 => stat_ae_hist_addr(2),
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => stat_ae_hist_addr(5),
      I1 => stat_ae_hist_addr(4),
      O => \axi_rdata[15]_i_4_n_0\
    );
\axi_rdata[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_ae_rect_y(1),
      I1 => stat_ae_rect_x(1),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_bb(1),
      I4 => stat_ae_hist_addr(0),
      I5 => ccm_bg(1),
      O => \axi_rdata[1]_i_11_n_0\
    );
\axi_rdata[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ccm_br(1),
      I1 => ccm_gb(1),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_gg(1),
      I4 => stat_ae_hist_addr(0),
      I5 => ccm_gr(1),
      O => \axi_rdata[1]_i_12_n_0\
    );
\axi_rdata[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => blc_r(1),
      I1 => dpc_threshold(1),
      I2 => stat_ae_hist_addr(1),
      I3 => stat_ae_hist_addr(0),
      I4 => data1(1),
      O => \axi_rdata[1]_i_13_n_0\
    );
\axi_rdata[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => nr_level(1),
      I1 => blc_b(1),
      I2 => stat_ae_hist_addr(1),
      I3 => blc_gb(1),
      I4 => stat_ae_hist_addr(0),
      I5 => blc_gr(1),
      O => \axi_rdata[1]_i_14_n_0\
    );
\axi_rdata[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => wb_ggain(1),
      I1 => wb_rgain(1),
      I2 => stat_ae_hist_addr(1),
      I3 => dgain_offset(1),
      I4 => stat_ae_hist_addr(0),
      I5 => dgain_gain(1),
      O => \axi_rdata[1]_i_15_n_0\
    );
\axi_rdata[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ccm_rb(1),
      I1 => ccm_rg(1),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_rr(1),
      I4 => stat_ae_hist_addr(0),
      I5 => wb_bgain(1),
      O => \axi_rdata[1]_i_16_n_0\
    );
\axi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFFFFFEFF"
    )
        port map (
      I0 => stat_ae_hist_addr(4),
      I1 => stat_ae_hist_addr(1),
      I2 => \axi_rdata[14]_i_7_n_0\,
      I3 => p_2_in(1),
      I4 => \axi_rdata[2]_i_14_n_0\,
      I5 => p_1_in(1),
      O => \axi_rdata[1]_i_5_n_0\
    );
\axi_rdata[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ccm_rb(2),
      I1 => ccm_rg(2),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_rr(2),
      I4 => stat_ae_hist_addr(0),
      I5 => wb_bgain(2),
      O => \axi_rdata[2]_i_10_n_0\
    );
\axi_rdata[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => nr_level(2),
      I1 => blc_b(2),
      I2 => stat_ae_hist_addr(1),
      I3 => blc_gb(2),
      I4 => stat_ae_hist_addr(0),
      I5 => blc_gr(2),
      O => \axi_rdata[2]_i_11_n_0\
    );
\axi_rdata[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => blc_r(2),
      I1 => dpc_threshold(2),
      I2 => stat_ae_hist_addr(1),
      I3 => stat_ae_hist_addr(0),
      I4 => data1(2),
      O => \axi_rdata[2]_i_12_n_0\
    );
\axi_rdata[2]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => stat_ae_hist_addr(0),
      I1 => stat_ae_hist_addr(3),
      I2 => stat_ae_hist_addr(4),
      O => \axi_rdata[2]_i_13_n_0\
    );
\axi_rdata[2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => stat_ae_hist_addr(2),
      I1 => stat_ae_hist_addr(1),
      I2 => stat_ae_hist_addr(0),
      O => \axi_rdata[2]_i_14_n_0\
    );
\axi_rdata[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ccm_br(2),
      I1 => ccm_gb(2),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_gg(2),
      I4 => stat_ae_hist_addr(0),
      I5 => ccm_gr(2),
      O => \axi_rdata[2]_i_15_n_0\
    );
\axi_rdata[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_ae_rect_y(2),
      I1 => stat_ae_rect_x(2),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_bb(2),
      I4 => stat_ae_hist_addr(0),
      I5 => ccm_bg(2),
      O => \axi_rdata[2]_i_16_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33550F0033550FFF"
    )
        port map (
      I0 => \axi_rdata[2]_i_9_n_0\,
      I1 => \axi_rdata[2]_i_10_n_0\,
      I2 => \axi_rdata[2]_i_11_n_0\,
      I3 => stat_ae_hist_addr(2),
      I4 => stat_ae_hist_addr(3),
      I5 => \axi_rdata[2]_i_12_n_0\,
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000200000002"
    )
        port map (
      I0 => p_2_in(2),
      I1 => \axi_rdata[14]_i_7_n_0\,
      I2 => stat_ae_hist_addr(1),
      I3 => stat_ae_hist_addr(4),
      I4 => \axi_rdata[2]_i_14_n_0\,
      I5 => p_1_in(2),
      O => \axi_rdata[2]_i_6_n_0\
    );
\axi_rdata[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => wb_ggain(2),
      I1 => wb_rgain(2),
      I2 => stat_ae_hist_addr(1),
      I3 => dgain_offset(2),
      I4 => stat_ae_hist_addr(0),
      I5 => dgain_gain(2),
      O => \axi_rdata[2]_i_9_n_0\
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => stat_ae_hist_addr(4),
      I1 => stat_ae_hist_addr(3),
      I2 => stat_ae_hist_addr(0),
      I3 => stat_ae_hist_addr(5),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => stat_ae_hist_addr(2),
      I1 => stat_ae_hist_addr(3),
      I2 => stat_ae_hist_addr(4),
      O => \axi_rdata[31]_i_5_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1FFFFFFFFFF"
    )
        port map (
      I0 => stat_ae_hist_addr(1),
      I1 => stat_ae_hist_addr(2),
      I2 => stat_ae_hist_addr(5),
      I3 => stat_ae_hist_addr(4),
      I4 => stat_ae_hist_addr(0),
      I5 => stat_ae_hist_addr(3),
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => blc_r(3),
      I1 => dpc_threshold(3),
      I2 => stat_ae_hist_addr(1),
      I3 => stat_ae_hist_addr(0),
      I4 => data1(3),
      O => \axi_rdata[3]_i_13_n_0\
    );
\axi_rdata[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => nr_level(3),
      I1 => blc_b(3),
      I2 => stat_ae_hist_addr(1),
      I3 => blc_gb(3),
      I4 => stat_ae_hist_addr(0),
      I5 => blc_gr(3),
      O => \axi_rdata[3]_i_14_n_0\
    );
\axi_rdata[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => wb_ggain(3),
      I1 => wb_rgain(3),
      I2 => stat_ae_hist_addr(1),
      I3 => dgain_offset(3),
      I4 => stat_ae_hist_addr(0),
      I5 => dgain_gain(3),
      O => \axi_rdata[3]_i_15_n_0\
    );
\axi_rdata[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ccm_rb(3),
      I1 => ccm_rg(3),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_rr(3),
      I4 => stat_ae_hist_addr(0),
      I5 => wb_bgain(3),
      O => \axi_rdata[3]_i_16_n_0\
    );
\axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ccm_br(3),
      I1 => ccm_gb(3),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_gg(3),
      I4 => stat_ae_hist_addr(0),
      I5 => ccm_gr(3),
      O => \axi_rdata[3]_i_7_n_0\
    );
\axi_rdata[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_ae_rect_y(3),
      I1 => stat_ae_rect_x(3),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_bb(3),
      I4 => stat_ae_hist_addr(0),
      I5 => ccm_bg(3),
      O => \axi_rdata[3]_i_8_n_0\
    );
\axi_rdata[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ccm_br(4),
      I1 => ccm_gb(4),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_gg(4),
      I4 => stat_ae_hist_addr(0),
      I5 => ccm_gr(4),
      O => \axi_rdata[4]_i_12_n_0\
    );
\axi_rdata[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_ae_rect_y(4),
      I1 => stat_ae_rect_x(4),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_bb(4),
      I4 => stat_ae_hist_addr(0),
      I5 => ccm_bg(4),
      O => \axi_rdata[4]_i_13_n_0\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => \axi_rdata[4]_i_6_n_0\,
      I1 => \axi_rdata[4]_i_7_n_0\,
      I2 => \axi_rdata[4]_i_8_n_0\,
      I3 => stat_ae_hist_addr(3),
      I4 => stat_ae_hist_addr(2),
      I5 => \axi_rdata[4]_i_9_n_0\,
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => blc_b(4),
      I1 => stat_ae_hist_addr(1),
      I2 => blc_gb(4),
      I3 => stat_ae_hist_addr(0),
      I4 => blc_gr(4),
      O => \axi_rdata[4]_i_6_n_0\
    );
\axi_rdata[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => blc_r(4),
      I1 => dpc_threshold(4),
      I2 => stat_ae_hist_addr(1),
      I3 => stat_ae_hist_addr(0),
      I4 => data1(4),
      O => \axi_rdata[4]_i_7_n_0\
    );
\axi_rdata[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => wb_ggain(4),
      I1 => wb_rgain(4),
      I2 => stat_ae_hist_addr(1),
      I3 => dgain_offset(4),
      I4 => stat_ae_hist_addr(0),
      I5 => dgain_gain(4),
      O => \axi_rdata[4]_i_8_n_0\
    );
\axi_rdata[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ccm_rb(4),
      I1 => ccm_rg(4),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_rr(4),
      I4 => stat_ae_hist_addr(0),
      I5 => wb_bgain(4),
      O => \axi_rdata[4]_i_9_n_0\
    );
\axi_rdata[5]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => blc_r(5),
      I1 => dpc_threshold(5),
      I2 => stat_ae_hist_addr(1),
      I3 => stat_ae_hist_addr(0),
      I4 => data1(5),
      O => \axi_rdata[5]_i_13_n_0\
    );
\axi_rdata[5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => blc_b(5),
      I1 => stat_ae_hist_addr(1),
      I2 => blc_gb(5),
      I3 => stat_ae_hist_addr(0),
      I4 => blc_gr(5),
      O => \axi_rdata[5]_i_14_n_0\
    );
\axi_rdata[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => wb_ggain(5),
      I1 => wb_rgain(5),
      I2 => stat_ae_hist_addr(1),
      I3 => dgain_offset(5),
      I4 => stat_ae_hist_addr(0),
      I5 => dgain_gain(5),
      O => \axi_rdata[5]_i_15_n_0\
    );
\axi_rdata[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ccm_rb(5),
      I1 => ccm_rg(5),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_rr(5),
      I4 => stat_ae_hist_addr(0),
      I5 => wb_bgain(5),
      O => \axi_rdata[5]_i_16_n_0\
    );
\axi_rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ccm_br(5),
      I1 => ccm_gb(5),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_gg(5),
      I4 => stat_ae_hist_addr(0),
      I5 => ccm_gr(5),
      O => \axi_rdata[5]_i_7_n_0\
    );
\axi_rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_ae_rect_y(5),
      I1 => stat_ae_rect_x(5),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_bb(5),
      I4 => stat_ae_hist_addr(0),
      I5 => ccm_bg(5),
      O => \axi_rdata[5]_i_8_n_0\
    );
\axi_rdata[6]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => blc_r(6),
      I1 => dpc_threshold(6),
      I2 => stat_ae_hist_addr(1),
      I3 => stat_ae_hist_addr(0),
      I4 => data1(6),
      O => \axi_rdata[6]_i_13_n_0\
    );
\axi_rdata[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => blc_b(6),
      I1 => stat_ae_hist_addr(1),
      I2 => blc_gb(6),
      I3 => stat_ae_hist_addr(0),
      I4 => blc_gr(6),
      O => \axi_rdata[6]_i_14_n_0\
    );
\axi_rdata[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => wb_ggain(6),
      I1 => wb_rgain(6),
      I2 => stat_ae_hist_addr(1),
      I3 => dgain_offset(6),
      I4 => stat_ae_hist_addr(0),
      I5 => dgain_gain(6),
      O => \axi_rdata[6]_i_15_n_0\
    );
\axi_rdata[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ccm_rb(6),
      I1 => ccm_rg(6),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_rr(6),
      I4 => stat_ae_hist_addr(0),
      I5 => wb_bgain(6),
      O => \axi_rdata[6]_i_16_n_0\
    );
\axi_rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ccm_br(6),
      I1 => ccm_gb(6),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_gg(6),
      I4 => stat_ae_hist_addr(0),
      I5 => ccm_gr(6),
      O => \axi_rdata[6]_i_7_n_0\
    );
\axi_rdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_ae_rect_y(6),
      I1 => stat_ae_rect_x(6),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_bb(6),
      I4 => stat_ae_hist_addr(0),
      I5 => ccm_bg(6),
      O => \axi_rdata[6]_i_8_n_0\
    );
\axi_rdata[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ccm_br(7),
      I1 => ccm_gb(7),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_gg(7),
      I4 => stat_ae_hist_addr(0),
      I5 => ccm_gr(7),
      O => \axi_rdata[7]_i_12_n_0\
    );
\axi_rdata[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => stat_ae_rect_y(7),
      I1 => stat_ae_rect_x(7),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_bb(7),
      I4 => stat_ae_hist_addr(0),
      I5 => ccm_bg(7),
      O => \axi_rdata[7]_i_13_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => \axi_rdata[7]_i_6_n_0\,
      I1 => \axi_rdata[7]_i_7_n_0\,
      I2 => \axi_rdata[7]_i_8_n_0\,
      I3 => stat_ae_hist_addr(3),
      I4 => stat_ae_hist_addr(2),
      I5 => \axi_rdata[7]_i_9_n_0\,
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => blc_b(7),
      I1 => stat_ae_hist_addr(1),
      I2 => blc_gb(7),
      I3 => stat_ae_hist_addr(0),
      I4 => blc_gr(7),
      O => \axi_rdata[7]_i_6_n_0\
    );
\axi_rdata[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => blc_r(7),
      I1 => dpc_threshold(7),
      I2 => stat_ae_hist_addr(1),
      I3 => stat_ae_hist_addr(0),
      I4 => data1(7),
      O => \axi_rdata[7]_i_7_n_0\
    );
\axi_rdata[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => wb_ggain(7),
      I1 => wb_rgain(7),
      I2 => stat_ae_hist_addr(1),
      I3 => dgain_offset(7),
      I4 => stat_ae_hist_addr(0),
      I5 => dgain_gain(7),
      O => \axi_rdata[7]_i_8_n_0\
    );
\axi_rdata[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ccm_rb(7),
      I1 => ccm_rg(7),
      I2 => stat_ae_hist_addr(1),
      I3 => ccm_rr(7),
      I4 => stat_ae_hist_addr(0),
      I5 => wb_bgain(7),
      O => \axi_rdata[7]_i_9_n_0\
    );
\axi_rdata[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => stat_ae_hist_addr(3),
      I1 => stat_ae_hist_addr(2),
      O => \axi_rdata[8]_i_10_n_0\
    );
\axi_rdata[8]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stat_ae_hist_addr(3),
      I1 => stat_ae_hist_addr(2),
      O => \axi_rdata[8]_i_11_n_0\
    );
\axi_rdata[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => stat_ae_hist_addr(3),
      I1 => stat_ae_hist_addr(2),
      O => \axi_rdata[8]_i_12_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFBFAAAAAAAA"
    )
        port map (
      I0 => \axi_rdata[9]_i_6_n_0\,
      I1 => dgain_offset(8),
      I2 => \axi_rdata[8]_i_7_n_0\,
      I3 => \axi_rdata[14]_i_7_n_0\,
      I4 => \axi_rdata[8]_i_8_n_0\,
      I5 => \axi_rdata[8]_i_9_n_0\,
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stat_ae_hist_addr(0),
      I1 => stat_ae_hist_addr(1),
      O => \axi_rdata[8]_i_7_n_0\
    );
\axi_rdata[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => data1(8),
      I1 => stat_ae_hist_addr(0),
      I2 => stat_ae_hist_addr(1),
      I3 => dpc_threshold(8),
      I4 => blc_r(8),
      I5 => \axi_rdata[8]_i_11_n_0\,
      O => \axi_rdata[8]_i_8_n_0\
    );
\axi_rdata[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAABFBFFFFABFB"
    )
        port map (
      I0 => \axi_rdata[8]_i_12_n_0\,
      I1 => blc_gr(8),
      I2 => stat_ae_hist_addr(0),
      I3 => blc_gb(8),
      I4 => stat_ae_hist_addr(1),
      I5 => blc_b(8),
      O => \axi_rdata[8]_i_9_n_0\
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => data1(9),
      I1 => stat_ae_hist_addr(3),
      I2 => stat_ae_hist_addr(2),
      I3 => \axi_rdata[9]_i_6_n_0\,
      I4 => stat_ae_hist_addr(1),
      I5 => stat_ae_hist_addr(0),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => stat_ae_hist_addr(5),
      I1 => stat_ae_hist_addr(4),
      O => \axi_rdata[9]_i_6_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_33,
      Q => axi_rdata(0),
      R => p_0_in
    );
\axi_rdata_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_13_n_0\,
      I1 => \axi_rdata[0]_i_14_n_0\,
      O => \axi_rdata_reg[0]_i_7_n_0\,
      S => stat_ae_hist_addr(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_23,
      Q => axi_rdata(10),
      R => p_0_in
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_22,
      Q => axi_rdata(11),
      R => p_0_in
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_21,
      Q => axi_rdata(12),
      R => p_0_in
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_20,
      Q => axi_rdata(13),
      R => p_0_in
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_19,
      Q => axi_rdata(14),
      R => p_0_in
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_18,
      Q => axi_rdata(15),
      R => p_0_in
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_17,
      Q => axi_rdata(16),
      R => p_0_in
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_16,
      Q => axi_rdata(17),
      R => p_0_in
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_15,
      Q => axi_rdata(18),
      R => p_0_in
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_14,
      Q => axi_rdata(19),
      R => p_0_in
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_32,
      Q => axi_rdata(1),
      R => p_0_in
    );
\axi_rdata_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[1]_i_7_n_0\,
      I1 => \axi_rdata_reg[1]_i_8_n_0\,
      O => \axi_rdata_reg[1]_i_3_n_0\,
      S => stat_ae_hist_addr(3)
    );
\axi_rdata_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_13_n_0\,
      I1 => \axi_rdata[1]_i_14_n_0\,
      O => \axi_rdata_reg[1]_i_7_n_0\,
      S => stat_ae_hist_addr(2)
    );
\axi_rdata_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_15_n_0\,
      I1 => \axi_rdata[1]_i_16_n_0\,
      O => \axi_rdata_reg[1]_i_8_n_0\,
      S => stat_ae_hist_addr(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_13,
      Q => axi_rdata(20),
      R => p_0_in
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_12,
      Q => axi_rdata(21),
      R => p_0_in
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_11,
      Q => axi_rdata(22),
      R => p_0_in
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_10,
      Q => axi_rdata(23),
      R => p_0_in
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_9,
      Q => axi_rdata(24),
      R => p_0_in
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_8,
      Q => axi_rdata(25),
      R => p_0_in
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_7,
      Q => axi_rdata(26),
      R => p_0_in
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_6,
      Q => axi_rdata(27),
      R => p_0_in
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_5,
      Q => axi_rdata(28),
      R => p_0_in
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_4,
      Q => axi_rdata(29),
      R => p_0_in
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_31,
      Q => axi_rdata(2),
      R => p_0_in
    );
\axi_rdata_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_15_n_0\,
      I1 => \axi_rdata[2]_i_16_n_0\,
      O => \axi_rdata_reg[2]_i_7_n_0\,
      S => stat_ae_hist_addr(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_3,
      Q => axi_rdata(30),
      R => p_0_in
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_2,
      Q => axi_rdata(31),
      R => p_0_in
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_30,
      Q => axi_rdata(3),
      R => p_0_in
    );
\axi_rdata_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_13_n_0\,
      I1 => \axi_rdata[3]_i_14_n_0\,
      O => \axi_rdata_reg[3]_i_11_n_0\,
      S => stat_ae_hist_addr(2)
    );
\axi_rdata_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_15_n_0\,
      I1 => \axi_rdata[3]_i_16_n_0\,
      O => \axi_rdata_reg[3]_i_12_n_0\,
      S => stat_ae_hist_addr(2)
    );
\axi_rdata_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_7_n_0\,
      I1 => \axi_rdata[3]_i_8_n_0\,
      O => \axi_rdata_reg[3]_i_3_n_0\,
      S => stat_ae_hist_addr(2)
    );
\axi_rdata_reg[3]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[3]_i_11_n_0\,
      I1 => \axi_rdata_reg[3]_i_12_n_0\,
      O => \axi_rdata_reg[3]_i_6_n_0\,
      S => stat_ae_hist_addr(3)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_29,
      Q => axi_rdata(4),
      R => p_0_in
    );
\axi_rdata_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_12_n_0\,
      I1 => \axi_rdata[4]_i_13_n_0\,
      O => \axi_rdata_reg[4]_i_10_n_0\,
      S => stat_ae_hist_addr(2)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_28,
      Q => axi_rdata(5),
      R => p_0_in
    );
\axi_rdata_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_13_n_0\,
      I1 => \axi_rdata[5]_i_14_n_0\,
      O => \axi_rdata_reg[5]_i_11_n_0\,
      S => stat_ae_hist_addr(2)
    );
\axi_rdata_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_15_n_0\,
      I1 => \axi_rdata[5]_i_16_n_0\,
      O => \axi_rdata_reg[5]_i_12_n_0\,
      S => stat_ae_hist_addr(2)
    );
\axi_rdata_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_7_n_0\,
      I1 => \axi_rdata[5]_i_8_n_0\,
      O => \axi_rdata_reg[5]_i_3_n_0\,
      S => stat_ae_hist_addr(2)
    );
\axi_rdata_reg[5]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[5]_i_11_n_0\,
      I1 => \axi_rdata_reg[5]_i_12_n_0\,
      O => \axi_rdata_reg[5]_i_6_n_0\,
      S => stat_ae_hist_addr(3)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_27,
      Q => axi_rdata(6),
      R => p_0_in
    );
\axi_rdata_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_13_n_0\,
      I1 => \axi_rdata[6]_i_14_n_0\,
      O => \axi_rdata_reg[6]_i_11_n_0\,
      S => stat_ae_hist_addr(2)
    );
\axi_rdata_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_15_n_0\,
      I1 => \axi_rdata[6]_i_16_n_0\,
      O => \axi_rdata_reg[6]_i_12_n_0\,
      S => stat_ae_hist_addr(2)
    );
\axi_rdata_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_7_n_0\,
      I1 => \axi_rdata[6]_i_8_n_0\,
      O => \axi_rdata_reg[6]_i_3_n_0\,
      S => stat_ae_hist_addr(2)
    );
\axi_rdata_reg[6]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[6]_i_11_n_0\,
      I1 => \axi_rdata_reg[6]_i_12_n_0\,
      O => \axi_rdata_reg[6]_i_6_n_0\,
      S => stat_ae_hist_addr(3)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_26,
      Q => axi_rdata(7),
      R => p_0_in
    );
\axi_rdata_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_12_n_0\,
      I1 => \axi_rdata[7]_i_13_n_0\,
      O => \axi_rdata_reg[7]_i_10_n_0\,
      S => stat_ae_hist_addr(2)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_25,
      Q => axi_rdata(8),
      R => p_0_in
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_14_in,
      D => isp_top_i0_n_24,
      Q => axi_rdata(9),
      R => p_0_in
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => p_0_in
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => aw_en_reg_n_0,
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => p_0_in
    );
\blc_b[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      I2 => dpc_en_i_2_n_0,
      I3 => p_0_in_0(3),
      I4 => p_0_in_0(2),
      O => \blc_b[8]_i_1_n_0\
    );
\blc_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_b[8]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => blc_b(0),
      R => p_0_in
    );
\blc_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_b[8]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => blc_b(1),
      R => p_0_in
    );
\blc_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_b[8]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => blc_b(2),
      R => p_0_in
    );
\blc_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_b[8]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => blc_b(3),
      R => p_0_in
    );
\blc_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_b[8]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => blc_b(4),
      R => p_0_in
    );
\blc_b_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \blc_b[8]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => blc_b(5),
      S => p_0_in
    );
\blc_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_b[8]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => blc_b(6),
      R => p_0_in
    );
\blc_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_b[8]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => blc_b(7),
      R => p_0_in
    );
\blc_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_b[8]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => blc_b(8),
      R => p_0_in
    );
blc_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => dpc_en,
      D => s00_axi_wdata(1),
      Q => data1(1),
      S => p_0_in
    );
\blc_gb[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => dpc_en_i_2_n_0,
      I3 => p_0_in_0(3),
      I4 => p_0_in_0(2),
      O => \blc_gb[8]_i_1_n_0\
    );
\blc_gb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gb[8]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => blc_gb(0),
      R => p_0_in
    );
\blc_gb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gb[8]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => blc_gb(1),
      R => p_0_in
    );
\blc_gb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gb[8]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => blc_gb(2),
      R => p_0_in
    );
\blc_gb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gb[8]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => blc_gb(3),
      R => p_0_in
    );
\blc_gb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gb[8]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => blc_gb(4),
      R => p_0_in
    );
\blc_gb_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gb[8]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => blc_gb(5),
      S => p_0_in
    );
\blc_gb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gb[8]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => blc_gb(6),
      R => p_0_in
    );
\blc_gb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gb[8]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => blc_gb(7),
      R => p_0_in
    );
\blc_gb_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gb[8]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => blc_gb(8),
      R => p_0_in
    );
\blc_gr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      I2 => dpc_en_i_2_n_0,
      I3 => p_0_in_0(3),
      I4 => p_0_in_0(2),
      O => \blc_gr[8]_i_1_n_0\
    );
\blc_gr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gr[8]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => blc_gr(0),
      R => p_0_in
    );
\blc_gr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gr[8]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => blc_gr(1),
      R => p_0_in
    );
\blc_gr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gr[8]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => blc_gr(2),
      R => p_0_in
    );
\blc_gr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gr[8]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => blc_gr(3),
      R => p_0_in
    );
\blc_gr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gr[8]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => blc_gr(4),
      R => p_0_in
    );
\blc_gr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gr[8]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => blc_gr(5),
      S => p_0_in
    );
\blc_gr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gr[8]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => blc_gr(6),
      R => p_0_in
    );
\blc_gr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gr[8]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => blc_gr(7),
      R => p_0_in
    );
\blc_gr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \blc_gr[8]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => blc_gr(8),
      R => p_0_in
    );
\blc_r[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_0_in_0(3),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => dpc_en_i_2_n_0,
      O => blc_r_11
    );
\blc_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => blc_r_11,
      D => s00_axi_wdata(0),
      Q => blc_r(0),
      R => p_0_in
    );
\blc_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => blc_r_11,
      D => s00_axi_wdata(1),
      Q => blc_r(1),
      R => p_0_in
    );
\blc_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => blc_r_11,
      D => s00_axi_wdata(2),
      Q => blc_r(2),
      R => p_0_in
    );
\blc_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => blc_r_11,
      D => s00_axi_wdata(3),
      Q => blc_r(3),
      R => p_0_in
    );
\blc_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => blc_r_11,
      D => s00_axi_wdata(4),
      Q => blc_r(4),
      R => p_0_in
    );
\blc_r_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => blc_r_11,
      D => s00_axi_wdata(5),
      Q => blc_r(5),
      S => p_0_in
    );
\blc_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => blc_r_11,
      D => s00_axi_wdata(6),
      Q => blc_r(6),
      R => p_0_in
    );
\blc_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => blc_r_11,
      D => s00_axi_wdata(7),
      Q => blc_r(7),
      R => p_0_in
    );
\blc_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => blc_r_11,
      D => s00_axi_wdata(8),
      Q => blc_r(8),
      R => p_0_in
    );
bnr_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => dpc_en,
      D => s00_axi_wdata(2),
      Q => data1(2),
      S => p_0_in
    );
\ccm_bb[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \ccm_bb[7]_i_2_n_0\,
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(4),
      I4 => p_0_in_0(5),
      I5 => \ccm_gg[7]_i_3_n_0\,
      O => ccm_bb_7
    );
\ccm_bb[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_0_in_0(3),
      O => \ccm_bb[7]_i_2_n_0\
    );
\ccm_bb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ccm_bb_7,
      D => s00_axi_wdata(0),
      Q => ccm_bb(0),
      R => p_0_in
    );
\ccm_bb_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_bb_7,
      D => s00_axi_wdata(1),
      Q => ccm_bb(1),
      S => p_0_in
    );
\ccm_bb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ccm_bb_7,
      D => s00_axi_wdata(2),
      Q => ccm_bb(2),
      R => p_0_in
    );
\ccm_bb_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_bb_7,
      D => s00_axi_wdata(3),
      Q => ccm_bb(3),
      S => p_0_in
    );
\ccm_bb_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_bb_7,
      D => s00_axi_wdata(4),
      Q => ccm_bb(4),
      S => p_0_in
    );
\ccm_bb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ccm_bb_7,
      D => s00_axi_wdata(5),
      Q => ccm_bb(5),
      R => p_0_in
    );
\ccm_bb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ccm_bb_7,
      D => s00_axi_wdata(6),
      Q => ccm_bb(6),
      R => p_0_in
    );
\ccm_bb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ccm_bb_7,
      D => s00_axi_wdata(7),
      Q => ccm_bb(7),
      R => p_0_in
    );
\ccm_bg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => p_0_in_0(2),
      I2 => \ccm_gr[7]_i_2_n_0\,
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      O => ccm_bg_4
    );
\ccm_bg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_bg_4,
      D => s00_axi_wdata(0),
      Q => ccm_bg(0),
      S => p_0_in
    );
\ccm_bg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_bg_4,
      D => s00_axi_wdata(1),
      Q => ccm_bg(1),
      S => p_0_in
    );
\ccm_bg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ccm_bg_4,
      D => s00_axi_wdata(2),
      Q => ccm_bg(2),
      R => p_0_in
    );
\ccm_bg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_bg_4,
      D => s00_axi_wdata(3),
      Q => ccm_bg(3),
      S => p_0_in
    );
\ccm_bg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_bg_4,
      D => s00_axi_wdata(4),
      Q => ccm_bg(4),
      S => p_0_in
    );
\ccm_bg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_bg_4,
      D => s00_axi_wdata(5),
      Q => ccm_bg(5),
      S => p_0_in
    );
\ccm_bg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_bg_4,
      D => s00_axi_wdata(6),
      Q => ccm_bg(6),
      S => p_0_in
    );
\ccm_bg_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_bg_4,
      D => s00_axi_wdata(7),
      Q => ccm_bg(7),
      S => p_0_in
    );
\ccm_br[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_0_in_0(3),
      I2 => \ccm_gr[7]_i_2_n_0\,
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      O => ccm_br_2
    );
\ccm_br_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_br_2,
      D => s00_axi_wdata(0),
      Q => ccm_br(0),
      S => p_0_in
    );
\ccm_br_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_br_2,
      D => s00_axi_wdata(1),
      Q => ccm_br(1),
      S => p_0_in
    );
\ccm_br_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ccm_br_2,
      D => s00_axi_wdata(2),
      Q => ccm_br(2),
      R => p_0_in
    );
\ccm_br_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_br_2,
      D => s00_axi_wdata(3),
      Q => ccm_br(3),
      S => p_0_in
    );
\ccm_br_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_br_2,
      D => s00_axi_wdata(4),
      Q => ccm_br(4),
      S => p_0_in
    );
\ccm_br_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_br_2,
      D => s00_axi_wdata(5),
      Q => ccm_br(5),
      S => p_0_in
    );
\ccm_br_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_br_2,
      D => s00_axi_wdata(6),
      Q => ccm_br(6),
      S => p_0_in
    );
\ccm_br_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_br_2,
      D => s00_axi_wdata(7),
      Q => ccm_br(7),
      S => p_0_in
    );
ccm_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => dpc_en,
      D => s00_axi_wdata(6),
      Q => data1(6),
      S => p_0_in
    );
\ccm_gb[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(2),
      I4 => \ccm_gr[7]_i_2_n_0\,
      O => ccm_gb_3
    );
\ccm_gb_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gb_3,
      D => s00_axi_wdata(0),
      Q => ccm_gb(0),
      S => p_0_in
    );
\ccm_gb_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gb_3,
      D => s00_axi_wdata(1),
      Q => ccm_gb(1),
      S => p_0_in
    );
\ccm_gb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gb_3,
      D => s00_axi_wdata(2),
      Q => ccm_gb(2),
      R => p_0_in
    );
\ccm_gb_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gb_3,
      D => s00_axi_wdata(3),
      Q => ccm_gb(3),
      S => p_0_in
    );
\ccm_gb_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gb_3,
      D => s00_axi_wdata(4),
      Q => ccm_gb(4),
      S => p_0_in
    );
\ccm_gb_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gb_3,
      D => s00_axi_wdata(5),
      Q => ccm_gb(5),
      S => p_0_in
    );
\ccm_gb_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gb_3,
      D => s00_axi_wdata(6),
      Q => ccm_gb(6),
      S => p_0_in
    );
\ccm_gb_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gb_3,
      D => s00_axi_wdata(7),
      Q => ccm_gb(7),
      S => p_0_in
    );
\ccm_gg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \ccm_gg[7]_i_2_n_0\,
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(4),
      I4 => p_0_in_0(5),
      I5 => \ccm_gg[7]_i_3_n_0\,
      O => ccm_gg_8
    );
\ccm_gg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => p_0_in_0(2),
      O => \ccm_gg[7]_i_2_n_0\
    );
\ccm_gg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => \stat_ae_rect_w[11]_i_4_n_0\,
      O => \ccm_gg[7]_i_3_n_0\
    );
\ccm_gg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gg_8,
      D => s00_axi_wdata(0),
      Q => ccm_gg(0),
      R => p_0_in
    );
\ccm_gg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gg_8,
      D => s00_axi_wdata(1),
      Q => ccm_gg(1),
      S => p_0_in
    );
\ccm_gg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gg_8,
      D => s00_axi_wdata(2),
      Q => ccm_gg(2),
      R => p_0_in
    );
\ccm_gg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gg_8,
      D => s00_axi_wdata(3),
      Q => ccm_gg(3),
      S => p_0_in
    );
\ccm_gg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gg_8,
      D => s00_axi_wdata(4),
      Q => ccm_gg(4),
      S => p_0_in
    );
\ccm_gg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gg_8,
      D => s00_axi_wdata(5),
      Q => ccm_gg(5),
      R => p_0_in
    );
\ccm_gg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gg_8,
      D => s00_axi_wdata(6),
      Q => ccm_gg(6),
      R => p_0_in
    );
\ccm_gg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gg_8,
      D => s00_axi_wdata(7),
      Q => ccm_gg(7),
      R => p_0_in
    );
\ccm_gr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_0_in_0(3),
      I2 => \ccm_gr[7]_i_2_n_0\,
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      O => ccm_gr_5
    );
\ccm_gr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \stat_ae_rect_w[11]_i_4_n_0\,
      I1 => p_0_in_0(6),
      I2 => p_0_in_0(4),
      I3 => p_0_in_0(5),
      O => \ccm_gr[7]_i_2_n_0\
    );
\ccm_gr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gr_5,
      D => s00_axi_wdata(0),
      Q => ccm_gr(0),
      S => p_0_in
    );
\ccm_gr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gr_5,
      D => s00_axi_wdata(1),
      Q => ccm_gr(1),
      S => p_0_in
    );
\ccm_gr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gr_5,
      D => s00_axi_wdata(2),
      Q => ccm_gr(2),
      R => p_0_in
    );
\ccm_gr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gr_5,
      D => s00_axi_wdata(3),
      Q => ccm_gr(3),
      S => p_0_in
    );
\ccm_gr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gr_5,
      D => s00_axi_wdata(4),
      Q => ccm_gr(4),
      S => p_0_in
    );
\ccm_gr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gr_5,
      D => s00_axi_wdata(5),
      Q => ccm_gr(5),
      S => p_0_in
    );
\ccm_gr_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gr_5,
      D => s00_axi_wdata(6),
      Q => ccm_gr(6),
      S => p_0_in
    );
\ccm_gr_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => ccm_gr_5,
      D => s00_axi_wdata(7),
      Q => ccm_gr(7),
      S => p_0_in
    );
\ccm_rb[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      I2 => dpc_en_i_2_n_0,
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(3),
      O => \ccm_rb[7]_i_1_n_0\
    );
\ccm_rb_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rb[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => ccm_rb(0),
      S => p_0_in
    );
\ccm_rb_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rb[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => ccm_rb(1),
      S => p_0_in
    );
\ccm_rb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rb[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => ccm_rb(2),
      R => p_0_in
    );
\ccm_rb_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rb[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => ccm_rb(3),
      S => p_0_in
    );
\ccm_rb_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rb[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => ccm_rb(4),
      S => p_0_in
    );
\ccm_rb_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rb[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => ccm_rb(5),
      S => p_0_in
    );
\ccm_rb_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rb[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => ccm_rb(6),
      S => p_0_in
    );
\ccm_rb_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rb[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => ccm_rb(7),
      S => p_0_in
    );
\ccm_rg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      I2 => dpc_en_i_2_n_0,
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(3),
      O => \ccm_rg[7]_i_1_n_0\
    );
\ccm_rg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rg[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => ccm_rg(0),
      S => p_0_in
    );
\ccm_rg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rg[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => ccm_rg(1),
      S => p_0_in
    );
\ccm_rg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rg[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => ccm_rg(2),
      R => p_0_in
    );
\ccm_rg_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rg[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => ccm_rg(3),
      S => p_0_in
    );
\ccm_rg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rg[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => ccm_rg(4),
      S => p_0_in
    );
\ccm_rg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rg[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => ccm_rg(5),
      S => p_0_in
    );
\ccm_rg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rg[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => ccm_rg(6),
      S => p_0_in
    );
\ccm_rg_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rg[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => ccm_rg(7),
      S => p_0_in
    );
\ccm_rr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => dpc_en_i_2_n_0,
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(3),
      O => \ccm_rr[7]_i_1_n_0\
    );
\ccm_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rr[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => ccm_rr(0),
      R => p_0_in
    );
\ccm_rr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rr[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => ccm_rr(1),
      S => p_0_in
    );
\ccm_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rr[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => ccm_rr(2),
      R => p_0_in
    );
\ccm_rr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rr[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => ccm_rr(3),
      S => p_0_in
    );
\ccm_rr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rr[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => ccm_rr(4),
      S => p_0_in
    );
\ccm_rr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rr[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => ccm_rr(5),
      R => p_0_in
    );
\ccm_rr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rr[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => ccm_rr(6),
      R => p_0_in
    );
\ccm_rr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ccm_rr[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => ccm_rr(7),
      R => p_0_in
    );
csc_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => dpc_en,
      D => s00_axi_wdata(7),
      Q => data1(7),
      S => p_0_in
    );
demosic_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => dpc_en,
      D => s00_axi_wdata(4),
      Q => data1(4),
      S => p_0_in
    );
dgain_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dpc_en,
      D => s00_axi_wdata(3),
      Q => data1(3),
      R => p_0_in
    );
\dgain_gain[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      I2 => dpc_en_i_2_n_0,
      I3 => p_0_in_0(3),
      I4 => p_0_in_0(2),
      O => dgain_gain_15
    );
\dgain_gain_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dgain_gain_15,
      D => s00_axi_wdata(0),
      Q => dgain_gain(0),
      R => p_0_in
    );
\dgain_gain_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dgain_gain_15,
      D => s00_axi_wdata(1),
      Q => dgain_gain(1),
      R => p_0_in
    );
\dgain_gain_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dgain_gain_15,
      D => s00_axi_wdata(2),
      Q => dgain_gain(2),
      R => p_0_in
    );
\dgain_gain_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dgain_gain_15,
      D => s00_axi_wdata(3),
      Q => dgain_gain(3),
      R => p_0_in
    );
\dgain_gain_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => dgain_gain_15,
      D => s00_axi_wdata(4),
      Q => dgain_gain(4),
      S => p_0_in
    );
\dgain_gain_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dgain_gain_15,
      D => s00_axi_wdata(5),
      Q => dgain_gain(5),
      R => p_0_in
    );
\dgain_gain_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dgain_gain_15,
      D => s00_axi_wdata(6),
      Q => dgain_gain(6),
      R => p_0_in
    );
\dgain_gain_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dgain_gain_15,
      D => s00_axi_wdata(7),
      Q => dgain_gain(7),
      R => p_0_in
    );
\dgain_offset[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => dpc_en_i_2_n_0,
      I3 => p_0_in_0(3),
      I4 => p_0_in_0(2),
      O => dgain_offset_14
    );
\dgain_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dgain_offset_14,
      D => s00_axi_wdata(0),
      Q => dgain_offset(0),
      R => p_0_in
    );
\dgain_offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dgain_offset_14,
      D => s00_axi_wdata(1),
      Q => dgain_offset(1),
      R => p_0_in
    );
\dgain_offset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dgain_offset_14,
      D => s00_axi_wdata(2),
      Q => dgain_offset(2),
      R => p_0_in
    );
\dgain_offset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dgain_offset_14,
      D => s00_axi_wdata(3),
      Q => dgain_offset(3),
      R => p_0_in
    );
\dgain_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dgain_offset_14,
      D => s00_axi_wdata(4),
      Q => dgain_offset(4),
      R => p_0_in
    );
\dgain_offset_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dgain_offset_14,
      D => s00_axi_wdata(5),
      Q => dgain_offset(5),
      R => p_0_in
    );
\dgain_offset_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dgain_offset_14,
      D => s00_axi_wdata(6),
      Q => dgain_offset(6),
      R => p_0_in
    );
\dgain_offset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dgain_offset_14,
      D => s00_axi_wdata(7),
      Q => dgain_offset(7),
      R => p_0_in
    );
\dgain_offset_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dgain_offset_14,
      D => s00_axi_wdata(8),
      Q => dgain_offset(8),
      R => p_0_in
    );
dpc_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_0_in_0(3),
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(0),
      I4 => dpc_en_i_2_n_0,
      O => dpc_en
    );
dpc_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \stat_ae_rect_w[11]_i_4_n_0\,
      I1 => p_0_in_0(6),
      I2 => p_0_in_0(5),
      I3 => p_0_in_0(4),
      O => dpc_en_i_2_n_0
    );
dpc_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => dpc_en,
      D => s00_axi_wdata(0),
      Q => data1(0),
      S => p_0_in
    );
\dpc_threshold[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_0_in_0(3),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => dpc_en_i_2_n_0,
      O => dpc_threshold_13
    );
\dpc_threshold_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dpc_threshold_13,
      D => s00_axi_wdata(0),
      Q => dpc_threshold(0),
      R => p_0_in
    );
\dpc_threshold_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dpc_threshold_13,
      D => s00_axi_wdata(1),
      Q => dpc_threshold(1),
      R => p_0_in
    );
\dpc_threshold_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dpc_threshold_13,
      D => s00_axi_wdata(2),
      Q => dpc_threshold(2),
      R => p_0_in
    );
\dpc_threshold_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => dpc_threshold_13,
      D => s00_axi_wdata(3),
      Q => dpc_threshold(3),
      S => p_0_in
    );
\dpc_threshold_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dpc_threshold_13,
      D => s00_axi_wdata(4),
      Q => dpc_threshold(4),
      R => p_0_in
    );
\dpc_threshold_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => dpc_threshold_13,
      D => s00_axi_wdata(5),
      Q => dpc_threshold(5),
      S => p_0_in
    );
\dpc_threshold_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dpc_threshold_13,
      D => s00_axi_wdata(6),
      Q => dpc_threshold(6),
      R => p_0_in
    );
\dpc_threshold_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dpc_threshold_13,
      D => s00_axi_wdata(7),
      Q => dpc_threshold(7),
      R => p_0_in
    );
\dpc_threshold_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => dpc_threshold_13,
      D => s00_axi_wdata(8),
      Q => dpc_threshold(8),
      R => p_0_in
    );
ee_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => dpc_en,
      D => s00_axi_wdata(9),
      Q => data1(9),
      S => p_0_in
    );
gamma_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => dpc_en,
      D => s00_axi_wdata(8),
      Q => data1(8),
      S => p_0_in
    );
int_ae_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => int_frame_done,
      I1 => stat_ae_done,
      I2 => p_2_in(1),
      O => int_ae_done_i_1_n_0
    );
int_ae_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => int_ae_done_i_1_n_0,
      Q => p_2_in(1),
      R => p_0_in
    );
int_awb_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => int_frame_done,
      I1 => stat_awb_done,
      I2 => p_2_in(2),
      O => int_awb_done_i_1_n_0
    );
int_awb_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => int_awb_done_i_1_n_0,
      Q => p_2_in(2),
      R => p_0_in
    );
int_frame_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => int_frame_done,
      I1 => prev_vsync,
      I2 => \^out_vsync\,
      I3 => p_2_in(0),
      O => int_frame_done_i_1_n_0
    );
int_frame_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => int_frame_done_i_3_n_0,
      I2 => p_0_in_0(4),
      I3 => p_0_in_0(5),
      I4 => p_0_in_0(3),
      I5 => \ccm_gg[7]_i_3_n_0\,
      O => int_frame_done
    );
int_frame_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      O => int_frame_done_i_3_n_0
    );
int_frame_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => int_frame_done_i_1_n_0,
      Q => p_2_in(0),
      R => p_0_in
    );
int_mask_ae_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s00_axi_wdata(1),
      I1 => int_mask_frame_done,
      I2 => p_1_in(1),
      O => int_mask_ae_done_i_1_n_0
    );
int_mask_ae_done_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => int_mask_ae_done_i_1_n_0,
      Q => p_1_in(1),
      S => p_0_in
    );
int_mask_awb_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s00_axi_wdata(2),
      I1 => int_mask_frame_done,
      I2 => p_1_in(2),
      O => int_mask_awb_done_i_1_n_0
    );
int_mask_awb_done_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => int_mask_awb_done_i_1_n_0,
      Q => p_1_in(2),
      S => p_0_in
    );
int_mask_frame_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s00_axi_wdata(0),
      I1 => int_mask_frame_done,
      I2 => p_1_in(0),
      O => int_mask_frame_done_i_1_n_0
    );
int_mask_frame_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \stat_ae_rect_h[15]_i_4_n_0\,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(4),
      I4 => p_0_in_0(5),
      I5 => p_0_in_0(3),
      O => int_mask_frame_done
    );
int_mask_frame_done_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => int_mask_frame_done_i_1_n_0,
      Q => p_1_in(0),
      S => p_0_in
    );
irq_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => p_1_in(1),
      I1 => p_2_in(1),
      I2 => p_2_in(0),
      I3 => p_1_in(0),
      I4 => p_2_in(2),
      I5 => p_1_in(2),
      O => irq
    );
isp_top_i0: entity work.design_1_xil_isp_lite_0_0_isp_top
     port map (
      D(31) => isp_top_i0_n_2,
      D(30) => isp_top_i0_n_3,
      D(29) => isp_top_i0_n_4,
      D(28) => isp_top_i0_n_5,
      D(27) => isp_top_i0_n_6,
      D(26) => isp_top_i0_n_7,
      D(25) => isp_top_i0_n_8,
      D(24) => isp_top_i0_n_9,
      D(23) => isp_top_i0_n_10,
      D(22) => isp_top_i0_n_11,
      D(21) => isp_top_i0_n_12,
      D(20) => isp_top_i0_n_13,
      D(19) => isp_top_i0_n_14,
      D(18) => isp_top_i0_n_15,
      D(17) => isp_top_i0_n_16,
      D(16) => isp_top_i0_n_17,
      D(15) => isp_top_i0_n_18,
      D(14) => isp_top_i0_n_19,
      D(13) => isp_top_i0_n_20,
      D(12) => isp_top_i0_n_21,
      D(11) => isp_top_i0_n_22,
      D(10) => isp_top_i0_n_23,
      D(9) => isp_top_i0_n_24,
      D(8) => isp_top_i0_n_25,
      D(7) => isp_top_i0_n_26,
      D(6) => isp_top_i0_n_27,
      D(5) => isp_top_i0_n_28,
      D(4) => isp_top_i0_n_29,
      D(3) => isp_top_i0_n_30,
      D(2) => isp_top_i0_n_31,
      D(1) => isp_top_i0_n_32,
      D(0) => isp_top_i0_n_33,
      O(3) => \tmp_cnt_reg[0]_i_37_n_4\,
      O(2) => \tmp_cnt_reg[0]_i_37_n_5\,
      O(1) => \tmp_cnt_reg[0]_i_37_n_6\,
      O(0) => \tmp_cnt_reg[0]_i_37_n_7\,
      Q(7 downto 0) => s_dgain_gain(7 downto 0),
      \axi_rdata[0]_i_2\ => \axi_rdata[2]_i_13_n_0\,
      \axi_rdata[4]_i_2\ => \axi_rdata_reg[4]_i_10_n_0\,
      \axi_rdata[7]_i_2\ => \axi_rdata_reg[7]_i_10_n_0\,
      \axi_rdata[8]_i_2\(8 downto 0) => stat_awb_min(8 downto 0),
      \axi_rdata[8]_i_2_0\(8 downto 0) => stat_awb_max(8 downto 0),
      \axi_rdata[8]_i_2_1\ => \axi_rdata[8]_i_10_n_0\,
      \axi_rdata_reg[0]\ => \axi_rdata[0]_i_4_n_0\,
      \axi_rdata_reg[0]_0\ => \axi_rdata[0]_i_6_n_0\,
      \axi_rdata_reg[0]_1\ => \axi_rdata_reg[0]_i_7_n_0\,
      \axi_rdata_reg[10]\ => \axi_rdata[10]_i_6_n_0\,
      \axi_rdata_reg[11]\ => \axi_rdata[11]_i_6_n_0\,
      \axi_rdata_reg[15]\ => \axi_rdata[15]_i_3_n_0\,
      \axi_rdata_reg[1]\ => \axi_rdata_reg[1]_i_3_n_0\,
      \axi_rdata_reg[1]_0\ => \axi_rdata[1]_i_5_n_0\,
      \axi_rdata_reg[1]_1\ => \axi_rdata[1]_i_11_n_0\,
      \axi_rdata_reg[1]_2\ => \axi_rdata[1]_i_12_n_0\,
      \axi_rdata_reg[2]\ => \axi_rdata[2]_i_4_n_0\,
      \axi_rdata_reg[2]_0\ => \axi_rdata[2]_i_6_n_0\,
      \axi_rdata_reg[2]_1\ => \axi_rdata_reg[2]_i_7_n_0\,
      \axi_rdata_reg[31]\ => \axi_rdata[31]_i_3_n_0\,
      \axi_rdata_reg[31]_0\ => \axi_rdata[31]_i_5_n_0\,
      \axi_rdata_reg[31]_1\ => \axi_rdata[31]_i_6_n_0\,
      \axi_rdata_reg[3]\ => \axi_rdata_reg[3]_i_3_n_0\,
      \axi_rdata_reg[3]_0\ => \axi_rdata_reg[3]_i_6_n_0\,
      \axi_rdata_reg[4]\ => \axi_rdata[4]_i_3_n_0\,
      \axi_rdata_reg[5]\ => \axi_rdata_reg[5]_i_3_n_0\,
      \axi_rdata_reg[5]_0\ => \axi_rdata_reg[5]_i_6_n_0\,
      \axi_rdata_reg[6]\ => \axi_rdata[15]_i_4_n_0\,
      \axi_rdata_reg[6]_0\ => \axi_rdata_reg[6]_i_3_n_0\,
      \axi_rdata_reg[6]_1\ => \axi_rdata_reg[6]_i_6_n_0\,
      \axi_rdata_reg[7]\ => \axi_rdata[7]_i_3_n_0\,
      \axi_rdata_reg[8]\ => \axi_rdata[8]_i_4_n_0\,
      \axi_rdata_reg[8]_0\ => \axi_rdata[14]_i_5_n_0\,
      \axi_rdata_reg[9]\ => \axi_rdata[9]_i_2_n_0\,
      \axi_rdata_reg[9]_0\ => \axi_rdata[14]_i_7_n_0\,
      \axi_rdata_reg[9]_1\ => \axi_rdata[14]_i_6_n_0\,
      cur_ram => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      \data_1_reg[14]\(8 downto 0) => s_dgain_offset(8 downto 0),
      \data_b_1_reg[16]\(7 downto 0) => s_wb_bgain(7 downto 0),
      \data_bb_reg[14]_i_12\(7 downto 0) => s_ccm_bb(7 downto 0),
      \data_bg_reg[14]_i_12\(7 downto 0) => s_ccm_bg(7 downto 0),
      \data_br_reg[14]_i_12\(7 downto 0) => s_ccm_br(7 downto 0),
      \data_g_1_reg[16]\(7 downto 0) => s_wb_ggain(7 downto 0),
      \data_gb_reg[14]_i_12\(7 downto 0) => s_ccm_gb(7 downto 0),
      \data_gg_reg[14]_i_12\(7 downto 0) => s_ccm_gg(7 downto 0),
      \data_gr_reg[14]_i_12\(7 downto 0) => s_ccm_gr(7 downto 0),
      \data_r_1_reg[16]\(7 downto 0) => s_wb_rgain(7 downto 0),
      \data_rg_reg[14]_i_12\(7 downto 0) => s_ccm_rg(7 downto 0),
      \data_rr_reg[14]_i_12\(7 downto 0) => s_ccm_rr(7 downto 0),
      in_href => in_href,
      in_raw(7 downto 0) => in_raw(7 downto 0),
      in_vsync => in_vsync,
      mem_reg => isp_top_i0_n_125,
      mem_reg_0 => isp_top_i0_n_126,
      mem_reg_1(31 downto 0) => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(31 downto 0),
      mem_reg_10 => isp_top_i0_n_135,
      mem_reg_11 => isp_top_i0_n_136,
      mem_reg_12 => isp_top_i0_n_137,
      mem_reg_13 => isp_top_i0_n_138,
      mem_reg_14 => isp_top_i0_n_139,
      mem_reg_15 => isp_top_i0_n_140,
      mem_reg_16 => isp_top_i0_n_141,
      mem_reg_17 => isp_top_i0_n_142,
      mem_reg_18 => isp_top_i0_n_143,
      mem_reg_19 => isp_top_i0_n_144,
      mem_reg_1_0(12 downto 11) => axi_araddr_area_bits(1 downto 0),
      mem_reg_1_0(10 downto 0) => stat_ae_hist_addr(10 downto 0),
      mem_reg_2 => isp_top_i0_n_127,
      mem_reg_20 => isp_top_i0_n_145,
      mem_reg_21 => isp_top_i0_n_146,
      mem_reg_22 => isp_top_i0_n_147,
      mem_reg_23 => isp_top_i0_n_148,
      mem_reg_24 => isp_top_i0_n_149,
      mem_reg_25 => isp_top_i0_n_150,
      mem_reg_26 => isp_top_i0_n_151,
      mem_reg_27 => isp_top_i0_n_152,
      mem_reg_28 => isp_top_i0_n_153,
      mem_reg_29 => isp_top_i0_n_154,
      mem_reg_3 => isp_top_i0_n_128,
      mem_reg_30 => isp_top_i0_n_155,
      mem_reg_31 => isp_top_i0_n_156,
      mem_reg_32 => isp_top_i0_n_157,
      mem_reg_33 => isp_top_i0_n_158,
      mem_reg_34 => isp_top_i0_n_159,
      mem_reg_35 => isp_top_i0_n_160,
      mem_reg_36 => isp_top_i0_n_161,
      mem_reg_37 => isp_top_i0_n_162,
      mem_reg_38 => isp_top_i0_n_163,
      mem_reg_39 => isp_top_i0_n_164,
      mem_reg_4 => isp_top_i0_n_129,
      mem_reg_40 => isp_top_i0_n_165,
      mem_reg_41 => isp_top_i0_n_166,
      mem_reg_42 => isp_top_i0_n_167,
      mem_reg_43 => isp_top_i0_n_168,
      mem_reg_44 => isp_top_i0_n_169,
      mem_reg_45 => isp_top_i0_n_170,
      mem_reg_46 => isp_top_i0_n_171,
      mem_reg_47 => isp_top_i0_n_172,
      mem_reg_48 => isp_top_i0_n_173,
      mem_reg_49 => isp_top_i0_n_174,
      mem_reg_5 => isp_top_i0_n_130,
      mem_reg_50 => isp_top_i0_n_175,
      mem_reg_51 => isp_top_i0_n_176,
      mem_reg_52 => isp_top_i0_n_177,
      mem_reg_53 => isp_top_i0_n_178,
      mem_reg_54 => isp_top_i0_n_179,
      mem_reg_55 => isp_top_i0_n_180,
      mem_reg_56 => isp_top_i0_n_181,
      mem_reg_57 => isp_top_i0_n_182,
      mem_reg_58 => isp_top_i0_n_183,
      mem_reg_59 => isp_top_i0_n_184,
      mem_reg_6 => isp_top_i0_n_131,
      mem_reg_60 => isp_top_i0_n_185,
      mem_reg_61 => isp_top_i0_n_186,
      mem_reg_62 => isp_top_i0_n_187,
      mem_reg_63 => isp_top_i0_n_188,
      mem_reg_7 => isp_top_i0_n_132,
      mem_reg_8 => isp_top_i0_n_133,
      mem_reg_9 => isp_top_i0_n_134,
      out_done => stat_awb_done,
      out_href => out_href,
      out_vsync => \^out_vsync\,
      out_yuv(23 downto 0) => out_yuv(23 downto 0),
      p_14_in => p_14_in,
      pclk => pclk,
      \^q\(31 downto 0) => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(31 downto 0),
      r_vaild_reg_i_2(8 downto 0) => s_stat_awb_min(8 downto 0),
      r_vaild_reg_i_3(8 downto 0) => s_stat_awb_max(8 downto 0),
      \raw_now_reg[7]\(3 downto 0) => s_nr_level(3 downto 0),
      \raw_now_reg[8]_i_11\(8 downto 0) => s_blc_gr(8 downto 0),
      \raw_now_reg[8]_i_5\(8 downto 0) => s_blc_gb(8 downto 0),
      \raw_now_reg[8]_i_7\(8 downto 0) => s_blc_b(8 downto 0),
      \raw_now_reg[8]_i_9\(8 downto 0) => s_blc_r(8 downto 0),
      rst_n => rst_n,
      s00_axi_aclk => s00_axi_aclk,
      s_blc_en => s_blc_en,
      s_bnr_en => s_bnr_en,
      s_ccm_en => s_ccm_en,
      s_csc_en => s_csc_en,
      s_demosic_en => s_demosic_en,
      s_dgain_en => s_dgain_en,
      s_dpc_en => s_dpc_en,
      s_ee_en => s_ee_en,
      s_gamma_en => s_gamma_en,
      s_module_reset => s_module_reset,
      s_stat_ae_en => s_stat_ae_en,
      s_stat_awb_en => s_stat_awb_en,
      s_wb_en => s_wb_en,
      stat_ae_done => stat_ae_done,
      stat_ae_rect_h(15 downto 0) => stat_ae_rect_h(15 downto 0),
      stat_ae_rect_w(15 downto 0) => stat_ae_rect_w(15 downto 0),
      stat_ae_rect_x(6 downto 0) => stat_ae_rect_x(14 downto 8),
      stat_ae_rect_y(6 downto 0) => stat_ae_rect_y(14 downto 8),
      t5_defective_pix_reg_i_9(8 downto 0) => s_dpc_threshold(8 downto 0),
      \tmp_cnt_reg[0]_i_13\(3) => \tmp_cnt_reg[0]_i_64_n_4\,
      \tmp_cnt_reg[0]_i_13\(2) => \tmp_cnt_reg[0]_i_64_n_5\,
      \tmp_cnt_reg[0]_i_13\(1) => \tmp_cnt_reg[0]_i_64_n_6\,
      \tmp_cnt_reg[0]_i_13\(0) => \tmp_cnt_reg[0]_i_64_n_7\,
      \tmp_cnt_reg[0]_i_18\(3) => \tmp_cnt_reg[0]_i_73_n_4\,
      \tmp_cnt_reg[0]_i_18\(2) => \tmp_cnt_reg[0]_i_73_n_5\,
      \tmp_cnt_reg[0]_i_18\(1) => \tmp_cnt_reg[0]_i_73_n_6\,
      \tmp_cnt_reg[0]_i_18\(0) => \tmp_cnt_reg[0]_i_73_n_7\,
      \tmp_cnt_reg[0]_i_32\(3) => \tmp_cnt_reg[0]_i_77_n_4\,
      \tmp_cnt_reg[0]_i_32\(2) => \tmp_cnt_reg[0]_i_77_n_5\,
      \tmp_cnt_reg[0]_i_32\(1) => \tmp_cnt_reg[0]_i_77_n_6\,
      \tmp_cnt_reg[0]_i_32\(0) => \tmp_cnt_reg[0]_i_77_n_7\,
      \tmp_cnt_reg[0]_i_38\(3) => \tmp_cnt_reg[0]_i_82_n_4\,
      \tmp_cnt_reg[0]_i_38\(2) => \tmp_cnt_reg[0]_i_82_n_5\,
      \tmp_cnt_reg[0]_i_38\(1) => \tmp_cnt_reg[0]_i_82_n_6\,
      \tmp_cnt_reg[0]_i_38\(0) => \tmp_cnt_reg[0]_i_82_n_7\,
      \tmp_cnt_reg[0]_i_4\(2) => \tmp_cnt_reg[0]_i_43_n_5\,
      \tmp_cnt_reg[0]_i_4\(1) => \tmp_cnt_reg[0]_i_43_n_6\,
      \tmp_cnt_reg[0]_i_4\(0) => \tmp_cnt_reg[0]_i_43_n_7\,
      \tmp_cnt_reg[0]_i_5\(10 downto 0) => s_stat_ae_rect_y(10 downto 0),
      \tmp_cnt_reg[0]_i_6\(11 downto 0) => s_stat_ae_rect_x(11 downto 0)
    );
module_reset_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => s00_axi_wdata(0),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(3),
      I3 => module_reset_i_2_n_0,
      I4 => module_reset,
      O => module_reset_i_1_n_0
    );
module_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => p_0_in_0(5),
      I2 => p_0_in_0(6),
      I3 => \stat_ae_rect_w[11]_i_4_n_0\,
      I4 => p_0_in_0(1),
      I5 => p_0_in_0(0),
      O => module_reset_i_2_n_0
    );
module_reset_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => module_reset_i_1_n_0,
      Q => module_reset,
      S => p_0_in
    );
\nr_level[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => dpc_en_i_2_n_0,
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      O => nr_level_9
    );
\nr_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nr_level_9,
      D => s00_axi_wdata(0),
      Q => nr_level(0),
      R => p_0_in
    );
\nr_level_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => nr_level_9,
      D => s00_axi_wdata(1),
      Q => nr_level(1),
      S => p_0_in
    );
\nr_level_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nr_level_9,
      D => s00_axi_wdata(2),
      Q => nr_level(2),
      R => p_0_in
    );
\nr_level_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => nr_level_9,
      D => s00_axi_wdata(3),
      Q => nr_level(3),
      R => p_0_in
    );
prev_vsync_r_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => in_vsync,
      Q => prev_vsync_r,
      R => '0'
    );
prev_vsync_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \^out_vsync\,
      Q => prev_vsync,
      R => '0'
    );
\s00_axi_rdata[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[0]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_157,
      I3 => isp_top_i0_n_125,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(0),
      O => s00_axi_rdata(0)
    );
\s00_axi_rdata[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(0),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(0),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[0]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[10]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_167,
      I3 => isp_top_i0_n_135,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(10),
      O => s00_axi_rdata(10)
    );
\s00_axi_rdata[10]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(10),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(10),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[10]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[11]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_168,
      I3 => isp_top_i0_n_136,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(11),
      O => s00_axi_rdata(11)
    );
\s00_axi_rdata[11]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(11),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(11),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[11]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[12]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_169,
      I3 => isp_top_i0_n_137,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(12),
      O => s00_axi_rdata(12)
    );
\s00_axi_rdata[12]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(12),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(12),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[12]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[13]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_170,
      I3 => isp_top_i0_n_138,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(13),
      O => s00_axi_rdata(13)
    );
\s00_axi_rdata[13]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(13),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(13),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[13]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[14]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_171,
      I3 => isp_top_i0_n_139,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(14),
      O => s00_axi_rdata(14)
    );
\s00_axi_rdata[14]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(14),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(14),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[14]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[15]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_172,
      I3 => isp_top_i0_n_140,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(15),
      O => s00_axi_rdata(15)
    );
\s00_axi_rdata[15]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(15),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(15),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[15]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[16]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_173,
      I3 => isp_top_i0_n_141,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(16),
      O => s00_axi_rdata(16)
    );
\s00_axi_rdata[16]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(16),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(16),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[16]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[17]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_174,
      I3 => isp_top_i0_n_142,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(17),
      O => s00_axi_rdata(17)
    );
\s00_axi_rdata[17]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(17),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(17),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[17]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[18]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_175,
      I3 => isp_top_i0_n_143,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(18),
      O => s00_axi_rdata(18)
    );
\s00_axi_rdata[18]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(18),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(18),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[18]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[19]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_176,
      I3 => isp_top_i0_n_144,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(19),
      O => s00_axi_rdata(19)
    );
\s00_axi_rdata[19]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(19),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(19),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[19]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[1]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_158,
      I3 => isp_top_i0_n_126,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(1),
      O => s00_axi_rdata(1)
    );
\s00_axi_rdata[1]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(1),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(1),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[1]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[20]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_177,
      I3 => isp_top_i0_n_145,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(20),
      O => s00_axi_rdata(20)
    );
\s00_axi_rdata[20]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(20),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(20),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[20]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[21]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_178,
      I3 => isp_top_i0_n_146,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(21),
      O => s00_axi_rdata(21)
    );
\s00_axi_rdata[21]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(21),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(21),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[21]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[22]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_179,
      I3 => isp_top_i0_n_147,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(22),
      O => s00_axi_rdata(22)
    );
\s00_axi_rdata[22]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(22),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(22),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[22]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[23]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_180,
      I3 => isp_top_i0_n_148,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(23),
      O => s00_axi_rdata(23)
    );
\s00_axi_rdata[23]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(23),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(23),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[23]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[24]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_181,
      I3 => isp_top_i0_n_149,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(24),
      O => s00_axi_rdata(24)
    );
\s00_axi_rdata[24]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(24),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(24),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[24]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[25]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_182,
      I3 => isp_top_i0_n_150,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(25),
      O => s00_axi_rdata(25)
    );
\s00_axi_rdata[25]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(25),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(25),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[25]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[26]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_183,
      I3 => isp_top_i0_n_151,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(26),
      O => s00_axi_rdata(26)
    );
\s00_axi_rdata[26]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(26),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(26),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[26]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[27]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_184,
      I3 => isp_top_i0_n_152,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(27),
      O => s00_axi_rdata(27)
    );
\s00_axi_rdata[27]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(27),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(27),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[27]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[28]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_185,
      I3 => isp_top_i0_n_153,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(28),
      O => s00_axi_rdata(28)
    );
\s00_axi_rdata[28]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(28),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(28),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[28]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[29]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_186,
      I3 => isp_top_i0_n_154,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(29),
      O => s00_axi_rdata(29)
    );
\s00_axi_rdata[29]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(29),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(29),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[29]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[2]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_159,
      I3 => isp_top_i0_n_127,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(2),
      O => s00_axi_rdata(2)
    );
\s00_axi_rdata[2]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(2),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(2),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[2]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[30]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_187,
      I3 => isp_top_i0_n_155,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(30),
      O => s00_axi_rdata(30)
    );
\s00_axi_rdata[30]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(30),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(30),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[30]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[31]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_188,
      I3 => isp_top_i0_n_156,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(31),
      O => s00_axi_rdata(31)
    );
\s00_axi_rdata[31]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(31),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(31),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[31]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[3]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_160,
      I3 => isp_top_i0_n_128,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(3),
      O => s00_axi_rdata(3)
    );
\s00_axi_rdata[3]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(3),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(3),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[3]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[4]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_161,
      I3 => isp_top_i0_n_129,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(4),
      O => s00_axi_rdata(4)
    );
\s00_axi_rdata[4]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(4),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(4),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[4]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[5]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_162,
      I3 => isp_top_i0_n_130,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(5),
      O => s00_axi_rdata(5)
    );
\s00_axi_rdata[5]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(5),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(5),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[5]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[6]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_163,
      I3 => isp_top_i0_n_131,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(6),
      O => s00_axi_rdata(6)
    );
\s00_axi_rdata[6]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(6),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(6),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[6]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[7]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_164,
      I3 => isp_top_i0_n_132,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(7),
      O => s00_axi_rdata(7)
    );
\s00_axi_rdata[7]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(7),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(7),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[7]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[8]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_165,
      I3 => isp_top_i0_n_133,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(8),
      O => s00_axi_rdata(8)
    );
\s00_axi_rdata[8]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(8),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(8),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[8]_INST_0_i_1_n_0\
    );
\s00_axi_rdata[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \s00_axi_rdata[9]_INST_0_i_1_n_0\,
      I1 => axi_araddr_area_bits(0),
      I2 => isp_top_i0_n_166,
      I3 => isp_top_i0_n_134,
      I4 => axi_araddr_area_bits(1),
      I5 => axi_rdata(9),
      O => s00_axi_rdata(9)
    );
\s00_axi_rdata[9]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \isp_stat_ae_i0/hist_ram_raw/ram1_q\(9),
      I1 => \isp_stat_ae_i0/hist_ram_raw/cur_ram\,
      I2 => \isp_stat_ae_i0/hist_ram_raw/ram0_q\(9),
      I3 => axi_araddr_area_bits(1),
      O => \s00_axi_rdata[9]_INST_0_i_1_n_0\
    );
\s_blc_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_b(0),
      Q => s_blc_b(0),
      R => '0'
    );
\s_blc_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_b(1),
      Q => s_blc_b(1),
      R => '0'
    );
\s_blc_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_b(2),
      Q => s_blc_b(2),
      R => '0'
    );
\s_blc_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_b(3),
      Q => s_blc_b(3),
      R => '0'
    );
\s_blc_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_b(4),
      Q => s_blc_b(4),
      R => '0'
    );
\s_blc_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_b(5),
      Q => s_blc_b(5),
      R => '0'
    );
\s_blc_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_b(6),
      Q => s_blc_b(6),
      R => '0'
    );
\s_blc_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_b(7),
      Q => s_blc_b(7),
      R => '0'
    );
\s_blc_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_b(8),
      Q => s_blc_b(8),
      R => '0'
    );
s_blc_en_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => data1(1),
      Q => s_blc_en,
      R => '0'
    );
\s_blc_gb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gb(0),
      Q => s_blc_gb(0),
      R => '0'
    );
\s_blc_gb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gb(1),
      Q => s_blc_gb(1),
      R => '0'
    );
\s_blc_gb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gb(2),
      Q => s_blc_gb(2),
      R => '0'
    );
\s_blc_gb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gb(3),
      Q => s_blc_gb(3),
      R => '0'
    );
\s_blc_gb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gb(4),
      Q => s_blc_gb(4),
      R => '0'
    );
\s_blc_gb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gb(5),
      Q => s_blc_gb(5),
      R => '0'
    );
\s_blc_gb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gb(6),
      Q => s_blc_gb(6),
      R => '0'
    );
\s_blc_gb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gb(7),
      Q => s_blc_gb(7),
      R => '0'
    );
\s_blc_gb_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gb(8),
      Q => s_blc_gb(8),
      R => '0'
    );
\s_blc_gr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gr(0),
      Q => s_blc_gr(0),
      R => '0'
    );
\s_blc_gr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gr(1),
      Q => s_blc_gr(1),
      R => '0'
    );
\s_blc_gr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gr(2),
      Q => s_blc_gr(2),
      R => '0'
    );
\s_blc_gr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gr(3),
      Q => s_blc_gr(3),
      R => '0'
    );
\s_blc_gr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gr(4),
      Q => s_blc_gr(4),
      R => '0'
    );
\s_blc_gr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gr(5),
      Q => s_blc_gr(5),
      R => '0'
    );
\s_blc_gr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gr(6),
      Q => s_blc_gr(6),
      R => '0'
    );
\s_blc_gr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gr(7),
      Q => s_blc_gr(7),
      R => '0'
    );
\s_blc_gr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_gr(8),
      Q => s_blc_gr(8),
      R => '0'
    );
\s_blc_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_r(0),
      Q => s_blc_r(0),
      R => '0'
    );
\s_blc_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_r(1),
      Q => s_blc_r(1),
      R => '0'
    );
\s_blc_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_r(2),
      Q => s_blc_r(2),
      R => '0'
    );
\s_blc_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_r(3),
      Q => s_blc_r(3),
      R => '0'
    );
\s_blc_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_r(4),
      Q => s_blc_r(4),
      R => '0'
    );
\s_blc_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_r(5),
      Q => s_blc_r(5),
      R => '0'
    );
\s_blc_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_r(6),
      Q => s_blc_r(6),
      R => '0'
    );
\s_blc_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_r(7),
      Q => s_blc_r(7),
      R => '0'
    );
\s_blc_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => blc_r(8),
      Q => s_blc_r(8),
      R => '0'
    );
s_bnr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => data1(2),
      Q => s_bnr_en,
      R => '0'
    );
\s_ccm_bb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_bb(0),
      Q => s_ccm_bb(0),
      R => '0'
    );
\s_ccm_bb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_bb(1),
      Q => s_ccm_bb(1),
      R => '0'
    );
\s_ccm_bb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_bb(2),
      Q => s_ccm_bb(2),
      R => '0'
    );
\s_ccm_bb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_bb(3),
      Q => s_ccm_bb(3),
      R => '0'
    );
\s_ccm_bb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_bb(4),
      Q => s_ccm_bb(4),
      R => '0'
    );
\s_ccm_bb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_bb(5),
      Q => s_ccm_bb(5),
      R => '0'
    );
\s_ccm_bb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_bb(6),
      Q => s_ccm_bb(6),
      R => '0'
    );
\s_ccm_bb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_bb(7),
      Q => s_ccm_bb(7),
      R => '0'
    );
\s_ccm_bg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_bg(0),
      Q => s_ccm_bg(0),
      R => '0'
    );
\s_ccm_bg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_bg(1),
      Q => s_ccm_bg(1),
      R => '0'
    );
\s_ccm_bg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_bg(2),
      Q => s_ccm_bg(2),
      R => '0'
    );
\s_ccm_bg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_bg(3),
      Q => s_ccm_bg(3),
      R => '0'
    );
\s_ccm_bg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_bg(4),
      Q => s_ccm_bg(4),
      R => '0'
    );
\s_ccm_bg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_bg(5),
      Q => s_ccm_bg(5),
      R => '0'
    );
\s_ccm_bg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_bg(6),
      Q => s_ccm_bg(6),
      R => '0'
    );
\s_ccm_bg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_bg(7),
      Q => s_ccm_bg(7),
      R => '0'
    );
\s_ccm_br_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_br(0),
      Q => s_ccm_br(0),
      R => '0'
    );
\s_ccm_br_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_br(1),
      Q => s_ccm_br(1),
      R => '0'
    );
\s_ccm_br_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_br(2),
      Q => s_ccm_br(2),
      R => '0'
    );
\s_ccm_br_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_br(3),
      Q => s_ccm_br(3),
      R => '0'
    );
\s_ccm_br_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_br(4),
      Q => s_ccm_br(4),
      R => '0'
    );
\s_ccm_br_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_br(5),
      Q => s_ccm_br(5),
      R => '0'
    );
\s_ccm_br_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_br(6),
      Q => s_ccm_br(6),
      R => '0'
    );
\s_ccm_br_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_br(7),
      Q => s_ccm_br(7),
      R => '0'
    );
s_ccm_en_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => data1(6),
      Q => s_ccm_en,
      R => '0'
    );
\s_ccm_gb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gb(0),
      Q => s_ccm_gb(0),
      R => '0'
    );
\s_ccm_gb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gb(1),
      Q => s_ccm_gb(1),
      R => '0'
    );
\s_ccm_gb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gb(2),
      Q => s_ccm_gb(2),
      R => '0'
    );
\s_ccm_gb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gb(3),
      Q => s_ccm_gb(3),
      R => '0'
    );
\s_ccm_gb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gb(4),
      Q => s_ccm_gb(4),
      R => '0'
    );
\s_ccm_gb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gb(5),
      Q => s_ccm_gb(5),
      R => '0'
    );
\s_ccm_gb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gb(6),
      Q => s_ccm_gb(6),
      R => '0'
    );
\s_ccm_gb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gb(7),
      Q => s_ccm_gb(7),
      R => '0'
    );
\s_ccm_gg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gg(0),
      Q => s_ccm_gg(0),
      R => '0'
    );
\s_ccm_gg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gg(1),
      Q => s_ccm_gg(1),
      R => '0'
    );
\s_ccm_gg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gg(2),
      Q => s_ccm_gg(2),
      R => '0'
    );
\s_ccm_gg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gg(3),
      Q => s_ccm_gg(3),
      R => '0'
    );
\s_ccm_gg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gg(4),
      Q => s_ccm_gg(4),
      R => '0'
    );
\s_ccm_gg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gg(5),
      Q => s_ccm_gg(5),
      R => '0'
    );
\s_ccm_gg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gg(6),
      Q => s_ccm_gg(6),
      R => '0'
    );
\s_ccm_gg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gg(7),
      Q => s_ccm_gg(7),
      R => '0'
    );
\s_ccm_gr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gr(0),
      Q => s_ccm_gr(0),
      R => '0'
    );
\s_ccm_gr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gr(1),
      Q => s_ccm_gr(1),
      R => '0'
    );
\s_ccm_gr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gr(2),
      Q => s_ccm_gr(2),
      R => '0'
    );
\s_ccm_gr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gr(3),
      Q => s_ccm_gr(3),
      R => '0'
    );
\s_ccm_gr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gr(4),
      Q => s_ccm_gr(4),
      R => '0'
    );
\s_ccm_gr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gr(5),
      Q => s_ccm_gr(5),
      R => '0'
    );
\s_ccm_gr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gr(6),
      Q => s_ccm_gr(6),
      R => '0'
    );
\s_ccm_gr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_gr(7),
      Q => s_ccm_gr(7),
      R => '0'
    );
\s_ccm_rg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_rg(0),
      Q => s_ccm_rg(0),
      R => '0'
    );
\s_ccm_rg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_rg(1),
      Q => s_ccm_rg(1),
      R => '0'
    );
\s_ccm_rg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_rg(2),
      Q => s_ccm_rg(2),
      R => '0'
    );
\s_ccm_rg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_rg(3),
      Q => s_ccm_rg(3),
      R => '0'
    );
\s_ccm_rg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_rg(4),
      Q => s_ccm_rg(4),
      R => '0'
    );
\s_ccm_rg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_rg(5),
      Q => s_ccm_rg(5),
      R => '0'
    );
\s_ccm_rg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_rg(6),
      Q => s_ccm_rg(6),
      R => '0'
    );
\s_ccm_rg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_rg(7),
      Q => s_ccm_rg(7),
      R => '0'
    );
\s_ccm_rr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_rr(0),
      Q => s_ccm_rr(0),
      R => '0'
    );
\s_ccm_rr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_rr(1),
      Q => s_ccm_rr(1),
      R => '0'
    );
\s_ccm_rr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_rr(2),
      Q => s_ccm_rr(2),
      R => '0'
    );
\s_ccm_rr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_rr(3),
      Q => s_ccm_rr(3),
      R => '0'
    );
\s_ccm_rr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_rr(4),
      Q => s_ccm_rr(4),
      R => '0'
    );
\s_ccm_rr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_rr(5),
      Q => s_ccm_rr(5),
      R => '0'
    );
\s_ccm_rr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_rr(6),
      Q => s_ccm_rr(6),
      R => '0'
    );
\s_ccm_rr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => ccm_rr(7),
      Q => s_ccm_rr(7),
      R => '0'
    );
s_csc_en_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => data1(7),
      Q => s_csc_en,
      R => '0'
    );
s_demosic_en_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => data1(4),
      Q => s_demosic_en,
      R => '0'
    );
s_dgain_en_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => data1(3),
      Q => s_dgain_en,
      R => '0'
    );
\s_dgain_gain_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dgain_gain(0),
      Q => s_dgain_gain(0),
      R => '0'
    );
\s_dgain_gain_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dgain_gain(1),
      Q => s_dgain_gain(1),
      R => '0'
    );
\s_dgain_gain_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dgain_gain(2),
      Q => s_dgain_gain(2),
      R => '0'
    );
\s_dgain_gain_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dgain_gain(3),
      Q => s_dgain_gain(3),
      R => '0'
    );
\s_dgain_gain_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dgain_gain(4),
      Q => s_dgain_gain(4),
      R => '0'
    );
\s_dgain_gain_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dgain_gain(5),
      Q => s_dgain_gain(5),
      R => '0'
    );
\s_dgain_gain_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dgain_gain(6),
      Q => s_dgain_gain(6),
      R => '0'
    );
\s_dgain_gain_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dgain_gain(7),
      Q => s_dgain_gain(7),
      R => '0'
    );
\s_dgain_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dgain_offset(0),
      Q => s_dgain_offset(0),
      R => '0'
    );
\s_dgain_offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dgain_offset(1),
      Q => s_dgain_offset(1),
      R => '0'
    );
\s_dgain_offset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dgain_offset(2),
      Q => s_dgain_offset(2),
      R => '0'
    );
\s_dgain_offset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dgain_offset(3),
      Q => s_dgain_offset(3),
      R => '0'
    );
\s_dgain_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dgain_offset(4),
      Q => s_dgain_offset(4),
      R => '0'
    );
\s_dgain_offset_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dgain_offset(5),
      Q => s_dgain_offset(5),
      R => '0'
    );
\s_dgain_offset_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dgain_offset(6),
      Q => s_dgain_offset(6),
      R => '0'
    );
\s_dgain_offset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dgain_offset(7),
      Q => s_dgain_offset(7),
      R => '0'
    );
\s_dgain_offset_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dgain_offset(8),
      Q => s_dgain_offset(8),
      R => '0'
    );
s_dpc_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => prev_vsync_r,
      I1 => in_vsync,
      O => frame_start
    );
s_dpc_en_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => data1(0),
      Q => s_dpc_en,
      R => '0'
    );
\s_dpc_threshold_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dpc_threshold(0),
      Q => s_dpc_threshold(0),
      R => '0'
    );
\s_dpc_threshold_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dpc_threshold(1),
      Q => s_dpc_threshold(1),
      R => '0'
    );
\s_dpc_threshold_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dpc_threshold(2),
      Q => s_dpc_threshold(2),
      R => '0'
    );
\s_dpc_threshold_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dpc_threshold(3),
      Q => s_dpc_threshold(3),
      R => '0'
    );
\s_dpc_threshold_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dpc_threshold(4),
      Q => s_dpc_threshold(4),
      R => '0'
    );
\s_dpc_threshold_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dpc_threshold(5),
      Q => s_dpc_threshold(5),
      R => '0'
    );
\s_dpc_threshold_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dpc_threshold(6),
      Q => s_dpc_threshold(6),
      R => '0'
    );
\s_dpc_threshold_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dpc_threshold(7),
      Q => s_dpc_threshold(7),
      R => '0'
    );
\s_dpc_threshold_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => dpc_threshold(8),
      Q => s_dpc_threshold(8),
      R => '0'
    );
s_ee_en_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => data1(9),
      Q => s_ee_en,
      R => '0'
    );
s_gamma_en_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => data1(8),
      Q => s_gamma_en,
      R => '0'
    );
s_module_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => '1',
      D => module_reset,
      Q => s_module_reset,
      R => '0'
    );
\s_nr_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => nr_level(0),
      Q => s_nr_level(0),
      R => '0'
    );
\s_nr_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => nr_level(1),
      Q => s_nr_level(1),
      R => '0'
    );
\s_nr_level_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => nr_level(2),
      Q => s_nr_level(2),
      R => '0'
    );
\s_nr_level_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => nr_level(3),
      Q => s_nr_level(3),
      R => '0'
    );
s_stat_ae_en_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => data1(10),
      Q => s_stat_ae_en,
      R => '0'
    );
\s_stat_ae_rect_h_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_h(0),
      Q => s_stat_ae_rect_h(0),
      R => '0'
    );
\s_stat_ae_rect_h_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_h(10),
      Q => s_stat_ae_rect_h(10),
      R => '0'
    );
\s_stat_ae_rect_h_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_h(1),
      Q => s_stat_ae_rect_h(1),
      R => '0'
    );
\s_stat_ae_rect_h_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_h(2),
      Q => s_stat_ae_rect_h(2),
      R => '0'
    );
\s_stat_ae_rect_h_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_h(3),
      Q => s_stat_ae_rect_h(3),
      R => '0'
    );
\s_stat_ae_rect_h_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_h(4),
      Q => s_stat_ae_rect_h(4),
      R => '0'
    );
\s_stat_ae_rect_h_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_h(5),
      Q => s_stat_ae_rect_h(5),
      R => '0'
    );
\s_stat_ae_rect_h_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_h(6),
      Q => s_stat_ae_rect_h(6),
      R => '0'
    );
\s_stat_ae_rect_h_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_h(7),
      Q => s_stat_ae_rect_h(7),
      R => '0'
    );
\s_stat_ae_rect_h_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_h(8),
      Q => s_stat_ae_rect_h(8),
      R => '0'
    );
\s_stat_ae_rect_h_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_h(9),
      Q => s_stat_ae_rect_h(9),
      R => '0'
    );
\s_stat_ae_rect_w_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_w(0),
      Q => s_stat_ae_rect_w(0),
      R => '0'
    );
\s_stat_ae_rect_w_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_w(10),
      Q => s_stat_ae_rect_w(10),
      R => '0'
    );
\s_stat_ae_rect_w_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_w(11),
      Q => s_stat_ae_rect_w(11),
      R => '0'
    );
\s_stat_ae_rect_w_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_w(1),
      Q => s_stat_ae_rect_w(1),
      R => '0'
    );
\s_stat_ae_rect_w_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_w(2),
      Q => s_stat_ae_rect_w(2),
      R => '0'
    );
\s_stat_ae_rect_w_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_w(3),
      Q => s_stat_ae_rect_w(3),
      R => '0'
    );
\s_stat_ae_rect_w_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_w(4),
      Q => s_stat_ae_rect_w(4),
      R => '0'
    );
\s_stat_ae_rect_w_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_w(5),
      Q => s_stat_ae_rect_w(5),
      R => '0'
    );
\s_stat_ae_rect_w_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_w(6),
      Q => s_stat_ae_rect_w(6),
      R => '0'
    );
\s_stat_ae_rect_w_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_w(7),
      Q => s_stat_ae_rect_w(7),
      R => '0'
    );
\s_stat_ae_rect_w_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_w(8),
      Q => s_stat_ae_rect_w(8),
      R => '0'
    );
\s_stat_ae_rect_w_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_w(9),
      Q => s_stat_ae_rect_w(9),
      R => '0'
    );
\s_stat_ae_rect_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_x(0),
      Q => s_stat_ae_rect_x(0),
      R => '0'
    );
\s_stat_ae_rect_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_x(10),
      Q => s_stat_ae_rect_x(10),
      R => '0'
    );
\s_stat_ae_rect_x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_x(11),
      Q => s_stat_ae_rect_x(11),
      R => '0'
    );
\s_stat_ae_rect_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_x(1),
      Q => s_stat_ae_rect_x(1),
      R => '0'
    );
\s_stat_ae_rect_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_x(2),
      Q => s_stat_ae_rect_x(2),
      R => '0'
    );
\s_stat_ae_rect_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_x(3),
      Q => s_stat_ae_rect_x(3),
      R => '0'
    );
\s_stat_ae_rect_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_x(4),
      Q => s_stat_ae_rect_x(4),
      R => '0'
    );
\s_stat_ae_rect_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_x(5),
      Q => s_stat_ae_rect_x(5),
      R => '0'
    );
\s_stat_ae_rect_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_x(6),
      Q => s_stat_ae_rect_x(6),
      R => '0'
    );
\s_stat_ae_rect_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_x(7),
      Q => s_stat_ae_rect_x(7),
      R => '0'
    );
\s_stat_ae_rect_x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_x(8),
      Q => s_stat_ae_rect_x(8),
      R => '0'
    );
\s_stat_ae_rect_x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_x(9),
      Q => s_stat_ae_rect_x(9),
      R => '0'
    );
\s_stat_ae_rect_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_y(0),
      Q => s_stat_ae_rect_y(0),
      R => '0'
    );
\s_stat_ae_rect_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_y(10),
      Q => s_stat_ae_rect_y(10),
      R => '0'
    );
\s_stat_ae_rect_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_y(1),
      Q => s_stat_ae_rect_y(1),
      R => '0'
    );
\s_stat_ae_rect_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_y(2),
      Q => s_stat_ae_rect_y(2),
      R => '0'
    );
\s_stat_ae_rect_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_y(3),
      Q => s_stat_ae_rect_y(3),
      R => '0'
    );
\s_stat_ae_rect_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_y(4),
      Q => s_stat_ae_rect_y(4),
      R => '0'
    );
\s_stat_ae_rect_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_y(5),
      Q => s_stat_ae_rect_y(5),
      R => '0'
    );
\s_stat_ae_rect_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_y(6),
      Q => s_stat_ae_rect_y(6),
      R => '0'
    );
\s_stat_ae_rect_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_y(7),
      Q => s_stat_ae_rect_y(7),
      R => '0'
    );
\s_stat_ae_rect_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_y(8),
      Q => s_stat_ae_rect_y(8),
      R => '0'
    );
\s_stat_ae_rect_y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_ae_rect_y(9),
      Q => s_stat_ae_rect_y(9),
      R => '0'
    );
s_stat_awb_en_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => data1(11),
      Q => s_stat_awb_en,
      R => '0'
    );
\s_stat_awb_max_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_max(0),
      Q => s_stat_awb_max(0),
      R => '0'
    );
\s_stat_awb_max_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_max(1),
      Q => s_stat_awb_max(1),
      R => '0'
    );
\s_stat_awb_max_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_max(2),
      Q => s_stat_awb_max(2),
      R => '0'
    );
\s_stat_awb_max_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_max(3),
      Q => s_stat_awb_max(3),
      R => '0'
    );
\s_stat_awb_max_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_max(4),
      Q => s_stat_awb_max(4),
      R => '0'
    );
\s_stat_awb_max_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_max(5),
      Q => s_stat_awb_max(5),
      R => '0'
    );
\s_stat_awb_max_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_max(6),
      Q => s_stat_awb_max(6),
      R => '0'
    );
\s_stat_awb_max_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_max(7),
      Q => s_stat_awb_max(7),
      R => '0'
    );
\s_stat_awb_max_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_max(8),
      Q => s_stat_awb_max(8),
      R => '0'
    );
\s_stat_awb_min_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_min(0),
      Q => s_stat_awb_min(0),
      R => '0'
    );
\s_stat_awb_min_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_min(1),
      Q => s_stat_awb_min(1),
      R => '0'
    );
\s_stat_awb_min_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_min(2),
      Q => s_stat_awb_min(2),
      R => '0'
    );
\s_stat_awb_min_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_min(3),
      Q => s_stat_awb_min(3),
      R => '0'
    );
\s_stat_awb_min_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_min(4),
      Q => s_stat_awb_min(4),
      R => '0'
    );
\s_stat_awb_min_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_min(5),
      Q => s_stat_awb_min(5),
      R => '0'
    );
\s_stat_awb_min_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_min(6),
      Q => s_stat_awb_min(6),
      R => '0'
    );
\s_stat_awb_min_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_min(7),
      Q => s_stat_awb_min(7),
      R => '0'
    );
\s_stat_awb_min_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => stat_awb_min(8),
      Q => s_stat_awb_min(8),
      R => '0'
    );
\s_wb_bgain_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_bgain(0),
      Q => s_wb_bgain(0),
      R => '0'
    );
\s_wb_bgain_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_bgain(1),
      Q => s_wb_bgain(1),
      R => '0'
    );
\s_wb_bgain_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_bgain(2),
      Q => s_wb_bgain(2),
      R => '0'
    );
\s_wb_bgain_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_bgain(3),
      Q => s_wb_bgain(3),
      R => '0'
    );
\s_wb_bgain_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_bgain(4),
      Q => s_wb_bgain(4),
      R => '0'
    );
\s_wb_bgain_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_bgain(5),
      Q => s_wb_bgain(5),
      R => '0'
    );
\s_wb_bgain_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_bgain(6),
      Q => s_wb_bgain(6),
      R => '0'
    );
\s_wb_bgain_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_bgain(7),
      Q => s_wb_bgain(7),
      R => '0'
    );
s_wb_en_reg: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => data1(5),
      Q => s_wb_en,
      R => '0'
    );
\s_wb_ggain_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_ggain(0),
      Q => s_wb_ggain(0),
      R => '0'
    );
\s_wb_ggain_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_ggain(1),
      Q => s_wb_ggain(1),
      R => '0'
    );
\s_wb_ggain_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_ggain(2),
      Q => s_wb_ggain(2),
      R => '0'
    );
\s_wb_ggain_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_ggain(3),
      Q => s_wb_ggain(3),
      R => '0'
    );
\s_wb_ggain_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_ggain(4),
      Q => s_wb_ggain(4),
      R => '0'
    );
\s_wb_ggain_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_ggain(5),
      Q => s_wb_ggain(5),
      R => '0'
    );
\s_wb_ggain_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_ggain(6),
      Q => s_wb_ggain(6),
      R => '0'
    );
\s_wb_ggain_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_ggain(7),
      Q => s_wb_ggain(7),
      R => '0'
    );
\s_wb_rgain_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_rgain(0),
      Q => s_wb_rgain(0),
      R => '0'
    );
\s_wb_rgain_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_rgain(1),
      Q => s_wb_rgain(1),
      R => '0'
    );
\s_wb_rgain_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_rgain(2),
      Q => s_wb_rgain(2),
      R => '0'
    );
\s_wb_rgain_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_rgain(3),
      Q => s_wb_rgain(3),
      R => '0'
    );
\s_wb_rgain_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_rgain(4),
      Q => s_wb_rgain(4),
      R => '0'
    );
\s_wb_rgain_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_rgain(5),
      Q => s_wb_rgain(5),
      R => '0'
    );
\s_wb_rgain_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_rgain(6),
      Q => s_wb_rgain(6),
      R => '0'
    );
\s_wb_rgain_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => frame_start,
      D => wb_rgain(7),
      Q => s_wb_rgain(7),
      R => '0'
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      O => p_14_in
    );
stat_ae_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => dpc_en,
      D => s00_axi_wdata(10),
      Q => data1(10),
      S => p_0_in
    );
\stat_ae_rect_h[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s00_axi_wdata(10),
      I1 => \stat_ae_rect_w[11]_i_4_n_0\,
      O => \stat_ae_rect_h[10]_i_1_n_0\
    );
\stat_ae_rect_h[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00000000"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(0),
      I3 => \stat_ae_rect_w[15]_i_3_n_0\,
      I4 => s00_axi_aresetn,
      I5 => \stat_ae_rect_h[15]_i_2_n_0\,
      O => \stat_ae_rect_h[11]_i_1_n_0\
    );
\stat_ae_rect_h[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_wdata(11),
      I1 => \stat_ae_rect_w[11]_i_4_n_0\,
      O => \stat_ae_rect_h[11]_i_2_n_0\
    );
\stat_ae_rect_h[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFB0000"
    )
        port map (
      I0 => \stat_ae_rect_w[15]_i_3_n_0\,
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(2),
      I4 => \stat_ae_rect_h[15]_i_2_n_0\,
      O => \stat_ae_rect_h[15]_i_1_n_0\
    );
\stat_ae_rect_h[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(5),
      I3 => \stat_ae_rect_h[15]_i_3_n_0\,
      I4 => \stat_ae_rect_h[15]_i_4_n_0\,
      I5 => s00_axi_aresetn,
      O => \stat_ae_rect_h[15]_i_2_n_0\
    );
\stat_ae_rect_h[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => p_0_in_0(4),
      O => \stat_ae_rect_h[15]_i_3_n_0\
    );
\stat_ae_rect_h[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => \stat_ae_rect_w[11]_i_4_n_0\,
      I2 => p_0_in_0(6),
      O => \stat_ae_rect_h[15]_i_4_n_0\
    );
\stat_ae_rect_h[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s00_axi_wdata(7),
      I1 => \stat_ae_rect_w[11]_i_4_n_0\,
      O => \stat_ae_rect_h[7]_i_1_n_0\
    );
\stat_ae_rect_h[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s00_axi_wdata(8),
      I1 => \stat_ae_rect_w[11]_i_4_n_0\,
      O => \stat_ae_rect_h[8]_i_1_n_0\
    );
\stat_ae_rect_h[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s00_axi_wdata(9),
      I1 => \stat_ae_rect_w[11]_i_4_n_0\,
      O => \stat_ae_rect_h[9]_i_1_n_0\
    );
\stat_ae_rect_h_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_h[15]_i_2_n_0\,
      D => \stat_ae_rect_w[0]_i_1_n_0\,
      Q => stat_ae_rect_h(0),
      R => \stat_ae_rect_h[11]_i_1_n_0\
    );
\stat_ae_rect_h_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_h[15]_i_2_n_0\,
      D => \stat_ae_rect_h[10]_i_1_n_0\,
      Q => stat_ae_rect_h(10),
      S => \stat_ae_rect_h[11]_i_1_n_0\
    );
\stat_ae_rect_h_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_h[15]_i_2_n_0\,
      D => \stat_ae_rect_h[11]_i_2_n_0\,
      Q => stat_ae_rect_h(11),
      R => \stat_ae_rect_h[11]_i_1_n_0\
    );
\stat_ae_rect_h_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_h[15]_i_2_n_0\,
      D => \stat_ae_rect_w[12]_i_1_n_0\,
      Q => stat_ae_rect_h(12),
      R => \stat_ae_rect_h[15]_i_1_n_0\
    );
\stat_ae_rect_h_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_h[15]_i_2_n_0\,
      D => \stat_ae_rect_w[13]_i_1_n_0\,
      Q => stat_ae_rect_h(13),
      R => \stat_ae_rect_h[15]_i_1_n_0\
    );
\stat_ae_rect_h_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_h[15]_i_2_n_0\,
      D => \stat_ae_rect_w[14]_i_1_n_0\,
      Q => stat_ae_rect_h(14),
      R => \stat_ae_rect_h[15]_i_1_n_0\
    );
\stat_ae_rect_h_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_h[15]_i_2_n_0\,
      D => \stat_ae_rect_w[15]_i_2_n_0\,
      Q => stat_ae_rect_h(15),
      R => \stat_ae_rect_h[15]_i_1_n_0\
    );
\stat_ae_rect_h_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_h[15]_i_2_n_0\,
      D => \stat_ae_rect_w[1]_i_1_n_0\,
      Q => stat_ae_rect_h(1),
      R => \stat_ae_rect_h[11]_i_1_n_0\
    );
\stat_ae_rect_h_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_h[15]_i_2_n_0\,
      D => \stat_ae_rect_w[2]_i_1_n_0\,
      Q => stat_ae_rect_h(2),
      R => \stat_ae_rect_h[11]_i_1_n_0\
    );
\stat_ae_rect_h_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_h[15]_i_2_n_0\,
      D => \stat_ae_rect_w[3]_i_1_n_0\,
      Q => stat_ae_rect_h(3),
      R => \stat_ae_rect_h[11]_i_1_n_0\
    );
\stat_ae_rect_h_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_h[15]_i_2_n_0\,
      D => \stat_ae_rect_w[4]_i_1_n_0\,
      Q => stat_ae_rect_h(4),
      R => \stat_ae_rect_h[11]_i_1_n_0\
    );
\stat_ae_rect_h_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_h[15]_i_2_n_0\,
      D => \stat_ae_rect_w[5]_i_1_n_0\,
      Q => stat_ae_rect_h(5),
      R => \stat_ae_rect_h[11]_i_1_n_0\
    );
\stat_ae_rect_h_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_h[15]_i_2_n_0\,
      D => \stat_ae_rect_w[6]_i_2_n_0\,
      Q => stat_ae_rect_h(6),
      R => \stat_ae_rect_h[11]_i_1_n_0\
    );
\stat_ae_rect_h_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_h[15]_i_2_n_0\,
      D => \stat_ae_rect_h[7]_i_1_n_0\,
      Q => stat_ae_rect_h(7),
      S => \stat_ae_rect_h[11]_i_1_n_0\
    );
\stat_ae_rect_h_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_h[15]_i_2_n_0\,
      D => \stat_ae_rect_h[8]_i_1_n_0\,
      Q => stat_ae_rect_h(8),
      S => \stat_ae_rect_h[11]_i_1_n_0\
    );
\stat_ae_rect_h_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_h[15]_i_2_n_0\,
      D => \stat_ae_rect_h[9]_i_1_n_0\,
      Q => stat_ae_rect_h(9),
      S => \stat_ae_rect_h[11]_i_1_n_0\
    );
\stat_ae_rect_w[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_wdata(0),
      I1 => \stat_ae_rect_w[11]_i_4_n_0\,
      O => \stat_ae_rect_w[0]_i_1_n_0\
    );
\stat_ae_rect_w[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \stat_ae_rect_w[11]_i_3_n_0\,
      I1 => s00_axi_wdata(10),
      I2 => \stat_ae_rect_w[11]_i_4_n_0\,
      O => \stat_ae_rect_w[10]_i_1_n_0\
    );
\stat_ae_rect_w[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => \ccm_gr[7]_i_2_n_0\,
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(3),
      I5 => s00_axi_aresetn,
      O => \stat_ae_rect_w[11]_i_1_n_0\
    );
\stat_ae_rect_w[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \stat_ae_rect_w[11]_i_3_n_0\,
      I1 => \stat_ae_rect_w[11]_i_4_n_0\,
      I2 => s00_axi_wdata(11),
      O => \stat_ae_rect_w[11]_i_2_n_0\
    );
\stat_ae_rect_w[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \stat_ae_rect_w[15]_i_3_n_0\,
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(2),
      O => \stat_ae_rect_w[11]_i_3_n_0\
    );
\stat_ae_rect_w[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => axi_awaddr_area_bits(0),
      I1 => axi_awaddr_area_bits(1),
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      I4 => \^s_axi_awready\,
      I5 => \^s_axi_wready\,
      O => \stat_ae_rect_w[11]_i_4_n_0\
    );
\stat_ae_rect_w[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \stat_ae_rect_w[11]_i_4_n_0\,
      I1 => s00_axi_wdata(12),
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(2),
      I4 => s00_axi_aresetn,
      O => \stat_ae_rect_w[12]_i_1_n_0\
    );
\stat_ae_rect_w[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \stat_ae_rect_w[11]_i_4_n_0\,
      I1 => s00_axi_wdata(13),
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(2),
      I4 => s00_axi_aresetn,
      O => \stat_ae_rect_w[13]_i_1_n_0\
    );
\stat_ae_rect_w[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \stat_ae_rect_w[11]_i_4_n_0\,
      I1 => s00_axi_wdata(14),
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(2),
      I4 => s00_axi_aresetn,
      O => \stat_ae_rect_w[14]_i_1_n_0\
    );
\stat_ae_rect_w[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA88A8"
    )
        port map (
      I0 => \stat_ae_rect_w[11]_i_1_n_0\,
      I1 => \stat_ae_rect_w[15]_i_3_n_0\,
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(2),
      O => \stat_ae_rect_w[15]_i_1_n_0\
    );
\stat_ae_rect_w[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \stat_ae_rect_w[11]_i_4_n_0\,
      I1 => s00_axi_wdata(15),
      I2 => p_0_in_0(1),
      I3 => p_0_in_0(2),
      I4 => s00_axi_aresetn,
      O => \stat_ae_rect_w[15]_i_2_n_0\
    );
\stat_ae_rect_w[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => p_0_in_0(4),
      I2 => p_0_in_0(5),
      I3 => p_0_in_0(3),
      O => \stat_ae_rect_w[15]_i_3_n_0\
    );
\stat_ae_rect_w[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_wdata(1),
      I1 => \stat_ae_rect_w[11]_i_4_n_0\,
      O => \stat_ae_rect_w[1]_i_1_n_0\
    );
\stat_ae_rect_w[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_wdata(2),
      I1 => \stat_ae_rect_w[11]_i_4_n_0\,
      O => \stat_ae_rect_w[2]_i_1_n_0\
    );
\stat_ae_rect_w[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_wdata(3),
      I1 => \stat_ae_rect_w[11]_i_4_n_0\,
      O => \stat_ae_rect_w[3]_i_1_n_0\
    );
\stat_ae_rect_w[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_wdata(4),
      I1 => \stat_ae_rect_w[11]_i_4_n_0\,
      O => \stat_ae_rect_w[4]_i_1_n_0\
    );
\stat_ae_rect_w[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_wdata(5),
      I1 => \stat_ae_rect_w[11]_i_4_n_0\,
      O => \stat_ae_rect_w[5]_i_1_n_0\
    );
\stat_ae_rect_w[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stat_ae_rect_w[11]_i_3_n_0\,
      I1 => \stat_ae_rect_w[11]_i_1_n_0\,
      O => \stat_ae_rect_w[6]_i_1_n_0\
    );
\stat_ae_rect_w[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_wdata(6),
      I1 => \stat_ae_rect_w[11]_i_4_n_0\,
      O => \stat_ae_rect_w[6]_i_2_n_0\
    );
\stat_ae_rect_w[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \stat_ae_rect_w[11]_i_3_n_0\,
      I1 => s00_axi_wdata(7),
      I2 => \stat_ae_rect_w[11]_i_4_n_0\,
      O => \stat_ae_rect_w[7]_i_1_n_0\
    );
\stat_ae_rect_w[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \stat_ae_rect_w[11]_i_3_n_0\,
      I1 => s00_axi_wdata(8),
      I2 => \stat_ae_rect_w[11]_i_4_n_0\,
      O => \stat_ae_rect_w[8]_i_1_n_0\
    );
\stat_ae_rect_w[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \stat_ae_rect_w[11]_i_3_n_0\,
      I1 => \stat_ae_rect_w[11]_i_4_n_0\,
      I2 => s00_axi_wdata(9),
      O => \stat_ae_rect_w[9]_i_1_n_0\
    );
\stat_ae_rect_w_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_w[11]_i_1_n_0\,
      D => \stat_ae_rect_w[0]_i_1_n_0\,
      Q => stat_ae_rect_w(0),
      R => \stat_ae_rect_w[6]_i_1_n_0\
    );
\stat_ae_rect_w_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_w[11]_i_1_n_0\,
      D => \stat_ae_rect_w[10]_i_1_n_0\,
      Q => stat_ae_rect_w(10),
      R => '0'
    );
\stat_ae_rect_w_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_w[11]_i_1_n_0\,
      D => \stat_ae_rect_w[11]_i_2_n_0\,
      Q => stat_ae_rect_w(11),
      R => '0'
    );
\stat_ae_rect_w_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_w[11]_i_1_n_0\,
      D => \stat_ae_rect_w[12]_i_1_n_0\,
      Q => stat_ae_rect_w(12),
      R => \stat_ae_rect_w[15]_i_1_n_0\
    );
\stat_ae_rect_w_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_w[11]_i_1_n_0\,
      D => \stat_ae_rect_w[13]_i_1_n_0\,
      Q => stat_ae_rect_w(13),
      R => \stat_ae_rect_w[15]_i_1_n_0\
    );
\stat_ae_rect_w_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_w[11]_i_1_n_0\,
      D => \stat_ae_rect_w[14]_i_1_n_0\,
      Q => stat_ae_rect_w(14),
      R => \stat_ae_rect_w[15]_i_1_n_0\
    );
\stat_ae_rect_w_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_w[11]_i_1_n_0\,
      D => \stat_ae_rect_w[15]_i_2_n_0\,
      Q => stat_ae_rect_w(15),
      R => \stat_ae_rect_w[15]_i_1_n_0\
    );
\stat_ae_rect_w_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_w[11]_i_1_n_0\,
      D => \stat_ae_rect_w[1]_i_1_n_0\,
      Q => stat_ae_rect_w(1),
      R => \stat_ae_rect_w[6]_i_1_n_0\
    );
\stat_ae_rect_w_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_w[11]_i_1_n_0\,
      D => \stat_ae_rect_w[2]_i_1_n_0\,
      Q => stat_ae_rect_w(2),
      R => \stat_ae_rect_w[6]_i_1_n_0\
    );
\stat_ae_rect_w_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_w[11]_i_1_n_0\,
      D => \stat_ae_rect_w[3]_i_1_n_0\,
      Q => stat_ae_rect_w(3),
      R => \stat_ae_rect_w[6]_i_1_n_0\
    );
\stat_ae_rect_w_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_w[11]_i_1_n_0\,
      D => \stat_ae_rect_w[4]_i_1_n_0\,
      Q => stat_ae_rect_w(4),
      R => \stat_ae_rect_w[6]_i_1_n_0\
    );
\stat_ae_rect_w_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_w[11]_i_1_n_0\,
      D => \stat_ae_rect_w[5]_i_1_n_0\,
      Q => stat_ae_rect_w(5),
      R => \stat_ae_rect_w[6]_i_1_n_0\
    );
\stat_ae_rect_w_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_w[11]_i_1_n_0\,
      D => \stat_ae_rect_w[6]_i_2_n_0\,
      Q => stat_ae_rect_w(6),
      R => \stat_ae_rect_w[6]_i_1_n_0\
    );
\stat_ae_rect_w_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_w[11]_i_1_n_0\,
      D => \stat_ae_rect_w[7]_i_1_n_0\,
      Q => stat_ae_rect_w(7),
      R => '0'
    );
\stat_ae_rect_w_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_w[11]_i_1_n_0\,
      D => \stat_ae_rect_w[8]_i_1_n_0\,
      Q => stat_ae_rect_w(8),
      R => '0'
    );
\stat_ae_rect_w_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_w[11]_i_1_n_0\,
      D => \stat_ae_rect_w[9]_i_1_n_0\,
      Q => stat_ae_rect_w(9),
      R => '0'
    );
\stat_ae_rect_x[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => s00_axi_wdata(0),
      I4 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_x[0]_i_1_n_0\
    );
\stat_ae_rect_x[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => s00_axi_wdata(10),
      I4 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_x[10]_i_1_n_0\
    );
\stat_ae_rect_x[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => s00_axi_wdata(11),
      I4 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_x[11]_i_1_n_0\
    );
\stat_ae_rect_x[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => s00_axi_wdata(12),
      I4 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_x[12]_i_1_n_0\
    );
\stat_ae_rect_x[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => s00_axi_wdata(13),
      I4 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_x[13]_i_1_n_0\
    );
\stat_ae_rect_x[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => s00_axi_wdata(14),
      I4 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_x[14]_i_1_n_0\
    );
\stat_ae_rect_x[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000200FFFFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(2),
      I4 => \ccm_gr[7]_i_2_n_0\,
      I5 => s00_axi_aresetn,
      O => \stat_ae_rect_x[15]_i_1_n_0\
    );
\stat_ae_rect_x[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => s00_axi_wdata(15),
      I4 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_x[15]_i_2_n_0\
    );
\stat_ae_rect_x[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => p_0_in_0(5),
      I2 => p_0_in_0(4),
      I3 => p_0_in_0(6),
      I4 => \stat_ae_rect_w[11]_i_4_n_0\,
      O => \stat_ae_rect_x[15]_i_3_n_0\
    );
\stat_ae_rect_x[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => s00_axi_wdata(1),
      I4 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_x[1]_i_1_n_0\
    );
\stat_ae_rect_x[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => s00_axi_wdata(2),
      I4 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_x[2]_i_1_n_0\
    );
\stat_ae_rect_x[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => s00_axi_wdata(3),
      I4 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_x[3]_i_1_n_0\
    );
\stat_ae_rect_x[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => s00_axi_wdata(4),
      I4 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_x[4]_i_1_n_0\
    );
\stat_ae_rect_x[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => s00_axi_wdata(5),
      I4 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_x[5]_i_1_n_0\
    );
\stat_ae_rect_x[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => s00_axi_wdata(6),
      I4 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_x[6]_i_1_n_0\
    );
\stat_ae_rect_x[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => s00_axi_wdata(7),
      I4 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_x[7]_i_1_n_0\
    );
\stat_ae_rect_x[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => s00_axi_wdata(8),
      I4 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_x[8]_i_1_n_0\
    );
\stat_ae_rect_x[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      I3 => s00_axi_wdata(9),
      I4 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_x[9]_i_1_n_0\
    );
\stat_ae_rect_x_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_x[15]_i_1_n_0\,
      D => \stat_ae_rect_x[0]_i_1_n_0\,
      Q => stat_ae_rect_x(0),
      R => p_0_in
    );
\stat_ae_rect_x_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_x[15]_i_1_n_0\,
      D => \stat_ae_rect_x[10]_i_1_n_0\,
      Q => stat_ae_rect_x(10),
      R => p_0_in
    );
\stat_ae_rect_x_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_x[15]_i_1_n_0\,
      D => \stat_ae_rect_x[11]_i_1_n_0\,
      Q => stat_ae_rect_x(11),
      R => p_0_in
    );
\stat_ae_rect_x_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_x[15]_i_1_n_0\,
      D => \stat_ae_rect_x[12]_i_1_n_0\,
      Q => stat_ae_rect_x(12),
      R => p_0_in
    );
\stat_ae_rect_x_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_x[15]_i_1_n_0\,
      D => \stat_ae_rect_x[13]_i_1_n_0\,
      Q => stat_ae_rect_x(13),
      R => p_0_in
    );
\stat_ae_rect_x_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_x[15]_i_1_n_0\,
      D => \stat_ae_rect_x[14]_i_1_n_0\,
      Q => stat_ae_rect_x(14),
      R => p_0_in
    );
\stat_ae_rect_x_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_x[15]_i_1_n_0\,
      D => \stat_ae_rect_x[15]_i_2_n_0\,
      Q => stat_ae_rect_x(15),
      R => p_0_in
    );
\stat_ae_rect_x_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_x[15]_i_1_n_0\,
      D => \stat_ae_rect_x[1]_i_1_n_0\,
      Q => stat_ae_rect_x(1),
      R => p_0_in
    );
\stat_ae_rect_x_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_x[15]_i_1_n_0\,
      D => \stat_ae_rect_x[2]_i_1_n_0\,
      Q => stat_ae_rect_x(2),
      R => p_0_in
    );
\stat_ae_rect_x_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_x[15]_i_1_n_0\,
      D => \stat_ae_rect_x[3]_i_1_n_0\,
      Q => stat_ae_rect_x(3),
      R => p_0_in
    );
\stat_ae_rect_x_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_x[15]_i_1_n_0\,
      D => \stat_ae_rect_x[4]_i_1_n_0\,
      Q => stat_ae_rect_x(4),
      R => p_0_in
    );
\stat_ae_rect_x_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_x[15]_i_1_n_0\,
      D => \stat_ae_rect_x[5]_i_1_n_0\,
      Q => stat_ae_rect_x(5),
      R => p_0_in
    );
\stat_ae_rect_x_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_x[15]_i_1_n_0\,
      D => \stat_ae_rect_x[6]_i_1_n_0\,
      Q => stat_ae_rect_x(6),
      R => p_0_in
    );
\stat_ae_rect_x_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_x[15]_i_1_n_0\,
      D => \stat_ae_rect_x[7]_i_1_n_0\,
      Q => stat_ae_rect_x(7),
      R => p_0_in
    );
\stat_ae_rect_x_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_x[15]_i_1_n_0\,
      D => \stat_ae_rect_x[8]_i_1_n_0\,
      Q => stat_ae_rect_x(8),
      R => p_0_in
    );
\stat_ae_rect_x_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_x[15]_i_1_n_0\,
      D => \stat_ae_rect_x[9]_i_1_n_0\,
      Q => stat_ae_rect_x(9),
      R => p_0_in
    );
\stat_ae_rect_y[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000FFFFFFFF"
    )
        port map (
      I0 => s00_axi_wdata(0),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => \stat_ae_rect_y[15]_i_3_n_0\,
      I5 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_y[0]_i_1_n_0\
    );
\stat_ae_rect_y[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000FFFFFFFF"
    )
        port map (
      I0 => s00_axi_wdata(10),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => \stat_ae_rect_y[15]_i_3_n_0\,
      I5 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_y[10]_i_1_n_0\
    );
\stat_ae_rect_y[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000FFFFFFFF"
    )
        port map (
      I0 => s00_axi_wdata(11),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => \stat_ae_rect_y[15]_i_3_n_0\,
      I5 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_y[11]_i_1_n_0\
    );
\stat_ae_rect_y[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000FFFFFFFF"
    )
        port map (
      I0 => s00_axi_wdata(12),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => \stat_ae_rect_y[15]_i_3_n_0\,
      I5 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_y[12]_i_1_n_0\
    );
\stat_ae_rect_y[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000FFFFFFFF"
    )
        port map (
      I0 => s00_axi_wdata(13),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => \stat_ae_rect_y[15]_i_3_n_0\,
      I5 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_y[13]_i_1_n_0\
    );
\stat_ae_rect_y[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000FFFFFFFF"
    )
        port map (
      I0 => s00_axi_wdata(14),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => \stat_ae_rect_y[15]_i_3_n_0\,
      I5 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_y[14]_i_1_n_0\
    );
\stat_ae_rect_y[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000800FFFFFFFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => \ccm_gr[7]_i_2_n_0\,
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(3),
      I5 => s00_axi_aresetn,
      O => \stat_ae_rect_y[15]_i_1_n_0\
    );
\stat_ae_rect_y[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAFFFFFFFF"
    )
        port map (
      I0 => \stat_ae_rect_y[15]_i_3_n_0\,
      I1 => s00_axi_wdata(15),
      I2 => p_0_in_0(2),
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      I5 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_y[15]_i_2_n_0\
    );
\stat_ae_rect_y[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000707"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => p_0_in_0(4),
      I2 => p_0_in_0(5),
      I3 => s00_axi_aresetn,
      I4 => \stat_ae_rect_y[15]_i_4_n_0\,
      O => \stat_ae_rect_y[15]_i_3_n_0\
    );
\stat_ae_rect_y[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      O => \stat_ae_rect_y[15]_i_4_n_0\
    );
\stat_ae_rect_y[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000FFFFFFFF"
    )
        port map (
      I0 => s00_axi_wdata(1),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => \stat_ae_rect_y[15]_i_3_n_0\,
      I5 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_y[1]_i_1_n_0\
    );
\stat_ae_rect_y[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000FFFFFFFF"
    )
        port map (
      I0 => s00_axi_wdata(2),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => \stat_ae_rect_y[15]_i_3_n_0\,
      I5 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_y[2]_i_1_n_0\
    );
\stat_ae_rect_y[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000FFFFFFFF"
    )
        port map (
      I0 => s00_axi_wdata(3),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => \stat_ae_rect_y[15]_i_3_n_0\,
      I5 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_y[3]_i_1_n_0\
    );
\stat_ae_rect_y[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000FFFFFFFF"
    )
        port map (
      I0 => s00_axi_wdata(4),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => \stat_ae_rect_y[15]_i_3_n_0\,
      I5 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_y[4]_i_1_n_0\
    );
\stat_ae_rect_y[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000FFFFFFFF"
    )
        port map (
      I0 => s00_axi_wdata(5),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => \stat_ae_rect_y[15]_i_3_n_0\,
      I5 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_y[5]_i_1_n_0\
    );
\stat_ae_rect_y[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000FFFFFFFF"
    )
        port map (
      I0 => s00_axi_wdata(6),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => \stat_ae_rect_y[15]_i_3_n_0\,
      I5 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_y[6]_i_1_n_0\
    );
\stat_ae_rect_y[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000FFFFFFFF"
    )
        port map (
      I0 => s00_axi_wdata(7),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => \stat_ae_rect_y[15]_i_3_n_0\,
      I5 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_y[7]_i_1_n_0\
    );
\stat_ae_rect_y[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000FFFFFFFF"
    )
        port map (
      I0 => s00_axi_wdata(8),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => \stat_ae_rect_y[15]_i_3_n_0\,
      I5 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_y[8]_i_1_n_0\
    );
\stat_ae_rect_y[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000FFFFFFFF"
    )
        port map (
      I0 => s00_axi_wdata(9),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(0),
      I3 => p_0_in_0(1),
      I4 => \stat_ae_rect_y[15]_i_3_n_0\,
      I5 => \stat_ae_rect_x[15]_i_3_n_0\,
      O => \stat_ae_rect_y[9]_i_1_n_0\
    );
\stat_ae_rect_y_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_y[15]_i_1_n_0\,
      D => \stat_ae_rect_y[0]_i_1_n_0\,
      Q => stat_ae_rect_y(0),
      R => p_0_in
    );
\stat_ae_rect_y_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_y[15]_i_1_n_0\,
      D => \stat_ae_rect_y[10]_i_1_n_0\,
      Q => stat_ae_rect_y(10),
      R => p_0_in
    );
\stat_ae_rect_y_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_y[15]_i_1_n_0\,
      D => \stat_ae_rect_y[11]_i_1_n_0\,
      Q => stat_ae_rect_y(11),
      R => p_0_in
    );
\stat_ae_rect_y_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_y[15]_i_1_n_0\,
      D => \stat_ae_rect_y[12]_i_1_n_0\,
      Q => stat_ae_rect_y(12),
      R => p_0_in
    );
\stat_ae_rect_y_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_y[15]_i_1_n_0\,
      D => \stat_ae_rect_y[13]_i_1_n_0\,
      Q => stat_ae_rect_y(13),
      R => p_0_in
    );
\stat_ae_rect_y_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_y[15]_i_1_n_0\,
      D => \stat_ae_rect_y[14]_i_1_n_0\,
      Q => stat_ae_rect_y(14),
      R => p_0_in
    );
\stat_ae_rect_y_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_y[15]_i_1_n_0\,
      D => \stat_ae_rect_y[15]_i_2_n_0\,
      Q => stat_ae_rect_y(15),
      R => p_0_in
    );
\stat_ae_rect_y_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_y[15]_i_1_n_0\,
      D => \stat_ae_rect_y[1]_i_1_n_0\,
      Q => stat_ae_rect_y(1),
      R => p_0_in
    );
\stat_ae_rect_y_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_y[15]_i_1_n_0\,
      D => \stat_ae_rect_y[2]_i_1_n_0\,
      Q => stat_ae_rect_y(2),
      R => p_0_in
    );
\stat_ae_rect_y_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_y[15]_i_1_n_0\,
      D => \stat_ae_rect_y[3]_i_1_n_0\,
      Q => stat_ae_rect_y(3),
      R => p_0_in
    );
\stat_ae_rect_y_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_y[15]_i_1_n_0\,
      D => \stat_ae_rect_y[4]_i_1_n_0\,
      Q => stat_ae_rect_y(4),
      R => p_0_in
    );
\stat_ae_rect_y_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_y[15]_i_1_n_0\,
      D => \stat_ae_rect_y[5]_i_1_n_0\,
      Q => stat_ae_rect_y(5),
      R => p_0_in
    );
\stat_ae_rect_y_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_y[15]_i_1_n_0\,
      D => \stat_ae_rect_y[6]_i_1_n_0\,
      Q => stat_ae_rect_y(6),
      R => p_0_in
    );
\stat_ae_rect_y_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_y[15]_i_1_n_0\,
      D => \stat_ae_rect_y[7]_i_1_n_0\,
      Q => stat_ae_rect_y(7),
      R => p_0_in
    );
\stat_ae_rect_y_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_y[15]_i_1_n_0\,
      D => \stat_ae_rect_y[8]_i_1_n_0\,
      Q => stat_ae_rect_y(8),
      R => p_0_in
    );
\stat_ae_rect_y_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stat_ae_rect_y[15]_i_1_n_0\,
      D => \stat_ae_rect_y[9]_i_1_n_0\,
      Q => stat_ae_rect_y(9),
      R => p_0_in
    );
stat_awb_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => dpc_en,
      D => s00_axi_wdata(11),
      Q => data1(11),
      S => p_0_in
    );
\stat_awb_max[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_0_in_0(3),
      I2 => \ccm_gr[7]_i_2_n_0\,
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(1),
      O => stat_awb_max_1
    );
\stat_awb_max_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_max_1,
      D => s00_axi_wdata(0),
      Q => stat_awb_max(0),
      R => p_0_in
    );
\stat_awb_max_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_max_1,
      D => s00_axi_wdata(1),
      Q => stat_awb_max(1),
      R => p_0_in
    );
\stat_awb_max_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_max_1,
      D => s00_axi_wdata(2),
      Q => stat_awb_max(2),
      R => p_0_in
    );
\stat_awb_max_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_max_1,
      D => s00_axi_wdata(3),
      Q => stat_awb_max(3),
      S => p_0_in
    );
\stat_awb_max_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_max_1,
      D => s00_axi_wdata(4),
      Q => stat_awb_max(4),
      S => p_0_in
    );
\stat_awb_max_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_max_1,
      D => s00_axi_wdata(5),
      Q => stat_awb_max(5),
      S => p_0_in
    );
\stat_awb_max_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_max_1,
      D => s00_axi_wdata(6),
      Q => stat_awb_max(6),
      R => p_0_in
    );
\stat_awb_max_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_max_1,
      D => s00_axi_wdata(7),
      Q => stat_awb_max(7),
      S => p_0_in
    );
\stat_awb_max_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_max_1,
      D => s00_axi_wdata(8),
      Q => stat_awb_max(8),
      S => p_0_in
    );
\stat_awb_min[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => \stat_ae_rect_w[11]_i_4_n_0\,
      I2 => p_0_in_0(5),
      I3 => p_0_in_0(3),
      I4 => p_0_in_0(4),
      I5 => \stat_awb_min[8]_i_2_n_0\,
      O => stat_awb_min_6
    );
\stat_awb_min[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(2),
      O => \stat_awb_min[8]_i_2_n_0\
    );
\stat_awb_min_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_min_6,
      D => s00_axi_wdata(0),
      Q => stat_awb_min(0),
      R => p_0_in
    );
\stat_awb_min_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_min_6,
      D => s00_axi_wdata(1),
      Q => stat_awb_min(1),
      R => p_0_in
    );
\stat_awb_min_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_min_6,
      D => s00_axi_wdata(2),
      Q => stat_awb_min(2),
      S => p_0_in
    );
\stat_awb_min_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_min_6,
      D => s00_axi_wdata(3),
      Q => stat_awb_min(3),
      R => p_0_in
    );
\stat_awb_min_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_min_6,
      D => s00_axi_wdata(4),
      Q => stat_awb_min(4),
      S => p_0_in
    );
\stat_awb_min_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_min_6,
      D => s00_axi_wdata(5),
      Q => stat_awb_min(5),
      R => p_0_in
    );
\stat_awb_min_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_min_6,
      D => s00_axi_wdata(6),
      Q => stat_awb_min(6),
      R => p_0_in
    );
\stat_awb_min_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_min_6,
      D => s00_axi_wdata(7),
      Q => stat_awb_min(7),
      R => p_0_in
    );
\stat_awb_min_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => stat_awb_min_6,
      D => s00_axi_wdata(8),
      Q => stat_awb_min(8),
      R => p_0_in
    );
\tmp_cnt[0]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_x(11),
      I1 => s_stat_ae_rect_w(11),
      O => \tmp_cnt[0]_i_65_n_0\
    );
\tmp_cnt[0]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_x(10),
      I1 => s_stat_ae_rect_w(10),
      O => \tmp_cnt[0]_i_66_n_0\
    );
\tmp_cnt[0]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_x(9),
      I1 => s_stat_ae_rect_w(9),
      O => \tmp_cnt[0]_i_67_n_0\
    );
\tmp_cnt[0]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_x(8),
      I1 => s_stat_ae_rect_w(8),
      O => \tmp_cnt[0]_i_68_n_0\
    );
\tmp_cnt[0]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_y(10),
      I1 => s_stat_ae_rect_h(10),
      O => \tmp_cnt[0]_i_74_n_0\
    );
\tmp_cnt[0]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_y(9),
      I1 => s_stat_ae_rect_h(9),
      O => \tmp_cnt[0]_i_75_n_0\
    );
\tmp_cnt[0]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_y(8),
      I1 => s_stat_ae_rect_h(8),
      O => \tmp_cnt[0]_i_76_n_0\
    );
\tmp_cnt[0]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_x(7),
      I1 => s_stat_ae_rect_w(7),
      O => \tmp_cnt[0]_i_78_n_0\
    );
\tmp_cnt[0]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_x(6),
      I1 => s_stat_ae_rect_w(6),
      O => \tmp_cnt[0]_i_79_n_0\
    );
\tmp_cnt[0]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_x(5),
      I1 => s_stat_ae_rect_w(5),
      O => \tmp_cnt[0]_i_80_n_0\
    );
\tmp_cnt[0]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_x(4),
      I1 => s_stat_ae_rect_w(4),
      O => \tmp_cnt[0]_i_81_n_0\
    );
\tmp_cnt[0]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_y(7),
      I1 => s_stat_ae_rect_h(7),
      O => \tmp_cnt[0]_i_83_n_0\
    );
\tmp_cnt[0]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_y(6),
      I1 => s_stat_ae_rect_h(6),
      O => \tmp_cnt[0]_i_84_n_0\
    );
\tmp_cnt[0]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_y(5),
      I1 => s_stat_ae_rect_h(5),
      O => \tmp_cnt[0]_i_85_n_0\
    );
\tmp_cnt[0]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_y(4),
      I1 => s_stat_ae_rect_h(4),
      O => \tmp_cnt[0]_i_86_n_0\
    );
\tmp_cnt[0]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_x(3),
      I1 => s_stat_ae_rect_w(3),
      O => \tmp_cnt[0]_i_87_n_0\
    );
\tmp_cnt[0]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_x(2),
      I1 => s_stat_ae_rect_w(2),
      O => \tmp_cnt[0]_i_88_n_0\
    );
\tmp_cnt[0]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_x(1),
      I1 => s_stat_ae_rect_w(1),
      O => \tmp_cnt[0]_i_89_n_0\
    );
\tmp_cnt[0]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_x(0),
      I1 => s_stat_ae_rect_w(0),
      O => \tmp_cnt[0]_i_90_n_0\
    );
\tmp_cnt[0]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_y(3),
      I1 => s_stat_ae_rect_h(3),
      O => \tmp_cnt[0]_i_91_n_0\
    );
\tmp_cnt[0]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_y(2),
      I1 => s_stat_ae_rect_h(2),
      O => \tmp_cnt[0]_i_92_n_0\
    );
\tmp_cnt[0]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_y(1),
      I1 => s_stat_ae_rect_h(1),
      O => \tmp_cnt[0]_i_93_n_0\
    );
\tmp_cnt[0]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_stat_ae_rect_y(0),
      I1 => s_stat_ae_rect_h(0),
      O => \tmp_cnt[0]_i_94_n_0\
    );
\tmp_cnt_reg[0]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[0]_i_64_n_0\,
      CO(3) => \NLW_tmp_cnt_reg[0]_i_37_CO_UNCONNECTED\(3),
      CO(2) => \tmp_cnt_reg[0]_i_37_n_1\,
      CO(1) => \tmp_cnt_reg[0]_i_37_n_2\,
      CO(0) => \tmp_cnt_reg[0]_i_37_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => s_stat_ae_rect_x(10 downto 8),
      O(3) => \tmp_cnt_reg[0]_i_37_n_4\,
      O(2) => \tmp_cnt_reg[0]_i_37_n_5\,
      O(1) => \tmp_cnt_reg[0]_i_37_n_6\,
      O(0) => \tmp_cnt_reg[0]_i_37_n_7\,
      S(3) => \tmp_cnt[0]_i_65_n_0\,
      S(2) => \tmp_cnt[0]_i_66_n_0\,
      S(1) => \tmp_cnt[0]_i_67_n_0\,
      S(0) => \tmp_cnt[0]_i_68_n_0\
    );
\tmp_cnt_reg[0]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[0]_i_73_n_0\,
      CO(3 downto 2) => \NLW_tmp_cnt_reg[0]_i_43_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_cnt_reg[0]_i_43_n_2\,
      CO(0) => \tmp_cnt_reg[0]_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => s_stat_ae_rect_y(9 downto 8),
      O(3) => \NLW_tmp_cnt_reg[0]_i_43_O_UNCONNECTED\(3),
      O(2) => \tmp_cnt_reg[0]_i_43_n_5\,
      O(1) => \tmp_cnt_reg[0]_i_43_n_6\,
      O(0) => \tmp_cnt_reg[0]_i_43_n_7\,
      S(3) => '0',
      S(2) => \tmp_cnt[0]_i_74_n_0\,
      S(1) => \tmp_cnt[0]_i_75_n_0\,
      S(0) => \tmp_cnt[0]_i_76_n_0\
    );
\tmp_cnt_reg[0]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[0]_i_77_n_0\,
      CO(3) => \tmp_cnt_reg[0]_i_64_n_0\,
      CO(2) => \tmp_cnt_reg[0]_i_64_n_1\,
      CO(1) => \tmp_cnt_reg[0]_i_64_n_2\,
      CO(0) => \tmp_cnt_reg[0]_i_64_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_stat_ae_rect_x(7 downto 4),
      O(3) => \tmp_cnt_reg[0]_i_64_n_4\,
      O(2) => \tmp_cnt_reg[0]_i_64_n_5\,
      O(1) => \tmp_cnt_reg[0]_i_64_n_6\,
      O(0) => \tmp_cnt_reg[0]_i_64_n_7\,
      S(3) => \tmp_cnt[0]_i_78_n_0\,
      S(2) => \tmp_cnt[0]_i_79_n_0\,
      S(1) => \tmp_cnt[0]_i_80_n_0\,
      S(0) => \tmp_cnt[0]_i_81_n_0\
    );
\tmp_cnt_reg[0]_i_73\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_cnt_reg[0]_i_82_n_0\,
      CO(3) => \tmp_cnt_reg[0]_i_73_n_0\,
      CO(2) => \tmp_cnt_reg[0]_i_73_n_1\,
      CO(1) => \tmp_cnt_reg[0]_i_73_n_2\,
      CO(0) => \tmp_cnt_reg[0]_i_73_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_stat_ae_rect_y(7 downto 4),
      O(3) => \tmp_cnt_reg[0]_i_73_n_4\,
      O(2) => \tmp_cnt_reg[0]_i_73_n_5\,
      O(1) => \tmp_cnt_reg[0]_i_73_n_6\,
      O(0) => \tmp_cnt_reg[0]_i_73_n_7\,
      S(3) => \tmp_cnt[0]_i_83_n_0\,
      S(2) => \tmp_cnt[0]_i_84_n_0\,
      S(1) => \tmp_cnt[0]_i_85_n_0\,
      S(0) => \tmp_cnt[0]_i_86_n_0\
    );
\tmp_cnt_reg[0]_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_cnt_reg[0]_i_77_n_0\,
      CO(2) => \tmp_cnt_reg[0]_i_77_n_1\,
      CO(1) => \tmp_cnt_reg[0]_i_77_n_2\,
      CO(0) => \tmp_cnt_reg[0]_i_77_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_stat_ae_rect_x(3 downto 0),
      O(3) => \tmp_cnt_reg[0]_i_77_n_4\,
      O(2) => \tmp_cnt_reg[0]_i_77_n_5\,
      O(1) => \tmp_cnt_reg[0]_i_77_n_6\,
      O(0) => \tmp_cnt_reg[0]_i_77_n_7\,
      S(3) => \tmp_cnt[0]_i_87_n_0\,
      S(2) => \tmp_cnt[0]_i_88_n_0\,
      S(1) => \tmp_cnt[0]_i_89_n_0\,
      S(0) => \tmp_cnt[0]_i_90_n_0\
    );
\tmp_cnt_reg[0]_i_82\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_cnt_reg[0]_i_82_n_0\,
      CO(2) => \tmp_cnt_reg[0]_i_82_n_1\,
      CO(1) => \tmp_cnt_reg[0]_i_82_n_2\,
      CO(0) => \tmp_cnt_reg[0]_i_82_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => s_stat_ae_rect_y(3 downto 0),
      O(3) => \tmp_cnt_reg[0]_i_82_n_4\,
      O(2) => \tmp_cnt_reg[0]_i_82_n_5\,
      O(1) => \tmp_cnt_reg[0]_i_82_n_6\,
      O(0) => \tmp_cnt_reg[0]_i_82_n_7\,
      S(3) => \tmp_cnt[0]_i_91_n_0\,
      S(2) => \tmp_cnt[0]_i_92_n_0\,
      S(1) => \tmp_cnt[0]_i_93_n_0\,
      S(0) => \tmp_cnt[0]_i_94_n_0\
    );
\wb_bgain[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      I2 => dpc_en_i_2_n_0,
      I3 => p_0_in_0(2),
      I4 => p_0_in_0(3),
      O => \wb_bgain[7]_i_1_n_0\
    );
\wb_bgain_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \wb_bgain[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => wb_bgain(0),
      R => p_0_in
    );
\wb_bgain_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \wb_bgain[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => wb_bgain(1),
      R => p_0_in
    );
\wb_bgain_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \wb_bgain[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => wb_bgain(2),
      R => p_0_in
    );
\wb_bgain_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \wb_bgain[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => wb_bgain(3),
      R => p_0_in
    );
\wb_bgain_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \wb_bgain[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => wb_bgain(4),
      S => p_0_in
    );
\wb_bgain_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \wb_bgain[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => wb_bgain(5),
      R => p_0_in
    );
\wb_bgain_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \wb_bgain[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => wb_bgain(6),
      R => p_0_in
    );
\wb_bgain_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \wb_bgain[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => wb_bgain(7),
      R => p_0_in
    );
wb_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => dpc_en,
      D => s00_axi_wdata(5),
      Q => data1(5),
      S => p_0_in
    );
\wb_ggain[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      I2 => dpc_en_i_2_n_0,
      I3 => p_0_in_0(3),
      I4 => p_0_in_0(2),
      O => wb_ggain_10
    );
\wb_ggain_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => wb_ggain_10,
      D => s00_axi_wdata(0),
      Q => wb_ggain(0),
      R => p_0_in
    );
\wb_ggain_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => wb_ggain_10,
      D => s00_axi_wdata(1),
      Q => wb_ggain(1),
      R => p_0_in
    );
\wb_ggain_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => wb_ggain_10,
      D => s00_axi_wdata(2),
      Q => wb_ggain(2),
      R => p_0_in
    );
\wb_ggain_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => wb_ggain_10,
      D => s00_axi_wdata(3),
      Q => wb_ggain(3),
      R => p_0_in
    );
\wb_ggain_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => wb_ggain_10,
      D => s00_axi_wdata(4),
      Q => wb_ggain(4),
      S => p_0_in
    );
\wb_ggain_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => wb_ggain_10,
      D => s00_axi_wdata(5),
      Q => wb_ggain(5),
      R => p_0_in
    );
\wb_ggain_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => wb_ggain_10,
      D => s00_axi_wdata(6),
      Q => wb_ggain(6),
      R => p_0_in
    );
\wb_ggain_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => wb_ggain_10,
      D => s00_axi_wdata(7),
      Q => wb_ggain(7),
      R => p_0_in
    );
\wb_rgain[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      I2 => dpc_en_i_2_n_0,
      I3 => p_0_in_0(3),
      I4 => p_0_in_0(2),
      O => wb_rgain_12
    );
\wb_rgain_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => wb_rgain_12,
      D => s00_axi_wdata(0),
      Q => wb_rgain(0),
      R => p_0_in
    );
\wb_rgain_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => wb_rgain_12,
      D => s00_axi_wdata(1),
      Q => wb_rgain(1),
      R => p_0_in
    );
\wb_rgain_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => wb_rgain_12,
      D => s00_axi_wdata(2),
      Q => wb_rgain(2),
      R => p_0_in
    );
\wb_rgain_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => wb_rgain_12,
      D => s00_axi_wdata(3),
      Q => wb_rgain(3),
      R => p_0_in
    );
\wb_rgain_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => wb_rgain_12,
      D => s00_axi_wdata(4),
      Q => wb_rgain(4),
      S => p_0_in
    );
\wb_rgain_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => wb_rgain_12,
      D => s00_axi_wdata(5),
      Q => wb_rgain(5),
      R => p_0_in
    );
\wb_rgain_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => wb_rgain_12,
      D => s00_axi_wdata(6),
      Q => wb_rgain(6),
      R => p_0_in
    );
\wb_rgain_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => wb_rgain_12,
      D => s00_axi_wdata(7),
      Q => wb_rgain(7),
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0_xil_isp_lite_v1_0 is
  port (
    out_href : out STD_LOGIC;
    out_vsync : out STD_LOGIC;
    out_yuv : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    irq : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    pclk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    in_href : in STD_LOGIC;
    in_vsync : in STD_LOGIC;
    in_raw : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_xil_isp_lite_0_0_xil_isp_lite_v1_0 : entity is "xil_isp_lite_v1_0";
end design_1_xil_isp_lite_0_0_xil_isp_lite_v1_0;

architecture STRUCTURE of design_1_xil_isp_lite_0_0_xil_isp_lite_v1_0 is
begin
xil_isp_lite_v1_0_S00_AXI_inst: entity work.design_1_xil_isp_lite_0_0_xil_isp_lite_v1_0_S00_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      in_href => in_href,
      in_raw(7 downto 0) => in_raw(7 downto 0),
      in_vsync => in_vsync,
      irq => irq,
      out_href => out_href,
      out_vsync => out_vsync,
      out_yuv(23 downto 0) => out_yuv(23 downto 0),
      pclk => pclk,
      rst_n => rst_n,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(12 downto 0) => s00_axi_araddr(12 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(8 downto 0) => s00_axi_awaddr(8 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(15 downto 0) => s00_axi_wdata(15 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_xil_isp_lite_0_0 is
  port (
    pclk : in STD_LOGIC;
    rst_n : in STD_LOGIC;
    in_href : in STD_LOGIC;
    in_vsync : in STD_LOGIC;
    in_raw : in STD_LOGIC_VECTOR ( 7 downto 0 );
    out_href : out STD_LOGIC;
    out_vsync : out STD_LOGIC;
    out_yuv : out STD_LOGIC_VECTOR ( 23 downto 0 );
    irq : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_xil_isp_lite_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_xil_isp_lite_0_0 : entity is "design_1_xil_isp_lite_0_0,xil_isp_lite_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_xil_isp_lite_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_xil_isp_lite_0_0 : entity is "xil_isp_lite_v1_0,Vivado 2018.3";
end design_1_xil_isp_lite_0_0;

architecture STRUCTURE of design_1_xil_isp_lite_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal n_0_7051 : STD_LOGIC;
  signal n_0_7052 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of i_7051 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of i_7052 : label is "soft_lutpair333";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of in_href : signal is "xilinx.com:interface:vid_io:1.0 raw ACTIVE_VIDEO";
  attribute X_INTERFACE_INFO of in_vsync : signal is "xilinx.com:interface:vid_io:1.0 raw VSYNC";
  attribute X_INTERFACE_INFO of irq : signal is "xilinx.com:signal:interrupt:1.0 irq INTERRUPT";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of irq : signal is "XIL_INTERFACENAME irq, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of out_href : signal is "xilinx.com:interface:vid_io:1.0 yuv ACTIVE_VIDEO, xilinx.com:interface:vid_io:1.0 yuv_aux1 ACTIVE_VIDEO";
  attribute X_INTERFACE_INFO of out_vsync : signal is "xilinx.com:interface:vid_io:1.0 yuv VSYNC, xilinx.com:interface:vid_io:1.0 yuv_aux1 VSYNC";
  attribute X_INTERFACE_INFO of pclk : signal is "xilinx.com:signal:clock:1.0 pclk CLK";
  attribute X_INTERFACE_PARAMETER of pclk : signal is "XIL_INTERFACENAME pclk, FREQ_HZ 96000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst_n : signal is "xilinx.com:signal:reset:1.0 rst_n RST";
  attribute X_INTERFACE_PARAMETER of rst_n : signal is "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 32, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 15, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of in_raw : signal is "xilinx.com:interface:vid_io:1.0 raw DATA";
  attribute X_INTERFACE_INFO of out_yuv : signal is "xilinx.com:interface:vid_io:1.0 yuv DATA, xilinx.com:interface:vid_io:1.0 yuv_aux1 DATA";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_7051: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => n_0_7051
    );
i_7052: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => n_0_7052
    );
inst: entity work.design_1_xil_isp_lite_0_0_xil_isp_lite_v1_0
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      in_href => in_href,
      in_raw(7 downto 0) => in_raw(7 downto 0),
      in_vsync => in_vsync,
      irq => irq,
      out_href => out_href,
      out_vsync => out_vsync,
      out_yuv(23 downto 0) => out_yuv(23 downto 0),
      pclk => pclk,
      rst_n => rst_n,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(12 downto 0) => s00_axi_araddr(14 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(8 downto 7) => s00_axi_awaddr(14 downto 13),
      s00_axi_awaddr(6 downto 0) => s00_axi_awaddr(8 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(15 downto 0) => s00_axi_wdata(15 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
