
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chrt_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401700 <.init>:
  401700:	stp	x29, x30, [sp, #-16]!
  401704:	mov	x29, sp
  401708:	bl	401c00 <ferror@plt+0x60>
  40170c:	ldp	x29, x30, [sp], #16
  401710:	ret

Disassembly of section .plt:

0000000000401720 <memcpy@plt-0x20>:
  401720:	stp	x16, x30, [sp, #-16]!
  401724:	adrp	x16, 416000 <ferror@plt+0x14460>
  401728:	ldr	x17, [x16, #4088]
  40172c:	add	x16, x16, #0xff8
  401730:	br	x17
  401734:	nop
  401738:	nop
  40173c:	nop

0000000000401740 <memcpy@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x15460>
  401744:	ldr	x17, [x16]
  401748:	add	x16, x16, #0x0
  40174c:	br	x17

0000000000401750 <_exit@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x15460>
  401754:	ldr	x17, [x16, #8]
  401758:	add	x16, x16, #0x8
  40175c:	br	x17

0000000000401760 <strtoul@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x15460>
  401764:	ldr	x17, [x16, #16]
  401768:	add	x16, x16, #0x10
  40176c:	br	x17

0000000000401770 <strlen@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15460>
  401774:	ldr	x17, [x16, #24]
  401778:	add	x16, x16, #0x18
  40177c:	br	x17

0000000000401780 <fputs@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15460>
  401784:	ldr	x17, [x16, #32]
  401788:	add	x16, x16, #0x20
  40178c:	br	x17

0000000000401790 <exit@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15460>
  401794:	ldr	x17, [x16, #40]
  401798:	add	x16, x16, #0x28
  40179c:	br	x17

00000000004017a0 <dup@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017a4:	ldr	x17, [x16, #48]
  4017a8:	add	x16, x16, #0x30
  4017ac:	br	x17

00000000004017b0 <strtod@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017b4:	ldr	x17, [x16, #56]
  4017b8:	add	x16, x16, #0x38
  4017bc:	br	x17

00000000004017c0 <sprintf@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017c4:	ldr	x17, [x16, #64]
  4017c8:	add	x16, x16, #0x40
  4017cc:	br	x17

00000000004017d0 <putc@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017d4:	ldr	x17, [x16, #72]
  4017d8:	add	x16, x16, #0x48
  4017dc:	br	x17

00000000004017e0 <opendir@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017e4:	ldr	x17, [x16, #80]
  4017e8:	add	x16, x16, #0x50
  4017ec:	br	x17

00000000004017f0 <__cxa_atexit@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017f4:	ldr	x17, [x16, #88]
  4017f8:	add	x16, x16, #0x58
  4017fc:	br	x17

0000000000401800 <fputc@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15460>
  401804:	ldr	x17, [x16, #96]
  401808:	add	x16, x16, #0x60
  40180c:	br	x17

0000000000401810 <snprintf@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15460>
  401814:	ldr	x17, [x16, #104]
  401818:	add	x16, x16, #0x68
  40181c:	br	x17

0000000000401820 <localeconv@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15460>
  401824:	ldr	x17, [x16, #112]
  401828:	add	x16, x16, #0x70
  40182c:	br	x17

0000000000401830 <fileno@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15460>
  401834:	ldr	x17, [x16, #120]
  401838:	add	x16, x16, #0x78
  40183c:	br	x17

0000000000401840 <fclose@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15460>
  401844:	ldr	x17, [x16, #128]
  401848:	add	x16, x16, #0x80
  40184c:	br	x17

0000000000401850 <getpid@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15460>
  401854:	ldr	x17, [x16, #136]
  401858:	add	x16, x16, #0x88
  40185c:	br	x17

0000000000401860 <malloc@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15460>
  401864:	ldr	x17, [x16, #144]
  401868:	add	x16, x16, #0x90
  40186c:	br	x17

0000000000401870 <open@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15460>
  401874:	ldr	x17, [x16, #152]
  401878:	add	x16, x16, #0x98
  40187c:	br	x17

0000000000401880 <__strtol_internal@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15460>
  401884:	ldr	x17, [x16, #160]
  401888:	add	x16, x16, #0xa0
  40188c:	br	x17

0000000000401890 <strncmp@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15460>
  401894:	ldr	x17, [x16, #168]
  401898:	add	x16, x16, #0xa8
  40189c:	br	x17

00000000004018a0 <bindtextdomain@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018a4:	ldr	x17, [x16, #176]
  4018a8:	add	x16, x16, #0xb0
  4018ac:	br	x17

00000000004018b0 <__libc_start_main@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018b4:	ldr	x17, [x16, #184]
  4018b8:	add	x16, x16, #0xb8
  4018bc:	br	x17

00000000004018c0 <fgetc@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018c4:	ldr	x17, [x16, #192]
  4018c8:	add	x16, x16, #0xc0
  4018cc:	br	x17

00000000004018d0 <memset@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018d4:	ldr	x17, [x16, #200]
  4018d8:	add	x16, x16, #0xc8
  4018dc:	br	x17

00000000004018e0 <fdopen@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018e4:	ldr	x17, [x16, #208]
  4018e8:	add	x16, x16, #0xd0
  4018ec:	br	x17

00000000004018f0 <__strtoul_internal@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018f4:	ldr	x17, [x16, #216]
  4018f8:	add	x16, x16, #0xd8
  4018fc:	br	x17

0000000000401900 <calloc@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15460>
  401904:	ldr	x17, [x16, #224]
  401908:	add	x16, x16, #0xe0
  40190c:	br	x17

0000000000401910 <readdir@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15460>
  401914:	ldr	x17, [x16, #232]
  401918:	add	x16, x16, #0xe8
  40191c:	br	x17

0000000000401920 <strdup@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15460>
  401924:	ldr	x17, [x16, #240]
  401928:	add	x16, x16, #0xf0
  40192c:	br	x17

0000000000401930 <closedir@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15460>
  401934:	ldr	x17, [x16, #248]
  401938:	add	x16, x16, #0xf8
  40193c:	br	x17

0000000000401940 <sched_get_priority_max@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15460>
  401944:	ldr	x17, [x16, #256]
  401948:	add	x16, x16, #0x100
  40194c:	br	x17

0000000000401950 <close@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15460>
  401954:	ldr	x17, [x16, #264]
  401958:	add	x16, x16, #0x108
  40195c:	br	x17

0000000000401960 <__gmon_start__@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15460>
  401964:	ldr	x17, [x16, #272]
  401968:	add	x16, x16, #0x110
  40196c:	br	x17

0000000000401970 <abort@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15460>
  401974:	ldr	x17, [x16, #280]
  401978:	add	x16, x16, #0x118
  40197c:	br	x17

0000000000401980 <textdomain@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15460>
  401984:	ldr	x17, [x16, #288]
  401988:	add	x16, x16, #0x120
  40198c:	br	x17

0000000000401990 <getopt_long@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15460>
  401994:	ldr	x17, [x16, #296]
  401998:	add	x16, x16, #0x128
  40199c:	br	x17

00000000004019a0 <execvp@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019a4:	ldr	x17, [x16, #304]
  4019a8:	add	x16, x16, #0x130
  4019ac:	br	x17

00000000004019b0 <getpriority@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019b4:	ldr	x17, [x16, #312]
  4019b8:	add	x16, x16, #0x138
  4019bc:	br	x17

00000000004019c0 <strcmp@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019c4:	ldr	x17, [x16, #320]
  4019c8:	add	x16, x16, #0x140
  4019cc:	br	x17

00000000004019d0 <warn@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019d4:	ldr	x17, [x16, #328]
  4019d8:	add	x16, x16, #0x148
  4019dc:	br	x17

00000000004019e0 <__ctype_b_loc@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019e4:	ldr	x17, [x16, #336]
  4019e8:	add	x16, x16, #0x150
  4019ec:	br	x17

00000000004019f0 <strtol@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019f4:	ldr	x17, [x16, #344]
  4019f8:	add	x16, x16, #0x158
  4019fc:	br	x17

0000000000401a00 <free@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a04:	ldr	x17, [x16, #352]
  401a08:	add	x16, x16, #0x160
  401a0c:	br	x17

0000000000401a10 <sched_get_priority_min@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a14:	ldr	x17, [x16, #360]
  401a18:	add	x16, x16, #0x168
  401a1c:	br	x17

0000000000401a20 <sched_getscheduler@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a24:	ldr	x17, [x16, #368]
  401a28:	add	x16, x16, #0x170
  401a2c:	br	x17

0000000000401a30 <nanosleep@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a34:	ldr	x17, [x16, #376]
  401a38:	add	x16, x16, #0x178
  401a3c:	br	x17

0000000000401a40 <vasprintf@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a44:	ldr	x17, [x16, #384]
  401a48:	add	x16, x16, #0x180
  401a4c:	br	x17

0000000000401a50 <strndup@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a54:	ldr	x17, [x16, #392]
  401a58:	add	x16, x16, #0x188
  401a5c:	br	x17

0000000000401a60 <strspn@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a64:	ldr	x17, [x16, #400]
  401a68:	add	x16, x16, #0x190
  401a6c:	br	x17

0000000000401a70 <strchr@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a74:	ldr	x17, [x16, #408]
  401a78:	add	x16, x16, #0x198
  401a7c:	br	x17

0000000000401a80 <sched_getparam@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a84:	ldr	x17, [x16, #416]
  401a88:	add	x16, x16, #0x1a0
  401a8c:	br	x17

0000000000401a90 <fflush@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a94:	ldr	x17, [x16, #424]
  401a98:	add	x16, x16, #0x1a8
  401a9c:	br	x17

0000000000401aa0 <dirfd@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401aa4:	ldr	x17, [x16, #432]
  401aa8:	add	x16, x16, #0x1b0
  401aac:	br	x17

0000000000401ab0 <warnx@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401ab4:	ldr	x17, [x16, #440]
  401ab8:	add	x16, x16, #0x1b8
  401abc:	br	x17

0000000000401ac0 <read@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401ac4:	ldr	x17, [x16, #448]
  401ac8:	add	x16, x16, #0x1c0
  401acc:	br	x17

0000000000401ad0 <dcgettext@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401ad4:	ldr	x17, [x16, #456]
  401ad8:	add	x16, x16, #0x1c8
  401adc:	br	x17

0000000000401ae0 <__isoc99_sscanf@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401ae4:	ldr	x17, [x16, #464]
  401ae8:	add	x16, x16, #0x1d0
  401aec:	br	x17

0000000000401af0 <errx@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401af4:	ldr	x17, [x16, #472]
  401af8:	add	x16, x16, #0x1d8
  401afc:	br	x17

0000000000401b00 <strcspn@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b04:	ldr	x17, [x16, #480]
  401b08:	add	x16, x16, #0x1e0
  401b0c:	br	x17

0000000000401b10 <openat@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b14:	ldr	x17, [x16, #488]
  401b18:	add	x16, x16, #0x1e8
  401b1c:	br	x17

0000000000401b20 <printf@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b24:	ldr	x17, [x16, #496]
  401b28:	add	x16, x16, #0x1f0
  401b2c:	br	x17

0000000000401b30 <__errno_location@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b34:	ldr	x17, [x16, #504]
  401b38:	add	x16, x16, #0x1f8
  401b3c:	br	x17

0000000000401b40 <syscall@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b44:	ldr	x17, [x16, #512]
  401b48:	add	x16, x16, #0x200
  401b4c:	br	x17

0000000000401b50 <fprintf@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b54:	ldr	x17, [x16, #520]
  401b58:	add	x16, x16, #0x208
  401b5c:	br	x17

0000000000401b60 <fgets@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b64:	ldr	x17, [x16, #528]
  401b68:	add	x16, x16, #0x210
  401b6c:	br	x17

0000000000401b70 <err@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b74:	ldr	x17, [x16, #536]
  401b78:	add	x16, x16, #0x218
  401b7c:	br	x17

0000000000401b80 <setlocale@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b84:	ldr	x17, [x16, #544]
  401b88:	add	x16, x16, #0x220
  401b8c:	br	x17

0000000000401b90 <__fxstatat@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b94:	ldr	x17, [x16, #552]
  401b98:	add	x16, x16, #0x228
  401b9c:	br	x17

0000000000401ba0 <ferror@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401ba4:	ldr	x17, [x16, #560]
  401ba8:	add	x16, x16, #0x230
  401bac:	br	x17

Disassembly of section .text:

0000000000401bb0 <.text>:
  401bb0:	mov	x29, #0x0                   	// #0
  401bb4:	mov	x30, #0x0                   	// #0
  401bb8:	mov	x5, x0
  401bbc:	ldr	x1, [sp]
  401bc0:	add	x2, sp, #0x8
  401bc4:	mov	x6, sp
  401bc8:	movz	x0, #0x0, lsl #48
  401bcc:	movk	x0, #0x0, lsl #32
  401bd0:	movk	x0, #0x40, lsl #16
  401bd4:	movk	x0, #0x22f4
  401bd8:	movz	x3, #0x0, lsl #48
  401bdc:	movk	x3, #0x0, lsl #32
  401be0:	movk	x3, #0x40, lsl #16
  401be4:	movk	x3, #0x4fe0
  401be8:	movz	x4, #0x0, lsl #48
  401bec:	movk	x4, #0x0, lsl #32
  401bf0:	movk	x4, #0x40, lsl #16
  401bf4:	movk	x4, #0x5060
  401bf8:	bl	4018b0 <__libc_start_main@plt>
  401bfc:	bl	401970 <abort@plt>
  401c00:	adrp	x0, 416000 <ferror@plt+0x14460>
  401c04:	ldr	x0, [x0, #4064]
  401c08:	cbz	x0, 401c10 <ferror@plt+0x70>
  401c0c:	b	401960 <__gmon_start__@plt>
  401c10:	ret
  401c14:	adrp	x0, 417000 <ferror@plt+0x15460>
  401c18:	add	x0, x0, #0x250
  401c1c:	adrp	x1, 417000 <ferror@plt+0x15460>
  401c20:	add	x1, x1, #0x250
  401c24:	cmp	x0, x1
  401c28:	b.eq	401c5c <ferror@plt+0xbc>  // b.none
  401c2c:	stp	x29, x30, [sp, #-32]!
  401c30:	mov	x29, sp
  401c34:	adrp	x0, 405000 <ferror@plt+0x3460>
  401c38:	ldr	x0, [x0, #144]
  401c3c:	str	x0, [sp, #24]
  401c40:	mov	x1, x0
  401c44:	cbz	x1, 401c54 <ferror@plt+0xb4>
  401c48:	adrp	x0, 417000 <ferror@plt+0x15460>
  401c4c:	add	x0, x0, #0x250
  401c50:	blr	x1
  401c54:	ldp	x29, x30, [sp], #32
  401c58:	ret
  401c5c:	ret
  401c60:	adrp	x0, 417000 <ferror@plt+0x15460>
  401c64:	add	x0, x0, #0x250
  401c68:	adrp	x1, 417000 <ferror@plt+0x15460>
  401c6c:	add	x1, x1, #0x250
  401c70:	sub	x0, x0, x1
  401c74:	lsr	x1, x0, #63
  401c78:	add	x0, x1, x0, asr #3
  401c7c:	cmp	xzr, x0, asr #1
  401c80:	b.eq	401cb8 <ferror@plt+0x118>  // b.none
  401c84:	stp	x29, x30, [sp, #-32]!
  401c88:	mov	x29, sp
  401c8c:	asr	x1, x0, #1
  401c90:	adrp	x0, 405000 <ferror@plt+0x3460>
  401c94:	ldr	x0, [x0, #152]
  401c98:	str	x0, [sp, #24]
  401c9c:	mov	x2, x0
  401ca0:	cbz	x2, 401cb0 <ferror@plt+0x110>
  401ca4:	adrp	x0, 417000 <ferror@plt+0x15460>
  401ca8:	add	x0, x0, #0x250
  401cac:	blr	x2
  401cb0:	ldp	x29, x30, [sp], #32
  401cb4:	ret
  401cb8:	ret
  401cbc:	adrp	x0, 417000 <ferror@plt+0x15460>
  401cc0:	ldrb	w0, [x0, #632]
  401cc4:	cbnz	w0, 401ce8 <ferror@plt+0x148>
  401cc8:	stp	x29, x30, [sp, #-16]!
  401ccc:	mov	x29, sp
  401cd0:	bl	401c14 <ferror@plt+0x74>
  401cd4:	adrp	x0, 417000 <ferror@plt+0x15460>
  401cd8:	mov	w1, #0x1                   	// #1
  401cdc:	strb	w1, [x0, #632]
  401ce0:	ldp	x29, x30, [sp], #16
  401ce4:	ret
  401ce8:	ret
  401cec:	stp	x29, x30, [sp, #-16]!
  401cf0:	mov	x29, sp
  401cf4:	bl	401c60 <ferror@plt+0xc0>
  401cf8:	ldp	x29, x30, [sp], #16
  401cfc:	ret
  401d00:	cmp	w0, #0x5
  401d04:	b.eq	401da0 <ferror@plt+0x200>  // b.none
  401d08:	mov	w2, w0
  401d0c:	b.gt	401d70 <ferror@plt+0x1d0>
  401d10:	cmp	w0, #0x2
  401d14:	b.eq	401dac <ferror@plt+0x20c>  // b.none
  401d18:	b.le	401d50 <ferror@plt+0x1b0>
  401d1c:	adrp	x1, 405000 <ferror@plt+0x3460>
  401d20:	add	x0, x1, #0xa0
  401d24:	cmp	w2, #0x3
  401d28:	b.eq	401d9c <ferror@plt+0x1fc>  // b.none
  401d2c:	stp	x29, x30, [sp, #-16]!
  401d30:	mov	x29, sp
  401d34:	mov	w2, #0x5                   	// #5
  401d38:	adrp	x1, 405000 <ferror@plt+0x3460>
  401d3c:	add	x1, x1, #0x100
  401d40:	mov	x0, #0x0                   	// #0
  401d44:	bl	401ad0 <dcgettext@plt>
  401d48:	ldp	x29, x30, [sp], #16
  401d4c:	ret
  401d50:	adrp	x1, 405000 <ferror@plt+0x3460>
  401d54:	add	x0, x1, #0xe0
  401d58:	cbz	w2, 401d9c <ferror@plt+0x1fc>
  401d5c:	cmp	w2, #0x1
  401d60:	b.ne	401d2c <ferror@plt+0x18c>  // b.any
  401d64:	adrp	x0, 405000 <ferror@plt+0x3460>
  401d68:	add	x0, x0, #0xb0
  401d6c:	ret
  401d70:	mov	w0, #0x1                   	// #1
  401d74:	movk	w0, #0x4000, lsl #16
  401d78:	cmp	w2, w0
  401d7c:	b.eq	401db8 <ferror@plt+0x218>  // b.none
  401d80:	add	w0, w0, #0x1
  401d84:	cmp	w2, w0
  401d88:	b.eq	401dc4 <ferror@plt+0x224>  // b.none
  401d8c:	adrp	x1, 405000 <ferror@plt+0x3460>
  401d90:	add	x0, x1, #0xf0
  401d94:	cmp	w2, #0x6
  401d98:	b.ne	401d2c <ferror@plt+0x18c>  // b.any
  401d9c:	ret
  401da0:	adrp	x0, 405000 <ferror@plt+0x3460>
  401da4:	add	x0, x0, #0xc0
  401da8:	ret
  401dac:	adrp	x0, 405000 <ferror@plt+0x3460>
  401db0:	add	x0, x0, #0xd0
  401db4:	ret
  401db8:	adrp	x0, 405000 <ferror@plt+0x3460>
  401dbc:	add	x0, x0, #0xb0
  401dc0:	ret
  401dc4:	adrp	x0, 405000 <ferror@plt+0x3460>
  401dc8:	add	x0, x0, #0xd0
  401dcc:	ret
  401dd0:	stp	x29, x30, [sp, #-112]!
  401dd4:	mov	x29, sp
  401dd8:	stp	x19, x20, [sp, #16]
  401ddc:	str	x21, [sp, #32]
  401de0:	mov	x19, x0
  401de4:	mov	w21, w1
  401de8:	stp	xzr, xzr, [sp, #64]
  401dec:	stp	xzr, xzr, [sp, #80]
  401df0:	stp	xzr, xzr, [sp, #96]
  401df4:	mov	w0, #0x30                  	// #48
  401df8:	str	w0, [sp, #64]
  401dfc:	ldr	w20, [x19, #4]
  401e00:	cmp	w20, #0x6
  401e04:	b.eq	401e48 <ferror@plt+0x2a8>  // b.none
  401e08:	ldr	w0, [x19, #8]
  401e0c:	str	w0, [sp, #56]
  401e10:	bl	401b30 <__errno_location@plt>
  401e14:	str	wzr, [x0]
  401e18:	ldrb	w0, [x19, #40]
  401e1c:	orr	w2, w20, #0x40000000
  401e20:	tst	x0, #0x2
  401e24:	add	x3, sp, #0x38
  401e28:	csel	w2, w2, w20, ne  // ne = any
  401e2c:	mov	w1, w21
  401e30:	mov	x0, #0x77                  	// #119
  401e34:	bl	401b40 <syscall@plt>
  401e38:	ldp	x19, x20, [sp, #16]
  401e3c:	ldr	x21, [sp, #32]
  401e40:	ldp	x29, x30, [sp], #112
  401e44:	ret
  401e48:	mov	w0, #0x0                   	// #0
  401e4c:	bl	4019b0 <getpriority@plt>
  401e50:	str	w0, [sp, #80]
  401e54:	ldr	w0, [x19, #4]
  401e58:	str	w0, [sp, #68]
  401e5c:	ldr	w0, [x19, #8]
  401e60:	str	w0, [sp, #84]
  401e64:	ldr	x0, [x19, #16]
  401e68:	str	x0, [sp, #88]
  401e6c:	ldr	x0, [x19, #32]
  401e70:	str	x0, [sp, #104]
  401e74:	ldr	x0, [x19, #24]
  401e78:	str	x0, [sp, #96]
  401e7c:	ldrb	w0, [x19, #40]
  401e80:	tbz	w0, #1, 401e90 <ferror@plt+0x2f0>
  401e84:	ldr	x0, [sp, #72]
  401e88:	orr	x0, x0, #0x40000000
  401e8c:	str	x0, [sp, #72]
  401e90:	bl	401b30 <__errno_location@plt>
  401e94:	str	wzr, [x0]
  401e98:	mov	w3, #0x0                   	// #0
  401e9c:	add	x2, sp, #0x40
  401ea0:	mov	w1, w21
  401ea4:	mov	x0, #0x112                 	// #274
  401ea8:	bl	401b40 <syscall@plt>
  401eac:	b	401e38 <ferror@plt+0x298>
  401eb0:	stp	x29, x30, [sp, #-144]!
  401eb4:	mov	x29, sp
  401eb8:	stp	x19, x20, [sp, #16]
  401ebc:	stp	x21, x22, [sp, #32]
  401ec0:	stp	x23, x24, [sp, #48]
  401ec4:	stp	x25, x26, [sp, #64]
  401ec8:	str	x27, [sp, #80]
  401ecc:	mov	x23, x0
  401ed0:	mov	w19, w1
  401ed4:	cbz	w1, 401f5c <ferror@plt+0x3bc>
  401ed8:	bl	401b30 <__errno_location@plt>
  401edc:	mov	x20, x0
  401ee0:	str	wzr, [x0]
  401ee4:	mov	w4, #0x0                   	// #0
  401ee8:	mov	w3, #0x30                  	// #48
  401eec:	add	x2, sp, #0x60
  401ef0:	mov	w1, w19
  401ef4:	mov	x0, #0x113                 	// #275
  401ef8:	bl	401b40 <syscall@plt>
  401efc:	cbz	w0, 401f8c <ferror@plt+0x3ec>
  401f00:	ldr	w0, [x20]
  401f04:	cmp	w0, #0x26
  401f08:	b.ne	401f68 <ferror@plt+0x3c8>  // b.any
  401f0c:	mov	x27, #0x0                   	// #0
  401f10:	mov	x25, #0x0                   	// #0
  401f14:	mov	x26, #0x0                   	// #0
  401f18:	mov	w21, #0x0                   	// #0
  401f1c:	mov	w0, w19
  401f20:	bl	401a20 <sched_getscheduler@plt>
  401f24:	mov	w22, w0
  401f28:	cmn	w0, #0x1
  401f2c:	b.eq	40204c <ferror@plt+0x4ac>  // b.none
  401f30:	add	x1, sp, #0x60
  401f34:	mov	w0, w19
  401f38:	bl	401a80 <sched_getparam@plt>
  401f3c:	cbnz	w0, 402070 <ferror@plt+0x4d0>
  401f40:	ldr	w24, [sp, #96]
  401f44:	and	w0, w22, #0xfffffffd
  401f48:	mov	w1, #0x1                   	// #1
  401f4c:	movk	w1, #0x4000, lsl #16
  401f50:	cmp	w0, w1
  401f54:	csinc	w21, w21, wzr, ne  // ne = any
  401f58:	b	401fb4 <ferror@plt+0x414>
  401f5c:	bl	401850 <getpid@plt>
  401f60:	mov	w19, w0
  401f64:	b	401ed8 <ferror@plt+0x338>
  401f68:	mov	w2, #0x5                   	// #5
  401f6c:	adrp	x1, 405000 <ferror@plt+0x3460>
  401f70:	add	x1, x1, #0x108
  401f74:	mov	x0, #0x0                   	// #0
  401f78:	bl	401ad0 <dcgettext@plt>
  401f7c:	mov	w2, w19
  401f80:	mov	x1, x0
  401f84:	mov	w0, #0x1                   	// #1
  401f88:	bl	401b70 <err@plt>
  401f8c:	ldr	w22, [sp, #100]
  401f90:	ldr	w24, [sp, #116]
  401f94:	ldr	x21, [sp, #104]
  401f98:	and	w21, w21, #0x1
  401f9c:	ldr	x26, [sp, #128]
  401fa0:	ldr	x25, [sp, #120]
  401fa4:	ldr	x27, [sp, #136]
  401fa8:	ldr	w0, [x20]
  401fac:	cmp	w0, #0x26
  401fb0:	b.eq	401f1c <ferror@plt+0x37c>  // b.none
  401fb4:	ldrb	w0, [x23, #40]
  401fb8:	tbz	w0, #2, 402094 <ferror@plt+0x4f4>
  401fbc:	mov	w2, #0x5                   	// #5
  401fc0:	adrp	x1, 405000 <ferror@plt+0x3460>
  401fc4:	add	x1, x1, #0x150
  401fc8:	mov	x0, #0x0                   	// #0
  401fcc:	bl	401ad0 <dcgettext@plt>
  401fd0:	mov	x20, x0
  401fd4:	mov	w0, w22
  401fd8:	bl	401d00 <ferror@plt+0x160>
  401fdc:	mov	x2, x0
  401fe0:	mov	w1, w19
  401fe4:	mov	x0, x20
  401fe8:	bl	401b20 <printf@plt>
  401fec:	cbnz	w21, 4020c8 <ferror@plt+0x528>
  401ff0:	adrp	x0, 417000 <ferror@plt+0x15460>
  401ff4:	ldr	x1, [x0, #616]
  401ff8:	mov	w0, #0xa                   	// #10
  401ffc:	bl	4017d0 <putc@plt>
  402000:	ldrb	w0, [x23, #40]
  402004:	tbz	w0, #2, 4020d8 <ferror@plt+0x538>
  402008:	mov	w2, #0x5                   	// #5
  40200c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402010:	add	x1, x1, #0x1b8
  402014:	mov	x0, #0x0                   	// #0
  402018:	bl	401ad0 <dcgettext@plt>
  40201c:	mov	w2, w24
  402020:	mov	w1, w19
  402024:	bl	401b20 <printf@plt>
  402028:	cmp	w22, #0x6
  40202c:	b.eq	4020fc <ferror@plt+0x55c>  // b.none
  402030:	ldp	x19, x20, [sp, #16]
  402034:	ldp	x21, x22, [sp, #32]
  402038:	ldp	x23, x24, [sp, #48]
  40203c:	ldp	x25, x26, [sp, #64]
  402040:	ldr	x27, [sp, #80]
  402044:	ldp	x29, x30, [sp], #144
  402048:	ret
  40204c:	mov	w2, #0x5                   	// #5
  402050:	adrp	x1, 405000 <ferror@plt+0x3460>
  402054:	add	x1, x1, #0x108
  402058:	mov	x0, #0x0                   	// #0
  40205c:	bl	401ad0 <dcgettext@plt>
  402060:	mov	w2, w19
  402064:	mov	x1, x0
  402068:	mov	w0, #0x1                   	// #1
  40206c:	bl	401b70 <err@plt>
  402070:	mov	w2, #0x5                   	// #5
  402074:	adrp	x1, 405000 <ferror@plt+0x3460>
  402078:	add	x1, x1, #0x128
  40207c:	mov	x0, #0x0                   	// #0
  402080:	bl	401ad0 <dcgettext@plt>
  402084:	mov	w2, w19
  402088:	mov	x1, x0
  40208c:	mov	w0, #0x1                   	// #1
  402090:	bl	401b70 <err@plt>
  402094:	mov	w2, #0x5                   	// #5
  402098:	adrp	x1, 405000 <ferror@plt+0x3460>
  40209c:	add	x1, x1, #0x178
  4020a0:	mov	x0, #0x0                   	// #0
  4020a4:	bl	401ad0 <dcgettext@plt>
  4020a8:	mov	x20, x0
  4020ac:	mov	w0, w22
  4020b0:	bl	401d00 <ferror@plt+0x160>
  4020b4:	mov	x2, x0
  4020b8:	mov	w1, w19
  4020bc:	mov	x0, x20
  4020c0:	bl	401b20 <printf@plt>
  4020c4:	b	401fec <ferror@plt+0x44c>
  4020c8:	adrp	x0, 405000 <ferror@plt+0x3460>
  4020cc:	add	x0, x0, #0x1a0
  4020d0:	bl	401b20 <printf@plt>
  4020d4:	b	401ff0 <ferror@plt+0x450>
  4020d8:	mov	w2, #0x5                   	// #5
  4020dc:	adrp	x1, 405000 <ferror@plt+0x3460>
  4020e0:	add	x1, x1, #0x1e0
  4020e4:	mov	x0, #0x0                   	// #0
  4020e8:	bl	401ad0 <dcgettext@plt>
  4020ec:	mov	w2, w24
  4020f0:	mov	w1, w19
  4020f4:	bl	401b20 <printf@plt>
  4020f8:	b	402028 <ferror@plt+0x488>
  4020fc:	ldrb	w0, [x23, #40]
  402100:	tbz	w0, #2, 402130 <ferror@plt+0x590>
  402104:	mov	w2, #0x5                   	// #5
  402108:	adrp	x1, 405000 <ferror@plt+0x3460>
  40210c:	add	x1, x1, #0x210
  402110:	mov	x0, #0x0                   	// #0
  402114:	bl	401ad0 <dcgettext@plt>
  402118:	mov	x4, x27
  40211c:	mov	x3, x26
  402120:	mov	x2, x25
  402124:	mov	w1, w19
  402128:	bl	401b20 <printf@plt>
  40212c:	b	402030 <ferror@plt+0x490>
  402130:	mov	w2, #0x5                   	// #5
  402134:	adrp	x1, 405000 <ferror@plt+0x3460>
  402138:	add	x1, x1, #0x250
  40213c:	mov	x0, #0x0                   	// #0
  402140:	bl	401ad0 <dcgettext@plt>
  402144:	mov	x4, x27
  402148:	mov	x3, x26
  40214c:	mov	x2, x25
  402150:	mov	w1, w19
  402154:	bl	401b20 <printf@plt>
  402158:	b	402030 <ferror@plt+0x490>
  40215c:	stp	x29, x30, [sp, #-48]!
  402160:	mov	x29, sp
  402164:	stp	x19, x20, [sp, #16]
  402168:	mov	x19, x0
  40216c:	ldrb	w0, [x0, #40]
  402170:	tbz	w0, #0, 4021cc <ferror@plt+0x62c>
  402174:	ldr	w0, [x19]
  402178:	bl	404b70 <ferror@plt+0x2fd0>
  40217c:	mov	x20, x0
  402180:	cbnz	x0, 4021b0 <ferror@plt+0x610>
  402184:	mov	w2, #0x5                   	// #5
  402188:	adrp	x1, 405000 <ferror@plt+0x3460>
  40218c:	add	x1, x1, #0x298
  402190:	mov	x0, #0x0                   	// #0
  402194:	bl	401ad0 <dcgettext@plt>
  402198:	mov	x1, x0
  40219c:	mov	w0, #0x1                   	// #1
  4021a0:	bl	401b70 <err@plt>
  4021a4:	ldr	w1, [sp, #44]
  4021a8:	mov	x0, x19
  4021ac:	bl	401eb0 <ferror@plt+0x310>
  4021b0:	add	x1, sp, #0x2c
  4021b4:	mov	x0, x20
  4021b8:	bl	404c14 <ferror@plt+0x3074>
  4021bc:	cbz	w0, 4021a4 <ferror@plt+0x604>
  4021c0:	mov	x0, x20
  4021c4:	bl	404be0 <ferror@plt+0x3040>
  4021c8:	b	4021d8 <ferror@plt+0x638>
  4021cc:	ldr	w1, [x19]
  4021d0:	mov	x0, x19
  4021d4:	bl	401eb0 <ferror@plt+0x310>
  4021d8:	ldp	x19, x20, [sp, #16]
  4021dc:	ldp	x29, x30, [sp], #48
  4021e0:	ret
  4021e4:	stp	x29, x30, [sp, #-32]!
  4021e8:	mov	x29, sp
  4021ec:	stp	x19, x20, [sp, #16]
  4021f0:	adrp	x0, 417000 <ferror@plt+0x15460>
  4021f4:	ldr	x20, [x0, #616]
  4021f8:	bl	401b30 <__errno_location@plt>
  4021fc:	mov	x19, x0
  402200:	str	wzr, [x0]
  402204:	mov	x0, x20
  402208:	bl	401ba0 <ferror@plt>
  40220c:	cbz	w0, 402254 <ferror@plt+0x6b4>
  402210:	ldr	w0, [x19]
  402214:	cmp	w0, #0x9
  402218:	b.eq	402224 <ferror@plt+0x684>  // b.none
  40221c:	cmp	w0, #0x20
  402220:	b.ne	402280 <ferror@plt+0x6e0>  // b.any
  402224:	adrp	x0, 417000 <ferror@plt+0x15460>
  402228:	ldr	x20, [x0, #592]
  40222c:	str	wzr, [x19]
  402230:	mov	x0, x20
  402234:	bl	401ba0 <ferror@plt>
  402238:	cbz	w0, 4022c0 <ferror@plt+0x720>
  40223c:	ldr	w0, [x19]
  402240:	cmp	w0, #0x9
  402244:	b.ne	4022ec <ferror@plt+0x74c>  // b.any
  402248:	ldp	x19, x20, [sp, #16]
  40224c:	ldp	x29, x30, [sp], #32
  402250:	ret
  402254:	mov	x0, x20
  402258:	bl	401a90 <fflush@plt>
  40225c:	cbnz	w0, 402210 <ferror@plt+0x670>
  402260:	mov	x0, x20
  402264:	bl	401830 <fileno@plt>
  402268:	tbnz	w0, #31, 402210 <ferror@plt+0x670>
  40226c:	bl	4017a0 <dup@plt>
  402270:	tbnz	w0, #31, 402210 <ferror@plt+0x670>
  402274:	bl	401950 <close@plt>
  402278:	cbz	w0, 402224 <ferror@plt+0x684>
  40227c:	b	402210 <ferror@plt+0x670>
  402280:	cbz	w0, 4022a4 <ferror@plt+0x704>
  402284:	mov	w2, #0x5                   	// #5
  402288:	adrp	x1, 405000 <ferror@plt+0x3460>
  40228c:	add	x1, x1, #0x2b8
  402290:	mov	x0, #0x0                   	// #0
  402294:	bl	401ad0 <dcgettext@plt>
  402298:	bl	4019d0 <warn@plt>
  40229c:	mov	w0, #0x1                   	// #1
  4022a0:	bl	401750 <_exit@plt>
  4022a4:	mov	w2, #0x5                   	// #5
  4022a8:	adrp	x1, 405000 <ferror@plt+0x3460>
  4022ac:	add	x1, x1, #0x2b8
  4022b0:	mov	x0, #0x0                   	// #0
  4022b4:	bl	401ad0 <dcgettext@plt>
  4022b8:	bl	401ab0 <warnx@plt>
  4022bc:	b	40229c <ferror@plt+0x6fc>
  4022c0:	mov	x0, x20
  4022c4:	bl	401a90 <fflush@plt>
  4022c8:	cbnz	w0, 40223c <ferror@plt+0x69c>
  4022cc:	mov	x0, x20
  4022d0:	bl	401830 <fileno@plt>
  4022d4:	tbnz	w0, #31, 40223c <ferror@plt+0x69c>
  4022d8:	bl	4017a0 <dup@plt>
  4022dc:	tbnz	w0, #31, 40223c <ferror@plt+0x69c>
  4022e0:	bl	401950 <close@plt>
  4022e4:	cbz	w0, 402248 <ferror@plt+0x6a8>
  4022e8:	b	40223c <ferror@plt+0x69c>
  4022ec:	mov	w0, #0x1                   	// #1
  4022f0:	bl	401750 <_exit@plt>
  4022f4:	stp	x29, x30, [sp, #-176]!
  4022f8:	mov	x29, sp
  4022fc:	stp	x19, x20, [sp, #16]
  402300:	stp	x21, x22, [sp, #32]
  402304:	stp	x23, x24, [sp, #48]
  402308:	stp	x25, x26, [sp, #64]
  40230c:	mov	w21, w0
  402310:	mov	x22, x1
  402314:	stp	xzr, xzr, [sp, #136]
  402318:	stp	xzr, xzr, [sp, #152]
  40231c:	str	xzr, [sp, #168]
  402320:	mov	w0, #0xffffffff            	// #-1
  402324:	str	w0, [sp, #128]
  402328:	mov	w0, #0x2                   	// #2
  40232c:	str	w0, [sp, #132]
  402330:	adrp	x1, 405000 <ferror@plt+0x3460>
  402334:	add	x1, x1, #0x4a8
  402338:	mov	w0, #0x6                   	// #6
  40233c:	bl	401b80 <setlocale@plt>
  402340:	adrp	x19, 405000 <ferror@plt+0x3460>
  402344:	add	x19, x19, #0x2e0
  402348:	adrp	x1, 405000 <ferror@plt+0x3460>
  40234c:	add	x1, x1, #0x2c8
  402350:	mov	x0, x19
  402354:	bl	4018a0 <bindtextdomain@plt>
  402358:	mov	x0, x19
  40235c:	bl	401980 <textdomain@plt>
  402360:	adrp	x0, 402000 <ferror@plt+0x460>
  402364:	add	x0, x0, #0x1e4
  402368:	bl	405068 <ferror@plt+0x34c8>
  40236c:	add	x23, x22, w21, sxtw #3
  402370:	sub	x23, x23, #0x8
  402374:	adrp	x19, 405000 <ferror@plt+0x3460>
  402378:	add	x19, x19, #0xb08
  40237c:	add	x19, x19, #0x18
  402380:	adrp	x20, 405000 <ferror@plt+0x3460>
  402384:	add	x20, x20, #0x8d0
  402388:	mov	w25, #0x6                   	// #6
  40238c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402390:	add	x24, x1, #0x328
  402394:	mov	x4, #0x0                   	// #0
  402398:	mov	x3, x19
  40239c:	mov	x2, x20
  4023a0:	mov	x1, x22
  4023a4:	mov	w0, w21
  4023a8:	bl	401990 <getopt_long@plt>
  4023ac:	cmn	w0, #0x1
  4023b0:	b.eq	4029e8 <ferror@plt+0xe48>  // b.none
  4023b4:	cmp	w0, #0x64
  4023b8:	b.eq	4028b0 <ferror@plt+0xd10>  // b.none
  4023bc:	b.le	4023ec <ferror@plt+0x84c>
  4023c0:	cmp	w0, #0x6f
  4023c4:	b.eq	402974 <ferror@plt+0xdd4>  // b.none
  4023c8:	b.le	4024ec <ferror@plt+0x94c>
  4023cc:	cmp	w0, #0x72
  4023d0:	b.eq	40297c <ferror@plt+0xddc>  // b.none
  4023d4:	cmp	w0, #0x76
  4023d8:	b.ne	402860 <ferror@plt+0xcc0>  // b.any
  4023dc:	ldrb	w0, [sp, #168]
  4023e0:	orr	w0, w0, #0x8
  4023e4:	strb	w0, [sp, #168]
  4023e8:	b	402394 <ferror@plt+0x7f4>
  4023ec:	cmp	w0, #0x54
  4023f0:	b.eq	402988 <ferror@plt+0xde8>  // b.none
  4023f4:	b.le	402414 <ferror@plt+0x874>
  4023f8:	cmp	w0, #0x61
  4023fc:	b.eq	4028a0 <ferror@plt+0xd00>  // b.none
  402400:	cmp	w0, #0x62
  402404:	b.ne	4024a8 <ferror@plt+0x908>  // b.any
  402408:	mov	w0, #0x3                   	// #3
  40240c:	str	w0, [sp, #132]
  402410:	b	402394 <ferror@plt+0x7f4>
  402414:	cmp	w0, #0x50
  402418:	b.eq	4029b8 <ferror@plt+0xe18>  // b.none
  40241c:	cmp	w0, #0x52
  402420:	b.ne	402434 <ferror@plt+0x894>  // b.any
  402424:	ldrb	w0, [sp, #168]
  402428:	orr	w0, w0, #0x2
  40242c:	strb	w0, [sp, #168]
  402430:	b	402394 <ferror@plt+0x7f4>
  402434:	cmp	w0, #0x44
  402438:	b.ne	40246c <ferror@plt+0x8cc>  // b.any
  40243c:	adrp	x0, 417000 <ferror@plt+0x15460>
  402440:	ldr	x26, [x0, #600]
  402444:	mov	w2, #0x5                   	// #5
  402448:	adrp	x1, 405000 <ferror@plt+0x3460>
  40244c:	add	x1, x1, #0x378
  402450:	mov	x0, #0x0                   	// #0
  402454:	bl	401ad0 <dcgettext@plt>
  402458:	mov	x1, x0
  40245c:	mov	x0, x26
  402460:	bl	403928 <ferror@plt+0x1d88>
  402464:	str	x0, [sp, #152]
  402468:	b	402394 <ferror@plt+0x7f4>
  40246c:	str	x27, [sp, #80]
  402470:	adrp	x0, 417000 <ferror@plt+0x15460>
  402474:	ldr	x19, [x0, #592]
  402478:	mov	w2, #0x5                   	// #5
  40247c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402480:	add	x1, x1, #0x8a8
  402484:	mov	x0, #0x0                   	// #0
  402488:	bl	401ad0 <dcgettext@plt>
  40248c:	adrp	x1, 417000 <ferror@plt+0x15460>
  402490:	ldr	x2, [x1, #624]
  402494:	mov	x1, x0
  402498:	mov	x0, x19
  40249c:	bl	401b50 <fprintf@plt>
  4024a0:	mov	w0, #0x1                   	// #1
  4024a4:	bl	401790 <exit@plt>
  4024a8:	cmp	w0, #0x56
  4024ac:	b.ne	4024e4 <ferror@plt+0x944>  // b.any
  4024b0:	str	x27, [sp, #80]
  4024b4:	mov	w2, #0x5                   	// #5
  4024b8:	adrp	x1, 405000 <ferror@plt+0x3460>
  4024bc:	add	x1, x1, #0x398
  4024c0:	mov	x0, #0x0                   	// #0
  4024c4:	bl	401ad0 <dcgettext@plt>
  4024c8:	adrp	x2, 405000 <ferror@plt+0x3460>
  4024cc:	add	x2, x2, #0x3a8
  4024d0:	adrp	x1, 417000 <ferror@plt+0x15460>
  4024d4:	ldr	x1, [x1, #624]
  4024d8:	bl	401b20 <printf@plt>
  4024dc:	mov	w0, #0x0                   	// #0
  4024e0:	bl	401790 <exit@plt>
  4024e4:	str	x27, [sp, #80]
  4024e8:	b	402470 <ferror@plt+0x8d0>
  4024ec:	cmp	w0, #0x69
  4024f0:	b.eq	4028b8 <ferror@plt+0xd18>  // b.none
  4024f4:	cmp	w0, #0x69
  4024f8:	b.le	402540 <ferror@plt+0x9a0>
  4024fc:	str	x27, [sp, #80]
  402500:	cmp	w0, #0x6d
  402504:	b.ne	402470 <ferror@plt+0x8d0>  // b.any
  402508:	adrp	x0, 405000 <ferror@plt+0x3460>
  40250c:	add	x0, x0, #0xb08
  402510:	ldp	x2, x3, [x0]
  402514:	stp	x2, x3, [sp, #104]
  402518:	ldr	x0, [x0, #16]
  40251c:	str	x0, [sp, #120]
  402520:	add	x19, sp, #0x68
  402524:	add	x22, x19, #0x18
  402528:	adrp	x25, 405000 <ferror@plt+0x3460>
  40252c:	add	x25, x25, #0x310
  402530:	mov	w23, #0x5                   	// #5
  402534:	adrp	x24, 405000 <ferror@plt+0x3460>
  402538:	add	x24, x24, #0x2f0
  40253c:	b	4028f8 <ferror@plt+0xd58>
  402540:	cmp	w0, #0x66
  402544:	b.ne	402554 <ferror@plt+0x9b4>  // b.any
  402548:	mov	w0, #0x1                   	// #1
  40254c:	str	w0, [sp, #132]
  402550:	b	402394 <ferror@plt+0x7f4>
  402554:	cmp	w0, #0x68
  402558:	b.ne	402858 <ferror@plt+0xcb8>  // b.any
  40255c:	str	x27, [sp, #80]
  402560:	adrp	x0, 417000 <ferror@plt+0x15460>
  402564:	ldr	x19, [x0, #616]
  402568:	mov	w2, #0x5                   	// #5
  40256c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402570:	add	x1, x1, #0x3c0
  402574:	mov	x0, #0x0                   	// #0
  402578:	bl	401ad0 <dcgettext@plt>
  40257c:	mov	x1, x19
  402580:	bl	401780 <fputs@plt>
  402584:	mov	x1, x19
  402588:	mov	w0, #0xa                   	// #10
  40258c:	bl	401800 <fputc@plt>
  402590:	mov	w2, #0x5                   	// #5
  402594:	adrp	x1, 405000 <ferror@plt+0x3460>
  402598:	add	x1, x1, #0x408
  40259c:	mov	x0, #0x0                   	// #0
  4025a0:	bl	401ad0 <dcgettext@plt>
  4025a4:	mov	x1, x19
  4025a8:	bl	401780 <fputs@plt>
  4025ac:	mov	x1, x19
  4025b0:	mov	w0, #0xa                   	// #10
  4025b4:	bl	401800 <fputc@plt>
  4025b8:	mov	w2, #0x5                   	// #5
  4025bc:	adrp	x1, 405000 <ferror@plt+0x3460>
  4025c0:	add	x1, x1, #0x470
  4025c4:	mov	x0, #0x0                   	// #0
  4025c8:	bl	401ad0 <dcgettext@plt>
  4025cc:	mov	x1, x19
  4025d0:	bl	401780 <fputs@plt>
  4025d4:	mov	x1, x19
  4025d8:	mov	w0, #0xa                   	// #10
  4025dc:	bl	401800 <fputc@plt>
  4025e0:	mov	w2, #0x5                   	// #5
  4025e4:	adrp	x1, 405000 <ferror@plt+0x3460>
  4025e8:	add	x1, x1, #0x498
  4025ec:	mov	x0, #0x0                   	// #0
  4025f0:	bl	401ad0 <dcgettext@plt>
  4025f4:	mov	x1, x19
  4025f8:	bl	401780 <fputs@plt>
  4025fc:	mov	w2, #0x5                   	// #5
  402600:	adrp	x1, 405000 <ferror@plt+0x3460>
  402604:	add	x1, x1, #0x4b0
  402608:	mov	x0, #0x0                   	// #0
  40260c:	bl	401ad0 <dcgettext@plt>
  402610:	mov	x1, x19
  402614:	bl	401780 <fputs@plt>
  402618:	mov	w2, #0x5                   	// #5
  40261c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402620:	add	x1, x1, #0x4e8
  402624:	mov	x0, #0x0                   	// #0
  402628:	bl	401ad0 <dcgettext@plt>
  40262c:	mov	x1, x19
  402630:	bl	401780 <fputs@plt>
  402634:	mov	w2, #0x5                   	// #5
  402638:	adrp	x1, 405000 <ferror@plt+0x3460>
  40263c:	add	x1, x1, #0x520
  402640:	mov	x0, #0x0                   	// #0
  402644:	bl	401ad0 <dcgettext@plt>
  402648:	mov	x1, x19
  40264c:	bl	401780 <fputs@plt>
  402650:	mov	w2, #0x5                   	// #5
  402654:	adrp	x1, 405000 <ferror@plt+0x3460>
  402658:	add	x1, x1, #0x550
  40265c:	mov	x0, #0x0                   	// #0
  402660:	bl	401ad0 <dcgettext@plt>
  402664:	mov	x1, x19
  402668:	bl	401780 <fputs@plt>
  40266c:	mov	w2, #0x5                   	// #5
  402670:	adrp	x1, 405000 <ferror@plt+0x3460>
  402674:	add	x1, x1, #0x580
  402678:	mov	x0, #0x0                   	// #0
  40267c:	bl	401ad0 <dcgettext@plt>
  402680:	mov	x1, x19
  402684:	bl	401780 <fputs@plt>
  402688:	mov	w2, #0x5                   	// #5
  40268c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402690:	add	x1, x1, #0x5b8
  402694:	mov	x0, #0x0                   	// #0
  402698:	bl	401ad0 <dcgettext@plt>
  40269c:	mov	x1, x19
  4026a0:	bl	401780 <fputs@plt>
  4026a4:	mov	x1, x19
  4026a8:	mov	w0, #0xa                   	// #10
  4026ac:	bl	401800 <fputc@plt>
  4026b0:	mov	w2, #0x5                   	// #5
  4026b4:	adrp	x1, 405000 <ferror@plt+0x3460>
  4026b8:	add	x1, x1, #0x5f0
  4026bc:	mov	x0, #0x0                   	// #0
  4026c0:	bl	401ad0 <dcgettext@plt>
  4026c4:	mov	x1, x19
  4026c8:	bl	401780 <fputs@plt>
  4026cc:	mov	w2, #0x5                   	// #5
  4026d0:	adrp	x1, 405000 <ferror@plt+0x3460>
  4026d4:	add	x1, x1, #0x608
  4026d8:	mov	x0, #0x0                   	// #0
  4026dc:	bl	401ad0 <dcgettext@plt>
  4026e0:	mov	x1, x19
  4026e4:	bl	401780 <fputs@plt>
  4026e8:	mov	w2, #0x5                   	// #5
  4026ec:	adrp	x1, 405000 <ferror@plt+0x3460>
  4026f0:	add	x1, x1, #0x650
  4026f4:	mov	x0, #0x0                   	// #0
  4026f8:	bl	401ad0 <dcgettext@plt>
  4026fc:	mov	x1, x19
  402700:	bl	401780 <fputs@plt>
  402704:	mov	w2, #0x5                   	// #5
  402708:	adrp	x1, 405000 <ferror@plt+0x3460>
  40270c:	add	x1, x1, #0x690
  402710:	mov	x0, #0x0                   	// #0
  402714:	bl	401ad0 <dcgettext@plt>
  402718:	mov	x1, x19
  40271c:	bl	401780 <fputs@plt>
  402720:	mov	w2, #0x5                   	// #5
  402724:	adrp	x1, 405000 <ferror@plt+0x3460>
  402728:	add	x1, x1, #0x6d0
  40272c:	mov	x0, #0x0                   	// #0
  402730:	bl	401ad0 <dcgettext@plt>
  402734:	mov	x1, x19
  402738:	bl	401780 <fputs@plt>
  40273c:	mov	x1, x19
  402740:	mov	w0, #0xa                   	// #10
  402744:	bl	401800 <fputc@plt>
  402748:	mov	w2, #0x5                   	// #5
  40274c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402750:	add	x1, x1, #0x710
  402754:	mov	x0, #0x0                   	// #0
  402758:	bl	401ad0 <dcgettext@plt>
  40275c:	mov	x1, x19
  402760:	bl	401780 <fputs@plt>
  402764:	mov	w2, #0x5                   	// #5
  402768:	adrp	x1, 405000 <ferror@plt+0x3460>
  40276c:	add	x1, x1, #0x720
  402770:	mov	x0, #0x0                   	// #0
  402774:	bl	401ad0 <dcgettext@plt>
  402778:	mov	x1, x19
  40277c:	bl	401780 <fputs@plt>
  402780:	mov	w2, #0x5                   	// #5
  402784:	adrp	x1, 405000 <ferror@plt+0x3460>
  402788:	add	x1, x1, #0x770
  40278c:	mov	x0, #0x0                   	// #0
  402790:	bl	401ad0 <dcgettext@plt>
  402794:	mov	x1, x19
  402798:	bl	401780 <fputs@plt>
  40279c:	mov	w2, #0x5                   	// #5
  4027a0:	adrp	x1, 405000 <ferror@plt+0x3460>
  4027a4:	add	x1, x1, #0x7b0
  4027a8:	mov	x0, #0x0                   	// #0
  4027ac:	bl	401ad0 <dcgettext@plt>
  4027b0:	mov	x1, x19
  4027b4:	bl	401780 <fputs@plt>
  4027b8:	mov	w2, #0x5                   	// #5
  4027bc:	adrp	x1, 405000 <ferror@plt+0x3460>
  4027c0:	add	x1, x1, #0x7e8
  4027c4:	mov	x0, #0x0                   	// #0
  4027c8:	bl	401ad0 <dcgettext@plt>
  4027cc:	mov	x1, x19
  4027d0:	bl	401780 <fputs@plt>
  4027d4:	mov	x1, x19
  4027d8:	mov	w0, #0xa                   	// #10
  4027dc:	bl	401800 <fputc@plt>
  4027e0:	mov	w2, #0x5                   	// #5
  4027e4:	adrp	x1, 405000 <ferror@plt+0x3460>
  4027e8:	add	x1, x1, #0x820
  4027ec:	mov	x0, #0x0                   	// #0
  4027f0:	bl	401ad0 <dcgettext@plt>
  4027f4:	mov	x19, x0
  4027f8:	mov	w2, #0x5                   	// #5
  4027fc:	adrp	x1, 405000 <ferror@plt+0x3460>
  402800:	add	x1, x1, #0x838
  402804:	mov	x0, #0x0                   	// #0
  402808:	bl	401ad0 <dcgettext@plt>
  40280c:	mov	x4, x0
  402810:	adrp	x3, 405000 <ferror@plt+0x3460>
  402814:	add	x3, x3, #0x848
  402818:	mov	x2, x19
  40281c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402820:	add	x1, x1, #0x858
  402824:	adrp	x0, 405000 <ferror@plt+0x3460>
  402828:	add	x0, x0, #0x868
  40282c:	bl	401b20 <printf@plt>
  402830:	mov	w2, #0x5                   	// #5
  402834:	adrp	x1, 405000 <ferror@plt+0x3460>
  402838:	add	x1, x1, #0x880
  40283c:	mov	x0, #0x0                   	// #0
  402840:	bl	401ad0 <dcgettext@plt>
  402844:	adrp	x1, 405000 <ferror@plt+0x3460>
  402848:	add	x1, x1, #0x8a0
  40284c:	bl	401b20 <printf@plt>
  402850:	mov	w0, #0x0                   	// #0
  402854:	bl	401790 <exit@plt>
  402858:	str	x27, [sp, #80]
  40285c:	b	402470 <ferror@plt+0x8d0>
  402860:	cmp	w0, #0x70
  402864:	b.ne	402898 <ferror@plt+0xcf8>  // b.any
  402868:	bl	401b30 <__errno_location@plt>
  40286c:	str	wzr, [x0]
  402870:	ldr	x26, [x23]
  402874:	mov	w2, #0x5                   	// #5
  402878:	mov	x1, x24
  40287c:	mov	x0, #0x0                   	// #0
  402880:	bl	401ad0 <dcgettext@plt>
  402884:	mov	x1, x0
  402888:	mov	x0, x26
  40288c:	bl	40386c <ferror@plt+0x1ccc>
  402890:	str	w0, [sp, #128]
  402894:	b	402394 <ferror@plt+0x7f4>
  402898:	str	x27, [sp, #80]
  40289c:	b	402470 <ferror@plt+0x8d0>
  4028a0:	ldrb	w0, [sp, #168]
  4028a4:	orr	w0, w0, #0x1
  4028a8:	strb	w0, [sp, #168]
  4028ac:	b	402394 <ferror@plt+0x7f4>
  4028b0:	str	w25, [sp, #132]
  4028b4:	b	402394 <ferror@plt+0x7f4>
  4028b8:	mov	w0, #0x5                   	// #5
  4028bc:	str	w0, [sp, #132]
  4028c0:	b	402394 <ferror@plt+0x7f4>
  4028c4:	mov	w2, w23
  4028c8:	mov	x1, x25
  4028cc:	mov	x0, #0x0                   	// #0
  4028d0:	bl	401ad0 <dcgettext@plt>
  4028d4:	mov	x21, x0
  4028d8:	mov	w0, w20
  4028dc:	bl	401d00 <ferror@plt+0x160>
  4028e0:	mov	x1, x0
  4028e4:	mov	x0, x21
  4028e8:	bl	401b20 <printf@plt>
  4028ec:	add	x19, x19, #0x4
  4028f0:	cmp	x19, x22
  4028f4:	b.eq	402954 <ferror@plt+0xdb4>  // b.none
  4028f8:	ldr	w20, [x19]
  4028fc:	mov	w0, w20
  402900:	bl	401940 <sched_get_priority_max@plt>
  402904:	mov	w26, w0
  402908:	mov	w0, w20
  40290c:	bl	401a10 <sched_get_priority_min@plt>
  402910:	mov	w27, w0
  402914:	cmp	w26, #0x0
  402918:	ccmp	w0, #0x0, #0x1, ge  // ge = tcont
  40291c:	b.lt	4028c4 <ferror@plt+0xd24>  // b.tstop
  402920:	mov	w2, w23
  402924:	mov	x1, x24
  402928:	mov	x0, #0x0                   	// #0
  40292c:	bl	401ad0 <dcgettext@plt>
  402930:	mov	x21, x0
  402934:	mov	w0, w20
  402938:	bl	401d00 <ferror@plt+0x160>
  40293c:	mov	w3, w26
  402940:	mov	w2, w27
  402944:	mov	x1, x0
  402948:	mov	x0, x21
  40294c:	bl	401b20 <printf@plt>
  402950:	b	4028ec <ferror@plt+0xd4c>
  402954:	ldr	x27, [sp, #80]
  402958:	mov	w0, #0x0                   	// #0
  40295c:	ldp	x19, x20, [sp, #16]
  402960:	ldp	x21, x22, [sp, #32]
  402964:	ldp	x23, x24, [sp, #48]
  402968:	ldp	x25, x26, [sp, #64]
  40296c:	ldp	x29, x30, [sp], #176
  402970:	ret
  402974:	str	wzr, [sp, #132]
  402978:	b	402394 <ferror@plt+0x7f4>
  40297c:	mov	w0, #0x2                   	// #2
  402980:	str	w0, [sp, #132]
  402984:	b	402394 <ferror@plt+0x7f4>
  402988:	adrp	x0, 417000 <ferror@plt+0x15460>
  40298c:	ldr	x26, [x0, #600]
  402990:	mov	w2, #0x5                   	// #5
  402994:	adrp	x1, 405000 <ferror@plt+0x3460>
  402998:	add	x1, x1, #0x340
  40299c:	mov	x0, #0x0                   	// #0
  4029a0:	bl	401ad0 <dcgettext@plt>
  4029a4:	mov	x1, x0
  4029a8:	mov	x0, x26
  4029ac:	bl	403928 <ferror@plt+0x1d88>
  4029b0:	str	x0, [sp, #144]
  4029b4:	b	402394 <ferror@plt+0x7f4>
  4029b8:	adrp	x0, 417000 <ferror@plt+0x15460>
  4029bc:	ldr	x26, [x0, #600]
  4029c0:	mov	w2, #0x5                   	// #5
  4029c4:	adrp	x1, 405000 <ferror@plt+0x3460>
  4029c8:	add	x1, x1, #0x360
  4029cc:	mov	x0, #0x0                   	// #0
  4029d0:	bl	401ad0 <dcgettext@plt>
  4029d4:	mov	x1, x0
  4029d8:	mov	x0, x26
  4029dc:	bl	403928 <ferror@plt+0x1d88>
  4029e0:	str	x0, [sp, #160]
  4029e4:	b	402394 <ferror@plt+0x7f4>
  4029e8:	ldr	w0, [sp, #128]
  4029ec:	tbnz	w0, #31, 402bfc <ferror@plt+0x105c>
  4029f0:	adrp	x0, 417000 <ferror@plt+0x15460>
  4029f4:	ldr	w0, [x0, #608]
  4029f8:	sub	w0, w21, w0
  4029fc:	cmp	w0, #0x0
  402a00:	b.le	402a34 <ferror@plt+0xe94>
  402a04:	ldrb	w1, [sp, #168]
  402a08:	tbnz	w1, #3, 402a14 <ferror@plt+0xe74>
  402a0c:	cmp	w0, #0x1
  402a10:	b.ne	402c18 <ferror@plt+0x1078>  // b.any
  402a14:	add	x0, sp, #0x80
  402a18:	bl	40215c <ferror@plt+0x5bc>
  402a1c:	adrp	x0, 417000 <ferror@plt+0x15460>
  402a20:	ldr	w0, [x0, #608]
  402a24:	sub	w21, w21, w0
  402a28:	cmp	w21, #0x1
  402a2c:	b.ne	402c18 <ferror@plt+0x1078>  // b.any
  402a30:	b	402958 <ferror@plt+0xdb8>
  402a34:	str	x27, [sp, #80]
  402a38:	mov	w2, #0x5                   	// #5
  402a3c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402a40:	add	x1, x1, #0x8e8
  402a44:	mov	x0, #0x0                   	// #0
  402a48:	bl	401ad0 <dcgettext@plt>
  402a4c:	bl	401ab0 <warnx@plt>
  402a50:	adrp	x0, 417000 <ferror@plt+0x15460>
  402a54:	ldr	x19, [x0, #592]
  402a58:	mov	w2, #0x5                   	// #5
  402a5c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402a60:	add	x1, x1, #0x8a8
  402a64:	mov	x0, #0x0                   	// #0
  402a68:	bl	401ad0 <dcgettext@plt>
  402a6c:	adrp	x1, 417000 <ferror@plt+0x15460>
  402a70:	ldr	x2, [x1, #624]
  402a74:	mov	x1, x0
  402a78:	mov	x0, x19
  402a7c:	bl	401b50 <fprintf@plt>
  402a80:	mov	w0, #0x1                   	// #1
  402a84:	bl	401790 <exit@plt>
  402a88:	str	x27, [sp, #80]
  402a8c:	mov	w2, #0x5                   	// #5
  402a90:	adrp	x1, 405000 <ferror@plt+0x3460>
  402a94:	add	x1, x1, #0x918
  402a98:	mov	x0, #0x0                   	// #0
  402a9c:	bl	401ad0 <dcgettext@plt>
  402aa0:	mov	x1, x0
  402aa4:	mov	w0, #0x1                   	// #1
  402aa8:	bl	401af0 <errx@plt>
  402aac:	str	x27, [sp, #80]
  402ab0:	mov	w2, #0x5                   	// #5
  402ab4:	adrp	x1, 405000 <ferror@plt+0x3460>
  402ab8:	add	x1, x1, #0x968
  402abc:	mov	x0, #0x0                   	// #0
  402ac0:	bl	401ad0 <dcgettext@plt>
  402ac4:	mov	x1, x0
  402ac8:	mov	w0, #0x1                   	// #1
  402acc:	bl	401af0 <errx@plt>
  402ad0:	mov	w0, #0x6                   	// #6
  402ad4:	b	402cac <ferror@plt+0x110c>
  402ad8:	str	wzr, [sp, #128]
  402adc:	b	402cb8 <ferror@plt+0x1118>
  402ae0:	str	x27, [sp, #80]
  402ae4:	mov	w2, #0x5                   	// #5
  402ae8:	adrp	x1, 405000 <ferror@plt+0x3460>
  402aec:	add	x1, x1, #0x9b8
  402af0:	mov	x0, #0x0                   	// #0
  402af4:	bl	401ad0 <dcgettext@plt>
  402af8:	ldr	w2, [sp, #136]
  402afc:	mov	x1, x0
  402b00:	mov	w0, #0x1                   	// #1
  402b04:	bl	401af0 <errx@plt>
  402b08:	str	x27, [sp, #80]
  402b0c:	mov	w2, #0x5                   	// #5
  402b10:	adrp	x1, 405000 <ferror@plt+0x3460>
  402b14:	add	x1, x1, #0x298
  402b18:	mov	x0, #0x0                   	// #0
  402b1c:	bl	401ad0 <dcgettext@plt>
  402b20:	mov	x1, x0
  402b24:	mov	w0, #0x1                   	// #1
  402b28:	bl	401b70 <err@plt>
  402b2c:	mov	x0, x19
  402b30:	bl	404be0 <ferror@plt+0x3040>
  402b34:	b	402b4c <ferror@plt+0xfac>
  402b38:	ldr	w1, [sp, #128]
  402b3c:	add	x0, sp, #0x80
  402b40:	bl	401dd0 <ferror@plt+0x230>
  402b44:	cmn	w0, #0x1
  402b48:	b.eq	402bb8 <ferror@plt+0x1018>  // b.none
  402b4c:	ldrb	w1, [sp, #168]
  402b50:	orr	w1, w1, #0x4
  402b54:	strb	w1, [sp, #168]
  402b58:	tbnz	w1, #3, 402be0 <ferror@plt+0x1040>
  402b5c:	ldr	w0, [sp, #128]
  402b60:	cbnz	w0, 402958 <ferror@plt+0xdb8>
  402b64:	str	x27, [sp, #80]
  402b68:	adrp	x0, 417000 <ferror@plt+0x15460>
  402b6c:	ldrsw	x1, [x0, #608]
  402b70:	add	x1, x1, #0x1
  402b74:	lsl	x21, x1, #3
  402b78:	add	x1, x22, x1, lsl #3
  402b7c:	ldr	x0, [x22, x21]
  402b80:	bl	4019a0 <execvp@plt>
  402b84:	ldr	w0, [x20]
  402b88:	cmp	w0, #0x2
  402b8c:	cset	w19, eq  // eq = none
  402b90:	add	w19, w19, #0x7e
  402b94:	mov	w2, #0x5                   	// #5
  402b98:	adrp	x1, 405000 <ferror@plt+0x3460>
  402b9c:	add	x1, x1, #0xa48
  402ba0:	mov	x0, #0x0                   	// #0
  402ba4:	bl	401ad0 <dcgettext@plt>
  402ba8:	ldr	x2, [x22, x21]
  402bac:	mov	x1, x0
  402bb0:	mov	w0, w19
  402bb4:	bl	401b70 <err@plt>
  402bb8:	str	x27, [sp, #80]
  402bbc:	mov	w2, #0x5                   	// #5
  402bc0:	adrp	x1, 405000 <ferror@plt+0x3460>
  402bc4:	add	x1, x1, #0xa28
  402bc8:	mov	x0, #0x0                   	// #0
  402bcc:	bl	401ad0 <dcgettext@plt>
  402bd0:	ldr	w2, [sp, #128]
  402bd4:	mov	x1, x0
  402bd8:	mov	w0, #0x1                   	// #1
  402bdc:	bl	401b70 <err@plt>
  402be0:	add	x0, sp, #0x80
  402be4:	bl	40215c <ferror@plt+0x5bc>
  402be8:	b	402b5c <ferror@plt+0xfbc>
  402bec:	ldr	w0, [sp, #132]
  402bf0:	cmp	w0, #0x6
  402bf4:	b.ne	402cac <ferror@plt+0x110c>  // b.any
  402bf8:	b	402c98 <ferror@plt+0x10f8>
  402bfc:	cmn	w0, #0x1
  402c00:	b.ne	402c18 <ferror@plt+0x1078>  // b.any
  402c04:	adrp	x0, 417000 <ferror@plt+0x15460>
  402c08:	ldr	w0, [x0, #608]
  402c0c:	sub	w21, w21, w0
  402c10:	cmp	w21, #0x1
  402c14:	b.le	402a34 <ferror@plt+0xe94>
  402c18:	bl	401b30 <__errno_location@plt>
  402c1c:	mov	x20, x0
  402c20:	str	wzr, [x0]
  402c24:	adrp	x0, 417000 <ferror@plt+0x15460>
  402c28:	ldrsw	x0, [x0, #608]
  402c2c:	ldr	x19, [x22, x0, lsl #3]
  402c30:	mov	w2, #0x5                   	// #5
  402c34:	adrp	x1, 405000 <ferror@plt+0x3460>
  402c38:	add	x1, x1, #0x8f8
  402c3c:	mov	x0, #0x0                   	// #0
  402c40:	bl	401ad0 <dcgettext@plt>
  402c44:	mov	x1, x0
  402c48:	mov	x0, x19
  402c4c:	bl	40386c <ferror@plt+0x1ccc>
  402c50:	mov	w19, w0
  402c54:	str	w0, [sp, #136]
  402c58:	ldrb	w0, [sp, #168]
  402c5c:	tbz	w0, #1, 402c70 <ferror@plt+0x10d0>
  402c60:	ldr	w0, [sp, #132]
  402c64:	sub	w0, w0, #0x1
  402c68:	cmp	w0, #0x1
  402c6c:	b.hi	402a88 <ferror@plt+0xee8>  // b.pmore
  402c70:	ldr	x1, [sp, #144]
  402c74:	ldr	x2, [sp, #152]
  402c78:	ldr	x3, [sp, #160]
  402c7c:	orr	x0, x1, x2
  402c80:	orr	x0, x0, x3
  402c84:	cbz	x0, 402bec <ferror@plt+0x104c>
  402c88:	ldr	w0, [sp, #132]
  402c8c:	cmp	w0, #0x6
  402c90:	b.ne	402aac <ferror@plt+0xf0c>  // b.any
  402c94:	cbnz	x2, 402c9c <ferror@plt+0x10fc>
  402c98:	str	x3, [sp, #152]
  402c9c:	cbnz	x1, 402ad0 <ferror@plt+0xf30>
  402ca0:	ldr	x0, [sp, #152]
  402ca4:	str	x0, [sp, #144]
  402ca8:	mov	w0, #0x6                   	// #6
  402cac:	ldr	w1, [sp, #128]
  402cb0:	cmn	w1, #0x1
  402cb4:	b.eq	402ad8 <ferror@plt+0xf38>  // b.none
  402cb8:	bl	401a10 <sched_get_priority_min@plt>
  402cbc:	cmp	w19, w0
  402cc0:	b.lt	402ae0 <ferror@plt+0xf40>  // b.tstop
  402cc4:	ldr	w0, [sp, #132]
  402cc8:	bl	401940 <sched_get_priority_max@plt>
  402ccc:	ldr	w1, [sp, #136]
  402cd0:	cmp	w0, w1
  402cd4:	b.lt	402ae0 <ferror@plt+0xf40>  // b.tstop
  402cd8:	ldrb	w0, [sp, #168]
  402cdc:	tbz	w0, #0, 402b38 <ferror@plt+0xf98>
  402ce0:	ldr	w0, [sp, #128]
  402ce4:	bl	404b70 <ferror@plt+0x2fd0>
  402ce8:	mov	x19, x0
  402cec:	cbz	x0, 402b08 <ferror@plt+0xf68>
  402cf0:	add	x1, sp, #0x68
  402cf4:	mov	x0, x19
  402cf8:	bl	404c14 <ferror@plt+0x3074>
  402cfc:	cbnz	w0, 402b2c <ferror@plt+0xf8c>
  402d00:	ldr	w1, [sp, #104]
  402d04:	add	x0, sp, #0x80
  402d08:	bl	401dd0 <ferror@plt+0x230>
  402d0c:	cmn	w0, #0x1
  402d10:	b.ne	402cf0 <ferror@plt+0x1150>  // b.any
  402d14:	str	x27, [sp, #80]
  402d18:	mov	w2, #0x5                   	// #5
  402d1c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402d20:	add	x1, x1, #0xa08
  402d24:	mov	x0, #0x0                   	// #0
  402d28:	bl	401ad0 <dcgettext@plt>
  402d2c:	ldr	w2, [sp, #104]
  402d30:	mov	x1, x0
  402d34:	mov	w0, #0x1                   	// #1
  402d38:	bl	401b70 <err@plt>
  402d3c:	str	xzr, [x1]
  402d40:	cbnz	x0, 402d4c <ferror@plt+0x11ac>
  402d44:	b	402da4 <ferror@plt+0x1204>
  402d48:	add	x0, x0, #0x1
  402d4c:	ldrsb	w2, [x0]
  402d50:	cmp	w2, #0x2f
  402d54:	b.ne	402d64 <ferror@plt+0x11c4>  // b.any
  402d58:	ldrsb	w2, [x0, #1]
  402d5c:	cmp	w2, #0x2f
  402d60:	b.eq	402d48 <ferror@plt+0x11a8>  // b.none
  402d64:	ldrsb	w2, [x0]
  402d68:	cbz	w2, 402da8 <ferror@plt+0x1208>
  402d6c:	mov	x2, #0x1                   	// #1
  402d70:	str	x2, [x1]
  402d74:	add	x3, x0, x2
  402d78:	ldrsb	w2, [x0, #1]
  402d7c:	cmp	w2, #0x2f
  402d80:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402d84:	b.eq	402da4 <ferror@plt+0x1204>  // b.none
  402d88:	ldr	x2, [x1]
  402d8c:	add	x2, x2, #0x1
  402d90:	str	x2, [x1]
  402d94:	ldrsb	w2, [x3, #1]!
  402d98:	cmp	w2, #0x2f
  402d9c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402da0:	b.ne	402d88 <ferror@plt+0x11e8>  // b.any
  402da4:	ret
  402da8:	mov	x0, #0x0                   	// #0
  402dac:	b	402da4 <ferror@plt+0x1204>
  402db0:	stp	x29, x30, [sp, #-80]!
  402db4:	mov	x29, sp
  402db8:	stp	x19, x20, [sp, #16]
  402dbc:	stp	x21, x22, [sp, #32]
  402dc0:	stp	x23, x24, [sp, #48]
  402dc4:	mov	x24, x1
  402dc8:	ldrsb	w1, [x0]
  402dcc:	cbz	w1, 402e4c <ferror@plt+0x12ac>
  402dd0:	str	x25, [sp, #64]
  402dd4:	mov	x19, #0x1                   	// #1
  402dd8:	mov	w21, #0x0                   	// #0
  402ddc:	mov	w23, #0x0                   	// #0
  402de0:	mov	w25, #0x1                   	// #1
  402de4:	sub	x22, x0, #0x1
  402de8:	b	402e00 <ferror@plt+0x1260>
  402dec:	mov	w21, w23
  402df0:	mov	w20, w19
  402df4:	add	x19, x19, #0x1
  402df8:	ldrsb	w1, [x22, x19]
  402dfc:	cbz	w1, 402e2c <ferror@plt+0x128c>
  402e00:	sub	w20, w19, #0x1
  402e04:	cbnz	w21, 402dec <ferror@plt+0x124c>
  402e08:	cmp	w1, #0x5c
  402e0c:	b.eq	402e24 <ferror@plt+0x1284>  // b.none
  402e10:	mov	x0, x24
  402e14:	bl	401a70 <strchr@plt>
  402e18:	cbz	x0, 402df0 <ferror@plt+0x1250>
  402e1c:	ldr	x25, [sp, #64]
  402e20:	b	402e30 <ferror@plt+0x1290>
  402e24:	mov	w21, w25
  402e28:	b	402df0 <ferror@plt+0x1250>
  402e2c:	ldr	x25, [sp, #64]
  402e30:	sub	w0, w20, w21
  402e34:	sxtw	x0, w0
  402e38:	ldp	x19, x20, [sp, #16]
  402e3c:	ldp	x21, x22, [sp, #32]
  402e40:	ldp	x23, x24, [sp, #48]
  402e44:	ldp	x29, x30, [sp], #80
  402e48:	ret
  402e4c:	mov	w20, #0x0                   	// #0
  402e50:	mov	w21, #0x0                   	// #0
  402e54:	b	402e30 <ferror@plt+0x1290>
  402e58:	stp	x29, x30, [sp, #-64]!
  402e5c:	mov	x29, sp
  402e60:	stp	x19, x20, [sp, #16]
  402e64:	stp	x21, x22, [sp, #32]
  402e68:	mov	x19, x0
  402e6c:	mov	x22, x1
  402e70:	mov	w21, w2
  402e74:	str	xzr, [sp, #56]
  402e78:	bl	401b30 <__errno_location@plt>
  402e7c:	str	wzr, [x0]
  402e80:	cbz	x19, 402e90 <ferror@plt+0x12f0>
  402e84:	mov	x20, x0
  402e88:	ldrsb	w0, [x19]
  402e8c:	cbnz	w0, 402eac <ferror@plt+0x130c>
  402e90:	mov	x3, x19
  402e94:	mov	x2, x22
  402e98:	adrp	x1, 405000 <ferror@plt+0x3460>
  402e9c:	add	x1, x1, #0xd40
  402ea0:	adrp	x0, 417000 <ferror@plt+0x15460>
  402ea4:	ldr	w0, [x0, #584]
  402ea8:	bl	401af0 <errx@plt>
  402eac:	mov	w3, #0x0                   	// #0
  402eb0:	mov	w2, w21
  402eb4:	add	x1, sp, #0x38
  402eb8:	mov	x0, x19
  402ebc:	bl	4018f0 <__strtoul_internal@plt>
  402ec0:	ldr	w1, [x20]
  402ec4:	cbnz	w1, 402ef0 <ferror@plt+0x1350>
  402ec8:	ldr	x1, [sp, #56]
  402ecc:	cmp	x1, x19
  402ed0:	b.eq	402e90 <ferror@plt+0x12f0>  // b.none
  402ed4:	cbz	x1, 402ee0 <ferror@plt+0x1340>
  402ed8:	ldrsb	w1, [x1]
  402edc:	cbnz	w1, 402e90 <ferror@plt+0x12f0>
  402ee0:	ldp	x19, x20, [sp, #16]
  402ee4:	ldp	x21, x22, [sp, #32]
  402ee8:	ldp	x29, x30, [sp], #64
  402eec:	ret
  402ef0:	cmp	w1, #0x22
  402ef4:	b.ne	402e90 <ferror@plt+0x12f0>  // b.any
  402ef8:	mov	x3, x19
  402efc:	mov	x2, x22
  402f00:	adrp	x1, 405000 <ferror@plt+0x3460>
  402f04:	add	x1, x1, #0xd40
  402f08:	adrp	x0, 417000 <ferror@plt+0x15460>
  402f0c:	ldr	w0, [x0, #584]
  402f10:	bl	401b70 <err@plt>
  402f14:	stp	x29, x30, [sp, #-32]!
  402f18:	mov	x29, sp
  402f1c:	stp	x19, x20, [sp, #16]
  402f20:	mov	x20, x0
  402f24:	mov	x19, x1
  402f28:	bl	402e58 <ferror@plt+0x12b8>
  402f2c:	mov	x1, #0xffffffff            	// #4294967295
  402f30:	cmp	x0, x1
  402f34:	b.hi	402f44 <ferror@plt+0x13a4>  // b.pmore
  402f38:	ldp	x19, x20, [sp, #16]
  402f3c:	ldp	x29, x30, [sp], #32
  402f40:	ret
  402f44:	bl	401b30 <__errno_location@plt>
  402f48:	mov	w1, #0x22                  	// #34
  402f4c:	str	w1, [x0]
  402f50:	mov	x3, x20
  402f54:	mov	x2, x19
  402f58:	adrp	x1, 405000 <ferror@plt+0x3460>
  402f5c:	add	x1, x1, #0xd40
  402f60:	adrp	x0, 417000 <ferror@plt+0x15460>
  402f64:	ldr	w0, [x0, #584]
  402f68:	bl	401b70 <err@plt>
  402f6c:	stp	x29, x30, [sp, #-32]!
  402f70:	mov	x29, sp
  402f74:	stp	x19, x20, [sp, #16]
  402f78:	mov	x20, x0
  402f7c:	mov	x19, x1
  402f80:	bl	402f14 <ferror@plt+0x1374>
  402f84:	mov	w1, #0xffff                	// #65535
  402f88:	cmp	w0, w1
  402f8c:	b.hi	402f9c <ferror@plt+0x13fc>  // b.pmore
  402f90:	ldp	x19, x20, [sp, #16]
  402f94:	ldp	x29, x30, [sp], #32
  402f98:	ret
  402f9c:	bl	401b30 <__errno_location@plt>
  402fa0:	mov	w1, #0x22                  	// #34
  402fa4:	str	w1, [x0]
  402fa8:	mov	x3, x20
  402fac:	mov	x2, x19
  402fb0:	adrp	x1, 405000 <ferror@plt+0x3460>
  402fb4:	add	x1, x1, #0xd40
  402fb8:	adrp	x0, 417000 <ferror@plt+0x15460>
  402fbc:	ldr	w0, [x0, #584]
  402fc0:	bl	401b70 <err@plt>
  402fc4:	adrp	x1, 417000 <ferror@plt+0x15460>
  402fc8:	str	w0, [x1, #584]
  402fcc:	ret
  402fd0:	stp	x29, x30, [sp, #-128]!
  402fd4:	mov	x29, sp
  402fd8:	stp	x19, x20, [sp, #16]
  402fdc:	str	xzr, [x1]
  402fe0:	cbz	x0, 4033f0 <ferror@plt+0x1850>
  402fe4:	stp	x21, x22, [sp, #32]
  402fe8:	mov	x19, x0
  402fec:	mov	x21, x1
  402ff0:	mov	x22, x2
  402ff4:	ldrsb	w0, [x0]
  402ff8:	cbz	w0, 4033f8 <ferror@plt+0x1858>
  402ffc:	stp	x23, x24, [sp, #48]
  403000:	bl	4019e0 <__ctype_b_loc@plt>
  403004:	mov	x24, x0
  403008:	ldr	x4, [x0]
  40300c:	mov	x1, x19
  403010:	ldrsb	w2, [x1]
  403014:	and	x0, x2, #0xff
  403018:	ldrh	w3, [x4, x0, lsl #1]
  40301c:	tbz	w3, #13, 403028 <ferror@plt+0x1488>
  403020:	add	x1, x1, #0x1
  403024:	b	403010 <ferror@plt+0x1470>
  403028:	cmp	w2, #0x2d
  40302c:	b.eq	40341c <ferror@plt+0x187c>  // b.none
  403030:	stp	x25, x26, [sp, #64]
  403034:	bl	401b30 <__errno_location@plt>
  403038:	mov	x25, x0
  40303c:	str	wzr, [x0]
  403040:	str	xzr, [sp, #120]
  403044:	mov	w3, #0x0                   	// #0
  403048:	mov	w2, #0x0                   	// #0
  40304c:	add	x1, sp, #0x78
  403050:	mov	x0, x19
  403054:	bl	4018f0 <__strtoul_internal@plt>
  403058:	mov	x26, x0
  40305c:	ldr	x20, [sp, #120]
  403060:	cmp	x20, x19
  403064:	b.eq	4030a0 <ferror@plt+0x1500>  // b.none
  403068:	ldr	w0, [x25]
  40306c:	cbz	w0, 40307c <ferror@plt+0x14dc>
  403070:	sub	x1, x26, #0x1
  403074:	cmn	x1, #0x3
  403078:	b.hi	4030bc <ferror@plt+0x151c>  // b.pmore
  40307c:	cbz	x20, 4033bc <ferror@plt+0x181c>
  403080:	ldrsb	w0, [x20]
  403084:	cbz	w0, 4033c4 <ferror@plt+0x1824>
  403088:	stp	x27, x28, [sp, #80]
  40308c:	mov	w19, #0x0                   	// #0
  403090:	mov	x27, #0x0                   	// #0
  403094:	add	x0, sp, #0x78
  403098:	str	x0, [sp, #104]
  40309c:	b	4031a8 <ferror@plt+0x1608>
  4030a0:	ldr	w0, [x25]
  4030a4:	mov	w20, #0xffffffea            	// #-22
  4030a8:	cbnz	w0, 4030bc <ferror@plt+0x151c>
  4030ac:	ldp	x21, x22, [sp, #32]
  4030b0:	ldp	x23, x24, [sp, #48]
  4030b4:	ldp	x25, x26, [sp, #64]
  4030b8:	b	403400 <ferror@plt+0x1860>
  4030bc:	neg	w20, w0
  4030c0:	b	4033cc <ferror@plt+0x182c>
  4030c4:	ldrsb	w0, [x20, #2]
  4030c8:	and	w0, w0, #0xffffffdf
  4030cc:	cmp	w0, #0x42
  4030d0:	b.ne	4031c8 <ferror@plt+0x1628>  // b.any
  4030d4:	ldrsb	w0, [x20, #3]
  4030d8:	cbnz	w0, 4031c8 <ferror@plt+0x1628>
  4030dc:	mov	w23, #0x400                 	// #1024
  4030e0:	b	4030ec <ferror@plt+0x154c>
  4030e4:	cbnz	w0, 4031c8 <ferror@plt+0x1628>
  4030e8:	mov	w23, #0x400                 	// #1024
  4030ec:	ldrsb	w20, [x20]
  4030f0:	mov	w1, w20
  4030f4:	adrp	x0, 405000 <ferror@plt+0x3460>
  4030f8:	add	x0, x0, #0xd50
  4030fc:	bl	401a70 <strchr@plt>
  403100:	cbz	x0, 4032a4 <ferror@plt+0x1704>
  403104:	adrp	x2, 405000 <ferror@plt+0x3460>
  403108:	add	x2, x2, #0xd50
  40310c:	sub	x0, x0, x2
  403110:	add	w2, w0, #0x1
  403114:	cbz	w2, 4034bc <ferror@plt+0x191c>
  403118:	sxtw	x3, w23
  40311c:	umulh	x0, x26, x3
  403120:	cbnz	x0, 4032ec <ferror@plt+0x174c>
  403124:	sub	w1, w2, #0x2
  403128:	mul	x26, x26, x3
  40312c:	cmn	w1, #0x1
  403130:	b.eq	4032cc <ferror@plt+0x172c>  // b.none
  403134:	umulh	x0, x26, x3
  403138:	sub	w1, w1, #0x1
  40313c:	cbz	x0, 403128 <ferror@plt+0x1588>
  403140:	mov	w20, #0xffffffde            	// #-34
  403144:	b	4032d0 <ferror@plt+0x1730>
  403148:	ldrsb	w0, [x20]
  40314c:	cbz	w0, 40345c <ferror@plt+0x18bc>
  403150:	mov	x2, x23
  403154:	mov	x1, x20
  403158:	mov	x0, x28
  40315c:	bl	401890 <strncmp@plt>
  403160:	cbnz	w0, 403474 <ferror@plt+0x18d4>
  403164:	add	x1, x20, x23
  403168:	ldrsb	w0, [x20, x23]
  40316c:	cmp	w0, #0x30
  403170:	b.ne	403200 <ferror@plt+0x1660>  // b.any
  403174:	mov	x20, x1
  403178:	add	w2, w19, #0x1
  40317c:	sub	w19, w20, w1
  403180:	add	w19, w19, w2
  403184:	ldrsb	w0, [x20, #1]!
  403188:	cmp	w0, #0x30
  40318c:	b.eq	40317c <ferror@plt+0x15dc>  // b.none
  403190:	sxtb	x0, w0
  403194:	ldr	x1, [x24]
  403198:	ldrh	w0, [x1, x0, lsl #1]
  40319c:	tbnz	w0, #11, 403208 <ferror@plt+0x1668>
  4031a0:	str	x20, [sp, #120]
  4031a4:	ldr	x20, [sp, #120]
  4031a8:	ldrsb	w0, [x20, #1]
  4031ac:	cmp	w0, #0x69
  4031b0:	b.eq	4030c4 <ferror@plt+0x1524>  // b.none
  4031b4:	and	w1, w0, #0xffffffdf
  4031b8:	cmp	w1, #0x42
  4031bc:	b.ne	4030e4 <ferror@plt+0x1544>  // b.any
  4031c0:	ldrsb	w0, [x20, #2]
  4031c4:	cbz	w0, 40329c <ferror@plt+0x16fc>
  4031c8:	bl	401820 <localeconv@plt>
  4031cc:	cbz	x0, 40342c <ferror@plt+0x188c>
  4031d0:	ldr	x28, [x0]
  4031d4:	cbz	x28, 403444 <ferror@plt+0x18a4>
  4031d8:	mov	x0, x28
  4031dc:	bl	401770 <strlen@plt>
  4031e0:	mov	x23, x0
  4031e4:	cbz	x27, 403148 <ferror@plt+0x15a8>
  4031e8:	mov	w20, #0xffffffea            	// #-22
  4031ec:	ldp	x21, x22, [sp, #32]
  4031f0:	ldp	x23, x24, [sp, #48]
  4031f4:	ldp	x25, x26, [sp, #64]
  4031f8:	ldp	x27, x28, [sp, #80]
  4031fc:	b	403400 <ferror@plt+0x1860>
  403200:	mov	x20, x1
  403204:	b	403190 <ferror@plt+0x15f0>
  403208:	str	wzr, [x25]
  40320c:	str	xzr, [sp, #120]
  403210:	mov	w3, #0x0                   	// #0
  403214:	mov	w2, #0x0                   	// #0
  403218:	ldr	x1, [sp, #104]
  40321c:	mov	x0, x20
  403220:	bl	4018f0 <__strtoul_internal@plt>
  403224:	mov	x27, x0
  403228:	ldr	x0, [sp, #120]
  40322c:	cmp	x0, x20
  403230:	b.eq	403270 <ferror@plt+0x16d0>  // b.none
  403234:	ldr	w1, [x25]
  403238:	cbz	w1, 403248 <ferror@plt+0x16a8>
  40323c:	sub	x2, x27, #0x1
  403240:	cmn	x2, #0x3
  403244:	b.hi	403290 <ferror@plt+0x16f0>  // b.pmore
  403248:	cbz	x27, 4031a4 <ferror@plt+0x1604>
  40324c:	cbz	x0, 40348c <ferror@plt+0x18ec>
  403250:	ldrsb	w0, [x0]
  403254:	cbnz	w0, 4031a4 <ferror@plt+0x1604>
  403258:	mov	w20, #0xffffffea            	// #-22
  40325c:	ldp	x21, x22, [sp, #32]
  403260:	ldp	x23, x24, [sp, #48]
  403264:	ldp	x25, x26, [sp, #64]
  403268:	ldp	x27, x28, [sp, #80]
  40326c:	b	403400 <ferror@plt+0x1860>
  403270:	ldr	w1, [x25]
  403274:	mov	w20, #0xffffffea            	// #-22
  403278:	cbnz	w1, 403290 <ferror@plt+0x16f0>
  40327c:	ldp	x21, x22, [sp, #32]
  403280:	ldp	x23, x24, [sp, #48]
  403284:	ldp	x25, x26, [sp, #64]
  403288:	ldp	x27, x28, [sp, #80]
  40328c:	b	403400 <ferror@plt+0x1860>
  403290:	neg	w20, w1
  403294:	ldp	x27, x28, [sp, #80]
  403298:	b	4033cc <ferror@plt+0x182c>
  40329c:	mov	w23, #0x3e8                 	// #1000
  4032a0:	b	4030ec <ferror@plt+0x154c>
  4032a4:	mov	w1, w20
  4032a8:	adrp	x0, 405000 <ferror@plt+0x3460>
  4032ac:	add	x0, x0, #0xd60
  4032b0:	bl	401a70 <strchr@plt>
  4032b4:	cbz	x0, 4034a4 <ferror@plt+0x1904>
  4032b8:	adrp	x2, 405000 <ferror@plt+0x3460>
  4032bc:	add	x2, x2, #0xd60
  4032c0:	sub	x0, x0, x2
  4032c4:	add	w2, w0, #0x1
  4032c8:	b	403114 <ferror@plt+0x1574>
  4032cc:	mov	w20, #0x0                   	// #0
  4032d0:	cbz	x22, 4032d8 <ferror@plt+0x1738>
  4032d4:	str	w2, [x22]
  4032d8:	cmp	x27, #0x0
  4032dc:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4032e0:	b.ne	4032f4 <ferror@plt+0x1754>  // b.any
  4032e4:	ldp	x27, x28, [sp, #80]
  4032e8:	b	4033c8 <ferror@plt+0x1828>
  4032ec:	mov	w20, #0xffffffde            	// #-34
  4032f0:	b	4032d0 <ferror@plt+0x1730>
  4032f4:	sxtw	x23, w23
  4032f8:	sub	w0, w2, #0x2
  4032fc:	mov	x4, #0x1                   	// #1
  403300:	mul	x4, x4, x23
  403304:	cmn	w0, #0x1
  403308:	b.eq	403318 <ferror@plt+0x1778>  // b.none
  40330c:	umulh	x1, x4, x23
  403310:	sub	w0, w0, #0x1
  403314:	cbz	x1, 403300 <ferror@plt+0x1760>
  403318:	cmp	x27, #0xa
  40331c:	b.ls	403368 <ferror@plt+0x17c8>  // b.plast
  403320:	mov	x0, #0xa                   	// #10
  403324:	add	x0, x0, x0, lsl #2
  403328:	lsl	x1, x0, #1
  40332c:	mov	x0, x1
  403330:	cmp	x27, x1
  403334:	b.hi	403324 <ferror@plt+0x1784>  // b.pmore
  403338:	cmp	w19, #0x0
  40333c:	b.le	403358 <ferror@plt+0x17b8>
  403340:	mov	w1, #0x0                   	// #0
  403344:	add	x0, x0, x0, lsl #2
  403348:	lsl	x0, x0, #1
  40334c:	add	w1, w1, #0x1
  403350:	cmp	w19, w1
  403354:	b.ne	403344 <ferror@plt+0x17a4>  // b.any
  403358:	mov	x2, #0x1                   	// #1
  40335c:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  403360:	movk	x6, #0xcccd
  403364:	b	403378 <ferror@plt+0x17d8>
  403368:	mov	x0, #0xa                   	// #10
  40336c:	b	403338 <ferror@plt+0x1798>
  403370:	cmp	x5, #0x9
  403374:	b.ls	4033b4 <ferror@plt+0x1814>  // b.plast
  403378:	umulh	x3, x27, x6
  40337c:	lsr	x1, x3, #3
  403380:	add	x1, x1, x1, lsl #2
  403384:	sub	x1, x27, x1, lsl #1
  403388:	mov	x5, x27
  40338c:	lsr	x27, x3, #3
  403390:	mov	x3, x2
  403394:	add	x2, x2, x2, lsl #2
  403398:	lsl	x2, x2, #1
  40339c:	cbz	w1, 403370 <ferror@plt+0x17d0>
  4033a0:	udiv	x3, x0, x3
  4033a4:	udiv	x1, x3, x1
  4033a8:	udiv	x1, x4, x1
  4033ac:	add	x26, x26, x1
  4033b0:	b	403370 <ferror@plt+0x17d0>
  4033b4:	ldp	x27, x28, [sp, #80]
  4033b8:	b	4033c8 <ferror@plt+0x1828>
  4033bc:	mov	w20, #0x0                   	// #0
  4033c0:	b	4033c8 <ferror@plt+0x1828>
  4033c4:	mov	w20, #0x0                   	// #0
  4033c8:	str	x26, [x21]
  4033cc:	tbnz	w20, #31, 4033e0 <ferror@plt+0x1840>
  4033d0:	ldp	x21, x22, [sp, #32]
  4033d4:	ldp	x23, x24, [sp, #48]
  4033d8:	ldp	x25, x26, [sp, #64]
  4033dc:	b	40340c <ferror@plt+0x186c>
  4033e0:	ldp	x21, x22, [sp, #32]
  4033e4:	ldp	x23, x24, [sp, #48]
  4033e8:	ldp	x25, x26, [sp, #64]
  4033ec:	b	403400 <ferror@plt+0x1860>
  4033f0:	mov	w20, #0xffffffea            	// #-22
  4033f4:	b	403400 <ferror@plt+0x1860>
  4033f8:	mov	w20, #0xffffffea            	// #-22
  4033fc:	ldp	x21, x22, [sp, #32]
  403400:	bl	401b30 <__errno_location@plt>
  403404:	neg	w1, w20
  403408:	str	w1, [x0]
  40340c:	mov	w0, w20
  403410:	ldp	x19, x20, [sp, #16]
  403414:	ldp	x29, x30, [sp], #128
  403418:	ret
  40341c:	mov	w20, #0xffffffea            	// #-22
  403420:	ldp	x21, x22, [sp, #32]
  403424:	ldp	x23, x24, [sp, #48]
  403428:	b	403400 <ferror@plt+0x1860>
  40342c:	mov	w20, #0xffffffea            	// #-22
  403430:	ldp	x21, x22, [sp, #32]
  403434:	ldp	x23, x24, [sp, #48]
  403438:	ldp	x25, x26, [sp, #64]
  40343c:	ldp	x27, x28, [sp, #80]
  403440:	b	403400 <ferror@plt+0x1860>
  403444:	mov	w20, #0xffffffea            	// #-22
  403448:	ldp	x21, x22, [sp, #32]
  40344c:	ldp	x23, x24, [sp, #48]
  403450:	ldp	x25, x26, [sp, #64]
  403454:	ldp	x27, x28, [sp, #80]
  403458:	b	403400 <ferror@plt+0x1860>
  40345c:	mov	w20, #0xffffffea            	// #-22
  403460:	ldp	x21, x22, [sp, #32]
  403464:	ldp	x23, x24, [sp, #48]
  403468:	ldp	x25, x26, [sp, #64]
  40346c:	ldp	x27, x28, [sp, #80]
  403470:	b	403400 <ferror@plt+0x1860>
  403474:	mov	w20, #0xffffffea            	// #-22
  403478:	ldp	x21, x22, [sp, #32]
  40347c:	ldp	x23, x24, [sp, #48]
  403480:	ldp	x25, x26, [sp, #64]
  403484:	ldp	x27, x28, [sp, #80]
  403488:	b	403400 <ferror@plt+0x1860>
  40348c:	mov	w20, #0xffffffea            	// #-22
  403490:	ldp	x21, x22, [sp, #32]
  403494:	ldp	x23, x24, [sp, #48]
  403498:	ldp	x25, x26, [sp, #64]
  40349c:	ldp	x27, x28, [sp, #80]
  4034a0:	b	403400 <ferror@plt+0x1860>
  4034a4:	mov	w20, #0xffffffea            	// #-22
  4034a8:	ldp	x21, x22, [sp, #32]
  4034ac:	ldp	x23, x24, [sp, #48]
  4034b0:	ldp	x25, x26, [sp, #64]
  4034b4:	ldp	x27, x28, [sp, #80]
  4034b8:	b	403400 <ferror@plt+0x1860>
  4034bc:	mov	w20, w2
  4034c0:	cbnz	x22, 4032d4 <ferror@plt+0x1734>
  4034c4:	ldp	x27, x28, [sp, #80]
  4034c8:	b	4033c8 <ferror@plt+0x1828>
  4034cc:	stp	x29, x30, [sp, #-16]!
  4034d0:	mov	x29, sp
  4034d4:	mov	x2, #0x0                   	// #0
  4034d8:	bl	402fd0 <ferror@plt+0x1430>
  4034dc:	ldp	x29, x30, [sp], #16
  4034e0:	ret
  4034e4:	stp	x29, x30, [sp, #-48]!
  4034e8:	mov	x29, sp
  4034ec:	stp	x19, x20, [sp, #16]
  4034f0:	stp	x21, x22, [sp, #32]
  4034f4:	mov	x21, x0
  4034f8:	mov	x22, x1
  4034fc:	mov	x20, x0
  403500:	cbnz	x0, 403514 <ferror@plt+0x1974>
  403504:	cbnz	x1, 403534 <ferror@plt+0x1994>
  403508:	mov	w0, #0x0                   	// #0
  40350c:	b	403554 <ferror@plt+0x19b4>
  403510:	add	x20, x20, #0x1
  403514:	ldrsb	w19, [x20]
  403518:	cbz	w19, 403530 <ferror@plt+0x1990>
  40351c:	bl	4019e0 <__ctype_b_loc@plt>
  403520:	and	x19, x19, #0xff
  403524:	ldr	x2, [x0]
  403528:	ldrh	w2, [x2, x19, lsl #1]
  40352c:	tbnz	w2, #11, 403510 <ferror@plt+0x1970>
  403530:	cbz	x22, 403538 <ferror@plt+0x1998>
  403534:	str	x20, [x22]
  403538:	cmp	x20, #0x0
  40353c:	mov	w0, #0x0                   	// #0
  403540:	ccmp	x21, x20, #0x2, ne  // ne = any
  403544:	b.cs	403554 <ferror@plt+0x19b4>  // b.hs, b.nlast
  403548:	ldrsb	w0, [x20]
  40354c:	cmp	w0, #0x0
  403550:	cset	w0, eq  // eq = none
  403554:	ldp	x19, x20, [sp, #16]
  403558:	ldp	x21, x22, [sp, #32]
  40355c:	ldp	x29, x30, [sp], #48
  403560:	ret
  403564:	stp	x29, x30, [sp, #-48]!
  403568:	mov	x29, sp
  40356c:	stp	x19, x20, [sp, #16]
  403570:	stp	x21, x22, [sp, #32]
  403574:	mov	x21, x0
  403578:	mov	x22, x1
  40357c:	mov	x20, x0
  403580:	cbnz	x0, 403594 <ferror@plt+0x19f4>
  403584:	cbnz	x1, 4035b4 <ferror@plt+0x1a14>
  403588:	mov	w0, #0x0                   	// #0
  40358c:	b	4035d4 <ferror@plt+0x1a34>
  403590:	add	x20, x20, #0x1
  403594:	ldrsb	w19, [x20]
  403598:	cbz	w19, 4035b0 <ferror@plt+0x1a10>
  40359c:	bl	4019e0 <__ctype_b_loc@plt>
  4035a0:	and	x19, x19, #0xff
  4035a4:	ldr	x2, [x0]
  4035a8:	ldrh	w2, [x2, x19, lsl #1]
  4035ac:	tbnz	w2, #12, 403590 <ferror@plt+0x19f0>
  4035b0:	cbz	x22, 4035b8 <ferror@plt+0x1a18>
  4035b4:	str	x20, [x22]
  4035b8:	cmp	x20, #0x0
  4035bc:	mov	w0, #0x0                   	// #0
  4035c0:	ccmp	x21, x20, #0x2, ne  // ne = any
  4035c4:	b.cs	4035d4 <ferror@plt+0x1a34>  // b.hs, b.nlast
  4035c8:	ldrsb	w0, [x20]
  4035cc:	cmp	w0, #0x0
  4035d0:	cset	w0, eq  // eq = none
  4035d4:	ldp	x19, x20, [sp, #16]
  4035d8:	ldp	x21, x22, [sp, #32]
  4035dc:	ldp	x29, x30, [sp], #48
  4035e0:	ret
  4035e4:	stp	x29, x30, [sp, #-128]!
  4035e8:	mov	x29, sp
  4035ec:	stp	x19, x20, [sp, #16]
  4035f0:	stp	x21, x22, [sp, #32]
  4035f4:	mov	x20, x0
  4035f8:	mov	x22, x1
  4035fc:	str	x2, [sp, #80]
  403600:	str	x3, [sp, #88]
  403604:	str	x4, [sp, #96]
  403608:	str	x5, [sp, #104]
  40360c:	str	x6, [sp, #112]
  403610:	str	x7, [sp, #120]
  403614:	add	x0, sp, #0x80
  403618:	str	x0, [sp, #48]
  40361c:	str	x0, [sp, #56]
  403620:	add	x0, sp, #0x50
  403624:	str	x0, [sp, #64]
  403628:	mov	w0, #0xffffffd0            	// #-48
  40362c:	str	w0, [sp, #72]
  403630:	str	wzr, [sp, #76]
  403634:	add	x21, sp, #0x80
  403638:	b	4036d8 <ferror@plt+0x1b38>
  40363c:	add	w0, w3, #0x8
  403640:	str	w0, [sp, #72]
  403644:	cmp	w0, #0x0
  403648:	b.le	40365c <ferror@plt+0x1abc>
  40364c:	add	x0, x2, #0xf
  403650:	and	x0, x0, #0xfffffffffffffff8
  403654:	str	x0, [sp, #48]
  403658:	b	4036f0 <ferror@plt+0x1b50>
  40365c:	ldr	x1, [x21, w3, sxtw]
  403660:	cbz	x1, 4036f8 <ferror@plt+0x1b58>
  403664:	cbz	w0, 4036a8 <ferror@plt+0x1b08>
  403668:	add	w3, w3, #0x10
  40366c:	str	w3, [sp, #72]
  403670:	cmp	w3, #0x0
  403674:	b.le	403688 <ferror@plt+0x1ae8>
  403678:	add	x0, x2, #0xf
  40367c:	and	x0, x0, #0xfffffffffffffff8
  403680:	str	x0, [sp, #48]
  403684:	b	4036b4 <ferror@plt+0x1b14>
  403688:	add	x2, x21, w0, sxtw
  40368c:	b	4036b4 <ferror@plt+0x1b14>
  403690:	mov	w0, #0x1                   	// #1
  403694:	ldp	x19, x20, [sp, #16]
  403698:	ldp	x21, x22, [sp, #32]
  40369c:	ldp	x29, x30, [sp], #128
  4036a0:	ret
  4036a4:	ldr	x2, [sp, #48]
  4036a8:	add	x0, x2, #0xf
  4036ac:	and	x0, x0, #0xfffffffffffffff8
  4036b0:	str	x0, [sp, #48]
  4036b4:	ldr	x19, [x2]
  4036b8:	cbz	x19, 4036f8 <ferror@plt+0x1b58>
  4036bc:	mov	x0, x20
  4036c0:	bl	4019c0 <strcmp@plt>
  4036c4:	cbz	w0, 403690 <ferror@plt+0x1af0>
  4036c8:	mov	x1, x19
  4036cc:	mov	x0, x20
  4036d0:	bl	4019c0 <strcmp@plt>
  4036d4:	cbz	w0, 403694 <ferror@plt+0x1af4>
  4036d8:	ldr	w3, [sp, #72]
  4036dc:	ldr	x2, [sp, #48]
  4036e0:	tbnz	w3, #31, 40363c <ferror@plt+0x1a9c>
  4036e4:	add	x0, x2, #0xf
  4036e8:	and	x0, x0, #0xfffffffffffffff8
  4036ec:	str	x0, [sp, #48]
  4036f0:	ldr	x1, [x2]
  4036f4:	cbnz	x1, 4036a4 <ferror@plt+0x1b04>
  4036f8:	mov	x3, x20
  4036fc:	mov	x2, x22
  403700:	adrp	x1, 405000 <ferror@plt+0x3460>
  403704:	add	x1, x1, #0xd40
  403708:	adrp	x0, 417000 <ferror@plt+0x15460>
  40370c:	ldr	w0, [x0, #584]
  403710:	bl	401af0 <errx@plt>
  403714:	cbz	x1, 40374c <ferror@plt+0x1bac>
  403718:	add	x3, x0, x1
  40371c:	sxtb	w2, w2
  403720:	ldrsb	w1, [x0]
  403724:	cbz	w1, 403744 <ferror@plt+0x1ba4>
  403728:	cmp	w2, w1
  40372c:	b.eq	403748 <ferror@plt+0x1ba8>  // b.none
  403730:	add	x0, x0, #0x1
  403734:	cmp	x3, x0
  403738:	b.ne	403720 <ferror@plt+0x1b80>  // b.any
  40373c:	mov	x0, #0x0                   	// #0
  403740:	b	403748 <ferror@plt+0x1ba8>
  403744:	mov	x0, #0x0                   	// #0
  403748:	ret
  40374c:	mov	x0, #0x0                   	// #0
  403750:	b	403748 <ferror@plt+0x1ba8>
  403754:	stp	x29, x30, [sp, #-16]!
  403758:	mov	x29, sp
  40375c:	mov	w2, #0xa                   	// #10
  403760:	bl	402f6c <ferror@plt+0x13cc>
  403764:	ldp	x29, x30, [sp], #16
  403768:	ret
  40376c:	stp	x29, x30, [sp, #-16]!
  403770:	mov	x29, sp
  403774:	mov	w2, #0x10                  	// #16
  403778:	bl	402f6c <ferror@plt+0x13cc>
  40377c:	ldp	x29, x30, [sp], #16
  403780:	ret
  403784:	stp	x29, x30, [sp, #-16]!
  403788:	mov	x29, sp
  40378c:	mov	w2, #0xa                   	// #10
  403790:	bl	402f14 <ferror@plt+0x1374>
  403794:	ldp	x29, x30, [sp], #16
  403798:	ret
  40379c:	stp	x29, x30, [sp, #-16]!
  4037a0:	mov	x29, sp
  4037a4:	mov	w2, #0x10                  	// #16
  4037a8:	bl	402f14 <ferror@plt+0x1374>
  4037ac:	ldp	x29, x30, [sp], #16
  4037b0:	ret
  4037b4:	stp	x29, x30, [sp, #-64]!
  4037b8:	mov	x29, sp
  4037bc:	stp	x19, x20, [sp, #16]
  4037c0:	str	x21, [sp, #32]
  4037c4:	mov	x19, x0
  4037c8:	mov	x21, x1
  4037cc:	str	xzr, [sp, #56]
  4037d0:	bl	401b30 <__errno_location@plt>
  4037d4:	str	wzr, [x0]
  4037d8:	cbz	x19, 4037e8 <ferror@plt+0x1c48>
  4037dc:	mov	x20, x0
  4037e0:	ldrsb	w0, [x19]
  4037e4:	cbnz	w0, 403804 <ferror@plt+0x1c64>
  4037e8:	mov	x3, x19
  4037ec:	mov	x2, x21
  4037f0:	adrp	x1, 405000 <ferror@plt+0x3460>
  4037f4:	add	x1, x1, #0xd40
  4037f8:	adrp	x0, 417000 <ferror@plt+0x15460>
  4037fc:	ldr	w0, [x0, #584]
  403800:	bl	401af0 <errx@plt>
  403804:	mov	w3, #0x0                   	// #0
  403808:	mov	w2, #0xa                   	// #10
  40380c:	add	x1, sp, #0x38
  403810:	mov	x0, x19
  403814:	bl	401880 <__strtol_internal@plt>
  403818:	ldr	w1, [x20]
  40381c:	cbnz	w1, 403848 <ferror@plt+0x1ca8>
  403820:	ldr	x1, [sp, #56]
  403824:	cmp	x1, x19
  403828:	b.eq	4037e8 <ferror@plt+0x1c48>  // b.none
  40382c:	cbz	x1, 403838 <ferror@plt+0x1c98>
  403830:	ldrsb	w1, [x1]
  403834:	cbnz	w1, 4037e8 <ferror@plt+0x1c48>
  403838:	ldp	x19, x20, [sp, #16]
  40383c:	ldr	x21, [sp, #32]
  403840:	ldp	x29, x30, [sp], #64
  403844:	ret
  403848:	cmp	w1, #0x22
  40384c:	b.ne	4037e8 <ferror@plt+0x1c48>  // b.any
  403850:	mov	x3, x19
  403854:	mov	x2, x21
  403858:	adrp	x1, 405000 <ferror@plt+0x3460>
  40385c:	add	x1, x1, #0xd40
  403860:	adrp	x0, 417000 <ferror@plt+0x15460>
  403864:	ldr	w0, [x0, #584]
  403868:	bl	401b70 <err@plt>
  40386c:	stp	x29, x30, [sp, #-32]!
  403870:	mov	x29, sp
  403874:	stp	x19, x20, [sp, #16]
  403878:	mov	x20, x0
  40387c:	mov	x19, x1
  403880:	bl	4037b4 <ferror@plt+0x1c14>
  403884:	mov	x2, #0x80000000            	// #2147483648
  403888:	add	x2, x0, x2
  40388c:	mov	x1, #0xffffffff            	// #4294967295
  403890:	cmp	x2, x1
  403894:	b.hi	4038a4 <ferror@plt+0x1d04>  // b.pmore
  403898:	ldp	x19, x20, [sp, #16]
  40389c:	ldp	x29, x30, [sp], #32
  4038a0:	ret
  4038a4:	bl	401b30 <__errno_location@plt>
  4038a8:	mov	w1, #0x22                  	// #34
  4038ac:	str	w1, [x0]
  4038b0:	mov	x3, x20
  4038b4:	mov	x2, x19
  4038b8:	adrp	x1, 405000 <ferror@plt+0x3460>
  4038bc:	add	x1, x1, #0xd40
  4038c0:	adrp	x0, 417000 <ferror@plt+0x15460>
  4038c4:	ldr	w0, [x0, #584]
  4038c8:	bl	401b70 <err@plt>
  4038cc:	stp	x29, x30, [sp, #-32]!
  4038d0:	mov	x29, sp
  4038d4:	stp	x19, x20, [sp, #16]
  4038d8:	mov	x20, x0
  4038dc:	mov	x19, x1
  4038e0:	bl	40386c <ferror@plt+0x1ccc>
  4038e4:	add	w2, w0, #0x8, lsl #12
  4038e8:	mov	w1, #0xffff                	// #65535
  4038ec:	cmp	w2, w1
  4038f0:	b.hi	403900 <ferror@plt+0x1d60>  // b.pmore
  4038f4:	ldp	x19, x20, [sp, #16]
  4038f8:	ldp	x29, x30, [sp], #32
  4038fc:	ret
  403900:	bl	401b30 <__errno_location@plt>
  403904:	mov	w1, #0x22                  	// #34
  403908:	str	w1, [x0]
  40390c:	mov	x3, x20
  403910:	mov	x2, x19
  403914:	adrp	x1, 405000 <ferror@plt+0x3460>
  403918:	add	x1, x1, #0xd40
  40391c:	adrp	x0, 417000 <ferror@plt+0x15460>
  403920:	ldr	w0, [x0, #584]
  403924:	bl	401b70 <err@plt>
  403928:	stp	x29, x30, [sp, #-16]!
  40392c:	mov	x29, sp
  403930:	mov	w2, #0xa                   	// #10
  403934:	bl	402e58 <ferror@plt+0x12b8>
  403938:	ldp	x29, x30, [sp], #16
  40393c:	ret
  403940:	stp	x29, x30, [sp, #-16]!
  403944:	mov	x29, sp
  403948:	mov	w2, #0x10                  	// #16
  40394c:	bl	402e58 <ferror@plt+0x12b8>
  403950:	ldp	x29, x30, [sp], #16
  403954:	ret
  403958:	stp	x29, x30, [sp, #-64]!
  40395c:	mov	x29, sp
  403960:	stp	x19, x20, [sp, #16]
  403964:	str	x21, [sp, #32]
  403968:	mov	x19, x0
  40396c:	mov	x21, x1
  403970:	str	xzr, [sp, #56]
  403974:	bl	401b30 <__errno_location@plt>
  403978:	str	wzr, [x0]
  40397c:	cbz	x19, 40398c <ferror@plt+0x1dec>
  403980:	mov	x20, x0
  403984:	ldrsb	w0, [x19]
  403988:	cbnz	w0, 4039a8 <ferror@plt+0x1e08>
  40398c:	mov	x3, x19
  403990:	mov	x2, x21
  403994:	adrp	x1, 405000 <ferror@plt+0x3460>
  403998:	add	x1, x1, #0xd40
  40399c:	adrp	x0, 417000 <ferror@plt+0x15460>
  4039a0:	ldr	w0, [x0, #584]
  4039a4:	bl	401af0 <errx@plt>
  4039a8:	add	x1, sp, #0x38
  4039ac:	mov	x0, x19
  4039b0:	bl	4017b0 <strtod@plt>
  4039b4:	ldr	w0, [x20]
  4039b8:	cbnz	w0, 4039e4 <ferror@plt+0x1e44>
  4039bc:	ldr	x0, [sp, #56]
  4039c0:	cmp	x0, x19
  4039c4:	b.eq	40398c <ferror@plt+0x1dec>  // b.none
  4039c8:	cbz	x0, 4039d4 <ferror@plt+0x1e34>
  4039cc:	ldrsb	w0, [x0]
  4039d0:	cbnz	w0, 40398c <ferror@plt+0x1dec>
  4039d4:	ldp	x19, x20, [sp, #16]
  4039d8:	ldr	x21, [sp, #32]
  4039dc:	ldp	x29, x30, [sp], #64
  4039e0:	ret
  4039e4:	cmp	w0, #0x22
  4039e8:	b.ne	40398c <ferror@plt+0x1dec>  // b.any
  4039ec:	mov	x3, x19
  4039f0:	mov	x2, x21
  4039f4:	adrp	x1, 405000 <ferror@plt+0x3460>
  4039f8:	add	x1, x1, #0xd40
  4039fc:	adrp	x0, 417000 <ferror@plt+0x15460>
  403a00:	ldr	w0, [x0, #584]
  403a04:	bl	401b70 <err@plt>
  403a08:	stp	x29, x30, [sp, #-64]!
  403a0c:	mov	x29, sp
  403a10:	stp	x19, x20, [sp, #16]
  403a14:	str	x21, [sp, #32]
  403a18:	mov	x19, x0
  403a1c:	mov	x21, x1
  403a20:	str	xzr, [sp, #56]
  403a24:	bl	401b30 <__errno_location@plt>
  403a28:	str	wzr, [x0]
  403a2c:	cbz	x19, 403a3c <ferror@plt+0x1e9c>
  403a30:	mov	x20, x0
  403a34:	ldrsb	w0, [x19]
  403a38:	cbnz	w0, 403a58 <ferror@plt+0x1eb8>
  403a3c:	mov	x3, x19
  403a40:	mov	x2, x21
  403a44:	adrp	x1, 405000 <ferror@plt+0x3460>
  403a48:	add	x1, x1, #0xd40
  403a4c:	adrp	x0, 417000 <ferror@plt+0x15460>
  403a50:	ldr	w0, [x0, #584]
  403a54:	bl	401af0 <errx@plt>
  403a58:	mov	w2, #0xa                   	// #10
  403a5c:	add	x1, sp, #0x38
  403a60:	mov	x0, x19
  403a64:	bl	4019f0 <strtol@plt>
  403a68:	ldr	w1, [x20]
  403a6c:	cbnz	w1, 403a98 <ferror@plt+0x1ef8>
  403a70:	ldr	x1, [sp, #56]
  403a74:	cmp	x1, x19
  403a78:	b.eq	403a3c <ferror@plt+0x1e9c>  // b.none
  403a7c:	cbz	x1, 403a88 <ferror@plt+0x1ee8>
  403a80:	ldrsb	w1, [x1]
  403a84:	cbnz	w1, 403a3c <ferror@plt+0x1e9c>
  403a88:	ldp	x19, x20, [sp, #16]
  403a8c:	ldr	x21, [sp, #32]
  403a90:	ldp	x29, x30, [sp], #64
  403a94:	ret
  403a98:	cmp	w1, #0x22
  403a9c:	b.ne	403a3c <ferror@plt+0x1e9c>  // b.any
  403aa0:	mov	x3, x19
  403aa4:	mov	x2, x21
  403aa8:	adrp	x1, 405000 <ferror@plt+0x3460>
  403aac:	add	x1, x1, #0xd40
  403ab0:	adrp	x0, 417000 <ferror@plt+0x15460>
  403ab4:	ldr	w0, [x0, #584]
  403ab8:	bl	401b70 <err@plt>
  403abc:	stp	x29, x30, [sp, #-64]!
  403ac0:	mov	x29, sp
  403ac4:	stp	x19, x20, [sp, #16]
  403ac8:	str	x21, [sp, #32]
  403acc:	mov	x19, x0
  403ad0:	mov	x21, x1
  403ad4:	str	xzr, [sp, #56]
  403ad8:	bl	401b30 <__errno_location@plt>
  403adc:	str	wzr, [x0]
  403ae0:	cbz	x19, 403af0 <ferror@plt+0x1f50>
  403ae4:	mov	x20, x0
  403ae8:	ldrsb	w0, [x19]
  403aec:	cbnz	w0, 403b0c <ferror@plt+0x1f6c>
  403af0:	mov	x3, x19
  403af4:	mov	x2, x21
  403af8:	adrp	x1, 405000 <ferror@plt+0x3460>
  403afc:	add	x1, x1, #0xd40
  403b00:	adrp	x0, 417000 <ferror@plt+0x15460>
  403b04:	ldr	w0, [x0, #584]
  403b08:	bl	401af0 <errx@plt>
  403b0c:	mov	w2, #0xa                   	// #10
  403b10:	add	x1, sp, #0x38
  403b14:	mov	x0, x19
  403b18:	bl	401760 <strtoul@plt>
  403b1c:	ldr	w1, [x20]
  403b20:	cbnz	w1, 403b4c <ferror@plt+0x1fac>
  403b24:	ldr	x1, [sp, #56]
  403b28:	cmp	x1, x19
  403b2c:	b.eq	403af0 <ferror@plt+0x1f50>  // b.none
  403b30:	cbz	x1, 403b3c <ferror@plt+0x1f9c>
  403b34:	ldrsb	w1, [x1]
  403b38:	cbnz	w1, 403af0 <ferror@plt+0x1f50>
  403b3c:	ldp	x19, x20, [sp, #16]
  403b40:	ldr	x21, [sp, #32]
  403b44:	ldp	x29, x30, [sp], #64
  403b48:	ret
  403b4c:	cmp	w1, #0x22
  403b50:	b.ne	403af0 <ferror@plt+0x1f50>  // b.any
  403b54:	mov	x3, x19
  403b58:	mov	x2, x21
  403b5c:	adrp	x1, 405000 <ferror@plt+0x3460>
  403b60:	add	x1, x1, #0xd40
  403b64:	adrp	x0, 417000 <ferror@plt+0x15460>
  403b68:	ldr	w0, [x0, #584]
  403b6c:	bl	401b70 <err@plt>
  403b70:	stp	x29, x30, [sp, #-48]!
  403b74:	mov	x29, sp
  403b78:	stp	x19, x20, [sp, #16]
  403b7c:	mov	x20, x0
  403b80:	mov	x19, x1
  403b84:	add	x1, sp, #0x28
  403b88:	bl	4034cc <ferror@plt+0x192c>
  403b8c:	cbz	w0, 403bb8 <ferror@plt+0x2018>
  403b90:	bl	401b30 <__errno_location@plt>
  403b94:	ldr	w0, [x0]
  403b98:	cbz	w0, 403bc8 <ferror@plt+0x2028>
  403b9c:	mov	x3, x20
  403ba0:	mov	x2, x19
  403ba4:	adrp	x1, 405000 <ferror@plt+0x3460>
  403ba8:	add	x1, x1, #0xd40
  403bac:	adrp	x0, 417000 <ferror@plt+0x15460>
  403bb0:	ldr	w0, [x0, #584]
  403bb4:	bl	401b70 <err@plt>
  403bb8:	ldr	x0, [sp, #40]
  403bbc:	ldp	x19, x20, [sp, #16]
  403bc0:	ldp	x29, x30, [sp], #48
  403bc4:	ret
  403bc8:	mov	x3, x20
  403bcc:	mov	x2, x19
  403bd0:	adrp	x1, 405000 <ferror@plt+0x3460>
  403bd4:	add	x1, x1, #0xd40
  403bd8:	adrp	x0, 417000 <ferror@plt+0x15460>
  403bdc:	ldr	w0, [x0, #584]
  403be0:	bl	401af0 <errx@plt>
  403be4:	stp	x29, x30, [sp, #-32]!
  403be8:	mov	x29, sp
  403bec:	str	x19, [sp, #16]
  403bf0:	mov	x19, x1
  403bf4:	mov	x1, x2
  403bf8:	bl	403958 <ferror@plt+0x1db8>
  403bfc:	fcvtzs	d1, d0
  403c00:	str	d1, [x19]
  403c04:	scvtf	d1, d1
  403c08:	fsub	d0, d0, d1
  403c0c:	mov	x0, #0x848000000000        	// #145685290680320
  403c10:	movk	x0, #0x412e, lsl #48
  403c14:	fmov	d1, x0
  403c18:	fmul	d0, d0, d1
  403c1c:	fcvtzs	d0, d0
  403c20:	str	d0, [x19, #8]
  403c24:	ldr	x19, [sp, #16]
  403c28:	ldp	x29, x30, [sp], #32
  403c2c:	ret
  403c30:	mov	w2, w0
  403c34:	mov	x0, x1
  403c38:	and	w1, w2, #0xf000
  403c3c:	cmp	w1, #0x4, lsl #12
  403c40:	b.eq	403c88 <ferror@plt+0x20e8>  // b.none
  403c44:	cmp	w1, #0xa, lsl #12
  403c48:	b.eq	403db4 <ferror@plt+0x2214>  // b.none
  403c4c:	cmp	w1, #0x2, lsl #12
  403c50:	b.eq	403dc4 <ferror@plt+0x2224>  // b.none
  403c54:	cmp	w1, #0x6, lsl #12
  403c58:	b.eq	403dd4 <ferror@plt+0x2234>  // b.none
  403c5c:	cmp	w1, #0xc, lsl #12
  403c60:	b.eq	403de4 <ferror@plt+0x2244>  // b.none
  403c64:	cmp	w1, #0x1, lsl #12
  403c68:	b.eq	403df4 <ferror@plt+0x2254>  // b.none
  403c6c:	mov	w3, #0x0                   	// #0
  403c70:	cmp	w1, #0x8, lsl #12
  403c74:	b.ne	403c94 <ferror@plt+0x20f4>  // b.any
  403c78:	mov	w1, #0x2d                  	// #45
  403c7c:	strb	w1, [x0]
  403c80:	mov	w3, #0x1                   	// #1
  403c84:	b	403c94 <ferror@plt+0x20f4>
  403c88:	mov	w1, #0x64                  	// #100
  403c8c:	strb	w1, [x0]
  403c90:	mov	w3, #0x1                   	// #1
  403c94:	tst	x2, #0x100
  403c98:	mov	w1, #0x72                  	// #114
  403c9c:	mov	w4, #0x2d                  	// #45
  403ca0:	csel	w1, w1, w4, ne  // ne = any
  403ca4:	add	w4, w3, #0x1
  403ca8:	and	x5, x3, #0xffff
  403cac:	strb	w1, [x0, x5]
  403cb0:	tst	x2, #0x80
  403cb4:	mov	w5, #0x77                  	// #119
  403cb8:	mov	w1, #0x2d                  	// #45
  403cbc:	csel	w5, w5, w1, ne  // ne = any
  403cc0:	add	w1, w3, #0x2
  403cc4:	and	w1, w1, #0xffff
  403cc8:	and	x4, x4, #0x3
  403ccc:	strb	w5, [x0, x4]
  403cd0:	tbz	w2, #11, 403e04 <ferror@plt+0x2264>
  403cd4:	tst	x2, #0x40
  403cd8:	mov	w5, #0x73                  	// #115
  403cdc:	mov	w4, #0x53                  	// #83
  403ce0:	csel	w5, w5, w4, ne  // ne = any
  403ce4:	add	w4, w3, #0x3
  403ce8:	and	x1, x1, #0xffff
  403cec:	strb	w5, [x0, x1]
  403cf0:	tst	x2, #0x20
  403cf4:	mov	w5, #0x72                  	// #114
  403cf8:	mov	w1, #0x2d                  	// #45
  403cfc:	csel	w5, w5, w1, ne  // ne = any
  403d00:	add	w1, w3, #0x4
  403d04:	and	x4, x4, #0x7
  403d08:	strb	w5, [x0, x4]
  403d0c:	tst	x2, #0x10
  403d10:	mov	w5, #0x77                  	// #119
  403d14:	mov	w4, #0x2d                  	// #45
  403d18:	csel	w5, w5, w4, ne  // ne = any
  403d1c:	add	w4, w3, #0x5
  403d20:	and	w4, w4, #0xffff
  403d24:	and	x1, x1, #0xf
  403d28:	strb	w5, [x0, x1]
  403d2c:	tbz	w2, #10, 403e18 <ferror@plt+0x2278>
  403d30:	tst	x2, #0x8
  403d34:	mov	w5, #0x73                  	// #115
  403d38:	mov	w1, #0x53                  	// #83
  403d3c:	csel	w5, w5, w1, ne  // ne = any
  403d40:	add	w1, w3, #0x6
  403d44:	and	x4, x4, #0xffff
  403d48:	strb	w5, [x0, x4]
  403d4c:	tst	x2, #0x4
  403d50:	mov	w5, #0x72                  	// #114
  403d54:	mov	w4, #0x2d                  	// #45
  403d58:	csel	w5, w5, w4, ne  // ne = any
  403d5c:	add	w4, w3, #0x7
  403d60:	and	x1, x1, #0xf
  403d64:	strb	w5, [x0, x1]
  403d68:	tst	x2, #0x2
  403d6c:	mov	w5, #0x77                  	// #119
  403d70:	mov	w1, #0x2d                  	// #45
  403d74:	csel	w5, w5, w1, ne  // ne = any
  403d78:	add	w1, w3, #0x8
  403d7c:	and	w1, w1, #0xffff
  403d80:	and	x4, x4, #0xf
  403d84:	strb	w5, [x0, x4]
  403d88:	tbz	w2, #9, 403e2c <ferror@plt+0x228c>
  403d8c:	tst	x2, #0x1
  403d90:	mov	w2, #0x74                  	// #116
  403d94:	mov	w4, #0x54                  	// #84
  403d98:	csel	w2, w2, w4, ne  // ne = any
  403d9c:	and	x1, x1, #0xffff
  403da0:	strb	w2, [x0, x1]
  403da4:	add	w3, w3, #0x9
  403da8:	and	x3, x3, #0xffff
  403dac:	strb	wzr, [x0, x3]
  403db0:	ret
  403db4:	mov	w1, #0x6c                  	// #108
  403db8:	strb	w1, [x0]
  403dbc:	mov	w3, #0x1                   	// #1
  403dc0:	b	403c94 <ferror@plt+0x20f4>
  403dc4:	mov	w1, #0x63                  	// #99
  403dc8:	strb	w1, [x0]
  403dcc:	mov	w3, #0x1                   	// #1
  403dd0:	b	403c94 <ferror@plt+0x20f4>
  403dd4:	mov	w1, #0x62                  	// #98
  403dd8:	strb	w1, [x0]
  403ddc:	mov	w3, #0x1                   	// #1
  403de0:	b	403c94 <ferror@plt+0x20f4>
  403de4:	mov	w1, #0x73                  	// #115
  403de8:	strb	w1, [x0]
  403dec:	mov	w3, #0x1                   	// #1
  403df0:	b	403c94 <ferror@plt+0x20f4>
  403df4:	mov	w1, #0x70                  	// #112
  403df8:	strb	w1, [x0]
  403dfc:	mov	w3, #0x1                   	// #1
  403e00:	b	403c94 <ferror@plt+0x20f4>
  403e04:	tst	x2, #0x40
  403e08:	mov	w5, #0x78                  	// #120
  403e0c:	mov	w4, #0x2d                  	// #45
  403e10:	csel	w5, w5, w4, ne  // ne = any
  403e14:	b	403ce4 <ferror@plt+0x2144>
  403e18:	tst	x2, #0x8
  403e1c:	mov	w5, #0x78                  	// #120
  403e20:	mov	w1, #0x2d                  	// #45
  403e24:	csel	w5, w5, w1, ne  // ne = any
  403e28:	b	403d40 <ferror@plt+0x21a0>
  403e2c:	tst	x2, #0x1
  403e30:	mov	w2, #0x78                  	// #120
  403e34:	mov	w4, #0x2d                  	// #45
  403e38:	csel	w2, w2, w4, ne  // ne = any
  403e3c:	b	403d9c <ferror@plt+0x21fc>
  403e40:	stp	x29, x30, [sp, #-80]!
  403e44:	mov	x29, sp
  403e48:	stp	x19, x20, [sp, #16]
  403e4c:	add	x5, sp, #0x28
  403e50:	tbz	w0, #1, 403e60 <ferror@plt+0x22c0>
  403e54:	mov	w2, #0x20                  	// #32
  403e58:	strb	w2, [sp, #40]
  403e5c:	add	x5, sp, #0x29
  403e60:	cmp	x1, #0x3ff
  403e64:	b.ls	403ff4 <ferror@plt+0x2454>  // b.plast
  403e68:	mov	x2, #0xfffff               	// #1048575
  403e6c:	cmp	x1, x2
  403e70:	b.ls	403f0c <ferror@plt+0x236c>  // b.plast
  403e74:	mov	x2, #0x3fffffff            	// #1073741823
  403e78:	cmp	x1, x2
  403e7c:	b.ls	403f14 <ferror@plt+0x2374>  // b.plast
  403e80:	mov	x2, #0xffffffffff          	// #1099511627775
  403e84:	cmp	x1, x2
  403e88:	b.ls	403f1c <ferror@plt+0x237c>  // b.plast
  403e8c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403e90:	cmp	x1, x2
  403e94:	b.ls	403f24 <ferror@plt+0x2384>  // b.plast
  403e98:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  403e9c:	cmp	x1, x2
  403ea0:	mov	w19, #0x3c                  	// #60
  403ea4:	mov	w2, #0x46                  	// #70
  403ea8:	csel	w19, w19, w2, ls  // ls = plast
  403eac:	sub	w4, w19, #0xa
  403eb0:	mov	w3, #0x6667                	// #26215
  403eb4:	movk	w3, #0x6666, lsl #16
  403eb8:	smull	x3, w4, w3
  403ebc:	asr	x3, x3, #34
  403ec0:	sub	w3, w3, w4, asr #31
  403ec4:	adrp	x2, 405000 <ferror@plt+0x3460>
  403ec8:	add	x2, x2, #0xd78
  403ecc:	ldrsb	w3, [x2, w3, sxtw]
  403ed0:	lsr	x20, x1, x4
  403ed4:	mov	x2, #0xffffffffffffffff    	// #-1
  403ed8:	lsl	x2, x2, x4
  403edc:	bic	x1, x1, x2
  403ee0:	strb	w3, [x5]
  403ee4:	and	w2, w0, #0x1
  403ee8:	cmp	w3, #0x42
  403eec:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403ef0:	b.eq	404008 <ferror@plt+0x2468>  // b.none
  403ef4:	mov	w2, #0x69                  	// #105
  403ef8:	strb	w2, [x5, #1]
  403efc:	add	x2, x5, #0x3
  403f00:	mov	w3, #0x42                  	// #66
  403f04:	strb	w3, [x5, #2]
  403f08:	b	40400c <ferror@plt+0x246c>
  403f0c:	mov	w19, #0x14                  	// #20
  403f10:	b	403eac <ferror@plt+0x230c>
  403f14:	mov	w19, #0x1e                  	// #30
  403f18:	b	403eac <ferror@plt+0x230c>
  403f1c:	mov	w19, #0x28                  	// #40
  403f20:	b	403eac <ferror@plt+0x230c>
  403f24:	mov	w19, #0x32                  	// #50
  403f28:	b	403eac <ferror@plt+0x230c>
  403f2c:	sub	w19, w19, #0x14
  403f30:	lsr	x19, x1, x19
  403f34:	add	x19, x19, #0x32
  403f38:	lsr	x19, x19, #2
  403f3c:	mov	x0, #0xf5c3                	// #62915
  403f40:	movk	x0, #0x5c28, lsl #16
  403f44:	movk	x0, #0xc28f, lsl #32
  403f48:	movk	x0, #0x28f5, lsl #48
  403f4c:	umulh	x19, x19, x0
  403f50:	lsr	x19, x19, #2
  403f54:	cmp	x19, #0xa
  403f58:	b.eq	403fa8 <ferror@plt+0x2408>  // b.none
  403f5c:	cbz	x19, 403fac <ferror@plt+0x240c>
  403f60:	bl	401820 <localeconv@plt>
  403f64:	cbz	x0, 403fdc <ferror@plt+0x243c>
  403f68:	ldr	x4, [x0]
  403f6c:	cbz	x4, 403fe8 <ferror@plt+0x2448>
  403f70:	ldrsb	w1, [x4]
  403f74:	adrp	x0, 405000 <ferror@plt+0x3460>
  403f78:	add	x0, x0, #0xd70
  403f7c:	cmp	w1, #0x0
  403f80:	csel	x4, x0, x4, eq  // eq = none
  403f84:	add	x6, sp, #0x28
  403f88:	mov	x5, x19
  403f8c:	mov	w3, w20
  403f90:	adrp	x2, 405000 <ferror@plt+0x3460>
  403f94:	add	x2, x2, #0xd80
  403f98:	mov	x1, #0x20                  	// #32
  403f9c:	add	x0, sp, #0x30
  403fa0:	bl	401810 <snprintf@plt>
  403fa4:	b	403fc8 <ferror@plt+0x2428>
  403fa8:	add	w20, w20, #0x1
  403fac:	add	x4, sp, #0x28
  403fb0:	mov	w3, w20
  403fb4:	adrp	x2, 405000 <ferror@plt+0x3460>
  403fb8:	add	x2, x2, #0xd90
  403fbc:	mov	x1, #0x20                  	// #32
  403fc0:	add	x0, sp, #0x30
  403fc4:	bl	401810 <snprintf@plt>
  403fc8:	add	x0, sp, #0x30
  403fcc:	bl	401920 <strdup@plt>
  403fd0:	ldp	x19, x20, [sp, #16]
  403fd4:	ldp	x29, x30, [sp], #80
  403fd8:	ret
  403fdc:	adrp	x4, 405000 <ferror@plt+0x3460>
  403fe0:	add	x4, x4, #0xd70
  403fe4:	b	403f84 <ferror@plt+0x23e4>
  403fe8:	adrp	x4, 405000 <ferror@plt+0x3460>
  403fec:	add	x4, x4, #0xd70
  403ff0:	b	403f84 <ferror@plt+0x23e4>
  403ff4:	mov	w20, w1
  403ff8:	mov	w1, #0x42                  	// #66
  403ffc:	strb	w1, [x5]
  404000:	mov	w19, #0xa                   	// #10
  404004:	mov	x1, #0x0                   	// #0
  404008:	add	x2, x5, #0x1
  40400c:	strb	wzr, [x2]
  404010:	cbz	x1, 403fac <ferror@plt+0x240c>
  404014:	tbz	w0, #2, 403f2c <ferror@plt+0x238c>
  404018:	sub	w19, w19, #0x14
  40401c:	lsr	x19, x1, x19
  404020:	add	x19, x19, #0x5
  404024:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404028:	movk	x0, #0xcccd
  40402c:	umulh	x19, x19, x0
  404030:	lsr	x19, x19, #3
  404034:	umulh	x0, x19, x0
  404038:	lsr	x0, x0, #3
  40403c:	add	x0, x0, x0, lsl #2
  404040:	cmp	x19, x0, lsl #1
  404044:	b.ne	403f5c <ferror@plt+0x23bc>  // b.any
  404048:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40404c:	movk	x0, #0xcccd
  404050:	umulh	x19, x19, x0
  404054:	lsr	x19, x19, #3
  404058:	b	403f5c <ferror@plt+0x23bc>
  40405c:	cbz	x0, 40413c <ferror@plt+0x259c>
  404060:	stp	x29, x30, [sp, #-64]!
  404064:	mov	x29, sp
  404068:	stp	x19, x20, [sp, #16]
  40406c:	stp	x21, x22, [sp, #32]
  404070:	stp	x23, x24, [sp, #48]
  404074:	mov	x19, x0
  404078:	mov	x24, x1
  40407c:	mov	x22, x2
  404080:	mov	x23, x3
  404084:	ldrsb	w4, [x0]
  404088:	cbz	w4, 404144 <ferror@plt+0x25a4>
  40408c:	cmp	x1, #0x0
  404090:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404094:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  404098:	b.eq	40414c <ferror@plt+0x25ac>  // b.none
  40409c:	mov	x21, #0x0                   	// #0
  4040a0:	mov	x0, #0x0                   	// #0
  4040a4:	b	4040fc <ferror@plt+0x255c>
  4040a8:	ldrsb	w1, [x19, #1]
  4040ac:	mov	x20, x19
  4040b0:	cbnz	w1, 4040b8 <ferror@plt+0x2518>
  4040b4:	add	x20, x19, #0x1
  4040b8:	cmp	x0, #0x0
  4040bc:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4040c0:	b.eq	4040f4 <ferror@plt+0x2554>  // b.none
  4040c4:	cmp	x0, x20
  4040c8:	b.cs	40415c <ferror@plt+0x25bc>  // b.hs, b.nlast
  4040cc:	sub	x1, x20, x0
  4040d0:	blr	x23
  4040d4:	cmn	w0, #0x1
  4040d8:	b.eq	404128 <ferror@plt+0x2588>  // b.none
  4040dc:	add	x1, x21, #0x1
  4040e0:	str	w0, [x24, x21, lsl #2]
  4040e4:	ldrsb	w0, [x20]
  4040e8:	cbz	w0, 404120 <ferror@plt+0x2580>
  4040ec:	mov	x21, x1
  4040f0:	mov	x0, #0x0                   	// #0
  4040f4:	ldrsb	w4, [x19, #1]!
  4040f8:	cbz	w4, 404124 <ferror@plt+0x2584>
  4040fc:	cmp	x22, x21
  404100:	b.ls	404154 <ferror@plt+0x25b4>  // b.plast
  404104:	cmp	x0, #0x0
  404108:	csel	x0, x0, x19, ne  // ne = any
  40410c:	cmp	w4, #0x2c
  404110:	b.eq	4040a8 <ferror@plt+0x2508>  // b.none
  404114:	ldrsb	w1, [x19, #1]
  404118:	cbz	w1, 4040b4 <ferror@plt+0x2514>
  40411c:	b	4040f4 <ferror@plt+0x2554>
  404120:	mov	x21, x1
  404124:	mov	w0, w21
  404128:	ldp	x19, x20, [sp, #16]
  40412c:	ldp	x21, x22, [sp, #32]
  404130:	ldp	x23, x24, [sp, #48]
  404134:	ldp	x29, x30, [sp], #64
  404138:	ret
  40413c:	mov	w0, #0xffffffff            	// #-1
  404140:	ret
  404144:	mov	w0, #0xffffffff            	// #-1
  404148:	b	404128 <ferror@plt+0x2588>
  40414c:	mov	w0, #0xffffffff            	// #-1
  404150:	b	404128 <ferror@plt+0x2588>
  404154:	mov	w0, #0xfffffffe            	// #-2
  404158:	b	404128 <ferror@plt+0x2588>
  40415c:	mov	w0, #0xffffffff            	// #-1
  404160:	b	404128 <ferror@plt+0x2588>
  404164:	cbz	x0, 4041dc <ferror@plt+0x263c>
  404168:	stp	x29, x30, [sp, #-32]!
  40416c:	mov	x29, sp
  404170:	str	x19, [sp, #16]
  404174:	mov	x19, x3
  404178:	mov	x3, x4
  40417c:	ldrsb	w4, [x0]
  404180:	cmp	x19, #0x0
  404184:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  404188:	b.eq	4041e4 <ferror@plt+0x2644>  // b.none
  40418c:	ldr	x5, [x19]
  404190:	cmp	x5, x2
  404194:	b.hi	4041ec <ferror@plt+0x264c>  // b.pmore
  404198:	cmp	w4, #0x2b
  40419c:	b.eq	4041d4 <ferror@plt+0x2634>  // b.none
  4041a0:	str	xzr, [x19]
  4041a4:	ldr	x4, [x19]
  4041a8:	sub	x2, x2, x4
  4041ac:	add	x1, x1, x4, lsl #2
  4041b0:	bl	40405c <ferror@plt+0x24bc>
  4041b4:	cmp	w0, #0x0
  4041b8:	b.le	4041c8 <ferror@plt+0x2628>
  4041bc:	ldr	x1, [x19]
  4041c0:	add	x1, x1, w0, sxtw
  4041c4:	str	x1, [x19]
  4041c8:	ldr	x19, [sp, #16]
  4041cc:	ldp	x29, x30, [sp], #32
  4041d0:	ret
  4041d4:	add	x0, x0, #0x1
  4041d8:	b	4041a4 <ferror@plt+0x2604>
  4041dc:	mov	w0, #0xffffffff            	// #-1
  4041e0:	ret
  4041e4:	mov	w0, #0xffffffff            	// #-1
  4041e8:	b	4041c8 <ferror@plt+0x2628>
  4041ec:	mov	w0, #0xffffffff            	// #-1
  4041f0:	b	4041c8 <ferror@plt+0x2628>
  4041f4:	cmp	x2, #0x0
  4041f8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4041fc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404200:	b.eq	4042dc <ferror@plt+0x273c>  // b.none
  404204:	stp	x29, x30, [sp, #-64]!
  404208:	mov	x29, sp
  40420c:	stp	x19, x20, [sp, #16]
  404210:	stp	x21, x22, [sp, #32]
  404214:	str	x23, [sp, #48]
  404218:	mov	x19, x0
  40421c:	mov	x21, x1
  404220:	mov	x22, x2
  404224:	mov	x0, #0x0                   	// #0
  404228:	mov	w23, #0x1                   	// #1
  40422c:	b	4042a0 <ferror@plt+0x2700>
  404230:	ldrsb	w1, [x19, #1]
  404234:	mov	x20, x19
  404238:	cbnz	w1, 404240 <ferror@plt+0x26a0>
  40423c:	add	x20, x19, #0x1
  404240:	cmp	x0, #0x0
  404244:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404248:	b.eq	40429c <ferror@plt+0x26fc>  // b.none
  40424c:	cmp	x0, x20
  404250:	b.cs	4042e4 <ferror@plt+0x2744>  // b.hs, b.nlast
  404254:	sub	x1, x20, x0
  404258:	blr	x22
  40425c:	tbnz	w0, #31, 4042c8 <ferror@plt+0x2728>
  404260:	add	w1, w0, #0x7
  404264:	cmp	w0, #0x0
  404268:	csel	w1, w1, w0, lt  // lt = tstop
  40426c:	asr	w1, w1, #3
  404270:	negs	w3, w0
  404274:	and	w0, w0, #0x7
  404278:	and	w3, w3, #0x7
  40427c:	csneg	w0, w0, w3, mi  // mi = first
  404280:	lsl	w3, w23, w0
  404284:	ldrb	w0, [x21, w1, sxtw]
  404288:	orr	w3, w3, w0
  40428c:	strb	w3, [x21, w1, sxtw]
  404290:	ldrsb	w0, [x20]
  404294:	cbz	w0, 4042ec <ferror@plt+0x274c>
  404298:	mov	x0, #0x0                   	// #0
  40429c:	add	x19, x19, #0x1
  4042a0:	ldrsb	w1, [x19]
  4042a4:	cbz	w1, 4042c4 <ferror@plt+0x2724>
  4042a8:	cmp	x0, #0x0
  4042ac:	csel	x0, x0, x19, ne  // ne = any
  4042b0:	cmp	w1, #0x2c
  4042b4:	b.eq	404230 <ferror@plt+0x2690>  // b.none
  4042b8:	ldrsb	w1, [x19, #1]
  4042bc:	cbz	w1, 40423c <ferror@plt+0x269c>
  4042c0:	b	40429c <ferror@plt+0x26fc>
  4042c4:	mov	w0, #0x0                   	// #0
  4042c8:	ldp	x19, x20, [sp, #16]
  4042cc:	ldp	x21, x22, [sp, #32]
  4042d0:	ldr	x23, [sp, #48]
  4042d4:	ldp	x29, x30, [sp], #64
  4042d8:	ret
  4042dc:	mov	w0, #0xffffffea            	// #-22
  4042e0:	ret
  4042e4:	mov	w0, #0xffffffff            	// #-1
  4042e8:	b	4042c8 <ferror@plt+0x2728>
  4042ec:	mov	w0, #0x0                   	// #0
  4042f0:	b	4042c8 <ferror@plt+0x2728>
  4042f4:	cmp	x2, #0x0
  4042f8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4042fc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404300:	b.eq	4043ac <ferror@plt+0x280c>  // b.none
  404304:	stp	x29, x30, [sp, #-48]!
  404308:	mov	x29, sp
  40430c:	stp	x19, x20, [sp, #16]
  404310:	stp	x21, x22, [sp, #32]
  404314:	mov	x19, x0
  404318:	mov	x21, x1
  40431c:	mov	x22, x2
  404320:	mov	x0, #0x0                   	// #0
  404324:	b	404374 <ferror@plt+0x27d4>
  404328:	ldrsb	w1, [x19, #1]
  40432c:	mov	x20, x19
  404330:	cbnz	w1, 404338 <ferror@plt+0x2798>
  404334:	add	x20, x19, #0x1
  404338:	cmp	x0, #0x0
  40433c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404340:	b.eq	404370 <ferror@plt+0x27d0>  // b.none
  404344:	cmp	x0, x20
  404348:	b.cs	4043b4 <ferror@plt+0x2814>  // b.hs, b.nlast
  40434c:	sub	x1, x20, x0
  404350:	blr	x22
  404354:	tbnz	x0, #63, 40439c <ferror@plt+0x27fc>
  404358:	ldr	x3, [x21]
  40435c:	orr	x0, x3, x0
  404360:	str	x0, [x21]
  404364:	ldrsb	w0, [x20]
  404368:	cbz	w0, 4043bc <ferror@plt+0x281c>
  40436c:	mov	x0, #0x0                   	// #0
  404370:	add	x19, x19, #0x1
  404374:	ldrsb	w3, [x19]
  404378:	cbz	w3, 404398 <ferror@plt+0x27f8>
  40437c:	cmp	x0, #0x0
  404380:	csel	x0, x0, x19, ne  // ne = any
  404384:	cmp	w3, #0x2c
  404388:	b.eq	404328 <ferror@plt+0x2788>  // b.none
  40438c:	ldrsb	w1, [x19, #1]
  404390:	cbz	w1, 404334 <ferror@plt+0x2794>
  404394:	b	404370 <ferror@plt+0x27d0>
  404398:	mov	w0, #0x0                   	// #0
  40439c:	ldp	x19, x20, [sp, #16]
  4043a0:	ldp	x21, x22, [sp, #32]
  4043a4:	ldp	x29, x30, [sp], #48
  4043a8:	ret
  4043ac:	mov	w0, #0xffffffea            	// #-22
  4043b0:	ret
  4043b4:	mov	w0, #0xffffffff            	// #-1
  4043b8:	b	40439c <ferror@plt+0x27fc>
  4043bc:	mov	w0, #0x0                   	// #0
  4043c0:	b	40439c <ferror@plt+0x27fc>
  4043c4:	stp	x29, x30, [sp, #-80]!
  4043c8:	mov	x29, sp
  4043cc:	str	xzr, [sp, #72]
  4043d0:	cbz	x0, 40451c <ferror@plt+0x297c>
  4043d4:	stp	x19, x20, [sp, #16]
  4043d8:	stp	x21, x22, [sp, #32]
  4043dc:	str	x23, [sp, #48]
  4043e0:	mov	x19, x0
  4043e4:	mov	x23, x1
  4043e8:	mov	x20, x2
  4043ec:	mov	w21, w3
  4043f0:	str	w3, [x1]
  4043f4:	str	w3, [x2]
  4043f8:	bl	401b30 <__errno_location@plt>
  4043fc:	mov	x22, x0
  404400:	str	wzr, [x0]
  404404:	ldrsb	w0, [x19]
  404408:	cmp	w0, #0x3a
  40440c:	b.eq	404468 <ferror@plt+0x28c8>  // b.none
  404410:	mov	w2, #0xa                   	// #10
  404414:	add	x1, sp, #0x48
  404418:	mov	x0, x19
  40441c:	bl	4019f0 <strtol@plt>
  404420:	str	w0, [x23]
  404424:	str	w0, [x20]
  404428:	ldr	w0, [x22]
  40442c:	cbnz	w0, 40454c <ferror@plt+0x29ac>
  404430:	ldr	x1, [sp, #72]
  404434:	cmp	x1, #0x0
  404438:	ccmp	x1, x19, #0x4, ne  // ne = any
  40443c:	b.eq	404560 <ferror@plt+0x29c0>  // b.none
  404440:	ldrsb	w2, [x1]
  404444:	cmp	w2, #0x3a
  404448:	b.eq	4044b0 <ferror@plt+0x2910>  // b.none
  40444c:	cmp	w2, #0x2d
  404450:	b.eq	4044cc <ferror@plt+0x292c>  // b.none
  404454:	ldp	x19, x20, [sp, #16]
  404458:	ldp	x21, x22, [sp, #32]
  40445c:	ldr	x23, [sp, #48]
  404460:	ldp	x29, x30, [sp], #80
  404464:	ret
  404468:	add	x19, x19, #0x1
  40446c:	mov	w2, #0xa                   	// #10
  404470:	add	x1, sp, #0x48
  404474:	mov	x0, x19
  404478:	bl	4019f0 <strtol@plt>
  40447c:	str	w0, [x20]
  404480:	ldr	w0, [x22]
  404484:	cbnz	w0, 404524 <ferror@plt+0x2984>
  404488:	ldr	x0, [sp, #72]
  40448c:	cbz	x0, 404538 <ferror@plt+0x2998>
  404490:	ldrsb	w1, [x0]
  404494:	cmp	w1, #0x0
  404498:	ccmp	x0, x19, #0x4, eq  // eq = none
  40449c:	csetm	w0, eq  // eq = none
  4044a0:	ldp	x19, x20, [sp, #16]
  4044a4:	ldp	x21, x22, [sp, #32]
  4044a8:	ldr	x23, [sp, #48]
  4044ac:	b	404460 <ferror@plt+0x28c0>
  4044b0:	ldrsb	w2, [x1, #1]
  4044b4:	cbnz	w2, 4044cc <ferror@plt+0x292c>
  4044b8:	str	w21, [x20]
  4044bc:	ldp	x19, x20, [sp, #16]
  4044c0:	ldp	x21, x22, [sp, #32]
  4044c4:	ldr	x23, [sp, #48]
  4044c8:	b	404460 <ferror@plt+0x28c0>
  4044cc:	add	x19, x1, #0x1
  4044d0:	str	xzr, [sp, #72]
  4044d4:	str	wzr, [x22]
  4044d8:	mov	w2, #0xa                   	// #10
  4044dc:	add	x1, sp, #0x48
  4044e0:	mov	x0, x19
  4044e4:	bl	4019f0 <strtol@plt>
  4044e8:	str	w0, [x20]
  4044ec:	ldr	w0, [x22]
  4044f0:	cbnz	w0, 404574 <ferror@plt+0x29d4>
  4044f4:	ldr	x0, [sp, #72]
  4044f8:	cbz	x0, 404588 <ferror@plt+0x29e8>
  4044fc:	ldrsb	w1, [x0]
  404500:	cmp	w1, #0x0
  404504:	ccmp	x0, x19, #0x4, eq  // eq = none
  404508:	csetm	w0, eq  // eq = none
  40450c:	ldp	x19, x20, [sp, #16]
  404510:	ldp	x21, x22, [sp, #32]
  404514:	ldr	x23, [sp, #48]
  404518:	b	404460 <ferror@plt+0x28c0>
  40451c:	mov	w0, #0x0                   	// #0
  404520:	b	404460 <ferror@plt+0x28c0>
  404524:	mov	w0, #0xffffffff            	// #-1
  404528:	ldp	x19, x20, [sp, #16]
  40452c:	ldp	x21, x22, [sp, #32]
  404530:	ldr	x23, [sp, #48]
  404534:	b	404460 <ferror@plt+0x28c0>
  404538:	mov	w0, #0xffffffff            	// #-1
  40453c:	ldp	x19, x20, [sp, #16]
  404540:	ldp	x21, x22, [sp, #32]
  404544:	ldr	x23, [sp, #48]
  404548:	b	404460 <ferror@plt+0x28c0>
  40454c:	mov	w0, #0xffffffff            	// #-1
  404550:	ldp	x19, x20, [sp, #16]
  404554:	ldp	x21, x22, [sp, #32]
  404558:	ldr	x23, [sp, #48]
  40455c:	b	404460 <ferror@plt+0x28c0>
  404560:	mov	w0, #0xffffffff            	// #-1
  404564:	ldp	x19, x20, [sp, #16]
  404568:	ldp	x21, x22, [sp, #32]
  40456c:	ldr	x23, [sp, #48]
  404570:	b	404460 <ferror@plt+0x28c0>
  404574:	mov	w0, #0xffffffff            	// #-1
  404578:	ldp	x19, x20, [sp, #16]
  40457c:	ldp	x21, x22, [sp, #32]
  404580:	ldr	x23, [sp, #48]
  404584:	b	404460 <ferror@plt+0x28c0>
  404588:	mov	w0, #0xffffffff            	// #-1
  40458c:	ldp	x19, x20, [sp, #16]
  404590:	ldp	x21, x22, [sp, #32]
  404594:	ldr	x23, [sp, #48]
  404598:	b	404460 <ferror@plt+0x28c0>
  40459c:	cmp	x0, #0x0
  4045a0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4045a4:	b.eq	40466c <ferror@plt+0x2acc>  // b.none
  4045a8:	stp	x29, x30, [sp, #-80]!
  4045ac:	mov	x29, sp
  4045b0:	stp	x19, x20, [sp, #16]
  4045b4:	stp	x21, x22, [sp, #32]
  4045b8:	stp	x23, x24, [sp, #48]
  4045bc:	mov	x20, x1
  4045c0:	add	x24, sp, #0x40
  4045c4:	add	x23, sp, #0x48
  4045c8:	b	4045f8 <ferror@plt+0x2a58>
  4045cc:	cmp	x19, #0x0
  4045d0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4045d4:	ccmp	x21, x22, #0x0, ne  // ne = any
  4045d8:	b.ne	404654 <ferror@plt+0x2ab4>  // b.any
  4045dc:	mov	x2, x21
  4045e0:	mov	x1, x20
  4045e4:	mov	x0, x19
  4045e8:	bl	401890 <strncmp@plt>
  4045ec:	cbnz	w0, 404654 <ferror@plt+0x2ab4>
  4045f0:	add	x0, x19, x21
  4045f4:	add	x20, x20, x22
  4045f8:	mov	x1, x24
  4045fc:	bl	402d3c <ferror@plt+0x119c>
  404600:	mov	x19, x0
  404604:	mov	x1, x23
  404608:	mov	x0, x20
  40460c:	bl	402d3c <ferror@plt+0x119c>
  404610:	mov	x20, x0
  404614:	ldr	x21, [sp, #64]
  404618:	ldr	x22, [sp, #72]
  40461c:	adds	x0, x21, x22
  404620:	b.eq	40464c <ferror@plt+0x2aac>  // b.none
  404624:	cmp	x0, #0x1
  404628:	b.ne	4045cc <ferror@plt+0x2a2c>  // b.any
  40462c:	cbz	x19, 40463c <ferror@plt+0x2a9c>
  404630:	ldrsb	w0, [x19]
  404634:	cmp	w0, #0x2f
  404638:	b.eq	40464c <ferror@plt+0x2aac>  // b.none
  40463c:	cbz	x20, 404654 <ferror@plt+0x2ab4>
  404640:	ldrsb	w0, [x20]
  404644:	cmp	w0, #0x2f
  404648:	b.ne	4045cc <ferror@plt+0x2a2c>  // b.any
  40464c:	mov	w0, #0x1                   	// #1
  404650:	b	404658 <ferror@plt+0x2ab8>
  404654:	mov	w0, #0x0                   	// #0
  404658:	ldp	x19, x20, [sp, #16]
  40465c:	ldp	x21, x22, [sp, #32]
  404660:	ldp	x23, x24, [sp, #48]
  404664:	ldp	x29, x30, [sp], #80
  404668:	ret
  40466c:	mov	w0, #0x0                   	// #0
  404670:	ret
  404674:	stp	x29, x30, [sp, #-64]!
  404678:	mov	x29, sp
  40467c:	stp	x19, x20, [sp, #16]
  404680:	mov	x19, x0
  404684:	orr	x0, x0, x1
  404688:	cbz	x0, 40470c <ferror@plt+0x2b6c>
  40468c:	stp	x21, x22, [sp, #32]
  404690:	mov	x21, x1
  404694:	mov	x22, x2
  404698:	cbz	x19, 404720 <ferror@plt+0x2b80>
  40469c:	cbz	x1, 404738 <ferror@plt+0x2b98>
  4046a0:	stp	x23, x24, [sp, #48]
  4046a4:	mov	x0, x19
  4046a8:	bl	401770 <strlen@plt>
  4046ac:	mov	x23, x0
  4046b0:	mvn	x0, x0
  4046b4:	mov	x20, #0x0                   	// #0
  4046b8:	cmp	x0, x22
  4046bc:	b.cc	40474c <ferror@plt+0x2bac>  // b.lo, b.ul, b.last
  4046c0:	add	x24, x23, x22
  4046c4:	add	x0, x24, #0x1
  4046c8:	bl	401860 <malloc@plt>
  4046cc:	mov	x20, x0
  4046d0:	cbz	x0, 404758 <ferror@plt+0x2bb8>
  4046d4:	mov	x2, x23
  4046d8:	mov	x1, x19
  4046dc:	bl	401740 <memcpy@plt>
  4046e0:	mov	x2, x22
  4046e4:	mov	x1, x21
  4046e8:	add	x0, x20, x23
  4046ec:	bl	401740 <memcpy@plt>
  4046f0:	strb	wzr, [x20, x24]
  4046f4:	ldp	x21, x22, [sp, #32]
  4046f8:	ldp	x23, x24, [sp, #48]
  4046fc:	mov	x0, x20
  404700:	ldp	x19, x20, [sp, #16]
  404704:	ldp	x29, x30, [sp], #64
  404708:	ret
  40470c:	adrp	x0, 405000 <ferror@plt+0x3460>
  404710:	add	x0, x0, #0x4a8
  404714:	bl	401920 <strdup@plt>
  404718:	mov	x20, x0
  40471c:	b	4046fc <ferror@plt+0x2b5c>
  404720:	mov	x1, x2
  404724:	mov	x0, x21
  404728:	bl	401a50 <strndup@plt>
  40472c:	mov	x20, x0
  404730:	ldp	x21, x22, [sp, #32]
  404734:	b	4046fc <ferror@plt+0x2b5c>
  404738:	mov	x0, x19
  40473c:	bl	401920 <strdup@plt>
  404740:	mov	x20, x0
  404744:	ldp	x21, x22, [sp, #32]
  404748:	b	4046fc <ferror@plt+0x2b5c>
  40474c:	ldp	x21, x22, [sp, #32]
  404750:	ldp	x23, x24, [sp, #48]
  404754:	b	4046fc <ferror@plt+0x2b5c>
  404758:	ldp	x21, x22, [sp, #32]
  40475c:	ldp	x23, x24, [sp, #48]
  404760:	b	4046fc <ferror@plt+0x2b5c>
  404764:	stp	x29, x30, [sp, #-32]!
  404768:	mov	x29, sp
  40476c:	stp	x19, x20, [sp, #16]
  404770:	mov	x20, x0
  404774:	mov	x19, x1
  404778:	mov	x2, #0x0                   	// #0
  40477c:	cbz	x1, 40478c <ferror@plt+0x2bec>
  404780:	mov	x0, x1
  404784:	bl	401770 <strlen@plt>
  404788:	mov	x2, x0
  40478c:	mov	x1, x19
  404790:	mov	x0, x20
  404794:	bl	404674 <ferror@plt+0x2ad4>
  404798:	ldp	x19, x20, [sp, #16]
  40479c:	ldp	x29, x30, [sp], #32
  4047a0:	ret
  4047a4:	stp	x29, x30, [sp, #-288]!
  4047a8:	mov	x29, sp
  4047ac:	str	x19, [sp, #16]
  4047b0:	mov	x19, x0
  4047b4:	str	x2, [sp, #240]
  4047b8:	str	x3, [sp, #248]
  4047bc:	str	x4, [sp, #256]
  4047c0:	str	x5, [sp, #264]
  4047c4:	str	x6, [sp, #272]
  4047c8:	str	x7, [sp, #280]
  4047cc:	str	q0, [sp, #112]
  4047d0:	str	q1, [sp, #128]
  4047d4:	str	q2, [sp, #144]
  4047d8:	str	q3, [sp, #160]
  4047dc:	str	q4, [sp, #176]
  4047e0:	str	q5, [sp, #192]
  4047e4:	str	q6, [sp, #208]
  4047e8:	str	q7, [sp, #224]
  4047ec:	add	x0, sp, #0x120
  4047f0:	str	x0, [sp, #80]
  4047f4:	str	x0, [sp, #88]
  4047f8:	add	x0, sp, #0xf0
  4047fc:	str	x0, [sp, #96]
  404800:	mov	w0, #0xffffffd0            	// #-48
  404804:	str	w0, [sp, #104]
  404808:	mov	w0, #0xffffff80            	// #-128
  40480c:	str	w0, [sp, #108]
  404810:	ldp	x2, x3, [sp, #80]
  404814:	stp	x2, x3, [sp, #32]
  404818:	ldp	x2, x3, [sp, #96]
  40481c:	stp	x2, x3, [sp, #48]
  404820:	add	x2, sp, #0x20
  404824:	add	x0, sp, #0x48
  404828:	bl	401a40 <vasprintf@plt>
  40482c:	tbnz	w0, #31, 40485c <ferror@plt+0x2cbc>
  404830:	sxtw	x2, w0
  404834:	ldr	x1, [sp, #72]
  404838:	mov	x0, x19
  40483c:	bl	404674 <ferror@plt+0x2ad4>
  404840:	mov	x19, x0
  404844:	ldr	x0, [sp, #72]
  404848:	bl	401a00 <free@plt>
  40484c:	mov	x0, x19
  404850:	ldr	x19, [sp, #16]
  404854:	ldp	x29, x30, [sp], #288
  404858:	ret
  40485c:	mov	x19, #0x0                   	// #0
  404860:	b	40484c <ferror@plt+0x2cac>
  404864:	stp	x29, x30, [sp, #-80]!
  404868:	mov	x29, sp
  40486c:	stp	x19, x20, [sp, #16]
  404870:	stp	x21, x22, [sp, #32]
  404874:	mov	x19, x0
  404878:	ldr	x21, [x0]
  40487c:	ldrsb	w0, [x21]
  404880:	cbz	w0, 4049b4 <ferror@plt+0x2e14>
  404884:	stp	x23, x24, [sp, #48]
  404888:	mov	x24, x1
  40488c:	mov	x22, x2
  404890:	mov	w23, w3
  404894:	mov	x1, x2
  404898:	mov	x0, x21
  40489c:	bl	401a60 <strspn@plt>
  4048a0:	add	x20, x21, x0
  4048a4:	ldrsb	w21, [x21, x0]
  4048a8:	cbz	w21, 404920 <ferror@plt+0x2d80>
  4048ac:	cbz	w23, 404984 <ferror@plt+0x2de4>
  4048b0:	mov	w1, w21
  4048b4:	adrp	x0, 405000 <ferror@plt+0x3460>
  4048b8:	add	x0, x0, #0xd98
  4048bc:	bl	401a70 <strchr@plt>
  4048c0:	cbz	x0, 404940 <ferror@plt+0x2da0>
  4048c4:	strb	w21, [sp, #72]
  4048c8:	strb	wzr, [sp, #73]
  4048cc:	add	x23, x20, #0x1
  4048d0:	add	x1, sp, #0x48
  4048d4:	mov	x0, x23
  4048d8:	bl	402db0 <ferror@plt+0x1210>
  4048dc:	str	x0, [x24]
  4048e0:	add	x1, x20, x0
  4048e4:	ldrsb	w1, [x1, #1]
  4048e8:	cmp	w1, #0x0
  4048ec:	ccmp	w21, w1, #0x0, ne  // ne = any
  4048f0:	b.ne	404930 <ferror@plt+0x2d90>  // b.any
  4048f4:	add	x0, x0, #0x2
  4048f8:	add	x21, x20, x0
  4048fc:	ldrsb	w1, [x20, x0]
  404900:	cbz	w1, 404910 <ferror@plt+0x2d70>
  404904:	mov	x0, x22
  404908:	bl	401a70 <strchr@plt>
  40490c:	cbz	x0, 404930 <ferror@plt+0x2d90>
  404910:	str	x21, [x19]
  404914:	mov	x20, x23
  404918:	ldp	x23, x24, [sp, #48]
  40491c:	b	4049a0 <ferror@plt+0x2e00>
  404920:	str	x20, [x19]
  404924:	mov	x20, #0x0                   	// #0
  404928:	ldp	x23, x24, [sp, #48]
  40492c:	b	4049a0 <ferror@plt+0x2e00>
  404930:	str	x20, [x19]
  404934:	mov	x20, #0x0                   	// #0
  404938:	ldp	x23, x24, [sp, #48]
  40493c:	b	4049a0 <ferror@plt+0x2e00>
  404940:	mov	x1, x22
  404944:	mov	x0, x20
  404948:	bl	402db0 <ferror@plt+0x1210>
  40494c:	str	x0, [x24]
  404950:	add	x21, x20, x0
  404954:	ldrsb	w1, [x20, x0]
  404958:	cbz	w1, 404968 <ferror@plt+0x2dc8>
  40495c:	mov	x0, x22
  404960:	bl	401a70 <strchr@plt>
  404964:	cbz	x0, 404974 <ferror@plt+0x2dd4>
  404968:	str	x21, [x19]
  40496c:	ldp	x23, x24, [sp, #48]
  404970:	b	4049a0 <ferror@plt+0x2e00>
  404974:	str	x20, [x19]
  404978:	mov	x20, x0
  40497c:	ldp	x23, x24, [sp, #48]
  404980:	b	4049a0 <ferror@plt+0x2e00>
  404984:	mov	x1, x22
  404988:	mov	x0, x20
  40498c:	bl	401b00 <strcspn@plt>
  404990:	str	x0, [x24]
  404994:	add	x0, x20, x0
  404998:	str	x0, [x19]
  40499c:	ldp	x23, x24, [sp, #48]
  4049a0:	mov	x0, x20
  4049a4:	ldp	x19, x20, [sp, #16]
  4049a8:	ldp	x21, x22, [sp, #32]
  4049ac:	ldp	x29, x30, [sp], #80
  4049b0:	ret
  4049b4:	mov	x20, #0x0                   	// #0
  4049b8:	b	4049a0 <ferror@plt+0x2e00>
  4049bc:	stp	x29, x30, [sp, #-32]!
  4049c0:	mov	x29, sp
  4049c4:	str	x19, [sp, #16]
  4049c8:	mov	x19, x0
  4049cc:	mov	x0, x19
  4049d0:	bl	4018c0 <fgetc@plt>
  4049d4:	cmn	w0, #0x1
  4049d8:	b.eq	4049ec <ferror@plt+0x2e4c>  // b.none
  4049dc:	cmp	w0, #0xa
  4049e0:	b.ne	4049cc <ferror@plt+0x2e2c>  // b.any
  4049e4:	mov	w0, #0x0                   	// #0
  4049e8:	b	4049f0 <ferror@plt+0x2e50>
  4049ec:	mov	w0, #0x1                   	// #1
  4049f0:	ldr	x19, [sp, #16]
  4049f4:	ldp	x29, x30, [sp], #32
  4049f8:	ret
  4049fc:	mov	x12, #0x2060                	// #8288
  404a00:	sub	sp, sp, x12
  404a04:	stp	x29, x30, [sp]
  404a08:	mov	x29, sp
  404a0c:	stp	x19, x20, [sp, #16]
  404a10:	add	x19, sp, #0x60
  404a14:	mov	x4, x1
  404a18:	mov	w3, w0
  404a1c:	adrp	x2, 405000 <ferror@plt+0x3460>
  404a20:	add	x2, x2, #0xda0
  404a24:	mov	x1, #0x2000                	// #8192
  404a28:	mov	x0, x19
  404a2c:	bl	401810 <snprintf@plt>
  404a30:	mov	w1, #0x0                   	// #0
  404a34:	mov	x0, x19
  404a38:	bl	401870 <open@plt>
  404a3c:	mov	x19, #0x0                   	// #0
  404a40:	tbnz	w0, #31, 404b50 <ferror@plt+0x2fb0>
  404a44:	stp	x21, x22, [sp, #32]
  404a48:	stp	x23, x24, [sp, #48]
  404a4c:	str	x25, [sp, #64]
  404a50:	mov	w21, w0
  404a54:	add	x20, sp, #0x60
  404a58:	mov	x19, #0x2000                	// #8192
  404a5c:	mov	x2, x19
  404a60:	mov	w1, #0x0                   	// #0
  404a64:	mov	x0, x20
  404a68:	bl	4018d0 <memset@plt>
  404a6c:	mov	x22, #0x0                   	// #0
  404a70:	mov	w23, #0x0                   	// #0
  404a74:	mov	x25, #0xb280                	// #45696
  404a78:	movk	x25, #0xee6, lsl #16
  404a7c:	add	x24, sp, #0x50
  404a80:	b	404ae0 <ferror@plt+0x2f40>
  404a84:	tbz	x0, #63, 404aa4 <ferror@plt+0x2f04>
  404a88:	bl	401b30 <__errno_location@plt>
  404a8c:	ldr	w0, [x0]
  404a90:	cmp	w0, #0xb
  404a94:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  404a98:	b.ne	404aa4 <ferror@plt+0x2f04>  // b.any
  404a9c:	cmp	w23, #0x4
  404aa0:	b.le	404ac4 <ferror@plt+0x2f24>
  404aa4:	mov	x19, #0x0                   	// #0
  404aa8:	cbz	x22, 404b3c <ferror@plt+0x2f9c>
  404aac:	cmp	x22, #0x0
  404ab0:	b.le	404b68 <ferror@plt+0x2fc8>
  404ab4:	add	x1, sp, #0x60
  404ab8:	add	x3, x22, x1
  404abc:	mov	w0, #0x20                  	// #32
  404ac0:	b	404b18 <ferror@plt+0x2f78>
  404ac4:	add	w23, w23, #0x1
  404ac8:	str	xzr, [sp, #80]
  404acc:	str	x25, [sp, #88]
  404ad0:	mov	x1, #0x0                   	// #0
  404ad4:	mov	x0, x24
  404ad8:	bl	401a30 <nanosleep@plt>
  404adc:	cbz	x19, 404aac <ferror@plt+0x2f0c>
  404ae0:	mov	x2, x19
  404ae4:	mov	x1, x20
  404ae8:	mov	w0, w21
  404aec:	bl	401ac0 <read@plt>
  404af0:	cmp	x0, #0x0
  404af4:	b.le	404a84 <ferror@plt+0x2ee4>
  404af8:	sub	x19, x19, x0
  404afc:	add	x20, x20, x0
  404b00:	add	x22, x22, x0
  404b04:	mov	w23, #0x0                   	// #0
  404b08:	b	404adc <ferror@plt+0x2f3c>
  404b0c:	add	x1, x1, #0x1
  404b10:	cmp	x1, x3
  404b14:	b.eq	404b28 <ferror@plt+0x2f88>  // b.none
  404b18:	ldrsb	w2, [x1]
  404b1c:	cbnz	w2, 404b0c <ferror@plt+0x2f6c>
  404b20:	strb	w0, [x1]
  404b24:	b	404b0c <ferror@plt+0x2f6c>
  404b28:	add	x0, sp, #0x5f
  404b2c:	strb	wzr, [x0, x22]
  404b30:	add	x0, sp, #0x60
  404b34:	bl	401920 <strdup@plt>
  404b38:	mov	x19, x0
  404b3c:	mov	w0, w21
  404b40:	bl	401950 <close@plt>
  404b44:	ldp	x21, x22, [sp, #32]
  404b48:	ldp	x23, x24, [sp, #48]
  404b4c:	ldr	x25, [sp, #64]
  404b50:	mov	x0, x19
  404b54:	ldp	x19, x20, [sp, #16]
  404b58:	ldp	x29, x30, [sp]
  404b5c:	mov	x12, #0x2060                	// #8288
  404b60:	add	sp, sp, x12
  404b64:	ret
  404b68:	mov	x19, #0x0                   	// #0
  404b6c:	b	404b3c <ferror@plt+0x2f9c>
  404b70:	mov	x12, #0x1020                	// #4128
  404b74:	sub	sp, sp, x12
  404b78:	stp	x29, x30, [sp]
  404b7c:	mov	x29, sp
  404b80:	str	x19, [sp, #16]
  404b84:	mov	w2, w0
  404b88:	adrp	x1, 405000 <ferror@plt+0x3460>
  404b8c:	add	x1, x1, #0xdb0
  404b90:	add	x0, sp, #0x20
  404b94:	bl	4017c0 <sprintf@plt>
  404b98:	mov	x0, #0x8                   	// #8
  404b9c:	bl	401860 <malloc@plt>
  404ba0:	mov	x19, x0
  404ba4:	cbz	x0, 404bd0 <ferror@plt+0x3030>
  404ba8:	add	x0, sp, #0x20
  404bac:	bl	4017e0 <opendir@plt>
  404bb0:	str	x0, [x19]
  404bb4:	cbz	x0, 404bd0 <ferror@plt+0x3030>
  404bb8:	mov	x0, x19
  404bbc:	ldr	x19, [sp, #16]
  404bc0:	ldp	x29, x30, [sp]
  404bc4:	mov	x12, #0x1020                	// #4128
  404bc8:	add	sp, sp, x12
  404bcc:	ret
  404bd0:	mov	x0, x19
  404bd4:	bl	401a00 <free@plt>
  404bd8:	mov	x19, #0x0                   	// #0
  404bdc:	b	404bb8 <ferror@plt+0x3018>
  404be0:	stp	x29, x30, [sp, #-32]!
  404be4:	mov	x29, sp
  404be8:	str	x19, [sp, #16]
  404bec:	mov	x19, x0
  404bf0:	cbz	x0, 404c00 <ferror@plt+0x3060>
  404bf4:	ldr	x0, [x0]
  404bf8:	cbz	x0, 404c00 <ferror@plt+0x3060>
  404bfc:	bl	401930 <closedir@plt>
  404c00:	mov	x0, x19
  404c04:	bl	401a00 <free@plt>
  404c08:	ldr	x19, [sp, #16]
  404c0c:	ldp	x29, x30, [sp], #32
  404c10:	ret
  404c14:	cmp	x0, #0x0
  404c18:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404c1c:	b.eq	404cf4 <ferror@plt+0x3154>  // b.none
  404c20:	stp	x29, x30, [sp, #-80]!
  404c24:	mov	x29, sp
  404c28:	stp	x19, x20, [sp, #16]
  404c2c:	stp	x21, x22, [sp, #32]
  404c30:	stp	x23, x24, [sp, #48]
  404c34:	mov	x21, x0
  404c38:	mov	x20, x1
  404c3c:	str	wzr, [x1]
  404c40:	bl	401b30 <__errno_location@plt>
  404c44:	mov	x22, x0
  404c48:	str	wzr, [x0]
  404c4c:	add	x24, sp, #0x48
  404c50:	mov	w23, #0xa                   	// #10
  404c54:	b	404c84 <ferror@plt+0x30e4>
  404c58:	ldr	w1, [x22]
  404c5c:	mov	w0, #0x1                   	// #1
  404c60:	cmp	w1, #0x0
  404c64:	cneg	w0, w0, ne  // ne = any
  404c68:	ldp	x19, x20, [sp, #16]
  404c6c:	ldp	x21, x22, [sp, #32]
  404c70:	ldp	x23, x24, [sp, #48]
  404c74:	ldp	x29, x30, [sp], #80
  404c78:	ret
  404c7c:	ldr	w0, [x20]
  404c80:	cbnz	w0, 404cec <ferror@plt+0x314c>
  404c84:	ldr	x0, [x21]
  404c88:	bl	401910 <readdir@plt>
  404c8c:	mov	x19, x0
  404c90:	cbz	x0, 404c58 <ferror@plt+0x30b8>
  404c94:	bl	4019e0 <__ctype_b_loc@plt>
  404c98:	ldrb	w1, [x19, #19]
  404c9c:	ldr	x2, [x0]
  404ca0:	ldrh	w2, [x2, x1, lsl #1]
  404ca4:	tbz	w2, #11, 404c7c <ferror@plt+0x30dc>
  404ca8:	str	wzr, [x22]
  404cac:	add	x19, x19, #0x13
  404cb0:	mov	w2, w23
  404cb4:	mov	x1, x24
  404cb8:	mov	x0, x19
  404cbc:	bl	4019f0 <strtol@plt>
  404cc0:	str	w0, [x20]
  404cc4:	ldr	w0, [x22]
  404cc8:	cbnz	w0, 404cfc <ferror@plt+0x315c>
  404ccc:	ldr	x0, [sp, #72]
  404cd0:	cmp	x19, x0
  404cd4:	b.eq	404d04 <ferror@plt+0x3164>  // b.none
  404cd8:	cbz	x0, 404c7c <ferror@plt+0x30dc>
  404cdc:	ldrsb	w0, [x0]
  404ce0:	cbz	w0, 404c7c <ferror@plt+0x30dc>
  404ce4:	mov	w0, #0xffffffff            	// #-1
  404ce8:	b	404c68 <ferror@plt+0x30c8>
  404cec:	mov	w0, #0x0                   	// #0
  404cf0:	b	404c68 <ferror@plt+0x30c8>
  404cf4:	mov	w0, #0xffffffea            	// #-22
  404cf8:	ret
  404cfc:	mov	w0, #0xffffffff            	// #-1
  404d00:	b	404c68 <ferror@plt+0x30c8>
  404d04:	mov	w0, #0xffffffff            	// #-1
  404d08:	b	404c68 <ferror@plt+0x30c8>
  404d0c:	stp	x29, x30, [sp, #-16]!
  404d10:	mov	x29, sp
  404d14:	adrp	x1, 405000 <ferror@plt+0x3460>
  404d18:	add	x1, x1, #0xdc0
  404d1c:	bl	4049fc <ferror@plt+0x2e5c>
  404d20:	ldp	x29, x30, [sp], #16
  404d24:	ret
  404d28:	stp	x29, x30, [sp, #-16]!
  404d2c:	mov	x29, sp
  404d30:	adrp	x1, 405000 <ferror@plt+0x3460>
  404d34:	add	x1, x1, #0xdc8
  404d38:	bl	4049fc <ferror@plt+0x2e5c>
  404d3c:	ldp	x29, x30, [sp], #16
  404d40:	ret
  404d44:	stp	x29, x30, [sp, #-32]!
  404d48:	mov	x29, sp
  404d4c:	str	x19, [sp, #16]
  404d50:	mov	x1, #0x18                  	// #24
  404d54:	mov	x0, #0x1                   	// #1
  404d58:	bl	401900 <calloc@plt>
  404d5c:	mov	x19, x0
  404d60:	cbz	x0, 404d88 <ferror@plt+0x31e8>
  404d64:	adrp	x0, 405000 <ferror@plt+0x3460>
  404d68:	add	x0, x0, #0xdd0
  404d6c:	bl	4017e0 <opendir@plt>
  404d70:	str	x0, [x19]
  404d74:	cbz	x0, 404d88 <ferror@plt+0x31e8>
  404d78:	mov	x0, x19
  404d7c:	ldr	x19, [sp, #16]
  404d80:	ldp	x29, x30, [sp], #32
  404d84:	ret
  404d88:	mov	x0, x19
  404d8c:	bl	401a00 <free@plt>
  404d90:	mov	x19, #0x0                   	// #0
  404d94:	b	404d78 <ferror@plt+0x31d8>
  404d98:	stp	x29, x30, [sp, #-32]!
  404d9c:	mov	x29, sp
  404da0:	str	x19, [sp, #16]
  404da4:	mov	x19, x0
  404da8:	cbz	x0, 404db8 <ferror@plt+0x3218>
  404dac:	ldr	x0, [x0]
  404db0:	cbz	x0, 404db8 <ferror@plt+0x3218>
  404db4:	bl	401930 <closedir@plt>
  404db8:	mov	x0, x19
  404dbc:	bl	401a00 <free@plt>
  404dc0:	ldr	x19, [sp, #16]
  404dc4:	ldp	x29, x30, [sp], #32
  404dc8:	ret
  404dcc:	str	x1, [x0, #8]
  404dd0:	cmp	x1, #0x0
  404dd4:	cset	w2, ne  // ne = any
  404dd8:	ldrb	w1, [x0, #20]
  404ddc:	bfxil	w1, w2, #0, #1
  404de0:	strb	w1, [x0, #20]
  404de4:	ret
  404de8:	str	w1, [x0, #16]
  404dec:	ldrb	w1, [x0, #20]
  404df0:	orr	w1, w1, #0x2
  404df4:	strb	w1, [x0, #20]
  404df8:	ret
  404dfc:	cmp	x0, #0x0
  404e00:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404e04:	b.eq	404fd4 <ferror@plt+0x3434>  // b.none
  404e08:	mov	x12, #0x2160                	// #8544
  404e0c:	sub	sp, sp, x12
  404e10:	stp	x29, x30, [sp]
  404e14:	mov	x29, sp
  404e18:	stp	x19, x20, [sp, #16]
  404e1c:	stp	x21, x22, [sp, #32]
  404e20:	stp	x23, x24, [sp, #48]
  404e24:	stp	x25, x26, [sp, #64]
  404e28:	mov	x20, x0
  404e2c:	mov	x25, x1
  404e30:	str	wzr, [x1]
  404e34:	bl	401b30 <__errno_location@plt>
  404e38:	mov	x23, x0
  404e3c:	adrp	x24, 405000 <ferror@plt+0x3460>
  404e40:	add	x24, x24, #0xdd8
  404e44:	add	x22, sp, #0x160
  404e48:	adrp	x26, 405000 <ferror@plt+0x3460>
  404e4c:	add	x26, x26, #0xde0
  404e50:	str	wzr, [x23]
  404e54:	ldr	x0, [x20]
  404e58:	bl	401910 <readdir@plt>
  404e5c:	mov	x19, x0
  404e60:	cbz	x0, 404f78 <ferror@plt+0x33d8>
  404e64:	bl	4019e0 <__ctype_b_loc@plt>
  404e68:	ldrb	w1, [x19, #19]
  404e6c:	ldr	x0, [x0]
  404e70:	ldrh	w0, [x0, x1, lsl #1]
  404e74:	tbz	w0, #11, 404e50 <ferror@plt+0x32b0>
  404e78:	ldrb	w0, [x20, #20]
  404e7c:	tbnz	w0, #1, 404f8c <ferror@plt+0x33ec>
  404e80:	ldrb	w0, [x20, #20]
  404e84:	tbz	w0, #0, 404f14 <ferror@plt+0x3374>
  404e88:	add	x3, x19, #0x13
  404e8c:	mov	x2, x24
  404e90:	mov	x1, #0x2000                	// #8192
  404e94:	mov	x0, x22
  404e98:	bl	401810 <snprintf@plt>
  404e9c:	ldr	x0, [x20]
  404ea0:	bl	401aa0 <dirfd@plt>
  404ea4:	mov	w2, #0x80000               	// #524288
  404ea8:	mov	x1, x22
  404eac:	bl	401b10 <openat@plt>
  404eb0:	tbnz	w0, #31, 404e50 <ferror@plt+0x32b0>
  404eb4:	mov	x1, x26
  404eb8:	bl	4018e0 <fdopen@plt>
  404ebc:	mov	x21, x0
  404ec0:	cbz	x0, 404e50 <ferror@plt+0x32b0>
  404ec4:	mov	x2, x0
  404ec8:	mov	w1, #0x2000                	// #8192
  404ecc:	mov	x0, x22
  404ed0:	bl	401b60 <fgets@plt>
  404ed4:	str	x0, [sp, #88]
  404ed8:	mov	x0, x21
  404edc:	bl	401840 <fclose@plt>
  404ee0:	ldr	x0, [sp, #88]
  404ee4:	cbz	x0, 404e50 <ferror@plt+0x32b0>
  404ee8:	add	x2, sp, #0x60
  404eec:	adrp	x1, 405000 <ferror@plt+0x3460>
  404ef0:	add	x1, x1, #0xde8
  404ef4:	mov	x0, x22
  404ef8:	bl	401ae0 <__isoc99_sscanf@plt>
  404efc:	cmp	w0, #0x1
  404f00:	b.ne	404e50 <ferror@plt+0x32b0>  // b.any
  404f04:	ldr	x1, [x20, #8]
  404f08:	add	x0, sp, #0x60
  404f0c:	bl	4019c0 <strcmp@plt>
  404f10:	cbnz	w0, 404e50 <ferror@plt+0x32b0>
  404f14:	str	xzr, [sp, #88]
  404f18:	str	wzr, [x23]
  404f1c:	add	x19, x19, #0x13
  404f20:	mov	w2, #0xa                   	// #10
  404f24:	add	x1, sp, #0x58
  404f28:	mov	x0, x19
  404f2c:	bl	4019f0 <strtol@plt>
  404f30:	str	w0, [x25]
  404f34:	ldr	w0, [x23]
  404f38:	cbnz	w0, 404fc4 <ferror@plt+0x3424>
  404f3c:	ldr	x1, [sp, #88]
  404f40:	cmp	x19, x1
  404f44:	b.eq	404fcc <ferror@plt+0x342c>  // b.none
  404f48:	cbz	x1, 404f58 <ferror@plt+0x33b8>
  404f4c:	ldrsb	w0, [x1]
  404f50:	cmp	w0, #0x0
  404f54:	csetm	w0, ne  // ne = any
  404f58:	ldp	x19, x20, [sp, #16]
  404f5c:	ldp	x21, x22, [sp, #32]
  404f60:	ldp	x23, x24, [sp, #48]
  404f64:	ldp	x25, x26, [sp, #64]
  404f68:	ldp	x29, x30, [sp]
  404f6c:	mov	x12, #0x2160                	// #8544
  404f70:	add	sp, sp, x12
  404f74:	ret
  404f78:	ldr	w1, [x23]
  404f7c:	mov	w0, #0x1                   	// #1
  404f80:	cmp	w1, #0x0
  404f84:	cneg	w0, w0, ne  // ne = any
  404f88:	b	404f58 <ferror@plt+0x33b8>
  404f8c:	ldr	x0, [x20]
  404f90:	bl	401aa0 <dirfd@plt>
  404f94:	mov	w4, #0x0                   	// #0
  404f98:	mov	x3, x22
  404f9c:	add	x2, x19, #0x13
  404fa0:	mov	w1, w0
  404fa4:	mov	w0, #0x0                   	// #0
  404fa8:	bl	401b90 <__fxstatat@plt>
  404fac:	cbnz	w0, 404e50 <ferror@plt+0x32b0>
  404fb0:	ldr	w1, [x20, #16]
  404fb4:	ldr	w0, [sp, #376]
  404fb8:	cmp	w1, w0
  404fbc:	b.eq	404e80 <ferror@plt+0x32e0>  // b.none
  404fc0:	b	404e50 <ferror@plt+0x32b0>
  404fc4:	neg	w0, w0
  404fc8:	b	404f58 <ferror@plt+0x33b8>
  404fcc:	mov	w0, #0xffffffff            	// #-1
  404fd0:	b	404f58 <ferror@plt+0x33b8>
  404fd4:	mov	w0, #0xffffffea            	// #-22
  404fd8:	ret
  404fdc:	nop
  404fe0:	stp	x29, x30, [sp, #-64]!
  404fe4:	mov	x29, sp
  404fe8:	stp	x19, x20, [sp, #16]
  404fec:	adrp	x20, 416000 <ferror@plt+0x14460>
  404ff0:	add	x20, x20, #0xdf0
  404ff4:	stp	x21, x22, [sp, #32]
  404ff8:	adrp	x21, 416000 <ferror@plt+0x14460>
  404ffc:	add	x21, x21, #0xde8
  405000:	sub	x20, x20, x21
  405004:	mov	w22, w0
  405008:	stp	x23, x24, [sp, #48]
  40500c:	mov	x23, x1
  405010:	mov	x24, x2
  405014:	bl	401700 <memcpy@plt-0x40>
  405018:	cmp	xzr, x20, asr #3
  40501c:	b.eq	405048 <ferror@plt+0x34a8>  // b.none
  405020:	asr	x20, x20, #3
  405024:	mov	x19, #0x0                   	// #0
  405028:	ldr	x3, [x21, x19, lsl #3]
  40502c:	mov	x2, x24
  405030:	add	x19, x19, #0x1
  405034:	mov	x1, x23
  405038:	mov	w0, w22
  40503c:	blr	x3
  405040:	cmp	x20, x19
  405044:	b.ne	405028 <ferror@plt+0x3488>  // b.any
  405048:	ldp	x19, x20, [sp, #16]
  40504c:	ldp	x21, x22, [sp, #32]
  405050:	ldp	x23, x24, [sp, #48]
  405054:	ldp	x29, x30, [sp], #64
  405058:	ret
  40505c:	nop
  405060:	ret
  405064:	nop
  405068:	adrp	x2, 417000 <ferror@plt+0x15460>
  40506c:	mov	x1, #0x0                   	// #0
  405070:	ldr	x2, [x2, #576]
  405074:	b	4017f0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405078 <.fini>:
  405078:	stp	x29, x30, [sp, #-16]!
  40507c:	mov	x29, sp
  405080:	ldp	x29, x30, [sp], #16
  405084:	ret
