<stg><name>max_det</name>


<trans_list>

<trans id="211" from="1" to="2">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="2" to="3">
<condition id="38">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="2" to="11">
<condition id="40">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="3" to="4">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="4" to="5">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="5" to="6">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="6" to="7">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="7" to="8">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="8" to="9">
<condition id="48">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="8" to="11">
<condition id="54">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="9" to="10">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="10" to="8">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="26" op_0_bw="64">
<![CDATA[
codeRepl:14  %peaks_V = alloca [12 x i26], align 4

]]></Node>
<StgValue><ssdm name="peaks_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:29  %vsum_1_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vsum_1_V)

]]></Node>
<StgValue><ssdm name="vsum_1_V_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:31  %vlr_1_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vlr_1_V)

]]></Node>
<StgValue><ssdm name="vlr_1_V_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:33  %vbt_1_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vbt_1_V)

]]></Node>
<StgValue><ssdm name="vbt_1_V_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:35  %vsum_2_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vsum_2_V)

]]></Node>
<StgValue><ssdm name="vsum_2_V_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:37  %vlr_2_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vlr_2_V)

]]></Node>
<StgValue><ssdm name="vlr_2_V_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:39  %vbt_2_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vbt_2_V)

]]></Node>
<StgValue><ssdm name="vbt_2_V_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:41  %vsum_3_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vsum_3_V)

]]></Node>
<StgValue><ssdm name="vsum_3_V_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:43  %vlr_3_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vlr_3_V)

]]></Node>
<StgValue><ssdm name="vlr_3_V_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:45  %vbt_3_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vbt_3_V)

]]></Node>
<StgValue><ssdm name="vbt_3_V_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:47  %vsum_4_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vsum_4_V)

]]></Node>
<StgValue><ssdm name="vsum_4_V_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:49  %vlr_4_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vlr_4_V)

]]></Node>
<StgValue><ssdm name="vlr_4_V_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:51  %vbt_4_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vbt_4_V)

]]></Node>
<StgValue><ssdm name="vbt_4_V_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %vsum_1_V), !map !48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %vlr_1_V), !map !52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %vbt_1_V), !map !56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_peaks_V), !map !60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %vsum_2_V), !map !66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %vlr_2_V), !map !70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %vbt_2_V), !map !74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %vsum_3_V), !map !78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %vlr_3_V), !map !82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %vbt_3_V), !map !86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %vsum_4_V), !map !90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %vlr_4_V), !map !94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %vbt_4_V), !map !98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @max_det_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i32* %vbt_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i32* %vlr_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i32* %vsum_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i32* %vbt_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i32* %vlr_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i32* %vsum_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(i32* %vbt_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i32* %vlr_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(i32* %vsum_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i32* %out_peaks_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 9, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i32* %vbt_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:26  call void (...)* @_ssdm_op_SpecInterface(i32* %vlr_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i32* %vsum_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:28  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:29  %vsum_1_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vsum_1_V)

]]></Node>
<StgValue><ssdm name="vsum_1_V_read"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="26" op_0_bw="32">
<![CDATA[
codeRepl:30  %vsum_i_1_V_2 = trunc i32 %vsum_1_V_read to i26

]]></Node>
<StgValue><ssdm name="vsum_i_1_V_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:31  %vlr_1_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vlr_1_V)

]]></Node>
<StgValue><ssdm name="vlr_1_V_read"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="26" op_0_bw="32">
<![CDATA[
codeRepl:32  %vlr_test_1_V = trunc i32 %vlr_1_V_read to i26

]]></Node>
<StgValue><ssdm name="vlr_test_1_V"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:33  %vbt_1_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vbt_1_V)

]]></Node>
<StgValue><ssdm name="vbt_1_V_read"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="26" op_0_bw="32">
<![CDATA[
codeRepl:34  %vbt_test_1_V = trunc i32 %vbt_1_V_read to i26

]]></Node>
<StgValue><ssdm name="vbt_test_1_V"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:35  %vsum_2_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vsum_2_V)

]]></Node>
<StgValue><ssdm name="vsum_2_V_read"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="26" op_0_bw="32">
<![CDATA[
codeRepl:36  %vsum_i_2_V_2 = trunc i32 %vsum_2_V_read to i26

]]></Node>
<StgValue><ssdm name="vsum_i_2_V_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:37  %vlr_2_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vlr_2_V)

]]></Node>
<StgValue><ssdm name="vlr_2_V_read"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="26" op_0_bw="32">
<![CDATA[
codeRepl:38  %vlr_test_2_V = trunc i32 %vlr_2_V_read to i26

]]></Node>
<StgValue><ssdm name="vlr_test_2_V"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:39  %vbt_2_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vbt_2_V)

]]></Node>
<StgValue><ssdm name="vbt_2_V_read"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="26" op_0_bw="32">
<![CDATA[
codeRepl:40  %vbt_test_2_V = trunc i32 %vbt_2_V_read to i26

]]></Node>
<StgValue><ssdm name="vbt_test_2_V"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:41  %vsum_3_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vsum_3_V)

]]></Node>
<StgValue><ssdm name="vsum_3_V_read"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="32">
<![CDATA[
codeRepl:42  %vsum_i_3_V_2 = trunc i32 %vsum_3_V_read to i26

]]></Node>
<StgValue><ssdm name="vsum_i_3_V_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:43  %vlr_3_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vlr_3_V)

]]></Node>
<StgValue><ssdm name="vlr_3_V_read"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="26" op_0_bw="32">
<![CDATA[
codeRepl:44  %vlr_test_3_V = trunc i32 %vlr_3_V_read to i26

]]></Node>
<StgValue><ssdm name="vlr_test_3_V"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:45  %vbt_3_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vbt_3_V)

]]></Node>
<StgValue><ssdm name="vbt_3_V_read"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="26" op_0_bw="32">
<![CDATA[
codeRepl:46  %vbt_test_3_V = trunc i32 %vbt_3_V_read to i26

]]></Node>
<StgValue><ssdm name="vbt_test_3_V"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:47  %vsum_4_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vsum_4_V)

]]></Node>
<StgValue><ssdm name="vsum_4_V_read"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="26" op_0_bw="32">
<![CDATA[
codeRepl:48  %vsum_i_4_V_2 = trunc i32 %vsum_4_V_read to i26

]]></Node>
<StgValue><ssdm name="vsum_i_4_V_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:49  %vlr_4_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vlr_4_V)

]]></Node>
<StgValue><ssdm name="vlr_4_V_read"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="26" op_0_bw="32">
<![CDATA[
codeRepl:50  %vlr_test_4_V = trunc i32 %vlr_4_V_read to i26

]]></Node>
<StgValue><ssdm name="vlr_test_4_V"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:51  %vbt_4_V_read = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %vbt_4_V)

]]></Node>
<StgValue><ssdm name="vbt_4_V_read"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="26" op_0_bw="32">
<![CDATA[
codeRepl:52  %vbt_test_4_V = trunc i32 %vbt_4_V_read to i26

]]></Node>
<StgValue><ssdm name="vbt_test_4_V"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
codeRepl:53  %tmp = icmp sgt i26 %vsum_i_1_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
codeRepl:54  %vsum_i_1_V = sub i26 0, %vsum_i_1_V_2

]]></Node>
<StgValue><ssdm name="vsum_i_1_V"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
codeRepl:55  %vsum_test_1_V_1 = select i1 %tmp, i26 %vsum_i_1_V_2, i26 %vsum_i_1_V

]]></Node>
<StgValue><ssdm name="vsum_test_1_V_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="26" op_0_bw="26">
<![CDATA[
codeRepl:56  %comp_vsum_1_V_load = load i26* @comp_vsum_1_V, align 4

]]></Node>
<StgValue><ssdm name="comp_vsum_1_V_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
codeRepl:57  %tmp_4 = icmp sgt i26 %vsum_test_1_V_1, %comp_vsum_1_V_load

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="26" op_0_bw="26">
<![CDATA[
codeRepl:58  %comp_11_V_load = load i26* @comp_11_V, align 4

]]></Node>
<StgValue><ssdm name="comp_11_V_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="26" op_0_bw="26">
<![CDATA[
codeRepl:59  %comp_21_V_load = load i26* @comp_21_V, align 4

]]></Node>
<StgValue><ssdm name="comp_21_V_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="26" op_0_bw="26">
<![CDATA[
codeRepl:60  %comp_31_V_load = load i26* @comp_31_V, align 4

]]></Node>
<StgValue><ssdm name="comp_31_V_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
codeRepl:61  %vsum_i_1_V_1_comp_s = select i1 %tmp_4, i26 %vsum_i_1_V_2, i26 %comp_11_V_load

]]></Node>
<StgValue><ssdm name="vsum_i_1_V_1_comp_s"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
codeRepl:62  %vlr_test_1_V_comp_s = select i1 %tmp_4, i26 %vlr_test_1_V, i26 %comp_21_V_load

]]></Node>
<StgValue><ssdm name="vlr_test_1_V_comp_s"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
codeRepl:63  %vbt_test_1_V_comp_s = select i1 %tmp_4, i26 %vbt_test_1_V, i26 %comp_31_V_load

]]></Node>
<StgValue><ssdm name="vbt_test_1_V_comp_s"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
codeRepl:64  %tmp_5 = icmp sgt i26 %vsum_i_2_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
codeRepl:65  %vsum_i_2_V = sub i26 0, %vsum_i_2_V_2

]]></Node>
<StgValue><ssdm name="vsum_i_2_V"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
codeRepl:66  %vsum_i_2_V_2_Val2_s = select i1 %tmp_5, i26 %vsum_i_2_V_2, i26 %vsum_i_2_V

]]></Node>
<StgValue><ssdm name="vsum_i_2_V_2_Val2_s"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="26" op_0_bw="26">
<![CDATA[
codeRepl:67  %comp_vsum_2_V_load = load i26* @comp_vsum_2_V, align 4

]]></Node>
<StgValue><ssdm name="comp_vsum_2_V_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
codeRepl:68  %tmp_9 = icmp sgt i26 %vsum_i_2_V_2_Val2_s, %comp_vsum_2_V_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="26" op_0_bw="26">
<![CDATA[
codeRepl:69  %comp_12_V_load = load i26* @comp_12_V, align 4

]]></Node>
<StgValue><ssdm name="comp_12_V_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="26" op_0_bw="26">
<![CDATA[
codeRepl:70  %comp_22_V_load = load i26* @comp_22_V, align 4

]]></Node>
<StgValue><ssdm name="comp_22_V_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="26" op_0_bw="26">
<![CDATA[
codeRepl:71  %comp_32_V_load = load i26* @comp_32_V, align 4

]]></Node>
<StgValue><ssdm name="comp_32_V_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
codeRepl:72  %vsum_i_2_V_1_comp_s = select i1 %tmp_9, i26 %vsum_i_2_V_2, i26 %comp_12_V_load

]]></Node>
<StgValue><ssdm name="vsum_i_2_V_1_comp_s"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
codeRepl:73  %vlr_test_2_V_comp_s = select i1 %tmp_9, i26 %vlr_test_2_V, i26 %comp_22_V_load

]]></Node>
<StgValue><ssdm name="vlr_test_2_V_comp_s"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
codeRepl:74  %vbt_test_2_V_comp_s = select i1 %tmp_9, i26 %vbt_test_2_V, i26 %comp_32_V_load

]]></Node>
<StgValue><ssdm name="vbt_test_2_V_comp_s"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
codeRepl:75  %tmp_s = icmp sgt i26 %vsum_i_3_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
codeRepl:76  %vsum_i_3_V = sub i26 0, %vsum_i_3_V_2

]]></Node>
<StgValue><ssdm name="vsum_i_3_V"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
codeRepl:77  %vsum_i_3_V_2_Val2_s = select i1 %tmp_s, i26 %vsum_i_3_V_2, i26 %vsum_i_3_V

]]></Node>
<StgValue><ssdm name="vsum_i_3_V_2_Val2_s"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="26" op_0_bw="26">
<![CDATA[
codeRepl:78  %comp_vsum_3_V_load = load i26* @comp_vsum_3_V, align 4

]]></Node>
<StgValue><ssdm name="comp_vsum_3_V_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
codeRepl:79  %tmp_1 = icmp sgt i26 %vsum_i_3_V_2_Val2_s, %comp_vsum_3_V_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="26" op_0_bw="26">
<![CDATA[
codeRepl:80  %comp_13_V_load = load i26* @comp_13_V, align 4

]]></Node>
<StgValue><ssdm name="comp_13_V_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="26" op_0_bw="26">
<![CDATA[
codeRepl:81  %comp_23_V_load = load i26* @comp_23_V, align 4

]]></Node>
<StgValue><ssdm name="comp_23_V_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="26" op_0_bw="26">
<![CDATA[
codeRepl:82  %comp_33_V_load = load i26* @comp_33_V, align 4

]]></Node>
<StgValue><ssdm name="comp_33_V_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
codeRepl:83  %vsum_i_3_V_1_comp_s = select i1 %tmp_1, i26 %vsum_i_3_V_2, i26 %comp_13_V_load

]]></Node>
<StgValue><ssdm name="vsum_i_3_V_1_comp_s"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
codeRepl:84  %vlr_test_3_V_comp_s = select i1 %tmp_1, i26 %vlr_test_3_V, i26 %comp_23_V_load

]]></Node>
<StgValue><ssdm name="vlr_test_3_V_comp_s"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
codeRepl:85  %vbt_test_3_V_comp_s = select i1 %tmp_1, i26 %vbt_test_3_V, i26 %comp_33_V_load

]]></Node>
<StgValue><ssdm name="vbt_test_3_V_comp_s"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
codeRepl:86  %tmp_2 = icmp sgt i26 %vsum_i_4_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
codeRepl:87  %vsum_i_4_V = sub i26 0, %vsum_i_4_V_2

]]></Node>
<StgValue><ssdm name="vsum_i_4_V"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
codeRepl:88  %vsum_i_4_V_2_Val2_s = select i1 %tmp_2, i26 %vsum_i_4_V_2, i26 %vsum_i_4_V

]]></Node>
<StgValue><ssdm name="vsum_i_4_V_2_Val2_s"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="26" op_0_bw="26">
<![CDATA[
codeRepl:89  %comp_vsum_4_V_load = load i26* @comp_vsum_4_V, align 4

]]></Node>
<StgValue><ssdm name="comp_vsum_4_V_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
codeRepl:90  %tmp_3 = icmp sgt i26 %vsum_i_4_V_2_Val2_s, %comp_vsum_4_V_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="26" op_0_bw="26">
<![CDATA[
codeRepl:91  %comp_14_V_load = load i26* @comp_14_V, align 4

]]></Node>
<StgValue><ssdm name="comp_14_V_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="26" op_0_bw="26">
<![CDATA[
codeRepl:92  %comp_24_V_load = load i26* @comp_24_V, align 4

]]></Node>
<StgValue><ssdm name="comp_24_V_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="26" op_0_bw="26">
<![CDATA[
codeRepl:93  %comp_34_V_load = load i26* @comp_34_V, align 4

]]></Node>
<StgValue><ssdm name="comp_34_V_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
codeRepl:94  %vsum_i_4_V_1_comp_s = select i1 %tmp_3, i26 %vsum_i_4_V_2, i26 %comp_14_V_load

]]></Node>
<StgValue><ssdm name="vsum_i_4_V_1_comp_s"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
codeRepl:95  %vlr_test_4_V_comp_s = select i1 %tmp_3, i26 %vlr_test_4_V, i26 %comp_24_V_load

]]></Node>
<StgValue><ssdm name="vlr_test_4_V_comp_s"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
codeRepl:96  %vbt_test_4_V_comp_s = select i1 %tmp_3, i26 %vbt_test_4_V, i26 %comp_34_V_load

]]></Node>
<StgValue><ssdm name="vbt_test_4_V_comp_s"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:97  %contador_load = load i32* @contador, align 4

]]></Node>
<StgValue><ssdm name="contador_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:98  %tmp_6 = add nsw i32 1, %contador_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:99  %tmp_7 = icmp eq i32 %tmp_6, 25000

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:100  br i1 %tmp_7, label %0, label %mergeST35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %peaks_V_addr = getelementptr [12 x i26]* %peaks_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="peaks_V_addr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:1  store i26 %vsum_i_1_V_1_comp_s, i26* %peaks_V_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %peaks_V_addr_1 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="peaks_V_addr_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:3  store i26 %vlr_test_1_V_comp_s, i26* %peaks_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %peaks_V_addr_2 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="peaks_V_addr_2"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:5  store i26 %vbt_test_1_V_comp_s, i26* %peaks_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %peaks_V_addr_3 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="peaks_V_addr_3"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:7  store i26 %vsum_i_2_V_1_comp_s, i26* %peaks_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %peaks_V_addr_4 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="peaks_V_addr_4"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:9  store i26 %vlr_test_2_V_comp_s, i26* %peaks_V_addr_4, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %peaks_V_addr_5 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="peaks_V_addr_5"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:11  store i26 %vbt_test_2_V_comp_s, i26* %peaks_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %peaks_V_addr_6 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="peaks_V_addr_6"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:13  store i26 %vsum_i_3_V_1_comp_s, i26* %peaks_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %peaks_V_addr_7 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="peaks_V_addr_7"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:15  store i26 %vlr_test_3_V_comp_s, i26* %peaks_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %peaks_V_addr_8 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="peaks_V_addr_8"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:17  store i26 %vbt_test_3_V_comp_s, i26* %peaks_V_addr_8, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %peaks_V_addr_9 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="peaks_V_addr_9"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:19  store i26 %vsum_i_4_V_1_comp_s, i26* %peaks_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %peaks_V_addr_10 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="peaks_V_addr_10"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:21  store i26 %vlr_test_4_V_comp_s, i26* %peaks_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %peaks_V_addr_11 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="peaks_V_addr_11"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:23  store i26 %vbt_test_4_V_comp_s, i26* %peaks_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond = icmp eq i4 %i, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_1 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %mergeST35.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_8 = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %peaks_V_addr_12 = getelementptr [12 x i26]* %peaks_V, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="peaks_V_addr_12"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="26" op_0_bw="4">
<![CDATA[
:2  %peaks_V_load = load i26* %peaks_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="peaks_V_load"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
mergeST35.loopexit:0  br label %mergeST35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="159" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="26" op_0_bw="4">
<![CDATA[
:2  %peaks_V_load = load i26* %peaks_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="peaks_V_load"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="26">
<![CDATA[
:3  %tmp_10 = sext i26 %peaks_V_load to i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.i32P(i32* %out_peaks_V, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="162" st_id="10" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.i32P(i32* %out_peaks_V, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
mergeST35:0  %comp_vsum_1_V_flag_1 = phi i1 [ %tmp_4, %codeRepl ], [ true, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_vsum_1_V_flag_1"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
mergeST35:1  %comp_vsum_1_V_new_1 = phi i26 [ %vsum_test_1_V_1, %codeRepl ], [ 0, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_vsum_1_V_new_1"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
mergeST35:2  %comp_11_V_new_1 = phi i26 [ %vsum_i_1_V_2, %codeRepl ], [ 0, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_11_V_new_1"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
mergeST35:3  %comp_21_V_new_1 = phi i26 [ %vlr_test_1_V, %codeRepl ], [ 0, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_21_V_new_1"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
mergeST35:4  %comp_31_V_new_1 = phi i26 [ %vbt_test_1_V, %codeRepl ], [ 0, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_31_V_new_1"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
mergeST35:5  %comp_vsum_2_V_flag_1 = phi i1 [ %tmp_9, %codeRepl ], [ true, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_vsum_2_V_flag_1"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
mergeST35:6  %comp_vsum_2_V_new_1 = phi i26 [ %vsum_i_2_V_2_Val2_s, %codeRepl ], [ 0, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_vsum_2_V_new_1"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
mergeST35:7  %comp_12_V_new_1 = phi i26 [ %vsum_i_2_V_2, %codeRepl ], [ 0, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_12_V_new_1"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
mergeST35:8  %comp_22_V_new_1 = phi i26 [ %vlr_test_2_V, %codeRepl ], [ 0, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_22_V_new_1"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
mergeST35:9  %comp_32_V_new_1 = phi i26 [ %vbt_test_2_V, %codeRepl ], [ 0, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_32_V_new_1"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
mergeST35:10  %comp_vsum_3_V_flag_1 = phi i1 [ %tmp_1, %codeRepl ], [ true, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_vsum_3_V_flag_1"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
mergeST35:11  %comp_vsum_3_V_new_1 = phi i26 [ %vsum_i_3_V_2_Val2_s, %codeRepl ], [ 0, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_vsum_3_V_new_1"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
mergeST35:12  %comp_13_V_new_1 = phi i26 [ %vsum_i_3_V_2, %codeRepl ], [ 0, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_13_V_new_1"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
mergeST35:13  %comp_23_V_new_1 = phi i26 [ %vlr_test_3_V, %codeRepl ], [ 0, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_23_V_new_1"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
mergeST35:14  %comp_33_V_new_1 = phi i26 [ %vbt_test_3_V, %codeRepl ], [ 0, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_33_V_new_1"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
mergeST35:15  %comp_vsum_4_V_flag_1 = phi i1 [ %tmp_3, %codeRepl ], [ true, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_vsum_4_V_flag_1"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
mergeST35:16  %comp_vsum_4_V_new_1 = phi i26 [ %vsum_i_4_V_2_Val2_s, %codeRepl ], [ 0, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_vsum_4_V_new_1"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
mergeST35:17  %comp_14_V_new_1 = phi i26 [ %vsum_i_4_V_2, %codeRepl ], [ 0, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_14_V_new_1"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
mergeST35:18  %comp_24_V_new_1 = phi i26 [ %vlr_test_4_V, %codeRepl ], [ 0, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_24_V_new_1"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="26" op_0_bw="26" op_1_bw="0">
<![CDATA[
mergeST35:19  %comp_34_V_new_1 = phi i26 [ %vbt_test_4_V, %codeRepl ], [ 0, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="comp_34_V_new_1"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
mergeST35:20  %contador_new = phi i32 [ %tmp_6, %codeRepl ], [ 0, %mergeST35.loopexit ]

]]></Node>
<StgValue><ssdm name="contador_new"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST35:21  store i32 %contador_new, i32* @contador, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
mergeST35:22  br i1 %comp_vsum_4_V_flag_1, label %mergeST33, label %.loopexit.new28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="comp_vsum_4_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
mergeST33:0  store i26 %comp_34_V_new_1, i26* @comp_34_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="comp_vsum_4_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
mergeST33:1  store i26 %comp_24_V_new_1, i26* @comp_24_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="comp_vsum_4_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
mergeST33:2  store i26 %comp_14_V_new_1, i26* @comp_14_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="comp_vsum_4_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
mergeST33:3  store i26 %comp_vsum_4_V_new_1, i26* @comp_vsum_4_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="comp_vsum_4_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
mergeST33:4  br label %.loopexit.new28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.new28:0  br i1 %comp_vsum_3_V_flag_1, label %mergeST25, label %.loopexit.new20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="comp_vsum_3_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
mergeST25:0  store i26 %comp_33_V_new_1, i26* @comp_33_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="comp_vsum_3_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
mergeST25:1  store i26 %comp_23_V_new_1, i26* @comp_23_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="comp_vsum_3_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
mergeST25:2  store i26 %comp_13_V_new_1, i26* @comp_13_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="comp_vsum_3_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
mergeST25:3  store i26 %comp_vsum_3_V_new_1, i26* @comp_vsum_3_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="comp_vsum_3_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
mergeST25:4  br label %.loopexit.new20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.new20:0  br i1 %comp_vsum_2_V_flag_1, label %mergeST17, label %.loopexit.new12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="comp_vsum_2_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
mergeST17:0  store i26 %comp_32_V_new_1, i26* @comp_32_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="comp_vsum_2_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
mergeST17:1  store i26 %comp_22_V_new_1, i26* @comp_22_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="comp_vsum_2_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
mergeST17:2  store i26 %comp_12_V_new_1, i26* @comp_12_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="comp_vsum_2_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
mergeST17:3  store i26 %comp_vsum_2_V_new_1, i26* @comp_vsum_2_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="comp_vsum_2_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
mergeST17:4  br label %.loopexit.new12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.new12:0  br i1 %comp_vsum_1_V_flag_1, label %mergeST9, label %.loopexit.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="comp_vsum_1_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
mergeST9:0  store i26 %comp_31_V_new_1, i26* @comp_31_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="comp_vsum_1_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
mergeST9:1  store i26 %comp_21_V_new_1, i26* @comp_21_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="comp_vsum_1_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
mergeST9:2  store i26 %comp_11_V_new_1, i26* @comp_11_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="comp_vsum_1_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="26" op_1_bw="26">
<![CDATA[
mergeST9:3  store i26 %comp_vsum_1_V_new_1, i26* @comp_vsum_1_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="comp_vsum_1_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
mergeST9:4  br label %.loopexit.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0">
<![CDATA[
.loopexit.new:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
