# ğŸ‘¨â€ğŸ’» Abdulrahman Elsadiq

**Passionate about Digital IC Design && Machine learning**

ğŸ“ +201221572683 | ğŸ“§ abdelrhmanelsadiq53@gmail.com  
[![WhatsApp](https://img.shields.io/badge/WhatsApp-Contact-25D366?logo=whatsapp&logoColor=white)](https://wa.me/201221572683)  
[![LinkedIn](https://img.shields.io/badge/LinkedIn-Profile-blue?logo=linkedin)](https://linkedin.com/in/elsadiq) 
[![GitHub](https://img.shields.io/badge/GitHub-Profile-black?logo=github)](https://github.com/elsadiq7)


---

## ğŸ“ **Summary**

I am a senior student of Electronics and Communication Engineering, ranked 2nd in my class, with a strong passion for R&D in Digital IC Design. My focus lies in innovating IC chips to solve challenging AI tasks, and I am dedicated to advancing my skills in state-of-the-art technologies.

---

## ğŸ“ **Education**

**B.Sc. Electronics and Communication Engineering**  
*Zagazig University (2020-2025)*  
Grade: **excellent**  
Relevant Courses: Logic Design, Computer Architecture, VLSI, DSP, Digital IC Design, Programming (C, Python, Java).

---

## ğŸ’¼ **Experience**
### ğŸ”¹ Undergraduate Research Assistant â€” **Nile University**  
*May 2024 â€“ Present*  
- Focused on AI accelerators, Verilog for hardware description, and FPGA flow using Vivado.
  
### ğŸ”¹ Digital IC Design Intern â€” **Analog Devices**  
*Dec 2023 â€“ Present*  
- Contributed to digital design for ASIC/FPGA flows.  
- Worked on DSP systems for 5G DFE/low-PHY level systems.  
- Solved complex issues such as DPD, CFR, DDC, and DUC.

### ğŸ”¹ Digital IC Design Intern â€” **ITI (Smart Village)**  
*Jul 2024 â€“ Aug 2024*  
- Designed digital systems using Verilog & VHDL.  
- Experience with Synopsys tools for Digital IC Flow, STA, and DFT.
---

## ğŸš€ **Projects**

### ğŸ–¥ï¸ **Handwritten Digit Classifier on FPGA**  
- Developed a neural network-based handwritten digit classifier.  
- Converted the model into hardware for FPGA implementation.

### ğŸ”§ **Single-Cycle RISC-V Processor with Cache (RTL)**  
- Designed and implemented a single-cycle RISC-V processor with cache memory in Verilog.

### ğŸµ **Music Generation using LSTM**  
- Created a music generation model utilizing LSTM networks to generate sequences.

### ğŸ **Python Script for Verilog Automation**  
- Automated Verilog module generation with Python scripting.

---

## ğŸ›  **Skills**

- **HDL (RTL):** Verilog  
- **FPGA Flow:** Vivado  
- **ASIC Flow:** Synopsys FLOW  
- **VLSI Design:** Cadence  
- **Programming:** Python, C/C++, TCL  
- **Digital Signal Processing:** DPD, CFR, DDC, DUC  
- **Machine Learning:** CNN, RNN, LSTM, Decision Trees, Random Forest

---

## ğŸ“ **Certifications**

- **Digital ASIC Design with Verilog** â€” Dr. Paul Franzon (Feb. 2024)  
- **Machine Learning Specialization** â€” Coursera (Mar. 2024)

---

