// Seed: 188607765
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    output supply1 id_5
);
  supply1 id_7 = -1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input tri id_2,
    input tri1 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output uwire id_6,
    output wand id_7,
    input wire id_8,
    input supply0 id_9,
    input tri id_10,
    input wor id_11,
    input tri0 id_12,
    input uwire id_13,
    input wand id_14,
    input supply1 id_15,
    input wand id_16,
    input uwire id_17,
    input supply1 id_18,
    output wire id_19,
    output logic id_20,
    input wand id_21,
    input tri0 id_22
);
  wire id_24;
  localparam id_25 = -1 == 1;
  always @(negedge id_18) begin : LABEL_0
    id_20 <= id_5;
  end
  module_0 modCall_1 (
      id_18,
      id_6,
      id_3,
      id_19,
      id_22,
      id_0
  );
  timeprecision 1ps;
endmodule
