Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Wed Mar 20 02:45:05 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[5]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[12]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[5]/CK (DFF_X1)                           0.00       0.00 r
  y_reg_in/Q_reg[5]/QN (DFF_X1)                           0.09       0.09 f
  U3040/ZN (NOR2_X1)                                      0.05       0.15 r
  U2538/ZN (NAND2_X1)                                     0.03       0.18 f
  U3175/ZN (INV_X1)                                       0.05       0.23 r
  U3176/ZN (NOR2_X1)                                      0.03       0.26 f
  U3177/ZN (NAND3_X1)                                     0.04       0.29 r
  U1644/ZN (NAND2_X1)                                     0.03       0.32 f
  U1643/ZN (XNOR2_X1)                                     0.06       0.38 f
  U1645/ZN (XNOR2_X1)                                     0.06       0.44 f
  U1502/Z (BUF_X1)                                        0.04       0.48 f
  U3181/ZN (INV_X1)                                       0.02       0.51 r
  U1928/ZN (NAND2_X1)                                     0.03       0.53 f
  U2278/ZN (NAND2_X1)                                     0.04       0.57 r
  U2428/ZN (NAND2_X1)                                     0.03       0.61 f
  U2530/ZN (NAND2_X1)                                     0.04       0.64 r
  U1759/Z (XOR2_X1)                                       0.07       0.72 r
  U2400/ZN (NAND2_X1)                                     0.04       0.75 f
  U2381/ZN (NAND2_X1)                                     0.04       0.79 r
  U2842/ZN (OAI21_X1)                                     0.03       0.82 f
  U1745/ZN (AND2_X1)                                      0.04       0.87 f
  U3918/S (FA_X1)                                         0.13       1.00 f
  add_3871/B[21] (mbeDadda_mult_wRegs_DW01_add_0)         0.00       1.00 f
  add_3871/U524/ZN (NAND2_X1)                             0.04       1.04 r
  add_3871/U633/ZN (OAI21_X1)                             0.03       1.07 f
  add_3871/U660/ZN (AOI21_X1)                             0.05       1.12 r
  add_3871/U677/ZN (OAI21_X1)                             0.05       1.17 f
  add_3871/U481/ZN (AOI21_X2)                             0.10       1.26 r
  add_3871/U687/ZN (OAI21_X1)                             0.04       1.31 f
  add_3871/U635/ZN (XNOR2_X1)                             0.06       1.36 f
  add_3871/SUM[25] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.36 f
  p_reg_out/Q_reg[12]/D (DFF_X1)                          0.01       1.37 f
  data arrival time                                                  1.37

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[12]/CK (DFF_X1)                         0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.48


1
