
eDesignMultimeter2022.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037f4  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003988  08003988  00013988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039c0  080039c0  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  080039c0  080039c0  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080039c0  080039c0  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039c0  080039c0  000139c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080039c4  080039c4  000139c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  080039c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  2000001c  080039e4  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c8  080039e4  000200c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b344  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001829  00000000  00000000  0002b390  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000758  00000000  00000000  0002cbc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000006c0  00000000  00000000  0002d318  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001effa  00000000  00000000  0002d9d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000085a8  00000000  00000000  0004c9d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000bc389  00000000  00000000  00054f7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00111303  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ca0  00000000  00000000  00111380  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000001c 	.word	0x2000001c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08003970 	.word	0x08003970

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000020 	.word	0x20000020
 80001d0:	08003970 	.word	0x08003970

080001d4 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 0 */
uint8_t myTxData[13] = "@,21593698,!\n";
uint8_t myRxData[1];
uint8_t echo_flag = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	6078      	str	r0, [r7, #4]
	echo_flag = 1;
 80001dc:	4b04      	ldr	r3, [pc, #16]	; (80001f0 <HAL_UART_RxCpltCallback+0x1c>)
 80001de:	2201      	movs	r2, #1
 80001e0:	701a      	strb	r2, [r3, #0]
}
 80001e2:	bf00      	nop
 80001e4:	370c      	adds	r7, #12
 80001e6:	46bd      	mov	sp, r7
 80001e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001ec:	4770      	bx	lr
 80001ee:	bf00      	nop
 80001f0:	20000038 	.word	0x20000038

080001f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001f8:	f000 fa10 	bl	800061c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001fc:	f000 f830 	bl	8000260 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000200:	f000 f8bc 	bl	800037c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000204:	f000 f88a 	bl	800031c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit(&huart2, myTxData, 13, 10);
 8000208:	230a      	movs	r3, #10
 800020a:	220d      	movs	r2, #13
 800020c:	4910      	ldr	r1, [pc, #64]	; (8000250 <main+0x5c>)
 800020e:	4811      	ldr	r0, [pc, #68]	; (8000254 <main+0x60>)
 8000210:	f002 f966 	bl	80024e0 <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart2, myRxData, 1);
 8000214:	2201      	movs	r2, #1
 8000216:	4910      	ldr	r1, [pc, #64]	; (8000258 <main+0x64>)
 8000218:	480e      	ldr	r0, [pc, #56]	; (8000254 <main+0x60>)
 800021a:	f002 f9f5 	bl	8002608 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(echo_flag)
 800021e:	4b0f      	ldr	r3, [pc, #60]	; (800025c <main+0x68>)
 8000220:	781b      	ldrb	r3, [r3, #0]
 8000222:	2b00      	cmp	r3, #0
 8000224:	d0fb      	beq.n	800021e <main+0x2a>
	  {
		HAL_UART_Transmit(&huart2, myRxData, 1, 10);
 8000226:	230a      	movs	r3, #10
 8000228:	2201      	movs	r2, #1
 800022a:	490b      	ldr	r1, [pc, #44]	; (8000258 <main+0x64>)
 800022c:	4809      	ldr	r0, [pc, #36]	; (8000254 <main+0x60>)
 800022e:	f002 f957 	bl	80024e0 <HAL_UART_Transmit>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000232:	2120      	movs	r1, #32
 8000234:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000238:	f000 fd80 	bl	8000d3c <HAL_GPIO_TogglePin>
		HAL_UART_Receive_IT(&huart2, myRxData, 1);
 800023c:	2201      	movs	r2, #1
 800023e:	4906      	ldr	r1, [pc, #24]	; (8000258 <main+0x64>)
 8000240:	4804      	ldr	r0, [pc, #16]	; (8000254 <main+0x60>)
 8000242:	f002 f9e1 	bl	8002608 <HAL_UART_Receive_IT>
		echo_flag = 0;
 8000246:	4b05      	ldr	r3, [pc, #20]	; (800025c <main+0x68>)
 8000248:	2200      	movs	r2, #0
 800024a:	701a      	strb	r2, [r3, #0]
	  if(echo_flag)
 800024c:	e7e7      	b.n	800021e <main+0x2a>
 800024e:	bf00      	nop
 8000250:	20000000 	.word	0x20000000
 8000254:	20000040 	.word	0x20000040
 8000258:	2000003c 	.word	0x2000003c
 800025c:	20000038 	.word	0x20000038

08000260 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b0a6      	sub	sp, #152	; 0x98
 8000264:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000266:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800026a:	2228      	movs	r2, #40	; 0x28
 800026c:	2100      	movs	r1, #0
 800026e:	4618      	mov	r0, r3
 8000270:	f003 fb76 	bl	8003960 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000274:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000278:	2200      	movs	r2, #0
 800027a:	601a      	str	r2, [r3, #0]
 800027c:	605a      	str	r2, [r3, #4]
 800027e:	609a      	str	r2, [r3, #8]
 8000280:	60da      	str	r2, [r3, #12]
 8000282:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000284:	1d3b      	adds	r3, r7, #4
 8000286:	2258      	movs	r2, #88	; 0x58
 8000288:	2100      	movs	r1, #0
 800028a:	4618      	mov	r0, r3
 800028c:	f003 fb68 	bl	8003960 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000290:	2302      	movs	r3, #2
 8000292:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000294:	2301      	movs	r3, #1
 8000296:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000298:	2310      	movs	r3, #16
 800029a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800029e:	2302      	movs	r3, #2
 80002a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80002a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002ac:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002b0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002b4:	2300      	movs	r3, #0
 80002b6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ba:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80002be:	4618      	mov	r0, r3
 80002c0:	f000 fd56 	bl	8000d70 <HAL_RCC_OscConfig>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d001      	beq.n	80002ce <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002ca:	f000 f8bd 	bl	8000448 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ce:	230f      	movs	r3, #15
 80002d0:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002d2:	2302      	movs	r3, #2
 80002d4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002d6:	2300      	movs	r3, #0
 80002d8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002de:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002e0:	2300      	movs	r3, #0
 80002e2:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002e4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80002e8:	2102      	movs	r1, #2
 80002ea:	4618      	mov	r0, r3
 80002ec:	f001 fc56 	bl	8001b9c <HAL_RCC_ClockConfig>
 80002f0:	4603      	mov	r3, r0
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d001      	beq.n	80002fa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80002f6:	f000 f8a7 	bl	8000448 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80002fa:	2302      	movs	r3, #2
 80002fc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80002fe:	2300      	movs	r3, #0
 8000300:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	4618      	mov	r0, r3
 8000306:	f001 fe7f 	bl	8002008 <HAL_RCCEx_PeriphCLKConfig>
 800030a:	4603      	mov	r3, r0
 800030c:	2b00      	cmp	r3, #0
 800030e:	d001      	beq.n	8000314 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000310:	f000 f89a 	bl	8000448 <Error_Handler>
  }
}
 8000314:	bf00      	nop
 8000316:	3798      	adds	r7, #152	; 0x98
 8000318:	46bd      	mov	sp, r7
 800031a:	bd80      	pop	{r7, pc}

0800031c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000320:	4b14      	ldr	r3, [pc, #80]	; (8000374 <MX_USART2_UART_Init+0x58>)
 8000322:	4a15      	ldr	r2, [pc, #84]	; (8000378 <MX_USART2_UART_Init+0x5c>)
 8000324:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000326:	4b13      	ldr	r3, [pc, #76]	; (8000374 <MX_USART2_UART_Init+0x58>)
 8000328:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800032c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800032e:	4b11      	ldr	r3, [pc, #68]	; (8000374 <MX_USART2_UART_Init+0x58>)
 8000330:	2200      	movs	r2, #0
 8000332:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000334:	4b0f      	ldr	r3, [pc, #60]	; (8000374 <MX_USART2_UART_Init+0x58>)
 8000336:	2200      	movs	r2, #0
 8000338:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800033a:	4b0e      	ldr	r3, [pc, #56]	; (8000374 <MX_USART2_UART_Init+0x58>)
 800033c:	2200      	movs	r2, #0
 800033e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000340:	4b0c      	ldr	r3, [pc, #48]	; (8000374 <MX_USART2_UART_Init+0x58>)
 8000342:	220c      	movs	r2, #12
 8000344:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000346:	4b0b      	ldr	r3, [pc, #44]	; (8000374 <MX_USART2_UART_Init+0x58>)
 8000348:	2200      	movs	r2, #0
 800034a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800034c:	4b09      	ldr	r3, [pc, #36]	; (8000374 <MX_USART2_UART_Init+0x58>)
 800034e:	2200      	movs	r2, #0
 8000350:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000352:	4b08      	ldr	r3, [pc, #32]	; (8000374 <MX_USART2_UART_Init+0x58>)
 8000354:	2200      	movs	r2, #0
 8000356:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000358:	4b06      	ldr	r3, [pc, #24]	; (8000374 <MX_USART2_UART_Init+0x58>)
 800035a:	2200      	movs	r2, #0
 800035c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800035e:	4805      	ldr	r0, [pc, #20]	; (8000374 <MX_USART2_UART_Init+0x58>)
 8000360:	f002 f870 	bl	8002444 <HAL_UART_Init>
 8000364:	4603      	mov	r3, r0
 8000366:	2b00      	cmp	r3, #0
 8000368:	d001      	beq.n	800036e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800036a:	f000 f86d 	bl	8000448 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800036e:	bf00      	nop
 8000370:	bd80      	pop	{r7, pc}
 8000372:	bf00      	nop
 8000374:	20000040 	.word	0x20000040
 8000378:	40004400 	.word	0x40004400

0800037c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b08a      	sub	sp, #40	; 0x28
 8000380:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000382:	f107 0314 	add.w	r3, r7, #20
 8000386:	2200      	movs	r2, #0
 8000388:	601a      	str	r2, [r3, #0]
 800038a:	605a      	str	r2, [r3, #4]
 800038c:	609a      	str	r2, [r3, #8]
 800038e:	60da      	str	r2, [r3, #12]
 8000390:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000392:	4b2b      	ldr	r3, [pc, #172]	; (8000440 <MX_GPIO_Init+0xc4>)
 8000394:	695b      	ldr	r3, [r3, #20]
 8000396:	4a2a      	ldr	r2, [pc, #168]	; (8000440 <MX_GPIO_Init+0xc4>)
 8000398:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800039c:	6153      	str	r3, [r2, #20]
 800039e:	4b28      	ldr	r3, [pc, #160]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003a0:	695b      	ldr	r3, [r3, #20]
 80003a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80003a6:	613b      	str	r3, [r7, #16]
 80003a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003aa:	4b25      	ldr	r3, [pc, #148]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003ac:	695b      	ldr	r3, [r3, #20]
 80003ae:	4a24      	ldr	r2, [pc, #144]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003b4:	6153      	str	r3, [r2, #20]
 80003b6:	4b22      	ldr	r3, [pc, #136]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003b8:	695b      	ldr	r3, [r3, #20]
 80003ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80003be:	60fb      	str	r3, [r7, #12]
 80003c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003c2:	4b1f      	ldr	r3, [pc, #124]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003c4:	695b      	ldr	r3, [r3, #20]
 80003c6:	4a1e      	ldr	r2, [pc, #120]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003cc:	6153      	str	r3, [r2, #20]
 80003ce:	4b1c      	ldr	r3, [pc, #112]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003d0:	695b      	ldr	r3, [r3, #20]
 80003d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003d6:	60bb      	str	r3, [r7, #8]
 80003d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003da:	4b19      	ldr	r3, [pc, #100]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003dc:	695b      	ldr	r3, [r3, #20]
 80003de:	4a18      	ldr	r2, [pc, #96]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80003e4:	6153      	str	r3, [r2, #20]
 80003e6:	4b16      	ldr	r3, [pc, #88]	; (8000440 <MX_GPIO_Init+0xc4>)
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80003ee:	607b      	str	r3, [r7, #4]
 80003f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80003f2:	2200      	movs	r2, #0
 80003f4:	2120      	movs	r1, #32
 80003f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003fa:	f000 fc87 	bl	8000d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80003fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000402:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000404:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000408:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800040a:	2300      	movs	r3, #0
 800040c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800040e:	f107 0314 	add.w	r3, r7, #20
 8000412:	4619      	mov	r1, r3
 8000414:	480b      	ldr	r0, [pc, #44]	; (8000444 <MX_GPIO_Init+0xc8>)
 8000416:	f000 faef 	bl	80009f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800041a:	2320      	movs	r3, #32
 800041c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800041e:	2301      	movs	r3, #1
 8000420:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000422:	2300      	movs	r3, #0
 8000424:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000426:	2300      	movs	r3, #0
 8000428:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800042a:	f107 0314 	add.w	r3, r7, #20
 800042e:	4619      	mov	r1, r3
 8000430:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000434:	f000 fae0 	bl	80009f8 <HAL_GPIO_Init>

}
 8000438:	bf00      	nop
 800043a:	3728      	adds	r7, #40	; 0x28
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}
 8000440:	40021000 	.word	0x40021000
 8000444:	48000800 	.word	0x48000800

08000448 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000448:	b480      	push	{r7}
 800044a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800044c:	bf00      	nop
 800044e:	46bd      	mov	sp, r7
 8000450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000454:	4770      	bx	lr
	...

08000458 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b082      	sub	sp, #8
 800045c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800045e:	4b0f      	ldr	r3, [pc, #60]	; (800049c <HAL_MspInit+0x44>)
 8000460:	699b      	ldr	r3, [r3, #24]
 8000462:	4a0e      	ldr	r2, [pc, #56]	; (800049c <HAL_MspInit+0x44>)
 8000464:	f043 0301 	orr.w	r3, r3, #1
 8000468:	6193      	str	r3, [r2, #24]
 800046a:	4b0c      	ldr	r3, [pc, #48]	; (800049c <HAL_MspInit+0x44>)
 800046c:	699b      	ldr	r3, [r3, #24]
 800046e:	f003 0301 	and.w	r3, r3, #1
 8000472:	607b      	str	r3, [r7, #4]
 8000474:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000476:	4b09      	ldr	r3, [pc, #36]	; (800049c <HAL_MspInit+0x44>)
 8000478:	69db      	ldr	r3, [r3, #28]
 800047a:	4a08      	ldr	r2, [pc, #32]	; (800049c <HAL_MspInit+0x44>)
 800047c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000480:	61d3      	str	r3, [r2, #28]
 8000482:	4b06      	ldr	r3, [pc, #24]	; (800049c <HAL_MspInit+0x44>)
 8000484:	69db      	ldr	r3, [r3, #28]
 8000486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800048a:	603b      	str	r3, [r7, #0]
 800048c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800048e:	2007      	movs	r0, #7
 8000490:	f000 f9fa 	bl	8000888 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000494:	bf00      	nop
 8000496:	3708      	adds	r7, #8
 8000498:	46bd      	mov	sp, r7
 800049a:	bd80      	pop	{r7, pc}
 800049c:	40021000 	.word	0x40021000

080004a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b08a      	sub	sp, #40	; 0x28
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004a8:	f107 0314 	add.w	r3, r7, #20
 80004ac:	2200      	movs	r2, #0
 80004ae:	601a      	str	r2, [r3, #0]
 80004b0:	605a      	str	r2, [r3, #4]
 80004b2:	609a      	str	r2, [r3, #8]
 80004b4:	60da      	str	r2, [r3, #12]
 80004b6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	4a1b      	ldr	r2, [pc, #108]	; (800052c <HAL_UART_MspInit+0x8c>)
 80004be:	4293      	cmp	r3, r2
 80004c0:	d130      	bne.n	8000524 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80004c2:	4b1b      	ldr	r3, [pc, #108]	; (8000530 <HAL_UART_MspInit+0x90>)
 80004c4:	69db      	ldr	r3, [r3, #28]
 80004c6:	4a1a      	ldr	r2, [pc, #104]	; (8000530 <HAL_UART_MspInit+0x90>)
 80004c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004cc:	61d3      	str	r3, [r2, #28]
 80004ce:	4b18      	ldr	r3, [pc, #96]	; (8000530 <HAL_UART_MspInit+0x90>)
 80004d0:	69db      	ldr	r3, [r3, #28]
 80004d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004d6:	613b      	str	r3, [r7, #16]
 80004d8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004da:	4b15      	ldr	r3, [pc, #84]	; (8000530 <HAL_UART_MspInit+0x90>)
 80004dc:	695b      	ldr	r3, [r3, #20]
 80004de:	4a14      	ldr	r2, [pc, #80]	; (8000530 <HAL_UART_MspInit+0x90>)
 80004e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004e4:	6153      	str	r3, [r2, #20]
 80004e6:	4b12      	ldr	r3, [pc, #72]	; (8000530 <HAL_UART_MspInit+0x90>)
 80004e8:	695b      	ldr	r3, [r3, #20]
 80004ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004ee:	60fb      	str	r3, [r7, #12]
 80004f0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80004f2:	230c      	movs	r3, #12
 80004f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004f6:	2302      	movs	r3, #2
 80004f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fa:	2300      	movs	r3, #0
 80004fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004fe:	2300      	movs	r3, #0
 8000500:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000502:	2307      	movs	r3, #7
 8000504:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000506:	f107 0314 	add.w	r3, r7, #20
 800050a:	4619      	mov	r1, r3
 800050c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000510:	f000 fa72 	bl	80009f8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000514:	2200      	movs	r2, #0
 8000516:	2100      	movs	r1, #0
 8000518:	2026      	movs	r0, #38	; 0x26
 800051a:	f000 f9c0 	bl	800089e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800051e:	2026      	movs	r0, #38	; 0x26
 8000520:	f000 f9d9 	bl	80008d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000524:	bf00      	nop
 8000526:	3728      	adds	r7, #40	; 0x28
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	40004400 	.word	0x40004400
 8000530:	40021000 	.word	0x40021000

08000534 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000538:	bf00      	nop
 800053a:	46bd      	mov	sp, r7
 800053c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000540:	4770      	bx	lr

08000542 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000542:	b480      	push	{r7}
 8000544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000546:	e7fe      	b.n	8000546 <HardFault_Handler+0x4>

08000548 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800054c:	e7fe      	b.n	800054c <MemManage_Handler+0x4>

0800054e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800054e:	b480      	push	{r7}
 8000550:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000552:	e7fe      	b.n	8000552 <BusFault_Handler+0x4>

08000554 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000554:	b480      	push	{r7}
 8000556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000558:	e7fe      	b.n	8000558 <UsageFault_Handler+0x4>

0800055a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800055a:	b480      	push	{r7}
 800055c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800055e:	bf00      	nop
 8000560:	46bd      	mov	sp, r7
 8000562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000566:	4770      	bx	lr

08000568 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800056c:	bf00      	nop
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr

08000576 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000576:	b480      	push	{r7}
 8000578:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800057a:	bf00      	nop
 800057c:	46bd      	mov	sp, r7
 800057e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000582:	4770      	bx	lr

08000584 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000588:	f000 f88e 	bl	80006a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800058c:	bf00      	nop
 800058e:	bd80      	pop	{r7, pc}

08000590 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000594:	4802      	ldr	r0, [pc, #8]	; (80005a0 <USART2_IRQHandler+0x10>)
 8000596:	f002 f885 	bl	80026a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800059a:	bf00      	nop
 800059c:	bd80      	pop	{r7, pc}
 800059e:	bf00      	nop
 80005a0:	20000040 	.word	0x20000040

080005a4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80005a8:	4b06      	ldr	r3, [pc, #24]	; (80005c4 <SystemInit+0x20>)
 80005aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005ae:	4a05      	ldr	r2, [pc, #20]	; (80005c4 <SystemInit+0x20>)
 80005b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005b8:	bf00      	nop
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	e000ed00 	.word	0xe000ed00

080005c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000600 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005cc:	480d      	ldr	r0, [pc, #52]	; (8000604 <LoopForever+0x6>)
  ldr r1, =_edata
 80005ce:	490e      	ldr	r1, [pc, #56]	; (8000608 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005d0:	4a0e      	ldr	r2, [pc, #56]	; (800060c <LoopForever+0xe>)
  movs r3, #0
 80005d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005d4:	e002      	b.n	80005dc <LoopCopyDataInit>

080005d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005da:	3304      	adds	r3, #4

080005dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005e0:	d3f9      	bcc.n	80005d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005e2:	4a0b      	ldr	r2, [pc, #44]	; (8000610 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005e4:	4c0b      	ldr	r4, [pc, #44]	; (8000614 <LoopForever+0x16>)
  movs r3, #0
 80005e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005e8:	e001      	b.n	80005ee <LoopFillZerobss>

080005ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005ec:	3204      	adds	r2, #4

080005ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005f0:	d3fb      	bcc.n	80005ea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80005f2:	f7ff ffd7 	bl	80005a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005f6:	f003 f98f 	bl	8003918 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005fa:	f7ff fdfb 	bl	80001f4 <main>

080005fe <LoopForever>:

LoopForever:
    b LoopForever
 80005fe:	e7fe      	b.n	80005fe <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000600:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000604:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000608:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 800060c:	080039c8 	.word	0x080039c8
  ldr r2, =_sbss
 8000610:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8000614:	200000c8 	.word	0x200000c8

08000618 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000618:	e7fe      	b.n	8000618 <ADC1_2_IRQHandler>
	...

0800061c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000620:	4b08      	ldr	r3, [pc, #32]	; (8000644 <HAL_Init+0x28>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a07      	ldr	r2, [pc, #28]	; (8000644 <HAL_Init+0x28>)
 8000626:	f043 0310 	orr.w	r3, r3, #16
 800062a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800062c:	2003      	movs	r0, #3
 800062e:	f000 f92b 	bl	8000888 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000632:	2000      	movs	r0, #0
 8000634:	f000 f808 	bl	8000648 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000638:	f7ff ff0e 	bl	8000458 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800063c:	2300      	movs	r3, #0
}
 800063e:	4618      	mov	r0, r3
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	40022000 	.word	0x40022000

08000648 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000650:	4b12      	ldr	r3, [pc, #72]	; (800069c <HAL_InitTick+0x54>)
 8000652:	681a      	ldr	r2, [r3, #0]
 8000654:	4b12      	ldr	r3, [pc, #72]	; (80006a0 <HAL_InitTick+0x58>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	4619      	mov	r1, r3
 800065a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800065e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000662:	fbb2 f3f3 	udiv	r3, r2, r3
 8000666:	4618      	mov	r0, r3
 8000668:	f000 f943 	bl	80008f2 <HAL_SYSTICK_Config>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000672:	2301      	movs	r3, #1
 8000674:	e00e      	b.n	8000694 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	2b0f      	cmp	r3, #15
 800067a:	d80a      	bhi.n	8000692 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800067c:	2200      	movs	r2, #0
 800067e:	6879      	ldr	r1, [r7, #4]
 8000680:	f04f 30ff 	mov.w	r0, #4294967295
 8000684:	f000 f90b 	bl	800089e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000688:	4a06      	ldr	r2, [pc, #24]	; (80006a4 <HAL_InitTick+0x5c>)
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800068e:	2300      	movs	r3, #0
 8000690:	e000      	b.n	8000694 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000692:	2301      	movs	r3, #1
}
 8000694:	4618      	mov	r0, r3
 8000696:	3708      	adds	r7, #8
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	20000010 	.word	0x20000010
 80006a0:	20000018 	.word	0x20000018
 80006a4:	20000014 	.word	0x20000014

080006a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006ac:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <HAL_IncTick+0x20>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	461a      	mov	r2, r3
 80006b2:	4b06      	ldr	r3, [pc, #24]	; (80006cc <HAL_IncTick+0x24>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4413      	add	r3, r2
 80006b8:	4a04      	ldr	r2, [pc, #16]	; (80006cc <HAL_IncTick+0x24>)
 80006ba:	6013      	str	r3, [r2, #0]
}
 80006bc:	bf00      	nop
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	20000018 	.word	0x20000018
 80006cc:	200000c4 	.word	0x200000c4

080006d0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0
  return uwTick;  
 80006d4:	4b03      	ldr	r3, [pc, #12]	; (80006e4 <HAL_GetTick+0x14>)
 80006d6:	681b      	ldr	r3, [r3, #0]
}
 80006d8:	4618      	mov	r0, r3
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	200000c4 	.word	0x200000c4

080006e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b085      	sub	sp, #20
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	f003 0307 	and.w	r3, r3, #7
 80006f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006f8:	4b0c      	ldr	r3, [pc, #48]	; (800072c <__NVIC_SetPriorityGrouping+0x44>)
 80006fa:	68db      	ldr	r3, [r3, #12]
 80006fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006fe:	68ba      	ldr	r2, [r7, #8]
 8000700:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000704:	4013      	ands	r3, r2
 8000706:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000710:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000714:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000718:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800071a:	4a04      	ldr	r2, [pc, #16]	; (800072c <__NVIC_SetPriorityGrouping+0x44>)
 800071c:	68bb      	ldr	r3, [r7, #8]
 800071e:	60d3      	str	r3, [r2, #12]
}
 8000720:	bf00      	nop
 8000722:	3714      	adds	r7, #20
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr
 800072c:	e000ed00 	.word	0xe000ed00

08000730 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000734:	4b04      	ldr	r3, [pc, #16]	; (8000748 <__NVIC_GetPriorityGrouping+0x18>)
 8000736:	68db      	ldr	r3, [r3, #12]
 8000738:	0a1b      	lsrs	r3, r3, #8
 800073a:	f003 0307 	and.w	r3, r3, #7
}
 800073e:	4618      	mov	r0, r3
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr
 8000748:	e000ed00 	.word	0xe000ed00

0800074c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800075a:	2b00      	cmp	r3, #0
 800075c:	db0b      	blt.n	8000776 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800075e:	79fb      	ldrb	r3, [r7, #7]
 8000760:	f003 021f 	and.w	r2, r3, #31
 8000764:	4907      	ldr	r1, [pc, #28]	; (8000784 <__NVIC_EnableIRQ+0x38>)
 8000766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800076a:	095b      	lsrs	r3, r3, #5
 800076c:	2001      	movs	r0, #1
 800076e:	fa00 f202 	lsl.w	r2, r0, r2
 8000772:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000776:	bf00      	nop
 8000778:	370c      	adds	r7, #12
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	e000e100 	.word	0xe000e100

08000788 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	6039      	str	r1, [r7, #0]
 8000792:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000798:	2b00      	cmp	r3, #0
 800079a:	db0a      	blt.n	80007b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	b2da      	uxtb	r2, r3
 80007a0:	490c      	ldr	r1, [pc, #48]	; (80007d4 <__NVIC_SetPriority+0x4c>)
 80007a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a6:	0112      	lsls	r2, r2, #4
 80007a8:	b2d2      	uxtb	r2, r2
 80007aa:	440b      	add	r3, r1
 80007ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007b0:	e00a      	b.n	80007c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	b2da      	uxtb	r2, r3
 80007b6:	4908      	ldr	r1, [pc, #32]	; (80007d8 <__NVIC_SetPriority+0x50>)
 80007b8:	79fb      	ldrb	r3, [r7, #7]
 80007ba:	f003 030f 	and.w	r3, r3, #15
 80007be:	3b04      	subs	r3, #4
 80007c0:	0112      	lsls	r2, r2, #4
 80007c2:	b2d2      	uxtb	r2, r2
 80007c4:	440b      	add	r3, r1
 80007c6:	761a      	strb	r2, [r3, #24]
}
 80007c8:	bf00      	nop
 80007ca:	370c      	adds	r7, #12
 80007cc:	46bd      	mov	sp, r7
 80007ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d2:	4770      	bx	lr
 80007d4:	e000e100 	.word	0xe000e100
 80007d8:	e000ed00 	.word	0xe000ed00

080007dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007dc:	b480      	push	{r7}
 80007de:	b089      	sub	sp, #36	; 0x24
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	60f8      	str	r0, [r7, #12]
 80007e4:	60b9      	str	r1, [r7, #8]
 80007e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	f003 0307 	and.w	r3, r3, #7
 80007ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007f0:	69fb      	ldr	r3, [r7, #28]
 80007f2:	f1c3 0307 	rsb	r3, r3, #7
 80007f6:	2b04      	cmp	r3, #4
 80007f8:	bf28      	it	cs
 80007fa:	2304      	movcs	r3, #4
 80007fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007fe:	69fb      	ldr	r3, [r7, #28]
 8000800:	3304      	adds	r3, #4
 8000802:	2b06      	cmp	r3, #6
 8000804:	d902      	bls.n	800080c <NVIC_EncodePriority+0x30>
 8000806:	69fb      	ldr	r3, [r7, #28]
 8000808:	3b03      	subs	r3, #3
 800080a:	e000      	b.n	800080e <NVIC_EncodePriority+0x32>
 800080c:	2300      	movs	r3, #0
 800080e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000810:	f04f 32ff 	mov.w	r2, #4294967295
 8000814:	69bb      	ldr	r3, [r7, #24]
 8000816:	fa02 f303 	lsl.w	r3, r2, r3
 800081a:	43da      	mvns	r2, r3
 800081c:	68bb      	ldr	r3, [r7, #8]
 800081e:	401a      	ands	r2, r3
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000824:	f04f 31ff 	mov.w	r1, #4294967295
 8000828:	697b      	ldr	r3, [r7, #20]
 800082a:	fa01 f303 	lsl.w	r3, r1, r3
 800082e:	43d9      	mvns	r1, r3
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000834:	4313      	orrs	r3, r2
         );
}
 8000836:	4618      	mov	r0, r3
 8000838:	3724      	adds	r7, #36	; 0x24
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
	...

08000844 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	3b01      	subs	r3, #1
 8000850:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000854:	d301      	bcc.n	800085a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000856:	2301      	movs	r3, #1
 8000858:	e00f      	b.n	800087a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800085a:	4a0a      	ldr	r2, [pc, #40]	; (8000884 <SysTick_Config+0x40>)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	3b01      	subs	r3, #1
 8000860:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000862:	210f      	movs	r1, #15
 8000864:	f04f 30ff 	mov.w	r0, #4294967295
 8000868:	f7ff ff8e 	bl	8000788 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800086c:	4b05      	ldr	r3, [pc, #20]	; (8000884 <SysTick_Config+0x40>)
 800086e:	2200      	movs	r2, #0
 8000870:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000872:	4b04      	ldr	r3, [pc, #16]	; (8000884 <SysTick_Config+0x40>)
 8000874:	2207      	movs	r2, #7
 8000876:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000878:	2300      	movs	r3, #0
}
 800087a:	4618      	mov	r0, r3
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	e000e010 	.word	0xe000e010

08000888 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000890:	6878      	ldr	r0, [r7, #4]
 8000892:	f7ff ff29 	bl	80006e8 <__NVIC_SetPriorityGrouping>
}
 8000896:	bf00      	nop
 8000898:	3708      	adds	r7, #8
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}

0800089e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800089e:	b580      	push	{r7, lr}
 80008a0:	b086      	sub	sp, #24
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	4603      	mov	r3, r0
 80008a6:	60b9      	str	r1, [r7, #8]
 80008a8:	607a      	str	r2, [r7, #4]
 80008aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008ac:	2300      	movs	r3, #0
 80008ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008b0:	f7ff ff3e 	bl	8000730 <__NVIC_GetPriorityGrouping>
 80008b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008b6:	687a      	ldr	r2, [r7, #4]
 80008b8:	68b9      	ldr	r1, [r7, #8]
 80008ba:	6978      	ldr	r0, [r7, #20]
 80008bc:	f7ff ff8e 	bl	80007dc <NVIC_EncodePriority>
 80008c0:	4602      	mov	r2, r0
 80008c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008c6:	4611      	mov	r1, r2
 80008c8:	4618      	mov	r0, r3
 80008ca:	f7ff ff5d 	bl	8000788 <__NVIC_SetPriority>
}
 80008ce:	bf00      	nop
 80008d0:	3718      	adds	r7, #24
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}

080008d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008d6:	b580      	push	{r7, lr}
 80008d8:	b082      	sub	sp, #8
 80008da:	af00      	add	r7, sp, #0
 80008dc:	4603      	mov	r3, r0
 80008de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff ff31 	bl	800074c <__NVIC_EnableIRQ>
}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}

080008f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008f2:	b580      	push	{r7, lr}
 80008f4:	b082      	sub	sp, #8
 80008f6:	af00      	add	r7, sp, #0
 80008f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008fa:	6878      	ldr	r0, [r7, #4]
 80008fc:	f7ff ffa2 	bl	8000844 <SysTick_Config>
 8000900:	4603      	mov	r3, r0
}
 8000902:	4618      	mov	r0, r3
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}

0800090a <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800090a:	b480      	push	{r7}
 800090c:	b083      	sub	sp, #12
 800090e:	af00      	add	r7, sp, #0
 8000910:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000918:	2b02      	cmp	r3, #2
 800091a:	d008      	beq.n	800092e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	2204      	movs	r2, #4
 8000920:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	2200      	movs	r2, #0
 8000926:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800092a:	2301      	movs	r3, #1
 800092c:	e020      	b.n	8000970 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	681a      	ldr	r2, [r3, #0]
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	f022 020e 	bic.w	r2, r2, #14
 800093c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	681a      	ldr	r2, [r3, #0]
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	f022 0201 	bic.w	r2, r2, #1
 800094c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000956:	2101      	movs	r1, #1
 8000958:	fa01 f202 	lsl.w	r2, r1, r2
 800095c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	2201      	movs	r2, #1
 8000962:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	2200      	movs	r2, #0
 800096a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800096e:	2300      	movs	r3, #0
}
 8000970:	4618      	mov	r0, r3
 8000972:	370c      	adds	r7, #12
 8000974:	46bd      	mov	sp, r7
 8000976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097a:	4770      	bx	lr

0800097c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800097c:	b580      	push	{r7, lr}
 800097e:	b084      	sub	sp, #16
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000984:	2300      	movs	r3, #0
 8000986:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800098e:	2b02      	cmp	r3, #2
 8000990:	d005      	beq.n	800099e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	2204      	movs	r2, #4
 8000996:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000998:	2301      	movs	r3, #1
 800099a:	73fb      	strb	r3, [r7, #15]
 800099c:	e027      	b.n	80009ee <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	681a      	ldr	r2, [r3, #0]
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	f022 020e 	bic.w	r2, r2, #14
 80009ac:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	681a      	ldr	r2, [r3, #0]
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	f022 0201 	bic.w	r2, r2, #1
 80009bc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80009c6:	2101      	movs	r1, #1
 80009c8:	fa01 f202 	lsl.w	r2, r1, r2
 80009cc:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	2201      	movs	r2, #1
 80009d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	2200      	movs	r2, #0
 80009da:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d003      	beq.n	80009ee <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009ea:	6878      	ldr	r0, [r7, #4]
 80009ec:	4798      	blx	r3
    } 
  }
  return status;
 80009ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	3710      	adds	r7, #16
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}

080009f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b087      	sub	sp, #28
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
 8000a00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a02:	2300      	movs	r3, #0
 8000a04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a06:	e160      	b.n	8000cca <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	681a      	ldr	r2, [r3, #0]
 8000a0c:	2101      	movs	r1, #1
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	fa01 f303 	lsl.w	r3, r1, r3
 8000a14:	4013      	ands	r3, r2
 8000a16:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	f000 8152 	beq.w	8000cc4 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	f003 0303 	and.w	r3, r3, #3
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d005      	beq.n	8000a38 <HAL_GPIO_Init+0x40>
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	f003 0303 	and.w	r3, r3, #3
 8000a34:	2b02      	cmp	r3, #2
 8000a36:	d130      	bne.n	8000a9a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	689b      	ldr	r3, [r3, #8]
 8000a3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	005b      	lsls	r3, r3, #1
 8000a42:	2203      	movs	r2, #3
 8000a44:	fa02 f303 	lsl.w	r3, r2, r3
 8000a48:	43db      	mvns	r3, r3
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	68da      	ldr	r2, [r3, #12]
 8000a54:	697b      	ldr	r3, [r7, #20]
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	fa02 f303 	lsl.w	r3, r2, r3
 8000a5c:	693a      	ldr	r2, [r7, #16]
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	693a      	ldr	r2, [r7, #16]
 8000a66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a6e:	2201      	movs	r2, #1
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	fa02 f303 	lsl.w	r3, r2, r3
 8000a76:	43db      	mvns	r3, r3
 8000a78:	693a      	ldr	r2, [r7, #16]
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	685b      	ldr	r3, [r3, #4]
 8000a82:	091b      	lsrs	r3, r3, #4
 8000a84:	f003 0201 	and.w	r2, r3, #1
 8000a88:	697b      	ldr	r3, [r7, #20]
 8000a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8e:	693a      	ldr	r2, [r7, #16]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	f003 0303 	and.w	r3, r3, #3
 8000aa2:	2b03      	cmp	r3, #3
 8000aa4:	d017      	beq.n	8000ad6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	68db      	ldr	r3, [r3, #12]
 8000aaa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	005b      	lsls	r3, r3, #1
 8000ab0:	2203      	movs	r2, #3
 8000ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab6:	43db      	mvns	r3, r3
 8000ab8:	693a      	ldr	r2, [r7, #16]
 8000aba:	4013      	ands	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	689a      	ldr	r2, [r3, #8]
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	005b      	lsls	r3, r3, #1
 8000ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8000aca:	693a      	ldr	r2, [r7, #16]
 8000acc:	4313      	orrs	r3, r2
 8000ace:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	685b      	ldr	r3, [r3, #4]
 8000ada:	f003 0303 	and.w	r3, r3, #3
 8000ade:	2b02      	cmp	r3, #2
 8000ae0:	d123      	bne.n	8000b2a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	08da      	lsrs	r2, r3, #3
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	3208      	adds	r2, #8
 8000aea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000aee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	f003 0307 	and.w	r3, r3, #7
 8000af6:	009b      	lsls	r3, r3, #2
 8000af8:	220f      	movs	r2, #15
 8000afa:	fa02 f303 	lsl.w	r3, r2, r3
 8000afe:	43db      	mvns	r3, r3
 8000b00:	693a      	ldr	r2, [r7, #16]
 8000b02:	4013      	ands	r3, r2
 8000b04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	691a      	ldr	r2, [r3, #16]
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	f003 0307 	and.w	r3, r3, #7
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	fa02 f303 	lsl.w	r3, r2, r3
 8000b16:	693a      	ldr	r2, [r7, #16]
 8000b18:	4313      	orrs	r3, r2
 8000b1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	08da      	lsrs	r2, r3, #3
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	3208      	adds	r2, #8
 8000b24:	6939      	ldr	r1, [r7, #16]
 8000b26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	005b      	lsls	r3, r3, #1
 8000b34:	2203      	movs	r2, #3
 8000b36:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3a:	43db      	mvns	r3, r3
 8000b3c:	693a      	ldr	r2, [r7, #16]
 8000b3e:	4013      	ands	r3, r2
 8000b40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	f003 0203 	and.w	r2, r3, #3
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	005b      	lsls	r3, r3, #1
 8000b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b52:	693a      	ldr	r2, [r7, #16]
 8000b54:	4313      	orrs	r3, r2
 8000b56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	693a      	ldr	r2, [r7, #16]
 8000b5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	f000 80ac 	beq.w	8000cc4 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6c:	4b5e      	ldr	r3, [pc, #376]	; (8000ce8 <HAL_GPIO_Init+0x2f0>)
 8000b6e:	699b      	ldr	r3, [r3, #24]
 8000b70:	4a5d      	ldr	r2, [pc, #372]	; (8000ce8 <HAL_GPIO_Init+0x2f0>)
 8000b72:	f043 0301 	orr.w	r3, r3, #1
 8000b76:	6193      	str	r3, [r2, #24]
 8000b78:	4b5b      	ldr	r3, [pc, #364]	; (8000ce8 <HAL_GPIO_Init+0x2f0>)
 8000b7a:	699b      	ldr	r3, [r3, #24]
 8000b7c:	f003 0301 	and.w	r3, r3, #1
 8000b80:	60bb      	str	r3, [r7, #8]
 8000b82:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b84:	4a59      	ldr	r2, [pc, #356]	; (8000cec <HAL_GPIO_Init+0x2f4>)
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	089b      	lsrs	r3, r3, #2
 8000b8a:	3302      	adds	r3, #2
 8000b8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b90:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b92:	697b      	ldr	r3, [r7, #20]
 8000b94:	f003 0303 	and.w	r3, r3, #3
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	220f      	movs	r2, #15
 8000b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba0:	43db      	mvns	r3, r3
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000bae:	d025      	beq.n	8000bfc <HAL_GPIO_Init+0x204>
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	4a4f      	ldr	r2, [pc, #316]	; (8000cf0 <HAL_GPIO_Init+0x2f8>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d01f      	beq.n	8000bf8 <HAL_GPIO_Init+0x200>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	4a4e      	ldr	r2, [pc, #312]	; (8000cf4 <HAL_GPIO_Init+0x2fc>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d019      	beq.n	8000bf4 <HAL_GPIO_Init+0x1fc>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4a4d      	ldr	r2, [pc, #308]	; (8000cf8 <HAL_GPIO_Init+0x300>)
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d013      	beq.n	8000bf0 <HAL_GPIO_Init+0x1f8>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	4a4c      	ldr	r2, [pc, #304]	; (8000cfc <HAL_GPIO_Init+0x304>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d00d      	beq.n	8000bec <HAL_GPIO_Init+0x1f4>
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	4a4b      	ldr	r2, [pc, #300]	; (8000d00 <HAL_GPIO_Init+0x308>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d007      	beq.n	8000be8 <HAL_GPIO_Init+0x1f0>
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	4a4a      	ldr	r2, [pc, #296]	; (8000d04 <HAL_GPIO_Init+0x30c>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d101      	bne.n	8000be4 <HAL_GPIO_Init+0x1ec>
 8000be0:	2306      	movs	r3, #6
 8000be2:	e00c      	b.n	8000bfe <HAL_GPIO_Init+0x206>
 8000be4:	2307      	movs	r3, #7
 8000be6:	e00a      	b.n	8000bfe <HAL_GPIO_Init+0x206>
 8000be8:	2305      	movs	r3, #5
 8000bea:	e008      	b.n	8000bfe <HAL_GPIO_Init+0x206>
 8000bec:	2304      	movs	r3, #4
 8000bee:	e006      	b.n	8000bfe <HAL_GPIO_Init+0x206>
 8000bf0:	2303      	movs	r3, #3
 8000bf2:	e004      	b.n	8000bfe <HAL_GPIO_Init+0x206>
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	e002      	b.n	8000bfe <HAL_GPIO_Init+0x206>
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	e000      	b.n	8000bfe <HAL_GPIO_Init+0x206>
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	697a      	ldr	r2, [r7, #20]
 8000c00:	f002 0203 	and.w	r2, r2, #3
 8000c04:	0092      	lsls	r2, r2, #2
 8000c06:	4093      	lsls	r3, r2
 8000c08:	693a      	ldr	r2, [r7, #16]
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c0e:	4937      	ldr	r1, [pc, #220]	; (8000cec <HAL_GPIO_Init+0x2f4>)
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	089b      	lsrs	r3, r3, #2
 8000c14:	3302      	adds	r3, #2
 8000c16:	693a      	ldr	r2, [r7, #16]
 8000c18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c1c:	4b3a      	ldr	r3, [pc, #232]	; (8000d08 <HAL_GPIO_Init+0x310>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	43db      	mvns	r3, r3
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	4013      	ands	r3, r2
 8000c2a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d003      	beq.n	8000c40 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000c38:	693a      	ldr	r2, [r7, #16]
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c40:	4a31      	ldr	r2, [pc, #196]	; (8000d08 <HAL_GPIO_Init+0x310>)
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000c46:	4b30      	ldr	r3, [pc, #192]	; (8000d08 <HAL_GPIO_Init+0x310>)
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	43db      	mvns	r3, r3
 8000c50:	693a      	ldr	r2, [r7, #16]
 8000c52:	4013      	ands	r3, r2
 8000c54:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d003      	beq.n	8000c6a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000c62:	693a      	ldr	r2, [r7, #16]
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	4313      	orrs	r3, r2
 8000c68:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c6a:	4a27      	ldr	r2, [pc, #156]	; (8000d08 <HAL_GPIO_Init+0x310>)
 8000c6c:	693b      	ldr	r3, [r7, #16]
 8000c6e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c70:	4b25      	ldr	r3, [pc, #148]	; (8000d08 <HAL_GPIO_Init+0x310>)
 8000c72:	689b      	ldr	r3, [r3, #8]
 8000c74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	43db      	mvns	r3, r3
 8000c7a:	693a      	ldr	r2, [r7, #16]
 8000c7c:	4013      	ands	r3, r2
 8000c7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d003      	beq.n	8000c94 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000c8c:	693a      	ldr	r2, [r7, #16]
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	4313      	orrs	r3, r2
 8000c92:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c94:	4a1c      	ldr	r2, [pc, #112]	; (8000d08 <HAL_GPIO_Init+0x310>)
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c9a:	4b1b      	ldr	r3, [pc, #108]	; (8000d08 <HAL_GPIO_Init+0x310>)
 8000c9c:	68db      	ldr	r3, [r3, #12]
 8000c9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	43db      	mvns	r3, r3
 8000ca4:	693a      	ldr	r2, [r7, #16]
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d003      	beq.n	8000cbe <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000cbe:	4a12      	ldr	r2, [pc, #72]	; (8000d08 <HAL_GPIO_Init+0x310>)
 8000cc0:	693b      	ldr	r3, [r7, #16]
 8000cc2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	fa22 f303 	lsr.w	r3, r2, r3
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	f47f ae97 	bne.w	8000a08 <HAL_GPIO_Init+0x10>
  }
}
 8000cda:	bf00      	nop
 8000cdc:	371c      	adds	r7, #28
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	40021000 	.word	0x40021000
 8000cec:	40010000 	.word	0x40010000
 8000cf0:	48000400 	.word	0x48000400
 8000cf4:	48000800 	.word	0x48000800
 8000cf8:	48000c00 	.word	0x48000c00
 8000cfc:	48001000 	.word	0x48001000
 8000d00:	48001400 	.word	0x48001400
 8000d04:	48001800 	.word	0x48001800
 8000d08:	40010400 	.word	0x40010400

08000d0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
 8000d14:	460b      	mov	r3, r1
 8000d16:	807b      	strh	r3, [r7, #2]
 8000d18:	4613      	mov	r3, r2
 8000d1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d1c:	787b      	ldrb	r3, [r7, #1]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d003      	beq.n	8000d2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d22:	887a      	ldrh	r2, [r7, #2]
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d28:	e002      	b.n	8000d30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d2a:	887a      	ldrh	r2, [r7, #2]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d30:	bf00      	nop
 8000d32:	370c      	adds	r7, #12
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr

08000d3c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b085      	sub	sp, #20
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	460b      	mov	r3, r1
 8000d46:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	695b      	ldr	r3, [r3, #20]
 8000d4c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000d4e:	887a      	ldrh	r2, [r7, #2]
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	4013      	ands	r3, r2
 8000d54:	041a      	lsls	r2, r3, #16
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	43d9      	mvns	r1, r3
 8000d5a:	887b      	ldrh	r3, [r7, #2]
 8000d5c:	400b      	ands	r3, r1
 8000d5e:	431a      	orrs	r2, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	619a      	str	r2, [r3, #24]
}
 8000d64:	bf00      	nop
 8000d66:	3714      	adds	r7, #20
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr

08000d70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	1d3b      	adds	r3, r7, #4
 8000d7a:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d7c:	1d3b      	adds	r3, r7, #4
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d102      	bne.n	8000d8a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000d84:	2301      	movs	r3, #1
 8000d86:	f000 bf01 	b.w	8001b8c <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d8a:	1d3b      	adds	r3, r7, #4
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f003 0301 	and.w	r3, r3, #1
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	f000 8160 	beq.w	800105a <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d9a:	4bae      	ldr	r3, [pc, #696]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	f003 030c 	and.w	r3, r3, #12
 8000da2:	2b04      	cmp	r3, #4
 8000da4:	d00c      	beq.n	8000dc0 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000da6:	4bab      	ldr	r3, [pc, #684]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	f003 030c 	and.w	r3, r3, #12
 8000dae:	2b08      	cmp	r3, #8
 8000db0:	d159      	bne.n	8000e66 <HAL_RCC_OscConfig+0xf6>
 8000db2:	4ba8      	ldr	r3, [pc, #672]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000dba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000dbe:	d152      	bne.n	8000e66 <HAL_RCC_OscConfig+0xf6>
 8000dc0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dc4:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dc8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000dcc:	fa93 f3a3 	rbit	r3, r3
 8000dd0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000dd4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dd8:	fab3 f383 	clz	r3, r3
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	095b      	lsrs	r3, r3, #5
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	f043 0301 	orr.w	r3, r3, #1
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d102      	bne.n	8000df2 <HAL_RCC_OscConfig+0x82>
 8000dec:	4b99      	ldr	r3, [pc, #612]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	e015      	b.n	8000e1e <HAL_RCC_OscConfig+0xae>
 8000df2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000df6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dfa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000dfe:	fa93 f3a3 	rbit	r3, r3
 8000e02:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000e06:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e0a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000e0e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000e12:	fa93 f3a3 	rbit	r3, r3
 8000e16:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000e1a:	4b8e      	ldr	r3, [pc, #568]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e1e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e22:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000e26:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000e2a:	fa92 f2a2 	rbit	r2, r2
 8000e2e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8000e32:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000e36:	fab2 f282 	clz	r2, r2
 8000e3a:	b2d2      	uxtb	r2, r2
 8000e3c:	f042 0220 	orr.w	r2, r2, #32
 8000e40:	b2d2      	uxtb	r2, r2
 8000e42:	f002 021f 	and.w	r2, r2, #31
 8000e46:	2101      	movs	r1, #1
 8000e48:	fa01 f202 	lsl.w	r2, r1, r2
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f000 8102 	beq.w	8001058 <HAL_RCC_OscConfig+0x2e8>
 8000e54:	1d3b      	adds	r3, r7, #4
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	f040 80fc 	bne.w	8001058 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8000e60:	2301      	movs	r3, #1
 8000e62:	f000 be93 	b.w	8001b8c <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e66:	1d3b      	adds	r3, r7, #4
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e70:	d106      	bne.n	8000e80 <HAL_RCC_OscConfig+0x110>
 8000e72:	4b78      	ldr	r3, [pc, #480]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4a77      	ldr	r2, [pc, #476]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000e78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e7c:	6013      	str	r3, [r2, #0]
 8000e7e:	e030      	b.n	8000ee2 <HAL_RCC_OscConfig+0x172>
 8000e80:	1d3b      	adds	r3, r7, #4
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d10c      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x134>
 8000e8a:	4b72      	ldr	r3, [pc, #456]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a71      	ldr	r2, [pc, #452]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000e90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e94:	6013      	str	r3, [r2, #0]
 8000e96:	4b6f      	ldr	r3, [pc, #444]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a6e      	ldr	r2, [pc, #440]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000e9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ea0:	6013      	str	r3, [r2, #0]
 8000ea2:	e01e      	b.n	8000ee2 <HAL_RCC_OscConfig+0x172>
 8000ea4:	1d3b      	adds	r3, r7, #4
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000eae:	d10c      	bne.n	8000eca <HAL_RCC_OscConfig+0x15a>
 8000eb0:	4b68      	ldr	r3, [pc, #416]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a67      	ldr	r2, [pc, #412]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000eb6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000eba:	6013      	str	r3, [r2, #0]
 8000ebc:	4b65      	ldr	r3, [pc, #404]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a64      	ldr	r2, [pc, #400]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000ec2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ec6:	6013      	str	r3, [r2, #0]
 8000ec8:	e00b      	b.n	8000ee2 <HAL_RCC_OscConfig+0x172>
 8000eca:	4b62      	ldr	r3, [pc, #392]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a61      	ldr	r2, [pc, #388]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000ed0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ed4:	6013      	str	r3, [r2, #0]
 8000ed6:	4b5f      	ldr	r3, [pc, #380]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a5e      	ldr	r2, [pc, #376]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000edc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ee0:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ee2:	1d3b      	adds	r3, r7, #4
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d059      	beq.n	8000fa0 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eec:	f7ff fbf0 	bl	80006d0 <HAL_GetTick>
 8000ef0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ef4:	e00a      	b.n	8000f0c <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ef6:	f7ff fbeb 	bl	80006d0 <HAL_GetTick>
 8000efa:	4602      	mov	r2, r0
 8000efc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	2b64      	cmp	r3, #100	; 0x64
 8000f04:	d902      	bls.n	8000f0c <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8000f06:	2303      	movs	r3, #3
 8000f08:	f000 be40 	b.w	8001b8c <HAL_RCC_OscConfig+0xe1c>
 8000f0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f10:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f14:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000f18:	fa93 f3a3 	rbit	r3, r3
 8000f1c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8000f20:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f24:	fab3 f383 	clz	r3, r3
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	095b      	lsrs	r3, r3, #5
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	f043 0301 	orr.w	r3, r3, #1
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d102      	bne.n	8000f3e <HAL_RCC_OscConfig+0x1ce>
 8000f38:	4b46      	ldr	r3, [pc, #280]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	e015      	b.n	8000f6a <HAL_RCC_OscConfig+0x1fa>
 8000f3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f42:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f46:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000f4a:	fa93 f3a3 	rbit	r3, r3
 8000f4e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000f52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f56:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000f5a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000f5e:	fa93 f3a3 	rbit	r3, r3
 8000f62:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000f66:	4b3b      	ldr	r3, [pc, #236]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f6a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f6e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000f72:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000f76:	fa92 f2a2 	rbit	r2, r2
 8000f7a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8000f7e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000f82:	fab2 f282 	clz	r2, r2
 8000f86:	b2d2      	uxtb	r2, r2
 8000f88:	f042 0220 	orr.w	r2, r2, #32
 8000f8c:	b2d2      	uxtb	r2, r2
 8000f8e:	f002 021f 	and.w	r2, r2, #31
 8000f92:	2101      	movs	r1, #1
 8000f94:	fa01 f202 	lsl.w	r2, r1, r2
 8000f98:	4013      	ands	r3, r2
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d0ab      	beq.n	8000ef6 <HAL_RCC_OscConfig+0x186>
 8000f9e:	e05c      	b.n	800105a <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fa0:	f7ff fb96 	bl	80006d0 <HAL_GetTick>
 8000fa4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fa8:	e00a      	b.n	8000fc0 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000faa:	f7ff fb91 	bl	80006d0 <HAL_GetTick>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	2b64      	cmp	r3, #100	; 0x64
 8000fb8:	d902      	bls.n	8000fc0 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	f000 bde6 	b.w	8001b8c <HAL_RCC_OscConfig+0xe1c>
 8000fc0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fc4:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fc8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000fcc:	fa93 f3a3 	rbit	r3, r3
 8000fd0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8000fd4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fd8:	fab3 f383 	clz	r3, r3
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	095b      	lsrs	r3, r3, #5
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	f043 0301 	orr.w	r3, r3, #1
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d102      	bne.n	8000ff2 <HAL_RCC_OscConfig+0x282>
 8000fec:	4b19      	ldr	r3, [pc, #100]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	e015      	b.n	800101e <HAL_RCC_OscConfig+0x2ae>
 8000ff2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ff6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ffa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000ffe:	fa93 f3a3 	rbit	r3, r3
 8001002:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001006:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800100a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800100e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001012:	fa93 f3a3 	rbit	r3, r3
 8001016:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800101a:	4b0e      	ldr	r3, [pc, #56]	; (8001054 <HAL_RCC_OscConfig+0x2e4>)
 800101c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800101e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001022:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001026:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800102a:	fa92 f2a2 	rbit	r2, r2
 800102e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8001032:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001036:	fab2 f282 	clz	r2, r2
 800103a:	b2d2      	uxtb	r2, r2
 800103c:	f042 0220 	orr.w	r2, r2, #32
 8001040:	b2d2      	uxtb	r2, r2
 8001042:	f002 021f 	and.w	r2, r2, #31
 8001046:	2101      	movs	r1, #1
 8001048:	fa01 f202 	lsl.w	r2, r1, r2
 800104c:	4013      	ands	r3, r2
 800104e:	2b00      	cmp	r3, #0
 8001050:	d1ab      	bne.n	8000faa <HAL_RCC_OscConfig+0x23a>
 8001052:	e002      	b.n	800105a <HAL_RCC_OscConfig+0x2ea>
 8001054:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001058:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f003 0302 	and.w	r3, r3, #2
 8001064:	2b00      	cmp	r3, #0
 8001066:	f000 8170 	beq.w	800134a <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800106a:	4bd0      	ldr	r3, [pc, #832]	; (80013ac <HAL_RCC_OscConfig+0x63c>)
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	f003 030c 	and.w	r3, r3, #12
 8001072:	2b00      	cmp	r3, #0
 8001074:	d00c      	beq.n	8001090 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001076:	4bcd      	ldr	r3, [pc, #820]	; (80013ac <HAL_RCC_OscConfig+0x63c>)
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f003 030c 	and.w	r3, r3, #12
 800107e:	2b08      	cmp	r3, #8
 8001080:	d16d      	bne.n	800115e <HAL_RCC_OscConfig+0x3ee>
 8001082:	4bca      	ldr	r3, [pc, #808]	; (80013ac <HAL_RCC_OscConfig+0x63c>)
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800108a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800108e:	d166      	bne.n	800115e <HAL_RCC_OscConfig+0x3ee>
 8001090:	2302      	movs	r3, #2
 8001092:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001096:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800109a:	fa93 f3a3 	rbit	r3, r3
 800109e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 80010a2:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010a6:	fab3 f383 	clz	r3, r3
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	095b      	lsrs	r3, r3, #5
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	f043 0301 	orr.w	r3, r3, #1
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d102      	bne.n	80010c0 <HAL_RCC_OscConfig+0x350>
 80010ba:	4bbc      	ldr	r3, [pc, #752]	; (80013ac <HAL_RCC_OscConfig+0x63c>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	e013      	b.n	80010e8 <HAL_RCC_OscConfig+0x378>
 80010c0:	2302      	movs	r3, #2
 80010c2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010c6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80010ca:	fa93 f3a3 	rbit	r3, r3
 80010ce:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80010d2:	2302      	movs	r3, #2
 80010d4:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80010d8:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80010dc:	fa93 f3a3 	rbit	r3, r3
 80010e0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80010e4:	4bb1      	ldr	r3, [pc, #708]	; (80013ac <HAL_RCC_OscConfig+0x63c>)
 80010e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e8:	2202      	movs	r2, #2
 80010ea:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80010ee:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80010f2:	fa92 f2a2 	rbit	r2, r2
 80010f6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80010fa:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80010fe:	fab2 f282 	clz	r2, r2
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	f042 0220 	orr.w	r2, r2, #32
 8001108:	b2d2      	uxtb	r2, r2
 800110a:	f002 021f 	and.w	r2, r2, #31
 800110e:	2101      	movs	r1, #1
 8001110:	fa01 f202 	lsl.w	r2, r1, r2
 8001114:	4013      	ands	r3, r2
 8001116:	2b00      	cmp	r3, #0
 8001118:	d007      	beq.n	800112a <HAL_RCC_OscConfig+0x3ba>
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	2b01      	cmp	r3, #1
 8001122:	d002      	beq.n	800112a <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001124:	2301      	movs	r3, #1
 8001126:	f000 bd31 	b.w	8001b8c <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800112a:	4ba0      	ldr	r3, [pc, #640]	; (80013ac <HAL_RCC_OscConfig+0x63c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001132:	1d3b      	adds	r3, r7, #4
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	691b      	ldr	r3, [r3, #16]
 8001138:	21f8      	movs	r1, #248	; 0xf8
 800113a:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800113e:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001142:	fa91 f1a1 	rbit	r1, r1
 8001146:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 800114a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800114e:	fab1 f181 	clz	r1, r1
 8001152:	b2c9      	uxtb	r1, r1
 8001154:	408b      	lsls	r3, r1
 8001156:	4995      	ldr	r1, [pc, #596]	; (80013ac <HAL_RCC_OscConfig+0x63c>)
 8001158:	4313      	orrs	r3, r2
 800115a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800115c:	e0f5      	b.n	800134a <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800115e:	1d3b      	adds	r3, r7, #4
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	68db      	ldr	r3, [r3, #12]
 8001164:	2b00      	cmp	r3, #0
 8001166:	f000 8085 	beq.w	8001274 <HAL_RCC_OscConfig+0x504>
 800116a:	2301      	movs	r3, #1
 800116c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001170:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001174:	fa93 f3a3 	rbit	r3, r3
 8001178:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 800117c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001180:	fab3 f383 	clz	r3, r3
 8001184:	b2db      	uxtb	r3, r3
 8001186:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800118a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	461a      	mov	r2, r3
 8001192:	2301      	movs	r3, #1
 8001194:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001196:	f7ff fa9b 	bl	80006d0 <HAL_GetTick>
 800119a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800119e:	e00a      	b.n	80011b6 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011a0:	f7ff fa96 	bl	80006d0 <HAL_GetTick>
 80011a4:	4602      	mov	r2, r0
 80011a6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80011aa:	1ad3      	subs	r3, r2, r3
 80011ac:	2b02      	cmp	r3, #2
 80011ae:	d902      	bls.n	80011b6 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80011b0:	2303      	movs	r3, #3
 80011b2:	f000 bceb 	b.w	8001b8c <HAL_RCC_OscConfig+0xe1c>
 80011b6:	2302      	movs	r3, #2
 80011b8:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011bc:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80011c0:	fa93 f3a3 	rbit	r3, r3
 80011c4:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80011c8:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011cc:	fab3 f383 	clz	r3, r3
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	095b      	lsrs	r3, r3, #5
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	f043 0301 	orr.w	r3, r3, #1
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d102      	bne.n	80011e6 <HAL_RCC_OscConfig+0x476>
 80011e0:	4b72      	ldr	r3, [pc, #456]	; (80013ac <HAL_RCC_OscConfig+0x63c>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	e013      	b.n	800120e <HAL_RCC_OscConfig+0x49e>
 80011e6:	2302      	movs	r3, #2
 80011e8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ec:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80011f0:	fa93 f3a3 	rbit	r3, r3
 80011f4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80011f8:	2302      	movs	r3, #2
 80011fa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80011fe:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001202:	fa93 f3a3 	rbit	r3, r3
 8001206:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800120a:	4b68      	ldr	r3, [pc, #416]	; (80013ac <HAL_RCC_OscConfig+0x63c>)
 800120c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120e:	2202      	movs	r2, #2
 8001210:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001214:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001218:	fa92 f2a2 	rbit	r2, r2
 800121c:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001220:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001224:	fab2 f282 	clz	r2, r2
 8001228:	b2d2      	uxtb	r2, r2
 800122a:	f042 0220 	orr.w	r2, r2, #32
 800122e:	b2d2      	uxtb	r2, r2
 8001230:	f002 021f 	and.w	r2, r2, #31
 8001234:	2101      	movs	r1, #1
 8001236:	fa01 f202 	lsl.w	r2, r1, r2
 800123a:	4013      	ands	r3, r2
 800123c:	2b00      	cmp	r3, #0
 800123e:	d0af      	beq.n	80011a0 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001240:	4b5a      	ldr	r3, [pc, #360]	; (80013ac <HAL_RCC_OscConfig+0x63c>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001248:	1d3b      	adds	r3, r7, #4
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	691b      	ldr	r3, [r3, #16]
 800124e:	21f8      	movs	r1, #248	; 0xf8
 8001250:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001254:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001258:	fa91 f1a1 	rbit	r1, r1
 800125c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001260:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001264:	fab1 f181 	clz	r1, r1
 8001268:	b2c9      	uxtb	r1, r1
 800126a:	408b      	lsls	r3, r1
 800126c:	494f      	ldr	r1, [pc, #316]	; (80013ac <HAL_RCC_OscConfig+0x63c>)
 800126e:	4313      	orrs	r3, r2
 8001270:	600b      	str	r3, [r1, #0]
 8001272:	e06a      	b.n	800134a <HAL_RCC_OscConfig+0x5da>
 8001274:	2301      	movs	r3, #1
 8001276:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800127a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800127e:	fa93 f3a3 	rbit	r3, r3
 8001282:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8001286:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800128a:	fab3 f383 	clz	r3, r3
 800128e:	b2db      	uxtb	r3, r3
 8001290:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001294:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	461a      	mov	r2, r3
 800129c:	2300      	movs	r3, #0
 800129e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012a0:	f7ff fa16 	bl	80006d0 <HAL_GetTick>
 80012a4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012a8:	e00a      	b.n	80012c0 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012aa:	f7ff fa11 	bl	80006d0 <HAL_GetTick>
 80012ae:	4602      	mov	r2, r0
 80012b0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	2b02      	cmp	r3, #2
 80012b8:	d902      	bls.n	80012c0 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 80012ba:	2303      	movs	r3, #3
 80012bc:	f000 bc66 	b.w	8001b8c <HAL_RCC_OscConfig+0xe1c>
 80012c0:	2302      	movs	r3, #2
 80012c2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012c6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80012ca:	fa93 f3a3 	rbit	r3, r3
 80012ce:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80012d2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012d6:	fab3 f383 	clz	r3, r3
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	095b      	lsrs	r3, r3, #5
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	f043 0301 	orr.w	r3, r3, #1
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d102      	bne.n	80012f0 <HAL_RCC_OscConfig+0x580>
 80012ea:	4b30      	ldr	r3, [pc, #192]	; (80013ac <HAL_RCC_OscConfig+0x63c>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	e013      	b.n	8001318 <HAL_RCC_OscConfig+0x5a8>
 80012f0:	2302      	movs	r3, #2
 80012f2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80012fa:	fa93 f3a3 	rbit	r3, r3
 80012fe:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001302:	2302      	movs	r3, #2
 8001304:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001308:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800130c:	fa93 f3a3 	rbit	r3, r3
 8001310:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001314:	4b25      	ldr	r3, [pc, #148]	; (80013ac <HAL_RCC_OscConfig+0x63c>)
 8001316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001318:	2202      	movs	r2, #2
 800131a:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800131e:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001322:	fa92 f2a2 	rbit	r2, r2
 8001326:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 800132a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800132e:	fab2 f282 	clz	r2, r2
 8001332:	b2d2      	uxtb	r2, r2
 8001334:	f042 0220 	orr.w	r2, r2, #32
 8001338:	b2d2      	uxtb	r2, r2
 800133a:	f002 021f 	and.w	r2, r2, #31
 800133e:	2101      	movs	r1, #1
 8001340:	fa01 f202 	lsl.w	r2, r1, r2
 8001344:	4013      	ands	r3, r2
 8001346:	2b00      	cmp	r3, #0
 8001348:	d1af      	bne.n	80012aa <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 0308 	and.w	r3, r3, #8
 8001354:	2b00      	cmp	r3, #0
 8001356:	f000 80da 	beq.w	800150e <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800135a:	1d3b      	adds	r3, r7, #4
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	695b      	ldr	r3, [r3, #20]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d069      	beq.n	8001438 <HAL_RCC_OscConfig+0x6c8>
 8001364:	2301      	movs	r3, #1
 8001366:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800136a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800136e:	fa93 f3a3 	rbit	r3, r3
 8001372:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8001376:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800137a:	fab3 f383 	clz	r3, r3
 800137e:	b2db      	uxtb	r3, r3
 8001380:	461a      	mov	r2, r3
 8001382:	4b0b      	ldr	r3, [pc, #44]	; (80013b0 <HAL_RCC_OscConfig+0x640>)
 8001384:	4413      	add	r3, r2
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	461a      	mov	r2, r3
 800138a:	2301      	movs	r3, #1
 800138c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800138e:	f7ff f99f 	bl	80006d0 <HAL_GetTick>
 8001392:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001396:	e00d      	b.n	80013b4 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001398:	f7ff f99a 	bl	80006d0 <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d905      	bls.n	80013b4 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 80013a8:	2303      	movs	r3, #3
 80013aa:	e3ef      	b.n	8001b8c <HAL_RCC_OscConfig+0xe1c>
 80013ac:	40021000 	.word	0x40021000
 80013b0:	10908120 	.word	0x10908120
 80013b4:	2302      	movs	r3, #2
 80013b6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80013be:	fa93 f2a3 	rbit	r2, r3
 80013c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80013cc:	2202      	movs	r2, #2
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	fa93 f2a3 	rbit	r2, r3
 80013da:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80013e4:	2202      	movs	r2, #2
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	fa93 f2a3 	rbit	r2, r3
 80013f2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80013f6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013f8:	4ba4      	ldr	r3, [pc, #656]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 80013fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013fc:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001400:	2102      	movs	r1, #2
 8001402:	6019      	str	r1, [r3, #0]
 8001404:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	fa93 f1a3 	rbit	r1, r3
 800140e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001412:	6019      	str	r1, [r3, #0]
  return result;
 8001414:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	fab3 f383 	clz	r3, r3
 800141e:	b2db      	uxtb	r3, r3
 8001420:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001424:	b2db      	uxtb	r3, r3
 8001426:	f003 031f 	and.w	r3, r3, #31
 800142a:	2101      	movs	r1, #1
 800142c:	fa01 f303 	lsl.w	r3, r1, r3
 8001430:	4013      	ands	r3, r2
 8001432:	2b00      	cmp	r3, #0
 8001434:	d0b0      	beq.n	8001398 <HAL_RCC_OscConfig+0x628>
 8001436:	e06a      	b.n	800150e <HAL_RCC_OscConfig+0x79e>
 8001438:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800143c:	2201      	movs	r2, #1
 800143e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001440:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	fa93 f2a3 	rbit	r2, r3
 800144a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800144e:	601a      	str	r2, [r3, #0]
  return result;
 8001450:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001454:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001456:	fab3 f383 	clz	r3, r3
 800145a:	b2db      	uxtb	r3, r3
 800145c:	461a      	mov	r2, r3
 800145e:	4b8c      	ldr	r3, [pc, #560]	; (8001690 <HAL_RCC_OscConfig+0x920>)
 8001460:	4413      	add	r3, r2
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	461a      	mov	r2, r3
 8001466:	2300      	movs	r3, #0
 8001468:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800146a:	f7ff f931 	bl	80006d0 <HAL_GetTick>
 800146e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001472:	e009      	b.n	8001488 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001474:	f7ff f92c 	bl	80006d0 <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b02      	cmp	r3, #2
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e381      	b.n	8001b8c <HAL_RCC_OscConfig+0xe1c>
 8001488:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800148c:	2202      	movs	r2, #2
 800148e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001490:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	fa93 f2a3 	rbit	r2, r3
 800149a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80014a4:	2202      	movs	r2, #2
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	fa93 f2a3 	rbit	r2, r3
 80014b2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80014bc:	2202      	movs	r2, #2
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	fa93 f2a3 	rbit	r2, r3
 80014ca:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80014ce:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014d0:	4b6e      	ldr	r3, [pc, #440]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 80014d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014d4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80014d8:	2102      	movs	r1, #2
 80014da:	6019      	str	r1, [r3, #0]
 80014dc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	fa93 f1a3 	rbit	r1, r3
 80014e6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80014ea:	6019      	str	r1, [r3, #0]
  return result;
 80014ec:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	fab3 f383 	clz	r3, r3
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	f003 031f 	and.w	r3, r3, #31
 8001502:	2101      	movs	r1, #1
 8001504:	fa01 f303 	lsl.w	r3, r1, r3
 8001508:	4013      	ands	r3, r2
 800150a:	2b00      	cmp	r3, #0
 800150c:	d1b2      	bne.n	8001474 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800150e:	1d3b      	adds	r3, r7, #4
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 0304 	and.w	r3, r3, #4
 8001518:	2b00      	cmp	r3, #0
 800151a:	f000 8157 	beq.w	80017cc <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800151e:	2300      	movs	r3, #0
 8001520:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001524:	4b59      	ldr	r3, [pc, #356]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 8001526:	69db      	ldr	r3, [r3, #28]
 8001528:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800152c:	2b00      	cmp	r3, #0
 800152e:	d112      	bne.n	8001556 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001530:	4b56      	ldr	r3, [pc, #344]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 8001532:	69db      	ldr	r3, [r3, #28]
 8001534:	4a55      	ldr	r2, [pc, #340]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 8001536:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800153a:	61d3      	str	r3, [r2, #28]
 800153c:	4b53      	ldr	r3, [pc, #332]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 800153e:	69db      	ldr	r3, [r3, #28]
 8001540:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001544:	f107 030c 	add.w	r3, r7, #12
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	f107 030c 	add.w	r3, r7, #12
 800154e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001550:	2301      	movs	r3, #1
 8001552:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001556:	4b4f      	ldr	r3, [pc, #316]	; (8001694 <HAL_RCC_OscConfig+0x924>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800155e:	2b00      	cmp	r3, #0
 8001560:	d11a      	bne.n	8001598 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001562:	4b4c      	ldr	r3, [pc, #304]	; (8001694 <HAL_RCC_OscConfig+0x924>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a4b      	ldr	r2, [pc, #300]	; (8001694 <HAL_RCC_OscConfig+0x924>)
 8001568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800156c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800156e:	f7ff f8af 	bl	80006d0 <HAL_GetTick>
 8001572:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001576:	e009      	b.n	800158c <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001578:	f7ff f8aa 	bl	80006d0 <HAL_GetTick>
 800157c:	4602      	mov	r2, r0
 800157e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	2b64      	cmp	r3, #100	; 0x64
 8001586:	d901      	bls.n	800158c <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8001588:	2303      	movs	r3, #3
 800158a:	e2ff      	b.n	8001b8c <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800158c:	4b41      	ldr	r3, [pc, #260]	; (8001694 <HAL_RCC_OscConfig+0x924>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001594:	2b00      	cmp	r3, #0
 8001596:	d0ef      	beq.n	8001578 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001598:	1d3b      	adds	r3, r7, #4
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	689b      	ldr	r3, [r3, #8]
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d106      	bne.n	80015b0 <HAL_RCC_OscConfig+0x840>
 80015a2:	4b3a      	ldr	r3, [pc, #232]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 80015a4:	6a1b      	ldr	r3, [r3, #32]
 80015a6:	4a39      	ldr	r2, [pc, #228]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 80015a8:	f043 0301 	orr.w	r3, r3, #1
 80015ac:	6213      	str	r3, [r2, #32]
 80015ae:	e02f      	b.n	8001610 <HAL_RCC_OscConfig+0x8a0>
 80015b0:	1d3b      	adds	r3, r7, #4
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d10c      	bne.n	80015d4 <HAL_RCC_OscConfig+0x864>
 80015ba:	4b34      	ldr	r3, [pc, #208]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 80015bc:	6a1b      	ldr	r3, [r3, #32]
 80015be:	4a33      	ldr	r2, [pc, #204]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 80015c0:	f023 0301 	bic.w	r3, r3, #1
 80015c4:	6213      	str	r3, [r2, #32]
 80015c6:	4b31      	ldr	r3, [pc, #196]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 80015c8:	6a1b      	ldr	r3, [r3, #32]
 80015ca:	4a30      	ldr	r2, [pc, #192]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 80015cc:	f023 0304 	bic.w	r3, r3, #4
 80015d0:	6213      	str	r3, [r2, #32]
 80015d2:	e01d      	b.n	8001610 <HAL_RCC_OscConfig+0x8a0>
 80015d4:	1d3b      	adds	r3, r7, #4
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	2b05      	cmp	r3, #5
 80015dc:	d10c      	bne.n	80015f8 <HAL_RCC_OscConfig+0x888>
 80015de:	4b2b      	ldr	r3, [pc, #172]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 80015e0:	6a1b      	ldr	r3, [r3, #32]
 80015e2:	4a2a      	ldr	r2, [pc, #168]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 80015e4:	f043 0304 	orr.w	r3, r3, #4
 80015e8:	6213      	str	r3, [r2, #32]
 80015ea:	4b28      	ldr	r3, [pc, #160]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 80015ec:	6a1b      	ldr	r3, [r3, #32]
 80015ee:	4a27      	ldr	r2, [pc, #156]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 80015f0:	f043 0301 	orr.w	r3, r3, #1
 80015f4:	6213      	str	r3, [r2, #32]
 80015f6:	e00b      	b.n	8001610 <HAL_RCC_OscConfig+0x8a0>
 80015f8:	4b24      	ldr	r3, [pc, #144]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 80015fa:	6a1b      	ldr	r3, [r3, #32]
 80015fc:	4a23      	ldr	r2, [pc, #140]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 80015fe:	f023 0301 	bic.w	r3, r3, #1
 8001602:	6213      	str	r3, [r2, #32]
 8001604:	4b21      	ldr	r3, [pc, #132]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 8001606:	6a1b      	ldr	r3, [r3, #32]
 8001608:	4a20      	ldr	r2, [pc, #128]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 800160a:	f023 0304 	bic.w	r3, r3, #4
 800160e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001610:	1d3b      	adds	r3, r7, #4
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d06a      	beq.n	80016f0 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800161a:	f7ff f859 	bl	80006d0 <HAL_GetTick>
 800161e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001622:	e00b      	b.n	800163c <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001624:	f7ff f854 	bl	80006d0 <HAL_GetTick>
 8001628:	4602      	mov	r2, r0
 800162a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	f241 3288 	movw	r2, #5000	; 0x1388
 8001634:	4293      	cmp	r3, r2
 8001636:	d901      	bls.n	800163c <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8001638:	2303      	movs	r3, #3
 800163a:	e2a7      	b.n	8001b8c <HAL_RCC_OscConfig+0xe1c>
 800163c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001640:	2202      	movs	r2, #2
 8001642:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001644:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	fa93 f2a3 	rbit	r2, r3
 800164e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001658:	2202      	movs	r2, #2
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	fa93 f2a3 	rbit	r2, r3
 8001666:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800166a:	601a      	str	r2, [r3, #0]
  return result;
 800166c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001670:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001672:	fab3 f383 	clz	r3, r3
 8001676:	b2db      	uxtb	r3, r3
 8001678:	095b      	lsrs	r3, r3, #5
 800167a:	b2db      	uxtb	r3, r3
 800167c:	f043 0302 	orr.w	r3, r3, #2
 8001680:	b2db      	uxtb	r3, r3
 8001682:	2b02      	cmp	r3, #2
 8001684:	d108      	bne.n	8001698 <HAL_RCC_OscConfig+0x928>
 8001686:	4b01      	ldr	r3, [pc, #4]	; (800168c <HAL_RCC_OscConfig+0x91c>)
 8001688:	6a1b      	ldr	r3, [r3, #32]
 800168a:	e013      	b.n	80016b4 <HAL_RCC_OscConfig+0x944>
 800168c:	40021000 	.word	0x40021000
 8001690:	10908120 	.word	0x10908120
 8001694:	40007000 	.word	0x40007000
 8001698:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800169c:	2202      	movs	r2, #2
 800169e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	fa93 f2a3 	rbit	r2, r3
 80016aa:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80016ae:	601a      	str	r2, [r3, #0]
 80016b0:	4bc0      	ldr	r3, [pc, #768]	; (80019b4 <HAL_RCC_OscConfig+0xc44>)
 80016b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b4:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80016b8:	2102      	movs	r1, #2
 80016ba:	6011      	str	r1, [r2, #0]
 80016bc:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80016c0:	6812      	ldr	r2, [r2, #0]
 80016c2:	fa92 f1a2 	rbit	r1, r2
 80016c6:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80016ca:	6011      	str	r1, [r2, #0]
  return result;
 80016cc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80016d0:	6812      	ldr	r2, [r2, #0]
 80016d2:	fab2 f282 	clz	r2, r2
 80016d6:	b2d2      	uxtb	r2, r2
 80016d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80016dc:	b2d2      	uxtb	r2, r2
 80016de:	f002 021f 	and.w	r2, r2, #31
 80016e2:	2101      	movs	r1, #1
 80016e4:	fa01 f202 	lsl.w	r2, r1, r2
 80016e8:	4013      	ands	r3, r2
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d09a      	beq.n	8001624 <HAL_RCC_OscConfig+0x8b4>
 80016ee:	e063      	b.n	80017b8 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016f0:	f7fe ffee 	bl	80006d0 <HAL_GetTick>
 80016f4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016f8:	e00b      	b.n	8001712 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016fa:	f7fe ffe9 	bl	80006d0 <HAL_GetTick>
 80016fe:	4602      	mov	r2, r0
 8001700:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	f241 3288 	movw	r2, #5000	; 0x1388
 800170a:	4293      	cmp	r3, r2
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e23c      	b.n	8001b8c <HAL_RCC_OscConfig+0xe1c>
 8001712:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001716:	2202      	movs	r2, #2
 8001718:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800171a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	fa93 f2a3 	rbit	r2, r3
 8001724:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800172e:	2202      	movs	r2, #2
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	fa93 f2a3 	rbit	r2, r3
 800173c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001740:	601a      	str	r2, [r3, #0]
  return result;
 8001742:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001746:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001748:	fab3 f383 	clz	r3, r3
 800174c:	b2db      	uxtb	r3, r3
 800174e:	095b      	lsrs	r3, r3, #5
 8001750:	b2db      	uxtb	r3, r3
 8001752:	f043 0302 	orr.w	r3, r3, #2
 8001756:	b2db      	uxtb	r3, r3
 8001758:	2b02      	cmp	r3, #2
 800175a:	d102      	bne.n	8001762 <HAL_RCC_OscConfig+0x9f2>
 800175c:	4b95      	ldr	r3, [pc, #596]	; (80019b4 <HAL_RCC_OscConfig+0xc44>)
 800175e:	6a1b      	ldr	r3, [r3, #32]
 8001760:	e00d      	b.n	800177e <HAL_RCC_OscConfig+0xa0e>
 8001762:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001766:	2202      	movs	r2, #2
 8001768:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800176a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	fa93 f2a3 	rbit	r2, r3
 8001774:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	4b8e      	ldr	r3, [pc, #568]	; (80019b4 <HAL_RCC_OscConfig+0xc44>)
 800177c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800177e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001782:	2102      	movs	r1, #2
 8001784:	6011      	str	r1, [r2, #0]
 8001786:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800178a:	6812      	ldr	r2, [r2, #0]
 800178c:	fa92 f1a2 	rbit	r1, r2
 8001790:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001794:	6011      	str	r1, [r2, #0]
  return result;
 8001796:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800179a:	6812      	ldr	r2, [r2, #0]
 800179c:	fab2 f282 	clz	r2, r2
 80017a0:	b2d2      	uxtb	r2, r2
 80017a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017a6:	b2d2      	uxtb	r2, r2
 80017a8:	f002 021f 	and.w	r2, r2, #31
 80017ac:	2101      	movs	r1, #1
 80017ae:	fa01 f202 	lsl.w	r2, r1, r2
 80017b2:	4013      	ands	r3, r2
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d1a0      	bne.n	80016fa <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017b8:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d105      	bne.n	80017cc <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017c0:	4b7c      	ldr	r3, [pc, #496]	; (80019b4 <HAL_RCC_OscConfig+0xc44>)
 80017c2:	69db      	ldr	r3, [r3, #28]
 80017c4:	4a7b      	ldr	r2, [pc, #492]	; (80019b4 <HAL_RCC_OscConfig+0xc44>)
 80017c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017ca:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017cc:	1d3b      	adds	r3, r7, #4
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	699b      	ldr	r3, [r3, #24]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	f000 81d9 	beq.w	8001b8a <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017d8:	4b76      	ldr	r3, [pc, #472]	; (80019b4 <HAL_RCC_OscConfig+0xc44>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f003 030c 	and.w	r3, r3, #12
 80017e0:	2b08      	cmp	r3, #8
 80017e2:	f000 81a6 	beq.w	8001b32 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017e6:	1d3b      	adds	r3, r7, #4
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	2b02      	cmp	r3, #2
 80017ee:	f040 811e 	bne.w	8001a2e <HAL_RCC_OscConfig+0xcbe>
 80017f2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80017f6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80017fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017fc:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	fa93 f2a3 	rbit	r2, r3
 8001806:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800180a:	601a      	str	r2, [r3, #0]
  return result;
 800180c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001810:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001812:	fab3 f383 	clz	r3, r3
 8001816:	b2db      	uxtb	r3, r3
 8001818:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800181c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	461a      	mov	r2, r3
 8001824:	2300      	movs	r3, #0
 8001826:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001828:	f7fe ff52 	bl	80006d0 <HAL_GetTick>
 800182c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001830:	e009      	b.n	8001846 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001832:	f7fe ff4d 	bl	80006d0 <HAL_GetTick>
 8001836:	4602      	mov	r2, r0
 8001838:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	2b02      	cmp	r3, #2
 8001840:	d901      	bls.n	8001846 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e1a2      	b.n	8001b8c <HAL_RCC_OscConfig+0xe1c>
 8001846:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800184a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800184e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001850:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	fa93 f2a3 	rbit	r2, r3
 800185a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800185e:	601a      	str	r2, [r3, #0]
  return result;
 8001860:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001864:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001866:	fab3 f383 	clz	r3, r3
 800186a:	b2db      	uxtb	r3, r3
 800186c:	095b      	lsrs	r3, r3, #5
 800186e:	b2db      	uxtb	r3, r3
 8001870:	f043 0301 	orr.w	r3, r3, #1
 8001874:	b2db      	uxtb	r3, r3
 8001876:	2b01      	cmp	r3, #1
 8001878:	d102      	bne.n	8001880 <HAL_RCC_OscConfig+0xb10>
 800187a:	4b4e      	ldr	r3, [pc, #312]	; (80019b4 <HAL_RCC_OscConfig+0xc44>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	e01b      	b.n	80018b8 <HAL_RCC_OscConfig+0xb48>
 8001880:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001884:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001888:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800188a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	fa93 f2a3 	rbit	r2, r3
 8001894:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800189e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	fa93 f2a3 	rbit	r2, r3
 80018ae:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	4b3f      	ldr	r3, [pc, #252]	; (80019b4 <HAL_RCC_OscConfig+0xc44>)
 80018b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b8:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80018bc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80018c0:	6011      	str	r1, [r2, #0]
 80018c2:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80018c6:	6812      	ldr	r2, [r2, #0]
 80018c8:	fa92 f1a2 	rbit	r1, r2
 80018cc:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80018d0:	6011      	str	r1, [r2, #0]
  return result;
 80018d2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80018d6:	6812      	ldr	r2, [r2, #0]
 80018d8:	fab2 f282 	clz	r2, r2
 80018dc:	b2d2      	uxtb	r2, r2
 80018de:	f042 0220 	orr.w	r2, r2, #32
 80018e2:	b2d2      	uxtb	r2, r2
 80018e4:	f002 021f 	and.w	r2, r2, #31
 80018e8:	2101      	movs	r1, #1
 80018ea:	fa01 f202 	lsl.w	r2, r1, r2
 80018ee:	4013      	ands	r3, r2
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d19e      	bne.n	8001832 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018f4:	4b2f      	ldr	r3, [pc, #188]	; (80019b4 <HAL_RCC_OscConfig+0xc44>)
 80018f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f8:	f023 020f 	bic.w	r2, r3, #15
 80018fc:	1d3b      	adds	r3, r7, #4
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001902:	492c      	ldr	r1, [pc, #176]	; (80019b4 <HAL_RCC_OscConfig+0xc44>)
 8001904:	4313      	orrs	r3, r2
 8001906:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001908:	4b2a      	ldr	r3, [pc, #168]	; (80019b4 <HAL_RCC_OscConfig+0xc44>)
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001910:	1d3b      	adds	r3, r7, #4
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	6a19      	ldr	r1, [r3, #32]
 8001916:	1d3b      	adds	r3, r7, #4
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	69db      	ldr	r3, [r3, #28]
 800191c:	430b      	orrs	r3, r1
 800191e:	4925      	ldr	r1, [pc, #148]	; (80019b4 <HAL_RCC_OscConfig+0xc44>)
 8001920:	4313      	orrs	r3, r2
 8001922:	604b      	str	r3, [r1, #4]
 8001924:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001928:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800192c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800192e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	fa93 f2a3 	rbit	r2, r3
 8001938:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800193c:	601a      	str	r2, [r3, #0]
  return result;
 800193e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001942:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001944:	fab3 f383 	clz	r3, r3
 8001948:	b2db      	uxtb	r3, r3
 800194a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800194e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	461a      	mov	r2, r3
 8001956:	2301      	movs	r3, #1
 8001958:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800195a:	f7fe feb9 	bl	80006d0 <HAL_GetTick>
 800195e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001962:	e009      	b.n	8001978 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001964:	f7fe feb4 	bl	80006d0 <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	2b02      	cmp	r3, #2
 8001972:	d901      	bls.n	8001978 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e109      	b.n	8001b8c <HAL_RCC_OscConfig+0xe1c>
 8001978:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800197c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001980:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001982:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	fa93 f2a3 	rbit	r2, r3
 800198c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001990:	601a      	str	r2, [r3, #0]
  return result;
 8001992:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001996:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001998:	fab3 f383 	clz	r3, r3
 800199c:	b2db      	uxtb	r3, r3
 800199e:	095b      	lsrs	r3, r3, #5
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	f043 0301 	orr.w	r3, r3, #1
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d105      	bne.n	80019b8 <HAL_RCC_OscConfig+0xc48>
 80019ac:	4b01      	ldr	r3, [pc, #4]	; (80019b4 <HAL_RCC_OscConfig+0xc44>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	e01e      	b.n	80019f0 <HAL_RCC_OscConfig+0xc80>
 80019b2:	bf00      	nop
 80019b4:	40021000 	.word	0x40021000
 80019b8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80019bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019c2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	fa93 f2a3 	rbit	r2, r3
 80019cc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80019d0:	601a      	str	r2, [r3, #0]
 80019d2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80019d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	fa93 f2a3 	rbit	r2, r3
 80019e6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	4b6a      	ldr	r3, [pc, #424]	; (8001b98 <HAL_RCC_OscConfig+0xe28>)
 80019ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f0:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80019f4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80019f8:	6011      	str	r1, [r2, #0]
 80019fa:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80019fe:	6812      	ldr	r2, [r2, #0]
 8001a00:	fa92 f1a2 	rbit	r1, r2
 8001a04:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001a08:	6011      	str	r1, [r2, #0]
  return result;
 8001a0a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001a0e:	6812      	ldr	r2, [r2, #0]
 8001a10:	fab2 f282 	clz	r2, r2
 8001a14:	b2d2      	uxtb	r2, r2
 8001a16:	f042 0220 	orr.w	r2, r2, #32
 8001a1a:	b2d2      	uxtb	r2, r2
 8001a1c:	f002 021f 	and.w	r2, r2, #31
 8001a20:	2101      	movs	r1, #1
 8001a22:	fa01 f202 	lsl.w	r2, r1, r2
 8001a26:	4013      	ands	r3, r2
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d09b      	beq.n	8001964 <HAL_RCC_OscConfig+0xbf4>
 8001a2c:	e0ad      	b.n	8001b8a <HAL_RCC_OscConfig+0xe1a>
 8001a2e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a32:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001a36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a38:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	fa93 f2a3 	rbit	r2, r3
 8001a42:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a46:	601a      	str	r2, [r3, #0]
  return result;
 8001a48:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a4c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a4e:	fab3 f383 	clz	r3, r3
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a58:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	461a      	mov	r2, r3
 8001a60:	2300      	movs	r3, #0
 8001a62:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a64:	f7fe fe34 	bl	80006d0 <HAL_GetTick>
 8001a68:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a6c:	e009      	b.n	8001a82 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a6e:	f7fe fe2f 	bl	80006d0 <HAL_GetTick>
 8001a72:	4602      	mov	r2, r0
 8001a74:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d901      	bls.n	8001a82 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e084      	b.n	8001b8c <HAL_RCC_OscConfig+0xe1c>
 8001a82:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a86:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a8c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	fa93 f2a3 	rbit	r2, r3
 8001a96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a9a:	601a      	str	r2, [r3, #0]
  return result;
 8001a9c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001aa0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aa2:	fab3 f383 	clz	r3, r3
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	095b      	lsrs	r3, r3, #5
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	f043 0301 	orr.w	r3, r3, #1
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d102      	bne.n	8001abc <HAL_RCC_OscConfig+0xd4c>
 8001ab6:	4b38      	ldr	r3, [pc, #224]	; (8001b98 <HAL_RCC_OscConfig+0xe28>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	e01b      	b.n	8001af4 <HAL_RCC_OscConfig+0xd84>
 8001abc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ac0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ac4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	fa93 f2a3 	rbit	r2, r3
 8001ad0:	f107 0320 	add.w	r3, r7, #32
 8001ad4:	601a      	str	r2, [r3, #0]
 8001ad6:	f107 031c 	add.w	r3, r7, #28
 8001ada:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	f107 031c 	add.w	r3, r7, #28
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	fa93 f2a3 	rbit	r2, r3
 8001aea:	f107 0318 	add.w	r3, r7, #24
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	4b29      	ldr	r3, [pc, #164]	; (8001b98 <HAL_RCC_OscConfig+0xe28>)
 8001af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af4:	f107 0214 	add.w	r2, r7, #20
 8001af8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001afc:	6011      	str	r1, [r2, #0]
 8001afe:	f107 0214 	add.w	r2, r7, #20
 8001b02:	6812      	ldr	r2, [r2, #0]
 8001b04:	fa92 f1a2 	rbit	r1, r2
 8001b08:	f107 0210 	add.w	r2, r7, #16
 8001b0c:	6011      	str	r1, [r2, #0]
  return result;
 8001b0e:	f107 0210 	add.w	r2, r7, #16
 8001b12:	6812      	ldr	r2, [r2, #0]
 8001b14:	fab2 f282 	clz	r2, r2
 8001b18:	b2d2      	uxtb	r2, r2
 8001b1a:	f042 0220 	orr.w	r2, r2, #32
 8001b1e:	b2d2      	uxtb	r2, r2
 8001b20:	f002 021f 	and.w	r2, r2, #31
 8001b24:	2101      	movs	r1, #1
 8001b26:	fa01 f202 	lsl.w	r2, r1, r2
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d19e      	bne.n	8001a6e <HAL_RCC_OscConfig+0xcfe>
 8001b30:	e02b      	b.n	8001b8a <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b32:	1d3b      	adds	r3, r7, #4
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d101      	bne.n	8001b40 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e025      	b.n	8001b8c <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b40:	4b15      	ldr	r3, [pc, #84]	; (8001b98 <HAL_RCC_OscConfig+0xe28>)
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001b48:	4b13      	ldr	r3, [pc, #76]	; (8001b98 <HAL_RCC_OscConfig+0xe28>)
 8001b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b4c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b50:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001b54:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001b58:	1d3b      	adds	r3, r7, #4
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d111      	bne.n	8001b86 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001b62:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001b66:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b6a:	1d3b      	adds	r3, r7, #4
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d108      	bne.n	8001b86 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001b74:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b78:	f003 020f 	and.w	r2, r3, #15
 8001b7c:	1d3b      	adds	r3, r7, #4
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001b82:	429a      	cmp	r2, r3
 8001b84:	d001      	beq.n	8001b8a <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e000      	b.n	8001b8c <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8001b8a:	2300      	movs	r3, #0
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	40021000 	.word	0x40021000

08001b9c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b09e      	sub	sp, #120	; 0x78
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d101      	bne.n	8001bb4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e162      	b.n	8001e7a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001bb4:	4b90      	ldr	r3, [pc, #576]	; (8001df8 <HAL_RCC_ClockConfig+0x25c>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f003 0307 	and.w	r3, r3, #7
 8001bbc:	683a      	ldr	r2, [r7, #0]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d910      	bls.n	8001be4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bc2:	4b8d      	ldr	r3, [pc, #564]	; (8001df8 <HAL_RCC_ClockConfig+0x25c>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f023 0207 	bic.w	r2, r3, #7
 8001bca:	498b      	ldr	r1, [pc, #556]	; (8001df8 <HAL_RCC_ClockConfig+0x25c>)
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bd2:	4b89      	ldr	r3, [pc, #548]	; (8001df8 <HAL_RCC_ClockConfig+0x25c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0307 	and.w	r3, r3, #7
 8001bda:	683a      	ldr	r2, [r7, #0]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d001      	beq.n	8001be4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	e14a      	b.n	8001e7a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0302 	and.w	r3, r3, #2
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d008      	beq.n	8001c02 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bf0:	4b82      	ldr	r3, [pc, #520]	; (8001dfc <HAL_RCC_ClockConfig+0x260>)
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	497f      	ldr	r1, [pc, #508]	; (8001dfc <HAL_RCC_ClockConfig+0x260>)
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0301 	and.w	r3, r3, #1
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	f000 80dc 	beq.w	8001dc8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d13c      	bne.n	8001c92 <HAL_RCC_ClockConfig+0xf6>
 8001c18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c1c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c1e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001c20:	fa93 f3a3 	rbit	r3, r3
 8001c24:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001c26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c28:	fab3 f383 	clz	r3, r3
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	095b      	lsrs	r3, r3, #5
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	f043 0301 	orr.w	r3, r3, #1
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d102      	bne.n	8001c42 <HAL_RCC_ClockConfig+0xa6>
 8001c3c:	4b6f      	ldr	r3, [pc, #444]	; (8001dfc <HAL_RCC_ClockConfig+0x260>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	e00f      	b.n	8001c62 <HAL_RCC_ClockConfig+0xc6>
 8001c42:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c46:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c48:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c4a:	fa93 f3a3 	rbit	r3, r3
 8001c4e:	667b      	str	r3, [r7, #100]	; 0x64
 8001c50:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c54:	663b      	str	r3, [r7, #96]	; 0x60
 8001c56:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c58:	fa93 f3a3 	rbit	r3, r3
 8001c5c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001c5e:	4b67      	ldr	r3, [pc, #412]	; (8001dfc <HAL_RCC_ClockConfig+0x260>)
 8001c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c62:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c66:	65ba      	str	r2, [r7, #88]	; 0x58
 8001c68:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001c6a:	fa92 f2a2 	rbit	r2, r2
 8001c6e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001c70:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001c72:	fab2 f282 	clz	r2, r2
 8001c76:	b2d2      	uxtb	r2, r2
 8001c78:	f042 0220 	orr.w	r2, r2, #32
 8001c7c:	b2d2      	uxtb	r2, r2
 8001c7e:	f002 021f 	and.w	r2, r2, #31
 8001c82:	2101      	movs	r1, #1
 8001c84:	fa01 f202 	lsl.w	r2, r1, r2
 8001c88:	4013      	ands	r3, r2
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d17b      	bne.n	8001d86 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e0f3      	b.n	8001e7a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	2b02      	cmp	r3, #2
 8001c98:	d13c      	bne.n	8001d14 <HAL_RCC_ClockConfig+0x178>
 8001c9a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c9e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ca2:	fa93 f3a3 	rbit	r3, r3
 8001ca6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001ca8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001caa:	fab3 f383 	clz	r3, r3
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	095b      	lsrs	r3, r3, #5
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	f043 0301 	orr.w	r3, r3, #1
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d102      	bne.n	8001cc4 <HAL_RCC_ClockConfig+0x128>
 8001cbe:	4b4f      	ldr	r3, [pc, #316]	; (8001dfc <HAL_RCC_ClockConfig+0x260>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	e00f      	b.n	8001ce4 <HAL_RCC_ClockConfig+0x148>
 8001cc4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cc8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ccc:	fa93 f3a3 	rbit	r3, r3
 8001cd0:	647b      	str	r3, [r7, #68]	; 0x44
 8001cd2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cd6:	643b      	str	r3, [r7, #64]	; 0x40
 8001cd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cda:	fa93 f3a3 	rbit	r3, r3
 8001cde:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ce0:	4b46      	ldr	r3, [pc, #280]	; (8001dfc <HAL_RCC_ClockConfig+0x260>)
 8001ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ce4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ce8:	63ba      	str	r2, [r7, #56]	; 0x38
 8001cea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001cec:	fa92 f2a2 	rbit	r2, r2
 8001cf0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001cf2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001cf4:	fab2 f282 	clz	r2, r2
 8001cf8:	b2d2      	uxtb	r2, r2
 8001cfa:	f042 0220 	orr.w	r2, r2, #32
 8001cfe:	b2d2      	uxtb	r2, r2
 8001d00:	f002 021f 	and.w	r2, r2, #31
 8001d04:	2101      	movs	r1, #1
 8001d06:	fa01 f202 	lsl.w	r2, r1, r2
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d13a      	bne.n	8001d86 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e0b2      	b.n	8001e7a <HAL_RCC_ClockConfig+0x2de>
 8001d14:	2302      	movs	r3, #2
 8001d16:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d1a:	fa93 f3a3 	rbit	r3, r3
 8001d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d22:	fab3 f383 	clz	r3, r3
 8001d26:	b2db      	uxtb	r3, r3
 8001d28:	095b      	lsrs	r3, r3, #5
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	f043 0301 	orr.w	r3, r3, #1
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d102      	bne.n	8001d3c <HAL_RCC_ClockConfig+0x1a0>
 8001d36:	4b31      	ldr	r3, [pc, #196]	; (8001dfc <HAL_RCC_ClockConfig+0x260>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	e00d      	b.n	8001d58 <HAL_RCC_ClockConfig+0x1bc>
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d42:	fa93 f3a3 	rbit	r3, r3
 8001d46:	627b      	str	r3, [r7, #36]	; 0x24
 8001d48:	2302      	movs	r3, #2
 8001d4a:	623b      	str	r3, [r7, #32]
 8001d4c:	6a3b      	ldr	r3, [r7, #32]
 8001d4e:	fa93 f3a3 	rbit	r3, r3
 8001d52:	61fb      	str	r3, [r7, #28]
 8001d54:	4b29      	ldr	r3, [pc, #164]	; (8001dfc <HAL_RCC_ClockConfig+0x260>)
 8001d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d58:	2202      	movs	r2, #2
 8001d5a:	61ba      	str	r2, [r7, #24]
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	fa92 f2a2 	rbit	r2, r2
 8001d62:	617a      	str	r2, [r7, #20]
  return result;
 8001d64:	697a      	ldr	r2, [r7, #20]
 8001d66:	fab2 f282 	clz	r2, r2
 8001d6a:	b2d2      	uxtb	r2, r2
 8001d6c:	f042 0220 	orr.w	r2, r2, #32
 8001d70:	b2d2      	uxtb	r2, r2
 8001d72:	f002 021f 	and.w	r2, r2, #31
 8001d76:	2101      	movs	r1, #1
 8001d78:	fa01 f202 	lsl.w	r2, r1, r2
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d101      	bne.n	8001d86 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e079      	b.n	8001e7a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d86:	4b1d      	ldr	r3, [pc, #116]	; (8001dfc <HAL_RCC_ClockConfig+0x260>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f023 0203 	bic.w	r2, r3, #3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	491a      	ldr	r1, [pc, #104]	; (8001dfc <HAL_RCC_ClockConfig+0x260>)
 8001d94:	4313      	orrs	r3, r2
 8001d96:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d98:	f7fe fc9a 	bl	80006d0 <HAL_GetTick>
 8001d9c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d9e:	e00a      	b.n	8001db6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001da0:	f7fe fc96 	bl	80006d0 <HAL_GetTick>
 8001da4:	4602      	mov	r2, r0
 8001da6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d901      	bls.n	8001db6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e061      	b.n	8001e7a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001db6:	4b11      	ldr	r3, [pc, #68]	; (8001dfc <HAL_RCC_ClockConfig+0x260>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f003 020c 	and.w	r2, r3, #12
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d1eb      	bne.n	8001da0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	; (8001df8 <HAL_RCC_ClockConfig+0x25c>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0307 	and.w	r3, r3, #7
 8001dd0:	683a      	ldr	r2, [r7, #0]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d214      	bcs.n	8001e00 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dd6:	4b08      	ldr	r3, [pc, #32]	; (8001df8 <HAL_RCC_ClockConfig+0x25c>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f023 0207 	bic.w	r2, r3, #7
 8001dde:	4906      	ldr	r1, [pc, #24]	; (8001df8 <HAL_RCC_ClockConfig+0x25c>)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	4313      	orrs	r3, r2
 8001de4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001de6:	4b04      	ldr	r3, [pc, #16]	; (8001df8 <HAL_RCC_ClockConfig+0x25c>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0307 	and.w	r3, r3, #7
 8001dee:	683a      	ldr	r2, [r7, #0]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d005      	beq.n	8001e00 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001df4:	2301      	movs	r3, #1
 8001df6:	e040      	b.n	8001e7a <HAL_RCC_ClockConfig+0x2de>
 8001df8:	40022000 	.word	0x40022000
 8001dfc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0304 	and.w	r3, r3, #4
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d008      	beq.n	8001e1e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e0c:	4b1d      	ldr	r3, [pc, #116]	; (8001e84 <HAL_RCC_ClockConfig+0x2e8>)
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	491a      	ldr	r1, [pc, #104]	; (8001e84 <HAL_RCC_ClockConfig+0x2e8>)
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 0308 	and.w	r3, r3, #8
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d009      	beq.n	8001e3e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e2a:	4b16      	ldr	r3, [pc, #88]	; (8001e84 <HAL_RCC_ClockConfig+0x2e8>)
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	691b      	ldr	r3, [r3, #16]
 8001e36:	00db      	lsls	r3, r3, #3
 8001e38:	4912      	ldr	r1, [pc, #72]	; (8001e84 <HAL_RCC_ClockConfig+0x2e8>)
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001e3e:	f000 f829 	bl	8001e94 <HAL_RCC_GetSysClockFreq>
 8001e42:	4601      	mov	r1, r0
 8001e44:	4b0f      	ldr	r3, [pc, #60]	; (8001e84 <HAL_RCC_ClockConfig+0x2e8>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e4c:	22f0      	movs	r2, #240	; 0xf0
 8001e4e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e50:	693a      	ldr	r2, [r7, #16]
 8001e52:	fa92 f2a2 	rbit	r2, r2
 8001e56:	60fa      	str	r2, [r7, #12]
  return result;
 8001e58:	68fa      	ldr	r2, [r7, #12]
 8001e5a:	fab2 f282 	clz	r2, r2
 8001e5e:	b2d2      	uxtb	r2, r2
 8001e60:	40d3      	lsrs	r3, r2
 8001e62:	4a09      	ldr	r2, [pc, #36]	; (8001e88 <HAL_RCC_ClockConfig+0x2ec>)
 8001e64:	5cd3      	ldrb	r3, [r2, r3]
 8001e66:	fa21 f303 	lsr.w	r3, r1, r3
 8001e6a:	4a08      	ldr	r2, [pc, #32]	; (8001e8c <HAL_RCC_ClockConfig+0x2f0>)
 8001e6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001e6e:	4b08      	ldr	r3, [pc, #32]	; (8001e90 <HAL_RCC_ClockConfig+0x2f4>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4618      	mov	r0, r3
 8001e74:	f7fe fbe8 	bl	8000648 <HAL_InitTick>
  
  return HAL_OK;
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3778      	adds	r7, #120	; 0x78
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	40021000 	.word	0x40021000
 8001e88:	08003988 	.word	0x08003988
 8001e8c:	20000010 	.word	0x20000010
 8001e90:	20000014 	.word	0x20000014

08001e94 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b08b      	sub	sp, #44	; 0x2c
 8001e98:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	61fb      	str	r3, [r7, #28]
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	61bb      	str	r3, [r7, #24]
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001eae:	4b2a      	ldr	r3, [pc, #168]	; (8001f58 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	f003 030c 	and.w	r3, r3, #12
 8001eba:	2b04      	cmp	r3, #4
 8001ebc:	d002      	beq.n	8001ec4 <HAL_RCC_GetSysClockFreq+0x30>
 8001ebe:	2b08      	cmp	r3, #8
 8001ec0:	d003      	beq.n	8001eca <HAL_RCC_GetSysClockFreq+0x36>
 8001ec2:	e03f      	b.n	8001f44 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ec4:	4b25      	ldr	r3, [pc, #148]	; (8001f5c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001ec6:	623b      	str	r3, [r7, #32]
      break;
 8001ec8:	e03f      	b.n	8001f4a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001ed0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001ed4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed6:	68ba      	ldr	r2, [r7, #8]
 8001ed8:	fa92 f2a2 	rbit	r2, r2
 8001edc:	607a      	str	r2, [r7, #4]
  return result;
 8001ede:	687a      	ldr	r2, [r7, #4]
 8001ee0:	fab2 f282 	clz	r2, r2
 8001ee4:	b2d2      	uxtb	r2, r2
 8001ee6:	40d3      	lsrs	r3, r2
 8001ee8:	4a1d      	ldr	r2, [pc, #116]	; (8001f60 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001eea:	5cd3      	ldrb	r3, [r2, r3]
 8001eec:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001eee:	4b1a      	ldr	r3, [pc, #104]	; (8001f58 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ef2:	f003 030f 	and.w	r3, r3, #15
 8001ef6:	220f      	movs	r2, #15
 8001ef8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	fa92 f2a2 	rbit	r2, r2
 8001f00:	60fa      	str	r2, [r7, #12]
  return result;
 8001f02:	68fa      	ldr	r2, [r7, #12]
 8001f04:	fab2 f282 	clz	r2, r2
 8001f08:	b2d2      	uxtb	r2, r2
 8001f0a:	40d3      	lsrs	r3, r2
 8001f0c:	4a15      	ldr	r2, [pc, #84]	; (8001f64 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001f0e:	5cd3      	ldrb	r3, [r2, r3]
 8001f10:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d008      	beq.n	8001f2e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f1c:	4a0f      	ldr	r2, [pc, #60]	; (8001f5c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001f1e:	69bb      	ldr	r3, [r7, #24]
 8001f20:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	fb02 f303 	mul.w	r3, r2, r3
 8001f2a:	627b      	str	r3, [r7, #36]	; 0x24
 8001f2c:	e007      	b.n	8001f3e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f2e:	4a0b      	ldr	r2, [pc, #44]	; (8001f5c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001f30:	69bb      	ldr	r3, [r7, #24]
 8001f32:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	fb02 f303 	mul.w	r3, r2, r3
 8001f3c:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f40:	623b      	str	r3, [r7, #32]
      break;
 8001f42:	e002      	b.n	8001f4a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f44:	4b05      	ldr	r3, [pc, #20]	; (8001f5c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001f46:	623b      	str	r3, [r7, #32]
      break;
 8001f48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f4a:	6a3b      	ldr	r3, [r7, #32]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	372c      	adds	r7, #44	; 0x2c
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	007a1200 	.word	0x007a1200
 8001f60:	080039a0 	.word	0x080039a0
 8001f64:	080039b0 	.word	0x080039b0

08001f68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f6c:	4b03      	ldr	r3, [pc, #12]	; (8001f7c <HAL_RCC_GetHCLKFreq+0x14>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	20000010 	.word	0x20000010

08001f80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001f86:	f7ff ffef 	bl	8001f68 <HAL_RCC_GetHCLKFreq>
 8001f8a:	4601      	mov	r1, r0
 8001f8c:	4b0b      	ldr	r3, [pc, #44]	; (8001fbc <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001f94:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001f98:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	fa92 f2a2 	rbit	r2, r2
 8001fa0:	603a      	str	r2, [r7, #0]
  return result;
 8001fa2:	683a      	ldr	r2, [r7, #0]
 8001fa4:	fab2 f282 	clz	r2, r2
 8001fa8:	b2d2      	uxtb	r2, r2
 8001faa:	40d3      	lsrs	r3, r2
 8001fac:	4a04      	ldr	r2, [pc, #16]	; (8001fc0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001fae:	5cd3      	ldrb	r3, [r2, r3]
 8001fb0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	08003998 	.word	0x08003998

08001fc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001fca:	f7ff ffcd 	bl	8001f68 <HAL_RCC_GetHCLKFreq>
 8001fce:	4601      	mov	r1, r0
 8001fd0:	4b0b      	ldr	r3, [pc, #44]	; (8002000 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001fd8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001fdc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	fa92 f2a2 	rbit	r2, r2
 8001fe4:	603a      	str	r2, [r7, #0]
  return result;
 8001fe6:	683a      	ldr	r2, [r7, #0]
 8001fe8:	fab2 f282 	clz	r2, r2
 8001fec:	b2d2      	uxtb	r2, r2
 8001fee:	40d3      	lsrs	r3, r2
 8001ff0:	4a04      	ldr	r2, [pc, #16]	; (8002004 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001ff2:	5cd3      	ldrb	r3, [r2, r3]
 8001ff4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40021000 	.word	0x40021000
 8002004:	08003998 	.word	0x08003998

08002008 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b092      	sub	sp, #72	; 0x48
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002010:	2300      	movs	r3, #0
 8002012:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002014:	2300      	movs	r3, #0
 8002016:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002018:	2300      	movs	r3, #0
 800201a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002026:	2b00      	cmp	r3, #0
 8002028:	f000 80d4 	beq.w	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800202c:	4b4e      	ldr	r3, [pc, #312]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800202e:	69db      	ldr	r3, [r3, #28]
 8002030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002034:	2b00      	cmp	r3, #0
 8002036:	d10e      	bne.n	8002056 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002038:	4b4b      	ldr	r3, [pc, #300]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800203a:	69db      	ldr	r3, [r3, #28]
 800203c:	4a4a      	ldr	r2, [pc, #296]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800203e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002042:	61d3      	str	r3, [r2, #28]
 8002044:	4b48      	ldr	r3, [pc, #288]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002046:	69db      	ldr	r3, [r3, #28]
 8002048:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800204c:	60bb      	str	r3, [r7, #8]
 800204e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002050:	2301      	movs	r3, #1
 8002052:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002056:	4b45      	ldr	r3, [pc, #276]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800205e:	2b00      	cmp	r3, #0
 8002060:	d118      	bne.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002062:	4b42      	ldr	r3, [pc, #264]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a41      	ldr	r2, [pc, #260]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002068:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800206c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800206e:	f7fe fb2f 	bl	80006d0 <HAL_GetTick>
 8002072:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002074:	e008      	b.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002076:	f7fe fb2b 	bl	80006d0 <HAL_GetTick>
 800207a:	4602      	mov	r2, r0
 800207c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800207e:	1ad3      	subs	r3, r2, r3
 8002080:	2b64      	cmp	r3, #100	; 0x64
 8002082:	d901      	bls.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002084:	2303      	movs	r3, #3
 8002086:	e1d6      	b.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002088:	4b38      	ldr	r3, [pc, #224]	; (800216c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002090:	2b00      	cmp	r3, #0
 8002092:	d0f0      	beq.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002094:	4b34      	ldr	r3, [pc, #208]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002096:	6a1b      	ldr	r3, [r3, #32]
 8002098:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800209c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800209e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	f000 8084 	beq.w	80021ae <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020ae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d07c      	beq.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020b4:	4b2c      	ldr	r3, [pc, #176]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020b6:	6a1b      	ldr	r3, [r3, #32]
 80020b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020c2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020c6:	fa93 f3a3 	rbit	r3, r3
 80020ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80020cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020ce:	fab3 f383 	clz	r3, r3
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	461a      	mov	r2, r3
 80020d6:	4b26      	ldr	r3, [pc, #152]	; (8002170 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80020d8:	4413      	add	r3, r2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	461a      	mov	r2, r3
 80020de:	2301      	movs	r3, #1
 80020e0:	6013      	str	r3, [r2, #0]
 80020e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020e6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020ea:	fa93 f3a3 	rbit	r3, r3
 80020ee:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80020f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80020f2:	fab3 f383 	clz	r3, r3
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	461a      	mov	r2, r3
 80020fa:	4b1d      	ldr	r3, [pc, #116]	; (8002170 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80020fc:	4413      	add	r3, r2
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	461a      	mov	r2, r3
 8002102:	2300      	movs	r3, #0
 8002104:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002106:	4a18      	ldr	r2, [pc, #96]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002108:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800210a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800210c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	2b00      	cmp	r3, #0
 8002114:	d04b      	beq.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002116:	f7fe fadb 	bl	80006d0 <HAL_GetTick>
 800211a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800211c:	e00a      	b.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800211e:	f7fe fad7 	bl	80006d0 <HAL_GetTick>
 8002122:	4602      	mov	r2, r0
 8002124:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	f241 3288 	movw	r2, #5000	; 0x1388
 800212c:	4293      	cmp	r3, r2
 800212e:	d901      	bls.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e180      	b.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002134:	2302      	movs	r3, #2
 8002136:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800213a:	fa93 f3a3 	rbit	r3, r3
 800213e:	627b      	str	r3, [r7, #36]	; 0x24
 8002140:	2302      	movs	r3, #2
 8002142:	623b      	str	r3, [r7, #32]
 8002144:	6a3b      	ldr	r3, [r7, #32]
 8002146:	fa93 f3a3 	rbit	r3, r3
 800214a:	61fb      	str	r3, [r7, #28]
  return result;
 800214c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800214e:	fab3 f383 	clz	r3, r3
 8002152:	b2db      	uxtb	r3, r3
 8002154:	095b      	lsrs	r3, r3, #5
 8002156:	b2db      	uxtb	r3, r3
 8002158:	f043 0302 	orr.w	r3, r3, #2
 800215c:	b2db      	uxtb	r3, r3
 800215e:	2b02      	cmp	r3, #2
 8002160:	d108      	bne.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002162:	4b01      	ldr	r3, [pc, #4]	; (8002168 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002164:	6a1b      	ldr	r3, [r3, #32]
 8002166:	e00d      	b.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002168:	40021000 	.word	0x40021000
 800216c:	40007000 	.word	0x40007000
 8002170:	10908100 	.word	0x10908100
 8002174:	2302      	movs	r3, #2
 8002176:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	fa93 f3a3 	rbit	r3, r3
 800217e:	617b      	str	r3, [r7, #20]
 8002180:	4ba0      	ldr	r3, [pc, #640]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002184:	2202      	movs	r2, #2
 8002186:	613a      	str	r2, [r7, #16]
 8002188:	693a      	ldr	r2, [r7, #16]
 800218a:	fa92 f2a2 	rbit	r2, r2
 800218e:	60fa      	str	r2, [r7, #12]
  return result;
 8002190:	68fa      	ldr	r2, [r7, #12]
 8002192:	fab2 f282 	clz	r2, r2
 8002196:	b2d2      	uxtb	r2, r2
 8002198:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800219c:	b2d2      	uxtb	r2, r2
 800219e:	f002 021f 	and.w	r2, r2, #31
 80021a2:	2101      	movs	r1, #1
 80021a4:	fa01 f202 	lsl.w	r2, r1, r2
 80021a8:	4013      	ands	r3, r2
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d0b7      	beq.n	800211e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80021ae:	4b95      	ldr	r3, [pc, #596]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021b0:	6a1b      	ldr	r3, [r3, #32]
 80021b2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	4992      	ldr	r1, [pc, #584]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021bc:	4313      	orrs	r3, r2
 80021be:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80021c0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d105      	bne.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021c8:	4b8e      	ldr	r3, [pc, #568]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021ca:	69db      	ldr	r3, [r3, #28]
 80021cc:	4a8d      	ldr	r2, [pc, #564]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021d2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 0301 	and.w	r3, r3, #1
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d008      	beq.n	80021f2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80021e0:	4b88      	ldr	r3, [pc, #544]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e4:	f023 0203 	bic.w	r2, r3, #3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	4985      	ldr	r1, [pc, #532]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d008      	beq.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021fe:	4b81      	ldr	r3, [pc, #516]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002202:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	68db      	ldr	r3, [r3, #12]
 800220a:	497e      	ldr	r1, [pc, #504]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800220c:	4313      	orrs	r3, r2
 800220e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0304 	and.w	r3, r3, #4
 8002218:	2b00      	cmp	r3, #0
 800221a:	d008      	beq.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800221c:	4b79      	ldr	r3, [pc, #484]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800221e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002220:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	4976      	ldr	r1, [pc, #472]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800222a:	4313      	orrs	r3, r2
 800222c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0320 	and.w	r3, r3, #32
 8002236:	2b00      	cmp	r3, #0
 8002238:	d008      	beq.n	800224c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800223a:	4b72      	ldr	r3, [pc, #456]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800223c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223e:	f023 0210 	bic.w	r2, r3, #16
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	69db      	ldr	r3, [r3, #28]
 8002246:	496f      	ldr	r1, [pc, #444]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002248:	4313      	orrs	r3, r2
 800224a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d008      	beq.n	800226a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002258:	4b6a      	ldr	r3, [pc, #424]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002264:	4967      	ldr	r1, [pc, #412]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002266:	4313      	orrs	r3, r2
 8002268:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002272:	2b00      	cmp	r3, #0
 8002274:	d008      	beq.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002276:	4b63      	ldr	r3, [pc, #396]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227a:	f023 0220 	bic.w	r2, r3, #32
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a1b      	ldr	r3, [r3, #32]
 8002282:	4960      	ldr	r1, [pc, #384]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002284:	4313      	orrs	r3, r2
 8002286:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d008      	beq.n	80022a6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002294:	4b5b      	ldr	r3, [pc, #364]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002298:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a0:	4958      	ldr	r1, [pc, #352]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0308 	and.w	r3, r3, #8
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d008      	beq.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80022b2:	4b54      	ldr	r3, [pc, #336]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	4951      	ldr	r1, [pc, #324]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022c0:	4313      	orrs	r3, r2
 80022c2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 0310 	and.w	r3, r3, #16
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d008      	beq.n	80022e2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80022d0:	4b4c      	ldr	r3, [pc, #304]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	4949      	ldr	r1, [pc, #292]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022de:	4313      	orrs	r3, r2
 80022e0:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d008      	beq.n	8002300 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80022ee:	4b45      	ldr	r3, [pc, #276]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fa:	4942      	ldr	r1, [pc, #264]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80022fc:	4313      	orrs	r3, r2
 80022fe:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002308:	2b00      	cmp	r3, #0
 800230a:	d008      	beq.n	800231e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800230c:	4b3d      	ldr	r3, [pc, #244]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800230e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002310:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002318:	493a      	ldr	r1, [pc, #232]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800231a:	4313      	orrs	r3, r2
 800231c:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002326:	2b00      	cmp	r3, #0
 8002328:	d008      	beq.n	800233c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800232a:	4b36      	ldr	r3, [pc, #216]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800232c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800232e:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002336:	4933      	ldr	r1, [pc, #204]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002338:	4313      	orrs	r3, r2
 800233a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d008      	beq.n	800235a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002348:	4b2e      	ldr	r3, [pc, #184]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800234a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002354:	492b      	ldr	r1, [pc, #172]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002356:	4313      	orrs	r3, r2
 8002358:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d008      	beq.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002366:	4b27      	ldr	r3, [pc, #156]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002372:	4924      	ldr	r1, [pc, #144]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002374:	4313      	orrs	r3, r2
 8002376:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002380:	2b00      	cmp	r3, #0
 8002382:	d008      	beq.n	8002396 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002384:	4b1f      	ldr	r3, [pc, #124]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002388:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002390:	491c      	ldr	r1, [pc, #112]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002392:	4313      	orrs	r3, r2
 8002394:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d008      	beq.n	80023b4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80023a2:	4b18      	ldr	r3, [pc, #96]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ae:	4915      	ldr	r1, [pc, #84]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023b0:	4313      	orrs	r3, r2
 80023b2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d008      	beq.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80023c0:	4b10      	ldr	r3, [pc, #64]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023cc:	490d      	ldr	r1, [pc, #52]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023ce:	4313      	orrs	r3, r2
 80023d0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d008      	beq.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80023de:	4b09      	ldr	r3, [pc, #36]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023ea:	4906      	ldr	r1, [pc, #24]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d00c      	beq.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80023fc:	4b01      	ldr	r3, [pc, #4]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80023fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002400:	e002      	b.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8002402:	bf00      	nop
 8002404:	40021000 	.word	0x40021000
 8002408:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002410:	490b      	ldr	r1, [pc, #44]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002412:	4313      	orrs	r3, r2
 8002414:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d008      	beq.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002422:	4b07      	ldr	r3, [pc, #28]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002426:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800242e:	4904      	ldr	r1, [pc, #16]	; (8002440 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002430:	4313      	orrs	r3, r2
 8002432:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3748      	adds	r7, #72	; 0x48
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40021000 	.word	0x40021000

08002444 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d101      	bne.n	8002456 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e040      	b.n	80024d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800245a:	2b00      	cmp	r3, #0
 800245c:	d106      	bne.n	800246c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f7fe f81a 	bl	80004a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2224      	movs	r2, #36	; 0x24
 8002470:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f022 0201 	bic.w	r2, r2, #1
 8002480:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f000 fc0e 	bl	8002ca4 <UART_SetConfig>
 8002488:	4603      	mov	r3, r0
 800248a:	2b01      	cmp	r3, #1
 800248c:	d101      	bne.n	8002492 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e022      	b.n	80024d8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002496:	2b00      	cmp	r3, #0
 8002498:	d002      	beq.n	80024a0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f000 fdd6 	bl	800304c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	685a      	ldr	r2, [r3, #4]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80024ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	689a      	ldr	r2, [r3, #8]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80024be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f042 0201 	orr.w	r2, r2, #1
 80024ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f000 fe5d 	bl	8003190 <UART_CheckIdleState>
 80024d6:	4603      	mov	r3, r0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3708      	adds	r7, #8
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b08a      	sub	sp, #40	; 0x28
 80024e4:	af02      	add	r7, sp, #8
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	603b      	str	r3, [r7, #0]
 80024ec:	4613      	mov	r3, r2
 80024ee:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80024f4:	2b20      	cmp	r3, #32
 80024f6:	f040 8082 	bne.w	80025fe <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d002      	beq.n	8002506 <HAL_UART_Transmit+0x26>
 8002500:	88fb      	ldrh	r3, [r7, #6]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d101      	bne.n	800250a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e07a      	b.n	8002600 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002510:	2b01      	cmp	r3, #1
 8002512:	d101      	bne.n	8002518 <HAL_UART_Transmit+0x38>
 8002514:	2302      	movs	r3, #2
 8002516:	e073      	b.n	8002600 <HAL_UART_Transmit+0x120>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2200      	movs	r2, #0
 8002524:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2221      	movs	r2, #33	; 0x21
 800252c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800252e:	f7fe f8cf 	bl	80006d0 <HAL_GetTick>
 8002532:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	88fa      	ldrh	r2, [r7, #6]
 8002538:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	88fa      	ldrh	r2, [r7, #6]
 8002540:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800254c:	d108      	bne.n	8002560 <HAL_UART_Transmit+0x80>
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	691b      	ldr	r3, [r3, #16]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d104      	bne.n	8002560 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8002556:	2300      	movs	r3, #0
 8002558:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	61bb      	str	r3, [r7, #24]
 800255e:	e003      	b.n	8002568 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002564:	2300      	movs	r3, #0
 8002566:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2200      	movs	r2, #0
 800256c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8002570:	e02d      	b.n	80025ce <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	9300      	str	r3, [sp, #0]
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	2200      	movs	r2, #0
 800257a:	2180      	movs	r1, #128	; 0x80
 800257c:	68f8      	ldr	r0, [r7, #12]
 800257e:	f000 fe50 	bl	8003222 <UART_WaitOnFlagUntilTimeout>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d001      	beq.n	800258c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e039      	b.n	8002600 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d10b      	bne.n	80025aa <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002592:	69bb      	ldr	r3, [r7, #24]
 8002594:	881a      	ldrh	r2, [r3, #0]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800259e:	b292      	uxth	r2, r2
 80025a0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	3302      	adds	r3, #2
 80025a6:	61bb      	str	r3, [r7, #24]
 80025a8:	e008      	b.n	80025bc <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	781a      	ldrb	r2, [r3, #0]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	b292      	uxth	r2, r2
 80025b4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	3301      	adds	r3, #1
 80025ba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	3b01      	subs	r3, #1
 80025c6:	b29a      	uxth	r2, r3
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d1cb      	bne.n	8002572 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	9300      	str	r3, [sp, #0]
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	2200      	movs	r2, #0
 80025e2:	2140      	movs	r1, #64	; 0x40
 80025e4:	68f8      	ldr	r0, [r7, #12]
 80025e6:	f000 fe1c 	bl	8003222 <UART_WaitOnFlagUntilTimeout>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e005      	b.n	8002600 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2220      	movs	r2, #32
 80025f8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80025fa:	2300      	movs	r3, #0
 80025fc:	e000      	b.n	8002600 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80025fe:	2302      	movs	r3, #2
  }
}
 8002600:	4618      	mov	r0, r3
 8002602:	3720      	adds	r7, #32
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b08a      	sub	sp, #40	; 0x28
 800260c:	af00      	add	r7, sp, #0
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	4613      	mov	r3, r2
 8002614:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800261a:	2b20      	cmp	r3, #32
 800261c:	d13d      	bne.n	800269a <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d002      	beq.n	800262a <HAL_UART_Receive_IT+0x22>
 8002624:	88fb      	ldrh	r3, [r7, #6]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d101      	bne.n	800262e <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e036      	b.n	800269c <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002634:	2b01      	cmp	r3, #1
 8002636:	d101      	bne.n	800263c <HAL_UART_Receive_IT+0x34>
 8002638:	2302      	movs	r3, #2
 800263a:	e02f      	b.n	800269c <HAL_UART_Receive_IT+0x94>
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2200      	movs	r2, #0
 8002648:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d018      	beq.n	800268a <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	e853 3f00 	ldrex	r3, [r3]
 8002664:	613b      	str	r3, [r7, #16]
   return(result);
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800266c:	627b      	str	r3, [r7, #36]	; 0x24
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	461a      	mov	r2, r3
 8002674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002676:	623b      	str	r3, [r7, #32]
 8002678:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800267a:	69f9      	ldr	r1, [r7, #28]
 800267c:	6a3a      	ldr	r2, [r7, #32]
 800267e:	e841 2300 	strex	r3, r2, [r1]
 8002682:	61bb      	str	r3, [r7, #24]
   return(result);
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1e6      	bne.n	8002658 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800268a:	88fb      	ldrh	r3, [r7, #6]
 800268c:	461a      	mov	r2, r3
 800268e:	68b9      	ldr	r1, [r7, #8]
 8002690:	68f8      	ldr	r0, [r7, #12]
 8002692:	f000 fe8b 	bl	80033ac <UART_Start_Receive_IT>
 8002696:	4603      	mov	r3, r0
 8002698:	e000      	b.n	800269c <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800269a:	2302      	movs	r3, #2
  }
}
 800269c:	4618      	mov	r0, r3
 800269e:	3728      	adds	r7, #40	; 0x28
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b0ba      	sub	sp, #232	; 0xe8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	69db      	ldr	r3, [r3, #28]
 80026b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80026ca:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80026ce:	f640 030f 	movw	r3, #2063	; 0x80f
 80026d2:	4013      	ands	r3, r2
 80026d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80026d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d115      	bne.n	800270c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80026e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026e4:	f003 0320 	and.w	r3, r3, #32
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d00f      	beq.n	800270c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80026ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80026f0:	f003 0320 	and.w	r3, r3, #32
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d009      	beq.n	800270c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	f000 82a4 	beq.w	8002c4a <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	4798      	blx	r3
      }
      return;
 800270a:	e29e      	b.n	8002c4a <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800270c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002710:	2b00      	cmp	r3, #0
 8002712:	f000 8117 	beq.w	8002944 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002716:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800271a:	f003 0301 	and.w	r3, r3, #1
 800271e:	2b00      	cmp	r3, #0
 8002720:	d106      	bne.n	8002730 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002722:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002726:	4b85      	ldr	r3, [pc, #532]	; (800293c <HAL_UART_IRQHandler+0x298>)
 8002728:	4013      	ands	r3, r2
 800272a:	2b00      	cmp	r3, #0
 800272c:	f000 810a 	beq.w	8002944 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002730:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002734:	f003 0301 	and.w	r3, r3, #1
 8002738:	2b00      	cmp	r3, #0
 800273a:	d011      	beq.n	8002760 <HAL_UART_IRQHandler+0xbc>
 800273c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002744:	2b00      	cmp	r3, #0
 8002746:	d00b      	beq.n	8002760 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2201      	movs	r2, #1
 800274e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002756:	f043 0201 	orr.w	r2, r3, #1
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	2b00      	cmp	r3, #0
 800276a:	d011      	beq.n	8002790 <HAL_UART_IRQHandler+0xec>
 800276c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002770:	f003 0301 	and.w	r3, r3, #1
 8002774:	2b00      	cmp	r3, #0
 8002776:	d00b      	beq.n	8002790 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2202      	movs	r2, #2
 800277e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002786:	f043 0204 	orr.w	r2, r3, #4
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002790:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002794:	f003 0304 	and.w	r3, r3, #4
 8002798:	2b00      	cmp	r3, #0
 800279a:	d011      	beq.n	80027c0 <HAL_UART_IRQHandler+0x11c>
 800279c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d00b      	beq.n	80027c0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2204      	movs	r2, #4
 80027ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027b6:	f043 0202 	orr.w	r2, r3, #2
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80027c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80027c4:	f003 0308 	and.w	r3, r3, #8
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d017      	beq.n	80027fc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80027cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80027d0:	f003 0320 	and.w	r3, r3, #32
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d105      	bne.n	80027e4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80027d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80027dc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d00b      	beq.n	80027fc <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2208      	movs	r2, #8
 80027ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027f2:	f043 0208 	orr.w	r2, r3, #8
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80027fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002800:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002804:	2b00      	cmp	r3, #0
 8002806:	d012      	beq.n	800282e <HAL_UART_IRQHandler+0x18a>
 8002808:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800280c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002810:	2b00      	cmp	r3, #0
 8002812:	d00c      	beq.n	800282e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800281c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002824:	f043 0220 	orr.w	r2, r3, #32
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002834:	2b00      	cmp	r3, #0
 8002836:	f000 820a 	beq.w	8002c4e <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800283a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800283e:	f003 0320 	and.w	r3, r3, #32
 8002842:	2b00      	cmp	r3, #0
 8002844:	d00d      	beq.n	8002862 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002846:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800284a:	f003 0320 	and.w	r3, r3, #32
 800284e:	2b00      	cmp	r3, #0
 8002850:	d007      	beq.n	8002862 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002856:	2b00      	cmp	r3, #0
 8002858:	d003      	beq.n	8002862 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002868:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002876:	2b40      	cmp	r3, #64	; 0x40
 8002878:	d005      	beq.n	8002886 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800287a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800287e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002882:	2b00      	cmp	r3, #0
 8002884:	d04f      	beq.n	8002926 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f000 fe3c 	bl	8003504 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002896:	2b40      	cmp	r3, #64	; 0x40
 8002898:	d141      	bne.n	800291e <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	3308      	adds	r3, #8
 80028a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80028a8:	e853 3f00 	ldrex	r3, [r3]
 80028ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80028b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80028b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	3308      	adds	r3, #8
 80028c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80028c6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80028ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80028d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80028d6:	e841 2300 	strex	r3, r2, [r1]
 80028da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80028de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1d9      	bne.n	800289a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d013      	beq.n	8002916 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028f2:	4a13      	ldr	r2, [pc, #76]	; (8002940 <HAL_UART_IRQHandler+0x29c>)
 80028f4:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7fe f83e 	bl	800097c <HAL_DMA_Abort_IT>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d017      	beq.n	8002936 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800290a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800290c:	687a      	ldr	r2, [r7, #4]
 800290e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8002910:	4610      	mov	r0, r2
 8002912:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002914:	e00f      	b.n	8002936 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f000 f9ae 	bl	8002c78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800291c:	e00b      	b.n	8002936 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 f9aa 	bl	8002c78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002924:	e007      	b.n	8002936 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 f9a6 	bl	8002c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8002934:	e18b      	b.n	8002c4e <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002936:	bf00      	nop
    return;
 8002938:	e189      	b.n	8002c4e <HAL_UART_IRQHandler+0x5aa>
 800293a:	bf00      	nop
 800293c:	04000120 	.word	0x04000120
 8002940:	080035cb 	.word	0x080035cb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002948:	2b01      	cmp	r3, #1
 800294a:	f040 8143 	bne.w	8002bd4 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800294e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002952:	f003 0310 	and.w	r3, r3, #16
 8002956:	2b00      	cmp	r3, #0
 8002958:	f000 813c 	beq.w	8002bd4 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800295c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002960:	f003 0310 	and.w	r3, r3, #16
 8002964:	2b00      	cmp	r3, #0
 8002966:	f000 8135 	beq.w	8002bd4 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2210      	movs	r2, #16
 8002970:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800297c:	2b40      	cmp	r3, #64	; 0x40
 800297e:	f040 80b1 	bne.w	8002ae4 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800298e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002992:	2b00      	cmp	r3, #0
 8002994:	f000 815d 	beq.w	8002c52 <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800299e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80029a2:	429a      	cmp	r2, r3
 80029a4:	f080 8155 	bcs.w	8002c52 <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80029ae:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029b6:	699b      	ldr	r3, [r3, #24]
 80029b8:	2b20      	cmp	r3, #32
 80029ba:	f000 8085 	beq.w	8002ac8 <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80029ca:	e853 3f00 	ldrex	r3, [r3]
 80029ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80029d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80029d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029da:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	461a      	mov	r2, r3
 80029e4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80029e8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80029ec:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029f0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80029f4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80029f8:	e841 2300 	strex	r3, r2, [r1]
 80029fc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002a00:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d1da      	bne.n	80029be <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	3308      	adds	r3, #8
 8002a0e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a12:	e853 3f00 	ldrex	r3, [r3]
 8002a16:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002a18:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a1a:	f023 0301 	bic.w	r3, r3, #1
 8002a1e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	3308      	adds	r3, #8
 8002a28:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002a2c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002a30:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a32:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002a34:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002a38:	e841 2300 	strex	r3, r2, [r1]
 8002a3c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002a3e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d1e1      	bne.n	8002a08 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	3308      	adds	r3, #8
 8002a4a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a4c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a4e:	e853 3f00 	ldrex	r3, [r3]
 8002a52:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002a54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a5a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	3308      	adds	r3, #8
 8002a64:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002a68:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002a6a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a6c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002a6e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002a70:	e841 2300 	strex	r3, r2, [r1]
 8002a74:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002a76:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d1e3      	bne.n	8002a44 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2220      	movs	r2, #32
 8002a80:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a90:	e853 3f00 	ldrex	r3, [r3]
 8002a94:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002a96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a98:	f023 0310 	bic.w	r3, r3, #16
 8002a9c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002aaa:	65bb      	str	r3, [r7, #88]	; 0x58
 8002aac:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aae:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002ab0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002ab2:	e841 2300 	strex	r3, r2, [r1]
 8002ab6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002ab8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1e4      	bne.n	8002a88 <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7fd ff21 	bl	800090a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	4619      	mov	r1, r3
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f000 f8d5 	bl	8002c8c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002ae2:	e0b6      	b.n	8002c52 <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f000 80a8 	beq.w	8002c56 <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 8002b06:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	f000 80a3 	beq.w	8002c56 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b18:	e853 3f00 	ldrex	r3, [r3]
 8002b1c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002b1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b20:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002b24:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002b32:	647b      	str	r3, [r7, #68]	; 0x44
 8002b34:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b36:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002b38:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b3a:	e841 2300 	strex	r3, r2, [r1]
 8002b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002b40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1e4      	bne.n	8002b10 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	3308      	adds	r3, #8
 8002b4c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b50:	e853 3f00 	ldrex	r3, [r3]
 8002b54:	623b      	str	r3, [r7, #32]
   return(result);
 8002b56:	6a3b      	ldr	r3, [r7, #32]
 8002b58:	f023 0301 	bic.w	r3, r3, #1
 8002b5c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	3308      	adds	r3, #8
 8002b66:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002b6a:	633a      	str	r2, [r7, #48]	; 0x30
 8002b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b6e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002b70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b72:	e841 2300 	strex	r3, r2, [r1]
 8002b76:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d1e3      	bne.n	8002b46 <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2220      	movs	r2, #32
 8002b82:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	e853 3f00 	ldrex	r3, [r3]
 8002b9c:	60fb      	str	r3, [r7, #12]
   return(result);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f023 0310 	bic.w	r3, r3, #16
 8002ba4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	461a      	mov	r2, r3
 8002bae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002bb2:	61fb      	str	r3, [r7, #28]
 8002bb4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bb6:	69b9      	ldr	r1, [r7, #24]
 8002bb8:	69fa      	ldr	r2, [r7, #28]
 8002bba:	e841 2300 	strex	r3, r2, [r1]
 8002bbe:	617b      	str	r3, [r7, #20]
   return(result);
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d1e4      	bne.n	8002b90 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002bc6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002bca:	4619      	mov	r1, r3
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	f000 f85d 	bl	8002c8c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002bd2:	e040      	b.n	8002c56 <HAL_UART_IRQHandler+0x5b2>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002bd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bd8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d00e      	beq.n	8002bfe <HAL_UART_IRQHandler+0x55a>
 8002be0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002be4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d008      	beq.n	8002bfe <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002bf4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	f000 fe83 	bl	8003902 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002bfc:	e02e      	b.n	8002c5c <HAL_UART_IRQHandler+0x5b8>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002bfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00e      	beq.n	8002c28 <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002c0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d008      	beq.n	8002c28 <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d01d      	beq.n	8002c5a <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	4798      	blx	r3
    }
    return;
 8002c26:	e018      	b.n	8002c5a <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002c28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d013      	beq.n	8002c5c <HAL_UART_IRQHandler+0x5b8>
 8002c34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00d      	beq.n	8002c5c <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f000 fcd8 	bl	80035f6 <UART_EndTransmit_IT>
    return;
 8002c46:	bf00      	nop
 8002c48:	e008      	b.n	8002c5c <HAL_UART_IRQHandler+0x5b8>
      return;
 8002c4a:	bf00      	nop
 8002c4c:	e006      	b.n	8002c5c <HAL_UART_IRQHandler+0x5b8>
    return;
 8002c4e:	bf00      	nop
 8002c50:	e004      	b.n	8002c5c <HAL_UART_IRQHandler+0x5b8>
      return;
 8002c52:	bf00      	nop
 8002c54:	e002      	b.n	8002c5c <HAL_UART_IRQHandler+0x5b8>
      return;
 8002c56:	bf00      	nop
 8002c58:	e000      	b.n	8002c5c <HAL_UART_IRQHandler+0x5b8>
    return;
 8002c5a:	bf00      	nop
  }

}
 8002c5c:	37e8      	adds	r7, #232	; 0xe8
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop

08002c64 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002c6c:	bf00      	nop
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr

08002c78 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002c80:	bf00      	nop
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	460b      	mov	r3, r1
 8002c96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002c98:	bf00      	nop
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b088      	sub	sp, #32
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002cac:	2300      	movs	r3, #0
 8002cae:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	689a      	ldr	r2, [r3, #8]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	691b      	ldr	r3, [r3, #16]
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	695b      	ldr	r3, [r3, #20]
 8002cbe:	431a      	orrs	r2, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	69db      	ldr	r3, [r3, #28]
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	4baa      	ldr	r3, [pc, #680]	; (8002f78 <UART_SetConfig+0x2d4>)
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	6812      	ldr	r2, [r2, #0]
 8002cd6:	6979      	ldr	r1, [r7, #20]
 8002cd8:	430b      	orrs	r3, r1
 8002cda:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	68da      	ldr	r2, [r3, #12]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a1b      	ldr	r3, [r3, #32]
 8002cfc:	697a      	ldr	r2, [r7, #20]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	697a      	ldr	r2, [r7, #20]
 8002d12:	430a      	orrs	r2, r1
 8002d14:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a98      	ldr	r2, [pc, #608]	; (8002f7c <UART_SetConfig+0x2d8>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d121      	bne.n	8002d64 <UART_SetConfig+0xc0>
 8002d20:	4b97      	ldr	r3, [pc, #604]	; (8002f80 <UART_SetConfig+0x2dc>)
 8002d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d24:	f003 0303 	and.w	r3, r3, #3
 8002d28:	2b03      	cmp	r3, #3
 8002d2a:	d817      	bhi.n	8002d5c <UART_SetConfig+0xb8>
 8002d2c:	a201      	add	r2, pc, #4	; (adr r2, 8002d34 <UART_SetConfig+0x90>)
 8002d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d32:	bf00      	nop
 8002d34:	08002d45 	.word	0x08002d45
 8002d38:	08002d51 	.word	0x08002d51
 8002d3c:	08002d57 	.word	0x08002d57
 8002d40:	08002d4b 	.word	0x08002d4b
 8002d44:	2301      	movs	r3, #1
 8002d46:	77fb      	strb	r3, [r7, #31]
 8002d48:	e0b2      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	77fb      	strb	r3, [r7, #31]
 8002d4e:	e0af      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002d50:	2304      	movs	r3, #4
 8002d52:	77fb      	strb	r3, [r7, #31]
 8002d54:	e0ac      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002d56:	2308      	movs	r3, #8
 8002d58:	77fb      	strb	r3, [r7, #31]
 8002d5a:	e0a9      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002d5c:	2310      	movs	r3, #16
 8002d5e:	77fb      	strb	r3, [r7, #31]
 8002d60:	bf00      	nop
 8002d62:	e0a5      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a86      	ldr	r2, [pc, #536]	; (8002f84 <UART_SetConfig+0x2e0>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d123      	bne.n	8002db6 <UART_SetConfig+0x112>
 8002d6e:	4b84      	ldr	r3, [pc, #528]	; (8002f80 <UART_SetConfig+0x2dc>)
 8002d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d72:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d7a:	d012      	beq.n	8002da2 <UART_SetConfig+0xfe>
 8002d7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d80:	d802      	bhi.n	8002d88 <UART_SetConfig+0xe4>
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d007      	beq.n	8002d96 <UART_SetConfig+0xf2>
 8002d86:	e012      	b.n	8002dae <UART_SetConfig+0x10a>
 8002d88:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002d8c:	d00c      	beq.n	8002da8 <UART_SetConfig+0x104>
 8002d8e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002d92:	d003      	beq.n	8002d9c <UART_SetConfig+0xf8>
 8002d94:	e00b      	b.n	8002dae <UART_SetConfig+0x10a>
 8002d96:	2300      	movs	r3, #0
 8002d98:	77fb      	strb	r3, [r7, #31]
 8002d9a:	e089      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002d9c:	2302      	movs	r3, #2
 8002d9e:	77fb      	strb	r3, [r7, #31]
 8002da0:	e086      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002da2:	2304      	movs	r3, #4
 8002da4:	77fb      	strb	r3, [r7, #31]
 8002da6:	e083      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002da8:	2308      	movs	r3, #8
 8002daa:	77fb      	strb	r3, [r7, #31]
 8002dac:	e080      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002dae:	2310      	movs	r3, #16
 8002db0:	77fb      	strb	r3, [r7, #31]
 8002db2:	bf00      	nop
 8002db4:	e07c      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a73      	ldr	r2, [pc, #460]	; (8002f88 <UART_SetConfig+0x2e4>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d123      	bne.n	8002e08 <UART_SetConfig+0x164>
 8002dc0:	4b6f      	ldr	r3, [pc, #444]	; (8002f80 <UART_SetConfig+0x2dc>)
 8002dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002dc8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002dcc:	d012      	beq.n	8002df4 <UART_SetConfig+0x150>
 8002dce:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002dd2:	d802      	bhi.n	8002dda <UART_SetConfig+0x136>
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d007      	beq.n	8002de8 <UART_SetConfig+0x144>
 8002dd8:	e012      	b.n	8002e00 <UART_SetConfig+0x15c>
 8002dda:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002dde:	d00c      	beq.n	8002dfa <UART_SetConfig+0x156>
 8002de0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002de4:	d003      	beq.n	8002dee <UART_SetConfig+0x14a>
 8002de6:	e00b      	b.n	8002e00 <UART_SetConfig+0x15c>
 8002de8:	2300      	movs	r3, #0
 8002dea:	77fb      	strb	r3, [r7, #31]
 8002dec:	e060      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002dee:	2302      	movs	r3, #2
 8002df0:	77fb      	strb	r3, [r7, #31]
 8002df2:	e05d      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002df4:	2304      	movs	r3, #4
 8002df6:	77fb      	strb	r3, [r7, #31]
 8002df8:	e05a      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002dfa:	2308      	movs	r3, #8
 8002dfc:	77fb      	strb	r3, [r7, #31]
 8002dfe:	e057      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002e00:	2310      	movs	r3, #16
 8002e02:	77fb      	strb	r3, [r7, #31]
 8002e04:	bf00      	nop
 8002e06:	e053      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a5f      	ldr	r2, [pc, #380]	; (8002f8c <UART_SetConfig+0x2e8>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d123      	bne.n	8002e5a <UART_SetConfig+0x1b6>
 8002e12:	4b5b      	ldr	r3, [pc, #364]	; (8002f80 <UART_SetConfig+0x2dc>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e16:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002e1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e1e:	d012      	beq.n	8002e46 <UART_SetConfig+0x1a2>
 8002e20:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e24:	d802      	bhi.n	8002e2c <UART_SetConfig+0x188>
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d007      	beq.n	8002e3a <UART_SetConfig+0x196>
 8002e2a:	e012      	b.n	8002e52 <UART_SetConfig+0x1ae>
 8002e2c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002e30:	d00c      	beq.n	8002e4c <UART_SetConfig+0x1a8>
 8002e32:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002e36:	d003      	beq.n	8002e40 <UART_SetConfig+0x19c>
 8002e38:	e00b      	b.n	8002e52 <UART_SetConfig+0x1ae>
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	77fb      	strb	r3, [r7, #31]
 8002e3e:	e037      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002e40:	2302      	movs	r3, #2
 8002e42:	77fb      	strb	r3, [r7, #31]
 8002e44:	e034      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002e46:	2304      	movs	r3, #4
 8002e48:	77fb      	strb	r3, [r7, #31]
 8002e4a:	e031      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002e4c:	2308      	movs	r3, #8
 8002e4e:	77fb      	strb	r3, [r7, #31]
 8002e50:	e02e      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002e52:	2310      	movs	r3, #16
 8002e54:	77fb      	strb	r3, [r7, #31]
 8002e56:	bf00      	nop
 8002e58:	e02a      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a4c      	ldr	r2, [pc, #304]	; (8002f90 <UART_SetConfig+0x2ec>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d123      	bne.n	8002eac <UART_SetConfig+0x208>
 8002e64:	4b46      	ldr	r3, [pc, #280]	; (8002f80 <UART_SetConfig+0x2dc>)
 8002e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e68:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002e6c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e70:	d012      	beq.n	8002e98 <UART_SetConfig+0x1f4>
 8002e72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e76:	d802      	bhi.n	8002e7e <UART_SetConfig+0x1da>
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d007      	beq.n	8002e8c <UART_SetConfig+0x1e8>
 8002e7c:	e012      	b.n	8002ea4 <UART_SetConfig+0x200>
 8002e7e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002e82:	d00c      	beq.n	8002e9e <UART_SetConfig+0x1fa>
 8002e84:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002e88:	d003      	beq.n	8002e92 <UART_SetConfig+0x1ee>
 8002e8a:	e00b      	b.n	8002ea4 <UART_SetConfig+0x200>
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	77fb      	strb	r3, [r7, #31]
 8002e90:	e00e      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002e92:	2302      	movs	r3, #2
 8002e94:	77fb      	strb	r3, [r7, #31]
 8002e96:	e00b      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002e98:	2304      	movs	r3, #4
 8002e9a:	77fb      	strb	r3, [r7, #31]
 8002e9c:	e008      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002e9e:	2308      	movs	r3, #8
 8002ea0:	77fb      	strb	r3, [r7, #31]
 8002ea2:	e005      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002ea4:	2310      	movs	r3, #16
 8002ea6:	77fb      	strb	r3, [r7, #31]
 8002ea8:	bf00      	nop
 8002eaa:	e001      	b.n	8002eb0 <UART_SetConfig+0x20c>
 8002eac:	2310      	movs	r3, #16
 8002eae:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	69db      	ldr	r3, [r3, #28]
 8002eb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002eb8:	d16e      	bne.n	8002f98 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8002eba:	7ffb      	ldrb	r3, [r7, #31]
 8002ebc:	2b08      	cmp	r3, #8
 8002ebe:	d828      	bhi.n	8002f12 <UART_SetConfig+0x26e>
 8002ec0:	a201      	add	r2, pc, #4	; (adr r2, 8002ec8 <UART_SetConfig+0x224>)
 8002ec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ec6:	bf00      	nop
 8002ec8:	08002eed 	.word	0x08002eed
 8002ecc:	08002ef5 	.word	0x08002ef5
 8002ed0:	08002efd 	.word	0x08002efd
 8002ed4:	08002f13 	.word	0x08002f13
 8002ed8:	08002f03 	.word	0x08002f03
 8002edc:	08002f13 	.word	0x08002f13
 8002ee0:	08002f13 	.word	0x08002f13
 8002ee4:	08002f13 	.word	0x08002f13
 8002ee8:	08002f0b 	.word	0x08002f0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002eec:	f7ff f848 	bl	8001f80 <HAL_RCC_GetPCLK1Freq>
 8002ef0:	61b8      	str	r0, [r7, #24]
        break;
 8002ef2:	e013      	b.n	8002f1c <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002ef4:	f7ff f866 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 8002ef8:	61b8      	str	r0, [r7, #24]
        break;
 8002efa:	e00f      	b.n	8002f1c <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002efc:	4b25      	ldr	r3, [pc, #148]	; (8002f94 <UART_SetConfig+0x2f0>)
 8002efe:	61bb      	str	r3, [r7, #24]
        break;
 8002f00:	e00c      	b.n	8002f1c <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f02:	f7fe ffc7 	bl	8001e94 <HAL_RCC_GetSysClockFreq>
 8002f06:	61b8      	str	r0, [r7, #24]
        break;
 8002f08:	e008      	b.n	8002f1c <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f0e:	61bb      	str	r3, [r7, #24]
        break;
 8002f10:	e004      	b.n	8002f1c <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 8002f12:	2300      	movs	r3, #0
 8002f14:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	77bb      	strb	r3, [r7, #30]
        break;
 8002f1a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	f000 8086 	beq.w	8003030 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	005a      	lsls	r2, r3, #1
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	085b      	lsrs	r3, r3, #1
 8002f2e:	441a      	add	r2, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f38:	b29b      	uxth	r3, r3
 8002f3a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	2b0f      	cmp	r3, #15
 8002f40:	d916      	bls.n	8002f70 <UART_SetConfig+0x2cc>
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f48:	d212      	bcs.n	8002f70 <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	b29b      	uxth	r3, r3
 8002f4e:	f023 030f 	bic.w	r3, r3, #15
 8002f52:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	085b      	lsrs	r3, r3, #1
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	f003 0307 	and.w	r3, r3, #7
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	89fb      	ldrh	r3, [r7, #14]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	89fa      	ldrh	r2, [r7, #14]
 8002f6c:	60da      	str	r2, [r3, #12]
 8002f6e:	e05f      	b.n	8003030 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	77bb      	strb	r3, [r7, #30]
 8002f74:	e05c      	b.n	8003030 <UART_SetConfig+0x38c>
 8002f76:	bf00      	nop
 8002f78:	efff69f3 	.word	0xefff69f3
 8002f7c:	40013800 	.word	0x40013800
 8002f80:	40021000 	.word	0x40021000
 8002f84:	40004400 	.word	0x40004400
 8002f88:	40004800 	.word	0x40004800
 8002f8c:	40004c00 	.word	0x40004c00
 8002f90:	40005000 	.word	0x40005000
 8002f94:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8002f98:	7ffb      	ldrb	r3, [r7, #31]
 8002f9a:	2b08      	cmp	r3, #8
 8002f9c:	d827      	bhi.n	8002fee <UART_SetConfig+0x34a>
 8002f9e:	a201      	add	r2, pc, #4	; (adr r2, 8002fa4 <UART_SetConfig+0x300>)
 8002fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fa4:	08002fc9 	.word	0x08002fc9
 8002fa8:	08002fd1 	.word	0x08002fd1
 8002fac:	08002fd9 	.word	0x08002fd9
 8002fb0:	08002fef 	.word	0x08002fef
 8002fb4:	08002fdf 	.word	0x08002fdf
 8002fb8:	08002fef 	.word	0x08002fef
 8002fbc:	08002fef 	.word	0x08002fef
 8002fc0:	08002fef 	.word	0x08002fef
 8002fc4:	08002fe7 	.word	0x08002fe7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002fc8:	f7fe ffda 	bl	8001f80 <HAL_RCC_GetPCLK1Freq>
 8002fcc:	61b8      	str	r0, [r7, #24]
        break;
 8002fce:	e013      	b.n	8002ff8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002fd0:	f7fe fff8 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 8002fd4:	61b8      	str	r0, [r7, #24]
        break;
 8002fd6:	e00f      	b.n	8002ff8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002fd8:	4b1b      	ldr	r3, [pc, #108]	; (8003048 <UART_SetConfig+0x3a4>)
 8002fda:	61bb      	str	r3, [r7, #24]
        break;
 8002fdc:	e00c      	b.n	8002ff8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002fde:	f7fe ff59 	bl	8001e94 <HAL_RCC_GetSysClockFreq>
 8002fe2:	61b8      	str	r0, [r7, #24]
        break;
 8002fe4:	e008      	b.n	8002ff8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002fe6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002fea:	61bb      	str	r3, [r7, #24]
        break;
 8002fec:	e004      	b.n	8002ff8 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	77bb      	strb	r3, [r7, #30]
        break;
 8002ff6:	bf00      	nop
    }

    if (pclk != 0U)
 8002ff8:	69bb      	ldr	r3, [r7, #24]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d018      	beq.n	8003030 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	085a      	lsrs	r2, r3, #1
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	441a      	add	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003010:	b29b      	uxth	r3, r3
 8003012:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	2b0f      	cmp	r3, #15
 8003018:	d908      	bls.n	800302c <UART_SetConfig+0x388>
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003020:	d204      	bcs.n	800302c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	693a      	ldr	r2, [r7, #16]
 8003028:	60da      	str	r2, [r3, #12]
 800302a:	e001      	b.n	8003030 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800303c:	7fbb      	ldrb	r3, [r7, #30]
}
 800303e:	4618      	mov	r0, r3
 8003040:	3720      	adds	r7, #32
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	007a1200 	.word	0x007a1200

0800304c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003058:	f003 0301 	and.w	r3, r3, #1
 800305c:	2b00      	cmp	r3, #0
 800305e:	d00a      	beq.n	8003076 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	430a      	orrs	r2, r1
 8003074:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00a      	beq.n	8003098 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	430a      	orrs	r2, r1
 8003096:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309c:	f003 0304 	and.w	r3, r3, #4
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d00a      	beq.n	80030ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	430a      	orrs	r2, r1
 80030b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030be:	f003 0308 	and.w	r3, r3, #8
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00a      	beq.n	80030dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	430a      	orrs	r2, r1
 80030da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e0:	f003 0310 	and.w	r3, r3, #16
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d00a      	beq.n	80030fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	430a      	orrs	r2, r1
 80030fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003102:	f003 0320 	and.w	r3, r3, #32
 8003106:	2b00      	cmp	r3, #0
 8003108:	d00a      	beq.n	8003120 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	430a      	orrs	r2, r1
 800311e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003124:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003128:	2b00      	cmp	r3, #0
 800312a:	d01a      	beq.n	8003162 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	430a      	orrs	r2, r1
 8003140:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003146:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800314a:	d10a      	bne.n	8003162 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	430a      	orrs	r2, r1
 8003160:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003166:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00a      	beq.n	8003184 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	430a      	orrs	r2, r1
 8003182:	605a      	str	r2, [r3, #4]
  }
}
 8003184:	bf00      	nop
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af02      	add	r7, sp, #8
 8003196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2200      	movs	r2, #0
 800319c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80031a0:	f7fd fa96 	bl	80006d0 <HAL_GetTick>
 80031a4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0308 	and.w	r3, r3, #8
 80031b0:	2b08      	cmp	r3, #8
 80031b2:	d10e      	bne.n	80031d2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80031b8:	9300      	str	r3, [sp, #0]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2200      	movs	r2, #0
 80031be:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f000 f82d 	bl	8003222 <UART_WaitOnFlagUntilTimeout>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d001      	beq.n	80031d2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	e023      	b.n	800321a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0304 	and.w	r3, r3, #4
 80031dc:	2b04      	cmp	r3, #4
 80031de:	d10e      	bne.n	80031fe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80031e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80031e4:	9300      	str	r3, [sp, #0]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2200      	movs	r2, #0
 80031ea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f000 f817 	bl	8003222 <UART_WaitOnFlagUntilTimeout>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e00d      	b.n	800321a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2220      	movs	r2, #32
 8003202:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2220      	movs	r2, #32
 8003208:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3710      	adds	r7, #16
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}

08003222 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	b09c      	sub	sp, #112	; 0x70
 8003226:	af00      	add	r7, sp, #0
 8003228:	60f8      	str	r0, [r7, #12]
 800322a:	60b9      	str	r1, [r7, #8]
 800322c:	603b      	str	r3, [r7, #0]
 800322e:	4613      	mov	r3, r2
 8003230:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003232:	e0a5      	b.n	8003380 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003234:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800323a:	f000 80a1 	beq.w	8003380 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800323e:	f7fd fa47 	bl	80006d0 <HAL_GetTick>
 8003242:	4602      	mov	r2, r0
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800324a:	429a      	cmp	r2, r3
 800324c:	d302      	bcc.n	8003254 <UART_WaitOnFlagUntilTimeout+0x32>
 800324e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003250:	2b00      	cmp	r3, #0
 8003252:	d13e      	bne.n	80032d2 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800325a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800325c:	e853 3f00 	ldrex	r3, [r3]
 8003260:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003262:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003264:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003268:	667b      	str	r3, [r7, #100]	; 0x64
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	461a      	mov	r2, r3
 8003270:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003272:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003274:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003276:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003278:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800327a:	e841 2300 	strex	r3, r2, [r1]
 800327e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003280:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1e6      	bne.n	8003254 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	3308      	adds	r3, #8
 800328c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800328e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003290:	e853 3f00 	ldrex	r3, [r3]
 8003294:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003298:	f023 0301 	bic.w	r3, r3, #1
 800329c:	663b      	str	r3, [r7, #96]	; 0x60
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	3308      	adds	r3, #8
 80032a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80032a6:	64ba      	str	r2, [r7, #72]	; 0x48
 80032a8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80032ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80032ae:	e841 2300 	strex	r3, r2, [r1]
 80032b2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80032b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1e5      	bne.n	8003286 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2220      	movs	r2, #32
 80032be:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2220      	movs	r2, #32
 80032c4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2200      	movs	r2, #0
 80032ca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e067      	b.n	80033a2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0304 	and.w	r3, r3, #4
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d04f      	beq.n	8003380 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	69db      	ldr	r3, [r3, #28]
 80032e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80032ee:	d147      	bne.n	8003380 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80032f8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003302:	e853 3f00 	ldrex	r3, [r3]
 8003306:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800330a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800330e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	461a      	mov	r2, r3
 8003316:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003318:	637b      	str	r3, [r7, #52]	; 0x34
 800331a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800331c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800331e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003320:	e841 2300 	strex	r3, r2, [r1]
 8003324:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003328:	2b00      	cmp	r3, #0
 800332a:	d1e6      	bne.n	80032fa <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	3308      	adds	r3, #8
 8003332:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	e853 3f00 	ldrex	r3, [r3]
 800333a:	613b      	str	r3, [r7, #16]
   return(result);
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	f023 0301 	bic.w	r3, r3, #1
 8003342:	66bb      	str	r3, [r7, #104]	; 0x68
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	3308      	adds	r3, #8
 800334a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800334c:	623a      	str	r2, [r7, #32]
 800334e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003350:	69f9      	ldr	r1, [r7, #28]
 8003352:	6a3a      	ldr	r2, [r7, #32]
 8003354:	e841 2300 	strex	r3, r2, [r1]
 8003358:	61bb      	str	r3, [r7, #24]
   return(result);
 800335a:	69bb      	ldr	r3, [r7, #24]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d1e5      	bne.n	800332c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2220      	movs	r2, #32
 8003364:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2220      	movs	r2, #32
 800336a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2220      	movs	r2, #32
 8003370:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2200      	movs	r2, #0
 8003378:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	e010      	b.n	80033a2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	69da      	ldr	r2, [r3, #28]
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	4013      	ands	r3, r2
 800338a:	68ba      	ldr	r2, [r7, #8]
 800338c:	429a      	cmp	r2, r3
 800338e:	bf0c      	ite	eq
 8003390:	2301      	moveq	r3, #1
 8003392:	2300      	movne	r3, #0
 8003394:	b2db      	uxtb	r3, r3
 8003396:	461a      	mov	r2, r3
 8003398:	79fb      	ldrb	r3, [r7, #7]
 800339a:	429a      	cmp	r2, r3
 800339c:	f43f af4a 	beq.w	8003234 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033a0:	2300      	movs	r3, #0
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3770      	adds	r7, #112	; 0x70
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
	...

080033ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b091      	sub	sp, #68	; 0x44
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	60b9      	str	r1, [r7, #8]
 80033b6:	4613      	mov	r3, r2
 80033b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	68ba      	ldr	r2, [r7, #8]
 80033be:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	88fa      	ldrh	r2, [r7, #6]
 80033c4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	88fa      	ldrh	r2, [r7, #6]
 80033cc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2200      	movs	r2, #0
 80033d4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033de:	d10e      	bne.n	80033fe <UART_Start_Receive_IT+0x52>
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	691b      	ldr	r3, [r3, #16]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d105      	bne.n	80033f4 <UART_Start_Receive_IT+0x48>
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f240 12ff 	movw	r2, #511	; 0x1ff
 80033ee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80033f2:	e02d      	b.n	8003450 <UART_Start_Receive_IT+0xa4>
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	22ff      	movs	r2, #255	; 0xff
 80033f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80033fc:	e028      	b.n	8003450 <UART_Start_Receive_IT+0xa4>
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d10d      	bne.n	8003422 <UART_Start_Receive_IT+0x76>
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	691b      	ldr	r3, [r3, #16]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d104      	bne.n	8003418 <UART_Start_Receive_IT+0x6c>
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	22ff      	movs	r2, #255	; 0xff
 8003412:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003416:	e01b      	b.n	8003450 <UART_Start_Receive_IT+0xa4>
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	227f      	movs	r2, #127	; 0x7f
 800341c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003420:	e016      	b.n	8003450 <UART_Start_Receive_IT+0xa4>
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800342a:	d10d      	bne.n	8003448 <UART_Start_Receive_IT+0x9c>
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	691b      	ldr	r3, [r3, #16]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d104      	bne.n	800343e <UART_Start_Receive_IT+0x92>
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	227f      	movs	r2, #127	; 0x7f
 8003438:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800343c:	e008      	b.n	8003450 <UART_Start_Receive_IT+0xa4>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	223f      	movs	r2, #63	; 0x3f
 8003442:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003446:	e003      	b.n	8003450 <UART_Start_Receive_IT+0xa4>
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2200      	movs	r2, #0
 800344c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2222      	movs	r2, #34	; 0x22
 800345c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	3308      	adds	r3, #8
 8003464:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003468:	e853 3f00 	ldrex	r3, [r3]
 800346c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800346e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003470:	f043 0301 	orr.w	r3, r3, #1
 8003474:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	3308      	adds	r3, #8
 800347c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800347e:	637a      	str	r2, [r7, #52]	; 0x34
 8003480:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003482:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003484:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003486:	e841 2300 	strex	r3, r2, [r1]
 800348a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800348c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800348e:	2b00      	cmp	r3, #0
 8003490:	d1e5      	bne.n	800345e <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800349a:	d107      	bne.n	80034ac <UART_Start_Receive_IT+0x100>
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	691b      	ldr	r3, [r3, #16]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d103      	bne.n	80034ac <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	4a15      	ldr	r2, [pc, #84]	; (80034fc <UART_Start_Receive_IT+0x150>)
 80034a8:	665a      	str	r2, [r3, #100]	; 0x64
 80034aa:	e002      	b.n	80034b2 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	4a14      	ldr	r2, [pc, #80]	; (8003500 <UART_Start_Receive_IT+0x154>)
 80034b0:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	e853 3f00 	ldrex	r3, [r3]
 80034c6:	613b      	str	r3, [r7, #16]
   return(result);
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80034ce:	63bb      	str	r3, [r7, #56]	; 0x38
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	461a      	mov	r2, r3
 80034d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034d8:	623b      	str	r3, [r7, #32]
 80034da:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034dc:	69f9      	ldr	r1, [r7, #28]
 80034de:	6a3a      	ldr	r2, [r7, #32]
 80034e0:	e841 2300 	strex	r3, r2, [r1]
 80034e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d1e6      	bne.n	80034ba <UART_Start_Receive_IT+0x10e>
  return HAL_OK;
 80034ec:	2300      	movs	r3, #0
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3744      	adds	r7, #68	; 0x44
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
 80034fa:	bf00      	nop
 80034fc:	080037a7 	.word	0x080037a7
 8003500:	0800364b 	.word	0x0800364b

08003504 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003504:	b480      	push	{r7}
 8003506:	b095      	sub	sp, #84	; 0x54
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003512:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003514:	e853 3f00 	ldrex	r3, [r3]
 8003518:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800351a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800351c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003520:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	461a      	mov	r2, r3
 8003528:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800352a:	643b      	str	r3, [r7, #64]	; 0x40
 800352c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800352e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003530:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003532:	e841 2300 	strex	r3, r2, [r1]
 8003536:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800353a:	2b00      	cmp	r3, #0
 800353c:	d1e6      	bne.n	800350c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	3308      	adds	r3, #8
 8003544:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003546:	6a3b      	ldr	r3, [r7, #32]
 8003548:	e853 3f00 	ldrex	r3, [r3]
 800354c:	61fb      	str	r3, [r7, #28]
   return(result);
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	f023 0301 	bic.w	r3, r3, #1
 8003554:	64bb      	str	r3, [r7, #72]	; 0x48
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	3308      	adds	r3, #8
 800355c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800355e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003560:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003562:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003564:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003566:	e841 2300 	strex	r3, r2, [r1]
 800356a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800356c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800356e:	2b00      	cmp	r3, #0
 8003570:	d1e5      	bne.n	800353e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003576:	2b01      	cmp	r3, #1
 8003578:	d118      	bne.n	80035ac <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	e853 3f00 	ldrex	r3, [r3]
 8003586:	60bb      	str	r3, [r7, #8]
   return(result);
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	f023 0310 	bic.w	r3, r3, #16
 800358e:	647b      	str	r3, [r7, #68]	; 0x44
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	461a      	mov	r2, r3
 8003596:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003598:	61bb      	str	r3, [r7, #24]
 800359a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800359c:	6979      	ldr	r1, [r7, #20]
 800359e:	69ba      	ldr	r2, [r7, #24]
 80035a0:	e841 2300 	strex	r3, r2, [r1]
 80035a4:	613b      	str	r3, [r7, #16]
   return(result);
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1e6      	bne.n	800357a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2220      	movs	r2, #32
 80035b0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2200      	movs	r2, #0
 80035b6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	665a      	str	r2, [r3, #100]	; 0x64
}
 80035be:	bf00      	nop
 80035c0:	3754      	adds	r7, #84	; 0x54
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr

080035ca <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b084      	sub	sp, #16
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2200      	movs	r2, #0
 80035dc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2200      	movs	r2, #0
 80035e4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80035e8:	68f8      	ldr	r0, [r7, #12]
 80035ea:	f7ff fb45 	bl	8002c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80035ee:	bf00      	nop
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80035f6:	b580      	push	{r7, lr}
 80035f8:	b088      	sub	sp, #32
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	e853 3f00 	ldrex	r3, [r3]
 800360a:	60bb      	str	r3, [r7, #8]
   return(result);
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003612:	61fb      	str	r3, [r7, #28]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	461a      	mov	r2, r3
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	61bb      	str	r3, [r7, #24]
 800361e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003620:	6979      	ldr	r1, [r7, #20]
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	e841 2300 	strex	r3, r2, [r1]
 8003628:	613b      	str	r3, [r7, #16]
   return(result);
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d1e6      	bne.n	80035fe <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2220      	movs	r2, #32
 8003634:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f7ff fb11 	bl	8002c64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003642:	bf00      	nop
 8003644:	3720      	adds	r7, #32
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800364a:	b580      	push	{r7, lr}
 800364c:	b096      	sub	sp, #88	; 0x58
 800364e:	af00      	add	r7, sp, #0
 8003650:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003658:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003660:	2b22      	cmp	r3, #34	; 0x22
 8003662:	f040 8094 	bne.w	800378e <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800366c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003670:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8003674:	b2d9      	uxtb	r1, r3
 8003676:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800367a:	b2da      	uxtb	r2, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003680:	400a      	ands	r2, r1
 8003682:	b2d2      	uxtb	r2, r2
 8003684:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800368a:	1c5a      	adds	r2, r3, #1
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003696:	b29b      	uxth	r3, r3
 8003698:	3b01      	subs	r3, #1
 800369a:	b29a      	uxth	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d177      	bne.n	800379e <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036b6:	e853 3f00 	ldrex	r3, [r3]
 80036ba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80036bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036be:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80036c2:	653b      	str	r3, [r7, #80]	; 0x50
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	461a      	mov	r2, r3
 80036ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036cc:	647b      	str	r3, [r7, #68]	; 0x44
 80036ce:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036d0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80036d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80036d4:	e841 2300 	strex	r3, r2, [r1]
 80036d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80036da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d1e6      	bne.n	80036ae <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	3308      	adds	r3, #8
 80036e6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ea:	e853 3f00 	ldrex	r3, [r3]
 80036ee:	623b      	str	r3, [r7, #32]
   return(result);
 80036f0:	6a3b      	ldr	r3, [r7, #32]
 80036f2:	f023 0301 	bic.w	r3, r3, #1
 80036f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	3308      	adds	r3, #8
 80036fe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003700:	633a      	str	r2, [r7, #48]	; 0x30
 8003702:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003704:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003706:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003708:	e841 2300 	strex	r3, r2, [r1]
 800370c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800370e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003710:	2b00      	cmp	r3, #0
 8003712:	d1e5      	bne.n	80036e0 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2220      	movs	r2, #32
 8003718:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003724:	2b01      	cmp	r3, #1
 8003726:	d12e      	bne.n	8003786 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	e853 3f00 	ldrex	r3, [r3]
 800373a:	60fb      	str	r3, [r7, #12]
   return(result);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f023 0310 	bic.w	r3, r3, #16
 8003742:	64bb      	str	r3, [r7, #72]	; 0x48
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	461a      	mov	r2, r3
 800374a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800374c:	61fb      	str	r3, [r7, #28]
 800374e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003750:	69b9      	ldr	r1, [r7, #24]
 8003752:	69fa      	ldr	r2, [r7, #28]
 8003754:	e841 2300 	strex	r3, r2, [r1]
 8003758:	617b      	str	r3, [r7, #20]
   return(result);
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d1e6      	bne.n	800372e <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	69db      	ldr	r3, [r3, #28]
 8003766:	f003 0310 	and.w	r3, r3, #16
 800376a:	2b10      	cmp	r3, #16
 800376c:	d103      	bne.n	8003776 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2210      	movs	r2, #16
 8003774:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800377c:	4619      	mov	r1, r3
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f7ff fa84 	bl	8002c8c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003784:	e00b      	b.n	800379e <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f7fc fd24 	bl	80001d4 <HAL_UART_RxCpltCallback>
}
 800378c:	e007      	b.n	800379e <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	699a      	ldr	r2, [r3, #24]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f042 0208 	orr.w	r2, r2, #8
 800379c:	619a      	str	r2, [r3, #24]
}
 800379e:	bf00      	nop
 80037a0:	3758      	adds	r7, #88	; 0x58
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}

080037a6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80037a6:	b580      	push	{r7, lr}
 80037a8:	b096      	sub	sp, #88	; 0x58
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80037b4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037bc:	2b22      	cmp	r3, #34	; 0x22
 80037be:	f040 8094 	bne.w	80038ea <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80037c8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037d0:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80037d2:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80037d6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80037da:	4013      	ands	r3, r2
 80037dc:	b29a      	uxth	r2, r3
 80037de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037e0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037e6:	1c9a      	adds	r2, r3, #2
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80037f2:	b29b      	uxth	r3, r3
 80037f4:	3b01      	subs	r3, #1
 80037f6:	b29a      	uxth	r2, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003804:	b29b      	uxth	r3, r3
 8003806:	2b00      	cmp	r3, #0
 8003808:	d177      	bne.n	80038fa <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003810:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003812:	e853 3f00 	ldrex	r3, [r3]
 8003816:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800381a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800381e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	461a      	mov	r2, r3
 8003826:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003828:	643b      	str	r3, [r7, #64]	; 0x40
 800382a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800382c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800382e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003830:	e841 2300 	strex	r3, r2, [r1]
 8003834:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003838:	2b00      	cmp	r3, #0
 800383a:	d1e6      	bne.n	800380a <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	3308      	adds	r3, #8
 8003842:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003844:	6a3b      	ldr	r3, [r7, #32]
 8003846:	e853 3f00 	ldrex	r3, [r3]
 800384a:	61fb      	str	r3, [r7, #28]
   return(result);
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	f023 0301 	bic.w	r3, r3, #1
 8003852:	64bb      	str	r3, [r7, #72]	; 0x48
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	3308      	adds	r3, #8
 800385a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800385c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800385e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003860:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003862:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003864:	e841 2300 	strex	r3, r2, [r1]
 8003868:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800386a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386c:	2b00      	cmp	r3, #0
 800386e:	d1e5      	bne.n	800383c <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2220      	movs	r2, #32
 8003874:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2200      	movs	r2, #0
 800387a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003880:	2b01      	cmp	r3, #1
 8003882:	d12e      	bne.n	80038e2 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	e853 3f00 	ldrex	r3, [r3]
 8003896:	60bb      	str	r3, [r7, #8]
   return(result);
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	f023 0310 	bic.w	r3, r3, #16
 800389e:	647b      	str	r3, [r7, #68]	; 0x44
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	461a      	mov	r2, r3
 80038a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038a8:	61bb      	str	r3, [r7, #24]
 80038aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ac:	6979      	ldr	r1, [r7, #20]
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	e841 2300 	strex	r3, r2, [r1]
 80038b4:	613b      	str	r3, [r7, #16]
   return(result);
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d1e6      	bne.n	800388a <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	69db      	ldr	r3, [r3, #28]
 80038c2:	f003 0310 	and.w	r3, r3, #16
 80038c6:	2b10      	cmp	r3, #16
 80038c8:	d103      	bne.n	80038d2 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2210      	movs	r2, #16
 80038d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80038d8:	4619      	mov	r1, r3
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f7ff f9d6 	bl	8002c8c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80038e0:	e00b      	b.n	80038fa <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f7fc fc76 	bl	80001d4 <HAL_UART_RxCpltCallback>
}
 80038e8:	e007      	b.n	80038fa <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	699a      	ldr	r2, [r3, #24]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f042 0208 	orr.w	r2, r2, #8
 80038f8:	619a      	str	r2, [r3, #24]
}
 80038fa:	bf00      	nop
 80038fc:	3758      	adds	r7, #88	; 0x58
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}

08003902 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003902:	b480      	push	{r7}
 8003904:	b083      	sub	sp, #12
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800390a:	bf00      	nop
 800390c:	370c      	adds	r7, #12
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
	...

08003918 <__libc_init_array>:
 8003918:	b570      	push	{r4, r5, r6, lr}
 800391a:	4e0d      	ldr	r6, [pc, #52]	; (8003950 <__libc_init_array+0x38>)
 800391c:	4c0d      	ldr	r4, [pc, #52]	; (8003954 <__libc_init_array+0x3c>)
 800391e:	1ba4      	subs	r4, r4, r6
 8003920:	10a4      	asrs	r4, r4, #2
 8003922:	2500      	movs	r5, #0
 8003924:	42a5      	cmp	r5, r4
 8003926:	d109      	bne.n	800393c <__libc_init_array+0x24>
 8003928:	4e0b      	ldr	r6, [pc, #44]	; (8003958 <__libc_init_array+0x40>)
 800392a:	4c0c      	ldr	r4, [pc, #48]	; (800395c <__libc_init_array+0x44>)
 800392c:	f000 f820 	bl	8003970 <_init>
 8003930:	1ba4      	subs	r4, r4, r6
 8003932:	10a4      	asrs	r4, r4, #2
 8003934:	2500      	movs	r5, #0
 8003936:	42a5      	cmp	r5, r4
 8003938:	d105      	bne.n	8003946 <__libc_init_array+0x2e>
 800393a:	bd70      	pop	{r4, r5, r6, pc}
 800393c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003940:	4798      	blx	r3
 8003942:	3501      	adds	r5, #1
 8003944:	e7ee      	b.n	8003924 <__libc_init_array+0xc>
 8003946:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800394a:	4798      	blx	r3
 800394c:	3501      	adds	r5, #1
 800394e:	e7f2      	b.n	8003936 <__libc_init_array+0x1e>
 8003950:	080039c0 	.word	0x080039c0
 8003954:	080039c0 	.word	0x080039c0
 8003958:	080039c0 	.word	0x080039c0
 800395c:	080039c4 	.word	0x080039c4

08003960 <memset>:
 8003960:	4402      	add	r2, r0
 8003962:	4603      	mov	r3, r0
 8003964:	4293      	cmp	r3, r2
 8003966:	d100      	bne.n	800396a <memset+0xa>
 8003968:	4770      	bx	lr
 800396a:	f803 1b01 	strb.w	r1, [r3], #1
 800396e:	e7f9      	b.n	8003964 <memset+0x4>

08003970 <_init>:
 8003970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003972:	bf00      	nop
 8003974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003976:	bc08      	pop	{r3}
 8003978:	469e      	mov	lr, r3
 800397a:	4770      	bx	lr

0800397c <_fini>:
 800397c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800397e:	bf00      	nop
 8003980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003982:	bc08      	pop	{r3}
 8003984:	469e      	mov	lr, r3
 8003986:	4770      	bx	lr
