// Seed: 1341352289
module module_0 (
    output uwire id_0,
    input wire id_1,
    input tri id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wire id_5
);
  wire id_7;
  module_2 modCall_1 (id_4);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    input  wire  id_2,
    input  tri1  id_3,
    input  wand  id_4,
    input  wire  id_5
);
  assign id_1 = -1;
  nand primCall (id_1, id_5, id_4);
  module_0 modCall_1 (
      id_1,
      id_5,
      id_2,
      id_1,
      id_2,
      id_3
  );
endmodule
module module_2 (
    input tri0 id_0
);
endmodule
module module_3 (
    input supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    input uwire id_3,
    input supply0 id_4,
    output wire id_5,
    input tri id_6,
    output logic id_7,
    output tri0 id_8,
    input wand id_9,
    input uwire id_10,
    output tri1 id_11
);
  assign id_5 = -1 | 1;
  wire [1 'b0 : -1 'b0] id_13;
  assign id_7 = 1'b0;
  module_2 modCall_1 (id_0);
  always id_7 = 1 & id_6 & id_3;
endmodule
