#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Fri Oct 25 02:08:51 2019
# Process ID: 160712
# Current directory: /proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.runs/impl_1
# Command line: vivado -log zed_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zed_wrapper.tcl -notrace
# Log file: /proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.runs/impl_1/zed_wrapper.vdi
# Journal file: /proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
135 Beta devices matching pattern found, 135 enabled.
enable_beta_device: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1627.688 ; gain = 83.023 ; free physical = 112657 ; free virtual = 534753
source zed_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip'.
Command: link_design -top zed_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_btns_5bits_0/zed_btns_5bits_0.dcp' for cell 'zed_i/btns_5bits'
INFO: [Project 1-454] Reading design checkpoint '/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_leds_8bits_0/zed_leds_8bits_0.dcp' for cell 'zed_i/leds_8bits'
INFO: [Project 1-454] Reading design checkpoint '/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_processing_system7_1_0/zed_processing_system7_1_0.dcp' for cell 'zed_i/processing_system7_1'
INFO: [Project 1-454] Reading design checkpoint '/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_rst_ps7_1_100M_0/zed_rst_ps7_1_100M_0.dcp' for cell 'zed_i/rst_ps7_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_sws_8bits_0/zed_sws_8bits_0.dcp' for cell 'zed_i/sws_8bits'
INFO: [Project 1-454] Reading design checkpoint '/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_xbar_0/zed_xbar_0.dcp' for cell 'zed_i/ps7_1_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_auto_pc_0/zed_auto_pc_0.dcp' for cell 'zed_i/ps7_1_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1942.727 ; gain = 0.000 ; free physical = 112147 ; free virtual = 534244
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_processing_system7_1_0/zed_processing_system7_1_0.xdc] for cell 'zed_i/processing_system7_1/inst'
Finished Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_processing_system7_1_0/zed_processing_system7_1_0.xdc] for cell 'zed_i/processing_system7_1/inst'
Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_btns_5bits_0/zed_btns_5bits_0_board.xdc] for cell 'zed_i/btns_5bits/U0'
Finished Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_btns_5bits_0/zed_btns_5bits_0_board.xdc] for cell 'zed_i/btns_5bits/U0'
Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_btns_5bits_0/zed_btns_5bits_0.xdc] for cell 'zed_i/btns_5bits/U0'
Finished Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_btns_5bits_0/zed_btns_5bits_0.xdc] for cell 'zed_i/btns_5bits/U0'
Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_rst_ps7_1_100M_0/zed_rst_ps7_1_100M_0_board.xdc] for cell 'zed_i/rst_ps7_1_100M/U0'
Finished Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_rst_ps7_1_100M_0/zed_rst_ps7_1_100M_0_board.xdc] for cell 'zed_i/rst_ps7_1_100M/U0'
Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_rst_ps7_1_100M_0/zed_rst_ps7_1_100M_0.xdc] for cell 'zed_i/rst_ps7_1_100M/U0'
Finished Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_rst_ps7_1_100M_0/zed_rst_ps7_1_100M_0.xdc] for cell 'zed_i/rst_ps7_1_100M/U0'
Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_leds_8bits_0/zed_leds_8bits_0_board.xdc] for cell 'zed_i/leds_8bits/U0'
Finished Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_leds_8bits_0/zed_leds_8bits_0_board.xdc] for cell 'zed_i/leds_8bits/U0'
Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_leds_8bits_0/zed_leds_8bits_0.xdc] for cell 'zed_i/leds_8bits/U0'
Finished Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_leds_8bits_0/zed_leds_8bits_0.xdc] for cell 'zed_i/leds_8bits/U0'
Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_sws_8bits_0/zed_sws_8bits_0_board.xdc] for cell 'zed_i/sws_8bits/U0'
Finished Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_sws_8bits_0/zed_sws_8bits_0_board.xdc] for cell 'zed_i/sws_8bits/U0'
Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_sws_8bits_0/zed_sws_8bits_0.xdc] for cell 'zed_i/sws_8bits/U0'
Finished Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/sources_1/bd/zed/ip/zed_sws_8bits_0/zed_sws_8bits_0.xdc] for cell 'zed_i/sws_8bits/U0'
Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/constrs_1/new/avnet-digilent-zedboard-2019.2.xdc]
Finished Parsing XDC File [/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.srcs/constrs_1/new/avnet-digilent-zedboard-2019.2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.281 ; gain = 0.000 ; free physical = 112023 ; free virtual = 534119
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2096.281 ; gain = 417.973 ; free physical = 112023 ; free virtual = 534119
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2133.938 ; gain = 37.648 ; free physical = 112416 ; free virtual = 534511

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8c9caaf6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2558.793 ; gain = 424.855 ; free physical = 111847 ; free virtual = 533958

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7f718d16

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2716.730 ; gain = 0.004 ; free physical = 111662 ; free virtual = 533773
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 58 cells
INFO: [Opt 31-1021] In phase Retarget, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7f718d16

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2716.730 ; gain = 0.004 ; free physical = 111662 ; free virtual = 533773
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 144b15cb2

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2716.730 ; gain = 0.004 ; free physical = 111663 ; free virtual = 533774
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 215 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 144b15cb2

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2716.730 ; gain = 0.004 ; free physical = 111663 ; free virtual = 533774
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 144b15cb2

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2716.730 ; gain = 0.004 ; free physical = 111663 ; free virtual = 533774
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1283166b5

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2716.730 ; gain = 0.004 ; free physical = 111663 ; free virtual = 533774
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              58  |                                             13  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |             215  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.730 ; gain = 0.000 ; free physical = 111662 ; free virtual = 533773
Ending Logic Optimization Task | Checksum: 14b7aadfc

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2716.730 ; gain = 0.004 ; free physical = 111662 ; free virtual = 533773

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14b7aadfc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2716.730 ; gain = 0.000 ; free physical = 111661 ; free virtual = 533772

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14b7aadfc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.730 ; gain = 0.000 ; free physical = 111661 ; free virtual = 533772

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.730 ; gain = 0.000 ; free physical = 111661 ; free virtual = 533772
Ending Netlist Obfuscation Task | Checksum: 14b7aadfc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.730 ; gain = 0.000 ; free physical = 111661 ; free virtual = 533772
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2716.730 ; gain = 620.441 ; free physical = 111661 ; free virtual = 533772
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.730 ; gain = 0.000 ; free physical = 111661 ; free virtual = 533772
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2716.730 ; gain = 0.000 ; free physical = 111652 ; free virtual = 533765
INFO: [Common 17-1381] The checkpoint '/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.runs/impl_1/zed_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zed_wrapper_drc_opted.rpt -pb zed_wrapper_drc_opted.pb -rpx zed_wrapper_drc_opted.rpx
Command: report_drc -file zed_wrapper_drc_opted.rpt -pb zed_wrapper_drc_opted.pb -rpx zed_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.runs/impl_1/zed_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2763.445 ; gain = 46.703 ; free physical = 111453 ; free virtual = 533566
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111491 ; free virtual = 533603
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f29e7fda

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111490 ; free virtual = 533603
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111490 ; free virtual = 533602

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11a5b57fe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111403 ; free virtual = 533516

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d4ece0e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111385 ; free virtual = 533499

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d4ece0e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111384 ; free virtual = 533498
Phase 1 Placer Initialization | Checksum: 1d4ece0e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111382 ; free virtual = 533496

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18c1f06fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111362 ; free virtual = 533476

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 38 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 0 new cell, deleted 17 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111299 ; free virtual = 533414

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             17  |                    17  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             17  |                    17  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1c8119540

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111285 ; free virtual = 533400
Phase 2.2 Global Placement Core | Checksum: 1f0b2e3b3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111275 ; free virtual = 533390
Phase 2 Global Placement | Checksum: 1f0b2e3b3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111276 ; free virtual = 533391

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2803fe167

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111275 ; free virtual = 533391

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2183e81e8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111267 ; free virtual = 533382

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2796b13f3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111266 ; free virtual = 533382

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22fd2b9bb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111266 ; free virtual = 533381

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17251b6bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111252 ; free virtual = 533369

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15ab3c478

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111251 ; free virtual = 533368

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1112b5ec0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111250 ; free virtual = 533367
Phase 3 Detail Placement | Checksum: 1112b5ec0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111250 ; free virtual = 533366

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 193014226

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 193014226

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111238 ; free virtual = 533355
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.448. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f40124d6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111238 ; free virtual = 533355
Phase 4.1 Post Commit Optimization | Checksum: f40124d6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111237 ; free virtual = 533354

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f40124d6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111236 ; free virtual = 533353

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f40124d6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111236 ; free virtual = 533353

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111237 ; free virtual = 533354
Phase 4.4 Final Placement Cleanup | Checksum: 8286e531

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111237 ; free virtual = 533353
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8286e531

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111237 ; free virtual = 533353
Ending Placer Task | Checksum: 51f90af0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111237 ; free virtual = 533353
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111251 ; free virtual = 533368
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111251 ; free virtual = 533367
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2763.445 ; gain = 0.000 ; free physical = 111237 ; free virtual = 533357
INFO: [Common 17-1381] The checkpoint '/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.runs/impl_1/zed_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zed_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2763.453 ; gain = 0.000 ; free physical = 111232 ; free virtual = 533355
INFO: [runtcl-4] Executing : report_utilization -file zed_wrapper_utilization_placed.rpt -pb zed_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zed_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2763.453 ; gain = 0.000 ; free physical = 111244 ; free virtual = 533366
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.453 ; gain = 0.000 ; free physical = 111216 ; free virtual = 533338
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2766.410 ; gain = 2.957 ; free physical = 111204 ; free virtual = 533332
INFO: [Common 17-1381] The checkpoint '/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.runs/impl_1/zed_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 11ce0fec ConstDB: 0 ShapeSum: 402afb04 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14dee0bd0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2870.633 ; gain = 9.996 ; free physical = 110974 ; free virtual = 533152
Post Restoration Checksum: NetGraph: 54ea0097 NumContArr: f9040b39 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14dee0bd0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2870.633 ; gain = 9.996 ; free physical = 110973 ; free virtual = 533150

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14dee0bd0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2902.633 ; gain = 41.996 ; free physical = 110940 ; free virtual = 533117

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14dee0bd0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2902.633 ; gain = 41.996 ; free physical = 110940 ; free virtual = 533117
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18e916771

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110931 ; free virtual = 533109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.494  | TNS=0.000  | WHS=-0.188 | THS=-23.329|

Phase 2 Router Initialization | Checksum: 2805d1b13

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110920 ; free virtual = 533099

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1635
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1635
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fbb939c4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110918 ; free virtual = 533098

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.595  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 228292a98

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110891 ; free virtual = 533071

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.595  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: abd87cc1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110891 ; free virtual = 533071
Phase 4 Rip-up And Reroute | Checksum: abd87cc1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110890 ; free virtual = 533070

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13cd455d7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110889 ; free virtual = 533069
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.745  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 13cd455d7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110888 ; free virtual = 533068

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13cd455d7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110888 ; free virtual = 533068
Phase 5 Delay and Skew Optimization | Checksum: 13cd455d7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110888 ; free virtual = 533068

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 59fe43e8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110887 ; free virtual = 533066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.745  | TNS=0.000  | WHS=0.052  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1176377ca

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110887 ; free virtual = 533066
Phase 6 Post Hold Fix | Checksum: 1176377ca

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110887 ; free virtual = 533066

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.212644 %
  Global Horizontal Routing Utilization  = 0.306542 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 77f90ec5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110885 ; free virtual = 533065

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 77f90ec5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110884 ; free virtual = 533063

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 129008758

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110882 ; free virtual = 533061

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.745  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 129008758

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110882 ; free virtual = 533062
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.688 ; gain = 67.051 ; free physical = 110918 ; free virtual = 533098

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2927.688 ; gain = 161.266 ; free physical = 110918 ; free virtual = 533098
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2927.688 ; gain = 0.000 ; free physical = 110918 ; free virtual = 533098
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2927.688 ; gain = 0.000 ; free physical = 110902 ; free virtual = 533087
INFO: [Common 17-1381] The checkpoint '/proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.runs/impl_1/zed_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zed_wrapper_drc_routed.rpt -pb zed_wrapper_drc_routed.pb -rpx zed_wrapper_drc_routed.rpx
Command: report_drc -file zed_wrapper_drc_routed.rpt -pb zed_wrapper_drc_routed.pb -rpx zed_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.runs/impl_1/zed_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3021.094 ; gain = 93.395 ; free physical = 110723 ; free virtual = 532907
INFO: [runtcl-4] Executing : report_methodology -file zed_wrapper_methodology_drc_routed.rpt -pb zed_wrapper_methodology_drc_routed.pb -rpx zed_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zed_wrapper_methodology_drc_routed.rpt -pb zed_wrapper_methodology_drc_routed.pb -rpx zed_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.runs/impl_1/zed_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zed_wrapper_power_routed.rpt -pb zed_wrapper_power_summary_routed.pb -rpx zed_wrapper_power_routed.rpx
Command: report_power -file zed_wrapper_power_routed.rpt -pb zed_wrapper_power_summary_routed.pb -rpx zed_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zed_wrapper_route_status.rpt -pb zed_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zed_wrapper_timing_summary_routed.rpt -pb zed_wrapper_timing_summary_routed.pb -rpx zed_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file zed_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zed_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zed_wrapper_bus_skew_routed.rpt -pb zed_wrapper_bus_skew_routed.pb -rpx zed_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 02:10:34 2019...
#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Fri Oct 25 02:10:40 2019
# Process ID: 186178
# Current directory: /proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.runs/impl_1
# Command line: vivado -log zed_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zed_wrapper.tcl -notrace
# Log file: /proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.runs/impl_1/zed_wrapper.vdi
# Journal file: /proj/petalinux/2019.2/petalinux-v2019.2_1025_1/logs/bsps/avnet-digilent-zedboard-2019.2/hw_proj/avnet-digilent-zedboard-2019.2/avnet-digilent-zedboard-2019.2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
135 Beta devices matching pattern found, 135 enabled.
enable_beta_device: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1627.719 ; gain = 83.023 ; free physical = 101252 ; free virtual = 523452
source zed_wrapper.tcl -notrace
Command: open_checkpoint zed_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1651.527 ; gain = 23.809 ; free physical = 101199 ; free virtual = 523398
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1904.066 ; gain = 0.000 ; free physical = 101098 ; free virtual = 523314
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2485.387 ; gain = 5.938 ; free physical = 99728 ; free virtual = 522000
Restored from archive | CPU: 0.450000 secs | Memory: 3.031654 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2485.387 ; gain = 5.938 ; free physical = 99728 ; free virtual = 522000
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2485.387 ; gain = 0.000 ; free physical = 99721 ; free virtual = 521993
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.2 (64-bit) build 2700185
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2485.387 ; gain = 857.668 ; free physical = 99719 ; free virtual = 521992
Command: write_bitstream -force zed_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2019.2_1024_1831/installs/lin64/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zed_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2909.754 ; gain = 424.367 ; free physical = 104891 ; free virtual = 527151
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 02:11:41 2019...
