#VERSION#
1.06
#SIGNALTUPLE#
1
237
WB_rdaddr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
2
77
Instr_out[31]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
3
77
Instr_out[6:0]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
4
559
ZeroFlag
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
5
244
ID_pcout
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
6
13
PC_imm
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
7
308
ID_rs2data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
8
384
ID_rs1addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
9
389
ID_rs2addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
10
556
EXE_Funct3
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
11
6
clk
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
12
7
rst
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
13
11
BranchCtrl
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
14
399
rs2addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
15
173
PC_out[1:0]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
16
173
PC_out[31:16]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
17
629
Forward_Memrddata
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
18
451
Forward_rs1src
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
19
453
Forward_rs2src
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
20
1505
IF.PC.PCWrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
21
1506
IF.PC.PC_in
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
22
1538
IF.PC.PC_out
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
23
811
IF.PC_jr
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
24
974
IF.PC_4
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
25
779
IF.PC_imm
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
26
777
IF.BranchCtrl
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
27
844
IF.IFID_RegWrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
28
141
IF_instrout
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
29
843
IF.InstrFlush
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
30
77
Instr_out
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
31
846
IF.Instr_out
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
32
845
IF.PCWrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
33
173
PC_out
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
34
2691
ID.RF.RegWrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
35
2702
ID.RF.WB_rdaddr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
36
2707
ID.RF.WB_rddata
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
37
2692
ID.RF.rs1_addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
38
2739
ID.RF.rs1data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
39
2697
ID.RF.rs2_addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
40
2771
ID.RF.rs2data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
41
13280
ID.IG.Imm
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
42
13245
ID.IG.ImmType
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
43
13248
ID.IG.Instr_out[31:7]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
44
13521
ID.CU.ALUOP
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
45
13525
ID.CU.ALUSrc
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
46
13518
ID.CU.ImmType
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
47
13527
ID.CU.MemRead
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
48
13528
ID.CU.MemWrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
49
13529
ID.CU.MemtoReg
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
50
13511
ID.CU.OPcode
6
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
51
13524
ID.CU.PCtoRegSrc
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
52
13526
ID.CU.RDSrc
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
53
13530
ID.CU.RegWrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
54
13531
ID.CU.branch
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
55
2024
ID.IDFlush
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
56
1922
ID.IF_instrout
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
57
1986
ID.WB_RegWrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
58
1987
ID.WB_rdaddr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
59
1992
ID.WB_rddata
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
60
15165
EXE.ALU.ALUCtrl
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
61
15171
EXE.ALU.ALUout
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
62
15170
EXE.ALU.ZeroFlag
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
63
15101
EXE.ALU.rs1
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
64
15133
EXE.ALU.rs2
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
65
15267
EXE.ALU.sum[0]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
66
15267
EXE.ALU.sum[31:1]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
67
16619
EXE.ALUCtrl.ALUCtrl
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
68
16606
EXE.ALUCtrl.ALUOP
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
69
16609
EXE.ALUCtrl.Funct3
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
70
16612
EXE.ALUCtrl.Funct7
6
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
71
487
EXE_PCtoReg
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
72
519
EXE_rs2data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
73
14278
EXE.Forward_rs1src
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
74
14280
EXE.Forward_rs2src
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
75
14204
EXE.ID_ALUOP
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
76
14208
EXE.ID_ALUSrc
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
77
14179
EXE.ID_Funct3
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
78
14182
EXE.ID_Funct7
6
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
79
14207
EXE.ID_PCtoRegSrc
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
80
14147
EXE.ID_imm
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
81
14051
EXE.ID_pcout
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
82
14083
EXE.ID_rs1data
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
83
14214
EXE.MEM_rddata
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
84
14392
EXE.PC_imm
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
85
14424
EXE.PC_jr
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
86
14246
EXE.WB_rddata
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
87
14391
EXE.ZeroFlag
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
88
565
DM_dataout
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
89
17233
MEM.EXE_ALUout
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
90
17229
MEM.EXE_MemRead
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
91
17230
MEM.EXE_MemWrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
92
17265
MEM.EXE_PCtoReg
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
93
17228
MEM.EXE_rdsrc
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
94
17408
MEM.Forward_Memrddata
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
95
17472
MEM.MEM_CS
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
96
704
MEM_CS
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
97
698
MEM_WEB
3
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
98
661
MEM_din
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
99
419
MEM_rddata
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
100
17976
WB.MEM_MemtoReg
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
101
17977
WB.MEM_RegWrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
102
18010
WB.MEM_dout
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
103
18042
WB.MEM_rdaddr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
104
17978
WB.MEM_rddata
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
105
18047
WB.WB_rddata
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
106
18122
BC.BranchCtrl
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
107
18119
BC.ID_branch
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
108
18121
BC.ZeroFlag
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
109
18186
FU.EXE_RegWrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
110
18181
FU.EXE_rdaddr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
111
18193
FU.Forward_rs1src
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
112
18195
FU.Forward_rs2src
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
113
18171
FU.ID_rs1addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
114
18176
FU.ID_rs2addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
115
18192
FU.MEM_RegWrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
116
18187
FU.MEM_rdaddr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
117
18248
HC.BranchCtrl
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
118
18269
HC.IDFlush
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
119
18250
HC.ID_MemRead
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
120
18261
HC.ID_rdaddr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
121
18268
HC.IFID_RegWrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
122
18267
HC.InstrFlush
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
123
18266
HC.PCWrite
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
124
18251
HC.rs1addr
4
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
125
455
EXE_ALUout[0]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
126
141
IF_instrout[0]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
127
629
Forward_Memrddata[0]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
128
702
MEM_MemtoReg
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
129
14314
EXE.EXE_ALUout[0]
31
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
130
18195
FU.Forward_rs2src[1]
1
0
<obsolete>
0
<reference>
0
1

u

#POITUPLE#
1
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
1
0
0
0
../src/ALU.sv
EXE.ALU
8
25
33
33
#POITUPLE#
2
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
2
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
3
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
3
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
4
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
4
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
5
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
5
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
6
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
6
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
7
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
7
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
8
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
8
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
9
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
9
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
10
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
10
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
11
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
11
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
12
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
12
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
13
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
13
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
14
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
14
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
15
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
15
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
16
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
16
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
17
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
17
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
18
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
18
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
19
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
19
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
20
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
20
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
21
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
21
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
22
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
22
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
23
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
23
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
24
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
24
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
25
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
25
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
26
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
26
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
27
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
27
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
28
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
28
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
29
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
29
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
30
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
30
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
31
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
31
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
32
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
32
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
33
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
IF
<signalCorrelation-vector>
0
0
0
1
33
0
0
0
../src/IF.sv
IF
1
10
2
58
#POITUPLE#
34
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
IF
<signalCorrelation-vector>
0
0
0
1
34
0
0
0
../src/IF.sv
IF
1
10
2
58
#POITUPLE#
35
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
2
IF

<signalCorrelation-vector>
0
0
0
1
35
0
0
0
../src/IF.sv
IF
15
29
24
24
#POITUPLE#
36
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
36
0
0
0
../src/IF.sv
IF
9
16
34
38
#POITUPLE#
37
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
37
0
0
0
../src/SRAM_wrapper.sv
IM1
17
19
8
8
#POITUPLE#
38
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
38
0
0
0
../src/SRAM_wrapper.sv
IM1
9
11
2
2
#POITUPLE#
39
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
39
0
0
0
../src/SRAM_wrapper.sv
IM1
9
11
3
3
#POITUPLE#
40
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
40
0
0
0
../src/SRAM_wrapper.sv
IM1
9
11
4
4
#POITUPLE#
41
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
41
0
0
0
../src/SRAM_wrapper.sv
IM1
15
18
5
5
#POITUPLE#
42
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
42
0
0
0
../src/SRAM_wrapper.sv
IM1
16
17
6
6
#POITUPLE#
43
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
43
0
0
0
../src/SRAM_wrapper.sv
IM1
16
18
7
7
#POITUPLE#
44
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
44
0
0
0
../src/SRAM_wrapper.sv
IM1
17
19
8
8
#POITUPLE#
45
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
1
20
0
<signalCorrelation-vector>
0
0
0
1
45
0
0
0
../src/RegisterFile.sv
ID.RF
13
27
28
28
#POITUPLE#
46
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
2
20
0
<signalCorrelation-vector>
0
0
0
1
46
0
0
0
../src/ImmediateGenerator.sv
ID.IG
23
42
16
16
#POITUPLE#
47
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
2
20
0
<signalCorrelation-vector>
0
0
0
1
47
0
0
0
../src/ImmediateGenerator.sv
ID.IG
23
42
17
17
#POITUPLE#
48
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
2
20
0
<signalCorrelation-vector>
0
0
0
1
48
0
0
0
../src/ImmediateGenerator.sv
ID.IG
23
42
18
18
#POITUPLE#
49
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
2
20
0
<signalCorrelation-vector>
0
0
0
1
49
0
0
0
../src/ImmediateGenerator.sv
ID.IG
25
44
20
20
#POITUPLE#
50
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
50
0
0
0
../src/ImmediateGenerator.sv
ID.IG
5
12
15
21
#POITUPLE#
51
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
0
<signalCorrelation-vector>
0
0
0
1
51
0
0
0
../src/ImmediateGenerator.sv
ID.IG
18
27
3
3
#POITUPLE#
52
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
52
0
0
0
../src/ControlUnit.sv
ID.CU
24
30
13
13
#POITUPLE#
53
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
53
0
0
0
../src/ControlUnit.sv
ID.CU
9
19
37
37
#POITUPLE#
54
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
54
0
0
0
../src/ControlUnit.sv
ID.CU
5
12
36
157
#POITUPLE#
55
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
55
0
0
0
../src/ControlUnit.sv
ID.CU
5
12
36
157
#POITUPLE#
56
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
56
0
0
0
../src/ControlUnit.sv
ID.CU
5
12
36
157
#POITUPLE#
57
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
57
0
0
0
../src/ControlUnit.sv
ID.CU
5
12
36
157
#POITUPLE#
58
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
58
0
0
0
../src/ControlUnit.sv
ID.CU
5
12
36
157
#POITUPLE#
59
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
59
0
0
0
../src/ControlUnit.sv
ID.CU
5
12
36
157
#POITUPLE#
60
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
60
0
0
0
../src/ControlUnit.sv
ID.CU
5
12
36
157
#POITUPLE#
61
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
61
0
0
0
../src/ControlUnit.sv
ID.CU
5
12
36
157
#POITUPLE#
62
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
62
0
0
0
../src/ControlUnit.sv
ID.CU
5
12
36
157
#POITUPLE#
63
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
63
0
0
0
../src/ControlUnit.sv
ID.CU
5
12
36
157
#POITUPLE#
64
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
64
0
0
0
../src/ALU.sv
EXE.ALU
8
18
31
31
#POITUPLE#
65
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
65
0
0
0
../src/ALU.sv
EXE.ALU
8
18
32
32
#POITUPLE#
66
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
66
0
0
0
../src/ALU.sv
EXE.ALU
8
25
33
33
#POITUPLE#
67
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
67
0
0
0
../src/ALU.sv
EXE.ALU
14
25
33
33
#POITUPLE#
68
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1

<signalCorrelation-vector>
0
0
0
1
68
0
0
0
../src/ALU.sv
EXE.ALU
14
25
33
33
#POITUPLE#
69
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
69
0
0
0
../src/ALU.sv
EXE.ALU
27
30
37
37
#POITUPLE#
70
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1

<signalCorrelation-vector>
0
0
0
1
70
0
0
0
../src/ALU.sv
EXE.ALU
27
36
38
38
#POITUPLE#
71
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
71
0
0
0
../src/ALU.sv
EXE.ALU
18
44
44
44
#POITUPLE#
72
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
72
0
0
0
../src/ALU.sv
EXE.ALU
27
43
44
44
#POITUPLE#
73
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
73
0
0
0
../src/ALU.sv
EXE.ALU
5
12
36
50
#POITUPLE#
74
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
4
20
0
<signalCorrelation-vector>
0
0
0
1
74
0
0
0
../src/ALU.sv
EXE.ALU
5
12
54
61
#POITUPLE#
75
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
75
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
76
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
76
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
77
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
77
0
0
0
../src/ALU.sv
EXE.ALU
8
11
33
33
#POITUPLE#
78
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
78
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
79
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
79
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl
25
39
40
40
#POITUPLE#
80
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
80
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl
25
39
48
48
#POITUPLE#
81
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
81
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl
13
20
38
53
#POITUPLE#
82
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
82
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl
25
39
63
63
#POITUPLE#
83
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
83
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl
13
20
56
68
#POITUPLE#
84
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
84
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl
13
20
77
84
#POITUPLE#
85
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
85
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl
5
12
36
89
#POITUPLE#
86
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
2
EXE

<signalCorrelation-vector>
0
0
0
1
86
0
0
0
../src/EXE.sv
EXE
20
37
48
48
#POITUPLE#
87
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
2
EXE

<signalCorrelation-vector>
0
0
0
1
87
0
0
0
../src/EXE.sv
EXE
18
33
49
49
#POITUPLE#
88
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
5
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
88
0
0
0
../src/EXE.sv
EXE
18
33
49
49
#POITUPLE#
89
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
6
20
2
EXE

<signalCorrelation-vector>
0
0
0
1
89
0
0
0
../src/EXE.sv
EXE
17
34
51
51
#POITUPLE#
90
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
7
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
90
0
0
0
../src/EXE.sv
EXE
18
28
8
8
#POITUPLE#
91
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
8
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
91
0
0
0
../src/EXE.sv
EXE
17
27
13
13
#POITUPLE#
92
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
9
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
92
0
0
0
../src/EXE.sv
EXE
17
27
14
14
#POITUPLE#
93
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
10
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
93
0
0
0
../src/MEM.sv
MEM
17
27
13
13
#POITUPLE#
94
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
11
20
1
WB
<signalCorrelation-vector>
0
0
0
1
94
0
0
0
../src/WB.sv
WB
11
14
2
2
#POITUPLE#
95
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
12
20
1
WB
<signalCorrelation-vector>
0
0
0
1
95
0
0
0
../src/WB.sv
WB
11
14
3
3
#POITUPLE#
96
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
13
20
0
<signalCorrelation-vector>
0
0
0
1
96
0
0
0
../src/BranchCtrl.sv
BC
5
12
18
26
#POITUPLE#
97
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
14
20
0
<signalCorrelation-vector>
0
0
0
1
97
0
0
0
../src/HazardCtrl.sv
HC
16
23
5
5
#POITUPLE#
98
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
IF
<signalCorrelation-vector>
0
0
0
1
98
0
0
0
../src/top.sv

5
35
22
36
#POITUPLE#
99
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
IF
<signalCorrelation-vector>
0
0
0
1
99
0
0
0
../src/top.sv

5
35
22
36
#POITUPLE#
100
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
15
20
1
top
<signalCorrelation-vector>
0
0
0
1
100
0
0
0
../src/top.sv

37
43
20
20
#POITUPLE#
101
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
16
20
1
top
<signalCorrelation-vector>
0
0
0
1
101
0
0
0
../src/top.sv

37
43
20
20
#POITUPLE#
102
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
17
20
1
top
<signalCorrelation-vector>
0
0
0
1
102
0
0
0
../src/top.sv

23
40
151
151
#POITUPLE#
103
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
18
20
0
<signalCorrelation-vector>
0
0
0
1
103
0
0
0
../src/ForwardUnit.sv
FU
5
8
13
26
#POITUPLE#
104
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
104
0
0
0
../src/ForwardUnit.sv
FU
5
8
13
26
#POITUPLE#
105
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
19
20
0
<signalCorrelation-vector>
0
0
0
1
105
0
0
0
../src/ForwardUnit.sv
FU
5
8
13
26
#POITUPLE#
106
11
2
1
0
0
0
18
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
20
20
1
IF.PC
<signalCorrelation-vector>
0
0
0
1
106
0
0
0
../src/ProgramCounter.sv
IF.PC
11
18
4
4
#POITUPLE#
107
11
2
1
0
0
0
18
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
21
20
1
IF.PC
<signalCorrelation-vector>
0
0
0
1
107
0
0
0
../src/ProgramCounter.sv
IF.PC
18
23
5
5
#POITUPLE#
108
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
22
23
20
0
<signalCorrelation-vector>
0
0
0
1
108
0
0
0
../src/IF.sv
IF
18
23
7
7
#POITUPLE#
109
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
22
24
20
0
<signalCorrelation-vector>
0
0
0
1
109
0
0
0
../src/IF.sv
IF
8
29
24
24
#POITUPLE#
110
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
22
25
20
0
<signalCorrelation-vector>
0
0
0
1
110
0
0
0
../src/IF.sv
IF
18
24
6
6
#POITUPLE#
111
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
26
20
1
IF
<signalCorrelation-vector>
0
0
0
1
111
0
0
0
../src/IF.sv
IF
16
26
5
5
#POITUPLE#
112
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
27
20
1
IF
<signalCorrelation-vector>
0
0
0
1
112
0
0
0
../src/IF.sv
IF
11
24
9
9
#POITUPLE#
113
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
28
20
0
<signalCorrelation-vector>
0
0
0
1
113
0
0
0
../src/IF.sv
IF
5
8
42
55
#POITUPLE#
114
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
29
20
1
IF
<signalCorrelation-vector>
0
0
0
1
114
0
0
0
../src/IF.sv
IF
11
21
8
8
#POITUPLE#
115
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
30
20
2
IF
IF
<signalCorrelation-vector>
0
0
0
1
115
0
0
0
../src/top.sv

26
35
32
32
#POITUPLE#
116
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
31
20
1
IF
<signalCorrelation-vector>
0
0
0
1
116
0
0
0
../src/IF.sv
IF
18
27
11
11
#POITUPLE#
117
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
32
20
1
IF
<signalCorrelation-vector>
0
0
0
1
117
0
0
0
../src/IF.sv
IF
11
18
10
10
#POITUPLE#
118
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
25
20
1
IF
<signalCorrelation-vector>
0
0
0
1
118
0
0
0
../src/IF.sv
IF
18
24
6
6
#POITUPLE#
119
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
23
20
1
IF
<signalCorrelation-vector>
0
0
0
1
119
0
0
0
../src/IF.sv
IF
18
23
7
7
#POITUPLE#
120
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
33
20
2
IF
IF
<signalCorrelation-vector>
0
0
0
1
120
0
0
0
../src/top.sv

26
32
36
36
#POITUPLE#
121
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
121
0
0
0
../src/SRAM_wrapper.sv
IM1
16
17
6
6
#POITUPLE#
122
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
122
0
0
0
../src/SRAM_wrapper.sv
IM1
9
11
2
2
#POITUPLE#
123
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
123
0
0
0
../src/SRAM_wrapper.sv
IM1
9
11
3
3
#POITUPLE#
124
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
124
0
0
0
../src/SRAM_wrapper.sv
IM1
16
18
7
7
#POITUPLE#
125
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
125
0
0
0
../src/SRAM_wrapper.sv
IM1
17
19
8
8
#POITUPLE#
126
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
126
0
0
0
../src/SRAM_wrapper.sv
IM1
9
11
4
4
#POITUPLE#
127
11
2
1
0
0
0
2
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
127
0
0
0
../src/SRAM_wrapper.sv
IM1
15
18
5
5
#POITUPLE#
128
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
34
20
1
ID.RF
<signalCorrelation-vector>
0
0
0
1
128
0
0
0
../src/RegisterFile.sv
ID.RF
11
19
4
4
#POITUPLE#
129
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
35
20
1
ID.RF
<signalCorrelation-vector>
0
0
0
1
129
0
0
0
../src/RegisterFile.sv
ID.RF
17
26
7
7
#POITUPLE#
130
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
36
20
1
ID.RF
<signalCorrelation-vector>
0
0
0
1
130
0
0
0
../src/RegisterFile.sv
ID.RF
18
27
8
8
#POITUPLE#
131
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
37
20
1
ID.RF
<signalCorrelation-vector>
0
0
0
1
131
0
0
0
../src/RegisterFile.sv
ID.RF
17
25
5
5
#POITUPLE#
132
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
38
20
0
<signalCorrelation-vector>
0
0
0
1
132
0
0
0
../src/RegisterFile.sv
ID.RF
19
26
10
10
#POITUPLE#
133
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
39
20
1
ID.RF
<signalCorrelation-vector>
0
0
0
1
133
0
0
0
../src/RegisterFile.sv
ID.RF
17
25
6
6
#POITUPLE#
134
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
40
20
0
<signalCorrelation-vector>
0
0
0
1
134
0
0
0
../src/RegisterFile.sv
ID.RF
19
26
11
11
#POITUPLE#
135
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
41
20
0
<signalCorrelation-vector>
0
0
0
1
135
0
0
0
../src/ImmediateGenerator.sv
ID.IG
25
28
5
5
#POITUPLE#
136
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
42
20
1
ID.IG
<signalCorrelation-vector>
0
0
0
1
136
0
0
0
../src/ImmediateGenerator.sv
ID.IG
17
24
2
2
#POITUPLE#
137
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
43
20
1
ID.IG
<signalCorrelation-vector>
0
0
0
1
137
0
0
0
../src/ImmediateGenerator.sv
ID.IG
18
27
3
3
#POITUPLE#
138
11
2
1
0
0
0
15
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
0
<signalCorrelation-vector>
0
0
0
1
138
0
0
0
../src/ImmediateGenerator.sv
ID.IG
18
27
3
3
#POITUPLE#
139
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
44
20
0
<signalCorrelation-vector>
0
0
0
1
139
0
0
0
../src/ControlUnit.sv
ID.CU
24
29
5
5
#POITUPLE#
140
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
45
20
0
<signalCorrelation-vector>
0
0
0
1
140
0
0
0
../src/ControlUnit.sv
ID.CU
18
24
7
7
#POITUPLE#
141
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
46
20
0
<signalCorrelation-vector>
0
0
0
1
141
0
0
0
../src/ControlUnit.sv
ID.CU
24
31
4
4
#POITUPLE#
142
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
47
20
0
<signalCorrelation-vector>
0
0
0
1
142
0
0
0
../src/ControlUnit.sv
ID.CU
18
25
9
9
#POITUPLE#
143
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
48
20
0
<signalCorrelation-vector>
0
0
0
1
143
0
0
0
../src/ControlUnit.sv
ID.CU
18
26
10
10
#POITUPLE#
144
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
49
20
0
<signalCorrelation-vector>
0
0
0
1
144
0
0
0
../src/ControlUnit.sv
ID.CU
18
26
11
11
#POITUPLE#
145
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
50
20
1
ID.CU
<signalCorrelation-vector>
0
0
0
1
145
0
0
0
../src/ControlUnit.sv
ID.CU
16
22
2
2
#POITUPLE#
146
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
51
20
0
<signalCorrelation-vector>
0
0
0
1
146
0
0
0
../src/ControlUnit.sv
ID.CU
18
28
6
6
#POITUPLE#
147
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
52
20
0
<signalCorrelation-vector>
0
0
0
1
147
0
0
0
../src/ControlUnit.sv
ID.CU
18
23
8
8
#POITUPLE#
148
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
53
20
0
<signalCorrelation-vector>
0
0
0
1
148
0
0
0
../src/ControlUnit.sv
ID.CU
18
26
12
12
#POITUPLE#
149
11
2
1
0
0
0
16
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
54
20
0
<signalCorrelation-vector>
0
0
0
1
149
0
0
0
../src/ControlUnit.sv
ID.CU
24
30
13
13
#POITUPLE#
150
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
55
20
1
ID
<signalCorrelation-vector>
0
0
0
1
150
0
0
0
../src/ID.sv
ID
11
18
12
12
#POITUPLE#
151
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
7
20
2
ID
ID
<signalCorrelation-vector>
0
0
0
1
151
0
0
0
../src/top.sv

26
36
75
75
#POITUPLE#
152
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
56
20
1
ID
<signalCorrelation-vector>
0
0
0
1
152
0
0
0
../src/ID.sv
ID
18
29
7
7
#POITUPLE#
153
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
57
20
1
ID
<signalCorrelation-vector>
0
0
0
1
153
0
0
0
../src/ID.sv
ID
11
22
9
9
#POITUPLE#
154
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
58
20
1
ID
<signalCorrelation-vector>
0
0
0
1
154
0
0
0
../src/ID.sv
ID
17
26
10
10
#POITUPLE#
155
11
2
1
0
0
0
3
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
59
20
1
ID
<signalCorrelation-vector>
0
0
0
1
155
0
0
0
../src/ID.sv
ID
18
27
11
11
#POITUPLE#
156
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
14
20
2
ID
ID
<signalCorrelation-vector>
0
0
0
1
156
0
0
0
../src/top.sv

26
33
92
92
#POITUPLE#
157
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
60
20
1
EXE.ALU
<signalCorrelation-vector>
0
0
0
1
157
0
0
0
../src/ALU.sv
EXE.ALU
17
24
4
4
#POITUPLE#
158
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
61
20
0
<signalCorrelation-vector>
0
0
0
1
158
0
0
0
../src/ALU.sv
EXE.ALU
25
31
7
7
#POITUPLE#
159
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
62
20
0
<signalCorrelation-vector>
0
0
0
1
159
0
0
0
../src/ALU.sv
EXE.ALU
18
26
6
6
#POITUPLE#
160
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
63
20
1
EXE.ALU
<signalCorrelation-vector>
0
0
0
1
160
0
0
0
../src/ALU.sv
EXE.ALU
18
21
2
2
#POITUPLE#
161
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
64
20
1
EXE.ALU
<signalCorrelation-vector>
0
0
0
1
161
0
0
0
../src/ALU.sv
EXE.ALU
18
21
3
3
#POITUPLE#
162
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
65
20
0
<signalCorrelation-vector>
0
0
0
1
162
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
163
11
2
1
0
0
0
12
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
66
20
0
<signalCorrelation-vector>
0
0
0
1
163
0
0
0
../src/ALU.sv
EXE.ALU
33
36
29
29
#POITUPLE#
164
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
67
20
0
<signalCorrelation-vector>
0
0
0
1
164
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl
24
31
6
6
#POITUPLE#
165
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
68
20
1
EXE.ALUCtrl
<signalCorrelation-vector>
0
0
0
1
165
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl
17
22
2
2
#POITUPLE#
166
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
69
20
1
EXE.ALUCtrl
<signalCorrelation-vector>
0
0
0
1
166
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl
17
23
3
3
#POITUPLE#
167
11
2
1
0
0
0
13
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
70
20
1
EXE.ALUCtrl
<signalCorrelation-vector>
0
0
0
1
167
0
0
0
../src/ALUCtrl.sv
EXE.ALUCtrl
17
23
4
4
#POITUPLE#
168
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
10
20
2
EXE
EXE
<signalCorrelation-vector>
0
0
0
1
168
0
0
0
../src/top.sv

26
36
144
144
#POITUPLE#
169
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
71
20
0
<signalCorrelation-vector>
0
0
0
1
169
0
0
0
../src/EXE.sv
EXE
5
8
87
111
#POITUPLE#
170
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
72
20
2
EXE
EXE
<signalCorrelation-vector>
0
0
0
1
170
0
0
0
../src/top.sv

26
37
143
143
#POITUPLE#
171
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
73
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
171
0
0
0
../src/EXE.sv
EXE
17
31
25
25
#POITUPLE#
172
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
74
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
172
0
0
0
../src/EXE.sv
EXE
17
31
26
26
#POITUPLE#
173
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
75
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
173
0
0
0
../src/EXE.sv
EXE
17
25
15
15
#POITUPLE#
174
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
76
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
174
0
0
0
../src/EXE.sv
EXE
11
20
17
17
#POITUPLE#
175
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
77
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
175
0
0
0
../src/EXE.sv
EXE
17
26
10
10
#POITUPLE#
176
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
78
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
176
0
0
0
../src/EXE.sv
EXE
17
26
11
11
#POITUPLE#
177
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
79
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
177
0
0
0
../src/EXE.sv
EXE
11
24
16
16
#POITUPLE#
178
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
80
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
178
0
0
0
../src/EXE.sv
EXE
18
24
9
9
#POITUPLE#
179
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
81
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
179
0
0
0
../src/EXE.sv
EXE
18
26
6
6
#POITUPLE#
180
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
8
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
180
0
0
0
../src/EXE.sv
EXE
17
27
13
13
#POITUPLE#
181
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
82
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
181
0
0
0
../src/EXE.sv
EXE
18
28
7
7
#POITUPLE#
182
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
9
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
182
0
0
0
../src/EXE.sv
EXE
17
27
14
14
#POITUPLE#
183
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
7
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
183
0
0
0
../src/EXE.sv
EXE
18
28
8
8
#POITUPLE#
184
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
83
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
184
0
0
0
../src/EXE.sv
EXE
18
28
23
23
#POITUPLE#
185
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
84
20
0
<signalCorrelation-vector>
0
0
0
1
185
0
0
0
../src/EXE.sv
EXE
25
31
39
39
#POITUPLE#
186
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
85
20
0
<signalCorrelation-vector>
0
0
0
1
186
0
0
0
../src/EXE.sv
EXE
25
30
40
40
#POITUPLE#
187
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
86
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
187
0
0
0
../src/EXE.sv
EXE
18
27
24
24
#POITUPLE#
188
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
87
20
0
<signalCorrelation-vector>
0
0
0
1
188
0
0
0
../src/EXE.sv
EXE
18
26
38
38
#POITUPLE#
189
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
88
20
2
MEM
MEM
<signalCorrelation-vector>
0
0
0
1
189
0
0
0
../src/top.sv

26
36
171
171
#POITUPLE#
190
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
89
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
190
0
0
0
../src/MEM.sv
MEM
18
28
9
9
#POITUPLE#
191
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
10
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
191
0
0
0
../src/MEM.sv
MEM
17
27
13
13
#POITUPLE#
192
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
90
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
192
0
0
0
../src/MEM.sv
MEM
11
22
5
5
#POITUPLE#
193
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
91
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
193
0
0
0
../src/MEM.sv
MEM
11
23
6
6
#POITUPLE#
194
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
92
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
194
0
0
0
../src/MEM.sv
MEM
18
29
10
10
#POITUPLE#
195
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
93
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
195
0
0
0
../src/MEM.sv
MEM
11
20
4
4
#POITUPLE#
196
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
72
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
196
0
0
0
../src/MEM.sv
MEM
18
29
11
11
#POITUPLE#
197
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
94
20
0
<signalCorrelation-vector>
0
0
0
1
197
0
0
0
../src/MEM.sv
MEM
25
42
20
20
#POITUPLE#
198
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
17
20
2
MEM
MEM
<signalCorrelation-vector>
0
0
0
1
198
0
0
0
../src/top.sv

29
46
179
179
#POITUPLE#
199
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
95
20
0
<signalCorrelation-vector>
0
0
0
1
199
0
0
0
../src/MEM.sv
MEM
18
24
24
24
#POITUPLE#
200
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
96
20
2
MEM
MEM
<signalCorrelation-vector>
0
0
0
1
200
0
0
0
../src/top.sv

26
32
180
180
#POITUPLE#
201
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
97
20
2
MEM
MEM
<signalCorrelation-vector>
0
0
0
1
201
0
0
0
../src/top.sv

26
33
181
181
#POITUPLE#
202
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
98
20
2
MEM
MEM
<signalCorrelation-vector>
0
0
0
1
202
0
0
0
../src/top.sv

26
33
182
182
#POITUPLE#
203
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
99
20
0
<signalCorrelation-vector>
0
0
0
1
203
0
0
0
../src/MEM.sv
MEM
5
8
56
71
#POITUPLE#
204
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
100
20
1
WB
<signalCorrelation-vector>
0
0
0
1
204
0
0
0
../src/WB.sv
WB
11
23
4
4
#POITUPLE#
205
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
101
20
1
WB
<signalCorrelation-vector>
0
0
0
1
205
0
0
0
../src/WB.sv
WB
11
23
5
5
#POITUPLE#
206
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
102
20
1
WB
<signalCorrelation-vector>
0
0
0
1
206
0
0
0
../src/WB.sv
WB
18
26
7
7
#POITUPLE#
207
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
103
20
1
WB
<signalCorrelation-vector>
0
0
0
1
207
0
0
0
../src/WB.sv
WB
17
27
8
8
#POITUPLE#
208
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
104
20
1
WB
<signalCorrelation-vector>
0
0
0
1
208
0
0
0
../src/WB.sv
WB
18
28
6
6
#POITUPLE#
209
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
105
20
0
<signalCorrelation-vector>
0
0
0
1
209
0
0
0
../src/WB.sv
WB
25
34
10
10
#POITUPLE#
210
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
11
20
1
WB
<signalCorrelation-vector>
0
0
0
1
210
0
0
0
../src/WB.sv
WB
11
14
2
2
#POITUPLE#
211
11
2
1
0
0
0
7
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
12
20
1
WB
<signalCorrelation-vector>
0
0
0
1
211
0
0
0
../src/WB.sv
WB
11
14
3
3
#POITUPLE#
212
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
106
20
0
<signalCorrelation-vector>
0
0
0
1
212
0
0
0
../src/BranchCtrl.sv
BC
24
34
5
5
#POITUPLE#
213
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
107
20
1
BC
<signalCorrelation-vector>
0
0
0
1
213
0
0
0
../src/BranchCtrl.sv
BC
17
26
2
2
#POITUPLE#
214
11
2
1
0
0
0
8
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
108
20
1
BC
<signalCorrelation-vector>
0
0
0
1
214
0
0
0
../src/BranchCtrl.sv
BC
11
19
3
3
#POITUPLE#
215
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
109
20
1
FU
<signalCorrelation-vector>
0
0
0
1
215
0
0
0
../src/ForwardUnit.sv
FU
11
23
5
5
#POITUPLE#
216
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
110
20
1
FU
<signalCorrelation-vector>
0
0
0
1
216
0
0
0
../src/ForwardUnit.sv
FU
17
27
4
4
#POITUPLE#
217
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
111
20
0
<signalCorrelation-vector>
0
0
0
1
217
0
0
0
../src/ForwardUnit.sv
FU
24
38
9
9
#POITUPLE#
218
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
112
20
0
<signalCorrelation-vector>
0
0
0
1
218
0
0
0
../src/ForwardUnit.sv
FU
24
38
10
10
#POITUPLE#
219
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
113
20
1
FU
<signalCorrelation-vector>
0
0
0
1
219
0
0
0
../src/ForwardUnit.sv
FU
17
27
2
2
#POITUPLE#
220
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
114
20
1
FU
<signalCorrelation-vector>
0
0
0
1
220
0
0
0
../src/ForwardUnit.sv
FU
17
27
3
3
#POITUPLE#
221
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
115
20
1
FU
<signalCorrelation-vector>
0
0
0
1
221
0
0
0
../src/ForwardUnit.sv
FU
11
23
7
7
#POITUPLE#
222
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
116
20
1
FU
<signalCorrelation-vector>
0
0
0
1
222
0
0
0
../src/ForwardUnit.sv
FU
17
27
6
6
#POITUPLE#
223
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
117
20
1
HC
<signalCorrelation-vector>
0
0
0
1
223
0
0
0
../src/HazardCtrl.sv
HC
16
26
2
2
#POITUPLE#
224
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
118
20
0
<signalCorrelation-vector>
0
0
0
1
224
0
0
0
../src/HazardCtrl.sv
HC
18
25
11
11
#POITUPLE#
225
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
119
20
1
HC
<signalCorrelation-vector>
0
0
0
1
225
0
0
0
../src/HazardCtrl.sv
HC
11
21
3
3
#POITUPLE#
226
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
120
20
1
HC
<signalCorrelation-vector>
0
0
0
1
226
0
0
0
../src/HazardCtrl.sv
HC
16
25
6
6
#POITUPLE#
227
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
121
20
0
<signalCorrelation-vector>
0
0
0
1
227
0
0
0
../src/HazardCtrl.sv
HC
18
31
10
10
#POITUPLE#
228
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
122
20
0
<signalCorrelation-vector>
0
0
0
1
228
0
0
0
../src/HazardCtrl.sv
HC
18
28
9
9
#POITUPLE#
229
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
123
20
0
<signalCorrelation-vector>
0
0
0
1
229
0
0
0
../src/HazardCtrl.sv
HC
18
25
8
8
#POITUPLE#
230
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
124
20
1
HC
<signalCorrelation-vector>
0
0
0
1
230
0
0
0
../src/HazardCtrl.sv
HC
16
23
4
4
#POITUPLE#
231
11
2
1
0
0
0
10
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
14
20
0
<signalCorrelation-vector>
0
0
0
1
231
0
0
0
../src/HazardCtrl.sv
HC
16
23
5
5
#POITUPLE#
232
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
88
20
1
top
<signalCorrelation-vector>
0
0
0
1
232
0
0
0
../src/top.sv

14
24
149
149
#POITUPLE#
233
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
10
20
1
top
<signalCorrelation-vector>
0
0
0
1
233
0
0
0
../src/top.sv

13
23
101
101
#POITUPLE#
234
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
72
20
1
top
<signalCorrelation-vector>
0
0
0
1
234
0
0
0
../src/top.sv

37
48
99
99
#POITUPLE#
235
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
17
20
1
top
<signalCorrelation-vector>
0
0
0
1
235
0
0
0
../src/top.sv

23
40
151
151
#POITUPLE#
236
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
7
20
1
top
<signalCorrelation-vector>
0
0
0
1
236
0
0
0
../src/top.sv

36
46
54
54
#POITUPLE#
237
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
30
20
1
top
<signalCorrelation-vector>
0
0
0
1
237
0
0
0
../src/top.sv

29
38
18
18
#POITUPLE#
238
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
96
20
1
top
<signalCorrelation-vector>
0
0
0
1
238
0
0
0
../src/top.sv

33
39
154
154
#POITUPLE#
239
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
97
20
1
top
<signalCorrelation-vector>
0
0
0
1
239
0
0
0
../src/top.sv

13
20
153
153
#POITUPLE#
240
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
33
20
1
top
<signalCorrelation-vector>
0
0
0
1
240
0
0
0
../src/top.sv

37
43
20
20
#POITUPLE#
241
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
14
20
1
top
<signalCorrelation-vector>
0
0
0
1
241
0
0
0
../src/top.sv

57
64
56
56
#POITUPLE#
242
11
2
1
0
0
0
4
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
125
20
1
EXE
<signalCorrelation-vector>
0
0
0
1
242
0
0
0
../src/EXE.sv
EXE
25
35
29
29
#POITUPLE#
243
11
2
1
0
0
0
1
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
126
20
1
IF
<signalCorrelation-vector>
0
0
0
1
243
0
0
0
../src/IF.sv
IF
25
36
14
14
#POITUPLE#
244
11
2
1
0
0
0
5
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
127
128
20
1
MEM
<signalCorrelation-vector>
0
0
0
1
244
0
0
0
../src/MEM.sv
MEM
18
30
18
18
#POITUPLE#
245
11
2
1
0
0
0
14
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
245
0
0
0
../src/RegisterFile.sv
ID.RF
14
17
14
14
#POITUPLE#
246
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
12
129
20
0
<signalCorrelation-vector>
0
0
0
1
246
0
0
0
../src/top.sv

11
14
12
12
#POITUPLE#
247
11
2
1
0
0
0
9
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
130
20
0
<signalCorrelation-vector>
0
0
0
1
247
0
0
0
../src/ForwardUnit.sv
FU
13
87
14
14
#POITUPLE#
248
11
2
1
0
0
0
17
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
248
0
0
0
../src/SRAM_wrapper.sv
IM1.i_SRAM
-1
-1
11
97
#MESSAGETUPLE#
0
1
1
VERI-1209
Warning
"expression size 32 truncated to fit in target size 1"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
2
2
VDB-1002
Warning
"net 'sum[31]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
3
3
VDB-1002
Warning
"net 'sum[30]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
4
4
VDB-1002
Warning
"net 'sum[29]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
5
5
VDB-1002
Warning
"net 'sum[28]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
6
6
VDB-1002
Warning
"net 'sum[27]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
7
7
VDB-1002
Warning
"net 'sum[26]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
8
8
VDB-1002
Warning
"net 'sum[25]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
9
9
VDB-1002
Warning
"net 'sum[24]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
10
10
VDB-1002
Warning
"net 'sum[23]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
11
11
VDB-1002
Warning
"net 'sum[22]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
12
12
VDB-1002
Warning
"net 'sum[21]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
13
13
VDB-1002
Warning
"net 'sum[20]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
14
14
VDB-1002
Warning
"net 'sum[19]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
15
15
VDB-1002
Warning
"net 'sum[18]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
16
16
VDB-1002
Warning
"net 'sum[17]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
17
17
VDB-1002
Warning
"net 'sum[16]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
18
18
VDB-1002
Warning
"net 'sum[15]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
19
19
VDB-1002
Warning
"net 'sum[14]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
20
20
VDB-1002
Warning
"net 'sum[13]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
21
21
VDB-1002
Warning
"net 'sum[12]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
22
22
VDB-1002
Warning
"net 'sum[11]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
23
23
VDB-1002
Warning
"net 'sum[10]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
24
24
VDB-1002
Warning
"net 'sum[9]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
25
25
VDB-1002
Warning
"net 'sum[8]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
26
26
VDB-1002
Warning
"net 'sum[7]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
27
27
VDB-1002
Warning
"net 'sum[6]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
28
28
VDB-1002
Warning
"net 'sum[5]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
29
29
VDB-1002
Warning
"net 'sum[4]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
30
30
VDB-1002
Warning
"net 'sum[3]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
31
31
VDB-1002
Warning
"net 'sum[2]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
32
32
VDB-1002
Warning
"net 'sum[1]' does not have a driver"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
33
33
IDN_NR_CKYW
Warning
"C/C++ reserved word 'IF' used as an identifier or label"
0
<label>

<string-helpers>
3 IF
</string-helpers>
<message-args>
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
34
34
IDN_NR_VHKW
Warning
"VHDL reserved word 'IF' used as an identifier or label"
0
<label>

<string-helpers>
3 IF
</string-helpers>
<message-args>
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
35
35
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'IF'. LHS 'PC_4' (unsigned) is of 32 bit(s), RHS '(PCtoIM + 32'd4)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
3 IF
3 PC_4
3 unsigned
3 32
3 (PCtoIM + 32'd4)
3 unsigned
3 33
3 
</string-helpers>
<message-args>
IF
PC_4
unsigned
32
(PCtoIM + 32'd4)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
36
36
CAS_NR_DEFX
Warning
"Signal 'PC_in' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 PC_in
</string-helpers>
<message-args>
PC_in
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
37
37
IDN_NR_CKYW
Warning
"C/C++ reserved word 'DO' used as an identifier or label"
0
<label>

<string-helpers>
3 DO
</string-helpers>
<message-args>
DO
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
38
38
INP_NO_USED
Warning
"The input port 'CK' declared in the module 'SRAM_wrapper' is unused"
0
<label>

<string-helpers>
3 CK
3 module
3 SRAM_wrapper
</string-helpers>
<message-args>
CK
module
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
39
39
INP_NO_USED
Warning
"The input port 'CS' declared in the module 'SRAM_wrapper' is unused"
0
<label>

<string-helpers>
3 CS
3 module
3 SRAM_wrapper
</string-helpers>
<message-args>
CS
module
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
40
40
INP_NO_USED
Warning
"The input port 'OE' declared in the module 'SRAM_wrapper' is unused"
0
<label>

<string-helpers>
3 OE
3 module
3 SRAM_wrapper
</string-helpers>
<message-args>
OE
module
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
41
41
INP_NO_USED
Warning
"The input port 'WEB' declared in the module 'SRAM_wrapper' is unused"
0
<label>

<string-helpers>
3 WEB
3 module
3 SRAM_wrapper
</string-helpers>
<message-args>
WEB
module
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
42
42
INP_NO_USED
Warning
"The input port 'A' declared in the module 'SRAM_wrapper' is unused"
0
<label>

<string-helpers>
3 A
3 module
3 SRAM_wrapper
</string-helpers>
<message-args>
A
module
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
43
43
INP_NO_USED
Warning
"The input port 'DI' declared in the module 'SRAM_wrapper' is unused"
0
<label>

<string-helpers>
3 DI
3 module
3 SRAM_wrapper
</string-helpers>
<message-args>
DI
module
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
44
44
OTP_NO_USED
Warning
"The output port 'DO' declared in the module 'SRAM_wrapper' is unused"
0
<label>

<string-helpers>
3 DO
3 module
3 SRAM_wrapper
</string-helpers>
<message-args>
DO
module
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
45
45
IDX_NR_DTTY
Warning
"Variable 'WB_rdaddr' used as index in expression 'Reg[WB_rdaddr]' should be 2-state data type"
0
<label>

<string-helpers>
3 WB_rdaddr
3 Reg[WB_rdaddr]
</string-helpers>
<message-args>
WB_rdaddr
Reg[WB_rdaddr]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
46
46
EXP_NR_MXSU
Warning
"Expression in design-unit 'ImmediateGenerator' has both signed '20' and unsigned 'Instr_out[31]' expressions"
0
<label>

<string-helpers>
3 ImmediateGenerator
3 20
3 Instr_out[31]
</string-helpers>
<message-args>
ImmediateGenerator
20
Instr_out[31]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
47
47
EXP_NR_MXSU
Warning
"Expression in design-unit 'ImmediateGenerator' has both signed '20' and unsigned 'Instr_out[31]' expressions"
0
<label>

<string-helpers>
3 ImmediateGenerator
3 20
3 Instr_out[31]
</string-helpers>
<message-args>
ImmediateGenerator
20
Instr_out[31]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
48
48
EXP_NR_MXSU
Warning
"Expression in design-unit 'ImmediateGenerator' has both signed '19' and unsigned 'Instr_out[31]' expressions"
0
<label>

<string-helpers>
3 ImmediateGenerator
3 19
3 Instr_out[31]
</string-helpers>
<message-args>
ImmediateGenerator
19
Instr_out[31]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
49
49
EXP_NR_MXSU
Warning
"Expression in design-unit 'ImmediateGenerator' has both signed '11' and unsigned 'Instr_out[31]' expressions"
0
<label>

<string-helpers>
3 ImmediateGenerator
3 11
3 Instr_out[31]
</string-helpers>
<message-args>
ImmediateGenerator
11
Instr_out[31]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
50
50
CAS_NR_DEFX
Warning
"Signal 'Imm' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 Imm
</string-helpers>
<message-args>
Imm
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
51
51
INP_NO_USED
Warning
"The input port 'Instr_out[6:0]' declared in the module 'ImmediateGenerator' is unused"
0
<label>

<string-helpers>
3 Instr_out[6:0]
3 module
3 ImmediateGenerator
</string-helpers>
<message-args>
Instr_out[6:0]
module
ImmediateGenerator
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
52
52
IDN_NR_AMKW
Warning
"AMS reserved word 'branch' used as an identifier or label"
0
<label>

<string-helpers>
3 branch
</string-helpers>
<message-args>
branch
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
53
53
CAS_NR_CMUL
Warning
"Case item expression '7'b0110011' is covered more than once in design-unit ControlUnit"
0
<label>

<string-helpers>
3 7'b0110011
3 ControlUnit
</string-helpers>
<message-args>
7'b0110011
ControlUnit
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
54
54
CAS_NR_DEFX
Warning
"Signal 'branch' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 branch
</string-helpers>
<message-args>
branch
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
55
55
CAS_NR_DEFX
Warning
"Signal 'ImmType' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ImmType
</string-helpers>
<message-args>
ImmType
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
56
56
CAS_NR_DEFX
Warning
"Signal 'MemtoReg' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 MemtoReg
</string-helpers>
<message-args>
MemtoReg
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
57
57
CAS_NR_DEFX
Warning
"Signal 'MemWrite' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 MemWrite
</string-helpers>
<message-args>
MemWrite
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
58
58
CAS_NR_DEFX
Warning
"Signal 'RegWrite' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 RegWrite
</string-helpers>
<message-args>
RegWrite
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
59
59
CAS_NR_DEFX
Warning
"Signal 'MemRead' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 MemRead
</string-helpers>
<message-args>
MemRead
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
60
60
CAS_NR_DEFX
Warning
"Signal 'ALUOP' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ALUOP
</string-helpers>
<message-args>
ALUOP
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
61
61
CAS_NR_DEFX
Warning
"Signal 'PCtoRegSrc' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 PCtoRegSrc
</string-helpers>
<message-args>
PCtoRegSrc
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
62
62
CAS_NR_DEFX
Warning
"Signal 'RDSrc' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 RDSrc
</string-helpers>
<message-args>
RDSrc
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
63
63
CAS_NR_DEFX
Warning
"Signal 'ALUSrc' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ALUSrc
</string-helpers>
<message-args>
ALUSrc
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
64
64
EXP_NR_USTS
Warning
"Expression 'rs1' in design-unit 'ALU' is implicitly converted to type 'signed' from type 'unsigned'"
0
<label>

<string-helpers>
3 rs1
3 ALU
</string-helpers>
<message-args>
rs1
ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
65
65
EXP_NR_USTS
Warning
"Expression 'rs2' in design-unit 'ALU' is implicitly converted to type 'signed' from type 'unsigned'"
0
<label>

<string-helpers>
3 rs2
3 ALU
</string-helpers>
<message-args>
rs2
ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
66
66
EXP_NR_STUS
Warning
"Expression '(Srs1 + Srs2)' in design-unit 'ALU' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 (Srs1 + Srs2)
3 ALU
</string-helpers>
<message-args>
(Srs1 + Srs2)
ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
67
67
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in design-unit/block 'ALU'. Length of RHS is greater than LHS: LHS 'Sum' (unsigned) - 1 bit(s), RHS '(Srs1 + Srs2)' (signed) - 32 bit(s). 31 most significant bit(s) will be lost"
0
<label>

<string-helpers>
3 ALU
3 Sum
3 unsigned
3 1
3 (Srs1 + Srs2)
3 signed
3 32
3 31
</string-helpers>
<message-args>
ALU
Sum
unsigned
1
(Srs1 + Srs2)
signed
32
31
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
68
68
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'ALU'. LHS 'Sum' (unsigned) is of 1 bit(s), RHS '(Srs1 + Srs2)' (signed) can be of 33 bit(s) "
0
<label>

<string-helpers>
3 ALU
3 Sum
3 unsigned
3 1
3 (Srs1 + Srs2)
3 signed
3 33
3 
</string-helpers>
<message-args>
ALU
Sum
unsigned
1
(Srs1 + Srs2)
signed
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
69
69
ASG_MS_RPAD
Warning
"Unequal length operands in assignment in design-unit/block 'ALU'. Length of RHS is less than LHS: LHS 'ALUout' (unsigned) - 32 bit(s), RHS 'Sum' (unsigned) - 1 bit(s). RHS will be padded by 31 bit(s)"
0
<label>

<string-helpers>
3 ALU
3 ALUout
3 unsigned
3 32
3 Sum
3 unsigned
3 1
3 31
</string-helpers>
<message-args>
ALU
ALUout
unsigned
32
Sum
unsigned
1
31
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
70
70
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'ALU'. LHS 'ALUout' (unsigned) is of 32 bit(s), RHS '(rs1 - rs2)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
3 ALU
3 ALUout
3 unsigned
3 32
3 (rs1 - rs2)
3 unsigned
3 33
3 
</string-helpers>
<message-args>
ALU
ALUout
unsigned
32
(rs1 - rs2)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
71
71
EXP_NR_STUS
Warning
"Expression '(Srs1 >> rs2[4:...' in design-unit 'ALU' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 (Srs1 >> rs2[4:...
3 ALU
</string-helpers>
<message-args>
(Srs1 >> rs2[4:...
ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
72
72
EXP_NR_MXSU
Warning
"Expression in design-unit 'ALU' has both signed 'Srs1' and unsigned 'rs2[4:0]' expressions"
0
<label>

<string-helpers>
3 ALU
3 Srs1
3 rs2[4:0]
</string-helpers>
<message-args>
ALU
Srs1
rs2[4:0]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
73
73
CAS_NR_DEFX
Warning
"Signal 'ALUout' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ALUout
</string-helpers>
<message-args>
ALUout
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
74
74
CAS_NR_DEFX
Warning
"Signal 'ZeroFlag' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ZeroFlag
</string-helpers>
<message-args>
ZeroFlag
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
75
75
REG_NO_USED
Warning
"Local register variable 'sum[0]' is unused (neither read nor assigned) in module 'ALU'"
0
<label>

<string-helpers>
3 sum[0]
3 module
3 ALU
</string-helpers>
<message-args>
sum[0]
module
ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
76
76
REG_NR_UASR
Warning
"Local register variable 'sum[31:1]' is unassigned, but is read at least once in module ALU"
0
<label>

<string-helpers>
3 sum[31:1]
3 module
3 ALU
</string-helpers>
<message-args>
sum[31:1]
module
ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
77
77
WIR_NR_IMPL
Error
"Variable/Wire 'Sum' has an implicit declaration in module 'ALU'"
0
<label>

<string-helpers>
3 Sum
3 module
3 ALU
</string-helpers>
<message-args>
Sum
module
ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
78
78
NAM_NR_REPU
Warning
"Identifier name 'sum' reused with just case difference as Sum"
0
<label>

<string-helpers>
3 sum
3 Sum
</string-helpers>
<message-args>
sum
Sum
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
79
79
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered in design-unit/block ALUCtrl. LHS operand is 7 bits, RHS operand is 1 bits"
0
<label>

<string-helpers>
3 ALUCtrl
3 7
3 1
</string-helpers>
<message-args>
ALUCtrl
7
1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
80
80
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered in design-unit/block ALUCtrl. LHS operand is 7 bits, RHS operand is 1 bits"
0
<label>

<string-helpers>
3 ALUCtrl
3 7
3 1
</string-helpers>
<message-args>
ALUCtrl
7
1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
81
81
CAS_NR_DEFX
Warning
"Signal 'ALUCtrl' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ALUCtrl
</string-helpers>
<message-args>
ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
82
82
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered in design-unit/block ALUCtrl. LHS operand is 7 bits, RHS operand is 1 bits"
0
<label>

<string-helpers>
3 ALUCtrl
3 7
3 1
</string-helpers>
<message-args>
ALUCtrl
7
1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
83
83
CAS_NR_DEFX
Warning
"Signal 'ALUCtrl' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ALUCtrl
</string-helpers>
<message-args>
ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
84
84
CAS_NR_DEFX
Warning
"Signal 'ALUCtrl' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ALUCtrl
</string-helpers>
<message-args>
ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
85
85
CAS_NR_DEFX
Warning
"Signal 'ALUCtrl' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 ALUCtrl
</string-helpers>
<message-args>
ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
86
86
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'EXE'. LHS 'ALU_pcimm' (unsigned) is of 32 bit(s), RHS '(ID_pcout + ID_imm)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
3 EXE
3 ALU_pcimm
3 unsigned
3 32
3 (ID_pcout + ID_imm)
3 unsigned
3 33
3 
</string-helpers>
<message-args>
EXE
ALU_pcimm
unsigned
32
(ID_pcout + ID_imm)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
87
87
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'EXE'. LHS 'ALU_pc4' (unsigned) is of 32 bit(s), RHS '(ID_pcout + 3'd4)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
3 EXE
3 ALU_pc4
3 unsigned
3 32
3 (ID_pcout + 3'd4)
3 unsigned
3 33
3 
</string-helpers>
<message-args>
EXE
ALU_pc4
unsigned
32
(ID_pcout + 3'd4)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
88
88
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block EXE. LHS operand 'ID_pcout' is 32 bits, RHS operand '3'd4' is 3 bits"
0
<label>

<string-helpers>
3 addition
3 EXE
3 ID_pcout
3 32
3 3'd4
3 3
</string-helpers>
<message-args>
addition
EXE
ID_pcout
32
3'd4
3
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
89
89
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'EXE'. LHS 'PC_imm' (unsigned) is of 32 bit(s), RHS '(ID_pcout + ID_imm)' (unsigned) can be of 33 bit(s) "
0
<label>

<string-helpers>
3 EXE
3 PC_imm
3 unsigned
3 32
3 (ID_pcout + ID_imm)
3 unsigned
3 33
3 
</string-helpers>
<message-args>
EXE
PC_imm
unsigned
32
(ID_pcout + ID_imm)
unsigned
33

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
90
90
INP_NO_USED
Warning
"The input port 'ID_rs2data' declared in the module 'EXE' is unused"
0
<label>

<string-helpers>
3 ID_rs2data
3 module
3 EXE
</string-helpers>
<message-args>
ID_rs2data
module
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
91
91
INP_NO_USED
Warning
"The input port 'ID_rs1addr' declared in the module 'EXE' is unused"
0
<label>

<string-helpers>
3 ID_rs1addr
3 module
3 EXE
</string-helpers>
<message-args>
ID_rs1addr
module
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
92
92
INP_NO_USED
Warning
"The input port 'ID_rs2addr' declared in the module 'EXE' is unused"
0
<label>

<string-helpers>
3 ID_rs2addr
3 module
3 EXE
</string-helpers>
<message-args>
ID_rs2addr
module
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
93
93
INP_NO_USED
Warning
"The input port 'EXE_Funct3' declared in the module 'MEM' is unused"
0
<label>

<string-helpers>
3 EXE_Funct3
3 module
3 MEM
</string-helpers>
<message-args>
EXE_Funct3
module
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
94
94
INP_NO_USED
Warning
"The input port 'clk' declared in the module 'WB' is unused"
0
<label>

<string-helpers>
3 clk
3 module
3 WB
</string-helpers>
<message-args>
clk
module
WB
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
95
95
INP_NO_USED
Warning
"The input port 'rst' declared in the module 'WB' is unused"
0
<label>

<string-helpers>
3 rst
3 module
3 WB
</string-helpers>
<message-args>
rst
module
WB
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
96
96
CAS_NR_DEFX
Warning
"Signal 'BranchCtrl' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 BranchCtrl
</string-helpers>
<message-args>
BranchCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
97
97
INP_NO_USED
Warning
"The input port 'rs2addr' declared in the module 'HazardCtrl' is unused"
0
<label>

<string-helpers>
3 rs2addr
3 module
3 HazardCtrl
</string-helpers>
<message-args>
rs2addr
module
HazardCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
98
98
IDN_NR_CKYW
Warning
"C/C++ reserved word 'IF' used as an identifier or label"
0
<label>

<string-helpers>
3 IF
</string-helpers>
<message-args>
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
99
99
IDN_NR_VHKW
Warning
"VHDL reserved word 'IF' used as an identifier or label"
0
<label>

<string-helpers>
3 IF
</string-helpers>
<message-args>
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
100
100
REG_NO_READ
Warning
"Local register variable 'PC_out[1:0]' is not read, but is assigned at least once in module 'top'"
0
<label>

<string-helpers>
3 PC_out[1:0]
3 module
3 top
</string-helpers>
<message-args>
PC_out[1:0]
module
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
101
101
REG_NO_READ
Warning
"Local register variable 'PC_out[31:16]' is not read, but is assigned at least once in module 'top'"
0
<label>

<string-helpers>
3 PC_out[31:16]
3 module
3 top
</string-helpers>
<message-args>
PC_out[31:16]
module
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
102
102
REG_NO_READ
Warning
"Local register variable 'Forward_Memrddata' is not read, but is assigned at least once in module 'top'"
0
<label>

<string-helpers>
3 Forward_Memrddata
3 module
3 top
</string-helpers>
<message-args>
Forward_Memrddata
module
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
103
103
ALW_NO_COMB
Warning
"The variable 'Forward_rs1src' models a Latch in an 'always_comb' block"
0
<label>

<string-helpers>
3 Forward_rs1src
3 Latch
</string-helpers>
<message-args>
Forward_rs1src
Latch
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
104
104
LAT_NR_BLAS
Warning
"In design-unit ForwardUnit, latch is assigned by blocking assignments"
0
<label>

<string-helpers>
3 ForwardUnit
</string-helpers>
<message-args>
ForwardUnit
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
105
105
ALW_NO_COMB
Warning
"The variable 'Forward_rs2src' models a Latch in an 'always_comb' block"
0
<label>

<string-helpers>
3 Forward_rs2src
3 Latch
</string-helpers>
<message-args>
Forward_rs2src
Latch
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
106
106
INS_NR_INPR
Warning
"Input port 'IF.PC.PCWrite' of instance 'IF.PC' is not a register"
0
<label>

<string-helpers>
0 IF.PC.PCWrite
0 IF.PC
</string-helpers>
<message-args>
IF.PC.PCWrite
IF.PC
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
107
107
INS_NR_INPR
Warning
"Input port 'IF.PC.PC_in' of instance 'IF.PC' is not a register"
0
<label>

<string-helpers>
0 IF.PC.PC_in
0 IF.PC
</string-helpers>
<message-args>
IF.PC.PC_in
IF.PC
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
108
108
FLP_XC_LDTH
Warning
"The Flop 'IF.PC.PC_out' drives a combinational logic. Depth '0' exceeded at 'IF.PC_jr'"
0
<label>

<string-helpers>
0 IF.PC.PC_out
3 0
0 IF.PC_jr
</string-helpers>
<message-args>
IF.PC.PC_out
0
IF.PC_jr
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
109
109
FLP_XC_LDTH
Warning
"The Flop 'IF.PC.PC_out' drives a combinational logic. Depth '0' exceeded at 'IF.PC_4'"
0
<label>

<string-helpers>
0 IF.PC.PC_out
3 0
0 IF.PC_4
</string-helpers>
<message-args>
IF.PC.PC_out
0
IF.PC_4
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
110
110
FLP_XC_LDTH
Warning
"The Flop 'IF.PC.PC_out' drives a combinational logic. Depth '0' exceeded at 'IF.PC_imm'"
0
<label>

<string-helpers>
0 IF.PC.PC_out
3 0
0 IF.PC_imm
</string-helpers>
<message-args>
IF.PC.PC_out
0
IF.PC_imm
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
111
111
INS_NR_INPR
Warning
"Input port 'IF.BranchCtrl' of instance 'IF' is not a register"
0
<label>

<string-helpers>
0 IF.BranchCtrl
0 IF
</string-helpers>
<message-args>
IF.BranchCtrl
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
112
112
INS_NR_INPR
Warning
"Input port 'IF.IFID_RegWrite' of instance 'IF' is not a register"
0
<label>

<string-helpers>
0 IF.IFID_RegWrite
0 IF
</string-helpers>
<message-args>
IF.IFID_RegWrite
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
113
113
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'IF_instrout'"
0
<label>

<string-helpers>
3 IF_instrout
</string-helpers>
<message-args>
IF_instrout
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
114
114
INS_NR_INPR
Warning
"Input port 'IF.InstrFlush' of instance 'IF' is not a register"
0
<label>

<string-helpers>
0 IF.InstrFlush
0 IF
</string-helpers>
<message-args>
IF.InstrFlush
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
115
115
INP_UC_INST
Error
"Input port 'Instr_out' of design-unit 'IF' is being used inside design-unit, but not connected in its instance 'IF'"
0
<label>

<string-helpers>
3 Instr_out
3 IF
0 IF
</string-helpers>
<message-args>
Instr_out
IF
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
116
116
INS_NR_INPR
Warning
"Input port 'IF.Instr_out' of instance 'IF' is not a register"
0
<label>

<string-helpers>
0 IF.Instr_out
0 IF
</string-helpers>
<message-args>
IF.Instr_out
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
117
117
INS_NR_INPR
Warning
"Input port 'IF.PCWrite' of instance 'IF' is not a register"
0
<label>

<string-helpers>
0 IF.PCWrite
0 IF
</string-helpers>
<message-args>
IF.PCWrite
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
118
118
INS_NR_INPR
Warning
"Input port 'IF.PC_imm' of instance 'IF' is not a register"
0
<label>

<string-helpers>
0 IF.PC_imm
0 IF
</string-helpers>
<message-args>
IF.PC_imm
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
119
119
INS_NR_INPR
Warning
"Input port 'IF.PC_jr' of instance 'IF' is not a register"
0
<label>

<string-helpers>
0 IF.PC_jr
0 IF
</string-helpers>
<message-args>
IF.PC_jr
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
120
120
OTP_UC_INST
Warning
"Port 'PC_out' (which is being used as an output) of design-unit 'IF' is being driven inside the design, but not connected in its instance 'IF'"
0
<label>

<string-helpers>
3 PC_out
3 IF
0 IF
</string-helpers>
<message-args>
PC_out
IF
IF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
121
121
INP_NO_LOAD
Warning
"Input/inout port 'A' declared in the design-unit 'SRAM_wrapper' has a driver but no load"
0
<label>

<string-helpers>
3 A
3 SRAM_wrapper
</string-helpers>
<message-args>
A
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
122
122
INP_NO_LOAD
Warning
"Input/inout port 'CK' declared in the design-unit 'SRAM_wrapper' has a driver but no load"
0
<label>

<string-helpers>
3 CK
3 SRAM_wrapper
</string-helpers>
<message-args>
CK
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
123
123
INP_NO_LOAD
Warning
"Input/inout port 'CS' declared in the design-unit 'SRAM_wrapper' has a driver but no load"
0
<label>

<string-helpers>
3 CS
3 SRAM_wrapper
</string-helpers>
<message-args>
CS
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
124
124
INP_NO_LOAD
Warning
"Input/inout port 'DI' declared in the design-unit 'SRAM_wrapper' has a driver but no load"
0
<label>

<string-helpers>
3 DI
3 SRAM_wrapper
</string-helpers>
<message-args>
DI
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
125
125
OTP_NR_UDRV
Warning
"Output/inout 'DO' is not driven in the design-unit 'SRAM_wrapper'"
0
<label>

<string-helpers>
3 DO
3 SRAM_wrapper
</string-helpers>
<message-args>
DO
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
126
126
INP_NO_LOAD
Warning
"Input/inout port 'OE' declared in the design-unit 'SRAM_wrapper' has a driver but no load"
0
<label>

<string-helpers>
3 OE
3 SRAM_wrapper
</string-helpers>
<message-args>
OE
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
127
127
INP_NO_LOAD
Warning
"Input/inout port 'WEB' declared in the design-unit 'SRAM_wrapper' has a driver but no load"
0
<label>

<string-helpers>
3 WEB
3 SRAM_wrapper
</string-helpers>
<message-args>
WEB
SRAM_wrapper
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
128
128
INS_NR_INPR
Warning
"Input port 'ID.RF.RegWrite' of instance 'ID.RF' is not a register"
0
<label>

<string-helpers>
0 ID.RF.RegWrite
0 ID.RF
</string-helpers>
<message-args>
ID.RF.RegWrite
ID.RF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
129
129
INS_NR_INPR
Warning
"Input port 'ID.RF.WB_rdaddr' of instance 'ID.RF' is not a register"
0
<label>

<string-helpers>
0 ID.RF.WB_rdaddr
0 ID.RF
</string-helpers>
<message-args>
ID.RF.WB_rdaddr
ID.RF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
130
130
INS_NR_INPR
Warning
"Input port 'ID.RF.WB_rddata' of instance 'ID.RF' is not a register"
0
<label>

<string-helpers>
0 ID.RF.WB_rddata
0 ID.RF
</string-helpers>
<message-args>
ID.RF.WB_rddata
ID.RF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
131
131
INS_NR_INPR
Warning
"Input port 'ID.RF.rs1_addr' of instance 'ID.RF' is not a register"
0
<label>

<string-helpers>
0 ID.RF.rs1_addr
0 ID.RF
</string-helpers>
<message-args>
ID.RF.rs1_addr
ID.RF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
132
132
OTP_NR_ASYA
Warning
"Output port 'ID.RF.rs1data' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.RF.rs1data
</string-helpers>
<message-args>
ID.RF.rs1data
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
133
133
INS_NR_INPR
Warning
"Input port 'ID.RF.rs2_addr' of instance 'ID.RF' is not a register"
0
<label>

<string-helpers>
0 ID.RF.rs2_addr
0 ID.RF
</string-helpers>
<message-args>
ID.RF.rs2_addr
ID.RF
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
134
134
OTP_NR_ASYA
Warning
"Output port 'ID.RF.rs2data' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.RF.rs2data
</string-helpers>
<message-args>
ID.RF.rs2data
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
135
135
OTP_NR_ASYA
Warning
"Output port 'ID.IG.Imm' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.IG.Imm
</string-helpers>
<message-args>
ID.IG.Imm
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
136
136
INS_NR_INPR
Warning
"Input port 'ID.IG.ImmType' of instance 'ID.IG' is not a register"
0
<label>

<string-helpers>
0 ID.IG.ImmType
0 ID.IG
</string-helpers>
<message-args>
ID.IG.ImmType
ID.IG
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
137
137
INS_NR_INPR
Warning
"Input port 'ID.IG.Instr_out[31:7]' of instance 'ID.IG' is not a register"
0
<label>

<string-helpers>
0 ID.IG.Instr_out[31:7]
0 ID.IG
</string-helpers>
<message-args>
ID.IG.Instr_out[31:7]
ID.IG
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
138
138
INP_NO_LOAD
Warning
"Input/inout port 'Instr_out[6:0]' declared in the design-unit 'ImmediateGenerator' has a driver but no load"
0
<label>

<string-helpers>
3 Instr_out[6:0]
3 ImmediateGenerator
</string-helpers>
<message-args>
Instr_out[6:0]
ImmediateGenerator
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
139
139
OTP_NR_ASYA
Warning
"Output port 'ID.CU.ALUOP' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.CU.ALUOP
</string-helpers>
<message-args>
ID.CU.ALUOP
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
140
140
OTP_NR_ASYA
Warning
"Output port 'ID.CU.ALUSrc' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.CU.ALUSrc
</string-helpers>
<message-args>
ID.CU.ALUSrc
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
141
141
OTP_NR_ASYA
Warning
"Output port 'ID.CU.ImmType' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.CU.ImmType
</string-helpers>
<message-args>
ID.CU.ImmType
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
142
142
OTP_NR_ASYA
Warning
"Output port 'ID.CU.MemRead' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.CU.MemRead
</string-helpers>
<message-args>
ID.CU.MemRead
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
143
143
OTP_NR_ASYA
Warning
"Output port 'ID.CU.MemWrite' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.CU.MemWrite
</string-helpers>
<message-args>
ID.CU.MemWrite
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
144
144
OTP_NR_ASYA
Warning
"Output port 'ID.CU.MemtoReg' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.CU.MemtoReg
</string-helpers>
<message-args>
ID.CU.MemtoReg
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
145
145
INS_NR_INPR
Warning
"Input port 'ID.CU.OPcode' of instance 'ID.CU' is not a register"
0
<label>

<string-helpers>
0 ID.CU.OPcode
0 ID.CU
</string-helpers>
<message-args>
ID.CU.OPcode
ID.CU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
146
146
OTP_NR_ASYA
Warning
"Output port 'ID.CU.PCtoRegSrc' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.CU.PCtoRegSrc
</string-helpers>
<message-args>
ID.CU.PCtoRegSrc
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
147
147
OTP_NR_ASYA
Warning
"Output port 'ID.CU.RDSrc' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.CU.RDSrc
</string-helpers>
<message-args>
ID.CU.RDSrc
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
148
148
OTP_NR_ASYA
Warning
"Output port 'ID.CU.RegWrite' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.CU.RegWrite
</string-helpers>
<message-args>
ID.CU.RegWrite
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
149
149
OTP_NR_ASYA
Warning
"Output port 'ID.CU.branch' is assigned asynchronously"
0
<label>

<string-helpers>
0 ID.CU.branch
</string-helpers>
<message-args>
ID.CU.branch
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
150
150
INS_NR_INPR
Warning
"Input port 'ID.IDFlush' of instance 'ID' is not a register"
0
<label>

<string-helpers>
0 ID.IDFlush
0 ID
</string-helpers>
<message-args>
ID.IDFlush
ID
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
151
151
OTP_UC_INST
Warning
"Port 'ID_rs2data' (which is being used as an output) of design-unit 'ID' is being driven inside the design, but not connected in its instance 'ID'"
0
<label>

<string-helpers>
3 ID_rs2data
3 ID
0 ID
</string-helpers>
<message-args>
ID_rs2data
ID
ID
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
152
152
INS_NR_INPR
Warning
"Input port 'ID.IF_instrout' of instance 'ID' is not a register"
0
<label>

<string-helpers>
0 ID.IF_instrout
0 ID
</string-helpers>
<message-args>
ID.IF_instrout
ID
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
153
153
INS_NR_INPR
Warning
"Input port 'ID.WB_RegWrite' of instance 'ID' is not a register"
0
<label>

<string-helpers>
0 ID.WB_RegWrite
0 ID
</string-helpers>
<message-args>
ID.WB_RegWrite
ID
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
154
154
INS_NR_INPR
Warning
"Input port 'ID.WB_rdaddr' of instance 'ID' is not a register"
0
<label>

<string-helpers>
0 ID.WB_rdaddr
0 ID
</string-helpers>
<message-args>
ID.WB_rdaddr
ID
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
155
155
INS_NR_INPR
Warning
"Input port 'ID.WB_rddata' of instance 'ID' is not a register"
0
<label>

<string-helpers>
0 ID.WB_rddata
0 ID
</string-helpers>
<message-args>
ID.WB_rddata
ID
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
156
156
OTP_UC_INST
Warning
"Port 'rs2addr' (which is being used as an output) of design-unit 'ID' is being driven inside the design, but not connected in its instance 'ID'"
0
<label>

<string-helpers>
3 rs2addr
3 ID
0 ID
</string-helpers>
<message-args>
rs2addr
ID
ID
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
157
157
INS_NR_INPR
Warning
"Input port 'EXE.ALU.ALUCtrl' of instance 'EXE.ALU' is not a register"
0
<label>

<string-helpers>
0 EXE.ALU.ALUCtrl
0 EXE.ALU
</string-helpers>
<message-args>
EXE.ALU.ALUCtrl
EXE.ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
158
158
OTP_NR_ASYA
Warning
"Output port 'EXE.ALU.ALUout' is assigned asynchronously"
0
<label>

<string-helpers>
0 EXE.ALU.ALUout
</string-helpers>
<message-args>
EXE.ALU.ALUout
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
159
159
OTP_NR_ASYA
Warning
"Output port 'EXE.ALU.ZeroFlag' is assigned asynchronously"
0
<label>

<string-helpers>
0 EXE.ALU.ZeroFlag
</string-helpers>
<message-args>
EXE.ALU.ZeroFlag
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
160
160
INS_NR_INPR
Warning
"Input port 'EXE.ALU.rs1' of instance 'EXE.ALU' is not a register"
0
<label>

<string-helpers>
0 EXE.ALU.rs1
0 EXE.ALU
</string-helpers>
<message-args>
EXE.ALU.rs1
EXE.ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
161
161
INS_NR_INPR
Warning
"Input port 'EXE.ALU.rs2' of instance 'EXE.ALU' is not a register"
0
<label>

<string-helpers>
0 EXE.ALU.rs2
0 EXE.ALU
</string-helpers>
<message-args>
EXE.ALU.rs2
EXE.ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
162
162
NET_NO_LDDR
Warning
"Net 'EXE.ALU.sum[0]' declared in design-unit 'ALU' neither has driver nor any load"
0
<label>

<string-helpers>
0 EXE.ALU.sum[0]
3 ALU
</string-helpers>
<message-args>
EXE.ALU.sum[0]
ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
163
163
NET_NO_DRIV
Error
"Net 'EXE.ALU.sum[31:1]' declared in design-unit 'ALU' has no driver but has at least one load"
0
<label>

<string-helpers>
0 EXE.ALU.sum[31:1]
3 ALU
</string-helpers>
<message-args>
EXE.ALU.sum[31:1]
ALU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
164
164
OTP_NR_ASYA
Warning
"Output port 'EXE.ALUCtrl.ALUCtrl' is assigned asynchronously"
0
<label>

<string-helpers>
0 EXE.ALUCtrl.ALUCtrl
</string-helpers>
<message-args>
EXE.ALUCtrl.ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
165
165
INS_NR_INPR
Warning
"Input port 'EXE.ALUCtrl.ALUOP' of instance 'EXE.ALUCtrl' is not a register"
0
<label>

<string-helpers>
0 EXE.ALUCtrl.ALUOP
0 EXE.ALUCtrl
</string-helpers>
<message-args>
EXE.ALUCtrl.ALUOP
EXE.ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
166
166
INS_NR_INPR
Warning
"Input port 'EXE.ALUCtrl.Funct3' of instance 'EXE.ALUCtrl' is not a register"
0
<label>

<string-helpers>
0 EXE.ALUCtrl.Funct3
0 EXE.ALUCtrl
</string-helpers>
<message-args>
EXE.ALUCtrl.Funct3
EXE.ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
167
167
INS_NR_INPR
Warning
"Input port 'EXE.ALUCtrl.Funct7' of instance 'EXE.ALUCtrl' is not a register"
0
<label>

<string-helpers>
0 EXE.ALUCtrl.Funct7
0 EXE.ALUCtrl
</string-helpers>
<message-args>
EXE.ALUCtrl.Funct7
EXE.ALUCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
168
168
OTP_UC_INST
Warning
"Port 'EXE_Funct3' (which is being used as an output) of design-unit 'EXE' is being driven inside the design, but not connected in its instance 'EXE'"
0
<label>

<string-helpers>
3 EXE_Funct3
3 EXE
0 EXE
</string-helpers>
<message-args>
EXE_Funct3
EXE
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
169
169
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'EXE_PCtoReg'"
0
<label>

<string-helpers>
3 EXE_PCtoReg
</string-helpers>
<message-args>
EXE_PCtoReg
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
170
170
OTP_UC_INST
Warning
"Port 'EXE_rs2data' (which is being used as an output) of design-unit 'EXE' is being driven inside the design, but not connected in its instance 'EXE'"
0
<label>

<string-helpers>
3 EXE_rs2data
3 EXE
0 EXE
</string-helpers>
<message-args>
EXE_rs2data
EXE
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
171
171
INS_NR_INPR
Warning
"Input port 'EXE.Forward_rs1src' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.Forward_rs1src
0 EXE
</string-helpers>
<message-args>
EXE.Forward_rs1src
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
172
172
INS_NR_INPR
Warning
"Input port 'EXE.Forward_rs2src' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.Forward_rs2src
0 EXE
</string-helpers>
<message-args>
EXE.Forward_rs2src
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
173
173
INS_NR_INPR
Warning
"Input port 'EXE.ID_ALUOP' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.ID_ALUOP
0 EXE
</string-helpers>
<message-args>
EXE.ID_ALUOP
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
174
174
INS_NR_INPR
Warning
"Input port 'EXE.ID_ALUSrc' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.ID_ALUSrc
0 EXE
</string-helpers>
<message-args>
EXE.ID_ALUSrc
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
175
175
INS_NR_INPR
Warning
"Input port 'EXE.ID_Funct3' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.ID_Funct3
0 EXE
</string-helpers>
<message-args>
EXE.ID_Funct3
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
176
176
INS_NR_INPR
Warning
"Input port 'EXE.ID_Funct7' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.ID_Funct7
0 EXE
</string-helpers>
<message-args>
EXE.ID_Funct7
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
177
177
INS_NR_INPR
Warning
"Input port 'EXE.ID_PCtoRegSrc' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.ID_PCtoRegSrc
0 EXE
</string-helpers>
<message-args>
EXE.ID_PCtoRegSrc
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
178
178
INS_NR_INPR
Warning
"Input port 'EXE.ID_imm' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.ID_imm
0 EXE
</string-helpers>
<message-args>
EXE.ID_imm
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
179
179
INS_NR_INPR
Warning
"Input port 'EXE.ID_pcout' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.ID_pcout
0 EXE
</string-helpers>
<message-args>
EXE.ID_pcout
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
180
180
INP_NO_LOAD
Warning
"Input/inout port 'ID_rs1addr' declared in the design-unit 'EXE' has a driver but no load"
0
<label>

<string-helpers>
3 ID_rs1addr
3 EXE
</string-helpers>
<message-args>
ID_rs1addr
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
181
181
INS_NR_INPR
Warning
"Input port 'EXE.ID_rs1data' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.ID_rs1data
0 EXE
</string-helpers>
<message-args>
EXE.ID_rs1data
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
182
182
INP_NO_LOAD
Warning
"Input/inout port 'ID_rs2addr' declared in the design-unit 'EXE' has a driver but no load"
0
<label>

<string-helpers>
3 ID_rs2addr
3 EXE
</string-helpers>
<message-args>
ID_rs2addr
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
183
183
INP_NO_LOAD
Warning
"Input/inout port 'ID_rs2data' declared in the design-unit 'EXE' has a driver but no load"
0
<label>

<string-helpers>
3 ID_rs2data
3 EXE
</string-helpers>
<message-args>
ID_rs2data
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
184
184
INS_NR_INPR
Warning
"Input port 'EXE.MEM_rddata' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.MEM_rddata
0 EXE
</string-helpers>
<message-args>
EXE.MEM_rddata
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
185
185
OTP_NR_ASYA
Warning
"Output port 'EXE.PC_imm' is assigned asynchronously"
0
<label>

<string-helpers>
0 EXE.PC_imm
</string-helpers>
<message-args>
EXE.PC_imm
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
186
186
OTP_NR_ASYA
Warning
"Output port 'EXE.PC_jr' is assigned asynchronously"
0
<label>

<string-helpers>
0 EXE.PC_jr
</string-helpers>
<message-args>
EXE.PC_jr
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
187
187
INS_NR_INPR
Warning
"Input port 'EXE.WB_rddata' of instance 'EXE' is not a register"
0
<label>

<string-helpers>
0 EXE.WB_rddata
0 EXE
</string-helpers>
<message-args>
EXE.WB_rddata
EXE
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
188
188
OTP_NR_ASYA
Warning
"Output port 'EXE.ZeroFlag' is assigned asynchronously"
0
<label>

<string-helpers>
0 EXE.ZeroFlag
</string-helpers>
<message-args>
EXE.ZeroFlag
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
189
189
INP_UC_INST
Error
"Input port 'DM_dataout' of design-unit 'MEM' is being used inside design-unit, but not connected in its instance 'MEM'"
0
<label>

<string-helpers>
3 DM_dataout
3 MEM
0 MEM
</string-helpers>
<message-args>
DM_dataout
MEM
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
190
190
INS_NR_INPR
Warning
"Input port 'MEM.EXE_ALUout' of instance 'MEM' is not a register"
0
<label>

<string-helpers>
0 MEM.EXE_ALUout
0 MEM
</string-helpers>
<message-args>
MEM.EXE_ALUout
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
191
191
INP_NO_LOAD
Warning
"Input/inout port 'EXE_Funct3' declared in the design-unit 'MEM' has a driver but no load"
0
<label>

<string-helpers>
3 EXE_Funct3
3 MEM
</string-helpers>
<message-args>
EXE_Funct3
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
192
192
INS_NR_INPR
Warning
"Input port 'MEM.EXE_MemRead' of instance 'MEM' is not a register"
0
<label>

<string-helpers>
0 MEM.EXE_MemRead
0 MEM
</string-helpers>
<message-args>
MEM.EXE_MemRead
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
193
193
INS_NR_INPR
Warning
"Input port 'MEM.EXE_MemWrite' of instance 'MEM' is not a register"
0
<label>

<string-helpers>
0 MEM.EXE_MemWrite
0 MEM
</string-helpers>
<message-args>
MEM.EXE_MemWrite
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
194
194
INS_NR_INPR
Warning
"Input port 'MEM.EXE_PCtoReg' of instance 'MEM' is not a register"
0
<label>

<string-helpers>
0 MEM.EXE_PCtoReg
0 MEM
</string-helpers>
<message-args>
MEM.EXE_PCtoReg
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
195
195
INS_NR_INPR
Warning
"Input port 'MEM.EXE_rdsrc' of instance 'MEM' is not a register"
0
<label>

<string-helpers>
0 MEM.EXE_rdsrc
0 MEM
</string-helpers>
<message-args>
MEM.EXE_rdsrc
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
196
196
INP_NO_LOAD
Warning
"Input/inout port 'EXE_rs2data' declared in the design-unit 'MEM' has a driver but no load"
0
<label>

<string-helpers>
3 EXE_rs2data
3 MEM
</string-helpers>
<message-args>
EXE_rs2data
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
197
197
OTP_NR_ASYA
Warning
"Output port 'MEM.Forward_Memrddata' is assigned asynchronously"
0
<label>

<string-helpers>
0 MEM.Forward_Memrddata
</string-helpers>
<message-args>
MEM.Forward_Memrddata
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
198
198
OTP_UC_INST
Warning
"Port 'Forward_Memrddata' (which is being used as an output) of design-unit 'MEM' is being driven inside the design, but not connected in its instance 'MEM'"
0
<label>

<string-helpers>
3 Forward_Memrddata
3 MEM
0 MEM
</string-helpers>
<message-args>
Forward_Memrddata
MEM
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
199
199
OTP_NR_ASYA
Warning
"Output port 'MEM.MEM_CS' is assigned asynchronously"
0
<label>

<string-helpers>
0 MEM.MEM_CS
</string-helpers>
<message-args>
MEM.MEM_CS
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
200
200
OTP_UC_INST
Warning
"Port 'MEM_CS' (which is being used as an output) of design-unit 'MEM' is being driven inside the design, but not connected in its instance 'MEM'"
0
<label>

<string-helpers>
3 MEM_CS
3 MEM
0 MEM
</string-helpers>
<message-args>
MEM_CS
MEM
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
201
201
OTP_UC_INST
Warning
"Port 'MEM_WEB' (which is being used as an output) of design-unit 'MEM' is being driven inside the design, but not connected in its instance 'MEM'"
0
<label>

<string-helpers>
3 MEM_WEB
3 MEM
0 MEM
</string-helpers>
<message-args>
MEM_WEB
MEM
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
202
202
OTP_UC_INST
Warning
"Port 'MEM_din' (which is being used as an output) of design-unit 'MEM' is being driven inside the design, but not connected in its instance 'MEM'"
0
<label>

<string-helpers>
3 MEM_din
3 MEM
0 MEM
</string-helpers>
<message-args>
MEM_din
MEM
MEM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
203
203
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'MEM_rddata'"
0
<label>

<string-helpers>
3 MEM_rddata
</string-helpers>
<message-args>
MEM_rddata
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
204
204
INS_NR_INPR
Warning
"Input port 'WB.MEM_MemtoReg' of instance 'WB' is not a register"
0
<label>

<string-helpers>
0 WB.MEM_MemtoReg
0 WB
</string-helpers>
<message-args>
WB.MEM_MemtoReg
WB
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
205
205
INS_NR_INPR
Warning
"Input port 'WB.MEM_RegWrite' of instance 'WB' is not a register"
0
<label>

<string-helpers>
0 WB.MEM_RegWrite
0 WB
</string-helpers>
<message-args>
WB.MEM_RegWrite
WB
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
206
206
INS_NR_INPR
Warning
"Input port 'WB.MEM_dout' of instance 'WB' is not a register"
0
<label>

<string-helpers>
0 WB.MEM_dout
0 WB
</string-helpers>
<message-args>
WB.MEM_dout
WB
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
207
207
INS_NR_INPR
Warning
"Input port 'WB.MEM_rdaddr' of instance 'WB' is not a register"
0
<label>

<string-helpers>
0 WB.MEM_rdaddr
0 WB
</string-helpers>
<message-args>
WB.MEM_rdaddr
WB
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
208
208
INS_NR_INPR
Warning
"Input port 'WB.MEM_rddata' of instance 'WB' is not a register"
0
<label>

<string-helpers>
0 WB.MEM_rddata
0 WB
</string-helpers>
<message-args>
WB.MEM_rddata
WB
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
209
209
OTP_NR_ASYA
Warning
"Output port 'WB.WB_rddata' is assigned asynchronously"
0
<label>

<string-helpers>
0 WB.WB_rddata
</string-helpers>
<message-args>
WB.WB_rddata
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
210
210
INP_NO_LOAD
Warning
"Input/inout port 'clk' declared in the design-unit 'WB' has a driver but no load"
0
<label>

<string-helpers>
3 clk
3 WB
</string-helpers>
<message-args>
clk
WB
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
211
211
INP_NO_LOAD
Warning
"Input/inout port 'rst' declared in the design-unit 'WB' has a driver but no load"
0
<label>

<string-helpers>
3 rst
3 WB
</string-helpers>
<message-args>
rst
WB
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
212
212
OTP_NR_ASYA
Warning
"Output port 'BC.BranchCtrl' is assigned asynchronously"
0
<label>

<string-helpers>
0 BC.BranchCtrl
</string-helpers>
<message-args>
BC.BranchCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
213
213
INS_NR_INPR
Warning
"Input port 'BC.ID_branch' of instance 'BC' is not a register"
0
<label>

<string-helpers>
0 BC.ID_branch
0 BC
</string-helpers>
<message-args>
BC.ID_branch
BC
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
214
214
INS_NR_INPR
Warning
"Input port 'BC.ZeroFlag' of instance 'BC' is not a register"
0
<label>

<string-helpers>
0 BC.ZeroFlag
0 BC
</string-helpers>
<message-args>
BC.ZeroFlag
BC
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
215
215
INS_NR_INPR
Warning
"Input port 'FU.EXE_RegWrite' of instance 'FU' is not a register"
0
<label>

<string-helpers>
0 FU.EXE_RegWrite
0 FU
</string-helpers>
<message-args>
FU.EXE_RegWrite
FU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
216
216
INS_NR_INPR
Warning
"Input port 'FU.EXE_rdaddr' of instance 'FU' is not a register"
0
<label>

<string-helpers>
0 FU.EXE_rdaddr
0 FU
</string-helpers>
<message-args>
FU.EXE_rdaddr
FU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
217
217
OTP_NR_ASYA
Warning
"Output port 'FU.Forward_rs1src' is assigned asynchronously"
0
<label>

<string-helpers>
0 FU.Forward_rs1src
</string-helpers>
<message-args>
FU.Forward_rs1src
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
218
218
OTP_NR_ASYA
Warning
"Output port 'FU.Forward_rs2src' is assigned asynchronously"
0
<label>

<string-helpers>
0 FU.Forward_rs2src
</string-helpers>
<message-args>
FU.Forward_rs2src
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
219
219
INS_NR_INPR
Warning
"Input port 'FU.ID_rs1addr' of instance 'FU' is not a register"
0
<label>

<string-helpers>
0 FU.ID_rs1addr
0 FU
</string-helpers>
<message-args>
FU.ID_rs1addr
FU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
220
220
INS_NR_INPR
Warning
"Input port 'FU.ID_rs2addr' of instance 'FU' is not a register"
0
<label>

<string-helpers>
0 FU.ID_rs2addr
0 FU
</string-helpers>
<message-args>
FU.ID_rs2addr
FU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
221
221
INS_NR_INPR
Warning
"Input port 'FU.MEM_RegWrite' of instance 'FU' is not a register"
0
<label>

<string-helpers>
0 FU.MEM_RegWrite
0 FU
</string-helpers>
<message-args>
FU.MEM_RegWrite
FU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
222
222
INS_NR_INPR
Warning
"Input port 'FU.MEM_rdaddr' of instance 'FU' is not a register"
0
<label>

<string-helpers>
0 FU.MEM_rdaddr
0 FU
</string-helpers>
<message-args>
FU.MEM_rdaddr
FU
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
223
223
INS_NR_INPR
Warning
"Input port 'HC.BranchCtrl' of instance 'HC' is not a register"
0
<label>

<string-helpers>
0 HC.BranchCtrl
0 HC
</string-helpers>
<message-args>
HC.BranchCtrl
HC
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
224
224
OTP_NR_ASYA
Warning
"Output port 'HC.IDFlush' is assigned asynchronously"
0
<label>

<string-helpers>
0 HC.IDFlush
</string-helpers>
<message-args>
HC.IDFlush
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
225
225
INS_NR_INPR
Warning
"Input port 'HC.ID_MemRead' of instance 'HC' is not a register"
0
<label>

<string-helpers>
0 HC.ID_MemRead
0 HC
</string-helpers>
<message-args>
HC.ID_MemRead
HC
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
226
226
INS_NR_INPR
Warning
"Input port 'HC.ID_rdaddr' of instance 'HC' is not a register"
0
<label>

<string-helpers>
0 HC.ID_rdaddr
0 HC
</string-helpers>
<message-args>
HC.ID_rdaddr
HC
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
227
227
OTP_NR_ASYA
Warning
"Output port 'HC.IFID_RegWrite' is assigned asynchronously"
0
<label>

<string-helpers>
0 HC.IFID_RegWrite
</string-helpers>
<message-args>
HC.IFID_RegWrite
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
228
228
OTP_NR_ASYA
Warning
"Output port 'HC.InstrFlush' is assigned asynchronously"
0
<label>

<string-helpers>
0 HC.InstrFlush
</string-helpers>
<message-args>
HC.InstrFlush
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
229
229
OTP_NR_ASYA
Warning
"Output port 'HC.PCWrite' is assigned asynchronously"
0
<label>

<string-helpers>
0 HC.PCWrite
</string-helpers>
<message-args>
HC.PCWrite
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
230
230
INS_NR_INPR
Warning
"Input port 'HC.rs1addr' of instance 'HC' is not a register"
0
<label>

<string-helpers>
0 HC.rs1addr
0 HC
</string-helpers>
<message-args>
HC.rs1addr
HC
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
231
231
INP_NO_LOAD
Warning
"Input/inout port 'rs2addr' declared in the design-unit 'HazardCtrl' has a driver but no load"
0
<label>

<string-helpers>
3 rs2addr
3 HazardCtrl
</string-helpers>
<message-args>
rs2addr
HazardCtrl
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
232
232
NET_NO_DRIV
Error
"Net 'DM_dataout' declared in design-unit 'top' has no driver but has at least one load"
0
<label>

<string-helpers>
0 DM_dataout
3 top
</string-helpers>
<message-args>
DM_dataout
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
233
233
NET_NO_LOAD
Warning
"Net 'EXE_Funct3' declared in design-unit 'top' has a driver but has no load"
0
<label>

<string-helpers>
0 EXE_Funct3
3 top
</string-helpers>
<message-args>
EXE_Funct3
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
234
234
NET_NO_LOAD
Warning
"Net 'EXE_rs2data' declared in design-unit 'top' has a driver but has no load"
0
<label>

<string-helpers>
0 EXE_rs2data
3 top
</string-helpers>
<message-args>
EXE_rs2data
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
235
235
NET_NO_LOAD
Warning
"Net 'Forward_Memrddata' declared in design-unit 'top' has a driver but has no load"
0
<label>

<string-helpers>
0 Forward_Memrddata
3 top
</string-helpers>
<message-args>
Forward_Memrddata
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
236
236
NET_NO_LOAD
Warning
"Net 'ID_rs2data' declared in design-unit 'top' has a driver but has no load"
0
<label>

<string-helpers>
0 ID_rs2data
3 top
</string-helpers>
<message-args>
ID_rs2data
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
237
237
NET_NO_DRIV
Error
"Net 'Instr_out' declared in design-unit 'top' has no driver but has at least one load"
0
<label>

<string-helpers>
0 Instr_out
3 top
</string-helpers>
<message-args>
Instr_out
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
238
238
NET_NO_LOAD
Warning
"Net 'MEM_CS' declared in design-unit 'top' has a driver but has no load"
0
<label>

<string-helpers>
0 MEM_CS
3 top
</string-helpers>
<message-args>
MEM_CS
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
239
239
NET_NO_LOAD
Warning
"Net 'MEM_WEB' declared in design-unit 'top' has a driver but has no load"
0
<label>

<string-helpers>
0 MEM_WEB
3 top
</string-helpers>
<message-args>
MEM_WEB
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
240
240
NET_NO_LOAD
Warning
"Net 'PC_out' declared in design-unit 'top' has a driver but has no load"
0
<label>

<string-helpers>
0 PC_out
3 top
</string-helpers>
<message-args>
PC_out
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
241
241
NET_NO_LOAD
Warning
"Net 'rs2addr' declared in design-unit 'top' has a driver but has no load"
0
<label>

<string-helpers>
0 rs2addr
3 top
</string-helpers>
<message-args>
rs2addr
top
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
242
242
MOD_IS_SYAS
Warning
"The design-unit 'EXE' contains synchronous as well as asynchronous logic. Asynchronous logic is present at 'ALU_pc4[0]' and Synchronous logic at 'EXE_ALUout[0]'"
0
<label>

<string-helpers>
3 EXE
2 ALU_pc4[0]
2 EXE_ALUout[0]
</string-helpers>
<message-args>
EXE
ALU_pc4[0]
EXE_ALUout[0]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
243
243
MOD_IS_SYAS
Warning
"The design-unit 'IF' contains synchronous as well as asynchronous logic. Asynchronous logic is present at 'PC_4[0]' and Synchronous logic at 'IF_instrout[0]'"
0
<label>

<string-helpers>
3 IF
2 PC_4[0]
2 IF_instrout[0]
</string-helpers>
<message-args>
IF
PC_4[0]
IF_instrout[0]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
244
244
MOD_IS_SYAS
Warning
"The design-unit 'MEM' contains synchronous as well as asynchronous logic. Asynchronous logic is present at 'Forward_Memrddata[0]' and Synchronous logic at 'MEM_MemtoReg'"
0
<label>

<string-helpers>
3 MEM
2 Forward_Memrddata[0]
2 MEM_MemtoReg
</string-helpers>
<message-args>
MEM
Forward_Memrddata[0]
MEM_MemtoReg
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
245
245
MOD_IS_SYAS
Warning
"The design-unit 'RegisterFile' contains synchronous as well as asynchronous logic. Asynchronous logic is present at 'rs1data[0]' and Synchronous logic at 'Reg[4][0]'"
0
<label>

<string-helpers>
3 RegisterFile
2 rs1data[0]
2 Reg[4][0]
</string-helpers>
<message-args>
RegisterFile
rs1data[0]
Reg[4][0]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
246
246
SIG_IS_IRST
Info
"Signal 'rst' is inferred as async reset as it is driving reset of one or more flip-flops [Flip-flop: EXE.EXE_ALUout[0]]"
0
<label>

<string-helpers>
0 rst
3 async
2 EXE.EXE_ALUout[0]
</string-helpers>
<message-args>
rst
async
EXE.EXE_ALUout[0]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
247
247
SIG_IS_IRST
Info
"Signal '(FU.EXE_RegWrite && ((FU.EXE_rdaddr == FU.ID_rs1addr) || (FU.EXE_rdaddr == FU.ID_rs2addr)))' is inferred as sync reset as it is driving reset of one or more flip-flops [Flip-flop: FU.Forward_rs2src[1]]"
0
<label>

<string-helpers>
0 (FU.EXE_RegWrite && ((FU.EXE_rdaddr == FU.ID_rs1addr) || (FU.EXE_rdaddr == FU.ID_rs2addr)))
3 sync
2 FU.Forward_rs2src[1]
</string-helpers>
<message-args>
(FU.EXE_RegWrite && ((FU.EXE_rdaddr == FU.ID_rs1addr) || (FU.EXE_rdaddr == FU.ID_rs2addr)))
sync
FU.Forward_rs2src[1]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
248
248
MOD_IS_IBXE
Warning
"Design-unit SRAM was implicitly blackboxed by the tool. Check for more details under the BBOX category in the Design Build view"
0
<label>

<string-helpers>
3 SRAM
</string-helpers>
<message-args>
SRAM
</message-args>
<waivers>
0
0
1
#MODULETUPLE#
1
IF
1
1
#MODULETUPLE#
2
SRAM_wrapper
2
2
6
#MODULETUPLE#
3
ID
1
3
#MODULETUPLE#
4
EXE
1
4
#MODULETUPLE#
5
MEM
1
5
#MODULETUPLE#
6
WB
1
7
#MODULETUPLE#
7
BranchCtrl
1
8
#MODULETUPLE#
8
ForwardUnit
1
9
#MODULETUPLE#
9
HazardCtrl
1
10
#MODULETUPLE#
10
SRAM
2
11
17
#MODULETUPLE#
11
ALU
1
12
#MODULETUPLE#
12
ALUCtrl
1
13
#MODULETUPLE#
13
RegisterFile
1
14
#MODULETUPLE#
14
ImmediateGenerator
1
15
#MODULETUPLE#
15
ControlUnit
1
16
#MODULETUPLE#
16
ProgramCounter
1
18
#INSTANCETUPLE#
1
IF
1
#INSTANCETUPLE#
2
IM1
2
#INSTANCETUPLE#
3
ID
3
#INSTANCETUPLE#
4
EXE
4
#INSTANCETUPLE#
5
MEM
5
#INSTANCETUPLE#
6
DM1
2
#INSTANCETUPLE#
7
WB
6
#INSTANCETUPLE#
8
BC
7
#INSTANCETUPLE#
9
FU
8
#INSTANCETUPLE#
10
HC
9
#INSTANCETUPLE#
11
DM1.i_SRAM
10
#INSTANCETUPLE#
12
EXE.ALU
11
#INSTANCETUPLE#
13
EXE.ALUCtrl
12
#INSTANCETUPLE#
14
ID.RF
13
#INSTANCETUPLE#
15
ID.IG
14
#INSTANCETUPLE#
16
ID.CU
15
#INSTANCETUPLE#
17
IM1.i_SRAM
10
#INSTANCETUPLE#
18
IF.PC
16
<source-checksums>
0
<tag-defenition>
20

23

   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for count1, in which the signal
   does not toggle to its original value at any point of time.
ARY_IS_OOBI
20
   A bit/part select reference in an expression has an index specification
   outside of the defined range of the variable.
   This can lead to unexpected results. It is
   recommended that this reference be modified such that the index/subrange
   falls within the defined range.
   The following code illustrates the problem.
   module test1 (a, b, out1);
   input [3:0] a;
   input [3:0] b;
   output out1;
   wire [3:0] a;
   reg [2:0] out1;
   wire [2:-1] q;
   wire [2:-4] w;
   always @(a or b)
       out1 = q[4] & b[3];
       assign a[3] = out1[3];
     assign q = w[1+:3];
   endmodule
   In the above code, 'q[4]' and 'out1[3]' are used, which are outside the defined range.
ASG_IS_XRCH
12
   A reachable X assignment was detected in the design.
   If the X assignment is reachable, it will become
   an active X source. 'X' source present in the design can lead to unexpected functionality.

   The following examples illustrates this problem:
   always @(port_a or port_b or port_c or port_d)
   casez(port_d)
       2'b00: port_e = port_a;
       2'b01: port_e = port_b;
       2'b10: port_e = port_c;
       2'b11: port_e = 4'b00xx;
   endcase
BLK_NO_RCHB
20
   Unreachable block statement was detected. This needs to be reviewed to determine if this is intentional or undesired. RTL needs to be modified accordingly.
   The following example illustrates the issue:

   module blkif (out, a, b);
   input a, b;
   output out;
   reg out;
   wire sel;
   assign sel = 1'b1;
   always @(sel or a or b)
   begin
   if (sel)
       out <= a;
   else
       out <= b;
   end
  endmodule
  In the given example, a violation is reported as 'sel' has a
  a constant value due to which one branch of the 'if' block is not reachable.

BUS_IS_CONT
8
   The specified bus has multiple drivers which can
   be active simultaneously. This may lead to signal/register
   having undefined/unexpected value.

   The following example illustrates the problem:
   assign sig_a = var_a;
   assign sig_a = var_b;
   In the above example, 'sig_a' is multiply driven.
BUS_IS_FLOT
21
   A bus without any driver was detected. This could be unintentional and can lead to unexpected functionality.

   Following example illustrates this scenario:
   module mod_a(port_a, port_b, port_c, reg_a, reg_b, reg_c);
       input [1:0] port_a, port_b, port_c;
       output [1:0] reg_a, reg_b, reg_c;
       reg  [1:0] reg_a;
       reg  [1:0] reg_b;
       reg  [1:0] reg_c;
       wire [1:0] wir_a;
       wire [1:0] wir_b;
       wire [1:0] wir_c;

       assign wire_a = port_a;
       assign reg_a = wir_a;
       assign reg_b = wir_b;

   endmodule

   reg_b is a floating bus.
   Design needs to be remodelled to avoid this problem.
CAS_IS_DFRC
31
   The case statement has a default case which is reachable. This could be a result of an incompletely specified case.
   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [2:0] state, next;
   wire en;
   always @(posedge clk)
       if (rst)
           state <= 3'b000;
       else
           state <= next;
   always @(state)
   begin
   case(state)
       3'b000:
           next = 3'b001;
       3'b001:
           if (en)
               next = 3'b010;
           else
               next = 3'b011;
       3'b010:
               next = 3'b100;
       3'b011:
               next = 3'b101;
       default:
               next = 3'bxxx;
   endcase
   end
   endmodule
CAS_NO_PRIO
16
   The keywords 'unique' and 'priority' indicate the intent that the case statement will have exactly one case item that matches the case expression. However, the specified case statement, qualified with a'priority' keyword, does not have all the cases covered.
   The following example illustrates this problem:
   module mod_a (port_a, port_b, port_c);
       input [3:0] port_a;
       input [1:0] port_c;
       output port_b;
       reg port_b;
       always @(port_c)
       begin
           priority case(port_c)
           2'b01 : port_b = port_a[1];
           2'b10 : port_b = port_a[2];
           2'b11 : port_b = port_a[3];
       endcase
       end
   endmodule
CAS_NO_UNIQ
18
   The keywords 'unique' and 'priority' indicate the intent that the case statement will have exactly one case item that matches the case expression. However, the specified case statement, qualified with a'unique' keyword, has more than one case item that matches the
   case expression.
   The following example illustrates this problem:
   reg  [3:0]  reg_a;
   always @(posedge clk)
   begin
       reg_a = 12;
       unique case ( reg_a )
       6, 12, 14:  out_a = 32'd10012;
       2, 6, 7:    out_a = 32'd10015;
       3, 12, 10:  out_a = 32'd50009;
       default:    out_a = 32'd0;
   endcase
   end

   In the above code example, 'reg_a' is used as the case expression in a
   'unique case' statement, where two of the case item expressions are 12.
   It is recommended that case item expressions are mutually exclusive.
EXP_IS_OVFL
20
   Arithmetic operation results in overflow of bits leading to potential loss of data.
   The following example illustrates the problem:

   module mod_a();
       reg  [1:0] reg_a;
       reg  [1:0] reg_b;
       reg  [1:0] reg_c;
       wire [1:0] wir_a;
       wire [1:0] wir_b;
       wire [1:0] wir_c;
       assign wir_a = reg_a + 2'd2;
       assign wir_b = reg_b + 2'b11;
       assign wir_c = reg_c - 2'b11;
   endmodule

   In the above code, 2-bit wires, wir_a, wir_b, wir_c
   are being assigned a value that can be greater than
   the maximum value that it can hold. This can lead to loss
   of bits.
   Remodel the design to avoid this violation.
FSM_IS_DDLK
45
   A deadlock situation has been detected for a state of the FSM. This can occur if either
   there is no outgoing edge from the current state or the condition of the outgoing edge
   cannot be met. To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   module FSM (din, a_rst, clk, z_o);
      input  din, a_rst,clk;
      output z_o;
      reg z_o;
      parameter [1:0] s0=0, s1=1, s2=2;
      reg [1:0] ps, ns;
      // sequential block
      always @ (posedge clk or posedge a_rst)
      begin: seq_block
         if (a_rst)
            ps = s0;
         else
            ps = ns;
      end

      // combinational block
      always @ (ps or din)
      begin: comb_block
         ns  = s0;
         z_o = 1'b1;
         case (ps)
           s0: begin
             z_o = 1'b0;
              end
           s1: begin
                if (din == 1'b0)
                   ns = s0;
                else
                   ns = s2;
              end
           s2: begin
                if (din == 1'b1)
                   ns = s1;
                else
                   ns = s0;
              end
         endcase
      end
   endmodule
   In the given example, after reaching s0, the design remains in that state.
   This means that a deadlock has been reached, and a violation is reported.
FSM_IS_LVLK
62
   Livelock condition detected for the FSM. The states of the processes involved in this
   condition constantly change with regard to one another but do not progress to some other state.
   To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   module FSM (err, ack,req, clk, rst);
   output err;
   output [3:0] ack;
   input [3:0] req;
   input clk, rst;
   reg err;
   reg [3:0] ack;
   reg [2:0] state, next;
   integer i;
   always @(posedge clk)
      if (rst)
        state <= 3'b000;
      else
        state <= next;
   always @(state or req)
   begin
      next = 3'bxxx;
      err = 0;
      ack = 0;
    case(state)
           3'b000: begin
                  case(req)
                     4'b0001 : next = 3'b001;
                     default : next = 3'b000;
                 endcase
                 end
           3'b001: begin
                  case(req)
                     4'b0010 : next = 3'b010;
                     default : next = 3'b001;
                 endcase
                 ack[0] = 1;
                 ack[1] = 1;
               end
           3'b010: begin
                  case(req)
                     4'b0100 : next = 3'b011;
                 endcase
                 ack[1] = 1;
                 ack[2] = 1;
               end
           3'b011: begin
                  case(req)
                     4'b1000 : next = 3'b100; // missing default statement
                 endcase
                 ack[3] = 1;
               end
           3'b100: begin
                  case(req)
                     4'b0000 : next = 3'b000;
                     default : next = 3'b100;
                 endcase
                 err = 1;
                 end
      endcase
      end
   endmodule
   In the given example, a Livelock is detected at state 3'b011 and a violation is reported.
FSM_NO_MTRN
36
   An unreachable consequent transition in a FSM has been detected. There is no
   scenario where the mentioned source state will move to the first target state
   and then to the next target state in sequence.

   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [2:0] state, next;
   wire en;
   always @(posedge clk)
       if (rst)
           state <= 2'b00;
       else
           state <= next;
   always @(state)
   begin
   case(state)
          2'b00:
            next = 2'b01;
           2'b01:
             if (en)
                 next = 2'b10;
             else
                 next = 2'b11;
           2'b10:
             next = 2'b11;
           2'b11:
             next = 2'b00;
           default:
             next = 2'bxx;
   endcase
   end
   endmodule

   In this example, if 'en' is stuck at 1'b0, the transition from 2'b01 to 2'b10 and then to 2'b11 is unreachable.
FSM_NO_RCHB
33
   There are unreachable states in the specified FSM. The unreachable
   states may create extra states that were not intended.
   The tool is unable to perform analysis for reachable states if variables
   are used in the combinational logic for the next state computations
   and therefore, takes a pessimistic approach.

   params FSMURS { fsm_states_in_default_clause="no/yes" }
   The default value for this parameter is 'no'.
   By default, the states that can only be reached from the default clause
   of the case statement are not considered for next state computations
   and are reported as unreachable states in the FSM.
   When the value of the parameter is set to 'yes', the tool
   considers the states in the default clause of the case statement as
   reachable.

   The following code illustrates the occurrence of FSMURS

   pro_comb : process (fsm, d)
   begin
       case fsm is
         when State_0 =>
             z <= '0';
             next_fsm <= State_1;
         when State_1 =>
             z <= '1';
             next_fsm <= State_0;
         when State_2 =>
             z <= d;
             next_fsm <= State_0;
       end case;
   end process pro_comb;
   In the above code,'State_2' is reported as an unreachable state because
  there is no path to this state from any other valid state in the FSM.
FSM_NO_TRRN
33
   An unreachable transition in a FSM has been detected. There is no scenario where the mentioned source state will move to the mentioned target state.
   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [1:0] state, next;
   wire en;
   always @(posedge clk)
      if (rst)
        state <= 2'b00;
      else
        state <= next;
   always @(state)
   begin
   case(state)
           2'b00:
             next = 2'b01;
           2'b01:
               if (en)
                   next = 2'b10;
               else
                   next = 2'b11;
           2'b10:
               next = 2'b11;
           2'b11:
               next = 2'b00;
           default:
               next = 2'bxx;
   endcase
   end
   endmodule

   In this example, if 'en' is stuck at 1'b0, the transition from 2'b01 to 2'b10 is unreachable.
MOD_IS_FCMB
55
    A combinational loop has been detected involving the listed
    signals/wires/expressions. As Per RMM section 5.5.3, you should avoid
    combinational feedback that is looping of combinational processes.
    The following code illustrates the occurrence of MOD_IS_FCMB.

    library ieee;
    use ieee.std_logic_1164.all;
    entity TEST is
      port (
      a,b,c,d,e,f: buffer std_logic;
      o ,o2 : out std_logic);
    end;

    Architecture structural of test is
    component NAND_2
    port (I0, I1: in std_logic;
          o: buffer std_logic);
    end component;

    component OR_2
       port (I0, I1: in std_logic;
             o:      buffer std_logic);
    end component;
    begin
       x1: NAND_2 port map (a, b,c);
       x2: OR_2 port map (c,d,b);
    end structural;
    library ieee;
    use ieee.std_logic_1164.all;

    entity nand_2 is
    port (I0, I1: in std_logic;
         o: buffer std_logic);
    end;
    architecture dataflow of NAND_2 is
    begin
       O <= I0 nand I1;
    end dataflow;

    library ieee;
    use ieee.std_logic_1164.all;

    entity OR_2 is
    port (I0, I1: in std_logic;
           o : buffer std_logic);
    end entity;

    architecture dataflow of OR_2 is
    begin
       O <= I0 or I1;
    end dataflow;

    In the above example, "c" is NAND of "a" and "b" and "b" is OR of "c" and "d"
    resulting in a combinational feedback loop between c and b. This kind of
    looping of combinational processes is not a good design practice.
SIG_IS_DLCK
46
   A deadlock situation has been detected for a signal.
   To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:

   module FSM (din, a_rst, clk, z_o);
     input  din, a_rst,clk;
     output z_o;
     reg z_o;
     parameter [1:0] s0=0, s1=1, s2=2;
     reg [1:0] ps, ns;
     // sequential block
     always @ (posedge clk or posedge a_rst)
     begin: seq_block
       if (a_rst)
          ps = s0;
       else
          ps = ns;
     end

     // combinational block
     always @ (ps or din)
     begin: comb_block
        ns  = s0;
        z_o = 1'b1;
        case (ps)
          s0: begin
           z_o = 1'b0;
              end
          s1: begin
                if (din == 1'b0)
                  ns = s0;
                else
                  ns = s2;
              end
          s2: begin
                if (din == 1'b1)
                  ns = s1;
                else
                 ns = s0;
             end
           endcase
         end
    endmodule

   In the given example, after reaching s0, the design remains in that state.
   This means that a deadlock has been reached, and a violation is reported
SIG_IS_STCK
17
   A logic element stuck at a constant value has been detected. There is no design scenario where the logic element will get any other value.
   The following example illustrates this scenario

   module mod_a(clk, rst, port_a, port_b);
      input clk, rst, port_a;
      output port_b;
      reg port_b;
      always @(posedge clk or negedge rst)
      begin
      if (!rst)
          port_b = 1'b1;
      else
          port_b = port_a | 1'b1;
      end
   endmodule
   In this example 'port_b' is always stuck at '1'b1'.
   To avoid this violation, modify the RTL.
SIG_NO_TGFL
24
   The signal has not toggled from 1 to 0. Modify the RTL and rerun the design.
   Consider the given example:
   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for count1, in which the signal
   does not toggle from 1 to 0 at any point of time.
SIG_NO_TGRS
25
   The signal has not toggled from 0 to 1. Modify the RTL and rerun the design.
   Consider the given example:

   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for LSB of count1, in which
   the signal does not toggle from 0 to1 at any point of time.
<superLintPoiType-tagAndMessage>
24
ARITHMETIC_OVERFLOW
EXP_IS_OVFL
Arithmetic overflow failure found.
COMBINATIONAL_LOOP
MOD_IS_FCMB
Combinational loop detected passing through: "%1"
CONTENTION_BUS
BUS_IS_CONT
Contention bus failure found in bus "%1".
DEAD_CODE
BLK_NO_RCHB
The block is not reachable.
DEFAULT_CASE
CAS_IS_DFRC
A reachable default case was found.
FLOATING_BUS
BUS_IS_FLOT
Floating bus failure found in bus "%1".
FSM_FREE_LIVELOCK
FSM_IS_NLLK
No livelock condition found (%d) in the FSM "%1".
FSM_LIVELOCK
FSM_IS_LVLK
Livelock condition found (%d) in the FSM "%1".
FSM_MULTI_TRANS_COVER
FSM_NO_MTRN
Unreachable consequence transitions (%d1->%d2->%d3) found in the FSM "%1".
FSM_POTENTIAL_LIVELOCK
FSM_IS_PLLK
Potential livelock condition found (%d) in the FSM "%1".
FSM_STATE_COVER
FSM_NO_RCHB
Unreachable states found (%d) in the FSM "%1".
FSM_STATE_DEADLOCK
FSM_IS_DDLK
A deadlock situation was found (%d) for a state of the FSM "%1".
FSM_STATE_FREE_DEADLOCK
FSM_IS_NDLK
No deadlock situation was found (%d) for a state of the FSM "%1".
FSM_STATE_POTENTIAL_DEADLOCK
FSM_IS_PDLK
Potential deadlock situation was found (%d) for a state of the FSM "%1".
FSM_TRANS_COVER
FSM_NO_TRRN
Unreachable transitions found (%d1->%d2) in the FSM "%1".
OUT_OF_BOUND_INDEXING
ARY_IS_OOBI
Out-of-bound indexing failure found.
PRIORITY_CASE
CAS_NO_PRIO
Priority case failure found.
SIGNALS_DEADLOCK_SIGNALS
SIG_IS_DLCK
The signal "%1" is a deadlock signal.
SIGNALS_STUCKAT
SIG_IS_STCK
The signal "%1" is stuck-at %s.
SIGNALS_TOGGLE_FALL
SIG_NO_TGFL
The signal "%1" has not toggled from 1 to 0.
SIGNALS_TOGGLE_RISE
SIG_NO_TGRS
The signal "%1" has not toggled from 0 to 1.
SIGNALS_TOGGLE_STABLE
SIG_NO_TGST
The signal "%1" has not toggled stable.
UNIQUE_CASE
CAS_NO_UNIQ
Unique case failure found.
X_ASSIGNMENT
ASG_IS_XRCH
A reachable x-assignment was found.
<top-model-name>
top
<progress-events>
0
<alias-tag>
0
<tag-mode>
0
<property-category-is-enabled>
3
AUTO_FORMAL_BUS
AUTO_FORMAL_FSM_DEADLOCK_LIVELOCK
AUTO_FORMAL_FSM_REACHABILITY
<hal-category-is-enabled>
0
<candidate-merged-group>
403
$ALW_NO_COMB../src/ForwardUnit.sv1326
../src/ForwardUnit.sv
13
26
ALW_NO_COMB

<NewGroupType>
0
2
103
105
$ASG_MS_RPAD../src/ALU.sv3737
../src/ALU.sv
37
37
ASG_MS_RPAD

<NewGroupType>
0
1
69
$ASG_MS_RTRU../src/ALU.sv3333
../src/ALU.sv
33
33
ASG_MS_RTRU

<NewGroupType>
0
1
67
$ASG_NR_POVF../src/ALU.sv3333
../src/ALU.sv
33
33
ASG_NR_POVF

<NewGroupType>
0
1
68
$ASG_NR_POVF../src/ALU.sv3838
../src/ALU.sv
38
38
ASG_NR_POVF

<NewGroupType>
0
1
70
$ASG_NR_POVF../src/EXE.sv4848
../src/EXE.sv
48
48
ASG_NR_POVF

<NewGroupType>
0
1
86
$ASG_NR_POVF../src/EXE.sv4949
../src/EXE.sv
49
49
ASG_NR_POVF

<NewGroupType>
0
1
87
$ASG_NR_POVF../src/EXE.sv5151
../src/EXE.sv
51
51
ASG_NR_POVF

<NewGroupType>
0
1
89
$ASG_NR_POVF../src/IF.sv2424
../src/IF.sv
24
24
ASG_NR_POVF

<NewGroupType>
0
1
35
$CAS_NR_CMUL../src/ControlUnit.sv3737
../src/ControlUnit.sv
37
37
CAS_NR_CMUL

<NewGroupType>
0
1
53
$CAS_NR_DEFX../src/ALU.sv3650
../src/ALU.sv
36
50
CAS_NR_DEFX

<NewGroupType>
0
1
73
$CAS_NR_DEFX../src/ALU.sv5461
../src/ALU.sv
54
61
CAS_NR_DEFX

<NewGroupType>
0
1
74
$CAS_NR_DEFX../src/ALUCtrl.sv3689
../src/ALUCtrl.sv
36
89
CAS_NR_DEFX

<NewGroupType>
0
4
81
83
84
85
$CAS_NR_DEFX../src/BranchCtrl.sv1826
../src/BranchCtrl.sv
18
26
CAS_NR_DEFX

<NewGroupType>
0
1
96
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

<NewGroupType>
0
10
54
55
56
57
58
59
60
61
62
63
$CAS_NR_DEFX../src/IF.sv3438
../src/IF.sv
34
38
CAS_NR_DEFX

<NewGroupType>
0
1
36
$CAS_NR_DEFX../src/ImmediateGenerator.sv1521
../src/ImmediateGenerator.sv
15
21
CAS_NR_DEFX

<NewGroupType>
0
1
50
$EXP_NR_MXSU../src/ALU.sv4444
../src/ALU.sv
44
44
EXP_NR_MXSU

<NewGroupType>
0
1
72
$EXP_NR_MXSU../src/ImmediateGenerator.sv1616
../src/ImmediateGenerator.sv
16
16
EXP_NR_MXSU

<NewGroupType>
0
1
46
$EXP_NR_MXSU../src/ImmediateGenerator.sv1717
../src/ImmediateGenerator.sv
17
17
EXP_NR_MXSU

<NewGroupType>
0
1
47
$EXP_NR_MXSU../src/ImmediateGenerator.sv1818
../src/ImmediateGenerator.sv
18
18
EXP_NR_MXSU

<NewGroupType>
0
1
48
$EXP_NR_MXSU../src/ImmediateGenerator.sv2020
../src/ImmediateGenerator.sv
20
20
EXP_NR_MXSU

<NewGroupType>
0
1
49
$EXP_NR_STUS../src/ALU.sv3333
../src/ALU.sv
33
33
EXP_NR_STUS

<NewGroupType>
0
1
66
$EXP_NR_STUS../src/ALU.sv4444
../src/ALU.sv
44
44
EXP_NR_STUS

<NewGroupType>
0
1
71
$EXP_NR_USTS../src/ALU.sv3131
../src/ALU.sv
31
31
EXP_NR_USTS

<NewGroupType>
0
1
64
$EXP_NR_USTS../src/ALU.sv3232
../src/ALU.sv
32
32
EXP_NR_USTS

<NewGroupType>
0
1
65
$FLP_NR_MXCS../src/EXE.sv87111
../src/EXE.sv
87
111
FLP_NR_MXCS

<NewGroupType>
0
1
169
$FLP_NR_MXCS../src/IF.sv4255
../src/IF.sv
42
55
FLP_NR_MXCS

<NewGroupType>
0
1
113
$FLP_NR_MXCS../src/MEM.sv5671
../src/MEM.sv
56
71
FLP_NR_MXCS

<NewGroupType>
0
1
203
$FLP_XC_LDTH../src/IF.sv66
../src/IF.sv
6
6
FLP_XC_LDTH

<NewGroupType>
0
1
110
$FLP_XC_LDTH../src/IF.sv77
../src/IF.sv
7
7
FLP_XC_LDTH

<NewGroupType>
0
1
108
$FLP_XC_LDTH../src/IF.sv2424
../src/IF.sv
24
24
FLP_XC_LDTH

<NewGroupType>
0
1
109
$IDN_NR_AMKW../src/ControlUnit.sv1313
../src/ControlUnit.sv
13
13
IDN_NR_AMKW

<NewGroupType>
0
1
52
$IDN_NR_CKYW../src/IF.sv258
../src/IF.sv
2
58
IDN_NR_CKYW

<NewGroupType>
0
1
33
$IDN_NR_CKYW../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
IDN_NR_CKYW

<NewGroupType>
0
1
37
$IDN_NR_CKYW../src/top.sv2236
../src/top.sv
22
36
IDN_NR_CKYW

<NewGroupType>
0
1
98
$IDN_NR_VHKW../src/IF.sv258
../src/IF.sv
2
58
IDN_NR_VHKW

<NewGroupType>
0
1
34
$IDN_NR_VHKW../src/top.sv2236
../src/top.sv
22
36
IDN_NR_VHKW

<NewGroupType>
0
1
99
$IDX_NR_DTTY../src/RegisterFile.sv2828
../src/RegisterFile.sv
28
28
IDX_NR_DTTY

<NewGroupType>
0
1
45
$INP_NO_LOAD../src/EXE.sv88
../src/EXE.sv
8
8
INP_NO_LOAD

<NewGroupType>
0
1
183
$INP_NO_LOAD../src/EXE.sv1313
../src/EXE.sv
13
13
INP_NO_LOAD

<NewGroupType>
0
1
180
$INP_NO_LOAD../src/EXE.sv1414
../src/EXE.sv
14
14
INP_NO_LOAD

<NewGroupType>
0
1
182
$INP_NO_LOAD../src/HazardCtrl.sv55
../src/HazardCtrl.sv
5
5
INP_NO_LOAD

<NewGroupType>
0
1
231
$INP_NO_LOAD../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INP_NO_LOAD

<NewGroupType>
0
1
138
$INP_NO_LOAD../src/MEM.sv1111
../src/MEM.sv
11
11
INP_NO_LOAD

<NewGroupType>
0
1
196
$INP_NO_LOAD../src/MEM.sv1313
../src/MEM.sv
13
13
INP_NO_LOAD

<NewGroupType>
0
1
191
$INP_NO_LOAD../src/SRAM_wrapper.sv22
../src/SRAM_wrapper.sv
2
2
INP_NO_LOAD

<NewGroupType>
0
1
122
$INP_NO_LOAD../src/SRAM_wrapper.sv33
../src/SRAM_wrapper.sv
3
3
INP_NO_LOAD

<NewGroupType>
0
1
123
$INP_NO_LOAD../src/SRAM_wrapper.sv44
../src/SRAM_wrapper.sv
4
4
INP_NO_LOAD

<NewGroupType>
0
1
126
$INP_NO_LOAD../src/SRAM_wrapper.sv55
../src/SRAM_wrapper.sv
5
5
INP_NO_LOAD

<NewGroupType>
0
1
127
$INP_NO_LOAD../src/SRAM_wrapper.sv66
../src/SRAM_wrapper.sv
6
6
INP_NO_LOAD

<NewGroupType>
0
1
121
$INP_NO_LOAD../src/SRAM_wrapper.sv77
../src/SRAM_wrapper.sv
7
7
INP_NO_LOAD

<NewGroupType>
0
1
124
$INP_NO_LOAD../src/WB.sv22
../src/WB.sv
2
2
INP_NO_LOAD

<NewGroupType>
0
1
210
$INP_NO_LOAD../src/WB.sv33
../src/WB.sv
3
3
INP_NO_LOAD

<NewGroupType>
0
1
211
$INP_NO_USED../src/EXE.sv88
../src/EXE.sv
8
8
INP_NO_USED

<NewGroupType>
0
1
90
$INP_NO_USED../src/EXE.sv1313
../src/EXE.sv
13
13
INP_NO_USED

<NewGroupType>
0
1
91
$INP_NO_USED../src/EXE.sv1414
../src/EXE.sv
14
14
INP_NO_USED

<NewGroupType>
0
1
92
$INP_NO_USED../src/HazardCtrl.sv55
../src/HazardCtrl.sv
5
5
INP_NO_USED

<NewGroupType>
0
1
97
$INP_NO_USED../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INP_NO_USED

<NewGroupType>
0
1
51
$INP_NO_USED../src/MEM.sv1313
../src/MEM.sv
13
13
INP_NO_USED

<NewGroupType>
0
1
93
$INP_NO_USED../src/SRAM_wrapper.sv22
../src/SRAM_wrapper.sv
2
2
INP_NO_USED

<NewGroupType>
0
1
38
$INP_NO_USED../src/SRAM_wrapper.sv33
../src/SRAM_wrapper.sv
3
3
INP_NO_USED

<NewGroupType>
0
1
39
$INP_NO_USED../src/SRAM_wrapper.sv44
../src/SRAM_wrapper.sv
4
4
INP_NO_USED

<NewGroupType>
0
1
40
$INP_NO_USED../src/SRAM_wrapper.sv55
../src/SRAM_wrapper.sv
5
5
INP_NO_USED

<NewGroupType>
0
1
41
$INP_NO_USED../src/SRAM_wrapper.sv66
../src/SRAM_wrapper.sv
6
6
INP_NO_USED

<NewGroupType>
0
1
42
$INP_NO_USED../src/SRAM_wrapper.sv77
../src/SRAM_wrapper.sv
7
7
INP_NO_USED

<NewGroupType>
0
1
43
$INP_NO_USED../src/WB.sv22
../src/WB.sv
2
2
INP_NO_USED

<NewGroupType>
0
1
94
$INP_NO_USED../src/WB.sv33
../src/WB.sv
3
3
INP_NO_USED

<NewGroupType>
0
1
95
$INP_UC_INST../src/top.sv3232
../src/top.sv
32
32
INP_UC_INST

<NewGroupType>
0
1
115
$INP_UC_INST../src/top.sv171171
../src/top.sv
171
171
INP_UC_INST

<NewGroupType>
0
1
189
$INS_NR_INPR../src/ALU.sv22
../src/ALU.sv
2
2
INS_NR_INPR

<NewGroupType>
0
1
160
$INS_NR_INPR../src/ALU.sv33
../src/ALU.sv
3
3
INS_NR_INPR

<NewGroupType>
0
1
161
$INS_NR_INPR../src/ALU.sv44
../src/ALU.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
157
$INS_NR_INPR../src/ALUCtrl.sv22
../src/ALUCtrl.sv
2
2
INS_NR_INPR

<NewGroupType>
0
1
165
$INS_NR_INPR../src/ALUCtrl.sv33
../src/ALUCtrl.sv
3
3
INS_NR_INPR

<NewGroupType>
0
1
166
$INS_NR_INPR../src/ALUCtrl.sv44
../src/ALUCtrl.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
167
$INS_NR_INPR../src/BranchCtrl.sv22
../src/BranchCtrl.sv
2
2
INS_NR_INPR

<NewGroupType>
0
1
213
$INS_NR_INPR../src/BranchCtrl.sv33
../src/BranchCtrl.sv
3
3
INS_NR_INPR

<NewGroupType>
0
1
214
$INS_NR_INPR../src/ControlUnit.sv22
../src/ControlUnit.sv
2
2
INS_NR_INPR

<NewGroupType>
0
1
145
$INS_NR_INPR../src/EXE.sv66
../src/EXE.sv
6
6
INS_NR_INPR

<NewGroupType>
0
1
179
$INS_NR_INPR../src/EXE.sv77
../src/EXE.sv
7
7
INS_NR_INPR

<NewGroupType>
0
1
181
$INS_NR_INPR../src/EXE.sv99
../src/EXE.sv
9
9
INS_NR_INPR

<NewGroupType>
0
1
178
$INS_NR_INPR../src/EXE.sv1010
../src/EXE.sv
10
10
INS_NR_INPR

<NewGroupType>
0
1
175
$INS_NR_INPR../src/EXE.sv1111
../src/EXE.sv
11
11
INS_NR_INPR

<NewGroupType>
0
1
176
$INS_NR_INPR../src/EXE.sv1515
../src/EXE.sv
15
15
INS_NR_INPR

<NewGroupType>
0
1
173
$INS_NR_INPR../src/EXE.sv1616
../src/EXE.sv
16
16
INS_NR_INPR

<NewGroupType>
0
1
177
$INS_NR_INPR../src/EXE.sv1717
../src/EXE.sv
17
17
INS_NR_INPR

<NewGroupType>
0
1
174
$INS_NR_INPR../src/EXE.sv2323
../src/EXE.sv
23
23
INS_NR_INPR

<NewGroupType>
0
1
184
$INS_NR_INPR../src/EXE.sv2424
../src/EXE.sv
24
24
INS_NR_INPR

<NewGroupType>
0
1
187
$INS_NR_INPR../src/EXE.sv2525
../src/EXE.sv
25
25
INS_NR_INPR

<NewGroupType>
0
1
171
$INS_NR_INPR../src/EXE.sv2626
../src/EXE.sv
26
26
INS_NR_INPR

<NewGroupType>
0
1
172
$INS_NR_INPR../src/ForwardUnit.sv22
../src/ForwardUnit.sv
2
2
INS_NR_INPR

<NewGroupType>
0
1
219
$INS_NR_INPR../src/ForwardUnit.sv33
../src/ForwardUnit.sv
3
3
INS_NR_INPR

<NewGroupType>
0
1
220
$INS_NR_INPR../src/ForwardUnit.sv44
../src/ForwardUnit.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
216
$INS_NR_INPR../src/ForwardUnit.sv55
../src/ForwardUnit.sv
5
5
INS_NR_INPR

<NewGroupType>
0
1
215
$INS_NR_INPR../src/ForwardUnit.sv66
../src/ForwardUnit.sv
6
6
INS_NR_INPR

<NewGroupType>
0
1
222
$INS_NR_INPR../src/ForwardUnit.sv77
../src/ForwardUnit.sv
7
7
INS_NR_INPR

<NewGroupType>
0
1
221
$INS_NR_INPR../src/HazardCtrl.sv22
../src/HazardCtrl.sv
2
2
INS_NR_INPR

<NewGroupType>
0
1
223
$INS_NR_INPR../src/HazardCtrl.sv33
../src/HazardCtrl.sv
3
3
INS_NR_INPR

<NewGroupType>
0
1
225
$INS_NR_INPR../src/HazardCtrl.sv44
../src/HazardCtrl.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
230
$INS_NR_INPR../src/HazardCtrl.sv66
../src/HazardCtrl.sv
6
6
INS_NR_INPR

<NewGroupType>
0
1
226
$INS_NR_INPR../src/ID.sv77
../src/ID.sv
7
7
INS_NR_INPR

<NewGroupType>
0
1
152
$INS_NR_INPR../src/ID.sv99
../src/ID.sv
9
9
INS_NR_INPR

<NewGroupType>
0
1
153
$INS_NR_INPR../src/ID.sv1010
../src/ID.sv
10
10
INS_NR_INPR

<NewGroupType>
0
1
154
$INS_NR_INPR../src/ID.sv1111
../src/ID.sv
11
11
INS_NR_INPR

<NewGroupType>
0
1
155
$INS_NR_INPR../src/ID.sv1212
../src/ID.sv
12
12
INS_NR_INPR

<NewGroupType>
0
1
150
$INS_NR_INPR../src/IF.sv55
../src/IF.sv
5
5
INS_NR_INPR

<NewGroupType>
0
1
111
$INS_NR_INPR../src/IF.sv66
../src/IF.sv
6
6
INS_NR_INPR

<NewGroupType>
0
1
118
$INS_NR_INPR../src/IF.sv77
../src/IF.sv
7
7
INS_NR_INPR

<NewGroupType>
0
1
119
$INS_NR_INPR../src/IF.sv88
../src/IF.sv
8
8
INS_NR_INPR

<NewGroupType>
0
1
114
$INS_NR_INPR../src/IF.sv99
../src/IF.sv
9
9
INS_NR_INPR

<NewGroupType>
0
1
112
$INS_NR_INPR../src/IF.sv1010
../src/IF.sv
10
10
INS_NR_INPR

<NewGroupType>
0
1
117
$INS_NR_INPR../src/IF.sv1111
../src/IF.sv
11
11
INS_NR_INPR

<NewGroupType>
0
1
116
$INS_NR_INPR../src/ImmediateGenerator.sv22
../src/ImmediateGenerator.sv
2
2
INS_NR_INPR

<NewGroupType>
0
1
136
$INS_NR_INPR../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INS_NR_INPR

<NewGroupType>
0
1
137
$INS_NR_INPR../src/MEM.sv44
../src/MEM.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
195
$INS_NR_INPR../src/MEM.sv55
../src/MEM.sv
5
5
INS_NR_INPR

<NewGroupType>
0
1
192
$INS_NR_INPR../src/MEM.sv66
../src/MEM.sv
6
6
INS_NR_INPR

<NewGroupType>
0
1
193
$INS_NR_INPR../src/MEM.sv99
../src/MEM.sv
9
9
INS_NR_INPR

<NewGroupType>
0
1
190
$INS_NR_INPR../src/MEM.sv1010
../src/MEM.sv
10
10
INS_NR_INPR

<NewGroupType>
0
1
194
$INS_NR_INPR../src/ProgramCounter.sv44
../src/ProgramCounter.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
106
$INS_NR_INPR../src/ProgramCounter.sv55
../src/ProgramCounter.sv
5
5
INS_NR_INPR

<NewGroupType>
0
1
107
$INS_NR_INPR../src/RegisterFile.sv44
../src/RegisterFile.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
128
$INS_NR_INPR../src/RegisterFile.sv55
../src/RegisterFile.sv
5
5
INS_NR_INPR

<NewGroupType>
0
1
131
$INS_NR_INPR../src/RegisterFile.sv66
../src/RegisterFile.sv
6
6
INS_NR_INPR

<NewGroupType>
0
1
133
$INS_NR_INPR../src/RegisterFile.sv77
../src/RegisterFile.sv
7
7
INS_NR_INPR

<NewGroupType>
0
1
129
$INS_NR_INPR../src/RegisterFile.sv88
../src/RegisterFile.sv
8
8
INS_NR_INPR

<NewGroupType>
0
1
130
$INS_NR_INPR../src/WB.sv44
../src/WB.sv
4
4
INS_NR_INPR

<NewGroupType>
0
1
204
$INS_NR_INPR../src/WB.sv55
../src/WB.sv
5
5
INS_NR_INPR

<NewGroupType>
0
1
205
$INS_NR_INPR../src/WB.sv66
../src/WB.sv
6
6
INS_NR_INPR

<NewGroupType>
0
1
208
$INS_NR_INPR../src/WB.sv77
../src/WB.sv
7
7
INS_NR_INPR

<NewGroupType>
0
1
206
$INS_NR_INPR../src/WB.sv88
../src/WB.sv
8
8
INS_NR_INPR

<NewGroupType>
0
1
207
$LAT_NR_BLAS../src/ForwardUnit.sv1326
../src/ForwardUnit.sv
13
26
LAT_NR_BLAS

<NewGroupType>
0
1
104
$MOD_IS_IBXE../src/SRAM_wrapper.sv1197
../src/SRAM_wrapper.sv
11
97
MOD_IS_IBXE

<NewGroupType>
0
1
248
$MOD_IS_SYAS../src/EXE.sv2929
../src/EXE.sv
29
29
MOD_IS_SYAS

<NewGroupType>
0
1
242
$MOD_IS_SYAS../src/IF.sv1414
../src/IF.sv
14
14
MOD_IS_SYAS

<NewGroupType>
0
1
243
$MOD_IS_SYAS../src/MEM.sv1818
../src/MEM.sv
18
18
MOD_IS_SYAS

<NewGroupType>
0
1
244
$MOD_IS_SYAS../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
MOD_IS_SYAS

<NewGroupType>
0
1
245
$NAM_NR_REPU../src/ALU.sv2929
../src/ALU.sv
29
29
NAM_NR_REPU

<NewGroupType>
0
1
78
$NET_NO_DRIV../src/ALU.sv2929
../src/ALU.sv
29
29
NET_NO_DRIV

<NewGroupType>
0
1
163
$NET_NO_DRIV../src/top.sv1818
../src/top.sv
18
18
NET_NO_DRIV

<NewGroupType>
0
1
237
$NET_NO_DRIV../src/top.sv149149
../src/top.sv
149
149
NET_NO_DRIV

<NewGroupType>
0
1
232
$NET_NO_LDDR../src/ALU.sv2929
../src/ALU.sv
29
29
NET_NO_LDDR

<NewGroupType>
0
1
162
$NET_NO_LOAD../src/top.sv2020
../src/top.sv
20
20
NET_NO_LOAD

<NewGroupType>
0
1
240
$NET_NO_LOAD../src/top.sv5454
../src/top.sv
54
54
NET_NO_LOAD

<NewGroupType>
0
1
236
$NET_NO_LOAD../src/top.sv5656
../src/top.sv
56
56
NET_NO_LOAD

<NewGroupType>
0
1
241
$NET_NO_LOAD../src/top.sv9999
../src/top.sv
99
99
NET_NO_LOAD

<NewGroupType>
0
1
234
$NET_NO_LOAD../src/top.sv101101
../src/top.sv
101
101
NET_NO_LOAD

<NewGroupType>
0
1
233
$NET_NO_LOAD../src/top.sv151151
../src/top.sv
151
151
NET_NO_LOAD

<NewGroupType>
0
1
235
$NET_NO_LOAD../src/top.sv153153
../src/top.sv
153
153
NET_NO_LOAD

<NewGroupType>
0
1
239
$NET_NO_LOAD../src/top.sv154154
../src/top.sv
154
154
NET_NO_LOAD

<NewGroupType>
0
1
238
$OPR_NR_UCMP../src/ALUCtrl.sv4040
../src/ALUCtrl.sv
40
40
OPR_NR_UCMP

<NewGroupType>
0
1
79
$OPR_NR_UCMP../src/ALUCtrl.sv4848
../src/ALUCtrl.sv
48
48
OPR_NR_UCMP

<NewGroupType>
0
1
80
$OPR_NR_UCMP../src/ALUCtrl.sv6363
../src/ALUCtrl.sv
63
63
OPR_NR_UCMP

<NewGroupType>
0
1
82
$OPR_NR_UEAS../src/EXE.sv4949
../src/EXE.sv
49
49
OPR_NR_UEAS

<NewGroupType>
0
1
88
$OTP_NO_USED../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
OTP_NO_USED

<NewGroupType>
0
1
44
$OTP_NR_ASYA../src/ALU.sv66
../src/ALU.sv
6
6
OTP_NR_ASYA

<NewGroupType>
0
1
159
$OTP_NR_ASYA../src/ALU.sv77
../src/ALU.sv
7
7
OTP_NR_ASYA

<NewGroupType>
0
1
158
$OTP_NR_ASYA../src/ALUCtrl.sv66
../src/ALUCtrl.sv
6
6
OTP_NR_ASYA

<NewGroupType>
0
1
164
$OTP_NR_ASYA../src/BranchCtrl.sv55
../src/BranchCtrl.sv
5
5
OTP_NR_ASYA

<NewGroupType>
0
1
212
$OTP_NR_ASYA../src/ControlUnit.sv44
../src/ControlUnit.sv
4
4
OTP_NR_ASYA

<NewGroupType>
0
1
141
$OTP_NR_ASYA../src/ControlUnit.sv55
../src/ControlUnit.sv
5
5
OTP_NR_ASYA

<NewGroupType>
0
1
139
$OTP_NR_ASYA../src/ControlUnit.sv66
../src/ControlUnit.sv
6
6
OTP_NR_ASYA

<NewGroupType>
0
1
146
$OTP_NR_ASYA../src/ControlUnit.sv77
../src/ControlUnit.sv
7
7
OTP_NR_ASYA

<NewGroupType>
0
1
140
$OTP_NR_ASYA../src/ControlUnit.sv88
../src/ControlUnit.sv
8
8
OTP_NR_ASYA

<NewGroupType>
0
1
147
$OTP_NR_ASYA../src/ControlUnit.sv99
../src/ControlUnit.sv
9
9
OTP_NR_ASYA

<NewGroupType>
0
1
142
$OTP_NR_ASYA../src/ControlUnit.sv1010
../src/ControlUnit.sv
10
10
OTP_NR_ASYA

<NewGroupType>
0
1
143
$OTP_NR_ASYA../src/ControlUnit.sv1111
../src/ControlUnit.sv
11
11
OTP_NR_ASYA

<NewGroupType>
0
1
144
$OTP_NR_ASYA../src/ControlUnit.sv1212
../src/ControlUnit.sv
12
12
OTP_NR_ASYA

<NewGroupType>
0
1
148
$OTP_NR_ASYA../src/ControlUnit.sv1313
../src/ControlUnit.sv
13
13
OTP_NR_ASYA

<NewGroupType>
0
1
149
$OTP_NR_ASYA../src/EXE.sv3838
../src/EXE.sv
38
38
OTP_NR_ASYA

<NewGroupType>
0
1
188
$OTP_NR_ASYA../src/EXE.sv3939
../src/EXE.sv
39
39
OTP_NR_ASYA

<NewGroupType>
0
1
185
$OTP_NR_ASYA../src/EXE.sv4040
../src/EXE.sv
40
40
OTP_NR_ASYA

<NewGroupType>
0
1
186
$OTP_NR_ASYA../src/ForwardUnit.sv99
../src/ForwardUnit.sv
9
9
OTP_NR_ASYA

<NewGroupType>
0
1
217
$OTP_NR_ASYA../src/ForwardUnit.sv1010
../src/ForwardUnit.sv
10
10
OTP_NR_ASYA

<NewGroupType>
0
1
218
$OTP_NR_ASYA../src/HazardCtrl.sv88
../src/HazardCtrl.sv
8
8
OTP_NR_ASYA

<NewGroupType>
0
1
229
$OTP_NR_ASYA../src/HazardCtrl.sv99
../src/HazardCtrl.sv
9
9
OTP_NR_ASYA

<NewGroupType>
0
1
228
$OTP_NR_ASYA../src/HazardCtrl.sv1010
../src/HazardCtrl.sv
10
10
OTP_NR_ASYA

<NewGroupType>
0
1
227
$OTP_NR_ASYA../src/HazardCtrl.sv1111
../src/HazardCtrl.sv
11
11
OTP_NR_ASYA

<NewGroupType>
0
1
224
$OTP_NR_ASYA../src/ImmediateGenerator.sv55
../src/ImmediateGenerator.sv
5
5
OTP_NR_ASYA

<NewGroupType>
0
1
135
$OTP_NR_ASYA../src/MEM.sv2020
../src/MEM.sv
20
20
OTP_NR_ASYA

<NewGroupType>
0
1
197
$OTP_NR_ASYA../src/MEM.sv2424
../src/MEM.sv
24
24
OTP_NR_ASYA

<NewGroupType>
0
1
199
$OTP_NR_ASYA../src/RegisterFile.sv1010
../src/RegisterFile.sv
10
10
OTP_NR_ASYA

<NewGroupType>
0
1
132
$OTP_NR_ASYA../src/RegisterFile.sv1111
../src/RegisterFile.sv
11
11
OTP_NR_ASYA

<NewGroupType>
0
1
134
$OTP_NR_ASYA../src/WB.sv1010
../src/WB.sv
10
10
OTP_NR_ASYA

<NewGroupType>
0
1
209
$OTP_NR_UDRV../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
OTP_NR_UDRV

<NewGroupType>
0
1
125
$OTP_UC_INST../src/top.sv3636
../src/top.sv
36
36
OTP_UC_INST

<NewGroupType>
0
1
120
$OTP_UC_INST../src/top.sv7575
../src/top.sv
75
75
OTP_UC_INST

<NewGroupType>
0
1
151
$OTP_UC_INST../src/top.sv9292
../src/top.sv
92
92
OTP_UC_INST

<NewGroupType>
0
1
156
$OTP_UC_INST../src/top.sv143143
../src/top.sv
143
143
OTP_UC_INST

<NewGroupType>
0
1
170
$OTP_UC_INST../src/top.sv144144
../src/top.sv
144
144
OTP_UC_INST

<NewGroupType>
0
1
168
$OTP_UC_INST../src/top.sv179179
../src/top.sv
179
179
OTP_UC_INST

<NewGroupType>
0
1
198
$OTP_UC_INST../src/top.sv180180
../src/top.sv
180
180
OTP_UC_INST

<NewGroupType>
0
1
200
$OTP_UC_INST../src/top.sv181181
../src/top.sv
181
181
OTP_UC_INST

<NewGroupType>
0
1
201
$OTP_UC_INST../src/top.sv182182
../src/top.sv
182
182
OTP_UC_INST

<NewGroupType>
0
1
202
$REG_NO_READ../src/top.sv2020
../src/top.sv
20
20
REG_NO_READ

<NewGroupType>
0
2
100
101
$REG_NO_READ../src/top.sv151151
../src/top.sv
151
151
REG_NO_READ

<NewGroupType>
0
1
102
$REG_NO_USED../src/ALU.sv2929
../src/ALU.sv
29
29
REG_NO_USED

<NewGroupType>
0
1
75
$REG_NR_UASR../src/ALU.sv2929
../src/ALU.sv
29
29
REG_NR_UASR

<NewGroupType>
0
1
76
$SIG_IS_IRST../src/ForwardUnit.sv1414
../src/ForwardUnit.sv
14
14
SIG_IS_IRST

<NewGroupType>
0
1
247
$SIG_IS_IRST../src/top.sv1212
../src/top.sv
12
12
SIG_IS_IRST

<NewGroupType>
0
1
246
$WIR_NR_IMPL../src/ALU.sv3333
../src/ALU.sv
33
33
WIR_NR_IMPL

<NewGroupType>
0
1
77
$9../src/ALU.sv3333
../src/ALU.sv
33
33
9

<NewGroupType>
1
2
67
68
$9../src/ALU.sv3737
../src/ALU.sv
37
37
9

<NewGroupType>
1
1
69
$9../src/ALU.sv3838
../src/ALU.sv
38
38
9

<NewGroupType>
1
1
70
$9../src/EXE.sv4848
../src/EXE.sv
48
48
9

<NewGroupType>
1
1
86
$9../src/EXE.sv4949
../src/EXE.sv
49
49
9

<NewGroupType>
1
1
87
$9../src/EXE.sv5151
../src/EXE.sv
51
51
9

<NewGroupType>
1
1
89
$9../src/IF.sv2424
../src/IF.sv
24
24
9

<NewGroupType>
1
1
35
$ALW_NO_COMB../src/ForwardUnit.sv1326
../src/ForwardUnit.sv
13
26
ALW_NO_COMB

<NewGroupType>
1
2
103
105
$CAS_NR_CMUL../src/ControlUnit.sv3737
../src/ControlUnit.sv
37
37
CAS_NR_CMUL

<NewGroupType>
1
1
53
$CAS_NR_DEFX../src/ALU.sv3650
../src/ALU.sv
36
50
CAS_NR_DEFX

<NewGroupType>
1
1
73
$CAS_NR_DEFX../src/ALU.sv5461
../src/ALU.sv
54
61
CAS_NR_DEFX

<NewGroupType>
1
1
74
$CAS_NR_DEFX../src/ALUCtrl.sv3689
../src/ALUCtrl.sv
36
89
CAS_NR_DEFX

<NewGroupType>
1
4
81
83
84
85
$CAS_NR_DEFX../src/BranchCtrl.sv1826
../src/BranchCtrl.sv
18
26
CAS_NR_DEFX

<NewGroupType>
1
1
96
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

<NewGroupType>
1
10
54
55
56
57
58
59
60
61
62
63
$CAS_NR_DEFX../src/IF.sv3438
../src/IF.sv
34
38
CAS_NR_DEFX

<NewGroupType>
1
1
36
$CAS_NR_DEFX../src/ImmediateGenerator.sv1521
../src/ImmediateGenerator.sv
15
21
CAS_NR_DEFX

<NewGroupType>
1
1
50
$EXP_NR_MXSU../src/ALU.sv4444
../src/ALU.sv
44
44
EXP_NR_MXSU

<NewGroupType>
1
1
72
$EXP_NR_MXSU../src/ImmediateGenerator.sv1616
../src/ImmediateGenerator.sv
16
16
EXP_NR_MXSU

<NewGroupType>
1
1
46
$EXP_NR_MXSU../src/ImmediateGenerator.sv1717
../src/ImmediateGenerator.sv
17
17
EXP_NR_MXSU

<NewGroupType>
1
1
47
$EXP_NR_MXSU../src/ImmediateGenerator.sv1818
../src/ImmediateGenerator.sv
18
18
EXP_NR_MXSU

<NewGroupType>
1
1
48
$EXP_NR_MXSU../src/ImmediateGenerator.sv2020
../src/ImmediateGenerator.sv
20
20
EXP_NR_MXSU

<NewGroupType>
1
1
49
$EXP_NR_STUS../src/ALU.sv3333
../src/ALU.sv
33
33
EXP_NR_STUS

<NewGroupType>
1
1
66
$EXP_NR_STUS../src/ALU.sv4444
../src/ALU.sv
44
44
EXP_NR_STUS

<NewGroupType>
1
1
71
$EXP_NR_USTS../src/ALU.sv3131
../src/ALU.sv
31
31
EXP_NR_USTS

<NewGroupType>
1
1
64
$EXP_NR_USTS../src/ALU.sv3232
../src/ALU.sv
32
32
EXP_NR_USTS

<NewGroupType>
1
1
65
$FLP_NR_MXCS../src/EXE.sv87111
../src/EXE.sv
87
111
FLP_NR_MXCS

<NewGroupType>
1
1
169
$FLP_NR_MXCS../src/IF.sv4255
../src/IF.sv
42
55
FLP_NR_MXCS

<NewGroupType>
1
1
113
$FLP_NR_MXCS../src/MEM.sv5671
../src/MEM.sv
56
71
FLP_NR_MXCS

<NewGroupType>
1
1
203
$FLP_XC_LDTH../src/IF.sv66
../src/IF.sv
6
6
FLP_XC_LDTH

<NewGroupType>
1
1
110
$FLP_XC_LDTH../src/IF.sv77
../src/IF.sv
7
7
FLP_XC_LDTH

<NewGroupType>
1
1
108
$FLP_XC_LDTH../src/IF.sv2424
../src/IF.sv
24
24
FLP_XC_LDTH

<NewGroupType>
1
1
109
$IDN_NR_AMKW../src/ControlUnit.sv1313
../src/ControlUnit.sv
13
13
IDN_NR_AMKW

<NewGroupType>
1
1
52
$IDN_NR_CKYW../src/IF.sv258
../src/IF.sv
2
58
IDN_NR_CKYW

<NewGroupType>
1
1
33
$IDN_NR_CKYW../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
IDN_NR_CKYW

<NewGroupType>
1
1
37
$IDN_NR_CKYW../src/top.sv2236
../src/top.sv
22
36
IDN_NR_CKYW

<NewGroupType>
1
1
98
$IDN_NR_VHKW../src/IF.sv258
../src/IF.sv
2
58
IDN_NR_VHKW

<NewGroupType>
1
1
34
$IDN_NR_VHKW../src/top.sv2236
../src/top.sv
22
36
IDN_NR_VHKW

<NewGroupType>
1
1
99
$IDX_NR_DTTY../src/RegisterFile.sv2828
../src/RegisterFile.sv
28
28
IDX_NR_DTTY

<NewGroupType>
1
1
45
$INP_NO_LOAD../src/EXE.sv88
../src/EXE.sv
8
8
INP_NO_LOAD

<NewGroupType>
1
1
183
$INP_NO_LOAD../src/EXE.sv1313
../src/EXE.sv
13
13
INP_NO_LOAD

<NewGroupType>
1
1
180
$INP_NO_LOAD../src/EXE.sv1414
../src/EXE.sv
14
14
INP_NO_LOAD

<NewGroupType>
1
1
182
$INP_NO_LOAD../src/HazardCtrl.sv55
../src/HazardCtrl.sv
5
5
INP_NO_LOAD

<NewGroupType>
1
1
231
$INP_NO_LOAD../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INP_NO_LOAD

<NewGroupType>
1
1
138
$INP_NO_LOAD../src/MEM.sv1111
../src/MEM.sv
11
11
INP_NO_LOAD

<NewGroupType>
1
1
196
$INP_NO_LOAD../src/MEM.sv1313
../src/MEM.sv
13
13
INP_NO_LOAD

<NewGroupType>
1
1
191
$INP_NO_LOAD../src/SRAM_wrapper.sv22
../src/SRAM_wrapper.sv
2
2
INP_NO_LOAD

<NewGroupType>
1
1
122
$INP_NO_LOAD../src/SRAM_wrapper.sv33
../src/SRAM_wrapper.sv
3
3
INP_NO_LOAD

<NewGroupType>
1
1
123
$INP_NO_LOAD../src/SRAM_wrapper.sv44
../src/SRAM_wrapper.sv
4
4
INP_NO_LOAD

<NewGroupType>
1
1
126
$INP_NO_LOAD../src/SRAM_wrapper.sv55
../src/SRAM_wrapper.sv
5
5
INP_NO_LOAD

<NewGroupType>
1
1
127
$INP_NO_LOAD../src/SRAM_wrapper.sv66
../src/SRAM_wrapper.sv
6
6
INP_NO_LOAD

<NewGroupType>
1
1
121
$INP_NO_LOAD../src/SRAM_wrapper.sv77
../src/SRAM_wrapper.sv
7
7
INP_NO_LOAD

<NewGroupType>
1
1
124
$INP_NO_LOAD../src/WB.sv22
../src/WB.sv
2
2
INP_NO_LOAD

<NewGroupType>
1
1
210
$INP_NO_LOAD../src/WB.sv33
../src/WB.sv
3
3
INP_NO_LOAD

<NewGroupType>
1
1
211
$INP_NO_USED../src/EXE.sv88
../src/EXE.sv
8
8
INP_NO_USED

<NewGroupType>
1
1
90
$INP_NO_USED../src/EXE.sv1313
../src/EXE.sv
13
13
INP_NO_USED

<NewGroupType>
1
1
91
$INP_NO_USED../src/EXE.sv1414
../src/EXE.sv
14
14
INP_NO_USED

<NewGroupType>
1
1
92
$INP_NO_USED../src/HazardCtrl.sv55
../src/HazardCtrl.sv
5
5
INP_NO_USED

<NewGroupType>
1
1
97
$INP_NO_USED../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INP_NO_USED

<NewGroupType>
1
1
51
$INP_NO_USED../src/MEM.sv1313
../src/MEM.sv
13
13
INP_NO_USED

<NewGroupType>
1
1
93
$INP_NO_USED../src/SRAM_wrapper.sv22
../src/SRAM_wrapper.sv
2
2
INP_NO_USED

<NewGroupType>
1
1
38
$INP_NO_USED../src/SRAM_wrapper.sv33
../src/SRAM_wrapper.sv
3
3
INP_NO_USED

<NewGroupType>
1
1
39
$INP_NO_USED../src/SRAM_wrapper.sv44
../src/SRAM_wrapper.sv
4
4
INP_NO_USED

<NewGroupType>
1
1
40
$INP_NO_USED../src/SRAM_wrapper.sv55
../src/SRAM_wrapper.sv
5
5
INP_NO_USED

<NewGroupType>
1
1
41
$INP_NO_USED../src/SRAM_wrapper.sv66
../src/SRAM_wrapper.sv
6
6
INP_NO_USED

<NewGroupType>
1
1
42
$INP_NO_USED../src/SRAM_wrapper.sv77
../src/SRAM_wrapper.sv
7
7
INP_NO_USED

<NewGroupType>
1
1
43
$INP_NO_USED../src/WB.sv22
../src/WB.sv
2
2
INP_NO_USED

<NewGroupType>
1
1
94
$INP_NO_USED../src/WB.sv33
../src/WB.sv
3
3
INP_NO_USED

<NewGroupType>
1
1
95
$INP_UC_INST../src/top.sv3232
../src/top.sv
32
32
INP_UC_INST

<NewGroupType>
1
1
115
$INP_UC_INST../src/top.sv171171
../src/top.sv
171
171
INP_UC_INST

<NewGroupType>
1
1
189
$INS_NR_INPR../src/ALU.sv22
../src/ALU.sv
2
2
INS_NR_INPR

<NewGroupType>
1
1
160
$INS_NR_INPR../src/ALU.sv33
../src/ALU.sv
3
3
INS_NR_INPR

<NewGroupType>
1
1
161
$INS_NR_INPR../src/ALU.sv44
../src/ALU.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
157
$INS_NR_INPR../src/ALUCtrl.sv22
../src/ALUCtrl.sv
2
2
INS_NR_INPR

<NewGroupType>
1
1
165
$INS_NR_INPR../src/ALUCtrl.sv33
../src/ALUCtrl.sv
3
3
INS_NR_INPR

<NewGroupType>
1
1
166
$INS_NR_INPR../src/ALUCtrl.sv44
../src/ALUCtrl.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
167
$INS_NR_INPR../src/BranchCtrl.sv22
../src/BranchCtrl.sv
2
2
INS_NR_INPR

<NewGroupType>
1
1
213
$INS_NR_INPR../src/BranchCtrl.sv33
../src/BranchCtrl.sv
3
3
INS_NR_INPR

<NewGroupType>
1
1
214
$INS_NR_INPR../src/ControlUnit.sv22
../src/ControlUnit.sv
2
2
INS_NR_INPR

<NewGroupType>
1
1
145
$INS_NR_INPR../src/EXE.sv66
../src/EXE.sv
6
6
INS_NR_INPR

<NewGroupType>
1
1
179
$INS_NR_INPR../src/EXE.sv77
../src/EXE.sv
7
7
INS_NR_INPR

<NewGroupType>
1
1
181
$INS_NR_INPR../src/EXE.sv99
../src/EXE.sv
9
9
INS_NR_INPR

<NewGroupType>
1
1
178
$INS_NR_INPR../src/EXE.sv1010
../src/EXE.sv
10
10
INS_NR_INPR

<NewGroupType>
1
1
175
$INS_NR_INPR../src/EXE.sv1111
../src/EXE.sv
11
11
INS_NR_INPR

<NewGroupType>
1
1
176
$INS_NR_INPR../src/EXE.sv1515
../src/EXE.sv
15
15
INS_NR_INPR

<NewGroupType>
1
1
173
$INS_NR_INPR../src/EXE.sv1616
../src/EXE.sv
16
16
INS_NR_INPR

<NewGroupType>
1
1
177
$INS_NR_INPR../src/EXE.sv1717
../src/EXE.sv
17
17
INS_NR_INPR

<NewGroupType>
1
1
174
$INS_NR_INPR../src/EXE.sv2323
../src/EXE.sv
23
23
INS_NR_INPR

<NewGroupType>
1
1
184
$INS_NR_INPR../src/EXE.sv2424
../src/EXE.sv
24
24
INS_NR_INPR

<NewGroupType>
1
1
187
$INS_NR_INPR../src/EXE.sv2525
../src/EXE.sv
25
25
INS_NR_INPR

<NewGroupType>
1
1
171
$INS_NR_INPR../src/EXE.sv2626
../src/EXE.sv
26
26
INS_NR_INPR

<NewGroupType>
1
1
172
$INS_NR_INPR../src/ForwardUnit.sv22
../src/ForwardUnit.sv
2
2
INS_NR_INPR

<NewGroupType>
1
1
219
$INS_NR_INPR../src/ForwardUnit.sv33
../src/ForwardUnit.sv
3
3
INS_NR_INPR

<NewGroupType>
1
1
220
$INS_NR_INPR../src/ForwardUnit.sv44
../src/ForwardUnit.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
216
$INS_NR_INPR../src/ForwardUnit.sv55
../src/ForwardUnit.sv
5
5
INS_NR_INPR

<NewGroupType>
1
1
215
$INS_NR_INPR../src/ForwardUnit.sv66
../src/ForwardUnit.sv
6
6
INS_NR_INPR

<NewGroupType>
1
1
222
$INS_NR_INPR../src/ForwardUnit.sv77
../src/ForwardUnit.sv
7
7
INS_NR_INPR

<NewGroupType>
1
1
221
$INS_NR_INPR../src/HazardCtrl.sv22
../src/HazardCtrl.sv
2
2
INS_NR_INPR

<NewGroupType>
1
1
223
$INS_NR_INPR../src/HazardCtrl.sv33
../src/HazardCtrl.sv
3
3
INS_NR_INPR

<NewGroupType>
1
1
225
$INS_NR_INPR../src/HazardCtrl.sv44
../src/HazardCtrl.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
230
$INS_NR_INPR../src/HazardCtrl.sv66
../src/HazardCtrl.sv
6
6
INS_NR_INPR

<NewGroupType>
1
1
226
$INS_NR_INPR../src/ID.sv77
../src/ID.sv
7
7
INS_NR_INPR

<NewGroupType>
1
1
152
$INS_NR_INPR../src/ID.sv99
../src/ID.sv
9
9
INS_NR_INPR

<NewGroupType>
1
1
153
$INS_NR_INPR../src/ID.sv1010
../src/ID.sv
10
10
INS_NR_INPR

<NewGroupType>
1
1
154
$INS_NR_INPR../src/ID.sv1111
../src/ID.sv
11
11
INS_NR_INPR

<NewGroupType>
1
1
155
$INS_NR_INPR../src/ID.sv1212
../src/ID.sv
12
12
INS_NR_INPR

<NewGroupType>
1
1
150
$INS_NR_INPR../src/IF.sv55
../src/IF.sv
5
5
INS_NR_INPR

<NewGroupType>
1
1
111
$INS_NR_INPR../src/IF.sv66
../src/IF.sv
6
6
INS_NR_INPR

<NewGroupType>
1
1
118
$INS_NR_INPR../src/IF.sv77
../src/IF.sv
7
7
INS_NR_INPR

<NewGroupType>
1
1
119
$INS_NR_INPR../src/IF.sv88
../src/IF.sv
8
8
INS_NR_INPR

<NewGroupType>
1
1
114
$INS_NR_INPR../src/IF.sv99
../src/IF.sv
9
9
INS_NR_INPR

<NewGroupType>
1
1
112
$INS_NR_INPR../src/IF.sv1010
../src/IF.sv
10
10
INS_NR_INPR

<NewGroupType>
1
1
117
$INS_NR_INPR../src/IF.sv1111
../src/IF.sv
11
11
INS_NR_INPR

<NewGroupType>
1
1
116
$INS_NR_INPR../src/ImmediateGenerator.sv22
../src/ImmediateGenerator.sv
2
2
INS_NR_INPR

<NewGroupType>
1
1
136
$INS_NR_INPR../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INS_NR_INPR

<NewGroupType>
1
1
137
$INS_NR_INPR../src/MEM.sv44
../src/MEM.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
195
$INS_NR_INPR../src/MEM.sv55
../src/MEM.sv
5
5
INS_NR_INPR

<NewGroupType>
1
1
192
$INS_NR_INPR../src/MEM.sv66
../src/MEM.sv
6
6
INS_NR_INPR

<NewGroupType>
1
1
193
$INS_NR_INPR../src/MEM.sv99
../src/MEM.sv
9
9
INS_NR_INPR

<NewGroupType>
1
1
190
$INS_NR_INPR../src/MEM.sv1010
../src/MEM.sv
10
10
INS_NR_INPR

<NewGroupType>
1
1
194
$INS_NR_INPR../src/ProgramCounter.sv44
../src/ProgramCounter.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
106
$INS_NR_INPR../src/ProgramCounter.sv55
../src/ProgramCounter.sv
5
5
INS_NR_INPR

<NewGroupType>
1
1
107
$INS_NR_INPR../src/RegisterFile.sv44
../src/RegisterFile.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
128
$INS_NR_INPR../src/RegisterFile.sv55
../src/RegisterFile.sv
5
5
INS_NR_INPR

<NewGroupType>
1
1
131
$INS_NR_INPR../src/RegisterFile.sv66
../src/RegisterFile.sv
6
6
INS_NR_INPR

<NewGroupType>
1
1
133
$INS_NR_INPR../src/RegisterFile.sv77
../src/RegisterFile.sv
7
7
INS_NR_INPR

<NewGroupType>
1
1
129
$INS_NR_INPR../src/RegisterFile.sv88
../src/RegisterFile.sv
8
8
INS_NR_INPR

<NewGroupType>
1
1
130
$INS_NR_INPR../src/WB.sv44
../src/WB.sv
4
4
INS_NR_INPR

<NewGroupType>
1
1
204
$INS_NR_INPR../src/WB.sv55
../src/WB.sv
5
5
INS_NR_INPR

<NewGroupType>
1
1
205
$INS_NR_INPR../src/WB.sv66
../src/WB.sv
6
6
INS_NR_INPR

<NewGroupType>
1
1
208
$INS_NR_INPR../src/WB.sv77
../src/WB.sv
7
7
INS_NR_INPR

<NewGroupType>
1
1
206
$INS_NR_INPR../src/WB.sv88
../src/WB.sv
8
8
INS_NR_INPR

<NewGroupType>
1
1
207
$LAT_NR_BLAS../src/ForwardUnit.sv1326
../src/ForwardUnit.sv
13
26
LAT_NR_BLAS

<NewGroupType>
1
1
104
$MOD_IS_IBXE../src/SRAM_wrapper.sv1197
../src/SRAM_wrapper.sv
11
97
MOD_IS_IBXE

<NewGroupType>
1
1
248
$MOD_IS_SYAS../src/EXE.sv2929
../src/EXE.sv
29
29
MOD_IS_SYAS

<NewGroupType>
1
1
242
$MOD_IS_SYAS../src/IF.sv1414
../src/IF.sv
14
14
MOD_IS_SYAS

<NewGroupType>
1
1
243
$MOD_IS_SYAS../src/MEM.sv1818
../src/MEM.sv
18
18
MOD_IS_SYAS

<NewGroupType>
1
1
244
$MOD_IS_SYAS../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
MOD_IS_SYAS

<NewGroupType>
1
1
245
$NAM_NR_REPU../src/ALU.sv2929
../src/ALU.sv
29
29
NAM_NR_REPU

<NewGroupType>
1
1
78
$NET_NO_DRIV../src/ALU.sv2929
../src/ALU.sv
29
29
NET_NO_DRIV

<NewGroupType>
1
1
163
$NET_NO_DRIV../src/top.sv1818
../src/top.sv
18
18
NET_NO_DRIV

<NewGroupType>
1
1
237
$NET_NO_DRIV../src/top.sv149149
../src/top.sv
149
149
NET_NO_DRIV

<NewGroupType>
1
1
232
$NET_NO_LDDR../src/ALU.sv2929
../src/ALU.sv
29
29
NET_NO_LDDR

<NewGroupType>
1
1
162
$NET_NO_LOAD../src/top.sv2020
../src/top.sv
20
20
NET_NO_LOAD

<NewGroupType>
1
1
240
$NET_NO_LOAD../src/top.sv5454
../src/top.sv
54
54
NET_NO_LOAD

<NewGroupType>
1
1
236
$NET_NO_LOAD../src/top.sv5656
../src/top.sv
56
56
NET_NO_LOAD

<NewGroupType>
1
1
241
$NET_NO_LOAD../src/top.sv9999
../src/top.sv
99
99
NET_NO_LOAD

<NewGroupType>
1
1
234
$NET_NO_LOAD../src/top.sv101101
../src/top.sv
101
101
NET_NO_LOAD

<NewGroupType>
1
1
233
$NET_NO_LOAD../src/top.sv151151
../src/top.sv
151
151
NET_NO_LOAD

<NewGroupType>
1
1
235
$NET_NO_LOAD../src/top.sv153153
../src/top.sv
153
153
NET_NO_LOAD

<NewGroupType>
1
1
239
$NET_NO_LOAD../src/top.sv154154
../src/top.sv
154
154
NET_NO_LOAD

<NewGroupType>
1
1
238
$OPR_NR_UCMP../src/ALUCtrl.sv4040
../src/ALUCtrl.sv
40
40
OPR_NR_UCMP

<NewGroupType>
1
1
79
$OPR_NR_UCMP../src/ALUCtrl.sv4848
../src/ALUCtrl.sv
48
48
OPR_NR_UCMP

<NewGroupType>
1
1
80
$OPR_NR_UCMP../src/ALUCtrl.sv6363
../src/ALUCtrl.sv
63
63
OPR_NR_UCMP

<NewGroupType>
1
1
82
$OPR_NR_UEAS../src/EXE.sv4949
../src/EXE.sv
49
49
OPR_NR_UEAS

<NewGroupType>
1
1
88
$OTP_NO_USED../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
OTP_NO_USED

<NewGroupType>
1
1
44
$OTP_NR_ASYA../src/ALU.sv66
../src/ALU.sv
6
6
OTP_NR_ASYA

<NewGroupType>
1
1
159
$OTP_NR_ASYA../src/ALU.sv77
../src/ALU.sv
7
7
OTP_NR_ASYA

<NewGroupType>
1
1
158
$OTP_NR_ASYA../src/ALUCtrl.sv66
../src/ALUCtrl.sv
6
6
OTP_NR_ASYA

<NewGroupType>
1
1
164
$OTP_NR_ASYA../src/BranchCtrl.sv55
../src/BranchCtrl.sv
5
5
OTP_NR_ASYA

<NewGroupType>
1
1
212
$OTP_NR_ASYA../src/ControlUnit.sv44
../src/ControlUnit.sv
4
4
OTP_NR_ASYA

<NewGroupType>
1
1
141
$OTP_NR_ASYA../src/ControlUnit.sv55
../src/ControlUnit.sv
5
5
OTP_NR_ASYA

<NewGroupType>
1
1
139
$OTP_NR_ASYA../src/ControlUnit.sv66
../src/ControlUnit.sv
6
6
OTP_NR_ASYA

<NewGroupType>
1
1
146
$OTP_NR_ASYA../src/ControlUnit.sv77
../src/ControlUnit.sv
7
7
OTP_NR_ASYA

<NewGroupType>
1
1
140
$OTP_NR_ASYA../src/ControlUnit.sv88
../src/ControlUnit.sv
8
8
OTP_NR_ASYA

<NewGroupType>
1
1
147
$OTP_NR_ASYA../src/ControlUnit.sv99
../src/ControlUnit.sv
9
9
OTP_NR_ASYA

<NewGroupType>
1
1
142
$OTP_NR_ASYA../src/ControlUnit.sv1010
../src/ControlUnit.sv
10
10
OTP_NR_ASYA

<NewGroupType>
1
1
143
$OTP_NR_ASYA../src/ControlUnit.sv1111
../src/ControlUnit.sv
11
11
OTP_NR_ASYA

<NewGroupType>
1
1
144
$OTP_NR_ASYA../src/ControlUnit.sv1212
../src/ControlUnit.sv
12
12
OTP_NR_ASYA

<NewGroupType>
1
1
148
$OTP_NR_ASYA../src/ControlUnit.sv1313
../src/ControlUnit.sv
13
13
OTP_NR_ASYA

<NewGroupType>
1
1
149
$OTP_NR_ASYA../src/EXE.sv3838
../src/EXE.sv
38
38
OTP_NR_ASYA

<NewGroupType>
1
1
188
$OTP_NR_ASYA../src/EXE.sv3939
../src/EXE.sv
39
39
OTP_NR_ASYA

<NewGroupType>
1
1
185
$OTP_NR_ASYA../src/EXE.sv4040
../src/EXE.sv
40
40
OTP_NR_ASYA

<NewGroupType>
1
1
186
$OTP_NR_ASYA../src/ForwardUnit.sv99
../src/ForwardUnit.sv
9
9
OTP_NR_ASYA

<NewGroupType>
1
1
217
$OTP_NR_ASYA../src/ForwardUnit.sv1010
../src/ForwardUnit.sv
10
10
OTP_NR_ASYA

<NewGroupType>
1
1
218
$OTP_NR_ASYA../src/HazardCtrl.sv88
../src/HazardCtrl.sv
8
8
OTP_NR_ASYA

<NewGroupType>
1
1
229
$OTP_NR_ASYA../src/HazardCtrl.sv99
../src/HazardCtrl.sv
9
9
OTP_NR_ASYA

<NewGroupType>
1
1
228
$OTP_NR_ASYA../src/HazardCtrl.sv1010
../src/HazardCtrl.sv
10
10
OTP_NR_ASYA

<NewGroupType>
1
1
227
$OTP_NR_ASYA../src/HazardCtrl.sv1111
../src/HazardCtrl.sv
11
11
OTP_NR_ASYA

<NewGroupType>
1
1
224
$OTP_NR_ASYA../src/ImmediateGenerator.sv55
../src/ImmediateGenerator.sv
5
5
OTP_NR_ASYA

<NewGroupType>
1
1
135
$OTP_NR_ASYA../src/MEM.sv2020
../src/MEM.sv
20
20
OTP_NR_ASYA

<NewGroupType>
1
1
197
$OTP_NR_ASYA../src/MEM.sv2424
../src/MEM.sv
24
24
OTP_NR_ASYA

<NewGroupType>
1
1
199
$OTP_NR_ASYA../src/RegisterFile.sv1010
../src/RegisterFile.sv
10
10
OTP_NR_ASYA

<NewGroupType>
1
1
132
$OTP_NR_ASYA../src/RegisterFile.sv1111
../src/RegisterFile.sv
11
11
OTP_NR_ASYA

<NewGroupType>
1
1
134
$OTP_NR_ASYA../src/WB.sv1010
../src/WB.sv
10
10
OTP_NR_ASYA

<NewGroupType>
1
1
209
$OTP_NR_UDRV../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
OTP_NR_UDRV

<NewGroupType>
1
1
125
$OTP_UC_INST../src/top.sv3636
../src/top.sv
36
36
OTP_UC_INST

<NewGroupType>
1
1
120
$OTP_UC_INST../src/top.sv7575
../src/top.sv
75
75
OTP_UC_INST

<NewGroupType>
1
1
151
$OTP_UC_INST../src/top.sv9292
../src/top.sv
92
92
OTP_UC_INST

<NewGroupType>
1
1
156
$OTP_UC_INST../src/top.sv143143
../src/top.sv
143
143
OTP_UC_INST

<NewGroupType>
1
1
170
$OTP_UC_INST../src/top.sv144144
../src/top.sv
144
144
OTP_UC_INST

<NewGroupType>
1
1
168
$OTP_UC_INST../src/top.sv179179
../src/top.sv
179
179
OTP_UC_INST

<NewGroupType>
1
1
198
$OTP_UC_INST../src/top.sv180180
../src/top.sv
180
180
OTP_UC_INST

<NewGroupType>
1
1
200
$OTP_UC_INST../src/top.sv181181
../src/top.sv
181
181
OTP_UC_INST

<NewGroupType>
1
1
201
$OTP_UC_INST../src/top.sv182182
../src/top.sv
182
182
OTP_UC_INST

<NewGroupType>
1
1
202
$REG_NO_READ../src/top.sv2020
../src/top.sv
20
20
REG_NO_READ

<NewGroupType>
1
2
100
101
$REG_NO_READ../src/top.sv151151
../src/top.sv
151
151
REG_NO_READ

<NewGroupType>
1
1
102
$REG_NO_USED../src/ALU.sv2929
../src/ALU.sv
29
29
REG_NO_USED

<NewGroupType>
1
1
75
$REG_NR_UASR../src/ALU.sv2929
../src/ALU.sv
29
29
REG_NR_UASR

<NewGroupType>
1
1
76
$SIG_IS_IRST../src/ForwardUnit.sv1414
../src/ForwardUnit.sv
14
14
SIG_IS_IRST

<NewGroupType>
1
1
247
$SIG_IS_IRST../src/top.sv1212
../src/top.sv
12
12
SIG_IS_IRST

<NewGroupType>
1
1
246
$WIR_NR_IMPL../src/ALU.sv3333
../src/ALU.sv
33
33
WIR_NR_IMPL

<NewGroupType>
1
1
77
<id-to-merged-signature>
432
33
<NewGroupType>
0
$IDN_NR_CKYW../src/IF.sv258
../src/IF.sv
2
58
IDN_NR_CKYW

0
33
<NewGroupType>
1
$IDN_NR_CKYW../src/IF.sv258
../src/IF.sv
2
58
IDN_NR_CKYW

1
34
<NewGroupType>
0
$IDN_NR_VHKW../src/IF.sv258
../src/IF.sv
2
58
IDN_NR_VHKW

0
34
<NewGroupType>
1
$IDN_NR_VHKW../src/IF.sv258
../src/IF.sv
2
58
IDN_NR_VHKW

1
35
<NewGroupType>
0
$ASG_NR_POVF../src/IF.sv2424
../src/IF.sv
24
24
ASG_NR_POVF

0
35
<NewGroupType>
1
$9../src/IF.sv2424
../src/IF.sv
24
24
9

1
36
<NewGroupType>
0
$CAS_NR_DEFX../src/IF.sv3438
../src/IF.sv
34
38
CAS_NR_DEFX

0
36
<NewGroupType>
1
$CAS_NR_DEFX../src/IF.sv3438
../src/IF.sv
34
38
CAS_NR_DEFX

1
37
<NewGroupType>
0
$IDN_NR_CKYW../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
IDN_NR_CKYW

0
37
<NewGroupType>
1
$IDN_NR_CKYW../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
IDN_NR_CKYW

1
38
<NewGroupType>
0
$INP_NO_USED../src/SRAM_wrapper.sv22
../src/SRAM_wrapper.sv
2
2
INP_NO_USED

0
38
<NewGroupType>
1
$INP_NO_USED../src/SRAM_wrapper.sv22
../src/SRAM_wrapper.sv
2
2
INP_NO_USED

1
39
<NewGroupType>
0
$INP_NO_USED../src/SRAM_wrapper.sv33
../src/SRAM_wrapper.sv
3
3
INP_NO_USED

0
39
<NewGroupType>
1
$INP_NO_USED../src/SRAM_wrapper.sv33
../src/SRAM_wrapper.sv
3
3
INP_NO_USED

1
40
<NewGroupType>
0
$INP_NO_USED../src/SRAM_wrapper.sv44
../src/SRAM_wrapper.sv
4
4
INP_NO_USED

0
40
<NewGroupType>
1
$INP_NO_USED../src/SRAM_wrapper.sv44
../src/SRAM_wrapper.sv
4
4
INP_NO_USED

1
41
<NewGroupType>
0
$INP_NO_USED../src/SRAM_wrapper.sv55
../src/SRAM_wrapper.sv
5
5
INP_NO_USED

0
41
<NewGroupType>
1
$INP_NO_USED../src/SRAM_wrapper.sv55
../src/SRAM_wrapper.sv
5
5
INP_NO_USED

1
42
<NewGroupType>
0
$INP_NO_USED../src/SRAM_wrapper.sv66
../src/SRAM_wrapper.sv
6
6
INP_NO_USED

0
42
<NewGroupType>
1
$INP_NO_USED../src/SRAM_wrapper.sv66
../src/SRAM_wrapper.sv
6
6
INP_NO_USED

1
43
<NewGroupType>
0
$INP_NO_USED../src/SRAM_wrapper.sv77
../src/SRAM_wrapper.sv
7
7
INP_NO_USED

0
43
<NewGroupType>
1
$INP_NO_USED../src/SRAM_wrapper.sv77
../src/SRAM_wrapper.sv
7
7
INP_NO_USED

1
44
<NewGroupType>
0
$OTP_NO_USED../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
OTP_NO_USED

0
44
<NewGroupType>
1
$OTP_NO_USED../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
OTP_NO_USED

1
45
<NewGroupType>
0
$IDX_NR_DTTY../src/RegisterFile.sv2828
../src/RegisterFile.sv
28
28
IDX_NR_DTTY

0
45
<NewGroupType>
1
$IDX_NR_DTTY../src/RegisterFile.sv2828
../src/RegisterFile.sv
28
28
IDX_NR_DTTY

1
46
<NewGroupType>
0
$EXP_NR_MXSU../src/ImmediateGenerator.sv1616
../src/ImmediateGenerator.sv
16
16
EXP_NR_MXSU

0
46
<NewGroupType>
1
$EXP_NR_MXSU../src/ImmediateGenerator.sv1616
../src/ImmediateGenerator.sv
16
16
EXP_NR_MXSU

1
47
<NewGroupType>
0
$EXP_NR_MXSU../src/ImmediateGenerator.sv1717
../src/ImmediateGenerator.sv
17
17
EXP_NR_MXSU

0
47
<NewGroupType>
1
$EXP_NR_MXSU../src/ImmediateGenerator.sv1717
../src/ImmediateGenerator.sv
17
17
EXP_NR_MXSU

1
48
<NewGroupType>
0
$EXP_NR_MXSU../src/ImmediateGenerator.sv1818
../src/ImmediateGenerator.sv
18
18
EXP_NR_MXSU

0
48
<NewGroupType>
1
$EXP_NR_MXSU../src/ImmediateGenerator.sv1818
../src/ImmediateGenerator.sv
18
18
EXP_NR_MXSU

1
49
<NewGroupType>
0
$EXP_NR_MXSU../src/ImmediateGenerator.sv2020
../src/ImmediateGenerator.sv
20
20
EXP_NR_MXSU

0
49
<NewGroupType>
1
$EXP_NR_MXSU../src/ImmediateGenerator.sv2020
../src/ImmediateGenerator.sv
20
20
EXP_NR_MXSU

1
50
<NewGroupType>
0
$CAS_NR_DEFX../src/ImmediateGenerator.sv1521
../src/ImmediateGenerator.sv
15
21
CAS_NR_DEFX

0
50
<NewGroupType>
1
$CAS_NR_DEFX../src/ImmediateGenerator.sv1521
../src/ImmediateGenerator.sv
15
21
CAS_NR_DEFX

1
51
<NewGroupType>
0
$INP_NO_USED../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INP_NO_USED

0
51
<NewGroupType>
1
$INP_NO_USED../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INP_NO_USED

1
52
<NewGroupType>
0
$IDN_NR_AMKW../src/ControlUnit.sv1313
../src/ControlUnit.sv
13
13
IDN_NR_AMKW

0
52
<NewGroupType>
1
$IDN_NR_AMKW../src/ControlUnit.sv1313
../src/ControlUnit.sv
13
13
IDN_NR_AMKW

1
53
<NewGroupType>
0
$CAS_NR_CMUL../src/ControlUnit.sv3737
../src/ControlUnit.sv
37
37
CAS_NR_CMUL

0
53
<NewGroupType>
1
$CAS_NR_CMUL../src/ControlUnit.sv3737
../src/ControlUnit.sv
37
37
CAS_NR_CMUL

1
54
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

0
54
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

1
55
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

0
55
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

1
56
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

0
56
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

1
57
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

0
57
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

1
58
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

0
58
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

1
59
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

0
59
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

1
60
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

0
60
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

1
61
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

0
61
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

1
62
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

0
62
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

1
63
<NewGroupType>
0
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

0
63
<NewGroupType>
1
$CAS_NR_DEFX../src/ControlUnit.sv36157
../src/ControlUnit.sv
36
157
CAS_NR_DEFX

1
64
<NewGroupType>
0
$EXP_NR_USTS../src/ALU.sv3131
../src/ALU.sv
31
31
EXP_NR_USTS

0
64
<NewGroupType>
1
$EXP_NR_USTS../src/ALU.sv3131
../src/ALU.sv
31
31
EXP_NR_USTS

1
65
<NewGroupType>
0
$EXP_NR_USTS../src/ALU.sv3232
../src/ALU.sv
32
32
EXP_NR_USTS

0
65
<NewGroupType>
1
$EXP_NR_USTS../src/ALU.sv3232
../src/ALU.sv
32
32
EXP_NR_USTS

1
66
<NewGroupType>
0
$EXP_NR_STUS../src/ALU.sv3333
../src/ALU.sv
33
33
EXP_NR_STUS

0
66
<NewGroupType>
1
$EXP_NR_STUS../src/ALU.sv3333
../src/ALU.sv
33
33
EXP_NR_STUS

1
67
<NewGroupType>
0
$ASG_MS_RTRU../src/ALU.sv3333
../src/ALU.sv
33
33
ASG_MS_RTRU

0
67
<NewGroupType>
1
$9../src/ALU.sv3333
../src/ALU.sv
33
33
9

1
68
<NewGroupType>
0
$ASG_NR_POVF../src/ALU.sv3333
../src/ALU.sv
33
33
ASG_NR_POVF

0
68
<NewGroupType>
1
$9../src/ALU.sv3333
../src/ALU.sv
33
33
9

1
69
<NewGroupType>
0
$ASG_MS_RPAD../src/ALU.sv3737
../src/ALU.sv
37
37
ASG_MS_RPAD

0
69
<NewGroupType>
1
$9../src/ALU.sv3737
../src/ALU.sv
37
37
9

1
70
<NewGroupType>
0
$ASG_NR_POVF../src/ALU.sv3838
../src/ALU.sv
38
38
ASG_NR_POVF

0
70
<NewGroupType>
1
$9../src/ALU.sv3838
../src/ALU.sv
38
38
9

1
71
<NewGroupType>
0
$EXP_NR_STUS../src/ALU.sv4444
../src/ALU.sv
44
44
EXP_NR_STUS

0
71
<NewGroupType>
1
$EXP_NR_STUS../src/ALU.sv4444
../src/ALU.sv
44
44
EXP_NR_STUS

1
72
<NewGroupType>
0
$EXP_NR_MXSU../src/ALU.sv4444
../src/ALU.sv
44
44
EXP_NR_MXSU

0
72
<NewGroupType>
1
$EXP_NR_MXSU../src/ALU.sv4444
../src/ALU.sv
44
44
EXP_NR_MXSU

1
73
<NewGroupType>
0
$CAS_NR_DEFX../src/ALU.sv3650
../src/ALU.sv
36
50
CAS_NR_DEFX

0
73
<NewGroupType>
1
$CAS_NR_DEFX../src/ALU.sv3650
../src/ALU.sv
36
50
CAS_NR_DEFX

1
74
<NewGroupType>
0
$CAS_NR_DEFX../src/ALU.sv5461
../src/ALU.sv
54
61
CAS_NR_DEFX

0
74
<NewGroupType>
1
$CAS_NR_DEFX../src/ALU.sv5461
../src/ALU.sv
54
61
CAS_NR_DEFX

1
75
<NewGroupType>
0
$REG_NO_USED../src/ALU.sv2929
../src/ALU.sv
29
29
REG_NO_USED

0
75
<NewGroupType>
1
$REG_NO_USED../src/ALU.sv2929
../src/ALU.sv
29
29
REG_NO_USED

1
76
<NewGroupType>
0
$REG_NR_UASR../src/ALU.sv2929
../src/ALU.sv
29
29
REG_NR_UASR

0
76
<NewGroupType>
1
$REG_NR_UASR../src/ALU.sv2929
../src/ALU.sv
29
29
REG_NR_UASR

1
77
<NewGroupType>
0
$WIR_NR_IMPL../src/ALU.sv3333
../src/ALU.sv
33
33
WIR_NR_IMPL

0
77
<NewGroupType>
1
$WIR_NR_IMPL../src/ALU.sv3333
../src/ALU.sv
33
33
WIR_NR_IMPL

1
78
<NewGroupType>
0
$NAM_NR_REPU../src/ALU.sv2929
../src/ALU.sv
29
29
NAM_NR_REPU

0
78
<NewGroupType>
1
$NAM_NR_REPU../src/ALU.sv2929
../src/ALU.sv
29
29
NAM_NR_REPU

1
79
<NewGroupType>
0
$OPR_NR_UCMP../src/ALUCtrl.sv4040
../src/ALUCtrl.sv
40
40
OPR_NR_UCMP

0
79
<NewGroupType>
1
$OPR_NR_UCMP../src/ALUCtrl.sv4040
../src/ALUCtrl.sv
40
40
OPR_NR_UCMP

1
80
<NewGroupType>
0
$OPR_NR_UCMP../src/ALUCtrl.sv4848
../src/ALUCtrl.sv
48
48
OPR_NR_UCMP

0
80
<NewGroupType>
1
$OPR_NR_UCMP../src/ALUCtrl.sv4848
../src/ALUCtrl.sv
48
48
OPR_NR_UCMP

1
81
<NewGroupType>
0
$CAS_NR_DEFX../src/ALUCtrl.sv3689
../src/ALUCtrl.sv
36
89
CAS_NR_DEFX

0
81
<NewGroupType>
1
$CAS_NR_DEFX../src/ALUCtrl.sv3689
../src/ALUCtrl.sv
36
89
CAS_NR_DEFX

1
82
<NewGroupType>
0
$OPR_NR_UCMP../src/ALUCtrl.sv6363
../src/ALUCtrl.sv
63
63
OPR_NR_UCMP

0
82
<NewGroupType>
1
$OPR_NR_UCMP../src/ALUCtrl.sv6363
../src/ALUCtrl.sv
63
63
OPR_NR_UCMP

1
83
<NewGroupType>
0
$CAS_NR_DEFX../src/ALUCtrl.sv3689
../src/ALUCtrl.sv
36
89
CAS_NR_DEFX

0
83
<NewGroupType>
1
$CAS_NR_DEFX../src/ALUCtrl.sv3689
../src/ALUCtrl.sv
36
89
CAS_NR_DEFX

1
84
<NewGroupType>
0
$CAS_NR_DEFX../src/ALUCtrl.sv3689
../src/ALUCtrl.sv
36
89
CAS_NR_DEFX

0
84
<NewGroupType>
1
$CAS_NR_DEFX../src/ALUCtrl.sv3689
../src/ALUCtrl.sv
36
89
CAS_NR_DEFX

1
85
<NewGroupType>
0
$CAS_NR_DEFX../src/ALUCtrl.sv3689
../src/ALUCtrl.sv
36
89
CAS_NR_DEFX

0
85
<NewGroupType>
1
$CAS_NR_DEFX../src/ALUCtrl.sv3689
../src/ALUCtrl.sv
36
89
CAS_NR_DEFX

1
86
<NewGroupType>
0
$ASG_NR_POVF../src/EXE.sv4848
../src/EXE.sv
48
48
ASG_NR_POVF

0
86
<NewGroupType>
1
$9../src/EXE.sv4848
../src/EXE.sv
48
48
9

1
87
<NewGroupType>
0
$ASG_NR_POVF../src/EXE.sv4949
../src/EXE.sv
49
49
ASG_NR_POVF

0
87
<NewGroupType>
1
$9../src/EXE.sv4949
../src/EXE.sv
49
49
9

1
88
<NewGroupType>
0
$OPR_NR_UEAS../src/EXE.sv4949
../src/EXE.sv
49
49
OPR_NR_UEAS

0
88
<NewGroupType>
1
$OPR_NR_UEAS../src/EXE.sv4949
../src/EXE.sv
49
49
OPR_NR_UEAS

1
89
<NewGroupType>
0
$ASG_NR_POVF../src/EXE.sv5151
../src/EXE.sv
51
51
ASG_NR_POVF

0
89
<NewGroupType>
1
$9../src/EXE.sv5151
../src/EXE.sv
51
51
9

1
90
<NewGroupType>
0
$INP_NO_USED../src/EXE.sv88
../src/EXE.sv
8
8
INP_NO_USED

0
90
<NewGroupType>
1
$INP_NO_USED../src/EXE.sv88
../src/EXE.sv
8
8
INP_NO_USED

1
91
<NewGroupType>
0
$INP_NO_USED../src/EXE.sv1313
../src/EXE.sv
13
13
INP_NO_USED

0
91
<NewGroupType>
1
$INP_NO_USED../src/EXE.sv1313
../src/EXE.sv
13
13
INP_NO_USED

1
92
<NewGroupType>
0
$INP_NO_USED../src/EXE.sv1414
../src/EXE.sv
14
14
INP_NO_USED

0
92
<NewGroupType>
1
$INP_NO_USED../src/EXE.sv1414
../src/EXE.sv
14
14
INP_NO_USED

1
93
<NewGroupType>
0
$INP_NO_USED../src/MEM.sv1313
../src/MEM.sv
13
13
INP_NO_USED

0
93
<NewGroupType>
1
$INP_NO_USED../src/MEM.sv1313
../src/MEM.sv
13
13
INP_NO_USED

1
94
<NewGroupType>
0
$INP_NO_USED../src/WB.sv22
../src/WB.sv
2
2
INP_NO_USED

0
94
<NewGroupType>
1
$INP_NO_USED../src/WB.sv22
../src/WB.sv
2
2
INP_NO_USED

1
95
<NewGroupType>
0
$INP_NO_USED../src/WB.sv33
../src/WB.sv
3
3
INP_NO_USED

0
95
<NewGroupType>
1
$INP_NO_USED../src/WB.sv33
../src/WB.sv
3
3
INP_NO_USED

1
96
<NewGroupType>
0
$CAS_NR_DEFX../src/BranchCtrl.sv1826
../src/BranchCtrl.sv
18
26
CAS_NR_DEFX

0
96
<NewGroupType>
1
$CAS_NR_DEFX../src/BranchCtrl.sv1826
../src/BranchCtrl.sv
18
26
CAS_NR_DEFX

1
97
<NewGroupType>
0
$INP_NO_USED../src/HazardCtrl.sv55
../src/HazardCtrl.sv
5
5
INP_NO_USED

0
97
<NewGroupType>
1
$INP_NO_USED../src/HazardCtrl.sv55
../src/HazardCtrl.sv
5
5
INP_NO_USED

1
98
<NewGroupType>
0
$IDN_NR_CKYW../src/top.sv2236
../src/top.sv
22
36
IDN_NR_CKYW

0
98
<NewGroupType>
1
$IDN_NR_CKYW../src/top.sv2236
../src/top.sv
22
36
IDN_NR_CKYW

1
99
<NewGroupType>
0
$IDN_NR_VHKW../src/top.sv2236
../src/top.sv
22
36
IDN_NR_VHKW

0
99
<NewGroupType>
1
$IDN_NR_VHKW../src/top.sv2236
../src/top.sv
22
36
IDN_NR_VHKW

1
100
<NewGroupType>
0
$REG_NO_READ../src/top.sv2020
../src/top.sv
20
20
REG_NO_READ

0
100
<NewGroupType>
1
$REG_NO_READ../src/top.sv2020
../src/top.sv
20
20
REG_NO_READ

1
101
<NewGroupType>
0
$REG_NO_READ../src/top.sv2020
../src/top.sv
20
20
REG_NO_READ

0
101
<NewGroupType>
1
$REG_NO_READ../src/top.sv2020
../src/top.sv
20
20
REG_NO_READ

1
102
<NewGroupType>
0
$REG_NO_READ../src/top.sv151151
../src/top.sv
151
151
REG_NO_READ

0
102
<NewGroupType>
1
$REG_NO_READ../src/top.sv151151
../src/top.sv
151
151
REG_NO_READ

1
103
<NewGroupType>
0
$ALW_NO_COMB../src/ForwardUnit.sv1326
../src/ForwardUnit.sv
13
26
ALW_NO_COMB

0
103
<NewGroupType>
1
$ALW_NO_COMB../src/ForwardUnit.sv1326
../src/ForwardUnit.sv
13
26
ALW_NO_COMB

1
104
<NewGroupType>
0
$LAT_NR_BLAS../src/ForwardUnit.sv1326
../src/ForwardUnit.sv
13
26
LAT_NR_BLAS

0
104
<NewGroupType>
1
$LAT_NR_BLAS../src/ForwardUnit.sv1326
../src/ForwardUnit.sv
13
26
LAT_NR_BLAS

1
105
<NewGroupType>
0
$ALW_NO_COMB../src/ForwardUnit.sv1326
../src/ForwardUnit.sv
13
26
ALW_NO_COMB

0
105
<NewGroupType>
1
$ALW_NO_COMB../src/ForwardUnit.sv1326
../src/ForwardUnit.sv
13
26
ALW_NO_COMB

1
106
<NewGroupType>
0
$INS_NR_INPR../src/ProgramCounter.sv44
../src/ProgramCounter.sv
4
4
INS_NR_INPR

0
106
<NewGroupType>
1
$INS_NR_INPR../src/ProgramCounter.sv44
../src/ProgramCounter.sv
4
4
INS_NR_INPR

1
107
<NewGroupType>
0
$INS_NR_INPR../src/ProgramCounter.sv55
../src/ProgramCounter.sv
5
5
INS_NR_INPR

0
107
<NewGroupType>
1
$INS_NR_INPR../src/ProgramCounter.sv55
../src/ProgramCounter.sv
5
5
INS_NR_INPR

1
108
<NewGroupType>
0
$FLP_XC_LDTH../src/IF.sv77
../src/IF.sv
7
7
FLP_XC_LDTH

0
108
<NewGroupType>
1
$FLP_XC_LDTH../src/IF.sv77
../src/IF.sv
7
7
FLP_XC_LDTH

1
109
<NewGroupType>
0
$FLP_XC_LDTH../src/IF.sv2424
../src/IF.sv
24
24
FLP_XC_LDTH

0
109
<NewGroupType>
1
$FLP_XC_LDTH../src/IF.sv2424
../src/IF.sv
24
24
FLP_XC_LDTH

1
110
<NewGroupType>
0
$FLP_XC_LDTH../src/IF.sv66
../src/IF.sv
6
6
FLP_XC_LDTH

0
110
<NewGroupType>
1
$FLP_XC_LDTH../src/IF.sv66
../src/IF.sv
6
6
FLP_XC_LDTH

1
111
<NewGroupType>
0
$INS_NR_INPR../src/IF.sv55
../src/IF.sv
5
5
INS_NR_INPR

0
111
<NewGroupType>
1
$INS_NR_INPR../src/IF.sv55
../src/IF.sv
5
5
INS_NR_INPR

1
112
<NewGroupType>
0
$INS_NR_INPR../src/IF.sv99
../src/IF.sv
9
9
INS_NR_INPR

0
112
<NewGroupType>
1
$INS_NR_INPR../src/IF.sv99
../src/IF.sv
9
9
INS_NR_INPR

1
113
<NewGroupType>
0
$FLP_NR_MXCS../src/IF.sv4255
../src/IF.sv
42
55
FLP_NR_MXCS

0
113
<NewGroupType>
1
$FLP_NR_MXCS../src/IF.sv4255
../src/IF.sv
42
55
FLP_NR_MXCS

1
114
<NewGroupType>
0
$INS_NR_INPR../src/IF.sv88
../src/IF.sv
8
8
INS_NR_INPR

0
114
<NewGroupType>
1
$INS_NR_INPR../src/IF.sv88
../src/IF.sv
8
8
INS_NR_INPR

1
115
<NewGroupType>
0
$INP_UC_INST../src/top.sv3232
../src/top.sv
32
32
INP_UC_INST

0
115
<NewGroupType>
1
$INP_UC_INST../src/top.sv3232
../src/top.sv
32
32
INP_UC_INST

1
116
<NewGroupType>
0
$INS_NR_INPR../src/IF.sv1111
../src/IF.sv
11
11
INS_NR_INPR

0
116
<NewGroupType>
1
$INS_NR_INPR../src/IF.sv1111
../src/IF.sv
11
11
INS_NR_INPR

1
117
<NewGroupType>
0
$INS_NR_INPR../src/IF.sv1010
../src/IF.sv
10
10
INS_NR_INPR

0
117
<NewGroupType>
1
$INS_NR_INPR../src/IF.sv1010
../src/IF.sv
10
10
INS_NR_INPR

1
118
<NewGroupType>
0
$INS_NR_INPR../src/IF.sv66
../src/IF.sv
6
6
INS_NR_INPR

0
118
<NewGroupType>
1
$INS_NR_INPR../src/IF.sv66
../src/IF.sv
6
6
INS_NR_INPR

1
119
<NewGroupType>
0
$INS_NR_INPR../src/IF.sv77
../src/IF.sv
7
7
INS_NR_INPR

0
119
<NewGroupType>
1
$INS_NR_INPR../src/IF.sv77
../src/IF.sv
7
7
INS_NR_INPR

1
120
<NewGroupType>
0
$OTP_UC_INST../src/top.sv3636
../src/top.sv
36
36
OTP_UC_INST

0
120
<NewGroupType>
1
$OTP_UC_INST../src/top.sv3636
../src/top.sv
36
36
OTP_UC_INST

1
121
<NewGroupType>
0
$INP_NO_LOAD../src/SRAM_wrapper.sv66
../src/SRAM_wrapper.sv
6
6
INP_NO_LOAD

0
121
<NewGroupType>
1
$INP_NO_LOAD../src/SRAM_wrapper.sv66
../src/SRAM_wrapper.sv
6
6
INP_NO_LOAD

1
122
<NewGroupType>
0
$INP_NO_LOAD../src/SRAM_wrapper.sv22
../src/SRAM_wrapper.sv
2
2
INP_NO_LOAD

0
122
<NewGroupType>
1
$INP_NO_LOAD../src/SRAM_wrapper.sv22
../src/SRAM_wrapper.sv
2
2
INP_NO_LOAD

1
123
<NewGroupType>
0
$INP_NO_LOAD../src/SRAM_wrapper.sv33
../src/SRAM_wrapper.sv
3
3
INP_NO_LOAD

0
123
<NewGroupType>
1
$INP_NO_LOAD../src/SRAM_wrapper.sv33
../src/SRAM_wrapper.sv
3
3
INP_NO_LOAD

1
124
<NewGroupType>
0
$INP_NO_LOAD../src/SRAM_wrapper.sv77
../src/SRAM_wrapper.sv
7
7
INP_NO_LOAD

0
124
<NewGroupType>
1
$INP_NO_LOAD../src/SRAM_wrapper.sv77
../src/SRAM_wrapper.sv
7
7
INP_NO_LOAD

1
125
<NewGroupType>
0
$OTP_NR_UDRV../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
OTP_NR_UDRV

0
125
<NewGroupType>
1
$OTP_NR_UDRV../src/SRAM_wrapper.sv88
../src/SRAM_wrapper.sv
8
8
OTP_NR_UDRV

1
126
<NewGroupType>
0
$INP_NO_LOAD../src/SRAM_wrapper.sv44
../src/SRAM_wrapper.sv
4
4
INP_NO_LOAD

0
126
<NewGroupType>
1
$INP_NO_LOAD../src/SRAM_wrapper.sv44
../src/SRAM_wrapper.sv
4
4
INP_NO_LOAD

1
127
<NewGroupType>
0
$INP_NO_LOAD../src/SRAM_wrapper.sv55
../src/SRAM_wrapper.sv
5
5
INP_NO_LOAD

0
127
<NewGroupType>
1
$INP_NO_LOAD../src/SRAM_wrapper.sv55
../src/SRAM_wrapper.sv
5
5
INP_NO_LOAD

1
128
<NewGroupType>
0
$INS_NR_INPR../src/RegisterFile.sv44
../src/RegisterFile.sv
4
4
INS_NR_INPR

0
128
<NewGroupType>
1
$INS_NR_INPR../src/RegisterFile.sv44
../src/RegisterFile.sv
4
4
INS_NR_INPR

1
129
<NewGroupType>
0
$INS_NR_INPR../src/RegisterFile.sv77
../src/RegisterFile.sv
7
7
INS_NR_INPR

0
129
<NewGroupType>
1
$INS_NR_INPR../src/RegisterFile.sv77
../src/RegisterFile.sv
7
7
INS_NR_INPR

1
130
<NewGroupType>
0
$INS_NR_INPR../src/RegisterFile.sv88
../src/RegisterFile.sv
8
8
INS_NR_INPR

0
130
<NewGroupType>
1
$INS_NR_INPR../src/RegisterFile.sv88
../src/RegisterFile.sv
8
8
INS_NR_INPR

1
131
<NewGroupType>
0
$INS_NR_INPR../src/RegisterFile.sv55
../src/RegisterFile.sv
5
5
INS_NR_INPR

0
131
<NewGroupType>
1
$INS_NR_INPR../src/RegisterFile.sv55
../src/RegisterFile.sv
5
5
INS_NR_INPR

1
132
<NewGroupType>
0
$OTP_NR_ASYA../src/RegisterFile.sv1010
../src/RegisterFile.sv
10
10
OTP_NR_ASYA

0
132
<NewGroupType>
1
$OTP_NR_ASYA../src/RegisterFile.sv1010
../src/RegisterFile.sv
10
10
OTP_NR_ASYA

1
133
<NewGroupType>
0
$INS_NR_INPR../src/RegisterFile.sv66
../src/RegisterFile.sv
6
6
INS_NR_INPR

0
133
<NewGroupType>
1
$INS_NR_INPR../src/RegisterFile.sv66
../src/RegisterFile.sv
6
6
INS_NR_INPR

1
134
<NewGroupType>
0
$OTP_NR_ASYA../src/RegisterFile.sv1111
../src/RegisterFile.sv
11
11
OTP_NR_ASYA

0
134
<NewGroupType>
1
$OTP_NR_ASYA../src/RegisterFile.sv1111
../src/RegisterFile.sv
11
11
OTP_NR_ASYA

1
135
<NewGroupType>
0
$OTP_NR_ASYA../src/ImmediateGenerator.sv55
../src/ImmediateGenerator.sv
5
5
OTP_NR_ASYA

0
135
<NewGroupType>
1
$OTP_NR_ASYA../src/ImmediateGenerator.sv55
../src/ImmediateGenerator.sv
5
5
OTP_NR_ASYA

1
136
<NewGroupType>
0
$INS_NR_INPR../src/ImmediateGenerator.sv22
../src/ImmediateGenerator.sv
2
2
INS_NR_INPR

0
136
<NewGroupType>
1
$INS_NR_INPR../src/ImmediateGenerator.sv22
../src/ImmediateGenerator.sv
2
2
INS_NR_INPR

1
137
<NewGroupType>
0
$INS_NR_INPR../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INS_NR_INPR

0
137
<NewGroupType>
1
$INS_NR_INPR../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INS_NR_INPR

1
138
<NewGroupType>
0
$INP_NO_LOAD../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INP_NO_LOAD

0
138
<NewGroupType>
1
$INP_NO_LOAD../src/ImmediateGenerator.sv33
../src/ImmediateGenerator.sv
3
3
INP_NO_LOAD

1
139
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv55
../src/ControlUnit.sv
5
5
OTP_NR_ASYA

0
139
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv55
../src/ControlUnit.sv
5
5
OTP_NR_ASYA

1
140
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv77
../src/ControlUnit.sv
7
7
OTP_NR_ASYA

0
140
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv77
../src/ControlUnit.sv
7
7
OTP_NR_ASYA

1
141
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv44
../src/ControlUnit.sv
4
4
OTP_NR_ASYA

0
141
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv44
../src/ControlUnit.sv
4
4
OTP_NR_ASYA

1
142
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv99
../src/ControlUnit.sv
9
9
OTP_NR_ASYA

0
142
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv99
../src/ControlUnit.sv
9
9
OTP_NR_ASYA

1
143
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv1010
../src/ControlUnit.sv
10
10
OTP_NR_ASYA

0
143
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv1010
../src/ControlUnit.sv
10
10
OTP_NR_ASYA

1
144
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv1111
../src/ControlUnit.sv
11
11
OTP_NR_ASYA

0
144
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv1111
../src/ControlUnit.sv
11
11
OTP_NR_ASYA

1
145
<NewGroupType>
0
$INS_NR_INPR../src/ControlUnit.sv22
../src/ControlUnit.sv
2
2
INS_NR_INPR

0
145
<NewGroupType>
1
$INS_NR_INPR../src/ControlUnit.sv22
../src/ControlUnit.sv
2
2
INS_NR_INPR

1
146
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv66
../src/ControlUnit.sv
6
6
OTP_NR_ASYA

0
146
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv66
../src/ControlUnit.sv
6
6
OTP_NR_ASYA

1
147
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv88
../src/ControlUnit.sv
8
8
OTP_NR_ASYA

0
147
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv88
../src/ControlUnit.sv
8
8
OTP_NR_ASYA

1
148
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv1212
../src/ControlUnit.sv
12
12
OTP_NR_ASYA

0
148
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv1212
../src/ControlUnit.sv
12
12
OTP_NR_ASYA

1
149
<NewGroupType>
0
$OTP_NR_ASYA../src/ControlUnit.sv1313
../src/ControlUnit.sv
13
13
OTP_NR_ASYA

0
149
<NewGroupType>
1
$OTP_NR_ASYA../src/ControlUnit.sv1313
../src/ControlUnit.sv
13
13
OTP_NR_ASYA

1
150
<NewGroupType>
0
$INS_NR_INPR../src/ID.sv1212
../src/ID.sv
12
12
INS_NR_INPR

0
150
<NewGroupType>
1
$INS_NR_INPR../src/ID.sv1212
../src/ID.sv
12
12
INS_NR_INPR

1
151
<NewGroupType>
0
$OTP_UC_INST../src/top.sv7575
../src/top.sv
75
75
OTP_UC_INST

0
151
<NewGroupType>
1
$OTP_UC_INST../src/top.sv7575
../src/top.sv
75
75
OTP_UC_INST

1
152
<NewGroupType>
0
$INS_NR_INPR../src/ID.sv77
../src/ID.sv
7
7
INS_NR_INPR

0
152
<NewGroupType>
1
$INS_NR_INPR../src/ID.sv77
../src/ID.sv
7
7
INS_NR_INPR

1
153
<NewGroupType>
0
$INS_NR_INPR../src/ID.sv99
../src/ID.sv
9
9
INS_NR_INPR

0
153
<NewGroupType>
1
$INS_NR_INPR../src/ID.sv99
../src/ID.sv
9
9
INS_NR_INPR

1
154
<NewGroupType>
0
$INS_NR_INPR../src/ID.sv1010
../src/ID.sv
10
10
INS_NR_INPR

0
154
<NewGroupType>
1
$INS_NR_INPR../src/ID.sv1010
../src/ID.sv
10
10
INS_NR_INPR

1
155
<NewGroupType>
0
$INS_NR_INPR../src/ID.sv1111
../src/ID.sv
11
11
INS_NR_INPR

0
155
<NewGroupType>
1
$INS_NR_INPR../src/ID.sv1111
../src/ID.sv
11
11
INS_NR_INPR

1
156
<NewGroupType>
0
$OTP_UC_INST../src/top.sv9292
../src/top.sv
92
92
OTP_UC_INST

0
156
<NewGroupType>
1
$OTP_UC_INST../src/top.sv9292
../src/top.sv
92
92
OTP_UC_INST

1
157
<NewGroupType>
0
$INS_NR_INPR../src/ALU.sv44
../src/ALU.sv
4
4
INS_NR_INPR

0
157
<NewGroupType>
1
$INS_NR_INPR../src/ALU.sv44
../src/ALU.sv
4
4
INS_NR_INPR

1
158
<NewGroupType>
0
$OTP_NR_ASYA../src/ALU.sv77
../src/ALU.sv
7
7
OTP_NR_ASYA

0
158
<NewGroupType>
1
$OTP_NR_ASYA../src/ALU.sv77
../src/ALU.sv
7
7
OTP_NR_ASYA

1
159
<NewGroupType>
0
$OTP_NR_ASYA../src/ALU.sv66
../src/ALU.sv
6
6
OTP_NR_ASYA

0
159
<NewGroupType>
1
$OTP_NR_ASYA../src/ALU.sv66
../src/ALU.sv
6
6
OTP_NR_ASYA

1
160
<NewGroupType>
0
$INS_NR_INPR../src/ALU.sv22
../src/ALU.sv
2
2
INS_NR_INPR

0
160
<NewGroupType>
1
$INS_NR_INPR../src/ALU.sv22
../src/ALU.sv
2
2
INS_NR_INPR

1
161
<NewGroupType>
0
$INS_NR_INPR../src/ALU.sv33
../src/ALU.sv
3
3
INS_NR_INPR

0
161
<NewGroupType>
1
$INS_NR_INPR../src/ALU.sv33
../src/ALU.sv
3
3
INS_NR_INPR

1
162
<NewGroupType>
0
$NET_NO_LDDR../src/ALU.sv2929
../src/ALU.sv
29
29
NET_NO_LDDR

0
162
<NewGroupType>
1
$NET_NO_LDDR../src/ALU.sv2929
../src/ALU.sv
29
29
NET_NO_LDDR

1
163
<NewGroupType>
0
$NET_NO_DRIV../src/ALU.sv2929
../src/ALU.sv
29
29
NET_NO_DRIV

0
163
<NewGroupType>
1
$NET_NO_DRIV../src/ALU.sv2929
../src/ALU.sv
29
29
NET_NO_DRIV

1
164
<NewGroupType>
0
$OTP_NR_ASYA../src/ALUCtrl.sv66
../src/ALUCtrl.sv
6
6
OTP_NR_ASYA

0
164
<NewGroupType>
1
$OTP_NR_ASYA../src/ALUCtrl.sv66
../src/ALUCtrl.sv
6
6
OTP_NR_ASYA

1
165
<NewGroupType>
0
$INS_NR_INPR../src/ALUCtrl.sv22
../src/ALUCtrl.sv
2
2
INS_NR_INPR

0
165
<NewGroupType>
1
$INS_NR_INPR../src/ALUCtrl.sv22
../src/ALUCtrl.sv
2
2
INS_NR_INPR

1
166
<NewGroupType>
0
$INS_NR_INPR../src/ALUCtrl.sv33
../src/ALUCtrl.sv
3
3
INS_NR_INPR

0
166
<NewGroupType>
1
$INS_NR_INPR../src/ALUCtrl.sv33
../src/ALUCtrl.sv
3
3
INS_NR_INPR

1
167
<NewGroupType>
0
$INS_NR_INPR../src/ALUCtrl.sv44
../src/ALUCtrl.sv
4
4
INS_NR_INPR

0
167
<NewGroupType>
1
$INS_NR_INPR../src/ALUCtrl.sv44
../src/ALUCtrl.sv
4
4
INS_NR_INPR

1
168
<NewGroupType>
0
$OTP_UC_INST../src/top.sv144144
../src/top.sv
144
144
OTP_UC_INST

0
168
<NewGroupType>
1
$OTP_UC_INST../src/top.sv144144
../src/top.sv
144
144
OTP_UC_INST

1
169
<NewGroupType>
0
$FLP_NR_MXCS../src/EXE.sv87111
../src/EXE.sv
87
111
FLP_NR_MXCS

0
169
<NewGroupType>
1
$FLP_NR_MXCS../src/EXE.sv87111
../src/EXE.sv
87
111
FLP_NR_MXCS

1
170
<NewGroupType>
0
$OTP_UC_INST../src/top.sv143143
../src/top.sv
143
143
OTP_UC_INST

0
170
<NewGroupType>
1
$OTP_UC_INST../src/top.sv143143
../src/top.sv
143
143
OTP_UC_INST

1
171
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv2525
../src/EXE.sv
25
25
INS_NR_INPR

0
171
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv2525
../src/EXE.sv
25
25
INS_NR_INPR

1
172
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv2626
../src/EXE.sv
26
26
INS_NR_INPR

0
172
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv2626
../src/EXE.sv
26
26
INS_NR_INPR

1
173
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv1515
../src/EXE.sv
15
15
INS_NR_INPR

0
173
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv1515
../src/EXE.sv
15
15
INS_NR_INPR

1
174
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv1717
../src/EXE.sv
17
17
INS_NR_INPR

0
174
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv1717
../src/EXE.sv
17
17
INS_NR_INPR

1
175
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv1010
../src/EXE.sv
10
10
INS_NR_INPR

0
175
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv1010
../src/EXE.sv
10
10
INS_NR_INPR

1
176
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv1111
../src/EXE.sv
11
11
INS_NR_INPR

0
176
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv1111
../src/EXE.sv
11
11
INS_NR_INPR

1
177
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv1616
../src/EXE.sv
16
16
INS_NR_INPR

0
177
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv1616
../src/EXE.sv
16
16
INS_NR_INPR

1
178
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv99
../src/EXE.sv
9
9
INS_NR_INPR

0
178
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv99
../src/EXE.sv
9
9
INS_NR_INPR

1
179
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv66
../src/EXE.sv
6
6
INS_NR_INPR

0
179
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv66
../src/EXE.sv
6
6
INS_NR_INPR

1
180
<NewGroupType>
0
$INP_NO_LOAD../src/EXE.sv1313
../src/EXE.sv
13
13
INP_NO_LOAD

0
180
<NewGroupType>
1
$INP_NO_LOAD../src/EXE.sv1313
../src/EXE.sv
13
13
INP_NO_LOAD

1
181
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv77
../src/EXE.sv
7
7
INS_NR_INPR

0
181
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv77
../src/EXE.sv
7
7
INS_NR_INPR

1
182
<NewGroupType>
0
$INP_NO_LOAD../src/EXE.sv1414
../src/EXE.sv
14
14
INP_NO_LOAD

0
182
<NewGroupType>
1
$INP_NO_LOAD../src/EXE.sv1414
../src/EXE.sv
14
14
INP_NO_LOAD

1
183
<NewGroupType>
0
$INP_NO_LOAD../src/EXE.sv88
../src/EXE.sv
8
8
INP_NO_LOAD

0
183
<NewGroupType>
1
$INP_NO_LOAD../src/EXE.sv88
../src/EXE.sv
8
8
INP_NO_LOAD

1
184
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv2323
../src/EXE.sv
23
23
INS_NR_INPR

0
184
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv2323
../src/EXE.sv
23
23
INS_NR_INPR

1
185
<NewGroupType>
0
$OTP_NR_ASYA../src/EXE.sv3939
../src/EXE.sv
39
39
OTP_NR_ASYA

0
185
<NewGroupType>
1
$OTP_NR_ASYA../src/EXE.sv3939
../src/EXE.sv
39
39
OTP_NR_ASYA

1
186
<NewGroupType>
0
$OTP_NR_ASYA../src/EXE.sv4040
../src/EXE.sv
40
40
OTP_NR_ASYA

0
186
<NewGroupType>
1
$OTP_NR_ASYA../src/EXE.sv4040
../src/EXE.sv
40
40
OTP_NR_ASYA

1
187
<NewGroupType>
0
$INS_NR_INPR../src/EXE.sv2424
../src/EXE.sv
24
24
INS_NR_INPR

0
187
<NewGroupType>
1
$INS_NR_INPR../src/EXE.sv2424
../src/EXE.sv
24
24
INS_NR_INPR

1
188
<NewGroupType>
0
$OTP_NR_ASYA../src/EXE.sv3838
../src/EXE.sv
38
38
OTP_NR_ASYA

0
188
<NewGroupType>
1
$OTP_NR_ASYA../src/EXE.sv3838
../src/EXE.sv
38
38
OTP_NR_ASYA

1
189
<NewGroupType>
0
$INP_UC_INST../src/top.sv171171
../src/top.sv
171
171
INP_UC_INST

0
189
<NewGroupType>
1
$INP_UC_INST../src/top.sv171171
../src/top.sv
171
171
INP_UC_INST

1
190
<NewGroupType>
0
$INS_NR_INPR../src/MEM.sv99
../src/MEM.sv
9
9
INS_NR_INPR

0
190
<NewGroupType>
1
$INS_NR_INPR../src/MEM.sv99
../src/MEM.sv
9
9
INS_NR_INPR

1
191
<NewGroupType>
0
$INP_NO_LOAD../src/MEM.sv1313
../src/MEM.sv
13
13
INP_NO_LOAD

0
191
<NewGroupType>
1
$INP_NO_LOAD../src/MEM.sv1313
../src/MEM.sv
13
13
INP_NO_LOAD

1
192
<NewGroupType>
0
$INS_NR_INPR../src/MEM.sv55
../src/MEM.sv
5
5
INS_NR_INPR

0
192
<NewGroupType>
1
$INS_NR_INPR../src/MEM.sv55
../src/MEM.sv
5
5
INS_NR_INPR

1
193
<NewGroupType>
0
$INS_NR_INPR../src/MEM.sv66
../src/MEM.sv
6
6
INS_NR_INPR

0
193
<NewGroupType>
1
$INS_NR_INPR../src/MEM.sv66
../src/MEM.sv
6
6
INS_NR_INPR

1
194
<NewGroupType>
0
$INS_NR_INPR../src/MEM.sv1010
../src/MEM.sv
10
10
INS_NR_INPR

0
194
<NewGroupType>
1
$INS_NR_INPR../src/MEM.sv1010
../src/MEM.sv
10
10
INS_NR_INPR

1
195
<NewGroupType>
0
$INS_NR_INPR../src/MEM.sv44
../src/MEM.sv
4
4
INS_NR_INPR

0
195
<NewGroupType>
1
$INS_NR_INPR../src/MEM.sv44
../src/MEM.sv
4
4
INS_NR_INPR

1
196
<NewGroupType>
0
$INP_NO_LOAD../src/MEM.sv1111
../src/MEM.sv
11
11
INP_NO_LOAD

0
196
<NewGroupType>
1
$INP_NO_LOAD../src/MEM.sv1111
../src/MEM.sv
11
11
INP_NO_LOAD

1
197
<NewGroupType>
0
$OTP_NR_ASYA../src/MEM.sv2020
../src/MEM.sv
20
20
OTP_NR_ASYA

0
197
<NewGroupType>
1
$OTP_NR_ASYA../src/MEM.sv2020
../src/MEM.sv
20
20
OTP_NR_ASYA

1
198
<NewGroupType>
0
$OTP_UC_INST../src/top.sv179179
../src/top.sv
179
179
OTP_UC_INST

0
198
<NewGroupType>
1
$OTP_UC_INST../src/top.sv179179
../src/top.sv
179
179
OTP_UC_INST

1
199
<NewGroupType>
0
$OTP_NR_ASYA../src/MEM.sv2424
../src/MEM.sv
24
24
OTP_NR_ASYA

0
199
<NewGroupType>
1
$OTP_NR_ASYA../src/MEM.sv2424
../src/MEM.sv
24
24
OTP_NR_ASYA

1
200
<NewGroupType>
0
$OTP_UC_INST../src/top.sv180180
../src/top.sv
180
180
OTP_UC_INST

0
200
<NewGroupType>
1
$OTP_UC_INST../src/top.sv180180
../src/top.sv
180
180
OTP_UC_INST

1
201
<NewGroupType>
0
$OTP_UC_INST../src/top.sv181181
../src/top.sv
181
181
OTP_UC_INST

0
201
<NewGroupType>
1
$OTP_UC_INST../src/top.sv181181
../src/top.sv
181
181
OTP_UC_INST

1
202
<NewGroupType>
0
$OTP_UC_INST../src/top.sv182182
../src/top.sv
182
182
OTP_UC_INST

0
202
<NewGroupType>
1
$OTP_UC_INST../src/top.sv182182
../src/top.sv
182
182
OTP_UC_INST

1
203
<NewGroupType>
0
$FLP_NR_MXCS../src/MEM.sv5671
../src/MEM.sv
56
71
FLP_NR_MXCS

0
203
<NewGroupType>
1
$FLP_NR_MXCS../src/MEM.sv5671
../src/MEM.sv
56
71
FLP_NR_MXCS

1
204
<NewGroupType>
0
$INS_NR_INPR../src/WB.sv44
../src/WB.sv
4
4
INS_NR_INPR

0
204
<NewGroupType>
1
$INS_NR_INPR../src/WB.sv44
../src/WB.sv
4
4
INS_NR_INPR

1
205
<NewGroupType>
0
$INS_NR_INPR../src/WB.sv55
../src/WB.sv
5
5
INS_NR_INPR

0
205
<NewGroupType>
1
$INS_NR_INPR../src/WB.sv55
../src/WB.sv
5
5
INS_NR_INPR

1
206
<NewGroupType>
0
$INS_NR_INPR../src/WB.sv77
../src/WB.sv
7
7
INS_NR_INPR

0
206
<NewGroupType>
1
$INS_NR_INPR../src/WB.sv77
../src/WB.sv
7
7
INS_NR_INPR

1
207
<NewGroupType>
0
$INS_NR_INPR../src/WB.sv88
../src/WB.sv
8
8
INS_NR_INPR

0
207
<NewGroupType>
1
$INS_NR_INPR../src/WB.sv88
../src/WB.sv
8
8
INS_NR_INPR

1
208
<NewGroupType>
0
$INS_NR_INPR../src/WB.sv66
../src/WB.sv
6
6
INS_NR_INPR

0
208
<NewGroupType>
1
$INS_NR_INPR../src/WB.sv66
../src/WB.sv
6
6
INS_NR_INPR

1
209
<NewGroupType>
0
$OTP_NR_ASYA../src/WB.sv1010
../src/WB.sv
10
10
OTP_NR_ASYA

0
209
<NewGroupType>
1
$OTP_NR_ASYA../src/WB.sv1010
../src/WB.sv
10
10
OTP_NR_ASYA

1
210
<NewGroupType>
0
$INP_NO_LOAD../src/WB.sv22
../src/WB.sv
2
2
INP_NO_LOAD

0
210
<NewGroupType>
1
$INP_NO_LOAD../src/WB.sv22
../src/WB.sv
2
2
INP_NO_LOAD

1
211
<NewGroupType>
0
$INP_NO_LOAD../src/WB.sv33
../src/WB.sv
3
3
INP_NO_LOAD

0
211
<NewGroupType>
1
$INP_NO_LOAD../src/WB.sv33
../src/WB.sv
3
3
INP_NO_LOAD

1
212
<NewGroupType>
0
$OTP_NR_ASYA../src/BranchCtrl.sv55
../src/BranchCtrl.sv
5
5
OTP_NR_ASYA

0
212
<NewGroupType>
1
$OTP_NR_ASYA../src/BranchCtrl.sv55
../src/BranchCtrl.sv
5
5
OTP_NR_ASYA

1
213
<NewGroupType>
0
$INS_NR_INPR../src/BranchCtrl.sv22
../src/BranchCtrl.sv
2
2
INS_NR_INPR

0
213
<NewGroupType>
1
$INS_NR_INPR../src/BranchCtrl.sv22
../src/BranchCtrl.sv
2
2
INS_NR_INPR

1
214
<NewGroupType>
0
$INS_NR_INPR../src/BranchCtrl.sv33
../src/BranchCtrl.sv
3
3
INS_NR_INPR

0
214
<NewGroupType>
1
$INS_NR_INPR../src/BranchCtrl.sv33
../src/BranchCtrl.sv
3
3
INS_NR_INPR

1
215
<NewGroupType>
0
$INS_NR_INPR../src/ForwardUnit.sv55
../src/ForwardUnit.sv
5
5
INS_NR_INPR

0
215
<NewGroupType>
1
$INS_NR_INPR../src/ForwardUnit.sv55
../src/ForwardUnit.sv
5
5
INS_NR_INPR

1
216
<NewGroupType>
0
$INS_NR_INPR../src/ForwardUnit.sv44
../src/ForwardUnit.sv
4
4
INS_NR_INPR

0
216
<NewGroupType>
1
$INS_NR_INPR../src/ForwardUnit.sv44
../src/ForwardUnit.sv
4
4
INS_NR_INPR

1
217
<NewGroupType>
0
$OTP_NR_ASYA../src/ForwardUnit.sv99
../src/ForwardUnit.sv
9
9
OTP_NR_ASYA

0
217
<NewGroupType>
1
$OTP_NR_ASYA../src/ForwardUnit.sv99
../src/ForwardUnit.sv
9
9
OTP_NR_ASYA

1
218
<NewGroupType>
0
$OTP_NR_ASYA../src/ForwardUnit.sv1010
../src/ForwardUnit.sv
10
10
OTP_NR_ASYA

0
218
<NewGroupType>
1
$OTP_NR_ASYA../src/ForwardUnit.sv1010
../src/ForwardUnit.sv
10
10
OTP_NR_ASYA

1
219
<NewGroupType>
0
$INS_NR_INPR../src/ForwardUnit.sv22
../src/ForwardUnit.sv
2
2
INS_NR_INPR

0
219
<NewGroupType>
1
$INS_NR_INPR../src/ForwardUnit.sv22
../src/ForwardUnit.sv
2
2
INS_NR_INPR

1
220
<NewGroupType>
0
$INS_NR_INPR../src/ForwardUnit.sv33
../src/ForwardUnit.sv
3
3
INS_NR_INPR

0
220
<NewGroupType>
1
$INS_NR_INPR../src/ForwardUnit.sv33
../src/ForwardUnit.sv
3
3
INS_NR_INPR

1
221
<NewGroupType>
0
$INS_NR_INPR../src/ForwardUnit.sv77
../src/ForwardUnit.sv
7
7
INS_NR_INPR

0
221
<NewGroupType>
1
$INS_NR_INPR../src/ForwardUnit.sv77
../src/ForwardUnit.sv
7
7
INS_NR_INPR

1
222
<NewGroupType>
0
$INS_NR_INPR../src/ForwardUnit.sv66
../src/ForwardUnit.sv
6
6
INS_NR_INPR

0
222
<NewGroupType>
1
$INS_NR_INPR../src/ForwardUnit.sv66
../src/ForwardUnit.sv
6
6
INS_NR_INPR

1
223
<NewGroupType>
0
$INS_NR_INPR../src/HazardCtrl.sv22
../src/HazardCtrl.sv
2
2
INS_NR_INPR

0
223
<NewGroupType>
1
$INS_NR_INPR../src/HazardCtrl.sv22
../src/HazardCtrl.sv
2
2
INS_NR_INPR

1
224
<NewGroupType>
0
$OTP_NR_ASYA../src/HazardCtrl.sv1111
../src/HazardCtrl.sv
11
11
OTP_NR_ASYA

0
224
<NewGroupType>
1
$OTP_NR_ASYA../src/HazardCtrl.sv1111
../src/HazardCtrl.sv
11
11
OTP_NR_ASYA

1
225
<NewGroupType>
0
$INS_NR_INPR../src/HazardCtrl.sv33
../src/HazardCtrl.sv
3
3
INS_NR_INPR

0
225
<NewGroupType>
1
$INS_NR_INPR../src/HazardCtrl.sv33
../src/HazardCtrl.sv
3
3
INS_NR_INPR

1
226
<NewGroupType>
0
$INS_NR_INPR../src/HazardCtrl.sv66
../src/HazardCtrl.sv
6
6
INS_NR_INPR

0
226
<NewGroupType>
1
$INS_NR_INPR../src/HazardCtrl.sv66
../src/HazardCtrl.sv
6
6
INS_NR_INPR

1
227
<NewGroupType>
0
$OTP_NR_ASYA../src/HazardCtrl.sv1010
../src/HazardCtrl.sv
10
10
OTP_NR_ASYA

0
227
<NewGroupType>
1
$OTP_NR_ASYA../src/HazardCtrl.sv1010
../src/HazardCtrl.sv
10
10
OTP_NR_ASYA

1
228
<NewGroupType>
0
$OTP_NR_ASYA../src/HazardCtrl.sv99
../src/HazardCtrl.sv
9
9
OTP_NR_ASYA

0
228
<NewGroupType>
1
$OTP_NR_ASYA../src/HazardCtrl.sv99
../src/HazardCtrl.sv
9
9
OTP_NR_ASYA

1
229
<NewGroupType>
0
$OTP_NR_ASYA../src/HazardCtrl.sv88
../src/HazardCtrl.sv
8
8
OTP_NR_ASYA

0
229
<NewGroupType>
1
$OTP_NR_ASYA../src/HazardCtrl.sv88
../src/HazardCtrl.sv
8
8
OTP_NR_ASYA

1
230
<NewGroupType>
0
$INS_NR_INPR../src/HazardCtrl.sv44
../src/HazardCtrl.sv
4
4
INS_NR_INPR

0
230
<NewGroupType>
1
$INS_NR_INPR../src/HazardCtrl.sv44
../src/HazardCtrl.sv
4
4
INS_NR_INPR

1
231
<NewGroupType>
0
$INP_NO_LOAD../src/HazardCtrl.sv55
../src/HazardCtrl.sv
5
5
INP_NO_LOAD

0
231
<NewGroupType>
1
$INP_NO_LOAD../src/HazardCtrl.sv55
../src/HazardCtrl.sv
5
5
INP_NO_LOAD

1
232
<NewGroupType>
0
$NET_NO_DRIV../src/top.sv149149
../src/top.sv
149
149
NET_NO_DRIV

0
232
<NewGroupType>
1
$NET_NO_DRIV../src/top.sv149149
../src/top.sv
149
149
NET_NO_DRIV

1
233
<NewGroupType>
0
$NET_NO_LOAD../src/top.sv101101
../src/top.sv
101
101
NET_NO_LOAD

0
233
<NewGroupType>
1
$NET_NO_LOAD../src/top.sv101101
../src/top.sv
101
101
NET_NO_LOAD

1
234
<NewGroupType>
0
$NET_NO_LOAD../src/top.sv9999
../src/top.sv
99
99
NET_NO_LOAD

0
234
<NewGroupType>
1
$NET_NO_LOAD../src/top.sv9999
../src/top.sv
99
99
NET_NO_LOAD

1
235
<NewGroupType>
0
$NET_NO_LOAD../src/top.sv151151
../src/top.sv
151
151
NET_NO_LOAD

0
235
<NewGroupType>
1
$NET_NO_LOAD../src/top.sv151151
../src/top.sv
151
151
NET_NO_LOAD

1
236
<NewGroupType>
0
$NET_NO_LOAD../src/top.sv5454
../src/top.sv
54
54
NET_NO_LOAD

0
236
<NewGroupType>
1
$NET_NO_LOAD../src/top.sv5454
../src/top.sv
54
54
NET_NO_LOAD

1
237
<NewGroupType>
0
$NET_NO_DRIV../src/top.sv1818
../src/top.sv
18
18
NET_NO_DRIV

0
237
<NewGroupType>
1
$NET_NO_DRIV../src/top.sv1818
../src/top.sv
18
18
NET_NO_DRIV

1
238
<NewGroupType>
0
$NET_NO_LOAD../src/top.sv154154
../src/top.sv
154
154
NET_NO_LOAD

0
238
<NewGroupType>
1
$NET_NO_LOAD../src/top.sv154154
../src/top.sv
154
154
NET_NO_LOAD

1
239
<NewGroupType>
0
$NET_NO_LOAD../src/top.sv153153
../src/top.sv
153
153
NET_NO_LOAD

0
239
<NewGroupType>
1
$NET_NO_LOAD../src/top.sv153153
../src/top.sv
153
153
NET_NO_LOAD

1
240
<NewGroupType>
0
$NET_NO_LOAD../src/top.sv2020
../src/top.sv
20
20
NET_NO_LOAD

0
240
<NewGroupType>
1
$NET_NO_LOAD../src/top.sv2020
../src/top.sv
20
20
NET_NO_LOAD

1
241
<NewGroupType>
0
$NET_NO_LOAD../src/top.sv5656
../src/top.sv
56
56
NET_NO_LOAD

0
241
<NewGroupType>
1
$NET_NO_LOAD../src/top.sv5656
../src/top.sv
56
56
NET_NO_LOAD

1
242
<NewGroupType>
0
$MOD_IS_SYAS../src/EXE.sv2929
../src/EXE.sv
29
29
MOD_IS_SYAS

0
242
<NewGroupType>
1
$MOD_IS_SYAS../src/EXE.sv2929
../src/EXE.sv
29
29
MOD_IS_SYAS

1
243
<NewGroupType>
0
$MOD_IS_SYAS../src/IF.sv1414
../src/IF.sv
14
14
MOD_IS_SYAS

0
243
<NewGroupType>
1
$MOD_IS_SYAS../src/IF.sv1414
../src/IF.sv
14
14
MOD_IS_SYAS

1
244
<NewGroupType>
0
$MOD_IS_SYAS../src/MEM.sv1818
../src/MEM.sv
18
18
MOD_IS_SYAS

0
244
<NewGroupType>
1
$MOD_IS_SYAS../src/MEM.sv1818
../src/MEM.sv
18
18
MOD_IS_SYAS

1
245
<NewGroupType>
0
$MOD_IS_SYAS../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
MOD_IS_SYAS

0
245
<NewGroupType>
1
$MOD_IS_SYAS../src/RegisterFile.sv1414
../src/RegisterFile.sv
14
14
MOD_IS_SYAS

1
246
<NewGroupType>
0
$SIG_IS_IRST../src/top.sv1212
../src/top.sv
12
12
SIG_IS_IRST

0
246
<NewGroupType>
1
$SIG_IS_IRST../src/top.sv1212
../src/top.sv
12
12
SIG_IS_IRST

1
247
<NewGroupType>
0
$SIG_IS_IRST../src/ForwardUnit.sv1414
../src/ForwardUnit.sv
14
14
SIG_IS_IRST

0
247
<NewGroupType>
1
$SIG_IS_IRST../src/ForwardUnit.sv1414
../src/ForwardUnit.sv
14
14
SIG_IS_IRST

1
248
<NewGroupType>
0
$MOD_IS_IBXE../src/SRAM_wrapper.sv1197
../src/SRAM_wrapper.sv
11
97
MOD_IS_IBXE

0
248
<NewGroupType>
1
$MOD_IS_IBXE../src/SRAM_wrapper.sv1197
../src/SRAM_wrapper.sv
11
97
MOD_IS_IBXE

1
<propertyId-to-fsmInfo>
0
<fsmName-to-idleState>
0
<fsmName-to-disablingState>
0
<idToPrimaryGroupData>
216
248
2
-1
<priority>
3
0
247
1
-1
<priority>
3
0
246
1
-1
<priority>
3
0
245
2
-1
<priority>
4
0
244
2
-1
<priority>
4
0
243
2
-1
<priority>
4
0
242
2
-1
<priority>
4
0
241
2
-1
<priority>
3
0
240
2
-1
<priority>
3
0
239
2
-1
<priority>
3
0
238
2
-1
<priority>
3
0
237
3
-1
<priority>
3
0
236
2
-1
<priority>
3
0
235
2
-1
<priority>
3
0
234
2
-1
<priority>
3
0
233
2
-1
<priority>
3
0
232
3
-1
<priority>
3
0
129
2
-1
<priority>
1
0
128
2
-1
<priority>
1
0
127
2
-1
<priority>
3
0
126
2
-1
<priority>
3
0
125
2
-1
<priority>
3
0
124
2
-1
<priority>
3
0
123
2
-1
<priority>
3
0
122
2
-1
<priority>
3
0
121
2
-1
<priority>
3
0
120
2
-1
<priority>
1
0
119
2
-1
<priority>
1
0
118
2
-1
<priority>
1
0
117
2
-1
<priority>
1
0
116
2
-1
<priority>
1
0
115
3
-1
<priority>
1
0
114
2
-1
<priority>
1
0
113
2
-1
<priority>
4
0
112
2
-1
<priority>
1
0
111
2
-1
<priority>
1
0
110
2
-1
<priority>
1
0
109
2
-1
<priority>
1
0
108
2
-1
<priority>
1
0
107
2
-1
<priority>
1
0
106
2
-1
<priority>
1
0
105
2
-1
<priority>
2
0
104
2
-1
<priority>
2
0
103
2
-1
<priority>
2
0
102
2
-1
<priority>
1
0
101
2
-1
<priority>
1
0
100
2
-1
<priority>
1
0
99
2
-1
<priority>
3
0
98
2
-1
<priority>
3
0
97
2
-1
<priority>
1
0
96
2
-1
<priority>
3
0
95
2
-1
<priority>
1
0
94
2
-1
<priority>
1
0
93
2
-1
<priority>
1
0
92
2
-1
<priority>
1
0
91
2
-1
<priority>
1
0
90
2
-1
<priority>
1
0
89
2
-1
<priority>
3
0
88
2
-1
<priority>
3
0
87
2
-1
<priority>
3
0
86
2
-1
<priority>
3
0
85
2
-1
<priority>
3
0
84
2
-1
<priority>
3
0
83
2
-1
<priority>
3
0
82
2
-1
<priority>
3
0
81
2
-1
<priority>
3
0
80
2
-1
<priority>
3
0
33
2
-1
<priority>
3
0
34
2
-1
<priority>
3
0
35
2
-1
<priority>
3
0
36
2
-1
<priority>
3
0
37
2
-1
<priority>
3
0
38
2
-1
<priority>
1
0
39
2
-1
<priority>
1
0
40
2
-1
<priority>
1
0
41
2
-1
<priority>
1
0
42
2
-1
<priority>
1
0
43
2
-1
<priority>
1
0
44
2
-1
<priority>
1
0
45
2
-1
<priority>
1
0
46
2
-1
<priority>
3
0
47
2
-1
<priority>
3
0
48
2
-1
<priority>
3
0
49
2
-1
<priority>
3
0
50
2
-1
<priority>
3
0
51
2
-1
<priority>
1
0
52
2
-1
<priority>
3
0
53
2
-1
<priority>
3
0
54
2
-1
<priority>
3
0
55
2
-1
<priority>
3
0
56
2
-1
<priority>
3
0
57
2
-1
<priority>
3
0
58
2
-1
<priority>
3
0
59
2
-1
<priority>
3
0
60
2
-1
<priority>
3
0
61
2
-1
<priority>
3
0
62
2
-1
<priority>
3
0
63
2
-1
<priority>
3
0
64
2
-1
<priority>
3
0
65
2
-1
<priority>
3
0
66
2
-1
<priority>
3
0
67
2
-1
<priority>
3
0
68
2
-1
<priority>
3
0
69
2
-1
<priority>
3
0
70
2
-1
<priority>
3
0
71
2
-1
<priority>
3
0
72
2
-1
<priority>
3
0
73
2
-1
<priority>
3
0
74
2
-1
<priority>
3
0
75
2
-1
<priority>
1
0
76
2
-1
<priority>
1
0
77
3
-1
<priority>
3
0
78
2
-1
<priority>
3
0
79
2
-1
<priority>
3
0
130
2
-1
<priority>
1
0
131
2
-1
<priority>
1
0
132
2
-1
<priority>
1
0
133
2
-1
<priority>
1
0
134
2
-1
<priority>
1
0
135
2
-1
<priority>
1
0
136
2
-1
<priority>
1
0
137
2
-1
<priority>
1
0
138
2
-1
<priority>
3
0
139
2
-1
<priority>
1
0
140
2
-1
<priority>
1
0
141
2
-1
<priority>
1
0
142
2
-1
<priority>
1
0
143
2
-1
<priority>
1
0
144
2
-1
<priority>
1
0
145
2
-1
<priority>
1
0
146
2
-1
<priority>
1
0
147
2
-1
<priority>
1
0
148
2
-1
<priority>
1
0
149
2
-1
<priority>
1
0
150
2
-1
<priority>
1
0
151
2
-1
<priority>
1
0
152
2
-1
<priority>
1
0
153
2
-1
<priority>
1
0
154
2
-1
<priority>
1
0
155
2
-1
<priority>
1
0
156
2
-1
<priority>
1
0
157
2
-1
<priority>
1
0
158
2
-1
<priority>
1
0
159
2
-1
<priority>
1
0
160
2
-1
<priority>
1
0
161
2
-1
<priority>
1
0
162
2
-1
<priority>
3
0
163
3
-1
<priority>
3
0
164
2
-1
<priority>
1
0
165
2
-1
<priority>
1
0
166
2
-1
<priority>
1
0
167
2
-1
<priority>
1
0
168
2
-1
<priority>
1
0
169
2
-1
<priority>
4
0
170
2
-1
<priority>
1
0
171
2
-1
<priority>
1
0
172
2
-1
<priority>
1
0
173
2
-1
<priority>
1
0
174
2
-1
<priority>
1
0
175
2
-1
<priority>
1
0
176
2
-1
<priority>
1
0
177
2
-1
<priority>
1
0
178
2
-1
<priority>
1
0
179
2
-1
<priority>
1
0
180
2
-1
<priority>
3
0
181
2
-1
<priority>
1
0
182
2
-1
<priority>
3
0
183
2
-1
<priority>
3
0
184
2
-1
<priority>
1
0
185
2
-1
<priority>
1
0
186
2
-1
<priority>
1
0
187
2
-1
<priority>
1
0
188
2
-1
<priority>
1
0
189
3
-1
<priority>
1
0
190
2
-1
<priority>
1
0
191
2
-1
<priority>
3
0
192
2
-1
<priority>
1
0
193
2
-1
<priority>
1
0
194
2
-1
<priority>
1
0
195
2
-1
<priority>
1
0
196
2
-1
<priority>
3
0
197
2
-1
<priority>
1
0
198
2
-1
<priority>
1
0
199
2
-1
<priority>
1
0
200
2
-1
<priority>
1
0
201
2
-1
<priority>
1
0
202
2
-1
<priority>
1
0
203
2
-1
<priority>
4
0
204
2
-1
<priority>
1
0
205
2
-1
<priority>
1
0
206
2
-1
<priority>
1
0
207
2
-1
<priority>
1
0
208
2
-1
<priority>
1
0
209
2
-1
<priority>
1
0
210
2
-1
<priority>
3
0
211
2
-1
<priority>
3
0
212
2
-1
<priority>
1
0
213
2
-1
<priority>
1
0
214
2
-1
<priority>
1
0
215
2
-1
<priority>
1
0
216
2
-1
<priority>
1
0
217
2
-1
<priority>
1
0
218
2
-1
<priority>
1
0
219
2
-1
<priority>
1
0
220
2
-1
<priority>
1
0
221
2
-1
<priority>
1
0
222
2
-1
<priority>
1
0
223
2
-1
<priority>
1
0
224
2
-1
<priority>
1
0
225
2
-1
<priority>
1
0
226
2
-1
<priority>
1
0
227
2
-1
<priority>
1
0
228
2
-1
<priority>
1
0
229
2
-1
<priority>
1
0
230
2
-1
<priority>
1
0
231
2
-1
<priority>
3
0
<verificMsgData>
32
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
<isNewFlowUsed>
1
<propertyCtlLtlPairTable>
0
<ctlPoiToArgs>
0
