sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" 
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" 
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" 
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" 
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" 
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" 
sv xil_defaultlib "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" 
verilog gtwizard_ultrascale_v1_5_4 "../../../ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_bit_synchronizer.v" 
verilog gtwizard_ultrascale_v1_5_4 "../../../ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gthe3_cpll_cal.v" 
verilog gtwizard_ultrascale_v1_5_4 "../../../ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gthe3_cpll_cal_freq_counter.v" 
verilog gtwizard_ultrascale_v1_5_4 "../../../ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_buffbypass_rx.v" 
verilog gtwizard_ultrascale_v1_5_4 "../../../ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_buffbypass_tx.v" 
verilog gtwizard_ultrascale_v1_5_4 "../../../ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_reset.v" 
verilog gtwizard_ultrascale_v1_5_4 "../../../ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userclk_rx.v" 
verilog gtwizard_ultrascale_v1_5_4 "../../../ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userclk_tx.v" 
verilog gtwizard_ultrascale_v1_5_4 "../../../ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userdata_rx.v" 
verilog gtwizard_ultrascale_v1_5_4 "../../../ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userdata_tx.v" 
verilog gtwizard_ultrascale_v1_5_4 "../../../ipstatic/gtwizard_ultrascale_v1_5_4/hdl/verilog/gtwizard_ultrascale_v1_5_reset_synchronizer.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/ip_0/sim/gtwizard_ultrascale_v1_5_gthe3_channel.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/ip_0/sim/pcie_ku_gt_gthe3_channel_wrapper.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/ip_0/sim/pcie_ku_gt_gtwizard_gthe3.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/ip_0/sim/pcie_ku_gt_gtwizard_top.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/ip_0/sim/pcie_ku_gt.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_tph_tbl.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_pipe_lane.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_bram_16k.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_bram_rep_8k.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_bram_req_8k.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_gt_channel.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_pipe_pipeline.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_pipe_misc.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_init_ctrl.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_gt_common.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_bram_8k.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_bram_rep.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_bram_req.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_phy_sync.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_bram_cpl.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_sys_clk_gen.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_phy_rst.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_phy_txeq.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_phy_clk.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_bram.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_phy_rxeq.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_gtwizard_top.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_phy_wrapper.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_pcie3_uscale_wrapper.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_pcie3_uscale_top.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_phy_sync_cell.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_rxcdrhold.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/source/pcie_ku_pcie3_uscale_core_top.v" 
verilog xil_defaultlib "../../../ip/pcie_ku/sim/pcie_ku.v" 

verilog xil_defaultlib "glbl.v"

nosort
