#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000210a91fbae0 .scope module, "counter_tb" "counter_tb" 2 3;
 .timescale -9 -12;
v00000210a9103000_0 .var "clk", 0 0;
v00000210a91030a0_0 .net "q", 6 0, L_00000210a91fa290;  1 drivers
v00000210a917fa80_0 .var "reset", 0 0;
S_00000210a9127000 .scope module, "circuit" "counter" 2 9, 3 1 0, S_00000210a91fbae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 7 "q";
L_00000210a91fa290 .functor BUFZ 7, v00000210a91361b0_0, C4<0000000>, C4<0000000>, C4<0000000>;
v00000210a9102ce0_0 .net "clk", 0 0, v00000210a9103000_0;  1 drivers
v00000210a9102d80_0 .net "d_temp", 6 0, L_00000210a917ff80;  1 drivers
v00000210a9102e20_0 .net "q", 6 0, L_00000210a91fa290;  alias, 1 drivers
v00000210a9102ec0_0 .net "q_temp", 6 0, v00000210a91361b0_0;  1 drivers
v00000210a9102f60_0 .net "reset", 0 0, v00000210a917fa80_0;  1 drivers
S_00000210a9127190 .scope module, "adder_circuit" "addOne" 3 12, 4 1 0, S_00000210a9127000;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "I";
    .port_info 1 /OUTPUT 7 "O";
v00000210a91fbc70_0 .net "I", 6 0, v00000210a91361b0_0;  alias, 1 drivers
v00000210a9103540_0 .net "O", 6 0, L_00000210a917ff80;  alias, 1 drivers
L_00000210a9180868 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v00000210a9127320_0 .net/2u *"_ivl_0", 6 0, L_00000210a9180868;  1 drivers
L_00000210a917ff80 .arith/sum 7, v00000210a91361b0_0, L_00000210a9180868;
S_00000210a9135ee0 .scope module, "register_circuit" "register" 3 10, 5 1 0, S_00000210a9127000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 7 "d";
    .port_info 3 /OUTPUT 7 "q";
v00000210a9136070_0 .net "clk", 0 0, v00000210a9103000_0;  alias, 1 drivers
v00000210a9136110_0 .net "d", 6 0, L_00000210a917ff80;  alias, 1 drivers
v00000210a91361b0_0 .var "q", 6 0;
v00000210a9136250_0 .net "reset", 0 0, v00000210a917fa80_0;  alias, 1 drivers
E_00000210a91396a0 .event posedge, v00000210a9136070_0, v00000210a9136250_0;
    .scope S_00000210a9135ee0;
T_0 ;
    %wait E_00000210a91396a0;
    %load/vec4 v00000210a9136250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000210a91361b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000210a9136110_0;
    %assign/vec4 v00000210a91361b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000210a91fbae0;
T_1 ;
    %load/vec4 v00000210a9103000_0;
    %inv;
    %store/vec4 v00000210a9103000_0, 0, 1;
    %delay 10000, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000210a91fbae0;
T_2 ;
    %vpi_call 2 17 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000210a91fbae0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210a9103000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000210a917fa80_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210a917fa80_0, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000210a91fbae0;
T_3 ;
    %vpi_call 2 36 "$monitor", "reset = %b, clk = %b || q = %b", v00000210a917fa80_0, v00000210a9103000_0, v00000210a91030a0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "counter_tb.v";
    "counter.v";
    "adder.v";
    "register.v";
