verilog xil_defaultlib  \
"../../../../core1990_interlaken_verification.srcs/sources_1/ip/interlaken_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v" \
"../../../../core1990_interlaken_verification.srcs/sources_1/ip/interlaken_0/ip_0/sim/interlaken_0_gt_gtye4_channel_wrapper.v" \
"../../../../core1990_interlaken_verification.srcs/sources_1/ip/interlaken_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_common.v" \
"../../../../core1990_interlaken_verification.srcs/sources_1/ip/interlaken_0/ip_0/sim/interlaken_0_gt_gtye4_common_wrapper.v" \
"../../../../core1990_interlaken_verification.srcs/sources_1/ip/interlaken_0/ip_0/sim/interlaken_0_gt_gtwizard_gtye4.v" \
"../../../../core1990_interlaken_verification.srcs/sources_1/ip/interlaken_0/ip_0/sim/interlaken_0_gt_gtwizard_top.v" \

verilog work  \
"../../../../core1990_interlaken_verification.srcs/sources_1/ip/interlaken_0/ip_0/sim/interlaken_0_gt.v" \
"../../../../core1990_interlaken_verification.srcs/sources_1/ip/interlaken_0/interlaken_v2_4_0/interlaken_0_wrapper.v" \
"../../../../core1990_interlaken_verification.srcs/sources_1/ip/interlaken_0/interlaken_v2_4_0/interlaken_0_ultrascale_tx_userclk.v" \
"../../../../core1990_interlaken_verification.srcs/sources_1/ip/interlaken_0/interlaken_v2_4_0/interlaken_0_ultrascale_rx_userclk.v" \
"../../../../core1990_interlaken_verification.srcs/sources_1/ip/interlaken_0/interlaken_0.v" \

verilog work "glbl.v"

nosort
