{"Source Block": ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@92:102@HdlIdDef", "//----------- Wires Declarations -----------------------------------------------\n//------------------------------------------------------------------------------\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\n\n//------------------------------------------------------------------------------\n//----------- Assign/Always Blocks ---------------------------------------------\n"], "Clone Blocks": [["hdl/library/data_offload/data_offload.v@157:167", "  //    dst_*  - AXI4 Stream Master interface's clock domain\n\n  // internal signals\n  wire                                        up_clk;\n  wire                                        up_rstn;\n  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n  wire                                        up_wack_s;\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@90:100", "\n//------------------------------------------------------------------------------\n//----------- Wires Declarations -----------------------------------------------\n//------------------------------------------------------------------------------\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\n\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@91:101", "//------------------------------------------------------------------------------\n//----------- Wires Declarations -----------------------------------------------\n//------------------------------------------------------------------------------\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\n\n//------------------------------------------------------------------------------\n"], ["hdl/library/data_offload/data_offload.v@155:165", "  // NOTE: Clock domain prefixes\n  //    src_*  - AXI4 Stream Slave interface's clock domain\n  //    dst_*  - AXI4 Stream Master interface's clock domain\n\n  // internal signals\n  wire                                        up_clk;\n  wire                                        up_rstn;\n  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@104:114", "\n  // internal signals\n\n  wire                              up_clk;\n  wire                              up_rstn;\n  wire                              up_rst;\n  wire                              up_rreq_s;\n  wire    [13:0]                    up_raddr_s;\n  wire                              up_wreq_s;\n  wire    [13:0]                    up_waddr_s;\n  wire    [31:0]                    up_wdata_s;\n"], ["hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync.v@241:251", "  wire              up_delay_locked_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire              up_rstn;\n  wire              up_clk;\n\n  // signal name changes\n\n"], ["hdl/library/data_offload/data_offload.v@156:166", "  //    src_*  - AXI4 Stream Slave interface's clock domain\n  //    dst_*  - AXI4 Stream Master interface's clock domain\n\n  // internal signals\n  wire                                        up_clk;\n  wire                                        up_rstn;\n  wire                                        up_wreq_s;\n  wire  [13:0]                                up_waddr_s;\n  wire  [31:0]                                up_wdata_s;\n  wire                                        up_rreq_s;\n  wire  [13:0]                                up_raddr_s;\n"], ["hdl/library/axi_clock_monitor/axi_clock_monitor.v@100:110", "\n  // internal signals\n\n  wire         up_clk;\n  wire         up_rstn;\n  wire         up_wreq_s;\n  wire         up_rreq_s;\n  wire         up_waddr_s;\n  wire         up_raddr_s;\n\n  wire         clock         [0:15];\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@94:104", "\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\n\n//------------------------------------------------------------------------------\n//----------- Assign/Always Blocks ---------------------------------------------\n//------------------------------------------------------------------------------\n\n"], ["hdl/library/axi_ad7616/axi_ad7616.v@105:115", "  // internal signals\n\n  wire                              up_clk;\n  wire                              up_rstn;\n  wire                              up_rst;\n  wire                              up_rreq_s;\n  wire    [13:0]                    up_raddr_s;\n  wire                              up_wreq_s;\n  wire    [13:0]                    up_waddr_s;\n  wire    [31:0]                    up_wdata_s;\n\n"], ["hdl/library/axi_clock_monitor/axi_clock_monitor.v@99:109", "  reg  [31:0]  up_rdata_int = 'd0;\n\n  // internal signals\n\n  wire         up_clk;\n  wire         up_rstn;\n  wire         up_wreq_s;\n  wire         up_rreq_s;\n  wire         up_waddr_s;\n  wire         up_raddr_s;\n\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@93:103", "//------------------------------------------------------------------------------\n\nwire            up_rreq_s;\nwire            up_wreq_s;\nwire    [13:0]  up_raddr_s;\nwire    [13:0]  up_waddr_s;\nwire    [31:0]  up_wdata_s;\n\n//------------------------------------------------------------------------------\n//----------- Assign/Always Blocks ---------------------------------------------\n//------------------------------------------------------------------------------\n"]], "Diff Content": {"Delete": [[97, "wire    [13:0]  up_raddr_s;\n"]], "Add": []}}