<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcvu35p-fsvh2104-1-e</Part>
        <TopModelName>gramSchmidt</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>8001</Best-caseLatency>
            <Average-caseLatency>97025</Average-caseLatency>
            <Worst-caseLatency>191233</Worst-caseLatency>
            <Best-caseRealTimeLatency>40.005 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.485 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.956 ms</Worst-caseRealTimeLatency>
            <Interval-min>8002</Interval-min>
            <Interval-max>191234</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_34_1>
                <Slack>3.65</Slack>
                <TripCount>32</TripCount>
                <Latency>
                    <range>
                        <min>8000</min>
                        <max>191232</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>40000</min>
                        <max>956160</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>250</min>
                        <max>5976</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_34_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:33</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_34_1>
                    <Name>VITIS_LOOP_34_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42</SourceLocation>
                </VITIS_LOOP_34_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>160</DSP>
            <FF>17765</FF>
            <LUT>13081</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>gramSchmidt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>gramSchmidt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>gramSchmidt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>gramSchmidt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>gramSchmidt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>gramSchmidt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>a_address0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_ce0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_we0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_d0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_q0</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_address1</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_ce1</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_we1</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_d1</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a_q1</name>
            <Object>a</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_address0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_ce0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_we0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>r_d0</name>
            <Object>r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_address0</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_ce0</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_we0</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_d0</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_q0</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_address1</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_ce1</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>q_q1</name>
            <Object>q</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>gramSchmidt</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102</InstName>
                    <ModuleName>gramSchmidt_Pipeline_VITIS_LOOP_36_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>102</ID>
                    <BindInstances>add_ln36_fu_148_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110</InstName>
                    <ModuleName>gramSchmidt_Pipeline_VITIS_LOOP_40_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>110</ID>
                    <BindInstances>fdiv_32ns_32ns_32_10_no_dsp_1_U6 add_ln40_fu_147_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120</InstName>
                    <ModuleName>gramSchmidt_Pipeline_VITIS_LOOP_42_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>120</ID>
                    <BindInstances>add_ln43_fu_2045_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 add_ln45_fu_1180_p2 fmul_32ns_32ns_32_4_max_dsp_1_U45 add_ln45_1_fu_1339_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 add_ln45_2_fu_1369_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 add_ln45_3_fu_1379_p2 fmul_32ns_32ns_32_4_max_dsp_1_U45 add_ln45_4_fu_1423_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 add_ln45_5_fu_1433_p2 fmul_32ns_32ns_32_4_max_dsp_1_U45 add_ln45_6_fu_1487_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 add_ln45_7_fu_1497_p2 fmul_32ns_32ns_32_4_max_dsp_1_U45 add_ln45_9_fu_1551_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 add_ln45_10_fu_1561_p2 fmul_32ns_32ns_32_4_max_dsp_1_U45 add_ln45_12_fu_1611_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 add_ln45_13_fu_1621_p2 fmul_32ns_32ns_32_4_max_dsp_1_U45 add_ln45_14_fu_1667_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 add_ln45_15_fu_1677_p2 fmul_32ns_32ns_32_4_max_dsp_1_U45 add_ln45_16_fu_1723_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 fmul_32ns_32ns_32_4_max_dsp_1_U45 add_ln45_18_fu_1779_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 add_ln45_19_fu_1789_p2 fmul_32ns_32ns_32_4_max_dsp_1_U45 add_ln45_21_fu_1826_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 add_ln45_22_fu_1836_p2 fmul_32ns_32ns_32_4_max_dsp_1_U45 add_ln45_24_fu_1865_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 add_ln45_25_fu_1875_p2 fmul_32ns_32ns_32_4_max_dsp_1_U45 add_ln45_27_fu_1905_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 add_ln45_28_fu_1915_p2 fmul_32ns_32ns_32_4_max_dsp_1_U45 add_ln45_29_fu_1945_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 add_ln45_30_fu_1955_p2 fmul_32ns_32ns_32_4_max_dsp_1_U45 add_ln45_31_fu_1985_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 add_ln45_32_fu_1995_p2 fmul_32ns_32ns_32_4_max_dsp_1_U45 add_ln45_33_fu_2025_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 add_ln45_34_fu_2035_p2 fmul_32ns_32ns_32_4_max_dsp_1_U45 add_ln45_35_fu_2069_p2 fmul_32ns_32ns_32_4_max_dsp_1_U44 fmul_32ns_32ns_32_4_max_dsp_1_U44 fmul_32ns_32ns_32_4_max_dsp_1_U45 fsub_32ns_32ns_32_5_full_dsp_1_U13 fmul_32ns_32ns_32_4_max_dsp_1_U46 fsub_32ns_32ns_32_5_full_dsp_1_U14 fmul_32ns_32ns_32_4_max_dsp_1_U47 fsub_32ns_32ns_32_5_full_dsp_1_U15 fmul_32ns_32ns_32_4_max_dsp_1_U48 fsub_32ns_32ns_32_5_full_dsp_1_U16 fmul_32ns_32ns_32_4_max_dsp_1_U49 fsub_32ns_32ns_32_5_full_dsp_1_U17 fmul_32ns_32ns_32_4_max_dsp_1_U50 fsub_32ns_32ns_32_5_full_dsp_1_U18 fmul_32ns_32ns_32_4_max_dsp_1_U51 fsub_32ns_32ns_32_5_full_dsp_1_U19 fmul_32ns_32ns_32_4_max_dsp_1_U52 fsub_32ns_32ns_32_5_full_dsp_1_U20 fmul_32ns_32ns_32_4_max_dsp_1_U53 fsub_32ns_32ns_32_5_full_dsp_1_U21 fmul_32ns_32ns_32_4_max_dsp_1_U54 fsub_32ns_32ns_32_5_full_dsp_1_U22 fmul_32ns_32ns_32_4_max_dsp_1_U55 fsub_32ns_32ns_32_5_full_dsp_1_U23 fmul_32ns_32ns_32_4_max_dsp_1_U56 fsub_32ns_32ns_32_5_full_dsp_1_U24 fmul_32ns_32ns_32_4_max_dsp_1_U57 fsub_32ns_32ns_32_5_full_dsp_1_U25 fmul_32ns_32ns_32_4_max_dsp_1_U58 fsub_32ns_32ns_32_5_full_dsp_1_U26 fmul_32ns_32ns_32_4_max_dsp_1_U59 fsub_32ns_32ns_32_5_full_dsp_1_U27 fmul_32ns_32ns_32_4_max_dsp_1_U60 fsub_32ns_32ns_32_5_full_dsp_1_U28 fmul_32ns_32ns_32_4_max_dsp_1_U61 fsub_32ns_32ns_32_5_full_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U62 fsub_32ns_32ns_32_5_full_dsp_1_U30 fmul_32ns_32ns_32_4_max_dsp_1_U63 fsub_32ns_32ns_32_5_full_dsp_1_U31 fmul_32ns_32ns_32_4_max_dsp_1_U64 fsub_32ns_32ns_32_5_full_dsp_1_U32 fmul_32ns_32ns_32_4_max_dsp_1_U65 fsub_32ns_32ns_32_5_full_dsp_1_U33 fmul_32ns_32ns_32_4_max_dsp_1_U66 fsub_32ns_32ns_32_5_full_dsp_1_U34 fmul_32ns_32ns_32_4_max_dsp_1_U67 fsub_32ns_32ns_32_5_full_dsp_1_U35 fmul_32ns_32ns_32_4_max_dsp_1_U68 fsub_32ns_32ns_32_5_full_dsp_1_U36 fmul_32ns_32ns_32_4_max_dsp_1_U69 fsub_32ns_32ns_32_5_full_dsp_1_U37 fmul_32ns_32ns_32_4_max_dsp_1_U70 fsub_32ns_32ns_32_5_full_dsp_1_U38 fmul_32ns_32ns_32_4_max_dsp_1_U71 fsub_32ns_32ns_32_5_full_dsp_1_U39 fmul_32ns_32ns_32_4_max_dsp_1_U72 fsub_32ns_32ns_32_5_full_dsp_1_U40 fmul_32ns_32ns_32_4_max_dsp_1_U73 fsub_32ns_32ns_32_5_full_dsp_1_U41 fmul_32ns_32ns_32_4_max_dsp_1_U74 fsub_32ns_32ns_32_5_full_dsp_1_U42 fsub_32ns_32ns_32_5_full_dsp_1_U43 add_ln42_fu_2190_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln42_fu_190_p2 faddfsub_32ns_32ns_32_5_full_dsp_1_U87 fmul_32ns_32ns_32_4_max_dsp_1_U88 faddfsub_32ns_32ns_32_5_full_dsp_1_U87 fmul_32ns_32ns_32_4_max_dsp_1_U88 fmul_32ns_32ns_32_4_max_dsp_1_U88 faddfsub_32ns_32ns_32_5_full_dsp_1_U87 add_ln39_fu_215_p2 add_ln49_fu_231_p2 add_ln34_fu_254_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>gramSchmidt_Pipeline_VITIS_LOOP_36_2</Name>
            <Loops>
                <VITIS_LOOP_36_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>168</Best-caseLatency>
                    <Average-caseLatency>168</Average-caseLatency>
                    <Worst-caseLatency>168</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>168</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_2>
                        <Name>VITIS_LOOP_36_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>166</Latency>
                        <AbsoluteTimeLatency>0.830 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_36_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_36_2>
                            <Name>VITIS_LOOP_36_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36</SourceLocation>
                        </VITIS_LOOP_36_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>151</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>137</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_148_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gramSchmidt_Pipeline_VITIS_LOOP_40_3</Name>
            <Loops>
                <VITIS_LOOP_40_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>45</Best-caseLatency>
                    <Average-caseLatency>45</Average-caseLatency>
                    <Worst-caseLatency>45</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.225 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.225 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.225 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>45</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_3>
                        <Name>VITIS_LOOP_40_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>43</Latency>
                        <AbsoluteTimeLatency>0.215 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_40_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:40</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_40_3>
                            <Name>VITIS_LOOP_40_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:40</SourceLocation>
                        </VITIS_LOOP_40_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>174</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="9" LOOP="VITIS_LOOP_40_3" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_10_no_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_147_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gramSchmidt_Pipeline_VITIS_LOOP_42_4</Name>
            <Loops>
                <VITIS_LOOP_42_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2784</Average-caseLatency>
                    <Worst-caseLatency>5728</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.640 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 5728</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_42_4>
                        <Name>VITIS_LOOP_42_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>31</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 5726</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 28.630 us</AbsoluteTimeLatency>
                        <PipelineII>184</PipelineII>
                        <PipelineDepth>207</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_42_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_42_4>
                            <Name>VITIS_LOOP_42_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42</SourceLocation>
                        </VITIS_LOOP_42_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>155</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>16875</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11949</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_2045_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_1180_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_1339_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_2_fu_1369_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_3_fu_1379_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_4_fu_1423_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_5_fu_1433_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_6_fu_1487_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_7_fu_1497_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_9_fu_1551_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_10_fu_1561_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_12_fu_1611_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_13_fu_1621_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_14_fu_1667_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_15_fu_1677_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_16_fu_1723_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_18_fu_1779_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_19_fu_1789_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_21_fu_1826_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_22_fu_1836_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_24_fu_1865_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_25_fu_1875_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_27_fu_1905_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_28_fu_1915_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_29_fu_1945_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_30_fu_1955_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_31_fu_1985_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_32_fu_1995_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_33_fu_2025_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_34_fu_2035_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_35_fu_2069_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul54_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U13" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U46" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U14" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U47" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U15" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U48" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U16" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U49" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U50" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U18" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U51" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U19" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U52" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U20" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U53" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U21" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U54" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U22" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U55" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U56" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U24" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U57" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U25" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U58" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U26" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U59" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U27" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U60" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U28" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U61" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U62" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U30" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U63" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U31" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U64" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U32" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U33" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U34" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U35" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U68" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U36" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U69" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U37" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U70" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U38" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U71" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U39" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U72" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U40" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U73" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U41" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_42_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U74" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul76_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U42" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_42_4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U43" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sub77_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_2190_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>gramSchmidt</Name>
            <Loops>
                <VITIS_LOOP_34_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8001</Best-caseLatency>
                    <Average-caseLatency>97025</Average-caseLatency>
                    <Worst-caseLatency>191233</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.005 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.485 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.956 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8002 ~ 191234</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_34_1>
                        <Name>VITIS_LOOP_34_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>8000 ~ 191232</Latency>
                        <AbsoluteTimeLatency>40.000 us ~ 0.956 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>250</min>
                                <max>5976</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>250 ~ 5976</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_gramSchmidt_Pipeline_VITIS_LOOP_36_2_fu_102</Instance>
                            <Instance>grp_gramSchmidt_Pipeline_VITIS_LOOP_40_3_fu_110</Instance>
                            <Instance>grp_gramSchmidt_Pipeline_VITIS_LOOP_42_4_fu_120</Instance>
                        </InstanceList>
                    </VITIS_LOOP_34_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:33</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_34_1>
                            <Name>VITIS_LOOP_34_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42</SourceLocation>
                        </VITIS_LOOP_34_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>160</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>17765</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>13081</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_190_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_34_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U87" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_34_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U88" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_34_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U87" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_34_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U88" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_34_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U88" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_34_1" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U87" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="nrm"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_215_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_231_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_254_p2" SOURCE="HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="a" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="a_address0" name="a_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="a_ce0" name="a_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="a_we0" name="a_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="a_d0" name="a_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="a_q0" name="a_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="a_address1" name="a_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="a_ce1" name="a_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="a_we1" name="a_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="a_d1" name="a_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="a_q1" name="a_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="r" index="1" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="r_address0" name="r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="r_ce0" name="r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="r_we0" name="r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="r_d0" name="r_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="q" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="q_address0" name="q_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="q_ce0" name="q_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="q_we0" name="q_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="q_d0" name="q_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="q_q0" name="q_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="q_address1" name="q_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="q_ce1" name="q_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="q_q1" name="q_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="a_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="a_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="a_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="a_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="a_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="a_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="a_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>a_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="r"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="q_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="q_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>q_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="q_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="q_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>q_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="q_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="q_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>q_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="q_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="q_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>q_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="q_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="q_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>q_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="q"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="a_address0">out, 10</column>
                    <column name="a_address1">out, 10</column>
                    <column name="a_d0">out, 32</column>
                    <column name="a_d1">out, 32</column>
                    <column name="a_q0">in, 32</column>
                    <column name="a_q1">in, 32</column>
                    <column name="q_address0">out, 10</column>
                    <column name="q_address1">out, 10</column>
                    <column name="q_d0">out, 32</column>
                    <column name="q_q0">in, 32</column>
                    <column name="q_q1">in, 32</column>
                    <column name="r_address0">out, 10</column>
                    <column name="r_d0">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="a">inout, float*</column>
                    <column name="r">out, float*</column>
                    <column name="q">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="a">a_address0, port, offset</column>
                    <column name="a">a_ce0, port, </column>
                    <column name="a">a_we0, port, </column>
                    <column name="a">a_d0, port, </column>
                    <column name="a">a_q0, port, </column>
                    <column name="a">a_address1, port, offset</column>
                    <column name="a">a_ce1, port, </column>
                    <column name="a">a_we1, port, </column>
                    <column name="a">a_d1, port, </column>
                    <column name="a">a_q1, port, </column>
                    <column name="r">r_address0, port, offset</column>
                    <column name="r">r_ce0, port, </column>
                    <column name="r">r_we0, port, </column>
                    <column name="r">r_d0, port, </column>
                    <column name="q">q_address0, port, offset</column>
                    <column name="q">q_ce0, port, </column>
                    <column name="q">q_we0, port, </column>
                    <column name="q">q_d0, port, </column>
                    <column name="q">q_q0, port, </column>
                    <column name="q">q_address1, port, offset</column>
                    <column name="q">q_ce1, port, </column>
                    <column name="q">q_q1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

