-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity out_stream_merge is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_stream_group_8_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    out_stream_group_8_V_V_empty_n : IN STD_LOGIC;
    out_stream_group_8_V_V_read : OUT STD_LOGIC;
    out_stream_group_13_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    out_stream_group_13_V_V_empty_n : IN STD_LOGIC;
    out_stream_group_13_V_V_read : OUT STD_LOGIC;
    out_stream_group_14_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    out_stream_group_14_V_V_empty_n : IN STD_LOGIC;
    out_stream_group_14_V_V_read : OUT STD_LOGIC;
    out_stream_group_15_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    out_stream_group_15_V_V_empty_n : IN STD_LOGIC;
    out_stream_group_15_V_V_read : OUT STD_LOGIC;
    outStream_TREADY : IN STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    out_stream_group_0_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    out_stream_group_0_V_V_empty_n : IN STD_LOGIC;
    out_stream_group_0_V_V_read : OUT STD_LOGIC;
    out_stream_group_1_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    out_stream_group_1_V_V_empty_n : IN STD_LOGIC;
    out_stream_group_1_V_V_read : OUT STD_LOGIC;
    out_stream_group_2_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    out_stream_group_2_V_V_empty_n : IN STD_LOGIC;
    out_stream_group_2_V_V_read : OUT STD_LOGIC;
    out_stream_group_3_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    out_stream_group_3_V_V_empty_n : IN STD_LOGIC;
    out_stream_group_3_V_V_read : OUT STD_LOGIC;
    out_stream_group_4_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    out_stream_group_4_V_V_empty_n : IN STD_LOGIC;
    out_stream_group_4_V_V_read : OUT STD_LOGIC;
    out_stream_group_5_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    out_stream_group_5_V_V_empty_n : IN STD_LOGIC;
    out_stream_group_5_V_V_read : OUT STD_LOGIC;
    out_stream_group_6_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    out_stream_group_6_V_V_empty_n : IN STD_LOGIC;
    out_stream_group_6_V_V_read : OUT STD_LOGIC;
    out_stream_group_7_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    out_stream_group_7_V_V_empty_n : IN STD_LOGIC;
    out_stream_group_7_V_V_read : OUT STD_LOGIC;
    out_stream_group_9_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    out_stream_group_9_V_V_empty_n : IN STD_LOGIC;
    out_stream_group_9_V_V_read : OUT STD_LOGIC;
    out_stream_group_10_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    out_stream_group_10_V_V_empty_n : IN STD_LOGIC;
    out_stream_group_10_V_V_read : OUT STD_LOGIC;
    out_stream_group_11_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    out_stream_group_11_V_V_empty_n : IN STD_LOGIC;
    out_stream_group_11_V_V_read : OUT STD_LOGIC;
    out_stream_group_12_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    out_stream_group_12_V_V_empty_n : IN STD_LOGIC;
    out_stream_group_12_V_V_read : OUT STD_LOGIC;
    outStream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    outStream_TVALID : OUT STD_LOGIC;
    outStream_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    outStream_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    outStream_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
    outStream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    outStream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    outStream_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
    curr_input_keep_V : IN STD_LOGIC_VECTOR (7 downto 0);
    curr_input_strb_V : IN STD_LOGIC_VECTOR (7 downto 0);
    curr_input_user_V : IN STD_LOGIC_VECTOR (1 downto 0);
    curr_input_id_V : IN STD_LOGIC_VECTOR (4 downto 0);
    curr_input_dest_V : IN STD_LOGIC_VECTOR (5 downto 0);
    last_V : IN STD_LOGIC_VECTOR (0 downto 0);
    out_stream_group_0_V_V_blk_n : OUT STD_LOGIC;
    out_stream_group_1_V_V_blk_n : OUT STD_LOGIC;
    out_stream_group_2_V_V_blk_n : OUT STD_LOGIC;
    out_stream_group_3_V_V_blk_n : OUT STD_LOGIC;
    out_stream_group_4_V_V_blk_n : OUT STD_LOGIC;
    out_stream_group_5_V_V_blk_n : OUT STD_LOGIC;
    out_stream_group_6_V_V_blk_n : OUT STD_LOGIC;
    out_stream_group_7_V_V_blk_n : OUT STD_LOGIC;
    out_stream_group_8_V_V_blk_n : OUT STD_LOGIC;
    out_stream_group_9_V_V_blk_n : OUT STD_LOGIC;
    out_stream_group_10_V_V_blk_n : OUT STD_LOGIC;
    out_stream_group_11_V_V_blk_n : OUT STD_LOGIC;
    out_stream_group_12_V_V_blk_n : OUT STD_LOGIC;
    out_stream_group_13_V_V_blk_n : OUT STD_LOGIC;
    out_stream_group_14_V_V_blk_n : OUT STD_LOGIC;
    out_stream_group_15_V_V_blk_n : OUT STD_LOGIC;
    outStream_TDATA_blk_n : OUT STD_LOGIC );
end;


architecture behav of out_stream_merge is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal tmp_2_reg_908 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_964 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_3_reg_968 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op86_read_state4 : BOOLEAN;
    signal tmp_2_3_reg_972 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op88_read_state4 : BOOLEAN;
    signal tmp_3_3_reg_976 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op90_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_s_reg_876 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_s_reg_880 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_s_reg_884 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_s_reg_888 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal tmp_1_reg_892 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_1_reg_896 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_1_reg_900 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_1_reg_904 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal tmp_1_2_reg_912 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_2_reg_916 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_2_reg_920 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_nbreadreq_fu_290_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_1_s_nbreadreq_fu_298_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_s_nbreadreq_fu_306_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_s_nbreadreq_fu_314_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_nbreadreq_fu_322_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_1_nbreadreq_fu_330_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_1_nbreadreq_fu_338_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_1_nbreadreq_fu_346_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_nbreadreq_fu_354_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_2_nbreadreq_fu_362_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_2_nbreadreq_fu_370_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_2_nbreadreq_fu_378_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_dest_V_reg_924 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_predicate_op28_read_state2 : BOOLEAN;
    signal ap_predicate_op31_read_state2 : BOOLEAN;
    signal ap_predicate_op34_read_state2 : BOOLEAN;
    signal ap_predicate_op40_read_state2 : BOOLEAN;
    signal ap_predicate_op42_read_state2 : BOOLEAN;
    signal ap_predicate_op44_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal tmp_id_V_reg_929 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_user_V_reg_934 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_strb_V_reg_939 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_keep_V_reg_944 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_nbreadreq_fu_489_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_3_nbreadreq_fu_497_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_3_nbreadreq_fu_505_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_3_nbreadreq_fu_513_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op65_read_state3 : BOOLEAN;
    signal ap_predicate_op67_read_state3 : BOOLEAN;
    signal ap_predicate_op69_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal tmp_last_V_reg_995 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_port_reg_curr_input_keep_V : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_port_reg_curr_input_strb_V : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_port_reg_curr_input_user_V : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_port_reg_curr_input_id_V : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_port_reg_curr_input_dest_V : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_port_reg_last_V : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_curr_output_0_1_2_0_phi_fu_585_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_1_2_0_reg_581 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_curr_output_0_2_2_0_phi_fu_598_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_2_2_0_reg_594 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_curr_output_0_3_2_0_phi_fu_611_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_3_2_0_reg_607 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_2_4_0_reg_620 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_1_4_0_reg_633 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_3_4_0_reg_646 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_curr_output_0_1_2_1_phi_fu_662_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_1_2_1_reg_659 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_curr_output_0_2_2_1_phi_fu_673_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_2_2_1_reg_670 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_curr_output_0_3_2_1_phi_fu_684_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_3_2_1_reg_681 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_2_4_1_reg_692 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_1_4_1_reg_704 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_3_4_1_reg_716 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_curr_output_0_1_2_2_phi_fu_731_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_1_2_2_reg_728 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_curr_output_0_2_2_2_phi_fu_742_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_2_2_2_reg_739 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_curr_output_0_3_2_2_phi_fu_753_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_3_2_2_reg_750 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_2_4_2_reg_761 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_curr_output_0_2_4_2_reg_761 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_1_4_2_reg_772 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_curr_output_0_1_4_2_reg_772 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_3_4_2_reg_783 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_curr_output_0_3_4_2_reg_783 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_curr_output_0_1_2_3_phi_fu_797_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_1_2_3_reg_794 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_curr_output_0_1_2_3_reg_794 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_curr_output_0_2_2_3_phi_fu_807_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_2_2_3_reg_804 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_curr_output_0_2_2_3_reg_804 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_curr_output_0_3_2_3_phi_fu_817_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_curr_output_0_3_2_3_reg_814 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_curr_output_0_3_2_3_reg_814 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_fu_824_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal tmp_data_1_fu_837_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal tmp_data_2_fu_850_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal tmp_data_3_fu_863_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_499 : BOOLEAN;
    signal ap_condition_109 : BOOLEAN;
    signal ap_condition_736 : BOOLEAN;
    signal ap_condition_740 : BOOLEAN;
    signal ap_condition_744 : BOOLEAN;
    signal ap_condition_749 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_curr_output_0_1_4_1_reg_704_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_499)) then
                if ((tmp_1_reg_892 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_curr_output_0_1_4_1_reg_704 <= ap_phi_reg_pp0_iter0_curr_output_0_1_4_0_reg_633;
                elsif ((tmp_1_reg_892 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_curr_output_0_1_4_1_reg_704 <= ap_phi_mux_curr_output_0_1_2_1_phi_fu_662_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_curr_output_0_2_4_1_reg_692_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_499)) then
                if ((tmp_1_reg_892 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_curr_output_0_2_4_1_reg_692 <= ap_phi_reg_pp0_iter0_curr_output_0_2_4_0_reg_620;
                elsif ((tmp_1_reg_892 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_curr_output_0_2_4_1_reg_692 <= ap_phi_mux_curr_output_0_2_2_1_phi_fu_673_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_curr_output_0_3_4_1_reg_716_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_499)) then
                if ((tmp_1_reg_892 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_curr_output_0_3_4_1_reg_716 <= ap_phi_reg_pp0_iter0_curr_output_0_3_4_0_reg_646;
                elsif ((tmp_1_reg_892 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_curr_output_0_3_4_1_reg_716 <= ap_phi_mux_curr_output_0_3_2_1_phi_fu_684_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_curr_output_0_1_2_3_reg_794_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if (((tmp_1_3_reg_968 = ap_const_lv1_1) and (tmp_3_reg_964 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_curr_output_0_1_2_3_reg_794 <= out_stream_group_13_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_curr_output_0_1_2_3_reg_794 <= ap_phi_reg_pp0_iter0_curr_output_0_1_2_3_reg_794;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_curr_output_0_1_4_2_reg_772_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if ((tmp_2_reg_908 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_curr_output_0_1_4_2_reg_772 <= ap_phi_reg_pp0_iter0_curr_output_0_1_4_1_reg_704;
                elsif ((tmp_2_reg_908 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_curr_output_0_1_4_2_reg_772 <= ap_phi_mux_curr_output_0_1_2_2_phi_fu_731_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_curr_output_0_1_4_2_reg_772 <= ap_phi_reg_pp0_iter0_curr_output_0_1_4_2_reg_772;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_curr_output_0_2_2_3_reg_804_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if (((tmp_2_3_reg_972 = ap_const_lv1_1) and (tmp_3_reg_964 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_curr_output_0_2_2_3_reg_804 <= out_stream_group_14_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_curr_output_0_2_2_3_reg_804 <= ap_phi_reg_pp0_iter0_curr_output_0_2_2_3_reg_804;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_curr_output_0_2_4_2_reg_761_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if ((tmp_2_reg_908 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_curr_output_0_2_4_2_reg_761 <= ap_phi_reg_pp0_iter0_curr_output_0_2_4_1_reg_692;
                elsif ((tmp_2_reg_908 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_curr_output_0_2_4_2_reg_761 <= ap_phi_mux_curr_output_0_2_2_2_phi_fu_742_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_curr_output_0_2_4_2_reg_761 <= ap_phi_reg_pp0_iter0_curr_output_0_2_4_2_reg_761;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_curr_output_0_3_2_3_reg_814_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if (((tmp_3_3_reg_976 = ap_const_lv1_1) and (tmp_3_reg_964 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_curr_output_0_3_2_3_reg_814 <= out_stream_group_15_V_V_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_curr_output_0_3_2_3_reg_814 <= ap_phi_reg_pp0_iter0_curr_output_0_3_2_3_reg_814;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_curr_output_0_3_4_2_reg_783_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if ((tmp_2_reg_908 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_curr_output_0_3_4_2_reg_783 <= ap_phi_reg_pp0_iter0_curr_output_0_3_4_1_reg_716;
                elsif ((tmp_2_reg_908 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_curr_output_0_3_4_2_reg_783 <= ap_phi_mux_curr_output_0_3_2_2_phi_fu_753_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_curr_output_0_3_4_2_reg_783 <= ap_phi_reg_pp0_iter0_curr_output_0_3_4_2_reg_783;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_1_reg_896 = ap_const_lv1_1) and (tmp_1_reg_892 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter0_curr_output_0_1_2_1_reg_659 <= out_stream_group_5_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_2_reg_912 = ap_const_lv1_1) and (tmp_2_reg_908 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter0_curr_output_0_1_2_2_reg_728 <= out_stream_group_9_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_reg_876 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter0_curr_output_0_1_4_0_reg_633 <= ap_phi_mux_curr_output_0_1_2_0_phi_fu_585_p4;
                ap_phi_reg_pp0_iter0_curr_output_0_2_4_0_reg_620 <= ap_phi_mux_curr_output_0_2_2_0_phi_fu_598_p4;
                ap_phi_reg_pp0_iter0_curr_output_0_3_4_0_reg_646 <= ap_phi_mux_curr_output_0_3_2_0_phi_fu_611_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_2_1_reg_900 = ap_const_lv1_1) and (tmp_1_reg_892 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter0_curr_output_0_2_2_1_reg_670 <= out_stream_group_6_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_2_2_reg_916 = ap_const_lv1_1) and (tmp_2_reg_908 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter0_curr_output_0_2_2_2_reg_739 <= out_stream_group_10_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_1_reg_904 = ap_const_lv1_1) and (tmp_1_reg_892 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter0_curr_output_0_3_2_1_reg_681 <= out_stream_group_7_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_2_reg_920 = ap_const_lv1_1) and (tmp_2_reg_908 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce))) then
                ap_phi_reg_pp0_iter0_curr_output_0_3_2_2_reg_750 <= out_stream_group_11_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then
                ap_port_reg_curr_input_dest_V <= curr_input_dest_V;
                ap_port_reg_curr_input_id_V <= curr_input_id_V;
                ap_port_reg_curr_input_keep_V <= curr_input_keep_V;
                ap_port_reg_curr_input_strb_V <= curr_input_strb_V;
                ap_port_reg_curr_input_user_V <= curr_input_user_V;
                ap_port_reg_last_V <= last_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_nbreadreq_fu_322_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then
                tmp_1_1_reg_896 <= tmp_1_1_nbreadreq_fu_330_p3;
                tmp_2_1_reg_900 <= tmp_2_1_nbreadreq_fu_338_p3;
                tmp_3_1_reg_904 <= tmp_3_1_nbreadreq_fu_346_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_2_nbreadreq_fu_354_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then
                tmp_1_2_reg_912 <= tmp_1_2_nbreadreq_fu_362_p3;
                tmp_2_2_reg_916 <= tmp_2_2_nbreadreq_fu_370_p3;
                tmp_3_2_reg_920 <= tmp_3_2_nbreadreq_fu_378_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_nbreadreq_fu_489_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then
                tmp_1_3_reg_968 <= tmp_1_3_nbreadreq_fu_497_p3;
                tmp_2_3_reg_972 <= tmp_2_3_nbreadreq_fu_505_p3;
                tmp_3_3_reg_976 <= tmp_3_3_nbreadreq_fu_513_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then
                tmp_1_reg_892 <= tmp_1_nbreadreq_fu_322_p3;
                tmp_2_reg_908 <= tmp_2_nbreadreq_fu_354_p3;
                tmp_s_reg_876 <= tmp_s_nbreadreq_fu_290_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_s_nbreadreq_fu_290_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then
                tmp_1_s_reg_880 <= tmp_1_s_nbreadreq_fu_298_p3;
                tmp_2_s_reg_884 <= tmp_2_s_nbreadreq_fu_306_p3;
                tmp_3_s_reg_888 <= tmp_3_s_nbreadreq_fu_314_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then
                tmp_3_reg_964 <= tmp_3_nbreadreq_fu_489_p3;
                tmp_dest_V_reg_924 <= ap_port_reg_curr_input_dest_V;
                tmp_id_V_reg_929 <= ap_port_reg_curr_input_id_V;
                tmp_keep_V_reg_944 <= ap_port_reg_curr_input_keep_V;
                tmp_strb_V_reg_939 <= ap_port_reg_curr_input_strb_V;
                tmp_user_V_reg_934 <= ap_port_reg_curr_input_user_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_last_V_reg_995 <= ap_port_reg_last_V;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_block_pp0_stage3_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_reset_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_3_reg_964, out_stream_group_12_V_V_empty_n)
    begin
                ap_block_pp0_stage0_01001 <= (((tmp_3_reg_964 = ap_const_lv1_1) and (out_stream_group_12_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_3_reg_964, out_stream_group_12_V_V_empty_n, ap_block_state5_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or ((tmp_3_reg_964 = ap_const_lv1_1) and (out_stream_group_12_V_V_empty_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_3_reg_964, ap_ce, out_stream_group_12_V_V_empty_n, ap_block_state5_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or ((tmp_3_reg_964 = ap_const_lv1_1) and (out_stream_group_12_V_V_empty_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_0_V_V_empty_n, out_stream_group_1_V_V_empty_n, out_stream_group_2_V_V_empty_n, out_stream_group_3_V_V_empty_n, out_stream_group_5_V_V_empty_n, out_stream_group_6_V_V_empty_n, out_stream_group_7_V_V_empty_n, tmp_s_reg_876, ap_predicate_op28_read_state2, ap_predicate_op31_read_state2, ap_predicate_op34_read_state2, ap_predicate_op40_read_state2, ap_predicate_op42_read_state2, ap_predicate_op44_read_state2)
    begin
                ap_block_pp0_stage1_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((out_stream_group_7_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op44_read_state2 = ap_const_boolean_1)) or ((out_stream_group_6_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op42_read_state2 = ap_const_boolean_1)) or ((out_stream_group_5_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op40_read_state2 = ap_const_boolean_1)) or ((out_stream_group_3_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op34_read_state2 = ap_const_boolean_1)) or ((out_stream_group_2_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op31_read_state2 = ap_const_boolean_1)) or ((out_stream_group_1_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op28_read_state2 = ap_const_boolean_1)) or ((tmp_s_reg_876 = ap_const_lv1_1) and (out_stream_group_0_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_0_V_V_empty_n, out_stream_group_1_V_V_empty_n, out_stream_group_2_V_V_empty_n, out_stream_group_3_V_V_empty_n, out_stream_group_5_V_V_empty_n, out_stream_group_6_V_V_empty_n, out_stream_group_7_V_V_empty_n, tmp_s_reg_876, ap_predicate_op28_read_state2, ap_predicate_op31_read_state2, ap_predicate_op34_read_state2, ap_predicate_op40_read_state2, ap_predicate_op42_read_state2, ap_predicate_op44_read_state2, ap_block_state2_io)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((out_stream_group_7_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op44_read_state2 = ap_const_boolean_1)) or ((out_stream_group_6_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op42_read_state2 = ap_const_boolean_1)) or ((out_stream_group_5_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op40_read_state2 = ap_const_boolean_1)) or ((out_stream_group_3_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op34_read_state2 = ap_const_boolean_1)) or ((out_stream_group_2_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op31_read_state2 = ap_const_boolean_1)) or ((out_stream_group_1_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op28_read_state2 = ap_const_boolean_1)) or ((tmp_s_reg_876 = ap_const_lv1_1) and (out_stream_group_0_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, out_stream_group_0_V_V_empty_n, out_stream_group_1_V_V_empty_n, out_stream_group_2_V_V_empty_n, out_stream_group_3_V_V_empty_n, out_stream_group_5_V_V_empty_n, out_stream_group_6_V_V_empty_n, out_stream_group_7_V_V_empty_n, tmp_s_reg_876, ap_predicate_op28_read_state2, ap_predicate_op31_read_state2, ap_predicate_op34_read_state2, ap_predicate_op40_read_state2, ap_predicate_op42_read_state2, ap_predicate_op44_read_state2, ap_block_state2_io)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or ((out_stream_group_7_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op44_read_state2 = ap_const_boolean_1)) or ((out_stream_group_6_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op42_read_state2 = ap_const_boolean_1)) or ((out_stream_group_5_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op40_read_state2 = ap_const_boolean_1)) or ((out_stream_group_3_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op34_read_state2 = ap_const_boolean_1)) or ((out_stream_group_2_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op31_read_state2 = ap_const_boolean_1)) or ((out_stream_group_1_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op28_read_state2 = ap_const_boolean_1)) or ((tmp_s_reg_876 = ap_const_lv1_1) and (out_stream_group_0_V_V_empty_n = ap_const_logic_0)))));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_4_V_V_empty_n, out_stream_group_9_V_V_empty_n, out_stream_group_10_V_V_empty_n, out_stream_group_11_V_V_empty_n, tmp_1_reg_892, ap_predicate_op65_read_state3, ap_predicate_op67_read_state3, ap_predicate_op69_read_state3)
    begin
                ap_block_pp0_stage2_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((out_stream_group_11_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op69_read_state3 = ap_const_boolean_1)) or ((out_stream_group_10_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op67_read_state3 = ap_const_boolean_1)) or ((out_stream_group_9_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op65_read_state3 = ap_const_boolean_1)) or ((tmp_1_reg_892 = ap_const_lv1_1) and (out_stream_group_4_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_4_V_V_empty_n, out_stream_group_9_V_V_empty_n, out_stream_group_10_V_V_empty_n, out_stream_group_11_V_V_empty_n, tmp_1_reg_892, ap_predicate_op65_read_state3, ap_predicate_op67_read_state3, ap_predicate_op69_read_state3, ap_block_state3_io)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or ((out_stream_group_11_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op69_read_state3 = ap_const_boolean_1)) or ((out_stream_group_10_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op67_read_state3 = ap_const_boolean_1)) or ((out_stream_group_9_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op65_read_state3 = ap_const_boolean_1)) or ((tmp_1_reg_892 = ap_const_lv1_1) and (out_stream_group_4_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, out_stream_group_4_V_V_empty_n, out_stream_group_9_V_V_empty_n, out_stream_group_10_V_V_empty_n, out_stream_group_11_V_V_empty_n, tmp_1_reg_892, ap_predicate_op65_read_state3, ap_predicate_op67_read_state3, ap_predicate_op69_read_state3, ap_block_state3_io)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or ((out_stream_group_11_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op69_read_state3 = ap_const_boolean_1)) or ((out_stream_group_10_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op67_read_state3 = ap_const_boolean_1)) or ((out_stream_group_9_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op65_read_state3 = ap_const_boolean_1)) or ((tmp_1_reg_892 = ap_const_lv1_1) and (out_stream_group_4_V_V_empty_n = ap_const_logic_0)))));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_8_V_V_empty_n, tmp_2_reg_908, out_stream_group_13_V_V_empty_n, ap_predicate_op86_read_state4, out_stream_group_14_V_V_empty_n, ap_predicate_op88_read_state4, out_stream_group_15_V_V_empty_n, ap_predicate_op90_read_state4)
    begin
                ap_block_pp0_stage3_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((out_stream_group_15_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op90_read_state4 = ap_const_boolean_1)) or ((out_stream_group_14_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op88_read_state4 = ap_const_boolean_1)) or ((out_stream_group_13_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op86_read_state4 = ap_const_boolean_1)) or ((tmp_2_reg_908 = ap_const_lv1_1) and (out_stream_group_8_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_8_V_V_empty_n, tmp_2_reg_908, out_stream_group_13_V_V_empty_n, ap_predicate_op86_read_state4, out_stream_group_14_V_V_empty_n, ap_predicate_op88_read_state4, out_stream_group_15_V_V_empty_n, ap_predicate_op90_read_state4, ap_block_state4_io)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state4_io) or ((out_stream_group_15_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op90_read_state4 = ap_const_boolean_1)) or ((out_stream_group_14_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op88_read_state4 = ap_const_boolean_1)) or ((out_stream_group_13_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op86_read_state4 = ap_const_boolean_1)) or ((tmp_2_reg_908 = ap_const_lv1_1) and (out_stream_group_8_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_8_V_V_empty_n, tmp_2_reg_908, out_stream_group_13_V_V_empty_n, ap_predicate_op86_read_state4, out_stream_group_14_V_V_empty_n, ap_predicate_op88_read_state4, out_stream_group_15_V_V_empty_n, ap_predicate_op90_read_state4, ap_block_state4_io, ap_ce)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state4_io) or ((out_stream_group_15_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op90_read_state4 = ap_const_boolean_1)) or ((out_stream_group_14_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op88_read_state4 = ap_const_boolean_1)) or ((out_stream_group_13_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op86_read_state4 = ap_const_boolean_1)) or ((tmp_2_reg_908 = ap_const_lv1_1) and (out_stream_group_8_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;


    ap_block_state2_io_assign_proc : process(outStream_TREADY, tmp_s_reg_876)
    begin
                ap_block_state2_io <= ((tmp_s_reg_876 = ap_const_lv1_1) and (outStream_TREADY = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage1_iter0_assign_proc : process(out_stream_group_0_V_V_empty_n, out_stream_group_1_V_V_empty_n, out_stream_group_2_V_V_empty_n, out_stream_group_3_V_V_empty_n, out_stream_group_5_V_V_empty_n, out_stream_group_6_V_V_empty_n, out_stream_group_7_V_V_empty_n, tmp_s_reg_876, ap_predicate_op28_read_state2, ap_predicate_op31_read_state2, ap_predicate_op34_read_state2, ap_predicate_op40_read_state2, ap_predicate_op42_read_state2, ap_predicate_op44_read_state2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= (((out_stream_group_7_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op44_read_state2 = ap_const_boolean_1)) or ((out_stream_group_6_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op42_read_state2 = ap_const_boolean_1)) or ((out_stream_group_5_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op40_read_state2 = ap_const_boolean_1)) or ((out_stream_group_3_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op34_read_state2 = ap_const_boolean_1)) or ((out_stream_group_2_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op31_read_state2 = ap_const_boolean_1)) or ((out_stream_group_1_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op28_read_state2 = ap_const_boolean_1)) or ((tmp_s_reg_876 = ap_const_lv1_1) and (out_stream_group_0_V_V_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state3_io_assign_proc : process(outStream_TREADY, tmp_1_reg_892)
    begin
                ap_block_state3_io <= ((tmp_1_reg_892 = ap_const_lv1_1) and (outStream_TREADY = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(out_stream_group_4_V_V_empty_n, out_stream_group_9_V_V_empty_n, out_stream_group_10_V_V_empty_n, out_stream_group_11_V_V_empty_n, tmp_1_reg_892, ap_predicate_op65_read_state3, ap_predicate_op67_read_state3, ap_predicate_op69_read_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= (((out_stream_group_11_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op69_read_state3 = ap_const_boolean_1)) or ((out_stream_group_10_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op67_read_state3 = ap_const_boolean_1)) or ((out_stream_group_9_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op65_read_state3 = ap_const_boolean_1)) or ((tmp_1_reg_892 = ap_const_lv1_1) and (out_stream_group_4_V_V_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state4_io_assign_proc : process(tmp_2_reg_908, outStream_TREADY)
    begin
                ap_block_state4_io <= ((tmp_2_reg_908 = ap_const_lv1_1) and (outStream_TREADY = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(out_stream_group_8_V_V_empty_n, tmp_2_reg_908, out_stream_group_13_V_V_empty_n, ap_predicate_op86_read_state4, out_stream_group_14_V_V_empty_n, ap_predicate_op88_read_state4, out_stream_group_15_V_V_empty_n, ap_predicate_op90_read_state4)
    begin
                ap_block_state4_pp0_stage3_iter0 <= (((out_stream_group_15_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op90_read_state4 = ap_const_boolean_1)) or ((out_stream_group_14_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op88_read_state4 = ap_const_boolean_1)) or ((out_stream_group_13_V_V_empty_n = ap_const_logic_0) and (ap_predicate_op86_read_state4 = ap_const_boolean_1)) or ((tmp_2_reg_908 = ap_const_lv1_1) and (out_stream_group_8_V_V_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state5_io_assign_proc : process(tmp_3_reg_964, outStream_TREADY)
    begin
                ap_block_state5_io <= ((tmp_3_reg_964 = ap_const_lv1_1) and (outStream_TREADY = ap_const_logic_0));
    end process;


    ap_block_state5_pp0_stage0_iter1_assign_proc : process(tmp_3_reg_964, out_stream_group_12_V_V_empty_n)
    begin
                ap_block_state5_pp0_stage0_iter1 <= ((tmp_3_reg_964 = ap_const_lv1_1) and (out_stream_group_12_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_condition_109_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_ce)
    begin
                ap_condition_109 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001));
    end process;


    ap_condition_499_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_499 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce));
    end process;


    ap_condition_736_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, tmp_s_reg_876, ap_block_pp0_stage1_01001)
    begin
                ap_condition_736 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (tmp_s_reg_876 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_740_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, tmp_1_reg_892, ap_block_pp0_stage2_01001)
    begin
                ap_condition_740 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (tmp_1_reg_892 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_744_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, tmp_2_reg_908, ap_block_pp0_stage3_01001)
    begin
                ap_condition_744 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (tmp_2_reg_908 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_749_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_3_reg_964, ap_block_pp0_stage0_01001)
    begin
                ap_condition_749 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_3_reg_964 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)) or ((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_curr_output_0_1_2_0_phi_fu_585_p4_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_1_V_V_dout, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_s_reg_876, tmp_1_s_reg_880, ap_phi_reg_pp0_iter0_curr_output_0_1_2_0_reg_581)
    begin
        if (((tmp_1_s_reg_880 = ap_const_lv1_1) and (tmp_s_reg_876 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            ap_phi_mux_curr_output_0_1_2_0_phi_fu_585_p4 <= out_stream_group_1_V_V_dout;
        else 
            ap_phi_mux_curr_output_0_1_2_0_phi_fu_585_p4 <= ap_phi_reg_pp0_iter0_curr_output_0_1_2_0_reg_581;
        end if; 
    end process;


    ap_phi_mux_curr_output_0_1_2_1_phi_fu_662_p4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_1_reg_892, tmp_1_1_reg_896, ap_phi_reg_pp0_iter0_curr_output_0_1_4_0_reg_633, ap_phi_reg_pp0_iter0_curr_output_0_1_2_1_reg_659)
    begin
        if (((tmp_1_reg_892 = ap_const_lv1_1) and (tmp_1_1_reg_896 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_phi_mux_curr_output_0_1_2_1_phi_fu_662_p4 <= ap_phi_reg_pp0_iter0_curr_output_0_1_4_0_reg_633;
        else 
            ap_phi_mux_curr_output_0_1_2_1_phi_fu_662_p4 <= ap_phi_reg_pp0_iter0_curr_output_0_1_2_1_reg_659;
        end if; 
    end process;


    ap_phi_mux_curr_output_0_1_2_2_phi_fu_731_p4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, tmp_2_reg_908, ap_block_pp0_stage3, tmp_1_2_reg_912, ap_phi_reg_pp0_iter0_curr_output_0_1_4_1_reg_704, ap_phi_reg_pp0_iter0_curr_output_0_1_2_2_reg_728)
    begin
        if (((tmp_2_reg_908 = ap_const_lv1_1) and (tmp_1_2_reg_912 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_phi_mux_curr_output_0_1_2_2_phi_fu_731_p4 <= ap_phi_reg_pp0_iter0_curr_output_0_1_4_1_reg_704;
        else 
            ap_phi_mux_curr_output_0_1_2_2_phi_fu_731_p4 <= ap_phi_reg_pp0_iter0_curr_output_0_1_2_2_reg_728;
        end if; 
    end process;


    ap_phi_mux_curr_output_0_1_2_3_phi_fu_797_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_3_reg_964, tmp_1_3_reg_968, ap_phi_reg_pp0_iter1_curr_output_0_1_4_2_reg_772, ap_phi_reg_pp0_iter1_curr_output_0_1_2_3_reg_794)
    begin
        if (((tmp_1_3_reg_968 = ap_const_lv1_0) and (tmp_3_reg_964 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_curr_output_0_1_2_3_phi_fu_797_p4 <= ap_phi_reg_pp0_iter1_curr_output_0_1_4_2_reg_772;
        else 
            ap_phi_mux_curr_output_0_1_2_3_phi_fu_797_p4 <= ap_phi_reg_pp0_iter1_curr_output_0_1_2_3_reg_794;
        end if; 
    end process;


    ap_phi_mux_curr_output_0_2_2_0_phi_fu_598_p4_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_2_V_V_dout, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_s_reg_876, tmp_2_s_reg_884, ap_phi_reg_pp0_iter0_curr_output_0_2_2_0_reg_594)
    begin
        if (((tmp_2_s_reg_884 = ap_const_lv1_1) and (tmp_s_reg_876 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            ap_phi_mux_curr_output_0_2_2_0_phi_fu_598_p4 <= out_stream_group_2_V_V_dout;
        else 
            ap_phi_mux_curr_output_0_2_2_0_phi_fu_598_p4 <= ap_phi_reg_pp0_iter0_curr_output_0_2_2_0_reg_594;
        end if; 
    end process;


    ap_phi_mux_curr_output_0_2_2_1_phi_fu_673_p4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_1_reg_892, tmp_2_1_reg_900, ap_phi_reg_pp0_iter0_curr_output_0_2_4_0_reg_620, ap_phi_reg_pp0_iter0_curr_output_0_2_2_1_reg_670)
    begin
        if (((tmp_1_reg_892 = ap_const_lv1_1) and (tmp_2_1_reg_900 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_phi_mux_curr_output_0_2_2_1_phi_fu_673_p4 <= ap_phi_reg_pp0_iter0_curr_output_0_2_4_0_reg_620;
        else 
            ap_phi_mux_curr_output_0_2_2_1_phi_fu_673_p4 <= ap_phi_reg_pp0_iter0_curr_output_0_2_2_1_reg_670;
        end if; 
    end process;


    ap_phi_mux_curr_output_0_2_2_2_phi_fu_742_p4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, tmp_2_reg_908, ap_block_pp0_stage3, tmp_2_2_reg_916, ap_phi_reg_pp0_iter0_curr_output_0_2_4_1_reg_692, ap_phi_reg_pp0_iter0_curr_output_0_2_2_2_reg_739)
    begin
        if (((tmp_2_reg_908 = ap_const_lv1_1) and (tmp_2_2_reg_916 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_phi_mux_curr_output_0_2_2_2_phi_fu_742_p4 <= ap_phi_reg_pp0_iter0_curr_output_0_2_4_1_reg_692;
        else 
            ap_phi_mux_curr_output_0_2_2_2_phi_fu_742_p4 <= ap_phi_reg_pp0_iter0_curr_output_0_2_2_2_reg_739;
        end if; 
    end process;


    ap_phi_mux_curr_output_0_2_2_3_phi_fu_807_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_3_reg_964, tmp_2_3_reg_972, ap_phi_reg_pp0_iter1_curr_output_0_2_4_2_reg_761, ap_phi_reg_pp0_iter1_curr_output_0_2_2_3_reg_804)
    begin
        if (((tmp_2_3_reg_972 = ap_const_lv1_0) and (tmp_3_reg_964 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_curr_output_0_2_2_3_phi_fu_807_p4 <= ap_phi_reg_pp0_iter1_curr_output_0_2_4_2_reg_761;
        else 
            ap_phi_mux_curr_output_0_2_2_3_phi_fu_807_p4 <= ap_phi_reg_pp0_iter1_curr_output_0_2_2_3_reg_804;
        end if; 
    end process;


    ap_phi_mux_curr_output_0_3_2_0_phi_fu_611_p4_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_3_V_V_dout, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_s_reg_876, tmp_3_s_reg_888, ap_phi_reg_pp0_iter0_curr_output_0_3_2_0_reg_607)
    begin
        if (((tmp_3_s_reg_888 = ap_const_lv1_1) and (tmp_s_reg_876 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            ap_phi_mux_curr_output_0_3_2_0_phi_fu_611_p4 <= out_stream_group_3_V_V_dout;
        else 
            ap_phi_mux_curr_output_0_3_2_0_phi_fu_611_p4 <= ap_phi_reg_pp0_iter0_curr_output_0_3_2_0_reg_607;
        end if; 
    end process;


    ap_phi_mux_curr_output_0_3_2_1_phi_fu_684_p4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_1_reg_892, tmp_3_1_reg_904, ap_phi_reg_pp0_iter0_curr_output_0_3_4_0_reg_646, ap_phi_reg_pp0_iter0_curr_output_0_3_2_1_reg_681)
    begin
        if (((tmp_1_reg_892 = ap_const_lv1_1) and (tmp_3_1_reg_904 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_phi_mux_curr_output_0_3_2_1_phi_fu_684_p4 <= ap_phi_reg_pp0_iter0_curr_output_0_3_4_0_reg_646;
        else 
            ap_phi_mux_curr_output_0_3_2_1_phi_fu_684_p4 <= ap_phi_reg_pp0_iter0_curr_output_0_3_2_1_reg_681;
        end if; 
    end process;


    ap_phi_mux_curr_output_0_3_2_2_phi_fu_753_p4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, tmp_2_reg_908, ap_block_pp0_stage3, tmp_3_2_reg_920, ap_phi_reg_pp0_iter0_curr_output_0_3_4_1_reg_716, ap_phi_reg_pp0_iter0_curr_output_0_3_2_2_reg_750)
    begin
        if (((tmp_2_reg_908 = ap_const_lv1_1) and (tmp_3_2_reg_920 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_phi_mux_curr_output_0_3_2_2_phi_fu_753_p4 <= ap_phi_reg_pp0_iter0_curr_output_0_3_4_1_reg_716;
        else 
            ap_phi_mux_curr_output_0_3_2_2_phi_fu_753_p4 <= ap_phi_reg_pp0_iter0_curr_output_0_3_2_2_reg_750;
        end if; 
    end process;


    ap_phi_mux_curr_output_0_3_2_3_phi_fu_817_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_3_reg_964, tmp_3_3_reg_976, ap_phi_reg_pp0_iter1_curr_output_0_3_4_2_reg_783, ap_phi_reg_pp0_iter1_curr_output_0_3_2_3_reg_814)
    begin
        if (((tmp_3_3_reg_976 = ap_const_lv1_0) and (tmp_3_reg_964 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_curr_output_0_3_2_3_phi_fu_817_p4 <= ap_phi_reg_pp0_iter1_curr_output_0_3_4_2_reg_783;
        else 
            ap_phi_mux_curr_output_0_3_2_3_phi_fu_817_p4 <= ap_phi_reg_pp0_iter1_curr_output_0_3_2_3_reg_814;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_curr_output_0_1_2_0_reg_581 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_curr_output_0_1_2_3_reg_794 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_curr_output_0_1_4_2_reg_772 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_curr_output_0_2_2_0_reg_594 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_curr_output_0_2_2_3_reg_804 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_curr_output_0_2_4_2_reg_761 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_curr_output_0_3_2_0_reg_607 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_curr_output_0_3_2_3_reg_814 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_curr_output_0_3_4_2_reg_783 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op28_read_state2_assign_proc : process(tmp_s_reg_876, tmp_1_s_reg_880)
    begin
                ap_predicate_op28_read_state2 <= ((tmp_1_s_reg_880 = ap_const_lv1_1) and (tmp_s_reg_876 = ap_const_lv1_1));
    end process;


    ap_predicate_op31_read_state2_assign_proc : process(tmp_s_reg_876, tmp_2_s_reg_884)
    begin
                ap_predicate_op31_read_state2 <= ((tmp_2_s_reg_884 = ap_const_lv1_1) and (tmp_s_reg_876 = ap_const_lv1_1));
    end process;


    ap_predicate_op34_read_state2_assign_proc : process(tmp_s_reg_876, tmp_3_s_reg_888)
    begin
                ap_predicate_op34_read_state2 <= ((tmp_3_s_reg_888 = ap_const_lv1_1) and (tmp_s_reg_876 = ap_const_lv1_1));
    end process;


    ap_predicate_op40_read_state2_assign_proc : process(tmp_1_reg_892, tmp_1_1_reg_896)
    begin
                ap_predicate_op40_read_state2 <= ((tmp_1_1_reg_896 = ap_const_lv1_1) and (tmp_1_reg_892 = ap_const_lv1_1));
    end process;


    ap_predicate_op42_read_state2_assign_proc : process(tmp_1_reg_892, tmp_2_1_reg_900)
    begin
                ap_predicate_op42_read_state2 <= ((tmp_2_1_reg_900 = ap_const_lv1_1) and (tmp_1_reg_892 = ap_const_lv1_1));
    end process;


    ap_predicate_op44_read_state2_assign_proc : process(tmp_1_reg_892, tmp_3_1_reg_904)
    begin
                ap_predicate_op44_read_state2 <= ((tmp_3_1_reg_904 = ap_const_lv1_1) and (tmp_1_reg_892 = ap_const_lv1_1));
    end process;


    ap_predicate_op65_read_state3_assign_proc : process(tmp_2_reg_908, tmp_1_2_reg_912)
    begin
                ap_predicate_op65_read_state3 <= ((tmp_1_2_reg_912 = ap_const_lv1_1) and (tmp_2_reg_908 = ap_const_lv1_1));
    end process;


    ap_predicate_op67_read_state3_assign_proc : process(tmp_2_reg_908, tmp_2_2_reg_916)
    begin
                ap_predicate_op67_read_state3 <= ((tmp_2_2_reg_916 = ap_const_lv1_1) and (tmp_2_reg_908 = ap_const_lv1_1));
    end process;


    ap_predicate_op69_read_state3_assign_proc : process(tmp_2_reg_908, tmp_3_2_reg_920)
    begin
                ap_predicate_op69_read_state3 <= ((tmp_3_2_reg_920 = ap_const_lv1_1) and (tmp_2_reg_908 = ap_const_lv1_1));
    end process;


    ap_predicate_op86_read_state4_assign_proc : process(tmp_3_reg_964, tmp_1_3_reg_968)
    begin
                ap_predicate_op86_read_state4 <= ((tmp_1_3_reg_968 = ap_const_lv1_1) and (tmp_3_reg_964 = ap_const_lv1_1));
    end process;


    ap_predicate_op88_read_state4_assign_proc : process(tmp_3_reg_964, tmp_2_3_reg_972)
    begin
                ap_predicate_op88_read_state4 <= ((tmp_2_3_reg_972 = ap_const_lv1_1) and (tmp_3_reg_964 = ap_const_lv1_1));
    end process;


    ap_predicate_op90_read_state4_assign_proc : process(tmp_3_reg_964, tmp_3_3_reg_976)
    begin
                ap_predicate_op90_read_state4 <= ((tmp_3_3_reg_976 = ap_const_lv1_1) and (tmp_3_reg_964 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    outStream_TDATA_assign_proc : process(ap_ce, tmp_data_fu_824_p5, tmp_data_1_fu_837_p5, tmp_data_2_fu_850_p5, tmp_data_3_fu_863_p5, ap_condition_736, ap_condition_740, ap_condition_744, ap_condition_749)
    begin
        if ((ap_const_logic_1 = ap_ce)) then
            if ((ap_const_boolean_1 = ap_condition_749)) then 
                outStream_TDATA <= tmp_data_3_fu_863_p5;
            elsif ((ap_const_boolean_1 = ap_condition_744)) then 
                outStream_TDATA <= tmp_data_2_fu_850_p5;
            elsif ((ap_const_boolean_1 = ap_condition_740)) then 
                outStream_TDATA <= tmp_data_1_fu_837_p5;
            elsif ((ap_const_boolean_1 = ap_condition_736)) then 
                outStream_TDATA <= tmp_data_fu_824_p5;
            else 
                outStream_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            outStream_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    outStream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, tmp_2_reg_908, tmp_3_reg_964, outStream_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_s_reg_876, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_1_reg_892, ap_block_pp0_stage3)
    begin
        if ((((tmp_2_reg_908 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((tmp_1_reg_892 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((tmp_s_reg_876 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((tmp_3_reg_964 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            outStream_TDATA_blk_n <= outStream_TREADY;
        else 
            outStream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    outStream_TDEST_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, tmp_2_reg_908, tmp_3_reg_964, ap_ce, ap_CS_fsm_pp0_stage1, tmp_s_reg_876, ap_CS_fsm_pp0_stage2, tmp_1_reg_892, tmp_dest_V_reg_924, ap_port_reg_curr_input_dest_V, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (tmp_2_reg_908 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (tmp_1_reg_892 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_3_reg_964 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)))) then 
            outStream_TDEST <= tmp_dest_V_reg_924;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (tmp_s_reg_876 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            outStream_TDEST <= ap_port_reg_curr_input_dest_V;
        else 
            outStream_TDEST <= "XXXXXX";
        end if; 
    end process;


    outStream_TID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, tmp_2_reg_908, tmp_3_reg_964, ap_ce, ap_CS_fsm_pp0_stage1, tmp_s_reg_876, ap_CS_fsm_pp0_stage2, tmp_1_reg_892, tmp_id_V_reg_929, ap_port_reg_curr_input_id_V, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (tmp_2_reg_908 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (tmp_1_reg_892 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_3_reg_964 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)))) then 
            outStream_TID <= tmp_id_V_reg_929;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (tmp_s_reg_876 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            outStream_TID <= ap_port_reg_curr_input_id_V;
        else 
            outStream_TID <= "XXXXX";
        end if; 
    end process;


    outStream_TKEEP_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, tmp_2_reg_908, tmp_3_reg_964, ap_ce, ap_CS_fsm_pp0_stage1, tmp_s_reg_876, ap_CS_fsm_pp0_stage2, tmp_1_reg_892, tmp_keep_V_reg_944, ap_port_reg_curr_input_keep_V, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (tmp_2_reg_908 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (tmp_1_reg_892 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_3_reg_964 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)))) then 
            outStream_TKEEP <= tmp_keep_V_reg_944;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (tmp_s_reg_876 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            outStream_TKEEP <= ap_port_reg_curr_input_keep_V;
        else 
            outStream_TKEEP <= "XXXXXXXX";
        end if; 
    end process;


    outStream_TLAST_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, tmp_2_reg_908, tmp_3_reg_964, ap_ce, ap_CS_fsm_pp0_stage1, tmp_s_reg_876, ap_CS_fsm_pp0_stage2, tmp_1_reg_892, tmp_last_V_reg_995, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_3_reg_964 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then 
            outStream_TLAST <= tmp_last_V_reg_995;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (tmp_2_reg_908 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (tmp_1_reg_892 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (tmp_s_reg_876 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)))) then 
            outStream_TLAST <= ap_const_lv1_0;
        else 
            outStream_TLAST <= "X";
        end if; 
    end process;


    outStream_TSTRB_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, tmp_2_reg_908, tmp_3_reg_964, ap_ce, ap_CS_fsm_pp0_stage1, tmp_s_reg_876, ap_CS_fsm_pp0_stage2, tmp_1_reg_892, tmp_strb_V_reg_939, ap_port_reg_curr_input_strb_V, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (tmp_2_reg_908 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (tmp_1_reg_892 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_3_reg_964 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)))) then 
            outStream_TSTRB <= tmp_strb_V_reg_939;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (tmp_s_reg_876 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            outStream_TSTRB <= ap_port_reg_curr_input_strb_V;
        else 
            outStream_TSTRB <= "XXXXXXXX";
        end if; 
    end process;


    outStream_TUSER_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, tmp_2_reg_908, tmp_3_reg_964, ap_ce, ap_CS_fsm_pp0_stage1, tmp_s_reg_876, ap_CS_fsm_pp0_stage2, tmp_1_reg_892, tmp_user_V_reg_934, ap_port_reg_curr_input_user_V, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (tmp_2_reg_908 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (tmp_1_reg_892 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (tmp_3_reg_964 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)))) then 
            outStream_TUSER <= tmp_user_V_reg_934;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (tmp_s_reg_876 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            outStream_TUSER <= ap_port_reg_curr_input_user_V;
        else 
            outStream_TUSER <= "XX";
        end if; 
    end process;


    outStream_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, tmp_2_reg_908, tmp_3_reg_964, ap_block_pp0_stage3_11001, ap_ce, ap_CS_fsm_pp0_stage1, tmp_s_reg_876, ap_CS_fsm_pp0_stage2, tmp_1_reg_892, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((tmp_2_reg_908 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((tmp_1_reg_892 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce)) or ((tmp_s_reg_876 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce)) or ((tmp_3_reg_964 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce)))) then 
            outStream_TVALID <= ap_const_logic_1;
        else 
            outStream_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_group_0_V_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_0_V_V_empty_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_s_reg_876)
    begin
        if (((tmp_s_reg_876 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            out_stream_group_0_V_V_blk_n <= out_stream_group_0_V_V_empty_n;
        else 
            out_stream_group_0_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_group_0_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, tmp_s_reg_876, ap_block_pp0_stage1_11001)
    begin
        if (((tmp_s_reg_876 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_ce))) then 
            out_stream_group_0_V_V_read <= ap_const_logic_1;
        else 
            out_stream_group_0_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_group_10_V_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_2_reg_908, out_stream_group_10_V_V_empty_n, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_2_2_reg_916)
    begin
        if (((tmp_2_2_reg_916 = ap_const_lv1_1) and (tmp_2_reg_908 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_stream_group_10_V_V_blk_n <= out_stream_group_10_V_V_empty_n;
        else 
            out_stream_group_10_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_group_10_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage2, ap_predicate_op67_read_state3, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_op67_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_ce))) then 
            out_stream_group_10_V_V_read <= ap_const_logic_1;
        else 
            out_stream_group_10_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_group_11_V_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_2_reg_908, out_stream_group_11_V_V_empty_n, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_3_2_reg_920)
    begin
        if (((tmp_3_2_reg_920 = ap_const_lv1_1) and (tmp_2_reg_908 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_stream_group_11_V_V_blk_n <= out_stream_group_11_V_V_empty_n;
        else 
            out_stream_group_11_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_group_11_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage2, ap_predicate_op69_read_state3, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_op69_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_ce))) then 
            out_stream_group_11_V_V_read <= ap_const_logic_1;
        else 
            out_stream_group_11_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_group_12_V_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_3_reg_964, out_stream_group_12_V_V_empty_n)
    begin
        if (((tmp_3_reg_964 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_stream_group_12_V_V_blk_n <= out_stream_group_12_V_V_empty_n;
        else 
            out_stream_group_12_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_group_12_V_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_3_reg_964, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_3_reg_964 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_ce))) then 
            out_stream_group_12_V_V_read <= ap_const_logic_1;
        else 
            out_stream_group_12_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_group_13_V_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, out_stream_group_13_V_V_empty_n, ap_predicate_op86_read_state4, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op86_read_state4 = ap_const_boolean_1))) then 
            out_stream_group_13_V_V_blk_n <= out_stream_group_13_V_V_empty_n;
        else 
            out_stream_group_13_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_group_13_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_predicate_op86_read_state4, ap_block_pp0_stage3_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op86_read_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            out_stream_group_13_V_V_read <= ap_const_logic_1;
        else 
            out_stream_group_13_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_group_14_V_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, out_stream_group_14_V_V_empty_n, ap_predicate_op88_read_state4, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op88_read_state4 = ap_const_boolean_1))) then 
            out_stream_group_14_V_V_blk_n <= out_stream_group_14_V_V_empty_n;
        else 
            out_stream_group_14_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_group_14_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_predicate_op88_read_state4, ap_block_pp0_stage3_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op88_read_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            out_stream_group_14_V_V_read <= ap_const_logic_1;
        else 
            out_stream_group_14_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_group_15_V_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, out_stream_group_15_V_V_empty_n, ap_predicate_op90_read_state4, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op90_read_state4 = ap_const_boolean_1))) then 
            out_stream_group_15_V_V_blk_n <= out_stream_group_15_V_V_empty_n;
        else 
            out_stream_group_15_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_group_15_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_predicate_op90_read_state4, ap_block_pp0_stage3_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op90_read_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            out_stream_group_15_V_V_read <= ap_const_logic_1;
        else 
            out_stream_group_15_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_group_1_V_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_1_V_V_empty_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_s_reg_876, tmp_1_s_reg_880)
    begin
        if (((tmp_1_s_reg_880 = ap_const_lv1_1) and (tmp_s_reg_876 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            out_stream_group_1_V_V_blk_n <= out_stream_group_1_V_V_empty_n;
        else 
            out_stream_group_1_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_group_1_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_predicate_op28_read_state2, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op28_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_ce))) then 
            out_stream_group_1_V_V_read <= ap_const_logic_1;
        else 
            out_stream_group_1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_group_2_V_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_2_V_V_empty_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_s_reg_876, tmp_2_s_reg_884)
    begin
        if (((tmp_2_s_reg_884 = ap_const_lv1_1) and (tmp_s_reg_876 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            out_stream_group_2_V_V_blk_n <= out_stream_group_2_V_V_empty_n;
        else 
            out_stream_group_2_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_group_2_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_predicate_op31_read_state2, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op31_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_ce))) then 
            out_stream_group_2_V_V_read <= ap_const_logic_1;
        else 
            out_stream_group_2_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_group_3_V_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_3_V_V_empty_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_s_reg_876, tmp_3_s_reg_888)
    begin
        if (((tmp_3_s_reg_888 = ap_const_lv1_1) and (tmp_s_reg_876 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            out_stream_group_3_V_V_blk_n <= out_stream_group_3_V_V_empty_n;
        else 
            out_stream_group_3_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_group_3_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_predicate_op34_read_state2, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op34_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_ce))) then 
            out_stream_group_3_V_V_read <= ap_const_logic_1;
        else 
            out_stream_group_3_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_group_4_V_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_4_V_V_empty_n, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_1_reg_892)
    begin
        if (((tmp_1_reg_892 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_stream_group_4_V_V_blk_n <= out_stream_group_4_V_V_empty_n;
        else 
            out_stream_group_4_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_group_4_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage2, tmp_1_reg_892, ap_block_pp0_stage2_11001)
    begin
        if (((tmp_1_reg_892 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_ce))) then 
            out_stream_group_4_V_V_read <= ap_const_logic_1;
        else 
            out_stream_group_4_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_group_5_V_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_5_V_V_empty_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_1_reg_892, tmp_1_1_reg_896)
    begin
        if (((tmp_1_1_reg_896 = ap_const_lv1_1) and (tmp_1_reg_892 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            out_stream_group_5_V_V_blk_n <= out_stream_group_5_V_V_empty_n;
        else 
            out_stream_group_5_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_group_5_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_predicate_op40_read_state2, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op40_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_ce))) then 
            out_stream_group_5_V_V_read <= ap_const_logic_1;
        else 
            out_stream_group_5_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_group_6_V_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_6_V_V_empty_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_1_reg_892, tmp_2_1_reg_900)
    begin
        if (((tmp_2_1_reg_900 = ap_const_lv1_1) and (tmp_1_reg_892 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            out_stream_group_6_V_V_blk_n <= out_stream_group_6_V_V_empty_n;
        else 
            out_stream_group_6_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_group_6_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_predicate_op42_read_state2, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op42_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_ce))) then 
            out_stream_group_6_V_V_read <= ap_const_logic_1;
        else 
            out_stream_group_6_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_group_7_V_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, out_stream_group_7_V_V_empty_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, tmp_1_reg_892, tmp_3_1_reg_904)
    begin
        if (((tmp_3_1_reg_904 = ap_const_lv1_1) and (tmp_1_reg_892 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            out_stream_group_7_V_V_blk_n <= out_stream_group_7_V_V_empty_n;
        else 
            out_stream_group_7_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_group_7_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_predicate_op44_read_state2, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op44_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_ce))) then 
            out_stream_group_7_V_V_read <= ap_const_logic_1;
        else 
            out_stream_group_7_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_group_8_V_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, out_stream_group_8_V_V_empty_n, tmp_2_reg_908, ap_block_pp0_stage3)
    begin
        if (((tmp_2_reg_908 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            out_stream_group_8_V_V_blk_n <= out_stream_group_8_V_V_empty_n;
        else 
            out_stream_group_8_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_group_8_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, tmp_2_reg_908, ap_block_pp0_stage3_11001, ap_ce)
    begin
        if (((tmp_2_reg_908 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then 
            out_stream_group_8_V_V_read <= ap_const_logic_1;
        else 
            out_stream_group_8_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_group_9_V_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, tmp_2_reg_908, out_stream_group_9_V_V_empty_n, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, tmp_1_2_reg_912)
    begin
        if (((tmp_1_2_reg_912 = ap_const_lv1_1) and (tmp_2_reg_908 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            out_stream_group_9_V_V_blk_n <= out_stream_group_9_V_V_empty_n;
        else 
            out_stream_group_9_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_group_9_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage2, ap_predicate_op65_read_state3, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_op65_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_ce))) then 
            out_stream_group_9_V_V_read <= ap_const_logic_1;
        else 
            out_stream_group_9_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_1_nbreadreq_fu_330_p3 <= (0=>(out_stream_group_5_V_V_empty_n), others=>'-');
    tmp_1_2_nbreadreq_fu_362_p3 <= (0=>(out_stream_group_9_V_V_empty_n), others=>'-');
    tmp_1_3_nbreadreq_fu_497_p3 <= (0=>(out_stream_group_13_V_V_empty_n), others=>'-');
    tmp_1_nbreadreq_fu_322_p3 <= (0=>(out_stream_group_4_V_V_empty_n), others=>'-');
    tmp_1_s_nbreadreq_fu_298_p3 <= (0=>(out_stream_group_1_V_V_empty_n), others=>'-');
    tmp_2_1_nbreadreq_fu_338_p3 <= (0=>(out_stream_group_6_V_V_empty_n), others=>'-');
    tmp_2_2_nbreadreq_fu_370_p3 <= (0=>(out_stream_group_10_V_V_empty_n), others=>'-');
    tmp_2_3_nbreadreq_fu_505_p3 <= (0=>(out_stream_group_14_V_V_empty_n), others=>'-');
    tmp_2_nbreadreq_fu_354_p3 <= (0=>(out_stream_group_8_V_V_empty_n), others=>'-');
    tmp_2_s_nbreadreq_fu_306_p3 <= (0=>(out_stream_group_2_V_V_empty_n), others=>'-');
    tmp_3_1_nbreadreq_fu_346_p3 <= (0=>(out_stream_group_7_V_V_empty_n), others=>'-');
    tmp_3_2_nbreadreq_fu_378_p3 <= (0=>(out_stream_group_11_V_V_empty_n), others=>'-');
    tmp_3_3_nbreadreq_fu_513_p3 <= (0=>(out_stream_group_15_V_V_empty_n), others=>'-');
    tmp_3_nbreadreq_fu_489_p3 <= (0=>(out_stream_group_12_V_V_empty_n), others=>'-');
    tmp_3_s_nbreadreq_fu_314_p3 <= (0=>(out_stream_group_3_V_V_empty_n), others=>'-');
    tmp_data_1_fu_837_p5 <= (((ap_phi_mux_curr_output_0_3_2_1_phi_fu_684_p4 & ap_phi_mux_curr_output_0_2_2_1_phi_fu_673_p4) & ap_phi_mux_curr_output_0_1_2_1_phi_fu_662_p4) & out_stream_group_4_V_V_dout);
    tmp_data_2_fu_850_p5 <= (((ap_phi_mux_curr_output_0_3_2_2_phi_fu_753_p4 & ap_phi_mux_curr_output_0_2_2_2_phi_fu_742_p4) & ap_phi_mux_curr_output_0_1_2_2_phi_fu_731_p4) & out_stream_group_8_V_V_dout);
    tmp_data_3_fu_863_p5 <= (((ap_phi_mux_curr_output_0_3_2_3_phi_fu_817_p4 & ap_phi_mux_curr_output_0_2_2_3_phi_fu_807_p4) & ap_phi_mux_curr_output_0_1_2_3_phi_fu_797_p4) & out_stream_group_12_V_V_dout);
    tmp_data_fu_824_p5 <= (((ap_phi_mux_curr_output_0_3_2_0_phi_fu_611_p4 & ap_phi_mux_curr_output_0_2_2_0_phi_fu_598_p4) & ap_phi_mux_curr_output_0_1_2_0_phi_fu_585_p4) & out_stream_group_0_V_V_dout);
    tmp_s_nbreadreq_fu_290_p3 <= (0=>(out_stream_group_0_V_V_empty_n), others=>'-');
end behav;
