
ScreenOLED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053fc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00014998  0800558c  0800558c  0000658c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019f24  08019f24  0001b1c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08019f24  08019f24  0001af24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08019f2c  08019f2c  0001b1c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08019f2c  08019f2c  0001af2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08019f30  08019f30  0001af30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001c0  20000000  08019f34  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000674  200001c0  0801a0f4  0001b1c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000834  0801a0f4  0001b834  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001b1c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fe63  00000000  00000000  0001b1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002703  00000000  00000000  0002b053  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db8  00000000  00000000  0002d758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a9c  00000000  00000000  0002e510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027355  00000000  00000000  0002efac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012271  00000000  00000000  00056301  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec6cb  00000000  00000000  00068572  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00154c3d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c5c  00000000  00000000  00154c80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001588dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001c0 	.word	0x200001c0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005574 	.word	0x08005574

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001c4 	.word	0x200001c4
 80001cc:	08005574 	.word	0x08005574

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB14   ------> I2C2_SDA
*/
void MX_GPIO_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b08a      	sub	sp, #40	@ 0x28
 80005a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a2:	f107 0314 	add.w	r3, r7, #20
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	605a      	str	r2, [r3, #4]
 80005ac:	609a      	str	r2, [r3, #8]
 80005ae:	60da      	str	r2, [r3, #12]
 80005b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005b2:	4b38      	ldr	r3, [pc, #224]	@ (8000694 <MX_GPIO_Init+0xf8>)
 80005b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005b6:	4a37      	ldr	r2, [pc, #220]	@ (8000694 <MX_GPIO_Init+0xf8>)
 80005b8:	f043 0304 	orr.w	r3, r3, #4
 80005bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005be:	4b35      	ldr	r3, [pc, #212]	@ (8000694 <MX_GPIO_Init+0xf8>)
 80005c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005c2:	f003 0304 	and.w	r3, r3, #4
 80005c6:	613b      	str	r3, [r7, #16]
 80005c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005ca:	4b32      	ldr	r3, [pc, #200]	@ (8000694 <MX_GPIO_Init+0xf8>)
 80005cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ce:	4a31      	ldr	r2, [pc, #196]	@ (8000694 <MX_GPIO_Init+0xf8>)
 80005d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005d6:	4b2f      	ldr	r3, [pc, #188]	@ (8000694 <MX_GPIO_Init+0xf8>)
 80005d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005de:	60fb      	str	r3, [r7, #12]
 80005e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e2:	4b2c      	ldr	r3, [pc, #176]	@ (8000694 <MX_GPIO_Init+0xf8>)
 80005e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005e6:	4a2b      	ldr	r2, [pc, #172]	@ (8000694 <MX_GPIO_Init+0xf8>)
 80005e8:	f043 0301 	orr.w	r3, r3, #1
 80005ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005ee:	4b29      	ldr	r3, [pc, #164]	@ (8000694 <MX_GPIO_Init+0xf8>)
 80005f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005f2:	f003 0301 	and.w	r3, r3, #1
 80005f6:	60bb      	str	r3, [r7, #8]
 80005f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005fa:	4b26      	ldr	r3, [pc, #152]	@ (8000694 <MX_GPIO_Init+0xf8>)
 80005fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005fe:	4a25      	ldr	r2, [pc, #148]	@ (8000694 <MX_GPIO_Init+0xf8>)
 8000600:	f043 0302 	orr.w	r3, r3, #2
 8000604:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000606:	4b23      	ldr	r3, [pc, #140]	@ (8000694 <MX_GPIO_Init+0xf8>)
 8000608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800060a:	f003 0302 	and.w	r3, r3, #2
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000612:	2200      	movs	r2, #0
 8000614:	2120      	movs	r1, #32
 8000616:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800061a:	f001 fdcf 	bl	80021bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800061e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000622:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000624:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062a:	2300      	movs	r3, #0
 800062c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800062e:	f107 0314 	add.w	r3, r7, #20
 8000632:	4619      	mov	r1, r3
 8000634:	4818      	ldr	r0, [pc, #96]	@ (8000698 <MX_GPIO_Init+0xfc>)
 8000636:	f001 fbff 	bl	8001e38 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800063a:	2320      	movs	r3, #32
 800063c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800063e:	2301      	movs	r3, #1
 8000640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000642:	2300      	movs	r3, #0
 8000644:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000646:	2300      	movs	r3, #0
 8000648:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800064a:	f107 0314 	add.w	r3, r7, #20
 800064e:	4619      	mov	r1, r3
 8000650:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000654:	f001 fbf0 	bl	8001e38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000658:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800065c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800065e:	2312      	movs	r3, #18
 8000660:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000662:	2300      	movs	r3, #0
 8000664:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000666:	2303      	movs	r3, #3
 8000668:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800066a:	2304      	movs	r3, #4
 800066c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800066e:	f107 0314 	add.w	r3, r7, #20
 8000672:	4619      	mov	r1, r3
 8000674:	4809      	ldr	r0, [pc, #36]	@ (800069c <MX_GPIO_Init+0x100>)
 8000676:	f001 fbdf 	bl	8001e38 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800067a:	2200      	movs	r2, #0
 800067c:	2100      	movs	r1, #0
 800067e:	2028      	movs	r0, #40	@ 0x28
 8000680:	f001 fba3 	bl	8001dca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000684:	2028      	movs	r0, #40	@ 0x28
 8000686:	f001 fbbc 	bl	8001e02 <HAL_NVIC_EnableIRQ>

}
 800068a:	bf00      	nop
 800068c:	3728      	adds	r7, #40	@ 0x28
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	40021000 	.word	0x40021000
 8000698:	48000800 	.word	0x48000800
 800069c:	48000400 	.word	0x48000400

080006a0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006a4:	4b1b      	ldr	r3, [pc, #108]	@ (8000714 <MX_I2C1_Init+0x74>)
 80006a6:	4a1c      	ldr	r2, [pc, #112]	@ (8000718 <MX_I2C1_Init+0x78>)
 80006a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 80006aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000714 <MX_I2C1_Init+0x74>)
 80006ac:	4a1b      	ldr	r2, [pc, #108]	@ (800071c <MX_I2C1_Init+0x7c>)
 80006ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80006b0:	4b18      	ldr	r3, [pc, #96]	@ (8000714 <MX_I2C1_Init+0x74>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006b6:	4b17      	ldr	r3, [pc, #92]	@ (8000714 <MX_I2C1_Init+0x74>)
 80006b8:	2201      	movs	r2, #1
 80006ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006bc:	4b15      	ldr	r3, [pc, #84]	@ (8000714 <MX_I2C1_Init+0x74>)
 80006be:	2200      	movs	r2, #0
 80006c0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80006c2:	4b14      	ldr	r3, [pc, #80]	@ (8000714 <MX_I2C1_Init+0x74>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006c8:	4b12      	ldr	r3, [pc, #72]	@ (8000714 <MX_I2C1_Init+0x74>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006ce:	4b11      	ldr	r3, [pc, #68]	@ (8000714 <MX_I2C1_Init+0x74>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000714 <MX_I2C1_Init+0x74>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006da:	480e      	ldr	r0, [pc, #56]	@ (8000714 <MX_I2C1_Init+0x74>)
 80006dc:	f001 fd9e 	bl	800221c <HAL_I2C_Init>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80006e6:	f000 f8fc 	bl	80008e2 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006ea:	2100      	movs	r1, #0
 80006ec:	4809      	ldr	r0, [pc, #36]	@ (8000714 <MX_I2C1_Init+0x74>)
 80006ee:	f002 f9b3 	bl	8002a58 <HAL_I2CEx_ConfigAnalogFilter>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80006f8:	f000 f8f3 	bl	80008e2 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80006fc:	2100      	movs	r1, #0
 80006fe:	4805      	ldr	r0, [pc, #20]	@ (8000714 <MX_I2C1_Init+0x74>)
 8000700:	f002 f9f5 	bl	8002aee <HAL_I2CEx_ConfigDigitalFilter>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800070a:	f000 f8ea 	bl	80008e2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800070e:	bf00      	nop
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	200001dc 	.word	0x200001dc
 8000718:	40005400 	.word	0x40005400
 800071c:	10d19ce4 	.word	0x10d19ce4

08000720 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b0ac      	sub	sp, #176	@ 0xb0
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000728:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800072c:	2200      	movs	r2, #0
 800072e:	601a      	str	r2, [r3, #0]
 8000730:	605a      	str	r2, [r3, #4]
 8000732:	609a      	str	r2, [r3, #8]
 8000734:	60da      	str	r2, [r3, #12]
 8000736:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000738:	f107 0314 	add.w	r3, r7, #20
 800073c:	2288      	movs	r2, #136	@ 0x88
 800073e:	2100      	movs	r1, #0
 8000740:	4618      	mov	r0, r3
 8000742:	f004 fab3 	bl	8004cac <memset>
  if(i2cHandle->Instance==I2C1)
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	4a21      	ldr	r2, [pc, #132]	@ (80007d0 <HAL_I2C_MspInit+0xb0>)
 800074c:	4293      	cmp	r3, r2
 800074e:	d13b      	bne.n	80007c8 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000750:	2340      	movs	r3, #64	@ 0x40
 8000752:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000754:	2300      	movs	r3, #0
 8000756:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000758:	f107 0314 	add.w	r3, r7, #20
 800075c:	4618      	mov	r0, r3
 800075e:	f003 f877 	bl	8003850 <HAL_RCCEx_PeriphCLKConfig>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d001      	beq.n	800076c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000768:	f000 f8bb 	bl	80008e2 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800076c:	4b19      	ldr	r3, [pc, #100]	@ (80007d4 <HAL_I2C_MspInit+0xb4>)
 800076e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000770:	4a18      	ldr	r2, [pc, #96]	@ (80007d4 <HAL_I2C_MspInit+0xb4>)
 8000772:	f043 0302 	orr.w	r3, r3, #2
 8000776:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000778:	4b16      	ldr	r3, [pc, #88]	@ (80007d4 <HAL_I2C_MspInit+0xb4>)
 800077a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800077c:	f003 0302 	and.w	r3, r3, #2
 8000780:	613b      	str	r3, [r7, #16]
 8000782:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000784:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000788:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800078c:	2312      	movs	r3, #18
 800078e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000792:	2300      	movs	r3, #0
 8000794:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000798:	2303      	movs	r3, #3
 800079a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800079e:	2304      	movs	r3, #4
 80007a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007a4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80007a8:	4619      	mov	r1, r3
 80007aa:	480b      	ldr	r0, [pc, #44]	@ (80007d8 <HAL_I2C_MspInit+0xb8>)
 80007ac:	f001 fb44 	bl	8001e38 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007b0:	4b08      	ldr	r3, [pc, #32]	@ (80007d4 <HAL_I2C_MspInit+0xb4>)
 80007b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007b4:	4a07      	ldr	r2, [pc, #28]	@ (80007d4 <HAL_I2C_MspInit+0xb4>)
 80007b6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80007ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80007bc:	4b05      	ldr	r3, [pc, #20]	@ (80007d4 <HAL_I2C_MspInit+0xb4>)
 80007be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80007c4:	60fb      	str	r3, [r7, #12]
 80007c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80007c8:	bf00      	nop
 80007ca:	37b0      	adds	r7, #176	@ 0xb0
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	40005400 	.word	0x40005400
 80007d4:	40021000 	.word	0x40021000
 80007d8:	48000400 	.word	0x48000400

080007dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007e2:	f001 f977 	bl	8001ad4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007e6:	f000 f82b 	bl	8000840 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007ea:	f7ff fed7 	bl	800059c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007ee:	f000 fdbd 	bl	800136c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80007f2:	f7ff ff55 	bl	80006a0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 80007f6:	f000 fea7 	bl	8001548 <ssd1306_Init>
////  ssd1306_Fill(White);
////  ssd1306_UpdateScreen();
  Init_bitmap();
 80007fa:	f000 f98b 	bl	8000b14 <Init_bitmap>
//  ssd1306_SetCursor(10,20);
//  ssd1306_WriteString("Init...", Font_16x26, White);
//  ssd1306_UpdateScreen();
//  HAL_Delay(200);
  ssd1306_SetCursor(20,20);
 80007fe:	2114      	movs	r1, #20
 8000800:	2014      	movs	r0, #20
 8000802:	f001 f857 	bl	80018b4 <ssd1306_SetCursor>
  ssd1306_Fill(Black);
 8000806:	2000      	movs	r0, #0
 8000808:	f000 ff08 	bl	800161c <ssd1306_Fill>
  ssd1306_WriteString("Ready", Font_16x26, White);
 800080c:	4b0a      	ldr	r3, [pc, #40]	@ (8000838 <main+0x5c>)
 800080e:	2201      	movs	r2, #1
 8000810:	9200      	str	r2, [sp, #0]
 8000812:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000814:	4809      	ldr	r0, [pc, #36]	@ (800083c <main+0x60>)
 8000816:	f001 f827 	bl	8001868 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 800081a:	f000 ff17 	bl	800164c <ssd1306_UpdateScreen>
  HAL_Delay(100);
 800081e:	2064      	movs	r0, #100	@ 0x64
 8000820:	f001 f9d4 	bl	8001bcc <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      displayMenu();
 8000824:	f000 fbbe 	bl	8000fa4 <displayMenu>
      checkMenuTimeout();
 8000828:	f000 fa9c 	bl	8000d64 <checkMenuTimeout>
      HAL_Delay(50);
 800082c:	2032      	movs	r0, #50	@ 0x32
 800082e:	f001 f9cd 	bl	8001bcc <HAL_Delay>
      displayMenu();
 8000832:	bf00      	nop
 8000834:	e7f6      	b.n	8000824 <main+0x48>
 8000836:	bf00      	nop
 8000838:	08019ee4 	.word	0x08019ee4
 800083c:	0800558c 	.word	0x0800558c

08000840 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b096      	sub	sp, #88	@ 0x58
 8000844:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000846:	f107 0314 	add.w	r3, r7, #20
 800084a:	2244      	movs	r2, #68	@ 0x44
 800084c:	2100      	movs	r1, #0
 800084e:	4618      	mov	r0, r3
 8000850:	f004 fa2c 	bl	8004cac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000854:	463b      	mov	r3, r7
 8000856:	2200      	movs	r2, #0
 8000858:	601a      	str	r2, [r3, #0]
 800085a:	605a      	str	r2, [r3, #4]
 800085c:	609a      	str	r2, [r3, #8]
 800085e:	60da      	str	r2, [r3, #12]
 8000860:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000862:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000866:	f002 f99d 	bl	8002ba4 <HAL_PWREx_ControlVoltageScaling>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000870:	f000 f837 	bl	80008e2 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000874:	2302      	movs	r3, #2
 8000876:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000878:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800087c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800087e:	2310      	movs	r3, #16
 8000880:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000882:	2302      	movs	r3, #2
 8000884:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000886:	2302      	movs	r3, #2
 8000888:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800088a:	2301      	movs	r3, #1
 800088c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800088e:	230a      	movs	r3, #10
 8000890:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000892:	2307      	movs	r3, #7
 8000894:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000896:	2302      	movs	r3, #2
 8000898:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800089a:	2302      	movs	r3, #2
 800089c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800089e:	f107 0314 	add.w	r3, r7, #20
 80008a2:	4618      	mov	r0, r3
 80008a4:	f002 f9d4 	bl	8002c50 <HAL_RCC_OscConfig>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80008ae:	f000 f818 	bl	80008e2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008b2:	230f      	movs	r3, #15
 80008b4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008b6:	2303      	movs	r3, #3
 80008b8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ba:	2300      	movs	r3, #0
 80008bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008be:	2300      	movs	r3, #0
 80008c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008c2:	2300      	movs	r3, #0
 80008c4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008c6:	463b      	mov	r3, r7
 80008c8:	2104      	movs	r1, #4
 80008ca:	4618      	mov	r0, r3
 80008cc:	f002 fd9c 	bl	8003408 <HAL_RCC_ClockConfig>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80008d6:	f000 f804 	bl	80008e2 <Error_Handler>
  }
}
 80008da:	bf00      	nop
 80008dc:	3758      	adds	r7, #88	@ 0x58
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}

080008e2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008e2:	b480      	push	{r7}
 80008e4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008e6:	b672      	cpsid	i
}
 80008e8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008ea:	bf00      	nop
 80008ec:	e7fd      	b.n	80008ea <Error_Handler+0x8>
	...

080008f0 <brightnessToPercent>:
const uint8_t AnimMenuLength = sizeof(AnimMenuItems) / sizeof(AnimMenuItems[0]);

// Gestion du timeout
uint32_t lastButtonPress = 0;

static int brightnessToPercent(uint8_t brightness) {
 80008f0:	b480      	push	{r7}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	4603      	mov	r3, r0
 80008f8:	71fb      	strb	r3, [r7, #7]
    switch (brightness) {
 80008fa:	79fb      	ldrb	r3, [r7, #7]
 80008fc:	2bff      	cmp	r3, #255	@ 0xff
 80008fe:	d00a      	beq.n	8000916 <brightnessToPercent+0x26>
 8000900:	2bff      	cmp	r3, #255	@ 0xff
 8000902:	dc10      	bgt.n	8000926 <brightnessToPercent+0x36>
 8000904:	2baa      	cmp	r3, #170	@ 0xaa
 8000906:	d008      	beq.n	800091a <brightnessToPercent+0x2a>
 8000908:	2baa      	cmp	r3, #170	@ 0xaa
 800090a:	dc0c      	bgt.n	8000926 <brightnessToPercent+0x36>
 800090c:	2b14      	cmp	r3, #20
 800090e:	d008      	beq.n	8000922 <brightnessToPercent+0x32>
 8000910:	2b55      	cmp	r3, #85	@ 0x55
 8000912:	d004      	beq.n	800091e <brightnessToPercent+0x2e>
 8000914:	e007      	b.n	8000926 <brightnessToPercent+0x36>
        case 255: return 100;
 8000916:	2364      	movs	r3, #100	@ 0x64
 8000918:	e010      	b.n	800093c <brightnessToPercent+0x4c>
        case 170: return 67;
 800091a:	2343      	movs	r3, #67	@ 0x43
 800091c:	e00e      	b.n	800093c <brightnessToPercent+0x4c>
        case 85:  return 33;
 800091e:	2321      	movs	r3, #33	@ 0x21
 8000920:	e00c      	b.n	800093c <brightnessToPercent+0x4c>
        case 20:  return 8;
 8000922:	2308      	movs	r3, #8
 8000924:	e00a      	b.n	800093c <brightnessToPercent+0x4c>
        default:  return (brightness * 100) / 255;
 8000926:	79fb      	ldrb	r3, [r7, #7]
 8000928:	2264      	movs	r2, #100	@ 0x64
 800092a:	fb02 f303 	mul.w	r3, r2, r3
 800092e:	4a06      	ldr	r2, [pc, #24]	@ (8000948 <brightnessToPercent+0x58>)
 8000930:	fb82 1203 	smull	r1, r2, r2, r3
 8000934:	441a      	add	r2, r3
 8000936:	11d2      	asrs	r2, r2, #7
 8000938:	17db      	asrs	r3, r3, #31
 800093a:	1ad3      	subs	r3, r2, r3
    }
}
 800093c:	4618      	mov	r0, r3
 800093e:	370c      	adds	r7, #12
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr
 8000948:	80808081 	.word	0x80808081

0800094c <oled_cat>:
	ssd1306_Fill(White);
	ssd1306_DrawBitmap(0,0,garfield_128x64,128,64,Black);
	ssd1306_UpdateScreen();
}

void oled_cat(){
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8000952:	2000      	movs	r0, #0
 8000954:	f000 fe62 	bl	800161c <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0,epd_bitmap_cat_head_64,128,64,White);
 8000958:	2301      	movs	r3, #1
 800095a:	9301      	str	r3, [sp, #4]
 800095c:	2340      	movs	r3, #64	@ 0x40
 800095e:	9300      	str	r3, [sp, #0]
 8000960:	2380      	movs	r3, #128	@ 0x80
 8000962:	4a05      	ldr	r2, [pc, #20]	@ (8000978 <oled_cat+0x2c>)
 8000964:	2100      	movs	r1, #0
 8000966:	2000      	movs	r0, #0
 8000968:	f001 f828 	bl	80019bc <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 800096c:	f000 fe6e 	bl	800164c <ssd1306_UpdateScreen>
}
 8000970:	bf00      	nop
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	08008a70 	.word	0x08008a70

0800097c <oled_mouse>:

void oled_mouse(){
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8000982:	2000      	movs	r0, #0
 8000984:	f000 fe4a 	bl	800161c <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0,epd_bitmap_mouse_head_64,128,64,White);
 8000988:	2301      	movs	r3, #1
 800098a:	9301      	str	r3, [sp, #4]
 800098c:	2340      	movs	r3, #64	@ 0x40
 800098e:	9300      	str	r3, [sp, #0]
 8000990:	2380      	movs	r3, #128	@ 0x80
 8000992:	4a05      	ldr	r2, [pc, #20]	@ (80009a8 <oled_mouse+0x2c>)
 8000994:	2100      	movs	r1, #0
 8000996:	2000      	movs	r0, #0
 8000998:	f001 f810 	bl	80019bc <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 800099c:	f000 fe56 	bl	800164c <ssd1306_UpdateScreen>
}
 80009a0:	bf00      	nop
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	08008e70 	.word	0x08008e70

080009ac <kirby_bitmap_tick>:
		i++;
	}

}

void kirby_bitmap_tick(void) {
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af02      	add	r7, sp, #8
    uint32_t now = HAL_GetTick();
 80009b2:	f001 f8ff 	bl	8001bb4 <HAL_GetTick>
 80009b6:	6078      	str	r0, [r7, #4]

    if (now - lastUpdateKirby > 120) {  // avance toutes les 40 ms
 80009b8:	4b17      	ldr	r3, [pc, #92]	@ (8000a18 <kirby_bitmap_tick+0x6c>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	687a      	ldr	r2, [r7, #4]
 80009be:	1ad3      	subs	r3, r2, r3
 80009c0:	2b78      	cmp	r3, #120	@ 0x78
 80009c2:	d925      	bls.n	8000a10 <kirby_bitmap_tick+0x64>
        lastUpdateKirby = now;
 80009c4:	4a14      	ldr	r2, [pc, #80]	@ (8000a18 <kirby_bitmap_tick+0x6c>)
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	6013      	str	r3, [r2, #0]

        ssd1306_Fill(Black);
 80009ca:	2000      	movs	r0, #0
 80009cc:	f000 fe26 	bl	800161c <ssd1306_Fill>
        ssd1306_DrawBitmap(0, 0,
 80009d0:	4b12      	ldr	r3, [pc, #72]	@ (8000a1c <kirby_bitmap_tick+0x70>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	461a      	mov	r2, r3
 80009d6:	4b12      	ldr	r3, [pc, #72]	@ (8000a20 <kirby_bitmap_tick+0x74>)
 80009d8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80009dc:	2301      	movs	r3, #1
 80009de:	9301      	str	r3, [sp, #4]
 80009e0:	2340      	movs	r3, #64	@ 0x40
 80009e2:	9300      	str	r3, [sp, #0]
 80009e4:	2380      	movs	r3, #128	@ 0x80
 80009e6:	2100      	movs	r1, #0
 80009e8:	2000      	movs	r0, #0
 80009ea:	f000 ffe7 	bl	80019bc <ssd1306_DrawBitmap>
            kirby_bitmap_allArray[kirbyFrame],
            128, 64, White);
        ssd1306_UpdateScreen();
 80009ee:	f000 fe2d 	bl	800164c <ssd1306_UpdateScreen>

        kirbyFrame++;
 80009f2:	4b0a      	ldr	r3, [pc, #40]	@ (8000a1c <kirby_bitmap_tick+0x70>)
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	3301      	adds	r3, #1
 80009f8:	b2da      	uxtb	r2, r3
 80009fa:	4b08      	ldr	r3, [pc, #32]	@ (8000a1c <kirby_bitmap_tick+0x70>)
 80009fc:	701a      	strb	r2, [r3, #0]
        if (kirbyFrame >= kirby_bitmap_allArray_LEN) {
 80009fe:	4b07      	ldr	r3, [pc, #28]	@ (8000a1c <kirby_bitmap_tick+0x70>)
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	461a      	mov	r2, r3
 8000a04:	2320      	movs	r3, #32
 8000a06:	429a      	cmp	r2, r3
 8000a08:	db02      	blt.n	8000a10 <kirby_bitmap_tick+0x64>
            kirbyFrame = 0;  // pour relancer la boucle
 8000a0a:	4b04      	ldr	r3, [pc, #16]	@ (8000a1c <kirby_bitmap_tick+0x70>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8000a10:	bf00      	nop
 8000a12:	3708      	adds	r7, #8
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	20000240 	.word	0x20000240
 8000a1c:	2000023c 	.word	0x2000023c
 8000a20:	20000034 	.word	0x20000034

08000a24 <scared_cat_bitmap_tick>:

void scared_cat_bitmap_tick(void) {
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b084      	sub	sp, #16
 8000a28:	af02      	add	r7, sp, #8
    uint32_t now = HAL_GetTick();
 8000a2a:	f001 f8c3 	bl	8001bb4 <HAL_GetTick>
 8000a2e:	6078      	str	r0, [r7, #4]

    if (now - lastUpdateCat > 120) {  // avance toutes les 40 ms sans bloquer comme un while
 8000a30:	4b17      	ldr	r3, [pc, #92]	@ (8000a90 <scared_cat_bitmap_tick+0x6c>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	687a      	ldr	r2, [r7, #4]
 8000a36:	1ad3      	subs	r3, r2, r3
 8000a38:	2b78      	cmp	r3, #120	@ 0x78
 8000a3a:	d925      	bls.n	8000a88 <scared_cat_bitmap_tick+0x64>
        lastUpdateCat = now;
 8000a3c:	4a14      	ldr	r2, [pc, #80]	@ (8000a90 <scared_cat_bitmap_tick+0x6c>)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	6013      	str	r3, [r2, #0]

        ssd1306_Fill(Black);
 8000a42:	2000      	movs	r0, #0
 8000a44:	f000 fdea 	bl	800161c <ssd1306_Fill>
        ssd1306_DrawBitmap(0, 0,
 8000a48:	4b12      	ldr	r3, [pc, #72]	@ (8000a94 <scared_cat_bitmap_tick+0x70>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	461a      	mov	r2, r3
 8000a4e:	4b12      	ldr	r3, [pc, #72]	@ (8000a98 <scared_cat_bitmap_tick+0x74>)
 8000a50:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000a54:	2301      	movs	r3, #1
 8000a56:	9301      	str	r3, [sp, #4]
 8000a58:	2340      	movs	r3, #64	@ 0x40
 8000a5a:	9300      	str	r3, [sp, #0]
 8000a5c:	2380      	movs	r3, #128	@ 0x80
 8000a5e:	2100      	movs	r1, #0
 8000a60:	2000      	movs	r0, #0
 8000a62:	f000 ffab 	bl	80019bc <ssd1306_DrawBitmap>
            scared_cat_bitmap_allArray[catFrame],
            128, 64, White);
        ssd1306_UpdateScreen();
 8000a66:	f000 fdf1 	bl	800164c <ssd1306_UpdateScreen>

        catFrame++;
 8000a6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a94 <scared_cat_bitmap_tick+0x70>)
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	3301      	adds	r3, #1
 8000a70:	b2da      	uxtb	r2, r3
 8000a72:	4b08      	ldr	r3, [pc, #32]	@ (8000a94 <scared_cat_bitmap_tick+0x70>)
 8000a74:	701a      	strb	r2, [r3, #0]
        if (catFrame >= scared_cat_bitmap_allArray_LEN) {
 8000a76:	4b07      	ldr	r3, [pc, #28]	@ (8000a94 <scared_cat_bitmap_tick+0x70>)
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	2319      	movs	r3, #25
 8000a7e:	429a      	cmp	r2, r3
 8000a80:	db02      	blt.n	8000a88 <scared_cat_bitmap_tick+0x64>
            catFrame = 0;
 8000a82:	4b04      	ldr	r3, [pc, #16]	@ (8000a94 <scared_cat_bitmap_tick+0x70>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8000a88:	bf00      	nop
 8000a8a:	3708      	adds	r7, #8
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	20000248 	.word	0x20000248
 8000a94:	20000244 	.word	0x20000244
 8000a98:	200000b4 	.word	0x200000b4

08000a9c <Init_bitmap_tick>:

void Init_bitmap_tick(void) {
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b084      	sub	sp, #16
 8000aa0:	af02      	add	r7, sp, #8
    uint32_t now = HAL_GetTick();
 8000aa2:	f001 f887 	bl	8001bb4 <HAL_GetTick>
 8000aa6:	6078      	str	r0, [r7, #4]

    if (now - lastUpdateInit > 120) {  // avance toutes les 40 ms sans bloquer comme un while
 8000aa8:	4b17      	ldr	r3, [pc, #92]	@ (8000b08 <Init_bitmap_tick+0x6c>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	687a      	ldr	r2, [r7, #4]
 8000aae:	1ad3      	subs	r3, r2, r3
 8000ab0:	2b78      	cmp	r3, #120	@ 0x78
 8000ab2:	d925      	bls.n	8000b00 <Init_bitmap_tick+0x64>
        lastUpdateInit = now;
 8000ab4:	4a14      	ldr	r2, [pc, #80]	@ (8000b08 <Init_bitmap_tick+0x6c>)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	6013      	str	r3, [r2, #0]

        ssd1306_Fill(Black);
 8000aba:	2000      	movs	r0, #0
 8000abc:	f000 fdae 	bl	800161c <ssd1306_Fill>
        ssd1306_DrawBitmap(0, 0,
 8000ac0:	4b12      	ldr	r3, [pc, #72]	@ (8000b0c <Init_bitmap_tick+0x70>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	4b12      	ldr	r3, [pc, #72]	@ (8000b10 <Init_bitmap_tick+0x74>)
 8000ac8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000acc:	2301      	movs	r3, #1
 8000ace:	9301      	str	r3, [sp, #4]
 8000ad0:	2340      	movs	r3, #64	@ 0x40
 8000ad2:	9300      	str	r3, [sp, #0]
 8000ad4:	2380      	movs	r3, #128	@ 0x80
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	2000      	movs	r0, #0
 8000ada:	f000 ff6f 	bl	80019bc <ssd1306_DrawBitmap>
            Init_bitmap_allArray[InitFrame],
            128, 64, White);
        ssd1306_UpdateScreen();
 8000ade:	f000 fdb5 	bl	800164c <ssd1306_UpdateScreen>

        InitFrame++;
 8000ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8000b0c <Init_bitmap_tick+0x70>)
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	b2da      	uxtb	r2, r3
 8000aea:	4b08      	ldr	r3, [pc, #32]	@ (8000b0c <Init_bitmap_tick+0x70>)
 8000aec:	701a      	strb	r2, [r3, #0]
        if (InitFrame >= Init_bitmap_allArray_LEN) {
 8000aee:	4b07      	ldr	r3, [pc, #28]	@ (8000b0c <Init_bitmap_tick+0x70>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	461a      	mov	r2, r3
 8000af4:	230d      	movs	r3, #13
 8000af6:	429a      	cmp	r2, r3
 8000af8:	db02      	blt.n	8000b00 <Init_bitmap_tick+0x64>
            InitFrame = 0;
 8000afa:	4b04      	ldr	r3, [pc, #16]	@ (8000b0c <Init_bitmap_tick+0x70>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8000b00:	bf00      	nop
 8000b02:	3708      	adds	r7, #8
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	20000238 	.word	0x20000238
 8000b0c:	20000234 	.word	0x20000234
 8000b10:	20000000 	.word	0x20000000

08000b14 <Init_bitmap>:

void Init_bitmap(){
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af02      	add	r7, sp, #8
	int i = 0;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	607b      	str	r3, [r7, #4]
	while (i < Init_bitmap_allArray_LEN){
 8000b1e:	e017      	b.n	8000b50 <Init_bitmap+0x3c>
		ssd1306_Fill(Black);
 8000b20:	2000      	movs	r0, #0
 8000b22:	f000 fd7b 	bl	800161c <ssd1306_Fill>
		ssd1306_DrawBitmap(0,0,Init_bitmap_allArray[i],128,64,White);
 8000b26:	4a0f      	ldr	r2, [pc, #60]	@ (8000b64 <Init_bitmap+0x50>)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b2e:	2301      	movs	r3, #1
 8000b30:	9301      	str	r3, [sp, #4]
 8000b32:	2340      	movs	r3, #64	@ 0x40
 8000b34:	9300      	str	r3, [sp, #0]
 8000b36:	2380      	movs	r3, #128	@ 0x80
 8000b38:	2100      	movs	r1, #0
 8000b3a:	2000      	movs	r0, #0
 8000b3c:	f000 ff3e 	bl	80019bc <ssd1306_DrawBitmap>
		ssd1306_UpdateScreen();
 8000b40:	f000 fd84 	bl	800164c <ssd1306_UpdateScreen>
		HAL_Delay(40);
 8000b44:	2028      	movs	r0, #40	@ 0x28
 8000b46:	f001 f841 	bl	8001bcc <HAL_Delay>
		i++;
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	607b      	str	r3, [r7, #4]
	while (i < Init_bitmap_allArray_LEN){
 8000b50:	220d      	movs	r2, #13
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	4293      	cmp	r3, r2
 8000b56:	dbe3      	blt.n	8000b20 <Init_bitmap+0xc>
	}

}
 8000b58:	bf00      	nop
 8000b5a:	bf00      	nop
 8000b5c:	3708      	adds	r7, #8
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	20000000 	.word	0x20000000

08000b68 <adjustBrightness>:
		Init_bitmap_tick();

		};
}

void adjustBrightness(bool increase) {
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	71fb      	strb	r3, [r7, #7]
    if (increase) {
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d017      	beq.n	8000ba8 <adjustBrightness+0x40>
        // Si la luminosit est infrieure  255, on peut augmenter de 85
        if (brightnessLevel == 170) brightnessLevel = 255;
 8000b78:	4b1b      	ldr	r3, [pc, #108]	@ (8000be8 <adjustBrightness+0x80>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	2baa      	cmp	r3, #170	@ 0xaa
 8000b7e:	d103      	bne.n	8000b88 <adjustBrightness+0x20>
 8000b80:	4b19      	ldr	r3, [pc, #100]	@ (8000be8 <adjustBrightness+0x80>)
 8000b82:	22ff      	movs	r2, #255	@ 0xff
 8000b84:	701a      	strb	r2, [r3, #0]
 8000b86:	e026      	b.n	8000bd6 <adjustBrightness+0x6e>
        else if (brightnessLevel == 85) brightnessLevel = 170;
 8000b88:	4b17      	ldr	r3, [pc, #92]	@ (8000be8 <adjustBrightness+0x80>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	2b55      	cmp	r3, #85	@ 0x55
 8000b8e:	d103      	bne.n	8000b98 <adjustBrightness+0x30>
 8000b90:	4b15      	ldr	r3, [pc, #84]	@ (8000be8 <adjustBrightness+0x80>)
 8000b92:	22aa      	movs	r2, #170	@ 0xaa
 8000b94:	701a      	strb	r2, [r3, #0]
 8000b96:	e01e      	b.n	8000bd6 <adjustBrightness+0x6e>
        else if (brightnessLevel == 20) brightnessLevel = 85;
 8000b98:	4b13      	ldr	r3, [pc, #76]	@ (8000be8 <adjustBrightness+0x80>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	2b14      	cmp	r3, #20
 8000b9e:	d11a      	bne.n	8000bd6 <adjustBrightness+0x6e>
 8000ba0:	4b11      	ldr	r3, [pc, #68]	@ (8000be8 <adjustBrightness+0x80>)
 8000ba2:	2255      	movs	r2, #85	@ 0x55
 8000ba4:	701a      	strb	r2, [r3, #0]
 8000ba6:	e016      	b.n	8000bd6 <adjustBrightness+0x6e>
    } else {
        // Si la luminosit est plus grande que 20, on peut diminuer de 85
        if (brightnessLevel == 255) brightnessLevel = 170;
 8000ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8000be8 <adjustBrightness+0x80>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	2bff      	cmp	r3, #255	@ 0xff
 8000bae:	d103      	bne.n	8000bb8 <adjustBrightness+0x50>
 8000bb0:	4b0d      	ldr	r3, [pc, #52]	@ (8000be8 <adjustBrightness+0x80>)
 8000bb2:	22aa      	movs	r2, #170	@ 0xaa
 8000bb4:	701a      	strb	r2, [r3, #0]
 8000bb6:	e00e      	b.n	8000bd6 <adjustBrightness+0x6e>
        else if (brightnessLevel == 170) brightnessLevel = 85;
 8000bb8:	4b0b      	ldr	r3, [pc, #44]	@ (8000be8 <adjustBrightness+0x80>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	2baa      	cmp	r3, #170	@ 0xaa
 8000bbe:	d103      	bne.n	8000bc8 <adjustBrightness+0x60>
 8000bc0:	4b09      	ldr	r3, [pc, #36]	@ (8000be8 <adjustBrightness+0x80>)
 8000bc2:	2255      	movs	r2, #85	@ 0x55
 8000bc4:	701a      	strb	r2, [r3, #0]
 8000bc6:	e006      	b.n	8000bd6 <adjustBrightness+0x6e>
        else if (brightnessLevel == 85) brightnessLevel = 20;
 8000bc8:	4b07      	ldr	r3, [pc, #28]	@ (8000be8 <adjustBrightness+0x80>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	2b55      	cmp	r3, #85	@ 0x55
 8000bce:	d102      	bne.n	8000bd6 <adjustBrightness+0x6e>
 8000bd0:	4b05      	ldr	r3, [pc, #20]	@ (8000be8 <adjustBrightness+0x80>)
 8000bd2:	2214      	movs	r2, #20
 8000bd4:	701a      	strb	r2, [r3, #0]
    }
    // Appliquer le contraste
    ssd1306_SetContrast(brightnessLevel);
 8000bd6:	4b04      	ldr	r3, [pc, #16]	@ (8000be8 <adjustBrightness+0x80>)
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f000 ff49 	bl	8001a72 <ssd1306_SetContrast>
}
 8000be0:	bf00      	nop
 8000be2:	3708      	adds	r7, #8
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	20000118 	.word	0x20000118

08000bec <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	80fb      	strh	r3, [r7, #6]

    if (GPIO_Pin == GPIO_PIN_13){
 8000bf6:	88fb      	ldrh	r3, [r7, #6]
 8000bf8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000bfc:	d10b      	bne.n	8000c16 <HAL_GPIO_EXTI_Callback+0x2a>
    	Flags.User_Button++;
 8000bfe:	4b53      	ldr	r3, [pc, #332]	@ (8000d4c <HAL_GPIO_EXTI_Callback+0x160>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	3301      	adds	r3, #1
 8000c04:	4a51      	ldr	r2, [pc, #324]	@ (8000d4c <HAL_GPIO_EXTI_Callback+0x160>)
 8000c06:	6013      	str	r3, [r2, #0]
    	if (Flags.User_Button > 6) Flags.User_Button = 1;
 8000c08:	4b50      	ldr	r3, [pc, #320]	@ (8000d4c <HAL_GPIO_EXTI_Callback+0x160>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2b06      	cmp	r3, #6
 8000c0e:	dd02      	ble.n	8000c16 <HAL_GPIO_EXTI_Callback+0x2a>
 8000c10:	4b4e      	ldr	r3, [pc, #312]	@ (8000d4c <HAL_GPIO_EXTI_Callback+0x160>)
 8000c12:	2201      	movs	r2, #1
 8000c14:	601a      	str	r2, [r3, #0]
    }

    if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 8000c16:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c1a:	484d      	ldr	r0, [pc, #308]	@ (8000d50 <HAL_GPIO_EXTI_Callback+0x164>)
 8000c1c:	f001 fab6 	bl	800218c <HAL_GPIO_ReadPin>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 808d 	bne.w	8000d42 <HAL_GPIO_EXTI_Callback+0x156>

        // === Navigation du curseur ===
        cursorIndex++;
 8000c28:	4b4a      	ldr	r3, [pc, #296]	@ (8000d54 <HAL_GPIO_EXTI_Callback+0x168>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	b2da      	uxtb	r2, r3
 8000c30:	4b48      	ldr	r3, [pc, #288]	@ (8000d54 <HAL_GPIO_EXTI_Callback+0x168>)
 8000c32:	701a      	strb	r2, [r3, #0]

        // Gestion du dbordement selon le menu
        if (currentMenu == MENU_PRINCIPAL && cursorIndex >= mainMenuLength)
 8000c34:	4b48      	ldr	r3, [pc, #288]	@ (8000d58 <HAL_GPIO_EXTI_Callback+0x16c>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d108      	bne.n	8000c4e <HAL_GPIO_EXTI_Callback+0x62>
 8000c3c:	4b45      	ldr	r3, [pc, #276]	@ (8000d54 <HAL_GPIO_EXTI_Callback+0x168>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	2205      	movs	r2, #5
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d303      	bcc.n	8000c4e <HAL_GPIO_EXTI_Callback+0x62>
            cursorIndex = 0;
 8000c46:	4b43      	ldr	r3, [pc, #268]	@ (8000d54 <HAL_GPIO_EXTI_Callback+0x168>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	701a      	strb	r2, [r3, #0]
 8000c4c:	e025      	b.n	8000c9a <HAL_GPIO_EXTI_Callback+0xae>

        else if (currentMenu == MENU_SETTINGS && cursorIndex >= settingsMenuLength)
 8000c4e:	4b42      	ldr	r3, [pc, #264]	@ (8000d58 <HAL_GPIO_EXTI_Callback+0x16c>)
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	2b01      	cmp	r3, #1
 8000c54:	d108      	bne.n	8000c68 <HAL_GPIO_EXTI_Callback+0x7c>
 8000c56:	4b3f      	ldr	r3, [pc, #252]	@ (8000d54 <HAL_GPIO_EXTI_Callback+0x168>)
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	2203      	movs	r2, #3
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	d303      	bcc.n	8000c68 <HAL_GPIO_EXTI_Callback+0x7c>
            cursorIndex = 0;
 8000c60:	4b3c      	ldr	r3, [pc, #240]	@ (8000d54 <HAL_GPIO_EXTI_Callback+0x168>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	701a      	strb	r2, [r3, #0]
 8000c66:	e018      	b.n	8000c9a <HAL_GPIO_EXTI_Callback+0xae>

        else if (currentMenu == MENU_MODE && cursorIndex >= modeMenuLength)
 8000c68:	4b3b      	ldr	r3, [pc, #236]	@ (8000d58 <HAL_GPIO_EXTI_Callback+0x16c>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	2b02      	cmp	r3, #2
 8000c6e:	d108      	bne.n	8000c82 <HAL_GPIO_EXTI_Callback+0x96>
 8000c70:	4b38      	ldr	r3, [pc, #224]	@ (8000d54 <HAL_GPIO_EXTI_Callback+0x168>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2203      	movs	r2, #3
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d303      	bcc.n	8000c82 <HAL_GPIO_EXTI_Callback+0x96>
            cursorIndex = 0;
 8000c7a:	4b36      	ldr	r3, [pc, #216]	@ (8000d54 <HAL_GPIO_EXTI_Callback+0x168>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	701a      	strb	r2, [r3, #0]
 8000c80:	e00b      	b.n	8000c9a <HAL_GPIO_EXTI_Callback+0xae>

        else if (currentMenu == MENU_ANIMATIONS && cursorIndex >= AnimMenuLength)
 8000c82:	4b35      	ldr	r3, [pc, #212]	@ (8000d58 <HAL_GPIO_EXTI_Callback+0x16c>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	2b03      	cmp	r3, #3
 8000c88:	d107      	bne.n	8000c9a <HAL_GPIO_EXTI_Callback+0xae>
 8000c8a:	4b32      	ldr	r3, [pc, #200]	@ (8000d54 <HAL_GPIO_EXTI_Callback+0x168>)
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	2207      	movs	r2, #7
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d302      	bcc.n	8000c9a <HAL_GPIO_EXTI_Callback+0xae>
            cursorIndex = 0;
 8000c94:	4b2f      	ldr	r3, [pc, #188]	@ (8000d54 <HAL_GPIO_EXTI_Callback+0x168>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	701a      	strb	r2, [r3, #0]

        // Ajustement de la "fentre de scroll"
        if (cursorIndex >= topIndex + maxVisibleItems)
 8000c9a:	4b2e      	ldr	r3, [pc, #184]	@ (8000d54 <HAL_GPIO_EXTI_Callback+0x168>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	4b2e      	ldr	r3, [pc, #184]	@ (8000d5c <HAL_GPIO_EXTI_Callback+0x170>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	2305      	movs	r3, #5
 8000ca8:	440b      	add	r3, r1
 8000caa:	429a      	cmp	r2, r3
 8000cac:	db09      	blt.n	8000cc2 <HAL_GPIO_EXTI_Callback+0xd6>
            topIndex = cursorIndex - (maxVisibleItems - 1);
 8000cae:	4b29      	ldr	r3, [pc, #164]	@ (8000d54 <HAL_GPIO_EXTI_Callback+0x168>)
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	2205      	movs	r2, #5
 8000cb4:	1a9b      	subs	r3, r3, r2
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	3301      	adds	r3, #1
 8000cba:	b2da      	uxtb	r2, r3
 8000cbc:	4b27      	ldr	r3, [pc, #156]	@ (8000d5c <HAL_GPIO_EXTI_Callback+0x170>)
 8000cbe:	701a      	strb	r2, [r3, #0]
 8000cc0:	e009      	b.n	8000cd6 <HAL_GPIO_EXTI_Callback+0xea>
        else if (cursorIndex < topIndex)
 8000cc2:	4b24      	ldr	r3, [pc, #144]	@ (8000d54 <HAL_GPIO_EXTI_Callback+0x168>)
 8000cc4:	781a      	ldrb	r2, [r3, #0]
 8000cc6:	4b25      	ldr	r3, [pc, #148]	@ (8000d5c <HAL_GPIO_EXTI_Callback+0x170>)
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	d203      	bcs.n	8000cd6 <HAL_GPIO_EXTI_Callback+0xea>
            topIndex = cursorIndex;
 8000cce:	4b21      	ldr	r3, [pc, #132]	@ (8000d54 <HAL_GPIO_EXTI_Callback+0x168>)
 8000cd0:	781a      	ldrb	r2, [r3, #0]
 8000cd2:	4b22      	ldr	r3, [pc, #136]	@ (8000d5c <HAL_GPIO_EXTI_Callback+0x170>)
 8000cd4:	701a      	strb	r2, [r3, #0]

        // === Comportement selon le type de menu ===
        if (currentMenu == MENU_ATTENDRE) {
 8000cd6:	4b20      	ldr	r3, [pc, #128]	@ (8000d58 <HAL_GPIO_EXTI_Callback+0x16c>)
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	2b04      	cmp	r3, #4
 8000cdc:	d109      	bne.n	8000cf2 <HAL_GPIO_EXTI_Callback+0x106>
            currentMenu = MENU_PRINCIPAL;
 8000cde:	4b1e      	ldr	r3, [pc, #120]	@ (8000d58 <HAL_GPIO_EXTI_Callback+0x16c>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	701a      	strb	r2, [r3, #0]
            cursorIndex = 0;
 8000ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d54 <HAL_GPIO_EXTI_Callback+0x168>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	701a      	strb	r2, [r3, #0]
            topIndex = 0;
 8000cea:	4b1c      	ldr	r3, [pc, #112]	@ (8000d5c <HAL_GPIO_EXTI_Callback+0x170>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	701a      	strb	r2, [r3, #0]
 8000cf0:	e022      	b.n	8000d38 <HAL_GPIO_EXTI_Callback+0x14c>
        }
        else if (IS_SUBMENU(currentMenu)) {
 8000cf2:	4b19      	ldr	r3, [pc, #100]	@ (8000d58 <HAL_GPIO_EXTI_Callback+0x16c>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	2b04      	cmp	r3, #4
 8000cf8:	d90d      	bls.n	8000d16 <HAL_GPIO_EXTI_Callback+0x12a>
 8000cfa:	4b17      	ldr	r3, [pc, #92]	@ (8000d58 <HAL_GPIO_EXTI_Callback+0x16c>)
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	2b07      	cmp	r3, #7
 8000d00:	d809      	bhi.n	8000d16 <HAL_GPIO_EXTI_Callback+0x12a>
            // Tout sous-menu retourne au menu principal
            currentMenu = MENU_PRINCIPAL;
 8000d02:	4b15      	ldr	r3, [pc, #84]	@ (8000d58 <HAL_GPIO_EXTI_Callback+0x16c>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	701a      	strb	r2, [r3, #0]
            cursorIndex = 0;
 8000d08:	4b12      	ldr	r3, [pc, #72]	@ (8000d54 <HAL_GPIO_EXTI_Callback+0x168>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	701a      	strb	r2, [r3, #0]
            topIndex = 0;
 8000d0e:	4b13      	ldr	r3, [pc, #76]	@ (8000d5c <HAL_GPIO_EXTI_Callback+0x170>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	701a      	strb	r2, [r3, #0]
 8000d14:	e010      	b.n	8000d38 <HAL_GPIO_EXTI_Callback+0x14c>
        }
        else if (IS_DISPLAY(currentMenu)) {
 8000d16:	4b10      	ldr	r3, [pc, #64]	@ (8000d58 <HAL_GPIO_EXTI_Callback+0x16c>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2b07      	cmp	r3, #7
 8000d1c:	d90c      	bls.n	8000d38 <HAL_GPIO_EXTI_Callback+0x14c>
 8000d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d58 <HAL_GPIO_EXTI_Callback+0x16c>)
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	2b0f      	cmp	r3, #15
 8000d24:	d808      	bhi.n	8000d38 <HAL_GPIO_EXTI_Callback+0x14c>
            // Tout cran daffichage retourne au menu des animations
            currentMenu = MENU_ANIMATIONS;
 8000d26:	4b0c      	ldr	r3, [pc, #48]	@ (8000d58 <HAL_GPIO_EXTI_Callback+0x16c>)
 8000d28:	2203      	movs	r2, #3
 8000d2a:	701a      	strb	r2, [r3, #0]
            cursorIndex = 0;
 8000d2c:	4b09      	ldr	r3, [pc, #36]	@ (8000d54 <HAL_GPIO_EXTI_Callback+0x168>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	701a      	strb	r2, [r3, #0]
            topIndex = 0;
 8000d32:	4b0a      	ldr	r3, [pc, #40]	@ (8000d5c <HAL_GPIO_EXTI_Callback+0x170>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	701a      	strb	r2, [r3, #0]
        }

        // Mettre  jour le dernier appui
        lastButtonPress = HAL_GetTick();
 8000d38:	f000 ff3c 	bl	8001bb4 <HAL_GetTick>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	4a08      	ldr	r2, [pc, #32]	@ (8000d60 <HAL_GPIO_EXTI_Callback+0x174>)
 8000d40:	6013      	str	r3, [r2, #0]
    }
}
 8000d42:	bf00      	nop
 8000d44:	3708      	adds	r7, #8
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000230 	.word	0x20000230
 8000d50:	48000800 	.word	0x48000800
 8000d54:	2000024d 	.word	0x2000024d
 8000d58:	2000024c 	.word	0x2000024c
 8000d5c:	2000024e 	.word	0x2000024e
 8000d60:	20000250 	.word	0x20000250

08000d64 <checkMenuTimeout>:


void checkMenuTimeout(void) {
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8000d6a:	f000 ff23 	bl	8001bb4 <HAL_GetTick>
 8000d6e:	6078      	str	r0, [r7, #4]

    // Si plus de 5 secondes sans appuyer  valider la slection
    if ((now - lastButtonPress) <= 5000)
 8000d70:	4b65      	ldr	r3, [pc, #404]	@ (8000f08 <checkMenuTimeout+0x1a4>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	687a      	ldr	r2, [r7, #4]
 8000d76:	1ad3      	subs	r3, r2, r3
 8000d78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	f240 80bf 	bls.w	8000f00 <checkMenuTimeout+0x19c>
        return;

    switch (currentMenu) {
 8000d82:	4b62      	ldr	r3, [pc, #392]	@ (8000f0c <checkMenuTimeout+0x1a8>)
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	2b03      	cmp	r3, #3
 8000d88:	f200 80b5 	bhi.w	8000ef6 <checkMenuTimeout+0x192>
 8000d8c:	a201      	add	r2, pc, #4	@ (adr r2, 8000d94 <checkMenuTimeout+0x30>)
 8000d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d92:	bf00      	nop
 8000d94:	08000da5 	.word	0x08000da5
 8000d98:	08000e0d 	.word	0x08000e0d
 8000d9c:	08000ec7 	.word	0x08000ec7
 8000da0:	08000e59 	.word	0x08000e59

        // === Menu principal ===
        case MENU_PRINCIPAL:
            switch (cursorIndex) {
 8000da4:	4b5a      	ldr	r3, [pc, #360]	@ (8000f10 <checkMenuTimeout+0x1ac>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	2b04      	cmp	r3, #4
 8000daa:	d82d      	bhi.n	8000e08 <checkMenuTimeout+0xa4>
 8000dac:	a201      	add	r2, pc, #4	@ (adr r2, 8000db4 <checkMenuTimeout+0x50>)
 8000dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000db2:	bf00      	nop
 8000db4:	08000dc9 	.word	0x08000dc9
 8000db8:	08000dd1 	.word	0x08000dd1
 8000dbc:	08000ddf 	.word	0x08000ddf
 8000dc0:	08000ded 	.word	0x08000ded
 8000dc4:	08000e01 	.word	0x08000e01
                case 0: currentMenu = MENU_DEMARRER; break;
 8000dc8:	4b50      	ldr	r3, [pc, #320]	@ (8000f0c <checkMenuTimeout+0x1a8>)
 8000dca:	2206      	movs	r2, #6
 8000dcc:	701a      	strb	r2, [r3, #0]
 8000dce:	e01c      	b.n	8000e0a <checkMenuTimeout+0xa6>
                case 1: currentMenu = MENU_SETTINGS;  cursorIndex = 0; break;
 8000dd0:	4b4e      	ldr	r3, [pc, #312]	@ (8000f0c <checkMenuTimeout+0x1a8>)
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	701a      	strb	r2, [r3, #0]
 8000dd6:	4b4e      	ldr	r3, [pc, #312]	@ (8000f10 <checkMenuTimeout+0x1ac>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	701a      	strb	r2, [r3, #0]
 8000ddc:	e015      	b.n	8000e0a <checkMenuTimeout+0xa6>
                case 2: currentMenu = MENU_MODE;      cursorIndex = 0; break;
 8000dde:	4b4b      	ldr	r3, [pc, #300]	@ (8000f0c <checkMenuTimeout+0x1a8>)
 8000de0:	2202      	movs	r2, #2
 8000de2:	701a      	strb	r2, [r3, #0]
 8000de4:	4b4a      	ldr	r3, [pc, #296]	@ (8000f10 <checkMenuTimeout+0x1ac>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	701a      	strb	r2, [r3, #0]
 8000dea:	e00e      	b.n	8000e0a <checkMenuTimeout+0xa6>
                case 3: currentMenu = MENU_ANIMATIONS; cursorIndex = 0; topIndex = 0; break;
 8000dec:	4b47      	ldr	r3, [pc, #284]	@ (8000f0c <checkMenuTimeout+0x1a8>)
 8000dee:	2203      	movs	r2, #3
 8000df0:	701a      	strb	r2, [r3, #0]
 8000df2:	4b47      	ldr	r3, [pc, #284]	@ (8000f10 <checkMenuTimeout+0x1ac>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	701a      	strb	r2, [r3, #0]
 8000df8:	4b46      	ldr	r3, [pc, #280]	@ (8000f14 <checkMenuTimeout+0x1b0>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	701a      	strb	r2, [r3, #0]
 8000dfe:	e004      	b.n	8000e0a <checkMenuTimeout+0xa6>
                case 4: currentMenu = MENU_ATTENDRE; break;
 8000e00:	4b42      	ldr	r3, [pc, #264]	@ (8000f0c <checkMenuTimeout+0x1a8>)
 8000e02:	2204      	movs	r2, #4
 8000e04:	701a      	strb	r2, [r3, #0]
 8000e06:	e000      	b.n	8000e0a <checkMenuTimeout+0xa6>
                default: break;
 8000e08:	bf00      	nop
            }
            break;
 8000e0a:	e075      	b.n	8000ef8 <checkMenuTimeout+0x194>

        // === Menu Settings ===
        case MENU_SETTINGS:
            switch (cursorIndex) {
 8000e0c:	4b40      	ldr	r3, [pc, #256]	@ (8000f10 <checkMenuTimeout+0x1ac>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d018      	beq.n	8000e46 <checkMenuTimeout+0xe2>
 8000e14:	2b02      	cmp	r3, #2
 8000e16:	dc1d      	bgt.n	8000e54 <checkMenuTimeout+0xf0>
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d002      	beq.n	8000e22 <checkMenuTimeout+0xbe>
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d009      	beq.n	8000e34 <checkMenuTimeout+0xd0>
                    break;
                case 2:
                    currentMenu = MENU_PRINCIPAL;
                    cursorIndex = 0;
                    break;
                default: break;
 8000e20:	e018      	b.n	8000e54 <checkMenuTimeout+0xf0>
                    adjustBrightness(true);
 8000e22:	2001      	movs	r0, #1
 8000e24:	f7ff fea0 	bl	8000b68 <adjustBrightness>
                    lastButtonPress = HAL_GetTick();
 8000e28:	f000 fec4 	bl	8001bb4 <HAL_GetTick>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	4a36      	ldr	r2, [pc, #216]	@ (8000f08 <checkMenuTimeout+0x1a4>)
 8000e30:	6013      	str	r3, [r2, #0]
                    break;
 8000e32:	e010      	b.n	8000e56 <checkMenuTimeout+0xf2>
                    adjustBrightness(false);
 8000e34:	2000      	movs	r0, #0
 8000e36:	f7ff fe97 	bl	8000b68 <adjustBrightness>
                    lastButtonPress = HAL_GetTick();
 8000e3a:	f000 febb 	bl	8001bb4 <HAL_GetTick>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	4a31      	ldr	r2, [pc, #196]	@ (8000f08 <checkMenuTimeout+0x1a4>)
 8000e42:	6013      	str	r3, [r2, #0]
                    break;
 8000e44:	e007      	b.n	8000e56 <checkMenuTimeout+0xf2>
                    currentMenu = MENU_PRINCIPAL;
 8000e46:	4b31      	ldr	r3, [pc, #196]	@ (8000f0c <checkMenuTimeout+0x1a8>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	701a      	strb	r2, [r3, #0]
                    cursorIndex = 0;
 8000e4c:	4b30      	ldr	r3, [pc, #192]	@ (8000f10 <checkMenuTimeout+0x1ac>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	701a      	strb	r2, [r3, #0]
                    break;
 8000e52:	e000      	b.n	8000e56 <checkMenuTimeout+0xf2>
                default: break;
 8000e54:	bf00      	nop
            }
            break;
 8000e56:	e04f      	b.n	8000ef8 <checkMenuTimeout+0x194>

        // === Menu Animations ===
        case MENU_ANIMATIONS:
            switch (cursorIndex) {
 8000e58:	4b2d      	ldr	r3, [pc, #180]	@ (8000f10 <checkMenuTimeout+0x1ac>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	2b06      	cmp	r3, #6
 8000e5e:	d830      	bhi.n	8000ec2 <checkMenuTimeout+0x15e>
 8000e60:	a201      	add	r2, pc, #4	@ (adr r2, 8000e68 <checkMenuTimeout+0x104>)
 8000e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e66:	bf00      	nop
 8000e68:	08000e85 	.word	0x08000e85
 8000e6c:	08000e8d 	.word	0x08000e8d
 8000e70:	08000e95 	.word	0x08000e95
 8000e74:	08000e9d 	.word	0x08000e9d
 8000e78:	08000ea5 	.word	0x08000ea5
 8000e7c:	08000ead 	.word	0x08000ead
 8000e80:	08000eb5 	.word	0x08000eb5
                case 0: currentMenu = DISP_CAT; break;
 8000e84:	4b21      	ldr	r3, [pc, #132]	@ (8000f0c <checkMenuTimeout+0x1a8>)
 8000e86:	2209      	movs	r2, #9
 8000e88:	701a      	strb	r2, [r3, #0]
 8000e8a:	e01b      	b.n	8000ec4 <checkMenuTimeout+0x160>
                case 1: currentMenu = DISP_MOUSE; break;
 8000e8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f0c <checkMenuTimeout+0x1a8>)
 8000e8e:	220a      	movs	r2, #10
 8000e90:	701a      	strb	r2, [r3, #0]
 8000e92:	e017      	b.n	8000ec4 <checkMenuTimeout+0x160>
                case 2: currentMenu = DISP_CHASOURO; break;
 8000e94:	4b1d      	ldr	r3, [pc, #116]	@ (8000f0c <checkMenuTimeout+0x1a8>)
 8000e96:	220b      	movs	r2, #11
 8000e98:	701a      	strb	r2, [r3, #0]
 8000e9a:	e013      	b.n	8000ec4 <checkMenuTimeout+0x160>
                case 3: currentMenu = DISP_SCAREDCAT; break;
 8000e9c:	4b1b      	ldr	r3, [pc, #108]	@ (8000f0c <checkMenuTimeout+0x1a8>)
 8000e9e:	220c      	movs	r2, #12
 8000ea0:	701a      	strb	r2, [r3, #0]
 8000ea2:	e00f      	b.n	8000ec4 <checkMenuTimeout+0x160>
                case 4: currentMenu = DISP_INIT; break;
 8000ea4:	4b19      	ldr	r3, [pc, #100]	@ (8000f0c <checkMenuTimeout+0x1a8>)
 8000ea6:	220d      	movs	r2, #13
 8000ea8:	701a      	strb	r2, [r3, #0]
 8000eaa:	e00b      	b.n	8000ec4 <checkMenuTimeout+0x160>
                case 5: currentMenu = DISP_KIRBY; break;
 8000eac:	4b17      	ldr	r3, [pc, #92]	@ (8000f0c <checkMenuTimeout+0x1a8>)
 8000eae:	220e      	movs	r2, #14
 8000eb0:	701a      	strb	r2, [r3, #0]
 8000eb2:	e007      	b.n	8000ec4 <checkMenuTimeout+0x160>
                case 6:
                    currentMenu = MENU_PRINCIPAL;
 8000eb4:	4b15      	ldr	r3, [pc, #84]	@ (8000f0c <checkMenuTimeout+0x1a8>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	701a      	strb	r2, [r3, #0]
                    cursorIndex = 0;
 8000eba:	4b15      	ldr	r3, [pc, #84]	@ (8000f10 <checkMenuTimeout+0x1ac>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	701a      	strb	r2, [r3, #0]
                    break;
 8000ec0:	e000      	b.n	8000ec4 <checkMenuTimeout+0x160>
                default: break;
 8000ec2:	bf00      	nop
            }
            break;
 8000ec4:	e018      	b.n	8000ef8 <checkMenuTimeout+0x194>

        // === Menu Mode ===
        case MENU_MODE:
            switch (cursorIndex) {
 8000ec6:	4b12      	ldr	r3, [pc, #72]	@ (8000f10 <checkMenuTimeout+0x1ac>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	2b02      	cmp	r3, #2
 8000ecc:	d006      	beq.n	8000edc <checkMenuTimeout+0x178>
 8000ece:	2b02      	cmp	r3, #2
 8000ed0:	dc0b      	bgt.n	8000eea <checkMenuTimeout+0x186>
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d00b      	beq.n	8000eee <checkMenuTimeout+0x18a>
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	d00b      	beq.n	8000ef2 <checkMenuTimeout+0x18e>
                case 1: /* futur mode 2 */ break;
                case 2:
                    currentMenu = MENU_PRINCIPAL;
                    cursorIndex = 0;
                    break;
                default: break;
 8000eda:	e006      	b.n	8000eea <checkMenuTimeout+0x186>
                    currentMenu = MENU_PRINCIPAL;
 8000edc:	4b0b      	ldr	r3, [pc, #44]	@ (8000f0c <checkMenuTimeout+0x1a8>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	701a      	strb	r2, [r3, #0]
                    cursorIndex = 0;
 8000ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f10 <checkMenuTimeout+0x1ac>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	701a      	strb	r2, [r3, #0]
                    break;
 8000ee8:	e004      	b.n	8000ef4 <checkMenuTimeout+0x190>
                default: break;
 8000eea:	bf00      	nop
 8000eec:	e004      	b.n	8000ef8 <checkMenuTimeout+0x194>
                case 0: /* futur mode 1 */ break;
 8000eee:	bf00      	nop
 8000ef0:	e002      	b.n	8000ef8 <checkMenuTimeout+0x194>
                case 1: /* futur mode 2 */ break;
 8000ef2:	bf00      	nop
            }
            break;
 8000ef4:	e000      	b.n	8000ef8 <checkMenuTimeout+0x194>

        default:
            break;
 8000ef6:	bf00      	nop
    }

    // vite de valider en boucle
    lastButtonPress = now;
 8000ef8:	4a03      	ldr	r2, [pc, #12]	@ (8000f08 <checkMenuTimeout+0x1a4>)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6013      	str	r3, [r2, #0]
 8000efe:	e000      	b.n	8000f02 <checkMenuTimeout+0x19e>
        return;
 8000f00:	bf00      	nop
}
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	20000250 	.word	0x20000250
 8000f0c:	2000024c 	.word	0x2000024c
 8000f10:	2000024d 	.word	0x2000024d
 8000f14:	2000024e 	.word	0x2000024e

08000f18 <drawTextMenu>:

void drawTextMenu(const char** items, uint8_t length, uint8_t cursor) {
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af02      	add	r7, sp, #8
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	460b      	mov	r3, r1
 8000f22:	70fb      	strb	r3, [r7, #3]
 8000f24:	4613      	mov	r3, r2
 8000f26:	70bb      	strb	r3, [r7, #2]
    for (uint8_t i = 0; i < length; i++) {
 8000f28:	2300      	movs	r3, #0
 8000f2a:	73fb      	strb	r3, [r7, #15]
 8000f2c:	e02c      	b.n	8000f88 <drawTextMenu+0x70>
        ssd1306_SetCursor(5, i * 12);
 8000f2e:	7bfb      	ldrb	r3, [r7, #15]
 8000f30:	461a      	mov	r2, r3
 8000f32:	0052      	lsls	r2, r2, #1
 8000f34:	4413      	add	r3, r2
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	2005      	movs	r0, #5
 8000f3e:	f000 fcb9 	bl	80018b4 <ssd1306_SetCursor>
        if (i == cursor)
 8000f42:	7bfa      	ldrb	r2, [r7, #15]
 8000f44:	78bb      	ldrb	r3, [r7, #2]
 8000f46:	429a      	cmp	r2, r3
 8000f48:	d106      	bne.n	8000f58 <drawTextMenu+0x40>
            ssd1306_WriteString(">", Font_7x10, White);
 8000f4a:	4b14      	ldr	r3, [pc, #80]	@ (8000f9c <drawTextMenu+0x84>)
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	9200      	str	r2, [sp, #0]
 8000f50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f52:	4813      	ldr	r0, [pc, #76]	@ (8000fa0 <drawTextMenu+0x88>)
 8000f54:	f000 fc88 	bl	8001868 <ssd1306_WriteString>
        ssd1306_SetCursor(20, i * 12);
 8000f58:	7bfb      	ldrb	r3, [r7, #15]
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	0052      	lsls	r2, r2, #1
 8000f5e:	4413      	add	r3, r2
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	4619      	mov	r1, r3
 8000f66:	2014      	movs	r0, #20
 8000f68:	f000 fca4 	bl	80018b4 <ssd1306_SetCursor>
        ssd1306_WriteString((char*)items[i], Font_7x10, White);
 8000f6c:	7bfb      	ldrb	r3, [r7, #15]
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	687a      	ldr	r2, [r7, #4]
 8000f72:	4413      	add	r3, r2
 8000f74:	6818      	ldr	r0, [r3, #0]
 8000f76:	4b09      	ldr	r3, [pc, #36]	@ (8000f9c <drawTextMenu+0x84>)
 8000f78:	2201      	movs	r2, #1
 8000f7a:	9200      	str	r2, [sp, #0]
 8000f7c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f7e:	f000 fc73 	bl	8001868 <ssd1306_WriteString>
    for (uint8_t i = 0; i < length; i++) {
 8000f82:	7bfb      	ldrb	r3, [r7, #15]
 8000f84:	3301      	adds	r3, #1
 8000f86:	73fb      	strb	r3, [r7, #15]
 8000f88:	7bfa      	ldrb	r2, [r7, #15]
 8000f8a:	78fb      	ldrb	r3, [r7, #3]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d3ce      	bcc.n	8000f2e <drawTextMenu+0x16>
    }
}
 8000f90:	bf00      	nop
 8000f92:	bf00      	nop
 8000f94:	3710      	adds	r7, #16
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	08019ecc 	.word	0x08019ecc
 8000fa0:	0800563c 	.word	0x0800563c

08000fa4 <displayMenu>:

void displayMenu(void) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b08e      	sub	sp, #56	@ 0x38
 8000fa8:	af02      	add	r7, sp, #8
    ssd1306_Fill(Black);
 8000faa:	2000      	movs	r0, #0
 8000fac:	f000 fb36 	bl	800161c <ssd1306_Fill>

    switch (currentMenu) {
 8000fb0:	4b8c      	ldr	r3, [pc, #560]	@ (80011e4 <displayMenu+0x240>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	2b0f      	cmp	r3, #15
 8000fb6:	f200 810f 	bhi.w	80011d8 <displayMenu+0x234>
 8000fba:	a201      	add	r2, pc, #4	@ (adr r2, 8000fc0 <displayMenu+0x1c>)
 8000fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fc0:	08001001 	.word	0x08001001
 8000fc4:	08001011 	.word	0x08001011
 8000fc8:	080010c7 	.word	0x080010c7
 8000fcc:	080010ed 	.word	0x080010ed
 8000fd0:	080011d1 	.word	0x080011d1
 8000fd4:	080011d9 	.word	0x080011d9
 8000fd8:	08001183 	.word	0x08001183
 8000fdc:	080011d9 	.word	0x080011d9
 8000fe0:	080011d9 	.word	0x080011d9
 8000fe4:	0800119b 	.word	0x0800119b
 8000fe8:	080011a1 	.word	0x080011a1
 8000fec:	080011a7 	.word	0x080011a7
 8000ff0:	080011bf 	.word	0x080011bf
 8000ff4:	080011c5 	.word	0x080011c5
 8000ff8:	080011cb 	.word	0x080011cb
 8000ffc:	080011d9 	.word	0x080011d9
        case MENU_PRINCIPAL:
            drawTextMenu(mainMenuItems, mainMenuLength, cursorIndex);
 8001000:	2105      	movs	r1, #5
 8001002:	4b79      	ldr	r3, [pc, #484]	@ (80011e8 <displayMenu+0x244>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	461a      	mov	r2, r3
 8001008:	4878      	ldr	r0, [pc, #480]	@ (80011ec <displayMenu+0x248>)
 800100a:	f7ff ff85 	bl	8000f18 <drawTextMenu>
            break;
 800100e:	e0e3      	b.n	80011d8 <displayMenu+0x234>

        case MENU_SETTINGS:
            drawTextMenu(settingsMenuItems, settingsMenuLength, cursorIndex);
 8001010:	2103      	movs	r1, #3
 8001012:	4b75      	ldr	r3, [pc, #468]	@ (80011e8 <displayMenu+0x244>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	461a      	mov	r2, r3
 8001018:	4875      	ldr	r0, [pc, #468]	@ (80011f0 <displayMenu+0x24c>)
 800101a:	f7ff ff7d 	bl	8000f18 <drawTextMenu>
            if (cursorIndex == 0 || cursorIndex == 1) {
 800101e:	4b72      	ldr	r3, [pc, #456]	@ (80011e8 <displayMenu+0x244>)
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d004      	beq.n	8001030 <displayMenu+0x8c>
 8001026:	4b70      	ldr	r3, [pc, #448]	@ (80011e8 <displayMenu+0x244>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b01      	cmp	r3, #1
 800102c:	f040 80d3 	bne.w	80011d6 <displayMenu+0x232>
                ssd1306_SetCursor(5, 50);
 8001030:	2132      	movs	r1, #50	@ 0x32
 8001032:	2005      	movs	r0, #5
 8001034:	f000 fc3e 	bl	80018b4 <ssd1306_SetCursor>
                char contrastStr[32];
                int percent = brightnessToPercent(brightnessLevel);
 8001038:	4b6e      	ldr	r3, [pc, #440]	@ (80011f4 <displayMenu+0x250>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff fc57 	bl	80008f0 <brightnessToPercent>
 8001042:	62b8      	str	r0, [r7, #40]	@ 0x28
                snprintf(contrastStr, sizeof(contrastStr), "Luminosite: %d%%", percent);
 8001044:	1d38      	adds	r0, r7, #4
 8001046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001048:	4a6b      	ldr	r2, [pc, #428]	@ (80011f8 <displayMenu+0x254>)
 800104a:	2120      	movs	r1, #32
 800104c:	f003 fdde 	bl	8004c0c <sniprintf>
                ssd1306_WriteString(contrastStr, Font_7x10, White);
 8001050:	4b6a      	ldr	r3, [pc, #424]	@ (80011fc <displayMenu+0x258>)
 8001052:	1d38      	adds	r0, r7, #4
 8001054:	2201      	movs	r2, #1
 8001056:	9200      	str	r2, [sp, #0]
 8001058:	cb0e      	ldmia	r3, {r1, r2, r3}
 800105a:	f000 fc05 	bl	8001868 <ssd1306_WriteString>

                // Barre de progression
                uint8_t barWidth = (brightnessLevel * 80) / 255;
 800105e:	4b65      	ldr	r3, [pc, #404]	@ (80011f4 <displayMenu+0x250>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	461a      	mov	r2, r3
 8001064:	4613      	mov	r3, r2
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	4413      	add	r3, r2
 800106a:	011b      	lsls	r3, r3, #4
 800106c:	4a64      	ldr	r2, [pc, #400]	@ (8001200 <displayMenu+0x25c>)
 800106e:	fb82 1203 	smull	r1, r2, r2, r3
 8001072:	441a      	add	r2, r3
 8001074:	11d2      	asrs	r2, r2, #7
 8001076:	17db      	asrs	r3, r3, #31
 8001078:	1ad3      	subs	r3, r2, r3
 800107a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                uint8_t barHeight = 10;
 800107e:	230a      	movs	r3, #10
 8001080:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                for (uint8_t i = 0; i < barHeight; i++)
 8001084:	2300      	movs	r3, #0
 8001086:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800108a:	e015      	b.n	80010b8 <displayMenu+0x114>
                    ssd1306_Line(20, 60 + i, 20 + barWidth, 60 + i, White);
 800108c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001090:	333c      	adds	r3, #60	@ 0x3c
 8001092:	b2d9      	uxtb	r1, r3
 8001094:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001098:	3314      	adds	r3, #20
 800109a:	b2da      	uxtb	r2, r3
 800109c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80010a0:	333c      	adds	r3, #60	@ 0x3c
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	2001      	movs	r0, #1
 80010a6:	9000      	str	r0, [sp, #0]
 80010a8:	2014      	movs	r0, #20
 80010aa:	f000 fc1b 	bl	80018e4 <ssd1306_Line>
                for (uint8_t i = 0; i < barHeight; i++)
 80010ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80010b2:	3301      	adds	r3, #1
 80010b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80010b8:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80010bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d3e3      	bcc.n	800108c <displayMenu+0xe8>
            }
            break;
 80010c4:	e087      	b.n	80011d6 <displayMenu+0x232>

        case MENU_MODE:
            ssd1306_SetCursor(0, 54);
 80010c6:	2136      	movs	r1, #54	@ 0x36
 80010c8:	2000      	movs	r0, #0
 80010ca:	f000 fbf3 	bl	80018b4 <ssd1306_SetCursor>
            ssd1306_WriteString("[ Mode ]", Font_7x10, White);
 80010ce:	4b4b      	ldr	r3, [pc, #300]	@ (80011fc <displayMenu+0x258>)
 80010d0:	2201      	movs	r2, #1
 80010d2:	9200      	str	r2, [sp, #0]
 80010d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010d6:	484b      	ldr	r0, [pc, #300]	@ (8001204 <displayMenu+0x260>)
 80010d8:	f000 fbc6 	bl	8001868 <ssd1306_WriteString>
            drawTextMenu(modeMenuItems, modeMenuLength, cursorIndex);
 80010dc:	2103      	movs	r1, #3
 80010de:	4b42      	ldr	r3, [pc, #264]	@ (80011e8 <displayMenu+0x244>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	461a      	mov	r2, r3
 80010e4:	4848      	ldr	r0, [pc, #288]	@ (8001208 <displayMenu+0x264>)
 80010e6:	f7ff ff17 	bl	8000f18 <drawTextMenu>
            break;
 80010ea:	e075      	b.n	80011d8 <displayMenu+0x234>

        case MENU_ANIMATIONS:
            for (uint8_t i = 0; i < maxVisibleItems; i++) {
 80010ec:	2300      	movs	r3, #0
 80010ee:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80010f2:	e03e      	b.n	8001172 <displayMenu+0x1ce>
                uint8_t itemIndex = topIndex + i;
 80010f4:	4b45      	ldr	r3, [pc, #276]	@ (800120c <displayMenu+0x268>)
 80010f6:	781a      	ldrb	r2, [r3, #0]
 80010f8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80010fc:	4413      	add	r3, r2
 80010fe:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                if (itemIndex >= AnimMenuLength) break;
 8001102:	2207      	movs	r2, #7
 8001104:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001108:	4293      	cmp	r3, r2
 800110a:	d238      	bcs.n	800117e <displayMenu+0x1da>
                ssd1306_SetCursor(5, i * 12);
 800110c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001110:	461a      	mov	r2, r3
 8001112:	0052      	lsls	r2, r2, #1
 8001114:	4413      	add	r3, r2
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	b2db      	uxtb	r3, r3
 800111a:	4619      	mov	r1, r3
 800111c:	2005      	movs	r0, #5
 800111e:	f000 fbc9 	bl	80018b4 <ssd1306_SetCursor>
                if (itemIndex == cursorIndex)
 8001122:	4b31      	ldr	r3, [pc, #196]	@ (80011e8 <displayMenu+0x244>)
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800112a:	429a      	cmp	r2, r3
 800112c:	d106      	bne.n	800113c <displayMenu+0x198>
                    ssd1306_WriteString(">", Font_7x10, White);
 800112e:	4b33      	ldr	r3, [pc, #204]	@ (80011fc <displayMenu+0x258>)
 8001130:	2201      	movs	r2, #1
 8001132:	9200      	str	r2, [sp, #0]
 8001134:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001136:	4836      	ldr	r0, [pc, #216]	@ (8001210 <displayMenu+0x26c>)
 8001138:	f000 fb96 	bl	8001868 <ssd1306_WriteString>
                ssd1306_SetCursor(20, i * 12);
 800113c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001140:	461a      	mov	r2, r3
 8001142:	0052      	lsls	r2, r2, #1
 8001144:	4413      	add	r3, r2
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	b2db      	uxtb	r3, r3
 800114a:	4619      	mov	r1, r3
 800114c:	2014      	movs	r0, #20
 800114e:	f000 fbb1 	bl	80018b4 <ssd1306_SetCursor>
                ssd1306_WriteString((char*)AnimMenuItems[itemIndex], Font_7x10, White);
 8001152:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001156:	4a2f      	ldr	r2, [pc, #188]	@ (8001214 <displayMenu+0x270>)
 8001158:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800115c:	4b27      	ldr	r3, [pc, #156]	@ (80011fc <displayMenu+0x258>)
 800115e:	2201      	movs	r2, #1
 8001160:	9200      	str	r2, [sp, #0]
 8001162:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001164:	f000 fb80 	bl	8001868 <ssd1306_WriteString>
            for (uint8_t i = 0; i < maxVisibleItems; i++) {
 8001168:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800116c:	3301      	adds	r3, #1
 800116e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001172:	2205      	movs	r2, #5
 8001174:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001178:	4293      	cmp	r3, r2
 800117a:	d3bb      	bcc.n	80010f4 <displayMenu+0x150>
            }
            break;
 800117c:	e02c      	b.n	80011d8 <displayMenu+0x234>
                if (itemIndex >= AnimMenuLength) break;
 800117e:	bf00      	nop
            break;
 8001180:	e02a      	b.n	80011d8 <displayMenu+0x234>

        case MENU_DEMARRER:
            ssd1306_SetCursor(10, 20);
 8001182:	2114      	movs	r1, #20
 8001184:	200a      	movs	r0, #10
 8001186:	f000 fb95 	bl	80018b4 <ssd1306_SetCursor>
            ssd1306_WriteString("Lancement...", Font_11x18, White);
 800118a:	4b23      	ldr	r3, [pc, #140]	@ (8001218 <displayMenu+0x274>)
 800118c:	2201      	movs	r2, #1
 800118e:	9200      	str	r2, [sp, #0]
 8001190:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001192:	4822      	ldr	r0, [pc, #136]	@ (800121c <displayMenu+0x278>)
 8001194:	f000 fb68 	bl	8001868 <ssd1306_WriteString>
            break;
 8001198:	e01e      	b.n	80011d8 <displayMenu+0x234>

        // --- Affichages spciaux / animations ---
        case DISP_CAT:        oled_cat(); break;
 800119a:	f7ff fbd7 	bl	800094c <oled_cat>
 800119e:	e01b      	b.n	80011d8 <displayMenu+0x234>
        case DISP_MOUSE:      oled_mouse(); break;
 80011a0:	f7ff fbec 	bl	800097c <oled_mouse>
 80011a4:	e018      	b.n	80011d8 <displayMenu+0x234>
        case DISP_CHASOURO:
            ssd1306_SetCursor(20, 20);
 80011a6:	2114      	movs	r1, #20
 80011a8:	2014      	movs	r0, #20
 80011aa:	f000 fb83 	bl	80018b4 <ssd1306_SetCursor>
            ssd1306_WriteString("ChaSouRo", Font_11x18, White);
 80011ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001218 <displayMenu+0x274>)
 80011b0:	2201      	movs	r2, #1
 80011b2:	9200      	str	r2, [sp, #0]
 80011b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011b6:	481a      	ldr	r0, [pc, #104]	@ (8001220 <displayMenu+0x27c>)
 80011b8:	f000 fb56 	bl	8001868 <ssd1306_WriteString>
            break;
 80011bc:	e00c      	b.n	80011d8 <displayMenu+0x234>
        case DISP_SCAREDCAT:  scared_cat_bitmap_tick(); break;
 80011be:	f7ff fc31 	bl	8000a24 <scared_cat_bitmap_tick>
 80011c2:	e009      	b.n	80011d8 <displayMenu+0x234>
        case DISP_INIT:       Init_bitmap_tick(); break;
 80011c4:	f7ff fc6a 	bl	8000a9c <Init_bitmap_tick>
 80011c8:	e006      	b.n	80011d8 <displayMenu+0x234>
        case DISP_KIRBY:      kirby_bitmap_tick(); break;
 80011ca:	f7ff fbef 	bl	80009ac <kirby_bitmap_tick>
 80011ce:	e003      	b.n	80011d8 <displayMenu+0x234>
        case MENU_ATTENDRE:   kirby_bitmap_tick(); break;
 80011d0:	f7ff fbec 	bl	80009ac <kirby_bitmap_tick>
 80011d4:	e000      	b.n	80011d8 <displayMenu+0x234>
            break;
 80011d6:	bf00      	nop
		case MENU_END:		  break;
        case DISP_START:	  break;
        case DISP_END:		  break;
    }

    ssd1306_UpdateScreen();
 80011d8:	f000 fa38 	bl	800164c <ssd1306_UpdateScreen>
}
 80011dc:	bf00      	nop
 80011de:	3730      	adds	r7, #48	@ 0x30
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	2000024c 	.word	0x2000024c
 80011e8:	2000024d 	.word	0x2000024d
 80011ec:	2000011c 	.word	0x2000011c
 80011f0:	20000130 	.word	0x20000130
 80011f4:	20000118 	.word	0x20000118
 80011f8:	08005640 	.word	0x08005640
 80011fc:	08019ecc 	.word	0x08019ecc
 8001200:	80808081 	.word	0x80808081
 8001204:	08005654 	.word	0x08005654
 8001208:	2000013c 	.word	0x2000013c
 800120c:	2000024e 	.word	0x2000024e
 8001210:	0800563c 	.word	0x0800563c
 8001214:	20000148 	.word	0x20000148
 8001218:	08019ed8 	.word	0x08019ed8
 800121c:	08005660 	.word	0x08005660
 8001220:	08005604 	.word	0x08005604

08001224 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800122a:	4b0f      	ldr	r3, [pc, #60]	@ (8001268 <HAL_MspInit+0x44>)
 800122c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800122e:	4a0e      	ldr	r2, [pc, #56]	@ (8001268 <HAL_MspInit+0x44>)
 8001230:	f043 0301 	orr.w	r3, r3, #1
 8001234:	6613      	str	r3, [r2, #96]	@ 0x60
 8001236:	4b0c      	ldr	r3, [pc, #48]	@ (8001268 <HAL_MspInit+0x44>)
 8001238:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001242:	4b09      	ldr	r3, [pc, #36]	@ (8001268 <HAL_MspInit+0x44>)
 8001244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001246:	4a08      	ldr	r2, [pc, #32]	@ (8001268 <HAL_MspInit+0x44>)
 8001248:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800124c:	6593      	str	r3, [r2, #88]	@ 0x58
 800124e:	4b06      	ldr	r3, [pc, #24]	@ (8001268 <HAL_MspInit+0x44>)
 8001250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001252:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001256:	603b      	str	r3, [r7, #0]
 8001258:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	40021000 	.word	0x40021000

0800126c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001270:	bf00      	nop
 8001272:	e7fd      	b.n	8001270 <NMI_Handler+0x4>

08001274 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <HardFault_Handler+0x4>

0800127c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <MemManage_Handler+0x4>

08001284 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <BusFault_Handler+0x4>

0800128c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <UsageFault_Handler+0x4>

08001294 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001298:	bf00      	nop
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr

080012a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012a2:	b480      	push	{r7}
 80012a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr

080012be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012c2:	f000 fc63 	bl	8001b8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}

080012ca <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80012ce:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80012d2:	f000 ff8b 	bl	80021ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80012d6:	bf00      	nop
 80012d8:	bd80      	pop	{r7, pc}
	...

080012dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012e4:	4a14      	ldr	r2, [pc, #80]	@ (8001338 <_sbrk+0x5c>)
 80012e6:	4b15      	ldr	r3, [pc, #84]	@ (800133c <_sbrk+0x60>)
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012f0:	4b13      	ldr	r3, [pc, #76]	@ (8001340 <_sbrk+0x64>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d102      	bne.n	80012fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012f8:	4b11      	ldr	r3, [pc, #68]	@ (8001340 <_sbrk+0x64>)
 80012fa:	4a12      	ldr	r2, [pc, #72]	@ (8001344 <_sbrk+0x68>)
 80012fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012fe:	4b10      	ldr	r3, [pc, #64]	@ (8001340 <_sbrk+0x64>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4413      	add	r3, r2
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	429a      	cmp	r2, r3
 800130a:	d207      	bcs.n	800131c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800130c:	f003 fcd6 	bl	8004cbc <__errno>
 8001310:	4603      	mov	r3, r0
 8001312:	220c      	movs	r2, #12
 8001314:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001316:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800131a:	e009      	b.n	8001330 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800131c:	4b08      	ldr	r3, [pc, #32]	@ (8001340 <_sbrk+0x64>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001322:	4b07      	ldr	r3, [pc, #28]	@ (8001340 <_sbrk+0x64>)
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4413      	add	r3, r2
 800132a:	4a05      	ldr	r2, [pc, #20]	@ (8001340 <_sbrk+0x64>)
 800132c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800132e:	68fb      	ldr	r3, [r7, #12]
}
 8001330:	4618      	mov	r0, r3
 8001332:	3718      	adds	r7, #24
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	20018000 	.word	0x20018000
 800133c:	00000400 	.word	0x00000400
 8001340:	20000254 	.word	0x20000254
 8001344:	20000838 	.word	0x20000838

08001348 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800134c:	4b06      	ldr	r3, [pc, #24]	@ (8001368 <SystemInit+0x20>)
 800134e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001352:	4a05      	ldr	r2, [pc, #20]	@ (8001368 <SystemInit+0x20>)
 8001354:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001358:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800135c:	bf00      	nop
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	e000ed00 	.word	0xe000ed00

0800136c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001370:	4b14      	ldr	r3, [pc, #80]	@ (80013c4 <MX_USART2_UART_Init+0x58>)
 8001372:	4a15      	ldr	r2, [pc, #84]	@ (80013c8 <MX_USART2_UART_Init+0x5c>)
 8001374:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001376:	4b13      	ldr	r3, [pc, #76]	@ (80013c4 <MX_USART2_UART_Init+0x58>)
 8001378:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800137c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800137e:	4b11      	ldr	r3, [pc, #68]	@ (80013c4 <MX_USART2_UART_Init+0x58>)
 8001380:	2200      	movs	r2, #0
 8001382:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001384:	4b0f      	ldr	r3, [pc, #60]	@ (80013c4 <MX_USART2_UART_Init+0x58>)
 8001386:	2200      	movs	r2, #0
 8001388:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800138a:	4b0e      	ldr	r3, [pc, #56]	@ (80013c4 <MX_USART2_UART_Init+0x58>)
 800138c:	2200      	movs	r2, #0
 800138e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001390:	4b0c      	ldr	r3, [pc, #48]	@ (80013c4 <MX_USART2_UART_Init+0x58>)
 8001392:	220c      	movs	r2, #12
 8001394:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001396:	4b0b      	ldr	r3, [pc, #44]	@ (80013c4 <MX_USART2_UART_Init+0x58>)
 8001398:	2200      	movs	r2, #0
 800139a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800139c:	4b09      	ldr	r3, [pc, #36]	@ (80013c4 <MX_USART2_UART_Init+0x58>)
 800139e:	2200      	movs	r2, #0
 80013a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013a2:	4b08      	ldr	r3, [pc, #32]	@ (80013c4 <MX_USART2_UART_Init+0x58>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013a8:	4b06      	ldr	r3, [pc, #24]	@ (80013c4 <MX_USART2_UART_Init+0x58>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013ae:	4805      	ldr	r0, [pc, #20]	@ (80013c4 <MX_USART2_UART_Init+0x58>)
 80013b0:	f002 ff0a 	bl	80041c8 <HAL_UART_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80013ba:	f7ff fa92 	bl	80008e2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000258 	.word	0x20000258
 80013c8:	40004400 	.word	0x40004400

080013cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b0ac      	sub	sp, #176	@ 0xb0
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	60da      	str	r2, [r3, #12]
 80013e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013e4:	f107 0314 	add.w	r3, r7, #20
 80013e8:	2288      	movs	r2, #136	@ 0x88
 80013ea:	2100      	movs	r1, #0
 80013ec:	4618      	mov	r0, r3
 80013ee:	f003 fc5d 	bl	8004cac <memset>
  if(uartHandle->Instance==USART2)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a21      	ldr	r2, [pc, #132]	@ (800147c <HAL_UART_MspInit+0xb0>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d13b      	bne.n	8001474 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80013fc:	2302      	movs	r3, #2
 80013fe:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001400:	2300      	movs	r3, #0
 8001402:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001404:	f107 0314 	add.w	r3, r7, #20
 8001408:	4618      	mov	r0, r3
 800140a:	f002 fa21 	bl	8003850 <HAL_RCCEx_PeriphCLKConfig>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001414:	f7ff fa65 	bl	80008e2 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001418:	4b19      	ldr	r3, [pc, #100]	@ (8001480 <HAL_UART_MspInit+0xb4>)
 800141a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800141c:	4a18      	ldr	r2, [pc, #96]	@ (8001480 <HAL_UART_MspInit+0xb4>)
 800141e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001422:	6593      	str	r3, [r2, #88]	@ 0x58
 8001424:	4b16      	ldr	r3, [pc, #88]	@ (8001480 <HAL_UART_MspInit+0xb4>)
 8001426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001428:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800142c:	613b      	str	r3, [r7, #16]
 800142e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001430:	4b13      	ldr	r3, [pc, #76]	@ (8001480 <HAL_UART_MspInit+0xb4>)
 8001432:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001434:	4a12      	ldr	r2, [pc, #72]	@ (8001480 <HAL_UART_MspInit+0xb4>)
 8001436:	f043 0301 	orr.w	r3, r3, #1
 800143a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800143c:	4b10      	ldr	r3, [pc, #64]	@ (8001480 <HAL_UART_MspInit+0xb4>)
 800143e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001440:	f003 0301 	and.w	r3, r3, #1
 8001444:	60fb      	str	r3, [r7, #12]
 8001446:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001448:	230c      	movs	r3, #12
 800144a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800144e:	2302      	movs	r3, #2
 8001450:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	2300      	movs	r3, #0
 8001456:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800145a:	2303      	movs	r3, #3
 800145c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001460:	2307      	movs	r3, #7
 8001462:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001466:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800146a:	4619      	mov	r1, r3
 800146c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001470:	f000 fce2 	bl	8001e38 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001474:	bf00      	nop
 8001476:	37b0      	adds	r7, #176	@ 0xb0
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	40004400 	.word	0x40004400
 8001480:	40021000 	.word	0x40021000

08001484 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001484:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014bc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001488:	f7ff ff5e 	bl	8001348 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800148c:	480c      	ldr	r0, [pc, #48]	@ (80014c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800148e:	490d      	ldr	r1, [pc, #52]	@ (80014c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001490:	4a0d      	ldr	r2, [pc, #52]	@ (80014c8 <LoopForever+0xe>)
  movs r3, #0
 8001492:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001494:	e002      	b.n	800149c <LoopCopyDataInit>

08001496 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001496:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001498:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800149a:	3304      	adds	r3, #4

0800149c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800149c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800149e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014a0:	d3f9      	bcc.n	8001496 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014a2:	4a0a      	ldr	r2, [pc, #40]	@ (80014cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80014a4:	4c0a      	ldr	r4, [pc, #40]	@ (80014d0 <LoopForever+0x16>)
  movs r3, #0
 80014a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014a8:	e001      	b.n	80014ae <LoopFillZerobss>

080014aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014ac:	3204      	adds	r2, #4

080014ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014b0:	d3fb      	bcc.n	80014aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014b2:	f003 fc09 	bl	8004cc8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80014b6:	f7ff f991 	bl	80007dc <main>

080014ba <LoopForever>:

LoopForever:
    b LoopForever
 80014ba:	e7fe      	b.n	80014ba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80014bc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80014c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014c4:	200001c0 	.word	0x200001c0
  ldr r2, =_sidata
 80014c8:	08019f34 	.word	0x08019f34
  ldr r2, =_sbss
 80014cc:	200001c0 	.word	0x200001c0
  ldr r4, =_ebss
 80014d0:	20000834 	.word	0x20000834

080014d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014d4:	e7fe      	b.n	80014d4 <ADC1_2_IRQHandler>

080014d6 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80014d6:	b480      	push	{r7}
 80014d8:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80014da:	bf00      	nop
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr

080014e4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b086      	sub	sp, #24
 80014e8:	af04      	add	r7, sp, #16
 80014ea:	4603      	mov	r3, r0
 80014ec:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80014ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80014f2:	9302      	str	r3, [sp, #8]
 80014f4:	2301      	movs	r3, #1
 80014f6:	9301      	str	r3, [sp, #4]
 80014f8:	1dfb      	adds	r3, r7, #7
 80014fa:	9300      	str	r3, [sp, #0]
 80014fc:	2301      	movs	r3, #1
 80014fe:	2200      	movs	r2, #0
 8001500:	2178      	movs	r1, #120	@ 0x78
 8001502:	4803      	ldr	r0, [pc, #12]	@ (8001510 <ssd1306_WriteCommand+0x2c>)
 8001504:	f000 ff26 	bl	8002354 <HAL_I2C_Mem_Write>
}
 8001508:	bf00      	nop
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	200001dc 	.word	0x200001dc

08001514 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001514:	b580      	push	{r7, lr}
 8001516:	b086      	sub	sp, #24
 8001518:	af04      	add	r7, sp, #16
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	b29b      	uxth	r3, r3
 8001522:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001526:	9202      	str	r2, [sp, #8]
 8001528:	9301      	str	r3, [sp, #4]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	9300      	str	r3, [sp, #0]
 800152e:	2301      	movs	r3, #1
 8001530:	2240      	movs	r2, #64	@ 0x40
 8001532:	2178      	movs	r1, #120	@ 0x78
 8001534:	4803      	ldr	r0, [pc, #12]	@ (8001544 <ssd1306_WriteData+0x30>)
 8001536:	f000 ff0d 	bl	8002354 <HAL_I2C_Mem_Write>
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	200001dc 	.word	0x200001dc

08001548 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800154c:	f7ff ffc3 	bl	80014d6 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001550:	2064      	movs	r0, #100	@ 0x64
 8001552:	f000 fb3b 	bl	8001bcc <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001556:	2000      	movs	r0, #0
 8001558:	f000 fa9e 	bl	8001a98 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800155c:	2020      	movs	r0, #32
 800155e:	f7ff ffc1 	bl	80014e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001562:	2000      	movs	r0, #0
 8001564:	f7ff ffbe 	bl	80014e4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001568:	20b0      	movs	r0, #176	@ 0xb0
 800156a:	f7ff ffbb 	bl	80014e4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800156e:	20c8      	movs	r0, #200	@ 0xc8
 8001570:	f7ff ffb8 	bl	80014e4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001574:	2000      	movs	r0, #0
 8001576:	f7ff ffb5 	bl	80014e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800157a:	2010      	movs	r0, #16
 800157c:	f7ff ffb2 	bl	80014e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001580:	2040      	movs	r0, #64	@ 0x40
 8001582:	f7ff ffaf 	bl	80014e4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001586:	20ff      	movs	r0, #255	@ 0xff
 8001588:	f000 fa73 	bl	8001a72 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800158c:	20a1      	movs	r0, #161	@ 0xa1
 800158e:	f7ff ffa9 	bl	80014e4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001592:	20a6      	movs	r0, #166	@ 0xa6
 8001594:	f7ff ffa6 	bl	80014e4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001598:	20a8      	movs	r0, #168	@ 0xa8
 800159a:	f7ff ffa3 	bl	80014e4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800159e:	203f      	movs	r0, #63	@ 0x3f
 80015a0:	f7ff ffa0 	bl	80014e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80015a4:	20a4      	movs	r0, #164	@ 0xa4
 80015a6:	f7ff ff9d 	bl	80014e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80015aa:	20d3      	movs	r0, #211	@ 0xd3
 80015ac:	f7ff ff9a 	bl	80014e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80015b0:	2000      	movs	r0, #0
 80015b2:	f7ff ff97 	bl	80014e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80015b6:	20d5      	movs	r0, #213	@ 0xd5
 80015b8:	f7ff ff94 	bl	80014e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80015bc:	20f0      	movs	r0, #240	@ 0xf0
 80015be:	f7ff ff91 	bl	80014e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80015c2:	20d9      	movs	r0, #217	@ 0xd9
 80015c4:	f7ff ff8e 	bl	80014e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80015c8:	2022      	movs	r0, #34	@ 0x22
 80015ca:	f7ff ff8b 	bl	80014e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80015ce:	20da      	movs	r0, #218	@ 0xda
 80015d0:	f7ff ff88 	bl	80014e4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80015d4:	2012      	movs	r0, #18
 80015d6:	f7ff ff85 	bl	80014e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80015da:	20db      	movs	r0, #219	@ 0xdb
 80015dc:	f7ff ff82 	bl	80014e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80015e0:	2020      	movs	r0, #32
 80015e2:	f7ff ff7f 	bl	80014e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80015e6:	208d      	movs	r0, #141	@ 0x8d
 80015e8:	f7ff ff7c 	bl	80014e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80015ec:	2014      	movs	r0, #20
 80015ee:	f7ff ff79 	bl	80014e4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80015f2:	2001      	movs	r0, #1
 80015f4:	f000 fa50 	bl	8001a98 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80015f8:	2000      	movs	r0, #0
 80015fa:	f000 f80f 	bl	800161c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80015fe:	f000 f825 	bl	800164c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001602:	4b05      	ldr	r3, [pc, #20]	@ (8001618 <ssd1306_Init+0xd0>)
 8001604:	2200      	movs	r2, #0
 8001606:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001608:	4b03      	ldr	r3, [pc, #12]	@ (8001618 <ssd1306_Init+0xd0>)
 800160a:	2200      	movs	r2, #0
 800160c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800160e:	4b02      	ldr	r3, [pc, #8]	@ (8001618 <ssd1306_Init+0xd0>)
 8001610:	2201      	movs	r2, #1
 8001612:	711a      	strb	r2, [r3, #4]
}
 8001614:	bf00      	nop
 8001616:	bd80      	pop	{r7, pc}
 8001618:	200006e0 	.word	0x200006e0

0800161c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001626:	79fb      	ldrb	r3, [r7, #7]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d101      	bne.n	8001630 <ssd1306_Fill+0x14>
 800162c:	2300      	movs	r3, #0
 800162e:	e000      	b.n	8001632 <ssd1306_Fill+0x16>
 8001630:	23ff      	movs	r3, #255	@ 0xff
 8001632:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001636:	4619      	mov	r1, r3
 8001638:	4803      	ldr	r0, [pc, #12]	@ (8001648 <ssd1306_Fill+0x2c>)
 800163a:	f003 fb37 	bl	8004cac <memset>
}
 800163e:	bf00      	nop
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	200002e0 	.word	0x200002e0

0800164c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001652:	2300      	movs	r3, #0
 8001654:	71fb      	strb	r3, [r7, #7]
 8001656:	e016      	b.n	8001686 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001658:	79fb      	ldrb	r3, [r7, #7]
 800165a:	3b50      	subs	r3, #80	@ 0x50
 800165c:	b2db      	uxtb	r3, r3
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff ff40 	bl	80014e4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001664:	2000      	movs	r0, #0
 8001666:	f7ff ff3d 	bl	80014e4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800166a:	2010      	movs	r0, #16
 800166c:	f7ff ff3a 	bl	80014e4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001670:	79fb      	ldrb	r3, [r7, #7]
 8001672:	01db      	lsls	r3, r3, #7
 8001674:	4a08      	ldr	r2, [pc, #32]	@ (8001698 <ssd1306_UpdateScreen+0x4c>)
 8001676:	4413      	add	r3, r2
 8001678:	2180      	movs	r1, #128	@ 0x80
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff ff4a 	bl	8001514 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001680:	79fb      	ldrb	r3, [r7, #7]
 8001682:	3301      	adds	r3, #1
 8001684:	71fb      	strb	r3, [r7, #7]
 8001686:	79fb      	ldrb	r3, [r7, #7]
 8001688:	2b07      	cmp	r3, #7
 800168a:	d9e5      	bls.n	8001658 <ssd1306_UpdateScreen+0xc>
    }
}
 800168c:	bf00      	nop
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	200002e0 	.word	0x200002e0

0800169c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	4603      	mov	r3, r0
 80016a4:	71fb      	strb	r3, [r7, #7]
 80016a6:	460b      	mov	r3, r1
 80016a8:	71bb      	strb	r3, [r7, #6]
 80016aa:	4613      	mov	r3, r2
 80016ac:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80016ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	db3d      	blt.n	8001732 <ssd1306_DrawPixel+0x96>
 80016b6:	79bb      	ldrb	r3, [r7, #6]
 80016b8:	2b3f      	cmp	r3, #63	@ 0x3f
 80016ba:	d83a      	bhi.n	8001732 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80016bc:	797b      	ldrb	r3, [r7, #5]
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d11a      	bne.n	80016f8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80016c2:	79fa      	ldrb	r2, [r7, #7]
 80016c4:	79bb      	ldrb	r3, [r7, #6]
 80016c6:	08db      	lsrs	r3, r3, #3
 80016c8:	b2d8      	uxtb	r0, r3
 80016ca:	4603      	mov	r3, r0
 80016cc:	01db      	lsls	r3, r3, #7
 80016ce:	4413      	add	r3, r2
 80016d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001740 <ssd1306_DrawPixel+0xa4>)
 80016d2:	5cd3      	ldrb	r3, [r2, r3]
 80016d4:	b25a      	sxtb	r2, r3
 80016d6:	79bb      	ldrb	r3, [r7, #6]
 80016d8:	f003 0307 	and.w	r3, r3, #7
 80016dc:	2101      	movs	r1, #1
 80016de:	fa01 f303 	lsl.w	r3, r1, r3
 80016e2:	b25b      	sxtb	r3, r3
 80016e4:	4313      	orrs	r3, r2
 80016e6:	b259      	sxtb	r1, r3
 80016e8:	79fa      	ldrb	r2, [r7, #7]
 80016ea:	4603      	mov	r3, r0
 80016ec:	01db      	lsls	r3, r3, #7
 80016ee:	4413      	add	r3, r2
 80016f0:	b2c9      	uxtb	r1, r1
 80016f2:	4a13      	ldr	r2, [pc, #76]	@ (8001740 <ssd1306_DrawPixel+0xa4>)
 80016f4:	54d1      	strb	r1, [r2, r3]
 80016f6:	e01d      	b.n	8001734 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80016f8:	79fa      	ldrb	r2, [r7, #7]
 80016fa:	79bb      	ldrb	r3, [r7, #6]
 80016fc:	08db      	lsrs	r3, r3, #3
 80016fe:	b2d8      	uxtb	r0, r3
 8001700:	4603      	mov	r3, r0
 8001702:	01db      	lsls	r3, r3, #7
 8001704:	4413      	add	r3, r2
 8001706:	4a0e      	ldr	r2, [pc, #56]	@ (8001740 <ssd1306_DrawPixel+0xa4>)
 8001708:	5cd3      	ldrb	r3, [r2, r3]
 800170a:	b25a      	sxtb	r2, r3
 800170c:	79bb      	ldrb	r3, [r7, #6]
 800170e:	f003 0307 	and.w	r3, r3, #7
 8001712:	2101      	movs	r1, #1
 8001714:	fa01 f303 	lsl.w	r3, r1, r3
 8001718:	b25b      	sxtb	r3, r3
 800171a:	43db      	mvns	r3, r3
 800171c:	b25b      	sxtb	r3, r3
 800171e:	4013      	ands	r3, r2
 8001720:	b259      	sxtb	r1, r3
 8001722:	79fa      	ldrb	r2, [r7, #7]
 8001724:	4603      	mov	r3, r0
 8001726:	01db      	lsls	r3, r3, #7
 8001728:	4413      	add	r3, r2
 800172a:	b2c9      	uxtb	r1, r1
 800172c:	4a04      	ldr	r2, [pc, #16]	@ (8001740 <ssd1306_DrawPixel+0xa4>)
 800172e:	54d1      	strb	r1, [r2, r3]
 8001730:	e000      	b.n	8001734 <ssd1306_DrawPixel+0x98>
        return;
 8001732:	bf00      	nop
    }
}
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	200002e0 	.word	0x200002e0

08001744 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001744:	b590      	push	{r4, r7, lr}
 8001746:	b089      	sub	sp, #36	@ 0x24
 8001748:	af00      	add	r7, sp, #0
 800174a:	4604      	mov	r4, r0
 800174c:	4638      	mov	r0, r7
 800174e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001752:	4623      	mov	r3, r4
 8001754:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001756:	7bfb      	ldrb	r3, [r7, #15]
 8001758:	2b1f      	cmp	r3, #31
 800175a:	d902      	bls.n	8001762 <ssd1306_WriteChar+0x1e>
 800175c:	7bfb      	ldrb	r3, [r7, #15]
 800175e:	2b7e      	cmp	r3, #126	@ 0x7e
 8001760:	d901      	bls.n	8001766 <ssd1306_WriteChar+0x22>
        return 0;
 8001762:	2300      	movs	r3, #0
 8001764:	e079      	b.n	800185a <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d005      	beq.n	8001778 <ssd1306_WriteChar+0x34>
 800176c:	68ba      	ldr	r2, [r7, #8]
 800176e:	7bfb      	ldrb	r3, [r7, #15]
 8001770:	3b20      	subs	r3, #32
 8001772:	4413      	add	r3, r2
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	e000      	b.n	800177a <ssd1306_WriteChar+0x36>
 8001778:	783b      	ldrb	r3, [r7, #0]
 800177a:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800177c:	4b39      	ldr	r3, [pc, #228]	@ (8001864 <ssd1306_WriteChar+0x120>)
 800177e:	881b      	ldrh	r3, [r3, #0]
 8001780:	461a      	mov	r2, r3
 8001782:	7dfb      	ldrb	r3, [r7, #23]
 8001784:	4413      	add	r3, r2
 8001786:	2b80      	cmp	r3, #128	@ 0x80
 8001788:	dc06      	bgt.n	8001798 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 800178a:	4b36      	ldr	r3, [pc, #216]	@ (8001864 <ssd1306_WriteChar+0x120>)
 800178c:	885b      	ldrh	r3, [r3, #2]
 800178e:	461a      	mov	r2, r3
 8001790:	787b      	ldrb	r3, [r7, #1]
 8001792:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001794:	2b40      	cmp	r3, #64	@ 0x40
 8001796:	dd01      	ble.n	800179c <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001798:	2300      	movs	r3, #0
 800179a:	e05e      	b.n	800185a <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 800179c:	2300      	movs	r3, #0
 800179e:	61fb      	str	r3, [r7, #28]
 80017a0:	e04d      	b.n	800183e <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	7bfb      	ldrb	r3, [r7, #15]
 80017a6:	3b20      	subs	r3, #32
 80017a8:	7879      	ldrb	r1, [r7, #1]
 80017aa:	fb01 f303 	mul.w	r3, r1, r3
 80017ae:	4619      	mov	r1, r3
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	440b      	add	r3, r1
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	4413      	add	r3, r2
 80017b8:	881b      	ldrh	r3, [r3, #0]
 80017ba:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80017bc:	2300      	movs	r3, #0
 80017be:	61bb      	str	r3, [r7, #24]
 80017c0:	e036      	b.n	8001830 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 80017c2:	693a      	ldr	r2, [r7, #16]
 80017c4:	69bb      	ldr	r3, [r7, #24]
 80017c6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d013      	beq.n	80017fa <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80017d2:	4b24      	ldr	r3, [pc, #144]	@ (8001864 <ssd1306_WriteChar+0x120>)
 80017d4:	881b      	ldrh	r3, [r3, #0]
 80017d6:	b2da      	uxtb	r2, r3
 80017d8:	69bb      	ldr	r3, [r7, #24]
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	4413      	add	r3, r2
 80017de:	b2d8      	uxtb	r0, r3
 80017e0:	4b20      	ldr	r3, [pc, #128]	@ (8001864 <ssd1306_WriteChar+0x120>)
 80017e2:	885b      	ldrh	r3, [r3, #2]
 80017e4:	b2da      	uxtb	r2, r3
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	4413      	add	r3, r2
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80017f2:	4619      	mov	r1, r3
 80017f4:	f7ff ff52 	bl	800169c <ssd1306_DrawPixel>
 80017f8:	e017      	b.n	800182a <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80017fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001864 <ssd1306_WriteChar+0x120>)
 80017fc:	881b      	ldrh	r3, [r3, #0]
 80017fe:	b2da      	uxtb	r2, r3
 8001800:	69bb      	ldr	r3, [r7, #24]
 8001802:	b2db      	uxtb	r3, r3
 8001804:	4413      	add	r3, r2
 8001806:	b2d8      	uxtb	r0, r3
 8001808:	4b16      	ldr	r3, [pc, #88]	@ (8001864 <ssd1306_WriteChar+0x120>)
 800180a:	885b      	ldrh	r3, [r3, #2]
 800180c:	b2da      	uxtb	r2, r3
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	b2db      	uxtb	r3, r3
 8001812:	4413      	add	r3, r2
 8001814:	b2d9      	uxtb	r1, r3
 8001816:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800181a:	2b00      	cmp	r3, #0
 800181c:	bf0c      	ite	eq
 800181e:	2301      	moveq	r3, #1
 8001820:	2300      	movne	r3, #0
 8001822:	b2db      	uxtb	r3, r3
 8001824:	461a      	mov	r2, r3
 8001826:	f7ff ff39 	bl	800169c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 800182a:	69bb      	ldr	r3, [r7, #24]
 800182c:	3301      	adds	r3, #1
 800182e:	61bb      	str	r3, [r7, #24]
 8001830:	7dfb      	ldrb	r3, [r7, #23]
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	429a      	cmp	r2, r3
 8001836:	d3c4      	bcc.n	80017c2 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001838:	69fb      	ldr	r3, [r7, #28]
 800183a:	3301      	adds	r3, #1
 800183c:	61fb      	str	r3, [r7, #28]
 800183e:	787b      	ldrb	r3, [r7, #1]
 8001840:	461a      	mov	r2, r3
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	4293      	cmp	r3, r2
 8001846:	d3ac      	bcc.n	80017a2 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001848:	4b06      	ldr	r3, [pc, #24]	@ (8001864 <ssd1306_WriteChar+0x120>)
 800184a:	881a      	ldrh	r2, [r3, #0]
 800184c:	7dfb      	ldrb	r3, [r7, #23]
 800184e:	b29b      	uxth	r3, r3
 8001850:	4413      	add	r3, r2
 8001852:	b29a      	uxth	r2, r3
 8001854:	4b03      	ldr	r3, [pc, #12]	@ (8001864 <ssd1306_WriteChar+0x120>)
 8001856:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001858:	7bfb      	ldrb	r3, [r7, #15]
}
 800185a:	4618      	mov	r0, r3
 800185c:	3724      	adds	r7, #36	@ 0x24
 800185e:	46bd      	mov	sp, r7
 8001860:	bd90      	pop	{r4, r7, pc}
 8001862:	bf00      	nop
 8001864:	200006e0 	.word	0x200006e0

08001868 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af02      	add	r7, sp, #8
 800186e:	60f8      	str	r0, [r7, #12]
 8001870:	4638      	mov	r0, r7
 8001872:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001876:	e013      	b.n	80018a0 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	7818      	ldrb	r0, [r3, #0]
 800187c:	7e3b      	ldrb	r3, [r7, #24]
 800187e:	9300      	str	r3, [sp, #0]
 8001880:	463b      	mov	r3, r7
 8001882:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001884:	f7ff ff5e 	bl	8001744 <ssd1306_WriteChar>
 8001888:	4603      	mov	r3, r0
 800188a:	461a      	mov	r2, r3
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	429a      	cmp	r2, r3
 8001892:	d002      	beq.n	800189a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	e008      	b.n	80018ac <ssd1306_WriteString+0x44>
        }
        str++;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	3301      	adds	r3, #1
 800189e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d1e7      	bne.n	8001878 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	781b      	ldrb	r3, [r3, #0]
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3710      	adds	r7, #16
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	460a      	mov	r2, r1
 80018be:	71fb      	strb	r3, [r7, #7]
 80018c0:	4613      	mov	r3, r2
 80018c2:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80018c4:	79fb      	ldrb	r3, [r7, #7]
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	4b05      	ldr	r3, [pc, #20]	@ (80018e0 <ssd1306_SetCursor+0x2c>)
 80018ca:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80018cc:	79bb      	ldrb	r3, [r7, #6]
 80018ce:	b29a      	uxth	r2, r3
 80018d0:	4b03      	ldr	r3, [pc, #12]	@ (80018e0 <ssd1306_SetCursor+0x2c>)
 80018d2:	805a      	strh	r2, [r3, #2]
}
 80018d4:	bf00      	nop
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr
 80018e0:	200006e0 	.word	0x200006e0

080018e4 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80018e4:	b590      	push	{r4, r7, lr}
 80018e6:	b089      	sub	sp, #36	@ 0x24
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4604      	mov	r4, r0
 80018ec:	4608      	mov	r0, r1
 80018ee:	4611      	mov	r1, r2
 80018f0:	461a      	mov	r2, r3
 80018f2:	4623      	mov	r3, r4
 80018f4:	71fb      	strb	r3, [r7, #7]
 80018f6:	4603      	mov	r3, r0
 80018f8:	71bb      	strb	r3, [r7, #6]
 80018fa:	460b      	mov	r3, r1
 80018fc:	717b      	strb	r3, [r7, #5]
 80018fe:	4613      	mov	r3, r2
 8001900:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8001902:	797a      	ldrb	r2, [r7, #5]
 8001904:	79fb      	ldrb	r3, [r7, #7]
 8001906:	1ad3      	subs	r3, r2, r3
 8001908:	2b00      	cmp	r3, #0
 800190a:	bfb8      	it	lt
 800190c:	425b      	neglt	r3, r3
 800190e:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8001910:	793a      	ldrb	r2, [r7, #4]
 8001912:	79bb      	ldrb	r3, [r7, #6]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b00      	cmp	r3, #0
 8001918:	bfb8      	it	lt
 800191a:	425b      	neglt	r3, r3
 800191c:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 800191e:	79fa      	ldrb	r2, [r7, #7]
 8001920:	797b      	ldrb	r3, [r7, #5]
 8001922:	429a      	cmp	r2, r3
 8001924:	d201      	bcs.n	800192a <ssd1306_Line+0x46>
 8001926:	2301      	movs	r3, #1
 8001928:	e001      	b.n	800192e <ssd1306_Line+0x4a>
 800192a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800192e:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8001930:	79ba      	ldrb	r2, [r7, #6]
 8001932:	793b      	ldrb	r3, [r7, #4]
 8001934:	429a      	cmp	r2, r3
 8001936:	d201      	bcs.n	800193c <ssd1306_Line+0x58>
 8001938:	2301      	movs	r3, #1
 800193a:	e001      	b.n	8001940 <ssd1306_Line+0x5c>
 800193c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001940:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 800194a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800194e:	7939      	ldrb	r1, [r7, #4]
 8001950:	797b      	ldrb	r3, [r7, #5]
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff fea2 	bl	800169c <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8001958:	e024      	b.n	80019a4 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 800195a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800195e:	79b9      	ldrb	r1, [r7, #6]
 8001960:	79fb      	ldrb	r3, [r7, #7]
 8001962:	4618      	mov	r0, r3
 8001964:	f7ff fe9a 	bl	800169c <ssd1306_DrawPixel>
        error2 = error * 2;
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	425b      	negs	r3, r3
 8001972:	68ba      	ldr	r2, [r7, #8]
 8001974:	429a      	cmp	r2, r3
 8001976:	dd08      	ble.n	800198a <ssd1306_Line+0xa6>
            error -= deltaY;
 8001978:	69fa      	ldr	r2, [r7, #28]
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	b2da      	uxtb	r2, r3
 8001984:	79fb      	ldrb	r3, [r7, #7]
 8001986:	4413      	add	r3, r2
 8001988:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 800198a:	68ba      	ldr	r2, [r7, #8]
 800198c:	69bb      	ldr	r3, [r7, #24]
 800198e:	429a      	cmp	r2, r3
 8001990:	da08      	bge.n	80019a4 <ssd1306_Line+0xc0>
            error += deltaX;
 8001992:	69fa      	ldr	r2, [r7, #28]
 8001994:	69bb      	ldr	r3, [r7, #24]
 8001996:	4413      	add	r3, r2
 8001998:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	b2da      	uxtb	r2, r3
 800199e:	79bb      	ldrb	r3, [r7, #6]
 80019a0:	4413      	add	r3, r2
 80019a2:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 80019a4:	79fa      	ldrb	r2, [r7, #7]
 80019a6:	797b      	ldrb	r3, [r7, #5]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d1d6      	bne.n	800195a <ssd1306_Line+0x76>
 80019ac:	79ba      	ldrb	r2, [r7, #6]
 80019ae:	793b      	ldrb	r3, [r7, #4]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d1d2      	bne.n	800195a <ssd1306_Line+0x76>
        }
    }
    return;
 80019b4:	bf00      	nop
}
 80019b6:	3724      	adds	r7, #36	@ 0x24
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd90      	pop	{r4, r7, pc}

080019bc <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	603a      	str	r2, [r7, #0]
 80019c4:	461a      	mov	r2, r3
 80019c6:	4603      	mov	r3, r0
 80019c8:	71fb      	strb	r3, [r7, #7]
 80019ca:	460b      	mov	r3, r1
 80019cc:	71bb      	strb	r3, [r7, #6]
 80019ce:	4613      	mov	r3, r2
 80019d0:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 80019d2:	797b      	ldrb	r3, [r7, #5]
 80019d4:	3307      	adds	r3, #7
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	da00      	bge.n	80019dc <ssd1306_DrawBitmap+0x20>
 80019da:	3307      	adds	r3, #7
 80019dc:	10db      	asrs	r3, r3, #3
 80019de:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 80019e0:	2300      	movs	r3, #0
 80019e2:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80019e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	db3e      	blt.n	8001a6a <ssd1306_DrawBitmap+0xae>
 80019ec:	79bb      	ldrb	r3, [r7, #6]
 80019ee:	2b3f      	cmp	r3, #63	@ 0x3f
 80019f0:	d83b      	bhi.n	8001a6a <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 80019f2:	2300      	movs	r3, #0
 80019f4:	73bb      	strb	r3, [r7, #14]
 80019f6:	e033      	b.n	8001a60 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 80019f8:	2300      	movs	r3, #0
 80019fa:	737b      	strb	r3, [r7, #13]
 80019fc:	e026      	b.n	8001a4c <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 80019fe:	7b7b      	ldrb	r3, [r7, #13]
 8001a00:	f003 0307 	and.w	r3, r3, #7
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d003      	beq.n	8001a10 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8001a08:	7bfb      	ldrb	r3, [r7, #15]
 8001a0a:	005b      	lsls	r3, r3, #1
 8001a0c:	73fb      	strb	r3, [r7, #15]
 8001a0e:	e00d      	b.n	8001a2c <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001a10:	7bbb      	ldrb	r3, [r7, #14]
 8001a12:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001a16:	fb02 f303 	mul.w	r3, r2, r3
 8001a1a:	7b7a      	ldrb	r2, [r7, #13]
 8001a1c:	08d2      	lsrs	r2, r2, #3
 8001a1e:	b2d2      	uxtb	r2, r2
 8001a20:	4413      	add	r3, r2
 8001a22:	461a      	mov	r2, r3
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	4413      	add	r3, r2
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8001a2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	da08      	bge.n	8001a46 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8001a34:	79fa      	ldrb	r2, [r7, #7]
 8001a36:	7b7b      	ldrb	r3, [r7, #13]
 8001a38:	4413      	add	r3, r2
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	7f3a      	ldrb	r2, [r7, #28]
 8001a3e:	79b9      	ldrb	r1, [r7, #6]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff fe2b 	bl	800169c <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8001a46:	7b7b      	ldrb	r3, [r7, #13]
 8001a48:	3301      	adds	r3, #1
 8001a4a:	737b      	strb	r3, [r7, #13]
 8001a4c:	7b7a      	ldrb	r2, [r7, #13]
 8001a4e:	797b      	ldrb	r3, [r7, #5]
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d3d4      	bcc.n	80019fe <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8001a54:	7bbb      	ldrb	r3, [r7, #14]
 8001a56:	3301      	adds	r3, #1
 8001a58:	73bb      	strb	r3, [r7, #14]
 8001a5a:	79bb      	ldrb	r3, [r7, #6]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	71bb      	strb	r3, [r7, #6]
 8001a60:	7bba      	ldrb	r2, [r7, #14]
 8001a62:	7e3b      	ldrb	r3, [r7, #24]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d3c7      	bcc.n	80019f8 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8001a68:	e000      	b.n	8001a6c <ssd1306_DrawBitmap+0xb0>
        return;
 8001a6a:	bf00      	nop
}
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b084      	sub	sp, #16
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	4603      	mov	r3, r0
 8001a7a:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001a7c:	2381      	movs	r3, #129	@ 0x81
 8001a7e:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001a80:	7bfb      	ldrb	r3, [r7, #15]
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7ff fd2e 	bl	80014e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001a88:	79fb      	ldrb	r3, [r7, #7]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7ff fd2a 	bl	80014e4 <ssd1306_WriteCommand>
}
 8001a90:	bf00      	nop
 8001a92:	3710      	adds	r7, #16
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001aa2:	79fb      	ldrb	r3, [r7, #7]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d005      	beq.n	8001ab4 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001aa8:	23af      	movs	r3, #175	@ 0xaf
 8001aaa:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001aac:	4b08      	ldr	r3, [pc, #32]	@ (8001ad0 <ssd1306_SetDisplayOn+0x38>)
 8001aae:	2201      	movs	r2, #1
 8001ab0:	715a      	strb	r2, [r3, #5]
 8001ab2:	e004      	b.n	8001abe <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001ab4:	23ae      	movs	r3, #174	@ 0xae
 8001ab6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001ab8:	4b05      	ldr	r3, [pc, #20]	@ (8001ad0 <ssd1306_SetDisplayOn+0x38>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001abe:	7bfb      	ldrb	r3, [r7, #15]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff fd0f 	bl	80014e4 <ssd1306_WriteCommand>
}
 8001ac6:	bf00      	nop
 8001ac8:	3710      	adds	r7, #16
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	200006e0 	.word	0x200006e0

08001ad4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ada:	2300      	movs	r3, #0
 8001adc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ade:	4b0c      	ldr	r3, [pc, #48]	@ (8001b10 <HAL_Init+0x3c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a0b      	ldr	r2, [pc, #44]	@ (8001b10 <HAL_Init+0x3c>)
 8001ae4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ae8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aea:	2003      	movs	r0, #3
 8001aec:	f000 f962 	bl	8001db4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001af0:	2000      	movs	r0, #0
 8001af2:	f000 f80f 	bl	8001b14 <HAL_InitTick>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d002      	beq.n	8001b02 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	71fb      	strb	r3, [r7, #7]
 8001b00:	e001      	b.n	8001b06 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b02:	f7ff fb8f 	bl	8001224 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b06:	79fb      	ldrb	r3, [r7, #7]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40022000 	.word	0x40022000

08001b14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b084      	sub	sp, #16
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001b20:	4b17      	ldr	r3, [pc, #92]	@ (8001b80 <HAL_InitTick+0x6c>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d023      	beq.n	8001b70 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001b28:	4b16      	ldr	r3, [pc, #88]	@ (8001b84 <HAL_InitTick+0x70>)
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	4b14      	ldr	r3, [pc, #80]	@ (8001b80 <HAL_InitTick+0x6c>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	4619      	mov	r1, r3
 8001b32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f000 f96d 	bl	8001e1e <HAL_SYSTICK_Config>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d10f      	bne.n	8001b6a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2b0f      	cmp	r3, #15
 8001b4e:	d809      	bhi.n	8001b64 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b50:	2200      	movs	r2, #0
 8001b52:	6879      	ldr	r1, [r7, #4]
 8001b54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b58:	f000 f937 	bl	8001dca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b5c:	4a0a      	ldr	r2, [pc, #40]	@ (8001b88 <HAL_InitTick+0x74>)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6013      	str	r3, [r2, #0]
 8001b62:	e007      	b.n	8001b74 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	73fb      	strb	r3, [r7, #15]
 8001b68:	e004      	b.n	8001b74 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	73fb      	strb	r3, [r7, #15]
 8001b6e:	e001      	b.n	8001b74 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	2000016c 	.word	0x2000016c
 8001b84:	20000164 	.word	0x20000164
 8001b88:	20000168 	.word	0x20000168

08001b8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b90:	4b06      	ldr	r3, [pc, #24]	@ (8001bac <HAL_IncTick+0x20>)
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	461a      	mov	r2, r3
 8001b96:	4b06      	ldr	r3, [pc, #24]	@ (8001bb0 <HAL_IncTick+0x24>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	4a04      	ldr	r2, [pc, #16]	@ (8001bb0 <HAL_IncTick+0x24>)
 8001b9e:	6013      	str	r3, [r2, #0]
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	2000016c 	.word	0x2000016c
 8001bb0:	200006e8 	.word	0x200006e8

08001bb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  return uwTick;
 8001bb8:	4b03      	ldr	r3, [pc, #12]	@ (8001bc8 <HAL_GetTick+0x14>)
 8001bba:	681b      	ldr	r3, [r3, #0]
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	200006e8 	.word	0x200006e8

08001bcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bd4:	f7ff ffee 	bl	8001bb4 <HAL_GetTick>
 8001bd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001be4:	d005      	beq.n	8001bf2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001be6:	4b0a      	ldr	r3, [pc, #40]	@ (8001c10 <HAL_Delay+0x44>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	461a      	mov	r2, r3
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	4413      	add	r3, r2
 8001bf0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bf2:	bf00      	nop
 8001bf4:	f7ff ffde 	bl	8001bb4 <HAL_GetTick>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	68fa      	ldr	r2, [r7, #12]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d8f7      	bhi.n	8001bf4 <HAL_Delay+0x28>
  {
  }
}
 8001c04:	bf00      	nop
 8001c06:	bf00      	nop
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	2000016c 	.word	0x2000016c

08001c14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	f003 0307 	and.w	r3, r3, #7
 8001c22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c24:	4b0c      	ldr	r3, [pc, #48]	@ (8001c58 <__NVIC_SetPriorityGrouping+0x44>)
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c2a:	68ba      	ldr	r2, [r7, #8]
 8001c2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c30:	4013      	ands	r3, r2
 8001c32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c46:	4a04      	ldr	r2, [pc, #16]	@ (8001c58 <__NVIC_SetPriorityGrouping+0x44>)
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	60d3      	str	r3, [r2, #12]
}
 8001c4c:	bf00      	nop
 8001c4e:	3714      	adds	r7, #20
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr
 8001c58:	e000ed00 	.word	0xe000ed00

08001c5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c60:	4b04      	ldr	r3, [pc, #16]	@ (8001c74 <__NVIC_GetPriorityGrouping+0x18>)
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	0a1b      	lsrs	r3, r3, #8
 8001c66:	f003 0307 	and.w	r3, r3, #7
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr
 8001c74:	e000ed00 	.word	0xe000ed00

08001c78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	db0b      	blt.n	8001ca2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c8a:	79fb      	ldrb	r3, [r7, #7]
 8001c8c:	f003 021f 	and.w	r2, r3, #31
 8001c90:	4907      	ldr	r1, [pc, #28]	@ (8001cb0 <__NVIC_EnableIRQ+0x38>)
 8001c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c96:	095b      	lsrs	r3, r3, #5
 8001c98:	2001      	movs	r0, #1
 8001c9a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ca2:	bf00      	nop
 8001ca4:	370c      	adds	r7, #12
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	e000e100 	.word	0xe000e100

08001cb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	4603      	mov	r3, r0
 8001cbc:	6039      	str	r1, [r7, #0]
 8001cbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	db0a      	blt.n	8001cde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	b2da      	uxtb	r2, r3
 8001ccc:	490c      	ldr	r1, [pc, #48]	@ (8001d00 <__NVIC_SetPriority+0x4c>)
 8001cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd2:	0112      	lsls	r2, r2, #4
 8001cd4:	b2d2      	uxtb	r2, r2
 8001cd6:	440b      	add	r3, r1
 8001cd8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cdc:	e00a      	b.n	8001cf4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	b2da      	uxtb	r2, r3
 8001ce2:	4908      	ldr	r1, [pc, #32]	@ (8001d04 <__NVIC_SetPriority+0x50>)
 8001ce4:	79fb      	ldrb	r3, [r7, #7]
 8001ce6:	f003 030f 	and.w	r3, r3, #15
 8001cea:	3b04      	subs	r3, #4
 8001cec:	0112      	lsls	r2, r2, #4
 8001cee:	b2d2      	uxtb	r2, r2
 8001cf0:	440b      	add	r3, r1
 8001cf2:	761a      	strb	r2, [r3, #24]
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	e000e100 	.word	0xe000e100
 8001d04:	e000ed00 	.word	0xe000ed00

08001d08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b089      	sub	sp, #36	@ 0x24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f003 0307 	and.w	r3, r3, #7
 8001d1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	f1c3 0307 	rsb	r3, r3, #7
 8001d22:	2b04      	cmp	r3, #4
 8001d24:	bf28      	it	cs
 8001d26:	2304      	movcs	r3, #4
 8001d28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	3304      	adds	r3, #4
 8001d2e:	2b06      	cmp	r3, #6
 8001d30:	d902      	bls.n	8001d38 <NVIC_EncodePriority+0x30>
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	3b03      	subs	r3, #3
 8001d36:	e000      	b.n	8001d3a <NVIC_EncodePriority+0x32>
 8001d38:	2300      	movs	r3, #0
 8001d3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d40:	69bb      	ldr	r3, [r7, #24]
 8001d42:	fa02 f303 	lsl.w	r3, r2, r3
 8001d46:	43da      	mvns	r2, r3
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	401a      	ands	r2, r3
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d50:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	fa01 f303 	lsl.w	r3, r1, r3
 8001d5a:	43d9      	mvns	r1, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d60:	4313      	orrs	r3, r2
         );
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3724      	adds	r7, #36	@ 0x24
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
	...

08001d70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	3b01      	subs	r3, #1
 8001d7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d80:	d301      	bcc.n	8001d86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d82:	2301      	movs	r3, #1
 8001d84:	e00f      	b.n	8001da6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d86:	4a0a      	ldr	r2, [pc, #40]	@ (8001db0 <SysTick_Config+0x40>)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	3b01      	subs	r3, #1
 8001d8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d8e:	210f      	movs	r1, #15
 8001d90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d94:	f7ff ff8e 	bl	8001cb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d98:	4b05      	ldr	r3, [pc, #20]	@ (8001db0 <SysTick_Config+0x40>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d9e:	4b04      	ldr	r3, [pc, #16]	@ (8001db0 <SysTick_Config+0x40>)
 8001da0:	2207      	movs	r2, #7
 8001da2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	e000e010 	.word	0xe000e010

08001db4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f7ff ff29 	bl	8001c14 <__NVIC_SetPriorityGrouping>
}
 8001dc2:	bf00      	nop
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b086      	sub	sp, #24
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	60b9      	str	r1, [r7, #8]
 8001dd4:	607a      	str	r2, [r7, #4]
 8001dd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ddc:	f7ff ff3e 	bl	8001c5c <__NVIC_GetPriorityGrouping>
 8001de0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	68b9      	ldr	r1, [r7, #8]
 8001de6:	6978      	ldr	r0, [r7, #20]
 8001de8:	f7ff ff8e 	bl	8001d08 <NVIC_EncodePriority>
 8001dec:	4602      	mov	r2, r0
 8001dee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001df2:	4611      	mov	r1, r2
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff ff5d 	bl	8001cb4 <__NVIC_SetPriority>
}
 8001dfa:	bf00      	nop
 8001dfc:	3718      	adds	r7, #24
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	b082      	sub	sp, #8
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	4603      	mov	r3, r0
 8001e0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7ff ff31 	bl	8001c78 <__NVIC_EnableIRQ>
}
 8001e16:	bf00      	nop
 8001e18:	3708      	adds	r7, #8
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}

08001e1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e1e:	b580      	push	{r7, lr}
 8001e20:	b082      	sub	sp, #8
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f7ff ffa2 	bl	8001d70 <SysTick_Config>
 8001e2c:	4603      	mov	r3, r0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
	...

08001e38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b087      	sub	sp, #28
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e42:	2300      	movs	r3, #0
 8001e44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e46:	e17f      	b.n	8002148 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	2101      	movs	r1, #1
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	fa01 f303 	lsl.w	r3, r1, r3
 8001e54:	4013      	ands	r3, r2
 8001e56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	f000 8171 	beq.w	8002142 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f003 0303 	and.w	r3, r3, #3
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d005      	beq.n	8001e78 <HAL_GPIO_Init+0x40>
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f003 0303 	and.w	r3, r3, #3
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d130      	bne.n	8001eda <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	2203      	movs	r2, #3
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	43db      	mvns	r3, r3
 8001e8a:	693a      	ldr	r2, [r7, #16]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	68da      	ldr	r2, [r3, #12]
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	693a      	ldr	r2, [r7, #16]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	693a      	ldr	r2, [r7, #16]
 8001ea6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001eae:	2201      	movs	r2, #1
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb6:	43db      	mvns	r3, r3
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	091b      	lsrs	r3, r3, #4
 8001ec4:	f003 0201 	and.w	r2, r3, #1
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f003 0303 	and.w	r3, r3, #3
 8001ee2:	2b03      	cmp	r3, #3
 8001ee4:	d118      	bne.n	8001f18 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001eec:	2201      	movs	r2, #1
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	08db      	lsrs	r3, r3, #3
 8001f02:	f003 0201 	and.w	r2, r3, #1
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	693a      	ldr	r2, [r7, #16]
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f003 0303 	and.w	r3, r3, #3
 8001f20:	2b03      	cmp	r3, #3
 8001f22:	d017      	beq.n	8001f54 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	2203      	movs	r2, #3
 8001f30:	fa02 f303 	lsl.w	r3, r2, r3
 8001f34:	43db      	mvns	r3, r3
 8001f36:	693a      	ldr	r2, [r7, #16]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	689a      	ldr	r2, [r3, #8]
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	693a      	ldr	r2, [r7, #16]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	693a      	ldr	r2, [r7, #16]
 8001f52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f003 0303 	and.w	r3, r3, #3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d123      	bne.n	8001fa8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	08da      	lsrs	r2, r3, #3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	3208      	adds	r2, #8
 8001f68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	f003 0307 	and.w	r3, r3, #7
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	220f      	movs	r2, #15
 8001f78:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	4013      	ands	r3, r2
 8001f82:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	691a      	ldr	r2, [r3, #16]
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	f003 0307 	and.w	r3, r3, #7
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	08da      	lsrs	r2, r3, #3
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	3208      	adds	r2, #8
 8001fa2:	6939      	ldr	r1, [r7, #16]
 8001fa4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	2203      	movs	r2, #3
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	43db      	mvns	r3, r3
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f003 0203 	and.w	r2, r3, #3
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	693a      	ldr	r2, [r7, #16]
 8001fda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	f000 80ac 	beq.w	8002142 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fea:	4b5f      	ldr	r3, [pc, #380]	@ (8002168 <HAL_GPIO_Init+0x330>)
 8001fec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fee:	4a5e      	ldr	r2, [pc, #376]	@ (8002168 <HAL_GPIO_Init+0x330>)
 8001ff0:	f043 0301 	orr.w	r3, r3, #1
 8001ff4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ff6:	4b5c      	ldr	r3, [pc, #368]	@ (8002168 <HAL_GPIO_Init+0x330>)
 8001ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	60bb      	str	r3, [r7, #8]
 8002000:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002002:	4a5a      	ldr	r2, [pc, #360]	@ (800216c <HAL_GPIO_Init+0x334>)
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	089b      	lsrs	r3, r3, #2
 8002008:	3302      	adds	r3, #2
 800200a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800200e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	f003 0303 	and.w	r3, r3, #3
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	220f      	movs	r2, #15
 800201a:	fa02 f303 	lsl.w	r3, r2, r3
 800201e:	43db      	mvns	r3, r3
 8002020:	693a      	ldr	r2, [r7, #16]
 8002022:	4013      	ands	r3, r2
 8002024:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800202c:	d025      	beq.n	800207a <HAL_GPIO_Init+0x242>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a4f      	ldr	r2, [pc, #316]	@ (8002170 <HAL_GPIO_Init+0x338>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d01f      	beq.n	8002076 <HAL_GPIO_Init+0x23e>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a4e      	ldr	r2, [pc, #312]	@ (8002174 <HAL_GPIO_Init+0x33c>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d019      	beq.n	8002072 <HAL_GPIO_Init+0x23a>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a4d      	ldr	r2, [pc, #308]	@ (8002178 <HAL_GPIO_Init+0x340>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d013      	beq.n	800206e <HAL_GPIO_Init+0x236>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a4c      	ldr	r2, [pc, #304]	@ (800217c <HAL_GPIO_Init+0x344>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d00d      	beq.n	800206a <HAL_GPIO_Init+0x232>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4a4b      	ldr	r2, [pc, #300]	@ (8002180 <HAL_GPIO_Init+0x348>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d007      	beq.n	8002066 <HAL_GPIO_Init+0x22e>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4a4a      	ldr	r2, [pc, #296]	@ (8002184 <HAL_GPIO_Init+0x34c>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d101      	bne.n	8002062 <HAL_GPIO_Init+0x22a>
 800205e:	2306      	movs	r3, #6
 8002060:	e00c      	b.n	800207c <HAL_GPIO_Init+0x244>
 8002062:	2307      	movs	r3, #7
 8002064:	e00a      	b.n	800207c <HAL_GPIO_Init+0x244>
 8002066:	2305      	movs	r3, #5
 8002068:	e008      	b.n	800207c <HAL_GPIO_Init+0x244>
 800206a:	2304      	movs	r3, #4
 800206c:	e006      	b.n	800207c <HAL_GPIO_Init+0x244>
 800206e:	2303      	movs	r3, #3
 8002070:	e004      	b.n	800207c <HAL_GPIO_Init+0x244>
 8002072:	2302      	movs	r3, #2
 8002074:	e002      	b.n	800207c <HAL_GPIO_Init+0x244>
 8002076:	2301      	movs	r3, #1
 8002078:	e000      	b.n	800207c <HAL_GPIO_Init+0x244>
 800207a:	2300      	movs	r3, #0
 800207c:	697a      	ldr	r2, [r7, #20]
 800207e:	f002 0203 	and.w	r2, r2, #3
 8002082:	0092      	lsls	r2, r2, #2
 8002084:	4093      	lsls	r3, r2
 8002086:	693a      	ldr	r2, [r7, #16]
 8002088:	4313      	orrs	r3, r2
 800208a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800208c:	4937      	ldr	r1, [pc, #220]	@ (800216c <HAL_GPIO_Init+0x334>)
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	089b      	lsrs	r3, r3, #2
 8002092:	3302      	adds	r3, #2
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800209a:	4b3b      	ldr	r3, [pc, #236]	@ (8002188 <HAL_GPIO_Init+0x350>)
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	43db      	mvns	r3, r3
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	4013      	ands	r3, r2
 80020a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d003      	beq.n	80020be <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80020b6:	693a      	ldr	r2, [r7, #16]
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80020be:	4a32      	ldr	r2, [pc, #200]	@ (8002188 <HAL_GPIO_Init+0x350>)
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80020c4:	4b30      	ldr	r3, [pc, #192]	@ (8002188 <HAL_GPIO_Init+0x350>)
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	43db      	mvns	r3, r3
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	4013      	ands	r3, r2
 80020d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d003      	beq.n	80020e8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80020e0:	693a      	ldr	r2, [r7, #16]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80020e8:	4a27      	ldr	r2, [pc, #156]	@ (8002188 <HAL_GPIO_Init+0x350>)
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80020ee:	4b26      	ldr	r3, [pc, #152]	@ (8002188 <HAL_GPIO_Init+0x350>)
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	43db      	mvns	r3, r3
 80020f8:	693a      	ldr	r2, [r7, #16]
 80020fa:	4013      	ands	r3, r2
 80020fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d003      	beq.n	8002112 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	4313      	orrs	r3, r2
 8002110:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002112:	4a1d      	ldr	r2, [pc, #116]	@ (8002188 <HAL_GPIO_Init+0x350>)
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002118:	4b1b      	ldr	r3, [pc, #108]	@ (8002188 <HAL_GPIO_Init+0x350>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	43db      	mvns	r3, r3
 8002122:	693a      	ldr	r2, [r7, #16]
 8002124:	4013      	ands	r3, r2
 8002126:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002130:	2b00      	cmp	r3, #0
 8002132:	d003      	beq.n	800213c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002134:	693a      	ldr	r2, [r7, #16]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	4313      	orrs	r3, r2
 800213a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800213c:	4a12      	ldr	r2, [pc, #72]	@ (8002188 <HAL_GPIO_Init+0x350>)
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	3301      	adds	r3, #1
 8002146:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	fa22 f303 	lsr.w	r3, r2, r3
 8002152:	2b00      	cmp	r3, #0
 8002154:	f47f ae78 	bne.w	8001e48 <HAL_GPIO_Init+0x10>
  }
}
 8002158:	bf00      	nop
 800215a:	bf00      	nop
 800215c:	371c      	adds	r7, #28
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	40021000 	.word	0x40021000
 800216c:	40010000 	.word	0x40010000
 8002170:	48000400 	.word	0x48000400
 8002174:	48000800 	.word	0x48000800
 8002178:	48000c00 	.word	0x48000c00
 800217c:	48001000 	.word	0x48001000
 8002180:	48001400 	.word	0x48001400
 8002184:	48001800 	.word	0x48001800
 8002188:	40010400 	.word	0x40010400

0800218c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	460b      	mov	r3, r1
 8002196:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	691a      	ldr	r2, [r3, #16]
 800219c:	887b      	ldrh	r3, [r7, #2]
 800219e:	4013      	ands	r3, r2
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d002      	beq.n	80021aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80021a4:	2301      	movs	r3, #1
 80021a6:	73fb      	strb	r3, [r7, #15]
 80021a8:	e001      	b.n	80021ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80021aa:	2300      	movs	r3, #0
 80021ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80021ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3714      	adds	r7, #20
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	460b      	mov	r3, r1
 80021c6:	807b      	strh	r3, [r7, #2]
 80021c8:	4613      	mov	r3, r2
 80021ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021cc:	787b      	ldrb	r3, [r7, #1]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d003      	beq.n	80021da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80021d2:	887a      	ldrh	r2, [r7, #2]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80021d8:	e002      	b.n	80021e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80021da:	887a      	ldrh	r2, [r7, #2]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	4603      	mov	r3, r0
 80021f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80021f6:	4b08      	ldr	r3, [pc, #32]	@ (8002218 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021f8:	695a      	ldr	r2, [r3, #20]
 80021fa:	88fb      	ldrh	r3, [r7, #6]
 80021fc:	4013      	ands	r3, r2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d006      	beq.n	8002210 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002202:	4a05      	ldr	r2, [pc, #20]	@ (8002218 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002204:	88fb      	ldrh	r3, [r7, #6]
 8002206:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002208:	88fb      	ldrh	r3, [r7, #6]
 800220a:	4618      	mov	r0, r3
 800220c:	f7fe fcee 	bl	8000bec <HAL_GPIO_EXTI_Callback>
  }
}
 8002210:	bf00      	nop
 8002212:	3708      	adds	r7, #8
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	40010400 	.word	0x40010400

0800221c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d101      	bne.n	800222e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e08d      	b.n	800234a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002234:	b2db      	uxtb	r3, r3
 8002236:	2b00      	cmp	r3, #0
 8002238:	d106      	bne.n	8002248 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2200      	movs	r2, #0
 800223e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f7fe fa6c 	bl	8000720 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2224      	movs	r2, #36	@ 0x24
 800224c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f022 0201 	bic.w	r2, r2, #1
 800225e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685a      	ldr	r2, [r3, #4]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800226c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	689a      	ldr	r2, [r3, #8]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800227c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	68db      	ldr	r3, [r3, #12]
 8002282:	2b01      	cmp	r3, #1
 8002284:	d107      	bne.n	8002296 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	689a      	ldr	r2, [r3, #8]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002292:	609a      	str	r2, [r3, #8]
 8002294:	e006      	b.n	80022a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	689a      	ldr	r2, [r3, #8]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80022a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d108      	bne.n	80022be <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	685a      	ldr	r2, [r3, #4]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80022ba:	605a      	str	r2, [r3, #4]
 80022bc:	e007      	b.n	80022ce <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	685a      	ldr	r2, [r3, #4]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022cc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	6812      	ldr	r2, [r2, #0]
 80022d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80022dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022e0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	68da      	ldr	r2, [r3, #12]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80022f0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	691a      	ldr	r2, [r3, #16]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	699b      	ldr	r3, [r3, #24]
 8002302:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	430a      	orrs	r2, r1
 800230a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	69d9      	ldr	r1, [r3, #28]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a1a      	ldr	r2, [r3, #32]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	430a      	orrs	r2, r1
 800231a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f042 0201 	orr.w	r2, r2, #1
 800232a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2220      	movs	r2, #32
 8002336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2200      	movs	r2, #0
 8002344:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	3708      	adds	r7, #8
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
	...

08002354 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b088      	sub	sp, #32
 8002358:	af02      	add	r7, sp, #8
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	4608      	mov	r0, r1
 800235e:	4611      	mov	r1, r2
 8002360:	461a      	mov	r2, r3
 8002362:	4603      	mov	r3, r0
 8002364:	817b      	strh	r3, [r7, #10]
 8002366:	460b      	mov	r3, r1
 8002368:	813b      	strh	r3, [r7, #8]
 800236a:	4613      	mov	r3, r2
 800236c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b20      	cmp	r3, #32
 8002378:	f040 80f9 	bne.w	800256e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800237c:	6a3b      	ldr	r3, [r7, #32]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d002      	beq.n	8002388 <HAL_I2C_Mem_Write+0x34>
 8002382:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002384:	2b00      	cmp	r3, #0
 8002386:	d105      	bne.n	8002394 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800238e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e0ed      	b.n	8002570 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800239a:	2b01      	cmp	r3, #1
 800239c:	d101      	bne.n	80023a2 <HAL_I2C_Mem_Write+0x4e>
 800239e:	2302      	movs	r3, #2
 80023a0:	e0e6      	b.n	8002570 <HAL_I2C_Mem_Write+0x21c>
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2201      	movs	r2, #1
 80023a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80023aa:	f7ff fc03 	bl	8001bb4 <HAL_GetTick>
 80023ae:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	9300      	str	r3, [sp, #0]
 80023b4:	2319      	movs	r3, #25
 80023b6:	2201      	movs	r2, #1
 80023b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023bc:	68f8      	ldr	r0, [r7, #12]
 80023be:	f000 f955 	bl	800266c <I2C_WaitOnFlagUntilTimeout>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e0d1      	b.n	8002570 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2221      	movs	r2, #33	@ 0x21
 80023d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2240      	movs	r2, #64	@ 0x40
 80023d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2200      	movs	r2, #0
 80023e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	6a3a      	ldr	r2, [r7, #32]
 80023e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80023ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2200      	movs	r2, #0
 80023f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80023f4:	88f8      	ldrh	r0, [r7, #6]
 80023f6:	893a      	ldrh	r2, [r7, #8]
 80023f8:	8979      	ldrh	r1, [r7, #10]
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	9301      	str	r3, [sp, #4]
 80023fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002400:	9300      	str	r3, [sp, #0]
 8002402:	4603      	mov	r3, r0
 8002404:	68f8      	ldr	r0, [r7, #12]
 8002406:	f000 f8b9 	bl	800257c <I2C_RequestMemoryWrite>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	d005      	beq.n	800241c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e0a9      	b.n	8002570 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002420:	b29b      	uxth	r3, r3
 8002422:	2bff      	cmp	r3, #255	@ 0xff
 8002424:	d90e      	bls.n	8002444 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	22ff      	movs	r2, #255	@ 0xff
 800242a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002430:	b2da      	uxtb	r2, r3
 8002432:	8979      	ldrh	r1, [r7, #10]
 8002434:	2300      	movs	r3, #0
 8002436:	9300      	str	r3, [sp, #0]
 8002438:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800243c:	68f8      	ldr	r0, [r7, #12]
 800243e:	f000 fad9 	bl	80029f4 <I2C_TransferConfig>
 8002442:	e00f      	b.n	8002464 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002448:	b29a      	uxth	r2, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002452:	b2da      	uxtb	r2, r3
 8002454:	8979      	ldrh	r1, [r7, #10]
 8002456:	2300      	movs	r3, #0
 8002458:	9300      	str	r3, [sp, #0]
 800245a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800245e:	68f8      	ldr	r0, [r7, #12]
 8002460:	f000 fac8 	bl	80029f4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002464:	697a      	ldr	r2, [r7, #20]
 8002466:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002468:	68f8      	ldr	r0, [r7, #12]
 800246a:	f000 f958 	bl	800271e <I2C_WaitOnTXISFlagUntilTimeout>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e07b      	b.n	8002570 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800247c:	781a      	ldrb	r2, [r3, #0]
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002488:	1c5a      	adds	r2, r3, #1
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002492:	b29b      	uxth	r3, r3
 8002494:	3b01      	subs	r3, #1
 8002496:	b29a      	uxth	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024a0:	3b01      	subs	r3, #1
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024ac:	b29b      	uxth	r3, r3
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d034      	beq.n	800251c <HAL_I2C_Mem_Write+0x1c8>
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d130      	bne.n	800251c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	9300      	str	r3, [sp, #0]
 80024be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c0:	2200      	movs	r2, #0
 80024c2:	2180      	movs	r1, #128	@ 0x80
 80024c4:	68f8      	ldr	r0, [r7, #12]
 80024c6:	f000 f8d1 	bl	800266c <I2C_WaitOnFlagUntilTimeout>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e04d      	b.n	8002570 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024d8:	b29b      	uxth	r3, r3
 80024da:	2bff      	cmp	r3, #255	@ 0xff
 80024dc:	d90e      	bls.n	80024fc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	22ff      	movs	r2, #255	@ 0xff
 80024e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024e8:	b2da      	uxtb	r2, r3
 80024ea:	8979      	ldrh	r1, [r7, #10]
 80024ec:	2300      	movs	r3, #0
 80024ee:	9300      	str	r3, [sp, #0]
 80024f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80024f4:	68f8      	ldr	r0, [r7, #12]
 80024f6:	f000 fa7d 	bl	80029f4 <I2C_TransferConfig>
 80024fa:	e00f      	b.n	800251c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002500:	b29a      	uxth	r2, r3
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800250a:	b2da      	uxtb	r2, r3
 800250c:	8979      	ldrh	r1, [r7, #10]
 800250e:	2300      	movs	r3, #0
 8002510:	9300      	str	r3, [sp, #0]
 8002512:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002516:	68f8      	ldr	r0, [r7, #12]
 8002518:	f000 fa6c 	bl	80029f4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002520:	b29b      	uxth	r3, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d19e      	bne.n	8002464 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002526:	697a      	ldr	r2, [r7, #20]
 8002528:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800252a:	68f8      	ldr	r0, [r7, #12]
 800252c:	f000 f93e 	bl	80027ac <I2C_WaitOnSTOPFlagUntilTimeout>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e01a      	b.n	8002570 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2220      	movs	r2, #32
 8002540:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	6859      	ldr	r1, [r3, #4]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	4b0a      	ldr	r3, [pc, #40]	@ (8002578 <HAL_I2C_Mem_Write+0x224>)
 800254e:	400b      	ands	r3, r1
 8002550:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2220      	movs	r2, #32
 8002556:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2200      	movs	r2, #0
 800255e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800256a:	2300      	movs	r3, #0
 800256c:	e000      	b.n	8002570 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800256e:	2302      	movs	r3, #2
  }
}
 8002570:	4618      	mov	r0, r3
 8002572:	3718      	adds	r7, #24
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	fe00e800 	.word	0xfe00e800

0800257c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b086      	sub	sp, #24
 8002580:	af02      	add	r7, sp, #8
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	4608      	mov	r0, r1
 8002586:	4611      	mov	r1, r2
 8002588:	461a      	mov	r2, r3
 800258a:	4603      	mov	r3, r0
 800258c:	817b      	strh	r3, [r7, #10]
 800258e:	460b      	mov	r3, r1
 8002590:	813b      	strh	r3, [r7, #8]
 8002592:	4613      	mov	r3, r2
 8002594:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002596:	88fb      	ldrh	r3, [r7, #6]
 8002598:	b2da      	uxtb	r2, r3
 800259a:	8979      	ldrh	r1, [r7, #10]
 800259c:	4b20      	ldr	r3, [pc, #128]	@ (8002620 <I2C_RequestMemoryWrite+0xa4>)
 800259e:	9300      	str	r3, [sp, #0]
 80025a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025a4:	68f8      	ldr	r0, [r7, #12]
 80025a6:	f000 fa25 	bl	80029f4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80025aa:	69fa      	ldr	r2, [r7, #28]
 80025ac:	69b9      	ldr	r1, [r7, #24]
 80025ae:	68f8      	ldr	r0, [r7, #12]
 80025b0:	f000 f8b5 	bl	800271e <I2C_WaitOnTXISFlagUntilTimeout>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e02c      	b.n	8002618 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80025be:	88fb      	ldrh	r3, [r7, #6]
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d105      	bne.n	80025d0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80025c4:	893b      	ldrh	r3, [r7, #8]
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	629a      	str	r2, [r3, #40]	@ 0x28
 80025ce:	e015      	b.n	80025fc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80025d0:	893b      	ldrh	r3, [r7, #8]
 80025d2:	0a1b      	lsrs	r3, r3, #8
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	b2da      	uxtb	r2, r3
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80025de:	69fa      	ldr	r2, [r7, #28]
 80025e0:	69b9      	ldr	r1, [r7, #24]
 80025e2:	68f8      	ldr	r0, [r7, #12]
 80025e4:	f000 f89b 	bl	800271e <I2C_WaitOnTXISFlagUntilTimeout>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d001      	beq.n	80025f2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e012      	b.n	8002618 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80025f2:	893b      	ldrh	r3, [r7, #8]
 80025f4:	b2da      	uxtb	r2, r3
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	9300      	str	r3, [sp, #0]
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	2200      	movs	r2, #0
 8002604:	2180      	movs	r1, #128	@ 0x80
 8002606:	68f8      	ldr	r0, [r7, #12]
 8002608:	f000 f830 	bl	800266c <I2C_WaitOnFlagUntilTimeout>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e000      	b.n	8002618 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002616:	2300      	movs	r3, #0
}
 8002618:	4618      	mov	r0, r3
 800261a:	3710      	adds	r7, #16
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	80002000 	.word	0x80002000

08002624 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	699b      	ldr	r3, [r3, #24]
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b02      	cmp	r3, #2
 8002638:	d103      	bne.n	8002642 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2200      	movs	r2, #0
 8002640:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	f003 0301 	and.w	r3, r3, #1
 800264c:	2b01      	cmp	r3, #1
 800264e:	d007      	beq.n	8002660 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	699a      	ldr	r2, [r3, #24]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f042 0201 	orr.w	r2, r2, #1
 800265e:	619a      	str	r2, [r3, #24]
  }
}
 8002660:	bf00      	nop
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	60f8      	str	r0, [r7, #12]
 8002674:	60b9      	str	r1, [r7, #8]
 8002676:	603b      	str	r3, [r7, #0]
 8002678:	4613      	mov	r3, r2
 800267a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800267c:	e03b      	b.n	80026f6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	6839      	ldr	r1, [r7, #0]
 8002682:	68f8      	ldr	r0, [r7, #12]
 8002684:	f000 f8d6 	bl	8002834 <I2C_IsErrorOccurred>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e041      	b.n	8002716 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002698:	d02d      	beq.n	80026f6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800269a:	f7ff fa8b 	bl	8001bb4 <HAL_GetTick>
 800269e:	4602      	mov	r2, r0
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	1ad3      	subs	r3, r2, r3
 80026a4:	683a      	ldr	r2, [r7, #0]
 80026a6:	429a      	cmp	r2, r3
 80026a8:	d302      	bcc.n	80026b0 <I2C_WaitOnFlagUntilTimeout+0x44>
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d122      	bne.n	80026f6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	699a      	ldr	r2, [r3, #24]
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	4013      	ands	r3, r2
 80026ba:	68ba      	ldr	r2, [r7, #8]
 80026bc:	429a      	cmp	r2, r3
 80026be:	bf0c      	ite	eq
 80026c0:	2301      	moveq	r3, #1
 80026c2:	2300      	movne	r3, #0
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	461a      	mov	r2, r3
 80026c8:	79fb      	ldrb	r3, [r7, #7]
 80026ca:	429a      	cmp	r2, r3
 80026cc:	d113      	bne.n	80026f6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026d2:	f043 0220 	orr.w	r2, r3, #32
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2220      	movs	r2, #32
 80026de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2200      	movs	r2, #0
 80026e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e00f      	b.n	8002716 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	699a      	ldr	r2, [r3, #24]
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	4013      	ands	r3, r2
 8002700:	68ba      	ldr	r2, [r7, #8]
 8002702:	429a      	cmp	r2, r3
 8002704:	bf0c      	ite	eq
 8002706:	2301      	moveq	r3, #1
 8002708:	2300      	movne	r3, #0
 800270a:	b2db      	uxtb	r3, r3
 800270c:	461a      	mov	r2, r3
 800270e:	79fb      	ldrb	r3, [r7, #7]
 8002710:	429a      	cmp	r2, r3
 8002712:	d0b4      	beq.n	800267e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b084      	sub	sp, #16
 8002722:	af00      	add	r7, sp, #0
 8002724:	60f8      	str	r0, [r7, #12]
 8002726:	60b9      	str	r1, [r7, #8]
 8002728:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800272a:	e033      	b.n	8002794 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	68b9      	ldr	r1, [r7, #8]
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f000 f87f 	bl	8002834 <I2C_IsErrorOccurred>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e031      	b.n	80027a4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002746:	d025      	beq.n	8002794 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002748:	f7ff fa34 	bl	8001bb4 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	68ba      	ldr	r2, [r7, #8]
 8002754:	429a      	cmp	r2, r3
 8002756:	d302      	bcc.n	800275e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d11a      	bne.n	8002794 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	2b02      	cmp	r3, #2
 800276a:	d013      	beq.n	8002794 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002770:	f043 0220 	orr.w	r2, r3, #32
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2220      	movs	r2, #32
 800277c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2200      	movs	r2, #0
 8002784:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2200      	movs	r2, #0
 800278c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e007      	b.n	80027a4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	699b      	ldr	r3, [r3, #24]
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d1c4      	bne.n	800272c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80027a2:	2300      	movs	r3, #0
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	60b9      	str	r1, [r7, #8]
 80027b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027b8:	e02f      	b.n	800281a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	68b9      	ldr	r1, [r7, #8]
 80027be:	68f8      	ldr	r0, [r7, #12]
 80027c0:	f000 f838 	bl	8002834 <I2C_IsErrorOccurred>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e02d      	b.n	800282a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027ce:	f7ff f9f1 	bl	8001bb4 <HAL_GetTick>
 80027d2:	4602      	mov	r2, r0
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	68ba      	ldr	r2, [r7, #8]
 80027da:	429a      	cmp	r2, r3
 80027dc:	d302      	bcc.n	80027e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d11a      	bne.n	800281a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	699b      	ldr	r3, [r3, #24]
 80027ea:	f003 0320 	and.w	r3, r3, #32
 80027ee:	2b20      	cmp	r3, #32
 80027f0:	d013      	beq.n	800281a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f6:	f043 0220 	orr.w	r2, r3, #32
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2220      	movs	r2, #32
 8002802:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2200      	movs	r2, #0
 8002812:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e007      	b.n	800282a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	f003 0320 	and.w	r3, r3, #32
 8002824:	2b20      	cmp	r3, #32
 8002826:	d1c8      	bne.n	80027ba <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3710      	adds	r7, #16
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
	...

08002834 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b08a      	sub	sp, #40	@ 0x28
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002840:	2300      	movs	r3, #0
 8002842:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	699b      	ldr	r3, [r3, #24]
 800284c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800284e:	2300      	movs	r3, #0
 8002850:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	f003 0310 	and.w	r3, r3, #16
 800285c:	2b00      	cmp	r3, #0
 800285e:	d068      	beq.n	8002932 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2210      	movs	r2, #16
 8002866:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002868:	e049      	b.n	80028fe <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002870:	d045      	beq.n	80028fe <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002872:	f7ff f99f 	bl	8001bb4 <HAL_GetTick>
 8002876:	4602      	mov	r2, r0
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	68ba      	ldr	r2, [r7, #8]
 800287e:	429a      	cmp	r2, r3
 8002880:	d302      	bcc.n	8002888 <I2C_IsErrorOccurred+0x54>
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d13a      	bne.n	80028fe <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002892:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800289a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	699b      	ldr	r3, [r3, #24]
 80028a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80028a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028aa:	d121      	bne.n	80028f0 <I2C_IsErrorOccurred+0xbc>
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80028b2:	d01d      	beq.n	80028f0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80028b4:	7cfb      	ldrb	r3, [r7, #19]
 80028b6:	2b20      	cmp	r3, #32
 80028b8:	d01a      	beq.n	80028f0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	685a      	ldr	r2, [r3, #4]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80028c8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80028ca:	f7ff f973 	bl	8001bb4 <HAL_GetTick>
 80028ce:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028d0:	e00e      	b.n	80028f0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80028d2:	f7ff f96f 	bl	8001bb4 <HAL_GetTick>
 80028d6:	4602      	mov	r2, r0
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	1ad3      	subs	r3, r2, r3
 80028dc:	2b19      	cmp	r3, #25
 80028de:	d907      	bls.n	80028f0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80028e0:	6a3b      	ldr	r3, [r7, #32]
 80028e2:	f043 0320 	orr.w	r3, r3, #32
 80028e6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80028ee:	e006      	b.n	80028fe <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	699b      	ldr	r3, [r3, #24]
 80028f6:	f003 0320 	and.w	r3, r3, #32
 80028fa:	2b20      	cmp	r3, #32
 80028fc:	d1e9      	bne.n	80028d2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	699b      	ldr	r3, [r3, #24]
 8002904:	f003 0320 	and.w	r3, r3, #32
 8002908:	2b20      	cmp	r3, #32
 800290a:	d003      	beq.n	8002914 <I2C_IsErrorOccurred+0xe0>
 800290c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002910:	2b00      	cmp	r3, #0
 8002912:	d0aa      	beq.n	800286a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002914:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002918:	2b00      	cmp	r3, #0
 800291a:	d103      	bne.n	8002924 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2220      	movs	r2, #32
 8002922:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002924:	6a3b      	ldr	r3, [r7, #32]
 8002926:	f043 0304 	orr.w	r3, r3, #4
 800292a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	699b      	ldr	r3, [r3, #24]
 8002938:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800293a:	69bb      	ldr	r3, [r7, #24]
 800293c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002940:	2b00      	cmp	r3, #0
 8002942:	d00b      	beq.n	800295c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002944:	6a3b      	ldr	r3, [r7, #32]
 8002946:	f043 0301 	orr.w	r3, r3, #1
 800294a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002954:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800295c:	69bb      	ldr	r3, [r7, #24]
 800295e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002962:	2b00      	cmp	r3, #0
 8002964:	d00b      	beq.n	800297e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002966:	6a3b      	ldr	r3, [r7, #32]
 8002968:	f043 0308 	orr.w	r3, r3, #8
 800296c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002976:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002984:	2b00      	cmp	r3, #0
 8002986:	d00b      	beq.n	80029a0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002988:	6a3b      	ldr	r3, [r7, #32]
 800298a:	f043 0302 	orr.w	r3, r3, #2
 800298e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002998:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80029a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d01c      	beq.n	80029e2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80029a8:	68f8      	ldr	r0, [r7, #12]
 80029aa:	f7ff fe3b 	bl	8002624 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	6859      	ldr	r1, [r3, #4]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	4b0d      	ldr	r3, [pc, #52]	@ (80029f0 <I2C_IsErrorOccurred+0x1bc>)
 80029ba:	400b      	ands	r3, r1
 80029bc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029c2:	6a3b      	ldr	r3, [r7, #32]
 80029c4:	431a      	orrs	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2220      	movs	r2, #32
 80029ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2200      	movs	r2, #0
 80029d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2200      	movs	r2, #0
 80029de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80029e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3728      	adds	r7, #40	@ 0x28
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	fe00e800 	.word	0xfe00e800

080029f4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b087      	sub	sp, #28
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	607b      	str	r3, [r7, #4]
 80029fe:	460b      	mov	r3, r1
 8002a00:	817b      	strh	r3, [r7, #10]
 8002a02:	4613      	mov	r3, r2
 8002a04:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002a06:	897b      	ldrh	r3, [r7, #10]
 8002a08:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002a0c:	7a7b      	ldrb	r3, [r7, #9]
 8002a0e:	041b      	lsls	r3, r3, #16
 8002a10:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002a14:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002a1a:	6a3b      	ldr	r3, [r7, #32]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a22:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	685a      	ldr	r2, [r3, #4]
 8002a2a:	6a3b      	ldr	r3, [r7, #32]
 8002a2c:	0d5b      	lsrs	r3, r3, #21
 8002a2e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002a32:	4b08      	ldr	r3, [pc, #32]	@ (8002a54 <I2C_TransferConfig+0x60>)
 8002a34:	430b      	orrs	r3, r1
 8002a36:	43db      	mvns	r3, r3
 8002a38:	ea02 0103 	and.w	r1, r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	697a      	ldr	r2, [r7, #20]
 8002a42:	430a      	orrs	r2, r1
 8002a44:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002a46:	bf00      	nop
 8002a48:	371c      	adds	r7, #28
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	03ff63ff 	.word	0x03ff63ff

08002a58 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	2b20      	cmp	r3, #32
 8002a6c:	d138      	bne.n	8002ae0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d101      	bne.n	8002a7c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002a78:	2302      	movs	r3, #2
 8002a7a:	e032      	b.n	8002ae2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2224      	movs	r2, #36	@ 0x24
 8002a88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f022 0201 	bic.w	r2, r2, #1
 8002a9a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002aaa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	6819      	ldr	r1, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	683a      	ldr	r2, [r7, #0]
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f042 0201 	orr.w	r2, r2, #1
 8002aca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2220      	movs	r2, #32
 8002ad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002adc:	2300      	movs	r3, #0
 8002ade:	e000      	b.n	8002ae2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002ae0:	2302      	movs	r3, #2
  }
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	370c      	adds	r7, #12
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr

08002aee <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002aee:	b480      	push	{r7}
 8002af0:	b085      	sub	sp, #20
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
 8002af6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	2b20      	cmp	r3, #32
 8002b02:	d139      	bne.n	8002b78 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d101      	bne.n	8002b12 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002b0e:	2302      	movs	r3, #2
 8002b10:	e033      	b.n	8002b7a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2201      	movs	r2, #1
 8002b16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2224      	movs	r2, #36	@ 0x24
 8002b1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f022 0201 	bic.w	r2, r2, #1
 8002b30:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002b40:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	021b      	lsls	r3, r3, #8
 8002b46:	68fa      	ldr	r2, [r7, #12]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	68fa      	ldr	r2, [r7, #12]
 8002b52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f042 0201 	orr.w	r2, r2, #1
 8002b62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2220      	movs	r2, #32
 8002b68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002b74:	2300      	movs	r3, #0
 8002b76:	e000      	b.n	8002b7a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002b78:	2302      	movs	r3, #2
  }
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3714      	adds	r7, #20
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
	...

08002b88 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002b8c:	4b04      	ldr	r3, [pc, #16]	@ (8002ba0 <HAL_PWREx_GetVoltageRange+0x18>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	40007000 	.word	0x40007000

08002ba4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bb2:	d130      	bne.n	8002c16 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002bb4:	4b23      	ldr	r3, [pc, #140]	@ (8002c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002bbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bc0:	d038      	beq.n	8002c34 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002bc2:	4b20      	ldr	r3, [pc, #128]	@ (8002c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002bca:	4a1e      	ldr	r2, [pc, #120]	@ (8002c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bcc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bd0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8002c48 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2232      	movs	r2, #50	@ 0x32
 8002bd8:	fb02 f303 	mul.w	r3, r2, r3
 8002bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8002c4c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002bde:	fba2 2303 	umull	r2, r3, r2, r3
 8002be2:	0c9b      	lsrs	r3, r3, #18
 8002be4:	3301      	adds	r3, #1
 8002be6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002be8:	e002      	b.n	8002bf0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	3b01      	subs	r3, #1
 8002bee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bf0:	4b14      	ldr	r3, [pc, #80]	@ (8002c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bf2:	695b      	ldr	r3, [r3, #20]
 8002bf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bfc:	d102      	bne.n	8002c04 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d1f2      	bne.n	8002bea <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c04:	4b0f      	ldr	r3, [pc, #60]	@ (8002c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c06:	695b      	ldr	r3, [r3, #20]
 8002c08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c10:	d110      	bne.n	8002c34 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e00f      	b.n	8002c36 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002c16:	4b0b      	ldr	r3, [pc, #44]	@ (8002c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002c1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c22:	d007      	beq.n	8002c34 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002c24:	4b07      	ldr	r3, [pc, #28]	@ (8002c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002c2c:	4a05      	ldr	r2, [pc, #20]	@ (8002c44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c32:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3714      	adds	r7, #20
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	40007000 	.word	0x40007000
 8002c48:	20000164 	.word	0x20000164
 8002c4c:	431bde83 	.word	0x431bde83

08002c50 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b088      	sub	sp, #32
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e3ca      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c62:	4b97      	ldr	r3, [pc, #604]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f003 030c 	and.w	r3, r3, #12
 8002c6a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c6c:	4b94      	ldr	r3, [pc, #592]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	f003 0303 	and.w	r3, r3, #3
 8002c74:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 0310 	and.w	r3, r3, #16
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	f000 80e4 	beq.w	8002e4c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c84:	69bb      	ldr	r3, [r7, #24]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d007      	beq.n	8002c9a <HAL_RCC_OscConfig+0x4a>
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	2b0c      	cmp	r3, #12
 8002c8e:	f040 808b 	bne.w	8002da8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	f040 8087 	bne.w	8002da8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c9a:	4b89      	ldr	r3, [pc, #548]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0302 	and.w	r3, r3, #2
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d005      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x62>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	699b      	ldr	r3, [r3, #24]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d101      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e3a2      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a1a      	ldr	r2, [r3, #32]
 8002cb6:	4b82      	ldr	r3, [pc, #520]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0308 	and.w	r3, r3, #8
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d004      	beq.n	8002ccc <HAL_RCC_OscConfig+0x7c>
 8002cc2:	4b7f      	ldr	r3, [pc, #508]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cca:	e005      	b.n	8002cd8 <HAL_RCC_OscConfig+0x88>
 8002ccc:	4b7c      	ldr	r3, [pc, #496]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002cce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cd2:	091b      	lsrs	r3, r3, #4
 8002cd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d223      	bcs.n	8002d24 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a1b      	ldr	r3, [r3, #32]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f000 fd55 	bl	8003790 <RCC_SetFlashLatencyFromMSIRange>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e383      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cf0:	4b73      	ldr	r3, [pc, #460]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a72      	ldr	r2, [pc, #456]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002cf6:	f043 0308 	orr.w	r3, r3, #8
 8002cfa:	6013      	str	r3, [r2, #0]
 8002cfc:	4b70      	ldr	r3, [pc, #448]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6a1b      	ldr	r3, [r3, #32]
 8002d08:	496d      	ldr	r1, [pc, #436]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d0e:	4b6c      	ldr	r3, [pc, #432]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	69db      	ldr	r3, [r3, #28]
 8002d1a:	021b      	lsls	r3, r3, #8
 8002d1c:	4968      	ldr	r1, [pc, #416]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	604b      	str	r3, [r1, #4]
 8002d22:	e025      	b.n	8002d70 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d24:	4b66      	ldr	r3, [pc, #408]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a65      	ldr	r2, [pc, #404]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d2a:	f043 0308 	orr.w	r3, r3, #8
 8002d2e:	6013      	str	r3, [r2, #0]
 8002d30:	4b63      	ldr	r3, [pc, #396]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	4960      	ldr	r1, [pc, #384]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d42:	4b5f      	ldr	r3, [pc, #380]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	69db      	ldr	r3, [r3, #28]
 8002d4e:	021b      	lsls	r3, r3, #8
 8002d50:	495b      	ldr	r1, [pc, #364]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d52:	4313      	orrs	r3, r2
 8002d54:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d109      	bne.n	8002d70 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f000 fd15 	bl	8003790 <RCC_SetFlashLatencyFromMSIRange>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d001      	beq.n	8002d70 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e343      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d70:	f000 fc4a 	bl	8003608 <HAL_RCC_GetSysClockFreq>
 8002d74:	4602      	mov	r2, r0
 8002d76:	4b52      	ldr	r3, [pc, #328]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	091b      	lsrs	r3, r3, #4
 8002d7c:	f003 030f 	and.w	r3, r3, #15
 8002d80:	4950      	ldr	r1, [pc, #320]	@ (8002ec4 <HAL_RCC_OscConfig+0x274>)
 8002d82:	5ccb      	ldrb	r3, [r1, r3]
 8002d84:	f003 031f 	and.w	r3, r3, #31
 8002d88:	fa22 f303 	lsr.w	r3, r2, r3
 8002d8c:	4a4e      	ldr	r2, [pc, #312]	@ (8002ec8 <HAL_RCC_OscConfig+0x278>)
 8002d8e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d90:	4b4e      	ldr	r3, [pc, #312]	@ (8002ecc <HAL_RCC_OscConfig+0x27c>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7fe febd 	bl	8001b14 <HAL_InitTick>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002d9e:	7bfb      	ldrb	r3, [r7, #15]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d052      	beq.n	8002e4a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002da4:	7bfb      	ldrb	r3, [r7, #15]
 8002da6:	e327      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	699b      	ldr	r3, [r3, #24]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d032      	beq.n	8002e16 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002db0:	4b43      	ldr	r3, [pc, #268]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a42      	ldr	r2, [pc, #264]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002db6:	f043 0301 	orr.w	r3, r3, #1
 8002dba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002dbc:	f7fe fefa 	bl	8001bb4 <HAL_GetTick>
 8002dc0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dc2:	e008      	b.n	8002dd6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dc4:	f7fe fef6 	bl	8001bb4 <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e310      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dd6:	4b3a      	ldr	r3, [pc, #232]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d0f0      	beq.n	8002dc4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002de2:	4b37      	ldr	r3, [pc, #220]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a36      	ldr	r2, [pc, #216]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002de8:	f043 0308 	orr.w	r3, r3, #8
 8002dec:	6013      	str	r3, [r2, #0]
 8002dee:	4b34      	ldr	r3, [pc, #208]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a1b      	ldr	r3, [r3, #32]
 8002dfa:	4931      	ldr	r1, [pc, #196]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e00:	4b2f      	ldr	r3, [pc, #188]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	69db      	ldr	r3, [r3, #28]
 8002e0c:	021b      	lsls	r3, r3, #8
 8002e0e:	492c      	ldr	r1, [pc, #176]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	604b      	str	r3, [r1, #4]
 8002e14:	e01a      	b.n	8002e4c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e16:	4b2a      	ldr	r3, [pc, #168]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a29      	ldr	r2, [pc, #164]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002e1c:	f023 0301 	bic.w	r3, r3, #1
 8002e20:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e22:	f7fe fec7 	bl	8001bb4 <HAL_GetTick>
 8002e26:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e28:	e008      	b.n	8002e3c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e2a:	f7fe fec3 	bl	8001bb4 <HAL_GetTick>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d901      	bls.n	8002e3c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	e2dd      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e3c:	4b20      	ldr	r3, [pc, #128]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d1f0      	bne.n	8002e2a <HAL_RCC_OscConfig+0x1da>
 8002e48:	e000      	b.n	8002e4c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e4a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d074      	beq.n	8002f42 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	2b08      	cmp	r3, #8
 8002e5c:	d005      	beq.n	8002e6a <HAL_RCC_OscConfig+0x21a>
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	2b0c      	cmp	r3, #12
 8002e62:	d10e      	bne.n	8002e82 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	2b03      	cmp	r3, #3
 8002e68:	d10b      	bne.n	8002e82 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e6a:	4b15      	ldr	r3, [pc, #84]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d064      	beq.n	8002f40 <HAL_RCC_OscConfig+0x2f0>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d160      	bne.n	8002f40 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e2ba      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e8a:	d106      	bne.n	8002e9a <HAL_RCC_OscConfig+0x24a>
 8002e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a0b      	ldr	r2, [pc, #44]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002e92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e96:	6013      	str	r3, [r2, #0]
 8002e98:	e026      	b.n	8002ee8 <HAL_RCC_OscConfig+0x298>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ea2:	d115      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x280>
 8002ea4:	4b06      	ldr	r3, [pc, #24]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a05      	ldr	r2, [pc, #20]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002eaa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002eae:	6013      	str	r3, [r2, #0]
 8002eb0:	4b03      	ldr	r3, [pc, #12]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a02      	ldr	r2, [pc, #8]	@ (8002ec0 <HAL_RCC_OscConfig+0x270>)
 8002eb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eba:	6013      	str	r3, [r2, #0]
 8002ebc:	e014      	b.n	8002ee8 <HAL_RCC_OscConfig+0x298>
 8002ebe:	bf00      	nop
 8002ec0:	40021000 	.word	0x40021000
 8002ec4:	08017670 	.word	0x08017670
 8002ec8:	20000164 	.word	0x20000164
 8002ecc:	20000168 	.word	0x20000168
 8002ed0:	4ba0      	ldr	r3, [pc, #640]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a9f      	ldr	r2, [pc, #636]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002ed6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002eda:	6013      	str	r3, [r2, #0]
 8002edc:	4b9d      	ldr	r3, [pc, #628]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a9c      	ldr	r2, [pc, #624]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002ee2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ee6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d013      	beq.n	8002f18 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef0:	f7fe fe60 	bl	8001bb4 <HAL_GetTick>
 8002ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ef6:	e008      	b.n	8002f0a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ef8:	f7fe fe5c 	bl	8001bb4 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	2b64      	cmp	r3, #100	@ 0x64
 8002f04:	d901      	bls.n	8002f0a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	e276      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f0a:	4b92      	ldr	r3, [pc, #584]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d0f0      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x2a8>
 8002f16:	e014      	b.n	8002f42 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f18:	f7fe fe4c 	bl	8001bb4 <HAL_GetTick>
 8002f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f1e:	e008      	b.n	8002f32 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f20:	f7fe fe48 	bl	8001bb4 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	2b64      	cmp	r3, #100	@ 0x64
 8002f2c:	d901      	bls.n	8002f32 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e262      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f32:	4b88      	ldr	r3, [pc, #544]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d1f0      	bne.n	8002f20 <HAL_RCC_OscConfig+0x2d0>
 8002f3e:	e000      	b.n	8002f42 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0302 	and.w	r3, r3, #2
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d060      	beq.n	8003010 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	2b04      	cmp	r3, #4
 8002f52:	d005      	beq.n	8002f60 <HAL_RCC_OscConfig+0x310>
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	2b0c      	cmp	r3, #12
 8002f58:	d119      	bne.n	8002f8e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d116      	bne.n	8002f8e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f60:	4b7c      	ldr	r3, [pc, #496]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d005      	beq.n	8002f78 <HAL_RCC_OscConfig+0x328>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d101      	bne.n	8002f78 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e23f      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f78:	4b76      	ldr	r3, [pc, #472]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	691b      	ldr	r3, [r3, #16]
 8002f84:	061b      	lsls	r3, r3, #24
 8002f86:	4973      	ldr	r1, [pc, #460]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f8c:	e040      	b.n	8003010 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d023      	beq.n	8002fde <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f96:	4b6f      	ldr	r3, [pc, #444]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a6e      	ldr	r2, [pc, #440]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002f9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fa0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa2:	f7fe fe07 	bl	8001bb4 <HAL_GetTick>
 8002fa6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fa8:	e008      	b.n	8002fbc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002faa:	f7fe fe03 	bl	8001bb4 <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d901      	bls.n	8002fbc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	e21d      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fbc:	4b65      	ldr	r3, [pc, #404]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d0f0      	beq.n	8002faa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fc8:	4b62      	ldr	r3, [pc, #392]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	061b      	lsls	r3, r3, #24
 8002fd6:	495f      	ldr	r1, [pc, #380]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	604b      	str	r3, [r1, #4]
 8002fdc:	e018      	b.n	8003010 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fde:	4b5d      	ldr	r3, [pc, #372]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a5c      	ldr	r2, [pc, #368]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8002fe4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002fe8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fea:	f7fe fde3 	bl	8001bb4 <HAL_GetTick>
 8002fee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ff0:	e008      	b.n	8003004 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ff2:	f7fe fddf 	bl	8001bb4 <HAL_GetTick>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d901      	bls.n	8003004 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e1f9      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003004:	4b53      	ldr	r3, [pc, #332]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800300c:	2b00      	cmp	r3, #0
 800300e:	d1f0      	bne.n	8002ff2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0308 	and.w	r3, r3, #8
 8003018:	2b00      	cmp	r3, #0
 800301a:	d03c      	beq.n	8003096 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	695b      	ldr	r3, [r3, #20]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d01c      	beq.n	800305e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003024:	4b4b      	ldr	r3, [pc, #300]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003026:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800302a:	4a4a      	ldr	r2, [pc, #296]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 800302c:	f043 0301 	orr.w	r3, r3, #1
 8003030:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003034:	f7fe fdbe 	bl	8001bb4 <HAL_GetTick>
 8003038:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800303a:	e008      	b.n	800304e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800303c:	f7fe fdba 	bl	8001bb4 <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b02      	cmp	r3, #2
 8003048:	d901      	bls.n	800304e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e1d4      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800304e:	4b41      	ldr	r3, [pc, #260]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003050:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003054:	f003 0302 	and.w	r3, r3, #2
 8003058:	2b00      	cmp	r3, #0
 800305a:	d0ef      	beq.n	800303c <HAL_RCC_OscConfig+0x3ec>
 800305c:	e01b      	b.n	8003096 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800305e:	4b3d      	ldr	r3, [pc, #244]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003060:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003064:	4a3b      	ldr	r2, [pc, #236]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003066:	f023 0301 	bic.w	r3, r3, #1
 800306a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800306e:	f7fe fda1 	bl	8001bb4 <HAL_GetTick>
 8003072:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003074:	e008      	b.n	8003088 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003076:	f7fe fd9d 	bl	8001bb4 <HAL_GetTick>
 800307a:	4602      	mov	r2, r0
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	2b02      	cmp	r3, #2
 8003082:	d901      	bls.n	8003088 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e1b7      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003088:	4b32      	ldr	r3, [pc, #200]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 800308a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800308e:	f003 0302 	and.w	r3, r3, #2
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1ef      	bne.n	8003076 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0304 	and.w	r3, r3, #4
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f000 80a6 	beq.w	80031f0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030a4:	2300      	movs	r3, #0
 80030a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80030a8:	4b2a      	ldr	r3, [pc, #168]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 80030aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d10d      	bne.n	80030d0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030b4:	4b27      	ldr	r3, [pc, #156]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 80030b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030b8:	4a26      	ldr	r2, [pc, #152]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 80030ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030be:	6593      	str	r3, [r2, #88]	@ 0x58
 80030c0:	4b24      	ldr	r3, [pc, #144]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 80030c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030c8:	60bb      	str	r3, [r7, #8]
 80030ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030cc:	2301      	movs	r3, #1
 80030ce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030d0:	4b21      	ldr	r3, [pc, #132]	@ (8003158 <HAL_RCC_OscConfig+0x508>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d118      	bne.n	800310e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030dc:	4b1e      	ldr	r3, [pc, #120]	@ (8003158 <HAL_RCC_OscConfig+0x508>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a1d      	ldr	r2, [pc, #116]	@ (8003158 <HAL_RCC_OscConfig+0x508>)
 80030e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030e8:	f7fe fd64 	bl	8001bb4 <HAL_GetTick>
 80030ec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030ee:	e008      	b.n	8003102 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030f0:	f7fe fd60 	bl	8001bb4 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d901      	bls.n	8003102 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e17a      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003102:	4b15      	ldr	r3, [pc, #84]	@ (8003158 <HAL_RCC_OscConfig+0x508>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800310a:	2b00      	cmp	r3, #0
 800310c:	d0f0      	beq.n	80030f0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d108      	bne.n	8003128 <HAL_RCC_OscConfig+0x4d8>
 8003116:	4b0f      	ldr	r3, [pc, #60]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003118:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800311c:	4a0d      	ldr	r2, [pc, #52]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 800311e:	f043 0301 	orr.w	r3, r3, #1
 8003122:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003126:	e029      	b.n	800317c <HAL_RCC_OscConfig+0x52c>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	2b05      	cmp	r3, #5
 800312e:	d115      	bne.n	800315c <HAL_RCC_OscConfig+0x50c>
 8003130:	4b08      	ldr	r3, [pc, #32]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003136:	4a07      	ldr	r2, [pc, #28]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003138:	f043 0304 	orr.w	r3, r3, #4
 800313c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003140:	4b04      	ldr	r3, [pc, #16]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003146:	4a03      	ldr	r2, [pc, #12]	@ (8003154 <HAL_RCC_OscConfig+0x504>)
 8003148:	f043 0301 	orr.w	r3, r3, #1
 800314c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003150:	e014      	b.n	800317c <HAL_RCC_OscConfig+0x52c>
 8003152:	bf00      	nop
 8003154:	40021000 	.word	0x40021000
 8003158:	40007000 	.word	0x40007000
 800315c:	4b9c      	ldr	r3, [pc, #624]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 800315e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003162:	4a9b      	ldr	r2, [pc, #620]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 8003164:	f023 0301 	bic.w	r3, r3, #1
 8003168:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800316c:	4b98      	ldr	r3, [pc, #608]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 800316e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003172:	4a97      	ldr	r2, [pc, #604]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 8003174:	f023 0304 	bic.w	r3, r3, #4
 8003178:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d016      	beq.n	80031b2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003184:	f7fe fd16 	bl	8001bb4 <HAL_GetTick>
 8003188:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800318a:	e00a      	b.n	80031a2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800318c:	f7fe fd12 	bl	8001bb4 <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	f241 3288 	movw	r2, #5000	@ 0x1388
 800319a:	4293      	cmp	r3, r2
 800319c:	d901      	bls.n	80031a2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800319e:	2303      	movs	r3, #3
 80031a0:	e12a      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031a2:	4b8b      	ldr	r3, [pc, #556]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 80031a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031a8:	f003 0302 	and.w	r3, r3, #2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d0ed      	beq.n	800318c <HAL_RCC_OscConfig+0x53c>
 80031b0:	e015      	b.n	80031de <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b2:	f7fe fcff 	bl	8001bb4 <HAL_GetTick>
 80031b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031b8:	e00a      	b.n	80031d0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ba:	f7fe fcfb 	bl	8001bb4 <HAL_GetTick>
 80031be:	4602      	mov	r2, r0
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d901      	bls.n	80031d0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80031cc:	2303      	movs	r3, #3
 80031ce:	e113      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031d0:	4b7f      	ldr	r3, [pc, #508]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 80031d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d1ed      	bne.n	80031ba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031de:	7ffb      	ldrb	r3, [r7, #31]
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d105      	bne.n	80031f0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031e4:	4b7a      	ldr	r3, [pc, #488]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 80031e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031e8:	4a79      	ldr	r2, [pc, #484]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 80031ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031ee:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	f000 80fe 	beq.w	80033f6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031fe:	2b02      	cmp	r3, #2
 8003200:	f040 80d0 	bne.w	80033a4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003204:	4b72      	ldr	r3, [pc, #456]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	f003 0203 	and.w	r2, r3, #3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003214:	429a      	cmp	r2, r3
 8003216:	d130      	bne.n	800327a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003222:	3b01      	subs	r3, #1
 8003224:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003226:	429a      	cmp	r2, r3
 8003228:	d127      	bne.n	800327a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003234:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003236:	429a      	cmp	r2, r3
 8003238:	d11f      	bne.n	800327a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003244:	2a07      	cmp	r2, #7
 8003246:	bf14      	ite	ne
 8003248:	2201      	movne	r2, #1
 800324a:	2200      	moveq	r2, #0
 800324c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800324e:	4293      	cmp	r3, r2
 8003250:	d113      	bne.n	800327a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800325c:	085b      	lsrs	r3, r3, #1
 800325e:	3b01      	subs	r3, #1
 8003260:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003262:	429a      	cmp	r2, r3
 8003264:	d109      	bne.n	800327a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003270:	085b      	lsrs	r3, r3, #1
 8003272:	3b01      	subs	r3, #1
 8003274:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003276:	429a      	cmp	r2, r3
 8003278:	d06e      	beq.n	8003358 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800327a:	69bb      	ldr	r3, [r7, #24]
 800327c:	2b0c      	cmp	r3, #12
 800327e:	d069      	beq.n	8003354 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003280:	4b53      	ldr	r3, [pc, #332]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d105      	bne.n	8003298 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800328c:	4b50      	ldr	r3, [pc, #320]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d001      	beq.n	800329c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e0ad      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800329c:	4b4c      	ldr	r3, [pc, #304]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a4b      	ldr	r2, [pc, #300]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 80032a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032a6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80032a8:	f7fe fc84 	bl	8001bb4 <HAL_GetTick>
 80032ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032ae:	e008      	b.n	80032c2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032b0:	f7fe fc80 	bl	8001bb4 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e09a      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032c2:	4b43      	ldr	r3, [pc, #268]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d1f0      	bne.n	80032b0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032ce:	4b40      	ldr	r3, [pc, #256]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 80032d0:	68da      	ldr	r2, [r3, #12]
 80032d2:	4b40      	ldr	r3, [pc, #256]	@ (80033d4 <HAL_RCC_OscConfig+0x784>)
 80032d4:	4013      	ands	r3, r2
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80032de:	3a01      	subs	r2, #1
 80032e0:	0112      	lsls	r2, r2, #4
 80032e2:	4311      	orrs	r1, r2
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80032e8:	0212      	lsls	r2, r2, #8
 80032ea:	4311      	orrs	r1, r2
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80032f0:	0852      	lsrs	r2, r2, #1
 80032f2:	3a01      	subs	r2, #1
 80032f4:	0552      	lsls	r2, r2, #21
 80032f6:	4311      	orrs	r1, r2
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80032fc:	0852      	lsrs	r2, r2, #1
 80032fe:	3a01      	subs	r2, #1
 8003300:	0652      	lsls	r2, r2, #25
 8003302:	4311      	orrs	r1, r2
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003308:	0912      	lsrs	r2, r2, #4
 800330a:	0452      	lsls	r2, r2, #17
 800330c:	430a      	orrs	r2, r1
 800330e:	4930      	ldr	r1, [pc, #192]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 8003310:	4313      	orrs	r3, r2
 8003312:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003314:	4b2e      	ldr	r3, [pc, #184]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a2d      	ldr	r2, [pc, #180]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 800331a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800331e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003320:	4b2b      	ldr	r3, [pc, #172]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	4a2a      	ldr	r2, [pc, #168]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 8003326:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800332a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800332c:	f7fe fc42 	bl	8001bb4 <HAL_GetTick>
 8003330:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003332:	e008      	b.n	8003346 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003334:	f7fe fc3e 	bl	8001bb4 <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	2b02      	cmp	r3, #2
 8003340:	d901      	bls.n	8003346 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	e058      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003346:	4b22      	ldr	r3, [pc, #136]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d0f0      	beq.n	8003334 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003352:	e050      	b.n	80033f6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e04f      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003358:	4b1d      	ldr	r3, [pc, #116]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d148      	bne.n	80033f6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003364:	4b1a      	ldr	r3, [pc, #104]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a19      	ldr	r2, [pc, #100]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 800336a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800336e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003370:	4b17      	ldr	r3, [pc, #92]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	4a16      	ldr	r2, [pc, #88]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 8003376:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800337a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800337c:	f7fe fc1a 	bl	8001bb4 <HAL_GetTick>
 8003380:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003382:	e008      	b.n	8003396 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003384:	f7fe fc16 	bl	8001bb4 <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	2b02      	cmp	r3, #2
 8003390:	d901      	bls.n	8003396 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e030      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003396:	4b0e      	ldr	r3, [pc, #56]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d0f0      	beq.n	8003384 <HAL_RCC_OscConfig+0x734>
 80033a2:	e028      	b.n	80033f6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033a4:	69bb      	ldr	r3, [r7, #24]
 80033a6:	2b0c      	cmp	r3, #12
 80033a8:	d023      	beq.n	80033f2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033aa:	4b09      	ldr	r3, [pc, #36]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a08      	ldr	r2, [pc, #32]	@ (80033d0 <HAL_RCC_OscConfig+0x780>)
 80033b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033b6:	f7fe fbfd 	bl	8001bb4 <HAL_GetTick>
 80033ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033bc:	e00c      	b.n	80033d8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033be:	f7fe fbf9 	bl	8001bb4 <HAL_GetTick>
 80033c2:	4602      	mov	r2, r0
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d905      	bls.n	80033d8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80033cc:	2303      	movs	r3, #3
 80033ce:	e013      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
 80033d0:	40021000 	.word	0x40021000
 80033d4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033d8:	4b09      	ldr	r3, [pc, #36]	@ (8003400 <HAL_RCC_OscConfig+0x7b0>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d1ec      	bne.n	80033be <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80033e4:	4b06      	ldr	r3, [pc, #24]	@ (8003400 <HAL_RCC_OscConfig+0x7b0>)
 80033e6:	68da      	ldr	r2, [r3, #12]
 80033e8:	4905      	ldr	r1, [pc, #20]	@ (8003400 <HAL_RCC_OscConfig+0x7b0>)
 80033ea:	4b06      	ldr	r3, [pc, #24]	@ (8003404 <HAL_RCC_OscConfig+0x7b4>)
 80033ec:	4013      	ands	r3, r2
 80033ee:	60cb      	str	r3, [r1, #12]
 80033f0:	e001      	b.n	80033f6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e000      	b.n	80033f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80033f6:	2300      	movs	r3, #0
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3720      	adds	r7, #32
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	40021000 	.word	0x40021000
 8003404:	feeefffc 	.word	0xfeeefffc

08003408 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d101      	bne.n	800341c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e0e7      	b.n	80035ec <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800341c:	4b75      	ldr	r3, [pc, #468]	@ (80035f4 <HAL_RCC_ClockConfig+0x1ec>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 0307 	and.w	r3, r3, #7
 8003424:	683a      	ldr	r2, [r7, #0]
 8003426:	429a      	cmp	r2, r3
 8003428:	d910      	bls.n	800344c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800342a:	4b72      	ldr	r3, [pc, #456]	@ (80035f4 <HAL_RCC_ClockConfig+0x1ec>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f023 0207 	bic.w	r2, r3, #7
 8003432:	4970      	ldr	r1, [pc, #448]	@ (80035f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	4313      	orrs	r3, r2
 8003438:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800343a:	4b6e      	ldr	r3, [pc, #440]	@ (80035f4 <HAL_RCC_ClockConfig+0x1ec>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0307 	and.w	r3, r3, #7
 8003442:	683a      	ldr	r2, [r7, #0]
 8003444:	429a      	cmp	r2, r3
 8003446:	d001      	beq.n	800344c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e0cf      	b.n	80035ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0302 	and.w	r3, r3, #2
 8003454:	2b00      	cmp	r3, #0
 8003456:	d010      	beq.n	800347a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689a      	ldr	r2, [r3, #8]
 800345c:	4b66      	ldr	r3, [pc, #408]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003464:	429a      	cmp	r2, r3
 8003466:	d908      	bls.n	800347a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003468:	4b63      	ldr	r3, [pc, #396]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	4960      	ldr	r1, [pc, #384]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003476:	4313      	orrs	r3, r2
 8003478:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	2b00      	cmp	r3, #0
 8003484:	d04c      	beq.n	8003520 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	2b03      	cmp	r3, #3
 800348c:	d107      	bne.n	800349e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800348e:	4b5a      	ldr	r3, [pc, #360]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d121      	bne.n	80034de <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e0a6      	b.n	80035ec <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d107      	bne.n	80034b6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034a6:	4b54      	ldr	r3, [pc, #336]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d115      	bne.n	80034de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e09a      	b.n	80035ec <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d107      	bne.n	80034ce <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80034be:	4b4e      	ldr	r3, [pc, #312]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0302 	and.w	r3, r3, #2
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d109      	bne.n	80034de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e08e      	b.n	80035ec <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034ce:	4b4a      	ldr	r3, [pc, #296]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e086      	b.n	80035ec <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80034de:	4b46      	ldr	r3, [pc, #280]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f023 0203 	bic.w	r2, r3, #3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	4943      	ldr	r1, [pc, #268]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 80034ec:	4313      	orrs	r3, r2
 80034ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034f0:	f7fe fb60 	bl	8001bb4 <HAL_GetTick>
 80034f4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034f6:	e00a      	b.n	800350e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034f8:	f7fe fb5c 	bl	8001bb4 <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003506:	4293      	cmp	r3, r2
 8003508:	d901      	bls.n	800350e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e06e      	b.n	80035ec <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800350e:	4b3a      	ldr	r3, [pc, #232]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f003 020c 	and.w	r2, r3, #12
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	429a      	cmp	r2, r3
 800351e:	d1eb      	bne.n	80034f8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0302 	and.w	r3, r3, #2
 8003528:	2b00      	cmp	r3, #0
 800352a:	d010      	beq.n	800354e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689a      	ldr	r2, [r3, #8]
 8003530:	4b31      	ldr	r3, [pc, #196]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003538:	429a      	cmp	r2, r3
 800353a:	d208      	bcs.n	800354e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800353c:	4b2e      	ldr	r3, [pc, #184]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	492b      	ldr	r1, [pc, #172]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 800354a:	4313      	orrs	r3, r2
 800354c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800354e:	4b29      	ldr	r3, [pc, #164]	@ (80035f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0307 	and.w	r3, r3, #7
 8003556:	683a      	ldr	r2, [r7, #0]
 8003558:	429a      	cmp	r2, r3
 800355a:	d210      	bcs.n	800357e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800355c:	4b25      	ldr	r3, [pc, #148]	@ (80035f4 <HAL_RCC_ClockConfig+0x1ec>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f023 0207 	bic.w	r2, r3, #7
 8003564:	4923      	ldr	r1, [pc, #140]	@ (80035f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	4313      	orrs	r3, r2
 800356a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800356c:	4b21      	ldr	r3, [pc, #132]	@ (80035f4 <HAL_RCC_ClockConfig+0x1ec>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0307 	and.w	r3, r3, #7
 8003574:	683a      	ldr	r2, [r7, #0]
 8003576:	429a      	cmp	r2, r3
 8003578:	d001      	beq.n	800357e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e036      	b.n	80035ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0304 	and.w	r3, r3, #4
 8003586:	2b00      	cmp	r3, #0
 8003588:	d008      	beq.n	800359c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800358a:	4b1b      	ldr	r3, [pc, #108]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	4918      	ldr	r1, [pc, #96]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003598:	4313      	orrs	r3, r2
 800359a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0308 	and.w	r3, r3, #8
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d009      	beq.n	80035bc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035a8:	4b13      	ldr	r3, [pc, #76]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	691b      	ldr	r3, [r3, #16]
 80035b4:	00db      	lsls	r3, r3, #3
 80035b6:	4910      	ldr	r1, [pc, #64]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 80035b8:	4313      	orrs	r3, r2
 80035ba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80035bc:	f000 f824 	bl	8003608 <HAL_RCC_GetSysClockFreq>
 80035c0:	4602      	mov	r2, r0
 80035c2:	4b0d      	ldr	r3, [pc, #52]	@ (80035f8 <HAL_RCC_ClockConfig+0x1f0>)
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	091b      	lsrs	r3, r3, #4
 80035c8:	f003 030f 	and.w	r3, r3, #15
 80035cc:	490b      	ldr	r1, [pc, #44]	@ (80035fc <HAL_RCC_ClockConfig+0x1f4>)
 80035ce:	5ccb      	ldrb	r3, [r1, r3]
 80035d0:	f003 031f 	and.w	r3, r3, #31
 80035d4:	fa22 f303 	lsr.w	r3, r2, r3
 80035d8:	4a09      	ldr	r2, [pc, #36]	@ (8003600 <HAL_RCC_ClockConfig+0x1f8>)
 80035da:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80035dc:	4b09      	ldr	r3, [pc, #36]	@ (8003604 <HAL_RCC_ClockConfig+0x1fc>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7fe fa97 	bl	8001b14 <HAL_InitTick>
 80035e6:	4603      	mov	r3, r0
 80035e8:	72fb      	strb	r3, [r7, #11]

  return status;
 80035ea:	7afb      	ldrb	r3, [r7, #11]
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3710      	adds	r7, #16
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	40022000 	.word	0x40022000
 80035f8:	40021000 	.word	0x40021000
 80035fc:	08017670 	.word	0x08017670
 8003600:	20000164 	.word	0x20000164
 8003604:	20000168 	.word	0x20000168

08003608 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003608:	b480      	push	{r7}
 800360a:	b089      	sub	sp, #36	@ 0x24
 800360c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800360e:	2300      	movs	r3, #0
 8003610:	61fb      	str	r3, [r7, #28]
 8003612:	2300      	movs	r3, #0
 8003614:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003616:	4b3e      	ldr	r3, [pc, #248]	@ (8003710 <HAL_RCC_GetSysClockFreq+0x108>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f003 030c 	and.w	r3, r3, #12
 800361e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003620:	4b3b      	ldr	r3, [pc, #236]	@ (8003710 <HAL_RCC_GetSysClockFreq+0x108>)
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	f003 0303 	and.w	r3, r3, #3
 8003628:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d005      	beq.n	800363c <HAL_RCC_GetSysClockFreq+0x34>
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	2b0c      	cmp	r3, #12
 8003634:	d121      	bne.n	800367a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2b01      	cmp	r3, #1
 800363a:	d11e      	bne.n	800367a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800363c:	4b34      	ldr	r3, [pc, #208]	@ (8003710 <HAL_RCC_GetSysClockFreq+0x108>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0308 	and.w	r3, r3, #8
 8003644:	2b00      	cmp	r3, #0
 8003646:	d107      	bne.n	8003658 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003648:	4b31      	ldr	r3, [pc, #196]	@ (8003710 <HAL_RCC_GetSysClockFreq+0x108>)
 800364a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800364e:	0a1b      	lsrs	r3, r3, #8
 8003650:	f003 030f 	and.w	r3, r3, #15
 8003654:	61fb      	str	r3, [r7, #28]
 8003656:	e005      	b.n	8003664 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003658:	4b2d      	ldr	r3, [pc, #180]	@ (8003710 <HAL_RCC_GetSysClockFreq+0x108>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	091b      	lsrs	r3, r3, #4
 800365e:	f003 030f 	and.w	r3, r3, #15
 8003662:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003664:	4a2b      	ldr	r2, [pc, #172]	@ (8003714 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800366c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d10d      	bne.n	8003690 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003678:	e00a      	b.n	8003690 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	2b04      	cmp	r3, #4
 800367e:	d102      	bne.n	8003686 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003680:	4b25      	ldr	r3, [pc, #148]	@ (8003718 <HAL_RCC_GetSysClockFreq+0x110>)
 8003682:	61bb      	str	r3, [r7, #24]
 8003684:	e004      	b.n	8003690 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	2b08      	cmp	r3, #8
 800368a:	d101      	bne.n	8003690 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800368c:	4b23      	ldr	r3, [pc, #140]	@ (800371c <HAL_RCC_GetSysClockFreq+0x114>)
 800368e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	2b0c      	cmp	r3, #12
 8003694:	d134      	bne.n	8003700 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003696:	4b1e      	ldr	r3, [pc, #120]	@ (8003710 <HAL_RCC_GetSysClockFreq+0x108>)
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	f003 0303 	and.w	r3, r3, #3
 800369e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d003      	beq.n	80036ae <HAL_RCC_GetSysClockFreq+0xa6>
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	2b03      	cmp	r3, #3
 80036aa:	d003      	beq.n	80036b4 <HAL_RCC_GetSysClockFreq+0xac>
 80036ac:	e005      	b.n	80036ba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80036ae:	4b1a      	ldr	r3, [pc, #104]	@ (8003718 <HAL_RCC_GetSysClockFreq+0x110>)
 80036b0:	617b      	str	r3, [r7, #20]
      break;
 80036b2:	e005      	b.n	80036c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80036b4:	4b19      	ldr	r3, [pc, #100]	@ (800371c <HAL_RCC_GetSysClockFreq+0x114>)
 80036b6:	617b      	str	r3, [r7, #20]
      break;
 80036b8:	e002      	b.n	80036c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80036ba:	69fb      	ldr	r3, [r7, #28]
 80036bc:	617b      	str	r3, [r7, #20]
      break;
 80036be:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036c0:	4b13      	ldr	r3, [pc, #76]	@ (8003710 <HAL_RCC_GetSysClockFreq+0x108>)
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	091b      	lsrs	r3, r3, #4
 80036c6:	f003 0307 	and.w	r3, r3, #7
 80036ca:	3301      	adds	r3, #1
 80036cc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80036ce:	4b10      	ldr	r3, [pc, #64]	@ (8003710 <HAL_RCC_GetSysClockFreq+0x108>)
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	0a1b      	lsrs	r3, r3, #8
 80036d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036d8:	697a      	ldr	r2, [r7, #20]
 80036da:	fb03 f202 	mul.w	r2, r3, r2
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036e4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80036e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003710 <HAL_RCC_GetSysClockFreq+0x108>)
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	0e5b      	lsrs	r3, r3, #25
 80036ec:	f003 0303 	and.w	r3, r3, #3
 80036f0:	3301      	adds	r3, #1
 80036f2:	005b      	lsls	r3, r3, #1
 80036f4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80036f6:	697a      	ldr	r2, [r7, #20]
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80036fe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003700:	69bb      	ldr	r3, [r7, #24]
}
 8003702:	4618      	mov	r0, r3
 8003704:	3724      	adds	r7, #36	@ 0x24
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr
 800370e:	bf00      	nop
 8003710:	40021000 	.word	0x40021000
 8003714:	08017688 	.word	0x08017688
 8003718:	00f42400 	.word	0x00f42400
 800371c:	007a1200 	.word	0x007a1200

08003720 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003720:	b480      	push	{r7}
 8003722:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003724:	4b03      	ldr	r3, [pc, #12]	@ (8003734 <HAL_RCC_GetHCLKFreq+0x14>)
 8003726:	681b      	ldr	r3, [r3, #0]
}
 8003728:	4618      	mov	r0, r3
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	20000164 	.word	0x20000164

08003738 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800373c:	f7ff fff0 	bl	8003720 <HAL_RCC_GetHCLKFreq>
 8003740:	4602      	mov	r2, r0
 8003742:	4b06      	ldr	r3, [pc, #24]	@ (800375c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	0a1b      	lsrs	r3, r3, #8
 8003748:	f003 0307 	and.w	r3, r3, #7
 800374c:	4904      	ldr	r1, [pc, #16]	@ (8003760 <HAL_RCC_GetPCLK1Freq+0x28>)
 800374e:	5ccb      	ldrb	r3, [r1, r3]
 8003750:	f003 031f 	and.w	r3, r3, #31
 8003754:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003758:	4618      	mov	r0, r3
 800375a:	bd80      	pop	{r7, pc}
 800375c:	40021000 	.word	0x40021000
 8003760:	08017680 	.word	0x08017680

08003764 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003768:	f7ff ffda 	bl	8003720 <HAL_RCC_GetHCLKFreq>
 800376c:	4602      	mov	r2, r0
 800376e:	4b06      	ldr	r3, [pc, #24]	@ (8003788 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	0adb      	lsrs	r3, r3, #11
 8003774:	f003 0307 	and.w	r3, r3, #7
 8003778:	4904      	ldr	r1, [pc, #16]	@ (800378c <HAL_RCC_GetPCLK2Freq+0x28>)
 800377a:	5ccb      	ldrb	r3, [r1, r3]
 800377c:	f003 031f 	and.w	r3, r3, #31
 8003780:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003784:	4618      	mov	r0, r3
 8003786:	bd80      	pop	{r7, pc}
 8003788:	40021000 	.word	0x40021000
 800378c:	08017680 	.word	0x08017680

08003790 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b086      	sub	sp, #24
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003798:	2300      	movs	r3, #0
 800379a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800379c:	4b2a      	ldr	r3, [pc, #168]	@ (8003848 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800379e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d003      	beq.n	80037b0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80037a8:	f7ff f9ee 	bl	8002b88 <HAL_PWREx_GetVoltageRange>
 80037ac:	6178      	str	r0, [r7, #20]
 80037ae:	e014      	b.n	80037da <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80037b0:	4b25      	ldr	r3, [pc, #148]	@ (8003848 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037b4:	4a24      	ldr	r2, [pc, #144]	@ (8003848 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80037bc:	4b22      	ldr	r3, [pc, #136]	@ (8003848 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037c4:	60fb      	str	r3, [r7, #12]
 80037c6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80037c8:	f7ff f9de 	bl	8002b88 <HAL_PWREx_GetVoltageRange>
 80037cc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80037ce:	4b1e      	ldr	r3, [pc, #120]	@ (8003848 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037d2:	4a1d      	ldr	r2, [pc, #116]	@ (8003848 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80037d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037d8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037e0:	d10b      	bne.n	80037fa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2b80      	cmp	r3, #128	@ 0x80
 80037e6:	d919      	bls.n	800381c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2ba0      	cmp	r3, #160	@ 0xa0
 80037ec:	d902      	bls.n	80037f4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80037ee:	2302      	movs	r3, #2
 80037f0:	613b      	str	r3, [r7, #16]
 80037f2:	e013      	b.n	800381c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80037f4:	2301      	movs	r3, #1
 80037f6:	613b      	str	r3, [r7, #16]
 80037f8:	e010      	b.n	800381c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2b80      	cmp	r3, #128	@ 0x80
 80037fe:	d902      	bls.n	8003806 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003800:	2303      	movs	r3, #3
 8003802:	613b      	str	r3, [r7, #16]
 8003804:	e00a      	b.n	800381c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2b80      	cmp	r3, #128	@ 0x80
 800380a:	d102      	bne.n	8003812 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800380c:	2302      	movs	r3, #2
 800380e:	613b      	str	r3, [r7, #16]
 8003810:	e004      	b.n	800381c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2b70      	cmp	r3, #112	@ 0x70
 8003816:	d101      	bne.n	800381c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003818:	2301      	movs	r3, #1
 800381a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800381c:	4b0b      	ldr	r3, [pc, #44]	@ (800384c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f023 0207 	bic.w	r2, r3, #7
 8003824:	4909      	ldr	r1, [pc, #36]	@ (800384c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	4313      	orrs	r3, r2
 800382a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800382c:	4b07      	ldr	r3, [pc, #28]	@ (800384c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0307 	and.w	r3, r3, #7
 8003834:	693a      	ldr	r2, [r7, #16]
 8003836:	429a      	cmp	r2, r3
 8003838:	d001      	beq.n	800383e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e000      	b.n	8003840 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800383e:	2300      	movs	r3, #0
}
 8003840:	4618      	mov	r0, r3
 8003842:	3718      	adds	r7, #24
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}
 8003848:	40021000 	.word	0x40021000
 800384c:	40022000 	.word	0x40022000

08003850 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b086      	sub	sp, #24
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003858:	2300      	movs	r3, #0
 800385a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800385c:	2300      	movs	r3, #0
 800385e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003868:	2b00      	cmp	r3, #0
 800386a:	d041      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003870:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003874:	d02a      	beq.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003876:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800387a:	d824      	bhi.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800387c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003880:	d008      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003882:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003886:	d81e      	bhi.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00a      	beq.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800388c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003890:	d010      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003892:	e018      	b.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003894:	4b86      	ldr	r3, [pc, #536]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	4a85      	ldr	r2, [pc, #532]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800389a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800389e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80038a0:	e015      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	3304      	adds	r3, #4
 80038a6:	2100      	movs	r1, #0
 80038a8:	4618      	mov	r0, r3
 80038aa:	f000 fabb 	bl	8003e24 <RCCEx_PLLSAI1_Config>
 80038ae:	4603      	mov	r3, r0
 80038b0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80038b2:	e00c      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	3320      	adds	r3, #32
 80038b8:	2100      	movs	r1, #0
 80038ba:	4618      	mov	r0, r3
 80038bc:	f000 fba6 	bl	800400c <RCCEx_PLLSAI2_Config>
 80038c0:	4603      	mov	r3, r0
 80038c2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80038c4:	e003      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	74fb      	strb	r3, [r7, #19]
      break;
 80038ca:	e000      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80038cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038ce:	7cfb      	ldrb	r3, [r7, #19]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d10b      	bne.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038d4:	4b76      	ldr	r3, [pc, #472]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038da:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038e2:	4973      	ldr	r1, [pc, #460]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038e4:	4313      	orrs	r3, r2
 80038e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80038ea:	e001      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038ec:	7cfb      	ldrb	r3, [r7, #19]
 80038ee:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d041      	beq.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003900:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003904:	d02a      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003906:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800390a:	d824      	bhi.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800390c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003910:	d008      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003912:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003916:	d81e      	bhi.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003918:	2b00      	cmp	r3, #0
 800391a:	d00a      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800391c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003920:	d010      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003922:	e018      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003924:	4b62      	ldr	r3, [pc, #392]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	4a61      	ldr	r2, [pc, #388]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800392a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800392e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003930:	e015      	b.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	3304      	adds	r3, #4
 8003936:	2100      	movs	r1, #0
 8003938:	4618      	mov	r0, r3
 800393a:	f000 fa73 	bl	8003e24 <RCCEx_PLLSAI1_Config>
 800393e:	4603      	mov	r3, r0
 8003940:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003942:	e00c      	b.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	3320      	adds	r3, #32
 8003948:	2100      	movs	r1, #0
 800394a:	4618      	mov	r0, r3
 800394c:	f000 fb5e 	bl	800400c <RCCEx_PLLSAI2_Config>
 8003950:	4603      	mov	r3, r0
 8003952:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003954:	e003      	b.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	74fb      	strb	r3, [r7, #19]
      break;
 800395a:	e000      	b.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800395c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800395e:	7cfb      	ldrb	r3, [r7, #19]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d10b      	bne.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003964:	4b52      	ldr	r3, [pc, #328]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800396a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003972:	494f      	ldr	r1, [pc, #316]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003974:	4313      	orrs	r3, r2
 8003976:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800397a:	e001      	b.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800397c:	7cfb      	ldrb	r3, [r7, #19]
 800397e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003988:	2b00      	cmp	r3, #0
 800398a:	f000 80a0 	beq.w	8003ace <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800398e:	2300      	movs	r3, #0
 8003990:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003992:	4b47      	ldr	r3, [pc, #284]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003996:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d101      	bne.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800399e:	2301      	movs	r3, #1
 80039a0:	e000      	b.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80039a2:	2300      	movs	r3, #0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d00d      	beq.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039a8:	4b41      	ldr	r3, [pc, #260]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ac:	4a40      	ldr	r2, [pc, #256]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80039b4:	4b3e      	ldr	r3, [pc, #248]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039bc:	60bb      	str	r3, [r7, #8]
 80039be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039c0:	2301      	movs	r3, #1
 80039c2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039c4:	4b3b      	ldr	r3, [pc, #236]	@ (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a3a      	ldr	r2, [pc, #232]	@ (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80039ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039ce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039d0:	f7fe f8f0 	bl	8001bb4 <HAL_GetTick>
 80039d4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80039d6:	e009      	b.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039d8:	f7fe f8ec 	bl	8001bb4 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d902      	bls.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	74fb      	strb	r3, [r7, #19]
        break;
 80039ea:	e005      	b.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80039ec:	4b31      	ldr	r3, [pc, #196]	@ (8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d0ef      	beq.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80039f8:	7cfb      	ldrb	r3, [r7, #19]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d15c      	bne.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80039fe:	4b2c      	ldr	r3, [pc, #176]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a08:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d01f      	beq.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a16:	697a      	ldr	r2, [r7, #20]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d019      	beq.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a1c:	4b24      	ldr	r3, [pc, #144]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a26:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a28:	4b21      	ldr	r3, [pc, #132]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a2e:	4a20      	ldr	r2, [pc, #128]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a38:	4b1d      	ldr	r3, [pc, #116]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a3e:	4a1c      	ldr	r2, [pc, #112]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a48:	4a19      	ldr	r2, [pc, #100]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	f003 0301 	and.w	r3, r3, #1
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d016      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a5a:	f7fe f8ab 	bl	8001bb4 <HAL_GetTick>
 8003a5e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a60:	e00b      	b.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a62:	f7fe f8a7 	bl	8001bb4 <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d902      	bls.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	74fb      	strb	r3, [r7, #19]
            break;
 8003a78:	e006      	b.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a80:	f003 0302 	and.w	r3, r3, #2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d0ec      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003a88:	7cfb      	ldrb	r3, [r7, #19]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d10c      	bne.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a8e:	4b08      	ldr	r3, [pc, #32]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a94:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a9e:	4904      	ldr	r1, [pc, #16]	@ (8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003aa6:	e009      	b.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003aa8:	7cfb      	ldrb	r3, [r7, #19]
 8003aaa:	74bb      	strb	r3, [r7, #18]
 8003aac:	e006      	b.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003aae:	bf00      	nop
 8003ab0:	40021000 	.word	0x40021000
 8003ab4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ab8:	7cfb      	ldrb	r3, [r7, #19]
 8003aba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003abc:	7c7b      	ldrb	r3, [r7, #17]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d105      	bne.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ac2:	4b9e      	ldr	r3, [pc, #632]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ac6:	4a9d      	ldr	r2, [pc, #628]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003acc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0301 	and.w	r3, r3, #1
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d00a      	beq.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ada:	4b98      	ldr	r3, [pc, #608]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ae0:	f023 0203 	bic.w	r2, r3, #3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ae8:	4994      	ldr	r1, [pc, #592]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aea:	4313      	orrs	r3, r2
 8003aec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0302 	and.w	r3, r3, #2
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d00a      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003afc:	4b8f      	ldr	r3, [pc, #572]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b02:	f023 020c 	bic.w	r2, r3, #12
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b0a:	498c      	ldr	r1, [pc, #560]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0304 	and.w	r3, r3, #4
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d00a      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b1e:	4b87      	ldr	r3, [pc, #540]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b24:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2c:	4983      	ldr	r1, [pc, #524]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0308 	and.w	r3, r3, #8
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d00a      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b40:	4b7e      	ldr	r3, [pc, #504]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b46:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b4e:	497b      	ldr	r1, [pc, #492]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b50:	4313      	orrs	r3, r2
 8003b52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0310 	and.w	r3, r3, #16
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d00a      	beq.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b62:	4b76      	ldr	r3, [pc, #472]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b70:	4972      	ldr	r1, [pc, #456]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b72:	4313      	orrs	r3, r2
 8003b74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0320 	and.w	r3, r3, #32
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d00a      	beq.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b84:	4b6d      	ldr	r3, [pc, #436]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b8a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b92:	496a      	ldr	r1, [pc, #424]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00a      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ba6:	4b65      	ldr	r3, [pc, #404]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bb4:	4961      	ldr	r1, [pc, #388]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d00a      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003bc8:	4b5c      	ldr	r3, [pc, #368]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bd6:	4959      	ldr	r1, [pc, #356]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d00a      	beq.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003bea:	4b54      	ldr	r3, [pc, #336]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bf0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bf8:	4950      	ldr	r1, [pc, #320]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d00a      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c0c:	4b4b      	ldr	r3, [pc, #300]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c12:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c1a:	4948      	ldr	r1, [pc, #288]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00a      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c2e:	4b43      	ldr	r3, [pc, #268]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c34:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c3c:	493f      	ldr	r1, [pc, #252]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d028      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c50:	4b3a      	ldr	r3, [pc, #232]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c56:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c5e:	4937      	ldr	r1, [pc, #220]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c6e:	d106      	bne.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c70:	4b32      	ldr	r3, [pc, #200]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	4a31      	ldr	r2, [pc, #196]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c7a:	60d3      	str	r3, [r2, #12]
 8003c7c:	e011      	b.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c82:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c86:	d10c      	bne.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	3304      	adds	r3, #4
 8003c8c:	2101      	movs	r1, #1
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f000 f8c8 	bl	8003e24 <RCCEx_PLLSAI1_Config>
 8003c94:	4603      	mov	r3, r0
 8003c96:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003c98:	7cfb      	ldrb	r3, [r7, #19]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d001      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003c9e:	7cfb      	ldrb	r3, [r7, #19]
 8003ca0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d028      	beq.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003cae:	4b23      	ldr	r3, [pc, #140]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cb4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cbc:	491f      	ldr	r1, [pc, #124]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cc8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ccc:	d106      	bne.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cce:	4b1b      	ldr	r3, [pc, #108]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cd0:	68db      	ldr	r3, [r3, #12]
 8003cd2:	4a1a      	ldr	r2, [pc, #104]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cd4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003cd8:	60d3      	str	r3, [r2, #12]
 8003cda:	e011      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ce0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ce4:	d10c      	bne.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	3304      	adds	r3, #4
 8003cea:	2101      	movs	r1, #1
 8003cec:	4618      	mov	r0, r3
 8003cee:	f000 f899 	bl	8003e24 <RCCEx_PLLSAI1_Config>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cf6:	7cfb      	ldrb	r3, [r7, #19]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d001      	beq.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003cfc:	7cfb      	ldrb	r3, [r7, #19]
 8003cfe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d02b      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d12:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d1a:	4908      	ldr	r1, [pc, #32]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d2a:	d109      	bne.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d2c:	4b03      	ldr	r3, [pc, #12]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	4a02      	ldr	r2, [pc, #8]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d36:	60d3      	str	r3, [r2, #12]
 8003d38:	e014      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003d3a:	bf00      	nop
 8003d3c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d44:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d48:	d10c      	bne.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	3304      	adds	r3, #4
 8003d4e:	2101      	movs	r1, #1
 8003d50:	4618      	mov	r0, r3
 8003d52:	f000 f867 	bl	8003e24 <RCCEx_PLLSAI1_Config>
 8003d56:	4603      	mov	r3, r0
 8003d58:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d5a:	7cfb      	ldrb	r3, [r7, #19]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d001      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003d60:	7cfb      	ldrb	r3, [r7, #19]
 8003d62:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d02f      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d70:	4b2b      	ldr	r3, [pc, #172]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d76:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d7e:	4928      	ldr	r1, [pc, #160]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d80:	4313      	orrs	r3, r2
 8003d82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d8e:	d10d      	bne.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	3304      	adds	r3, #4
 8003d94:	2102      	movs	r1, #2
 8003d96:	4618      	mov	r0, r3
 8003d98:	f000 f844 	bl	8003e24 <RCCEx_PLLSAI1_Config>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003da0:	7cfb      	ldrb	r3, [r7, #19]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d014      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003da6:	7cfb      	ldrb	r3, [r7, #19]
 8003da8:	74bb      	strb	r3, [r7, #18]
 8003daa:	e011      	b.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003db0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003db4:	d10c      	bne.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	3320      	adds	r3, #32
 8003dba:	2102      	movs	r1, #2
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f000 f925 	bl	800400c <RCCEx_PLLSAI2_Config>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003dc6:	7cfb      	ldrb	r3, [r7, #19]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d001      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003dcc:	7cfb      	ldrb	r3, [r7, #19]
 8003dce:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d00a      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003ddc:	4b10      	ldr	r3, [pc, #64]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003de2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003dea:	490d      	ldr	r1, [pc, #52]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00b      	beq.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003dfe:	4b08      	ldr	r3, [pc, #32]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e04:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e0e:	4904      	ldr	r1, [pc, #16]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003e10:	4313      	orrs	r3, r2
 8003e12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003e16:	7cbb      	ldrb	r3, [r7, #18]
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3718      	adds	r7, #24
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}
 8003e20:	40021000 	.word	0x40021000

08003e24 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e32:	4b75      	ldr	r3, [pc, #468]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	f003 0303 	and.w	r3, r3, #3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d018      	beq.n	8003e70 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003e3e:	4b72      	ldr	r3, [pc, #456]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	f003 0203 	and.w	r2, r3, #3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d10d      	bne.n	8003e6a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
       ||
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d009      	beq.n	8003e6a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003e56:	4b6c      	ldr	r3, [pc, #432]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	091b      	lsrs	r3, r3, #4
 8003e5c:	f003 0307 	and.w	r3, r3, #7
 8003e60:	1c5a      	adds	r2, r3, #1
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
       ||
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d047      	beq.n	8003efa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	73fb      	strb	r3, [r7, #15]
 8003e6e:	e044      	b.n	8003efa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2b03      	cmp	r3, #3
 8003e76:	d018      	beq.n	8003eaa <RCCEx_PLLSAI1_Config+0x86>
 8003e78:	2b03      	cmp	r3, #3
 8003e7a:	d825      	bhi.n	8003ec8 <RCCEx_PLLSAI1_Config+0xa4>
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d002      	beq.n	8003e86 <RCCEx_PLLSAI1_Config+0x62>
 8003e80:	2b02      	cmp	r3, #2
 8003e82:	d009      	beq.n	8003e98 <RCCEx_PLLSAI1_Config+0x74>
 8003e84:	e020      	b.n	8003ec8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e86:	4b60      	ldr	r3, [pc, #384]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0302 	and.w	r3, r3, #2
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d11d      	bne.n	8003ece <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e96:	e01a      	b.n	8003ece <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e98:	4b5b      	ldr	r3, [pc, #364]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d116      	bne.n	8003ed2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ea8:	e013      	b.n	8003ed2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003eaa:	4b57      	ldr	r3, [pc, #348]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d10f      	bne.n	8003ed6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003eb6:	4b54      	ldr	r3, [pc, #336]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d109      	bne.n	8003ed6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ec6:	e006      	b.n	8003ed6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	73fb      	strb	r3, [r7, #15]
      break;
 8003ecc:	e004      	b.n	8003ed8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ece:	bf00      	nop
 8003ed0:	e002      	b.n	8003ed8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ed2:	bf00      	nop
 8003ed4:	e000      	b.n	8003ed8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ed6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ed8:	7bfb      	ldrb	r3, [r7, #15]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d10d      	bne.n	8003efa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003ede:	4b4a      	ldr	r3, [pc, #296]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6819      	ldr	r1, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	011b      	lsls	r3, r3, #4
 8003ef2:	430b      	orrs	r3, r1
 8003ef4:	4944      	ldr	r1, [pc, #272]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003efa:	7bfb      	ldrb	r3, [r7, #15]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d17d      	bne.n	8003ffc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003f00:	4b41      	ldr	r3, [pc, #260]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a40      	ldr	r2, [pc, #256]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f06:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003f0a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f0c:	f7fd fe52 	bl	8001bb4 <HAL_GetTick>
 8003f10:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f12:	e009      	b.n	8003f28 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f14:	f7fd fe4e 	bl	8001bb4 <HAL_GetTick>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d902      	bls.n	8003f28 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	73fb      	strb	r3, [r7, #15]
        break;
 8003f26:	e005      	b.n	8003f34 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f28:	4b37      	ldr	r3, [pc, #220]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d1ef      	bne.n	8003f14 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003f34:	7bfb      	ldrb	r3, [r7, #15]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d160      	bne.n	8003ffc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d111      	bne.n	8003f64 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f40:	4b31      	ldr	r3, [pc, #196]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003f48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	6892      	ldr	r2, [r2, #8]
 8003f50:	0211      	lsls	r1, r2, #8
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	68d2      	ldr	r2, [r2, #12]
 8003f56:	0912      	lsrs	r2, r2, #4
 8003f58:	0452      	lsls	r2, r2, #17
 8003f5a:	430a      	orrs	r2, r1
 8003f5c:	492a      	ldr	r1, [pc, #168]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	610b      	str	r3, [r1, #16]
 8003f62:	e027      	b.n	8003fb4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d112      	bne.n	8003f90 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f6a:	4b27      	ldr	r3, [pc, #156]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003f72:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	6892      	ldr	r2, [r2, #8]
 8003f7a:	0211      	lsls	r1, r2, #8
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	6912      	ldr	r2, [r2, #16]
 8003f80:	0852      	lsrs	r2, r2, #1
 8003f82:	3a01      	subs	r2, #1
 8003f84:	0552      	lsls	r2, r2, #21
 8003f86:	430a      	orrs	r2, r1
 8003f88:	491f      	ldr	r1, [pc, #124]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	610b      	str	r3, [r1, #16]
 8003f8e:	e011      	b.n	8003fb4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f90:	4b1d      	ldr	r3, [pc, #116]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f92:	691b      	ldr	r3, [r3, #16]
 8003f94:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003f98:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003f9c:	687a      	ldr	r2, [r7, #4]
 8003f9e:	6892      	ldr	r2, [r2, #8]
 8003fa0:	0211      	lsls	r1, r2, #8
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	6952      	ldr	r2, [r2, #20]
 8003fa6:	0852      	lsrs	r2, r2, #1
 8003fa8:	3a01      	subs	r2, #1
 8003faa:	0652      	lsls	r2, r2, #25
 8003fac:	430a      	orrs	r2, r1
 8003fae:	4916      	ldr	r1, [pc, #88]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003fb4:	4b14      	ldr	r3, [pc, #80]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a13      	ldr	r2, [pc, #76]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fba:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003fbe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fc0:	f7fd fdf8 	bl	8001bb4 <HAL_GetTick>
 8003fc4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003fc6:	e009      	b.n	8003fdc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003fc8:	f7fd fdf4 	bl	8001bb4 <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d902      	bls.n	8003fdc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	73fb      	strb	r3, [r7, #15]
          break;
 8003fda:	e005      	b.n	8003fe8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d0ef      	beq.n	8003fc8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003fe8:	7bfb      	ldrb	r3, [r7, #15]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d106      	bne.n	8003ffc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003fee:	4b06      	ldr	r3, [pc, #24]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ff0:	691a      	ldr	r2, [r3, #16]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	699b      	ldr	r3, [r3, #24]
 8003ff6:	4904      	ldr	r1, [pc, #16]	@ (8004008 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3710      	adds	r7, #16
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	40021000 	.word	0x40021000

0800400c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004016:	2300      	movs	r3, #0
 8004018:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800401a:	4b6a      	ldr	r3, [pc, #424]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	f003 0303 	and.w	r3, r3, #3
 8004022:	2b00      	cmp	r3, #0
 8004024:	d018      	beq.n	8004058 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004026:	4b67      	ldr	r3, [pc, #412]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	f003 0203 	and.w	r2, r3, #3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	429a      	cmp	r2, r3
 8004034:	d10d      	bne.n	8004052 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
       ||
 800403a:	2b00      	cmp	r3, #0
 800403c:	d009      	beq.n	8004052 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800403e:	4b61      	ldr	r3, [pc, #388]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	091b      	lsrs	r3, r3, #4
 8004044:	f003 0307 	and.w	r3, r3, #7
 8004048:	1c5a      	adds	r2, r3, #1
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
       ||
 800404e:	429a      	cmp	r2, r3
 8004050:	d047      	beq.n	80040e2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	73fb      	strb	r3, [r7, #15]
 8004056:	e044      	b.n	80040e2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	2b03      	cmp	r3, #3
 800405e:	d018      	beq.n	8004092 <RCCEx_PLLSAI2_Config+0x86>
 8004060:	2b03      	cmp	r3, #3
 8004062:	d825      	bhi.n	80040b0 <RCCEx_PLLSAI2_Config+0xa4>
 8004064:	2b01      	cmp	r3, #1
 8004066:	d002      	beq.n	800406e <RCCEx_PLLSAI2_Config+0x62>
 8004068:	2b02      	cmp	r3, #2
 800406a:	d009      	beq.n	8004080 <RCCEx_PLLSAI2_Config+0x74>
 800406c:	e020      	b.n	80040b0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800406e:	4b55      	ldr	r3, [pc, #340]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0302 	and.w	r3, r3, #2
 8004076:	2b00      	cmp	r3, #0
 8004078:	d11d      	bne.n	80040b6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800407e:	e01a      	b.n	80040b6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004080:	4b50      	ldr	r3, [pc, #320]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004088:	2b00      	cmp	r3, #0
 800408a:	d116      	bne.n	80040ba <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004090:	e013      	b.n	80040ba <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004092:	4b4c      	ldr	r3, [pc, #304]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800409a:	2b00      	cmp	r3, #0
 800409c:	d10f      	bne.n	80040be <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800409e:	4b49      	ldr	r3, [pc, #292]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d109      	bne.n	80040be <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80040ae:	e006      	b.n	80040be <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	73fb      	strb	r3, [r7, #15]
      break;
 80040b4:	e004      	b.n	80040c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80040b6:	bf00      	nop
 80040b8:	e002      	b.n	80040c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80040ba:	bf00      	nop
 80040bc:	e000      	b.n	80040c0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80040be:	bf00      	nop
    }

    if(status == HAL_OK)
 80040c0:	7bfb      	ldrb	r3, [r7, #15]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d10d      	bne.n	80040e2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80040c6:	4b3f      	ldr	r3, [pc, #252]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6819      	ldr	r1, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	3b01      	subs	r3, #1
 80040d8:	011b      	lsls	r3, r3, #4
 80040da:	430b      	orrs	r3, r1
 80040dc:	4939      	ldr	r1, [pc, #228]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040de:	4313      	orrs	r3, r2
 80040e0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80040e2:	7bfb      	ldrb	r3, [r7, #15]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d167      	bne.n	80041b8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80040e8:	4b36      	ldr	r3, [pc, #216]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a35      	ldr	r2, [pc, #212]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040f4:	f7fd fd5e 	bl	8001bb4 <HAL_GetTick>
 80040f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80040fa:	e009      	b.n	8004110 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80040fc:	f7fd fd5a 	bl	8001bb4 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	2b02      	cmp	r3, #2
 8004108:	d902      	bls.n	8004110 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	73fb      	strb	r3, [r7, #15]
        break;
 800410e:	e005      	b.n	800411c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004110:	4b2c      	ldr	r3, [pc, #176]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004118:	2b00      	cmp	r3, #0
 800411a:	d1ef      	bne.n	80040fc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800411c:	7bfb      	ldrb	r3, [r7, #15]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d14a      	bne.n	80041b8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d111      	bne.n	800414c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004128:	4b26      	ldr	r3, [pc, #152]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800412a:	695b      	ldr	r3, [r3, #20]
 800412c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004130:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004134:	687a      	ldr	r2, [r7, #4]
 8004136:	6892      	ldr	r2, [r2, #8]
 8004138:	0211      	lsls	r1, r2, #8
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	68d2      	ldr	r2, [r2, #12]
 800413e:	0912      	lsrs	r2, r2, #4
 8004140:	0452      	lsls	r2, r2, #17
 8004142:	430a      	orrs	r2, r1
 8004144:	491f      	ldr	r1, [pc, #124]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004146:	4313      	orrs	r3, r2
 8004148:	614b      	str	r3, [r1, #20]
 800414a:	e011      	b.n	8004170 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800414c:	4b1d      	ldr	r3, [pc, #116]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800414e:	695b      	ldr	r3, [r3, #20]
 8004150:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004154:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	6892      	ldr	r2, [r2, #8]
 800415c:	0211      	lsls	r1, r2, #8
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	6912      	ldr	r2, [r2, #16]
 8004162:	0852      	lsrs	r2, r2, #1
 8004164:	3a01      	subs	r2, #1
 8004166:	0652      	lsls	r2, r2, #25
 8004168:	430a      	orrs	r2, r1
 800416a:	4916      	ldr	r1, [pc, #88]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800416c:	4313      	orrs	r3, r2
 800416e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004170:	4b14      	ldr	r3, [pc, #80]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a13      	ldr	r2, [pc, #76]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004176:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800417a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800417c:	f7fd fd1a 	bl	8001bb4 <HAL_GetTick>
 8004180:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004182:	e009      	b.n	8004198 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004184:	f7fd fd16 	bl	8001bb4 <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b02      	cmp	r3, #2
 8004190:	d902      	bls.n	8004198 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	73fb      	strb	r3, [r7, #15]
          break;
 8004196:	e005      	b.n	80041a4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004198:	4b0a      	ldr	r3, [pc, #40]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d0ef      	beq.n	8004184 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80041a4:	7bfb      	ldrb	r3, [r7, #15]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d106      	bne.n	80041b8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80041aa:	4b06      	ldr	r3, [pc, #24]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041ac:	695a      	ldr	r2, [r3, #20]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	695b      	ldr	r3, [r3, #20]
 80041b2:	4904      	ldr	r1, [pc, #16]	@ (80041c4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041b4:	4313      	orrs	r3, r2
 80041b6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80041b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3710      	adds	r7, #16
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	40021000 	.word	0x40021000

080041c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d101      	bne.n	80041da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e040      	b.n	800425c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d106      	bne.n	80041f0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f7fd f8ee 	bl	80013cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2224      	movs	r2, #36	@ 0x24
 80041f4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f022 0201 	bic.w	r2, r2, #1
 8004204:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800420a:	2b00      	cmp	r3, #0
 800420c:	d002      	beq.n	8004214 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f000 fae0 	bl	80047d4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 f825 	bl	8004264 <UART_SetConfig>
 800421a:	4603      	mov	r3, r0
 800421c:	2b01      	cmp	r3, #1
 800421e:	d101      	bne.n	8004224 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004220:	2301      	movs	r3, #1
 8004222:	e01b      	b.n	800425c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	685a      	ldr	r2, [r3, #4]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004232:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	689a      	ldr	r2, [r3, #8]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004242:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f042 0201 	orr.w	r2, r2, #1
 8004252:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f000 fb5f 	bl	8004918 <UART_CheckIdleState>
 800425a:	4603      	mov	r3, r0
}
 800425c:	4618      	mov	r0, r3
 800425e:	3708      	adds	r7, #8
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004264:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004268:	b08a      	sub	sp, #40	@ 0x28
 800426a:	af00      	add	r7, sp, #0
 800426c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800426e:	2300      	movs	r3, #0
 8004270:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	689a      	ldr	r2, [r3, #8]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	691b      	ldr	r3, [r3, #16]
 800427c:	431a      	orrs	r2, r3
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	695b      	ldr	r3, [r3, #20]
 8004282:	431a      	orrs	r2, r3
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	69db      	ldr	r3, [r3, #28]
 8004288:	4313      	orrs	r3, r2
 800428a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	4ba4      	ldr	r3, [pc, #656]	@ (8004524 <UART_SetConfig+0x2c0>)
 8004294:	4013      	ands	r3, r2
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	6812      	ldr	r2, [r2, #0]
 800429a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800429c:	430b      	orrs	r3, r1
 800429e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	68da      	ldr	r2, [r3, #12]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	430a      	orrs	r2, r1
 80042b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	699b      	ldr	r3, [r3, #24]
 80042ba:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a99      	ldr	r2, [pc, #612]	@ (8004528 <UART_SetConfig+0x2c4>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d004      	beq.n	80042d0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6a1b      	ldr	r3, [r3, #32]
 80042ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042cc:	4313      	orrs	r3, r2
 80042ce:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042e0:	430a      	orrs	r2, r1
 80042e2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a90      	ldr	r2, [pc, #576]	@ (800452c <UART_SetConfig+0x2c8>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d126      	bne.n	800433c <UART_SetConfig+0xd8>
 80042ee:	4b90      	ldr	r3, [pc, #576]	@ (8004530 <UART_SetConfig+0x2cc>)
 80042f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f4:	f003 0303 	and.w	r3, r3, #3
 80042f8:	2b03      	cmp	r3, #3
 80042fa:	d81b      	bhi.n	8004334 <UART_SetConfig+0xd0>
 80042fc:	a201      	add	r2, pc, #4	@ (adr r2, 8004304 <UART_SetConfig+0xa0>)
 80042fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004302:	bf00      	nop
 8004304:	08004315 	.word	0x08004315
 8004308:	08004325 	.word	0x08004325
 800430c:	0800431d 	.word	0x0800431d
 8004310:	0800432d 	.word	0x0800432d
 8004314:	2301      	movs	r3, #1
 8004316:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800431a:	e116      	b.n	800454a <UART_SetConfig+0x2e6>
 800431c:	2302      	movs	r3, #2
 800431e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004322:	e112      	b.n	800454a <UART_SetConfig+0x2e6>
 8004324:	2304      	movs	r3, #4
 8004326:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800432a:	e10e      	b.n	800454a <UART_SetConfig+0x2e6>
 800432c:	2308      	movs	r3, #8
 800432e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004332:	e10a      	b.n	800454a <UART_SetConfig+0x2e6>
 8004334:	2310      	movs	r3, #16
 8004336:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800433a:	e106      	b.n	800454a <UART_SetConfig+0x2e6>
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a7c      	ldr	r2, [pc, #496]	@ (8004534 <UART_SetConfig+0x2d0>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d138      	bne.n	80043b8 <UART_SetConfig+0x154>
 8004346:	4b7a      	ldr	r3, [pc, #488]	@ (8004530 <UART_SetConfig+0x2cc>)
 8004348:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800434c:	f003 030c 	and.w	r3, r3, #12
 8004350:	2b0c      	cmp	r3, #12
 8004352:	d82d      	bhi.n	80043b0 <UART_SetConfig+0x14c>
 8004354:	a201      	add	r2, pc, #4	@ (adr r2, 800435c <UART_SetConfig+0xf8>)
 8004356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800435a:	bf00      	nop
 800435c:	08004391 	.word	0x08004391
 8004360:	080043b1 	.word	0x080043b1
 8004364:	080043b1 	.word	0x080043b1
 8004368:	080043b1 	.word	0x080043b1
 800436c:	080043a1 	.word	0x080043a1
 8004370:	080043b1 	.word	0x080043b1
 8004374:	080043b1 	.word	0x080043b1
 8004378:	080043b1 	.word	0x080043b1
 800437c:	08004399 	.word	0x08004399
 8004380:	080043b1 	.word	0x080043b1
 8004384:	080043b1 	.word	0x080043b1
 8004388:	080043b1 	.word	0x080043b1
 800438c:	080043a9 	.word	0x080043a9
 8004390:	2300      	movs	r3, #0
 8004392:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004396:	e0d8      	b.n	800454a <UART_SetConfig+0x2e6>
 8004398:	2302      	movs	r3, #2
 800439a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800439e:	e0d4      	b.n	800454a <UART_SetConfig+0x2e6>
 80043a0:	2304      	movs	r3, #4
 80043a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043a6:	e0d0      	b.n	800454a <UART_SetConfig+0x2e6>
 80043a8:	2308      	movs	r3, #8
 80043aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043ae:	e0cc      	b.n	800454a <UART_SetConfig+0x2e6>
 80043b0:	2310      	movs	r3, #16
 80043b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043b6:	e0c8      	b.n	800454a <UART_SetConfig+0x2e6>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a5e      	ldr	r2, [pc, #376]	@ (8004538 <UART_SetConfig+0x2d4>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d125      	bne.n	800440e <UART_SetConfig+0x1aa>
 80043c2:	4b5b      	ldr	r3, [pc, #364]	@ (8004530 <UART_SetConfig+0x2cc>)
 80043c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043c8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80043cc:	2b30      	cmp	r3, #48	@ 0x30
 80043ce:	d016      	beq.n	80043fe <UART_SetConfig+0x19a>
 80043d0:	2b30      	cmp	r3, #48	@ 0x30
 80043d2:	d818      	bhi.n	8004406 <UART_SetConfig+0x1a2>
 80043d4:	2b20      	cmp	r3, #32
 80043d6:	d00a      	beq.n	80043ee <UART_SetConfig+0x18a>
 80043d8:	2b20      	cmp	r3, #32
 80043da:	d814      	bhi.n	8004406 <UART_SetConfig+0x1a2>
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d002      	beq.n	80043e6 <UART_SetConfig+0x182>
 80043e0:	2b10      	cmp	r3, #16
 80043e2:	d008      	beq.n	80043f6 <UART_SetConfig+0x192>
 80043e4:	e00f      	b.n	8004406 <UART_SetConfig+0x1a2>
 80043e6:	2300      	movs	r3, #0
 80043e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043ec:	e0ad      	b.n	800454a <UART_SetConfig+0x2e6>
 80043ee:	2302      	movs	r3, #2
 80043f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043f4:	e0a9      	b.n	800454a <UART_SetConfig+0x2e6>
 80043f6:	2304      	movs	r3, #4
 80043f8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043fc:	e0a5      	b.n	800454a <UART_SetConfig+0x2e6>
 80043fe:	2308      	movs	r3, #8
 8004400:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004404:	e0a1      	b.n	800454a <UART_SetConfig+0x2e6>
 8004406:	2310      	movs	r3, #16
 8004408:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800440c:	e09d      	b.n	800454a <UART_SetConfig+0x2e6>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a4a      	ldr	r2, [pc, #296]	@ (800453c <UART_SetConfig+0x2d8>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d125      	bne.n	8004464 <UART_SetConfig+0x200>
 8004418:	4b45      	ldr	r3, [pc, #276]	@ (8004530 <UART_SetConfig+0x2cc>)
 800441a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800441e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004422:	2bc0      	cmp	r3, #192	@ 0xc0
 8004424:	d016      	beq.n	8004454 <UART_SetConfig+0x1f0>
 8004426:	2bc0      	cmp	r3, #192	@ 0xc0
 8004428:	d818      	bhi.n	800445c <UART_SetConfig+0x1f8>
 800442a:	2b80      	cmp	r3, #128	@ 0x80
 800442c:	d00a      	beq.n	8004444 <UART_SetConfig+0x1e0>
 800442e:	2b80      	cmp	r3, #128	@ 0x80
 8004430:	d814      	bhi.n	800445c <UART_SetConfig+0x1f8>
 8004432:	2b00      	cmp	r3, #0
 8004434:	d002      	beq.n	800443c <UART_SetConfig+0x1d8>
 8004436:	2b40      	cmp	r3, #64	@ 0x40
 8004438:	d008      	beq.n	800444c <UART_SetConfig+0x1e8>
 800443a:	e00f      	b.n	800445c <UART_SetConfig+0x1f8>
 800443c:	2300      	movs	r3, #0
 800443e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004442:	e082      	b.n	800454a <UART_SetConfig+0x2e6>
 8004444:	2302      	movs	r3, #2
 8004446:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800444a:	e07e      	b.n	800454a <UART_SetConfig+0x2e6>
 800444c:	2304      	movs	r3, #4
 800444e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004452:	e07a      	b.n	800454a <UART_SetConfig+0x2e6>
 8004454:	2308      	movs	r3, #8
 8004456:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800445a:	e076      	b.n	800454a <UART_SetConfig+0x2e6>
 800445c:	2310      	movs	r3, #16
 800445e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004462:	e072      	b.n	800454a <UART_SetConfig+0x2e6>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a35      	ldr	r2, [pc, #212]	@ (8004540 <UART_SetConfig+0x2dc>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d12a      	bne.n	80044c4 <UART_SetConfig+0x260>
 800446e:	4b30      	ldr	r3, [pc, #192]	@ (8004530 <UART_SetConfig+0x2cc>)
 8004470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004474:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004478:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800447c:	d01a      	beq.n	80044b4 <UART_SetConfig+0x250>
 800447e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004482:	d81b      	bhi.n	80044bc <UART_SetConfig+0x258>
 8004484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004488:	d00c      	beq.n	80044a4 <UART_SetConfig+0x240>
 800448a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800448e:	d815      	bhi.n	80044bc <UART_SetConfig+0x258>
 8004490:	2b00      	cmp	r3, #0
 8004492:	d003      	beq.n	800449c <UART_SetConfig+0x238>
 8004494:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004498:	d008      	beq.n	80044ac <UART_SetConfig+0x248>
 800449a:	e00f      	b.n	80044bc <UART_SetConfig+0x258>
 800449c:	2300      	movs	r3, #0
 800449e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044a2:	e052      	b.n	800454a <UART_SetConfig+0x2e6>
 80044a4:	2302      	movs	r3, #2
 80044a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044aa:	e04e      	b.n	800454a <UART_SetConfig+0x2e6>
 80044ac:	2304      	movs	r3, #4
 80044ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044b2:	e04a      	b.n	800454a <UART_SetConfig+0x2e6>
 80044b4:	2308      	movs	r3, #8
 80044b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044ba:	e046      	b.n	800454a <UART_SetConfig+0x2e6>
 80044bc:	2310      	movs	r3, #16
 80044be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044c2:	e042      	b.n	800454a <UART_SetConfig+0x2e6>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a17      	ldr	r2, [pc, #92]	@ (8004528 <UART_SetConfig+0x2c4>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d13a      	bne.n	8004544 <UART_SetConfig+0x2e0>
 80044ce:	4b18      	ldr	r3, [pc, #96]	@ (8004530 <UART_SetConfig+0x2cc>)
 80044d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80044d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80044dc:	d01a      	beq.n	8004514 <UART_SetConfig+0x2b0>
 80044de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80044e2:	d81b      	bhi.n	800451c <UART_SetConfig+0x2b8>
 80044e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044e8:	d00c      	beq.n	8004504 <UART_SetConfig+0x2a0>
 80044ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044ee:	d815      	bhi.n	800451c <UART_SetConfig+0x2b8>
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d003      	beq.n	80044fc <UART_SetConfig+0x298>
 80044f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044f8:	d008      	beq.n	800450c <UART_SetConfig+0x2a8>
 80044fa:	e00f      	b.n	800451c <UART_SetConfig+0x2b8>
 80044fc:	2300      	movs	r3, #0
 80044fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004502:	e022      	b.n	800454a <UART_SetConfig+0x2e6>
 8004504:	2302      	movs	r3, #2
 8004506:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800450a:	e01e      	b.n	800454a <UART_SetConfig+0x2e6>
 800450c:	2304      	movs	r3, #4
 800450e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004512:	e01a      	b.n	800454a <UART_SetConfig+0x2e6>
 8004514:	2308      	movs	r3, #8
 8004516:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800451a:	e016      	b.n	800454a <UART_SetConfig+0x2e6>
 800451c:	2310      	movs	r3, #16
 800451e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004522:	e012      	b.n	800454a <UART_SetConfig+0x2e6>
 8004524:	efff69f3 	.word	0xefff69f3
 8004528:	40008000 	.word	0x40008000
 800452c:	40013800 	.word	0x40013800
 8004530:	40021000 	.word	0x40021000
 8004534:	40004400 	.word	0x40004400
 8004538:	40004800 	.word	0x40004800
 800453c:	40004c00 	.word	0x40004c00
 8004540:	40005000 	.word	0x40005000
 8004544:	2310      	movs	r3, #16
 8004546:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a9f      	ldr	r2, [pc, #636]	@ (80047cc <UART_SetConfig+0x568>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d17a      	bne.n	800464a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004554:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004558:	2b08      	cmp	r3, #8
 800455a:	d824      	bhi.n	80045a6 <UART_SetConfig+0x342>
 800455c:	a201      	add	r2, pc, #4	@ (adr r2, 8004564 <UART_SetConfig+0x300>)
 800455e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004562:	bf00      	nop
 8004564:	08004589 	.word	0x08004589
 8004568:	080045a7 	.word	0x080045a7
 800456c:	08004591 	.word	0x08004591
 8004570:	080045a7 	.word	0x080045a7
 8004574:	08004597 	.word	0x08004597
 8004578:	080045a7 	.word	0x080045a7
 800457c:	080045a7 	.word	0x080045a7
 8004580:	080045a7 	.word	0x080045a7
 8004584:	0800459f 	.word	0x0800459f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004588:	f7ff f8d6 	bl	8003738 <HAL_RCC_GetPCLK1Freq>
 800458c:	61f8      	str	r0, [r7, #28]
        break;
 800458e:	e010      	b.n	80045b2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004590:	4b8f      	ldr	r3, [pc, #572]	@ (80047d0 <UART_SetConfig+0x56c>)
 8004592:	61fb      	str	r3, [r7, #28]
        break;
 8004594:	e00d      	b.n	80045b2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004596:	f7ff f837 	bl	8003608 <HAL_RCC_GetSysClockFreq>
 800459a:	61f8      	str	r0, [r7, #28]
        break;
 800459c:	e009      	b.n	80045b2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800459e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045a2:	61fb      	str	r3, [r7, #28]
        break;
 80045a4:	e005      	b.n	80045b2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80045a6:	2300      	movs	r3, #0
 80045a8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80045b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80045b2:	69fb      	ldr	r3, [r7, #28]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	f000 80fb 	beq.w	80047b0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	685a      	ldr	r2, [r3, #4]
 80045be:	4613      	mov	r3, r2
 80045c0:	005b      	lsls	r3, r3, #1
 80045c2:	4413      	add	r3, r2
 80045c4:	69fa      	ldr	r2, [r7, #28]
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d305      	bcc.n	80045d6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80045d0:	69fa      	ldr	r2, [r7, #28]
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d903      	bls.n	80045de <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80045dc:	e0e8      	b.n	80047b0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	2200      	movs	r2, #0
 80045e2:	461c      	mov	r4, r3
 80045e4:	4615      	mov	r5, r2
 80045e6:	f04f 0200 	mov.w	r2, #0
 80045ea:	f04f 0300 	mov.w	r3, #0
 80045ee:	022b      	lsls	r3, r5, #8
 80045f0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80045f4:	0222      	lsls	r2, r4, #8
 80045f6:	68f9      	ldr	r1, [r7, #12]
 80045f8:	6849      	ldr	r1, [r1, #4]
 80045fa:	0849      	lsrs	r1, r1, #1
 80045fc:	2000      	movs	r0, #0
 80045fe:	4688      	mov	r8, r1
 8004600:	4681      	mov	r9, r0
 8004602:	eb12 0a08 	adds.w	sl, r2, r8
 8004606:	eb43 0b09 	adc.w	fp, r3, r9
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	603b      	str	r3, [r7, #0]
 8004612:	607a      	str	r2, [r7, #4]
 8004614:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004618:	4650      	mov	r0, sl
 800461a:	4659      	mov	r1, fp
 800461c:	f7fb fe28 	bl	8000270 <__aeabi_uldivmod>
 8004620:	4602      	mov	r2, r0
 8004622:	460b      	mov	r3, r1
 8004624:	4613      	mov	r3, r2
 8004626:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004628:	69bb      	ldr	r3, [r7, #24]
 800462a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800462e:	d308      	bcc.n	8004642 <UART_SetConfig+0x3de>
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004636:	d204      	bcs.n	8004642 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	69ba      	ldr	r2, [r7, #24]
 800463e:	60da      	str	r2, [r3, #12]
 8004640:	e0b6      	b.n	80047b0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004648:	e0b2      	b.n	80047b0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	69db      	ldr	r3, [r3, #28]
 800464e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004652:	d15e      	bne.n	8004712 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004654:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004658:	2b08      	cmp	r3, #8
 800465a:	d828      	bhi.n	80046ae <UART_SetConfig+0x44a>
 800465c:	a201      	add	r2, pc, #4	@ (adr r2, 8004664 <UART_SetConfig+0x400>)
 800465e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004662:	bf00      	nop
 8004664:	08004689 	.word	0x08004689
 8004668:	08004691 	.word	0x08004691
 800466c:	08004699 	.word	0x08004699
 8004670:	080046af 	.word	0x080046af
 8004674:	0800469f 	.word	0x0800469f
 8004678:	080046af 	.word	0x080046af
 800467c:	080046af 	.word	0x080046af
 8004680:	080046af 	.word	0x080046af
 8004684:	080046a7 	.word	0x080046a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004688:	f7ff f856 	bl	8003738 <HAL_RCC_GetPCLK1Freq>
 800468c:	61f8      	str	r0, [r7, #28]
        break;
 800468e:	e014      	b.n	80046ba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004690:	f7ff f868 	bl	8003764 <HAL_RCC_GetPCLK2Freq>
 8004694:	61f8      	str	r0, [r7, #28]
        break;
 8004696:	e010      	b.n	80046ba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004698:	4b4d      	ldr	r3, [pc, #308]	@ (80047d0 <UART_SetConfig+0x56c>)
 800469a:	61fb      	str	r3, [r7, #28]
        break;
 800469c:	e00d      	b.n	80046ba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800469e:	f7fe ffb3 	bl	8003608 <HAL_RCC_GetSysClockFreq>
 80046a2:	61f8      	str	r0, [r7, #28]
        break;
 80046a4:	e009      	b.n	80046ba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046aa:	61fb      	str	r3, [r7, #28]
        break;
 80046ac:	e005      	b.n	80046ba <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80046ae:	2300      	movs	r3, #0
 80046b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80046b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d077      	beq.n	80047b0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	005a      	lsls	r2, r3, #1
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	085b      	lsrs	r3, r3, #1
 80046ca:	441a      	add	r2, r3
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	2b0f      	cmp	r3, #15
 80046da:	d916      	bls.n	800470a <UART_SetConfig+0x4a6>
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046e2:	d212      	bcs.n	800470a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80046e4:	69bb      	ldr	r3, [r7, #24]
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	f023 030f 	bic.w	r3, r3, #15
 80046ec:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	085b      	lsrs	r3, r3, #1
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	f003 0307 	and.w	r3, r3, #7
 80046f8:	b29a      	uxth	r2, r3
 80046fa:	8afb      	ldrh	r3, [r7, #22]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	8afa      	ldrh	r2, [r7, #22]
 8004706:	60da      	str	r2, [r3, #12]
 8004708:	e052      	b.n	80047b0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004710:	e04e      	b.n	80047b0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004712:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004716:	2b08      	cmp	r3, #8
 8004718:	d827      	bhi.n	800476a <UART_SetConfig+0x506>
 800471a:	a201      	add	r2, pc, #4	@ (adr r2, 8004720 <UART_SetConfig+0x4bc>)
 800471c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004720:	08004745 	.word	0x08004745
 8004724:	0800474d 	.word	0x0800474d
 8004728:	08004755 	.word	0x08004755
 800472c:	0800476b 	.word	0x0800476b
 8004730:	0800475b 	.word	0x0800475b
 8004734:	0800476b 	.word	0x0800476b
 8004738:	0800476b 	.word	0x0800476b
 800473c:	0800476b 	.word	0x0800476b
 8004740:	08004763 	.word	0x08004763
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004744:	f7fe fff8 	bl	8003738 <HAL_RCC_GetPCLK1Freq>
 8004748:	61f8      	str	r0, [r7, #28]
        break;
 800474a:	e014      	b.n	8004776 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800474c:	f7ff f80a 	bl	8003764 <HAL_RCC_GetPCLK2Freq>
 8004750:	61f8      	str	r0, [r7, #28]
        break;
 8004752:	e010      	b.n	8004776 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004754:	4b1e      	ldr	r3, [pc, #120]	@ (80047d0 <UART_SetConfig+0x56c>)
 8004756:	61fb      	str	r3, [r7, #28]
        break;
 8004758:	e00d      	b.n	8004776 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800475a:	f7fe ff55 	bl	8003608 <HAL_RCC_GetSysClockFreq>
 800475e:	61f8      	str	r0, [r7, #28]
        break;
 8004760:	e009      	b.n	8004776 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004762:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004766:	61fb      	str	r3, [r7, #28]
        break;
 8004768:	e005      	b.n	8004776 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800476a:	2300      	movs	r3, #0
 800476c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004774:	bf00      	nop
    }

    if (pclk != 0U)
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d019      	beq.n	80047b0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	085a      	lsrs	r2, r3, #1
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	441a      	add	r2, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	fbb2 f3f3 	udiv	r3, r2, r3
 800478e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	2b0f      	cmp	r3, #15
 8004794:	d909      	bls.n	80047aa <UART_SetConfig+0x546>
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800479c:	d205      	bcs.n	80047aa <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800479e:	69bb      	ldr	r3, [r7, #24]
 80047a0:	b29a      	uxth	r2, r3
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	60da      	str	r2, [r3, #12]
 80047a8:	e002      	b.n	80047b0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2200      	movs	r2, #0
 80047b4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80047bc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3728      	adds	r7, #40	@ 0x28
 80047c4:	46bd      	mov	sp, r7
 80047c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047ca:	bf00      	nop
 80047cc:	40008000 	.word	0x40008000
 80047d0:	00f42400 	.word	0x00f42400

080047d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b083      	sub	sp, #12
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e0:	f003 0308 	and.w	r3, r3, #8
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d00a      	beq.n	80047fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	430a      	orrs	r2, r1
 80047fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004802:	f003 0301 	and.w	r3, r3, #1
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00a      	beq.n	8004820 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	430a      	orrs	r2, r1
 800481e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004824:	f003 0302 	and.w	r3, r3, #2
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00a      	beq.n	8004842 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	430a      	orrs	r2, r1
 8004840:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004846:	f003 0304 	and.w	r3, r3, #4
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00a      	beq.n	8004864 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	430a      	orrs	r2, r1
 8004862:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004868:	f003 0310 	and.w	r3, r3, #16
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00a      	beq.n	8004886 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	430a      	orrs	r2, r1
 8004884:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488a:	f003 0320 	and.w	r3, r3, #32
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00a      	beq.n	80048a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	430a      	orrs	r2, r1
 80048a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d01a      	beq.n	80048ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	430a      	orrs	r2, r1
 80048c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048d2:	d10a      	bne.n	80048ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	430a      	orrs	r2, r1
 80048e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00a      	beq.n	800490c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	430a      	orrs	r2, r1
 800490a:	605a      	str	r2, [r3, #4]
  }
}
 800490c:	bf00      	nop
 800490e:	370c      	adds	r7, #12
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr

08004918 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b098      	sub	sp, #96	@ 0x60
 800491c:	af02      	add	r7, sp, #8
 800491e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004928:	f7fd f944 	bl	8001bb4 <HAL_GetTick>
 800492c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0308 	and.w	r3, r3, #8
 8004938:	2b08      	cmp	r3, #8
 800493a:	d12e      	bne.n	800499a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800493c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004940:	9300      	str	r3, [sp, #0]
 8004942:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004944:	2200      	movs	r2, #0
 8004946:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f000 f88c 	bl	8004a68 <UART_WaitOnFlagUntilTimeout>
 8004950:	4603      	mov	r3, r0
 8004952:	2b00      	cmp	r3, #0
 8004954:	d021      	beq.n	800499a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800495c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800495e:	e853 3f00 	ldrex	r3, [r3]
 8004962:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004966:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800496a:	653b      	str	r3, [r7, #80]	@ 0x50
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	461a      	mov	r2, r3
 8004972:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004974:	647b      	str	r3, [r7, #68]	@ 0x44
 8004976:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004978:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800497a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800497c:	e841 2300 	strex	r3, r2, [r1]
 8004980:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004982:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004984:	2b00      	cmp	r3, #0
 8004986:	d1e6      	bne.n	8004956 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2220      	movs	r2, #32
 800498c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2200      	movs	r2, #0
 8004992:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e062      	b.n	8004a60 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0304 	and.w	r3, r3, #4
 80049a4:	2b04      	cmp	r3, #4
 80049a6:	d149      	bne.n	8004a3c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80049ac:	9300      	str	r3, [sp, #0]
 80049ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049b0:	2200      	movs	r2, #0
 80049b2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f000 f856 	bl	8004a68 <UART_WaitOnFlagUntilTimeout>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d03c      	beq.n	8004a3c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ca:	e853 3f00 	ldrex	r3, [r3]
 80049ce:	623b      	str	r3, [r7, #32]
   return(result);
 80049d0:	6a3b      	ldr	r3, [r7, #32]
 80049d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80049d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	461a      	mov	r2, r3
 80049de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80049e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80049e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049e8:	e841 2300 	strex	r3, r2, [r1]
 80049ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80049ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d1e6      	bne.n	80049c2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	3308      	adds	r3, #8
 80049fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	e853 3f00 	ldrex	r3, [r3]
 8004a02:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f023 0301 	bic.w	r3, r3, #1
 8004a0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	3308      	adds	r3, #8
 8004a12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a14:	61fa      	str	r2, [r7, #28]
 8004a16:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a18:	69b9      	ldr	r1, [r7, #24]
 8004a1a:	69fa      	ldr	r2, [r7, #28]
 8004a1c:	e841 2300 	strex	r3, r2, [r1]
 8004a20:	617b      	str	r3, [r7, #20]
   return(result);
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d1e5      	bne.n	80049f4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2220      	movs	r2, #32
 8004a2c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e011      	b.n	8004a60 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2220      	movs	r2, #32
 8004a40:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2220      	movs	r2, #32
 8004a46:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004a5e:	2300      	movs	r3, #0
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3758      	adds	r7, #88	@ 0x58
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	603b      	str	r3, [r7, #0]
 8004a74:	4613      	mov	r3, r2
 8004a76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a78:	e04f      	b.n	8004b1a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a7a:	69bb      	ldr	r3, [r7, #24]
 8004a7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a80:	d04b      	beq.n	8004b1a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a82:	f7fd f897 	bl	8001bb4 <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	69ba      	ldr	r2, [r7, #24]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d302      	bcc.n	8004a98 <UART_WaitOnFlagUntilTimeout+0x30>
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d101      	bne.n	8004a9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	e04e      	b.n	8004b3a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0304 	and.w	r3, r3, #4
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d037      	beq.n	8004b1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	2b80      	cmp	r3, #128	@ 0x80
 8004aae:	d034      	beq.n	8004b1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	2b40      	cmp	r3, #64	@ 0x40
 8004ab4:	d031      	beq.n	8004b1a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	69db      	ldr	r3, [r3, #28]
 8004abc:	f003 0308 	and.w	r3, r3, #8
 8004ac0:	2b08      	cmp	r3, #8
 8004ac2:	d110      	bne.n	8004ae6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2208      	movs	r2, #8
 8004aca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004acc:	68f8      	ldr	r0, [r7, #12]
 8004ace:	f000 f838 	bl	8004b42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2208      	movs	r2, #8
 8004ad6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e029      	b.n	8004b3a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	69db      	ldr	r3, [r3, #28]
 8004aec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004af0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004af4:	d111      	bne.n	8004b1a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004afe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b00:	68f8      	ldr	r0, [r7, #12]
 8004b02:	f000 f81e 	bl	8004b42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2220      	movs	r2, #32
 8004b0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2200      	movs	r2, #0
 8004b12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e00f      	b.n	8004b3a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	69da      	ldr	r2, [r3, #28]
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	4013      	ands	r3, r2
 8004b24:	68ba      	ldr	r2, [r7, #8]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	bf0c      	ite	eq
 8004b2a:	2301      	moveq	r3, #1
 8004b2c:	2300      	movne	r3, #0
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	461a      	mov	r2, r3
 8004b32:	79fb      	ldrb	r3, [r7, #7]
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d0a0      	beq.n	8004a7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b38:	2300      	movs	r3, #0
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3710      	adds	r7, #16
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b42:	b480      	push	{r7}
 8004b44:	b095      	sub	sp, #84	@ 0x54
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b52:	e853 3f00 	ldrex	r3, [r3]
 8004b56:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b5a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	461a      	mov	r2, r3
 8004b66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b68:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b6a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b6c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004b6e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b70:	e841 2300 	strex	r3, r2, [r1]
 8004b74:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d1e6      	bne.n	8004b4a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	3308      	adds	r3, #8
 8004b82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b84:	6a3b      	ldr	r3, [r7, #32]
 8004b86:	e853 3f00 	ldrex	r3, [r3]
 8004b8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	f023 0301 	bic.w	r3, r3, #1
 8004b92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	3308      	adds	r3, #8
 8004b9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ba2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ba4:	e841 2300 	strex	r3, r2, [r1]
 8004ba8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d1e5      	bne.n	8004b7c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d118      	bne.n	8004bea <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	e853 3f00 	ldrex	r3, [r3]
 8004bc4:	60bb      	str	r3, [r7, #8]
   return(result);
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	f023 0310 	bic.w	r3, r3, #16
 8004bcc:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	461a      	mov	r2, r3
 8004bd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bd6:	61bb      	str	r3, [r7, #24]
 8004bd8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bda:	6979      	ldr	r1, [r7, #20]
 8004bdc:	69ba      	ldr	r2, [r7, #24]
 8004bde:	e841 2300 	strex	r3, r2, [r1]
 8004be2:	613b      	str	r3, [r7, #16]
   return(result);
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1e6      	bne.n	8004bb8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2220      	movs	r2, #32
 8004bee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004bfe:	bf00      	nop
 8004c00:	3754      	adds	r7, #84	@ 0x54
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr
	...

08004c0c <sniprintf>:
 8004c0c:	b40c      	push	{r2, r3}
 8004c0e:	b530      	push	{r4, r5, lr}
 8004c10:	4b18      	ldr	r3, [pc, #96]	@ (8004c74 <sniprintf+0x68>)
 8004c12:	1e0c      	subs	r4, r1, #0
 8004c14:	681d      	ldr	r5, [r3, #0]
 8004c16:	b09d      	sub	sp, #116	@ 0x74
 8004c18:	da08      	bge.n	8004c2c <sniprintf+0x20>
 8004c1a:	238b      	movs	r3, #139	@ 0x8b
 8004c1c:	602b      	str	r3, [r5, #0]
 8004c1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c22:	b01d      	add	sp, #116	@ 0x74
 8004c24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004c28:	b002      	add	sp, #8
 8004c2a:	4770      	bx	lr
 8004c2c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004c30:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004c34:	f04f 0300 	mov.w	r3, #0
 8004c38:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004c3a:	bf14      	ite	ne
 8004c3c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8004c40:	4623      	moveq	r3, r4
 8004c42:	9304      	str	r3, [sp, #16]
 8004c44:	9307      	str	r3, [sp, #28]
 8004c46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004c4a:	9002      	str	r0, [sp, #8]
 8004c4c:	9006      	str	r0, [sp, #24]
 8004c4e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004c52:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004c54:	ab21      	add	r3, sp, #132	@ 0x84
 8004c56:	a902      	add	r1, sp, #8
 8004c58:	4628      	mov	r0, r5
 8004c5a:	9301      	str	r3, [sp, #4]
 8004c5c:	f000 f8c4 	bl	8004de8 <_svfiprintf_r>
 8004c60:	1c43      	adds	r3, r0, #1
 8004c62:	bfbc      	itt	lt
 8004c64:	238b      	movlt	r3, #139	@ 0x8b
 8004c66:	602b      	strlt	r3, [r5, #0]
 8004c68:	2c00      	cmp	r4, #0
 8004c6a:	d0da      	beq.n	8004c22 <sniprintf+0x16>
 8004c6c:	9b02      	ldr	r3, [sp, #8]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	701a      	strb	r2, [r3, #0]
 8004c72:	e7d6      	b.n	8004c22 <sniprintf+0x16>
 8004c74:	20000170 	.word	0x20000170

08004c78 <memmove>:
 8004c78:	4288      	cmp	r0, r1
 8004c7a:	b510      	push	{r4, lr}
 8004c7c:	eb01 0402 	add.w	r4, r1, r2
 8004c80:	d902      	bls.n	8004c88 <memmove+0x10>
 8004c82:	4284      	cmp	r4, r0
 8004c84:	4623      	mov	r3, r4
 8004c86:	d807      	bhi.n	8004c98 <memmove+0x20>
 8004c88:	1e43      	subs	r3, r0, #1
 8004c8a:	42a1      	cmp	r1, r4
 8004c8c:	d008      	beq.n	8004ca0 <memmove+0x28>
 8004c8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004c96:	e7f8      	b.n	8004c8a <memmove+0x12>
 8004c98:	4402      	add	r2, r0
 8004c9a:	4601      	mov	r1, r0
 8004c9c:	428a      	cmp	r2, r1
 8004c9e:	d100      	bne.n	8004ca2 <memmove+0x2a>
 8004ca0:	bd10      	pop	{r4, pc}
 8004ca2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004ca6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004caa:	e7f7      	b.n	8004c9c <memmove+0x24>

08004cac <memset>:
 8004cac:	4402      	add	r2, r0
 8004cae:	4603      	mov	r3, r0
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d100      	bne.n	8004cb6 <memset+0xa>
 8004cb4:	4770      	bx	lr
 8004cb6:	f803 1b01 	strb.w	r1, [r3], #1
 8004cba:	e7f9      	b.n	8004cb0 <memset+0x4>

08004cbc <__errno>:
 8004cbc:	4b01      	ldr	r3, [pc, #4]	@ (8004cc4 <__errno+0x8>)
 8004cbe:	6818      	ldr	r0, [r3, #0]
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop
 8004cc4:	20000170 	.word	0x20000170

08004cc8 <__libc_init_array>:
 8004cc8:	b570      	push	{r4, r5, r6, lr}
 8004cca:	4d0d      	ldr	r5, [pc, #52]	@ (8004d00 <__libc_init_array+0x38>)
 8004ccc:	4c0d      	ldr	r4, [pc, #52]	@ (8004d04 <__libc_init_array+0x3c>)
 8004cce:	1b64      	subs	r4, r4, r5
 8004cd0:	10a4      	asrs	r4, r4, #2
 8004cd2:	2600      	movs	r6, #0
 8004cd4:	42a6      	cmp	r6, r4
 8004cd6:	d109      	bne.n	8004cec <__libc_init_array+0x24>
 8004cd8:	4d0b      	ldr	r5, [pc, #44]	@ (8004d08 <__libc_init_array+0x40>)
 8004cda:	4c0c      	ldr	r4, [pc, #48]	@ (8004d0c <__libc_init_array+0x44>)
 8004cdc:	f000 fc4a 	bl	8005574 <_init>
 8004ce0:	1b64      	subs	r4, r4, r5
 8004ce2:	10a4      	asrs	r4, r4, #2
 8004ce4:	2600      	movs	r6, #0
 8004ce6:	42a6      	cmp	r6, r4
 8004ce8:	d105      	bne.n	8004cf6 <__libc_init_array+0x2e>
 8004cea:	bd70      	pop	{r4, r5, r6, pc}
 8004cec:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cf0:	4798      	blx	r3
 8004cf2:	3601      	adds	r6, #1
 8004cf4:	e7ee      	b.n	8004cd4 <__libc_init_array+0xc>
 8004cf6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cfa:	4798      	blx	r3
 8004cfc:	3601      	adds	r6, #1
 8004cfe:	e7f2      	b.n	8004ce6 <__libc_init_array+0x1e>
 8004d00:	08019f2c 	.word	0x08019f2c
 8004d04:	08019f2c 	.word	0x08019f2c
 8004d08:	08019f2c 	.word	0x08019f2c
 8004d0c:	08019f30 	.word	0x08019f30

08004d10 <__retarget_lock_acquire_recursive>:
 8004d10:	4770      	bx	lr

08004d12 <__retarget_lock_release_recursive>:
 8004d12:	4770      	bx	lr

08004d14 <memcpy>:
 8004d14:	440a      	add	r2, r1
 8004d16:	4291      	cmp	r1, r2
 8004d18:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004d1c:	d100      	bne.n	8004d20 <memcpy+0xc>
 8004d1e:	4770      	bx	lr
 8004d20:	b510      	push	{r4, lr}
 8004d22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d2a:	4291      	cmp	r1, r2
 8004d2c:	d1f9      	bne.n	8004d22 <memcpy+0xe>
 8004d2e:	bd10      	pop	{r4, pc}

08004d30 <__ssputs_r>:
 8004d30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d34:	688e      	ldr	r6, [r1, #8]
 8004d36:	461f      	mov	r7, r3
 8004d38:	42be      	cmp	r6, r7
 8004d3a:	680b      	ldr	r3, [r1, #0]
 8004d3c:	4682      	mov	sl, r0
 8004d3e:	460c      	mov	r4, r1
 8004d40:	4690      	mov	r8, r2
 8004d42:	d82d      	bhi.n	8004da0 <__ssputs_r+0x70>
 8004d44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004d48:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004d4c:	d026      	beq.n	8004d9c <__ssputs_r+0x6c>
 8004d4e:	6965      	ldr	r5, [r4, #20]
 8004d50:	6909      	ldr	r1, [r1, #16]
 8004d52:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004d56:	eba3 0901 	sub.w	r9, r3, r1
 8004d5a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004d5e:	1c7b      	adds	r3, r7, #1
 8004d60:	444b      	add	r3, r9
 8004d62:	106d      	asrs	r5, r5, #1
 8004d64:	429d      	cmp	r5, r3
 8004d66:	bf38      	it	cc
 8004d68:	461d      	movcc	r5, r3
 8004d6a:	0553      	lsls	r3, r2, #21
 8004d6c:	d527      	bpl.n	8004dbe <__ssputs_r+0x8e>
 8004d6e:	4629      	mov	r1, r5
 8004d70:	f000 f958 	bl	8005024 <_malloc_r>
 8004d74:	4606      	mov	r6, r0
 8004d76:	b360      	cbz	r0, 8004dd2 <__ssputs_r+0xa2>
 8004d78:	6921      	ldr	r1, [r4, #16]
 8004d7a:	464a      	mov	r2, r9
 8004d7c:	f7ff ffca 	bl	8004d14 <memcpy>
 8004d80:	89a3      	ldrh	r3, [r4, #12]
 8004d82:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004d86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d8a:	81a3      	strh	r3, [r4, #12]
 8004d8c:	6126      	str	r6, [r4, #16]
 8004d8e:	6165      	str	r5, [r4, #20]
 8004d90:	444e      	add	r6, r9
 8004d92:	eba5 0509 	sub.w	r5, r5, r9
 8004d96:	6026      	str	r6, [r4, #0]
 8004d98:	60a5      	str	r5, [r4, #8]
 8004d9a:	463e      	mov	r6, r7
 8004d9c:	42be      	cmp	r6, r7
 8004d9e:	d900      	bls.n	8004da2 <__ssputs_r+0x72>
 8004da0:	463e      	mov	r6, r7
 8004da2:	6820      	ldr	r0, [r4, #0]
 8004da4:	4632      	mov	r2, r6
 8004da6:	4641      	mov	r1, r8
 8004da8:	f7ff ff66 	bl	8004c78 <memmove>
 8004dac:	68a3      	ldr	r3, [r4, #8]
 8004dae:	1b9b      	subs	r3, r3, r6
 8004db0:	60a3      	str	r3, [r4, #8]
 8004db2:	6823      	ldr	r3, [r4, #0]
 8004db4:	4433      	add	r3, r6
 8004db6:	6023      	str	r3, [r4, #0]
 8004db8:	2000      	movs	r0, #0
 8004dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dbe:	462a      	mov	r2, r5
 8004dc0:	f000 fb48 	bl	8005454 <_realloc_r>
 8004dc4:	4606      	mov	r6, r0
 8004dc6:	2800      	cmp	r0, #0
 8004dc8:	d1e0      	bne.n	8004d8c <__ssputs_r+0x5c>
 8004dca:	6921      	ldr	r1, [r4, #16]
 8004dcc:	4650      	mov	r0, sl
 8004dce:	f000 fb7f 	bl	80054d0 <_free_r>
 8004dd2:	230c      	movs	r3, #12
 8004dd4:	f8ca 3000 	str.w	r3, [sl]
 8004dd8:	89a3      	ldrh	r3, [r4, #12]
 8004dda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004dde:	81a3      	strh	r3, [r4, #12]
 8004de0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004de4:	e7e9      	b.n	8004dba <__ssputs_r+0x8a>
	...

08004de8 <_svfiprintf_r>:
 8004de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dec:	4698      	mov	r8, r3
 8004dee:	898b      	ldrh	r3, [r1, #12]
 8004df0:	061b      	lsls	r3, r3, #24
 8004df2:	b09d      	sub	sp, #116	@ 0x74
 8004df4:	4607      	mov	r7, r0
 8004df6:	460d      	mov	r5, r1
 8004df8:	4614      	mov	r4, r2
 8004dfa:	d510      	bpl.n	8004e1e <_svfiprintf_r+0x36>
 8004dfc:	690b      	ldr	r3, [r1, #16]
 8004dfe:	b973      	cbnz	r3, 8004e1e <_svfiprintf_r+0x36>
 8004e00:	2140      	movs	r1, #64	@ 0x40
 8004e02:	f000 f90f 	bl	8005024 <_malloc_r>
 8004e06:	6028      	str	r0, [r5, #0]
 8004e08:	6128      	str	r0, [r5, #16]
 8004e0a:	b930      	cbnz	r0, 8004e1a <_svfiprintf_r+0x32>
 8004e0c:	230c      	movs	r3, #12
 8004e0e:	603b      	str	r3, [r7, #0]
 8004e10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004e14:	b01d      	add	sp, #116	@ 0x74
 8004e16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e1a:	2340      	movs	r3, #64	@ 0x40
 8004e1c:	616b      	str	r3, [r5, #20]
 8004e1e:	2300      	movs	r3, #0
 8004e20:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e22:	2320      	movs	r3, #32
 8004e24:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004e28:	f8cd 800c 	str.w	r8, [sp, #12]
 8004e2c:	2330      	movs	r3, #48	@ 0x30
 8004e2e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004fcc <_svfiprintf_r+0x1e4>
 8004e32:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004e36:	f04f 0901 	mov.w	r9, #1
 8004e3a:	4623      	mov	r3, r4
 8004e3c:	469a      	mov	sl, r3
 8004e3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e42:	b10a      	cbz	r2, 8004e48 <_svfiprintf_r+0x60>
 8004e44:	2a25      	cmp	r2, #37	@ 0x25
 8004e46:	d1f9      	bne.n	8004e3c <_svfiprintf_r+0x54>
 8004e48:	ebba 0b04 	subs.w	fp, sl, r4
 8004e4c:	d00b      	beq.n	8004e66 <_svfiprintf_r+0x7e>
 8004e4e:	465b      	mov	r3, fp
 8004e50:	4622      	mov	r2, r4
 8004e52:	4629      	mov	r1, r5
 8004e54:	4638      	mov	r0, r7
 8004e56:	f7ff ff6b 	bl	8004d30 <__ssputs_r>
 8004e5a:	3001      	adds	r0, #1
 8004e5c:	f000 80a7 	beq.w	8004fae <_svfiprintf_r+0x1c6>
 8004e60:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e62:	445a      	add	r2, fp
 8004e64:	9209      	str	r2, [sp, #36]	@ 0x24
 8004e66:	f89a 3000 	ldrb.w	r3, [sl]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	f000 809f 	beq.w	8004fae <_svfiprintf_r+0x1c6>
 8004e70:	2300      	movs	r3, #0
 8004e72:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004e76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e7a:	f10a 0a01 	add.w	sl, sl, #1
 8004e7e:	9304      	str	r3, [sp, #16]
 8004e80:	9307      	str	r3, [sp, #28]
 8004e82:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004e86:	931a      	str	r3, [sp, #104]	@ 0x68
 8004e88:	4654      	mov	r4, sl
 8004e8a:	2205      	movs	r2, #5
 8004e8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e90:	484e      	ldr	r0, [pc, #312]	@ (8004fcc <_svfiprintf_r+0x1e4>)
 8004e92:	f7fb f99d 	bl	80001d0 <memchr>
 8004e96:	9a04      	ldr	r2, [sp, #16]
 8004e98:	b9d8      	cbnz	r0, 8004ed2 <_svfiprintf_r+0xea>
 8004e9a:	06d0      	lsls	r0, r2, #27
 8004e9c:	bf44      	itt	mi
 8004e9e:	2320      	movmi	r3, #32
 8004ea0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004ea4:	0711      	lsls	r1, r2, #28
 8004ea6:	bf44      	itt	mi
 8004ea8:	232b      	movmi	r3, #43	@ 0x2b
 8004eaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004eae:	f89a 3000 	ldrb.w	r3, [sl]
 8004eb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004eb4:	d015      	beq.n	8004ee2 <_svfiprintf_r+0xfa>
 8004eb6:	9a07      	ldr	r2, [sp, #28]
 8004eb8:	4654      	mov	r4, sl
 8004eba:	2000      	movs	r0, #0
 8004ebc:	f04f 0c0a 	mov.w	ip, #10
 8004ec0:	4621      	mov	r1, r4
 8004ec2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ec6:	3b30      	subs	r3, #48	@ 0x30
 8004ec8:	2b09      	cmp	r3, #9
 8004eca:	d94b      	bls.n	8004f64 <_svfiprintf_r+0x17c>
 8004ecc:	b1b0      	cbz	r0, 8004efc <_svfiprintf_r+0x114>
 8004ece:	9207      	str	r2, [sp, #28]
 8004ed0:	e014      	b.n	8004efc <_svfiprintf_r+0x114>
 8004ed2:	eba0 0308 	sub.w	r3, r0, r8
 8004ed6:	fa09 f303 	lsl.w	r3, r9, r3
 8004eda:	4313      	orrs	r3, r2
 8004edc:	9304      	str	r3, [sp, #16]
 8004ede:	46a2      	mov	sl, r4
 8004ee0:	e7d2      	b.n	8004e88 <_svfiprintf_r+0xa0>
 8004ee2:	9b03      	ldr	r3, [sp, #12]
 8004ee4:	1d19      	adds	r1, r3, #4
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	9103      	str	r1, [sp, #12]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	bfbb      	ittet	lt
 8004eee:	425b      	neglt	r3, r3
 8004ef0:	f042 0202 	orrlt.w	r2, r2, #2
 8004ef4:	9307      	strge	r3, [sp, #28]
 8004ef6:	9307      	strlt	r3, [sp, #28]
 8004ef8:	bfb8      	it	lt
 8004efa:	9204      	strlt	r2, [sp, #16]
 8004efc:	7823      	ldrb	r3, [r4, #0]
 8004efe:	2b2e      	cmp	r3, #46	@ 0x2e
 8004f00:	d10a      	bne.n	8004f18 <_svfiprintf_r+0x130>
 8004f02:	7863      	ldrb	r3, [r4, #1]
 8004f04:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f06:	d132      	bne.n	8004f6e <_svfiprintf_r+0x186>
 8004f08:	9b03      	ldr	r3, [sp, #12]
 8004f0a:	1d1a      	adds	r2, r3, #4
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	9203      	str	r2, [sp, #12]
 8004f10:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004f14:	3402      	adds	r4, #2
 8004f16:	9305      	str	r3, [sp, #20]
 8004f18:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004fdc <_svfiprintf_r+0x1f4>
 8004f1c:	7821      	ldrb	r1, [r4, #0]
 8004f1e:	2203      	movs	r2, #3
 8004f20:	4650      	mov	r0, sl
 8004f22:	f7fb f955 	bl	80001d0 <memchr>
 8004f26:	b138      	cbz	r0, 8004f38 <_svfiprintf_r+0x150>
 8004f28:	9b04      	ldr	r3, [sp, #16]
 8004f2a:	eba0 000a 	sub.w	r0, r0, sl
 8004f2e:	2240      	movs	r2, #64	@ 0x40
 8004f30:	4082      	lsls	r2, r0
 8004f32:	4313      	orrs	r3, r2
 8004f34:	3401      	adds	r4, #1
 8004f36:	9304      	str	r3, [sp, #16]
 8004f38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f3c:	4824      	ldr	r0, [pc, #144]	@ (8004fd0 <_svfiprintf_r+0x1e8>)
 8004f3e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004f42:	2206      	movs	r2, #6
 8004f44:	f7fb f944 	bl	80001d0 <memchr>
 8004f48:	2800      	cmp	r0, #0
 8004f4a:	d036      	beq.n	8004fba <_svfiprintf_r+0x1d2>
 8004f4c:	4b21      	ldr	r3, [pc, #132]	@ (8004fd4 <_svfiprintf_r+0x1ec>)
 8004f4e:	bb1b      	cbnz	r3, 8004f98 <_svfiprintf_r+0x1b0>
 8004f50:	9b03      	ldr	r3, [sp, #12]
 8004f52:	3307      	adds	r3, #7
 8004f54:	f023 0307 	bic.w	r3, r3, #7
 8004f58:	3308      	adds	r3, #8
 8004f5a:	9303      	str	r3, [sp, #12]
 8004f5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f5e:	4433      	add	r3, r6
 8004f60:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f62:	e76a      	b.n	8004e3a <_svfiprintf_r+0x52>
 8004f64:	fb0c 3202 	mla	r2, ip, r2, r3
 8004f68:	460c      	mov	r4, r1
 8004f6a:	2001      	movs	r0, #1
 8004f6c:	e7a8      	b.n	8004ec0 <_svfiprintf_r+0xd8>
 8004f6e:	2300      	movs	r3, #0
 8004f70:	3401      	adds	r4, #1
 8004f72:	9305      	str	r3, [sp, #20]
 8004f74:	4619      	mov	r1, r3
 8004f76:	f04f 0c0a 	mov.w	ip, #10
 8004f7a:	4620      	mov	r0, r4
 8004f7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f80:	3a30      	subs	r2, #48	@ 0x30
 8004f82:	2a09      	cmp	r2, #9
 8004f84:	d903      	bls.n	8004f8e <_svfiprintf_r+0x1a6>
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d0c6      	beq.n	8004f18 <_svfiprintf_r+0x130>
 8004f8a:	9105      	str	r1, [sp, #20]
 8004f8c:	e7c4      	b.n	8004f18 <_svfiprintf_r+0x130>
 8004f8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f92:	4604      	mov	r4, r0
 8004f94:	2301      	movs	r3, #1
 8004f96:	e7f0      	b.n	8004f7a <_svfiprintf_r+0x192>
 8004f98:	ab03      	add	r3, sp, #12
 8004f9a:	9300      	str	r3, [sp, #0]
 8004f9c:	462a      	mov	r2, r5
 8004f9e:	4b0e      	ldr	r3, [pc, #56]	@ (8004fd8 <_svfiprintf_r+0x1f0>)
 8004fa0:	a904      	add	r1, sp, #16
 8004fa2:	4638      	mov	r0, r7
 8004fa4:	f3af 8000 	nop.w
 8004fa8:	1c42      	adds	r2, r0, #1
 8004faa:	4606      	mov	r6, r0
 8004fac:	d1d6      	bne.n	8004f5c <_svfiprintf_r+0x174>
 8004fae:	89ab      	ldrh	r3, [r5, #12]
 8004fb0:	065b      	lsls	r3, r3, #25
 8004fb2:	f53f af2d 	bmi.w	8004e10 <_svfiprintf_r+0x28>
 8004fb6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004fb8:	e72c      	b.n	8004e14 <_svfiprintf_r+0x2c>
 8004fba:	ab03      	add	r3, sp, #12
 8004fbc:	9300      	str	r3, [sp, #0]
 8004fbe:	462a      	mov	r2, r5
 8004fc0:	4b05      	ldr	r3, [pc, #20]	@ (8004fd8 <_svfiprintf_r+0x1f0>)
 8004fc2:	a904      	add	r1, sp, #16
 8004fc4:	4638      	mov	r0, r7
 8004fc6:	f000 f91b 	bl	8005200 <_printf_i>
 8004fca:	e7ed      	b.n	8004fa8 <_svfiprintf_r+0x1c0>
 8004fcc:	08019ef0 	.word	0x08019ef0
 8004fd0:	08019efa 	.word	0x08019efa
 8004fd4:	00000000 	.word	0x00000000
 8004fd8:	08004d31 	.word	0x08004d31
 8004fdc:	08019ef6 	.word	0x08019ef6

08004fe0 <sbrk_aligned>:
 8004fe0:	b570      	push	{r4, r5, r6, lr}
 8004fe2:	4e0f      	ldr	r6, [pc, #60]	@ (8005020 <sbrk_aligned+0x40>)
 8004fe4:	460c      	mov	r4, r1
 8004fe6:	6831      	ldr	r1, [r6, #0]
 8004fe8:	4605      	mov	r5, r0
 8004fea:	b911      	cbnz	r1, 8004ff2 <sbrk_aligned+0x12>
 8004fec:	f000 fa60 	bl	80054b0 <_sbrk_r>
 8004ff0:	6030      	str	r0, [r6, #0]
 8004ff2:	4621      	mov	r1, r4
 8004ff4:	4628      	mov	r0, r5
 8004ff6:	f000 fa5b 	bl	80054b0 <_sbrk_r>
 8004ffa:	1c43      	adds	r3, r0, #1
 8004ffc:	d103      	bne.n	8005006 <sbrk_aligned+0x26>
 8004ffe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005002:	4620      	mov	r0, r4
 8005004:	bd70      	pop	{r4, r5, r6, pc}
 8005006:	1cc4      	adds	r4, r0, #3
 8005008:	f024 0403 	bic.w	r4, r4, #3
 800500c:	42a0      	cmp	r0, r4
 800500e:	d0f8      	beq.n	8005002 <sbrk_aligned+0x22>
 8005010:	1a21      	subs	r1, r4, r0
 8005012:	4628      	mov	r0, r5
 8005014:	f000 fa4c 	bl	80054b0 <_sbrk_r>
 8005018:	3001      	adds	r0, #1
 800501a:	d1f2      	bne.n	8005002 <sbrk_aligned+0x22>
 800501c:	e7ef      	b.n	8004ffe <sbrk_aligned+0x1e>
 800501e:	bf00      	nop
 8005020:	20000828 	.word	0x20000828

08005024 <_malloc_r>:
 8005024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005028:	1ccd      	adds	r5, r1, #3
 800502a:	f025 0503 	bic.w	r5, r5, #3
 800502e:	3508      	adds	r5, #8
 8005030:	2d0c      	cmp	r5, #12
 8005032:	bf38      	it	cc
 8005034:	250c      	movcc	r5, #12
 8005036:	2d00      	cmp	r5, #0
 8005038:	4606      	mov	r6, r0
 800503a:	db01      	blt.n	8005040 <_malloc_r+0x1c>
 800503c:	42a9      	cmp	r1, r5
 800503e:	d904      	bls.n	800504a <_malloc_r+0x26>
 8005040:	230c      	movs	r3, #12
 8005042:	6033      	str	r3, [r6, #0]
 8005044:	2000      	movs	r0, #0
 8005046:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800504a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005120 <_malloc_r+0xfc>
 800504e:	f000 f9f5 	bl	800543c <__malloc_lock>
 8005052:	f8d8 3000 	ldr.w	r3, [r8]
 8005056:	461c      	mov	r4, r3
 8005058:	bb44      	cbnz	r4, 80050ac <_malloc_r+0x88>
 800505a:	4629      	mov	r1, r5
 800505c:	4630      	mov	r0, r6
 800505e:	f7ff ffbf 	bl	8004fe0 <sbrk_aligned>
 8005062:	1c43      	adds	r3, r0, #1
 8005064:	4604      	mov	r4, r0
 8005066:	d158      	bne.n	800511a <_malloc_r+0xf6>
 8005068:	f8d8 4000 	ldr.w	r4, [r8]
 800506c:	4627      	mov	r7, r4
 800506e:	2f00      	cmp	r7, #0
 8005070:	d143      	bne.n	80050fa <_malloc_r+0xd6>
 8005072:	2c00      	cmp	r4, #0
 8005074:	d04b      	beq.n	800510e <_malloc_r+0xea>
 8005076:	6823      	ldr	r3, [r4, #0]
 8005078:	4639      	mov	r1, r7
 800507a:	4630      	mov	r0, r6
 800507c:	eb04 0903 	add.w	r9, r4, r3
 8005080:	f000 fa16 	bl	80054b0 <_sbrk_r>
 8005084:	4581      	cmp	r9, r0
 8005086:	d142      	bne.n	800510e <_malloc_r+0xea>
 8005088:	6821      	ldr	r1, [r4, #0]
 800508a:	1a6d      	subs	r5, r5, r1
 800508c:	4629      	mov	r1, r5
 800508e:	4630      	mov	r0, r6
 8005090:	f7ff ffa6 	bl	8004fe0 <sbrk_aligned>
 8005094:	3001      	adds	r0, #1
 8005096:	d03a      	beq.n	800510e <_malloc_r+0xea>
 8005098:	6823      	ldr	r3, [r4, #0]
 800509a:	442b      	add	r3, r5
 800509c:	6023      	str	r3, [r4, #0]
 800509e:	f8d8 3000 	ldr.w	r3, [r8]
 80050a2:	685a      	ldr	r2, [r3, #4]
 80050a4:	bb62      	cbnz	r2, 8005100 <_malloc_r+0xdc>
 80050a6:	f8c8 7000 	str.w	r7, [r8]
 80050aa:	e00f      	b.n	80050cc <_malloc_r+0xa8>
 80050ac:	6822      	ldr	r2, [r4, #0]
 80050ae:	1b52      	subs	r2, r2, r5
 80050b0:	d420      	bmi.n	80050f4 <_malloc_r+0xd0>
 80050b2:	2a0b      	cmp	r2, #11
 80050b4:	d917      	bls.n	80050e6 <_malloc_r+0xc2>
 80050b6:	1961      	adds	r1, r4, r5
 80050b8:	42a3      	cmp	r3, r4
 80050ba:	6025      	str	r5, [r4, #0]
 80050bc:	bf18      	it	ne
 80050be:	6059      	strne	r1, [r3, #4]
 80050c0:	6863      	ldr	r3, [r4, #4]
 80050c2:	bf08      	it	eq
 80050c4:	f8c8 1000 	streq.w	r1, [r8]
 80050c8:	5162      	str	r2, [r4, r5]
 80050ca:	604b      	str	r3, [r1, #4]
 80050cc:	4630      	mov	r0, r6
 80050ce:	f000 f9bb 	bl	8005448 <__malloc_unlock>
 80050d2:	f104 000b 	add.w	r0, r4, #11
 80050d6:	1d23      	adds	r3, r4, #4
 80050d8:	f020 0007 	bic.w	r0, r0, #7
 80050dc:	1ac2      	subs	r2, r0, r3
 80050de:	bf1c      	itt	ne
 80050e0:	1a1b      	subne	r3, r3, r0
 80050e2:	50a3      	strne	r3, [r4, r2]
 80050e4:	e7af      	b.n	8005046 <_malloc_r+0x22>
 80050e6:	6862      	ldr	r2, [r4, #4]
 80050e8:	42a3      	cmp	r3, r4
 80050ea:	bf0c      	ite	eq
 80050ec:	f8c8 2000 	streq.w	r2, [r8]
 80050f0:	605a      	strne	r2, [r3, #4]
 80050f2:	e7eb      	b.n	80050cc <_malloc_r+0xa8>
 80050f4:	4623      	mov	r3, r4
 80050f6:	6864      	ldr	r4, [r4, #4]
 80050f8:	e7ae      	b.n	8005058 <_malloc_r+0x34>
 80050fa:	463c      	mov	r4, r7
 80050fc:	687f      	ldr	r7, [r7, #4]
 80050fe:	e7b6      	b.n	800506e <_malloc_r+0x4a>
 8005100:	461a      	mov	r2, r3
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	42a3      	cmp	r3, r4
 8005106:	d1fb      	bne.n	8005100 <_malloc_r+0xdc>
 8005108:	2300      	movs	r3, #0
 800510a:	6053      	str	r3, [r2, #4]
 800510c:	e7de      	b.n	80050cc <_malloc_r+0xa8>
 800510e:	230c      	movs	r3, #12
 8005110:	6033      	str	r3, [r6, #0]
 8005112:	4630      	mov	r0, r6
 8005114:	f000 f998 	bl	8005448 <__malloc_unlock>
 8005118:	e794      	b.n	8005044 <_malloc_r+0x20>
 800511a:	6005      	str	r5, [r0, #0]
 800511c:	e7d6      	b.n	80050cc <_malloc_r+0xa8>
 800511e:	bf00      	nop
 8005120:	2000082c 	.word	0x2000082c

08005124 <_printf_common>:
 8005124:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005128:	4616      	mov	r6, r2
 800512a:	4698      	mov	r8, r3
 800512c:	688a      	ldr	r2, [r1, #8]
 800512e:	690b      	ldr	r3, [r1, #16]
 8005130:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005134:	4293      	cmp	r3, r2
 8005136:	bfb8      	it	lt
 8005138:	4613      	movlt	r3, r2
 800513a:	6033      	str	r3, [r6, #0]
 800513c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005140:	4607      	mov	r7, r0
 8005142:	460c      	mov	r4, r1
 8005144:	b10a      	cbz	r2, 800514a <_printf_common+0x26>
 8005146:	3301      	adds	r3, #1
 8005148:	6033      	str	r3, [r6, #0]
 800514a:	6823      	ldr	r3, [r4, #0]
 800514c:	0699      	lsls	r1, r3, #26
 800514e:	bf42      	ittt	mi
 8005150:	6833      	ldrmi	r3, [r6, #0]
 8005152:	3302      	addmi	r3, #2
 8005154:	6033      	strmi	r3, [r6, #0]
 8005156:	6825      	ldr	r5, [r4, #0]
 8005158:	f015 0506 	ands.w	r5, r5, #6
 800515c:	d106      	bne.n	800516c <_printf_common+0x48>
 800515e:	f104 0a19 	add.w	sl, r4, #25
 8005162:	68e3      	ldr	r3, [r4, #12]
 8005164:	6832      	ldr	r2, [r6, #0]
 8005166:	1a9b      	subs	r3, r3, r2
 8005168:	42ab      	cmp	r3, r5
 800516a:	dc26      	bgt.n	80051ba <_printf_common+0x96>
 800516c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005170:	6822      	ldr	r2, [r4, #0]
 8005172:	3b00      	subs	r3, #0
 8005174:	bf18      	it	ne
 8005176:	2301      	movne	r3, #1
 8005178:	0692      	lsls	r2, r2, #26
 800517a:	d42b      	bmi.n	80051d4 <_printf_common+0xb0>
 800517c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005180:	4641      	mov	r1, r8
 8005182:	4638      	mov	r0, r7
 8005184:	47c8      	blx	r9
 8005186:	3001      	adds	r0, #1
 8005188:	d01e      	beq.n	80051c8 <_printf_common+0xa4>
 800518a:	6823      	ldr	r3, [r4, #0]
 800518c:	6922      	ldr	r2, [r4, #16]
 800518e:	f003 0306 	and.w	r3, r3, #6
 8005192:	2b04      	cmp	r3, #4
 8005194:	bf02      	ittt	eq
 8005196:	68e5      	ldreq	r5, [r4, #12]
 8005198:	6833      	ldreq	r3, [r6, #0]
 800519a:	1aed      	subeq	r5, r5, r3
 800519c:	68a3      	ldr	r3, [r4, #8]
 800519e:	bf0c      	ite	eq
 80051a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051a4:	2500      	movne	r5, #0
 80051a6:	4293      	cmp	r3, r2
 80051a8:	bfc4      	itt	gt
 80051aa:	1a9b      	subgt	r3, r3, r2
 80051ac:	18ed      	addgt	r5, r5, r3
 80051ae:	2600      	movs	r6, #0
 80051b0:	341a      	adds	r4, #26
 80051b2:	42b5      	cmp	r5, r6
 80051b4:	d11a      	bne.n	80051ec <_printf_common+0xc8>
 80051b6:	2000      	movs	r0, #0
 80051b8:	e008      	b.n	80051cc <_printf_common+0xa8>
 80051ba:	2301      	movs	r3, #1
 80051bc:	4652      	mov	r2, sl
 80051be:	4641      	mov	r1, r8
 80051c0:	4638      	mov	r0, r7
 80051c2:	47c8      	blx	r9
 80051c4:	3001      	adds	r0, #1
 80051c6:	d103      	bne.n	80051d0 <_printf_common+0xac>
 80051c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80051cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051d0:	3501      	adds	r5, #1
 80051d2:	e7c6      	b.n	8005162 <_printf_common+0x3e>
 80051d4:	18e1      	adds	r1, r4, r3
 80051d6:	1c5a      	adds	r2, r3, #1
 80051d8:	2030      	movs	r0, #48	@ 0x30
 80051da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80051de:	4422      	add	r2, r4
 80051e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80051e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80051e8:	3302      	adds	r3, #2
 80051ea:	e7c7      	b.n	800517c <_printf_common+0x58>
 80051ec:	2301      	movs	r3, #1
 80051ee:	4622      	mov	r2, r4
 80051f0:	4641      	mov	r1, r8
 80051f2:	4638      	mov	r0, r7
 80051f4:	47c8      	blx	r9
 80051f6:	3001      	adds	r0, #1
 80051f8:	d0e6      	beq.n	80051c8 <_printf_common+0xa4>
 80051fa:	3601      	adds	r6, #1
 80051fc:	e7d9      	b.n	80051b2 <_printf_common+0x8e>
	...

08005200 <_printf_i>:
 8005200:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005204:	7e0f      	ldrb	r7, [r1, #24]
 8005206:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005208:	2f78      	cmp	r7, #120	@ 0x78
 800520a:	4691      	mov	r9, r2
 800520c:	4680      	mov	r8, r0
 800520e:	460c      	mov	r4, r1
 8005210:	469a      	mov	sl, r3
 8005212:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005216:	d807      	bhi.n	8005228 <_printf_i+0x28>
 8005218:	2f62      	cmp	r7, #98	@ 0x62
 800521a:	d80a      	bhi.n	8005232 <_printf_i+0x32>
 800521c:	2f00      	cmp	r7, #0
 800521e:	f000 80d1 	beq.w	80053c4 <_printf_i+0x1c4>
 8005222:	2f58      	cmp	r7, #88	@ 0x58
 8005224:	f000 80b8 	beq.w	8005398 <_printf_i+0x198>
 8005228:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800522c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005230:	e03a      	b.n	80052a8 <_printf_i+0xa8>
 8005232:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005236:	2b15      	cmp	r3, #21
 8005238:	d8f6      	bhi.n	8005228 <_printf_i+0x28>
 800523a:	a101      	add	r1, pc, #4	@ (adr r1, 8005240 <_printf_i+0x40>)
 800523c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005240:	08005299 	.word	0x08005299
 8005244:	080052ad 	.word	0x080052ad
 8005248:	08005229 	.word	0x08005229
 800524c:	08005229 	.word	0x08005229
 8005250:	08005229 	.word	0x08005229
 8005254:	08005229 	.word	0x08005229
 8005258:	080052ad 	.word	0x080052ad
 800525c:	08005229 	.word	0x08005229
 8005260:	08005229 	.word	0x08005229
 8005264:	08005229 	.word	0x08005229
 8005268:	08005229 	.word	0x08005229
 800526c:	080053ab 	.word	0x080053ab
 8005270:	080052d7 	.word	0x080052d7
 8005274:	08005365 	.word	0x08005365
 8005278:	08005229 	.word	0x08005229
 800527c:	08005229 	.word	0x08005229
 8005280:	080053cd 	.word	0x080053cd
 8005284:	08005229 	.word	0x08005229
 8005288:	080052d7 	.word	0x080052d7
 800528c:	08005229 	.word	0x08005229
 8005290:	08005229 	.word	0x08005229
 8005294:	0800536d 	.word	0x0800536d
 8005298:	6833      	ldr	r3, [r6, #0]
 800529a:	1d1a      	adds	r2, r3, #4
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	6032      	str	r2, [r6, #0]
 80052a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80052a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80052a8:	2301      	movs	r3, #1
 80052aa:	e09c      	b.n	80053e6 <_printf_i+0x1e6>
 80052ac:	6833      	ldr	r3, [r6, #0]
 80052ae:	6820      	ldr	r0, [r4, #0]
 80052b0:	1d19      	adds	r1, r3, #4
 80052b2:	6031      	str	r1, [r6, #0]
 80052b4:	0606      	lsls	r6, r0, #24
 80052b6:	d501      	bpl.n	80052bc <_printf_i+0xbc>
 80052b8:	681d      	ldr	r5, [r3, #0]
 80052ba:	e003      	b.n	80052c4 <_printf_i+0xc4>
 80052bc:	0645      	lsls	r5, r0, #25
 80052be:	d5fb      	bpl.n	80052b8 <_printf_i+0xb8>
 80052c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80052c4:	2d00      	cmp	r5, #0
 80052c6:	da03      	bge.n	80052d0 <_printf_i+0xd0>
 80052c8:	232d      	movs	r3, #45	@ 0x2d
 80052ca:	426d      	negs	r5, r5
 80052cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052d0:	4858      	ldr	r0, [pc, #352]	@ (8005434 <_printf_i+0x234>)
 80052d2:	230a      	movs	r3, #10
 80052d4:	e011      	b.n	80052fa <_printf_i+0xfa>
 80052d6:	6821      	ldr	r1, [r4, #0]
 80052d8:	6833      	ldr	r3, [r6, #0]
 80052da:	0608      	lsls	r0, r1, #24
 80052dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80052e0:	d402      	bmi.n	80052e8 <_printf_i+0xe8>
 80052e2:	0649      	lsls	r1, r1, #25
 80052e4:	bf48      	it	mi
 80052e6:	b2ad      	uxthmi	r5, r5
 80052e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80052ea:	4852      	ldr	r0, [pc, #328]	@ (8005434 <_printf_i+0x234>)
 80052ec:	6033      	str	r3, [r6, #0]
 80052ee:	bf14      	ite	ne
 80052f0:	230a      	movne	r3, #10
 80052f2:	2308      	moveq	r3, #8
 80052f4:	2100      	movs	r1, #0
 80052f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80052fa:	6866      	ldr	r6, [r4, #4]
 80052fc:	60a6      	str	r6, [r4, #8]
 80052fe:	2e00      	cmp	r6, #0
 8005300:	db05      	blt.n	800530e <_printf_i+0x10e>
 8005302:	6821      	ldr	r1, [r4, #0]
 8005304:	432e      	orrs	r6, r5
 8005306:	f021 0104 	bic.w	r1, r1, #4
 800530a:	6021      	str	r1, [r4, #0]
 800530c:	d04b      	beq.n	80053a6 <_printf_i+0x1a6>
 800530e:	4616      	mov	r6, r2
 8005310:	fbb5 f1f3 	udiv	r1, r5, r3
 8005314:	fb03 5711 	mls	r7, r3, r1, r5
 8005318:	5dc7      	ldrb	r7, [r0, r7]
 800531a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800531e:	462f      	mov	r7, r5
 8005320:	42bb      	cmp	r3, r7
 8005322:	460d      	mov	r5, r1
 8005324:	d9f4      	bls.n	8005310 <_printf_i+0x110>
 8005326:	2b08      	cmp	r3, #8
 8005328:	d10b      	bne.n	8005342 <_printf_i+0x142>
 800532a:	6823      	ldr	r3, [r4, #0]
 800532c:	07df      	lsls	r7, r3, #31
 800532e:	d508      	bpl.n	8005342 <_printf_i+0x142>
 8005330:	6923      	ldr	r3, [r4, #16]
 8005332:	6861      	ldr	r1, [r4, #4]
 8005334:	4299      	cmp	r1, r3
 8005336:	bfde      	ittt	le
 8005338:	2330      	movle	r3, #48	@ 0x30
 800533a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800533e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005342:	1b92      	subs	r2, r2, r6
 8005344:	6122      	str	r2, [r4, #16]
 8005346:	f8cd a000 	str.w	sl, [sp]
 800534a:	464b      	mov	r3, r9
 800534c:	aa03      	add	r2, sp, #12
 800534e:	4621      	mov	r1, r4
 8005350:	4640      	mov	r0, r8
 8005352:	f7ff fee7 	bl	8005124 <_printf_common>
 8005356:	3001      	adds	r0, #1
 8005358:	d14a      	bne.n	80053f0 <_printf_i+0x1f0>
 800535a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800535e:	b004      	add	sp, #16
 8005360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005364:	6823      	ldr	r3, [r4, #0]
 8005366:	f043 0320 	orr.w	r3, r3, #32
 800536a:	6023      	str	r3, [r4, #0]
 800536c:	4832      	ldr	r0, [pc, #200]	@ (8005438 <_printf_i+0x238>)
 800536e:	2778      	movs	r7, #120	@ 0x78
 8005370:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005374:	6823      	ldr	r3, [r4, #0]
 8005376:	6831      	ldr	r1, [r6, #0]
 8005378:	061f      	lsls	r7, r3, #24
 800537a:	f851 5b04 	ldr.w	r5, [r1], #4
 800537e:	d402      	bmi.n	8005386 <_printf_i+0x186>
 8005380:	065f      	lsls	r7, r3, #25
 8005382:	bf48      	it	mi
 8005384:	b2ad      	uxthmi	r5, r5
 8005386:	6031      	str	r1, [r6, #0]
 8005388:	07d9      	lsls	r1, r3, #31
 800538a:	bf44      	itt	mi
 800538c:	f043 0320 	orrmi.w	r3, r3, #32
 8005390:	6023      	strmi	r3, [r4, #0]
 8005392:	b11d      	cbz	r5, 800539c <_printf_i+0x19c>
 8005394:	2310      	movs	r3, #16
 8005396:	e7ad      	b.n	80052f4 <_printf_i+0xf4>
 8005398:	4826      	ldr	r0, [pc, #152]	@ (8005434 <_printf_i+0x234>)
 800539a:	e7e9      	b.n	8005370 <_printf_i+0x170>
 800539c:	6823      	ldr	r3, [r4, #0]
 800539e:	f023 0320 	bic.w	r3, r3, #32
 80053a2:	6023      	str	r3, [r4, #0]
 80053a4:	e7f6      	b.n	8005394 <_printf_i+0x194>
 80053a6:	4616      	mov	r6, r2
 80053a8:	e7bd      	b.n	8005326 <_printf_i+0x126>
 80053aa:	6833      	ldr	r3, [r6, #0]
 80053ac:	6825      	ldr	r5, [r4, #0]
 80053ae:	6961      	ldr	r1, [r4, #20]
 80053b0:	1d18      	adds	r0, r3, #4
 80053b2:	6030      	str	r0, [r6, #0]
 80053b4:	062e      	lsls	r6, r5, #24
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	d501      	bpl.n	80053be <_printf_i+0x1be>
 80053ba:	6019      	str	r1, [r3, #0]
 80053bc:	e002      	b.n	80053c4 <_printf_i+0x1c4>
 80053be:	0668      	lsls	r0, r5, #25
 80053c0:	d5fb      	bpl.n	80053ba <_printf_i+0x1ba>
 80053c2:	8019      	strh	r1, [r3, #0]
 80053c4:	2300      	movs	r3, #0
 80053c6:	6123      	str	r3, [r4, #16]
 80053c8:	4616      	mov	r6, r2
 80053ca:	e7bc      	b.n	8005346 <_printf_i+0x146>
 80053cc:	6833      	ldr	r3, [r6, #0]
 80053ce:	1d1a      	adds	r2, r3, #4
 80053d0:	6032      	str	r2, [r6, #0]
 80053d2:	681e      	ldr	r6, [r3, #0]
 80053d4:	6862      	ldr	r2, [r4, #4]
 80053d6:	2100      	movs	r1, #0
 80053d8:	4630      	mov	r0, r6
 80053da:	f7fa fef9 	bl	80001d0 <memchr>
 80053de:	b108      	cbz	r0, 80053e4 <_printf_i+0x1e4>
 80053e0:	1b80      	subs	r0, r0, r6
 80053e2:	6060      	str	r0, [r4, #4]
 80053e4:	6863      	ldr	r3, [r4, #4]
 80053e6:	6123      	str	r3, [r4, #16]
 80053e8:	2300      	movs	r3, #0
 80053ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053ee:	e7aa      	b.n	8005346 <_printf_i+0x146>
 80053f0:	6923      	ldr	r3, [r4, #16]
 80053f2:	4632      	mov	r2, r6
 80053f4:	4649      	mov	r1, r9
 80053f6:	4640      	mov	r0, r8
 80053f8:	47d0      	blx	sl
 80053fa:	3001      	adds	r0, #1
 80053fc:	d0ad      	beq.n	800535a <_printf_i+0x15a>
 80053fe:	6823      	ldr	r3, [r4, #0]
 8005400:	079b      	lsls	r3, r3, #30
 8005402:	d413      	bmi.n	800542c <_printf_i+0x22c>
 8005404:	68e0      	ldr	r0, [r4, #12]
 8005406:	9b03      	ldr	r3, [sp, #12]
 8005408:	4298      	cmp	r0, r3
 800540a:	bfb8      	it	lt
 800540c:	4618      	movlt	r0, r3
 800540e:	e7a6      	b.n	800535e <_printf_i+0x15e>
 8005410:	2301      	movs	r3, #1
 8005412:	4632      	mov	r2, r6
 8005414:	4649      	mov	r1, r9
 8005416:	4640      	mov	r0, r8
 8005418:	47d0      	blx	sl
 800541a:	3001      	adds	r0, #1
 800541c:	d09d      	beq.n	800535a <_printf_i+0x15a>
 800541e:	3501      	adds	r5, #1
 8005420:	68e3      	ldr	r3, [r4, #12]
 8005422:	9903      	ldr	r1, [sp, #12]
 8005424:	1a5b      	subs	r3, r3, r1
 8005426:	42ab      	cmp	r3, r5
 8005428:	dcf2      	bgt.n	8005410 <_printf_i+0x210>
 800542a:	e7eb      	b.n	8005404 <_printf_i+0x204>
 800542c:	2500      	movs	r5, #0
 800542e:	f104 0619 	add.w	r6, r4, #25
 8005432:	e7f5      	b.n	8005420 <_printf_i+0x220>
 8005434:	08019f01 	.word	0x08019f01
 8005438:	08019f12 	.word	0x08019f12

0800543c <__malloc_lock>:
 800543c:	4801      	ldr	r0, [pc, #4]	@ (8005444 <__malloc_lock+0x8>)
 800543e:	f7ff bc67 	b.w	8004d10 <__retarget_lock_acquire_recursive>
 8005442:	bf00      	nop
 8005444:	20000824 	.word	0x20000824

08005448 <__malloc_unlock>:
 8005448:	4801      	ldr	r0, [pc, #4]	@ (8005450 <__malloc_unlock+0x8>)
 800544a:	f7ff bc62 	b.w	8004d12 <__retarget_lock_release_recursive>
 800544e:	bf00      	nop
 8005450:	20000824 	.word	0x20000824

08005454 <_realloc_r>:
 8005454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005458:	4607      	mov	r7, r0
 800545a:	4614      	mov	r4, r2
 800545c:	460d      	mov	r5, r1
 800545e:	b921      	cbnz	r1, 800546a <_realloc_r+0x16>
 8005460:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005464:	4611      	mov	r1, r2
 8005466:	f7ff bddd 	b.w	8005024 <_malloc_r>
 800546a:	b92a      	cbnz	r2, 8005478 <_realloc_r+0x24>
 800546c:	f000 f830 	bl	80054d0 <_free_r>
 8005470:	4625      	mov	r5, r4
 8005472:	4628      	mov	r0, r5
 8005474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005478:	f000 f874 	bl	8005564 <_malloc_usable_size_r>
 800547c:	4284      	cmp	r4, r0
 800547e:	4606      	mov	r6, r0
 8005480:	d802      	bhi.n	8005488 <_realloc_r+0x34>
 8005482:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005486:	d8f4      	bhi.n	8005472 <_realloc_r+0x1e>
 8005488:	4621      	mov	r1, r4
 800548a:	4638      	mov	r0, r7
 800548c:	f7ff fdca 	bl	8005024 <_malloc_r>
 8005490:	4680      	mov	r8, r0
 8005492:	b908      	cbnz	r0, 8005498 <_realloc_r+0x44>
 8005494:	4645      	mov	r5, r8
 8005496:	e7ec      	b.n	8005472 <_realloc_r+0x1e>
 8005498:	42b4      	cmp	r4, r6
 800549a:	4622      	mov	r2, r4
 800549c:	4629      	mov	r1, r5
 800549e:	bf28      	it	cs
 80054a0:	4632      	movcs	r2, r6
 80054a2:	f7ff fc37 	bl	8004d14 <memcpy>
 80054a6:	4629      	mov	r1, r5
 80054a8:	4638      	mov	r0, r7
 80054aa:	f000 f811 	bl	80054d0 <_free_r>
 80054ae:	e7f1      	b.n	8005494 <_realloc_r+0x40>

080054b0 <_sbrk_r>:
 80054b0:	b538      	push	{r3, r4, r5, lr}
 80054b2:	4d06      	ldr	r5, [pc, #24]	@ (80054cc <_sbrk_r+0x1c>)
 80054b4:	2300      	movs	r3, #0
 80054b6:	4604      	mov	r4, r0
 80054b8:	4608      	mov	r0, r1
 80054ba:	602b      	str	r3, [r5, #0]
 80054bc:	f7fb ff0e 	bl	80012dc <_sbrk>
 80054c0:	1c43      	adds	r3, r0, #1
 80054c2:	d102      	bne.n	80054ca <_sbrk_r+0x1a>
 80054c4:	682b      	ldr	r3, [r5, #0]
 80054c6:	b103      	cbz	r3, 80054ca <_sbrk_r+0x1a>
 80054c8:	6023      	str	r3, [r4, #0]
 80054ca:	bd38      	pop	{r3, r4, r5, pc}
 80054cc:	20000830 	.word	0x20000830

080054d0 <_free_r>:
 80054d0:	b538      	push	{r3, r4, r5, lr}
 80054d2:	4605      	mov	r5, r0
 80054d4:	2900      	cmp	r1, #0
 80054d6:	d041      	beq.n	800555c <_free_r+0x8c>
 80054d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054dc:	1f0c      	subs	r4, r1, #4
 80054de:	2b00      	cmp	r3, #0
 80054e0:	bfb8      	it	lt
 80054e2:	18e4      	addlt	r4, r4, r3
 80054e4:	f7ff ffaa 	bl	800543c <__malloc_lock>
 80054e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005560 <_free_r+0x90>)
 80054ea:	6813      	ldr	r3, [r2, #0]
 80054ec:	b933      	cbnz	r3, 80054fc <_free_r+0x2c>
 80054ee:	6063      	str	r3, [r4, #4]
 80054f0:	6014      	str	r4, [r2, #0]
 80054f2:	4628      	mov	r0, r5
 80054f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80054f8:	f7ff bfa6 	b.w	8005448 <__malloc_unlock>
 80054fc:	42a3      	cmp	r3, r4
 80054fe:	d908      	bls.n	8005512 <_free_r+0x42>
 8005500:	6820      	ldr	r0, [r4, #0]
 8005502:	1821      	adds	r1, r4, r0
 8005504:	428b      	cmp	r3, r1
 8005506:	bf01      	itttt	eq
 8005508:	6819      	ldreq	r1, [r3, #0]
 800550a:	685b      	ldreq	r3, [r3, #4]
 800550c:	1809      	addeq	r1, r1, r0
 800550e:	6021      	streq	r1, [r4, #0]
 8005510:	e7ed      	b.n	80054ee <_free_r+0x1e>
 8005512:	461a      	mov	r2, r3
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	b10b      	cbz	r3, 800551c <_free_r+0x4c>
 8005518:	42a3      	cmp	r3, r4
 800551a:	d9fa      	bls.n	8005512 <_free_r+0x42>
 800551c:	6811      	ldr	r1, [r2, #0]
 800551e:	1850      	adds	r0, r2, r1
 8005520:	42a0      	cmp	r0, r4
 8005522:	d10b      	bne.n	800553c <_free_r+0x6c>
 8005524:	6820      	ldr	r0, [r4, #0]
 8005526:	4401      	add	r1, r0
 8005528:	1850      	adds	r0, r2, r1
 800552a:	4283      	cmp	r3, r0
 800552c:	6011      	str	r1, [r2, #0]
 800552e:	d1e0      	bne.n	80054f2 <_free_r+0x22>
 8005530:	6818      	ldr	r0, [r3, #0]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	6053      	str	r3, [r2, #4]
 8005536:	4408      	add	r0, r1
 8005538:	6010      	str	r0, [r2, #0]
 800553a:	e7da      	b.n	80054f2 <_free_r+0x22>
 800553c:	d902      	bls.n	8005544 <_free_r+0x74>
 800553e:	230c      	movs	r3, #12
 8005540:	602b      	str	r3, [r5, #0]
 8005542:	e7d6      	b.n	80054f2 <_free_r+0x22>
 8005544:	6820      	ldr	r0, [r4, #0]
 8005546:	1821      	adds	r1, r4, r0
 8005548:	428b      	cmp	r3, r1
 800554a:	bf04      	itt	eq
 800554c:	6819      	ldreq	r1, [r3, #0]
 800554e:	685b      	ldreq	r3, [r3, #4]
 8005550:	6063      	str	r3, [r4, #4]
 8005552:	bf04      	itt	eq
 8005554:	1809      	addeq	r1, r1, r0
 8005556:	6021      	streq	r1, [r4, #0]
 8005558:	6054      	str	r4, [r2, #4]
 800555a:	e7ca      	b.n	80054f2 <_free_r+0x22>
 800555c:	bd38      	pop	{r3, r4, r5, pc}
 800555e:	bf00      	nop
 8005560:	2000082c 	.word	0x2000082c

08005564 <_malloc_usable_size_r>:
 8005564:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005568:	1f18      	subs	r0, r3, #4
 800556a:	2b00      	cmp	r3, #0
 800556c:	bfbc      	itt	lt
 800556e:	580b      	ldrlt	r3, [r1, r0]
 8005570:	18c0      	addlt	r0, r0, r3
 8005572:	4770      	bx	lr

08005574 <_init>:
 8005574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005576:	bf00      	nop
 8005578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800557a:	bc08      	pop	{r3}
 800557c:	469e      	mov	lr, r3
 800557e:	4770      	bx	lr

08005580 <_fini>:
 8005580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005582:	bf00      	nop
 8005584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005586:	bc08      	pop	{r3}
 8005588:	469e      	mov	lr, r3
 800558a:	4770      	bx	lr
