// Seed: 343739136
module module_0 (
    input tri1 id_0
);
  wire id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd30,
    parameter id_5 = 32'd78
) (
    input supply1 id_0
);
  logic _id_2, id_3;
  logic [7:0] id_4, _id_5;
  wire [id_2 : id_5] id_6;
  wire id_7;
  module_0 modCall_1 (id_0);
  parameter id_8 = 1;
  assign id_3 = id_0;
  parameter id_9 = id_8;
  assign id_4[id_2==id_5] = 1;
endmodule
module module_2 #(
    parameter id_12 = 32'd58,
    parameter id_3  = 32'd36
) (
    input uwire id_0
    , id_22,
    output tri1 id_1,
    output supply0 id_2,
    input supply1 _id_3,
    input wand id_4,
    input supply0 id_5,
    input wire id_6,
    input supply0 id_7,
    output supply0 id_8,
    output wor id_9,
    input supply0 id_10,
    input supply0 id_11,
    output wor _id_12,
    output supply0 id_13#(""),
    output tri id_14,
    input tri0 id_15,
    input wand id_16,
    output tri1 id_17,
    input tri0 id_18,
    input tri id_19,
    input tri id_20
);
  logic [id_12 : id_3] id_23;
  ;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
endmodule
