TRACE::2022-04-21.21:47:43::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:43::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:43::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:45::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:45::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:45::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-04-21.21:47:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-04-21.21:47:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-04-21.21:47:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2022-04-21.21:47:46::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-04-21.21:47:46::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-21.21:47:46::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-04-21.21:47:46::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-04-21.21:47:46::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:46::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:46::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:46::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:46::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:46::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:46::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:46::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:46::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:46::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:46::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:46::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:46::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-04-21.21:47:46::SCWPlatform::Generating the sources  .
TRACE::2022-04-21.21:47:46::SCWBDomain::Generating boot domain sources.
TRACE::2022-04-21.21:47:46::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-04-21.21:47:46::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:46::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:46::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:46::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:46::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:46::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:46::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-04-21.21:47:46::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:46::SCWMssOS::mss does not exists at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:46::SCWMssOS::Creating sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:46::SCWMssOS::Adding the swdes entry, created swdb /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:46::SCWMssOS::updating the scw layer changes to swdes at   /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:46::SCWMssOS::Writing mss at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:46::SCWMssOS::Completed writing the mss file at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-21.21:47:46::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-04-21.21:47:46::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-04-21.21:47:46::SCWBDomain::Completed writing the mss file at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-21.21:47:51::SCWPlatform::Generating sources Done.
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:51::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:51::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2022-04-21.21:47:51::SCWMssOS::Could not open the swdb for /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2022-04-21.21:47:51::SCWMssOS::Could not open the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2022-04-21.21:47:51::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-21.21:47:51::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-04-21.21:47:51::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.21:47:51::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:51::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:51::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:51::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:51::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:51::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:51::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:51::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:51::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:51::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58a5ff92e998da13ce2f009d83dff55b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:51::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:51::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:51::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:51::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:51::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:51::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:51::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:51::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:51::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58a5ff92e998da13ce2f009d83dff55b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-21.21:47:51::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-21.21:47:51::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-04-21.21:47:51::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:51::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:51::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:51::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:51::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::mss does not exists at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::Creating sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::Adding the swdes entry, created swdb /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::updating the scw layer changes to swdes at   /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::Writing mss at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::Completed writing the mss file at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-21.21:47:51::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-04-21.21:47:51::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:51::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:51::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:51::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:51::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:51::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:51::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:51::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:51::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:51::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:51::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:51::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:51::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:51::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:51::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:51::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:51::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:51::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:51::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58a5ff92e998da13ce2f009d83dff55b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:51::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:51::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:51::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::Completed writing the mss file at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-21.21:47:51::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2022-04-21.21:47:51::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-04-21.21:47:51::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-21.21:47:51::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-04-21.21:47:51::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-04-21.21:47:51::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-04-21.21:47:51::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-21.21:47:51::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-04-21.21:47:51::SCWSystem::Checking the domain standalone_domain
LOG::2022-04-21.21:47:51::SCWSystem::Not a boot domain 
LOG::2022-04-21.21:47:51::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-04-21.21:47:51::SCWDomain::Generating domain artifcats
TRACE::2022-04-21.21:47:51::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-21.21:47:51::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-04-21.21:47:51::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2022-04-21.21:47:51::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:51::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:51::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:51::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-04-21.21:47:51::SCWMssOS::Could not open the swdb for /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2022-04-21.21:47:51::SCWMssOS::Could not open the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2022-04-21.21:47:51::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-21.21:47:51::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.21:47:51::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.21:47:51::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::Completed writing the mss file at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-21.21:47:51::SCWMssOS::Mss edits present, copying mssfile into export location /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-21.21:47:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-21.21:47:51::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-04-21.21:47:51::SCWMssOS::skipping the bsp build ... 
TRACE::2022-04-21.21:47:51::SCWMssOS::Copying to export directory.
TRACE::2022-04-21.21:47:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-21.21:47:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-04-21.21:47:51::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-04-21.21:47:51::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-04-21.21:47:51::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-04-21.21:47:51::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-04-21.21:47:51::SCWPlatform::Started preparing the platform 
TRACE::2022-04-21.21:47:51::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-04-21.21:47:51::SCWSystem::dir created 
TRACE::2022-04-21.21:47:51::SCWSystem::Writing the bif 
TRACE::2022-04-21.21:47:51::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-21.21:47:52::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-21.21:47:52::SCWPlatform::Completed generating the platform
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58a5ff92e998da13ce2f009d83dff55b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2ef01b760ff0c0073c239ef79ac41668",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-21.21:47:52::SCWPlatform::updated the xpfm file.
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58a5ff92e998da13ce2f009d83dff55b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2ef01b760ff0c0073c239ef79ac41668",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58a5ff92e998da13ce2f009d83dff55b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2ef01b760ff0c0073c239ef79ac41668",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-04-21.21:47:52::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-04-21.21:47:52::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-21.21:47:52::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-04-21.21:47:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-04-21.21:47:52::SCWDomain::Generating domain artifcats
TRACE::2022-04-21.21:47:52::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-21.21:47:52::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-04-21.21:47:52::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2022-04-21.21:47:52::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::Completed writing the mss file at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-21.21:47:52::SCWMssOS::Mss edits present, copying mssfile into export location /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-21.21:47:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-21.21:47:52::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-04-21.21:47:52::SCWMssOS::skipping the bsp build ... 
TRACE::2022-04-21.21:47:52::SCWMssOS::Copying to export directory.
TRACE::2022-04-21.21:47:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-21.21:47:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-04-21.21:47:52::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-04-21.21:47:52::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-04-21.21:47:52::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-04-21.21:47:52::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-04-21.21:47:52::SCWPlatform::Started preparing the platform 
TRACE::2022-04-21.21:47:52::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-04-21.21:47:52::SCWSystem::dir created 
TRACE::2022-04-21.21:47:52::SCWSystem::Writing the bif 
TRACE::2022-04-21.21:47:52::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-21.21:47:52::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-21.21:47:52::SCWPlatform::Completed generating the platform
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:47:52::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:47:52::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:47:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:47:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:47:52::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:47:52::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:47:52::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58a5ff92e998da13ce2f009d83dff55b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2ef01b760ff0c0073c239ef79ac41668",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-21.21:47:52::SCWPlatform::updated the xpfm file.
LOG::2022-04-21.21:51:24::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-04-21.21:51:24::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-21.21:51:24::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-04-21.21:51:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-04-21.21:51:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-04-21.21:51:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-21.21:51:24::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-04-21.21:51:24::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:24::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:24::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:24::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:51:24::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:24::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:51:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:51:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:51:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:51:24::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:51:24::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:51:24::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:51:24::SCWBDomain::Completed writing the mss file at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-21.21:51:24::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-21.21:51:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-21.21:51:24::SCWBDomain::System Command Ran  cd  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl ; bash -c "make  " 
TRACE::2022-04-21.21:51:24::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2022-04-21.21:51:24::SCWBDomain::make[1]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.21:51:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.21:51:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.21:51:24::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.21:51:24::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.21:51:24::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.21:51:24::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-04-21.21:51:24::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-04-21.21:51:24::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[3]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[3]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.21:51:24::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.21:51:24::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.21:51:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.21:51:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-04-21.21:51:24::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-04-21.21:51:24::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.21:51:24::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.21:51:24::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.21:51:24::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.21:51:24::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.21:51:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.21:51:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.21:51:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.21:51:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.21:51:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.21:51:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.21:51:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.21:51:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.21:51:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.21:51:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.21:51:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.21:51:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.21:51:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.21:51:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.21:51:24::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.21:51:24::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/gpio_v4_5/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/gpio_v4_5/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.21:51:24::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.21:51:24::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-21.21:51:24::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-21.21:51:24::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:24::SCWBDomain::texa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2022-04-21.21:51:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.21:51:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.21:51:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:24::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:24::SCWBDomain::rtexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-04-21.21:51:24::SCWBDomain::Compiling XilFFs Library

TRACE::2022-04-21.21:51:26::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:26::SCWBDomain::texa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-04-21.21:51:26::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.21:51:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.21:51:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.21:51:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:26::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:26::SCWBDomain::rtexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-04-21.21:51:26::SCWBDomain::Compiling ddrps

TRACE::2022-04-21.21:51:26::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:26::SCWBDomain::texa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-04-21.21:51:26::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.21:51:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-04-21.21:51:26::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-04-21.21:51:26::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:26::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:26::SCWBDomain::rtexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-04-21.21:51:26::SCWBDomain::Compiling cpu_cortexa9

TRACE::2022-04-21.21:51:26::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:26::SCWBDomain::texa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-04-21.21:51:26::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.21:51:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.21:51:26::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.21:51:26::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:26::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:26::SCWBDomain::rtexa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-04-21.21:51:26::SCWBDomain::Compiling standalone

TRACE::2022-04-21.21:51:28::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:28::SCWBDomain::texa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-04-21.21:51:28::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.21:51:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.21:51:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.21:51:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:28::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:28::SCWBDomain::rtexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-04-21.21:51:28::SCWBDomain::Compiling dmaps

TRACE::2022-04-21.21:51:29::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:29::SCWBDomain::texa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-04-21.21:51:29::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2022-04-21.21:51:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.21:51:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.21:51:29::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:29::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:29::SCWBDomain::rtexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-04-21.21:51:29::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:29::SCWBDomain::texa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-04-21.21:51:29::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.21:51:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.21:51:29::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.21:51:29::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:29::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:29::SCWBDomain::rtexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-04-21.21:51:29::SCWBDomain::Compiling coresightps_dcc

TRACE::2022-04-21.21:51:29::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:29::SCWBDomain::texa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-04-21.21:51:29::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.21:51:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.21:51:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.21:51:29::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:29::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:29::SCWBDomain::rtexa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-04-21.21:51:29::SCWBDomain::Compiling sdps

TRACE::2022-04-21.21:51:30::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:30::SCWBDomain::texa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-04-21.21:51:30::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.21:51:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.21:51:30::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.21:51:30::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:30::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:30::SCWBDomain::rtexa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-04-21.21:51:30::SCWBDomain::Compiling emacps

TRACE::2022-04-21.21:51:31::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:31::SCWBDomain::texa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-04-21.21:51:31::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.21:51:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.21:51:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.21:51:31::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:31::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:31::SCWBDomain::rtexa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-04-21.21:51:31::SCWBDomain::Compiling scugic

TRACE::2022-04-21.21:51:31::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:31::SCWBDomain::texa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-04-21.21:51:31::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.21:51:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.21:51:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.21:51:31::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:32::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:32::SCWBDomain::rtexa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-04-21.21:51:32::SCWBDomain::Compiling qspips

TRACE::2022-04-21.21:51:32::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:32::SCWBDomain::texa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-04-21.21:51:32::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.21:51:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.21:51:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.21:51:32::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:32::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:32::SCWBDomain::rtexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-04-21.21:51:32::SCWBDomain::Compiling xadcps

TRACE::2022-04-21.21:51:33::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:33::SCWBDomain::texa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-04-21.21:51:33::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.21:51:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.21:51:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.21:51:33::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:33::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:33::SCWBDomain::rtexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-04-21.21:51:33::SCWBDomain::Compiling gpiops

TRACE::2022-04-21.21:51:34::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:34::SCWBDomain::texa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-04-21.21:51:34::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.21:51:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.21:51:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.21:51:34::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:34::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:34::SCWBDomain::rtexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-04-21.21:51:34::SCWBDomain::Compiling devcfg

TRACE::2022-04-21.21:51:34::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:34::SCWBDomain::texa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-04-21.21:51:34::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.21:51:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.21:51:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.21:51:34::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:34::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:34::SCWBDomain::rtexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-04-21.21:51:34::SCWBDomain::Compiling scuwdt

TRACE::2022-04-21.21:51:34::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:34::SCWBDomain::texa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-04-21.21:51:34::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.21:51:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.21:51:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.21:51:34::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:34::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:34::SCWBDomain::rtexa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-04-21.21:51:34::SCWBDomain::Compiling uartps

TRACE::2022-04-21.21:51:35::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:35::SCWBDomain::texa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-04-21.21:51:35::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src

TRACE::2022-04-21.21:51:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.21:51:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.21:51:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:35::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:35::SCWBDomain::rtexa9_0/libsrc/gpio_v4_5/src'

TRACE::2022-04-21.21:51:35::SCWBDomain::Compiling gpio

TRACE::2022-04-21.21:51:35::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:35::SCWBDomain::texa9_0/libsrc/gpio_v4_5/src'

TRACE::2022-04-21.21:51:35::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.21:51:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.21:51:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.21:51:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:35::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:35::SCWBDomain::rtexa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-04-21.21:51:35::SCWBDomain::Compiling usbps

TRACE::2022-04-21.21:51:36::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:36::SCWBDomain::texa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-04-21.21:51:36::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.21:51:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.21:51:36::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.21:51:36::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:36::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.21:51:36::SCWBDomain::rtexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-04-21.21:51:36::SCWBDomain::Compiling scutimer

TRACE::2022-04-21.21:51:36::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.21:51:36::SCWBDomain::texa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-04-21.21:51:36::SCWBDomain::Finished building libraries

TRACE::2022-04-21.21:51:36::SCWBDomain::make[1]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-04-21.21:51:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-21.21:51:36::SCWBDomain::9_0/include -I.

TRACE::2022-04-21.21:51:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2022-04-21.21:51:36::SCWBDomain::_cortexa9_0/include -I.

TRACE::2022-04-21.21:51:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-21.21:51:36::SCWBDomain::9_0/include -I.

TRACE::2022-04-21.21:51:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-04-21.21:51:36::SCWBDomain::0/include -I.

TRACE::2022-04-21.21:51:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-21.21:51:36::SCWBDomain::9_0/include -I.

TRACE::2022-04-21.21:51:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2022-04-21.21:51:36::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2022-04-21.21:51:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-04-21.21:51:37::SCWBDomain::0/include -I.

TRACE::2022-04-21.21:51:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2022-04-21.21:51:37::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2022-04-21.21:51:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-04-21.21:51:37::SCWBDomain::0/include -I.

TRACE::2022-04-21.21:51:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-21.21:51:37::SCWBDomain::9_0/include -I.

TRACE::2022-04-21.21:51:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-21.21:51:37::SCWBDomain::include -I.

TRACE::2022-04-21.21:51:37::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2022-04-21.21:51:37::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-04-21.21:51:37::SCWBDomain::arm-none-eabi-gcc -o executable.elf  pcap.o  ps7_init.o  qspi.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  nor.o  nand
TRACE::2022-04-21.21:51:37::SCWBDomain::.o  sd.o  fsbl_handoff.o  -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-04-21.21:51:37::SCWBDomain::=hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lx
TRACE::2022-04-21.21:51:37::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-sectio
TRACE::2022-04-21.21:51:37::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-04-21.21:51:37::SCWSystem::Checking the domain standalone_domain
LOG::2022-04-21.21:51:37::SCWSystem::Not a boot domain 
LOG::2022-04-21.21:51:37::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-04-21.21:51:37::SCWDomain::Generating domain artifcats
TRACE::2022-04-21.21:51:37::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-21.21:51:37::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-04-21.21:51:37::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2022-04-21.21:51:37::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-21.21:51:37::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:37::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:37::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:37::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:51:37::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:37::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:51:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:51:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:51:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:51:37::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:51:37::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:51:37::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:51:37::SCWMssOS::Completed writing the mss file at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-21.21:51:37::SCWMssOS::Mss edits present, copying mssfile into export location /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:51:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-21.21:51:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-21.21:51:37::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-04-21.21:51:37::SCWMssOS::doing bsp build ... 
TRACE::2022-04-21.21:51:37::SCWMssOS::System Command Ran  cd  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.21:51:37::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.21:51:37::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.21:51:37::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.21:51:37::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-04-21.21:51:37::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-04-21.21:51:37::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.21:51:37::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.21:51:37::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-04-21.21:51:37::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-04-21.21:51:37::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.21:51:37::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.21:51:37::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.21:51:37::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.21:51:37::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.21:51:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.21:51:37::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.21:51:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.21:51:37::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.21:51:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.21:51:37::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.21:51:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.21:51:37::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.21:51:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.21:51:37::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.21:51:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.21:51:37::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.21:51:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.21:51:37::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.21:51:37::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.21:51:37::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.21:51:37::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.21:51:37::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-21.21:51:37::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-21.21:51:37::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.21:51:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.21:51:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Compiling ddrps

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-04-21.21:51:37::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-04-21.21:51:37::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Compiling cpu_cortexa9

TRACE::2022-04-21.21:51:37::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.21:51:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.21:51:37::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.21:51:37::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:37::SCWMssOS::Compiling standalone

TRACE::2022-04-21.21:51:40::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.21:51:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.21:51:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.21:51:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:40::SCWMssOS::Compiling dmaps

TRACE::2022-04-21.21:51:40::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.21:51:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.21:51:40::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.21:51:40::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:40::SCWMssOS::Compiling coresightps_dcc

TRACE::2022-04-21.21:51:40::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.21:51:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.21:51:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.21:51:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:40::SCWMssOS::Compiling sdps

TRACE::2022-04-21.21:51:41::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.21:51:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.21:51:41::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.21:51:41::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:41::SCWMssOS::Compiling emacps

TRACE::2022-04-21.21:51:42::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.21:51:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.21:51:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.21:51:42::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:42::SCWMssOS::Compiling scugic

TRACE::2022-04-21.21:51:43::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.21:51:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.21:51:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.21:51:43::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:43::SCWMssOS::Compiling qspips

TRACE::2022-04-21.21:51:43::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.21:51:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.21:51:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.21:51:43::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:43::SCWMssOS::Compiling xadcps

TRACE::2022-04-21.21:51:44::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.21:51:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.21:51:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.21:51:44::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:44::SCWMssOS::Compiling gpiops

TRACE::2022-04-21.21:51:45::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.21:51:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.21:51:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.21:51:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:45::SCWMssOS::Compiling devcfg

TRACE::2022-04-21.21:51:45::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.21:51:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.21:51:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.21:51:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:45::SCWMssOS::Compiling scuwdt

TRACE::2022-04-21.21:51:45::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.21:51:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.21:51:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.21:51:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:45::SCWMssOS::Compiling uartps

TRACE::2022-04-21.21:51:46::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src

TRACE::2022-04-21.21:51:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.21:51:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.21:51:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:46::SCWMssOS::Compiling gpio

TRACE::2022-04-21.21:51:46::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.21:51:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.21:51:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.21:51:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:46::SCWMssOS::Compiling usbps

TRACE::2022-04-21.21:51:47::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.21:51:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.21:51:47::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.21:51:47::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.21:51:47::SCWMssOS::Compiling scutimer

TRACE::2022-04-21.21:51:47::SCWMssOS::Finished building libraries

TRACE::2022-04-21.21:51:47::SCWMssOS::Copying to export directory.
TRACE::2022-04-21.21:51:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-21.21:51:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-04-21.21:51:47::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-04-21.21:51:47::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-04-21.21:51:47::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-04-21.21:51:47::SCWPlatform::Started preparing the platform 
TRACE::2022-04-21.21:51:47::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-04-21.21:51:47::SCWSystem::dir created 
TRACE::2022-04-21.21:51:47::SCWSystem::Writing the bif 
TRACE::2022-04-21.21:51:47::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-21.21:51:47::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-21.21:51:47::SCWPlatform::Completed generating the platform
TRACE::2022-04-21.21:51:47::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:51:47::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:51:47::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:51:47::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:51:47::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:51:47::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:51:47::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:51:47::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:51:47::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:51:47::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:51:47::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:51:47::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:51:47::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:51:47::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:51:47::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:51:47::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:51:47::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:51:47::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:51:47::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:51:47::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:51:47::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:51:47::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:51:47::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:51:47::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:51:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58a5ff92e998da13ce2f009d83dff55b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2ef01b760ff0c0073c239ef79ac41668",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-21.21:51:47::SCWPlatform::updated the xpfm file.
TRACE::2022-04-21.21:51:47::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:51:47::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:51:47::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:51:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-04-21.21:51:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-04-21.21:51:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:51:47::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:51:47::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:51:47::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:57:57::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:57:57::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:57:57::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:00::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:00::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:00::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-04-21.21:58:02::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-04-21.21:58:02::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-04-21.21:58:02::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-21.21:58:02::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-04-21.21:58:02::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:02::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:02::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:02::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:02::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:02::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-04-21.21:58:02::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-04-21.21:58:02::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.21:58:02::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:02::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:02::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:58:02::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:02::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:02::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:58:02::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2022-04-21.21:58:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-04-21.21:58:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:02::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:02::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:58:02::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWReader::No isolation master present  
TRACE::2022-04-21.21:58:02::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-21.21:58:02::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-04-21.21:58:02::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:02::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:02::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:02::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:58:02::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.21:58:02::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.21:58:02::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-04-21.21:58:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:02::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:02::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:58:02::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWReader::No isolation master present  
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:02::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:02::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:58:02::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:02::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:02::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:02::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:58:02::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:03::SCWMssOS::In reload Mss file.
TRACE::2022-04-21.21:58:03::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:03::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:03::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:03::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:03::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:03::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:03::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:03::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:03::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-04-21.21:58:03::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-04-21.21:58:03::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2022-04-21.21:58:03::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-21.21:58:03::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:03::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:03::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:03::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.21:58:03::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.21:58:03::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:03::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:03::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:03::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:03::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:03::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:03::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:03::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:03::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:03::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:58:03::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:03::SCWMssOS::Removing the swdes entry for  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:03::SCWMssOS::In reload Mss file.
TRACE::2022-04-21.21:58:03::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:03::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:03::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:03::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:03::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:03::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:03::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:03::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:03::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:58:03::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:03::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:03::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:03::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.21:58:03::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.21:58:03::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:03::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:03::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:03::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:03::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:03::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:03::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:03::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:03::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:03::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:58:03::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:03::SCWMssOS::Removing the swdes entry for  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:22::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:22::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:22::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:22::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:22::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:22::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:22::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:22::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:58:22::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:22::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:22::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:22::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.21:58:22::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.21:58:22::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:29::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:29::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:29::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:29::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:29::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:29::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:29::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:58:29::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:29::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:29::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:29::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:29::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:29::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:29::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:29::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:29::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:58:29::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:46::SCWMssOS::In reload Mss file.
TRACE::2022-04-21.21:58:46::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:46::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:46::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:46::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:46::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:46::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:46::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:46::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-04-21.21:58:46::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-04-21.21:58:46::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2022-04-21.21:58:46::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-21.21:58:46::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:46::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:46::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:46::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.21:58:46::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.21:58:46::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:46::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:46::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:46::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:46::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.21:58:46::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.21:58:46::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.21:58:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.21:58:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.21:58:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.21:58:46::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:46::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.21:58:46::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.21:58:46::SCWMssOS::Removing the swdes entry for  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2022-04-21.22:04:22::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-04-21.22:04:22::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-21.22:04:22::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-04-21.22:04:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-04-21.22:04:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-04-21.22:04:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-21.22:04:22::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-04-21.22:04:22::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:22::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:22::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:22::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:04:22::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:22::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:04:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.22:04:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.22:04:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:04:22::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:04:22::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:04:22::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:04:22::SCWBDomain::Completed writing the mss file at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-21.22:04:22::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-21.22:04:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-21.22:04:22::SCWBDomain::System Command Ran  cd  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl ; bash -c "make  " 
TRACE::2022-04-21.22:04:22::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2022-04-21.22:04:22::SCWSystem::Checking the domain standalone_domain
LOG::2022-04-21.22:04:22::SCWSystem::Not a boot domain 
LOG::2022-04-21.22:04:22::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-04-21.22:04:22::SCWDomain::Generating domain artifcats
TRACE::2022-04-21.22:04:22::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-21.22:04:22::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-04-21.22:04:22::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2022-04-21.22:04:22::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-21.22:04:22::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:22::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:22::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:22::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:04:22::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:22::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:04:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.22:04:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.22:04:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:04:22::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:04:22::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:04:22::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:04:22::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:04:22::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:04:22::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.22:04:22::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.22:04:23::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:04:23::SCWMssOS::Completed writing the mss file at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-21.22:04:23::SCWMssOS::Mss edits present, copying mssfile into export location /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:04:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-21.22:04:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-21.22:04:23::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-04-21.22:04:23::SCWMssOS::doing bsp build ... 
TRACE::2022-04-21.22:04:23::SCWMssOS::System Command Ran  cd  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:04:23::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:04:23::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.22:04:23::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.22:04:23::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-04-21.22:04:23::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-04-21.22:04:23::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:04:23::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:04:23::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-04-21.22:04:23::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-04-21.22:04:23::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:04:23::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:04:23::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.22:04:23::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.22:04:23::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:04:23::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:04:23::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:04:23::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:04:23::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:04:23::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:04:23::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:04:23::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:04:23::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:04:23::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:04:23::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:04:23::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:04:23::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:04:23::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:04:23::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:04:23::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:04:23::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:04:23::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:04:23::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-21.22:04:23::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-21.22:04:23::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:04:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:04:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Compiling ddrps

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-04-21.22:04:23::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-04-21.22:04:23::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Compiling cpu_cortexa9

TRACE::2022-04-21.22:04:23::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.22:04:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.22:04:23::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.22:04:23::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:23::SCWMssOS::Compiling standalone

TRACE::2022-04-21.22:04:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.22:04:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:04:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:04:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:25::SCWMssOS::Compiling dmaps

TRACE::2022-04-21.22:04:26::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.22:04:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.22:04:26::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.22:04:26::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:26::SCWMssOS::Compiling coresightps_dcc

TRACE::2022-04-21.22:04:26::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.22:04:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.22:04:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.22:04:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:26::SCWMssOS::Compiling sdps

TRACE::2022-04-21.22:04:27::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.22:04:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:04:27::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:04:27::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:27::SCWMssOS::Compiling emacps

TRACE::2022-04-21.22:04:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.22:04:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:04:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:04:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:28::SCWMssOS::Compiling scugic

TRACE::2022-04-21.22:04:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.22:04:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:04:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:04:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:28::SCWMssOS::Compiling qspips

TRACE::2022-04-21.22:04:29::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.22:04:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:04:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:04:29::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:29::SCWMssOS::Compiling xadcps

TRACE::2022-04-21.22:04:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.22:04:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:04:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:04:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:30::SCWMssOS::Compiling gpiops

TRACE::2022-04-21.22:04:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.22:04:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:04:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:04:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:30::SCWMssOS::Compiling devcfg

TRACE::2022-04-21.22:04:31::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.22:04:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:04:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:04:31::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:31::SCWMssOS::Compiling scuwdt

TRACE::2022-04-21.22:04:31::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.22:04:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:04:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:04:31::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:31::SCWMssOS::Compiling uartps

TRACE::2022-04-21.22:04:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src

TRACE::2022-04-21.22:04:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.22:04:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.22:04:32::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:32::SCWMssOS::Compiling gpio

TRACE::2022-04-21.22:04:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.22:04:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:04:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:04:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:32::SCWMssOS::Compiling usbps

TRACE::2022-04-21.22:04:33::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.22:04:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:04:33::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:04:33::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:04:33::SCWMssOS::Compiling scutimer

TRACE::2022-04-21.22:04:33::SCWMssOS::Finished building libraries

TRACE::2022-04-21.22:04:33::SCWMssOS::Copying to export directory.
TRACE::2022-04-21.22:04:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-21.22:04:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-04-21.22:04:33::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-04-21.22:04:33::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-04-21.22:04:33::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-04-21.22:04:33::SCWPlatform::Started preparing the platform 
TRACE::2022-04-21.22:04:33::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-04-21.22:04:33::SCWSystem::dir created 
TRACE::2022-04-21.22:04:33::SCWSystem::Writing the bif 
TRACE::2022-04-21.22:04:33::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-21.22:04:33::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-21.22:04:33::SCWPlatform::Completed generating the platform
TRACE::2022-04-21.22:04:33::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:33::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:33::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:33::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:04:33::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:04:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.22:04:33::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.22:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:04:33::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:04:33::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:04:33::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:04:33::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:33::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:33::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:33::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:04:33::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:04:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.22:04:33::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.22:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:04:33::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:04:33::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:04:33::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:04:33::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58a5ff92e998da13ce2f009d83dff55b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2ef01b760ff0c0073c239ef79ac41668",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-21.22:04:33::SCWPlatform::updated the xpfm file.
TRACE::2022-04-21.22:04:33::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:33::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:33::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:33::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:04:33::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:04:33::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:04:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-04-21.22:04:33::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-04-21.22:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:04:33::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:04:33::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:04:33::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:26:02::SCWPlatform::Clearing the existing platform
TRACE::2022-04-21.22:26:02::SCWSystem::Clearing the existing sysconfig
TRACE::2022-04-21.22:26:02::SCWBDomain::clearing the fsbl build
TRACE::2022-04-21.22:26:02::SCWMssOS::Removing the swdes entry for  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:02::SCWMssOS::Removing the swdes entry for  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:26:02::SCWSystem::Clearing the domains completed.
TRACE::2022-04-21.22:26:02::SCWPlatform::Clearing the opened hw db.
TRACE::2022-04-21.22:26:02::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:02::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:02::SCWPlatform:: Platform location is /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:02::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:02::SCWPlatform::Removing the HwDB with name /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:02::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:02::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:02::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:02::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:02::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:02::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-04-21.22:26:04::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-04-21.22:26:04::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-04-21.22:26:04::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-21.22:26:04::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-04-21.22:26:04::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:04::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:04::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:04::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:04::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:04::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-04-21.22:26:04::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-04-21.22:26:04::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.22:26:04::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:04::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:04::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:26:04::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:04::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:04::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:26:04::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2022-04-21.22:26:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-04-21.22:26:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:04::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:04::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:26:04::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWReader::No isolation master present  
TRACE::2022-04-21.22:26:04::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-21.22:26:04::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-04-21.22:26:04::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:04::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:04::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:04::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:26:04::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.22:26:04::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.22:26:04::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-04-21.22:26:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:04::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:04::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-04-21.22:26:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:04::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:26:04::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:26:04::SCWReader::No isolation master present  
TRACE::2022-04-21.22:26:08::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:08::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:08::SCWPlatform:: Platform location is /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/tempdsa
TRACE::2022-04-21.22:26:08::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:08::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:10::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-04-21.22:26:10::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:10::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-04-21.22:26:10::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-04-21.22:26:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:10::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:10::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-04-21.22:26:10::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-04-21.22:26:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:10::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:10::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:26:10::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:10::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/tempdsa
TRACE::2022-04-21.22:26:10::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:10::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2022-04-21.22:26:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:10::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-04-21.22:26:10::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:10::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-04-21.22:26:10::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-04-21.22:26:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:10::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:10::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2022-04-21.22:26:10::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2022-04-21.22:26:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:10::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:26:10::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:26:10::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:26:10::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/tempdsa
TRACE::2022-04-21.22:26:10::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:10::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2022-04-21.22:26:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:10::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-04-21.22:26:10::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-04-21.22:26:10::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:10::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-04-21.22:26:12::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2022-04-21.22:26:12::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:12::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:12::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:12::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:12::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-04-21.22:26:12::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-04-21.22:26:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:12::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:12::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:26:12::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:12::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:12::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:12::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:12::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:12::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-04-21.22:26:12::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-04-21.22:26:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:12::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:12::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:26:12::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:12::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:12::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:12::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:12::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:12::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:12::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-04-21.22:26:12::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-04-21.22:26:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:12::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:26:12::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:26:12::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:26:12::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58a5ff92e998da13ce2f009d83dff55b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2ef01b760ff0c0073c239ef79ac41668",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-21.22:26:34::SCWBDomain::System Command Ran  cd  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl ; bash -c "make  clean" 
TRACE::2022-04-21.22:26:34::SCWBDomain::rm -rf  pcap.o  ps7_init.o  qspi.o  nor.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  nand.o  sd.o  fsbl_handoff.o  zyn
TRACE::2022-04-21.22:26:34::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2022-04-21.22:26:34::SCWBDomain::System Command Ran  cd  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp ; bash -c "make  clean" 
TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2022-04-21.22:26:34::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2022-04-21.22:26:34::SCWMssOS::cleaning the bsp 
TRACE::2022-04-21.22:26:34::SCWMssOS::System Command Ran  cd  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2022-04-21.22:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2022-04-21.22:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2022-04-21.22:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2022-04-21.22:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2022-04-21.22:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2022-04-21.22:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2022-04-21.22:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2022-04-21.22:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2022-04-21.22:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2022-04-21.22:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2022-04-21.22:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2022-04-21.22:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2022-04-21.22:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2022-04-21.22:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2022-04-21.22:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2022-04-21.22:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2022-04-21.22:26:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2022-04-21.22:26:34::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2022-04-21.22:26:42::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-04-21.22:26:42::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-21.22:26:42::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-04-21.22:26:42::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-04-21.22:26:42::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-04-21.22:26:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-21.22:26:42::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-04-21.22:26:42::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:42::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:42::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:42::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:42::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-04-21.22:26:42::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-04-21.22:26:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:42::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:42::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:26:42::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:26:42::SCWBDomain::Completed writing the mss file at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-21.22:26:42::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-21.22:26:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-21.22:26:42::SCWBDomain::System Command Ran  cd  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl ; bash -c "make  " 
TRACE::2022-04-21.22:26:42::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2022-04-21.22:26:42::SCWBDomain::make[1]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:26:42::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:26:42::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:26:42::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:26:42::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.22:26:42::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.22:26:42::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-04-21.22:26:42::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-04-21.22:26:42::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[3]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[3]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:26:42::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:26:42::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:26:42::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:26:42::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-04-21.22:26:42::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-04-21.22:26:42::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:26:42::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:26:42::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.22:26:42::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.22:26:42::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:26:42::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:26:42::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:26:42::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:26:42::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:26:42::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:26:42::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:26:42::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:26:42::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:26:42::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:26:42::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:26:42::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:26:42::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:26:42::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:26:42::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:26:42::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:26:42::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/gpio_v4_5/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/gpio_v4_5/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:26:42::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:26:42::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-21.22:26:42::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-21.22:26:42::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:42::SCWBDomain::texa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2022-04-21.22:26:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:26:42::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:26:42::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:42::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:42::SCWBDomain::rtexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-04-21.22:26:42::SCWBDomain::Compiling XilFFs Library

TRACE::2022-04-21.22:26:44::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:44::SCWBDomain::texa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-04-21.22:26:44::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.22:26:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:26:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:26:44::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:44::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:44::SCWBDomain::rtexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-04-21.22:26:44::SCWBDomain::Compiling ddrps

TRACE::2022-04-21.22:26:44::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:44::SCWBDomain::texa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-04-21.22:26:44::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.22:26:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-04-21.22:26:44::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-04-21.22:26:44::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:44::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:44::SCWBDomain::rtexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-04-21.22:26:44::SCWBDomain::Compiling cpu_cortexa9

TRACE::2022-04-21.22:26:44::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:44::SCWBDomain::texa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-04-21.22:26:44::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.22:26:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.22:26:44::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.22:26:44::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:44::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:44::SCWBDomain::rtexa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-04-21.22:26:44::SCWBDomain::Compiling standalone

TRACE::2022-04-21.22:26:47::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:47::SCWBDomain::texa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-04-21.22:26:47::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.22:26:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:26:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:26:47::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:47::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:47::SCWBDomain::rtexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-04-21.22:26:47::SCWBDomain::Compiling dmaps

TRACE::2022-04-21.22:26:48::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:48::SCWBDomain::texa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-04-21.22:26:48::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2022-04-21.22:26:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:26:48::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:26:48::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:48::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:48::SCWBDomain::rtexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-04-21.22:26:48::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:48::SCWBDomain::texa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-04-21.22:26:48::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.22:26:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.22:26:48::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.22:26:48::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:48::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:48::SCWBDomain::rtexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-04-21.22:26:48::SCWBDomain::Compiling coresightps_dcc

TRACE::2022-04-21.22:26:48::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:48::SCWBDomain::texa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-04-21.22:26:48::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.22:26:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.22:26:48::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.22:26:48::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:48::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:48::SCWBDomain::rtexa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-04-21.22:26:48::SCWBDomain::Compiling sdps

TRACE::2022-04-21.22:26:49::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:49::SCWBDomain::texa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-04-21.22:26:49::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.22:26:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:26:49::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:26:49::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:49::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:49::SCWBDomain::rtexa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-04-21.22:26:49::SCWBDomain::Compiling emacps

TRACE::2022-04-21.22:26:50::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:50::SCWBDomain::texa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-04-21.22:26:50::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.22:26:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:26:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:26:50::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:50::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:50::SCWBDomain::rtexa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-04-21.22:26:50::SCWBDomain::Compiling scugic

TRACE::2022-04-21.22:26:51::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:51::SCWBDomain::texa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-04-21.22:26:51::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.22:26:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:26:51::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:26:51::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:51::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:51::SCWBDomain::rtexa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-04-21.22:26:51::SCWBDomain::Compiling qspips

TRACE::2022-04-21.22:26:52::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:52::SCWBDomain::texa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-04-21.22:26:52::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.22:26:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:26:52::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:26:52::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:52::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:52::SCWBDomain::rtexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-04-21.22:26:52::SCWBDomain::Compiling xadcps

TRACE::2022-04-21.22:26:52::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:52::SCWBDomain::texa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-04-21.22:26:52::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.22:26:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:26:52::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:26:52::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:52::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:52::SCWBDomain::rtexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-04-21.22:26:52::SCWBDomain::Compiling gpiops

TRACE::2022-04-21.22:26:53::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:53::SCWBDomain::texa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-04-21.22:26:53::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.22:26:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:26:53::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:26:53::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:53::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:53::SCWBDomain::rtexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-04-21.22:26:53::SCWBDomain::Compiling devcfg

TRACE::2022-04-21.22:26:54::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:54::SCWBDomain::texa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-04-21.22:26:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.22:26:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:26:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:26:54::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:54::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:54::SCWBDomain::rtexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-04-21.22:26:54::SCWBDomain::Compiling scuwdt

TRACE::2022-04-21.22:26:54::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:54::SCWBDomain::texa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-04-21.22:26:54::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.22:26:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:26:54::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:26:54::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:54::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:54::SCWBDomain::rtexa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-04-21.22:26:54::SCWBDomain::Compiling uartps

TRACE::2022-04-21.22:26:55::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:55::SCWBDomain::texa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-04-21.22:26:55::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src

TRACE::2022-04-21.22:26:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.22:26:55::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.22:26:55::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:55::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:55::SCWBDomain::rtexa9_0/libsrc/gpio_v4_5/src'

TRACE::2022-04-21.22:26:55::SCWBDomain::Compiling gpio

TRACE::2022-04-21.22:26:55::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:55::SCWBDomain::texa9_0/libsrc/gpio_v4_5/src'

TRACE::2022-04-21.22:26:55::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.22:26:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:26:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:26:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:55::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:55::SCWBDomain::rtexa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-04-21.22:26:55::SCWBDomain::Compiling usbps

TRACE::2022-04-21.22:26:56::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:56::SCWBDomain::texa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-04-21.22:26:56::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.22:26:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:26:56::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:26:56::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:56::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:26:56::SCWBDomain::rtexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-04-21.22:26:56::SCWBDomain::Compiling scutimer

TRACE::2022-04-21.22:26:56::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:26:56::SCWBDomain::texa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-04-21.22:26:56::SCWBDomain::Finished building libraries

TRACE::2022-04-21.22:26:56::SCWBDomain::make[1]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-04-21.22:26:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-21.22:26:56::SCWBDomain::9_0/include -I.

TRACE::2022-04-21.22:26:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2022-04-21.22:26:56::SCWBDomain::_cortexa9_0/include -I.

TRACE::2022-04-21.22:26:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-21.22:26:56::SCWBDomain::9_0/include -I.

TRACE::2022-04-21.22:26:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-04-21.22:26:56::SCWBDomain::0/include -I.

TRACE::2022-04-21.22:26:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-04-21.22:26:56::SCWBDomain::0/include -I.

TRACE::2022-04-21.22:26:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-21.22:26:56::SCWBDomain::9_0/include -I.

TRACE::2022-04-21.22:26:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2022-04-21.22:26:57::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2022-04-21.22:26:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-04-21.22:26:57::SCWBDomain::0/include -I.

TRACE::2022-04-21.22:26:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2022-04-21.22:26:57::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2022-04-21.22:26:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-21.22:26:57::SCWBDomain::9_0/include -I.

TRACE::2022-04-21.22:26:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-21.22:26:57::SCWBDomain::include -I.

TRACE::2022-04-21.22:26:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2022-04-21.22:26:57::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-04-21.22:26:57::SCWBDomain::arm-none-eabi-gcc -o executable.elf  pcap.o  ps7_init.o  qspi.o  nor.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  nand
TRACE::2022-04-21.22:26:57::SCWBDomain::.o  sd.o  fsbl_handoff.o  -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-04-21.22:26:57::SCWBDomain::=hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lx
TRACE::2022-04-21.22:26:57::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-sectio
TRACE::2022-04-21.22:26:57::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-04-21.22:26:57::SCWSystem::Checking the domain standalone_domain
LOG::2022-04-21.22:26:57::SCWSystem::Not a boot domain 
LOG::2022-04-21.22:26:57::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-04-21.22:26:57::SCWDomain::Generating domain artifcats
TRACE::2022-04-21.22:26:57::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-21.22:26:57::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-04-21.22:26:57::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2022-04-21.22:26:57::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-21.22:26:57::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:57::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:57::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:57::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:26:57::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:26:57::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:26:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-04-21.22:26:57::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-04-21.22:26:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:26:57::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:26:57::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:26:57::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:26:57::SCWMssOS::Completed writing the mss file at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-21.22:26:57::SCWMssOS::Mss edits present, copying mssfile into export location /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:26:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-21.22:26:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-21.22:26:57::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-04-21.22:26:57::SCWMssOS::doing bsp build ... 
TRACE::2022-04-21.22:26:57::SCWMssOS::System Command Ran  cd  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:26:57::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:26:57::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.22:26:57::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.22:26:57::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-04-21.22:26:57::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-04-21.22:26:57::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:26:57::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:26:57::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-04-21.22:26:57::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-04-21.22:26:57::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:26:57::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:26:57::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.22:26:57::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.22:26:57::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:26:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:26:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:26:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:26:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:26:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:26:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:26:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:26:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:26:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:26:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:26:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:26:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:26:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:26:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:26:57::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:26:57::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:26:57::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:26:57::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-21.22:26:57::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-21.22:26:57::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:26:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:26:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Compiling ddrps

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-04-21.22:26:57::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-04-21.22:26:57::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Compiling cpu_cortexa9

TRACE::2022-04-21.22:26:57::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.22:26:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.22:26:57::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.22:26:57::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:57::SCWMssOS::Compiling standalone

TRACE::2022-04-21.22:26:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.22:26:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:26:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:26:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:26:59::SCWMssOS::Compiling dmaps

TRACE::2022-04-21.22:27:00::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.22:27:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.22:27:00::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.22:27:00::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:27:00::SCWMssOS::Compiling coresightps_dcc

TRACE::2022-04-21.22:27:00::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.22:27:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.22:27:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.22:27:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:27:00::SCWMssOS::Compiling sdps

TRACE::2022-04-21.22:27:01::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.22:27:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:27:01::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:27:01::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:27:01::SCWMssOS::Compiling emacps

TRACE::2022-04-21.22:27:02::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.22:27:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:27:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:27:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:27:02::SCWMssOS::Compiling scugic

TRACE::2022-04-21.22:27:03::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.22:27:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:27:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:27:03::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:27:03::SCWMssOS::Compiling qspips

TRACE::2022-04-21.22:27:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.22:27:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:27:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:27:04::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:27:04::SCWMssOS::Compiling xadcps

TRACE::2022-04-21.22:27:05::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.22:27:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:27:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:27:05::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:27:05::SCWMssOS::Compiling gpiops

TRACE::2022-04-21.22:27:06::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.22:27:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:27:06::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:27:06::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:27:06::SCWMssOS::Compiling devcfg

TRACE::2022-04-21.22:27:07::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.22:27:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:27:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:27:07::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:27:07::SCWMssOS::Compiling scuwdt

TRACE::2022-04-21.22:27:07::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.22:27:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:27:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:27:07::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:27:07::SCWMssOS::Compiling uartps

TRACE::2022-04-21.22:27:08::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src

TRACE::2022-04-21.22:27:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.22:27:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.22:27:08::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:27:08::SCWMssOS::Compiling gpio

TRACE::2022-04-21.22:27:08::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.22:27:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:27:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:27:08::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:27:08::SCWMssOS::Compiling usbps

TRACE::2022-04-21.22:27:09::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.22:27:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:27:09::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:27:09::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:27:09::SCWMssOS::Compiling scutimer

TRACE::2022-04-21.22:27:10::SCWMssOS::Finished building libraries

TRACE::2022-04-21.22:27:10::SCWMssOS::Copying to export directory.
TRACE::2022-04-21.22:27:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-21.22:27:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-04-21.22:27:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-04-21.22:27:10::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-04-21.22:27:10::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-04-21.22:27:10::SCWPlatform::Started preparing the platform 
TRACE::2022-04-21.22:27:10::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-04-21.22:27:10::SCWSystem::dir created 
TRACE::2022-04-21.22:27:10::SCWSystem::Writing the bif 
TRACE::2022-04-21.22:27:10::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-21.22:27:10::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-21.22:27:10::SCWPlatform::Completed generating the platform
TRACE::2022-04-21.22:27:10::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:27:10::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:27:10::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:27:10::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:27:10::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:27:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:27:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-04-21.22:27:10::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-04-21.22:27:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:27:10::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:27:10::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:27:10::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:27:10::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:27:10::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:27:10::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:27:10::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:27:10::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:27:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:27:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-04-21.22:27:10::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-04-21.22:27:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:27:10::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:27:10::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:27:10::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:27:10::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58a5ff92e998da13ce2f009d83dff55b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2ef01b760ff0c0073c239ef79ac41668",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-21.22:27:10::SCWPlatform::updated the xpfm file.
TRACE::2022-04-21.22:27:10::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:27:10::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:27:10::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:27:10::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:27:10::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:27:10::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:27:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-04-21.22:27:10::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-04-21.22:27:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:27:10::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:27:10::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:27:10::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:34:00::SCWBDomain::System Command Ran  cd  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl ; bash -c "make  clean" 
TRACE::2022-04-21.22:34:00::SCWBDomain::rm -rf  pcap.o  ps7_init.o  qspi.o  nor.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  nand.o  sd.o  fsbl_handoff.o  zyn
TRACE::2022-04-21.22:34:00::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2022-04-21.22:34:00::SCWBDomain::System Command Ran  cd  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp ; bash -c "make  clean" 
TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2022-04-21.22:34:00::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2022-04-21.22:34:00::SCWMssOS::cleaning the bsp 
TRACE::2022-04-21.22:34:00::SCWMssOS::System Command Ran  cd  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2022-04-21.22:34:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2022-04-21.22:34:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2022-04-21.22:34:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2022-04-21.22:34:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2022-04-21.22:34:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2022-04-21.22:34:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2022-04-21.22:34:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2022-04-21.22:34:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2022-04-21.22:34:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2022-04-21.22:34:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2022-04-21.22:34:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2022-04-21.22:34:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2022-04-21.22:34:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2022-04-21.22:34:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2022-04-21.22:34:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2022-04-21.22:34:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2022-04-21.22:34:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2022-04-21.22:34:00::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2022-04-21.22:34:06::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-04-21.22:34:06::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-21.22:34:06::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-04-21.22:34:06::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-04-21.22:34:06::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-04-21.22:34:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-21.22:34:06::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-04-21.22:34:06::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:06::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:06::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:06::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:34:06::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:06::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:34:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-04-21.22:34:06::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-04-21.22:34:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:34:06::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:34:06::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:34:06::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:34:06::SCWBDomain::Completed writing the mss file at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-04-21.22:34:06::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-21.22:34:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-21.22:34:06::SCWBDomain::System Command Ran  cd  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl ; bash -c "make  " 
TRACE::2022-04-21.22:34:06::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2022-04-21.22:34:06::SCWBDomain::make[1]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:34:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:34:06::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:34:06::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:34:06::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.22:34:06::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.22:34:06::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-04-21.22:34:06::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-04-21.22:34:06::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[3]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[3]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:34:06::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:34:06::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:34:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:34:06::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-04-21.22:34:06::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-04-21.22:34:06::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:34:06::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:34:06::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.22:34:06::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.22:34:06::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:34:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:34:06::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:34:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:34:06::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:34:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:34:06::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:34:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:34:06::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:34:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:34:06::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:34:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:34:06::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:34:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:34:06::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:34:06::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:34:06::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/gpio_v4_5/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/gpio_v4_5/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:34:06::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:34:06::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-21.22:34:06::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-21.22:34:06::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:06::SCWBDomain::texa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2022-04-21.22:34:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:34:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:34:06::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:06::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:06::SCWBDomain::rtexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-04-21.22:34:06::SCWBDomain::Compiling XilFFs Library

TRACE::2022-04-21.22:34:08::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:08::SCWBDomain::texa9_0/libsrc/xilffs_v4_2/src'

TRACE::2022-04-21.22:34:08::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.22:34:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:34:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:34:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:08::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:08::SCWBDomain::rtexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-04-21.22:34:08::SCWBDomain::Compiling ddrps

TRACE::2022-04-21.22:34:08::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:08::SCWBDomain::texa9_0/libsrc/ddrps_v1_0/src'

TRACE::2022-04-21.22:34:08::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.22:34:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-04-21.22:34:08::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-04-21.22:34:08::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:08::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:08::SCWBDomain::rtexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-04-21.22:34:08::SCWBDomain::Compiling cpu_cortexa9

TRACE::2022-04-21.22:34:08::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:08::SCWBDomain::texa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2022-04-21.22:34:08::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.22:34:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.22:34:08::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.22:34:08::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:08::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:08::SCWBDomain::rtexa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-04-21.22:34:08::SCWBDomain::Compiling standalone

TRACE::2022-04-21.22:34:11::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:11::SCWBDomain::texa9_0/libsrc/standalone_v7_1/src'

TRACE::2022-04-21.22:34:11::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.22:34:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:34:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:34:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:11::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:11::SCWBDomain::rtexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-04-21.22:34:11::SCWBDomain::Compiling dmaps

TRACE::2022-04-21.22:34:11::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:11::SCWBDomain::texa9_0/libsrc/dmaps_v2_5/src'

TRACE::2022-04-21.22:34:11::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2022-04-21.22:34:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:34:11::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:34:11::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:11::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:11::SCWBDomain::rtexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-04-21.22:34:11::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:11::SCWBDomain::texa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2022-04-21.22:34:11::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.22:34:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.22:34:11::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.22:34:11::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:11::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:11::SCWBDomain::rtexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-04-21.22:34:11::SCWBDomain::Compiling coresightps_dcc

TRACE::2022-04-21.22:34:11::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:11::SCWBDomain::texa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2022-04-21.22:34:11::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.22:34:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.22:34:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.22:34:11::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:11::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:11::SCWBDomain::rtexa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-04-21.22:34:11::SCWBDomain::Compiling sdps

TRACE::2022-04-21.22:34:12::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:12::SCWBDomain::texa9_0/libsrc/sdps_v3_8/src'

TRACE::2022-04-21.22:34:12::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.22:34:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:34:12::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:34:12::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:12::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:12::SCWBDomain::rtexa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-04-21.22:34:12::SCWBDomain::Compiling emacps

TRACE::2022-04-21.22:34:13::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:13::SCWBDomain::texa9_0/libsrc/emacps_v3_10/src'

TRACE::2022-04-21.22:34:13::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.22:34:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:34:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:34:13::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:13::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:13::SCWBDomain::rtexa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-04-21.22:34:13::SCWBDomain::Compiling scugic

TRACE::2022-04-21.22:34:14::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:14::SCWBDomain::texa9_0/libsrc/scugic_v4_1/src'

TRACE::2022-04-21.22:34:14::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.22:34:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:34:14::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:34:14::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:14::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:14::SCWBDomain::rtexa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-04-21.22:34:14::SCWBDomain::Compiling qspips

TRACE::2022-04-21.22:34:15::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:15::SCWBDomain::texa9_0/libsrc/qspips_v3_6/src'

TRACE::2022-04-21.22:34:15::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.22:34:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:34:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:34:15::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:15::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:15::SCWBDomain::rtexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-04-21.22:34:15::SCWBDomain::Compiling xadcps

TRACE::2022-04-21.22:34:16::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:16::SCWBDomain::texa9_0/libsrc/xadcps_v2_3/src'

TRACE::2022-04-21.22:34:16::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.22:34:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:34:16::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:34:16::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:16::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:16::SCWBDomain::rtexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-04-21.22:34:16::SCWBDomain::Compiling gpiops

TRACE::2022-04-21.22:34:16::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:16::SCWBDomain::texa9_0/libsrc/gpiops_v3_6/src'

TRACE::2022-04-21.22:34:16::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.22:34:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:34:16::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:34:16::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:16::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:16::SCWBDomain::rtexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-04-21.22:34:16::SCWBDomain::Compiling devcfg

TRACE::2022-04-21.22:34:17::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:17::SCWBDomain::texa9_0/libsrc/devcfg_v3_5/src'

TRACE::2022-04-21.22:34:17::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.22:34:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:34:17::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:34:17::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:17::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:17::SCWBDomain::rtexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-04-21.22:34:17::SCWBDomain::Compiling scuwdt

TRACE::2022-04-21.22:34:17::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:17::SCWBDomain::texa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2022-04-21.22:34:17::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.22:34:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:34:17::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:34:17::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:17::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:17::SCWBDomain::rtexa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-04-21.22:34:17::SCWBDomain::Compiling uartps

TRACE::2022-04-21.22:34:18::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:18::SCWBDomain::texa9_0/libsrc/uartps_v3_8/src'

TRACE::2022-04-21.22:34:18::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src

TRACE::2022-04-21.22:34:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.22:34:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.22:34:18::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:18::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:18::SCWBDomain::rtexa9_0/libsrc/gpio_v4_5/src'

TRACE::2022-04-21.22:34:18::SCWBDomain::Compiling gpio

TRACE::2022-04-21.22:34:18::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:18::SCWBDomain::texa9_0/libsrc/gpio_v4_5/src'

TRACE::2022-04-21.22:34:18::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.22:34:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:34:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:34:18::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:18::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:18::SCWBDomain::rtexa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-04-21.22:34:18::SCWBDomain::Compiling usbps

TRACE::2022-04-21.22:34:19::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:19::SCWBDomain::texa9_0/libsrc/usbps_v2_4/src'

TRACE::2022-04-21.22:34:19::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.22:34:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:34:19::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:34:19::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:19::SCWBDomain::make[2]: Entering directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_co
TRACE::2022-04-21.22:34:19::SCWBDomain::rtexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-04-21.22:34:19::SCWBDomain::Compiling scutimer

TRACE::2022-04-21.22:34:19::SCWBDomain::make[2]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cor
TRACE::2022-04-21.22:34:19::SCWBDomain::texa9_0/libsrc/scutimer_v2_1/src'

TRACE::2022-04-21.22:34:19::SCWBDomain::Finished building libraries

TRACE::2022-04-21.22:34:19::SCWBDomain::make[1]: Leaving directory '/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-04-21.22:34:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-21.22:34:19::SCWBDomain::9_0/include -I.

TRACE::2022-04-21.22:34:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2022-04-21.22:34:19::SCWBDomain::_cortexa9_0/include -I.

TRACE::2022-04-21.22:34:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-21.22:34:19::SCWBDomain::9_0/include -I.

TRACE::2022-04-21.22:34:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-04-21.22:34:19::SCWBDomain::0/include -I.

TRACE::2022-04-21.22:34:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-04-21.22:34:19::SCWBDomain::0/include -I.

TRACE::2022-04-21.22:34:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-21.22:34:19::SCWBDomain::9_0/include -I.

TRACE::2022-04-21.22:34:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2022-04-21.22:34:19::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2022-04-21.22:34:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-04-21.22:34:19::SCWBDomain::0/include -I.

TRACE::2022-04-21.22:34:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2022-04-21.22:34:19::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2022-04-21.22:34:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-04-21.22:34:20::SCWBDomain::9_0/include -I.

TRACE::2022-04-21.22:34:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-04-21.22:34:20::SCWBDomain::include -I.

TRACE::2022-04-21.22:34:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2022-04-21.22:34:20::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-04-21.22:34:20::SCWBDomain::arm-none-eabi-gcc -o executable.elf  pcap.o  ps7_init.o  qspi.o  nor.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  nand
TRACE::2022-04-21.22:34:20::SCWBDomain::.o  sd.o  fsbl_handoff.o  -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-04-21.22:34:20::SCWBDomain::=hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lx
TRACE::2022-04-21.22:34:20::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-sectio
TRACE::2022-04-21.22:34:20::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-04-21.22:34:20::SCWSystem::Checking the domain standalone_domain
LOG::2022-04-21.22:34:20::SCWSystem::Not a boot domain 
LOG::2022-04-21.22:34:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-04-21.22:34:20::SCWDomain::Generating domain artifcats
TRACE::2022-04-21.22:34:20::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-21.22:34:20::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-04-21.22:34:20::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2022-04-21.22:34:20::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-21.22:34:20::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:20::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:20::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:20::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:34:20::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:20::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:34:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-04-21.22:34:20::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-04-21.22:34:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:34:20::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:34:20::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:34:20::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:34:20::SCWMssOS::Completed writing the mss file at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-21.22:34:20::SCWMssOS::Mss edits present, copying mssfile into export location /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:34:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-21.22:34:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-21.22:34:20::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-04-21.22:34:20::SCWMssOS::doing bsp build ... 
TRACE::2022-04-21.22:34:20::SCWMssOS::System Command Ran  cd  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:34:20::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:34:20::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.22:34:20::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.22:34:20::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-04-21.22:34:20::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-04-21.22:34:20::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:34:20::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:34:20::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-04-21.22:34:20::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-04-21.22:34:20::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:34:20::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:34:20::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.22:34:20::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.22:34:20::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:34:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:34:20::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:34:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:34:20::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:34:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:34:20::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:34:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:34:20::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:34:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:34:20::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:34:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:34:20::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:34:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:34:20::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:34:20::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:34:20::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:34:20::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:34:20::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-21.22:34:20::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-21.22:34:20::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:34:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:34:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Compiling ddrps

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-04-21.22:34:20::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-04-21.22:34:20::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Compiling cpu_cortexa9

TRACE::2022-04-21.22:34:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.22:34:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.22:34:20::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.22:34:20::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:20::SCWMssOS::Compiling standalone

TRACE::2022-04-21.22:34:22::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.22:34:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:34:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:34:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:22::SCWMssOS::Compiling dmaps

TRACE::2022-04-21.22:34:23::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.22:34:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.22:34:23::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.22:34:23::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:23::SCWMssOS::Compiling coresightps_dcc

TRACE::2022-04-21.22:34:23::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.22:34:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.22:34:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.22:34:23::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:23::SCWMssOS::Compiling sdps

TRACE::2022-04-21.22:34:24::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.22:34:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:34:24::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:34:24::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:24::SCWMssOS::Compiling emacps

TRACE::2022-04-21.22:34:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.22:34:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:34:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:34:25::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:25::SCWMssOS::Compiling scugic

TRACE::2022-04-21.22:34:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.22:34:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:34:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:34:25::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:25::SCWMssOS::Compiling qspips

TRACE::2022-04-21.22:34:26::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.22:34:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:34:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:34:26::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:26::SCWMssOS::Compiling xadcps

TRACE::2022-04-21.22:34:27::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.22:34:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:34:27::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:34:27::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:27::SCWMssOS::Compiling gpiops

TRACE::2022-04-21.22:34:27::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.22:34:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:34:27::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:34:27::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:27::SCWMssOS::Compiling devcfg

TRACE::2022-04-21.22:34:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.22:34:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:34:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:34:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:28::SCWMssOS::Compiling scuwdt

TRACE::2022-04-21.22:34:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.22:34:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:34:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:34:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:28::SCWMssOS::Compiling uartps

TRACE::2022-04-21.22:34:29::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src

TRACE::2022-04-21.22:34:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.22:34:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.22:34:29::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:29::SCWMssOS::Compiling gpio

TRACE::2022-04-21.22:34:29::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.22:34:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:34:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:34:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:29::SCWMssOS::Compiling usbps

TRACE::2022-04-21.22:34:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.22:34:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:34:30::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:34:30::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:34:30::SCWMssOS::Compiling scutimer

TRACE::2022-04-21.22:34:30::SCWMssOS::Finished building libraries

TRACE::2022-04-21.22:34:30::SCWMssOS::Copying to export directory.
TRACE::2022-04-21.22:34:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-21.22:34:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-04-21.22:34:30::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-04-21.22:34:30::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-04-21.22:34:30::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-04-21.22:34:30::SCWPlatform::Started preparing the platform 
TRACE::2022-04-21.22:34:30::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-04-21.22:34:30::SCWSystem::dir created 
TRACE::2022-04-21.22:34:30::SCWSystem::Writing the bif 
TRACE::2022-04-21.22:34:30::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-21.22:34:30::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-21.22:34:30::SCWPlatform::Completed generating the platform
TRACE::2022-04-21.22:34:30::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:30::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:30::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:30::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:34:30::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:30::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:34:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-04-21.22:34:30::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-04-21.22:34:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:34:30::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:34:30::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:34:30::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:34:30::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:30::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:30::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:30::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:34:30::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:30::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:34:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-04-21.22:34:30::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-04-21.22:34:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:34:30::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:34:30::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:34:30::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:34:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58a5ff92e998da13ce2f009d83dff55b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2ef01b760ff0c0073c239ef79ac41668",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-21.22:34:30::SCWPlatform::updated the xpfm file.
TRACE::2022-04-21.22:34:30::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:30::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:30::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:30::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:34:30::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:34:30::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:34:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2022-04-21.22:34:30::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2022-04-21.22:34:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:34:30::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:34:30::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:34:30::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:38::SCWPlatform::Clearing the existing platform
TRACE::2022-04-21.22:35:38::SCWSystem::Clearing the existing sysconfig
TRACE::2022-04-21.22:35:38::SCWBDomain::clearing the fsbl build
TRACE::2022-04-21.22:35:38::SCWMssOS::Removing the swdes entry for  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:35:38::SCWMssOS::Removing the swdes entry for  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:38::SCWSystem::Clearing the domains completed.
TRACE::2022-04-21.22:35:38::SCWPlatform::Clearing the opened hw db.
TRACE::2022-04-21.22:35:38::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:38::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:38::SCWPlatform:: Platform location is /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:38::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:38::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:38::SCWPlatform::Removing the HwDB with name /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:38::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:38::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:38::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:38::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:38::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:38::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-04-21.22:35:39::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWReader::Active system found as  design_1_wrapper
TRACE::2022-04-21.22:35:39::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2022-04-21.22:35:39::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-21.22:35:39::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-04-21.22:35:39::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:39::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:39::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:35:39::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:39::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:35:39::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-04-21.22:35:39::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-04-21.22:35:39::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.22:35:39::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:39::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:35:39::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:35:39::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:39::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:35:39::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:35:39::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2022-04-21.22:35:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-04-21.22:35:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:39::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:35:39::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:35:39::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWReader::No isolation master present  
TRACE::2022-04-21.22:35:39::SCWDomain::checking for install qemu data   : 
TRACE::2022-04-21.22:35:39::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-04-21.22:35:39::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:39::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:39::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:35:39::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:35:39::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.22:35:39::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.22:35:39::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-04-21.22:35:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:39::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:39::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2022-04-21.22:35:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-04-21.22:35:39::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:35:39::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:39::SCWReader::No isolation master present  
TRACE::2022-04-21.22:35:41::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:41::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:41::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:41::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:41::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:41::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:35:41::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:41::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:35:41::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:35:41::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:35:41::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:41::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:41::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:41::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:41::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:41::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:41::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:35:41::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:41::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:41::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:35:41::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:42::SCWMssOS::In reload Mss file.
TRACE::2022-04-21.22:35:42::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:42::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:42::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:35:42::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:42::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-04-21.22:35:42::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-04-21.22:35:42::SCWMssOS::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-21.22:35:42::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:42::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:42::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:42::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.22:35:42::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.22:35:42::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:42::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:42::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:42::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:35:42::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:42::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:35:42::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:42::SCWMssOS::Removing the swdes entry for  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:42::SCWMssOS::In reload Mss file.
TRACE::2022-04-21.22:35:42::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:42::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:42::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:35:42::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:42::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:35:42::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:42::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:42::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:42::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.22:35:42::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.22:35:42::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:42::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:42::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:42::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:35:42::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:42::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:42::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:35:42::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:42::SCWMssOS::Removing the swdes entry for  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:49::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:49::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:49::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:49::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:49::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:49::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:49::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:35:49::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:49::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:49::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:35:49::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:49::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:49::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:49::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.22:35:49::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.22:35:49::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:58::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:58::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:58::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:58::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:58::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:58::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:35:58::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:58::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:58::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:35:58::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:58::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:58::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:58::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:58::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:35:58::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:35:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:35:58::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:35:58::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:35:58::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:35:58::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:35:58::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:08::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:08::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:08::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:08::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:08::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:08::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:08::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:08::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:08::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:08::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:08::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:08::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:08::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:08::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:08::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:08::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:08::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:08::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:08::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:08::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:08::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:08::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:09::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:09::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:09::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:09::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:09::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:09::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:09::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:09::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58a5ff92e998da13ce2f009d83dff55b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2ef01b760ff0c0073c239ef79ac41668",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:09::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:09::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:09::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:09::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::Removing the swdes entry for  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::In reload Mss file.
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:09::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:09::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:09::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:09::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.22:36:09::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.22:36:09::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:09::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:09::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:09::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:09::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:09::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:09::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:09::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:09::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:09::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:09::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:09::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:09::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:09::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:09::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:09::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:09::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:09::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:09::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:09::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:09::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::Removing the swdes entry for  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:09::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:09::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:09::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:09::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:09::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.22:36:09::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.22:36:09::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:09::SCWMssOS::Completed writing the mss file at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-21.22:36:09::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2022-04-21.22:36:09::SCWMssOS::Removing file /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system_0.mss
TRACE::2022-04-21.22:36:18::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:18::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:18::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:18::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:18::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:18::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:18::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:18::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:18::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:18::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-04-21.22:36:18::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-04-21.22:36:18::SCWMssOS::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:18::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-21.22:36:18::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:18::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:18::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:18::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.22:36:18::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.22:36:19::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:25::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:25::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:25::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:25::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:25::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:25::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:25::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:25::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:25::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:25::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:25::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:25::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:25::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:25::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:25::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:25::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:25::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:25::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:25::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:25::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:25::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:27::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:27::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:27::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:27::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:27::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:27::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:27::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:27::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:27::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:27::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:27::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:27::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:27::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:27::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:27::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:27::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:36:27::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:27::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:36:27::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:27::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:27::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:27::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:27::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:27::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:27::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58a5ff92e998da13ce2f009d83dff55b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f21f211ffca5d52e747897997d6e78f5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-04-21.22:36:27::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:27::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:27::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:27::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:27::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:27::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:27::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:27::SCWMssOS::Removing the swdes entry for  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWMssOS::In reload Mss file.
TRACE::2022-04-21.22:36:28::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:28::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:28::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:28::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:28::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.22:36:28::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.22:36:28::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:28::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:28::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:28::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:28::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:28::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:28::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:28::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:28::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:28::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:28::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:28::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:28::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:28::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:28::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:28::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:28::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:28::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:28::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:28::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:28::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWMssOS::Removing the swdes entry for  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:28::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:28::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:28::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:28::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:28::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.22:36:28::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.22:36:28::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:28::SCWMssOS::Completed writing the mss file at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-21.22:36:28::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2022-04-21.22:36:28::SCWMssOS::Removing file /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system_0.mss
LOG::2022-04-21.22:36:47::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2022-04-21.22:36:47::SCWPlatform::Sanity checking of platform is completed
LOG::2022-04-21.22:36:47::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2022-04-21.22:36:47::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-04-21.22:36:47::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-04-21.22:36:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-04-21.22:36:47::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-04-21.22:36:47::SCWSystem::Checking the domain standalone_domain
LOG::2022-04-21.22:36:47::SCWSystem::Not a boot domain 
LOG::2022-04-21.22:36:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-04-21.22:36:47::SCWDomain::Generating domain artifcats
TRACE::2022-04-21.22:36:47::SCWMssOS::Generating standalone artifcats
TRACE::2022-04-21.22:36:47::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2022-04-21.22:36:47::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2022-04-21.22:36:47::SCWMssOS:: Copying the user libraries. 
TRACE::2022-04-21.22:36:47::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:47::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:47::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:47::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:47::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:47::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:47::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:47::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:47::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:47::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-04-21.22:36:47::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-04-21.22:36:47::SCWMssOS::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:47::SCWMssOS::Cleared the swdb table entry
TRACE::2022-04-21.22:36:47::SCWMssOS::No sw design opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:47::SCWMssOS::mss exists loading the mss file  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:47::SCWMssOS::Opened the sw design from mss  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:47::SCWMssOS::Adding the swdes entry /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-04-21.22:36:47::SCWMssOS::updating the scw layer about changes
TRACE::2022-04-21.22:36:47::SCWMssOS::Opened the sw design.  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:47::SCWMssOS::Completed writing the mss file at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-04-21.22:36:47::SCWMssOS::Mss edits present, copying mssfile into export location /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-04-21.22:36:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-04-21.22:36:47::SCWDomain::Building the domain :  standalone_domain
TRACE::2022-04-21.22:36:47::SCWMssOS::doing bsp build ... 
TRACE::2022-04-21.22:36:47::SCWMssOS::System Command Ran  cd  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:36:47::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:36:47::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.22:36:47::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.22:36:47::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-04-21.22:36:47::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-04-21.22:36:47::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:36:47::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:36:47::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-04-21.22:36:47::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-04-21.22:36:47::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:36:47::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:36:47::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.22:36:47::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.22:36:47::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:36:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:36:47::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:36:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:36:47::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:36:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:36:47::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:36:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:36:47::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:36:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:36:47::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:36:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:36:47::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-04-21.22:36:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-04-21.22:36:47::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:36:47::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:36:47::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:36:47::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:36:47::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-04-21.22:36:47::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-04-21.22:36:47::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:36:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:36:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Compiling ddrps

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-04-21.22:36:47::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-04-21.22:36:47::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Compiling cpu_cortexa9

TRACE::2022-04-21.22:36:47::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-04-21.22:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-04-21.22:36:47::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-04-21.22:36:47::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:47::SCWMssOS::Compiling standalone

TRACE::2022-04-21.22:36:50::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-04-21.22:36:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:36:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:36:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:50::SCWMssOS::Compiling dmaps

TRACE::2022-04-21.22:36:50::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-04-21.22:36:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-04-21.22:36:50::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-04-21.22:36:50::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:50::SCWMssOS::Compiling coresightps_dcc

TRACE::2022-04-21.22:36:50::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src

TRACE::2022-04-21.22:36:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.22:36:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.22:36:50::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:50::SCWMssOS::Compiling sdps

TRACE::2022-04-21.22:36:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src

TRACE::2022-04-21.22:36:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-04-21.22:36:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-04-21.22:36:51::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:51::SCWMssOS::Compiling emacps

TRACE::2022-04-21.22:36:52::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-04-21.22:36:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:36:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:36:52::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:52::SCWMssOS::Compiling scugic

TRACE::2022-04-21.22:36:53::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-04-21.22:36:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:36:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:36:53::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:53::SCWMssOS::Compiling qspips

TRACE::2022-04-21.22:36:54::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-04-21.22:36:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:36:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:36:54::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:54::SCWMssOS::Compiling xadcps

TRACE::2022-04-21.22:36:55::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-04-21.22:36:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:36:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:36:55::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:55::SCWMssOS::Compiling gpiops

TRACE::2022-04-21.22:36:55::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-04-21.22:36:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:36:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:36:55::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:55::SCWMssOS::Compiling devcfg

TRACE::2022-04-21.22:36:56::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-04-21.22:36:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:36:56::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:36:56::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:56::SCWMssOS::Compiling scuwdt

TRACE::2022-04-21.22:36:56::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-04-21.22:36:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-04-21.22:36:56::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-04-21.22:36:56::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:56::SCWMssOS::Compiling uartps

TRACE::2022-04-21.22:36:57::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src

TRACE::2022-04-21.22:36:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-04-21.22:36:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-04-21.22:36:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:57::SCWMssOS::Compiling gpio

TRACE::2022-04-21.22:36:57::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src

TRACE::2022-04-21.22:36:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-04-21.22:36:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-04-21.22:36:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:57::SCWMssOS::Compiling usbps

TRACE::2022-04-21.22:36:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-04-21.22:36:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-04-21.22:36:58::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-04-21.22:36:58::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-04-21.22:36:58::SCWMssOS::Compiling scutimer

TRACE::2022-04-21.22:36:58::SCWMssOS::Finished building libraries

TRACE::2022-04-21.22:36:58::SCWMssOS::Copying to export directory.
TRACE::2022-04-21.22:36:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-04-21.22:36:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-04-21.22:36:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-04-21.22:36:58::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2022-04-21.22:36:58::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2022-04-21.22:36:58::SCWPlatform::Started preparing the platform 
TRACE::2022-04-21.22:36:58::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2022-04-21.22:36:58::SCWSystem::dir created 
TRACE::2022-04-21.22:36:58::SCWSystem::Writing the bif 
TRACE::2022-04-21.22:36:58::SCWPlatform::Started writing the spfm file 
TRACE::2022-04-21.22:36:58::SCWPlatform::Started writing the xpfm file 
TRACE::2022-04-21.22:36:58::SCWPlatform::Completed generating the platform
TRACE::2022-04-21.22:36:58::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:58::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:58::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:58::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:58::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:58::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:58::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:58::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:36:58::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:58::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-04-21.22:36:58::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:58::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:58::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:58::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:58::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:58::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:58::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:58::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:58::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:58::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:58::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"58a5ff92e998da13ce2f009d83dff55b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2ef01b760ff0c0073c239ef79ac41668",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-04-21.22:36:58::SCWPlatform::updated the xpfm file.
TRACE::2022-04-21.22:36:58::SCWPlatform::Trying to open the hw design at /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:58::SCWPlatform::DSA given /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:58::SCWPlatform::DSA absoulate path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:58::SCWPlatform::DSA directory /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw
TRACE::2022-04-21.22:36:58::SCWPlatform:: Platform Path /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:58::SCWPlatform:: Unique name xilinx:zybo-z7-10::0.0
TRACE::2022-04-21.22:36:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2022-04-21.22:36:58::SCWPlatform::Could not get the HWDB from existing dbname
ERROR::2022-04-21.22:36:58::SCWPlatform::Error: Hw specification provided does not have the HwDb, please check:/home/tomas/oscilloscope_fpga/ext/helloWorld/design_1_wrapper.xsa
TRACE::2022-04-21.22:36:58::SCWMssOS::Checking the sw design at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-04-21.22:36:58::SCWMssOS::DEBUG:  swdes dump  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-04-21.22:36:58::SCWMssOS::Sw design exists and opened at  /home/tomas/oscilloscope_fpga/ext/helloWorld/vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
