digraph test {
    "Input,2,address" [style=filled, color=yellow];
    "Input,1,chipselect" [style=filled, color=yellow];
    "Input,1,reset_n" [style=filled, color=yellow];
    "Input,1,write_n" [style=filled, color=yellow];
    "Input,32,writedata" [style=filled, color=yellow];
    "Output,11,out_port" [style=filled, color=green];
    "Output,32,readdata" [style=filled, color=green];
    "Wire,11,_00_" [style=filled, color=orange];
    "Wire,1,_01_" [style=filled, color=orange];
    "Wire,1,_02_" [style=filled, color=orange];
    "Wire,1,_03_" [style=filled, color=orange];
    "Wire,1,_04_" [style=filled, color=orange];
    "Wire,1,_05_" [style=filled, color=orange];
    "Wire,1,_06_" [style=filled, color=orange];
    "Wire,11,_07_" [style=filled, color=orange];
    "Wire,1,clk_en" [style=filled, color=orange];
    "Reg,11,data_out" [style=filled, color=orange];
    "Wire,11,read_mux_out" [style=filled, color=orange];
    "BitAnd,Null,BitAnd_1" [style=filled, color=pink];
    "Concat,Null,Concat_1" [style=filled, color=pink];
    "Eq,Null,Eq_1" [style=filled, color=pink];
    "Const,32,Constant_32'D0" [style=filled, color=grey];
    "Eq,Null,Eq_2" [style=filled, color=pink];
    "Eq,Null,Eq_3" [style=filled, color=pink];
    "And,Null,And_1" [style=filled, color=pink];
    "And,Null,And_2" [style=filled, color=pink];
    "Not,Null,Not_1" [style=filled, color=pink];
    "BitOr,Null,BitOr_1" [style=filled, color=pink];
    "Cond,Null,Cond_1" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_0" [style=filled, color=pink];
    "Const,Null,Constant_10" [style=filled, color=grey];
    "Const,Null,Constant_0" [style=filled, color=grey];
    "Cond,Null,Cond_2" [style=filled, color=pink];
    "Const,11,Constant_11'H0" [style=filled, color=grey];
    "Const,1,Constant_1'H1" [style=filled, color=grey];
    "Input,2,address" -> "Eq,Null,Eq_1" [label="1"];
    "Input,2,address" -> "Eq,Null,Eq_3" [label="1"];
    "Input,1,chipselect" -> "And,Null,And_1" [label="1"];
    "Input,1,reset_n" -> "Eq,Null,Eq_2" [label="1"];
    "Input,1,write_n" -> "Not,Null,Not_1" [label="1"];
    "Input,32,writedata" -> "PartSelect,Null,PartSelect_0" [label="1"];
    "Wire,11,_00_" -> "Reg,11,data_out" [label="1"];
    "Wire,1,_01_" -> "Concat,Null,Concat_1" [label="1"];
    "Wire,1,_01_" -> "Concat,Null,Concat_1" [label="2"];
    "Wire,1,_01_" -> "Concat,Null,Concat_1" [label="3"];
    "Wire,1,_01_" -> "Concat,Null,Concat_1" [label="4"];
    "Wire,1,_01_" -> "Concat,Null,Concat_1" [label="5"];
    "Wire,1,_01_" -> "Concat,Null,Concat_1" [label="6"];
    "Wire,1,_01_" -> "Concat,Null,Concat_1" [label="7"];
    "Wire,1,_01_" -> "Concat,Null,Concat_1" [label="8"];
    "Wire,1,_01_" -> "Concat,Null,Concat_1" [label="9"];
    "Wire,1,_01_" -> "Concat,Null,Concat_1" [label="10"];
    "Wire,1,_01_" -> "Concat,Null,Concat_1" [label="11"];
    "Wire,1,_02_" -> "Cond,Null,Cond_2" [label="1"];
    "Wire,1,_03_" -> "And,Null,And_2" [label="2"];
    "Wire,1,_04_" -> "And,Null,And_2" [label="1"];
    "Wire,1,_05_" -> "Cond,Null,Cond_1" [label="1"];
    "Wire,1,_06_" -> "And,Null,And_1" [label="2"];
    "Wire,11,_07_" -> "Cond,Null,Cond_2" [label="3"];
    "Reg,11,data_out" -> "BitAnd,Null,BitAnd_1" [label="2"];
    "Reg,11,data_out" -> "Cond,Null,Cond_1" [label="3"];
    "Reg,11,data_out" -> "Output,11,out_port" [label="1"];
    "Wire,11,read_mux_out" -> "BitOr,Null,BitOr_1" [label="2"];
    "BitAnd,Null,BitAnd_1" -> "Wire,11,read_mux_out" [label="1"];
    "Concat,Null,Concat_1" -> "BitAnd,Null,BitAnd_1" [label="1"];
    "Eq,Null,Eq_1" -> "Wire,1,_01_" [label="1"];
    "Const,32,Constant_32'D0" -> "Eq,Null,Eq_1" [label="2"];
    "Const,32,Constant_32'D0" -> "Eq,Null,Eq_2" [label="2"];
    "Const,32,Constant_32'D0" -> "Eq,Null,Eq_3" [label="2"];
    "Const,32,Constant_32'D0" -> "BitOr,Null,BitOr_1" [label="1"];
    "Eq,Null,Eq_2" -> "Wire,1,_02_" [label="1"];
    "Eq,Null,Eq_3" -> "Wire,1,_03_" [label="1"];
    "And,Null,And_1" -> "Wire,1,_04_" [label="1"];
    "And,Null,And_2" -> "Wire,1,_05_" [label="1"];
    "Not,Null,Not_1" -> "Wire,1,_06_" [label="1"];
    "BitOr,Null,BitOr_1" -> "Output,32,readdata" [label="1"];
    "Cond,Null,Cond_1" -> "Wire,11,_07_" [label="1"];
    "PartSelect,Null,PartSelect_0" -> "Cond,Null,Cond_1" [label="2"];
    "Const,Null,Constant_10" -> "PartSelect,Null,PartSelect_0" [label="2"];
    "Const,Null,Constant_0" -> "PartSelect,Null,PartSelect_0" [label="3"];
    "Cond,Null,Cond_2" -> "Wire,11,_00_" [label="1"];
    "Const,11,Constant_11'H0" -> "Cond,Null,Cond_2" [label="2"];
    "Const,1,Constant_1'H1" -> "Wire,1,clk_en" [label="1"];
}
