Classic Timing Analyzer report for registre_nbits
Sat Sep 05 10:30:47 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                         ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.065 ns    ; Data_in[2]       ; Data_out[2]~reg0 ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.579 ns    ; Data_out[1]~reg0 ; Data_out[1]      ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.116 ns    ; Data_in[0]       ; Data_out[0]~reg0 ; --         ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                  ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+------------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To               ; To Clock ;
+-------+--------------+------------+------------+------------------+----------+
; N/A   ; None         ; 3.065 ns   ; Data_in[2] ; Data_out[2]~reg0 ; Clk      ;
; N/A   ; None         ; 2.922 ns   ; Data_in[1] ; Data_out[1]~reg0 ; Clk      ;
; N/A   ; None         ; -0.469 ns  ; Enable     ; Data_out[0]~reg0 ; Clk      ;
; N/A   ; None         ; -0.469 ns  ; Enable     ; Data_out[1]~reg0 ; Clk      ;
; N/A   ; None         ; -0.469 ns  ; Enable     ; Data_out[2]~reg0 ; Clk      ;
; N/A   ; None         ; -0.886 ns  ; Data_in[0] ; Data_out[0]~reg0 ; Clk      ;
+-------+--------------+------------+------------+------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To          ; From Clock ;
+-------+--------------+------------+------------------+-------------+------------+
; N/A   ; None         ; 6.579 ns   ; Data_out[1]~reg0 ; Data_out[1] ; Clk        ;
; N/A   ; None         ; 6.578 ns   ; Data_out[2]~reg0 ; Data_out[2] ; Clk        ;
; N/A   ; None         ; 6.557 ns   ; Data_out[0]~reg0 ; Data_out[0] ; Clk        ;
+-------+--------------+------------+------------------+-------------+------------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+------------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To               ; To Clock ;
+---------------+-------------+-----------+------------+------------------+----------+
; N/A           ; None        ; 1.116 ns  ; Data_in[0] ; Data_out[0]~reg0 ; Clk      ;
; N/A           ; None        ; 0.699 ns  ; Enable     ; Data_out[0]~reg0 ; Clk      ;
; N/A           ; None        ; 0.699 ns  ; Enable     ; Data_out[1]~reg0 ; Clk      ;
; N/A           ; None        ; 0.699 ns  ; Enable     ; Data_out[2]~reg0 ; Clk      ;
; N/A           ; None        ; -2.692 ns ; Data_in[1] ; Data_out[1]~reg0 ; Clk      ;
; N/A           ; None        ; -2.835 ns ; Data_in[2] ; Data_out[2]~reg0 ; Clk      ;
+---------------+-------------+-----------+------------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Sep 05 10:30:46 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off registre_nbits -c registre_nbits --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "Clk"
Info: tsu for register "Data_out[2]~reg0" (data pin = "Data_in[2]", clock pin = "Clk") is 3.065 ns
    Info: + Longest pin to register delay is 6.007 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C15; Fanout = 1; PIN Node = 'Data_in[2]'
        Info: 2: + IC(4.801 ns) + CELL(0.366 ns) = 6.007 ns; Loc. = LCFF_X43_Y50_N13; Fanout = 1; REG Node = 'Data_out[2]~reg0'
        Info: Total cell delay = 1.206 ns ( 20.08 % )
        Info: Total interconnect delay = 4.801 ns ( 79.92 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.266 ns) + CELL(0.537 ns) = 2.906 ns; Loc. = LCFF_X43_Y50_N13; Fanout = 1; REG Node = 'Data_out[2]~reg0'
        Info: Total cell delay = 1.526 ns ( 52.51 % )
        Info: Total interconnect delay = 1.380 ns ( 47.49 % )
Info: tco from clock "Clk" to destination pin "Data_out[1]" through register "Data_out[1]~reg0" is 6.579 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.266 ns) + CELL(0.537 ns) = 2.906 ns; Loc. = LCFF_X43_Y50_N11; Fanout = 1; REG Node = 'Data_out[1]~reg0'
        Info: Total cell delay = 1.526 ns ( 52.51 % )
        Info: Total interconnect delay = 1.380 ns ( 47.49 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.423 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y50_N11; Fanout = 1; REG Node = 'Data_out[1]~reg0'
        Info: 2: + IC(0.625 ns) + CELL(2.798 ns) = 3.423 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'Data_out[1]'
        Info: Total cell delay = 2.798 ns ( 81.74 % )
        Info: Total interconnect delay = 0.625 ns ( 18.26 % )
Info: th for register "Data_out[0]~reg0" (data pin = "Data_in[0]", clock pin = "Clk") is 1.116 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.266 ns) + CELL(0.537 ns) = 2.906 ns; Loc. = LCFF_X43_Y50_N1; Fanout = 1; REG Node = 'Data_out[0]~reg0'
        Info: Total cell delay = 1.526 ns ( 52.51 % )
        Info: Total interconnect delay = 1.380 ns ( 47.49 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.056 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'Data_in[0]'
        Info: 2: + IC(0.864 ns) + CELL(0.149 ns) = 1.972 ns; Loc. = LCCOMB_X43_Y50_N0; Fanout = 1; COMB Node = 'Data_out[0]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.056 ns; Loc. = LCFF_X43_Y50_N1; Fanout = 1; REG Node = 'Data_out[0]~reg0'
        Info: Total cell delay = 1.192 ns ( 57.98 % )
        Info: Total interconnect delay = 0.864 ns ( 42.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Sat Sep 05 10:30:47 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


