<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EZR32 CMSIS: EZR32HG220F64R63_PRS Bit Fields</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<h1>EZR32HG220F64R63_PRS Bit Fields<br>
<small>
[<a class="el" href="group__EZR32HG220F64R63__BitFields.html">EZR32HG220F64R63 Bit Fields</a>]</small>
</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g2ab5f8a8f7976cfe780bb23fc7ca184d">_PRS_SWPULSE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gaa2b7d9ce7b1d07e4c577ed71ccb6159">_PRS_SWPULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g47e4c4568b630420def76b5f17c5604a">PRS_SWPULSE_CH0PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g4e0d36605d5bab8ceffaf0b5ed656cb8">_PRS_SWPULSE_CH0PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g842bcb3c30296ac18afca2b56a8ce6ab">_PRS_SWPULSE_CH0PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gd5c23b89db4226729382f2c44f1f49d9">_PRS_SWPULSE_CH0PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g59c9abf38131dd8c97d7001bf50fadff">PRS_SWPULSE_CH0PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH0PULSE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gcb8ece77849aa64e0543fed5af7779c3">PRS_SWPULSE_CH1PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g9e95394eb0ab7787b2079e907d22cd7b">_PRS_SWPULSE_CH1PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g0cd68f32e827c6a06a5aabb234be148c">_PRS_SWPULSE_CH1PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g6fb1b5120ea80441d41cb7b593bbc6ba">_PRS_SWPULSE_CH1PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gd15e33a50b951b6b6b281f7c80b82d6f">PRS_SWPULSE_CH1PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH1PULSE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g3cca3d9562632938beb49c44b0b77081">PRS_SWPULSE_CH2PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g61ebcad9414ce5a7cccaa54912d5d15a">_PRS_SWPULSE_CH2PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gfaa1e7e199925102d3c08a262db65e8a">_PRS_SWPULSE_CH2PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g4e9b8b736b62f53b0b5e12284e6ffe59">_PRS_SWPULSE_CH2PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g0d81a08359239371922eb240b8ce2951">PRS_SWPULSE_CH2PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH2PULSE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g41a9bbbe23222308b559675c7081fd1a">PRS_SWPULSE_CH3PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g30f8a72bc3720526a9c812af478c288d">_PRS_SWPULSE_CH3PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g7e2f71181e478510ef883ada7e3cb174">_PRS_SWPULSE_CH3PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#ge6a1b90b929ad89379989173e5ce50fc">_PRS_SWPULSE_CH3PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g146e72d0dd1c912f9bec9f22fd02f5ff">PRS_SWPULSE_CH3PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH3PULSE_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g2b92f7540f22606be0ce8a9a1249df9a">PRS_SWPULSE_CH4PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gaa74f4f1a23b360bf4c38e898bcc06af">_PRS_SWPULSE_CH4PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gc59ba7081d8c9a1631fcfa799827d260">_PRS_SWPULSE_CH4PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gee49a595c3008b4e21e37b82503d5b17">_PRS_SWPULSE_CH4PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g324fcd189c2692f4e0edc11147687d78">PRS_SWPULSE_CH4PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH4PULSE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g8af1a96b003a812f907cf7379c295bd8">PRS_SWPULSE_CH5PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g02696950de6c118d7dae5623e437f60a">_PRS_SWPULSE_CH5PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gb610ab5b4518d29d8e134d4adbedb120">_PRS_SWPULSE_CH5PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g7212eb33ce1712f0ec6c6fbfde7f8a80">_PRS_SWPULSE_CH5PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g9b791a69eaff5dce5b38b6289cb3e328">PRS_SWPULSE_CH5PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH5PULSE_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gdeac54101aca47a17ecb61f9f559c811">_PRS_SWLEVEL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gc733addf8455b38abfa0a2a0d4024e6a">_PRS_SWLEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g783f93f8907f806b06cdf20d4800e074">PRS_SWLEVEL_CH0LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g7e1f525b00b4466c77da8037b66b9bfb">_PRS_SWLEVEL_CH0LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g04e2e56f9003cd6ea6a51f9b802279be">_PRS_SWLEVEL_CH0LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gc6b7a9be4702c70797b9beaa5ca4c283">_PRS_SWLEVEL_CH0LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g737949d3661a5f24fb60ce0f62759890">PRS_SWLEVEL_CH0LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH0LEVEL_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g1ce5b99f05e49d947a868dc4d49f5a4e">PRS_SWLEVEL_CH1LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gdf5f2ea0475476c63fd57a0ebf11e9e9">_PRS_SWLEVEL_CH1LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g9dfa84e502d8c90093045dc4793a1fc9">_PRS_SWLEVEL_CH1LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g844e86a2e412df19d7a21117c8e9fcef">_PRS_SWLEVEL_CH1LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g8ce1e40ca36c543e77c0b283f262e09c">PRS_SWLEVEL_CH1LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH1LEVEL_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g96661a8a2065b449ec1eda025dfa27c0">PRS_SWLEVEL_CH2LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gf65f960bbd86c57739bdf0deeb620f09">_PRS_SWLEVEL_CH2LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g4e0b67c62cf3144bf467e5fba6b557cd">_PRS_SWLEVEL_CH2LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g7c179bad8d4dd561922479b3d8ed0d6f">_PRS_SWLEVEL_CH2LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gb39ef1e79dd5c8a23adca1e36e074665">PRS_SWLEVEL_CH2LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH2LEVEL_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g7335db4897e7caeee27a9bd91e770a2a">PRS_SWLEVEL_CH3LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g02d4f17fbefe41a918193d77b639204c">_PRS_SWLEVEL_CH3LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g68d0c529d67fd21616d7bd4367e9ae8b">_PRS_SWLEVEL_CH3LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g0b2f85f931cde674fe2139df74b8f840">_PRS_SWLEVEL_CH3LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g1f153587e837f422b5e2f010cdf8c08e">PRS_SWLEVEL_CH3LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH3LEVEL_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g3c06a0b03a9e5932ca7217c6d0473100">PRS_SWLEVEL_CH4LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#ge697f1a4a5697bdf132b6a066a466fce">_PRS_SWLEVEL_CH4LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g755910355aa76170c5589f83878fcd39">_PRS_SWLEVEL_CH4LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gaad85954f2c83a803e102aac23334296">_PRS_SWLEVEL_CH4LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gb657ca23b04708c904d5aa4cb6126ab4">PRS_SWLEVEL_CH4LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH4LEVEL_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g7ddeb3dc42d98f99d6c20ac29cada48a">PRS_SWLEVEL_CH5LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gee124c5369b67c87897c23365a4cd849">_PRS_SWLEVEL_CH5LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g3e38417472f2356e5506d9d8b75aaa20">_PRS_SWLEVEL_CH5LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gb2149cd14b83aa5bfa019079ac037f89">_PRS_SWLEVEL_CH5LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gc55e246cb0cf623393a186a98f9dd0c2">PRS_SWLEVEL_CH5LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH5LEVEL_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g1e83c5ae47256593785743f4d42763de">_PRS_ROUTE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g64486ed6fae30b45aa7ec57d67d15169">_PRS_ROUTE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000070FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g3f61120a30423a724d8af82b69257bc7">PRS_ROUTE_CH0PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g4356b34aa52716c7992bbc92822f4afc">_PRS_ROUTE_CH0PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g6f7f1b631eed79ccb57e6db97dabba4c">_PRS_ROUTE_CH0PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g36185549aa55f90ffc5d1be4b1f55070">_PRS_ROUTE_CH0PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gd2e7100ea446add762a425e8da10bc74">PRS_ROUTE_CH0PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_CH0PEN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#ge8b31697fea92ed0bc2edc702c9a05b6">PRS_ROUTE_CH1PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gf67225d837a715d6909dd5b6ef5b909f">_PRS_ROUTE_CH1PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g70d4c4e9f65249cacffba14d6e1c0873">_PRS_ROUTE_CH1PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g86aafbf1fc6c280ce588b58ac238ec79">_PRS_ROUTE_CH1PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gba80fcc6a92be38d997755f274905e91">PRS_ROUTE_CH1PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_CH1PEN_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g63fb3666b52412b607b8bc97f5826e28">PRS_ROUTE_CH2PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g02f49463f08965bd1eebc1e37a554499">_PRS_ROUTE_CH2PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g72f460f61a3c0f7fe36560889be3e461">_PRS_ROUTE_CH2PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g5bb6b37032a75dfa14344700cb242f52">_PRS_ROUTE_CH2PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gd802b81aaeb5eed3596d479023f1c32f">PRS_ROUTE_CH2PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_CH2PEN_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gc20136920d7cf658b0abed4cdb0f9b88">PRS_ROUTE_CH3PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g652d937d4b5526780fba5744cc715721">_PRS_ROUTE_CH3PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gb5aa692b84d8747fd35e321521761459">_PRS_ROUTE_CH3PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gd2d9dd5cf0a2df6169cf1636e18ac3e9">_PRS_ROUTE_CH3PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g78c8bd9b42ea804812fe15d8d1e50d40">PRS_ROUTE_CH3PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_CH3PEN_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#ga684e37a8d707e96714f435c2a0b0f0d">_PRS_ROUTE_LOCATION_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g636b0a9717b29e21fdca4506a035e716">_PRS_ROUTE_LOCATION_MASK</a>&nbsp;&nbsp;&nbsp;0x700UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#geb71905fd8099e5a32fdd3d26e534645">_PRS_ROUTE_LOCATION_LOC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g2f67dfc89c4905dd45a7a84f64a6a66c">_PRS_ROUTE_LOCATION_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g24eb54c3e0163a588cce78e873ade5d6">_PRS_ROUTE_LOCATION_LOC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g54fe748d350327cf62dc0f331c808aa8">_PRS_ROUTE_LOCATION_LOC2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g8ee6a7978a1a08ae56cf5283cf0a8a3f">_PRS_ROUTE_LOCATION_LOC3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g8112336819b53dad39f7fc9acbb25022">PRS_ROUTE_LOCATION_LOC0</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_LOCATION_LOC0 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g18ad5742e8a8d0c5d62d1d358cb0eb4d">PRS_ROUTE_LOCATION_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_LOCATION_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g1e057b612c46538b6bc03a03f6fb7e32">PRS_ROUTE_LOCATION_LOC1</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_LOCATION_LOC1 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gd8cb86accb395e541b1e7bcd71bff411">PRS_ROUTE_LOCATION_LOC2</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_LOCATION_LOC2 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g540c7532dbb33bf884a9676edcd67eea">PRS_ROUTE_LOCATION_LOC3</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_LOCATION_LOC3 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gd0a563709dfb1b119309ee4476564f22">_PRS_CH_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g85de3354323cef7c3f39dd63cde6147e">_PRS_CH_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x133F0007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g817be6803fe7800cd03ca4c4170bf159">_PRS_CH_CTRL_SIGSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g2d36c8c56174e5db5abcbc04c1141597">_PRS_CH_CTRL_SIGSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x7UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gfd6e16c30eaef4e96c8d7e71ec5159aa">_PRS_CH_CTRL_SIGSEL_VCMPOUT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gde59af93301160d6983e3d33c4a1b9bc">_PRS_CH_CTRL_SIGSEL_ADC0SINGLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gfad6ca93e1c9f8ea734618c10b0abeb6">_PRS_CH_CTRL_SIGSEL_USART0IRTX</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g29f509ef233ab8e3b389b966a99def1d">_PRS_CH_CTRL_SIGSEL_USARTRF1IRTX</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gc6956bebcb2e0b1db6f5349f75c2ce94">_PRS_CH_CTRL_SIGSEL_TIMER0UF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gde959fb85e9b57478c3b40fd66257c32">_PRS_CH_CTRL_SIGSEL_TIMER1UF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gacb7e6d8aa611cd65d169a1ff2c51f14">_PRS_CH_CTRL_SIGSEL_TIMER2UF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#geb8f8caf167447c839438c779007b5d4">_PRS_CH_CTRL_SIGSEL_RTCOF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gd789e86b470c18c1a8a36562110bf303">_PRS_CH_CTRL_SIGSEL_GPIOPIN0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gaf281e92ef88b7833594c1cb6c53cb9b">_PRS_CH_CTRL_SIGSEL_GPIOPIN8</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gc9425d04093321cc508a98a649ead7bf">_PRS_CH_CTRL_SIGSEL_PCNT0TCC</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#ged456e3f5392833177c4e1311f05cae3">_PRS_CH_CTRL_SIGSEL_ADC0SCAN</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g04c870260039c22df540d0ab6dfc0200">_PRS_CH_CTRL_SIGSEL_USART0TXC</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g43eafc1a17cef1182771c0beafb1df9b">_PRS_CH_CTRL_SIGSEL_USARTRF1TXC</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gfbbd8baa929834533ff8911a936b5664">_PRS_CH_CTRL_SIGSEL_TIMER0OF</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g79452f30afc24153299fbadc093238cc">_PRS_CH_CTRL_SIGSEL_TIMER1OF</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g4f347ba792b9ef7c9bf26e5c40c05103">_PRS_CH_CTRL_SIGSEL_TIMER2OF</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g3ca9c6b45f6c8513dd5c2e361f0e7e32">_PRS_CH_CTRL_SIGSEL_RTCCOMP0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g62ba89281fe564ca60163575fa56250d">_PRS_CH_CTRL_SIGSEL_GPIOPIN1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g1205b2cd1f7614bf3fa8bea2e8275493">_PRS_CH_CTRL_SIGSEL_GPIOPIN9</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g017a7dd9995d1e88623bc1ee24a9103b">_PRS_CH_CTRL_SIGSEL_USART0RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gb381b49e0acd47a2102c67b6e8122af5">_PRS_CH_CTRL_SIGSEL_USARTRF1RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g517322cdcac75fead5ebef0212dec852">_PRS_CH_CTRL_SIGSEL_TIMER0CC0</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g6b866f2d2ff9d86f3fe30f236b2fc751">_PRS_CH_CTRL_SIGSEL_TIMER1CC0</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g4474b23e8a09d2824fa8e6ff443cca6f">_PRS_CH_CTRL_SIGSEL_TIMER2CC0</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gd7dd59df4e6c1639a7ffe35730ededc5">_PRS_CH_CTRL_SIGSEL_RTCCOMP1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gc36735a7b6bd5a214aba6bdd8a11bcdf">_PRS_CH_CTRL_SIGSEL_GPIOPIN2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g6a5060e31c8356ad0c0bfb527252bd27">_PRS_CH_CTRL_SIGSEL_GPIOPIN10</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gb61a70a13feff6c60b0a310c746d32ee">_PRS_CH_CTRL_SIGSEL_TIMER0CC1</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g5c7a68a182d7a9ece383be54d8648f8a">_PRS_CH_CTRL_SIGSEL_TIMER1CC1</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g5f5e19fd16d344bb298efae39d4ba27f">_PRS_CH_CTRL_SIGSEL_TIMER2CC1</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g620f1569a580419059b5dad61647256e">_PRS_CH_CTRL_SIGSEL_GPIOPIN3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gb5a087428ba5be2c49e2aa52ded4a903">_PRS_CH_CTRL_SIGSEL_GPIOPIN11</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gdcacfa3e28e5a1519e96b97f8ce548d2">_PRS_CH_CTRL_SIGSEL_TIMER0CC2</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g4d840218244c71f9990a7b1cb933118c">_PRS_CH_CTRL_SIGSEL_TIMER1CC2</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g5b263b8539983e78b950448d59b47e80">_PRS_CH_CTRL_SIGSEL_TIMER2CC2</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gd7254eaacfaf503763af51c1e2fca241">_PRS_CH_CTRL_SIGSEL_GPIOPIN4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g3a90004974156984e962e104f6e8cc71">_PRS_CH_CTRL_SIGSEL_GPIOPIN12</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gafe90797830caf0f7732f673abf35e84">_PRS_CH_CTRL_SIGSEL_GPIOPIN5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gb1ec6280c56b4427758246813cecaa8a">_PRS_CH_CTRL_SIGSEL_GPIOPIN13</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gefd05b068b8572e50ab8a75d257d7171">_PRS_CH_CTRL_SIGSEL_GPIOPIN6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g3443f38c54796d23752e6b343f834e67">_PRS_CH_CTRL_SIGSEL_GPIOPIN14</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g85abc8e7f195ea48967d5ad5192bef8d">_PRS_CH_CTRL_SIGSEL_GPIOPIN7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#ga449617edffa499c5ef643278e66678e">_PRS_CH_CTRL_SIGSEL_GPIOPIN15</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gfad22584b9290fd2fee23a77dcb7c1e1">PRS_CH_CTRL_SIGSEL_VCMPOUT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_VCMPOUT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g76718c370048a716ff13d54d52663070">PRS_CH_CTRL_SIGSEL_ADC0SINGLE</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ADC0SINGLE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g706768d82157b4a00bb1c16028162a86">PRS_CH_CTRL_SIGSEL_USART0IRTX</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0IRTX &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g7c0462ffb6a865e6586b93719c9d4768">PRS_CH_CTRL_SIGSEL_USARTRF1IRTX</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USARTRF1IRTX &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gc00a17f59ef3f6d91d2cd82eee43fa9e">PRS_CH_CTRL_SIGSEL_TIMER0UF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0UF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g76697c35948199a2b5723766f30a7ff4">PRS_CH_CTRL_SIGSEL_TIMER1UF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1UF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g9d269d617f430b617cd75d0074000e11">PRS_CH_CTRL_SIGSEL_TIMER2UF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2UF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g140f067bc546484319a76f78719d990a">PRS_CH_CTRL_SIGSEL_RTCOF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCOF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gb6f6a7d871d54759467f1e0c01a38673">PRS_CH_CTRL_SIGSEL_GPIOPIN0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g4ae8335ac21ca1108f7815acdbb40763">PRS_CH_CTRL_SIGSEL_GPIOPIN8</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN8 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g2fc1c0996c7f665559648974e897a924">PRS_CH_CTRL_SIGSEL_PCNT0TCC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PCNT0TCC &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#ga01dc9a580cd2247f2531d74a5ae873a">PRS_CH_CTRL_SIGSEL_ADC0SCAN</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ADC0SCAN &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gf580f500e6efca674447735401ff4aec">PRS_CH_CTRL_SIGSEL_USART0TXC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0TXC &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g99d1224fce03fd15d3fa0de125db922d">PRS_CH_CTRL_SIGSEL_USARTRF1TXC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USARTRF1TXC &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gbe6b925ab91893d157b089831fbfc4f5">PRS_CH_CTRL_SIGSEL_TIMER0OF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0OF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gc635883215a112e39e624392fc21fd78">PRS_CH_CTRL_SIGSEL_TIMER1OF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1OF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g7fa4ff5d16769425f5ad0d508dcc64e6">PRS_CH_CTRL_SIGSEL_TIMER2OF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2OF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gee3cfedbe8f8290a6a155dde00d64271">PRS_CH_CTRL_SIGSEL_RTCCOMP0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCOMP0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gbe2a84e58f2ece064455df1da505a869">PRS_CH_CTRL_SIGSEL_GPIOPIN1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gca7c21155f7362490bfd8f5179d65756">PRS_CH_CTRL_SIGSEL_GPIOPIN9</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN9 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g3bee3d42cfb03b19b6fc29bab5697700">PRS_CH_CTRL_SIGSEL_USART0RXDATAV</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g603b0886f199804e06a706d2e3fd2418">PRS_CH_CTRL_SIGSEL_USARTRF1RXDATAV</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USARTRF1RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g4b693798cc1c8a7021363f0effcd01ca">PRS_CH_CTRL_SIGSEL_TIMER0CC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g46c95072a414f26fefc78bfe1d6066f5">PRS_CH_CTRL_SIGSEL_TIMER1CC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g5556d34ac0419bc5137cac1ee7582b58">PRS_CH_CTRL_SIGSEL_TIMER2CC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#ga12c443c22224ec74189055ca25339c2">PRS_CH_CTRL_SIGSEL_RTCCOMP1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCOMP1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gd00494ce69289141b10e3fc7fe3fe80c">PRS_CH_CTRL_SIGSEL_GPIOPIN2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g3367ef8a287e62d6ec0d701a86b95e87">PRS_CH_CTRL_SIGSEL_GPIOPIN10</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN10 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g7f42a9a994ad3ca7f824701c8667082f">PRS_CH_CTRL_SIGSEL_TIMER0CC1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#ga87f446fa919df5e8f398c13ae31500c">PRS_CH_CTRL_SIGSEL_TIMER1CC1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gd36124b5af63366f5241322af2f4cc14">PRS_CH_CTRL_SIGSEL_TIMER2CC1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g3a4203b58cca23222507f906d9739874">PRS_CH_CTRL_SIGSEL_GPIOPIN3</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN3 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g10ebbc69abadd60e34bea810dfd1a0e4">PRS_CH_CTRL_SIGSEL_GPIOPIN11</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN11 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g3d25dd53bfb9b16fc587b030638b735d">PRS_CH_CTRL_SIGSEL_TIMER0CC2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g741779e211e24525b289c10710bc30eb">PRS_CH_CTRL_SIGSEL_TIMER1CC2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g152c929de79ff18b8f2edae2091880f7">PRS_CH_CTRL_SIGSEL_TIMER2CC2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g63c695f10b4f4fb227b8e856b20ac7e4">PRS_CH_CTRL_SIGSEL_GPIOPIN4</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN4 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g1c5b619600de181781c6a2f893b47e34">PRS_CH_CTRL_SIGSEL_GPIOPIN12</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN12 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g6f91ed1413c6360b29ad6ea7a7096a54">PRS_CH_CTRL_SIGSEL_GPIOPIN5</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN5 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gc4bd15b44887f205d3e91c65c12eeab7">PRS_CH_CTRL_SIGSEL_GPIOPIN13</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN13 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g9f1505d7b6d54d1016f51e83ffbf7eb0">PRS_CH_CTRL_SIGSEL_GPIOPIN6</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN6 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g1c12066d18f663c7c7f5dddf35e112e1">PRS_CH_CTRL_SIGSEL_GPIOPIN14</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN14 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g41ed065e6745f25521f60466dbb95d55">PRS_CH_CTRL_SIGSEL_GPIOPIN7</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN7 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g7ad47b6e1d0def5858d962b19975432a">PRS_CH_CTRL_SIGSEL_GPIOPIN15</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN15 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gdc44f7e0f59fa9d81e5589d77158c8e9">_PRS_CH_CTRL_SOURCESEL_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g3a7487965459eeccdd641d169bb1262a">_PRS_CH_CTRL_SOURCESEL_MASK</a>&nbsp;&nbsp;&nbsp;0x3F0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g2204a00ff1c3deb7d5cffd1dc37827ca">_PRS_CH_CTRL_SOURCESEL_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gac04fc5afdbc694f6196ec77cb3a3cf0">_PRS_CH_CTRL_SOURCESEL_VCMP</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gac17b2021300eb950d03c6e6a3eeb7da">_PRS_CH_CTRL_SOURCESEL_ADC0</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gcf4c33327d4464408ac5902386873a7e">_PRS_CH_CTRL_SOURCESEL_USART0</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#ge24c993a7efe57cc68a2813c761ab936">_PRS_CH_CTRL_SOURCESEL_USARTRF1</a>&nbsp;&nbsp;&nbsp;0x00000011UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g122e8c2af23b8d1fa904fb8297ebf545">_PRS_CH_CTRL_SOURCESEL_TIMER0</a>&nbsp;&nbsp;&nbsp;0x0000001CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g8ca4873e3b294c8d19b18ff39e3ae02e">_PRS_CH_CTRL_SOURCESEL_TIMER1</a>&nbsp;&nbsp;&nbsp;0x0000001DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gbb9d09e4d2eb989f2dfdf20d50af99ec">_PRS_CH_CTRL_SOURCESEL_TIMER2</a>&nbsp;&nbsp;&nbsp;0x0000001EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gab56c4cb4d47dc8f42ee94b438c03e21">_PRS_CH_CTRL_SOURCESEL_RTC</a>&nbsp;&nbsp;&nbsp;0x00000028UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gc98fdcefa552c264b4f59252863aaee1">_PRS_CH_CTRL_SOURCESEL_GPIOL</a>&nbsp;&nbsp;&nbsp;0x00000030UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g3948e0005fc96dca6230a67eacea6523">_PRS_CH_CTRL_SOURCESEL_GPIOH</a>&nbsp;&nbsp;&nbsp;0x00000031UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gebedc8cd3d7ba5677133ab2d2dd0cad1">_PRS_CH_CTRL_SOURCESEL_PCNT0</a>&nbsp;&nbsp;&nbsp;0x00000036UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gf4257b6773dc3ee4b6e6ee7ffbe442a6">PRS_CH_CTRL_SOURCESEL_NONE</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_NONE &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#ga1d36d3bda3e26eebb0ca7e0f8ef4431">PRS_CH_CTRL_SOURCESEL_VCMP</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_VCMP &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gda44d0d2ddc16c700c921a6ee21e1848">PRS_CH_CTRL_SOURCESEL_ADC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ADC0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g28e4b5835165a55fe73e34f31b36b585">PRS_CH_CTRL_SOURCESEL_USART0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USART0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g492835cf00596d301e4ec8bc2c144141">PRS_CH_CTRL_SOURCESEL_USARTRF1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USARTRF1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g946819b2e4a99179651f73fe66970720">PRS_CH_CTRL_SOURCESEL_TIMER0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gc18dfc8f91faff990d0ab4c595486683">PRS_CH_CTRL_SOURCESEL_TIMER1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g0f314e0b519cd758640418e878daa58a">PRS_CH_CTRL_SOURCESEL_TIMER2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER2 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gba99b54c693295c2a0363bda375c06d1">PRS_CH_CTRL_SOURCESEL_RTC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_RTC &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gd9935e476e6fc2f0eae913cdda1506c9">PRS_CH_CTRL_SOURCESEL_GPIOL</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_GPIOL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g0044f19dcfb01574337fd4e05147270e">PRS_CH_CTRL_SOURCESEL_GPIOH</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_GPIOH &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gd2e55761a472731a511daa0a30a0dea3">PRS_CH_CTRL_SOURCESEL_PCNT0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_PCNT0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g9d99ba164532805668cd6221917fe124">_PRS_CH_CTRL_EDSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g3c1affdd7e4f63baed3d8ad36909c818">_PRS_CH_CTRL_EDSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x3000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g0fa51602b5956dc3b3cb899ebc8e3db9">_PRS_CH_CTRL_EDSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g5ee943aba476b82808bdf0ef2c5fe188">_PRS_CH_CTRL_EDSEL_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g75cea2dacf6fdcba0e93046fd1487cbe">_PRS_CH_CTRL_EDSEL_POSEDGE</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gfe887098478fa2690a439693870ea844">_PRS_CH_CTRL_EDSEL_NEGEDGE</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g4f1380bfca76aba7f0b33399582cb977">_PRS_CH_CTRL_EDSEL_BOTHEDGES</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g1f8c411b984a791a0378b87496555291">PRS_CH_CTRL_EDSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_DEFAULT &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gd2e8f3971f911576d36121fc2fa50fcb">PRS_CH_CTRL_EDSEL_OFF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_OFF &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g629937c225db1e00a996bbba5bc0dfa9">PRS_CH_CTRL_EDSEL_POSEDGE</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_POSEDGE &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g03fd7be0967b8ad13fc5251643a0c2a6">PRS_CH_CTRL_EDSEL_NEGEDGE</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_NEGEDGE &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g9ed74f2cef37af34d0d919470497afc7">PRS_CH_CTRL_EDSEL_BOTHEDGES</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_BOTHEDGES &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g776bf2cd206588212b9e638163017e47">PRS_CH_CTRL_ASYNC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g7c298433ecf665c32d77ae355eacb451">_PRS_CH_CTRL_ASYNC_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g30c73fb349043fcd019f17558f692c0b">_PRS_CH_CTRL_ASYNC_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gbc8419e019664888ca2822d992e51350">_PRS_CH_CTRL_ASYNC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g11857e54b77535a319cc7916ed4816e8">PRS_CH_CTRL_ASYNC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_ASYNC_DEFAULT &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g8e100eceab59d59b5f0524fb12b5eb0c">_PRS_TRACECTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#ga0369a60c6d08f65160a9dde2335ead8">_PRS_TRACECTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F0FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gfcc4bd9458ff5110bdee5569c0b3b828">PRS_TRACECTRL_TSTARTEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g6c3b5ac6522be60ad9d0294bdf728f8c">_PRS_TRACECTRL_TSTARTEN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g478e1c8c229b3da4952018c67743cae6">_PRS_TRACECTRL_TSTARTEN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g7167f2563be64c40e8bf878141b23c8b">_PRS_TRACECTRL_TSTARTEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gb2b4c4377c4bb611f97081f0984d1b90">PRS_TRACECTRL_TSTARTEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTARTEN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gb33c787bbd894eecfe378873792f4ecd">_PRS_TRACECTRL_TSTART_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gceabec5a1108e4872ee167cf89dddaf8">_PRS_TRACECTRL_TSTART_MASK</a>&nbsp;&nbsp;&nbsp;0xEUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g90a179900d276725fd67cf454a57714b">_PRS_TRACECTRL_TSTART_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g4962022369f14af2cb8bf453db975648">_PRS_TRACECTRL_TSTART_PRSCH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#ge371ef09ccc1033dcb3b36e59c638ee5">_PRS_TRACECTRL_TSTART_PRSCH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g6998986f03a075be57239ac7afe6bb21">_PRS_TRACECTRL_TSTART_PRSCH2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g5889d411da308c0df4be49916a5ff93d">_PRS_TRACECTRL_TSTART_PRSCH3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gb4565adcd2dcec33a1547f171f14ad66">_PRS_TRACECTRL_TSTART_PRSCH4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g57b46be081abd0eb121503c6bed2ebc1">_PRS_TRACECTRL_TSTART_PRSCH5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g1a2252015cdffa2c62bd22adb2e60951">PRS_TRACECTRL_TSTART_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTART_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g9f1a778c8332fd3b04143b236efcbd39">PRS_TRACECTRL_TSTART_PRSCH0</a>&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTART_PRSCH0 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g14da3c0a25fcdf950541bb43d0165c0e">PRS_TRACECTRL_TSTART_PRSCH1</a>&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTART_PRSCH1 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g3719a6b90167c199fcebf5a3720546ac">PRS_TRACECTRL_TSTART_PRSCH2</a>&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTART_PRSCH2 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g95a878dbd6c620e3583e670967ac39c6">PRS_TRACECTRL_TSTART_PRSCH3</a>&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTART_PRSCH3 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g086ceec967fc9163616efa1e4ea86506">PRS_TRACECTRL_TSTART_PRSCH4</a>&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTART_PRSCH4 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g3b619c1e869e785823ce6e05e906d54a">PRS_TRACECTRL_TSTART_PRSCH5</a>&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTART_PRSCH5 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gf7fd4dff67d951b009f071d52a88ec36">PRS_TRACECTRL_TSTOPEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g4349ac3cd5cb7b6c4e612bd7b16e11f1">_PRS_TRACECTRL_TSTOPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g6a78b9a1c5a705bbbfcc7381cc67ad5e">_PRS_TRACECTRL_TSTOPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g4d507a1fbb006e10ee3ccc189bc293fe">_PRS_TRACECTRL_TSTOPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#ge3c6a32ea1d200a0311c1d66cbbcecd8">PRS_TRACECTRL_TSTOPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTOPEN_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gdef2b65690fcab3740911c187b3f4ae0">_PRS_TRACECTRL_TSTOP_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g53e0208c01c960750ba593047d3a5ed5">_PRS_TRACECTRL_TSTOP_MASK</a>&nbsp;&nbsp;&nbsp;0xE00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g9004d81bb961312456468034419ef1b2">_PRS_TRACECTRL_TSTOP_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g63158f2e204d190dd1da4b20a1a47053">_PRS_TRACECTRL_TSTOP_PRSCH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g8668fc85dca95ce0b4eb084eb3b79a3f">_PRS_TRACECTRL_TSTOP_PRSCH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g3d4d91e9e63dbe96b5efe9836c80a536">_PRS_TRACECTRL_TSTOP_PRSCH2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g61bae473d88016bbaec7fd05634f3f16">_PRS_TRACECTRL_TSTOP_PRSCH3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#ga2f37bf66eb6283cc766a9223a331713">_PRS_TRACECTRL_TSTOP_PRSCH4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g719f72107ccbef4e57e243262c47f783">_PRS_TRACECTRL_TSTOP_PRSCH5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g4efae8e87b4c5baf04deba41b39d8360">PRS_TRACECTRL_TSTOP_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTOP_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g2c99fe981bea7c277d110841cfb83cb8">PRS_TRACECTRL_TSTOP_PRSCH0</a>&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTOP_PRSCH0 &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g8cac554f0ccda359becdbb59051a4dd9">PRS_TRACECTRL_TSTOP_PRSCH1</a>&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTOP_PRSCH1 &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g8b775d99ee6a035b5b696a814386fda0">PRS_TRACECTRL_TSTOP_PRSCH2</a>&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTOP_PRSCH2 &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#gf5b700409e9e8ae8bad4b0bc830fbd2a">PRS_TRACECTRL_TSTOP_PRSCH3</a>&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTOP_PRSCH3 &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g1c0dee3c5bef0b1852a08b75e4ce85f1">PRS_TRACECTRL_TSTOP_PRSCH4</a>&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTOP_PRSCH4 &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32HG220F64R63__PRS__BitFields.html#g4b2aead1394eea873a2139b8245b2025">PRS_TRACECTRL_TSTOP_PRSCH5</a>&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTOP_PRSCH5 &lt;&lt; 9)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="gbc8419e019664888ca2822d992e51350"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_ASYNC_DEFAULT" ref="gbc8419e019664888ca2822d992e51350" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ASYNC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01781">1781</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g30c73fb349043fcd019f17558f692c0b"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_ASYNC_MASK" ref="g30c73fb349043fcd019f17558f692c0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ASYNC_MASK&nbsp;&nbsp;&nbsp;0x10000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_ASYNC 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01780">1780</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c298433ecf665c32d77ae355eacb451"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_ASYNC_SHIFT" ref="g7c298433ecf665c32d77ae355eacb451" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ASYNC_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_ASYNC 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01779">1779</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4f1380bfca76aba7f0b33399582cb977"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_EDSEL_BOTHEDGES" ref="g4f1380bfca76aba7f0b33399582cb977" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_BOTHEDGES&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BOTHEDGES for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01772">1772</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0fa51602b5956dc3b3cb899ebc8e3db9"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_EDSEL_DEFAULT" ref="g0fa51602b5956dc3b3cb899ebc8e3db9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01768">1768</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c1affdd7e4f63baed3d8ad36909c818"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_EDSEL_MASK" ref="g3c1affdd7e4f63baed3d8ad36909c818" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_MASK&nbsp;&nbsp;&nbsp;0x3000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_EDSEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01767">1767</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe887098478fa2690a439693870ea844"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_EDSEL_NEGEDGE" ref="gfe887098478fa2690a439693870ea844" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_NEGEDGE&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NEGEDGE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01771">1771</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ee943aba476b82808bdf0ef2c5fe188"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_EDSEL_OFF" ref="g5ee943aba476b82808bdf0ef2c5fe188" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_OFF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OFF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01769">1769</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g75cea2dacf6fdcba0e93046fd1487cbe"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_EDSEL_POSEDGE" ref="g75cea2dacf6fdcba0e93046fd1487cbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_POSEDGE&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode POSEDGE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01770">1770</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d99ba164532805668cd6221917fe124"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_EDSEL_SHIFT" ref="g9d99ba164532805668cd6221917fe124" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_EDSEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01766">1766</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g85de3354323cef7c3f39dd63cde6147e"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_MASK" ref="g85de3354323cef7c3f39dd63cde6147e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_MASK&nbsp;&nbsp;&nbsp;0x133F0007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01649">1649</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd0a563709dfb1b119309ee4476564f22"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_RESETVALUE" ref="gd0a563709dfb1b119309ee4476564f22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01648">1648</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ged456e3f5392833177c4e1311f05cae3"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_ADC0SCAN" ref="ged456e3f5392833177c4e1311f05cae3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ADC0SCAN&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC0SCAN for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01663">1663</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gde59af93301160d6983e3d33c4a1b9bc"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_ADC0SINGLE" ref="gde59af93301160d6983e3d33c4a1b9bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ADC0SINGLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC0SINGLE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01653">1653</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd789e86b470c18c1a8a36562110bf303"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN0" ref="gd789e86b470c18c1a8a36562110bf303" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01660">1660</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g62ba89281fe564ca60163575fa56250d"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN1" ref="g62ba89281fe564ca60163575fa56250d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01670">1670</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a5060e31c8356ad0c0bfb527252bd27"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN10" ref="g6a5060e31c8356ad0c0bfb527252bd27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN10&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN10 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01679">1679</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5a087428ba5be2c49e2aa52ded4a903"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN11" ref="gb5a087428ba5be2c49e2aa52ded4a903" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN11&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN11 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01684">1684</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a90004974156984e962e104f6e8cc71"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN12" ref="g3a90004974156984e962e104f6e8cc71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN12&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN12 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01689">1689</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1ec6280c56b4427758246813cecaa8a"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN13" ref="gb1ec6280c56b4427758246813cecaa8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN13&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN13 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01691">1691</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3443f38c54796d23752e6b343f834e67"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN14" ref="g3443f38c54796d23752e6b343f834e67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN14&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN14 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01693">1693</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ga449617edffa499c5ef643278e66678e"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN15" ref="ga449617edffa499c5ef643278e66678e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN15&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN15 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01695">1695</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc36735a7b6bd5a214aba6bdd8a11bcdf"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN2" ref="gc36735a7b6bd5a214aba6bdd8a11bcdf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01678">1678</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g620f1569a580419059b5dad61647256e"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN3" ref="g620f1569a580419059b5dad61647256e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN3 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01683">1683</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7254eaacfaf503763af51c1e2fca241"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN4" ref="gd7254eaacfaf503763af51c1e2fca241" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN4 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01688">1688</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gafe90797830caf0f7732f673abf35e84"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN5" ref="gafe90797830caf0f7732f673abf35e84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN5 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01690">1690</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gefd05b068b8572e50ab8a75d257d7171"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN6" ref="gefd05b068b8572e50ab8a75d257d7171" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN6 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01692">1692</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g85abc8e7f195ea48967d5ad5192bef8d"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN7" ref="g85abc8e7f195ea48967d5ad5192bef8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN7 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01694">1694</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf281e92ef88b7833594c1cb6c53cb9b"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN8" ref="gaf281e92ef88b7833594c1cb6c53cb9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN8&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN8 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01661">1661</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1205b2cd1f7614bf3fa8bea2e8275493"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN9" ref="g1205b2cd1f7614bf3fa8bea2e8275493" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN9&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN9 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01671">1671</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g2d36c8c56174e5db5abcbc04c1141597"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_MASK" ref="g2d36c8c56174e5db5abcbc04c1141597" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_MASK&nbsp;&nbsp;&nbsp;0x7UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_SIGSEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01651">1651</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc9425d04093321cc508a98a649ead7bf"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_PCNT0TCC" ref="gc9425d04093321cc508a98a649ead7bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_PCNT0TCC&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PCNT0TCC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01662">1662</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3ca9c6b45f6c8513dd5c2e361f0e7e32"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_RTCCOMP0" ref="g3ca9c6b45f6c8513dd5c2e361f0e7e32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_RTCCOMP0&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RTCCOMP0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01669">1669</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7dd59df4e6c1639a7ffe35730ededc5"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_RTCCOMP1" ref="gd7dd59df4e6c1639a7ffe35730ededc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_RTCCOMP1&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RTCCOMP1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01677">1677</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="geb8f8caf167447c839438c779007b5d4"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_RTCOF" ref="geb8f8caf167447c839438c779007b5d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_RTCOF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RTCOF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01659">1659</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g817be6803fe7800cd03ca4c4170bf159"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_SHIFT" ref="g817be6803fe7800cd03ca4c4170bf159" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_SIGSEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01650">1650</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g517322cdcac75fead5ebef0212dec852"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_TIMER0CC0" ref="g517322cdcac75fead5ebef0212dec852" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC0&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01674">1674</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb61a70a13feff6c60b0a310c746d32ee"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_TIMER0CC1" ref="gb61a70a13feff6c60b0a310c746d32ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC1&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01680">1680</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gdcacfa3e28e5a1519e96b97f8ce548d2"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_TIMER0CC2" ref="gdcacfa3e28e5a1519e96b97f8ce548d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC2&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01685">1685</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfbbd8baa929834533ff8911a936b5664"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_TIMER0OF" ref="gfbbd8baa929834533ff8911a936b5664" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0OF&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01666">1666</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6956bebcb2e0b1db6f5349f75c2ce94"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_TIMER0UF" ref="gc6956bebcb2e0b1db6f5349f75c2ce94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0UF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01656">1656</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b866f2d2ff9d86f3fe30f236b2fc751"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_TIMER1CC0" ref="g6b866f2d2ff9d86f3fe30f236b2fc751" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC0&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01675">1675</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c7a68a182d7a9ece383be54d8648f8a"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_TIMER1CC1" ref="g5c7a68a182d7a9ece383be54d8648f8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC1&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01681">1681</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d840218244c71f9990a7b1cb933118c"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_TIMER1CC2" ref="g4d840218244c71f9990a7b1cb933118c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC2&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01686">1686</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g79452f30afc24153299fbadc093238cc"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_TIMER1OF" ref="g79452f30afc24153299fbadc093238cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1OF&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01667">1667</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gde959fb85e9b57478c3b40fd66257c32"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_TIMER1UF" ref="gde959fb85e9b57478c3b40fd66257c32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1UF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01657">1657</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4474b23e8a09d2824fa8e6ff443cca6f"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_TIMER2CC0" ref="g4474b23e8a09d2824fa8e6ff443cca6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER2CC0&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER2CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01676">1676</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f5e19fd16d344bb298efae39d4ba27f"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_TIMER2CC1" ref="g5f5e19fd16d344bb298efae39d4ba27f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER2CC1&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER2CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01682">1682</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b263b8539983e78b950448d59b47e80"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_TIMER2CC2" ref="g5b263b8539983e78b950448d59b47e80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER2CC2&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER2CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01687">1687</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4f347ba792b9ef7c9bf26e5c40c05103"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_TIMER2OF" ref="g4f347ba792b9ef7c9bf26e5c40c05103" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER2OF&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER2OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01668">1668</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gacb7e6d8aa611cd65d169a1ff2c51f14"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_TIMER2UF" ref="gacb7e6d8aa611cd65d169a1ff2c51f14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER2UF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER2UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01658">1658</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfad6ca93e1c9f8ea734618c10b0abeb6"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_USART0IRTX" ref="gfad6ca93e1c9f8ea734618c10b0abeb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART0IRTX&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0IRTX for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01654">1654</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g017a7dd9995d1e88623bc1ee24a9103b"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_USART0RXDATAV" ref="g017a7dd9995d1e88623bc1ee24a9103b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART0RXDATAV&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01672">1672</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g04c870260039c22df540d0ab6dfc0200"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_USART0TXC" ref="g04c870260039c22df540d0ab6dfc0200" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART0TXC&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01664">1664</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g29f509ef233ab8e3b389b966a99def1d"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_USARTRF1IRTX" ref="g29f509ef233ab8e3b389b966a99def1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USARTRF1IRTX&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USARTRF1IRTX for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01655">1655</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb381b49e0acd47a2102c67b6e8122af5"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_USARTRF1RXDATAV" ref="gb381b49e0acd47a2102c67b6e8122af5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USARTRF1RXDATAV&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USARTRF1RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01673">1673</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g43eafc1a17cef1182771c0beafb1df9b"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_USARTRF1TXC" ref="g43eafc1a17cef1182771c0beafb1df9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USARTRF1TXC&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USARTRF1TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01665">1665</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd6e16c30eaef4e96c8d7e71ec5159aa"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SIGSEL_VCMPOUT" ref="gfd6e16c30eaef4e96c8d7e71ec5159aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_VCMPOUT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode VCMPOUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01652">1652</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gac17b2021300eb950d03c6e6a3eeb7da"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SOURCESEL_ADC0" ref="gac17b2021300eb950d03c6e6a3eeb7da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_ADC0&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01744">1744</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3948e0005fc96dca6230a67eacea6523"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SOURCESEL_GPIOH" ref="g3948e0005fc96dca6230a67eacea6523" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_GPIOH&nbsp;&nbsp;&nbsp;0x00000031UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOH for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01752">1752</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc98fdcefa552c264b4f59252863aaee1"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SOURCESEL_GPIOL" ref="gc98fdcefa552c264b4f59252863aaee1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_GPIOL&nbsp;&nbsp;&nbsp;0x00000030UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOL for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01751">1751</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a7487965459eeccdd641d169bb1262a"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SOURCESEL_MASK" ref="g3a7487965459eeccdd641d169bb1262a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_MASK&nbsp;&nbsp;&nbsp;0x3F0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_SOURCESEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01741">1741</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g2204a00ff1c3deb7d5cffd1dc37827ca"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SOURCESEL_NONE" ref="g2204a00ff1c3deb7d5cffd1dc37827ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_NONE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NONE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01742">1742</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gebedc8cd3d7ba5677133ab2d2dd0cad1"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SOURCESEL_PCNT0" ref="gebedc8cd3d7ba5677133ab2d2dd0cad1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_PCNT0&nbsp;&nbsp;&nbsp;0x00000036UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PCNT0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01753">1753</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gab56c4cb4d47dc8f42ee94b438c03e21"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SOURCESEL_RTC" ref="gab56c4cb4d47dc8f42ee94b438c03e21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_RTC&nbsp;&nbsp;&nbsp;0x00000028UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RTC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01750">1750</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc44f7e0f59fa9d81e5589d77158c8e9"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SOURCESEL_SHIFT" ref="gdc44f7e0f59fa9d81e5589d77158c8e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_SOURCESEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01740">1740</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g122e8c2af23b8d1fa904fb8297ebf545"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SOURCESEL_TIMER0" ref="g122e8c2af23b8d1fa904fb8297ebf545" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_TIMER0&nbsp;&nbsp;&nbsp;0x0000001CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01747">1747</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ca4873e3b294c8d19b18ff39e3ae02e"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SOURCESEL_TIMER1" ref="g8ca4873e3b294c8d19b18ff39e3ae02e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_TIMER1&nbsp;&nbsp;&nbsp;0x0000001DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01748">1748</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb9d09e4d2eb989f2dfdf20d50af99ec"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SOURCESEL_TIMER2" ref="gbb9d09e4d2eb989f2dfdf20d50af99ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_TIMER2&nbsp;&nbsp;&nbsp;0x0000001EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01749">1749</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf4c33327d4464408ac5902386873a7e"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SOURCESEL_USART0" ref="gcf4c33327d4464408ac5902386873a7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_USART0&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01745">1745</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ge24c993a7efe57cc68a2813c761ab936"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SOURCESEL_USARTRF1" ref="ge24c993a7efe57cc68a2813c761ab936" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_USARTRF1&nbsp;&nbsp;&nbsp;0x00000011UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USARTRF1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01746">1746</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gac04fc5afdbc694f6196ec77cb3a3cf0"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_CH_CTRL_SOURCESEL_VCMP" ref="gac04fc5afdbc694f6196ec77cb3a3cf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_VCMP&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode VCMP for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01743">1743</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g36185549aa55f90ffc5d1be4b1f55070"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_CH0PEN_DEFAULT" ref="g36185549aa55f90ffc5d1be4b1f55070" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH0PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01617">1617</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f7f1b631eed79ccb57e6db97dabba4c"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_CH0PEN_MASK" ref="g6f7f1b631eed79ccb57e6db97dabba4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH0PEN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH0PEN 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01616">1616</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4356b34aa52716c7992bbc92822f4afc"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_CH0PEN_SHIFT" ref="g4356b34aa52716c7992bbc92822f4afc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH0PEN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH0PEN 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01615">1615</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g86aafbf1fc6c280ce588b58ac238ec79"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_CH1PEN_DEFAULT" ref="g86aafbf1fc6c280ce588b58ac238ec79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH1PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01622">1622</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g70d4c4e9f65249cacffba14d6e1c0873"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_CH1PEN_MASK" ref="g70d4c4e9f65249cacffba14d6e1c0873" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH1PEN_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH1PEN 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01621">1621</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gf67225d837a715d6909dd5b6ef5b909f"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_CH1PEN_SHIFT" ref="gf67225d837a715d6909dd5b6ef5b909f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH1PEN_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH1PEN 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01620">1620</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5bb6b37032a75dfa14344700cb242f52"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_CH2PEN_DEFAULT" ref="g5bb6b37032a75dfa14344700cb242f52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH2PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01627">1627</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g72f460f61a3c0f7fe36560889be3e461"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_CH2PEN_MASK" ref="g72f460f61a3c0f7fe36560889be3e461" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH2PEN_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH2PEN 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01626">1626</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g02f49463f08965bd1eebc1e37a554499"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_CH2PEN_SHIFT" ref="g02f49463f08965bd1eebc1e37a554499" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH2PEN_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH2PEN 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01625">1625</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2d9dd5cf0a2df6169cf1636e18ac3e9"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_CH3PEN_DEFAULT" ref="gd2d9dd5cf0a2df6169cf1636e18ac3e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH3PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01632">1632</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5aa692b84d8747fd35e321521761459"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_CH3PEN_MASK" ref="gb5aa692b84d8747fd35e321521761459" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH3PEN_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH3PEN 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01631">1631</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g652d937d4b5526780fba5744cc715721"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_CH3PEN_SHIFT" ref="g652d937d4b5526780fba5744cc715721" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_CH3PEN_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH3PEN 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01630">1630</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f67dfc89c4905dd45a7a84f64a6a66c"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_LOCATION_DEFAULT" ref="g2f67dfc89c4905dd45a7a84f64a6a66c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_LOCATION_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01637">1637</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="geb71905fd8099e5a32fdd3d26e534645"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_LOCATION_LOC0" ref="geb71905fd8099e5a32fdd3d26e534645" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_LOCATION_LOC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC0 for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01636">1636</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g24eb54c3e0163a588cce78e873ade5d6"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_LOCATION_LOC1" ref="g24eb54c3e0163a588cce78e873ade5d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_LOCATION_LOC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC1 for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01638">1638</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g54fe748d350327cf62dc0f331c808aa8"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_LOCATION_LOC2" ref="g54fe748d350327cf62dc0f331c808aa8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_LOCATION_LOC2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC2 for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01639">1639</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ee6a7978a1a08ae56cf5283cf0a8a3f"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_LOCATION_LOC3" ref="g8ee6a7978a1a08ae56cf5283cf0a8a3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_LOCATION_LOC3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC3 for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01640">1640</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g636b0a9717b29e21fdca4506a035e716"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_LOCATION_MASK" ref="g636b0a9717b29e21fdca4506a035e716" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_LOCATION_MASK&nbsp;&nbsp;&nbsp;0x700UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_LOCATION 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01635">1635</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ga684e37a8d707e96714f435c2a0b0f0d"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_LOCATION_SHIFT" ref="ga684e37a8d707e96714f435c2a0b0f0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_LOCATION_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_LOCATION 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01634">1634</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g64486ed6fae30b45aa7ec57d67d15169"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_MASK" ref="g64486ed6fae30b45aa7ec57d67d15169" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_MASK&nbsp;&nbsp;&nbsp;0x0000070FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01613">1613</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e83c5ae47256593785743f4d42763de"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_ROUTE_RESETVALUE" ref="g1e83c5ae47256593785743f4d42763de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01612">1612</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6b7a9be4702c70797b9beaa5ca4c283"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH0LEVEL_DEFAULT" ref="gc6b7a9be4702c70797b9beaa5ca4c283" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH0LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01583">1583</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g04e2e56f9003cd6ea6a51f9b802279be"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH0LEVEL_MASK" ref="g04e2e56f9003cd6ea6a51f9b802279be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH0LEVEL_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH0LEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01582">1582</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e1f525b00b4466c77da8037b66b9bfb"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH0LEVEL_SHIFT" ref="g7e1f525b00b4466c77da8037b66b9bfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH0LEVEL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH0LEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01581">1581</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g844e86a2e412df19d7a21117c8e9fcef"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH1LEVEL_DEFAULT" ref="g844e86a2e412df19d7a21117c8e9fcef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH1LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01588">1588</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9dfa84e502d8c90093045dc4793a1fc9"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH1LEVEL_MASK" ref="g9dfa84e502d8c90093045dc4793a1fc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH1LEVEL_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH1LEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01587">1587</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf5f2ea0475476c63fd57a0ebf11e9e9"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH1LEVEL_SHIFT" ref="gdf5f2ea0475476c63fd57a0ebf11e9e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH1LEVEL_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH1LEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01586">1586</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c179bad8d4dd561922479b3d8ed0d6f"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH2LEVEL_DEFAULT" ref="g7c179bad8d4dd561922479b3d8ed0d6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH2LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01593">1593</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e0b67c62cf3144bf467e5fba6b557cd"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH2LEVEL_MASK" ref="g4e0b67c62cf3144bf467e5fba6b557cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH2LEVEL_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH2LEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01592">1592</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gf65f960bbd86c57739bdf0deeb620f09"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH2LEVEL_SHIFT" ref="gf65f960bbd86c57739bdf0deeb620f09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH2LEVEL_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH2LEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01591">1591</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b2f85f931cde674fe2139df74b8f840"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH3LEVEL_DEFAULT" ref="g0b2f85f931cde674fe2139df74b8f840" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH3LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01598">1598</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g68d0c529d67fd21616d7bd4367e9ae8b"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH3LEVEL_MASK" ref="g68d0c529d67fd21616d7bd4367e9ae8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH3LEVEL_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH3LEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01597">1597</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g02d4f17fbefe41a918193d77b639204c"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH3LEVEL_SHIFT" ref="g02d4f17fbefe41a918193d77b639204c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH3LEVEL_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH3LEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01596">1596</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gaad85954f2c83a803e102aac23334296"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH4LEVEL_DEFAULT" ref="gaad85954f2c83a803e102aac23334296" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH4LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01603">1603</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g755910355aa76170c5589f83878fcd39"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH4LEVEL_MASK" ref="g755910355aa76170c5589f83878fcd39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH4LEVEL_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH4LEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01602">1602</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ge697f1a4a5697bdf132b6a066a466fce"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH4LEVEL_SHIFT" ref="ge697f1a4a5697bdf132b6a066a466fce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH4LEVEL_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH4LEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01601">1601</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2149cd14b83aa5bfa019079ac037f89"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH5LEVEL_DEFAULT" ref="gb2149cd14b83aa5bfa019079ac037f89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH5LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01608">1608</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e38417472f2356e5506d9d8b75aaa20"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH5LEVEL_MASK" ref="g3e38417472f2356e5506d9d8b75aaa20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH5LEVEL_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH5LEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01607">1607</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gee124c5369b67c87897c23365a4cd849"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_CH5LEVEL_SHIFT" ref="gee124c5369b67c87897c23365a4cd849" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH5LEVEL_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH5LEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01606">1606</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc733addf8455b38abfa0a2a0d4024e6a"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_MASK" ref="gc733addf8455b38abfa0a2a0d4024e6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_MASK&nbsp;&nbsp;&nbsp;0x0000003FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01579">1579</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gdeac54101aca47a17ecb61f9f559c811"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWLEVEL_RESETVALUE" ref="gdeac54101aca47a17ecb61f9f559c811" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01578">1578</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd5c23b89db4226729382f2c44f1f49d9"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH0PULSE_DEFAULT" ref="gd5c23b89db4226729382f2c44f1f49d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH0PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01549">1549</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g842bcb3c30296ac18afca2b56a8ce6ab"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH0PULSE_MASK" ref="g842bcb3c30296ac18afca2b56a8ce6ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH0PULSE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH0PULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01548">1548</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e0d36605d5bab8ceffaf0b5ed656cb8"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH0PULSE_SHIFT" ref="g4e0d36605d5bab8ceffaf0b5ed656cb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH0PULSE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH0PULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01547">1547</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6fb1b5120ea80441d41cb7b593bbc6ba"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH1PULSE_DEFAULT" ref="g6fb1b5120ea80441d41cb7b593bbc6ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH1PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01554">1554</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0cd68f32e827c6a06a5aabb234be148c"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH1PULSE_MASK" ref="g0cd68f32e827c6a06a5aabb234be148c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH1PULSE_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH1PULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01553">1553</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9e95394eb0ab7787b2079e907d22cd7b"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH1PULSE_SHIFT" ref="g9e95394eb0ab7787b2079e907d22cd7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH1PULSE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH1PULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01552">1552</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e9b8b736b62f53b0b5e12284e6ffe59"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH2PULSE_DEFAULT" ref="g4e9b8b736b62f53b0b5e12284e6ffe59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH2PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01559">1559</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfaa1e7e199925102d3c08a262db65e8a"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH2PULSE_MASK" ref="gfaa1e7e199925102d3c08a262db65e8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH2PULSE_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH2PULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01558">1558</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g61ebcad9414ce5a7cccaa54912d5d15a"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH2PULSE_SHIFT" ref="g61ebcad9414ce5a7cccaa54912d5d15a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH2PULSE_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH2PULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01557">1557</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ge6a1b90b929ad89379989173e5ce50fc"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH3PULSE_DEFAULT" ref="ge6a1b90b929ad89379989173e5ce50fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH3PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01564">1564</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e2f71181e478510ef883ada7e3cb174"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH3PULSE_MASK" ref="g7e2f71181e478510ef883ada7e3cb174" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH3PULSE_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH3PULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01563">1563</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g30f8a72bc3720526a9c812af478c288d"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH3PULSE_SHIFT" ref="g30f8a72bc3720526a9c812af478c288d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH3PULSE_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH3PULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01562">1562</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gee49a595c3008b4e21e37b82503d5b17"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH4PULSE_DEFAULT" ref="gee49a595c3008b4e21e37b82503d5b17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH4PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01569">1569</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc59ba7081d8c9a1631fcfa799827d260"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH4PULSE_MASK" ref="gc59ba7081d8c9a1631fcfa799827d260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH4PULSE_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH4PULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01568">1568</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa74f4f1a23b360bf4c38e898bcc06af"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH4PULSE_SHIFT" ref="gaa74f4f1a23b360bf4c38e898bcc06af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH4PULSE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH4PULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01567">1567</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7212eb33ce1712f0ec6c6fbfde7f8a80"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH5PULSE_DEFAULT" ref="g7212eb33ce1712f0ec6c6fbfde7f8a80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH5PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01574">1574</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb610ab5b4518d29d8e134d4adbedb120"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH5PULSE_MASK" ref="gb610ab5b4518d29d8e134d4adbedb120" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH5PULSE_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH5PULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01573">1573</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g02696950de6c118d7dae5623e437f60a"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_CH5PULSE_SHIFT" ref="g02696950de6c118d7dae5623e437f60a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH5PULSE_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH5PULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01572">1572</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa2b7d9ce7b1d07e4c577ed71ccb6159"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_MASK" ref="gaa2b7d9ce7b1d07e4c577ed71ccb6159" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_MASK&nbsp;&nbsp;&nbsp;0x0000003FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01545">1545</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ab5f8a8f7976cfe780bb23fc7ca184d"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_SWPULSE_RESETVALUE" ref="g2ab5f8a8f7976cfe780bb23fc7ca184d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01544">1544</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ga0369a60c6d08f65160a9dde2335ead8"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_MASK" ref="ga0369a60c6d08f65160a9dde2335ead8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_MASK&nbsp;&nbsp;&nbsp;0x00000F0FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01786">1786</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e100eceab59d59b5f0524fb12b5eb0c"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_RESETVALUE" ref="g8e100eceab59d59b5f0524fb12b5eb0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01785">1785</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g90a179900d276725fd67cf454a57714b"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTART_DEFAULT" ref="g90a179900d276725fd67cf454a57714b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTART_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01794">1794</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gceabec5a1108e4872ee167cf89dddaf8"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTART_MASK" ref="gceabec5a1108e4872ee167cf89dddaf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTART_MASK&nbsp;&nbsp;&nbsp;0xEUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_TSTART 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01793">1793</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4962022369f14af2cb8bf453db975648"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTART_PRSCH0" ref="g4962022369f14af2cb8bf453db975648" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTART_PRSCH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH0 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01795">1795</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ge371ef09ccc1033dcb3b36e59c638ee5"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTART_PRSCH1" ref="ge371ef09ccc1033dcb3b36e59c638ee5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTART_PRSCH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH1 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01796">1796</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6998986f03a075be57239ac7afe6bb21"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTART_PRSCH2" ref="g6998986f03a075be57239ac7afe6bb21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTART_PRSCH2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH2 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01797">1797</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5889d411da308c0df4be49916a5ff93d"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTART_PRSCH3" ref="g5889d411da308c0df4be49916a5ff93d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTART_PRSCH3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH3 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01798">1798</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4565adcd2dcec33a1547f171f14ad66"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTART_PRSCH4" ref="gb4565adcd2dcec33a1547f171f14ad66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTART_PRSCH4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH4 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01799">1799</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g57b46be081abd0eb121503c6bed2ebc1"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTART_PRSCH5" ref="g57b46be081abd0eb121503c6bed2ebc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTART_PRSCH5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH5 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01800">1800</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb33c787bbd894eecfe378873792f4ecd"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTART_SHIFT" ref="gb33c787bbd894eecfe378873792f4ecd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTART_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_TSTART 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01792">1792</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7167f2563be64c40e8bf878141b23c8b"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTARTEN_DEFAULT" ref="g7167f2563be64c40e8bf878141b23c8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTARTEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01790">1790</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g478e1c8c229b3da4952018c67743cae6"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTARTEN_MASK" ref="g478e1c8c229b3da4952018c67743cae6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTARTEN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_TSTARTEN 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01789">1789</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6c3b5ac6522be60ad9d0294bdf728f8c"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTARTEN_SHIFT" ref="g6c3b5ac6522be60ad9d0294bdf728f8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTARTEN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_TSTARTEN 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01788">1788</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9004d81bb961312456468034419ef1b2"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTOP_DEFAULT" ref="g9004d81bb961312456468034419ef1b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTOP_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01815">1815</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g53e0208c01c960750ba593047d3a5ed5"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTOP_MASK" ref="g53e0208c01c960750ba593047d3a5ed5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTOP_MASK&nbsp;&nbsp;&nbsp;0xE00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_TSTOP 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01814">1814</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g63158f2e204d190dd1da4b20a1a47053"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTOP_PRSCH0" ref="g63158f2e204d190dd1da4b20a1a47053" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTOP_PRSCH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH0 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01816">1816</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g8668fc85dca95ce0b4eb084eb3b79a3f"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTOP_PRSCH1" ref="g8668fc85dca95ce0b4eb084eb3b79a3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTOP_PRSCH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH1 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01817">1817</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d4d91e9e63dbe96b5efe9836c80a536"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTOP_PRSCH2" ref="g3d4d91e9e63dbe96b5efe9836c80a536" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTOP_PRSCH2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH2 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01818">1818</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g61bae473d88016bbaec7fd05634f3f16"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTOP_PRSCH3" ref="g61bae473d88016bbaec7fd05634f3f16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTOP_PRSCH3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH3 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01819">1819</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ga2f37bf66eb6283cc766a9223a331713"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTOP_PRSCH4" ref="ga2f37bf66eb6283cc766a9223a331713" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTOP_PRSCH4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH4 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01820">1820</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g719f72107ccbef4e57e243262c47f783"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTOP_PRSCH5" ref="g719f72107ccbef4e57e243262c47f783" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTOP_PRSCH5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH5 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01821">1821</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gdef2b65690fcab3740911c187b3f4ae0"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTOP_SHIFT" ref="gdef2b65690fcab3740911c187b3f4ae0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTOP_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_TSTOP 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01813">1813</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d507a1fbb006e10ee3ccc189bc293fe"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTOPEN_DEFAULT" ref="g4d507a1fbb006e10ee3ccc189bc293fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTOPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01811">1811</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a78b9a1c5a705bbbfcc7381cc67ad5e"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTOPEN_MASK" ref="g6a78b9a1c5a705bbbfcc7381cc67ad5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTOPEN_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_TSTOPEN 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01810">1810</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4349ac3cd5cb7b6c4e612bd7b16e11f1"></a><!-- doxytag: member="ezr32hg220f64r63.h::_PRS_TRACECTRL_TSTOPEN_SHIFT" ref="g4349ac3cd5cb7b6c4e612bd7b16e11f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_TRACECTRL_TSTOPEN_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_TSTOPEN 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01809">1809</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g776bf2cd206588212b9e638163017e47"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_ASYNC" ref="g776bf2cd206588212b9e638163017e47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_ASYNC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Asynchronous reflex 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01778">1778</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g11857e54b77535a319cc7916ed4816e8"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_ASYNC_DEFAULT" ref="g11857e54b77535a319cc7916ed4816e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_ASYNC_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_ASYNC_DEFAULT &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01782">1782</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ed74f2cef37af34d0d919470497afc7"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_EDSEL_BOTHEDGES" ref="g9ed74f2cef37af34d0d919470497afc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_BOTHEDGES&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_BOTHEDGES &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BOTHEDGES for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01777">1777</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f8c411b984a791a0378b87496555291"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_EDSEL_DEFAULT" ref="g1f8c411b984a791a0378b87496555291" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_DEFAULT &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01773">1773</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g03fd7be0967b8ad13fc5251643a0c2a6"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_EDSEL_NEGEDGE" ref="g03fd7be0967b8ad13fc5251643a0c2a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_NEGEDGE&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_NEGEDGE &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NEGEDGE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01776">1776</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2e8f3971f911576d36121fc2fa50fcb"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_EDSEL_OFF" ref="gd2e8f3971f911576d36121fc2fa50fcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_OFF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_OFF &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OFF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01774">1774</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g629937c225db1e00a996bbba5bc0dfa9"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_EDSEL_POSEDGE" ref="g629937c225db1e00a996bbba5bc0dfa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_POSEDGE&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_POSEDGE &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode POSEDGE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01775">1775</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ga01dc9a580cd2247f2531d74a5ae873a"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_ADC0SCAN" ref="ga01dc9a580cd2247f2531d74a5ae873a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ADC0SCAN&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ADC0SCAN &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC0SCAN for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01707">1707</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g76718c370048a716ff13d54d52663070"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_ADC0SINGLE" ref="g76718c370048a716ff13d54d52663070" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ADC0SINGLE&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ADC0SINGLE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC0SINGLE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01697">1697</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb6f6a7d871d54759467f1e0c01a38673"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN0" ref="gb6f6a7d871d54759467f1e0c01a38673" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01704">1704</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe2a84e58f2ece064455df1da505a869"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN1" ref="gbe2a84e58f2ece064455df1da505a869" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01714">1714</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3367ef8a287e62d6ec0d701a86b95e87"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN10" ref="g3367ef8a287e62d6ec0d701a86b95e87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN10&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN10 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN10 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01723">1723</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g10ebbc69abadd60e34bea810dfd1a0e4"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN11" ref="g10ebbc69abadd60e34bea810dfd1a0e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN11&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN11 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN11 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01728">1728</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c5b619600de181781c6a2f893b47e34"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN12" ref="g1c5b619600de181781c6a2f893b47e34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN12&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN12 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN12 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01733">1733</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4bd15b44887f205d3e91c65c12eeab7"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN13" ref="gc4bd15b44887f205d3e91c65c12eeab7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN13&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN13 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN13 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01735">1735</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c12066d18f663c7c7f5dddf35e112e1"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN14" ref="g1c12066d18f663c7c7f5dddf35e112e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN14&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN14 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN14 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01737">1737</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ad47b6e1d0def5858d962b19975432a"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN15" ref="g7ad47b6e1d0def5858d962b19975432a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN15&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN15 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN15 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01739">1739</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd00494ce69289141b10e3fc7fe3fe80c"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN2" ref="gd00494ce69289141b10e3fc7fe3fe80c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01722">1722</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a4203b58cca23222507f906d9739874"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN3" ref="g3a4203b58cca23222507f906d9739874" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN3&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN3 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN3 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01727">1727</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g63c695f10b4f4fb227b8e856b20ac7e4"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN4" ref="g63c695f10b4f4fb227b8e856b20ac7e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN4&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN4 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN4 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01732">1732</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f91ed1413c6360b29ad6ea7a7096a54"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN5" ref="g6f91ed1413c6360b29ad6ea7a7096a54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN5&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN5 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN5 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01734">1734</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9f1505d7b6d54d1016f51e83ffbf7eb0"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN6" ref="g9f1505d7b6d54d1016f51e83ffbf7eb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN6&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN6 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN6 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01736">1736</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g41ed065e6745f25521f60466dbb95d55"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN7" ref="g41ed065e6745f25521f60466dbb95d55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN7&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN7 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN7 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01738">1738</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ae8335ac21ca1108f7815acdbb40763"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN8" ref="g4ae8335ac21ca1108f7815acdbb40763" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN8&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN8 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN8 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01705">1705</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gca7c21155f7362490bfd8f5179d65756"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_GPIOPIN9" ref="gca7c21155f7362490bfd8f5179d65756" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN9&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN9 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN9 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01715">1715</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g2fc1c0996c7f665559648974e897a924"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_PCNT0TCC" ref="g2fc1c0996c7f665559648974e897a924" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_PCNT0TCC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PCNT0TCC &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PCNT0TCC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01706">1706</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gee3cfedbe8f8290a6a155dde00d64271"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_RTCCOMP0" ref="gee3cfedbe8f8290a6a155dde00d64271" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_RTCCOMP0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCOMP0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RTCCOMP0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01713">1713</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ga12c443c22224ec74189055ca25339c2"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_RTCCOMP1" ref="ga12c443c22224ec74189055ca25339c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_RTCCOMP1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCOMP1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RTCCOMP1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01721">1721</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g140f067bc546484319a76f78719d990a"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_RTCOF" ref="g140f067bc546484319a76f78719d990a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_RTCOF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCOF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RTCOF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01703">1703</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4b693798cc1c8a7021363f0effcd01ca"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_TIMER0CC0" ref="g4b693798cc1c8a7021363f0effcd01ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0CC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01718">1718</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7f42a9a994ad3ca7f824701c8667082f"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_TIMER0CC1" ref="g7f42a9a994ad3ca7f824701c8667082f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0CC1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01724">1724</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d25dd53bfb9b16fc587b030638b735d"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_TIMER0CC2" ref="g3d25dd53bfb9b16fc587b030638b735d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0CC2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01729">1729</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe6b925ab91893d157b089831fbfc4f5"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_TIMER0OF" ref="gbe6b925ab91893d157b089831fbfc4f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0OF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0OF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01710">1710</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc00a17f59ef3f6d91d2cd82eee43fa9e"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_TIMER0UF" ref="gc00a17f59ef3f6d91d2cd82eee43fa9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0UF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0UF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01700">1700</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g46c95072a414f26fefc78bfe1d6066f5"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_TIMER1CC0" ref="g46c95072a414f26fefc78bfe1d6066f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1CC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01719">1719</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ga87f446fa919df5e8f398c13ae31500c"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_TIMER1CC1" ref="ga87f446fa919df5e8f398c13ae31500c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1CC1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01725">1725</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g741779e211e24525b289c10710bc30eb"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_TIMER1CC2" ref="g741779e211e24525b289c10710bc30eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1CC2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01730">1730</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc635883215a112e39e624392fc21fd78"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_TIMER1OF" ref="gc635883215a112e39e624392fc21fd78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1OF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1OF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01711">1711</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g76697c35948199a2b5723766f30a7ff4"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_TIMER1UF" ref="g76697c35948199a2b5723766f30a7ff4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1UF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1UF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01701">1701</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g5556d34ac0419bc5137cac1ee7582b58"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_TIMER2CC0" ref="g5556d34ac0419bc5137cac1ee7582b58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER2CC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2CC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER2CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01720">1720</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd36124b5af63366f5241322af2f4cc14"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_TIMER2CC1" ref="gd36124b5af63366f5241322af2f4cc14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER2CC1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2CC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER2CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01726">1726</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g152c929de79ff18b8f2edae2091880f7"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_TIMER2CC2" ref="g152c929de79ff18b8f2edae2091880f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER2CC2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2CC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER2CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01731">1731</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7fa4ff5d16769425f5ad0d508dcc64e6"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_TIMER2OF" ref="g7fa4ff5d16769425f5ad0d508dcc64e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER2OF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2OF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER2OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01712">1712</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d269d617f430b617cd75d0074000e11"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_TIMER2UF" ref="g9d269d617f430b617cd75d0074000e11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER2UF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER2UF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER2UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01702">1702</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g706768d82157b4a00bb1c16028162a86"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_USART0IRTX" ref="g706768d82157b4a00bb1c16028162a86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART0IRTX&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0IRTX &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0IRTX for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01698">1698</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3bee3d42cfb03b19b6fc29bab5697700"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_USART0RXDATAV" ref="g3bee3d42cfb03b19b6fc29bab5697700" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART0RXDATAV&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01716">1716</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gf580f500e6efca674447735401ff4aec"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_USART0TXC" ref="gf580f500e6efca674447735401ff4aec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART0TXC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0TXC &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01708">1708</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c0462ffb6a865e6586b93719c9d4768"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_USARTRF1IRTX" ref="g7c0462ffb6a865e6586b93719c9d4768" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USARTRF1IRTX&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USARTRF1IRTX &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USARTRF1IRTX for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01699">1699</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g603b0886f199804e06a706d2e3fd2418"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_USARTRF1RXDATAV" ref="g603b0886f199804e06a706d2e3fd2418" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USARTRF1RXDATAV&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USARTRF1RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USARTRF1RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01717">1717</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g99d1224fce03fd15d3fa0de125db922d"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_USARTRF1TXC" ref="g99d1224fce03fd15d3fa0de125db922d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USARTRF1TXC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USARTRF1TXC &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USARTRF1TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01709">1709</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfad22584b9290fd2fee23a77dcb7c1e1"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SIGSEL_VCMPOUT" ref="gfad22584b9290fd2fee23a77dcb7c1e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_VCMPOUT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_VCMPOUT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode VCMPOUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01696">1696</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gda44d0d2ddc16c700c921a6ee21e1848"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SOURCESEL_ADC0" ref="gda44d0d2ddc16c700c921a6ee21e1848" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_ADC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ADC0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01756">1756</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0044f19dcfb01574337fd4e05147270e"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SOURCESEL_GPIOH" ref="g0044f19dcfb01574337fd4e05147270e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_GPIOH&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_GPIOH &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOH for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01764">1764</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd9935e476e6fc2f0eae913cdda1506c9"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SOURCESEL_GPIOL" ref="gd9935e476e6fc2f0eae913cdda1506c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_GPIOL&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_GPIOL &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOL for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01763">1763</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gf4257b6773dc3ee4b6e6ee7ffbe442a6"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SOURCESEL_NONE" ref="gf4257b6773dc3ee4b6e6ee7ffbe442a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_NONE&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_NONE &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NONE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01754">1754</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2e55761a472731a511daa0a30a0dea3"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SOURCESEL_PCNT0" ref="gd2e55761a472731a511daa0a30a0dea3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_PCNT0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_PCNT0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PCNT0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01765">1765</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gba99b54c693295c2a0363bda375c06d1"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SOURCESEL_RTC" ref="gba99b54c693295c2a0363bda375c06d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_RTC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_RTC &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RTC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01762">1762</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g946819b2e4a99179651f73fe66970720"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SOURCESEL_TIMER0" ref="g946819b2e4a99179651f73fe66970720" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_TIMER0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01759">1759</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc18dfc8f91faff990d0ab4c595486683"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SOURCESEL_TIMER1" ref="gc18dfc8f91faff990d0ab4c595486683" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_TIMER1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01760">1760</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f314e0b519cd758640418e878daa58a"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SOURCESEL_TIMER2" ref="g0f314e0b519cd758640418e878daa58a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_TIMER2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER2 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01761">1761</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g28e4b5835165a55fe73e34f31b36b585"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SOURCESEL_USART0" ref="g28e4b5835165a55fe73e34f31b36b585" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_USART0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USART0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01757">1757</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g492835cf00596d301e4ec8bc2c144141"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SOURCESEL_USARTRF1" ref="g492835cf00596d301e4ec8bc2c144141" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_USARTRF1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USARTRF1 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USARTRF1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01758">1758</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1d36d3bda3e26eebb0ca7e0f8ef4431"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_CH_CTRL_SOURCESEL_VCMP" ref="ga1d36d3bda3e26eebb0ca7e0f8ef4431" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_VCMP&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_VCMP &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode VCMP for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01755">1755</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3f61120a30423a724d8af82b69257bc7"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_ROUTE_CH0PEN" ref="g3f61120a30423a724d8af82b69257bc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH0PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH0 Pin Enable 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01614">1614</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2e7100ea446add762a425e8da10bc74"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_ROUTE_CH0PEN_DEFAULT" ref="gd2e7100ea446add762a425e8da10bc74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH0PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_CH0PEN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01618">1618</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8b31697fea92ed0bc2edc702c9a05b6"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_ROUTE_CH1PEN" ref="ge8b31697fea92ed0bc2edc702c9a05b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH1PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH1 Pin Enable 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01619">1619</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gba80fcc6a92be38d997755f274905e91"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_ROUTE_CH1PEN_DEFAULT" ref="gba80fcc6a92be38d997755f274905e91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH1PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_CH1PEN_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01623">1623</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g63fb3666b52412b607b8bc97f5826e28"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_ROUTE_CH2PEN" ref="g63fb3666b52412b607b8bc97f5826e28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH2PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH2 Pin Enable 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01624">1624</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd802b81aaeb5eed3596d479023f1c32f"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_ROUTE_CH2PEN_DEFAULT" ref="gd802b81aaeb5eed3596d479023f1c32f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH2PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_CH2PEN_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01628">1628</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc20136920d7cf658b0abed4cdb0f9b88"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_ROUTE_CH3PEN" ref="gc20136920d7cf658b0abed4cdb0f9b88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH3PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH3 Pin Enable 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01629">1629</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g78c8bd9b42ea804812fe15d8d1e50d40"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_ROUTE_CH3PEN_DEFAULT" ref="g78c8bd9b42ea804812fe15d8d1e50d40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_CH3PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_CH3PEN_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01633">1633</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g18ad5742e8a8d0c5d62d1d358cb0eb4d"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_ROUTE_LOCATION_DEFAULT" ref="g18ad5742e8a8d0c5d62d1d358cb0eb4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_LOCATION_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_LOCATION_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01642">1642</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g8112336819b53dad39f7fc9acbb25022"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_ROUTE_LOCATION_LOC0" ref="g8112336819b53dad39f7fc9acbb25022" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_LOCATION_LOC0&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_LOCATION_LOC0 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC0 for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01641">1641</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e057b612c46538b6bc03a03f6fb7e32"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_ROUTE_LOCATION_LOC1" ref="g1e057b612c46538b6bc03a03f6fb7e32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_LOCATION_LOC1&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_LOCATION_LOC1 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC1 for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01643">1643</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8cb86accb395e541b1e7bcd71bff411"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_ROUTE_LOCATION_LOC2" ref="gd8cb86accb395e541b1e7bcd71bff411" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_LOCATION_LOC2&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_LOCATION_LOC2 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC2 for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01644">1644</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g540c7532dbb33bf884a9676edcd67eea"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_ROUTE_LOCATION_LOC3" ref="g540c7532dbb33bf884a9676edcd67eea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTE_LOCATION_LOC3&nbsp;&nbsp;&nbsp;(_PRS_ROUTE_LOCATION_LOC3 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC3 for PRS_ROUTE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01645">1645</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g783f93f8907f806b06cdf20d4800e074"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWLEVEL_CH0LEVEL" ref="g783f93f8907f806b06cdf20d4800e074" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH0LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Software Level 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01580">1580</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g737949d3661a5f24fb60ce0f62759890"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWLEVEL_CH0LEVEL_DEFAULT" ref="g737949d3661a5f24fb60ce0f62759890" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH0LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH0LEVEL_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01584">1584</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ce5b99f05e49d947a868dc4d49f5a4e"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWLEVEL_CH1LEVEL" ref="g1ce5b99f05e49d947a868dc4d49f5a4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH1LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Software Level 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01585">1585</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ce1e40ca36c543e77c0b283f262e09c"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWLEVEL_CH1LEVEL_DEFAULT" ref="g8ce1e40ca36c543e77c0b283f262e09c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH1LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH1LEVEL_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01589">1589</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g96661a8a2065b449ec1eda025dfa27c0"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWLEVEL_CH2LEVEL" ref="g96661a8a2065b449ec1eda025dfa27c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH2LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Software Level 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01590">1590</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb39ef1e79dd5c8a23adca1e36e074665"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWLEVEL_CH2LEVEL_DEFAULT" ref="gb39ef1e79dd5c8a23adca1e36e074665" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH2LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH2LEVEL_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01594">1594</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7335db4897e7caeee27a9bd91e770a2a"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWLEVEL_CH3LEVEL" ref="g7335db4897e7caeee27a9bd91e770a2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH3LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Software Level 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01595">1595</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f153587e837f422b5e2f010cdf8c08e"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWLEVEL_CH3LEVEL_DEFAULT" ref="g1f153587e837f422b5e2f010cdf8c08e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH3LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH3LEVEL_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01599">1599</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c06a0b03a9e5932ca7217c6d0473100"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWLEVEL_CH4LEVEL" ref="g3c06a0b03a9e5932ca7217c6d0473100" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH4LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Software Level 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01600">1600</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb657ca23b04708c904d5aa4cb6126ab4"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWLEVEL_CH4LEVEL_DEFAULT" ref="gb657ca23b04708c904d5aa4cb6126ab4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH4LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH4LEVEL_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01604">1604</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ddeb3dc42d98f99d6c20ac29cada48a"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWLEVEL_CH5LEVEL" ref="g7ddeb3dc42d98f99d6c20ac29cada48a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH5LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Software Level 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01605">1605</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gc55e246cb0cf623393a186a98f9dd0c2"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWLEVEL_CH5LEVEL_DEFAULT" ref="gc55e246cb0cf623393a186a98f9dd0c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH5LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH5LEVEL_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01609">1609</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g47e4c4568b630420def76b5f17c5604a"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWPULSE_CH0PULSE" ref="g47e4c4568b630420def76b5f17c5604a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH0PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01546">1546</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g59c9abf38131dd8c97d7001bf50fadff"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWPULSE_CH0PULSE_DEFAULT" ref="g59c9abf38131dd8c97d7001bf50fadff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH0PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH0PULSE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01550">1550</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gcb8ece77849aa64e0543fed5af7779c3"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWPULSE_CH1PULSE" ref="gcb8ece77849aa64e0543fed5af7779c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH1PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01551">1551</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gd15e33a50b951b6b6b281f7c80b82d6f"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWPULSE_CH1PULSE_DEFAULT" ref="gd15e33a50b951b6b6b281f7c80b82d6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH1PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH1PULSE_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01555">1555</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3cca3d9562632938beb49c44b0b77081"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWPULSE_CH2PULSE" ref="g3cca3d9562632938beb49c44b0b77081" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH2PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01556">1556</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g0d81a08359239371922eb240b8ce2951"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWPULSE_CH2PULSE_DEFAULT" ref="g0d81a08359239371922eb240b8ce2951" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH2PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH2PULSE_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01560">1560</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g41a9bbbe23222308b559675c7081fd1a"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWPULSE_CH3PULSE" ref="g41a9bbbe23222308b559675c7081fd1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH3PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01561">1561</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g146e72d0dd1c912f9bec9f22fd02f5ff"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWPULSE_CH3PULSE_DEFAULT" ref="g146e72d0dd1c912f9bec9f22fd02f5ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH3PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH3PULSE_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01565">1565</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g2b92f7540f22606be0ce8a9a1249df9a"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWPULSE_CH4PULSE" ref="g2b92f7540f22606be0ce8a9a1249df9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH4PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01566">1566</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g324fcd189c2692f4e0edc11147687d78"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWPULSE_CH4PULSE_DEFAULT" ref="g324fcd189c2692f4e0edc11147687d78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH4PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH4PULSE_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01570">1570</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g8af1a96b003a812f907cf7379c295bd8"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWPULSE_CH5PULSE" ref="g8af1a96b003a812f907cf7379c295bd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH5PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Pulse Generation 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01571">1571</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b791a69eaff5dce5b38b6289cb3e328"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_SWPULSE_CH5PULSE_DEFAULT" ref="g9b791a69eaff5dce5b38b6289cb3e328" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH5PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH5PULSE_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01575">1575</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a2252015cdffa2c62bd22adb2e60951"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTART_DEFAULT" ref="g1a2252015cdffa2c62bd22adb2e60951" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTART_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTART_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01801">1801</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g9f1a778c8332fd3b04143b236efcbd39"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTART_PRSCH0" ref="g9f1a778c8332fd3b04143b236efcbd39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTART_PRSCH0&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTART_PRSCH0 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH0 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01802">1802</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g14da3c0a25fcdf950541bb43d0165c0e"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTART_PRSCH1" ref="g14da3c0a25fcdf950541bb43d0165c0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTART_PRSCH1&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTART_PRSCH1 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH1 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01803">1803</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3719a6b90167c199fcebf5a3720546ac"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTART_PRSCH2" ref="g3719a6b90167c199fcebf5a3720546ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTART_PRSCH2&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTART_PRSCH2 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH2 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01804">1804</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g95a878dbd6c620e3583e670967ac39c6"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTART_PRSCH3" ref="g95a878dbd6c620e3583e670967ac39c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTART_PRSCH3&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTART_PRSCH3 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH3 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01805">1805</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g086ceec967fc9163616efa1e4ea86506"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTART_PRSCH4" ref="g086ceec967fc9163616efa1e4ea86506" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTART_PRSCH4&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTART_PRSCH4 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH4 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01806">1806</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b619c1e869e785823ce6e05e906d54a"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTART_PRSCH5" ref="g3b619c1e869e785823ce6e05e906d54a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTART_PRSCH5&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTART_PRSCH5 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH5 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01807">1807</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gfcc4bd9458ff5110bdee5569c0b3b828"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTARTEN" ref="gfcc4bd9458ff5110bdee5569c0b3b828" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTARTEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PRS TSTART Enable 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01787">1787</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2b4c4377c4bb611f97081f0984d1b90"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTARTEN_DEFAULT" ref="gb2b4c4377c4bb611f97081f0984d1b90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTARTEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTARTEN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01791">1791</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4efae8e87b4c5baf04deba41b39d8360"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTOP_DEFAULT" ref="g4efae8e87b4c5baf04deba41b39d8360" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTOP_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTOP_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01822">1822</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g2c99fe981bea7c277d110841cfb83cb8"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTOP_PRSCH0" ref="g2c99fe981bea7c277d110841cfb83cb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTOP_PRSCH0&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTOP_PRSCH0 &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH0 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01823">1823</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g8cac554f0ccda359becdbb59051a4dd9"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTOP_PRSCH1" ref="g8cac554f0ccda359becdbb59051a4dd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTOP_PRSCH1&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTOP_PRSCH1 &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH1 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01824">1824</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b775d99ee6a035b5b696a814386fda0"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTOP_PRSCH2" ref="g8b775d99ee6a035b5b696a814386fda0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTOP_PRSCH2&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTOP_PRSCH2 &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH2 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01825">1825</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gf5b700409e9e8ae8bad4b0bc830fbd2a"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTOP_PRSCH3" ref="gf5b700409e9e8ae8bad4b0bc830fbd2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTOP_PRSCH3&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTOP_PRSCH3 &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH3 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01826">1826</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c0dee3c5bef0b1852a08b75e4ce85f1"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTOP_PRSCH4" ref="g1c0dee3c5bef0b1852a08b75e4ce85f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTOP_PRSCH4&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTOP_PRSCH4 &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH4 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01827">1827</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="g4b2aead1394eea873a2139b8245b2025"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTOP_PRSCH5" ref="g4b2aead1394eea873a2139b8245b2025" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTOP_PRSCH5&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTOP_PRSCH5 &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH5 for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01828">1828</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="gf7fd4dff67d951b009f071d52a88ec36"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTOPEN" ref="gf7fd4dff67d951b009f071d52a88ec36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTOPEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PRS TSTOP Enable 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01808">1808</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<a class="anchor" name="ge3c6a32ea1d200a0311c1d66cbbcecd8"></a><!-- doxytag: member="ezr32hg220f64r63.h::PRS_TRACECTRL_TSTOPEN_DEFAULT" ref="ge3c6a32ea1d200a0311c1d66cbbcecd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_TRACECTRL_TSTOPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_TRACECTRL_TSTOPEN_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_TRACECTRL 
<p>
Definition at line <a class="el" href="ezr32hg220f64r63_8h-source.html#l01812">1812</a> of file <a class="el" href="ezr32hg220f64r63_8h-source.html">ezr32hg220f64r63.h</a>.
</div>
</div><p>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:16:34 2015</small> for Silicon Labs EZR32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
