# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/regfile.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/id.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/ex.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/if_id.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/ex_mem.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/id_ex.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/mem.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/pc_reg.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/ctrl.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/cp0_reg.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/mem_wb.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/LLbit_reg.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/div.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/hilo_reg.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/data_ram.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/inst_rom.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/openmips.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/openmips_min_sopc.v"
verilog xil_defaultlib  "../../../project_3.srcs/sources_1/imports/Chapter10/openmips_min_sopc_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
