<stg><name>matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten14"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %A_3_load1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="A_3_load1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %A_2_load3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="A_2_load3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %A_1_load5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="A_1_load5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %A_load7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="A_load7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:7 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 0, i1 %stream_out_V_last_V, i1 0, i1 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="4" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_V_last_V, i4 %stream_out_V_strb_V, i4 %stream_out_V_keep_V, i32 %stream_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i5 0, i5 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:10 %store_ln38 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:11 %store_ln39 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln38 = br void %VITIS_LOOP_41_3

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_41_3:1 %indvar_flatten14_load = load i5 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="indvar_flatten14_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_41_3:2 %icmp_ln38 = icmp_eq  i5 %indvar_flatten14_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_41_3:3 %add_ln38 = add i5 %indvar_flatten14_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_41_3:4 %br_ln38 = br i1 %icmp_ln38, void %for.inc55, void %for.end57.exitStub

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_41_3.split:28 %store_ln38 = store i5 %add_ln38, i5 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_41_3:0 %valueout_last_1 = phi i1 %valueout_last, void %VITIS_LOOP_41_3.split, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="valueout_last_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc55:0 %j_load = load i3 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc55:1 %i_load = load i3 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc55:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Matrix_Loop_VITIS_LOOP_39_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc55:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc55:4 %icmp_ln39 = icmp_eq  i3 %j_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc55:5 %select_ln15 = select i1 %icmp_ln39, i3 0, i3 %j_load

]]></Node>
<StgValue><ssdm name="select_ln15"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc55:6 %add_ln38_1 = add i3 %i_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc55:7 %select_ln38 = select i1 %icmp_ln39, i3 %add_ln38_1, i3 %i_load

]]></Node>
<StgValue><ssdm name="select_ln38"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc55:8 %first_iter_1 = icmp_eq  i3 %select_ln15, i3 0

]]></Node>
<StgValue><ssdm name="first_iter_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="3">
<![CDATA[
for.inc55:9 %zext_ln38 = zext i3 %select_ln38

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:10 %A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:11 %A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="A_1_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:12 %A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="A_2_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:13 %A_3_addr = getelementptr i32 %A_3, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="A_3_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc55:14 %br_ln39 = br i1 %first_iter_1, void %VITIS_LOOP_41_3.split, void %for.first.iter.VITIS_LOOP_41_3

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
<literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="2">
<![CDATA[
for.first.iter.VITIS_LOOP_41_3:0 %A_load = load i2 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
<literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="2">
<![CDATA[
for.first.iter.VITIS_LOOP_41_3:1 %A_1_load = load i2 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
<literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="2">
<![CDATA[
for.first.iter.VITIS_LOOP_41_3:2 %A_2_load = load i2 %A_2_addr

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
<literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="2">
<![CDATA[
for.first.iter.VITIS_LOOP_41_3:3 %A_3_load = load i2 %A_3_addr

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_41_3.split:4 %cmp48 = icmp_eq  i3 %select_ln38, i3 3

]]></Node>
<StgValue><ssdm name="cmp48"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_41_3.split:5 %zext_ln39 = zext i3 %select_ln15

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_41_3.split:7 %B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_41_3.split:8 %B_load = load i2 %B_addr

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_41_3.split:9 %B_1_addr = getelementptr i32 %B_1, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_1_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_41_3.split:10 %B_1_load = load i2 %B_1_addr

]]></Node>
<StgValue><ssdm name="B_1_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_41_3.split:11 %B_2_addr = getelementptr i32 %B_2, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_2_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_41_3.split:12 %B_2_load = load i2 %B_2_addr

]]></Node>
<StgValue><ssdm name="B_2_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_41_3.split:13 %B_3_addr = getelementptr i32 %B_3, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="B_3_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_41_3.split:14 %B_3_load = load i2 %B_3_addr

]]></Node>
<StgValue><ssdm name="B_3_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_41_3.split:23 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %select_ln15, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_41_3.split:24 %icmp_ln46 = icmp_ne  i2 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_41_3.split:25 %and_ln46 = and i1 %cmp48, i1 %icmp_ln46

]]></Node>
<StgValue><ssdm name="and_ln46"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_41_3.split:26 %valueout_last = or i1 %and_ln46, i1 %valueout_last_1

]]></Node>
<StgValue><ssdm name="valueout_last"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_41_3.split:27 %add_ln39 = add i3 %select_ln15, i3 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_41_3.split:29 %store_ln38 = store i3 %select_ln38, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_41_3.split:30 %store_ln39 = store i3 %add_ln39, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="2">
<![CDATA[
for.first.iter.VITIS_LOOP_41_3:0 %A_load = load i2 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="2">
<![CDATA[
for.first.iter.VITIS_LOOP_41_3:1 %A_1_load = load i2 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="2">
<![CDATA[
for.first.iter.VITIS_LOOP_41_3:2 %A_2_load = load i2 %A_2_addr

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="2">
<![CDATA[
for.first.iter.VITIS_LOOP_41_3:3 %A_3_load = load i2 %A_3_addr

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.VITIS_LOOP_41_3:4 %store_ln42 = store i32 %A_load, i32 %A_load7

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.VITIS_LOOP_41_3:5 %store_ln38 = store i32 %A_1_load, i32 %A_1_load5

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.VITIS_LOOP_41_3:6 %store_ln38 = store i32 %A_2_load, i32 %A_2_load3

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.VITIS_LOOP_41_3:7 %store_ln38 = store i32 %A_3_load, i32 %A_3_load1

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.VITIS_LOOP_41_3:8 %br_ln39 = br void %VITIS_LOOP_41_3.split

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_41_3.split:8 %B_load = load i2 %B_addr

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_41_3.split:10 %B_1_load = load i2 %B_1_addr

]]></Node>
<StgValue><ssdm name="B_1_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_41_3.split:12 %B_2_load = load i2 %B_2_addr

]]></Node>
<StgValue><ssdm name="B_2_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="2">
<![CDATA[
VITIS_LOOP_41_3.split:14 %B_3_load = load i2 %B_3_addr

]]></Node>
<StgValue><ssdm name="B_3_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_41_3.split:0 %A_3_load_1 = load i32 %A_3_load1

]]></Node>
<StgValue><ssdm name="A_3_load_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_41_3.split:1 %A_2_load_1 = load i32 %A_2_load3

]]></Node>
<StgValue><ssdm name="A_2_load_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_41_3.split:2 %A_1_load_1 = load i32 %A_1_load5

]]></Node>
<StgValue><ssdm name="A_1_load_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_41_3.split:3 %A_load_1 = load i32 %A_load7

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_3.split:15 %mul_ln42 = mul i32 %B_load, i32 %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_3.split:16 %mul_ln42_1 = mul i32 %B_2_load, i32 %A_2_load_1

]]></Node>
<StgValue><ssdm name="mul_ln42_1"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_3.split:17 %mul_ln42_2 = mul i32 %B_1_load, i32 %A_1_load_1

]]></Node>
<StgValue><ssdm name="mul_ln42_2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_3.split:18 %mul_ln42_3 = mul i32 %B_3_load, i32 %A_3_load_1

]]></Node>
<StgValue><ssdm name="mul_ln42_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="85" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_3.split:15 %mul_ln42 = mul i32 %B_load, i32 %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_3.split:16 %mul_ln42_1 = mul i32 %B_2_load, i32 %A_2_load_1

]]></Node>
<StgValue><ssdm name="mul_ln42_1"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_3.split:17 %mul_ln42_2 = mul i32 %B_1_load, i32 %A_1_load_1

]]></Node>
<StgValue><ssdm name="mul_ln42_2"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_3.split:18 %mul_ln42_3 = mul i32 %B_3_load, i32 %A_3_load_1

]]></Node>
<StgValue><ssdm name="mul_ln42_3"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0">
<![CDATA[
for.end57.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_41_3.split:6 %specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln15"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_3.split:19 %add_ln42 = add i32 %mul_ln42_2, i32 %mul_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_3.split:20 %add_ln42_1 = add i32 %mul_ln42_1, i32 %mul_ln42_3

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_41_3.split:21 %result = add i32 %add_ln42_1, i32 %add_ln42

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
VITIS_LOOP_41_3.split:22 %write_ln45 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V, i32 %result, i4 15, i4 0, i1 %valueout_last_1

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_41_3.split:31 %br_ln39 = br void %VITIS_LOOP_41_3

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="116" name="B" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="117" name="B_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="B_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="B_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="120" name="stream_out_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</port>
<port id="121" name="stream_out_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="stream_out_V_keep_V"/></StgValue>
</port>
<port id="122" name="stream_out_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="stream_out_V_strb_V"/></StgValue>
</port>
<port id="123" name="stream_out_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</port>
<port id="124" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="A_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="A_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="A_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="129" from="StgValue_128" to="j" fromId="128" toId="9">
</dataflow>
<dataflow id="130" from="StgValue_128" to="i" fromId="128" toId="10">
</dataflow>
<dataflow id="131" from="StgValue_128" to="indvar_flatten14" fromId="128" toId="11">
</dataflow>
<dataflow id="132" from="StgValue_128" to="A_3_load1" fromId="128" toId="12">
</dataflow>
<dataflow id="133" from="StgValue_128" to="A_2_load3" fromId="128" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_128" to="A_1_load5" fromId="128" toId="14">
</dataflow>
<dataflow id="135" from="StgValue_128" to="A_load7" fromId="128" toId="15">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln0" fromId="136" toId="16">
</dataflow>
<dataflow id="138" from="stream_out_V_data_V" to="specaxissidechannel_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="139" from="stream_out_V_keep_V" to="specaxissidechannel_ln0" fromId="121" toId="16">
</dataflow>
<dataflow id="140" from="stream_out_V_strb_V" to="specaxissidechannel_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="142" from="StgValue_141" to="specaxissidechannel_ln0" fromId="141" toId="16">
</dataflow>
<dataflow id="143" from="stream_out_V_last_V" to="specaxissidechannel_ln0" fromId="123" toId="16">
</dataflow>
<dataflow id="144" from="StgValue_141" to="specaxissidechannel_ln0" fromId="141" toId="16">
</dataflow>
<dataflow id="145" from="StgValue_141" to="specaxissidechannel_ln0" fromId="141" toId="16">
</dataflow>
<dataflow id="147" from="empty_1" to="specaxissidechannel_ln0" fromId="146" toId="16">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="148" toId="17">
</dataflow>
<dataflow id="150" from="stream_out_V_last_V" to="specinterface_ln0" fromId="123" toId="17">
</dataflow>
<dataflow id="151" from="stream_out_V_strb_V" to="specinterface_ln0" fromId="122" toId="17">
</dataflow>
<dataflow id="152" from="stream_out_V_keep_V" to="specinterface_ln0" fromId="121" toId="17">
</dataflow>
<dataflow id="153" from="stream_out_V_data_V" to="specinterface_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="155" from="empty" to="specinterface_ln0" fromId="154" toId="17">
</dataflow>
<dataflow id="157" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="17">
</dataflow>
<dataflow id="158" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="17">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="159" toId="17">
</dataflow>
<dataflow id="161" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="17">
</dataflow>
<dataflow id="162" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="17">
</dataflow>
<dataflow id="163" from="empty_0" to="specinterface_ln0" fromId="159" toId="17">
</dataflow>
<dataflow id="164" from="empty_0" to="specinterface_ln0" fromId="159" toId="17">
</dataflow>
<dataflow id="165" from="empty_0" to="specinterface_ln0" fromId="159" toId="17">
</dataflow>
<dataflow id="166" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="17">
</dataflow>
<dataflow id="167" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="17">
</dataflow>
<dataflow id="168" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="17">
</dataflow>
<dataflow id="169" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="17">
</dataflow>
<dataflow id="170" from="empty_0" to="specinterface_ln0" fromId="159" toId="17">
</dataflow>
<dataflow id="171" from="empty_0" to="specinterface_ln0" fromId="159" toId="17">
</dataflow>
<dataflow id="173" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="17">
</dataflow>
<dataflow id="174" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="17">
</dataflow>
<dataflow id="175" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="17">
</dataflow>
<dataflow id="177" from="StgValue_176" to="store_ln0" fromId="176" toId="18">
</dataflow>
<dataflow id="178" from="indvar_flatten14" to="store_ln0" fromId="11" toId="18">
</dataflow>
<dataflow id="180" from="StgValue_179" to="store_ln38" fromId="179" toId="19">
</dataflow>
<dataflow id="181" from="i" to="store_ln38" fromId="10" toId="19">
</dataflow>
<dataflow id="182" from="StgValue_179" to="store_ln39" fromId="179" toId="20">
</dataflow>
<dataflow id="183" from="j" to="store_ln39" fromId="9" toId="20">
</dataflow>
<dataflow id="184" from="indvar_flatten14" to="indvar_flatten14_load" fromId="11" toId="22">
</dataflow>
<dataflow id="185" from="indvar_flatten14_load" to="icmp_ln38" fromId="22" toId="23">
</dataflow>
<dataflow id="187" from="StgValue_186" to="icmp_ln38" fromId="186" toId="23">
</dataflow>
<dataflow id="188" from="indvar_flatten14_load" to="add_ln38" fromId="22" toId="24">
</dataflow>
<dataflow id="190" from="StgValue_189" to="add_ln38" fromId="189" toId="24">
</dataflow>
<dataflow id="191" from="icmp_ln38" to="br_ln38" fromId="23" toId="25">
</dataflow>
<dataflow id="192" from="add_ln38" to="store_ln38" fromId="24" toId="26">
</dataflow>
<dataflow id="193" from="indvar_flatten14" to="store_ln38" fromId="11" toId="26">
</dataflow>
<dataflow id="194" from="valueout_last" to="valueout_last_1" fromId="60" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="195" from="br_ln39" to="valueout_last_1" fromId="94" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="197" from="StgValue_196" to="valueout_last_1" fromId="196" toId="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="198" from="br_ln38" to="valueout_last_1" fromId="21" toId="27">
</dataflow>
<dataflow id="199" from="j" to="j_load" fromId="9" toId="28">
</dataflow>
<dataflow id="200" from="i" to="i_load" fromId="10" toId="29">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="201" toId="30">
</dataflow>
<dataflow id="204" from="Matrix_Loop_VITIS_LOOP_39_2_str" to="specloopname_ln0" fromId="203" toId="30">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="205" toId="31">
</dataflow>
<dataflow id="208" from="StgValue_207" to="speclooptripcount_ln0" fromId="207" toId="31">
</dataflow>
<dataflow id="209" from="StgValue_207" to="speclooptripcount_ln0" fromId="207" toId="31">
</dataflow>
<dataflow id="210" from="StgValue_207" to="speclooptripcount_ln0" fromId="207" toId="31">
</dataflow>
<dataflow id="211" from="j_load" to="icmp_ln39" fromId="28" toId="32">
</dataflow>
<dataflow id="213" from="StgValue_212" to="icmp_ln39" fromId="212" toId="32">
</dataflow>
<dataflow id="214" from="icmp_ln39" to="select_ln15" fromId="32" toId="33">
</dataflow>
<dataflow id="215" from="StgValue_179" to="select_ln15" fromId="179" toId="33">
</dataflow>
<dataflow id="216" from="j_load" to="select_ln15" fromId="28" toId="33">
</dataflow>
<dataflow id="217" from="i_load" to="add_ln38_1" fromId="29" toId="34">
</dataflow>
<dataflow id="219" from="StgValue_218" to="add_ln38_1" fromId="218" toId="34">
</dataflow>
<dataflow id="220" from="icmp_ln39" to="select_ln38" fromId="32" toId="35">
</dataflow>
<dataflow id="221" from="add_ln38_1" to="select_ln38" fromId="34" toId="35">
</dataflow>
<dataflow id="222" from="i_load" to="select_ln38" fromId="29" toId="35">
</dataflow>
<dataflow id="223" from="select_ln15" to="first_iter_1" fromId="33" toId="36">
</dataflow>
<dataflow id="224" from="StgValue_179" to="first_iter_1" fromId="179" toId="36">
</dataflow>
<dataflow id="225" from="select_ln38" to="zext_ln38" fromId="35" toId="37">
</dataflow>
<dataflow id="226" from="A" to="A_addr" fromId="124" toId="38">
</dataflow>
<dataflow id="228" from="StgValue_227" to="A_addr" fromId="227" toId="38">
</dataflow>
<dataflow id="229" from="zext_ln38" to="A_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="230" from="A_1" to="A_1_addr" fromId="125" toId="39">
</dataflow>
<dataflow id="231" from="StgValue_227" to="A_1_addr" fromId="227" toId="39">
</dataflow>
<dataflow id="232" from="zext_ln38" to="A_1_addr" fromId="37" toId="39">
</dataflow>
<dataflow id="233" from="A_2" to="A_2_addr" fromId="126" toId="40">
</dataflow>
<dataflow id="234" from="StgValue_227" to="A_2_addr" fromId="227" toId="40">
</dataflow>
<dataflow id="235" from="zext_ln38" to="A_2_addr" fromId="37" toId="40">
</dataflow>
<dataflow id="236" from="A_3" to="A_3_addr" fromId="127" toId="41">
</dataflow>
<dataflow id="237" from="StgValue_227" to="A_3_addr" fromId="227" toId="41">
</dataflow>
<dataflow id="238" from="zext_ln38" to="A_3_addr" fromId="37" toId="41">
</dataflow>
<dataflow id="239" from="first_iter_1" to="br_ln39" fromId="36" toId="42">
</dataflow>
<dataflow id="240" from="A_addr" to="A_load" fromId="38" toId="43">
</dataflow>
<dataflow id="241" from="A_1_addr" to="A_1_load" fromId="39" toId="44">
</dataflow>
<dataflow id="242" from="A_2_addr" to="A_2_load" fromId="40" toId="45">
</dataflow>
<dataflow id="243" from="A_3_addr" to="A_3_load" fromId="41" toId="46">
</dataflow>
<dataflow id="244" from="select_ln38" to="cmp48" fromId="35" toId="47">
</dataflow>
<dataflow id="246" from="StgValue_245" to="cmp48" fromId="245" toId="47">
</dataflow>
<dataflow id="247" from="select_ln15" to="zext_ln39" fromId="33" toId="48">
</dataflow>
<dataflow id="248" from="B" to="B_addr" fromId="116" toId="49">
</dataflow>
<dataflow id="249" from="StgValue_227" to="B_addr" fromId="227" toId="49">
</dataflow>
<dataflow id="250" from="zext_ln39" to="B_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="251" from="B_addr" to="B_load" fromId="49" toId="50">
</dataflow>
<dataflow id="252" from="B_1" to="B_1_addr" fromId="117" toId="51">
</dataflow>
<dataflow id="253" from="StgValue_227" to="B_1_addr" fromId="227" toId="51">
</dataflow>
<dataflow id="254" from="zext_ln39" to="B_1_addr" fromId="48" toId="51">
</dataflow>
<dataflow id="255" from="B_1_addr" to="B_1_load" fromId="51" toId="52">
</dataflow>
<dataflow id="256" from="B_2" to="B_2_addr" fromId="118" toId="53">
</dataflow>
<dataflow id="257" from="StgValue_227" to="B_2_addr" fromId="227" toId="53">
</dataflow>
<dataflow id="258" from="zext_ln39" to="B_2_addr" fromId="48" toId="53">
</dataflow>
<dataflow id="259" from="B_2_addr" to="B_2_load" fromId="53" toId="54">
</dataflow>
<dataflow id="260" from="B_3" to="B_3_addr" fromId="119" toId="55">
</dataflow>
<dataflow id="261" from="StgValue_227" to="B_3_addr" fromId="227" toId="55">
</dataflow>
<dataflow id="262" from="zext_ln39" to="B_3_addr" fromId="48" toId="55">
</dataflow>
<dataflow id="263" from="B_3_addr" to="B_3_load" fromId="55" toId="56">
</dataflow>
<dataflow id="265" from="_ssdm_op_PartSelect.i2.i3.i32.i32" to="tmp" fromId="264" toId="57">
</dataflow>
<dataflow id="266" from="select_ln15" to="tmp" fromId="33" toId="57">
</dataflow>
<dataflow id="267" from="StgValue_128" to="tmp" fromId="128" toId="57">
</dataflow>
<dataflow id="269" from="StgValue_268" to="tmp" fromId="268" toId="57">
</dataflow>
<dataflow id="270" from="tmp" to="icmp_ln46" fromId="57" toId="58">
</dataflow>
<dataflow id="272" from="StgValue_271" to="icmp_ln46" fromId="271" toId="58">
</dataflow>
<dataflow id="273" from="cmp48" to="and_ln46" fromId="47" toId="59">
</dataflow>
<dataflow id="274" from="icmp_ln46" to="and_ln46" fromId="58" toId="59">
</dataflow>
<dataflow id="275" from="and_ln46" to="valueout_last" fromId="59" toId="60">
</dataflow>
<dataflow id="276" from="valueout_last_1" to="valueout_last" fromId="27" toId="60">
</dataflow>
<dataflow id="277" from="select_ln15" to="add_ln39" fromId="33" toId="61">
</dataflow>
<dataflow id="278" from="StgValue_218" to="add_ln39" fromId="218" toId="61">
</dataflow>
<dataflow id="279" from="select_ln38" to="store_ln38" fromId="35" toId="62">
</dataflow>
<dataflow id="280" from="i" to="store_ln38" fromId="10" toId="62">
</dataflow>
<dataflow id="281" from="add_ln39" to="store_ln39" fromId="61" toId="63">
</dataflow>
<dataflow id="282" from="j" to="store_ln39" fromId="9" toId="63">
</dataflow>
<dataflow id="283" from="A_addr" to="A_load" fromId="38" toId="64">
</dataflow>
<dataflow id="284" from="A_1_addr" to="A_1_load" fromId="39" toId="65">
</dataflow>
<dataflow id="285" from="A_2_addr" to="A_2_load" fromId="40" toId="66">
</dataflow>
<dataflow id="286" from="A_3_addr" to="A_3_load" fromId="41" toId="67">
</dataflow>
<dataflow id="287" from="A_load" to="store_ln42" fromId="64" toId="68">
</dataflow>
<dataflow id="288" from="A_load7" to="store_ln42" fromId="15" toId="68">
</dataflow>
<dataflow id="289" from="A_1_load" to="store_ln38" fromId="65" toId="69">
</dataflow>
<dataflow id="290" from="A_1_load5" to="store_ln38" fromId="14" toId="69">
</dataflow>
<dataflow id="291" from="A_2_load" to="store_ln38" fromId="66" toId="70">
</dataflow>
<dataflow id="292" from="A_2_load3" to="store_ln38" fromId="13" toId="70">
</dataflow>
<dataflow id="293" from="A_3_load" to="store_ln38" fromId="67" toId="71">
</dataflow>
<dataflow id="294" from="A_3_load1" to="store_ln38" fromId="12" toId="71">
</dataflow>
<dataflow id="295" from="B_addr" to="B_load" fromId="49" toId="73">
</dataflow>
<dataflow id="296" from="B_1_addr" to="B_1_load" fromId="51" toId="74">
</dataflow>
<dataflow id="297" from="B_2_addr" to="B_2_load" fromId="53" toId="75">
</dataflow>
<dataflow id="298" from="B_3_addr" to="B_3_load" fromId="55" toId="76">
</dataflow>
<dataflow id="299" from="A_3_load1" to="A_3_load_1" fromId="12" toId="77">
</dataflow>
<dataflow id="300" from="A_2_load3" to="A_2_load_1" fromId="13" toId="78">
</dataflow>
<dataflow id="301" from="A_1_load5" to="A_1_load_1" fromId="14" toId="79">
</dataflow>
<dataflow id="302" from="A_load7" to="A_load_1" fromId="15" toId="80">
</dataflow>
<dataflow id="303" from="B_load" to="mul_ln42" fromId="73" toId="81">
</dataflow>
<dataflow id="304" from="A_load_1" to="mul_ln42" fromId="80" toId="81">
</dataflow>
<dataflow id="305" from="B_2_load" to="mul_ln42_1" fromId="75" toId="82">
</dataflow>
<dataflow id="306" from="A_2_load_1" to="mul_ln42_1" fromId="78" toId="82">
</dataflow>
<dataflow id="307" from="B_1_load" to="mul_ln42_2" fromId="74" toId="83">
</dataflow>
<dataflow id="308" from="A_1_load_1" to="mul_ln42_2" fromId="79" toId="83">
</dataflow>
<dataflow id="309" from="B_3_load" to="mul_ln42_3" fromId="76" toId="84">
</dataflow>
<dataflow id="310" from="A_3_load_1" to="mul_ln42_3" fromId="77" toId="84">
</dataflow>
<dataflow id="311" from="B_load" to="mul_ln42" fromId="73" toId="85">
</dataflow>
<dataflow id="312" from="A_load_1" to="mul_ln42" fromId="80" toId="85">
</dataflow>
<dataflow id="313" from="B_2_load" to="mul_ln42_1" fromId="75" toId="86">
</dataflow>
<dataflow id="314" from="A_2_load_1" to="mul_ln42_1" fromId="78" toId="86">
</dataflow>
<dataflow id="315" from="B_1_load" to="mul_ln42_2" fromId="74" toId="87">
</dataflow>
<dataflow id="316" from="A_1_load_1" to="mul_ln42_2" fromId="79" toId="87">
</dataflow>
<dataflow id="317" from="B_3_load" to="mul_ln42_3" fromId="76" toId="88">
</dataflow>
<dataflow id="318" from="A_3_load_1" to="mul_ln42_3" fromId="77" toId="88">
</dataflow>
<dataflow id="320" from="_ssdm_op_SpecPipeline" to="specpipeline_ln15" fromId="319" toId="89">
</dataflow>
<dataflow id="321" from="StgValue_172" to="specpipeline_ln15" fromId="172" toId="89">
</dataflow>
<dataflow id="322" from="StgValue_156" to="specpipeline_ln15" fromId="156" toId="89">
</dataflow>
<dataflow id="323" from="StgValue_156" to="specpipeline_ln15" fromId="156" toId="89">
</dataflow>
<dataflow id="324" from="StgValue_156" to="specpipeline_ln15" fromId="156" toId="89">
</dataflow>
<dataflow id="325" from="empty_0" to="specpipeline_ln15" fromId="159" toId="89">
</dataflow>
<dataflow id="326" from="mul_ln42_2" to="add_ln42" fromId="87" toId="90">
</dataflow>
<dataflow id="327" from="mul_ln42" to="add_ln42" fromId="85" toId="90">
</dataflow>
<dataflow id="328" from="mul_ln42_1" to="add_ln42_1" fromId="86" toId="91">
</dataflow>
<dataflow id="329" from="mul_ln42_3" to="add_ln42_1" fromId="88" toId="91">
</dataflow>
<dataflow id="330" from="add_ln42_1" to="result" fromId="91" toId="92">
</dataflow>
<dataflow id="331" from="add_ln42" to="result" fromId="90" toId="92">
</dataflow>
<dataflow id="333" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A" to="write_ln45" fromId="332" toId="93">
</dataflow>
<dataflow id="334" from="stream_out_V_data_V" to="write_ln45" fromId="120" toId="93">
</dataflow>
<dataflow id="335" from="stream_out_V_keep_V" to="write_ln45" fromId="121" toId="93">
</dataflow>
<dataflow id="336" from="stream_out_V_strb_V" to="write_ln45" fromId="122" toId="93">
</dataflow>
<dataflow id="337" from="stream_out_V_last_V" to="write_ln45" fromId="123" toId="93">
</dataflow>
<dataflow id="338" from="result" to="write_ln45" fromId="92" toId="93">
</dataflow>
<dataflow id="340" from="StgValue_339" to="write_ln45" fromId="339" toId="93">
</dataflow>
<dataflow id="342" from="StgValue_341" to="write_ln45" fromId="341" toId="93">
</dataflow>
<dataflow id="343" from="valueout_last_1" to="write_ln45" fromId="27" toId="93">
</dataflow>
<dataflow id="344" from="icmp_ln38" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="345" from="icmp_ln38" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="346" from="first_iter_1" to="StgValue_3" fromId="36" toId="3">
</dataflow>
<dataflow id="347" from="first_iter_1" to="StgValue_4" fromId="36" toId="4">
</dataflow>
<dataflow id="348" from="icmp_ln38" to="StgValue_4" fromId="23" toId="4">
</dataflow>
<dataflow id="349" from="icmp_ln38" to="StgValue_5" fromId="23" toId="5">
</dataflow>
<dataflow id="350" from="icmp_ln38" to="StgValue_6" fromId="23" toId="6">
</dataflow>
<dataflow id="351" from="icmp_ln38" to="StgValue_7" fromId="23" toId="7">
</dataflow>
</dataflows>


</stg>
