module led_case
(
	input  wire clk,
	output wire[3:0] leds
);
	
	reg[21:0] count = 22'b0;
	reg[1:0] select = 2'b0;

	always @ (posedge clk)
	begin
	
		count <= count + 1'b1;
			
		if (count = 22'b1)
		begin
			select <= select + 1'b1;
		end 
		
	end;
	
	always @ (posedge clk)
	begin
	
		case(select)
			2'b00: leds[0] <= 1'b1;
			2'b01: leds[1] <= 1'b1;
			2'b10: leds[2] <= 1'b1;
			2'b11: leds[3] <= 1'b1;
		end case	
		
	end
	
endmodule