#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr 15 00:52:52 2022
# Process ID: 11800
# Current directory: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10164 C:\Users\yvvan\Documents\Research\Approximate Computing\MAC_array\MAC_array.xpr
# Log file: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/vivado.log
# Journal file: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 983.469 ; gain = 99.098
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v}}
WARNING: [filemgmt 56-12] File 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MAC_array
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-2490] overwriting previous definition of module MAC_unit [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module register [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.801 ; gain = 166.672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC_array' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:25]
INFO: [Synth 8-6157] synthesizing module 'MAC_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:22]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MAC_unit' (2#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MAC_array' (3#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1353.828 ; gain = 207.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1353.828 ; gain = 207.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1353.828 ; gain = 207.699
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1492.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1500.758 ; gain = 354.629
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1500.758 ; gain = 517.289
reset_run synth_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_array_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_array_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_unit
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module MAC_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_unit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MAC_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sim_1/new/MAC_array_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_array_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.sim/sim_1/behav/xsim'
"xelab -wto 99ba994467a24344ba3cb903a8bf23b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_array_tb_behav xil_defaultlib.MAC_array_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ba994467a24344ba3cb903a8bf23b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_array_tb_behav xil_defaultlib.MAC_array_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.MAC_unit
Compiling module xil_defaultlib.MAC_array
Compiling module xil_defaultlib.MAC_array_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MAC_array_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/yvvan/Documents/Research/Approximate -notrace
couldn't read file "C:/Users/yvvan/Documents/Research/Approximate": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 15 00:55:54 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1500.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MAC_array_tb_behav -key {Behavioral:sim_1:Functional:MAC_array_tb} -tclbatch {MAC_array_tb.tcl} -view {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array_tb_behav.wcfg}
source MAC_array_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sim_1/new/MAC_array_tb.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MAC_array_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1519.855 ; gain = 19.098
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'MAC_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'MAC_unit()' found in library 'xil_defaultlib'
Duplicate found at line 22 of file C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v
	(Active) Duplicate found at line 22 of file C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'register()' found in library 'xil_defaultlib'
Duplicate found at line 22 of file C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v
	(Active) Duplicate found at line 22 of file C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v
[Fri Apr 15 00:56:08 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Apr 15 00:56:50 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MAC_array
WARNING: [Synth 8-2490] overwriting previous definition of module register [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module register [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module MAC_unit [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1599.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC_array' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:24]
INFO: [Synth 8-6157] synthesizing module 'MAC_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:24]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MAC_unit' (2#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'MAC_array' (3#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1599.223 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1599.223 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1599.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1633.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1633.727 ; gain = 34.504
11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1633.727 ; gain = 34.504
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'MAC_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:24]
WARNING: [HDL 9-3756] overwriting previous definition of module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'register()' found in library 'xil_defaultlib'
Duplicate found at line 22 of file C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v
Duplicate found at line 22 of file C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v
	(Active) Duplicate found at line 22 of file C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'MAC_unit()' found in library 'xil_defaultlib'
Duplicate found at line 24 of file C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v
	(Active) Duplicate found at line 24 of file C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v
[Fri Apr 15 01:01:27 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Apr 15 01:02:29 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/impl_1/runme.log
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MAC_array
ERROR: [Synth 8-1766] cannot open include file gen_register.v [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:22]
INFO: [Synth 8-2350] module MAC_unit ignored due to previous errors [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:24]
Failed to read verilog 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MAC_array
WARNING: [Synth 8-2490] overwriting previous definition of module gen_register [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module gen_register [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module MAC_unit [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1915.121 ; gain = 8.312
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC_array' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:24]
INFO: [Synth 8-6157] synthesizing module 'MAC_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:24]
INFO: [Synth 8-6157] synthesizing module 'gen_register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_register' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
INFO: [Synth 8-6157] synthesizing module 'gen_register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_register__parameterized0' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MAC_unit' (2#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'MAC_array' (3#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1915.129 ; gain = 8.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1923.941 ; gain = 17.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1923.941 ; gain = 17.133
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2039.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2039.172 ; gain = 132.363
11 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2039.172 ; gain = 132.363
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-2490] overwriting previous definition of module gen_register [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module gen_register [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module MAC_unit [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2039.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC_array' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:24]
INFO: [Synth 8-6157] synthesizing module 'MAC_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:24]
INFO: [Synth 8-6157] synthesizing module 'gen_register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_register' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
INFO: [Synth 8-6157] synthesizing module 'gen_register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_register__parameterized0' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MAC_unit' (2#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'MAC_array' (3#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2039.172 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2039.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2039.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2039.172 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_array_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_array_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_register
INFO: [VRFC 10-311] analyzing module MAC_unit
INFO: [VRFC 10-311] analyzing module MAC_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_register
WARNING: [VRFC 10-3609] overwriting previous definition of module 'gen_register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
INFO: [VRFC 10-311] analyzing module MAC_unit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'MAC_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sim_1/new/MAC_array_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_array_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.sim/sim_1/behav/xsim'
"xelab -wto 99ba994467a24344ba3cb903a8bf23b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_array_tb_behav xil_defaultlib.MAC_array_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ba994467a24344ba3cb903a8bf23b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_array_tb_behav xil_defaultlib.MAC_array_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gen_register
Compiling module xil_defaultlib.gen_register(WORD_SIZE=17)
Compiling module xil_defaultlib.MAC_unit
Compiling module xil_defaultlib.MAC_array
Compiling module xil_defaultlib.MAC_array_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MAC_array_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MAC_array_tb_behav -key {Behavioral:sim_1:Functional:MAC_array_tb} -tclbatch {MAC_array_tb.tcl} -view {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array_tb_behav.wcfg}
source MAC_array_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sim_1/new/MAC_array_tb.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MAC_array_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2039.172 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1

launch_runs synth_1 -jobs 4
WARNING: [HDL 9-3756] overwriting previous definition of module 'MAC_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v:24]
WARNING: [HDL 9-3756] overwriting previous definition of module 'gen_register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
WARNING: [HDL 9-3756] overwriting previous definition of module 'gen_register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v:22]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'gen_register()' found in library 'xil_defaultlib'
Duplicate found at line 22 of file C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v
Duplicate found at line 22 of file C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v
	(Active) Duplicate found at line 22 of file C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'MAC_unit()' found in library 'xil_defaultlib'
Duplicate found at line 24 of file C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v
	(Active) Duplicate found at line 24 of file C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v
[Fri Apr 15 01:35:45 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Apr 15 01:58:28 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
export_ip_user_files -of_objects  [get_files {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/register.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_unit.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v}}
add_files -norecurse {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MAC_array
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2039.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC_array' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:74]
INFO: [Synth 8-6157] synthesizing module 'MAC_unit' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:48]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:22]
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:22]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:22]
	Parameter WORD_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (1#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MAC_unit' (2#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:48]
INFO: [Synth 8-6155] done synthesizing module 'MAC_array' (3#1) [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2039.172 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2039.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2039.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2039.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2039.172 ; gain = 0.000
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2039.172 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MAC_array_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MAC_array_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module MAC_unit
INFO: [VRFC 10-311] analyzing module MAC_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sim_1/new/MAC_array_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_array_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.sim/sim_1/behav/xsim'
"xelab -wto 99ba994467a24344ba3cb903a8bf23b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_array_tb_behav xil_defaultlib.MAC_array_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 99ba994467a24344ba3cb903a8bf23b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MAC_array_tb_behav xil_defaultlib.MAC_array_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register(WORD_SIZE=17)
Compiling module xil_defaultlib.MAC_unit
Compiling module xil_defaultlib.MAC_array
Compiling module xil_defaultlib.MAC_array_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MAC_array_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MAC_array_tb_behav -key {Behavioral:sim_1:Functional:MAC_array_tb} -tclbatch {MAC_array_tb.tcl} -view {{C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array_tb_behav.wcfg}
source MAC_array_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sim_1/new/MAC_array_tb.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MAC_array_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2039.172 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Apr 15 02:09:35 2022] Launched synth_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Apr 15 02:11:29 2022] Launched impl_1...
Run output will be captured here: C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sim_1/new/MAC_array_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/yvvan/Documents/Research/Approximate Computing/MAC_array/MAC_array.srcs/sources_1/new/MAC_array.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 02:32:53 2022...
