Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 5b84b1c7b22f48eda269d22bd28af22f --debug typical --relax -L xil_defaultlib -L secureip --snapshot tb3_behav xil_defaultlib.tb3 -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
ERROR: [VRFC 10-619] entity port start_sig does not match with type std_logic_vector of component port [C:/Xilinx/Projects/hls_cropping/hw_test/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_hls_synchr_strm_0_1_1/sim/design_1_hls_synchr_strm_0_1.vhd:87]
ERROR: [VRFC 10-619] entity port start_sigo does not match with type std_logic_vector of component port [C:/Xilinx/Projects/hls_cropping/hw_test/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_hls_synchr_strm_0_1_1/sim/design_1_hls_synchr_strm_0_1.vhd:88]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb3 in library work failed.
