;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @124, -6
	JMP <121, 103
	ADD 249, @60
	SUB @120, 56
	JMP 0, @-20
	MOV 194, <-20
	SLT 270, 1
	ADD 249, @40
	SUB @121, 103
	SUB @427, 103
	ADD 249, @60
	SUB @124, -6
	SUB @124, -6
	SUB @121, 103
	SUB @121, 103
	SPL 0, <-2
	SPL 0, <-2
	SUB @120, 6
	SUB @121, 103
	MOV 0, <-20
	SUB @120, 103
	CMP -7, <-420
	CMP -7, <-420
	DJN -1, @-20
	SUB @124, -6
	SUB @127, 100
	SUB @19, @2
	SUB @127, 100
	ADD 249, @60
	ADD 249, @60
	SPL 19, 2
	SUB @121, 103
	ADD 249, @60
	SUB @79, @2
	SUB @121, 103
	SUB @19, @2
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	SLT #200, <-80
	MOV 194, <-20
	SUB @121, 103
	DJN -1, @-20
	JMP <124, #-6
	CMP -7, <-420
	MOV 0, <-20
	ADD 249, @60
	ADD 130, 9
