
L
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_1Z12-437
O
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_1Z12-434
L
-Analyzing %s Unisim elements for replacement
17*netlist2
649Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
K
Netlist was created with %s %s291*project2
Vivado2
2013.2Z1-479
Ž
Loading clock regions from %s
13*device2W
U/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xmlZ21-13

Loading clock buffers from %s
11*device2X
V/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xmlZ21-11
Š
&Loading clock placement rules from %s
318*place2J
H/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xmlZ30-318
ˆ
)Loading package pin functions from %s...
17*device2F
D/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xmlZ21-17
Œ
Loading package from %s
16*device2[
Y/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xmlZ21-16
}
Loading io standards from %s
15*device2G
E/opt/Xilinx/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xmlZ21-15
‰
+Loading device configuration modes from %s
14*device2E
C/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xmlZ21-14
1
Pushed %s inverter(s).
98*opt2
0Z31-138
M
 Attempting to get a license: %s
78*common2
Internal_bitstreamZ17-78
K
Failed to get a license: %s
295*common2
Internal_bitstreamZ17-301
†
$Parsing XDC File [%s] for cell '%s'
848*designutils2
Œ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc20
.network_inst_2/rx_interface_i/cmd_fifo_inst/U0Z20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
Œ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc20
.network_inst_2/rx_interface_i/cmd_fifo_inst/U0Z20-847
†
$Parsing XDC File [%s] for cell '%s'
848*designutils2
Œ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc20
.network_inst_1/rx_interface_i/cmd_fifo_inst/U0Z20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
Œ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc20
.network_inst_1/rx_interface_i/cmd_fifo_inst/U0Z20-847
†
$Parsing XDC File [%s] for cell '%s'
848*designutils2
Œ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc20
.network_inst_0/rx_interface_i/cmd_fifo_inst/U0Z20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
Œ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc20
.network_inst_0/rx_interface_i/cmd_fifo_inst/U0Z20-847
†
$Parsing XDC File [%s] for cell '%s'
848*designutils2
Œ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc20
.network_inst_3/rx_interface_i/cmd_fifo_inst/U0Z20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
Œ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc20
.network_inst_3/rx_interface_i/cmd_fifo_inst/U0Z20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2
}/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc22
0network_inst_2/tx_interface_i/axis_fifo_inst1/U0Z20-848
€
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
}/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc22
0network_inst_2/tx_interface_i/axis_fifo_inst1/U0Z20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2
}/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc22
0network_inst_2/rx_interface_i/axis_fifo_inst1/U0Z20-848
€
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
}/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc22
0network_inst_2/rx_interface_i/axis_fifo_inst1/U0Z20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2
}/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc22
0network_inst_1/tx_interface_i/axis_fifo_inst1/U0Z20-848
€
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
}/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc22
0network_inst_1/tx_interface_i/axis_fifo_inst1/U0Z20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2
}/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc22
0network_inst_1/rx_interface_i/axis_fifo_inst1/U0Z20-848
€
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
}/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc22
0network_inst_1/rx_interface_i/axis_fifo_inst1/U0Z20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2
}/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc22
0network_inst_0/tx_interface_i/axis_fifo_inst1/U0Z20-848
€
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
}/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc22
0network_inst_0/tx_interface_i/axis_fifo_inst1/U0Z20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2
}/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc22
0network_inst_0/rx_interface_i/axis_fifo_inst1/U0Z20-848
€
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
}/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc22
0network_inst_0/rx_interface_i/axis_fifo_inst1/U0Z20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2
}/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc22
0network_inst_3/tx_interface_i/axis_fifo_inst1/U0Z20-848
€
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
}/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc22
0network_inst_3/tx_interface_i/axis_fifo_inst1/U0Z20-847
÷
$Parsing XDC File [%s] for cell '%s'
848*designutils2
}/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc22
0network_inst_3/rx_interface_i/axis_fifo_inst1/U0Z20-848
€
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
}/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc22
0network_inst_3/rx_interface_i/axis_fifo_inst1/U0Z20-847
ù
$Parsing XDC File [%s] for cell '%s'
848*designutils2„
/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc2.
,network_inst_2/ten_gig_eth_pcs_pma_inst/instZ20-848
Ñ
%Done setting XDC timing constraints.
35*timing2†
/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc2
488@Z38-35
‚
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2„
/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc2.
,network_inst_2/ten_gig_eth_pcs_pma_inst/instZ20-847
ù
$Parsing XDC File [%s] for cell '%s'
848*designutils2„
/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc2.
,network_inst_1/ten_gig_eth_pcs_pma_inst/instZ20-848
‚
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2„
/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc2.
,network_inst_1/ten_gig_eth_pcs_pma_inst/instZ20-847
ù
$Parsing XDC File [%s] for cell '%s'
848*designutils2„
/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc2.
,network_inst_0/ten_gig_eth_pcs_pma_inst/instZ20-848
‚
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2„
/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc2.
,network_inst_0/ten_gig_eth_pcs_pma_inst/instZ20-847
ù
$Parsing XDC File [%s] for cell '%s'
848*designutils2„
/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc2.
,network_inst_3/ten_gig_eth_pcs_pma_inst/instZ20-848
‚
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2„
/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc2.
,network_inst_3/ten_gig_eth_pcs_pma_inst/instZ20-847
ë
$Parsing XDC File [%s] for cell '%s'
848*designutils2{
y/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc2*
(network_inst_2/ten_gig_eth_mac_inst/instZ20-848
ô
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2{
y/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc2*
(network_inst_2/ten_gig_eth_mac_inst/instZ20-847
ë
$Parsing XDC File [%s] for cell '%s'
848*designutils2{
y/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc2*
(network_inst_1/ten_gig_eth_mac_inst/instZ20-848
ô
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2{
y/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc2*
(network_inst_1/ten_gig_eth_mac_inst/instZ20-847
ë
$Parsing XDC File [%s] for cell '%s'
848*designutils2{
y/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc2*
(network_inst_0/ten_gig_eth_mac_inst/instZ20-848
ô
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2{
y/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc2*
(network_inst_0/ten_gig_eth_mac_inst/instZ20-847
ë
$Parsing XDC File [%s] for cell '%s'
848*designutils2{
y/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc2*
(network_inst_3/ten_gig_eth_mac_inst/instZ20-848
ô
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2{
y/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_ip/synth/ten_gig_eth_mac_ip.xdc2*
(network_inst_3/ten_gig_eth_mac_inst/instZ20-847
š
Parsing XDC File [%s]
179*designutils2d
b/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdcZ20-179
ø
DImplicit search of objects for pattern '%s' matched to '%s' objects.1744*	planAhead2
clk_divide_reg[1]_i_1/O2
pin2f
b/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2
228@Z12-2286
¤
Deriving generated clocks
2*timing2f
b/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdc2
2258@Z38-2
£
Finished Parsing XDC File [%s]
178*designutils2d
b/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/constrs_1/new/vc709_10g_interface.xdcZ20-178
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2‡
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc22
0network_inst_2/tx_interface_i/axis_fifo_inst1/U0Z20-848
²
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
0network_inst_2/tx_interface_i/axis_fifo_inst1/U02
[get_ports s_aclk]22
0network_inst_2/tx_interface_i/axis_fifo_inst1/U02‰
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc2
528@Z12-1399
²
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
0network_inst_2/tx_interface_i/axis_fifo_inst1/U02
[get_ports m_aclk]22
0network_inst_2/tx_interface_i/axis_fifo_inst1/U02‰
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc2
538@Z12-1399
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‡
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc22
0network_inst_2/tx_interface_i/axis_fifo_inst1/U0Z20-847
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2‡
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc22
0network_inst_2/rx_interface_i/axis_fifo_inst1/U0Z20-848
²
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
0network_inst_2/rx_interface_i/axis_fifo_inst1/U02
[get_ports s_aclk]22
0network_inst_2/rx_interface_i/axis_fifo_inst1/U02‰
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc2
528@Z12-1399
²
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
0network_inst_2/rx_interface_i/axis_fifo_inst1/U02
[get_ports m_aclk]22
0network_inst_2/rx_interface_i/axis_fifo_inst1/U02‰
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc2
538@Z12-1399
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‡
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc22
0network_inst_2/rx_interface_i/axis_fifo_inst1/U0Z20-847
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2‡
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc22
0network_inst_1/tx_interface_i/axis_fifo_inst1/U0Z20-848
²
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
0network_inst_1/tx_interface_i/axis_fifo_inst1/U02
[get_ports s_aclk]22
0network_inst_1/tx_interface_i/axis_fifo_inst1/U02‰
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc2
528@Z12-1399
²
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
0network_inst_1/tx_interface_i/axis_fifo_inst1/U02
[get_ports m_aclk]22
0network_inst_1/tx_interface_i/axis_fifo_inst1/U02‰
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc2
538@Z12-1399
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‡
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc22
0network_inst_1/tx_interface_i/axis_fifo_inst1/U0Z20-847
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2‡
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc22
0network_inst_1/rx_interface_i/axis_fifo_inst1/U0Z20-848
²
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
0network_inst_1/rx_interface_i/axis_fifo_inst1/U02
[get_ports s_aclk]22
0network_inst_1/rx_interface_i/axis_fifo_inst1/U02‰
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc2
528@Z12-1399
²
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
0network_inst_1/rx_interface_i/axis_fifo_inst1/U02
[get_ports m_aclk]22
0network_inst_1/rx_interface_i/axis_fifo_inst1/U02‰
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc2
538@Z12-1399
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‡
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc22
0network_inst_1/rx_interface_i/axis_fifo_inst1/U0Z20-847
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2‡
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc22
0network_inst_0/tx_interface_i/axis_fifo_inst1/U0Z20-848
²
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
0network_inst_0/tx_interface_i/axis_fifo_inst1/U02
[get_ports s_aclk]22
0network_inst_0/tx_interface_i/axis_fifo_inst1/U02‰
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc2
528@Z12-1399
²
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
0network_inst_0/tx_interface_i/axis_fifo_inst1/U02
[get_ports m_aclk]22
0network_inst_0/tx_interface_i/axis_fifo_inst1/U02‰
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc2
538@Z12-1399
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‡
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc22
0network_inst_0/tx_interface_i/axis_fifo_inst1/U0Z20-847
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2‡
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc22
0network_inst_0/rx_interface_i/axis_fifo_inst1/U0Z20-848
²
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
0network_inst_0/rx_interface_i/axis_fifo_inst1/U02
[get_ports s_aclk]22
0network_inst_0/rx_interface_i/axis_fifo_inst1/U02‰
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc2
528@Z12-1399
²
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
0network_inst_0/rx_interface_i/axis_fifo_inst1/U02
[get_ports m_aclk]22
0network_inst_0/rx_interface_i/axis_fifo_inst1/U02‰
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc2
538@Z12-1399
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‡
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc22
0network_inst_0/rx_interface_i/axis_fifo_inst1/U0Z20-847
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2‡
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc22
0network_inst_3/tx_interface_i/axis_fifo_inst1/U0Z20-848
²
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
0network_inst_3/tx_interface_i/axis_fifo_inst1/U02
[get_ports s_aclk]22
0network_inst_3/tx_interface_i/axis_fifo_inst1/U02‰
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc2
528@Z12-1399
²
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
0network_inst_3/tx_interface_i/axis_fifo_inst1/U02
[get_ports m_aclk]22
0network_inst_3/tx_interface_i/axis_fifo_inst1/U02‰
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc2
538@Z12-1399
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‡
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc22
0network_inst_3/tx_interface_i/axis_fifo_inst1/U0Z20-847
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2‡
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc22
0network_inst_3/rx_interface_i/axis_fifo_inst1/U0Z20-848
²
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
0network_inst_3/rx_interface_i/axis_fifo_inst1/U02
[get_ports s_aclk]22
0network_inst_3/rx_interface_i/axis_fifo_inst1/U02‰
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc2
528@Z12-1399
²
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead22
0network_inst_3/rx_interface_i/axis_fifo_inst1/U02
[get_ports m_aclk]22
0network_inst_3/rx_interface_i/axis_fifo_inst1/U02‰
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc2
538@Z12-1399
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‡
„/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc22
0network_inst_3/rx_interface_i/axis_fifo_inst1/U0Z20-847
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2‹
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2.
,network_inst_2/ten_gig_eth_pcs_pma_inst/instZ20-848
®
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,network_inst_2/ten_gig_eth_pcs_pma_inst/inst2
[get_ports clk156]2.
,network_inst_2/ten_gig_eth_pcs_pma_inst/inst2
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2
478@Z12-1399
¬
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,network_inst_2/ten_gig_eth_pcs_pma_inst/inst2
[get_ports dclk]2.
,network_inst_2/ten_gig_eth_pcs_pma_inst/inst2
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2
488@Z12-1399
Ã
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,network_inst_2/ten_gig_eth_pcs_pma_inst/inst2)
'[get_ports {configuration_vector[110]}]2.
,network_inst_2/ten_gig_eth_pcs_pma_inst/inst2
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2
508@Z12-1399
Ã
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,network_inst_2/ten_gig_eth_pcs_pma_inst/inst2)
'[get_ports {configuration_vector[110]}]2.
,network_inst_2/ten_gig_eth_pcs_pma_inst/inst2
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2
518@Z12-1399
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‹
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2.
,network_inst_2/ten_gig_eth_pcs_pma_inst/instZ20-847
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2‹
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2.
,network_inst_1/ten_gig_eth_pcs_pma_inst/instZ20-848
®
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,network_inst_1/ten_gig_eth_pcs_pma_inst/inst2
[get_ports clk156]2.
,network_inst_1/ten_gig_eth_pcs_pma_inst/inst2
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2
478@Z12-1399
¬
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,network_inst_1/ten_gig_eth_pcs_pma_inst/inst2
[get_ports dclk]2.
,network_inst_1/ten_gig_eth_pcs_pma_inst/inst2
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2
488@Z12-1399
Ã
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,network_inst_1/ten_gig_eth_pcs_pma_inst/inst2)
'[get_ports {configuration_vector[110]}]2.
,network_inst_1/ten_gig_eth_pcs_pma_inst/inst2
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2
508@Z12-1399
Ã
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,network_inst_1/ten_gig_eth_pcs_pma_inst/inst2)
'[get_ports {configuration_vector[110]}]2.
,network_inst_1/ten_gig_eth_pcs_pma_inst/inst2
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2
518@Z12-1399
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‹
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2.
,network_inst_1/ten_gig_eth_pcs_pma_inst/instZ20-847
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2‹
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2.
,network_inst_0/ten_gig_eth_pcs_pma_inst/instZ20-848
®
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,network_inst_0/ten_gig_eth_pcs_pma_inst/inst2
[get_ports clk156]2.
,network_inst_0/ten_gig_eth_pcs_pma_inst/inst2
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2
478@Z12-1399
¬
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,network_inst_0/ten_gig_eth_pcs_pma_inst/inst2
[get_ports dclk]2.
,network_inst_0/ten_gig_eth_pcs_pma_inst/inst2
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2
488@Z12-1399
Ã
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,network_inst_0/ten_gig_eth_pcs_pma_inst/inst2)
'[get_ports {configuration_vector[110]}]2.
,network_inst_0/ten_gig_eth_pcs_pma_inst/inst2
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2
508@Z12-1399
Ã
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,network_inst_0/ten_gig_eth_pcs_pma_inst/inst2)
'[get_ports {configuration_vector[110]}]2.
,network_inst_0/ten_gig_eth_pcs_pma_inst/inst2
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2
518@Z12-1399
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‹
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2.
,network_inst_0/ten_gig_eth_pcs_pma_inst/instZ20-847
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2‹
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2.
,network_inst_3/ten_gig_eth_pcs_pma_inst/instZ20-848
®
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,network_inst_3/ten_gig_eth_pcs_pma_inst/inst2
[get_ports clk156]2.
,network_inst_3/ten_gig_eth_pcs_pma_inst/inst2
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2
478@Z12-1399
¬
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,network_inst_3/ten_gig_eth_pcs_pma_inst/inst2
[get_ports dclk]2.
,network_inst_3/ten_gig_eth_pcs_pma_inst/inst2
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2
488@Z12-1399
Ã
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,network_inst_3/ten_gig_eth_pcs_pma_inst/inst2)
'[get_ports {configuration_vector[110]}]2.
,network_inst_3/ten_gig_eth_pcs_pma_inst/inst2
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2
508@Z12-1399
Ã
~There are no top level ports directly connected to pins of cell '%s', returning the pins matched for query '%s' of cell '%s'.
1399*	planAhead2.
,network_inst_3/ten_gig_eth_pcs_pma_inst/inst2)
'[get_ports {configuration_vector[110]}]2.
,network_inst_3/ten_gig_eth_pcs_pma_inst/inst2
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2
518@Z12-1399
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‹
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc2.
,network_inst_3/ten_gig_eth_pcs_pma_inst/instZ20-847
Â
Parsing XDC File [%s]
179*designutils2‹
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.runs/impl_1/.Xil/Vivado-3576-nf-test104.cl.cam.ac.uk/dcp/vc709_10g_interface.xdcZ20-179
Ë
Finished Parsing XDC File [%s]
178*designutils2‹
ˆ/root/Downloads/vc709_10g_interface/vc709_10g_interface.runs/impl_1/.Xil/Vivado-3576-nf-test104.cl.cam.ac.uk/dcp/vc709_10g_interface.xdcZ20-178
©
!Unisim Transformation Summary:
%s111*project2ì
é  A total of 607 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 47 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 552 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
Z1-111
1
%Phase 0 | Netlist Checksum: 1a90a825
*common
£
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
link_design: 2

00:01:252

00:01:222

1264.0512

1114.359Z17-268


End Record