INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UART/UART.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UART/UART.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UART/UART.srcs/sources_1/new/intf_uart_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intf_uart_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UART/UART.srcs/sources_1/new/top_level.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'FIFO_SIZE' is redefined [../../../../UART.srcs/sources_1/new/uart.vh:7]
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UART/UART.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UART/UART.srcs/sources_1/new/uart_brg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_brg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UART/UART.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UART/UART.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UART/UART.srcs/sim_1/new/top_level_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_tb
