// Seed: 651547400
module module_0 (
    input wor id_0,
    output uwire id_1,
    output supply1 id_2,
    output tri id_3,
    input supply1 id_4,
    input tri id_5,
    output supply0 id_6,
    input wand id_7,
    input supply1 id_8,
    output uwire id_9,
    output wor id_10,
    output wire id_11,
    output uwire id_12,
    output supply0 id_13,
    output wire id_14,
    input supply0 id_15,
    input uwire id_16,
    output wand id_17,
    input tri0 id_18,
    input tri0 id_19,
    input supply0 id_20,
    output wor id_21,
    output tri0 id_22,
    input tri id_23,
    output supply1 id_24,
    input tri0 id_25,
    input wor id_26
);
  assign id_13 = -1'd0 * id_5 - id_15;
  parameter id_28 = -1;
  wire id_29;
  logic [1 : -1] id_30;
  assign id_6 = ~id_15;
  assign module_1.id_6 = 0;
  logic [7:0] id_31;
  ;
  assign id_21 = 1;
  assign id_31[""] = id_16;
endmodule
module module_1 #(
    parameter id_5 = 32'd1
) (
    input wor id_0,
    input supply0 id_1,
    output wire id_2,
    output supply0 id_3,
    input wor id_4,
    input tri0 _id_5
    , id_15,
    output tri1 id_6,
    output supply1 id_7,
    output tri id_8,
    input supply1 id_9,
    input wor id_10,
    input tri id_11,
    output uwire id_12,
    output tri0 id_13
);
  wire [id_5 : id_5] id_16;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_3,
      id_3,
      id_9,
      id_0,
      id_7,
      id_4,
      id_1,
      id_12,
      id_13,
      id_7,
      id_7,
      id_12,
      id_8,
      id_1,
      id_0,
      id_2,
      id_9,
      id_4,
      id_10,
      id_8,
      id_7,
      id_10,
      id_8,
      id_9,
      id_9
  );
endmodule
