digraph pyco_out {
	node [shape=Mrecord]
	compound=true label="" labeljust=center labelloc=b rankdir=LR splines=polyline
	G1_in [label="Spec \nInputs|<fail1> fail1|<fail3> fail3|<fail2> fail2|<fail4> fail4|<fail_r2> fail_r2|<fail_r1> fail_r1" rank=source shape=record]
	"4418832656.4420447888.DumbGen_5" [label="{{<fail> fail}|DumbGen|{<c> c}}"]
	"4418832656.4420447888.SlowGen_3" [label="{{<fail> fail}|SlowGen|{<c> c}}"]
	"4418832656.4420447888.AC4Back_2" [label="{{<fail1> fail1|<fail3> fail3|<fail2> fail2|<fail4> fail4}|AC4Back|{<c3> c3|<c2> c2|<c1> c1|<c4> c4}}"]
	"4418832656.4420447888.DC2Tie_2" [label="{{<fail2_dc> fail2_dc|<fail1_dc> fail1_dc}|DC2Tie|{<c2_dc> c2_dc|<c1_dc> c1_dc}}"]
	"4418832656.4420447888.StdGen_3" [label="{{<fail_std> fail_std}|StdGen|{<c_std> c_std}}"]
	"4418832656.4420447888.DCLoad_3" [label="{{<fail1_load> fail1_load|<fail2_load> fail2_load}|DCLoad|{<c_load> c_load}}"]
	G1_out [label="Spec \nOutputs|<c9> c9|<c8> c8|<c3> c3|<c2> c2|<c1> c1|<c10> c10|<c7> c7|<c6> c6|<c5> c5|<c4> c4" rank=sink shape=record]
	G1_in:fail1 -> "4418832656.4420447888.AC4Back_2":fail1 [label=fail4_3_0_0]
	G1_in:fail1 -> "4418832656.4420447888.AC4Back_2":fail4 [label=fail4_3_0_0]
	G1_in:fail1 -> "4418832656.4420447888.SlowGen_3":fail [label=fail4_3_0_0]
	G1_in:fail2 -> "4418832656.4420447888.DumbGen_5":fail [label=fail_4_0_6]
	G1_in:fail2 -> "4418832656.4420447888.AC4Back_2":fail3 [label=fail_4_0_6]
	G1_in:fail2 -> "4418832656.4420447888.AC4Back_2":fail2 [label=fail_4_0_6]
	G1_in:fail_r2 -> "4418832656.4420447888.DCLoad_3":fail1_load [label=fail2_load_0_0_2]
	G1_in:fail_r2 -> "4418832656.4420447888.DCLoad_3":fail2_load [label=fail2_load_0_0_2]
	G1_in:fail4 -> "4418832656.4420447888.StdGen_3":fail_std [label=fail_std_3_0_8]
	"4418832656.4420447888.DumbGen_5":c -> G1_out:c3 [label=c_1_0_3]
	"4418832656.4420447888.DumbGen_5":c -> G1_out:c2 [label=c_1_0_0]
	"4418832656.4420447888.StdGen_3":c_std -> G1_out:c4 [label=c_std_0_0_2]
	"4418832656.4420447888.AC4Back_2":c1 -> G1_out:c5 [label=c1_4_0_0]
	"4418832656.4420447888.AC4Back_2":c4 -> G1_out:c6 [label=c4_0_0_0]
	"4418832656.4420447888.DC2Tie_2":c2_dc -> G1_out:c8 [label=c2_dc_0_0_0]
	"4418832656.4420447888.DC2Tie_2":c2_dc -> G1_out:c7 [label=c2_dc_0_0_0]
	"4418832656.4420447888.DCLoad_3":c_load -> G1_out:c9 [label=c_load_0_0_1]
	"4418832656.4420447888.DCLoad_3":c_load -> G1_out:c10 [label=c_load_0_0_1]
	"4418832656.4420447888.SlowGen_3":c -> G1_out:c1 [label=c_2_0_3]
}
