
BF01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0002160c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012f8  080217f0  080217f0  000227f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08022ae8  08022ae8  000241f8  2**0
                  CONTENTS
  4 .ARM          00000008  08022ae8  08022ae8  00023ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08022af0  08022af0  000241f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08022af0  08022af0  00023af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08022af4  08022af4  00023af4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  08022af8  00024000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001bcf8  200001f8  08022cf0  000241f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2001bef0  08022cf0  00024ef0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000241f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015285  00000000  00000000  00024228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004146  00000000  00000000  000394ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016b8  00000000  00000000  0003d5f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010f2  00000000  00000000  0003ecb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002859a  00000000  00000000  0003fda2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d1de  00000000  00000000  0006833c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6c26  00000000  00000000  0008551a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015c140  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000074a8  00000000  00000000  0015c184  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  0016362c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f8 	.word	0x200001f8
 80001fc:	00000000 	.word	0x00000000
 8000200:	080217d4 	.word	0x080217d4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001fc 	.word	0x200001fc
 800021c:	080217d4 	.word	0x080217d4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff23 	bl	8000b2c <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc99 	bl	8000648 <__aeabi_dmul>
 8000d16:	f7ff ff6f 	bl	8000bf8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc1a 	bl	8000554 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc90 	bl	8000648 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff fad2 	bl	80002d8 <__aeabi_dsub>
 8000d34:	f7ff ff60 	bl	8000bf8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8000d54:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000d58:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000d5c:	683a      	ldr	r2, [r7, #0]
 8000d5e:	431a      	orrs	r2, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCOMP_Pos);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	691b      	ldr	r3, [r3, #16]
 8000d6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d6e:	683a      	ldr	r2, [r7, #0]
 8000d70:	2a00      	cmp	r2, #0
 8000d72:	d002      	beq.n	8000d7a <LL_ADC_SetGainCompensation+0x36>
 8000d74:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000d78:	e000      	b.n	8000d7c <LL_ADC_SetGainCompensation+0x38>
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	431a      	orrs	r2, r3
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	611a      	str	r2, [r3, #16]
}
 8000d82:	bf00      	nop
 8000d84:	370c      	adds	r7, #12
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr

08000d8e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000d8e:	b480      	push	{r7}
 8000d90:	b087      	sub	sp, #28
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	60f8      	str	r0, [r7, #12]
 8000d96:	60b9      	str	r1, [r7, #8]
 8000d98:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	3330      	adds	r3, #48	@ 0x30
 8000d9e:	461a      	mov	r2, r3
 8000da0:	68bb      	ldr	r3, [r7, #8]
 8000da2:	0a1b      	lsrs	r3, r3, #8
 8000da4:	009b      	lsls	r3, r3, #2
 8000da6:	f003 030c 	and.w	r3, r3, #12
 8000daa:	4413      	add	r3, r2
 8000dac:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	68bb      	ldr	r3, [r7, #8]
 8000db4:	f003 031f 	and.w	r3, r3, #31
 8000db8:	211f      	movs	r1, #31
 8000dba:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbe:	43db      	mvns	r3, r3
 8000dc0:	401a      	ands	r2, r3
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	0e9b      	lsrs	r3, r3, #26
 8000dc6:	f003 011f 	and.w	r1, r3, #31
 8000dca:	68bb      	ldr	r3, [r7, #8]
 8000dcc:	f003 031f 	and.w	r3, r3, #31
 8000dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd4:	431a      	orrs	r2, r3
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000dda:	bf00      	nop
 8000ddc:	371c      	adds	r7, #28
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr

08000de6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000de6:	b480      	push	{r7}
 8000de8:	b087      	sub	sp, #28
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	60f8      	str	r0, [r7, #12]
 8000dee:	60b9      	str	r1, [r7, #8]
 8000df0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	3314      	adds	r3, #20
 8000df6:	461a      	mov	r2, r3
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	0e5b      	lsrs	r3, r3, #25
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	f003 0304 	and.w	r3, r3, #4
 8000e02:	4413      	add	r3, r2
 8000e04:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	0d1b      	lsrs	r3, r3, #20
 8000e0e:	f003 031f 	and.w	r3, r3, #31
 8000e12:	2107      	movs	r1, #7
 8000e14:	fa01 f303 	lsl.w	r3, r1, r3
 8000e18:	43db      	mvns	r3, r3
 8000e1a:	401a      	ands	r2, r3
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	0d1b      	lsrs	r3, r3, #20
 8000e20:	f003 031f 	and.w	r3, r3, #31
 8000e24:	6879      	ldr	r1, [r7, #4]
 8000e26:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2a:	431a      	orrs	r2, r3
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000e30:	bf00      	nop
 8000e32:	371c      	adds	r7, #28
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr

08000e3c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b085      	sub	sp, #20
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	60f8      	str	r0, [r7, #12]
 8000e44:	60b9      	str	r1, [r7, #8]
 8000e46:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000e54:	43db      	mvns	r3, r3
 8000e56:	401a      	ands	r2, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	f003 0318 	and.w	r3, r3, #24
 8000e5e:	4908      	ldr	r1, [pc, #32]	@ (8000e80 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000e60:	40d9      	lsrs	r1, r3
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	400b      	ands	r3, r1
 8000e66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000e6a:	431a      	orrs	r2, r3
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000e72:	bf00      	nop
 8000e74:	3714      	adds	r7, #20
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	0007ffff 	.word	0x0007ffff

08000e84 <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_GRP_INJECTED
  *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	691b      	ldr	r3, [r3, #16]
 8000e92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000e96:	f023 0303 	bic.w	r3, r3, #3
 8000e9a:	683a      	ldr	r2, [r7, #0]
 8000e9c:	431a      	orrs	r2, r3
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	611a      	str	r2, [r3, #16]
}
 8000ea2:	bf00      	nop
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr

08000eae <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000eae:	b480      	push	{r7}
 8000eb0:	b083      	sub	sp, #12
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	689b      	ldr	r3, [r3, #8]
 8000eba:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8000ebe:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000ec2:	687a      	ldr	r2, [r7, #4]
 8000ec4:	6093      	str	r3, [r2, #8]
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr

08000ed2 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	b083      	sub	sp, #12
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000ee2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000ee6:	d101      	bne.n	8000eec <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000ee8:	2301      	movs	r3, #1
 8000eea:	e000      	b.n	8000eee <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000eec:	2300      	movs	r3, #0
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000efa:	b480      	push	{r7}
 8000efc:	b083      	sub	sp, #12
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8000f0a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000f0e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000f16:	bf00      	nop
 8000f18:	370c      	adds	r7, #12
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr

08000f22 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	689b      	ldr	r3, [r3, #8]
 8000f2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8000f36:	d101      	bne.n	8000f3c <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e000      	b.n	8000f3e <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000f3c:	2300      	movs	r3, #0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	b083      	sub	sp, #12
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000f5a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000f5e:	f043 0201 	orr.w	r2, r3, #1
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000f66:	bf00      	nop
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8000f72:	b480      	push	{r7}
 8000f74:	b083      	sub	sp, #12
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000f82:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000f86:	f043 0202 	orr.w	r2, r3, #2
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr

08000f9a <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000f9a:	b480      	push	{r7}
 8000f9c:	b083      	sub	sp, #12
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	f003 0301 	and.w	r3, r3, #1
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d101      	bne.n	8000fb2 <LL_ADC_IsEnabled+0x18>
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e000      	b.n	8000fb4 <LL_ADC_IsEnabled+0x1a>
 8000fb2:	2300      	movs	r3, #0
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr

08000fc0 <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8000fd2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000fd6:	683a      	ldr	r2, [r7, #0]
 8000fd8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 8000fe6:	bf00      	nop
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr

08000ff2 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(const ADC_TypeDef *ADCx)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	b083      	sub	sp, #12
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001002:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001006:	d101      	bne.n	800100c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8001008:	2301      	movs	r3, #1
 800100a:	e000      	b.n	800100e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800100c:	2300      	movs	r3, #0
}
 800100e:	4618      	mov	r0, r3
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr

0800101a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800101a:	b480      	push	{r7}
 800101c:	b083      	sub	sp, #12
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	689b      	ldr	r3, [r3, #8]
 8001026:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800102a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800102e:	f043 0204 	orr.w	r2, r3, #4
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001036:	bf00      	nop
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(const ADC_TypeDef *ADCx)
{
 8001042:	b480      	push	{r7}
 8001044:	b083      	sub	sp, #12
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104e:	b29b      	uxth	r3, r3
}
 8001050:	4618      	mov	r0, r3
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(const ADC_TypeDef *ADCx)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 0304 	and.w	r3, r3, #4
 800106c:	2b04      	cmp	r3, #4
 800106e:	d101      	bne.n	8001074 <LL_ADC_IsActiveFlag_EOC+0x18>
 8001070:	2301      	movs	r3, #1
 8001072:	e000      	b.n	8001076 <LL_ADC_IsActiveFlag_EOC+0x1a>
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr

08001082 <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 8001082:	b480      	push	{r7}
 8001084:	b083      	sub	sp, #12
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2204      	movs	r2, #4
 800108e:	601a      	str	r2, [r3, #0]
}
 8001090:	bf00      	nop
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <LL_ADC_ClearFlag_EOS>:
  * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2208      	movs	r2, #8
 80010a8:	601a      	str	r2, [r3, #0]
}
 80010aa:	bf00      	nop
 80010ac:	370c      	adds	r7, #12
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
	...

080010b8 <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << ((ADCxSource & 0x001F0000U) >> 16U)));
 80010c0:	4b0e      	ldr	r3, [pc, #56]	@ (80010fc <LL_RCC_SetADCClockSource+0x44>)
 80010c2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	0c1b      	lsrs	r3, r3, #16
 80010ca:	f003 031f 	and.w	r3, r3, #31
 80010ce:	2103      	movs	r1, #3
 80010d0:	fa01 f303 	lsl.w	r3, r1, r3
 80010d4:	43db      	mvns	r3, r3
 80010d6:	401a      	ands	r2, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	b2d9      	uxtb	r1, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	0c1b      	lsrs	r3, r3, #16
 80010e0:	f003 031f 	and.w	r3, r3, #31
 80010e4:	fa01 f303 	lsl.w	r3, r1, r3
 80010e8:	4904      	ldr	r1, [pc, #16]	@ (80010fc <LL_RCC_SetADCClockSource+0x44>)
 80010ea:	4313      	orrs	r3, r2
 80010ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80010f0:	bf00      	nop
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr
 80010fc:	40021000 	.word	0x40021000

08001100 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001100:	b480      	push	{r7}
 8001102:	b085      	sub	sp, #20
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001108:	4b08      	ldr	r3, [pc, #32]	@ (800112c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800110a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800110c:	4907      	ldr	r1, [pc, #28]	@ (800112c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4313      	orrs	r3, r2
 8001112:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001114:	4b05      	ldr	r3, [pc, #20]	@ (800112c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001116:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4013      	ands	r3, r2
 800111c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800111e:	68fb      	ldr	r3, [r7, #12]
}
 8001120:	bf00      	nop
 8001122:	3714      	adds	r7, #20
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	40021000 	.word	0x40021000

08001130 <MX_ADC1_Init>:

/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b094      	sub	sp, #80	@ 0x50
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001136:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800113a:	2200      	movs	r2, #0
 800113c:	601a      	str	r2, [r3, #0]
 800113e:	605a      	str	r2, [r3, #4]
 8001140:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8001142:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
 800114a:	605a      	str	r2, [r3, #4]
 800114c:	609a      	str	r2, [r3, #8]
 800114e:	60da      	str	r2, [r3, #12]
 8001150:	611a      	str	r2, [r3, #16]
 8001152:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8001154:	f107 0318 	add.w	r3, r7, #24
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001162:	463b      	mov	r3, r7
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
 8001168:	605a      	str	r2, [r3, #4]
 800116a:	609a      	str	r2, [r3, #8]
 800116c:	60da      	str	r2, [r3, #12]
 800116e:	611a      	str	r2, [r3, #16]
 8001170:	615a      	str	r2, [r3, #20]

  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_PLL);
 8001172:	4840      	ldr	r0, [pc, #256]	@ (8001274 <MX_ADC1_Init+0x144>)
 8001174:	f7ff ffa0 	bl	80010b8 <LL_RCC_SetADCClockSource>

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);
 8001178:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800117c:	f7ff ffc0 	bl	8001100 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001180:	2002      	movs	r0, #2
 8001182:	f7ff ffbd 	bl	8001100 <LL_AHB2_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PB12   ------> ADC1_IN11
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8001186:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800118a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800118c:	2303      	movs	r3, #3
 800118e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001190:	2300      	movs	r3, #0
 8001192:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001194:	463b      	mov	r3, r7
 8001196:	4619      	mov	r1, r3
 8001198:	4837      	ldr	r0, [pc, #220]	@ (8001278 <MX_ADC1_Init+0x148>)
 800119a:	f019 fa82 	bl	801a6a2 <LL_GPIO_Init>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 800119e:	2300      	movs	r3, #0
 80011a0:	643b      	str	r3, [r7, #64]	@ 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 80011a2:	2300      	movs	r3, #0
 80011a4:	647b      	str	r3, [r7, #68]	@ 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 80011a6:	2300      	movs	r3, #0
 80011a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 80011aa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80011ae:	4619      	mov	r1, r3
 80011b0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80011b4:	f019 f8ba 	bl	801a32c <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 80011b8:	2300      	movs	r3, #0
 80011ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 80011bc:	2300      	movs	r3, #0
 80011be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 80011c0:	2300      	movs	r3, #0
 80011c2:	633b      	str	r3, [r7, #48]	@ 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80011c4:	2300      	movs	r3, #0
 80011c6:	637b      	str	r3, [r7, #52]	@ 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 80011c8:	2300      	movs	r3, #0
 80011ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 80011cc:	2300      	movs	r3, #0
 80011ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 80011d0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011d4:	4619      	mov	r1, r3
 80011d6:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80011da:	f019 f8cd 	bl	801a378 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC1, 0);
 80011de:	2100      	movs	r1, #0
 80011e0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80011e4:	f7ff fdae 	bl	8000d44 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 80011e8:	2100      	movs	r1, #0
 80011ea:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80011ee:	f7ff fe49 	bl	8000e84 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV2;
 80011f2:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80011f6:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 80011f8:	2300      	movs	r3, #0
 80011fa:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 80011fc:	f107 0318 	add.w	r3, r7, #24
 8001200:	4619      	mov	r1, r3
 8001202:	481e      	ldr	r0, [pc, #120]	@ (800127c <MX_ADC1_Init+0x14c>)
 8001204:	f019 f82e 	bl	801a264 <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 8001208:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800120c:	f7ff fe4f 	bl	8000eae <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 8001210:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001214:	f7ff fe71 	bl	8000efa <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001218:	4b19      	ldr	r3, [pc, #100]	@ (8001280 <MX_ADC1_Init+0x150>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	099b      	lsrs	r3, r3, #6
 800121e:	4a19      	ldr	r2, [pc, #100]	@ (8001284 <MX_ADC1_Init+0x154>)
 8001220:	fba2 2303 	umull	r2, r3, r2, r3
 8001224:	099a      	lsrs	r2, r3, #6
 8001226:	4613      	mov	r3, r2
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	4413      	add	r3, r2
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	461a      	mov	r2, r3
 8001230:	4b15      	ldr	r3, [pc, #84]	@ (8001288 <MX_ADC1_Init+0x158>)
 8001232:	fba3 2302 	umull	r2, r3, r3, r2
 8001236:	08db      	lsrs	r3, r3, #3
 8001238:	64fb      	str	r3, [r7, #76]	@ 0x4c
  while(wait_loop_index != 0)
 800123a:	e002      	b.n	8001242 <MX_ADC1_Init+0x112>
  {
    wait_loop_index--;
 800123c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800123e:	3b01      	subs	r3, #1
 8001240:	64fb      	str	r3, [r7, #76]	@ 0x4c
  while(wait_loop_index != 0)
 8001242:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001244:	2b00      	cmp	r3, #0
 8001246:	d1f9      	bne.n	800123c <MX_ADC1_Init+0x10c>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_11);
 8001248:	4a10      	ldr	r2, [pc, #64]	@ (800128c <MX_ADC1_Init+0x15c>)
 800124a:	2106      	movs	r1, #6
 800124c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001250:	f7ff fd9d 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 8001254:	2203      	movs	r2, #3
 8001256:	490d      	ldr	r1, [pc, #52]	@ (800128c <MX_ADC1_Init+0x15c>)
 8001258:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800125c:	f7ff fdc3 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SINGLE_ENDED);
 8001260:	227f      	movs	r2, #127	@ 0x7f
 8001262:	490a      	ldr	r1, [pc, #40]	@ (800128c <MX_ADC1_Init+0x15c>)
 8001264:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001268:	f7ff fde8 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800126c:	bf00      	nop
 800126e:	3750      	adds	r7, #80	@ 0x50
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	001c0001 	.word	0x001c0001
 8001278:	48000400 	.word	0x48000400
 800127c:	50000300 	.word	0x50000300
 8001280:	20000004 	.word	0x20000004
 8001284:	053e2d63 	.word	0x053e2d63
 8001288:	cccccccd 	.word	0xcccccccd
 800128c:	2e300800 	.word	0x2e300800

08001290 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b090      	sub	sp, #64	@ 0x40
 8001294:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001296:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	605a      	str	r2, [r3, #4]
 80012a0:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80012a2:	f107 0318 	add.w	r3, r7, #24
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	605a      	str	r2, [r3, #4]
 80012ac:	609a      	str	r2, [r3, #8]
 80012ae:	60da      	str	r2, [r3, #12]
 80012b0:	611a      	str	r2, [r3, #16]
 80012b2:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b4:	463b      	mov	r3, r7
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	605a      	str	r2, [r3, #4]
 80012bc:	609a      	str	r2, [r3, #8]
 80012be:	60da      	str	r2, [r3, #12]
 80012c0:	611a      	str	r2, [r3, #16]
 80012c2:	615a      	str	r2, [r3, #20]

  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_PLL);
 80012c4:	486a      	ldr	r0, [pc, #424]	@ (8001470 <MX_ADC2_Init+0x1e0>)
 80012c6:	f7ff fef7 	bl	80010b8 <LL_RCC_SetADCClockSource>

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);
 80012ca:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80012ce:	f7ff ff17 	bl	8001100 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80012d2:	2001      	movs	r0, #1
 80012d4:	f7ff ff14 	bl	8001100 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80012d8:	2004      	movs	r0, #4
 80012da:	f7ff ff11 	bl	8001100 <LL_AHB2_GRP1_EnableClock>
  /**ADC2 GPIO Configuration
  PA6   ------> ADC2_IN3
  PA7   ------> ADC2_IN4
  PC4   ------> ADC2_IN5
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80012de:	2340      	movs	r3, #64	@ 0x40
 80012e0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80012e2:	2303      	movs	r3, #3
 80012e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012e6:	2300      	movs	r3, #0
 80012e8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ea:	463b      	mov	r3, r7
 80012ec:	4619      	mov	r1, r3
 80012ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012f2:	f019 f9d6 	bl	801a6a2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 80012f6:	2380      	movs	r3, #128	@ 0x80
 80012f8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80012fa:	2303      	movs	r3, #3
 80012fc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012fe:	2300      	movs	r3, #0
 8001300:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001302:	463b      	mov	r3, r7
 8001304:	4619      	mov	r1, r3
 8001306:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800130a:	f019 f9ca 	bl	801a6a2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 800130e:	2310      	movs	r3, #16
 8001310:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001312:	2303      	movs	r3, #3
 8001314:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001316:	2300      	movs	r3, #0
 8001318:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800131a:	463b      	mov	r3, r7
 800131c:	4619      	mov	r1, r3
 800131e:	4855      	ldr	r0, [pc, #340]	@ (8001474 <MX_ADC2_Init+0x1e4>)
 8001320:	f019 f9bf 	bl	801a6a2 <LL_GPIO_Init>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001324:	2300      	movs	r3, #0
 8001326:	633b      	str	r3, [r7, #48]	@ 0x30
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001328:	2300      	movs	r3, #0
 800132a:	637b      	str	r3, [r7, #52]	@ 0x34
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800132c:	2300      	movs	r3, #0
 800132e:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_ADC_Init(ADC2, &ADC_InitStruct);
 8001330:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001334:	4619      	mov	r1, r3
 8001336:	4850      	ldr	r0, [pc, #320]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 8001338:	f018 fff8 	bl	801a32c <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800133c:	2300      	movs	r3, #0
 800133e:	61bb      	str	r3, [r7, #24]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS;
 8001340:	2305      	movs	r3, #5
 8001342:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 8001344:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001348:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 800134a:	2300      	movs	r3, #0
 800134c:	627b      	str	r3, [r7, #36]	@ 0x24
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 800134e:	2300      	movs	r3, #0
 8001350:	62bb      	str	r3, [r7, #40]	@ 0x28
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8001352:	2300      	movs	r3, #0
 8001354:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 8001356:	f107 0318 	add.w	r3, r7, #24
 800135a:	4619      	mov	r1, r3
 800135c:	4846      	ldr	r0, [pc, #280]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 800135e:	f019 f80b 	bl	801a378 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC2, 0);
 8001362:	2100      	movs	r1, #0
 8001364:	4844      	ldr	r0, [pc, #272]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 8001366:	f7ff fced 	bl	8000d44 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC2, LL_ADC_OVS_DISABLE);
 800136a:	2100      	movs	r1, #0
 800136c:	4842      	ldr	r0, [pc, #264]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 800136e:	f7ff fd89 	bl	8000e84 <LL_ADC_SetOverSamplingScope>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC2);
 8001372:	4841      	ldr	r0, [pc, #260]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 8001374:	f7ff fd9b 	bl	8000eae <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC2);
 8001378:	483f      	ldr	r0, [pc, #252]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 800137a:	f7ff fdbe 	bl	8000efa <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 800137e:	4b3f      	ldr	r3, [pc, #252]	@ (800147c <MX_ADC2_Init+0x1ec>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	099b      	lsrs	r3, r3, #6
 8001384:	4a3e      	ldr	r2, [pc, #248]	@ (8001480 <MX_ADC2_Init+0x1f0>)
 8001386:	fba2 2303 	umull	r2, r3, r2, r3
 800138a:	099a      	lsrs	r2, r3, #6
 800138c:	4613      	mov	r3, r2
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	4413      	add	r3, r2
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	461a      	mov	r2, r3
 8001396:	4b3b      	ldr	r3, [pc, #236]	@ (8001484 <MX_ADC2_Init+0x1f4>)
 8001398:	fba3 2302 	umull	r2, r3, r3, r2
 800139c:	08db      	lsrs	r3, r3, #3
 800139e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while(wait_loop_index != 0)
 80013a0:	e002      	b.n	80013a8 <MX_ADC2_Init+0x118>
  {
    wait_loop_index--;
 80013a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013a4:	3b01      	subs	r3, #1
 80013a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while(wait_loop_index != 0)
 80013a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d1f9      	bne.n	80013a2 <MX_ADC2_Init+0x112>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_4);
 80013ae:	4a36      	ldr	r2, [pc, #216]	@ (8001488 <MX_ADC2_Init+0x1f8>)
 80013b0:	2106      	movs	r1, #6
 80013b2:	4831      	ldr	r0, [pc, #196]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 80013b4:	f7ff fceb 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80013b8:	2202      	movs	r2, #2
 80013ba:	4933      	ldr	r1, [pc, #204]	@ (8001488 <MX_ADC2_Init+0x1f8>)
 80013bc:	482e      	ldr	r0, [pc, #184]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 80013be:	f7ff fd12 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SINGLE_ENDED);
 80013c2:	227f      	movs	r2, #127	@ 0x7f
 80013c4:	4930      	ldr	r1, [pc, #192]	@ (8001488 <MX_ADC2_Init+0x1f8>)
 80013c6:	482c      	ldr	r0, [pc, #176]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 80013c8:	f7ff fd38 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_4);
 80013cc:	4a2e      	ldr	r2, [pc, #184]	@ (8001488 <MX_ADC2_Init+0x1f8>)
 80013ce:	210c      	movs	r1, #12
 80013d0:	4829      	ldr	r0, [pc, #164]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 80013d2:	f7ff fcdc 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80013d6:	2202      	movs	r2, #2
 80013d8:	492b      	ldr	r1, [pc, #172]	@ (8001488 <MX_ADC2_Init+0x1f8>)
 80013da:	4827      	ldr	r0, [pc, #156]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 80013dc:	f7ff fd03 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SINGLE_ENDED);
 80013e0:	227f      	movs	r2, #127	@ 0x7f
 80013e2:	4929      	ldr	r1, [pc, #164]	@ (8001488 <MX_ADC2_Init+0x1f8>)
 80013e4:	4824      	ldr	r0, [pc, #144]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 80013e6:	f7ff fd29 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_5);
 80013ea:	4a28      	ldr	r2, [pc, #160]	@ (800148c <MX_ADC2_Init+0x1fc>)
 80013ec:	2112      	movs	r1, #18
 80013ee:	4822      	ldr	r0, [pc, #136]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 80013f0:	f7ff fccd 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_5, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80013f4:	2202      	movs	r2, #2
 80013f6:	4925      	ldr	r1, [pc, #148]	@ (800148c <MX_ADC2_Init+0x1fc>)
 80013f8:	481f      	ldr	r0, [pc, #124]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 80013fa:	f7ff fcf4 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_5, LL_ADC_SINGLE_ENDED);
 80013fe:	227f      	movs	r2, #127	@ 0x7f
 8001400:	4922      	ldr	r1, [pc, #136]	@ (800148c <MX_ADC2_Init+0x1fc>)
 8001402:	481d      	ldr	r0, [pc, #116]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 8001404:	f7ff fd1a 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_5);
 8001408:	4a20      	ldr	r2, [pc, #128]	@ (800148c <MX_ADC2_Init+0x1fc>)
 800140a:	2118      	movs	r1, #24
 800140c:	481a      	ldr	r0, [pc, #104]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 800140e:	f7ff fcbe 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_5, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 8001412:	2202      	movs	r2, #2
 8001414:	491d      	ldr	r1, [pc, #116]	@ (800148c <MX_ADC2_Init+0x1fc>)
 8001416:	4818      	ldr	r0, [pc, #96]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 8001418:	f7ff fce5 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_5, LL_ADC_SINGLE_ENDED);
 800141c:	227f      	movs	r2, #127	@ 0x7f
 800141e:	491b      	ldr	r1, [pc, #108]	@ (800148c <MX_ADC2_Init+0x1fc>)
 8001420:	4815      	ldr	r0, [pc, #84]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 8001422:	f7ff fd0b 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_3);
 8001426:	4a1a      	ldr	r2, [pc, #104]	@ (8001490 <MX_ADC2_Init+0x200>)
 8001428:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800142c:	4812      	ldr	r0, [pc, #72]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 800142e:	f7ff fcae 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 8001432:	2202      	movs	r2, #2
 8001434:	4916      	ldr	r1, [pc, #88]	@ (8001490 <MX_ADC2_Init+0x200>)
 8001436:	4810      	ldr	r0, [pc, #64]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 8001438:	f7ff fcd5 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 800143c:	227f      	movs	r2, #127	@ 0x7f
 800143e:	4914      	ldr	r1, [pc, #80]	@ (8001490 <MX_ADC2_Init+0x200>)
 8001440:	480d      	ldr	r0, [pc, #52]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 8001442:	f7ff fcfb 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_3);
 8001446:	4a12      	ldr	r2, [pc, #72]	@ (8001490 <MX_ADC2_Init+0x200>)
 8001448:	f44f 7183 	mov.w	r1, #262	@ 0x106
 800144c:	480a      	ldr	r0, [pc, #40]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 800144e:	f7ff fc9e 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 8001452:	2202      	movs	r2, #2
 8001454:	490e      	ldr	r1, [pc, #56]	@ (8001490 <MX_ADC2_Init+0x200>)
 8001456:	4808      	ldr	r0, [pc, #32]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 8001458:	f7ff fcc5 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 800145c:	227f      	movs	r2, #127	@ 0x7f
 800145e:	490c      	ldr	r1, [pc, #48]	@ (8001490 <MX_ADC2_Init+0x200>)
 8001460:	4805      	ldr	r0, [pc, #20]	@ (8001478 <MX_ADC2_Init+0x1e8>)
 8001462:	f7ff fceb 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001466:	bf00      	nop
 8001468:	3740      	adds	r7, #64	@ 0x40
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	001c0001 	.word	0x001c0001
 8001474:	48000800 	.word	0x48000800
 8001478:	50000100 	.word	0x50000100
 800147c:	20000004 	.word	0x20000004
 8001480:	053e2d63 	.word	0x053e2d63
 8001484:	cccccccd 	.word	0xcccccccd
 8001488:	10c00010 	.word	0x10c00010
 800148c:	14f00020 	.word	0x14f00020
 8001490:	0c900008 	.word	0x0c900008

08001494 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b094      	sub	sp, #80	@ 0x50
 8001498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 800149a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80014a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]
 80014b6:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80014b8:	f107 0318 	add.w	r3, r7, #24
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c6:	463b      	mov	r3, r7
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	605a      	str	r2, [r3, #4]
 80014ce:	609a      	str	r2, [r3, #8]
 80014d0:	60da      	str	r2, [r3, #12]
 80014d2:	611a      	str	r2, [r3, #16]
 80014d4:	615a      	str	r2, [r3, #20]

  LL_RCC_SetADCClockSource(LL_RCC_ADC345_CLKSOURCE_PLL);
 80014d6:	4843      	ldr	r0, [pc, #268]	@ (80015e4 <MX_ADC3_Init+0x150>)
 80014d8:	f7ff fdee 	bl	80010b8 <LL_RCC_SetADCClockSource>

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 80014dc:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80014e0:	f7ff fe0e 	bl	8001100 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80014e4:	2002      	movs	r0, #2
 80014e6:	f7ff fe0b 	bl	8001100 <LL_AHB2_GRP1_EnableClock>
  /**ADC3 GPIO Configuration
  PB1   ------> ADC3_IN1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80014ea:	2302      	movs	r3, #2
 80014ec:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80014ee:	2303      	movs	r3, #3
 80014f0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80014f2:	2300      	movs	r3, #0
 80014f4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f6:	463b      	mov	r3, r7
 80014f8:	4619      	mov	r1, r3
 80014fa:	483b      	ldr	r0, [pc, #236]	@ (80015e8 <MX_ADC3_Init+0x154>)
 80014fc:	f019 f8d1 	bl	801a6a2 <LL_GPIO_Init>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001500:	2300      	movs	r3, #0
 8001502:	643b      	str	r3, [r7, #64]	@ 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001504:	2300      	movs	r3, #0
 8001506:	647b      	str	r3, [r7, #68]	@ 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8001508:	2300      	movs	r3, #0
 800150a:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_ADC_Init(ADC3, &ADC_InitStruct);
 800150c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001510:	4619      	mov	r1, r3
 8001512:	4836      	ldr	r0, [pc, #216]	@ (80015ec <MX_ADC3_Init+0x158>)
 8001514:	f018 ff0a 	bl	801a32c <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001518:	2300      	movs	r3, #0
 800151a:	62bb      	str	r3, [r7, #40]	@ 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 800151c:	2301      	movs	r3, #1
 800151e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 8001520:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001524:	633b      	str	r3, [r7, #48]	@ 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8001526:	2300      	movs	r3, #0
 8001528:	637b      	str	r3, [r7, #52]	@ 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 800152a:	2300      	movs	r3, #0
 800152c:	63bb      	str	r3, [r7, #56]	@ 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 800152e:	2300      	movs	r3, #0
 8001530:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_ADC_REG_Init(ADC3, &ADC_REG_InitStruct);
 8001532:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001536:	4619      	mov	r1, r3
 8001538:	482c      	ldr	r0, [pc, #176]	@ (80015ec <MX_ADC3_Init+0x158>)
 800153a:	f018 ff1d 	bl	801a378 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC3, 0);
 800153e:	2100      	movs	r1, #0
 8001540:	482a      	ldr	r0, [pc, #168]	@ (80015ec <MX_ADC3_Init+0x158>)
 8001542:	f7ff fbff 	bl	8000d44 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC3, LL_ADC_OVS_DISABLE);
 8001546:	2100      	movs	r1, #0
 8001548:	4828      	ldr	r0, [pc, #160]	@ (80015ec <MX_ADC3_Init+0x158>)
 800154a:	f7ff fc9b 	bl	8000e84 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV2;
 800154e:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001552:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8001554:	2300      	movs	r3, #0
 8001556:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC3), &ADC_CommonInitStruct);
 8001558:	f107 0318 	add.w	r3, r7, #24
 800155c:	4619      	mov	r1, r3
 800155e:	4824      	ldr	r0, [pc, #144]	@ (80015f0 <MX_ADC3_Init+0x15c>)
 8001560:	f018 fe80 	bl	801a264 <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC3);
 8001564:	4821      	ldr	r0, [pc, #132]	@ (80015ec <MX_ADC3_Init+0x158>)
 8001566:	f7ff fca2 	bl	8000eae <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC3);
 800156a:	4820      	ldr	r0, [pc, #128]	@ (80015ec <MX_ADC3_Init+0x158>)
 800156c:	f7ff fcc5 	bl	8000efa <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001570:	4b20      	ldr	r3, [pc, #128]	@ (80015f4 <MX_ADC3_Init+0x160>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	099b      	lsrs	r3, r3, #6
 8001576:	4a20      	ldr	r2, [pc, #128]	@ (80015f8 <MX_ADC3_Init+0x164>)
 8001578:	fba2 2303 	umull	r2, r3, r2, r3
 800157c:	099a      	lsrs	r2, r3, #6
 800157e:	4613      	mov	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	4413      	add	r3, r2
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	461a      	mov	r2, r3
 8001588:	4b1c      	ldr	r3, [pc, #112]	@ (80015fc <MX_ADC3_Init+0x168>)
 800158a:	fba3 2302 	umull	r2, r3, r3, r2
 800158e:	08db      	lsrs	r3, r3, #3
 8001590:	64fb      	str	r3, [r7, #76]	@ 0x4c
  while(wait_loop_index != 0)
 8001592:	e002      	b.n	800159a <MX_ADC3_Init+0x106>
  {
    wait_loop_index--;
 8001594:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001596:	3b01      	subs	r3, #1
 8001598:	64fb      	str	r3, [r7, #76]	@ 0x4c
  while(wait_loop_index != 0)
 800159a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800159c:	2b00      	cmp	r3, #0
 800159e:	d1f9      	bne.n	8001594 <MX_ADC3_Init+0x100>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 80015a0:	4a17      	ldr	r2, [pc, #92]	@ (8001600 <MX_ADC3_Init+0x16c>)
 80015a2:	2106      	movs	r1, #6
 80015a4:	4811      	ldr	r0, [pc, #68]	@ (80015ec <MX_ADC3_Init+0x158>)
 80015a6:	f7ff fbf2 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80015aa:	2202      	movs	r2, #2
 80015ac:	4914      	ldr	r1, [pc, #80]	@ (8001600 <MX_ADC3_Init+0x16c>)
 80015ae:	480f      	ldr	r0, [pc, #60]	@ (80015ec <MX_ADC3_Init+0x158>)
 80015b0:	f7ff fc19 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80015b4:	227f      	movs	r2, #127	@ 0x7f
 80015b6:	4912      	ldr	r1, [pc, #72]	@ (8001600 <MX_ADC3_Init+0x16c>)
 80015b8:	480c      	ldr	r0, [pc, #48]	@ (80015ec <MX_ADC3_Init+0x158>)
 80015ba:	f7ff fc3f 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 80015be:	4a10      	ldr	r2, [pc, #64]	@ (8001600 <MX_ADC3_Init+0x16c>)
 80015c0:	210c      	movs	r1, #12
 80015c2:	480a      	ldr	r0, [pc, #40]	@ (80015ec <MX_ADC3_Init+0x158>)
 80015c4:	f7ff fbe3 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80015c8:	2202      	movs	r2, #2
 80015ca:	490d      	ldr	r1, [pc, #52]	@ (8001600 <MX_ADC3_Init+0x16c>)
 80015cc:	4807      	ldr	r0, [pc, #28]	@ (80015ec <MX_ADC3_Init+0x158>)
 80015ce:	f7ff fc0a 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80015d2:	227f      	movs	r2, #127	@ 0x7f
 80015d4:	490a      	ldr	r1, [pc, #40]	@ (8001600 <MX_ADC3_Init+0x16c>)
 80015d6:	4805      	ldr	r0, [pc, #20]	@ (80015ec <MX_ADC3_Init+0x158>)
 80015d8:	f7ff fc30 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80015dc:	bf00      	nop
 80015de:	3750      	adds	r7, #80	@ 0x50
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	001e0001 	.word	0x001e0001
 80015e8:	48000400 	.word	0x48000400
 80015ec:	50000400 	.word	0x50000400
 80015f0:	50000700 	.word	0x50000700
 80015f4:	20000004 	.word	0x20000004
 80015f8:	053e2d63 	.word	0x053e2d63
 80015fc:	cccccccd 	.word	0xcccccccd
 8001600:	04300002 	.word	0x04300002

08001604 <ADC1_Calibration>:
#define ADC_CONVERT_DATA_BUFFR_SIZE	((uint32_t)3)

uint16_t adcConvertData[ADC_CONVERT_DATA_BUFFR_SIZE];

void ADC1_Calibration(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC1) != 0) return;
 8001608:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800160c:	f7ff fc61 	bl	8000ed2 <LL_ADC_IsDeepPowerDownEnabled>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d11f      	bne.n	8001656 <ADC1_Calibration+0x52>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC1) != 1) return;
 8001616:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800161a:	f7ff fc82 	bl	8000f22 <LL_ADC_IsInternalRegulatorEnabled>
 800161e:	4603      	mov	r3, r0
 8001620:	2b01      	cmp	r3, #1
 8001622:	d11a      	bne.n	800165a <ADC1_Calibration+0x56>
	if(LL_ADC_IsEnabled(ADC1) != 0){
 8001624:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001628:	f7ff fcb7 	bl	8000f9a <LL_ADC_IsEnabled>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d003      	beq.n	800163a <ADC1_Calibration+0x36>
		LL_ADC_Disable(ADC1);
 8001632:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001636:	f7ff fc9c 	bl	8000f72 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC1,LL_ADC_SINGLE_ENDED);
 800163a:	217f      	movs	r1, #127	@ 0x7f
 800163c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001640:	f7ff fcbe 	bl	8000fc0 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC1)==1);
 8001644:	bf00      	nop
 8001646:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800164a:	f7ff fcd2 	bl	8000ff2 <LL_ADC_IsCalibrationOnGoing>
 800164e:	4603      	mov	r3, r0
 8001650:	2b01      	cmp	r3, #1
 8001652:	d0f8      	beq.n	8001646 <ADC1_Calibration+0x42>
 8001654:	e002      	b.n	800165c <ADC1_Calibration+0x58>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC1) != 0) return;
 8001656:	bf00      	nop
 8001658:	e000      	b.n	800165c <ADC1_Calibration+0x58>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC1) != 1) return;
 800165a:	bf00      	nop
}
 800165c:	bd80      	pop	{r7, pc}
	...

08001660 <ADC2_Calibration>:

void ADC2_Calibration(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC2) != 0) return;
 8001664:	4812      	ldr	r0, [pc, #72]	@ (80016b0 <ADC2_Calibration+0x50>)
 8001666:	f7ff fc34 	bl	8000ed2 <LL_ADC_IsDeepPowerDownEnabled>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d11a      	bne.n	80016a6 <ADC2_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC2) != 1) return;
 8001670:	480f      	ldr	r0, [pc, #60]	@ (80016b0 <ADC2_Calibration+0x50>)
 8001672:	f7ff fc56 	bl	8000f22 <LL_ADC_IsInternalRegulatorEnabled>
 8001676:	4603      	mov	r3, r0
 8001678:	2b01      	cmp	r3, #1
 800167a:	d116      	bne.n	80016aa <ADC2_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC2) != 0){
 800167c:	480c      	ldr	r0, [pc, #48]	@ (80016b0 <ADC2_Calibration+0x50>)
 800167e:	f7ff fc8c 	bl	8000f9a <LL_ADC_IsEnabled>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d002      	beq.n	800168e <ADC2_Calibration+0x2e>
		LL_ADC_Disable(ADC2);
 8001688:	4809      	ldr	r0, [pc, #36]	@ (80016b0 <ADC2_Calibration+0x50>)
 800168a:	f7ff fc72 	bl	8000f72 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC2,LL_ADC_SINGLE_ENDED);
 800168e:	217f      	movs	r1, #127	@ 0x7f
 8001690:	4807      	ldr	r0, [pc, #28]	@ (80016b0 <ADC2_Calibration+0x50>)
 8001692:	f7ff fc95 	bl	8000fc0 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC2)==1);
 8001696:	bf00      	nop
 8001698:	4805      	ldr	r0, [pc, #20]	@ (80016b0 <ADC2_Calibration+0x50>)
 800169a:	f7ff fcaa 	bl	8000ff2 <LL_ADC_IsCalibrationOnGoing>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d0f9      	beq.n	8001698 <ADC2_Calibration+0x38>
 80016a4:	e002      	b.n	80016ac <ADC2_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC2) != 0) return;
 80016a6:	bf00      	nop
 80016a8:	e000      	b.n	80016ac <ADC2_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC2) != 1) return;
 80016aa:	bf00      	nop
}
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	50000100 	.word	0x50000100

080016b4 <ADC3_Calibration>:

void ADC3_Calibration(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC3) != 0) return;
 80016b8:	4812      	ldr	r0, [pc, #72]	@ (8001704 <ADC3_Calibration+0x50>)
 80016ba:	f7ff fc0a 	bl	8000ed2 <LL_ADC_IsDeepPowerDownEnabled>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d11a      	bne.n	80016fa <ADC3_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC3) != 1) return;
 80016c4:	480f      	ldr	r0, [pc, #60]	@ (8001704 <ADC3_Calibration+0x50>)
 80016c6:	f7ff fc2c 	bl	8000f22 <LL_ADC_IsInternalRegulatorEnabled>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d116      	bne.n	80016fe <ADC3_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC3) != 0){
 80016d0:	480c      	ldr	r0, [pc, #48]	@ (8001704 <ADC3_Calibration+0x50>)
 80016d2:	f7ff fc62 	bl	8000f9a <LL_ADC_IsEnabled>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d002      	beq.n	80016e2 <ADC3_Calibration+0x2e>
		LL_ADC_Disable(ADC3);
 80016dc:	4809      	ldr	r0, [pc, #36]	@ (8001704 <ADC3_Calibration+0x50>)
 80016de:	f7ff fc48 	bl	8000f72 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC3,LL_ADC_SINGLE_ENDED);
 80016e2:	217f      	movs	r1, #127	@ 0x7f
 80016e4:	4807      	ldr	r0, [pc, #28]	@ (8001704 <ADC3_Calibration+0x50>)
 80016e6:	f7ff fc6b 	bl	8000fc0 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC3)==1);
 80016ea:	bf00      	nop
 80016ec:	4805      	ldr	r0, [pc, #20]	@ (8001704 <ADC3_Calibration+0x50>)
 80016ee:	f7ff fc80 	bl	8000ff2 <LL_ADC_IsCalibrationOnGoing>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d0f9      	beq.n	80016ec <ADC3_Calibration+0x38>
 80016f8:	e002      	b.n	8001700 <ADC3_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC3) != 0) return;
 80016fa:	bf00      	nop
 80016fc:	e000      	b.n	8001700 <ADC3_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC3) != 1) return;
 80016fe:	bf00      	nop
}
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	50000400 	.word	0x50000400

08001708 <ADC3_Start>:

void ADC3_Start(void){
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  ADC3_Calibration();
 800170c:	f7ff ffd2 	bl	80016b4 <ADC3_Calibration>
	LL_ADC_Enable(ADC3);
 8001710:	4802      	ldr	r0, [pc, #8]	@ (800171c <ADC3_Start+0x14>)
 8001712:	f7ff fc1a 	bl	8000f4a <LL_ADC_Enable>
}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	50000400 	.word	0x50000400

08001720 <ADC2_Start>:

void ADC2_Start(void){
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  ADC2_Calibration();
 8001724:	f7ff ff9c 	bl	8001660 <ADC2_Calibration>
	LL_ADC_Enable(ADC2);
 8001728:	4802      	ldr	r0, [pc, #8]	@ (8001734 <ADC2_Start+0x14>)
 800172a:	f7ff fc0e 	bl	8000f4a <LL_ADC_Enable>
}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	50000100 	.word	0x50000100

08001738 <ADC1_Start>:

void ADC1_Start(void){
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  ADC1_Calibration();
 800173c:	f7ff ff62 	bl	8001604 <ADC1_Calibration>
	LL_ADC_Enable(ADC1);
 8001740:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001744:	f7ff fc01 	bl	8000f4a <LL_ADC_Enable>
}
 8001748:	bf00      	nop
 800174a:	bd80      	pop	{r7, pc}

0800174c <GetSensor_FL>:

uint16_t GetSensor_FL(void){
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC3);
 8001750:	4809      	ldr	r0, [pc, #36]	@ (8001778 <GetSensor_FL+0x2c>)
 8001752:	f7ff fc62 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC3)==0);
 8001756:	bf00      	nop
 8001758:	4807      	ldr	r0, [pc, #28]	@ (8001778 <GetSensor_FL+0x2c>)
 800175a:	f7ff fc7f 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d0f9      	beq.n	8001758 <GetSensor_FL+0xc>
	LL_ADC_ClearFlag_EOC(ADC3);
 8001764:	4804      	ldr	r0, [pc, #16]	@ (8001778 <GetSensor_FL+0x2c>)
 8001766:	f7ff fc8c 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC3);
 800176a:	4803      	ldr	r0, [pc, #12]	@ (8001778 <GetSensor_FL+0x2c>)
 800176c:	f7ff fc69 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 8001770:	4603      	mov	r3, r0
}
 8001772:	4618      	mov	r0, r3
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	50000400 	.word	0x50000400

0800177c <ADC3_clearEOS>:

void ADC3_clearEOS(void){
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC3);
 8001780:	4802      	ldr	r0, [pc, #8]	@ (800178c <ADC3_clearEOS+0x10>)
 8001782:	f7ff fc8b 	bl	800109c <LL_ADC_ClearFlag_EOS>
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	50000400 	.word	0x50000400

08001790 <ADC2_clearEOS>:

void ADC2_clearEOS(void){
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC2);
 8001794:	4802      	ldr	r0, [pc, #8]	@ (80017a0 <ADC2_clearEOS+0x10>)
 8001796:	f7ff fc81 	bl	800109c <LL_ADC_ClearFlag_EOS>
}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	50000100 	.word	0x50000100

080017a4 <ADC1_clearEOS>:

void ADC1_clearEOS(void){
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC1);
 80017a8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80017ac:	f7ff fc76 	bl	800109c <LL_ADC_ClearFlag_EOS>
}
 80017b0:	bf00      	nop
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <GetSensor_SL>:


uint16_t GetSensor_SL(void){
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC2);
 80017b8:	4809      	ldr	r0, [pc, #36]	@ (80017e0 <GetSensor_SL+0x2c>)
 80017ba:	f7ff fc2e 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC2)==0);
 80017be:	bf00      	nop
 80017c0:	4807      	ldr	r0, [pc, #28]	@ (80017e0 <GetSensor_SL+0x2c>)
 80017c2:	f7ff fc4b 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d0f9      	beq.n	80017c0 <GetSensor_SL+0xc>
	LL_ADC_ClearFlag_EOC(ADC2);
 80017cc:	4804      	ldr	r0, [pc, #16]	@ (80017e0 <GetSensor_SL+0x2c>)
 80017ce:	f7ff fc58 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC2);
 80017d2:	4803      	ldr	r0, [pc, #12]	@ (80017e0 <GetSensor_SL+0x2c>)
 80017d4:	f7ff fc35 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 80017d8:	4603      	mov	r3, r0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	50000100 	.word	0x50000100

080017e4 <GetSensor_SR>:

uint16_t GetSensor_SR(void){
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC2);
 80017e8:	4809      	ldr	r0, [pc, #36]	@ (8001810 <GetSensor_SR+0x2c>)
 80017ea:	f7ff fc16 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC2)==0);
 80017ee:	bf00      	nop
 80017f0:	4807      	ldr	r0, [pc, #28]	@ (8001810 <GetSensor_SR+0x2c>)
 80017f2:	f7ff fc33 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d0f9      	beq.n	80017f0 <GetSensor_SR+0xc>
	LL_ADC_ClearFlag_EOC(ADC2);
 80017fc:	4804      	ldr	r0, [pc, #16]	@ (8001810 <GetSensor_SR+0x2c>)
 80017fe:	f7ff fc40 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC2);
 8001802:	4803      	ldr	r0, [pc, #12]	@ (8001810 <GetSensor_SR+0x2c>)
 8001804:	f7ff fc1d 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 8001808:	4603      	mov	r3, r0
}
 800180a:	4618      	mov	r0, r3
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	50000100 	.word	0x50000100

08001814 <GetSensor_FR>:

uint16_t GetSensor_FR(void){
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC2);
 8001818:	4809      	ldr	r0, [pc, #36]	@ (8001840 <GetSensor_FR+0x2c>)
 800181a:	f7ff fbfe 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC2)==0);
 800181e:	bf00      	nop
 8001820:	4807      	ldr	r0, [pc, #28]	@ (8001840 <GetSensor_FR+0x2c>)
 8001822:	f7ff fc1b 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d0f9      	beq.n	8001820 <GetSensor_FR+0xc>
	LL_ADC_ClearFlag_EOC(ADC2);
 800182c:	4804      	ldr	r0, [pc, #16]	@ (8001840 <GetSensor_FR+0x2c>)
 800182e:	f7ff fc28 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC2);
 8001832:	4803      	ldr	r0, [pc, #12]	@ (8001840 <GetSensor_FR+0x2c>)
 8001834:	f7ff fc05 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 8001838:	4603      	mov	r3, r0
}
 800183a:	4618      	mov	r0, r3
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	50000100 	.word	0x50000100

08001844 <GetBatVal>:

uint16_t GetBatVal(void){
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 8001848:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800184c:	f7ff fbe5 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 8001850:	bf00      	nop
 8001852:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001856:	f7ff fc01 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d0f8      	beq.n	8001852 <GetBatVal+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 8001860:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001864:	f7ff fc0d 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 8001868:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800186c:	f7ff fbe9 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 8001870:	4603      	mov	r3, r0
}
 8001872:	4618      	mov	r0, r3
 8001874:	bd80      	pop	{r7, pc}
	...

08001878 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800187c:	4b04      	ldr	r3, [pc, #16]	@ (8001890 <__NVIC_GetPriorityGrouping+0x18>)
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	0a1b      	lsrs	r3, r3, #8
 8001882:	f003 0307 	and.w	r3, r3, #7
}
 8001886:	4618      	mov	r0, r3
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr
 8001890:	e000ed00 	.word	0xe000ed00

08001894 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	4603      	mov	r3, r0
 800189c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800189e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	db0b      	blt.n	80018be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018a6:	79fb      	ldrb	r3, [r7, #7]
 80018a8:	f003 021f 	and.w	r2, r3, #31
 80018ac:	4907      	ldr	r1, [pc, #28]	@ (80018cc <__NVIC_EnableIRQ+0x38>)
 80018ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b2:	095b      	lsrs	r3, r3, #5
 80018b4:	2001      	movs	r0, #1
 80018b6:	fa00 f202 	lsl.w	r2, r0, r2
 80018ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018be:	bf00      	nop
 80018c0:	370c      	adds	r7, #12
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	e000e100 	.word	0xe000e100

080018d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	4603      	mov	r3, r0
 80018d8:	6039      	str	r1, [r7, #0]
 80018da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	db0a      	blt.n	80018fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	b2da      	uxtb	r2, r3
 80018e8:	490c      	ldr	r1, [pc, #48]	@ (800191c <__NVIC_SetPriority+0x4c>)
 80018ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ee:	0112      	lsls	r2, r2, #4
 80018f0:	b2d2      	uxtb	r2, r2
 80018f2:	440b      	add	r3, r1
 80018f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018f8:	e00a      	b.n	8001910 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	b2da      	uxtb	r2, r3
 80018fe:	4908      	ldr	r1, [pc, #32]	@ (8001920 <__NVIC_SetPriority+0x50>)
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	f003 030f 	and.w	r3, r3, #15
 8001906:	3b04      	subs	r3, #4
 8001908:	0112      	lsls	r2, r2, #4
 800190a:	b2d2      	uxtb	r2, r2
 800190c:	440b      	add	r3, r1
 800190e:	761a      	strb	r2, [r3, #24]
}
 8001910:	bf00      	nop
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	e000e100 	.word	0xe000e100
 8001920:	e000ed00 	.word	0xe000ed00

08001924 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001924:	b480      	push	{r7}
 8001926:	b089      	sub	sp, #36	@ 0x24
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	60b9      	str	r1, [r7, #8]
 800192e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	f003 0307 	and.w	r3, r3, #7
 8001936:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	f1c3 0307 	rsb	r3, r3, #7
 800193e:	2b04      	cmp	r3, #4
 8001940:	bf28      	it	cs
 8001942:	2304      	movcs	r3, #4
 8001944:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	3304      	adds	r3, #4
 800194a:	2b06      	cmp	r3, #6
 800194c:	d902      	bls.n	8001954 <NVIC_EncodePriority+0x30>
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	3b03      	subs	r3, #3
 8001952:	e000      	b.n	8001956 <NVIC_EncodePriority+0x32>
 8001954:	2300      	movs	r3, #0
 8001956:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001958:	f04f 32ff 	mov.w	r2, #4294967295
 800195c:	69bb      	ldr	r3, [r7, #24]
 800195e:	fa02 f303 	lsl.w	r3, r2, r3
 8001962:	43da      	mvns	r2, r3
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	401a      	ands	r2, r3
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800196c:	f04f 31ff 	mov.w	r1, #4294967295
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	fa01 f303 	lsl.w	r3, r1, r3
 8001976:	43d9      	mvns	r1, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800197c:	4313      	orrs	r3, r2
         );
}
 800197e:	4618      	mov	r0, r3
 8001980:	3724      	adds	r7, #36	@ 0x24
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
	...

0800198c <LL_AHB1_GRP1_EnableClock>:
{
 800198c:	b480      	push	{r7}
 800198e:	b085      	sub	sp, #20
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001994:	4b08      	ldr	r3, [pc, #32]	@ (80019b8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001996:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001998:	4907      	ldr	r1, [pc, #28]	@ (80019b8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4313      	orrs	r3, r2
 800199e:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80019a0:	4b05      	ldr	r3, [pc, #20]	@ (80019b8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80019a2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4013      	ands	r3, r2
 80019a8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80019aa:	68fb      	ldr	r3, [r7, #12]
}
 80019ac:	bf00      	nop
 80019ae:	3714      	adds	r7, #20
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	40021000 	.word	0x40021000

080019bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 80019c0:	2004      	movs	r0, #4
 80019c2:	f7ff ffe3 	bl	800198c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80019c6:	2001      	movs	r0, #1
 80019c8:	f7ff ffe0 	bl	800198c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80019cc:	f7ff ff54 	bl	8001878 <__NVIC_GetPriorityGrouping>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2200      	movs	r2, #0
 80019d4:	2100      	movs	r1, #0
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff ffa4 	bl	8001924 <NVIC_EncodePriority>
 80019dc:	4603      	mov	r3, r0
 80019de:	4619      	mov	r1, r3
 80019e0:	200d      	movs	r0, #13
 80019e2:	f7ff ff75 	bl	80018d0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80019e6:	200d      	movs	r0, #13
 80019e8:	f7ff ff54 	bl	8001894 <__NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80019ec:	f7ff ff44 	bl	8001878 <__NVIC_GetPriorityGrouping>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2200      	movs	r2, #0
 80019f4:	2100      	movs	r1, #0
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7ff ff94 	bl	8001924 <NVIC_EncodePriority>
 80019fc:	4603      	mov	r3, r0
 80019fe:	4619      	mov	r1, r3
 8001a00:	200e      	movs	r0, #14
 8001a02:	f7ff ff65 	bl	80018d0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001a06:	200e      	movs	r0, #14
 8001a08:	f7ff ff44 	bl	8001894 <__NVIC_EnableIRQ>

}
 8001a0c:	bf00      	nop
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <FLASH_Lock>:

#define sta_add_127 0x0807F800
#define end_add_127 0x0807FFFF

__STATIC_INLINE void FLASH_Lock(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 8001a14:	4b05      	ldr	r3, [pc, #20]	@ (8001a2c <FLASH_Lock+0x1c>)
 8001a16:	695b      	ldr	r3, [r3, #20]
 8001a18:	4a04      	ldr	r2, [pc, #16]	@ (8001a2c <FLASH_Lock+0x1c>)
 8001a1a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001a1e:	6153      	str	r3, [r2, #20]
}
 8001a20:	bf00      	nop
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	40022000 	.word	0x40022000

08001a30 <FLASH_Unlock>:

__STATIC_INLINE void FLASH_Unlock(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
	FLASH->KEYR = FLASH_KEY1;
 8001a34:	4b05      	ldr	r3, [pc, #20]	@ (8001a4c <FLASH_Unlock+0x1c>)
 8001a36:	4a06      	ldr	r2, [pc, #24]	@ (8001a50 <FLASH_Unlock+0x20>)
 8001a38:	609a      	str	r2, [r3, #8]
	FLASH->KEYR = FLASH_KEY2;
 8001a3a:	4b04      	ldr	r3, [pc, #16]	@ (8001a4c <FLASH_Unlock+0x1c>)
 8001a3c:	4a05      	ldr	r2, [pc, #20]	@ (8001a54 <FLASH_Unlock+0x24>)
 8001a3e:	609a      	str	r2, [r3, #8]
}
 8001a40:	bf00      	nop
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	40022000 	.word	0x40022000
 8001a50:	45670123 	.word	0x45670123
 8001a54:	cdef89ab 	.word	0xcdef89ab

08001a58 <FLASH_WaitBusy>:
#define FLASH_TYPEPROGRAM_BYTE	0x00000000U

//#define FLASH

void FLASH_WaitBusy(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
	while(((FLASH->SR & FLASH_SR_BSY)== FLASH_SR_BSY)==1);
 8001a5c:	bf00      	nop
 8001a5e:	4b06      	ldr	r3, [pc, #24]	@ (8001a78 <FLASH_WaitBusy+0x20>)
 8001a60:	691b      	ldr	r3, [r3, #16]
 8001a62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a6a:	d0f8      	beq.n	8001a5e <FLASH_WaitBusy+0x6>
//	while((FLASH->SR & FLASH_SR_BSY)== FLASH_SR_BSY);
}
 8001a6c:	bf00      	nop
 8001a6e:	bf00      	nop
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	40022000 	.word	0x40022000

08001a7c <FLASH_Erase>:

void FLASH_Erase(uint8_t page)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	71fb      	strb	r3, [r7, #7]
	FLASH_WaitBusy();
 8001a86:	f7ff ffe7 	bl	8001a58 <FLASH_WaitBusy>

	FLASH->SR &= 0x00000000;	//error clear?
 8001a8a:	4b15      	ldr	r3, [pc, #84]	@ (8001ae0 <FLASH_Erase+0x64>)
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	4b14      	ldr	r3, [pc, #80]	@ (8001ae0 <FLASH_Erase+0x64>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	611a      	str	r2, [r3, #16]
	FLASH->CR &= FLASH_TYPEPROGRAM_BYTE;
 8001a94:	4b12      	ldr	r3, [pc, #72]	@ (8001ae0 <FLASH_Erase+0x64>)
 8001a96:	695b      	ldr	r3, [r3, #20]
 8001a98:	4b11      	ldr	r3, [pc, #68]	@ (8001ae0 <FLASH_Erase+0x64>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	615a      	str	r2, [r3, #20]
	FLASH->CR |= (FLASH_CR_BKER);	//set bank2
 8001a9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ae0 <FLASH_Erase+0x64>)
 8001aa0:	695b      	ldr	r3, [r3, #20]
 8001aa2:	4a0f      	ldr	r2, [pc, #60]	@ (8001ae0 <FLASH_Erase+0x64>)
 8001aa4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001aa8:	6153      	str	r3, [r2, #20]
	FLASH->CR |= FLASH_CR_PER;
 8001aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae0 <FLASH_Erase+0x64>)
 8001aac:	695b      	ldr	r3, [r3, #20]
 8001aae:	4a0c      	ldr	r2, [pc, #48]	@ (8001ae0 <FLASH_Erase+0x64>)
 8001ab0:	f043 0302 	orr.w	r3, r3, #2
 8001ab4:	6153      	str	r3, [r2, #20]
	FLASH->CR |= (FLASH_CR_PNB & (page<<3));
 8001ab6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae0 <FLASH_Erase+0x64>)
 8001ab8:	695a      	ldr	r2, [r3, #20]
 8001aba:	79fb      	ldrb	r3, [r7, #7]
 8001abc:	00db      	lsls	r3, r3, #3
 8001abe:	f403 737e 	and.w	r3, r3, #1016	@ 0x3f8
 8001ac2:	4907      	ldr	r1, [pc, #28]	@ (8001ae0 <FLASH_Erase+0x64>)
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	614b      	str	r3, [r1, #20]
	FLASH->CR |= FLASH_CR_STRT;
 8001ac8:	4b05      	ldr	r3, [pc, #20]	@ (8001ae0 <FLASH_Erase+0x64>)
 8001aca:	695b      	ldr	r3, [r3, #20]
 8001acc:	4a04      	ldr	r2, [pc, #16]	@ (8001ae0 <FLASH_Erase+0x64>)
 8001ace:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ad2:	6153      	str	r3, [r2, #20]
	FLASH_WaitBusy();
 8001ad4:	f7ff ffc0 	bl	8001a58 <FLASH_WaitBusy>
}
 8001ad8:	bf00      	nop
 8001ada:	3708      	adds	r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	40022000 	.word	0x40022000

08001ae4 <FLASH_WriteByte>:

void FLASH_WriteByte(uint32_t address, uint64_t data)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b086      	sub	sp, #24
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	e9c7 2300 	strd	r2, r3, [r7]
	uint32_t data2 = (uint32_t)(data >> 32);
 8001af0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001af4:	f04f 0200 	mov.w	r2, #0
 8001af8:	f04f 0300 	mov.w	r3, #0
 8001afc:	000a      	movs	r2, r1
 8001afe:	2300      	movs	r3, #0
 8001b00:	4613      	mov	r3, r2
 8001b02:	617b      	str	r3, [r7, #20]
	FLASH_WaitBusy();
 8001b04:	f7ff ffa8 	bl	8001a58 <FLASH_WaitBusy>
	FLASH->SR &= 0x00000000;	//error clear
 8001b08:	4b11      	ldr	r3, [pc, #68]	@ (8001b50 <FLASH_WriteByte+0x6c>)
 8001b0a:	691b      	ldr	r3, [r3, #16]
 8001b0c:	4b10      	ldr	r3, [pc, #64]	@ (8001b50 <FLASH_WriteByte+0x6c>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	611a      	str	r2, [r3, #16]
	FLASH->CR &= FLASH_TYPEPROGRAM_BYTE;
 8001b12:	4b0f      	ldr	r3, [pc, #60]	@ (8001b50 <FLASH_WriteByte+0x6c>)
 8001b14:	695b      	ldr	r3, [r3, #20]
 8001b16:	4b0e      	ldr	r3, [pc, #56]	@ (8001b50 <FLASH_WriteByte+0x6c>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	615a      	str	r2, [r3, #20]
	FLASH->CR |= FLASH_CR_PG;
 8001b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b50 <FLASH_WriteByte+0x6c>)
 8001b1e:	695b      	ldr	r3, [r3, #20]
 8001b20:	4a0b      	ldr	r2, [pc, #44]	@ (8001b50 <FLASH_WriteByte+0x6c>)
 8001b22:	f043 0301 	orr.w	r3, r3, #1
 8001b26:	6153      	str	r3, [r2, #20]

	*(__IO uint32_t*)address = (uint32_t)data;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	683a      	ldr	r2, [r7, #0]
 8001b2c:	601a      	str	r2, [r3, #0]
	*(__IO uint32_t*)(address+4) = data2;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	3304      	adds	r3, #4
 8001b32:	461a      	mov	r2, r3
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	6013      	str	r3, [r2, #0]
	FLASH_WaitBusy();
 8001b38:	f7ff ff8e 	bl	8001a58 <FLASH_WaitBusy>

	FLASH->CR &= ~(FLASH_CR_PG);
 8001b3c:	4b04      	ldr	r3, [pc, #16]	@ (8001b50 <FLASH_WriteByte+0x6c>)
 8001b3e:	695b      	ldr	r3, [r3, #20]
 8001b40:	4a03      	ldr	r2, [pc, #12]	@ (8001b50 <FLASH_WriteByte+0x6c>)
 8001b42:	f023 0301 	bic.w	r3, r3, #1
 8001b46:	6153      	str	r3, [r2, #20]
}
 8001b48:	bf00      	nop
 8001b4a:	3718      	adds	r7, #24
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40022000 	.word	0x40022000

08001b54 <FLASH_WriteData>:

void FLASH_WriteData(uint8_t page,uint32_t address, uint64_t* data, uint32_t size)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60b9      	str	r1, [r7, #8]
 8001b5c:	607a      	str	r2, [r7, #4]
 8001b5e:	603b      	str	r3, [r7, #0]
 8001b60:	4603      	mov	r3, r0
 8001b62:	73fb      	strb	r3, [r7, #15]
	FLASH_Unlock();
 8001b64:	f7ff ff64 	bl	8001a30 <FLASH_Unlock>

	FLASH_Erase(page);
 8001b68:	7bfb      	ldrb	r3, [r7, #15]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7ff ff86 	bl	8001a7c <FLASH_Erase>

	do {
		FLASH_WriteByte(address, *data);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b76:	68b8      	ldr	r0, [r7, #8]
 8001b78:	f7ff ffb4 	bl	8001ae4 <FLASH_WriteByte>
		address+=8;
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	3308      	adds	r3, #8
 8001b80:	60bb      	str	r3, [r7, #8]
		data++;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	3308      	adds	r3, #8
 8001b86:	607b      	str	r3, [r7, #4]
		size -=8;
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	3b08      	subs	r3, #8
 8001b8c:	603b      	str	r3, [r7, #0]
	}while(size > 0);
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d1ed      	bne.n	8001b70 <FLASH_WriteData+0x1c>

	FLASH_Lock();
 8001b94:	f7ff ff3c 	bl	8001a10 <FLASH_Lock>
}
 8001b98:	bf00      	nop
 8001b9a:	3710      	adds	r7, #16
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <FLASH_ReadData>:

void FLASH_ReadData(uint32_t address, uint64_t* data, uint32_t size)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	607a      	str	r2, [r7, #4]
	memcpy(data, (uint8_t*)address,size);
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	68b8      	ldr	r0, [r7, #8]
 8001bb4:	f01c fb15 	bl	801e1e2 <memcpy>
}
 8001bb8:	bf00      	nop
 8001bba:	3710      	adds	r7, #16
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <LL_AHB2_GRP1_EnableClock>:
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b085      	sub	sp, #20
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001bc8:	4b08      	ldr	r3, [pc, #32]	@ (8001bec <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001bca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001bcc:	4907      	ldr	r1, [pc, #28]	@ (8001bec <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001bd4:	4b05      	ldr	r3, [pc, #20]	@ (8001bec <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001bd6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	4013      	ands	r3, r2
 8001bdc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bde:	68fb      	ldr	r3, [r7, #12]
}
 8001be0:	bf00      	nop
 8001be2:	3714      	adds	r7, #20
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	40021000 	.word	0x40021000

08001bf0 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	691a      	ldr	r2, [r3, #16]
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	4013      	ands	r3, r2
 8001c02:	683a      	ldr	r2, [r7, #0]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d101      	bne.n	8001c0c <LL_GPIO_IsInputPinSet+0x1c>
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e000      	b.n	8001c0e <LL_GPIO_IsInputPinSet+0x1e>
 8001c0c:	2300      	movs	r3, #0
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
 8001c22:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	683a      	ldr	r2, [r7, #0]
 8001c28:	619a      	str	r2, [r3, #24]
}
 8001c2a:	bf00      	nop
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001c36:	b480      	push	{r7}
 8001c38:	b083      	sub	sp, #12
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
 8001c3e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	683a      	ldr	r2, [r7, #0]
 8001c44:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c46:	bf00      	nop
 8001c48:	370c      	adds	r7, #12
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
	...

08001c54 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c5a:	463b      	mov	r3, r7
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
 8001c66:	611a      	str	r2, [r3, #16]
 8001c68:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001c6a:	2004      	movs	r0, #4
 8001c6c:	f7ff ffa8 	bl	8001bc0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001c70:	2001      	movs	r0, #1
 8001c72:	f7ff ffa5 	bl	8001bc0 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001c76:	2002      	movs	r0, #2
 8001c78:	f7ff ffa2 	bl	8001bc0 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(BATT_LED_GPIO_Port, BATT_LED_Pin);
 8001c7c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c80:	4893      	ldr	r0, [pc, #588]	@ (8001ed0 <MX_GPIO_Init+0x27c>)
 8001c82:	f7ff ffd8 	bl	8001c36 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED4_GPIO_Port, LED4_Pin);
 8001c86:	2104      	movs	r1, #4
 8001c88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c8c:	f7ff ffd3 	bl	8001c36 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN_RF_GPIO_Port, SEN_RF_Pin);
 8001c90:	2108      	movs	r1, #8
 8001c92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c96:	f7ff ffce 	bl	8001c36 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN_R_GPIO_Port, SEN_R_Pin);
 8001c9a:	2110      	movs	r1, #16
 8001c9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ca0:	f7ff ffc9 	bl	8001c36 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED3_GPIO_Port, LED3_Pin);
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	488b      	ldr	r0, [pc, #556]	@ (8001ed4 <MX_GPIO_Init+0x280>)
 8001ca8:	f7ff ffc5 	bl	8001c36 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED2_GPIO_Port, LED2_Pin);
 8001cac:	2104      	movs	r1, #4
 8001cae:	4889      	ldr	r0, [pc, #548]	@ (8001ed4 <MX_GPIO_Init+0x280>)
 8001cb0:	f7ff ffc1 	bl	8001c36 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED1_GPIO_Port, LED1_Pin);
 8001cb4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001cb8:	4886      	ldr	r0, [pc, #536]	@ (8001ed4 <MX_GPIO_Init+0x280>)
 8001cba:	f7ff ffbc 	bl	8001c36 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN_L_GPIO_Port, SEN_L_Pin);
 8001cbe:	2140      	movs	r1, #64	@ 0x40
 8001cc0:	4883      	ldr	r0, [pc, #524]	@ (8001ed0 <MX_GPIO_Init+0x27c>)
 8001cc2:	f7ff ffb8 	bl	8001c36 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN_LF_GPIO_Port, SEN_LF_Pin);
 8001cc6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001cca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cce:	f7ff ffb2 	bl	8001c36 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED0_GPIO_Port, LED0_Pin);
 8001cd2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001cd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cda:	f7ff ffac 	bl	8001c36 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(MOT0_GPIO_Port, MOT0_Pin);
 8001cde:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001ce2:	487b      	ldr	r0, [pc, #492]	@ (8001ed0 <MX_GPIO_Init+0x27c>)
 8001ce4:	f7ff ffa7 	bl	8001c36 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(MOT1_GPIO_Port, MOT1_Pin);
 8001ce8:	2110      	movs	r1, #16
 8001cea:	487a      	ldr	r0, [pc, #488]	@ (8001ed4 <MX_GPIO_Init+0x280>)
 8001cec:	f7ff ffa3 	bl	8001c36 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8001cf0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001cf4:	4877      	ldr	r0, [pc, #476]	@ (8001ed4 <MX_GPIO_Init+0x280>)
 8001cf6:	f7ff ff90 	bl	8001c1a <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = SW0_Pin;
 8001cfa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001cfe:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001d00:	2300      	movs	r3, #0
 8001d02:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001d04:	2302      	movs	r3, #2
 8001d06:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SW0_GPIO_Port, &GPIO_InitStruct);
 8001d08:	463b      	mov	r3, r7
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4870      	ldr	r0, [pc, #448]	@ (8001ed0 <MX_GPIO_Init+0x27c>)
 8001d0e:	f018 fcc8 	bl	801a6a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW1_Pin;
 8001d12:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001d16:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8001d20:	463b      	mov	r3, r7
 8001d22:	4619      	mov	r1, r3
 8001d24:	486a      	ldr	r0, [pc, #424]	@ (8001ed0 <MX_GPIO_Init+0x27c>)
 8001d26:	f018 fcbc 	bl	801a6a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BATT_LED_Pin;
 8001d2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d2e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d30:	2301      	movs	r3, #1
 8001d32:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d34:	2300      	movs	r3, #0
 8001d36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BATT_LED_GPIO_Port, &GPIO_InitStruct);
 8001d40:	463b      	mov	r3, r7
 8001d42:	4619      	mov	r1, r3
 8001d44:	4862      	ldr	r0, [pc, #392]	@ (8001ed0 <MX_GPIO_Init+0x27c>)
 8001d46:	f018 fcac 	bl	801a6a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED4_Pin;
 8001d4a:	2304      	movs	r3, #4
 8001d4c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d52:	2300      	movs	r3, #0
 8001d54:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 8001d5e:	463b      	mov	r3, r7
 8001d60:	4619      	mov	r1, r3
 8001d62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d66:	f018 fc9c 	bl	801a6a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN_RF_Pin;
 8001d6a:	2308      	movs	r3, #8
 8001d6c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d72:	2300      	movs	r3, #0
 8001d74:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d76:	2300      	movs	r3, #0
 8001d78:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN_RF_GPIO_Port, &GPIO_InitStruct);
 8001d7e:	463b      	mov	r3, r7
 8001d80:	4619      	mov	r1, r3
 8001d82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d86:	f018 fc8c 	bl	801a6a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN_R_Pin;
 8001d8a:	2310      	movs	r3, #16
 8001d8c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001d92:	2300      	movs	r3, #0
 8001d94:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d96:	2300      	movs	r3, #0
 8001d98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN_R_GPIO_Port, &GPIO_InitStruct);
 8001d9e:	463b      	mov	r3, r7
 8001da0:	4619      	mov	r1, r3
 8001da2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001da6:	f018 fc7c 	bl	801a6a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED3_Pin;
 8001daa:	2301      	movs	r3, #1
 8001dac:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001dae:	2301      	movs	r3, #1
 8001db0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001db2:	2300      	movs	r3, #0
 8001db4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001db6:	2300      	movs	r3, #0
 8001db8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8001dbe:	463b      	mov	r3, r7
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4844      	ldr	r0, [pc, #272]	@ (8001ed4 <MX_GPIO_Init+0x280>)
 8001dc4:	f018 fc6d 	bl	801a6a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED2_Pin;
 8001dc8:	2304      	movs	r3, #4
 8001dca:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001ddc:	463b      	mov	r3, r7
 8001dde:	4619      	mov	r1, r3
 8001de0:	483c      	ldr	r0, [pc, #240]	@ (8001ed4 <MX_GPIO_Init+0x280>)
 8001de2:	f018 fc5e 	bl	801a6a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED1_Pin;
 8001de6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001dea:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001dec:	2301      	movs	r3, #1
 8001dee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001df0:	2300      	movs	r3, #0
 8001df2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001df4:	2300      	movs	r3, #0
 8001df6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001dfc:	463b      	mov	r3, r7
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4834      	ldr	r0, [pc, #208]	@ (8001ed4 <MX_GPIO_Init+0x280>)
 8001e02:	f018 fc4e 	bl	801a6a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_gyro_Pin;
 8001e06:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001e0a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e10:	2300      	movs	r3, #0
 8001e12:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_gyro_GPIO_Port, &GPIO_InitStruct);
 8001e1c:	463b      	mov	r3, r7
 8001e1e:	4619      	mov	r1, r3
 8001e20:	482c      	ldr	r0, [pc, #176]	@ (8001ed4 <MX_GPIO_Init+0x280>)
 8001e22:	f018 fc3e 	bl	801a6a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN_L_Pin;
 8001e26:	2340      	movs	r3, #64	@ 0x40
 8001e28:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e32:	2300      	movs	r3, #0
 8001e34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN_L_GPIO_Port, &GPIO_InitStruct);
 8001e3a:	463b      	mov	r3, r7
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4824      	ldr	r0, [pc, #144]	@ (8001ed0 <MX_GPIO_Init+0x27c>)
 8001e40:	f018 fc2f 	bl	801a6a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN_LF_Pin;
 8001e44:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e48:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e52:	2300      	movs	r3, #0
 8001e54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e56:	2300      	movs	r3, #0
 8001e58:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN_LF_GPIO_Port, &GPIO_InitStruct);
 8001e5a:	463b      	mov	r3, r7
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e62:	f018 fc1e 	bl	801a6a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED0_Pin;
 8001e66:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001e6a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e70:	2300      	movs	r3, #0
 8001e72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8001e7c:	463b      	mov	r3, r7
 8001e7e:	4619      	mov	r1, r3
 8001e80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e84:	f018 fc0d 	bl	801a6a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MOT0_Pin;
 8001e88:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001e8c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e92:	2300      	movs	r3, #0
 8001e94:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e96:	2300      	movs	r3, #0
 8001e98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(MOT0_GPIO_Port, &GPIO_InitStruct);
 8001e9e:	463b      	mov	r3, r7
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	480b      	ldr	r0, [pc, #44]	@ (8001ed0 <MX_GPIO_Init+0x27c>)
 8001ea4:	f018 fbfd 	bl	801a6a2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MOT1_Pin;
 8001ea8:	2310      	movs	r3, #16
 8001eaa:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001eac:	2301      	movs	r3, #1
 8001eae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(MOT1_GPIO_Port, &GPIO_InitStruct);
 8001ebc:	463b      	mov	r3, r7
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4804      	ldr	r0, [pc, #16]	@ (8001ed4 <MX_GPIO_Init+0x280>)
 8001ec2:	f018 fbee 	bl	801a6a2 <LL_GPIO_Init>

}
 8001ec6:	bf00      	nop
 8001ec8:	3718      	adds	r7, #24
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	48000800 	.word	0x48000800
 8001ed4:	48000400 	.word	0x48000400

08001ed8 <SetLED>:

/* USER CODE BEGIN 2 */
void SetLED(uint8_t data){
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	4603      	mov	r3, r0
 8001ee0:	71fb      	strb	r3, [r7, #7]
	if((data&0x01)==0x01){ 	LL_GPIO_SetOutputPin(LED0_GPIO_Port,LED0_Pin);
 8001ee2:	79fb      	ldrb	r3, [r7, #7]
 8001ee4:	f003 0301 	and.w	r3, r3, #1
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d006      	beq.n	8001efa <SetLED+0x22>
 8001eec:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001ef0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ef4:	f7ff fe91 	bl	8001c1a <LL_GPIO_SetOutputPin>
 8001ef8:	e005      	b.n	8001f06 <SetLED+0x2e>
	}else{					LL_GPIO_ResetOutputPin(LED0_GPIO_Port,LED0_Pin);
 8001efa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001efe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f02:	f7ff fe98 	bl	8001c36 <LL_GPIO_ResetOutputPin>
	}
	if((data&0x02)==0x02){ 	LL_GPIO_SetOutputPin(LED1_GPIO_Port,LED1_Pin);
 8001f06:	79fb      	ldrb	r3, [r7, #7]
 8001f08:	f003 0302 	and.w	r3, r3, #2
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d005      	beq.n	8001f1c <SetLED+0x44>
 8001f10:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f14:	481c      	ldr	r0, [pc, #112]	@ (8001f88 <SetLED+0xb0>)
 8001f16:	f7ff fe80 	bl	8001c1a <LL_GPIO_SetOutputPin>
 8001f1a:	e004      	b.n	8001f26 <SetLED+0x4e>
	}else{					LL_GPIO_ResetOutputPin(LED1_GPIO_Port,LED1_Pin);
 8001f1c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f20:	4819      	ldr	r0, [pc, #100]	@ (8001f88 <SetLED+0xb0>)
 8001f22:	f7ff fe88 	bl	8001c36 <LL_GPIO_ResetOutputPin>
	}
	if((data&0x04)==0x04){ 	LL_GPIO_SetOutputPin(LED2_GPIO_Port,LED2_Pin);
 8001f26:	79fb      	ldrb	r3, [r7, #7]
 8001f28:	f003 0304 	and.w	r3, r3, #4
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d004      	beq.n	8001f3a <SetLED+0x62>
 8001f30:	2104      	movs	r1, #4
 8001f32:	4815      	ldr	r0, [pc, #84]	@ (8001f88 <SetLED+0xb0>)
 8001f34:	f7ff fe71 	bl	8001c1a <LL_GPIO_SetOutputPin>
 8001f38:	e003      	b.n	8001f42 <SetLED+0x6a>
	}else{					LL_GPIO_ResetOutputPin(LED2_GPIO_Port,LED2_Pin);
 8001f3a:	2104      	movs	r1, #4
 8001f3c:	4812      	ldr	r0, [pc, #72]	@ (8001f88 <SetLED+0xb0>)
 8001f3e:	f7ff fe7a 	bl	8001c36 <LL_GPIO_ResetOutputPin>
	}
	if((data&0x08)==0x08){ 	LL_GPIO_SetOutputPin(LED3_GPIO_Port,LED3_Pin);
 8001f42:	79fb      	ldrb	r3, [r7, #7]
 8001f44:	f003 0308 	and.w	r3, r3, #8
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d004      	beq.n	8001f56 <SetLED+0x7e>
 8001f4c:	2101      	movs	r1, #1
 8001f4e:	480e      	ldr	r0, [pc, #56]	@ (8001f88 <SetLED+0xb0>)
 8001f50:	f7ff fe63 	bl	8001c1a <LL_GPIO_SetOutputPin>
 8001f54:	e003      	b.n	8001f5e <SetLED+0x86>
	}else{					LL_GPIO_ResetOutputPin(LED3_GPIO_Port,LED3_Pin);
 8001f56:	2101      	movs	r1, #1
 8001f58:	480b      	ldr	r0, [pc, #44]	@ (8001f88 <SetLED+0xb0>)
 8001f5a:	f7ff fe6c 	bl	8001c36 <LL_GPIO_ResetOutputPin>
	}
	if((data&0x10)==0x10){ 	LL_GPIO_SetOutputPin(LED4_GPIO_Port,LED4_Pin);
 8001f5e:	79fb      	ldrb	r3, [r7, #7]
 8001f60:	f003 0310 	and.w	r3, r3, #16
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d005      	beq.n	8001f74 <SetLED+0x9c>
 8001f68:	2104      	movs	r1, #4
 8001f6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f6e:	f7ff fe54 	bl	8001c1a <LL_GPIO_SetOutputPin>
	}else{					LL_GPIO_ResetOutputPin(LED4_GPIO_Port,LED4_Pin);
	}
}
 8001f72:	e004      	b.n	8001f7e <SetLED+0xa6>
	}else{					LL_GPIO_ResetOutputPin(LED4_GPIO_Port,LED4_Pin);
 8001f74:	2104      	movs	r1, #4
 8001f76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f7a:	f7ff fe5c 	bl	8001c36 <LL_GPIO_ResetOutputPin>
}
 8001f7e:	bf00      	nop
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	48000400 	.word	0x48000400

08001f8c <SetBatLED>:

void SetBatLED(uint8_t data){
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	4603      	mov	r3, r0
 8001f94:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(BATT_LED_GPIO_Port,BATT_LED_Pin);
 8001f96:	79fb      	ldrb	r3, [r7, #7]
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d105      	bne.n	8001fa8 <SetBatLED+0x1c>
 8001f9c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fa0:	4806      	ldr	r0, [pc, #24]	@ (8001fbc <SetBatLED+0x30>)
 8001fa2:	f7ff fe3a 	bl	8001c1a <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(BATT_LED_GPIO_Port,BATT_LED_Pin);
}
 8001fa6:	e004      	b.n	8001fb2 <SetBatLED+0x26>
	else			LL_GPIO_ResetOutputPin(BATT_LED_GPIO_Port,BATT_LED_Pin);
 8001fa8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fac:	4803      	ldr	r0, [pc, #12]	@ (8001fbc <SetBatLED+0x30>)
 8001fae:	f7ff fe42 	bl	8001c36 <LL_GPIO_ResetOutputPin>
}
 8001fb2:	bf00      	nop
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	48000800 	.word	0x48000800

08001fc0 <SW_IsOn_0>:

int8_t SW_IsOn_0(void){//virtical
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(SW0_GPIO_Port,SW0_Pin);
 8001fc4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001fc8:	4803      	ldr	r0, [pc, #12]	@ (8001fd8 <SW_IsOn_0+0x18>)
 8001fca:	f7ff fe11 	bl	8001bf0 <LL_GPIO_IsInputPinSet>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	b25b      	sxtb	r3, r3
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	48000800 	.word	0x48000800

08001fdc <SW_IsOn_1>:

int8_t SW_IsOn_1(void){//horizontal
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(SW1_GPIO_Port,SW1_Pin);
 8001fe0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001fe4:	4803      	ldr	r0, [pc, #12]	@ (8001ff4 <SW_IsOn_1+0x18>)
 8001fe6:	f7ff fe03 	bl	8001bf0 <LL_GPIO_IsInputPinSet>
 8001fea:	4603      	mov	r3, r0
 8001fec:	b25b      	sxtb	r3, r3
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	48000800 	.word	0x48000800

08001ff8 <Set_SenFL>:

void Set_SenFL(uint8_t data){
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	4603      	mov	r3, r0
 8002000:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN_LF_GPIO_Port,SEN_LF_Pin);
 8002002:	79fb      	ldrb	r3, [r7, #7]
 8002004:	2b01      	cmp	r3, #1
 8002006:	d106      	bne.n	8002016 <Set_SenFL+0x1e>
 8002008:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800200c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002010:	f7ff fe03 	bl	8001c1a <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN_LF_GPIO_Port,SEN_LF_Pin);
}
 8002014:	e005      	b.n	8002022 <Set_SenFL+0x2a>
	else			LL_GPIO_ResetOutputPin(SEN_LF_GPIO_Port,SEN_LF_Pin);
 8002016:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800201a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800201e:	f7ff fe0a 	bl	8001c36 <LL_GPIO_ResetOutputPin>
}
 8002022:	bf00      	nop
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
	...

0800202c <Set_SenSL>:

void Set_SenSL(uint8_t data){
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	4603      	mov	r3, r0
 8002034:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN_L_GPIO_Port,SEN_L_Pin);
 8002036:	79fb      	ldrb	r3, [r7, #7]
 8002038:	2b01      	cmp	r3, #1
 800203a:	d104      	bne.n	8002046 <Set_SenSL+0x1a>
 800203c:	2140      	movs	r1, #64	@ 0x40
 800203e:	4806      	ldr	r0, [pc, #24]	@ (8002058 <Set_SenSL+0x2c>)
 8002040:	f7ff fdeb 	bl	8001c1a <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN_L_GPIO_Port,SEN_L_Pin);
}
 8002044:	e003      	b.n	800204e <Set_SenSL+0x22>
	else			LL_GPIO_ResetOutputPin(SEN_L_GPIO_Port,SEN_L_Pin);
 8002046:	2140      	movs	r1, #64	@ 0x40
 8002048:	4803      	ldr	r0, [pc, #12]	@ (8002058 <Set_SenSL+0x2c>)
 800204a:	f7ff fdf4 	bl	8001c36 <LL_GPIO_ResetOutputPin>
}
 800204e:	bf00      	nop
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	48000800 	.word	0x48000800

0800205c <Set_SenSR>:

void Set_SenSR(uint8_t data){
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	4603      	mov	r3, r0
 8002064:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN_R_GPIO_Port,SEN_R_Pin);
 8002066:	79fb      	ldrb	r3, [r7, #7]
 8002068:	2b01      	cmp	r3, #1
 800206a:	d105      	bne.n	8002078 <Set_SenSR+0x1c>
 800206c:	2110      	movs	r1, #16
 800206e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002072:	f7ff fdd2 	bl	8001c1a <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN_R_GPIO_Port,SEN_R_Pin);
}
 8002076:	e004      	b.n	8002082 <Set_SenSR+0x26>
	else			LL_GPIO_ResetOutputPin(SEN_R_GPIO_Port,SEN_R_Pin);
 8002078:	2110      	movs	r1, #16
 800207a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800207e:	f7ff fdda 	bl	8001c36 <LL_GPIO_ResetOutputPin>
}
 8002082:	bf00      	nop
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <Set_SenFR>:

void Set_SenFR(uint8_t data){
 800208a:	b580      	push	{r7, lr}
 800208c:	b082      	sub	sp, #8
 800208e:	af00      	add	r7, sp, #0
 8002090:	4603      	mov	r3, r0
 8002092:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN_RF_GPIO_Port,SEN_RF_Pin);
 8002094:	79fb      	ldrb	r3, [r7, #7]
 8002096:	2b01      	cmp	r3, #1
 8002098:	d105      	bne.n	80020a6 <Set_SenFR+0x1c>
 800209a:	2108      	movs	r1, #8
 800209c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020a0:	f7ff fdbb 	bl	8001c1a <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN_RF_GPIO_Port,SEN_RF_Pin);
}
 80020a4:	e004      	b.n	80020b0 <Set_SenFR+0x26>
	else			LL_GPIO_ResetOutputPin(SEN_RF_GPIO_Port,SEN_RF_Pin);
 80020a6:	2108      	movs	r1, #8
 80020a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020ac:	f7ff fdc3 	bl	8001c36 <LL_GPIO_ResetOutputPin>
}
 80020b0:	bf00      	nop
 80020b2:	3708      	adds	r7, #8
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <Set_MOT0>:

void Set_MOT0(uint8_t data){
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
 80020c2:	79fb      	ldrb	r3, [r7, #7]
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d105      	bne.n	80020d4 <Set_MOT0+0x1c>
 80020c8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80020cc:	4806      	ldr	r0, [pc, #24]	@ (80020e8 <Set_MOT0+0x30>)
 80020ce:	f7ff fda4 	bl	8001c1a <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
}
 80020d2:	e004      	b.n	80020de <Set_MOT0+0x26>
	else			LL_GPIO_ResetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
 80020d4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80020d8:	4803      	ldr	r0, [pc, #12]	@ (80020e8 <Set_MOT0+0x30>)
 80020da:	f7ff fdac 	bl	8001c36 <LL_GPIO_ResetOutputPin>
}
 80020de:	bf00      	nop
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	48000800 	.word	0x48000800

080020ec <Set_MOT1>:

void Set_MOT1(uint8_t data){
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	4603      	mov	r3, r0
 80020f4:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d104      	bne.n	8002106 <Set_MOT1+0x1a>
 80020fc:	2110      	movs	r1, #16
 80020fe:	4806      	ldr	r0, [pc, #24]	@ (8002118 <Set_MOT1+0x2c>)
 8002100:	f7ff fd8b 	bl	8001c1a <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
}
 8002104:	e003      	b.n	800210e <Set_MOT1+0x22>
	else			LL_GPIO_ResetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
 8002106:	2110      	movs	r1, #16
 8002108:	4803      	ldr	r0, [pc, #12]	@ (8002118 <Set_MOT1+0x2c>)
 800210a:	f7ff fd94 	bl	8001c36 <LL_GPIO_ResetOutputPin>
}
 800210e:	bf00      	nop
 8002110:	3708      	adds	r7, #8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	48000400 	.word	0x48000400

0800211c <__NVIC_SetPriorityGrouping>:
{
 800211c:	b480      	push	{r7}
 800211e:	b085      	sub	sp, #20
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f003 0307 	and.w	r3, r3, #7
 800212a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800212c:	4b0c      	ldr	r3, [pc, #48]	@ (8002160 <__NVIC_SetPriorityGrouping+0x44>)
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002132:	68ba      	ldr	r2, [r7, #8]
 8002134:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002138:	4013      	ands	r3, r2
 800213a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002144:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002148:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800214c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800214e:	4a04      	ldr	r2, [pc, #16]	@ (8002160 <__NVIC_SetPriorityGrouping+0x44>)
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	60d3      	str	r3, [r2, #12]
}
 8002154:	bf00      	nop
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr
 8002160:	e000ed00 	.word	0xe000ed00

08002164 <__NVIC_GetPriorityGrouping>:
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002168:	4b04      	ldr	r3, [pc, #16]	@ (800217c <__NVIC_GetPriorityGrouping+0x18>)
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	0a1b      	lsrs	r3, r3, #8
 800216e:	f003 0307 	and.w	r3, r3, #7
}
 8002172:	4618      	mov	r0, r3
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	e000ed00 	.word	0xe000ed00

08002180 <__NVIC_SetPriority>:
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	6039      	str	r1, [r7, #0]
 800218a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800218c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002190:	2b00      	cmp	r3, #0
 8002192:	db0a      	blt.n	80021aa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	b2da      	uxtb	r2, r3
 8002198:	490c      	ldr	r1, [pc, #48]	@ (80021cc <__NVIC_SetPriority+0x4c>)
 800219a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800219e:	0112      	lsls	r2, r2, #4
 80021a0:	b2d2      	uxtb	r2, r2
 80021a2:	440b      	add	r3, r1
 80021a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80021a8:	e00a      	b.n	80021c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	b2da      	uxtb	r2, r3
 80021ae:	4908      	ldr	r1, [pc, #32]	@ (80021d0 <__NVIC_SetPriority+0x50>)
 80021b0:	79fb      	ldrb	r3, [r7, #7]
 80021b2:	f003 030f 	and.w	r3, r3, #15
 80021b6:	3b04      	subs	r3, #4
 80021b8:	0112      	lsls	r2, r2, #4
 80021ba:	b2d2      	uxtb	r2, r2
 80021bc:	440b      	add	r3, r1
 80021be:	761a      	strb	r2, [r3, #24]
}
 80021c0:	bf00      	nop
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	e000e100 	.word	0xe000e100
 80021d0:	e000ed00 	.word	0xe000ed00

080021d4 <NVIC_EncodePriority>:
{
 80021d4:	b480      	push	{r7}
 80021d6:	b089      	sub	sp, #36	@ 0x24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f003 0307 	and.w	r3, r3, #7
 80021e6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	f1c3 0307 	rsb	r3, r3, #7
 80021ee:	2b04      	cmp	r3, #4
 80021f0:	bf28      	it	cs
 80021f2:	2304      	movcs	r3, #4
 80021f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	3304      	adds	r3, #4
 80021fa:	2b06      	cmp	r3, #6
 80021fc:	d902      	bls.n	8002204 <NVIC_EncodePriority+0x30>
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	3b03      	subs	r3, #3
 8002202:	e000      	b.n	8002206 <NVIC_EncodePriority+0x32>
 8002204:	2300      	movs	r3, #0
 8002206:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002208:	f04f 32ff 	mov.w	r2, #4294967295
 800220c:	69bb      	ldr	r3, [r7, #24]
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	43da      	mvns	r2, r3
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	401a      	ands	r2, r3
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800221c:	f04f 31ff 	mov.w	r1, #4294967295
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	fa01 f303 	lsl.w	r3, r1, r3
 8002226:	43d9      	mvns	r1, r3
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800222c:	4313      	orrs	r3, r2
}
 800222e:	4618      	mov	r0, r3
 8002230:	3724      	adds	r7, #36	@ 0x24
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
	...

0800223c <LL_RCC_HSI_Enable>:
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002240:	4b05      	ldr	r3, [pc, #20]	@ (8002258 <LL_RCC_HSI_Enable+0x1c>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a04      	ldr	r2, [pc, #16]	@ (8002258 <LL_RCC_HSI_Enable+0x1c>)
 8002246:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800224a:	6013      	str	r3, [r2, #0]
}
 800224c:	bf00      	nop
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	40021000 	.word	0x40021000

0800225c <LL_RCC_HSI_IsReady>:
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002260:	4b07      	ldr	r3, [pc, #28]	@ (8002280 <LL_RCC_HSI_IsReady+0x24>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002268:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800226c:	d101      	bne.n	8002272 <LL_RCC_HSI_IsReady+0x16>
 800226e:	2301      	movs	r3, #1
 8002270:	e000      	b.n	8002274 <LL_RCC_HSI_IsReady+0x18>
 8002272:	2300      	movs	r3, #0
}
 8002274:	4618      	mov	r0, r3
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	40021000 	.word	0x40021000

08002284 <LL_RCC_HSI_SetCalibTrimming>:
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800228c:	4b07      	ldr	r3, [pc, #28]	@ (80022ac <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	061b      	lsls	r3, r3, #24
 8002298:	4904      	ldr	r1, [pc, #16]	@ (80022ac <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800229a:	4313      	orrs	r3, r2
 800229c:	604b      	str	r3, [r1, #4]
}
 800229e:	bf00      	nop
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	40021000 	.word	0x40021000

080022b0 <LL_RCC_SetSysClkSource>:
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80022b8:	4b06      	ldr	r3, [pc, #24]	@ (80022d4 <LL_RCC_SetSysClkSource+0x24>)
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f023 0203 	bic.w	r2, r3, #3
 80022c0:	4904      	ldr	r1, [pc, #16]	@ (80022d4 <LL_RCC_SetSysClkSource+0x24>)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	608b      	str	r3, [r1, #8]
}
 80022c8:	bf00      	nop
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr
 80022d4:	40021000 	.word	0x40021000

080022d8 <LL_RCC_GetSysClkSource>:
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80022dc:	4b04      	ldr	r3, [pc, #16]	@ (80022f0 <LL_RCC_GetSysClkSource+0x18>)
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	f003 030c 	and.w	r3, r3, #12
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	40021000 	.word	0x40021000

080022f4 <LL_RCC_SetAHBPrescaler>:
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80022fc:	4b06      	ldr	r3, [pc, #24]	@ (8002318 <LL_RCC_SetAHBPrescaler+0x24>)
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002304:	4904      	ldr	r1, [pc, #16]	@ (8002318 <LL_RCC_SetAHBPrescaler+0x24>)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4313      	orrs	r3, r2
 800230a:	608b      	str	r3, [r1, #8]
}
 800230c:	bf00      	nop
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr
 8002318:	40021000 	.word	0x40021000

0800231c <LL_RCC_SetAPB1Prescaler>:
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002324:	4b06      	ldr	r3, [pc, #24]	@ (8002340 <LL_RCC_SetAPB1Prescaler+0x24>)
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800232c:	4904      	ldr	r1, [pc, #16]	@ (8002340 <LL_RCC_SetAPB1Prescaler+0x24>)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4313      	orrs	r3, r2
 8002332:	608b      	str	r3, [r1, #8]
}
 8002334:	bf00      	nop
 8002336:	370c      	adds	r7, #12
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr
 8002340:	40021000 	.word	0x40021000

08002344 <LL_RCC_SetAPB2Prescaler>:
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800234c:	4b06      	ldr	r3, [pc, #24]	@ (8002368 <LL_RCC_SetAPB2Prescaler+0x24>)
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002354:	4904      	ldr	r1, [pc, #16]	@ (8002368 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4313      	orrs	r3, r2
 800235a:	608b      	str	r3, [r1, #8]
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr
 8002368:	40021000 	.word	0x40021000

0800236c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002370:	4b05      	ldr	r3, [pc, #20]	@ (8002388 <LL_RCC_PLL_Enable+0x1c>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a04      	ldr	r2, [pc, #16]	@ (8002388 <LL_RCC_PLL_Enable+0x1c>)
 8002376:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800237a:	6013      	str	r3, [r2, #0]
}
 800237c:	bf00      	nop
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	40021000 	.word	0x40021000

0800238c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002390:	4b07      	ldr	r3, [pc, #28]	@ (80023b0 <LL_RCC_PLL_IsReady+0x24>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002398:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800239c:	d101      	bne.n	80023a2 <LL_RCC_PLL_IsReady+0x16>
 800239e:	2301      	movs	r3, #1
 80023a0:	e000      	b.n	80023a4 <LL_RCC_PLL_IsReady+0x18>
 80023a2:	2300      	movs	r3, #0
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	40021000 	.word	0x40021000

080023b4 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b085      	sub	sp, #20
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	60f8      	str	r0, [r7, #12]
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	607a      	str	r2, [r7, #4]
 80023c0:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 80023c2:	4b0a      	ldr	r3, [pc, #40]	@ (80023ec <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80023c4:	68da      	ldr	r2, [r3, #12]
 80023c6:	4b0a      	ldr	r3, [pc, #40]	@ (80023f0 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 80023c8:	4013      	ands	r3, r2
 80023ca:	68f9      	ldr	r1, [r7, #12]
 80023cc:	68ba      	ldr	r2, [r7, #8]
 80023ce:	4311      	orrs	r1, r2
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	0212      	lsls	r2, r2, #8
 80023d4:	4311      	orrs	r1, r2
 80023d6:	683a      	ldr	r2, [r7, #0]
 80023d8:	430a      	orrs	r2, r1
 80023da:	4904      	ldr	r1, [pc, #16]	@ (80023ec <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80023dc:	4313      	orrs	r3, r2
 80023de:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 80023e0:	bf00      	nop
 80023e2:	3714      	adds	r7, #20
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr
 80023ec:	40021000 	.word	0x40021000
 80023f0:	f9ff800c 	.word	0xf9ff800c

080023f4 <LL_RCC_PLL_ConfigDomain_ADC>:
  *         @arg @ref LL_RCC_PLLP_DIV_30
  *         @arg @ref LL_RCC_PLLP_DIV_31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b085      	sub	sp, #20
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	60f8      	str	r0, [r7, #12]
 80023fc:	60b9      	str	r1, [r7, #8]
 80023fe:	607a      	str	r2, [r7, #4]
 8002400:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLPDIV,
 8002402:	4b0a      	ldr	r3, [pc, #40]	@ (800242c <LL_RCC_PLL_ConfigDomain_ADC+0x38>)
 8002404:	68da      	ldr	r2, [r3, #12]
 8002406:	4b0a      	ldr	r3, [pc, #40]	@ (8002430 <LL_RCC_PLL_ConfigDomain_ADC+0x3c>)
 8002408:	4013      	ands	r3, r2
 800240a:	68f9      	ldr	r1, [r7, #12]
 800240c:	68ba      	ldr	r2, [r7, #8]
 800240e:	4311      	orrs	r1, r2
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	0212      	lsls	r2, r2, #8
 8002414:	4311      	orrs	r1, r2
 8002416:	683a      	ldr	r2, [r7, #0]
 8002418:	430a      	orrs	r2, r1
 800241a:	4904      	ldr	r1, [pc, #16]	@ (800242c <LL_RCC_PLL_ConfigDomain_ADC+0x38>)
 800241c:	4313      	orrs	r3, r2
 800241e:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
}
 8002420:	bf00      	nop
 8002422:	3714      	adds	r7, #20
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr
 800242c:	40021000 	.word	0x40021000
 8002430:	07ff800c 	.word	0x07ff800c

08002434 <LL_RCC_PLL_EnableDomain_ADC>:
  * @brief  Enable PLL output mapped on ADC domain clock
  * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_EnableDomain_ADC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_ADC(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
 8002438:	4b05      	ldr	r3, [pc, #20]	@ (8002450 <LL_RCC_PLL_EnableDomain_ADC+0x1c>)
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	4a04      	ldr	r2, [pc, #16]	@ (8002450 <LL_RCC_PLL_EnableDomain_ADC+0x1c>)
 800243e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002442:	60d3      	str	r3, [r2, #12]
}
 8002444:	bf00      	nop
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	40021000 	.word	0x40021000

08002454 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8002458:	4b05      	ldr	r3, [pc, #20]	@ (8002470 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	4a04      	ldr	r2, [pc, #16]	@ (8002470 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800245e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002462:	60d3      	str	r3, [r2, #12]
}
 8002464:	bf00      	nop
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	40021000 	.word	0x40021000

08002474 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800247c:	4b08      	ldr	r3, [pc, #32]	@ (80024a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800247e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002480:	4907      	ldr	r1, [pc, #28]	@ (80024a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4313      	orrs	r3, r2
 8002486:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002488:	4b05      	ldr	r3, [pc, #20]	@ (80024a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800248a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	4013      	ands	r3, r2
 8002490:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002492:	68fb      	ldr	r3, [r7, #12]
}
 8002494:	bf00      	nop
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr
 80024a0:	40021000 	.word	0x40021000

080024a4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80024ac:	4b08      	ldr	r3, [pc, #32]	@ (80024d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80024ae:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80024b0:	4907      	ldr	r1, [pc, #28]	@ (80024d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4313      	orrs	r3, r2
 80024b6:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80024b8:	4b05      	ldr	r3, [pc, #20]	@ (80024d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80024ba:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4013      	ands	r3, r2
 80024c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80024c2:	68fb      	ldr	r3, [r7, #12]
}
 80024c4:	bf00      	nop
 80024c6:	3714      	adds	r7, #20
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr
 80024d0:	40021000 	.word	0x40021000

080024d4 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80024dc:	4b06      	ldr	r3, [pc, #24]	@ (80024f8 <LL_FLASH_SetLatency+0x24>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f023 020f 	bic.w	r2, r3, #15
 80024e4:	4904      	ldr	r1, [pc, #16]	@ (80024f8 <LL_FLASH_SetLatency+0x24>)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	600b      	str	r3, [r1, #0]
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr
 80024f8:	40022000 	.word	0x40022000

080024fc <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8002500:	4b04      	ldr	r3, [pc, #16]	@ (8002514 <LL_FLASH_GetLatency+0x18>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 030f 	and.w	r3, r3, #15
}
 8002508:	4618      	mov	r0, r3
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	40022000 	.word	0x40022000

08002518 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002520:	4b06      	ldr	r3, [pc, #24]	@ (800253c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8002528:	4904      	ldr	r1, [pc, #16]	@ (800253c <LL_PWR_SetRegulVoltageScaling+0x24>)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4313      	orrs	r3, r2
 800252e:	600b      	str	r3, [r1, #0]
}
 8002530:	bf00      	nop
 8002532:	370c      	adds	r7, #12
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr
 800253c:	40007000 	.word	0x40007000

08002540 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002544:	4b05      	ldr	r3, [pc, #20]	@ (800255c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	4a04      	ldr	r2, [pc, #16]	@ (800255c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800254a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800254e:	6093      	str	r3, [r2, #8]
}
 8002550:	bf00      	nop
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	40007000 	.word	0x40007000

08002560 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void __io_putchar(uint8_t ch){
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	71fb      	strb	r3, [r7, #7]
	USART_TransmitByte(ch);
 800256a:	79fb      	ldrb	r3, [r7, #7]
 800256c:	4618      	mov	r0, r3
 800256e:	f003 ff0b 	bl	8006388 <USART_TransmitByte>
}
 8002572:	bf00      	nop
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
	...

0800257c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8002580:	2001      	movs	r0, #1
 8002582:	f7ff ff8f 	bl	80024a4 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8002586:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800258a:	f7ff ff73 	bl	8002474 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800258e:	2003      	movs	r0, #3
 8002590:	f7ff fdc4 	bl	800211c <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8002594:	f7ff fde6 	bl	8002164 <__NVIC_GetPriorityGrouping>
 8002598:	4603      	mov	r3, r0
 800259a:	2200      	movs	r2, #0
 800259c:	210f      	movs	r1, #15
 800259e:	4618      	mov	r0, r3
 80025a0:	f7ff fe18 	bl	80021d4 <NVIC_EncodePriority>
 80025a4:	4603      	mov	r3, r0
 80025a6:	4619      	mov	r1, r3
 80025a8:	f04f 30ff 	mov.w	r0, #4294967295
 80025ac:	f7ff fde8 	bl	8002180 <__NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  LL_PWR_DisableUCPDDeadBattery();
 80025b0:	f7ff ffc6 	bl	8002540 <LL_PWR_DisableUCPDDeadBattery>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025b4:	f000 f86e 	bl	8002694 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025b8:	f7ff fb4c 	bl	8001c54 <MX_GPIO_Init>
  MX_DMA_Init();
 80025bc:	f7ff f9fe 	bl	80019bc <MX_DMA_Init>
  MX_ADC1_Init();
 80025c0:	f7fe fdb6 	bl	8001130 <MX_ADC1_Init>
  MX_ADC2_Init();
 80025c4:	f7fe fe64 	bl	8001290 <MX_ADC2_Init>
  MX_ADC3_Init();
 80025c8:	f7fe ff64 	bl	8001494 <MX_ADC3_Init>
  MX_SPI2_Init();
 80025cc:	f002 f88c 	bl	80046e8 <MX_SPI2_Init>
  MX_TIM1_Init();
 80025d0:	f003 f842 	bl	8005658 <MX_TIM1_Init>
  MX_TIM2_Init();
 80025d4:	f003 f8e4 	bl	80057a0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80025d8:	f003 f952 	bl	8005880 <MX_TIM3_Init>
  MX_TIM5_Init();
 80025dc:	f003 f9fc 	bl	80059d8 <MX_TIM5_Init>
  MX_USART1_UART_Init();
 80025e0:	f003 fe46 	bl	8006270 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 80025e4:	f003 f9b8 	bl	8005958 <MX_TIM4_Init>
  MX_TIM6_Init();
 80025e8:	f003 fa80 	bl	8005aec <MX_TIM6_Init>
  MX_TIM7_Init();
 80025ec:	f003 fab8 	bl	8005b60 <MX_TIM7_Init>
  MX_TIM8_Init();
 80025f0:	f003 faf0 	bl	8005bd4 <MX_TIM8_Init>
  MX_TIM15_Init();
 80025f4:	f003 fb92 	bl	8005d1c <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
  SetLED(0x0E);
 80025f8:	200e      	movs	r0, #14
 80025fa:	f7ff fc6d 	bl	8001ed8 <SetLED>
  LL_mDelay(200);
 80025fe:	20c8      	movs	r0, #200	@ 0xc8
 8002600:	f019 fa4e 	bl	801baa0 <LL_mDelay>
  SetLED(0x00);
 8002604:	2000      	movs	r0, #0
 8002606:	f7ff fc67 	bl	8001ed8 <SetLED>
  LL_mDelay(200);
 800260a:	20c8      	movs	r0, #200	@ 0xc8
 800260c:	f019 fa48 	bl	801baa0 <LL_mDelay>
  SetLED(0x0E);
 8002610:	200e      	movs	r0, #14
 8002612:	f7ff fc61 	bl	8001ed8 <SetLED>
  LL_mDelay(200);
 8002616:	20c8      	movs	r0, #200	@ 0xc8
 8002618:	f019 fa42 	bl	801baa0 <LL_mDelay>
  SetLED(0x00);
 800261c:	2000      	movs	r0, #0
 800261e:	f7ff fc5b 	bl	8001ed8 <SetLED>

  Communication_Initialize();
 8002622:	f003 fea3 	bl	800636c <Communication_Initialize>
  HAL_init();
 8002626:	f007 fb19 	bl	8009c5c <HAL_init>
  ICM_42688_whoami();
 800262a:	f007 f94d 	bl	80098c8 <ICM_42688_whoami>
  CTRL_clrNowData();
 800262e:	f004 f801 	bl	8006634 <CTRL_clrNowData>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 8002632:	f7ff fcd3 	bl	8001fdc <SW_IsOn_1>
 8002636:	4603      	mov	r3, r0
 8002638:	2b01      	cmp	r3, #1
 800263a:	d004      	beq.n	8002646 <main+0xca>
 800263c:	f007 fe38 	bl	800a2b0 <CountUP_mode>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d008      	beq.n	8002658 <main+0xdc>
		MODE_inc();								// 1
 8002646:	f007 fdbf 	bl	800a1c8 <MODE_inc>
		LL_mDelay(200);			// SW
 800264a:	20c8      	movs	r0, #200	@ 0xc8
 800264c:	f019 fa28 	bl	801baa0 <LL_mDelay>
		printf("mode selecting\r\n");
 8002650:	480e      	ldr	r0, [pc, #56]	@ (800268c <main+0x110>)
 8002652:	f01b fb8b 	bl	801dd6c <puts>
 8002656:	e00e      	b.n	8002676 <main+0xfa>
	}
	else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 8002658:	f7ff fcb2 	bl	8001fc0 <SW_IsOn_0>
 800265c:	4603      	mov	r3, r0
 800265e:	2b01      	cmp	r3, #1
 8002660:	d004      	beq.n	800266c <main+0xf0>
 8002662:	f009 fd46 	bl	800c0f2 <MODE_CheckExe>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d004      	beq.n	8002676 <main+0xfa>
//		else if ( SW_ON == SW_EXE_PIN ){
		MODE_exe();								// 
 800266c:	f009 fb2e 	bl	800bccc <MODE_exe>
		LL_mDelay(200);			// SW
 8002670:	20c8      	movs	r0, #200	@ 0xc8
 8002672:	f019 fa15 	bl	801baa0 <LL_mDelay>
	}
    LL_mDelay(100);
 8002676:	2064      	movs	r0, #100	@ 0x64
 8002678:	f019 fa12 	bl	801baa0 <LL_mDelay>
//  Get_Sen_Nowdata();
//  printf("batt %5.2f \r",get_battLv());
  printf("s_val%x\n\r",Get_s_gyro());
 800267c:	f007 f916 	bl	80098ac <Get_s_gyro>
 8002680:	4603      	mov	r3, r0
 8002682:	4619      	mov	r1, r3
 8002684:	4802      	ldr	r0, [pc, #8]	@ (8002690 <main+0x114>)
 8002686:	f01b fb01 	bl	801dc8c <iprintf>
      if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800268a:	e7d2      	b.n	8002632 <main+0xb6>
 800268c:	080217f0 	.word	0x080217f0
 8002690:	08021800 	.word	0x08021800

08002694 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 800269a:	2004      	movs	r0, #4
 800269c:	f7ff ff1a 	bl	80024d4 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4)
 80026a0:	bf00      	nop
 80026a2:	f7ff ff2b 	bl	80024fc <LL_FLASH_GetLatency>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b04      	cmp	r3, #4
 80026aa:	d1fa      	bne.n	80026a2 <SystemClock_Config+0xe>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 80026ac:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80026b0:	f7ff ff32 	bl	8002518 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_Enable();
 80026b4:	f7ff fdc2 	bl	800223c <LL_RCC_HSI_Enable>
   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80026b8:	bf00      	nop
 80026ba:	f7ff fdcf 	bl	800225c <LL_RCC_HSI_IsReady>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d1fa      	bne.n	80026ba <SystemClock_Config+0x26>
  {
  }

  LL_RCC_HSI_SetCalibTrimming(64);
 80026c4:	2040      	movs	r0, #64	@ 0x40
 80026c6:	f7ff fddd 	bl	8002284 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 75, LL_RCC_PLLR_DIV_2);
 80026ca:	2300      	movs	r3, #0
 80026cc:	224b      	movs	r2, #75	@ 0x4b
 80026ce:	2130      	movs	r1, #48	@ 0x30
 80026d0:	2002      	movs	r0, #2
 80026d2:	f7ff fe6f 	bl	80023b4 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_ConfigDomain_ADC(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 75, LL_RCC_PLLP_DIV_4);
 80026d6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80026da:	224b      	movs	r2, #75	@ 0x4b
 80026dc:	2130      	movs	r1, #48	@ 0x30
 80026de:	2002      	movs	r0, #2
 80026e0:	f7ff fe88 	bl	80023f4 <LL_RCC_PLL_ConfigDomain_ADC>
  LL_RCC_PLL_EnableDomain_SYS();
 80026e4:	f7ff feb6 	bl	8002454 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_EnableDomain_ADC();
 80026e8:	f7ff fea4 	bl	8002434 <LL_RCC_PLL_EnableDomain_ADC>
  LL_RCC_PLL_Enable();
 80026ec:	f7ff fe3e 	bl	800236c <LL_RCC_PLL_Enable>
   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80026f0:	bf00      	nop
 80026f2:	f7ff fe4b 	bl	800238c <LL_RCC_PLL_IsReady>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d1fa      	bne.n	80026f2 <SystemClock_Config+0x5e>
  {
  }

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80026fc:	2003      	movs	r0, #3
 80026fe:	f7ff fdd7 	bl	80022b0 <LL_RCC_SetSysClkSource>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 8002702:	2080      	movs	r0, #128	@ 0x80
 8002704:	f7ff fdf6 	bl	80022f4 <LL_RCC_SetAHBPrescaler>
   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002708:	bf00      	nop
 800270a:	f7ff fde5 	bl	80022d8 <LL_RCC_GetSysClkSource>
 800270e:	4603      	mov	r3, r0
 8002710:	2b0c      	cmp	r3, #12
 8002712:	d1fa      	bne.n	800270a <SystemClock_Config+0x76>
  {
  }

  /* Insure 1us transition state at intermediate medium speed clock*/
  for (__IO uint32_t i = (170 >> 1); i !=0; i--);
 8002714:	2355      	movs	r3, #85	@ 0x55
 8002716:	607b      	str	r3, [r7, #4]
 8002718:	e002      	b.n	8002720 <SystemClock_Config+0x8c>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	3b01      	subs	r3, #1
 800271e:	607b      	str	r3, [r7, #4]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d1f9      	bne.n	800271a <SystemClock_Config+0x86>

  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8002726:	2000      	movs	r0, #0
 8002728:	f7ff fde4 	bl	80022f4 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800272c:	2000      	movs	r0, #0
 800272e:	f7ff fdf5 	bl	800231c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8002732:	2000      	movs	r0, #0
 8002734:	f7ff fe06 	bl	8002344 <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(150000000);
 8002738:	4804      	ldr	r0, [pc, #16]	@ (800274c <SystemClock_Config+0xb8>)
 800273a:	f019 f9a3 	bl	801ba84 <LL_Init1msTick>

  LL_SetSystemCoreClock(150000000);
 800273e:	4803      	ldr	r0, [pc, #12]	@ (800274c <SystemClock_Config+0xb8>)
 8002740:	f019 f9d6 	bl	801baf0 <LL_SetSystemCoreClock>
}
 8002744:	bf00      	nop
 8002746:	3708      	adds	r7, #8
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	08f0d180 	.word	0x08f0d180

08002750 <PARAM_getGain>:
			//kp,ki,kd,	kp,ki,kd,	kp,ki,	kp,kd
			{ 30.0,4.0,0.1,	240.0,8.0,0.5,	0.0,0.0,	0.6,0.1,}
	};

const stGAIN* PARAM_getGain( enPARAM_MODE en_mode )
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	4603      	mov	r3, r0
 8002758:	71fb      	strb	r3, [r7, #7]
	const stGAIN* p_adr;
	
	switch( en_mode ){
 800275a:	79fb      	ldrb	r3, [r7, #7]
 800275c:	2b13      	cmp	r3, #19
 800275e:	dc2b      	bgt.n	80027b8 <PARAM_getGain+0x68>
 8002760:	2b0f      	cmp	r3, #15
 8002762:	da1e      	bge.n	80027a2 <PARAM_getGain+0x52>
 8002764:	2b07      	cmp	r3, #7
 8002766:	dc02      	bgt.n	800276e <PARAM_getGain+0x1e>
 8002768:	2b00      	cmp	r3, #0
 800276a:	dc04      	bgt.n	8002776 <PARAM_getGain+0x26>
 800276c:	e024      	b.n	80027b8 <PARAM_getGain+0x68>
 800276e:	3b0a      	subs	r3, #10
 8002770:	2b02      	cmp	r3, #2
 8002772:	d821      	bhi.n	80027b8 <PARAM_getGain+0x68>
 8002774:	e00a      	b.n	800278c <PARAM_getGain+0x3c>
//		case PARAM_BACK_DEC:											// ()
		case PARAM_SKEW_ACC:											// ()
		case PARAM_SKEW_CONST:											// ()
		case PARAM_SKEW_DEC:											// ()
		case PARAM_HIT_WALL:											// 
			p_adr = &f_StGainData[en_Speed_st];
 8002776:	4b1a      	ldr	r3, [pc, #104]	@ (80027e0 <PARAM_getGain+0x90>)
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	461a      	mov	r2, r3
 800277c:	4613      	mov	r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	4413      	add	r3, r2
 8002782:	00db      	lsls	r3, r3, #3
 8002784:	4a17      	ldr	r2, [pc, #92]	@ (80027e4 <PARAM_getGain+0x94>)
 8002786:	4413      	add	r3, r2
 8002788:	60fb      	str	r3, [r7, #12]
			break;
 800278a:	e023      	b.n	80027d4 <PARAM_getGain+0x84>
			
		case PARAM_ACC_TRUN:											// ()
		case PARAM_CONST_TRUN:											// ()
		case PARAM_DEC_TRUN:											// ()
			p_adr = &f_TurnGainData[en_Speed_trun];
 800278c:	4b16      	ldr	r3, [pc, #88]	@ (80027e8 <PARAM_getGain+0x98>)
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	461a      	mov	r2, r3
 8002792:	4613      	mov	r3, r2
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	4413      	add	r3, r2
 8002798:	00db      	lsls	r3, r3, #3
 800279a:	4a14      	ldr	r2, [pc, #80]	@ (80027ec <PARAM_getGain+0x9c>)
 800279c:	4413      	add	r3, r2
 800279e:	60fb      	str	r3, [r7, #12]
			break;
 80027a0:	e018      	b.n	80027d4 <PARAM_getGain+0x84>
		case PARAM_ENTRY_SLA:											// ()
		case PARAM_ACC_SLA:											// ()
		case PARAM_CONST_SLA:											// ()
		case PARAM_DEC_SLA:											// ()
		case PARAM_EXIT_SLA:											// ()
			p_adr = &f_SlaGainData[en_Speed_sla];
 80027a2:	4b13      	ldr	r3, [pc, #76]	@ (80027f0 <PARAM_getGain+0xa0>)
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	461a      	mov	r2, r3
 80027a8:	4613      	mov	r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	4413      	add	r3, r2
 80027ae:	00db      	lsls	r3, r3, #3
 80027b0:	4a10      	ldr	r2, [pc, #64]	@ (80027f4 <PARAM_getGain+0xa4>)
 80027b2:	4413      	add	r3, r2
 80027b4:	60fb      	str	r3, [r7, #12]
			break;
 80027b6:	e00d      	b.n	80027d4 <PARAM_getGain+0x84>
		
		default:														// Err
			printf(" \n\r");
 80027b8:	480f      	ldr	r0, [pc, #60]	@ (80027f8 <PARAM_getGain+0xa8>)
 80027ba:	f01b fa67 	bl	801dc8c <iprintf>
			p_adr = &f_SlaGainData[en_Speed_sla];
 80027be:	4b0c      	ldr	r3, [pc, #48]	@ (80027f0 <PARAM_getGain+0xa0>)
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	461a      	mov	r2, r3
 80027c4:	4613      	mov	r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	4413      	add	r3, r2
 80027ca:	00db      	lsls	r3, r3, #3
 80027cc:	4a09      	ldr	r2, [pc, #36]	@ (80027f4 <PARAM_getGain+0xa4>)
 80027ce:	4413      	add	r3, r2
 80027d0:	60fb      	str	r3, [r7, #12]
			break;
 80027d2:	bf00      	nop
	}
	
	return p_adr;
 80027d4:	68fb      	ldr	r3, [r7, #12]
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3710      	adds	r7, #16
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	20000000 	.word	0x20000000
 80027e4:	08021f5c 	.word	0x08021f5c
 80027e8:	20000001 	.word	0x20000001
 80027ec:	08022024 	.word	0x08022024
 80027f0:	20000002 	.word	0x20000002
 80027f4:	080220ec 	.word	0x080220ec
 80027f8:	0802180c 	.word	0x0802180c

080027fc <PARAM_setSpeedType>:
			break;
	}
}

void PARAM_setSpeedType( enPARAM_MODE en_mode, enPARAM_MOVE_SPEED en_speed )
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	4603      	mov	r3, r0
 8002804:	460a      	mov	r2, r1
 8002806:	71fb      	strb	r3, [r7, #7]
 8002808:	4613      	mov	r3, r2
 800280a:	71bb      	strb	r3, [r7, #6]
	switch( en_mode ){
 800280c:	79fb      	ldrb	r3, [r7, #7]
 800280e:	2b17      	cmp	r3, #23
 8002810:	d00e      	beq.n	8002830 <PARAM_setSpeedType+0x34>
 8002812:	2b17      	cmp	r3, #23
 8002814:	dc10      	bgt.n	8002838 <PARAM_setSpeedType+0x3c>
 8002816:	2b15      	cmp	r3, #21
 8002818:	d002      	beq.n	8002820 <PARAM_setSpeedType+0x24>
 800281a:	2b16      	cmp	r3, #22
 800281c:	d004      	beq.n	8002828 <PARAM_setSpeedType+0x2c>
 800281e:	e00b      	b.n	8002838 <PARAM_setSpeedType+0x3c>
		
		case PARAM_ST:
			en_Speed_st = en_speed;
 8002820:	4a09      	ldr	r2, [pc, #36]	@ (8002848 <PARAM_setSpeedType+0x4c>)
 8002822:	79bb      	ldrb	r3, [r7, #6]
 8002824:	7013      	strb	r3, [r2, #0]
			break;
 8002826:	e00b      	b.n	8002840 <PARAM_setSpeedType+0x44>
		
		case PARAM_TRUN:
			en_Speed_trun = en_speed;
 8002828:	4a08      	ldr	r2, [pc, #32]	@ (800284c <PARAM_setSpeedType+0x50>)
 800282a:	79bb      	ldrb	r3, [r7, #6]
 800282c:	7013      	strb	r3, [r2, #0]
			break;
 800282e:	e007      	b.n	8002840 <PARAM_setSpeedType+0x44>
		
		case PARAM_SLA:
			en_Speed_sla = en_speed;
 8002830:	4a07      	ldr	r2, [pc, #28]	@ (8002850 <PARAM_setSpeedType+0x54>)
 8002832:	79bb      	ldrb	r3, [r7, #6]
 8002834:	7013      	strb	r3, [r2, #0]
			break;
 8002836:	e003      	b.n	8002840 <PARAM_setSpeedType+0x44>
			
		default:
			printf("Can't find parameter type \n\r");
 8002838:	4806      	ldr	r0, [pc, #24]	@ (8002854 <PARAM_setSpeedType+0x58>)
 800283a:	f01b fa27 	bl	801dc8c <iprintf>
			break;
 800283e:	bf00      	nop
	}
}
 8002840:	bf00      	nop
 8002842:	3708      	adds	r7, #8
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	20000000 	.word	0x20000000
 800284c:	20000001 	.word	0x20000001
 8002850:	20000002 	.word	0x20000002
 8002854:	08021840 	.word	0x08021840

08002858 <PARAM_getSpeed>:

const stSPEED* PARAM_getSpeed( enPARAM_MODE en_mode )
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	4603      	mov	r3, r0
 8002860:	71fb      	strb	r3, [r7, #7]
	const stSPEED* p_adr;
	
	switch( en_mode ){
 8002862:	79fb      	ldrb	r3, [r7, #7]
 8002864:	2b17      	cmp	r3, #23
 8002866:	bf8c      	ite	hi
 8002868:	2201      	movhi	r2, #1
 800286a:	2200      	movls	r2, #0
 800286c:	b2d2      	uxtb	r2, r2
 800286e:	2a00      	cmp	r2, #0
 8002870:	d13f      	bne.n	80028f2 <PARAM_getSpeed+0x9a>
 8002872:	2201      	movs	r2, #1
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	4a27      	ldr	r2, [pc, #156]	@ (8002918 <PARAM_getSpeed+0xc0>)
 800287a:	401a      	ands	r2, r3
 800287c:	2a00      	cmp	r2, #0
 800287e:	bf14      	ite	ne
 8002880:	2201      	movne	r2, #1
 8002882:	2200      	moveq	r2, #0
 8002884:	b2d2      	uxtb	r2, r2
 8002886:	2a00      	cmp	r2, #0
 8002888:	d112      	bne.n	80028b0 <PARAM_getSpeed+0x58>
 800288a:	4a24      	ldr	r2, [pc, #144]	@ (800291c <PARAM_getSpeed+0xc4>)
 800288c:	401a      	ands	r2, r3
 800288e:	2a00      	cmp	r2, #0
 8002890:	bf14      	ite	ne
 8002892:	2201      	movne	r2, #1
 8002894:	2200      	moveq	r2, #0
 8002896:	b2d2      	uxtb	r2, r2
 8002898:	2a00      	cmp	r2, #0
 800289a:	d11f      	bne.n	80028dc <PARAM_getSpeed+0x84>
 800289c:	4a20      	ldr	r2, [pc, #128]	@ (8002920 <PARAM_getSpeed+0xc8>)
 800289e:	401a      	ands	r2, r3
 80028a0:	2a00      	cmp	r2, #0
 80028a2:	bf14      	ite	ne
 80028a4:	2301      	movne	r3, #1
 80028a6:	2300      	moveq	r3, #0
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d10b      	bne.n	80028c6 <PARAM_getSpeed+0x6e>
 80028ae:	e020      	b.n	80028f2 <PARAM_getSpeed+0x9a>
//		case PARAM_BACK_DEC:											// ()
		case PARAM_SKEW_ACC:											// ()
		case PARAM_SKEW_CONST:											// ()
		case PARAM_SKEW_DEC:											// ()
		case PARAM_HIT_WALL:											// 
			p_adr = &f_StSpeedData[en_Speed_st];
 80028b0:	4b1c      	ldr	r3, [pc, #112]	@ (8002924 <PARAM_getSpeed+0xcc>)
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	461a      	mov	r2, r3
 80028b6:	4613      	mov	r3, r2
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	4413      	add	r3, r2
 80028bc:	00db      	lsls	r3, r3, #3
 80028be:	4a1a      	ldr	r2, [pc, #104]	@ (8002928 <PARAM_getSpeed+0xd0>)
 80028c0:	4413      	add	r3, r2
 80028c2:	60fb      	str	r3, [r7, #12]
			break;
 80028c4:	e023      	b.n	800290e <PARAM_getSpeed+0xb6>
			
		case PARAM_TRUN:												// 
		case PARAM_ACC_TRUN:											// ()
		case PARAM_CONST_TRUN:											// ()
		case PARAM_DEC_TRUN:											// ()
			p_adr = &f_TurnSpeedData[en_Speed_trun];
 80028c6:	4b19      	ldr	r3, [pc, #100]	@ (800292c <PARAM_getSpeed+0xd4>)
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	461a      	mov	r2, r3
 80028cc:	4613      	mov	r3, r2
 80028ce:	005b      	lsls	r3, r3, #1
 80028d0:	4413      	add	r3, r2
 80028d2:	00db      	lsls	r3, r3, #3
 80028d4:	4a16      	ldr	r2, [pc, #88]	@ (8002930 <PARAM_getSpeed+0xd8>)
 80028d6:	4413      	add	r3, r2
 80028d8:	60fb      	str	r3, [r7, #12]
			break;
 80028da:	e018      	b.n	800290e <PARAM_getSpeed+0xb6>
		case PARAM_ENTRY_SLA:											// ()
		case PARAM_ACC_SLA:											// ()
		case PARAM_CONST_SLA:											// ()
		case PARAM_DEC_SLA:											// ()
		case PARAM_EXIT_SLA:											// ()
			p_adr = &f_SlaSpeedData[en_Speed_sla];
 80028dc:	4b15      	ldr	r3, [pc, #84]	@ (8002934 <PARAM_getSpeed+0xdc>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	461a      	mov	r2, r3
 80028e2:	4613      	mov	r3, r2
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	4413      	add	r3, r2
 80028e8:	00db      	lsls	r3, r3, #3
 80028ea:	4a13      	ldr	r2, [pc, #76]	@ (8002938 <PARAM_getSpeed+0xe0>)
 80028ec:	4413      	add	r3, r2
 80028ee:	60fb      	str	r3, [r7, #12]
			break;
 80028f0:	e00d      	b.n	800290e <PARAM_getSpeed+0xb6>

		default:														// Err
			printf("Can't find speed type \n\r");
 80028f2:	4812      	ldr	r0, [pc, #72]	@ (800293c <PARAM_getSpeed+0xe4>)
 80028f4:	f01b f9ca 	bl	801dc8c <iprintf>
			p_adr = &f_SlaSpeedData[en_Speed_sla];
 80028f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002934 <PARAM_getSpeed+0xdc>)
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	461a      	mov	r2, r3
 80028fe:	4613      	mov	r3, r2
 8002900:	005b      	lsls	r3, r3, #1
 8002902:	4413      	add	r3, r2
 8002904:	00db      	lsls	r3, r3, #3
 8002906:	4a0c      	ldr	r2, [pc, #48]	@ (8002938 <PARAM_getSpeed+0xe0>)
 8002908:	4413      	add	r3, r2
 800290a:	60fb      	str	r3, [r7, #12]
			break;
 800290c:	bf00      	nop
	}
	
	return p_adr;
 800290e:	68fb      	ldr	r3, [r7, #12]
}
 8002910:	4618      	mov	r0, r3
 8002912:	3710      	adds	r7, #16
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	002000fe 	.word	0x002000fe
 800291c:	008f8000 	.word	0x008f8000
 8002920:	00401c00 	.word	0x00401c00
 8002924:	20000000 	.word	0x20000000
 8002928:	08021df4 	.word	0x08021df4
 800292c:	20000001 	.word	0x20000001
 8002930:	08021e6c 	.word	0x08021e6c
 8002934:	20000002 	.word	0x20000002
 8002938:	08021ee4 	.word	0x08021ee4
 800293c:	08021860 	.word	0x08021860

08002940 <PARAM_makeSra>:
	return p_adr;
}
*/

void PARAM_makeSra( float f_speed, float f_angAcc, float f_g , float f_jerkAngle, enSLA_TYPE en_mode)
{
 8002940:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002944:	b0a6      	sub	sp, #152	@ 0x98
 8002946:	af00      	add	r7, sp, #0
 8002948:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
 800294c:	edc7 0a0c 	vstr	s1, [r7, #48]	@ 0x30
 8002950:	ed87 1a0b 	vstr	s2, [r7, #44]	@ 0x2c
 8002954:	edc7 1a0a 	vstr	s3, [r7, #40]	@ 0x28
 8002958:	4603      	mov	r3, r0
 800295a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	float	f_start_x;					// x [mm]
	float	f_start_y;					// y [mm]
	float	f_final_x;					// x [mm]
	float	f_final_y;					// y [mm]
	float	f_final_ang;				//  [rad]	
	float	f_maxAngleV		= 0;		// [rad/s]
 800295e:	f04f 0300 	mov.w	r3, #0
 8002962:	677b      	str	r3, [r7, #116]	@ 0x74
	float	f_timeAcc		= 0;		// [s]
 8002964:	f04f 0300 	mov.w	r3, #0
 8002968:	673b      	str	r3, [r7, #112]	@ 0x70
	float	f_accAngle		= 0;		// [rad]
 800296a:	f04f 0300 	mov.w	r3, #0
 800296e:	66fb      	str	r3, [r7, #108]	@ 0x6c
	float	f_timeConst		= 0;		// [s]
 8002970:	f04f 0300 	mov.w	r3, #0
 8002974:	66bb      	str	r3, [r7, #104]	@ 0x68
	float	f_constAngle	= 0;		// [rad]
 8002976:	f04f 0300 	mov.w	r3, #0
 800297a:	667b      	str	r3, [r7, #100]	@ 0x64
	float	f_ang			= 0;		//  [rad]
 800297c:	f04f 0300 	mov.w	r3, #0
 8002980:	663b      	str	r3, [r7, #96]	@ 0x60
	float	f_time			= 0;		//  [s]
 8002982:	f04f 0300 	mov.w	r3, #0
 8002986:	65fb      	str	r3, [r7, #92]	@ 0x5c
	float	f_x;						// x [mm]
	float	f_y;						// y [mm]
	uint16_t	i = 0;						// 
 8002988:	2300      	movs	r3, #0
 800298a:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
	stSLA* 	p_adr = &st_Sla[en_mode];		// 
 800298e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002992:	4613      	mov	r3, r2
 8002994:	00db      	lsls	r3, r3, #3
 8002996:	4413      	add	r3, r2
 8002998:	00db      	lsls	r3, r3, #3
 800299a:	4a35      	ldr	r2, [pc, #212]	@ (8002a70 <PARAM_makeSra+0x130>)
 800299c:	4413      	add	r3, r2
 800299e:	65bb      	str	r3, [r7, #88]	@ 0x58

	float	f_jerkAngleTime		= 0;
 80029a0:	f04f 0300 	mov.w	r3, #0
 80029a4:	657b      	str	r3, [r7, #84]	@ 0x54
	float	f_jerkAngleSpeed	= 0;
 80029a6:	f04f 0300 	mov.w	r3, #0
 80029aa:	653b      	str	r3, [r7, #80]	@ 0x50
	float	f_jerkAccAccAngle	= 0;
 80029ac:	f04f 0300 	mov.w	r3, #0
 80029b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	float	f_jerkAccDecAngle	= 0;
 80029b2:	f04f 0300 	mov.w	r3, #0
 80029b6:	64bb      	str	r3, [r7, #72]	@ 0x48
	float	f_jerkDecDecAngle	= 0;
 80029b8:	f04f 0300 	mov.w	r3, #0
 80029bc:	647b      	str	r3, [r7, #68]	@ 0x44
	float	f_DecConstAngle	= 0;
 80029be:	f04f 0300 	mov.w	r3, #0
 80029c2:	643b      	str	r3, [r7, #64]	@ 0x40
	float	f_jerkDecAccAngle	= 0;
 80029c4:	f04f 0300 	mov.w	r3, #0
 80029c8:	63fb      	str	r3, [r7, #60]	@ 0x3c

	//  
	switch(en_mode){
 80029ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80029ce:	2b03      	cmp	r3, #3
 80029d0:	d864      	bhi.n	8002a9c <PARAM_makeSra+0x15c>
 80029d2:	a201      	add	r2, pc, #4	@ (adr r2, 80029d8 <PARAM_makeSra+0x98>)
 80029d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029d8:	080029e9 	.word	0x080029e9
 80029dc:	08002a0b 	.word	0x08002a0b
 80029e0:	08002a4f 	.word	0x08002a4f
 80029e4:	08002a2d 	.word	0x08002a2d

		case SLA_90:
			f_start_x   = HALF_BLOCK;
 80029e8:	4b22      	ldr	r3, [pc, #136]	@ (8002a74 <PARAM_makeSra+0x134>)
 80029ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
			f_start_y   = 0.0f;
 80029ee:	f04f 0300 	mov.w	r3, #0
 80029f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
			f_final_x   = BLOCK;
 80029f6:	4b20      	ldr	r3, [pc, #128]	@ (8002a78 <PARAM_makeSra+0x138>)
 80029f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			f_final_y   = HALF_BLOCK;
 80029fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002a74 <PARAM_makeSra+0x134>)
 80029fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			f_final_ang = 90.0f * DEG_TO_RAD;
 8002a02:	4b1e      	ldr	r3, [pc, #120]	@ (8002a7c <PARAM_makeSra+0x13c>)
 8002a04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			break;
 8002a08:	e049      	b.n	8002a9e <PARAM_makeSra+0x15e>

		case SLA_45:
			f_start_x   = HALF_BLOCK;
 8002a0a:	4b1a      	ldr	r3, [pc, #104]	@ (8002a74 <PARAM_makeSra+0x134>)
 8002a0c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
			f_start_y   = 0.0f;
 8002a10:	f04f 0300 	mov.w	r3, #0
 8002a14:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
			f_final_x   = BLOCK * 0.75f;
 8002a18:	4b19      	ldr	r3, [pc, #100]	@ (8002a80 <PARAM_makeSra+0x140>)
 8002a1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			f_final_y   = BLOCK * 0.75f;
 8002a1e:	4b18      	ldr	r3, [pc, #96]	@ (8002a80 <PARAM_makeSra+0x140>)
 8002a20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			f_final_ang = 45.0f * DEG_TO_RAD;
 8002a24:	4b17      	ldr	r3, [pc, #92]	@ (8002a84 <PARAM_makeSra+0x144>)
 8002a26:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			break;
 8002a2a:	e038      	b.n	8002a9e <PARAM_makeSra+0x15e>
			
		case SLA_N90:
			f_start_x   = HALF_BLOCK * 0.5f * 1.4142f;
 8002a2c:	4b16      	ldr	r3, [pc, #88]	@ (8002a88 <PARAM_makeSra+0x148>)
 8002a2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
			f_start_y   = 0.0f;
 8002a32:	f04f 0300 	mov.w	r3, #0
 8002a36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
			f_final_x   = HALF_BLOCK * 1.4142f;
 8002a3a:	4b14      	ldr	r3, [pc, #80]	@ (8002a8c <PARAM_makeSra+0x14c>)
 8002a3c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			f_final_y   = HALF_BLOCK * 0.5f * 1.4142f;
 8002a40:	4b11      	ldr	r3, [pc, #68]	@ (8002a88 <PARAM_makeSra+0x148>)
 8002a42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			f_final_ang = 90.0f * DEG_TO_RAD;
 8002a46:	4b0d      	ldr	r3, [pc, #52]	@ (8002a7c <PARAM_makeSra+0x13c>)
 8002a48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			break;
 8002a4c:	e027      	b.n	8002a9e <PARAM_makeSra+0x15e>
			
		case SLA_135:
			f_start_x   = HALF_BLOCK;
 8002a4e:	4b09      	ldr	r3, [pc, #36]	@ (8002a74 <PARAM_makeSra+0x134>)
 8002a50:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
			f_start_y   = 0.0f;
 8002a54:	f04f 0300 	mov.w	r3, #0
 8002a58:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
			f_final_x   = BLOCK * 1.25f;
 8002a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8002a90 <PARAM_makeSra+0x150>)
 8002a5e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			f_final_y   = BLOCK * 0.25;
 8002a62:	4b0c      	ldr	r3, [pc, #48]	@ (8002a94 <PARAM_makeSra+0x154>)
 8002a64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			f_final_ang = 135.0f * DEG_TO_RAD;
 8002a68:	4b0b      	ldr	r3, [pc, #44]	@ (8002a98 <PARAM_makeSra+0x158>)
 8002a6a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			break;
 8002a6e:	e016      	b.n	8002a9e <PARAM_makeSra+0x15e>
 8002a70:	20000218 	.word	0x20000218
 8002a74:	3d3851ec 	.word	0x3d3851ec
 8002a78:	3db851ec 	.word	0x3db851ec
 8002a7c:	3fc90ff9 	.word	0x3fc90ff9
 8002a80:	3d8a3d71 	.word	0x3d8a3d71
 8002a84:	3f490ff9 	.word	0x3f490ff9
 8002a88:	3d02552a 	.word	0x3d02552a
 8002a8c:	3d82552a 	.word	0x3d82552a
 8002a90:	3de66667 	.word	0x3de66667
 8002a94:	3cb851ec 	.word	0x3cb851ec
 8002a98:	4016cbfb 	.word	0x4016cbfb

		default:
			break;
 8002a9c:	bf00      	nop
	}

	// caluculate acc and dec angle speed 
	f_maxAngleV			= f_g / f_speed;							// max angle speed[rad/s] (omega[rad/s] = g[m/s^2] / v[m/s] )
 8002a9e:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 8002aa2:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8002aa6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002aaa:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
	f_jerkAngleTime		= f_angAcc/ f_jerkAngle;
 8002aae:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8002ab2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002ab6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002aba:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
	f_jerkAngleSpeed	= 0.5 * f_jerkAngle * f_jerkAngleTime * f_jerkAngleTime;
 8002abe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002ac0:	f7fd fd6a 	bl	8000598 <__aeabi_f2d>
 8002ac4:	f04f 0200 	mov.w	r2, #0
 8002ac8:	4be5      	ldr	r3, [pc, #916]	@ (8002e60 <PARAM_makeSra+0x520>)
 8002aca:	f7fd fdbd 	bl	8000648 <__aeabi_dmul>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	460b      	mov	r3, r1
 8002ad2:	4614      	mov	r4, r2
 8002ad4:	461d      	mov	r5, r3
 8002ad6:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002ad8:	f7fd fd5e 	bl	8000598 <__aeabi_f2d>
 8002adc:	4602      	mov	r2, r0
 8002ade:	460b      	mov	r3, r1
 8002ae0:	4620      	mov	r0, r4
 8002ae2:	4629      	mov	r1, r5
 8002ae4:	f7fd fdb0 	bl	8000648 <__aeabi_dmul>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	460b      	mov	r3, r1
 8002aec:	4614      	mov	r4, r2
 8002aee:	461d      	mov	r5, r3
 8002af0:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002af2:	f7fd fd51 	bl	8000598 <__aeabi_f2d>
 8002af6:	4602      	mov	r2, r0
 8002af8:	460b      	mov	r3, r1
 8002afa:	4620      	mov	r0, r4
 8002afc:	4629      	mov	r1, r5
 8002afe:	f7fd fda3 	bl	8000648 <__aeabi_dmul>
 8002b02:	4602      	mov	r2, r0
 8002b04:	460b      	mov	r3, r1
 8002b06:	4610      	mov	r0, r2
 8002b08:	4619      	mov	r1, r3
 8002b0a:	f7fe f895 	bl	8000c38 <__aeabi_d2f>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	653b      	str	r3, [r7, #80]	@ 0x50
	f_timeAcc			= (f_maxAngleV- f_jerkAngleSpeed * 2.0) / f_angAcc;					// acc time[s]
 8002b12:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8002b14:	f7fd fd40 	bl	8000598 <__aeabi_f2d>
 8002b18:	4604      	mov	r4, r0
 8002b1a:	460d      	mov	r5, r1
 8002b1c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8002b1e:	f7fd fd3b 	bl	8000598 <__aeabi_f2d>
 8002b22:	4602      	mov	r2, r0
 8002b24:	460b      	mov	r3, r1
 8002b26:	f7fd fbd9 	bl	80002dc <__adddf3>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	4620      	mov	r0, r4
 8002b30:	4629      	mov	r1, r5
 8002b32:	f7fd fbd1 	bl	80002d8 <__aeabi_dsub>
 8002b36:	4602      	mov	r2, r0
 8002b38:	460b      	mov	r3, r1
 8002b3a:	4614      	mov	r4, r2
 8002b3c:	461d      	mov	r5, r3
 8002b3e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002b40:	f7fd fd2a 	bl	8000598 <__aeabi_f2d>
 8002b44:	4602      	mov	r2, r0
 8002b46:	460b      	mov	r3, r1
 8002b48:	4620      	mov	r0, r4
 8002b4a:	4629      	mov	r1, r5
 8002b4c:	f7fd fea6 	bl	800089c <__aeabi_ddiv>
 8002b50:	4602      	mov	r2, r0
 8002b52:	460b      	mov	r3, r1
 8002b54:	4610      	mov	r0, r2
 8002b56:	4619      	mov	r1, r3
 8002b58:	f7fe f86e 	bl	8000c38 <__aeabi_d2f>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	673b      	str	r3, [r7, #112]	@ 0x70
	f_jerkAccAccAngle	= 1.0 / 6.0 * f_jerkAngle * f_jerkAngleTime * f_jerkAngleTime * f_jerkAngleTime + 0.0 * f_jerkAngleTime;
 8002b60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002b62:	f7fd fd19 	bl	8000598 <__aeabi_f2d>
 8002b66:	a3bc      	add	r3, pc, #752	@ (adr r3, 8002e58 <PARAM_makeSra+0x518>)
 8002b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b6c:	f7fd fd6c 	bl	8000648 <__aeabi_dmul>
 8002b70:	4602      	mov	r2, r0
 8002b72:	460b      	mov	r3, r1
 8002b74:	4614      	mov	r4, r2
 8002b76:	461d      	mov	r5, r3
 8002b78:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002b7a:	f7fd fd0d 	bl	8000598 <__aeabi_f2d>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	460b      	mov	r3, r1
 8002b82:	4620      	mov	r0, r4
 8002b84:	4629      	mov	r1, r5
 8002b86:	f7fd fd5f 	bl	8000648 <__aeabi_dmul>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	4614      	mov	r4, r2
 8002b90:	461d      	mov	r5, r3
 8002b92:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002b94:	f7fd fd00 	bl	8000598 <__aeabi_f2d>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	460b      	mov	r3, r1
 8002b9c:	4620      	mov	r0, r4
 8002b9e:	4629      	mov	r1, r5
 8002ba0:	f7fd fd52 	bl	8000648 <__aeabi_dmul>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	4614      	mov	r4, r2
 8002baa:	461d      	mov	r5, r3
 8002bac:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002bae:	f7fd fcf3 	bl	8000598 <__aeabi_f2d>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	4620      	mov	r0, r4
 8002bb8:	4629      	mov	r1, r5
 8002bba:	f7fd fd45 	bl	8000648 <__aeabi_dmul>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	4614      	mov	r4, r2
 8002bc4:	461d      	mov	r5, r3
 8002bc6:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002bc8:	f7fd fce6 	bl	8000598 <__aeabi_f2d>
 8002bcc:	f04f 0200 	mov.w	r2, #0
 8002bd0:	f04f 0300 	mov.w	r3, #0
 8002bd4:	f7fd fd38 	bl	8000648 <__aeabi_dmul>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	460b      	mov	r3, r1
 8002bdc:	4620      	mov	r0, r4
 8002bde:	4629      	mov	r1, r5
 8002be0:	f7fd fb7c 	bl	80002dc <__adddf3>
 8002be4:	4602      	mov	r2, r0
 8002be6:	460b      	mov	r3, r1
 8002be8:	4610      	mov	r0, r2
 8002bea:	4619      	mov	r1, r3
 8002bec:	f7fe f824 	bl	8000c38 <__aeabi_d2f>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	f_accAngle			= 0.5 * f_angAcc * f_timeAcc * f_timeAcc + f_jerkAngleSpeed * f_timeAcc;	// acc angle[rad] (theta[rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 8002bf4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002bf6:	f7fd fccf 	bl	8000598 <__aeabi_f2d>
 8002bfa:	f04f 0200 	mov.w	r2, #0
 8002bfe:	4b98      	ldr	r3, [pc, #608]	@ (8002e60 <PARAM_makeSra+0x520>)
 8002c00:	f7fd fd22 	bl	8000648 <__aeabi_dmul>
 8002c04:	4602      	mov	r2, r0
 8002c06:	460b      	mov	r3, r1
 8002c08:	4614      	mov	r4, r2
 8002c0a:	461d      	mov	r5, r3
 8002c0c:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8002c0e:	f7fd fcc3 	bl	8000598 <__aeabi_f2d>
 8002c12:	4602      	mov	r2, r0
 8002c14:	460b      	mov	r3, r1
 8002c16:	4620      	mov	r0, r4
 8002c18:	4629      	mov	r1, r5
 8002c1a:	f7fd fd15 	bl	8000648 <__aeabi_dmul>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	460b      	mov	r3, r1
 8002c22:	4614      	mov	r4, r2
 8002c24:	461d      	mov	r5, r3
 8002c26:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8002c28:	f7fd fcb6 	bl	8000598 <__aeabi_f2d>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	460b      	mov	r3, r1
 8002c30:	4620      	mov	r0, r4
 8002c32:	4629      	mov	r1, r5
 8002c34:	f7fd fd08 	bl	8000648 <__aeabi_dmul>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	460b      	mov	r3, r1
 8002c3c:	4614      	mov	r4, r2
 8002c3e:	461d      	mov	r5, r3
 8002c40:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8002c44:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002c48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c4c:	ee17 0a90 	vmov	r0, s15
 8002c50:	f7fd fca2 	bl	8000598 <__aeabi_f2d>
 8002c54:	4602      	mov	r2, r0
 8002c56:	460b      	mov	r3, r1
 8002c58:	4620      	mov	r0, r4
 8002c5a:	4629      	mov	r1, r5
 8002c5c:	f7fd fb3e 	bl	80002dc <__adddf3>
 8002c60:	4602      	mov	r2, r0
 8002c62:	460b      	mov	r3, r1
 8002c64:	4610      	mov	r0, r2
 8002c66:	4619      	mov	r1, r3
 8002c68:	f7fd ffe6 	bl	8000c38 <__aeabi_d2f>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
	f_jerkAccDecAngle	= 1.0 / 6.0 * f_jerkAngle* (-1.0) * f_jerkAngleTime * f_jerkAngleTime * f_jerkAngleTime 
 8002c70:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002c72:	f7fd fc91 	bl	8000598 <__aeabi_f2d>
 8002c76:	a378      	add	r3, pc, #480	@ (adr r3, 8002e58 <PARAM_makeSra+0x518>)
 8002c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c7c:	f7fd fce4 	bl	8000648 <__aeabi_dmul>
 8002c80:	4602      	mov	r2, r0
 8002c82:	460b      	mov	r3, r1
 8002c84:	4690      	mov	r8, r2
 8002c86:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8002c8a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002c8c:	f7fd fc84 	bl	8000598 <__aeabi_f2d>
 8002c90:	4602      	mov	r2, r0
 8002c92:	460b      	mov	r3, r1
 8002c94:	4640      	mov	r0, r8
 8002c96:	4649      	mov	r1, r9
 8002c98:	f7fd fcd6 	bl	8000648 <__aeabi_dmul>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	460b      	mov	r3, r1
 8002ca0:	4614      	mov	r4, r2
 8002ca2:	461d      	mov	r5, r3
 8002ca4:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002ca6:	f7fd fc77 	bl	8000598 <__aeabi_f2d>
 8002caa:	4602      	mov	r2, r0
 8002cac:	460b      	mov	r3, r1
 8002cae:	4620      	mov	r0, r4
 8002cb0:	4629      	mov	r1, r5
 8002cb2:	f7fd fcc9 	bl	8000648 <__aeabi_dmul>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	460b      	mov	r3, r1
 8002cba:	4614      	mov	r4, r2
 8002cbc:	461d      	mov	r5, r3
 8002cbe:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002cc0:	f7fd fc6a 	bl	8000598 <__aeabi_f2d>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	460b      	mov	r3, r1
 8002cc8:	4620      	mov	r0, r4
 8002cca:	4629      	mov	r1, r5
 8002ccc:	f7fd fcbc 	bl	8000648 <__aeabi_dmul>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	460b      	mov	r3, r1
 8002cd4:	4614      	mov	r4, r2
 8002cd6:	461d      	mov	r5, r3
							+ (f_maxAngleV-f_jerkAngleSpeed) * f_jerkAngleTime + 1.0/2.0*f_angAcc*f_jerkAngleTime*f_jerkAngleTime;
 8002cd8:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8002cdc:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002ce0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ce4:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002ce8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cec:	ee17 0a90 	vmov	r0, s15
 8002cf0:	f7fd fc52 	bl	8000598 <__aeabi_f2d>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	460b      	mov	r3, r1
 8002cf8:	4620      	mov	r0, r4
 8002cfa:	4629      	mov	r1, r5
 8002cfc:	f7fd faee 	bl	80002dc <__adddf3>
 8002d00:	4602      	mov	r2, r0
 8002d02:	460b      	mov	r3, r1
 8002d04:	4690      	mov	r8, r2
 8002d06:	4699      	mov	r9, r3
 8002d08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d0a:	f7fd fc45 	bl	8000598 <__aeabi_f2d>
 8002d0e:	f04f 0200 	mov.w	r2, #0
 8002d12:	4b53      	ldr	r3, [pc, #332]	@ (8002e60 <PARAM_makeSra+0x520>)
 8002d14:	f7fd fc98 	bl	8000648 <__aeabi_dmul>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	4614      	mov	r4, r2
 8002d1e:	461d      	mov	r5, r3
 8002d20:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002d22:	f7fd fc39 	bl	8000598 <__aeabi_f2d>
 8002d26:	4602      	mov	r2, r0
 8002d28:	460b      	mov	r3, r1
 8002d2a:	4620      	mov	r0, r4
 8002d2c:	4629      	mov	r1, r5
 8002d2e:	f7fd fc8b 	bl	8000648 <__aeabi_dmul>
 8002d32:	4602      	mov	r2, r0
 8002d34:	460b      	mov	r3, r1
 8002d36:	4614      	mov	r4, r2
 8002d38:	461d      	mov	r5, r3
 8002d3a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002d3c:	f7fd fc2c 	bl	8000598 <__aeabi_f2d>
 8002d40:	4602      	mov	r2, r0
 8002d42:	460b      	mov	r3, r1
 8002d44:	4620      	mov	r0, r4
 8002d46:	4629      	mov	r1, r5
 8002d48:	f7fd fc7e 	bl	8000648 <__aeabi_dmul>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	460b      	mov	r3, r1
 8002d50:	4640      	mov	r0, r8
 8002d52:	4649      	mov	r1, r9
 8002d54:	f7fd fac2 	bl	80002dc <__adddf3>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	460b      	mov	r3, r1
	f_jerkAccDecAngle	= 1.0 / 6.0 * f_jerkAngle* (-1.0) * f_jerkAngleTime * f_jerkAngleTime * f_jerkAngleTime 
 8002d5c:	4610      	mov	r0, r2
 8002d5e:	4619      	mov	r1, r3
 8002d60:	f7fd ff6a 	bl	8000c38 <__aeabi_d2f>
 8002d64:	4603      	mov	r3, r0
 8002d66:	64bb      	str	r3, [r7, #72]	@ 0x48
//	f_constAngle		= f_final_ang - (f_jerkAccAccAngle+f_accAngle+f_jerkAccDecAngle)* 2.0;				// const angle[rad] (theta[rad] = Totalangle - (acc angle + dec angle) )
//	f_timeConst			= f_constAngle / f_maxAngleV;				// max angle speed time[s]( t[s] = theta[rad] / omega[rad/s] )
	f_jerkDecDecAngle	= 1.0 / 6.0 * f_jerkAngle* (-1.0) * f_jerkAngleTime * f_jerkAngleTime * f_jerkAngleTime + f_maxAngleV * f_jerkAngleTime ;
 8002d68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002d6a:	f7fd fc15 	bl	8000598 <__aeabi_f2d>
 8002d6e:	a33a      	add	r3, pc, #232	@ (adr r3, 8002e58 <PARAM_makeSra+0x518>)
 8002d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d74:	f7fd fc68 	bl	8000648 <__aeabi_dmul>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	460b      	mov	r3, r1
 8002d7c:	4692      	mov	sl, r2
 8002d7e:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 8002d82:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002d84:	f7fd fc08 	bl	8000598 <__aeabi_f2d>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	4650      	mov	r0, sl
 8002d8e:	4659      	mov	r1, fp
 8002d90:	f7fd fc5a 	bl	8000648 <__aeabi_dmul>
 8002d94:	4602      	mov	r2, r0
 8002d96:	460b      	mov	r3, r1
 8002d98:	4614      	mov	r4, r2
 8002d9a:	461d      	mov	r5, r3
 8002d9c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002d9e:	f7fd fbfb 	bl	8000598 <__aeabi_f2d>
 8002da2:	4602      	mov	r2, r0
 8002da4:	460b      	mov	r3, r1
 8002da6:	4620      	mov	r0, r4
 8002da8:	4629      	mov	r1, r5
 8002daa:	f7fd fc4d 	bl	8000648 <__aeabi_dmul>
 8002dae:	4602      	mov	r2, r0
 8002db0:	460b      	mov	r3, r1
 8002db2:	4614      	mov	r4, r2
 8002db4:	461d      	mov	r5, r3
 8002db6:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002db8:	f7fd fbee 	bl	8000598 <__aeabi_f2d>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	4620      	mov	r0, r4
 8002dc2:	4629      	mov	r1, r5
 8002dc4:	f7fd fc40 	bl	8000648 <__aeabi_dmul>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	460b      	mov	r3, r1
 8002dcc:	4614      	mov	r4, r2
 8002dce:	461d      	mov	r5, r3
 8002dd0:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8002dd4:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002dd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ddc:	ee17 0a90 	vmov	r0, s15
 8002de0:	f7fd fbda 	bl	8000598 <__aeabi_f2d>
 8002de4:	4602      	mov	r2, r0
 8002de6:	460b      	mov	r3, r1
 8002de8:	4620      	mov	r0, r4
 8002dea:	4629      	mov	r1, r5
 8002dec:	f7fd fa76 	bl	80002dc <__adddf3>
 8002df0:	4602      	mov	r2, r0
 8002df2:	460b      	mov	r3, r1
 8002df4:	4610      	mov	r0, r2
 8002df6:	4619      	mov	r1, r3
 8002df8:	f7fd ff1e 	bl	8000c38 <__aeabi_d2f>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	647b      	str	r3, [r7, #68]	@ 0x44
	f_DecConstAngle		= 0.5 * f_angAcc*(-1.0) * f_timeAcc * f_timeAcc + (f_maxAngleV-f_jerkAngleSpeed) * f_timeAcc;
 8002e00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e02:	f7fd fbc9 	bl	8000598 <__aeabi_f2d>
 8002e06:	f04f 0200 	mov.w	r2, #0
 8002e0a:	4b15      	ldr	r3, [pc, #84]	@ (8002e60 <PARAM_makeSra+0x520>)
 8002e0c:	f7fd fc1c 	bl	8000648 <__aeabi_dmul>
 8002e10:	4602      	mov	r2, r0
 8002e12:	460b      	mov	r3, r1
 8002e14:	61ba      	str	r2, [r7, #24]
 8002e16:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002e1a:	61fb      	str	r3, [r7, #28]
 8002e1c:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8002e1e:	f7fd fbbb 	bl	8000598 <__aeabi_f2d>
 8002e22:	4602      	mov	r2, r0
 8002e24:	460b      	mov	r3, r1
 8002e26:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002e2a:	f7fd fc0d 	bl	8000648 <__aeabi_dmul>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	460b      	mov	r3, r1
 8002e32:	4614      	mov	r4, r2
 8002e34:	461d      	mov	r5, r3
 8002e36:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8002e38:	f7fd fbae 	bl	8000598 <__aeabi_f2d>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	460b      	mov	r3, r1
 8002e40:	4620      	mov	r0, r4
 8002e42:	4629      	mov	r1, r5
 8002e44:	f7fd fc00 	bl	8000648 <__aeabi_dmul>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	460b      	mov	r3, r1
 8002e4c:	4614      	mov	r4, r2
 8002e4e:	461d      	mov	r5, r3
 8002e50:	e008      	b.n	8002e64 <PARAM_makeSra+0x524>
 8002e52:	bf00      	nop
 8002e54:	f3af 8000 	nop.w
 8002e58:	55555555 	.word	0x55555555
 8002e5c:	3fc55555 	.word	0x3fc55555
 8002e60:	3fe00000 	.word	0x3fe00000
 8002e64:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8002e68:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002e6c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e70:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002e74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e78:	ee17 0a90 	vmov	r0, s15
 8002e7c:	f7fd fb8c 	bl	8000598 <__aeabi_f2d>
 8002e80:	4602      	mov	r2, r0
 8002e82:	460b      	mov	r3, r1
 8002e84:	4620      	mov	r0, r4
 8002e86:	4629      	mov	r1, r5
 8002e88:	f7fd fa28 	bl	80002dc <__adddf3>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	460b      	mov	r3, r1
 8002e90:	4610      	mov	r0, r2
 8002e92:	4619      	mov	r1, r3
 8002e94:	f7fd fed0 	bl	8000c38 <__aeabi_d2f>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	643b      	str	r3, [r7, #64]	@ 0x40
	f_jerkDecAccAngle	= 1.0 / 6.0 * f_jerkAngle * f_jerkAngleTime * f_jerkAngleTime * f_jerkAngleTime + f_jerkAngleSpeed * f_jerkAngleTime 
 8002e9c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e9e:	f7fd fb7b 	bl	8000598 <__aeabi_f2d>
 8002ea2:	a3df      	add	r3, pc, #892	@ (adr r3, 8003220 <PARAM_makeSra+0x8e0>)
 8002ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea8:	f7fd fbce 	bl	8000648 <__aeabi_dmul>
 8002eac:	4602      	mov	r2, r0
 8002eae:	460b      	mov	r3, r1
 8002eb0:	4614      	mov	r4, r2
 8002eb2:	461d      	mov	r5, r3
 8002eb4:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002eb6:	f7fd fb6f 	bl	8000598 <__aeabi_f2d>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	460b      	mov	r3, r1
 8002ebe:	4620      	mov	r0, r4
 8002ec0:	4629      	mov	r1, r5
 8002ec2:	f7fd fbc1 	bl	8000648 <__aeabi_dmul>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	460b      	mov	r3, r1
 8002eca:	4614      	mov	r4, r2
 8002ecc:	461d      	mov	r5, r3
 8002ece:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002ed0:	f7fd fb62 	bl	8000598 <__aeabi_f2d>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	4620      	mov	r0, r4
 8002eda:	4629      	mov	r1, r5
 8002edc:	f7fd fbb4 	bl	8000648 <__aeabi_dmul>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	4614      	mov	r4, r2
 8002ee6:	461d      	mov	r5, r3
 8002ee8:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002eea:	f7fd fb55 	bl	8000598 <__aeabi_f2d>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	460b      	mov	r3, r1
 8002ef2:	4620      	mov	r0, r4
 8002ef4:	4629      	mov	r1, r5
 8002ef6:	f7fd fba7 	bl	8000648 <__aeabi_dmul>
 8002efa:	4602      	mov	r2, r0
 8002efc:	460b      	mov	r3, r1
 8002efe:	4614      	mov	r4, r2
 8002f00:	461d      	mov	r5, r3
 8002f02:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8002f06:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f0e:	ee17 0a90 	vmov	r0, s15
 8002f12:	f7fd fb41 	bl	8000598 <__aeabi_f2d>
 8002f16:	4602      	mov	r2, r0
 8002f18:	460b      	mov	r3, r1
 8002f1a:	4620      	mov	r0, r4
 8002f1c:	4629      	mov	r1, r5
 8002f1e:	f7fd f9dd 	bl	80002dc <__adddf3>
 8002f22:	4602      	mov	r2, r0
 8002f24:	460b      	mov	r3, r1
 8002f26:	4614      	mov	r4, r2
 8002f28:	461d      	mov	r5, r3
							+ 1.0/2.0*f_angAcc*(-1.0)*f_jerkAngleTime*f_jerkAngleTime;
 8002f2a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f2c:	f7fd fb34 	bl	8000598 <__aeabi_f2d>
 8002f30:	f04f 0200 	mov.w	r2, #0
 8002f34:	4bbc      	ldr	r3, [pc, #752]	@ (8003228 <PARAM_makeSra+0x8e8>)
 8002f36:	f7fd fb87 	bl	8000648 <__aeabi_dmul>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	460b      	mov	r3, r1
 8002f3e:	613a      	str	r2, [r7, #16]
 8002f40:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002f44:	617b      	str	r3, [r7, #20]
 8002f46:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002f48:	f7fd fb26 	bl	8000598 <__aeabi_f2d>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	460b      	mov	r3, r1
 8002f50:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002f54:	f7fd fb78 	bl	8000648 <__aeabi_dmul>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	460b      	mov	r3, r1
 8002f5c:	4690      	mov	r8, r2
 8002f5e:	4699      	mov	r9, r3
 8002f60:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8002f62:	f7fd fb19 	bl	8000598 <__aeabi_f2d>
 8002f66:	4602      	mov	r2, r0
 8002f68:	460b      	mov	r3, r1
 8002f6a:	4640      	mov	r0, r8
 8002f6c:	4649      	mov	r1, r9
 8002f6e:	f7fd fb6b 	bl	8000648 <__aeabi_dmul>
 8002f72:	4602      	mov	r2, r0
 8002f74:	460b      	mov	r3, r1
 8002f76:	4620      	mov	r0, r4
 8002f78:	4629      	mov	r1, r5
 8002f7a:	f7fd f9af 	bl	80002dc <__adddf3>
 8002f7e:	4602      	mov	r2, r0
 8002f80:	460b      	mov	r3, r1
	f_jerkDecAccAngle	= 1.0 / 6.0 * f_jerkAngle * f_jerkAngleTime * f_jerkAngleTime * f_jerkAngleTime + f_jerkAngleSpeed * f_jerkAngleTime 
 8002f82:	4610      	mov	r0, r2
 8002f84:	4619      	mov	r1, r3
 8002f86:	f7fd fe57 	bl	8000c38 <__aeabi_d2f>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	f_constAngle		= f_final_ang - (f_jerkAccAccAngle+f_accAngle+f_jerkAccDecAngle +f_jerkDecDecAngle+f_DecConstAngle+f_jerkDecAccAngle) ;				// const angle[rad] (theta[rad] = Totalangle - (acc angle + dec angle) )
 8002f8e:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002f92:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002f96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f9a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002f9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fa2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002fa6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002faa:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002fae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fb2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002fb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fba:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8002fbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fc2:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
	f_timeConst			= f_constAngle / f_maxAngleV;
 8002fc6:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 8002fca:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8002fce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fd2:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68

	// -------------------------------- 
	// sla end position 
	// -------------------------------- 
	// start position 
	f_x		= f_start_x;
 8002fd6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fda:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	f_y		= f_start_y;
 8002fde:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002fe2:	67fb      	str	r3, [r7, #124]	@ 0x7c

	// jerk ACC acc
	for( i=0; i<(uint16_t)(f_jerkAngleTime*1000); i++ ){
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 8002fea:	e085      	b.n	80030f8 <PARAM_makeSra+0x7b8>
		f_time	=  0.001f * (float)i;								// time[s]
 8002fec:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8002ff0:	ee07 3a90 	vmov	s15, r3
 8002ff4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ff8:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8003230 <PARAM_makeSra+0x8f0>
 8002ffc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003000:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
//		f_ang	=  0.5f * f_angAcc * f_time * f_time;				// angle[rad] (theta[rad] = 1/2 * a[rad/s^2] * t[s]^2 )
		f_ang	= 1.0 / 6.0 * f_jerkAngle * f_time * f_time * f_time;
 8003004:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003006:	f7fd fac7 	bl	8000598 <__aeabi_f2d>
 800300a:	a385      	add	r3, pc, #532	@ (adr r3, 8003220 <PARAM_makeSra+0x8e0>)
 800300c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003010:	f7fd fb1a 	bl	8000648 <__aeabi_dmul>
 8003014:	4602      	mov	r2, r0
 8003016:	460b      	mov	r3, r1
 8003018:	4614      	mov	r4, r2
 800301a:	461d      	mov	r5, r3
 800301c:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800301e:	f7fd fabb 	bl	8000598 <__aeabi_f2d>
 8003022:	4602      	mov	r2, r0
 8003024:	460b      	mov	r3, r1
 8003026:	4620      	mov	r0, r4
 8003028:	4629      	mov	r1, r5
 800302a:	f7fd fb0d 	bl	8000648 <__aeabi_dmul>
 800302e:	4602      	mov	r2, r0
 8003030:	460b      	mov	r3, r1
 8003032:	4614      	mov	r4, r2
 8003034:	461d      	mov	r5, r3
 8003036:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003038:	f7fd faae 	bl	8000598 <__aeabi_f2d>
 800303c:	4602      	mov	r2, r0
 800303e:	460b      	mov	r3, r1
 8003040:	4620      	mov	r0, r4
 8003042:	4629      	mov	r1, r5
 8003044:	f7fd fb00 	bl	8000648 <__aeabi_dmul>
 8003048:	4602      	mov	r2, r0
 800304a:	460b      	mov	r3, r1
 800304c:	4614      	mov	r4, r2
 800304e:	461d      	mov	r5, r3
 8003050:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003052:	f7fd faa1 	bl	8000598 <__aeabi_f2d>
 8003056:	4602      	mov	r2, r0
 8003058:	460b      	mov	r3, r1
 800305a:	4620      	mov	r0, r4
 800305c:	4629      	mov	r1, r5
 800305e:	f7fd faf3 	bl	8000648 <__aeabi_dmul>
 8003062:	4602      	mov	r2, r0
 8003064:	460b      	mov	r3, r1
 8003066:	4610      	mov	r0, r2
 8003068:	4619      	mov	r1, r3
 800306a:	f7fd fde5 	bl	8000c38 <__aeabi_d2f>
 800306e:	4603      	mov	r3, r0
 8003070:	663b      	str	r3, [r7, #96]	@ 0x60
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;			// Xposition[m]
 8003072:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003074:	f7fd fa90 	bl	8000598 <__aeabi_f2d>
 8003078:	4602      	mov	r2, r0
 800307a:	460b      	mov	r3, r1
 800307c:	ec43 2b10 	vmov	d0, r2, r3
 8003080:	f018 fdc6 	bl	801bc10 <sin>
 8003084:	ec53 2b10 	vmov	r2, r3, d0
 8003088:	4610      	mov	r0, r2
 800308a:	4619      	mov	r1, r3
 800308c:	f7fd fdd4 	bl	8000c38 <__aeabi_d2f>
 8003090:	ee07 0a10 	vmov	s14, r0
 8003094:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003098:	ee67 7a27 	vmul.f32	s15, s14, s15
 800309c:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8003230 <PARAM_makeSra+0x8f0>
 80030a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030a4:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 80030a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030ac:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;			// Yposition[m]
 80030b0:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80030b2:	f7fd fa71 	bl	8000598 <__aeabi_f2d>
 80030b6:	4602      	mov	r2, r0
 80030b8:	460b      	mov	r3, r1
 80030ba:	ec43 2b10 	vmov	d0, r2, r3
 80030be:	f018 fd53 	bl	801bb68 <cos>
 80030c2:	ec53 2b10 	vmov	r2, r3, d0
 80030c6:	4610      	mov	r0, r2
 80030c8:	4619      	mov	r1, r3
 80030ca:	f7fd fdb5 	bl	8000c38 <__aeabi_d2f>
 80030ce:	ee07 0a10 	vmov	s14, r0
 80030d2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80030d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030da:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8003230 <PARAM_makeSra+0x8f0>
 80030de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030e2:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 80030e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030ea:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
	for( i=0; i<(uint16_t)(f_jerkAngleTime*1000); i++ ){
 80030ee:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80030f2:	3301      	adds	r3, #1
 80030f4:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 80030f8:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80030fc:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 800322c <PARAM_makeSra+0x8ec>
 8003100:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003104:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003108:	ee17 3a90 	vmov	r3, s15
 800310c:	b29b      	uxth	r3, r3
 800310e:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8003112:	429a      	cmp	r2, r3
 8003114:	f4ff af6a 	bcc.w	8002fec <PARAM_makeSra+0x6ac>
	}
	// ACC 
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8003118:	2300      	movs	r3, #0
 800311a:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 800311e:	e06a      	b.n	80031f6 <PARAM_makeSra+0x8b6>
	
		f_time	=  0.001f * (float)i;								// time[s]
 8003120:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8003124:	ee07 3a90 	vmov	s15, r3
 8003128:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800312c:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8003230 <PARAM_makeSra+0x8f0>
 8003130:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003134:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		f_ang	= f_jerkAccAccAngle + 0.5f * f_angAcc * f_time * f_time+ f_jerkAngleSpeed*f_time;				// angle[rad] (theta[rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 8003138:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800313c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003140:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003144:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003148:	ee27 7a27 	vmul.f32	s14, s14, s15
 800314c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003150:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003154:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8003158:	ee37 7a27 	vadd.f32	s14, s14, s15
 800315c:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8003160:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003164:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003168:	ee77 7a27 	vadd.f32	s15, s14, s15
 800316c:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;			// Xposition[m]
 8003170:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003172:	f7fd fa11 	bl	8000598 <__aeabi_f2d>
 8003176:	4602      	mov	r2, r0
 8003178:	460b      	mov	r3, r1
 800317a:	ec43 2b10 	vmov	d0, r2, r3
 800317e:	f018 fd47 	bl	801bc10 <sin>
 8003182:	ec53 2b10 	vmov	r2, r3, d0
 8003186:	4610      	mov	r0, r2
 8003188:	4619      	mov	r1, r3
 800318a:	f7fd fd55 	bl	8000c38 <__aeabi_d2f>
 800318e:	ee07 0a10 	vmov	s14, r0
 8003192:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800319a:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8003230 <PARAM_makeSra+0x8f0>
 800319e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031a2:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 80031a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031aa:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;			// Yposition[m]
 80031ae:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80031b0:	f7fd f9f2 	bl	8000598 <__aeabi_f2d>
 80031b4:	4602      	mov	r2, r0
 80031b6:	460b      	mov	r3, r1
 80031b8:	ec43 2b10 	vmov	d0, r2, r3
 80031bc:	f018 fcd4 	bl	801bb68 <cos>
 80031c0:	ec53 2b10 	vmov	r2, r3, d0
 80031c4:	4610      	mov	r0, r2
 80031c6:	4619      	mov	r1, r3
 80031c8:	f7fd fd36 	bl	8000c38 <__aeabi_d2f>
 80031cc:	ee07 0a10 	vmov	s14, r0
 80031d0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80031d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031d8:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8003230 <PARAM_makeSra+0x8f0>
 80031dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031e0:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 80031e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031e8:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 80031ec:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80031f0:	3301      	adds	r3, #1
 80031f2:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 80031f6:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80031fa:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800322c <PARAM_makeSra+0x8ec>
 80031fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003202:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003206:	ee17 3a90 	vmov	r3, s15
 800320a:	b29b      	uxth	r3, r3
 800320c:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8003210:	429a      	cmp	r2, r3
 8003212:	d385      	bcc.n	8003120 <PARAM_makeSra+0x7e0>
	}
	//jerk ACC dec
	for( i=0; i<(uint16_t)(f_jerkAngleTime*1000); i++ ){
 8003214:	2300      	movs	r3, #0
 8003216:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 800321a:	e0ea      	b.n	80033f2 <PARAM_makeSra+0xab2>
 800321c:	f3af 8000 	nop.w
 8003220:	55555555 	.word	0x55555555
 8003224:	3fc55555 	.word	0x3fc55555
 8003228:	3fe00000 	.word	0x3fe00000
 800322c:	447a0000 	.word	0x447a0000
 8003230:	3a83126f 	.word	0x3a83126f
		f_time	=  0.001f * (float)i;								// time[s]
 8003234:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8003238:	ee07 3a90 	vmov	s15, r3
 800323c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003240:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 8003230 <PARAM_makeSra+0x8f0>
 8003244:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003248:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
//		f_ang	=  0.5f * f_angAcc * f_time * f_time;				// angle[rad] (theta[rad] = 1/2 * a[rad/s^2] * t[s]^2 )
		f_ang	= f_jerkAccAccAngle + f_accAngle + 1.0 / 6.0 * f_jerkAngle * (-1.0) * f_time * f_time * f_time + (f_maxAngleV-f_jerkAngleSpeed) * f_time + 1.0/2.0*f_angAcc*f_time*f_time;
 800324c:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003250:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003254:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003258:	ee17 0a90 	vmov	r0, s15
 800325c:	f7fd f99c 	bl	8000598 <__aeabi_f2d>
 8003260:	4604      	mov	r4, r0
 8003262:	460d      	mov	r5, r1
 8003264:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003266:	f7fd f997 	bl	8000598 <__aeabi_f2d>
 800326a:	f20f 4334 	addw	r3, pc, #1076	@ 0x434
 800326e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003272:	f7fd f9e9 	bl	8000648 <__aeabi_dmul>
 8003276:	4602      	mov	r2, r0
 8003278:	460b      	mov	r3, r1
 800327a:	60ba      	str	r2, [r7, #8]
 800327c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003280:	60fb      	str	r3, [r7, #12]
 8003282:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003284:	f7fd f988 	bl	8000598 <__aeabi_f2d>
 8003288:	4602      	mov	r2, r0
 800328a:	460b      	mov	r3, r1
 800328c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003290:	f7fd f9da 	bl	8000648 <__aeabi_dmul>
 8003294:	4602      	mov	r2, r0
 8003296:	460b      	mov	r3, r1
 8003298:	4690      	mov	r8, r2
 800329a:	4699      	mov	r9, r3
 800329c:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800329e:	f7fd f97b 	bl	8000598 <__aeabi_f2d>
 80032a2:	4602      	mov	r2, r0
 80032a4:	460b      	mov	r3, r1
 80032a6:	4640      	mov	r0, r8
 80032a8:	4649      	mov	r1, r9
 80032aa:	f7fd f9cd 	bl	8000648 <__aeabi_dmul>
 80032ae:	4602      	mov	r2, r0
 80032b0:	460b      	mov	r3, r1
 80032b2:	4690      	mov	r8, r2
 80032b4:	4699      	mov	r9, r3
 80032b6:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80032b8:	f7fd f96e 	bl	8000598 <__aeabi_f2d>
 80032bc:	4602      	mov	r2, r0
 80032be:	460b      	mov	r3, r1
 80032c0:	4640      	mov	r0, r8
 80032c2:	4649      	mov	r1, r9
 80032c4:	f7fd f9c0 	bl	8000648 <__aeabi_dmul>
 80032c8:	4602      	mov	r2, r0
 80032ca:	460b      	mov	r3, r1
 80032cc:	4620      	mov	r0, r4
 80032ce:	4629      	mov	r1, r5
 80032d0:	f7fd f804 	bl	80002dc <__adddf3>
 80032d4:	4602      	mov	r2, r0
 80032d6:	460b      	mov	r3, r1
 80032d8:	4614      	mov	r4, r2
 80032da:	461d      	mov	r5, r3
 80032dc:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 80032e0:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80032e4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80032e8:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80032ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032f0:	ee17 0a90 	vmov	r0, s15
 80032f4:	f7fd f950 	bl	8000598 <__aeabi_f2d>
 80032f8:	4602      	mov	r2, r0
 80032fa:	460b      	mov	r3, r1
 80032fc:	4620      	mov	r0, r4
 80032fe:	4629      	mov	r1, r5
 8003300:	f7fc ffec 	bl	80002dc <__adddf3>
 8003304:	4602      	mov	r2, r0
 8003306:	460b      	mov	r3, r1
 8003308:	4614      	mov	r4, r2
 800330a:	461d      	mov	r5, r3
 800330c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800330e:	f7fd f943 	bl	8000598 <__aeabi_f2d>
 8003312:	f04f 0200 	mov.w	r2, #0
 8003316:	4be4      	ldr	r3, [pc, #912]	@ (80036a8 <PARAM_makeSra+0xd68>)
 8003318:	f7fd f996 	bl	8000648 <__aeabi_dmul>
 800331c:	4602      	mov	r2, r0
 800331e:	460b      	mov	r3, r1
 8003320:	4690      	mov	r8, r2
 8003322:	4699      	mov	r9, r3
 8003324:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003326:	f7fd f937 	bl	8000598 <__aeabi_f2d>
 800332a:	4602      	mov	r2, r0
 800332c:	460b      	mov	r3, r1
 800332e:	4640      	mov	r0, r8
 8003330:	4649      	mov	r1, r9
 8003332:	f7fd f989 	bl	8000648 <__aeabi_dmul>
 8003336:	4602      	mov	r2, r0
 8003338:	460b      	mov	r3, r1
 800333a:	4690      	mov	r8, r2
 800333c:	4699      	mov	r9, r3
 800333e:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003340:	f7fd f92a 	bl	8000598 <__aeabi_f2d>
 8003344:	4602      	mov	r2, r0
 8003346:	460b      	mov	r3, r1
 8003348:	4640      	mov	r0, r8
 800334a:	4649      	mov	r1, r9
 800334c:	f7fd f97c 	bl	8000648 <__aeabi_dmul>
 8003350:	4602      	mov	r2, r0
 8003352:	460b      	mov	r3, r1
 8003354:	4620      	mov	r0, r4
 8003356:	4629      	mov	r1, r5
 8003358:	f7fc ffc0 	bl	80002dc <__adddf3>
 800335c:	4602      	mov	r2, r0
 800335e:	460b      	mov	r3, r1
 8003360:	4610      	mov	r0, r2
 8003362:	4619      	mov	r1, r3
 8003364:	f7fd fc68 	bl	8000c38 <__aeabi_d2f>
 8003368:	4603      	mov	r3, r0
 800336a:	663b      	str	r3, [r7, #96]	@ 0x60
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;			// Xposition[m]
 800336c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800336e:	f7fd f913 	bl	8000598 <__aeabi_f2d>
 8003372:	4602      	mov	r2, r0
 8003374:	460b      	mov	r3, r1
 8003376:	ec43 2b10 	vmov	d0, r2, r3
 800337a:	f018 fc49 	bl	801bc10 <sin>
 800337e:	ec53 2b10 	vmov	r2, r3, d0
 8003382:	4610      	mov	r0, r2
 8003384:	4619      	mov	r1, r3
 8003386:	f7fd fc57 	bl	8000c38 <__aeabi_d2f>
 800338a:	ee07 0a10 	vmov	s14, r0
 800338e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003392:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003396:	ed9f 7ac6 	vldr	s14, [pc, #792]	@ 80036b0 <PARAM_makeSra+0xd70>
 800339a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800339e:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 80033a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033a6:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;			// Yposition[m]
 80033aa:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80033ac:	f7fd f8f4 	bl	8000598 <__aeabi_f2d>
 80033b0:	4602      	mov	r2, r0
 80033b2:	460b      	mov	r3, r1
 80033b4:	ec43 2b10 	vmov	d0, r2, r3
 80033b8:	f018 fbd6 	bl	801bb68 <cos>
 80033bc:	ec53 2b10 	vmov	r2, r3, d0
 80033c0:	4610      	mov	r0, r2
 80033c2:	4619      	mov	r1, r3
 80033c4:	f7fd fc38 	bl	8000c38 <__aeabi_d2f>
 80033c8:	ee07 0a10 	vmov	s14, r0
 80033cc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80033d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033d4:	ed9f 7ab6 	vldr	s14, [pc, #728]	@ 80036b0 <PARAM_makeSra+0xd70>
 80033d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033dc:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 80033e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033e4:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
	for( i=0; i<(uint16_t)(f_jerkAngleTime*1000); i++ ){
 80033e8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80033ec:	3301      	adds	r3, #1
 80033ee:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 80033f2:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80033f6:	ed9f 7aad 	vldr	s14, [pc, #692]	@ 80036ac <PARAM_makeSra+0xd6c>
 80033fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003402:	ee17 3a90 	vmov	r3, s15
 8003406:	b29b      	uxth	r3, r3
 8003408:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 800340c:	429a      	cmp	r2, r3
 800340e:	f4ff af11 	bcc.w	8003234 <PARAM_makeSra+0x8f4>
	}
	// CONST 
	for( i=0; i<(uint16_t)(f_timeConst*1000); i++ ){				// [msec]
 8003412:	2300      	movs	r3, #0
 8003414:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 8003418:	e062      	b.n	80034e0 <PARAM_makeSra+0xba0>
	
		f_time	 = 0.001f * (float)i;							// time[s]
 800341a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 800341e:	ee07 3a90 	vmov	s15, r3
 8003422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003426:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 80036b0 <PARAM_makeSra+0xd70>
 800342a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800342e:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		f_ang	 = f_jerkAccAccAngle + f_accAngle + f_jerkAccDecAngle + f_maxAngleV * f_time;			// angle[rad] (theta[rad] = omega[rad/s] * t[s] )
 8003432:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003436:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800343a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800343e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003442:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003446:	edd7 6a1d 	vldr	s13, [r7, #116]	@ 0x74
 800344a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800344e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003452:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003456:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;		// Xposition[m]
 800345a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800345c:	f7fd f89c 	bl	8000598 <__aeabi_f2d>
 8003460:	4602      	mov	r2, r0
 8003462:	460b      	mov	r3, r1
 8003464:	ec43 2b10 	vmov	d0, r2, r3
 8003468:	f018 fbd2 	bl	801bc10 <sin>
 800346c:	ec53 2b10 	vmov	r2, r3, d0
 8003470:	4610      	mov	r0, r2
 8003472:	4619      	mov	r1, r3
 8003474:	f7fd fbe0 	bl	8000c38 <__aeabi_d2f>
 8003478:	ee07 0a10 	vmov	s14, r0
 800347c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003480:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003484:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 80036b0 <PARAM_makeSra+0xd70>
 8003488:	ee67 7a87 	vmul.f32	s15, s15, s14
 800348c:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8003490:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003494:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;		// Yposition[m]
 8003498:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800349a:	f7fd f87d 	bl	8000598 <__aeabi_f2d>
 800349e:	4602      	mov	r2, r0
 80034a0:	460b      	mov	r3, r1
 80034a2:	ec43 2b10 	vmov	d0, r2, r3
 80034a6:	f018 fb5f 	bl	801bb68 <cos>
 80034aa:	ec53 2b10 	vmov	r2, r3, d0
 80034ae:	4610      	mov	r0, r2
 80034b0:	4619      	mov	r1, r3
 80034b2:	f7fd fbc1 	bl	8000c38 <__aeabi_d2f>
 80034b6:	ee07 0a10 	vmov	s14, r0
 80034ba:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80034be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034c2:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 80036b0 <PARAM_makeSra+0xd70>
 80034c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034ca:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 80034ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034d2:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
	for( i=0; i<(uint16_t)(f_timeConst*1000); i++ ){				// [msec]
 80034d6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80034da:	3301      	adds	r3, #1
 80034dc:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 80034e0:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80034e4:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 80036ac <PARAM_makeSra+0xd6c>
 80034e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034f0:	ee17 3a90 	vmov	r3, s15
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d38d      	bcc.n	800341a <PARAM_makeSra+0xada>
	}
	//jerk DEC dec
	for( i=0; i<(uint16_t)(f_jerkAngleTime*1000); i++ ){				// [msec]
 80034fe:	2300      	movs	r3, #0
 8003500:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 8003504:	e0b5      	b.n	8003672 <PARAM_makeSra+0xd32>
	
		f_time	 = 0.001f * (float)i;							// time[s]
 8003506:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 800350a:	ee07 3a90 	vmov	s15, r3
 800350e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003512:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 80036b0 <PARAM_makeSra+0xd70>
 8003516:	ee67 7a87 	vmul.f32	s15, s15, s14
 800351a:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		f_ang	 = f_jerkAccAccAngle + f_accAngle + f_jerkAccDecAngle  + f_constAngle + 1.0 / 6.0 * f_jerkAngle*(-1.0) * f_time * f_time * f_time + f_maxAngleV * f_time;			// angle[rad] (theta[rad] = omega[rad/s] * t[s] )
 800351e:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003522:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003526:	ee37 7a27 	vadd.f32	s14, s14, s15
 800352a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800352e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003532:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8003536:	ee77 7a27 	vadd.f32	s15, s14, s15
 800353a:	ee17 0a90 	vmov	r0, s15
 800353e:	f7fd f82b 	bl	8000598 <__aeabi_f2d>
 8003542:	4604      	mov	r4, r0
 8003544:	460d      	mov	r5, r1
 8003546:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003548:	f7fd f826 	bl	8000598 <__aeabi_f2d>
 800354c:	a354      	add	r3, pc, #336	@ (adr r3, 80036a0 <PARAM_makeSra+0xd60>)
 800354e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003552:	f7fd f879 	bl	8000648 <__aeabi_dmul>
 8003556:	4602      	mov	r2, r0
 8003558:	460b      	mov	r3, r1
 800355a:	603a      	str	r2, [r7, #0]
 800355c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003560:	607b      	str	r3, [r7, #4]
 8003562:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003564:	f7fd f818 	bl	8000598 <__aeabi_f2d>
 8003568:	4602      	mov	r2, r0
 800356a:	460b      	mov	r3, r1
 800356c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003570:	f7fd f86a 	bl	8000648 <__aeabi_dmul>
 8003574:	4602      	mov	r2, r0
 8003576:	460b      	mov	r3, r1
 8003578:	4690      	mov	r8, r2
 800357a:	4699      	mov	r9, r3
 800357c:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800357e:	f7fd f80b 	bl	8000598 <__aeabi_f2d>
 8003582:	4602      	mov	r2, r0
 8003584:	460b      	mov	r3, r1
 8003586:	4640      	mov	r0, r8
 8003588:	4649      	mov	r1, r9
 800358a:	f7fd f85d 	bl	8000648 <__aeabi_dmul>
 800358e:	4602      	mov	r2, r0
 8003590:	460b      	mov	r3, r1
 8003592:	4690      	mov	r8, r2
 8003594:	4699      	mov	r9, r3
 8003596:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003598:	f7fc fffe 	bl	8000598 <__aeabi_f2d>
 800359c:	4602      	mov	r2, r0
 800359e:	460b      	mov	r3, r1
 80035a0:	4640      	mov	r0, r8
 80035a2:	4649      	mov	r1, r9
 80035a4:	f7fd f850 	bl	8000648 <__aeabi_dmul>
 80035a8:	4602      	mov	r2, r0
 80035aa:	460b      	mov	r3, r1
 80035ac:	4620      	mov	r0, r4
 80035ae:	4629      	mov	r1, r5
 80035b0:	f7fc fe94 	bl	80002dc <__adddf3>
 80035b4:	4602      	mov	r2, r0
 80035b6:	460b      	mov	r3, r1
 80035b8:	4614      	mov	r4, r2
 80035ba:	461d      	mov	r5, r3
 80035bc:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 80035c0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80035c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035c8:	ee17 0a90 	vmov	r0, s15
 80035cc:	f7fc ffe4 	bl	8000598 <__aeabi_f2d>
 80035d0:	4602      	mov	r2, r0
 80035d2:	460b      	mov	r3, r1
 80035d4:	4620      	mov	r0, r4
 80035d6:	4629      	mov	r1, r5
 80035d8:	f7fc fe80 	bl	80002dc <__adddf3>
 80035dc:	4602      	mov	r2, r0
 80035de:	460b      	mov	r3, r1
 80035e0:	4610      	mov	r0, r2
 80035e2:	4619      	mov	r1, r3
 80035e4:	f7fd fb28 	bl	8000c38 <__aeabi_d2f>
 80035e8:	4603      	mov	r3, r0
 80035ea:	663b      	str	r3, [r7, #96]	@ 0x60
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;		// Xposition[m]
 80035ec:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80035ee:	f7fc ffd3 	bl	8000598 <__aeabi_f2d>
 80035f2:	4602      	mov	r2, r0
 80035f4:	460b      	mov	r3, r1
 80035f6:	ec43 2b10 	vmov	d0, r2, r3
 80035fa:	f018 fb09 	bl	801bc10 <sin>
 80035fe:	ec53 2b10 	vmov	r2, r3, d0
 8003602:	4610      	mov	r0, r2
 8003604:	4619      	mov	r1, r3
 8003606:	f7fd fb17 	bl	8000c38 <__aeabi_d2f>
 800360a:	ee07 0a10 	vmov	s14, r0
 800360e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003612:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003616:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80036b0 <PARAM_makeSra+0xd70>
 800361a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800361e:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8003622:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003626:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;		// Yposition[m]
 800362a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800362c:	f7fc ffb4 	bl	8000598 <__aeabi_f2d>
 8003630:	4602      	mov	r2, r0
 8003632:	460b      	mov	r3, r1
 8003634:	ec43 2b10 	vmov	d0, r2, r3
 8003638:	f018 fa96 	bl	801bb68 <cos>
 800363c:	ec53 2b10 	vmov	r2, r3, d0
 8003640:	4610      	mov	r0, r2
 8003642:	4619      	mov	r1, r3
 8003644:	f7fd faf8 	bl	8000c38 <__aeabi_d2f>
 8003648:	ee07 0a10 	vmov	s14, r0
 800364c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003650:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003654:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80036b0 <PARAM_makeSra+0xd70>
 8003658:	ee67 7a87 	vmul.f32	s15, s15, s14
 800365c:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8003660:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003664:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
	for( i=0; i<(uint16_t)(f_jerkAngleTime*1000); i++ ){				// [msec]
 8003668:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 800366c:	3301      	adds	r3, #1
 800366e:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 8003672:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8003676:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80036ac <PARAM_makeSra+0xd6c>
 800367a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800367e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003682:	ee17 3a90 	vmov	r3, s15
 8003686:	b29b      	uxth	r3, r3
 8003688:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 800368c:	429a      	cmp	r2, r3
 800368e:	f4ff af3a 	bcc.w	8003506 <PARAM_makeSra+0xbc6>
	}
	// DEC
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8003692:	2300      	movs	r3, #0
 8003694:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 8003698:	e08b      	b.n	80037b2 <PARAM_makeSra+0xe72>
 800369a:	bf00      	nop
 800369c:	f3af 8000 	nop.w
 80036a0:	55555555 	.word	0x55555555
 80036a4:	3fc55555 	.word	0x3fc55555
 80036a8:	3fe00000 	.word	0x3fe00000
 80036ac:	447a0000 	.word	0x447a0000
 80036b0:	3a83126f 	.word	0x3a83126f
	
		f_time	 = 0.001f * (float)i;							// time[s]
 80036b4:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80036b8:	ee07 3a90 	vmov	s15, r3
 80036bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036c0:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 80036b0 <PARAM_makeSra+0xd70>
 80036c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036c8:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		f_ang	 = f_jerkAccAccAngle + f_accAngle + f_jerkAccDecAngle + f_constAngle + f_jerkDecDecAngle + 0.5f * f_angAcc * f_time * f_time + (f_maxAngleV-f_jerkAngleSpeed) * f_time;	// angle[rad] (theta[rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 80036cc:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80036d0:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80036d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036d8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80036dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036e0:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80036e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036e8:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80036ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036f0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80036f4:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80036f8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80036fc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003700:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003704:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003708:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800370c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003710:	edd7 6a1d 	vldr	s13, [r7, #116]	@ 0x74
 8003714:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8003718:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800371c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003720:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003724:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003728:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;		// Xposition[m]
 800372c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800372e:	f7fc ff33 	bl	8000598 <__aeabi_f2d>
 8003732:	4602      	mov	r2, r0
 8003734:	460b      	mov	r3, r1
 8003736:	ec43 2b10 	vmov	d0, r2, r3
 800373a:	f018 fa69 	bl	801bc10 <sin>
 800373e:	ec53 2b10 	vmov	r2, r3, d0
 8003742:	4610      	mov	r0, r2
 8003744:	4619      	mov	r1, r3
 8003746:	f7fd fa77 	bl	8000c38 <__aeabi_d2f>
 800374a:	ee07 0a10 	vmov	s14, r0
 800374e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003752:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003756:	ed1f 7a2a 	vldr	s14, [pc, #-168]	@ 80036b0 <PARAM_makeSra+0xd70>
 800375a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800375e:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 8003762:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003766:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;		// Yposition[m]
 800376a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800376c:	f7fc ff14 	bl	8000598 <__aeabi_f2d>
 8003770:	4602      	mov	r2, r0
 8003772:	460b      	mov	r3, r1
 8003774:	ec43 2b10 	vmov	d0, r2, r3
 8003778:	f018 f9f6 	bl	801bb68 <cos>
 800377c:	ec53 2b10 	vmov	r2, r3, d0
 8003780:	4610      	mov	r0, r2
 8003782:	4619      	mov	r1, r3
 8003784:	f7fd fa58 	bl	8000c38 <__aeabi_d2f>
 8003788:	ee07 0a10 	vmov	s14, r0
 800378c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003790:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003794:	ed1f 7a3a 	vldr	s14, [pc, #-232]	@ 80036b0 <PARAM_makeSra+0xd70>
 8003798:	ee67 7a87 	vmul.f32	s15, s15, s14
 800379c:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 80037a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037a4:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 80037a8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80037ac:	3301      	adds	r3, #1
 80037ae:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 80037b2:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80037b6:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 80036ac <PARAM_makeSra+0xd6c>
 80037ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037c2:	ee17 3a90 	vmov	r3, s15
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 80037cc:	429a      	cmp	r2, r3
 80037ce:	f4ff af71 	bcc.w	80036b4 <PARAM_makeSra+0xd74>
	}
	//jerk DEC acc
	for( i=0; i<(uint16_t)(f_jerkAngleTime*1000); i++ ){				// [msec]
 80037d2:	2300      	movs	r3, #0
 80037d4:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 80037d8:	e109      	b.n	80039ee <PARAM_makeSra+0x10ae>
	
		f_time	 = 0.001f * (float)i;							// time[s]
 80037da:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80037de:	ee07 3a90 	vmov	s15, r3
 80037e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037e6:	ed1f 7a4e 	vldr	s14, [pc, #-312]	@ 80036b0 <PARAM_makeSra+0xd70>
 80037ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037ee:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		f_ang	 = f_jerkAccAccAngle + f_accAngle*2.0 + f_jerkAccDecAngle + f_constAngle + f_jerkDecDecAngle + 1.0 / 6.0 * f_jerkAngle * f_time * f_time * f_time + f_jerkAngleSpeed * f_time + 1.0/2.0*(-1.0)*f_angAcc*f_time*f_time;			// angle[rad] (theta[rad] = omega[rad/s] * t[s] )
 80037f2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80037f4:	f7fc fed0 	bl	8000598 <__aeabi_f2d>
 80037f8:	4604      	mov	r4, r0
 80037fa:	460d      	mov	r5, r1
 80037fc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80037fe:	f7fc fecb 	bl	8000598 <__aeabi_f2d>
 8003802:	4602      	mov	r2, r0
 8003804:	460b      	mov	r3, r1
 8003806:	f7fc fd69 	bl	80002dc <__adddf3>
 800380a:	4602      	mov	r2, r0
 800380c:	460b      	mov	r3, r1
 800380e:	4620      	mov	r0, r4
 8003810:	4629      	mov	r1, r5
 8003812:	f7fc fd63 	bl	80002dc <__adddf3>
 8003816:	4602      	mov	r2, r0
 8003818:	460b      	mov	r3, r1
 800381a:	4614      	mov	r4, r2
 800381c:	461d      	mov	r5, r3
 800381e:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8003820:	f7fc feba 	bl	8000598 <__aeabi_f2d>
 8003824:	4602      	mov	r2, r0
 8003826:	460b      	mov	r3, r1
 8003828:	4620      	mov	r0, r4
 800382a:	4629      	mov	r1, r5
 800382c:	f7fc fd56 	bl	80002dc <__adddf3>
 8003830:	4602      	mov	r2, r0
 8003832:	460b      	mov	r3, r1
 8003834:	4614      	mov	r4, r2
 8003836:	461d      	mov	r5, r3
 8003838:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800383a:	f7fc fead 	bl	8000598 <__aeabi_f2d>
 800383e:	4602      	mov	r2, r0
 8003840:	460b      	mov	r3, r1
 8003842:	4620      	mov	r0, r4
 8003844:	4629      	mov	r1, r5
 8003846:	f7fc fd49 	bl	80002dc <__adddf3>
 800384a:	4602      	mov	r2, r0
 800384c:	460b      	mov	r3, r1
 800384e:	4614      	mov	r4, r2
 8003850:	461d      	mov	r5, r3
 8003852:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003854:	f7fc fea0 	bl	8000598 <__aeabi_f2d>
 8003858:	4602      	mov	r2, r0
 800385a:	460b      	mov	r3, r1
 800385c:	4620      	mov	r0, r4
 800385e:	4629      	mov	r1, r5
 8003860:	f7fc fd3c 	bl	80002dc <__adddf3>
 8003864:	4602      	mov	r2, r0
 8003866:	460b      	mov	r3, r1
 8003868:	4614      	mov	r4, r2
 800386a:	461d      	mov	r5, r3
 800386c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800386e:	f7fc fe93 	bl	8000598 <__aeabi_f2d>
 8003872:	f20f 4348 	addw	r3, pc, #1096	@ 0x448
 8003876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800387a:	f7fc fee5 	bl	8000648 <__aeabi_dmul>
 800387e:	4602      	mov	r2, r0
 8003880:	460b      	mov	r3, r1
 8003882:	4690      	mov	r8, r2
 8003884:	4699      	mov	r9, r3
 8003886:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003888:	f7fc fe86 	bl	8000598 <__aeabi_f2d>
 800388c:	4602      	mov	r2, r0
 800388e:	460b      	mov	r3, r1
 8003890:	4640      	mov	r0, r8
 8003892:	4649      	mov	r1, r9
 8003894:	f7fc fed8 	bl	8000648 <__aeabi_dmul>
 8003898:	4602      	mov	r2, r0
 800389a:	460b      	mov	r3, r1
 800389c:	4690      	mov	r8, r2
 800389e:	4699      	mov	r9, r3
 80038a0:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80038a2:	f7fc fe79 	bl	8000598 <__aeabi_f2d>
 80038a6:	4602      	mov	r2, r0
 80038a8:	460b      	mov	r3, r1
 80038aa:	4640      	mov	r0, r8
 80038ac:	4649      	mov	r1, r9
 80038ae:	f7fc fecb 	bl	8000648 <__aeabi_dmul>
 80038b2:	4602      	mov	r2, r0
 80038b4:	460b      	mov	r3, r1
 80038b6:	4690      	mov	r8, r2
 80038b8:	4699      	mov	r9, r3
 80038ba:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80038bc:	f7fc fe6c 	bl	8000598 <__aeabi_f2d>
 80038c0:	4602      	mov	r2, r0
 80038c2:	460b      	mov	r3, r1
 80038c4:	4640      	mov	r0, r8
 80038c6:	4649      	mov	r1, r9
 80038c8:	f7fc febe 	bl	8000648 <__aeabi_dmul>
 80038cc:	4602      	mov	r2, r0
 80038ce:	460b      	mov	r3, r1
 80038d0:	4620      	mov	r0, r4
 80038d2:	4629      	mov	r1, r5
 80038d4:	f7fc fd02 	bl	80002dc <__adddf3>
 80038d8:	4602      	mov	r2, r0
 80038da:	460b      	mov	r3, r1
 80038dc:	4614      	mov	r4, r2
 80038de:	461d      	mov	r5, r3
 80038e0:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80038e4:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80038e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038ec:	ee17 0a90 	vmov	r0, s15
 80038f0:	f7fc fe52 	bl	8000598 <__aeabi_f2d>
 80038f4:	4602      	mov	r2, r0
 80038f6:	460b      	mov	r3, r1
 80038f8:	4620      	mov	r0, r4
 80038fa:	4629      	mov	r1, r5
 80038fc:	f7fc fcee 	bl	80002dc <__adddf3>
 8003900:	4602      	mov	r2, r0
 8003902:	460b      	mov	r3, r1
 8003904:	4614      	mov	r4, r2
 8003906:	461d      	mov	r5, r3
 8003908:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800390a:	f7fc fe45 	bl	8000598 <__aeabi_f2d>
 800390e:	f04f 0200 	mov.w	r2, #0
 8003912:	4bd1      	ldr	r3, [pc, #836]	@ (8003c58 <PARAM_makeSra+0x1318>)
 8003914:	f7fc fe98 	bl	8000648 <__aeabi_dmul>
 8003918:	4602      	mov	r2, r0
 800391a:	460b      	mov	r3, r1
 800391c:	4690      	mov	r8, r2
 800391e:	4699      	mov	r9, r3
 8003920:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003922:	f7fc fe39 	bl	8000598 <__aeabi_f2d>
 8003926:	4602      	mov	r2, r0
 8003928:	460b      	mov	r3, r1
 800392a:	4640      	mov	r0, r8
 800392c:	4649      	mov	r1, r9
 800392e:	f7fc fe8b 	bl	8000648 <__aeabi_dmul>
 8003932:	4602      	mov	r2, r0
 8003934:	460b      	mov	r3, r1
 8003936:	4690      	mov	r8, r2
 8003938:	4699      	mov	r9, r3
 800393a:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800393c:	f7fc fe2c 	bl	8000598 <__aeabi_f2d>
 8003940:	4602      	mov	r2, r0
 8003942:	460b      	mov	r3, r1
 8003944:	4640      	mov	r0, r8
 8003946:	4649      	mov	r1, r9
 8003948:	f7fc fe7e 	bl	8000648 <__aeabi_dmul>
 800394c:	4602      	mov	r2, r0
 800394e:	460b      	mov	r3, r1
 8003950:	4620      	mov	r0, r4
 8003952:	4629      	mov	r1, r5
 8003954:	f7fc fcc2 	bl	80002dc <__adddf3>
 8003958:	4602      	mov	r2, r0
 800395a:	460b      	mov	r3, r1
 800395c:	4610      	mov	r0, r2
 800395e:	4619      	mov	r1, r3
 8003960:	f7fd f96a 	bl	8000c38 <__aeabi_d2f>
 8003964:	4603      	mov	r3, r0
 8003966:	663b      	str	r3, [r7, #96]	@ 0x60
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;		// Xposition[m]
 8003968:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800396a:	f7fc fe15 	bl	8000598 <__aeabi_f2d>
 800396e:	4602      	mov	r2, r0
 8003970:	460b      	mov	r3, r1
 8003972:	ec43 2b10 	vmov	d0, r2, r3
 8003976:	f018 f94b 	bl	801bc10 <sin>
 800397a:	ec53 2b10 	vmov	r2, r3, d0
 800397e:	4610      	mov	r0, r2
 8003980:	4619      	mov	r1, r3
 8003982:	f7fd f959 	bl	8000c38 <__aeabi_d2f>
 8003986:	ee07 0a10 	vmov	s14, r0
 800398a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800398e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003992:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 8003c5c <PARAM_makeSra+0x131c>
 8003996:	ee67 7a87 	vmul.f32	s15, s15, s14
 800399a:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800399e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039a2:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;		// Yposition[m]
 80039a6:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80039a8:	f7fc fdf6 	bl	8000598 <__aeabi_f2d>
 80039ac:	4602      	mov	r2, r0
 80039ae:	460b      	mov	r3, r1
 80039b0:	ec43 2b10 	vmov	d0, r2, r3
 80039b4:	f018 f8d8 	bl	801bb68 <cos>
 80039b8:	ec53 2b10 	vmov	r2, r3, d0
 80039bc:	4610      	mov	r0, r2
 80039be:	4619      	mov	r1, r3
 80039c0:	f7fd f93a 	bl	8000c38 <__aeabi_d2f>
 80039c4:	ee07 0a10 	vmov	s14, r0
 80039c8:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80039cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039d0:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8003c5c <PARAM_makeSra+0x131c>
 80039d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80039d8:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 80039dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039e0:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
	for( i=0; i<(uint16_t)(f_jerkAngleTime*1000); i++ ){				// [msec]
 80039e4:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80039e8:	3301      	adds	r3, #1
 80039ea:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
 80039ee:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80039f2:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8003c60 <PARAM_makeSra+0x1320>
 80039f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80039fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039fe:	ee17 3a90 	vmov	r3, s15
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	f4ff aee6 	bcc.w	80037da <PARAM_makeSra+0xe9a>
	}

	// ---------------------------- 
	//  sla parameter  
	// ---------------------------- 
	p_adr->f_sla_speed				= f_speed;
 8003a0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a10:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003a12:	601a      	str	r2, [r3, #0]
	printf("enter speed %5.2f\n\r",f_speed);
 8003a14:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003a16:	f7fc fdbf 	bl	8000598 <__aeabi_f2d>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	4891      	ldr	r0, [pc, #580]	@ (8003c64 <PARAM_makeSra+0x1324>)
 8003a20:	f01a f934 	bl	801dc8c <iprintf>
	p_adr->f_sla_angJerk			= f_jerkAngle;
 8003a24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a28:	605a      	str	r2, [r3, #4]
	printf("f_jerkAngle %5.2f\n\r",f_jerkAngle);
 8003a2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003a2c:	f7fc fdb4 	bl	8000598 <__aeabi_f2d>
 8003a30:	4602      	mov	r2, r0
 8003a32:	460b      	mov	r3, r1
 8003a34:	488c      	ldr	r0, [pc, #560]	@ (8003c68 <PARAM_makeSra+0x1328>)
 8003a36:	f01a f929 	bl	801dc8c <iprintf>
	p_adr->f_sla_angAcc				= f_angAcc;// * RAD_TO_DEG ;
 8003a3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a3e:	609a      	str	r2, [r3, #8]
	printf("f_angAcc %5.2f\n\r", f_angAcc);
 8003a40:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003a42:	f7fc fda9 	bl	8000598 <__aeabi_f2d>
 8003a46:	4602      	mov	r2, r0
 8003a48:	460b      	mov	r3, r1
 8003a4a:	4888      	ldr	r0, [pc, #544]	@ (8003c6c <PARAM_makeSra+0x132c>)
 8003a4c:	f01a f91e 	bl	801dc8c <iprintf>
	p_adr->f_sla_angvel				= f_maxAngleV;// * RAD_TO_DEG;
 8003a50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a52:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003a54:	60da      	str	r2, [r3, #12]
	printf("f_maxAngleV %5.2f\n\r",f_maxAngleV);
 8003a56:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8003a58:	f7fc fd9e 	bl	8000598 <__aeabi_f2d>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	460b      	mov	r3, r1
 8003a60:	4883      	ldr	r0, [pc, #524]	@ (8003c70 <PARAM_makeSra+0x1330>)
 8003a62:	f01a f913 	bl	801dc8c <iprintf>
	p_adr->f_sla_ang_Total			= f_final_ang;// * RAD_TO_DEG;
 8003a66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a68:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8003a6c:	645a      	str	r2, [r3, #68]	@ 0x44
	printf("f_final_ang %5.2f\n\r",f_final_ang);
 8003a6e:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8003a72:	f7fc fd91 	bl	8000598 <__aeabi_f2d>
 8003a76:	4602      	mov	r2, r0
 8003a78:	460b      	mov	r3, r1
 8003a7a:	487e      	ldr	r0, [pc, #504]	@ (8003c74 <PARAM_makeSra+0x1334>)
 8003a7c:	f01a f906 	bl	801dc8c <iprintf>

	p_adr->f_sla_angS_Jerk			= f_jerkAngleSpeed;
 8003a80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a82:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003a84:	621a      	str	r2, [r3, #32]
	printf("f_jerkAngleSpeed %5.2f\n\r",f_jerkAngleSpeed);
 8003a86:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8003a88:	f7fc fd86 	bl	8000598 <__aeabi_f2d>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	460b      	mov	r3, r1
 8003a90:	4879      	ldr	r0, [pc, #484]	@ (8003c78 <PARAM_makeSra+0x1338>)
 8003a92:	f01a f8fb 	bl	801dc8c <iprintf>

	printf("time\n\r");
 8003a96:	4879      	ldr	r0, [pc, #484]	@ (8003c7c <PARAM_makeSra+0x133c>)
 8003a98:	f01a f8f8 	bl	801dc8c <iprintf>
	p_adr->us_sla_jerkAngaccTime	= (uint16_t)( f_jerkAngleTime * 1000.0f );
 8003a9c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8003aa0:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8003c60 <PARAM_makeSra+0x1320>
 8003aa4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003aa8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003aac:	ee17 3a90 	vmov	r3, s15
 8003ab0:	b29a      	uxth	r2, r3
 8003ab2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ab4:	831a      	strh	r2, [r3, #24]
	printf("f_jerkAngleTime %7.5f\n\r",(f_jerkAngleTime * 1000.0f));
 8003ab6:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8003aba:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8003c60 <PARAM_makeSra+0x1320>
 8003abe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ac2:	ee17 0a90 	vmov	r0, s15
 8003ac6:	f7fc fd67 	bl	8000598 <__aeabi_f2d>
 8003aca:	4602      	mov	r2, r0
 8003acc:	460b      	mov	r3, r1
 8003ace:	486c      	ldr	r0, [pc, #432]	@ (8003c80 <PARAM_makeSra+0x1340>)
 8003ad0:	f01a f8dc 	bl	801dc8c <iprintf>
	p_adr->us_sla_accAngvelTime		= (uint16_t)( f_timeAcc * 1000.0f );
 8003ad4:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8003ad8:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8003c60 <PARAM_makeSra+0x1320>
 8003adc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ae0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ae4:	ee17 3a90 	vmov	r3, s15
 8003ae8:	b29a      	uxth	r2, r3
 8003aea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003aec:	835a      	strh	r2, [r3, #26]
	printf("f_timeAcc %7.5f\n\r",(f_timeAcc * 1000.0f));
 8003aee:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8003af2:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8003c60 <PARAM_makeSra+0x1320>
 8003af6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003afa:	ee17 0a90 	vmov	r0, s15
 8003afe:	f7fc fd4b 	bl	8000598 <__aeabi_f2d>
 8003b02:	4602      	mov	r2, r0
 8003b04:	460b      	mov	r3, r1
 8003b06:	485f      	ldr	r0, [pc, #380]	@ (8003c84 <PARAM_makeSra+0x1344>)
 8003b08:	f01a f8c0 	bl	801dc8c <iprintf>
	p_adr->us_sla_constAngvelTime	= (uint16_t)( f_timeConst * 1000.0f );
 8003b0c:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8003b10:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8003c60 <PARAM_makeSra+0x1320>
 8003b14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b1c:	ee17 3a90 	vmov	r3, s15
 8003b20:	b29a      	uxth	r2, r3
 8003b22:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b24:	839a      	strh	r2, [r3, #28]
	printf("f_timeConst %7.5f\n\r",(f_timeConst * 1000.0f));
 8003b26:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8003b2a:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8003c60 <PARAM_makeSra+0x1320>
 8003b2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b32:	ee17 0a90 	vmov	r0, s15
 8003b36:	f7fc fd2f 	bl	8000598 <__aeabi_f2d>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	4852      	ldr	r0, [pc, #328]	@ (8003c88 <PARAM_makeSra+0x1348>)
 8003b40:	f01a f8a4 	bl	801dc8c <iprintf>

	printf("angle\n\r");
 8003b44:	4851      	ldr	r0, [pc, #324]	@ (8003c8c <PARAM_makeSra+0x134c>)
 8003b46:	f01a f8a1 	bl	801dc8c <iprintf>
	p_adr->f_sla_ang_AccAccJerk	= f_jerkAccAccAngle;
 8003b4a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b4c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b4e:	625a      	str	r2, [r3, #36]	@ 0x24
	printf("f_jerkAccAccAngle %5.2f\n\r",f_jerkAccAccAngle);
 8003b50:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8003b52:	f7fc fd21 	bl	8000598 <__aeabi_f2d>
 8003b56:	4602      	mov	r2, r0
 8003b58:	460b      	mov	r3, r1
 8003b5a:	484d      	ldr	r0, [pc, #308]	@ (8003c90 <PARAM_makeSra+0x1350>)
 8003b5c:	f01a f896 	bl	801dc8c <iprintf>
	p_adr->f_sla_ang_AccConst	= f_accAngle;
 8003b60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b62:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003b64:	629a      	str	r2, [r3, #40]	@ 0x28
	printf("f_accAngle %5.2f\n\r",f_accAngle);
 8003b66:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003b68:	f7fc fd16 	bl	8000598 <__aeabi_f2d>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	460b      	mov	r3, r1
 8003b70:	4848      	ldr	r0, [pc, #288]	@ (8003c94 <PARAM_makeSra+0x1354>)
 8003b72:	f01a f88b 	bl	801dc8c <iprintf>
	p_adr->f_sla_ang_AccDecJerk	= f_jerkAccDecAngle;
 8003b76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b7a:	62da      	str	r2, [r3, #44]	@ 0x2c
	printf("f_jerkAccDecAngle %5.2f\n\r",f_jerkAccDecAngle);
 8003b7c:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8003b7e:	f7fc fd0b 	bl	8000598 <__aeabi_f2d>
 8003b82:	4602      	mov	r2, r0
 8003b84:	460b      	mov	r3, r1
 8003b86:	4844      	ldr	r0, [pc, #272]	@ (8003c98 <PARAM_makeSra+0x1358>)
 8003b88:	f01a f880 	bl	801dc8c <iprintf>
	printf("f_constAngle %5.2f\n\r",f_constAngle);
 8003b8c:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003b8e:	f7fc fd03 	bl	8000598 <__aeabi_f2d>
 8003b92:	4602      	mov	r2, r0
 8003b94:	460b      	mov	r3, r1
 8003b96:	4841      	ldr	r0, [pc, #260]	@ (8003c9c <PARAM_makeSra+0x135c>)
 8003b98:	f01a f878 	bl	801dc8c <iprintf>
	p_adr->f_sla_ang_DecDecJerk	= f_jerkDecDecAngle;
 8003b9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ba0:	631a      	str	r2, [r3, #48]	@ 0x30
	printf("f_jerkDecDecAngle %5.2f\n\r",f_jerkDecDecAngle);
 8003ba2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8003ba4:	f7fc fcf8 	bl	8000598 <__aeabi_f2d>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	460b      	mov	r3, r1
 8003bac:	483c      	ldr	r0, [pc, #240]	@ (8003ca0 <PARAM_makeSra+0x1360>)
 8003bae:	f01a f86d 	bl	801dc8c <iprintf>
	p_adr->f_sla_ang_DecConst	= f_accAngle;
 8003bb2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003bb4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003bb6:	635a      	str	r2, [r3, #52]	@ 0x34
	printf("f_accAngle(dec) %5.2f\n\r",f_accAngle);
 8003bb8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003bba:	f7fc fced 	bl	8000598 <__aeabi_f2d>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	460b      	mov	r3, r1
 8003bc2:	4838      	ldr	r0, [pc, #224]	@ (8003ca4 <PARAM_makeSra+0x1364>)
 8003bc4:	f01a f862 	bl	801dc8c <iprintf>
	p_adr->f_sla_ang_DecAccJerk	= f_jerkDecAccAngle;
 8003bc8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003bca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003bcc:	639a      	str	r2, [r3, #56]	@ 0x38
	printf("f_jerkDecAccAngle %5.2f\n\r",f_jerkDecAccAngle);
 8003bce:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003bd0:	f7fc fce2 	bl	8000598 <__aeabi_f2d>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	460b      	mov	r3, r1
 8003bd8:	4833      	ldr	r0, [pc, #204]	@ (8003ca8 <PARAM_makeSra+0x1368>)
 8003bda:	f01a f857 	bl	801dc8c <iprintf>

	printf("angleend\n\r");
 8003bde:	4833      	ldr	r0, [pc, #204]	@ (8003cac <PARAM_makeSra+0x136c>)
 8003be0:	f01a f854 	bl	801dc8c <iprintf>
	printf("f_ang_AccJerkEnd %5.2f\n\r",f_jerkAccAccAngle);
 8003be4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8003be6:	f7fc fcd7 	bl	8000598 <__aeabi_f2d>
 8003bea:	4602      	mov	r2, r0
 8003bec:	460b      	mov	r3, r1
 8003bee:	4830      	ldr	r0, [pc, #192]	@ (8003cb0 <PARAM_makeSra+0x1370>)
 8003bf0:	f01a f84c 	bl	801dc8c <iprintf>
	printf("f_ang_AccConstEnd %5.2f\n\r",f_jerkAccAccAngle + f_accAngle);
 8003bf4:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003bf8:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003bfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c00:	ee17 0a90 	vmov	r0, s15
 8003c04:	f7fc fcc8 	bl	8000598 <__aeabi_f2d>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	460b      	mov	r3, r1
 8003c0c:	4829      	ldr	r0, [pc, #164]	@ (8003cb4 <PARAM_makeSra+0x1374>)
 8003c0e:	f01a f83d 	bl	801dc8c <iprintf>
	p_adr->f_sla_ang_AccEnd	= f_jerkAccAccAngle + f_accAngle + f_jerkAccDecAngle;
 8003c12:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003c16:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003c1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c1e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003c22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003c28:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
	printf("f_ang_AccEnd %5.2f\n\r",f_jerkAccAccAngle + f_accAngle + f_jerkAccDecAngle);
 8003c2c:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003c30:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003c34:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c38:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003c3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c40:	ee17 0a90 	vmov	r0, s15
 8003c44:	f7fc fca8 	bl	8000598 <__aeabi_f2d>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	460b      	mov	r3, r1
 8003c4c:	481a      	ldr	r0, [pc, #104]	@ (8003cb8 <PARAM_makeSra+0x1378>)
 8003c4e:	f01a f81d 	bl	801dc8c <iprintf>
 8003c52:	e037      	b.n	8003cc4 <PARAM_makeSra+0x1384>
 8003c54:	f3af 8000 	nop.w
 8003c58:	bfe00000 	.word	0xbfe00000
 8003c5c:	3a83126f 	.word	0x3a83126f
 8003c60:	447a0000 	.word	0x447a0000
 8003c64:	0802187c 	.word	0x0802187c
 8003c68:	08021890 	.word	0x08021890
 8003c6c:	080218a4 	.word	0x080218a4
 8003c70:	080218b8 	.word	0x080218b8
 8003c74:	080218cc 	.word	0x080218cc
 8003c78:	080218e0 	.word	0x080218e0
 8003c7c:	080218fc 	.word	0x080218fc
 8003c80:	08021904 	.word	0x08021904
 8003c84:	0802191c 	.word	0x0802191c
 8003c88:	08021930 	.word	0x08021930
 8003c8c:	08021944 	.word	0x08021944
 8003c90:	0802194c 	.word	0x0802194c
 8003c94:	08021968 	.word	0x08021968
 8003c98:	0802197c 	.word	0x0802197c
 8003c9c:	08021998 	.word	0x08021998
 8003ca0:	080219b0 	.word	0x080219b0
 8003ca4:	080219cc 	.word	0x080219cc
 8003ca8:	080219e4 	.word	0x080219e4
 8003cac:	08021a00 	.word	0x08021a00
 8003cb0:	08021a0c 	.word	0x08021a0c
 8003cb4:	08021a28 	.word	0x08021a28
 8003cb8:	08021a44 	.word	0x08021a44
 8003cbc:	55555555 	.word	0x55555555
 8003cc0:	3fc55555 	.word	0x3fc55555
	p_adr->f_sla_ang_ConstEnd = f_jerkAccAccAngle + f_accAngle + f_jerkAccDecAngle + f_constAngle;
 8003cc4:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003cc8:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003ccc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003cd0:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003cd4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003cd8:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8003cdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ce0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ce2:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
	printf("f_ang_ConstEnd %5.2f\n\r",f_jerkAccAccAngle + f_accAngle + f_jerkAccDecAngle + f_constAngle);
 8003ce6:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003cea:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003cee:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003cf2:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003cf6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003cfa:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8003cfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d02:	ee17 0a90 	vmov	r0, s15
 8003d06:	f7fc fc47 	bl	8000598 <__aeabi_f2d>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	460b      	mov	r3, r1
 8003d0e:	4873      	ldr	r0, [pc, #460]	@ (8003edc <PARAM_makeSra+0x159c>)
 8003d10:	f019 ffbc 	bl	801dc8c <iprintf>
	printf("f_ang_DecJerkEnd %5.2f\n\r",f_jerkAccAccAngle + f_accAngle + f_jerkAccDecAngle + f_constAngle + f_jerkDecDecAngle);
 8003d14:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003d18:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003d1c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d20:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003d24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d28:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8003d2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d30:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003d34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d38:	ee17 0a90 	vmov	r0, s15
 8003d3c:	f7fc fc2c 	bl	8000598 <__aeabi_f2d>
 8003d40:	4602      	mov	r2, r0
 8003d42:	460b      	mov	r3, r1
 8003d44:	4866      	ldr	r0, [pc, #408]	@ (8003ee0 <PARAM_makeSra+0x15a0>)
 8003d46:	f019 ffa1 	bl	801dc8c <iprintf>
	printf("f_ang_DecConstEnd %5.2f\n\r",f_jerkAccAccAngle + f_accAngle + f_jerkAccDecAngle + f_constAngle + f_jerkDecDecAngle + f_accAngle);
 8003d4a:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003d4e:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003d52:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d56:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003d5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d5e:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8003d62:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d66:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003d6a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d6e:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003d72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d76:	ee17 0a90 	vmov	r0, s15
 8003d7a:	f7fc fc0d 	bl	8000598 <__aeabi_f2d>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	460b      	mov	r3, r1
 8003d82:	4858      	ldr	r0, [pc, #352]	@ (8003ee4 <PARAM_makeSra+0x15a4>)
 8003d84:	f019 ff82 	bl	801dc8c <iprintf>
	printf("total %5.2f\n\r",f_jerkDecDecAngle+f_accAngle+f_jerkDecAccAngle);
 8003d88:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8003d8c:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003d90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d94:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003d98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d9c:	ee17 0a90 	vmov	r0, s15
 8003da0:	f7fc fbfa 	bl	8000598 <__aeabi_f2d>
 8003da4:	4602      	mov	r2, r0
 8003da6:	460b      	mov	r3, r1
 8003da8:	484f      	ldr	r0, [pc, #316]	@ (8003ee8 <PARAM_makeSra+0x15a8>)
 8003daa:	f019 ff6f 	bl	801dc8c <iprintf>

	
	// calaculate enter and exit length 
	switch(en_mode){
 8003dae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003db2:	2b03      	cmp	r3, #3
 8003db4:	d86e      	bhi.n	8003e94 <PARAM_makeSra+0x1554>
 8003db6:	a201      	add	r2, pc, #4	@ (adr r2, 8003dbc <PARAM_makeSra+0x147c>)
 8003db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dbc:	08003dcd 	.word	0x08003dcd
 8003dc0:	08003df3 	.word	0x08003df3
 8003dc4:	08003e57 	.word	0x08003e57
 8003dc8:	08003e31 	.word	0x08003e31
		case SLA_90:
			p_adr->f_sla_escapeLen = f_final_x - f_x ;
 8003dcc:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8003dd0:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8003dd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003dd8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003dda:	edc3 7a05 	vstr	s15, [r3, #20]
			p_adr->f_sla_entryLen  = f_final_y - f_y ;
 8003dde:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8003de2:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8003de6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003dea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003dec:	edc3 7a04 	vstr	s15, [r3, #16]
			break;
 8003df0:	e051      	b.n	8003e96 <PARAM_makeSra+0x1556>

		case SLA_45:
			p_adr->f_sla_escapeLen = 1.4142f * ( f_final_x - f_x );
 8003df2:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8003df6:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8003dfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003dfe:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8003eec <PARAM_makeSra+0x15ac>
 8003e02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e08:	edc3 7a05 	vstr	s15, [r3, #20]
			p_adr->f_sla_entryLen  = f_final_y - f_y - ( f_final_x - f_x );
 8003e0c:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8003e10:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8003e14:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003e18:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8003e1c:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8003e20:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003e24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e2a:	edc3 7a04 	vstr	s15, [r3, #16]
			break;
 8003e2e:	e032      	b.n	8003e96 <PARAM_makeSra+0x1556>

		case SLA_N90:
			p_adr->f_sla_escapeLen = f_final_x - f_x;
 8003e30:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8003e34:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8003e38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e3e:	edc3 7a05 	vstr	s15, [r3, #20]
			p_adr->f_sla_entryLen  = f_final_y - f_y;
 8003e42:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8003e46:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8003e4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e50:	edc3 7a04 	vstr	s15, [r3, #16]
			break;
 8003e54:	e01f      	b.n	8003e96 <PARAM_makeSra+0x1556>

		case SLA_135:
			p_adr->f_sla_escapeLen = 1.4142f * ( f_final_x - f_x );
 8003e56:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8003e5a:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8003e5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e62:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8003eec <PARAM_makeSra+0x15ac>
 8003e66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e6c:	edc3 7a05 	vstr	s15, [r3, #20]
			p_adr->f_sla_entryLen  = f_final_y - f_y + ( f_final_x - f_x );
 8003e70:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8003e74:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8003e78:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003e7c:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8003e80:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8003e84:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003e88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e8e:	edc3 7a04 	vstr	s15, [r3, #16]
			break;
 8003e92:	e000      	b.n	8003e96 <PARAM_makeSra+0x1556>

		default:
			break;
 8003e94:	bf00      	nop
	}
	printf("entry %6.4f\n\r",f_final_x - f_x);
 8003e96:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8003e9a:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8003e9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ea2:	ee17 0a90 	vmov	r0, s15
 8003ea6:	f7fc fb77 	bl	8000598 <__aeabi_f2d>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	460b      	mov	r3, r1
 8003eae:	4810      	ldr	r0, [pc, #64]	@ (8003ef0 <PARAM_makeSra+0x15b0>)
 8003eb0:	f019 feec 	bl	801dc8c <iprintf>
	printf("escape %6.4f\n\r",f_final_y - f_y);
 8003eb4:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8003eb8:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8003ebc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ec0:	ee17 0a90 	vmov	r0, s15
 8003ec4:	f7fc fb68 	bl	8000598 <__aeabi_f2d>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	460b      	mov	r3, r1
 8003ecc:	4809      	ldr	r0, [pc, #36]	@ (8003ef4 <PARAM_makeSra+0x15b4>)
 8003ece:	f019 fedd 	bl	801dc8c <iprintf>
}
 8003ed2:	bf00      	nop
 8003ed4:	3798      	adds	r7, #152	@ 0x98
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003edc:	08021a5c 	.word	0x08021a5c
 8003ee0:	08021a74 	.word	0x08021a74
 8003ee4:	08021a90 	.word	0x08021a90
 8003ee8:	08021aac 	.word	0x08021aac
 8003eec:	3fb50481 	.word	0x3fb50481
 8003ef0:	08021abc 	.word	0x08021abc
 8003ef4:	08021acc 	.word	0x08021acc

08003ef8 <PARAM_getSra>:

stSLA* PARAM_getSra( enSLA_TYPE en_mode )
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	4603      	mov	r3, r0
 8003f00:	71fb      	strb	r3, [r7, #7]
	return &st_Sla[en_mode];
 8003f02:	79fa      	ldrb	r2, [r7, #7]
 8003f04:	4613      	mov	r3, r2
 8003f06:	00db      	lsls	r3, r3, #3
 8003f08:	4413      	add	r3, r2
 8003f0a:	00db      	lsls	r3, r3, #3
 8003f0c:	4a03      	ldr	r2, [pc, #12]	@ (8003f1c <PARAM_getSra+0x24>)
 8003f0e:	4413      	add	r3, r2
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr
 8003f1c:	20000218 	.word	0x20000218

08003f20 <InitQueue>:
	}
	printf("\n");
}

//
void InitQueue(queue_t* pQueue) {
 8003f20:	b480      	push	{r7}
 8003f22:	b085      	sub	sp, #20
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
	int i;
	//0
	for (i = 0; i <= SIZE - 1; i++) {
 8003f28:	2300      	movs	r3, #0
 8003f2a:	60fb      	str	r3, [r7, #12]
 8003f2c:	e013      	b.n	8003f56 <InitQueue+0x36>
		pQueue->data[i].x =  0 ;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	68fa      	ldr	r2, [r7, #12]
 8003f32:	2100      	movs	r1, #0
 8003f34:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
		pQueue->data[i].y =  0 ;
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	009b      	lsls	r3, r3, #2
 8003f3e:	4413      	add	r3, r2
 8003f40:	2200      	movs	r2, #0
 8003f42:	705a      	strb	r2, [r3, #1]
		pQueue->data[i].step =  0 ;
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	4413      	add	r3, r2
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	805a      	strh	r2, [r3, #2]
	for (i = 0; i <= SIZE - 1; i++) {
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	3301      	adds	r3, #1
 8003f54:	60fb      	str	r3, [r7, #12]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2b3f      	cmp	r3, #63	@ 0x3f
 8003f5a:	dde8      	ble.n	8003f2e <InitQueue+0xe>
	}
	//
	pQueue->head = 0;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
	pQueue->tail = 0;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
	pQueue->flag = EMPTY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
//	PrintQueue(pQueue);
}
 8003f74:	bf00      	nop
 8003f76:	3714      	adds	r7, #20
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr

08003f80 <EnQueue>:


//enqueue
void EnQueue(queue_t* pQueue, stPOSITION value) {
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b082      	sub	sp, #8
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	6039      	str	r1, [r7, #0]
//	Printf("enQ(%d)\n", value);
	//Full
	if (pQueue->flag == FULL) {
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d103      	bne.n	8003f9c <EnQueue+0x1c>
		printf("Full\n");
 8003f94:	4817      	ldr	r0, [pc, #92]	@ (8003ff4 <EnQueue+0x74>)
 8003f96:	f019 fee9 	bl	801dd6c <puts>
		return;
 8003f9a:	e028      	b.n	8003fee <EnQueue+0x6e>
	}
	//Fullenqueue
	pQueue->data[pQueue->tail] = value;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6839      	ldr	r1, [r7, #0]
 8003fa6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	//tail0
	if (pQueue->tail == SIZE - 1) {
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8003fb0:	2b3f      	cmp	r3, #63	@ 0x3f
 8003fb2:	d104      	bne.n	8003fbe <EnQueue+0x3e>
		pQueue->tail = 0;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
 8003fbc:	e006      	b.n	8003fcc <EnQueue+0x4c>
		//tail
	}
	else {
		pQueue->tail++;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8003fc4:	1c5a      	adds	r2, r3, #1
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
	}
	//
	if (pQueue->tail == pQueue->head) {
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d104      	bne.n	8003fe6 <EnQueue+0x66>
		pQueue->flag = FULL;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2202      	movs	r2, #2
 8003fe0:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 8003fe4:	e003      	b.n	8003fee <EnQueue+0x6e>
	}
	else {
		pQueue->flag = AVAILABLE;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2201      	movs	r2, #1
 8003fea:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
	}
//	PrintQueue(pQueue);
}
 8003fee:	3708      	adds	r7, #8
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	08021ae0 	.word	0x08021ae0

08003ff8 <DeQueue>:

//dequeue
stPOSITION DeQueue(queue_t* pQueue) {
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b084      	sub	sp, #16
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
//	printf("deQ\n");
	stPOSITION dequeue;
	//Empty
	if (pQueue->flag == EMPTY) {
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004006:	2b00      	cmp	r3, #0
 8004008:	d10b      	bne.n	8004022 <DeQueue+0x2a>
		printf("Empty\n");
 800400a:	482c      	ldr	r0, [pc, #176]	@ (80040bc <DeQueue+0xc4>)
 800400c:	f019 feae 	bl	801dd6c <puts>
		dequeue.x = 0;
 8004010:	2300      	movs	r3, #0
 8004012:	723b      	strb	r3, [r7, #8]
		dequeue.y = 0;
 8004014:	2300      	movs	r3, #0
 8004016:	727b      	strb	r3, [r7, #9]
		dequeue.step = 0;
 8004018:	2300      	movs	r3, #0
 800401a:	817b      	strh	r3, [r7, #10]
		return  dequeue ;
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	60fb      	str	r3, [r7, #12]
 8004020:	e041      	b.n	80040a6 <DeQueue+0xae>
	}
	dequeue = pQueue->data[pQueue->head];
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800402e:	60bb      	str	r3, [r7, #8]
	//Emptydequeue
	pQueue->data[pQueue->head].x =  0 ;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2100      	movs	r1, #0
 800403a:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
	pQueue->data[pQueue->head].y =  0 ;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	4413      	add	r3, r2
 800404a:	2200      	movs	r2, #0
 800404c:	705a      	strb	r2, [r3, #1]
	pQueue->data[pQueue->head].step =  0 ;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	4413      	add	r3, r2
 800405a:	2200      	movs	r2, #0
 800405c:	805a      	strh	r2, [r3, #2]
	//head0
	if (pQueue->head == SIZE - 1) {
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004064:	2b3f      	cmp	r3, #63	@ 0x3f
 8004066:	d104      	bne.n	8004072 <DeQueue+0x7a>
		pQueue->head = 0;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8004070:	e006      	b.n	8004080 <DeQueue+0x88>
		//head
	}
	else {
		pQueue->head++;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004078:	1c5a      	adds	r2, r3, #1
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
	}
	//
	if (pQueue->tail == pQueue->head) {
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800408c:	429a      	cmp	r2, r3
 800408e:	d104      	bne.n	800409a <DeQueue+0xa2>
		pQueue->flag = EMPTY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 8004098:	e003      	b.n	80040a2 <DeQueue+0xaa>
	}
	else {
		pQueue->flag = AVAILABLE;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2201      	movs	r2, #1
 800409e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
	}
//	PrintQueue(pQueue);

	return dequeue;
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	60fb      	str	r3, [r7, #12]
}
 80040a6:	2300      	movs	r3, #0
 80040a8:	89ba      	ldrh	r2, [r7, #12]
 80040aa:	f362 030f 	bfi	r3, r2, #0, #16
 80040ae:	89fa      	ldrh	r2, [r7, #14]
 80040b0:	f362 431f 	bfi	r3, r2, #16, #16
 80040b4:	4618      	mov	r0, r3
 80040b6:	3710      	adds	r7, #16
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	08021ae8 	.word	0x08021ae8

080040c0 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80040ce:	4a0c      	ldr	r2, [pc, #48]	@ (8004100 <LL_DMA_EnableChannel+0x40>)
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	4413      	add	r3, r2
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	461a      	mov	r2, r3
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	4413      	add	r3, r2
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4908      	ldr	r1, [pc, #32]	@ (8004100 <LL_DMA_EnableChannel+0x40>)
 80040e0:	683a      	ldr	r2, [r7, #0]
 80040e2:	440a      	add	r2, r1
 80040e4:	7812      	ldrb	r2, [r2, #0]
 80040e6:	4611      	mov	r1, r2
 80040e8:	68fa      	ldr	r2, [r7, #12]
 80040ea:	440a      	add	r2, r1
 80040ec:	f043 0301 	orr.w	r3, r3, #1
 80040f0:	6013      	str	r3, [r2, #0]
}
 80040f2:	bf00      	nop
 80040f4:	3714      	adds	r7, #20
 80040f6:	46bd      	mov	sp, r7
 80040f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	080221b4 	.word	0x080221b4

08004104 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8004104:	b480      	push	{r7}
 8004106:	b085      	sub	sp, #20
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8004112:	4a0c      	ldr	r2, [pc, #48]	@ (8004144 <LL_DMA_DisableChannel+0x40>)
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	4413      	add	r3, r2
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	461a      	mov	r2, r3
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	4413      	add	r3, r2
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4908      	ldr	r1, [pc, #32]	@ (8004144 <LL_DMA_DisableChannel+0x40>)
 8004124:	683a      	ldr	r2, [r7, #0]
 8004126:	440a      	add	r2, r1
 8004128:	7812      	ldrb	r2, [r2, #0]
 800412a:	4611      	mov	r1, r2
 800412c:	68fa      	ldr	r2, [r7, #12]
 800412e:	440a      	add	r2, r1
 8004130:	f023 0301 	bic.w	r3, r3, #1
 8004134:	6013      	str	r3, [r2, #0]
}
 8004136:	bf00      	nop
 8004138:	3714      	adds	r7, #20
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	080221b4 	.word	0x080221b4

08004148 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8004148:	b480      	push	{r7}
 800414a:	b087      	sub	sp, #28
 800414c:	af00      	add	r7, sp, #0
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	60b9      	str	r1, [r7, #8]
 8004152:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8004158:	4a0e      	ldr	r2, [pc, #56]	@ (8004194 <LL_DMA_SetDataTransferDirection+0x4c>)
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	4413      	add	r3, r2
 800415e:	781b      	ldrb	r3, [r3, #0]
 8004160:	461a      	mov	r2, r3
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	4413      	add	r3, r2
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800416c:	f023 0310 	bic.w	r3, r3, #16
 8004170:	4908      	ldr	r1, [pc, #32]	@ (8004194 <LL_DMA_SetDataTransferDirection+0x4c>)
 8004172:	68ba      	ldr	r2, [r7, #8]
 8004174:	440a      	add	r2, r1
 8004176:	7812      	ldrb	r2, [r2, #0]
 8004178:	4611      	mov	r1, r2
 800417a:	697a      	ldr	r2, [r7, #20]
 800417c:	440a      	add	r2, r1
 800417e:	4611      	mov	r1, r2
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	4313      	orrs	r3, r2
 8004184:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 8004186:	bf00      	nop
 8004188:	371c      	adds	r7, #28
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	080221b4 	.word	0x080221b4

08004198 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 8004198:	b480      	push	{r7}
 800419a:	b087      	sub	sp, #28
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 80041a8:	4a0d      	ldr	r2, [pc, #52]	@ (80041e0 <LL_DMA_SetMode+0x48>)
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	4413      	add	r3, r2
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	461a      	mov	r2, r3
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	4413      	add	r3, r2
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f023 0220 	bic.w	r2, r3, #32
 80041bc:	4908      	ldr	r1, [pc, #32]	@ (80041e0 <LL_DMA_SetMode+0x48>)
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	440b      	add	r3, r1
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	4619      	mov	r1, r3
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	440b      	add	r3, r1
 80041ca:	4619      	mov	r1, r3
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	600b      	str	r3, [r1, #0]
             Mode);
}
 80041d2:	bf00      	nop
 80041d4:	371c      	adds	r7, #28
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	080221b4 	.word	0x080221b4

080041e4 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b087      	sub	sp, #28
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	60b9      	str	r1, [r7, #8]
 80041ee:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 80041f4:	4a0d      	ldr	r2, [pc, #52]	@ (800422c <LL_DMA_SetPeriphIncMode+0x48>)
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	4413      	add	r3, r2
 80041fa:	781b      	ldrb	r3, [r3, #0]
 80041fc:	461a      	mov	r2, r3
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	4413      	add	r3, r2
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8004208:	4908      	ldr	r1, [pc, #32]	@ (800422c <LL_DMA_SetPeriphIncMode+0x48>)
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	440b      	add	r3, r1
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	4619      	mov	r1, r3
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	440b      	add	r3, r1
 8004216:	4619      	mov	r1, r3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4313      	orrs	r3, r2
 800421c:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 800421e:	bf00      	nop
 8004220:	371c      	adds	r7, #28
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop
 800422c:	080221b4 	.word	0x080221b4

08004230 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8004230:	b480      	push	{r7}
 8004232:	b087      	sub	sp, #28
 8004234:	af00      	add	r7, sp, #0
 8004236:	60f8      	str	r0, [r7, #12]
 8004238:	60b9      	str	r1, [r7, #8]
 800423a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8004240:	4a0d      	ldr	r2, [pc, #52]	@ (8004278 <LL_DMA_SetMemoryIncMode+0x48>)
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	4413      	add	r3, r2
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	461a      	mov	r2, r3
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	4413      	add	r3, r2
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004254:	4908      	ldr	r1, [pc, #32]	@ (8004278 <LL_DMA_SetMemoryIncMode+0x48>)
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	440b      	add	r3, r1
 800425a:	781b      	ldrb	r3, [r3, #0]
 800425c:	4619      	mov	r1, r3
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	440b      	add	r3, r1
 8004262:	4619      	mov	r1, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4313      	orrs	r3, r2
 8004268:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 800426a:	bf00      	nop
 800426c:	371c      	adds	r7, #28
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	080221b4 	.word	0x080221b4

0800427c <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 800427c:	b480      	push	{r7}
 800427e:	b087      	sub	sp, #28
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 800428c:	4a0d      	ldr	r2, [pc, #52]	@ (80042c4 <LL_DMA_SetPeriphSize+0x48>)
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	4413      	add	r3, r2
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	461a      	mov	r2, r3
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	4413      	add	r3, r2
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042a0:	4908      	ldr	r1, [pc, #32]	@ (80042c4 <LL_DMA_SetPeriphSize+0x48>)
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	440b      	add	r3, r1
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	4619      	mov	r1, r3
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	440b      	add	r3, r1
 80042ae:	4619      	mov	r1, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 80042b6:	bf00      	nop
 80042b8:	371c      	adds	r7, #28
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	080221b4 	.word	0x080221b4

080042c8 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b087      	sub	sp, #28
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	60f8      	str	r0, [r7, #12]
 80042d0:	60b9      	str	r1, [r7, #8]
 80042d2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 80042d8:	4a0d      	ldr	r2, [pc, #52]	@ (8004310 <LL_DMA_SetMemorySize+0x48>)
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	4413      	add	r3, r2
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	461a      	mov	r2, r3
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	4413      	add	r3, r2
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80042ec:	4908      	ldr	r1, [pc, #32]	@ (8004310 <LL_DMA_SetMemorySize+0x48>)
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	440b      	add	r3, r1
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	4619      	mov	r1, r3
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	440b      	add	r3, r1
 80042fa:	4619      	mov	r1, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	4313      	orrs	r3, r2
 8004300:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 8004302:	bf00      	nop
 8004304:	371c      	adds	r7, #28
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	080221b4 	.word	0x080221b4

08004314 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8004314:	b480      	push	{r7}
 8004316:	b087      	sub	sp, #28
 8004318:	af00      	add	r7, sp, #0
 800431a:	60f8      	str	r0, [r7, #12]
 800431c:	60b9      	str	r1, [r7, #8]
 800431e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8004324:	4a0d      	ldr	r2, [pc, #52]	@ (800435c <LL_DMA_SetChannelPriorityLevel+0x48>)
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	4413      	add	r3, r2
 800432a:	781b      	ldrb	r3, [r3, #0]
 800432c:	461a      	mov	r2, r3
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	4413      	add	r3, r2
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004338:	4908      	ldr	r1, [pc, #32]	@ (800435c <LL_DMA_SetChannelPriorityLevel+0x48>)
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	440b      	add	r3, r1
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	4619      	mov	r1, r3
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	440b      	add	r3, r1
 8004346:	4619      	mov	r1, r3
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	4313      	orrs	r3, r2
 800434c:	600b      	str	r3, [r1, #0]
             Priority);
}
 800434e:	bf00      	nop
 8004350:	371c      	adds	r7, #28
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	080221b4 	.word	0x080221b4

08004360 <LL_DMA_SetDataLength>:
  *         (*) Not on all G4 devices
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 8004360:	b480      	push	{r7}
 8004362:	b087      	sub	sp, #28
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8004370:	4a0d      	ldr	r2, [pc, #52]	@ (80043a8 <LL_DMA_SetDataLength+0x48>)
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	4413      	add	r3, r2
 8004376:	781b      	ldrb	r3, [r3, #0]
 8004378:	461a      	mov	r2, r3
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	4413      	add	r3, r2
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	0c1b      	lsrs	r3, r3, #16
 8004382:	041b      	lsls	r3, r3, #16
 8004384:	4908      	ldr	r1, [pc, #32]	@ (80043a8 <LL_DMA_SetDataLength+0x48>)
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	440a      	add	r2, r1
 800438a:	7812      	ldrb	r2, [r2, #0]
 800438c:	4611      	mov	r1, r2
 800438e:	697a      	ldr	r2, [r7, #20]
 8004390:	440a      	add	r2, r1
 8004392:	4611      	mov	r1, r2
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	4313      	orrs	r3, r2
 8004398:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 800439a:	bf00      	nop
 800439c:	371c      	adds	r7, #28
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
 80043a6:	bf00      	nop
 80043a8:	080221b4 	.word	0x080221b4

080043ac <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
                                            uint32_t DstAddress, uint32_t Direction)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b087      	sub	sp, #28
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	60b9      	str	r1, [r7, #8]
 80043b6:	607a      	str	r2, [r7, #4]
 80043b8:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	617b      	str	r3, [r7, #20]

  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 80043be:	6a3b      	ldr	r3, [r7, #32]
 80043c0:	2b10      	cmp	r3, #16
 80043c2:	d114      	bne.n	80043ee <LL_DMA_ConfigAddresses+0x42>
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, SrcAddress);
 80043c4:	4a17      	ldr	r2, [pc, #92]	@ (8004424 <LL_DMA_ConfigAddresses+0x78>)
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	4413      	add	r3, r2
 80043ca:	781b      	ldrb	r3, [r3, #0]
 80043cc:	461a      	mov	r2, r3
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	4413      	add	r3, r2
 80043d2:	461a      	mov	r2, r3
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, DstAddress);
 80043d8:	4a12      	ldr	r2, [pc, #72]	@ (8004424 <LL_DMA_ConfigAddresses+0x78>)
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	4413      	add	r3, r2
 80043de:	781b      	ldrb	r3, [r3, #0]
 80043e0:	461a      	mov	r2, r3
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	4413      	add	r3, r2
 80043e6:	461a      	mov	r2, r3
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
  }
}
 80043ec:	e013      	b.n	8004416 <LL_DMA_ConfigAddresses+0x6a>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
 80043ee:	4a0d      	ldr	r2, [pc, #52]	@ (8004424 <LL_DMA_ConfigAddresses+0x78>)
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	4413      	add	r3, r2
 80043f4:	781b      	ldrb	r3, [r3, #0]
 80043f6:	461a      	mov	r2, r3
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	4413      	add	r3, r2
 80043fc:	461a      	mov	r2, r3
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
 8004402:	4a08      	ldr	r2, [pc, #32]	@ (8004424 <LL_DMA_ConfigAddresses+0x78>)
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	4413      	add	r3, r2
 8004408:	781b      	ldrb	r3, [r3, #0]
 800440a:	461a      	mov	r2, r3
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	4413      	add	r3, r2
 8004410:	461a      	mov	r2, r3
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	60d3      	str	r3, [r2, #12]
}
 8004416:	bf00      	nop
 8004418:	371c      	adds	r7, #28
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	080221b4 	.word	0x080221b4

08004428 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 8004428:	b480      	push	{r7}
 800442a:	b087      	sub	sp, #28
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	0a9b      	lsrs	r3, r3, #10
 8004438:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800443c:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 8004440:	00db      	lsls	r3, r3, #3
 8004442:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8004444:	68ba      	ldr	r2, [r7, #8]
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	4413      	add	r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004450:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800445a:	68ba      	ldr	r2, [r7, #8]
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	4413      	add	r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004466:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	430a      	orrs	r2, r1
 800446e:	601a      	str	r2, [r3, #0]
}
 8004470:	bf00      	nop
 8004472:	371c      	adds	r7, #28
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr

0800447c <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800447c:	b480      	push	{r7}
 800447e:	b085      	sub	sp, #20
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 800448a:	4a0c      	ldr	r2, [pc, #48]	@ (80044bc <LL_DMA_EnableIT_TC+0x40>)
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	4413      	add	r3, r2
 8004490:	781b      	ldrb	r3, [r3, #0]
 8004492:	461a      	mov	r2, r3
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	4413      	add	r3, r2
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4908      	ldr	r1, [pc, #32]	@ (80044bc <LL_DMA_EnableIT_TC+0x40>)
 800449c:	683a      	ldr	r2, [r7, #0]
 800449e:	440a      	add	r2, r1
 80044a0:	7812      	ldrb	r2, [r2, #0]
 80044a2:	4611      	mov	r1, r2
 80044a4:	68fa      	ldr	r2, [r7, #12]
 80044a6:	440a      	add	r2, r1
 80044a8:	f043 0302 	orr.w	r3, r3, #2
 80044ac:	6013      	str	r3, [r2, #0]
}
 80044ae:	bf00      	nop
 80044b0:	3714      	adds	r7, #20
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	080221b4 	.word	0x080221b4

080044c0 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b085      	sub	sp, #20
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TEIE);
 80044ce:	4a0c      	ldr	r2, [pc, #48]	@ (8004500 <LL_DMA_EnableIT_TE+0x40>)
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	4413      	add	r3, r2
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	461a      	mov	r2, r3
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	4413      	add	r3, r2
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4908      	ldr	r1, [pc, #32]	@ (8004500 <LL_DMA_EnableIT_TE+0x40>)
 80044e0:	683a      	ldr	r2, [r7, #0]
 80044e2:	440a      	add	r2, r1
 80044e4:	7812      	ldrb	r2, [r2, #0]
 80044e6:	4611      	mov	r1, r2
 80044e8:	68fa      	ldr	r2, [r7, #12]
 80044ea:	440a      	add	r2, r1
 80044ec:	f043 0308 	orr.w	r3, r3, #8
 80044f0:	6013      	str	r3, [r2, #0]
}
 80044f2:	bf00      	nop
 80044f4:	3714      	adds	r7, #20
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr
 80044fe:	bf00      	nop
 8004500:	080221b4 	.word	0x080221b4

08004504 <LL_AHB2_GRP1_EnableClock>:
{
 8004504:	b480      	push	{r7}
 8004506:	b085      	sub	sp, #20
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800450c:	4b08      	ldr	r3, [pc, #32]	@ (8004530 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800450e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004510:	4907      	ldr	r1, [pc, #28]	@ (8004530 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	4313      	orrs	r3, r2
 8004516:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004518:	4b05      	ldr	r3, [pc, #20]	@ (8004530 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800451a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4013      	ands	r3, r2
 8004520:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004522:	68fb      	ldr	r3, [r7, #12]
}
 8004524:	bf00      	nop
 8004526:	3714      	adds	r7, #20
 8004528:	46bd      	mov	sp, r7
 800452a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452e:	4770      	bx	lr
 8004530:	40021000 	.word	0x40021000

08004534 <LL_APB1_GRP1_EnableClock>:
{
 8004534:	b480      	push	{r7}
 8004536:	b085      	sub	sp, #20
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800453c:	4b08      	ldr	r3, [pc, #32]	@ (8004560 <LL_APB1_GRP1_EnableClock+0x2c>)
 800453e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004540:	4907      	ldr	r1, [pc, #28]	@ (8004560 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	4313      	orrs	r3, r2
 8004546:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004548:	4b05      	ldr	r3, [pc, #20]	@ (8004560 <LL_APB1_GRP1_EnableClock+0x2c>)
 800454a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	4013      	ands	r3, r2
 8004550:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004552:	68fb      	ldr	r3, [r7, #12]
}
 8004554:	bf00      	nop
 8004556:	3714      	adds	r7, #20
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr
 8004560:	40021000 	.word	0x40021000

08004564 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	601a      	str	r2, [r3, #0]
}
 8004578:	bf00      	nop
 800457a:	370c      	adds	r7, #12
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004594:	2b40      	cmp	r3, #64	@ 0x40
 8004596:	d101      	bne.n	800459c <LL_SPI_IsEnabled+0x18>
 8004598:	2301      	movs	r3, #1
 800459a:	e000      	b.n	800459e <LL_SPI_IsEnabled+0x1a>
 800459c:	2300      	movs	r3, #0
}
 800459e:	4618      	mov	r0, r3
 80045a0:	370c      	adds	r7, #12
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr

080045aa <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 80045aa:	b480      	push	{r7}
 80045ac:	b083      	sub	sp, #12
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
 80045b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f023 0210 	bic.w	r2, r3, #16
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	431a      	orrs	r2, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	605a      	str	r2, [r3, #4]
}
 80045c4:	bf00      	nop
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <LL_SPI_SetRxFIFOThreshold>:
  *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
  *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	431a      	orrs	r2, r3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	605a      	str	r2, [r3, #4]
}
 80045ea:	bf00      	nop
 80045ec:	370c      	adds	r7, #12
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr

080045f6 <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 80045f6:	b480      	push	{r7}
 80045f8:	b083      	sub	sp, #12
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	685b      	ldr	r3, [r3, #4]
 8004602:	f023 0208 	bic.w	r2, r3, #8
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	605a      	str	r2, [r3, #4]
}
 800460a:	bf00      	nop
 800460c:	370c      	adds	r7, #12
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr

08004616 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8004616:	b480      	push	{r7}
 8004618:	b083      	sub	sp, #12
 800461a:	af00      	add	r7, sp, #0
 800461c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	2b01      	cmp	r3, #1
 8004628:	d101      	bne.n	800462e <LL_SPI_IsActiveFlag_RXNE+0x18>
 800462a:	2301      	movs	r3, #1
 800462c:	e000      	b.n	8004630 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800462e:	2300      	movs	r3, #0
}
 8004630:	4618      	mov	r0, r3
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr

0800463c <LL_SPI_EnableDMAReq_RX>:
  * @rmtoll CR2          RXDMAEN       LL_SPI_EnableDMAReq_RX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_RX(SPI_TypeDef *SPIx)
{
 800463c:	b480      	push	{r7}
 800463e:	b083      	sub	sp, #12
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	f043 0201 	orr.w	r2, r3, #1
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	605a      	str	r2, [r3, #4]
}
 8004650:	bf00      	nop
 8004652:	370c      	adds	r7, #12
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr

0800465c <LL_SPI_EnableDMAReq_TX>:
  * @rmtoll CR2          TXDMAEN       LL_SPI_EnableDMAReq_TX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx)
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f043 0202 	orr.w	r2, r3, #2
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	605a      	str	r2, [r3, #4]
}
 8004670:	bf00      	nop
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <LL_SPI_DMA_GetRegAddr>:
  * @rmtoll DR           DR            LL_SPI_DMA_GetRegAddr
  * @param  SPIx SPI Instance
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  return (uint32_t) &(SPIx->DR);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	330c      	adds	r3, #12
}
 8004688:	4618      	mov	r0, r3
 800468a:	370c      	adds	r7, #12
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	330c      	adds	r3, #12
 80046a0:	781b      	ldrb	r3, [r3, #0]
 80046a2:	b2db      	uxtb	r3, r3
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	370c      	adds	r7, #12
 80046a8:	46bd      	mov	sp, r7
 80046aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ae:	4770      	bx	lr

080046b0 <LL_GPIO_SetOutputPin>:
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
 80046b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	683a      	ldr	r2, [r7, #0]
 80046be:	619a      	str	r2, [r3, #24]
}
 80046c0:	bf00      	nop
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <LL_GPIO_ResetOutputPin>:
{
 80046cc:	b480      	push	{r7}
 80046ce:	b083      	sub	sp, #12
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	683a      	ldr	r2, [r7, #0]
 80046da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80046dc:	bf00      	nop
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <MX_SPI2_Init>:

/* USER CODE END 0 */

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b090      	sub	sp, #64	@ 0x40
 80046ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80046ee:	f107 0318 	add.w	r3, r7, #24
 80046f2:	2228      	movs	r2, #40	@ 0x28
 80046f4:	2100      	movs	r1, #0
 80046f6:	4618      	mov	r0, r3
 80046f8:	f019 fcf4 	bl	801e0e4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046fc:	463b      	mov	r3, r7
 80046fe:	2200      	movs	r2, #0
 8004700:	601a      	str	r2, [r3, #0]
 8004702:	605a      	str	r2, [r3, #4]
 8004704:	609a      	str	r2, [r3, #8]
 8004706:	60da      	str	r2, [r3, #12]
 8004708:	611a      	str	r2, [r3, #16]
 800470a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 800470c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8004710:	f7ff ff10 	bl	8004534 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004714:	2002      	movs	r0, #2
 8004716:	f7ff fef5 	bl	8004504 <LL_AHB2_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 800471a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800471e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004720:	2302      	movs	r3, #2
 8004722:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004724:	2300      	movs	r3, #0
 8004726:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004728:	2300      	movs	r3, #0
 800472a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800472c:	2300      	movs	r3, #0
 800472e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8004730:	2305      	movs	r3, #5
 8004732:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004734:	463b      	mov	r3, r7
 8004736:	4619      	mov	r1, r3
 8004738:	484f      	ldr	r0, [pc, #316]	@ (8004878 <MX_SPI2_Init+0x190>)
 800473a:	f015 ffb2 	bl	801a6a2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 800473e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004742:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004744:	2302      	movs	r3, #2
 8004746:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004748:	2300      	movs	r3, #0
 800474a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800474c:	2300      	movs	r3, #0
 800474e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004750:	2300      	movs	r3, #0
 8004752:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8004754:	2305      	movs	r3, #5
 8004756:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004758:	463b      	mov	r3, r7
 800475a:	4619      	mov	r1, r3
 800475c:	4846      	ldr	r0, [pc, #280]	@ (8004878 <MX_SPI2_Init+0x190>)
 800475e:	f015 ffa0 	bl	801a6a2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8004762:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004766:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004768:	2302      	movs	r3, #2
 800476a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800476c:	2300      	movs	r3, #0
 800476e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004770:	2300      	movs	r3, #0
 8004772:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004774:	2300      	movs	r3, #0
 8004776:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8004778:	2305      	movs	r3, #5
 800477a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800477c:	463b      	mov	r3, r7
 800477e:	4619      	mov	r1, r3
 8004780:	483d      	ldr	r0, [pc, #244]	@ (8004878 <MX_SPI2_Init+0x190>)
 8004782:	f015 ff8e 	bl	801a6a2 <LL_GPIO_Init>

  /* SPI2 DMA Init */

  /* SPI2_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_3, LL_DMAMUX_REQ_SPI2_RX);
 8004786:	220c      	movs	r2, #12
 8004788:	2102      	movs	r1, #2
 800478a:	483c      	ldr	r0, [pc, #240]	@ (800487c <MX_SPI2_Init+0x194>)
 800478c:	f7ff fe4c 	bl	8004428 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8004790:	2200      	movs	r2, #0
 8004792:	2102      	movs	r1, #2
 8004794:	4839      	ldr	r0, [pc, #228]	@ (800487c <MX_SPI2_Init+0x194>)
 8004796:	f7ff fcd7 	bl	8004148 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_LOW);
 800479a:	2200      	movs	r2, #0
 800479c:	2102      	movs	r1, #2
 800479e:	4837      	ldr	r0, [pc, #220]	@ (800487c <MX_SPI2_Init+0x194>)
 80047a0:	f7ff fdb8 	bl	8004314 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_NORMAL);
 80047a4:	2200      	movs	r2, #0
 80047a6:	2102      	movs	r1, #2
 80047a8:	4834      	ldr	r0, [pc, #208]	@ (800487c <MX_SPI2_Init+0x194>)
 80047aa:	f7ff fcf5 	bl	8004198 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 80047ae:	2200      	movs	r2, #0
 80047b0:	2102      	movs	r1, #2
 80047b2:	4832      	ldr	r0, [pc, #200]	@ (800487c <MX_SPI2_Init+0x194>)
 80047b4:	f7ff fd16 	bl	80041e4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 80047b8:	2280      	movs	r2, #128	@ 0x80
 80047ba:	2102      	movs	r1, #2
 80047bc:	482f      	ldr	r0, [pc, #188]	@ (800487c <MX_SPI2_Init+0x194>)
 80047be:	f7ff fd37 	bl	8004230 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_BYTE);
 80047c2:	2200      	movs	r2, #0
 80047c4:	2102      	movs	r1, #2
 80047c6:	482d      	ldr	r0, [pc, #180]	@ (800487c <MX_SPI2_Init+0x194>)
 80047c8:	f7ff fd58 	bl	800427c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_BYTE);
 80047cc:	2200      	movs	r2, #0
 80047ce:	2102      	movs	r1, #2
 80047d0:	482a      	ldr	r0, [pc, #168]	@ (800487c <MX_SPI2_Init+0x194>)
 80047d2:	f7ff fd79 	bl	80042c8 <LL_DMA_SetMemorySize>

  /* SPI2_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_4, LL_DMAMUX_REQ_SPI2_TX);
 80047d6:	220d      	movs	r2, #13
 80047d8:	2103      	movs	r1, #3
 80047da:	4828      	ldr	r0, [pc, #160]	@ (800487c <MX_SPI2_Init+0x194>)
 80047dc:	f7ff fe24 	bl	8004428 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80047e0:	2210      	movs	r2, #16
 80047e2:	2103      	movs	r1, #3
 80047e4:	4825      	ldr	r0, [pc, #148]	@ (800487c <MX_SPI2_Init+0x194>)
 80047e6:	f7ff fcaf 	bl	8004148 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PRIORITY_LOW);
 80047ea:	2200      	movs	r2, #0
 80047ec:	2103      	movs	r1, #3
 80047ee:	4823      	ldr	r0, [pc, #140]	@ (800487c <MX_SPI2_Init+0x194>)
 80047f0:	f7ff fd90 	bl	8004314 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MODE_NORMAL);
 80047f4:	2200      	movs	r2, #0
 80047f6:	2103      	movs	r1, #3
 80047f8:	4820      	ldr	r0, [pc, #128]	@ (800487c <MX_SPI2_Init+0x194>)
 80047fa:	f7ff fccd 	bl	8004198 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PERIPH_NOINCREMENT);
 80047fe:	2200      	movs	r2, #0
 8004800:	2103      	movs	r1, #3
 8004802:	481e      	ldr	r0, [pc, #120]	@ (800487c <MX_SPI2_Init+0x194>)
 8004804:	f7ff fcee 	bl	80041e4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MEMORY_INCREMENT);
 8004808:	2280      	movs	r2, #128	@ 0x80
 800480a:	2103      	movs	r1, #3
 800480c:	481b      	ldr	r0, [pc, #108]	@ (800487c <MX_SPI2_Init+0x194>)
 800480e:	f7ff fd0f 	bl	8004230 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PDATAALIGN_BYTE);
 8004812:	2200      	movs	r2, #0
 8004814:	2103      	movs	r1, #3
 8004816:	4819      	ldr	r0, [pc, #100]	@ (800487c <MX_SPI2_Init+0x194>)
 8004818:	f7ff fd30 	bl	800427c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MDATAALIGN_BYTE);
 800481c:	2200      	movs	r2, #0
 800481e:	2103      	movs	r1, #3
 8004820:	4816      	ldr	r0, [pc, #88]	@ (800487c <MX_SPI2_Init+0x194>)
 8004822:	f7ff fd51 	bl	80042c8 <LL_DMA_SetMemorySize>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8004826:	2300      	movs	r3, #0
 8004828:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800482a:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800482e:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8004830:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8004834:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8004836:	2302      	movs	r3, #2
 8004838:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800483a:	2301      	movs	r3, #1
 800483c:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800483e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004842:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV32;
 8004844:	2320      	movs	r3, #32
 8004846:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8004848:	2300      	movs	r3, #0
 800484a:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800484c:	2300      	movs	r3, #0
 800484e:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 7;
 8004850:	2307      	movs	r3, #7
 8004852:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8004854:	f107 0318 	add.w	r3, r7, #24
 8004858:	4619      	mov	r1, r3
 800485a:	4809      	ldr	r0, [pc, #36]	@ (8004880 <MX_SPI2_Init+0x198>)
 800485c:	f016 fa6e 	bl	801ad3c <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8004860:	2100      	movs	r1, #0
 8004862:	4807      	ldr	r0, [pc, #28]	@ (8004880 <MX_SPI2_Init+0x198>)
 8004864:	f7ff fea1 	bl	80045aa <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI2);
 8004868:	4805      	ldr	r0, [pc, #20]	@ (8004880 <MX_SPI2_Init+0x198>)
 800486a:	f7ff fec4 	bl	80045f6 <LL_SPI_DisableNSSPulseMgt>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800486e:	bf00      	nop
 8004870:	3740      	adds	r7, #64	@ 0x40
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	48000400 	.word	0x48000400
 800487c:	40020000 	.word	0x40020000
 8004880:	40003800 	.word	0x40003800

08004884 <DMA1_Channel3_Init>:
/* USER CODE BEGIN 1 */
//uint8_t rx_flag = 0;
//uint8_t tx_flag = 0;

void DMA1_Channel3_Init(void)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_3);
 8004888:	2102      	movs	r1, #2
 800488a:	4806      	ldr	r0, [pc, #24]	@ (80048a4 <DMA1_Channel3_Init+0x20>)
 800488c:	f7ff fdf6 	bl	800447c <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_3);
 8004890:	2102      	movs	r1, #2
 8004892:	4804      	ldr	r0, [pc, #16]	@ (80048a4 <DMA1_Channel3_Init+0x20>)
 8004894:	f7ff fe14 	bl	80044c0 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_3);
 8004898:	2102      	movs	r1, #2
 800489a:	4802      	ldr	r0, [pc, #8]	@ (80048a4 <DMA1_Channel3_Init+0x20>)
 800489c:	f7ff fc32 	bl	8004104 <LL_DMA_DisableChannel>
}
 80048a0:	bf00      	nop
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	40020000 	.word	0x40020000

080048a8 <DMA1_Channel4_Init>:

void DMA1_Channel4_Init(void)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_4);
 80048ac:	2103      	movs	r1, #3
 80048ae:	4806      	ldr	r0, [pc, #24]	@ (80048c8 <DMA1_Channel4_Init+0x20>)
 80048b0:	f7ff fde4 	bl	800447c <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_4);
 80048b4:	2103      	movs	r1, #3
 80048b6:	4804      	ldr	r0, [pc, #16]	@ (80048c8 <DMA1_Channel4_Init+0x20>)
 80048b8:	f7ff fe02 	bl	80044c0 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_4);
 80048bc:	2103      	movs	r1, #3
 80048be:	4802      	ldr	r0, [pc, #8]	@ (80048c8 <DMA1_Channel4_Init+0x20>)
 80048c0:	f7ff fc20 	bl	8004104 <LL_DMA_DisableChannel>
}
 80048c4:	bf00      	nop
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	40020000 	.word	0x40020000

080048cc <SPI2_Start>:

uint8_t SPI2ReciveData[SPI2_DATA_BUFFR_SIZE];
uint8_t SPI2TransmitData[SPI2_DATA_BUFFR_SIZE];

void SPI2_Start(void)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	af00      	add	r7, sp, #0
	LL_SPI_SetRxFIFOThreshold(SPI2, LL_SPI_RX_FIFO_TH_QUARTER);
 80048d0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80048d4:	4808      	ldr	r0, [pc, #32]	@ (80048f8 <SPI2_Start+0x2c>)
 80048d6:	f7ff fe7b 	bl	80045d0 <LL_SPI_SetRxFIFOThreshold>
	DMA1_Channel3_Init();
 80048da:	f7ff ffd3 	bl	8004884 <DMA1_Channel3_Init>
	DMA1_Channel4_Init();
 80048de:	f7ff ffe3 	bl	80048a8 <DMA1_Channel4_Init>
	LL_SPI_EnableDMAReq_RX(SPI2);
 80048e2:	4805      	ldr	r0, [pc, #20]	@ (80048f8 <SPI2_Start+0x2c>)
 80048e4:	f7ff feaa 	bl	800463c <LL_SPI_EnableDMAReq_RX>
	LL_SPI_EnableDMAReq_TX(SPI2);
 80048e8:	4803      	ldr	r0, [pc, #12]	@ (80048f8 <SPI2_Start+0x2c>)
 80048ea:	f7ff feb7 	bl	800465c <LL_SPI_EnableDMAReq_TX>

	LL_SPI_Enable(SPI2);
 80048ee:	4802      	ldr	r0, [pc, #8]	@ (80048f8 <SPI2_Start+0x2c>)
 80048f0:	f7ff fe38 	bl	8004564 <LL_SPI_Enable>
}
 80048f4:	bf00      	nop
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	40003800 	.word	0x40003800

080048fc <SPI2_DMA_Communication>:

void SPI2_DMA_Communication(uint8_t length)
{
 80048fc:	b590      	push	{r4, r7, lr}
 80048fe:	b085      	sub	sp, #20
 8004900:	af02      	add	r7, sp, #8
 8004902:	4603      	mov	r3, r0
 8004904:	71fb      	strb	r3, [r7, #7]
  LL_GPIO_ResetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8004906:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800490a:	4822      	ldr	r0, [pc, #136]	@ (8004994 <SPI2_DMA_Communication+0x98>)
 800490c:	f7ff fede 	bl	80046cc <LL_GPIO_ResetOutputPin>

	if( LL_SPI_IsActiveFlag_RXNE(SPI2) == SET)LL_SPI_ReceiveData8(SPI2);
 8004910:	4821      	ldr	r0, [pc, #132]	@ (8004998 <SPI2_DMA_Communication+0x9c>)
 8004912:	f7ff fe80 	bl	8004616 <LL_SPI_IsActiveFlag_RXNE>
 8004916:	4603      	mov	r3, r0
 8004918:	2b01      	cmp	r3, #1
 800491a:	d102      	bne.n	8004922 <SPI2_DMA_Communication+0x26>
 800491c:	481e      	ldr	r0, [pc, #120]	@ (8004998 <SPI2_DMA_Communication+0x9c>)
 800491e:	f7ff feb9 	bl	8004694 <LL_SPI_ReceiveData8>
	if( LL_SPI_IsEnabled(SPI2) == RESET) LL_SPI_Enable(SPI2);
 8004922:	481d      	ldr	r0, [pc, #116]	@ (8004998 <SPI2_DMA_Communication+0x9c>)
 8004924:	f7ff fe2e 	bl	8004584 <LL_SPI_IsEnabled>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d102      	bne.n	8004934 <SPI2_DMA_Communication+0x38>
 800492e:	481a      	ldr	r0, [pc, #104]	@ (8004998 <SPI2_DMA_Communication+0x9c>)
 8004930:	f7ff fe18 	bl	8004564 <LL_SPI_Enable>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_4,(uint32_t)SPI2TransmitData,
 8004934:	4c19      	ldr	r4, [pc, #100]	@ (800499c <SPI2_DMA_Communication+0xa0>)
 8004936:	4818      	ldr	r0, [pc, #96]	@ (8004998 <SPI2_DMA_Communication+0x9c>)
 8004938:	f7ff fea0 	bl	800467c <LL_SPI_DMA_GetRegAddr>
 800493c:	4603      	mov	r3, r0
 800493e:	2210      	movs	r2, #16
 8004940:	9200      	str	r2, [sp, #0]
 8004942:	4622      	mov	r2, r4
 8004944:	2103      	movs	r1, #3
 8004946:	4816      	ldr	r0, [pc, #88]	@ (80049a0 <SPI2_DMA_Communication+0xa4>)
 8004948:	f7ff fd30 	bl	80043ac <LL_DMA_ConfigAddresses>
							LL_SPI_DMA_GetRegAddr(SPI2),LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_4,length);
 800494c:	79fb      	ldrb	r3, [r7, #7]
 800494e:	461a      	mov	r2, r3
 8004950:	2103      	movs	r1, #3
 8004952:	4813      	ldr	r0, [pc, #76]	@ (80049a0 <SPI2_DMA_Communication+0xa4>)
 8004954:	f7ff fd04 	bl	8004360 <LL_DMA_SetDataLength>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_3,LL_SPI_DMA_GetRegAddr(SPI2),
 8004958:	480f      	ldr	r0, [pc, #60]	@ (8004998 <SPI2_DMA_Communication+0x9c>)
 800495a:	f7ff fe8f 	bl	800467c <LL_SPI_DMA_GetRegAddr>
 800495e:	4602      	mov	r2, r0
 8004960:	4910      	ldr	r1, [pc, #64]	@ (80049a4 <SPI2_DMA_Communication+0xa8>)
 8004962:	2300      	movs	r3, #0
 8004964:	9300      	str	r3, [sp, #0]
 8004966:	460b      	mov	r3, r1
 8004968:	2102      	movs	r1, #2
 800496a:	480d      	ldr	r0, [pc, #52]	@ (80049a0 <SPI2_DMA_Communication+0xa4>)
 800496c:	f7ff fd1e 	bl	80043ac <LL_DMA_ConfigAddresses>
							(uint32_t)SPI2ReciveData,LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_3,length);
 8004970:	79fb      	ldrb	r3, [r7, #7]
 8004972:	461a      	mov	r2, r3
 8004974:	2102      	movs	r1, #2
 8004976:	480a      	ldr	r0, [pc, #40]	@ (80049a0 <SPI2_DMA_Communication+0xa4>)
 8004978:	f7ff fcf2 	bl	8004360 <LL_DMA_SetDataLength>

	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_4);
 800497c:	2103      	movs	r1, #3
 800497e:	4808      	ldr	r0, [pc, #32]	@ (80049a0 <SPI2_DMA_Communication+0xa4>)
 8004980:	f7ff fb9e 	bl	80040c0 <LL_DMA_EnableChannel>
	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_3);
 8004984:	2102      	movs	r1, #2
 8004986:	4806      	ldr	r0, [pc, #24]	@ (80049a0 <SPI2_DMA_Communication+0xa4>)
 8004988:	f7ff fb9a 	bl	80040c0 <LL_DMA_EnableChannel>
	while(rx_flag != 1);
	rx_flag = 0;
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
	LL_GPIO_SetOutputPin(GPIOx,CS_Pin);
*/
}
 800498c:	bf00      	nop
 800498e:	370c      	adds	r7, #12
 8004990:	46bd      	mov	sp, r7
 8004992:	bd90      	pop	{r4, r7, pc}
 8004994:	48000400 	.word	0x48000400
 8004998:	40003800 	.word	0x40003800
 800499c:	2000033c 	.word	0x2000033c
 80049a0:	40020000 	.word	0x40020000
 80049a4:	20000338 	.word	0x20000338

080049a8 <SPI2_DMA1_ReceiveComplete_Callback>:

void SPI2_DMA1_ReceiveComplete_Callback(void)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_3);
 80049ac:	2102      	movs	r1, #2
 80049ae:	4805      	ldr	r0, [pc, #20]	@ (80049c4 <SPI2_DMA1_ReceiveComplete_Callback+0x1c>)
 80049b0:	f7ff fba8 	bl	8004104 <LL_DMA_DisableChannel>
	LL_GPIO_SetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 80049b4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80049b8:	4803      	ldr	r0, [pc, #12]	@ (80049c8 <SPI2_DMA1_ReceiveComplete_Callback+0x20>)
 80049ba:	f7ff fe79 	bl	80046b0 <LL_GPIO_SetOutputPin>
//	rx_flag = 1;
}
 80049be:	bf00      	nop
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	40020000 	.word	0x40020000
 80049c8:	48000400 	.word	0x48000400

080049cc <SPI2_DMA1_TransmitComplete_Callback>:

void SPI2_DMA1_TransmitComplete_Callback(void)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_4);
 80049d0:	2103      	movs	r1, #3
 80049d2:	4802      	ldr	r0, [pc, #8]	@ (80049dc <SPI2_DMA1_TransmitComplete_Callback+0x10>)
 80049d4:	f7ff fb96 	bl	8004104 <LL_DMA_DisableChannel>
//	tx_flag = 1;
}
 80049d8:	bf00      	nop
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	40020000 	.word	0x40020000

080049e0 <Get_SPI2ReciveData>:

uint8_t Get_SPI2ReciveData(uint8_t num){
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	4603      	mov	r3, r0
 80049e8:	71fb      	strb	r3, [r7, #7]
	return SPI2ReciveData[num];
 80049ea:	79fb      	ldrb	r3, [r7, #7]
 80049ec:	4a03      	ldr	r2, [pc, #12]	@ (80049fc <Get_SPI2ReciveData+0x1c>)
 80049ee:	5cd3      	ldrb	r3, [r2, r3]
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr
 80049fc:	20000338 	.word	0x20000338

08004a00 <SetSPI2TransmitData>:

void SetSPI2TransmitData(uint8_t num, uint8_t data){
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	4603      	mov	r3, r0
 8004a08:	460a      	mov	r2, r1
 8004a0a:	71fb      	strb	r3, [r7, #7]
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	71bb      	strb	r3, [r7, #6]
	SPI2TransmitData[num] = data;
 8004a10:	79fb      	ldrb	r3, [r7, #7]
 8004a12:	4904      	ldr	r1, [pc, #16]	@ (8004a24 <SetSPI2TransmitData+0x24>)
 8004a14:	79ba      	ldrb	r2, [r7, #6]
 8004a16:	54ca      	strb	r2, [r1, r3]
}
 8004a18:	bf00      	nop
 8004a1a:	370c      	adds	r7, #12
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr
 8004a24:	2000033c 	.word	0x2000033c

08004a28 <LL_DMA_IsActiveFlag_TC3>:
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a3c:	d101      	bne.n	8004a42 <LL_DMA_IsActiveFlag_TC3+0x1a>
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e000      	b.n	8004a44 <LL_DMA_IsActiveFlag_TC3+0x1c>
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	370c      	adds	r7, #12
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr

08004a50 <LL_DMA_IsActiveFlag_TC4>:
{
 8004a50:	b480      	push	{r7}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a64:	d101      	bne.n	8004a6a <LL_DMA_IsActiveFlag_TC4+0x1a>
 8004a66:	2301      	movs	r3, #1
 8004a68:	e000      	b.n	8004a6c <LL_DMA_IsActiveFlag_TC4+0x1c>
 8004a6a:	2300      	movs	r3, #0
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <LL_DMA_ClearFlag_GI3>:
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a86:	605a      	str	r2, [r3, #4]
}
 8004a88:	bf00      	nop
 8004a8a:	370c      	adds	r7, #12
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr

08004a94 <LL_DMA_ClearFlag_GI4>:
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004aa2:	605a      	str	r2, [r3, #4]
}
 8004aa4:	bf00      	nop
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f06f 0201 	mvn.w	r2, #1
 8004abe:	611a      	str	r2, [r3, #16]
}
 8004ac0:	bf00      	nop
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(const TIM_TypeDef *TIMx)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b083      	sub	sp, #12
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	691b      	ldr	r3, [r3, #16]
 8004ad8:	f003 0301 	and.w	r3, r3, #1
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d101      	bne.n	8004ae4 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e000      	b.n	8004ae6 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8004ae4:	2300      	movs	r3, #0
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	370c      	adds	r7, #12
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr

08004af2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004af2:	b480      	push	{r7}
 8004af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004af6:	bf00      	nop
 8004af8:	e7fd      	b.n	8004af6 <NMI_Handler+0x4>

08004afa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004afa:	b480      	push	{r7}
 8004afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004afe:	bf00      	nop
 8004b00:	e7fd      	b.n	8004afe <HardFault_Handler+0x4>

08004b02 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b02:	b480      	push	{r7}
 8004b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004b06:	bf00      	nop
 8004b08:	e7fd      	b.n	8004b06 <MemManage_Handler+0x4>

08004b0a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b0a:	b480      	push	{r7}
 8004b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004b0e:	bf00      	nop
 8004b10:	e7fd      	b.n	8004b0e <BusFault_Handler+0x4>

08004b12 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b12:	b480      	push	{r7}
 8004b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004b16:	bf00      	nop
 8004b18:	e7fd      	b.n	8004b16 <UsageFault_Handler+0x4>

08004b1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004b1a:	b480      	push	{r7}
 8004b1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004b1e:	bf00      	nop
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr

08004b28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b2c:	bf00      	nop
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr

08004b36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004b36:	b480      	push	{r7}
 8004b38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004b3a:	bf00      	nop
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004b44:	b480      	push	{r7}
 8004b46:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004b48:	bf00      	nop
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
	...

08004b54 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
  if(LL_DMA_IsActiveFlag_TC3(DMA1) == 1){
 8004b58:	4806      	ldr	r0, [pc, #24]	@ (8004b74 <DMA1_Channel3_IRQHandler+0x20>)
 8004b5a:	f7ff ff65 	bl	8004a28 <LL_DMA_IsActiveFlag_TC3>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d104      	bne.n	8004b6e <DMA1_Channel3_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI3(DMA1);
 8004b64:	4803      	ldr	r0, [pc, #12]	@ (8004b74 <DMA1_Channel3_IRQHandler+0x20>)
 8004b66:	f7ff ff87 	bl	8004a78 <LL_DMA_ClearFlag_GI3>
//    LL_DMA_ClearFlag_TC3(DMA1);
		SPI2_DMA1_ReceiveComplete_Callback();
 8004b6a:	f7ff ff1d 	bl	80049a8 <SPI2_DMA1_ReceiveComplete_Callback>
  /* USER CODE END DMA1_Channel3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8004b6e:	bf00      	nop
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	40020000 	.word	0x40020000

08004b78 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
  if(LL_DMA_IsActiveFlag_TC4(DMA1) == 1){
 8004b7c:	4806      	ldr	r0, [pc, #24]	@ (8004b98 <DMA1_Channel4_IRQHandler+0x20>)
 8004b7e:	f7ff ff67 	bl	8004a50 <LL_DMA_IsActiveFlag_TC4>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d104      	bne.n	8004b92 <DMA1_Channel4_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI4(DMA1);
 8004b88:	4803      	ldr	r0, [pc, #12]	@ (8004b98 <DMA1_Channel4_IRQHandler+0x20>)
 8004b8a:	f7ff ff83 	bl	8004a94 <LL_DMA_ClearFlag_GI4>
//    LL_DMA_ClearFlag_TC4(DMA1);
	  SPI2_DMA1_TransmitComplete_Callback();
 8004b8e:	f7ff ff1d 	bl	80049cc <SPI2_DMA1_TransmitComplete_Callback>
  /* USER CODE END DMA1_Channel4_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8004b92:	bf00      	nop
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	40020000 	.word	0x40020000

08004b9c <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */
  if ( LL_TIM_IsActiveFlag_UPDATE(TIM15)==1){
 8004ba0:	4807      	ldr	r0, [pc, #28]	@ (8004bc0 <TIM1_BRK_TIM15_IRQHandler+0x24>)
 8004ba2:	f7ff ff93 	bl	8004acc <LL_TIM_IsActiveFlag_UPDATE>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d106      	bne.n	8004bba <TIM1_BRK_TIM15_IRQHandler+0x1e>
		LL_TIM_ClearFlag_UPDATE(TIM15);
 8004bac:	4804      	ldr	r0, [pc, #16]	@ (8004bc0 <TIM1_BRK_TIM15_IRQHandler+0x24>)
 8004bae:	f7ff ff7f 	bl	8004ab0 <LL_TIM_ClearFlag_UPDATE>
    BAT_Pol();
 8004bb2:	f00d ff15 	bl	80129e0 <BAT_Pol>
	  log_interrupt ();
 8004bb6:	f005 f94b 	bl	8009e50 <log_interrupt>
  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8004bba:	bf00      	nop
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	40014000 	.word	0x40014000

08004bc4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
  if ( LL_TIM_IsActiveFlag_UPDATE(TIM4)==1){
 8004bc8:	4806      	ldr	r0, [pc, #24]	@ (8004be4 <TIM4_IRQHandler+0x20>)
 8004bca:	f7ff ff7f 	bl	8004acc <LL_TIM_IsActiveFlag_UPDATE>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d104      	bne.n	8004bde <TIM4_IRQHandler+0x1a>
		LL_TIM_ClearFlag_UPDATE(TIM4);
 8004bd4:	4803      	ldr	r0, [pc, #12]	@ (8004be4 <TIM4_IRQHandler+0x20>)
 8004bd6:	f7ff ff6b 	bl	8004ab0 <LL_TIM_ClearFlag_UPDATE>
    INTC_sys();
 8004bda:	f001 fc6d 	bl	80064b8 <INTC_sys>
	}
  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004bde:	bf00      	nop
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop
 8004be4:	40000800 	.word	0x40000800

08004be8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
  static uint8_t i = 0;
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM6)==1){
 8004bec:	4817      	ldr	r0, [pc, #92]	@ (8004c4c <TIM6_DAC_IRQHandler+0x64>)
 8004bee:	f7ff ff6d 	bl	8004acc <LL_TIM_IsActiveFlag_UPDATE>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d127      	bne.n	8004c48 <TIM6_DAC_IRQHandler+0x60>
		LL_TIM_ClearFlag_UPDATE(TIM6);
 8004bf8:	4814      	ldr	r0, [pc, #80]	@ (8004c4c <TIM6_DAC_IRQHandler+0x64>)
 8004bfa:	f7ff ff59 	bl	8004ab0 <LL_TIM_ClearFlag_UPDATE>
	
    switch(i){
 8004bfe:	4b14      	ldr	r3, [pc, #80]	@ (8004c50 <TIM6_DAC_IRQHandler+0x68>)
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	2b03      	cmp	r3, #3
 8004c04:	d813      	bhi.n	8004c2e <TIM6_DAC_IRQHandler+0x46>
 8004c06:	a201      	add	r2, pc, #4	@ (adr r2, 8004c0c <TIM6_DAC_IRQHandler+0x24>)
 8004c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c0c:	08004c2f 	.word	0x08004c2f
 8004c10:	08004c2f 	.word	0x08004c2f
 8004c14:	08004c1d 	.word	0x08004c1d
 8004c18:	08004c25 	.word	0x08004c25
      case 0:
        break;
      case 1:
        break;
      case 2:
        ICM_42688_GyroRead_DMA(0x26);
 8004c1c:	2026      	movs	r0, #38	@ 0x26
 8004c1e:	f004 feeb 	bl	80099f8 <ICM_42688_GyroRead_DMA>
        break;
 8004c22:	e004      	b.n	8004c2e <TIM6_DAC_IRQHandler+0x46>
      case 3:
        ICM_42688_GyroData();
 8004c24:	f004 fef6 	bl	8009a14 <ICM_42688_GyroData>
        GYRO_Pol();
 8004c28:	f004 ffa0 	bl	8009b6c <GYRO_Pol>
        break;
 8004c2c:	bf00      	nop
    }
    i = (i+1)%4;
 8004c2e:	4b08      	ldr	r3, [pc, #32]	@ (8004c50 <TIM6_DAC_IRQHandler+0x68>)
 8004c30:	781b      	ldrb	r3, [r3, #0]
 8004c32:	3301      	adds	r3, #1
 8004c34:	425a      	negs	r2, r3
 8004c36:	f003 0303 	and.w	r3, r3, #3
 8004c3a:	f002 0203 	and.w	r2, r2, #3
 8004c3e:	bf58      	it	pl
 8004c40:	4253      	negpl	r3, r2
 8004c42:	b2da      	uxtb	r2, r3
 8004c44:	4b02      	ldr	r3, [pc, #8]	@ (8004c50 <TIM6_DAC_IRQHandler+0x68>)
 8004c46:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM6_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004c48:	bf00      	nop
 8004c4a:	bd80      	pop	{r7, pc}
 8004c4c:	40001000 	.word	0x40001000
 8004c50:	2000033f 	.word	0x2000033f

08004c54 <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */
  static uint8_t i = 0;
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM7)==1){
 8004c58:	4819      	ldr	r0, [pc, #100]	@ (8004cc0 <TIM7_DAC_IRQHandler+0x6c>)
 8004c5a:	f7ff ff37 	bl	8004acc <LL_TIM_IsActiveFlag_UPDATE>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d12a      	bne.n	8004cba <TIM7_DAC_IRQHandler+0x66>
		LL_TIM_ClearFlag_UPDATE(TIM7);
 8004c64:	4816      	ldr	r0, [pc, #88]	@ (8004cc0 <TIM7_DAC_IRQHandler+0x6c>)
 8004c66:	f7ff ff23 	bl	8004ab0 <LL_TIM_ClearFlag_UPDATE>
	
    switch(i){
 8004c6a:	4b16      	ldr	r3, [pc, #88]	@ (8004cc4 <TIM7_DAC_IRQHandler+0x70>)
 8004c6c:	781b      	ldrb	r3, [r3, #0]
 8004c6e:	2b03      	cmp	r3, #3
 8004c70:	d816      	bhi.n	8004ca0 <TIM7_DAC_IRQHandler+0x4c>
 8004c72:	a201      	add	r2, pc, #4	@ (adr r2, 8004c78 <TIM7_DAC_IRQHandler+0x24>)
 8004c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c78:	08004c89 	.word	0x08004c89
 8004c7c:	08004c8f 	.word	0x08004c8f
 8004c80:	08004c95 	.word	0x08004c95
 8004c84:	08004c9b 	.word	0x08004c9b
      case 0:
        DIST_Pol_FL();
 8004c88:	f00e f99c 	bl	8012fc4 <DIST_Pol_FL>
        break;
 8004c8c:	e008      	b.n	8004ca0 <TIM7_DAC_IRQHandler+0x4c>
      case 1:
        DIST_Pol_SR();
 8004c8e:	f00e fa41 	bl	8013114 <DIST_Pol_SR>
        break;
 8004c92:	e005      	b.n	8004ca0 <TIM7_DAC_IRQHandler+0x4c>
      case 2:
        DIST_Pol_SL();
 8004c94:	f00e fa06 	bl	80130a4 <DIST_Pol_SL>
        break;
 8004c98:	e002      	b.n	8004ca0 <TIM7_DAC_IRQHandler+0x4c>
      case 3:
        DIST_Pol_FR();
 8004c9a:	f00e f9cb 	bl	8013034 <DIST_Pol_FR>
        break;
 8004c9e:	bf00      	nop
    }
    i = (i+1)%4;
 8004ca0:	4b08      	ldr	r3, [pc, #32]	@ (8004cc4 <TIM7_DAC_IRQHandler+0x70>)
 8004ca2:	781b      	ldrb	r3, [r3, #0]
 8004ca4:	3301      	adds	r3, #1
 8004ca6:	425a      	negs	r2, r3
 8004ca8:	f003 0303 	and.w	r3, r3, #3
 8004cac:	f002 0203 	and.w	r2, r2, #3
 8004cb0:	bf58      	it	pl
 8004cb2:	4253      	negpl	r3, r2
 8004cb4:	b2da      	uxtb	r2, r3
 8004cb6:	4b03      	ldr	r3, [pc, #12]	@ (8004cc4 <TIM7_DAC_IRQHandler+0x70>)
 8004cb8:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM7_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 8004cba:	bf00      	nop
 8004cbc:	bd80      	pop	{r7, pc}
 8004cbe:	bf00      	nop
 8004cc0:	40001400 	.word	0x40001400
 8004cc4:	20000340 	.word	0x20000340

08004cc8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	af00      	add	r7, sp, #0
  return 1;
 8004ccc:	2301      	movs	r3, #1
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr

08004cd8 <_kill>:

int _kill(int pid, int sig)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b082      	sub	sp, #8
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004ce2:	f019 fa51 	bl	801e188 <__errno>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	2216      	movs	r2, #22
 8004cea:	601a      	str	r2, [r3, #0]
  return -1;
 8004cec:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3708      	adds	r7, #8
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}

08004cf8 <_exit>:

void _exit (int status)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004d00:	f04f 31ff 	mov.w	r1, #4294967295
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f7ff ffe7 	bl	8004cd8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004d0a:	bf00      	nop
 8004d0c:	e7fd      	b.n	8004d0a <_exit+0x12>

08004d0e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d0e:	b580      	push	{r7, lr}
 8004d10:	b086      	sub	sp, #24
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	60f8      	str	r0, [r7, #12]
 8004d16:	60b9      	str	r1, [r7, #8]
 8004d18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	617b      	str	r3, [r7, #20]
 8004d1e:	e00a      	b.n	8004d36 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004d20:	f3af 8000 	nop.w
 8004d24:	4601      	mov	r1, r0
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	1c5a      	adds	r2, r3, #1
 8004d2a:	60ba      	str	r2, [r7, #8]
 8004d2c:	b2ca      	uxtb	r2, r1
 8004d2e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	3301      	adds	r3, #1
 8004d34:	617b      	str	r3, [r7, #20]
 8004d36:	697a      	ldr	r2, [r7, #20]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	dbf0      	blt.n	8004d20 <_read+0x12>
  }

  return len;
 8004d3e:	687b      	ldr	r3, [r7, #4]
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3718      	adds	r7, #24
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}

08004d48 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b086      	sub	sp, #24
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d54:	2300      	movs	r3, #0
 8004d56:	617b      	str	r3, [r7, #20]
 8004d58:	e009      	b.n	8004d6e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	1c5a      	adds	r2, r3, #1
 8004d5e:	60ba      	str	r2, [r7, #8]
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	4618      	mov	r0, r3
 8004d64:	f7fd fbfc 	bl	8002560 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	617b      	str	r3, [r7, #20]
 8004d6e:	697a      	ldr	r2, [r7, #20]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	429a      	cmp	r2, r3
 8004d74:	dbf1      	blt.n	8004d5a <_write+0x12>
  }
  return len;
 8004d76:	687b      	ldr	r3, [r7, #4]
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3718      	adds	r7, #24
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <_close>:

int _close(int file)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b083      	sub	sp, #12
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004d88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004da8:	605a      	str	r2, [r3, #4]
  return 0;
 8004daa:	2300      	movs	r3, #0
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	370c      	adds	r7, #12
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <_isatty>:

int _isatty(int file)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004dc0:	2301      	movs	r3, #1
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	370c      	adds	r7, #12
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr

08004dce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004dce:	b480      	push	{r7}
 8004dd0:	b085      	sub	sp, #20
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	60f8      	str	r0, [r7, #12]
 8004dd6:	60b9      	str	r1, [r7, #8]
 8004dd8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004dda:	2300      	movs	r3, #0
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3714      	adds	r7, #20
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr

08004de8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b086      	sub	sp, #24
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004df0:	4a14      	ldr	r2, [pc, #80]	@ (8004e44 <_sbrk+0x5c>)
 8004df2:	4b15      	ldr	r3, [pc, #84]	@ (8004e48 <_sbrk+0x60>)
 8004df4:	1ad3      	subs	r3, r2, r3
 8004df6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004dfc:	4b13      	ldr	r3, [pc, #76]	@ (8004e4c <_sbrk+0x64>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d102      	bne.n	8004e0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004e04:	4b11      	ldr	r3, [pc, #68]	@ (8004e4c <_sbrk+0x64>)
 8004e06:	4a12      	ldr	r2, [pc, #72]	@ (8004e50 <_sbrk+0x68>)
 8004e08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e0a:	4b10      	ldr	r3, [pc, #64]	@ (8004e4c <_sbrk+0x64>)
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4413      	add	r3, r2
 8004e12:	693a      	ldr	r2, [r7, #16]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d207      	bcs.n	8004e28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e18:	f019 f9b6 	bl	801e188 <__errno>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	220c      	movs	r2, #12
 8004e20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e22:	f04f 33ff 	mov.w	r3, #4294967295
 8004e26:	e009      	b.n	8004e3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e28:	4b08      	ldr	r3, [pc, #32]	@ (8004e4c <_sbrk+0x64>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e2e:	4b07      	ldr	r3, [pc, #28]	@ (8004e4c <_sbrk+0x64>)
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4413      	add	r3, r2
 8004e36:	4a05      	ldr	r2, [pc, #20]	@ (8004e4c <_sbrk+0x64>)
 8004e38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3718      	adds	r7, #24
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	20020000 	.word	0x20020000
 8004e48:	00000400 	.word	0x00000400
 8004e4c:	20000344 	.word	0x20000344
 8004e50:	2001bef0 	.word	0x2001bef0

08004e54 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004e54:	b480      	push	{r7}
 8004e56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004e58:	4b06      	ldr	r3, [pc, #24]	@ (8004e74 <SystemInit+0x20>)
 8004e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e5e:	4a05      	ldr	r2, [pc, #20]	@ (8004e74 <SystemInit+0x20>)
 8004e60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e68:	bf00      	nop
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr
 8004e72:	bf00      	nop
 8004e74:	e000ed00 	.word	0xe000ed00

08004e78 <__NVIC_GetPriorityGrouping>:
{
 8004e78:	b480      	push	{r7}
 8004e7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e7c:	4b04      	ldr	r3, [pc, #16]	@ (8004e90 <__NVIC_GetPriorityGrouping+0x18>)
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	0a1b      	lsrs	r3, r3, #8
 8004e82:	f003 0307 	and.w	r3, r3, #7
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr
 8004e90:	e000ed00 	.word	0xe000ed00

08004e94 <__NVIC_EnableIRQ>:
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	db0b      	blt.n	8004ebe <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ea6:	79fb      	ldrb	r3, [r7, #7]
 8004ea8:	f003 021f 	and.w	r2, r3, #31
 8004eac:	4907      	ldr	r1, [pc, #28]	@ (8004ecc <__NVIC_EnableIRQ+0x38>)
 8004eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eb2:	095b      	lsrs	r3, r3, #5
 8004eb4:	2001      	movs	r0, #1
 8004eb6:	fa00 f202 	lsl.w	r2, r0, r2
 8004eba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004ebe:	bf00      	nop
 8004ec0:	370c      	adds	r7, #12
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop
 8004ecc:	e000e100 	.word	0xe000e100

08004ed0 <__NVIC_SetPriority>:
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b083      	sub	sp, #12
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	6039      	str	r1, [r7, #0]
 8004eda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004edc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	db0a      	blt.n	8004efa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	b2da      	uxtb	r2, r3
 8004ee8:	490c      	ldr	r1, [pc, #48]	@ (8004f1c <__NVIC_SetPriority+0x4c>)
 8004eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eee:	0112      	lsls	r2, r2, #4
 8004ef0:	b2d2      	uxtb	r2, r2
 8004ef2:	440b      	add	r3, r1
 8004ef4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004ef8:	e00a      	b.n	8004f10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	b2da      	uxtb	r2, r3
 8004efe:	4908      	ldr	r1, [pc, #32]	@ (8004f20 <__NVIC_SetPriority+0x50>)
 8004f00:	79fb      	ldrb	r3, [r7, #7]
 8004f02:	f003 030f 	and.w	r3, r3, #15
 8004f06:	3b04      	subs	r3, #4
 8004f08:	0112      	lsls	r2, r2, #4
 8004f0a:	b2d2      	uxtb	r2, r2
 8004f0c:	440b      	add	r3, r1
 8004f0e:	761a      	strb	r2, [r3, #24]
}
 8004f10:	bf00      	nop
 8004f12:	370c      	adds	r7, #12
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr
 8004f1c:	e000e100 	.word	0xe000e100
 8004f20:	e000ed00 	.word	0xe000ed00

08004f24 <NVIC_EncodePriority>:
{
 8004f24:	b480      	push	{r7}
 8004f26:	b089      	sub	sp, #36	@ 0x24
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60f8      	str	r0, [r7, #12]
 8004f2c:	60b9      	str	r1, [r7, #8]
 8004f2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f003 0307 	and.w	r3, r3, #7
 8004f36:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	f1c3 0307 	rsb	r3, r3, #7
 8004f3e:	2b04      	cmp	r3, #4
 8004f40:	bf28      	it	cs
 8004f42:	2304      	movcs	r3, #4
 8004f44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	3304      	adds	r3, #4
 8004f4a:	2b06      	cmp	r3, #6
 8004f4c:	d902      	bls.n	8004f54 <NVIC_EncodePriority+0x30>
 8004f4e:	69fb      	ldr	r3, [r7, #28]
 8004f50:	3b03      	subs	r3, #3
 8004f52:	e000      	b.n	8004f56 <NVIC_EncodePriority+0x32>
 8004f54:	2300      	movs	r3, #0
 8004f56:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f58:	f04f 32ff 	mov.w	r2, #4294967295
 8004f5c:	69bb      	ldr	r3, [r7, #24]
 8004f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f62:	43da      	mvns	r2, r3
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	401a      	ands	r2, r3
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004f6c:	f04f 31ff 	mov.w	r1, #4294967295
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	fa01 f303 	lsl.w	r3, r1, r3
 8004f76:	43d9      	mvns	r1, r3
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f7c:	4313      	orrs	r3, r2
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3724      	adds	r7, #36	@ 0x24
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr
	...

08004f8c <LL_AHB2_GRP1_EnableClock>:
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b085      	sub	sp, #20
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004f94:	4b08      	ldr	r3, [pc, #32]	@ (8004fb8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004f96:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004f98:	4907      	ldr	r1, [pc, #28]	@ (8004fb8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004fa0:	4b05      	ldr	r3, [pc, #20]	@ (8004fb8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004fa2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004faa:	68fb      	ldr	r3, [r7, #12]
}
 8004fac:	bf00      	nop
 8004fae:	3714      	adds	r7, #20
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr
 8004fb8:	40021000 	.word	0x40021000

08004fbc <LL_APB1_GRP1_EnableClock>:
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b085      	sub	sp, #20
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004fc4:	4b08      	ldr	r3, [pc, #32]	@ (8004fe8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004fc6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004fc8:	4907      	ldr	r1, [pc, #28]	@ (8004fe8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004fd0:	4b05      	ldr	r3, [pc, #20]	@ (8004fe8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004fd2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4013      	ands	r3, r2
 8004fd8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004fda:	68fb      	ldr	r3, [r7, #12]
}
 8004fdc:	bf00      	nop
 8004fde:	3714      	adds	r7, #20
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe6:	4770      	bx	lr
 8004fe8:	40021000 	.word	0x40021000

08004fec <LL_APB2_GRP1_EnableClock>:
{
 8004fec:	b480      	push	{r7}
 8004fee:	b085      	sub	sp, #20
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8004ff4:	4b08      	ldr	r3, [pc, #32]	@ (8005018 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004ff6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004ff8:	4907      	ldr	r1, [pc, #28]	@ (8005018 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8005000:	4b05      	ldr	r3, [pc, #20]	@ (8005018 <LL_APB2_GRP1_EnableClock+0x2c>)
 8005002:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4013      	ands	r3, r2
 8005008:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800500a:	68fb      	ldr	r3, [r7, #12]
}
 800500c:	bf00      	nop
 800500e:	3714      	adds	r7, #20
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr
 8005018:	40021000 	.word	0x40021000

0800501c <LL_TIM_EnableCounter>:
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f043 0201 	orr.w	r2, r3, #1
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	601a      	str	r2, [r3, #0]
}
 8005030:	bf00      	nop
 8005032:	370c      	adds	r7, #12
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <LL_TIM_EnableARRPreload>:
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	601a      	str	r2, [r3, #0]
}
 8005050:	bf00      	nop
 8005052:	370c      	adds	r7, #12
 8005054:	46bd      	mov	sp, r7
 8005056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505a:	4770      	bx	lr

0800505c <LL_TIM_DisableARRPreload>:
{
 800505c:	b480      	push	{r7}
 800505e:	b083      	sub	sp, #12
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	601a      	str	r2, [r3, #0]
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr

0800507c <LL_TIM_SetCounter>:
{
 800507c:	b480      	push	{r7}
 800507e:	b083      	sub	sp, #12
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	683a      	ldr	r2, [r7, #0]
 800508a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800508c:	bf00      	nop
 800508e:	370c      	adds	r7, #12
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <LL_TIM_GetCounter>:
{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CNT));
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	370c      	adds	r7, #12
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr

080050b0 <LL_TIM_CC_EnableChannel>:
{
 80050b0:	b480      	push	{r7}
 80050b2:	b083      	sub	sp, #12
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
 80050b8:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a1a      	ldr	r2, [r3, #32]
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	431a      	orrs	r2, r3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	621a      	str	r2, [r3, #32]
}
 80050c6:	bf00      	nop
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr
	...

080050d4 <LL_TIM_OC_DisableFast>:
{
 80050d4:	b480      	push	{r7}
 80050d6:	b085      	sub	sp, #20
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d02e      	beq.n	8005142 <LL_TIM_OC_DisableFast+0x6e>
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	2b04      	cmp	r3, #4
 80050e8:	d029      	beq.n	800513e <LL_TIM_OC_DisableFast+0x6a>
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	2b10      	cmp	r3, #16
 80050ee:	d024      	beq.n	800513a <LL_TIM_OC_DisableFast+0x66>
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	2b40      	cmp	r3, #64	@ 0x40
 80050f4:	d01f      	beq.n	8005136 <LL_TIM_OC_DisableFast+0x62>
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050fc:	d019      	beq.n	8005132 <LL_TIM_OC_DisableFast+0x5e>
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005104:	d013      	beq.n	800512e <LL_TIM_OC_DisableFast+0x5a>
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800510c:	d00d      	beq.n	800512a <LL_TIM_OC_DisableFast+0x56>
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005114:	d007      	beq.n	8005126 <LL_TIM_OC_DisableFast+0x52>
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800511c:	d101      	bne.n	8005122 <LL_TIM_OC_DisableFast+0x4e>
 800511e:	2308      	movs	r3, #8
 8005120:	e010      	b.n	8005144 <LL_TIM_OC_DisableFast+0x70>
 8005122:	2309      	movs	r3, #9
 8005124:	e00e      	b.n	8005144 <LL_TIM_OC_DisableFast+0x70>
 8005126:	2307      	movs	r3, #7
 8005128:	e00c      	b.n	8005144 <LL_TIM_OC_DisableFast+0x70>
 800512a:	2306      	movs	r3, #6
 800512c:	e00a      	b.n	8005144 <LL_TIM_OC_DisableFast+0x70>
 800512e:	2305      	movs	r3, #5
 8005130:	e008      	b.n	8005144 <LL_TIM_OC_DisableFast+0x70>
 8005132:	2304      	movs	r3, #4
 8005134:	e006      	b.n	8005144 <LL_TIM_OC_DisableFast+0x70>
 8005136:	2303      	movs	r3, #3
 8005138:	e004      	b.n	8005144 <LL_TIM_OC_DisableFast+0x70>
 800513a:	2302      	movs	r3, #2
 800513c:	e002      	b.n	8005144 <LL_TIM_OC_DisableFast+0x70>
 800513e:	2301      	movs	r3, #1
 8005140:	e000      	b.n	8005144 <LL_TIM_OC_DisableFast+0x70>
 8005142:	2300      	movs	r3, #0
 8005144:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	3318      	adds	r3, #24
 800514a:	4619      	mov	r1, r3
 800514c:	7bfb      	ldrb	r3, [r7, #15]
 800514e:	4a0b      	ldr	r2, [pc, #44]	@ (800517c <LL_TIM_OC_DisableFast+0xa8>)
 8005150:	5cd3      	ldrb	r3, [r2, r3]
 8005152:	440b      	add	r3, r1
 8005154:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	7bfb      	ldrb	r3, [r7, #15]
 800515c:	4908      	ldr	r1, [pc, #32]	@ (8005180 <LL_TIM_OC_DisableFast+0xac>)
 800515e:	5ccb      	ldrb	r3, [r1, r3]
 8005160:	4619      	mov	r1, r3
 8005162:	2304      	movs	r3, #4
 8005164:	408b      	lsls	r3, r1
 8005166:	43db      	mvns	r3, r3
 8005168:	401a      	ands	r2, r3
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	601a      	str	r2, [r3, #0]
}
 800516e:	bf00      	nop
 8005170:	3714      	adds	r7, #20
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr
 800517a:	bf00      	nop
 800517c:	080221d4 	.word	0x080221d4
 8005180:	080221e0 	.word	0x080221e0

08005184 <LL_TIM_OC_EnablePreload>:
{
 8005184:	b480      	push	{r7}
 8005186:	b085      	sub	sp, #20
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
 800518c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	2b01      	cmp	r3, #1
 8005192:	d02e      	beq.n	80051f2 <LL_TIM_OC_EnablePreload+0x6e>
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	2b04      	cmp	r3, #4
 8005198:	d029      	beq.n	80051ee <LL_TIM_OC_EnablePreload+0x6a>
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	2b10      	cmp	r3, #16
 800519e:	d024      	beq.n	80051ea <LL_TIM_OC_EnablePreload+0x66>
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	2b40      	cmp	r3, #64	@ 0x40
 80051a4:	d01f      	beq.n	80051e6 <LL_TIM_OC_EnablePreload+0x62>
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051ac:	d019      	beq.n	80051e2 <LL_TIM_OC_EnablePreload+0x5e>
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051b4:	d013      	beq.n	80051de <LL_TIM_OC_EnablePreload+0x5a>
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051bc:	d00d      	beq.n	80051da <LL_TIM_OC_EnablePreload+0x56>
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051c4:	d007      	beq.n	80051d6 <LL_TIM_OC_EnablePreload+0x52>
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051cc:	d101      	bne.n	80051d2 <LL_TIM_OC_EnablePreload+0x4e>
 80051ce:	2308      	movs	r3, #8
 80051d0:	e010      	b.n	80051f4 <LL_TIM_OC_EnablePreload+0x70>
 80051d2:	2309      	movs	r3, #9
 80051d4:	e00e      	b.n	80051f4 <LL_TIM_OC_EnablePreload+0x70>
 80051d6:	2307      	movs	r3, #7
 80051d8:	e00c      	b.n	80051f4 <LL_TIM_OC_EnablePreload+0x70>
 80051da:	2306      	movs	r3, #6
 80051dc:	e00a      	b.n	80051f4 <LL_TIM_OC_EnablePreload+0x70>
 80051de:	2305      	movs	r3, #5
 80051e0:	e008      	b.n	80051f4 <LL_TIM_OC_EnablePreload+0x70>
 80051e2:	2304      	movs	r3, #4
 80051e4:	e006      	b.n	80051f4 <LL_TIM_OC_EnablePreload+0x70>
 80051e6:	2303      	movs	r3, #3
 80051e8:	e004      	b.n	80051f4 <LL_TIM_OC_EnablePreload+0x70>
 80051ea:	2302      	movs	r3, #2
 80051ec:	e002      	b.n	80051f4 <LL_TIM_OC_EnablePreload+0x70>
 80051ee:	2301      	movs	r3, #1
 80051f0:	e000      	b.n	80051f4 <LL_TIM_OC_EnablePreload+0x70>
 80051f2:	2300      	movs	r3, #0
 80051f4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	3318      	adds	r3, #24
 80051fa:	4619      	mov	r1, r3
 80051fc:	7bfb      	ldrb	r3, [r7, #15]
 80051fe:	4a0a      	ldr	r2, [pc, #40]	@ (8005228 <LL_TIM_OC_EnablePreload+0xa4>)
 8005200:	5cd3      	ldrb	r3, [r2, r3]
 8005202:	440b      	add	r3, r1
 8005204:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	7bfb      	ldrb	r3, [r7, #15]
 800520c:	4907      	ldr	r1, [pc, #28]	@ (800522c <LL_TIM_OC_EnablePreload+0xa8>)
 800520e:	5ccb      	ldrb	r3, [r1, r3]
 8005210:	4619      	mov	r1, r3
 8005212:	2308      	movs	r3, #8
 8005214:	408b      	lsls	r3, r1
 8005216:	431a      	orrs	r2, r3
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	601a      	str	r2, [r3, #0]
}
 800521c:	bf00      	nop
 800521e:	3714      	adds	r7, #20
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr
 8005228:	080221d4 	.word	0x080221d4
 800522c:	080221e0 	.word	0x080221e0

08005230 <LL_TIM_OC_SetCompareCH2>:
{
 8005230:	b480      	push	{r7}
 8005232:	b083      	sub	sp, #12
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	683a      	ldr	r2, [r7, #0]
 800523e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <LL_TIM_OC_SetCompareCH3>:
{
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
 8005254:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	683a      	ldr	r2, [r7, #0]
 800525a:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800525c:	bf00      	nop
 800525e:	370c      	adds	r7, #12
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr

08005268 <LL_TIM_IC_SetActiveInput>:
{
 8005268:	b480      	push	{r7}
 800526a:	b087      	sub	sp, #28
 800526c:	af00      	add	r7, sp, #0
 800526e:	60f8      	str	r0, [r7, #12]
 8005270:	60b9      	str	r1, [r7, #8]
 8005272:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	2b01      	cmp	r3, #1
 8005278:	d02e      	beq.n	80052d8 <LL_TIM_IC_SetActiveInput+0x70>
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	2b04      	cmp	r3, #4
 800527e:	d029      	beq.n	80052d4 <LL_TIM_IC_SetActiveInput+0x6c>
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	2b10      	cmp	r3, #16
 8005284:	d024      	beq.n	80052d0 <LL_TIM_IC_SetActiveInput+0x68>
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	2b40      	cmp	r3, #64	@ 0x40
 800528a:	d01f      	beq.n	80052cc <LL_TIM_IC_SetActiveInput+0x64>
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005292:	d019      	beq.n	80052c8 <LL_TIM_IC_SetActiveInput+0x60>
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800529a:	d013      	beq.n	80052c4 <LL_TIM_IC_SetActiveInput+0x5c>
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052a2:	d00d      	beq.n	80052c0 <LL_TIM_IC_SetActiveInput+0x58>
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80052aa:	d007      	beq.n	80052bc <LL_TIM_IC_SetActiveInput+0x54>
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052b2:	d101      	bne.n	80052b8 <LL_TIM_IC_SetActiveInput+0x50>
 80052b4:	2308      	movs	r3, #8
 80052b6:	e010      	b.n	80052da <LL_TIM_IC_SetActiveInput+0x72>
 80052b8:	2309      	movs	r3, #9
 80052ba:	e00e      	b.n	80052da <LL_TIM_IC_SetActiveInput+0x72>
 80052bc:	2307      	movs	r3, #7
 80052be:	e00c      	b.n	80052da <LL_TIM_IC_SetActiveInput+0x72>
 80052c0:	2306      	movs	r3, #6
 80052c2:	e00a      	b.n	80052da <LL_TIM_IC_SetActiveInput+0x72>
 80052c4:	2305      	movs	r3, #5
 80052c6:	e008      	b.n	80052da <LL_TIM_IC_SetActiveInput+0x72>
 80052c8:	2304      	movs	r3, #4
 80052ca:	e006      	b.n	80052da <LL_TIM_IC_SetActiveInput+0x72>
 80052cc:	2303      	movs	r3, #3
 80052ce:	e004      	b.n	80052da <LL_TIM_IC_SetActiveInput+0x72>
 80052d0:	2302      	movs	r3, #2
 80052d2:	e002      	b.n	80052da <LL_TIM_IC_SetActiveInput+0x72>
 80052d4:	2301      	movs	r3, #1
 80052d6:	e000      	b.n	80052da <LL_TIM_IC_SetActiveInput+0x72>
 80052d8:	2300      	movs	r3, #0
 80052da:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	3318      	adds	r3, #24
 80052e0:	4619      	mov	r1, r3
 80052e2:	7dfb      	ldrb	r3, [r7, #23]
 80052e4:	4a0e      	ldr	r2, [pc, #56]	@ (8005320 <LL_TIM_IC_SetActiveInput+0xb8>)
 80052e6:	5cd3      	ldrb	r3, [r2, r3]
 80052e8:	440b      	add	r3, r1
 80052ea:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	7dfb      	ldrb	r3, [r7, #23]
 80052f2:	490c      	ldr	r1, [pc, #48]	@ (8005324 <LL_TIM_IC_SetActiveInput+0xbc>)
 80052f4:	5ccb      	ldrb	r3, [r1, r3]
 80052f6:	4619      	mov	r1, r3
 80052f8:	2303      	movs	r3, #3
 80052fa:	408b      	lsls	r3, r1
 80052fc:	43db      	mvns	r3, r3
 80052fe:	401a      	ands	r2, r3
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	0c1b      	lsrs	r3, r3, #16
 8005304:	7df9      	ldrb	r1, [r7, #23]
 8005306:	4807      	ldr	r0, [pc, #28]	@ (8005324 <LL_TIM_IC_SetActiveInput+0xbc>)
 8005308:	5c41      	ldrb	r1, [r0, r1]
 800530a:	408b      	lsls	r3, r1
 800530c:	431a      	orrs	r2, r3
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	601a      	str	r2, [r3, #0]
}
 8005312:	bf00      	nop
 8005314:	371c      	adds	r7, #28
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr
 800531e:	bf00      	nop
 8005320:	080221d4 	.word	0x080221d4
 8005324:	080221ec 	.word	0x080221ec

08005328 <LL_TIM_IC_SetPrescaler>:
{
 8005328:	b480      	push	{r7}
 800532a:	b087      	sub	sp, #28
 800532c:	af00      	add	r7, sp, #0
 800532e:	60f8      	str	r0, [r7, #12]
 8005330:	60b9      	str	r1, [r7, #8]
 8005332:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	2b01      	cmp	r3, #1
 8005338:	d02e      	beq.n	8005398 <LL_TIM_IC_SetPrescaler+0x70>
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	2b04      	cmp	r3, #4
 800533e:	d029      	beq.n	8005394 <LL_TIM_IC_SetPrescaler+0x6c>
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	2b10      	cmp	r3, #16
 8005344:	d024      	beq.n	8005390 <LL_TIM_IC_SetPrescaler+0x68>
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	2b40      	cmp	r3, #64	@ 0x40
 800534a:	d01f      	beq.n	800538c <LL_TIM_IC_SetPrescaler+0x64>
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005352:	d019      	beq.n	8005388 <LL_TIM_IC_SetPrescaler+0x60>
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800535a:	d013      	beq.n	8005384 <LL_TIM_IC_SetPrescaler+0x5c>
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005362:	d00d      	beq.n	8005380 <LL_TIM_IC_SetPrescaler+0x58>
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800536a:	d007      	beq.n	800537c <LL_TIM_IC_SetPrescaler+0x54>
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005372:	d101      	bne.n	8005378 <LL_TIM_IC_SetPrescaler+0x50>
 8005374:	2308      	movs	r3, #8
 8005376:	e010      	b.n	800539a <LL_TIM_IC_SetPrescaler+0x72>
 8005378:	2309      	movs	r3, #9
 800537a:	e00e      	b.n	800539a <LL_TIM_IC_SetPrescaler+0x72>
 800537c:	2307      	movs	r3, #7
 800537e:	e00c      	b.n	800539a <LL_TIM_IC_SetPrescaler+0x72>
 8005380:	2306      	movs	r3, #6
 8005382:	e00a      	b.n	800539a <LL_TIM_IC_SetPrescaler+0x72>
 8005384:	2305      	movs	r3, #5
 8005386:	e008      	b.n	800539a <LL_TIM_IC_SetPrescaler+0x72>
 8005388:	2304      	movs	r3, #4
 800538a:	e006      	b.n	800539a <LL_TIM_IC_SetPrescaler+0x72>
 800538c:	2303      	movs	r3, #3
 800538e:	e004      	b.n	800539a <LL_TIM_IC_SetPrescaler+0x72>
 8005390:	2302      	movs	r3, #2
 8005392:	e002      	b.n	800539a <LL_TIM_IC_SetPrescaler+0x72>
 8005394:	2301      	movs	r3, #1
 8005396:	e000      	b.n	800539a <LL_TIM_IC_SetPrescaler+0x72>
 8005398:	2300      	movs	r3, #0
 800539a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	3318      	adds	r3, #24
 80053a0:	4619      	mov	r1, r3
 80053a2:	7dfb      	ldrb	r3, [r7, #23]
 80053a4:	4a0e      	ldr	r2, [pc, #56]	@ (80053e0 <LL_TIM_IC_SetPrescaler+0xb8>)
 80053a6:	5cd3      	ldrb	r3, [r2, r3]
 80053a8:	440b      	add	r3, r1
 80053aa:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	7dfb      	ldrb	r3, [r7, #23]
 80053b2:	490c      	ldr	r1, [pc, #48]	@ (80053e4 <LL_TIM_IC_SetPrescaler+0xbc>)
 80053b4:	5ccb      	ldrb	r3, [r1, r3]
 80053b6:	4619      	mov	r1, r3
 80053b8:	230c      	movs	r3, #12
 80053ba:	408b      	lsls	r3, r1
 80053bc:	43db      	mvns	r3, r3
 80053be:	401a      	ands	r2, r3
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	0c1b      	lsrs	r3, r3, #16
 80053c4:	7df9      	ldrb	r1, [r7, #23]
 80053c6:	4807      	ldr	r0, [pc, #28]	@ (80053e4 <LL_TIM_IC_SetPrescaler+0xbc>)
 80053c8:	5c41      	ldrb	r1, [r0, r1]
 80053ca:	408b      	lsls	r3, r1
 80053cc:	431a      	orrs	r2, r3
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	601a      	str	r2, [r3, #0]
}
 80053d2:	bf00      	nop
 80053d4:	371c      	adds	r7, #28
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr
 80053de:	bf00      	nop
 80053e0:	080221d4 	.word	0x080221d4
 80053e4:	080221ec 	.word	0x080221ec

080053e8 <LL_TIM_IC_SetFilter>:
{
 80053e8:	b480      	push	{r7}
 80053ea:	b087      	sub	sp, #28
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d02e      	beq.n	8005458 <LL_TIM_IC_SetFilter+0x70>
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	2b04      	cmp	r3, #4
 80053fe:	d029      	beq.n	8005454 <LL_TIM_IC_SetFilter+0x6c>
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	2b10      	cmp	r3, #16
 8005404:	d024      	beq.n	8005450 <LL_TIM_IC_SetFilter+0x68>
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	2b40      	cmp	r3, #64	@ 0x40
 800540a:	d01f      	beq.n	800544c <LL_TIM_IC_SetFilter+0x64>
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005412:	d019      	beq.n	8005448 <LL_TIM_IC_SetFilter+0x60>
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800541a:	d013      	beq.n	8005444 <LL_TIM_IC_SetFilter+0x5c>
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005422:	d00d      	beq.n	8005440 <LL_TIM_IC_SetFilter+0x58>
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800542a:	d007      	beq.n	800543c <LL_TIM_IC_SetFilter+0x54>
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005432:	d101      	bne.n	8005438 <LL_TIM_IC_SetFilter+0x50>
 8005434:	2308      	movs	r3, #8
 8005436:	e010      	b.n	800545a <LL_TIM_IC_SetFilter+0x72>
 8005438:	2309      	movs	r3, #9
 800543a:	e00e      	b.n	800545a <LL_TIM_IC_SetFilter+0x72>
 800543c:	2307      	movs	r3, #7
 800543e:	e00c      	b.n	800545a <LL_TIM_IC_SetFilter+0x72>
 8005440:	2306      	movs	r3, #6
 8005442:	e00a      	b.n	800545a <LL_TIM_IC_SetFilter+0x72>
 8005444:	2305      	movs	r3, #5
 8005446:	e008      	b.n	800545a <LL_TIM_IC_SetFilter+0x72>
 8005448:	2304      	movs	r3, #4
 800544a:	e006      	b.n	800545a <LL_TIM_IC_SetFilter+0x72>
 800544c:	2303      	movs	r3, #3
 800544e:	e004      	b.n	800545a <LL_TIM_IC_SetFilter+0x72>
 8005450:	2302      	movs	r3, #2
 8005452:	e002      	b.n	800545a <LL_TIM_IC_SetFilter+0x72>
 8005454:	2301      	movs	r3, #1
 8005456:	e000      	b.n	800545a <LL_TIM_IC_SetFilter+0x72>
 8005458:	2300      	movs	r3, #0
 800545a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	3318      	adds	r3, #24
 8005460:	4619      	mov	r1, r3
 8005462:	7dfb      	ldrb	r3, [r7, #23]
 8005464:	4a0e      	ldr	r2, [pc, #56]	@ (80054a0 <LL_TIM_IC_SetFilter+0xb8>)
 8005466:	5cd3      	ldrb	r3, [r2, r3]
 8005468:	440b      	add	r3, r1
 800546a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	7dfb      	ldrb	r3, [r7, #23]
 8005472:	490c      	ldr	r1, [pc, #48]	@ (80054a4 <LL_TIM_IC_SetFilter+0xbc>)
 8005474:	5ccb      	ldrb	r3, [r1, r3]
 8005476:	4619      	mov	r1, r3
 8005478:	23f0      	movs	r3, #240	@ 0xf0
 800547a:	408b      	lsls	r3, r1
 800547c:	43db      	mvns	r3, r3
 800547e:	401a      	ands	r2, r3
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	0c1b      	lsrs	r3, r3, #16
 8005484:	7df9      	ldrb	r1, [r7, #23]
 8005486:	4807      	ldr	r0, [pc, #28]	@ (80054a4 <LL_TIM_IC_SetFilter+0xbc>)
 8005488:	5c41      	ldrb	r1, [r0, r1]
 800548a:	408b      	lsls	r3, r1
 800548c:	431a      	orrs	r2, r3
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	601a      	str	r2, [r3, #0]
}
 8005492:	bf00      	nop
 8005494:	371c      	adds	r7, #28
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr
 800549e:	bf00      	nop
 80054a0:	080221d4 	.word	0x080221d4
 80054a4:	080221ec 	.word	0x080221ec

080054a8 <LL_TIM_IC_SetPolarity>:
{
 80054a8:	b480      	push	{r7}
 80054aa:	b087      	sub	sp, #28
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	60f8      	str	r0, [r7, #12]
 80054b0:	60b9      	str	r1, [r7, #8]
 80054b2:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d02e      	beq.n	8005518 <LL_TIM_IC_SetPolarity+0x70>
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	2b04      	cmp	r3, #4
 80054be:	d029      	beq.n	8005514 <LL_TIM_IC_SetPolarity+0x6c>
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	2b10      	cmp	r3, #16
 80054c4:	d024      	beq.n	8005510 <LL_TIM_IC_SetPolarity+0x68>
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	2b40      	cmp	r3, #64	@ 0x40
 80054ca:	d01f      	beq.n	800550c <LL_TIM_IC_SetPolarity+0x64>
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054d2:	d019      	beq.n	8005508 <LL_TIM_IC_SetPolarity+0x60>
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054da:	d013      	beq.n	8005504 <LL_TIM_IC_SetPolarity+0x5c>
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054e2:	d00d      	beq.n	8005500 <LL_TIM_IC_SetPolarity+0x58>
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054ea:	d007      	beq.n	80054fc <LL_TIM_IC_SetPolarity+0x54>
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054f2:	d101      	bne.n	80054f8 <LL_TIM_IC_SetPolarity+0x50>
 80054f4:	2308      	movs	r3, #8
 80054f6:	e010      	b.n	800551a <LL_TIM_IC_SetPolarity+0x72>
 80054f8:	2309      	movs	r3, #9
 80054fa:	e00e      	b.n	800551a <LL_TIM_IC_SetPolarity+0x72>
 80054fc:	2307      	movs	r3, #7
 80054fe:	e00c      	b.n	800551a <LL_TIM_IC_SetPolarity+0x72>
 8005500:	2306      	movs	r3, #6
 8005502:	e00a      	b.n	800551a <LL_TIM_IC_SetPolarity+0x72>
 8005504:	2305      	movs	r3, #5
 8005506:	e008      	b.n	800551a <LL_TIM_IC_SetPolarity+0x72>
 8005508:	2304      	movs	r3, #4
 800550a:	e006      	b.n	800551a <LL_TIM_IC_SetPolarity+0x72>
 800550c:	2303      	movs	r3, #3
 800550e:	e004      	b.n	800551a <LL_TIM_IC_SetPolarity+0x72>
 8005510:	2302      	movs	r3, #2
 8005512:	e002      	b.n	800551a <LL_TIM_IC_SetPolarity+0x72>
 8005514:	2301      	movs	r3, #1
 8005516:	e000      	b.n	800551a <LL_TIM_IC_SetPolarity+0x72>
 8005518:	2300      	movs	r3, #0
 800551a:	75fb      	strb	r3, [r7, #23]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6a1a      	ldr	r2, [r3, #32]
 8005520:	7dfb      	ldrb	r3, [r7, #23]
 8005522:	490b      	ldr	r1, [pc, #44]	@ (8005550 <LL_TIM_IC_SetPolarity+0xa8>)
 8005524:	5ccb      	ldrb	r3, [r1, r3]
 8005526:	4619      	mov	r1, r3
 8005528:	230a      	movs	r3, #10
 800552a:	408b      	lsls	r3, r1
 800552c:	43db      	mvns	r3, r3
 800552e:	401a      	ands	r2, r3
 8005530:	7dfb      	ldrb	r3, [r7, #23]
 8005532:	4907      	ldr	r1, [pc, #28]	@ (8005550 <LL_TIM_IC_SetPolarity+0xa8>)
 8005534:	5ccb      	ldrb	r3, [r1, r3]
 8005536:	4619      	mov	r1, r3
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	408b      	lsls	r3, r1
 800553c:	431a      	orrs	r2, r3
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	621a      	str	r2, [r3, #32]
}
 8005542:	bf00      	nop
 8005544:	371c      	adds	r7, #28
 8005546:	46bd      	mov	sp, r7
 8005548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554c:	4770      	bx	lr
 800554e:	bf00      	nop
 8005550:	080221f8 	.word	0x080221f8

08005554 <LL_TIM_SetClockSource>:
{
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005566:	f023 0307 	bic.w	r3, r3, #7
 800556a:	683a      	ldr	r2, [r7, #0]
 800556c:	431a      	orrs	r2, r3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	609a      	str	r2, [r3, #8]
}
 8005572:	bf00      	nop
 8005574:	370c      	adds	r7, #12
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr

0800557e <LL_TIM_SetEncoderMode>:
{
 800557e:	b480      	push	{r7}
 8005580:	b083      	sub	sp, #12
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
 8005586:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005590:	f023 0307 	bic.w	r3, r3, #7
 8005594:	683a      	ldr	r2, [r7, #0]
 8005596:	431a      	orrs	r2, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	609a      	str	r2, [r3, #8]
}
 800559c:	bf00      	nop
 800559e:	370c      	adds	r7, #12
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr

080055a8 <LL_TIM_SetTriggerOutput>:
{
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80055ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055be:	683a      	ldr	r2, [r7, #0]
 80055c0:	431a      	orrs	r2, r3
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	605a      	str	r2, [r3, #4]
}
 80055c6:	bf00      	nop
 80055c8:	370c      	adds	r7, #12
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr

080055d2 <LL_TIM_SetTriggerOutput2>:
{
 80055d2:	b480      	push	{r7}
 80055d4:	b083      	sub	sp, #12
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	6078      	str	r0, [r7, #4]
 80055da:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	431a      	orrs	r2, r3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	605a      	str	r2, [r3, #4]
}
 80055ec:	bf00      	nop
 80055ee:	370c      	adds	r7, #12
 80055f0:	46bd      	mov	sp, r7
 80055f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f6:	4770      	bx	lr

080055f8 <LL_TIM_DisableMasterSlaveMode>:
{
 80055f8:	b480      	push	{r7}
 80055fa:	b083      	sub	sp, #12
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	609a      	str	r2, [r3, #8]
}
 800560c:	bf00      	nop
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <LL_TIM_EnableAllOutputs>:
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005624:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	645a      	str	r2, [r3, #68]	@ 0x44
}
 800562c:	bf00      	nop
 800562e:	370c      	adds	r7, #12
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr

08005638 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	f043 0201 	orr.w	r2, r3, #1
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	60da      	str	r2, [r3, #12]
}
 800564c:	bf00      	nop
 800564e:	370c      	adds	r7, #12
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr

08005658 <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b08c      	sub	sp, #48	@ 0x30
 800565c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800565e:	f107 031c 	add.w	r3, r7, #28
 8005662:	2200      	movs	r2, #0
 8005664:	601a      	str	r2, [r3, #0]
 8005666:	605a      	str	r2, [r3, #4]
 8005668:	609a      	str	r2, [r3, #8]
 800566a:	60da      	str	r2, [r3, #12]
 800566c:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800566e:	1d3b      	adds	r3, r7, #4
 8005670:	2200      	movs	r2, #0
 8005672:	601a      	str	r2, [r3, #0]
 8005674:	605a      	str	r2, [r3, #4]
 8005676:	609a      	str	r2, [r3, #8]
 8005678:	60da      	str	r2, [r3, #12]
 800567a:	611a      	str	r2, [r3, #16]
 800567c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 800567e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005682:	f7ff fcb3 	bl	8004fec <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8005686:	2001      	movs	r0, #1
 8005688:	f7ff fc80 	bl	8004f8c <LL_AHB2_GRP1_EnableClock>
  /**TIM1 GPIO Configuration
  PA8   ------> TIM1_CH1
  PA9   ------> TIM1_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 800568c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005690:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005692:	2302      	movs	r3, #2
 8005694:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005696:	2300      	movs	r3, #0
 8005698:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800569a:	2300      	movs	r3, #0
 800569c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800569e:	2300      	movs	r3, #0
 80056a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 80056a2:	2306      	movs	r3, #6
 80056a4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056a6:	1d3b      	adds	r3, r7, #4
 80056a8:	4619      	mov	r1, r3
 80056aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80056ae:	f014 fff8 	bl	801a6a2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 80056b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80056b6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80056b8:	2302      	movs	r3, #2
 80056ba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80056bc:	2300      	movs	r3, #0
 80056be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80056c0:	2300      	movs	r3, #0
 80056c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80056c4:	2300      	movs	r3, #0
 80056c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 80056c8:	2306      	movs	r3, #6
 80056ca:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056cc:	1d3b      	adds	r3, r7, #4
 80056ce:	4619      	mov	r1, r3
 80056d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80056d4:	f014 ffe5 	bl	801a6a2 <LL_GPIO_Init>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80056d8:	f7ff fbce 	bl	8004e78 <__NVIC_GetPriorityGrouping>
 80056dc:	4603      	mov	r3, r0
 80056de:	2200      	movs	r2, #0
 80056e0:	2100      	movs	r1, #0
 80056e2:	4618      	mov	r0, r3
 80056e4:	f7ff fc1e 	bl	8004f24 <NVIC_EncodePriority>
 80056e8:	4603      	mov	r3, r0
 80056ea:	4619      	mov	r1, r3
 80056ec:	2018      	movs	r0, #24
 80056ee:	f7ff fbef 	bl	8004ed0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80056f2:	2018      	movs	r0, #24
 80056f4:	f7ff fbce 	bl	8004e94 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80056f8:	2300      	movs	r3, #0
 80056fa:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80056fc:	2300      	movs	r3, #0
 80056fe:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 65535;
 8005700:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005704:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8005706:	2300      	movs	r3, #0
 8005708:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_InitStruct.RepetitionCounter = 0;
 800570a:	2300      	movs	r3, #0
 800570c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 800570e:	f107 031c 	add.w	r3, r7, #28
 8005712:	4619      	mov	r1, r3
 8005714:	4821      	ldr	r0, [pc, #132]	@ (800579c <MX_TIM1_Init+0x144>)
 8005716:	f015 fbff 	bl	801af18 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 800571a:	4820      	ldr	r0, [pc, #128]	@ (800579c <MX_TIM1_Init+0x144>)
 800571c:	f7ff fc9e 	bl	800505c <LL_TIM_DisableARRPreload>
  LL_TIM_SetEncoderMode(TIM1, LL_TIM_ENCODERMODE_X4_TI12);
 8005720:	2103      	movs	r1, #3
 8005722:	481e      	ldr	r0, [pc, #120]	@ (800579c <MX_TIM1_Init+0x144>)
 8005724:	f7ff ff2b 	bl	800557e <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM1, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8005728:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800572c:	2101      	movs	r1, #1
 800572e:	481b      	ldr	r0, [pc, #108]	@ (800579c <MX_TIM1_Init+0x144>)
 8005730:	f7ff fd9a 	bl	8005268 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM1, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 8005734:	2200      	movs	r2, #0
 8005736:	2101      	movs	r1, #1
 8005738:	4818      	ldr	r0, [pc, #96]	@ (800579c <MX_TIM1_Init+0x144>)
 800573a:	f7ff fdf5 	bl	8005328 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM1, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 800573e:	2200      	movs	r2, #0
 8005740:	2101      	movs	r1, #1
 8005742:	4816      	ldr	r0, [pc, #88]	@ (800579c <MX_TIM1_Init+0x144>)
 8005744:	f7ff fe50 	bl	80053e8 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM1, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 8005748:	2200      	movs	r2, #0
 800574a:	2101      	movs	r1, #1
 800574c:	4813      	ldr	r0, [pc, #76]	@ (800579c <MX_TIM1_Init+0x144>)
 800574e:	f7ff feab 	bl	80054a8 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM1, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8005752:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005756:	2110      	movs	r1, #16
 8005758:	4810      	ldr	r0, [pc, #64]	@ (800579c <MX_TIM1_Init+0x144>)
 800575a:	f7ff fd85 	bl	8005268 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM1, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 800575e:	2200      	movs	r2, #0
 8005760:	2110      	movs	r1, #16
 8005762:	480e      	ldr	r0, [pc, #56]	@ (800579c <MX_TIM1_Init+0x144>)
 8005764:	f7ff fde0 	bl	8005328 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM1, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1);
 8005768:	2200      	movs	r2, #0
 800576a:	2110      	movs	r1, #16
 800576c:	480b      	ldr	r0, [pc, #44]	@ (800579c <MX_TIM1_Init+0x144>)
 800576e:	f7ff fe3b 	bl	80053e8 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM1, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 8005772:	2200      	movs	r2, #0
 8005774:	2110      	movs	r1, #16
 8005776:	4809      	ldr	r0, [pc, #36]	@ (800579c <MX_TIM1_Init+0x144>)
 8005778:	f7ff fe96 	bl	80054a8 <LL_TIM_IC_SetPolarity>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 800577c:	2100      	movs	r1, #0
 800577e:	4807      	ldr	r0, [pc, #28]	@ (800579c <MX_TIM1_Init+0x144>)
 8005780:	f7ff ff12 	bl	80055a8 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
 8005784:	2100      	movs	r1, #0
 8005786:	4805      	ldr	r0, [pc, #20]	@ (800579c <MX_TIM1_Init+0x144>)
 8005788:	f7ff ff23 	bl	80055d2 <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 800578c:	4803      	ldr	r0, [pc, #12]	@ (800579c <MX_TIM1_Init+0x144>)
 800578e:	f7ff ff33 	bl	80055f8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8005792:	bf00      	nop
 8005794:	3730      	adds	r7, #48	@ 0x30
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop
 800579c:	40012c00 	.word	0x40012c00

080057a0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b094      	sub	sp, #80	@ 0x50
 80057a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80057a6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80057aa:	2200      	movs	r2, #0
 80057ac:	601a      	str	r2, [r3, #0]
 80057ae:	605a      	str	r2, [r3, #4]
 80057b0:	609a      	str	r2, [r3, #8]
 80057b2:	60da      	str	r2, [r3, #12]
 80057b4:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80057b6:	f107 031c 	add.w	r3, r7, #28
 80057ba:	2220      	movs	r2, #32
 80057bc:	2100      	movs	r1, #0
 80057be:	4618      	mov	r0, r3
 80057c0:	f018 fc90 	bl	801e0e4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057c4:	1d3b      	adds	r3, r7, #4
 80057c6:	2200      	movs	r2, #0
 80057c8:	601a      	str	r2, [r3, #0]
 80057ca:	605a      	str	r2, [r3, #4]
 80057cc:	609a      	str	r2, [r3, #8]
 80057ce:	60da      	str	r2, [r3, #12]
 80057d0:	611a      	str	r2, [r3, #16]
 80057d2:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 80057d4:	2001      	movs	r0, #1
 80057d6:	f7ff fbf1 	bl	8004fbc <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80057da:	2300      	movs	r3, #0
 80057dc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80057de:	2300      	movs	r3, #0
 80057e0:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 1499;
 80057e2:	f240 53db 	movw	r3, #1499	@ 0x5db
 80057e6:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80057e8:	2300      	movs	r3, #0
 80057ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 80057ec:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80057f0:	4619      	mov	r1, r3
 80057f2:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80057f6:	f015 fb8f 	bl	801af18 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM2);
 80057fa:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80057fe:	f7ff fc1d 	bl	800503c <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 8005802:	2110      	movs	r1, #16
 8005804:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8005808:	f7ff fcbc 	bl	8005184 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 800580c:	2360      	movs	r3, #96	@ 0x60
 800580e:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8005810:	2300      	movs	r3, #0
 8005812:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8005814:	2300      	movs	r3, #0
 8005816:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8005818:	2300      	movs	r3, #0
 800581a:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800581c:	2300      	movs	r3, #0
 800581e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8005820:	f107 031c 	add.w	r3, r7, #28
 8005824:	461a      	mov	r2, r3
 8005826:	2110      	movs	r1, #16
 8005828:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800582c:	f015 fc16 	bl	801b05c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH2);
 8005830:	2110      	movs	r1, #16
 8005832:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8005836:	f7ff fc4d 	bl	80050d4 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 800583a:	2100      	movs	r1, #0
 800583c:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8005840:	f7ff feb2 	bl	80055a8 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8005844:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8005848:	f7ff fed6 	bl	80055f8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800584c:	2002      	movs	r0, #2
 800584e:	f7ff fb9d 	bl	8004f8c <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8005852:	2308      	movs	r3, #8
 8005854:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005856:	2302      	movs	r3, #2
 8005858:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800585a:	2300      	movs	r3, #0
 800585c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800585e:	2300      	movs	r3, #0
 8005860:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005862:	2300      	movs	r3, #0
 8005864:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8005866:	2301      	movs	r3, #1
 8005868:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800586a:	1d3b      	adds	r3, r7, #4
 800586c:	4619      	mov	r1, r3
 800586e:	4803      	ldr	r0, [pc, #12]	@ (800587c <MX_TIM2_Init+0xdc>)
 8005870:	f014 ff17 	bl	801a6a2 <LL_GPIO_Init>

}
 8005874:	bf00      	nop
 8005876:	3750      	adds	r7, #80	@ 0x50
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}
 800587c:	48000400 	.word	0x48000400

08005880 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b094      	sub	sp, #80	@ 0x50
 8005884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8005886:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800588a:	2200      	movs	r2, #0
 800588c:	601a      	str	r2, [r3, #0]
 800588e:	605a      	str	r2, [r3, #4]
 8005890:	609a      	str	r2, [r3, #8]
 8005892:	60da      	str	r2, [r3, #12]
 8005894:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8005896:	f107 031c 	add.w	r3, r7, #28
 800589a:	2220      	movs	r2, #32
 800589c:	2100      	movs	r1, #0
 800589e:	4618      	mov	r0, r3
 80058a0:	f018 fc20 	bl	801e0e4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058a4:	1d3b      	adds	r3, r7, #4
 80058a6:	2200      	movs	r2, #0
 80058a8:	601a      	str	r2, [r3, #0]
 80058aa:	605a      	str	r2, [r3, #4]
 80058ac:	609a      	str	r2, [r3, #8]
 80058ae:	60da      	str	r2, [r3, #12]
 80058b0:	611a      	str	r2, [r3, #16]
 80058b2:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80058b4:	2002      	movs	r0, #2
 80058b6:	f7ff fb81 	bl	8004fbc <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80058ba:	2300      	movs	r3, #0
 80058bc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80058be:	2300      	movs	r3, #0
 80058c0:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 1499;
 80058c2:	f240 53db 	movw	r3, #1499	@ 0x5db
 80058c6:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80058c8:	2300      	movs	r3, #0
 80058ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80058cc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80058d0:	4619      	mov	r1, r3
 80058d2:	481f      	ldr	r0, [pc, #124]	@ (8005950 <MX_TIM3_Init+0xd0>)
 80058d4:	f015 fb20 	bl	801af18 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 80058d8:	481d      	ldr	r0, [pc, #116]	@ (8005950 <MX_TIM3_Init+0xd0>)
 80058da:	f7ff fbaf 	bl	800503c <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 80058de:	2110      	movs	r1, #16
 80058e0:	481b      	ldr	r0, [pc, #108]	@ (8005950 <MX_TIM3_Init+0xd0>)
 80058e2:	f7ff fc4f 	bl	8005184 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80058e6:	2360      	movs	r3, #96	@ 0x60
 80058e8:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80058ea:	2300      	movs	r3, #0
 80058ec:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80058ee:	2300      	movs	r3, #0
 80058f0:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80058f2:	2300      	movs	r3, #0
 80058f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80058f6:	2300      	movs	r3, #0
 80058f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 80058fa:	f107 031c 	add.w	r3, r7, #28
 80058fe:	461a      	mov	r2, r3
 8005900:	2110      	movs	r1, #16
 8005902:	4813      	ldr	r0, [pc, #76]	@ (8005950 <MX_TIM3_Init+0xd0>)
 8005904:	f015 fbaa 	bl	801b05c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 8005908:	2110      	movs	r1, #16
 800590a:	4811      	ldr	r0, [pc, #68]	@ (8005950 <MX_TIM3_Init+0xd0>)
 800590c:	f7ff fbe2 	bl	80050d4 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8005910:	2100      	movs	r1, #0
 8005912:	480f      	ldr	r0, [pc, #60]	@ (8005950 <MX_TIM3_Init+0xd0>)
 8005914:	f7ff fe48 	bl	80055a8 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8005918:	480d      	ldr	r0, [pc, #52]	@ (8005950 <MX_TIM3_Init+0xd0>)
 800591a:	f7ff fe6d 	bl	80055f8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800591e:	2002      	movs	r0, #2
 8005920:	f7ff fb34 	bl	8004f8c <LL_AHB2_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8005924:	2320      	movs	r3, #32
 8005926:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005928:	2302      	movs	r3, #2
 800592a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800592c:	2300      	movs	r3, #0
 800592e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005930:	2300      	movs	r3, #0
 8005932:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005934:	2300      	movs	r3, #0
 8005936:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8005938:	2302      	movs	r3, #2
 800593a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800593c:	1d3b      	adds	r3, r7, #4
 800593e:	4619      	mov	r1, r3
 8005940:	4804      	ldr	r0, [pc, #16]	@ (8005954 <MX_TIM3_Init+0xd4>)
 8005942:	f014 feae 	bl	801a6a2 <LL_GPIO_Init>

}
 8005946:	bf00      	nop
 8005948:	3750      	adds	r7, #80	@ 0x50
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	40000400 	.word	0x40000400
 8005954:	48000400 	.word	0x48000400

08005958 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b086      	sub	sp, #24
 800595c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800595e:	1d3b      	adds	r3, r7, #4
 8005960:	2200      	movs	r2, #0
 8005962:	601a      	str	r2, [r3, #0]
 8005964:	605a      	str	r2, [r3, #4]
 8005966:	609a      	str	r2, [r3, #8]
 8005968:	60da      	str	r2, [r3, #12]
 800596a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 800596c:	2004      	movs	r0, #4
 800596e:	f7ff fb25 	bl	8004fbc <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8005972:	f7ff fa81 	bl	8004e78 <__NVIC_GetPriorityGrouping>
 8005976:	4603      	mov	r3, r0
 8005978:	2200      	movs	r2, #0
 800597a:	2100      	movs	r1, #0
 800597c:	4618      	mov	r0, r3
 800597e:	f7ff fad1 	bl	8004f24 <NVIC_EncodePriority>
 8005982:	4603      	mov	r3, r0
 8005984:	4619      	mov	r1, r3
 8005986:	201e      	movs	r0, #30
 8005988:	f7ff faa2 	bl	8004ed0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 800598c:	201e      	movs	r0, #30
 800598e:	f7ff fa81 	bl	8004e94 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 150-LL_TIM_ETR_FILTER_FDIV1_N2;
 8005992:	f64f 7396 	movw	r3, #65430	@ 0xff96
 8005996:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8005998:	2300      	movs	r3, #0
 800599a:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 999;
 800599c:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80059a0:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80059a2:	2300      	movs	r3, #0
 80059a4:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 80059a6:	1d3b      	adds	r3, r7, #4
 80059a8:	4619      	mov	r1, r3
 80059aa:	480a      	ldr	r0, [pc, #40]	@ (80059d4 <MX_TIM4_Init+0x7c>)
 80059ac:	f015 fab4 	bl	801af18 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 80059b0:	4808      	ldr	r0, [pc, #32]	@ (80059d4 <MX_TIM4_Init+0x7c>)
 80059b2:	f7ff fb53 	bl	800505c <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 80059b6:	2100      	movs	r1, #0
 80059b8:	4806      	ldr	r0, [pc, #24]	@ (80059d4 <MX_TIM4_Init+0x7c>)
 80059ba:	f7ff fdcb 	bl	8005554 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 80059be:	2100      	movs	r1, #0
 80059c0:	4804      	ldr	r0, [pc, #16]	@ (80059d4 <MX_TIM4_Init+0x7c>)
 80059c2:	f7ff fdf1 	bl	80055a8 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 80059c6:	4803      	ldr	r0, [pc, #12]	@ (80059d4 <MX_TIM4_Init+0x7c>)
 80059c8:	f7ff fe16 	bl	80055f8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80059cc:	bf00      	nop
 80059ce:	3718      	adds	r7, #24
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	40000800 	.word	0x40000800

080059d8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b08c      	sub	sp, #48	@ 0x30
 80059dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80059de:	f107 031c 	add.w	r3, r7, #28
 80059e2:	2200      	movs	r2, #0
 80059e4:	601a      	str	r2, [r3, #0]
 80059e6:	605a      	str	r2, [r3, #4]
 80059e8:	609a      	str	r2, [r3, #8]
 80059ea:	60da      	str	r2, [r3, #12]
 80059ec:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059ee:	1d3b      	adds	r3, r7, #4
 80059f0:	2200      	movs	r2, #0
 80059f2:	601a      	str	r2, [r3, #0]
 80059f4:	605a      	str	r2, [r3, #4]
 80059f6:	609a      	str	r2, [r3, #8]
 80059f8:	60da      	str	r2, [r3, #12]
 80059fa:	611a      	str	r2, [r3, #16]
 80059fc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 80059fe:	2008      	movs	r0, #8
 8005a00:	f7ff fadc 	bl	8004fbc <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8005a04:	2001      	movs	r0, #1
 8005a06:	f7ff fac1 	bl	8004f8c <LL_AHB2_GRP1_EnableClock>
  /**TIM5 GPIO Configuration
  PA0   ------> TIM5_CH1
  PA1   ------> TIM5_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005a0e:	2302      	movs	r3, #2
 8005a10:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005a12:	2300      	movs	r3, #0
 8005a14:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005a16:	2300      	movs	r3, #0
 8005a18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8005a1e:	2302      	movs	r3, #2
 8005a20:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a22:	1d3b      	adds	r3, r7, #4
 8005a24:	4619      	mov	r1, r3
 8005a26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005a2a:	f014 fe3a 	bl	801a6a2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8005a2e:	2302      	movs	r3, #2
 8005a30:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005a32:	2302      	movs	r3, #2
 8005a34:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005a36:	2300      	movs	r3, #0
 8005a38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8005a42:	2302      	movs	r3, #2
 8005a44:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a46:	1d3b      	adds	r3, r7, #4
 8005a48:	4619      	mov	r1, r3
 8005a4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005a4e:	f014 fe28 	bl	801a6a2 <LL_GPIO_Init>

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8005a52:	2300      	movs	r3, #0
 8005a54:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8005a56:	2300      	movs	r3, #0
 8005a58:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 65535;
 8005a5a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005a5e:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8005a60:	2300      	movs	r3, #0
 8005a62:	62bb      	str	r3, [r7, #40]	@ 0x28
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8005a64:	f107 031c 	add.w	r3, r7, #28
 8005a68:	4619      	mov	r1, r3
 8005a6a:	481f      	ldr	r0, [pc, #124]	@ (8005ae8 <MX_TIM5_Init+0x110>)
 8005a6c:	f015 fa54 	bl	801af18 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 8005a70:	481d      	ldr	r0, [pc, #116]	@ (8005ae8 <MX_TIM5_Init+0x110>)
 8005a72:	f7ff faf3 	bl	800505c <LL_TIM_DisableARRPreload>
  LL_TIM_SetEncoderMode(TIM5, LL_TIM_ENCODERMODE_X4_TI12);
 8005a76:	2103      	movs	r1, #3
 8005a78:	481b      	ldr	r0, [pc, #108]	@ (8005ae8 <MX_TIM5_Init+0x110>)
 8005a7a:	f7ff fd80 	bl	800557e <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM5, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8005a7e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005a82:	2101      	movs	r1, #1
 8005a84:	4818      	ldr	r0, [pc, #96]	@ (8005ae8 <MX_TIM5_Init+0x110>)
 8005a86:	f7ff fbef 	bl	8005268 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM5, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	2101      	movs	r1, #1
 8005a8e:	4816      	ldr	r0, [pc, #88]	@ (8005ae8 <MX_TIM5_Init+0x110>)
 8005a90:	f7ff fc4a 	bl	8005328 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM5, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 8005a94:	2200      	movs	r2, #0
 8005a96:	2101      	movs	r1, #1
 8005a98:	4813      	ldr	r0, [pc, #76]	@ (8005ae8 <MX_TIM5_Init+0x110>)
 8005a9a:	f7ff fca5 	bl	80053e8 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM5, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	2101      	movs	r1, #1
 8005aa2:	4811      	ldr	r0, [pc, #68]	@ (8005ae8 <MX_TIM5_Init+0x110>)
 8005aa4:	f7ff fd00 	bl	80054a8 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM5, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8005aa8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005aac:	2110      	movs	r1, #16
 8005aae:	480e      	ldr	r0, [pc, #56]	@ (8005ae8 <MX_TIM5_Init+0x110>)
 8005ab0:	f7ff fbda 	bl	8005268 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM5, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	2110      	movs	r1, #16
 8005ab8:	480b      	ldr	r0, [pc, #44]	@ (8005ae8 <MX_TIM5_Init+0x110>)
 8005aba:	f7ff fc35 	bl	8005328 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM5, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1);
 8005abe:	2200      	movs	r2, #0
 8005ac0:	2110      	movs	r1, #16
 8005ac2:	4809      	ldr	r0, [pc, #36]	@ (8005ae8 <MX_TIM5_Init+0x110>)
 8005ac4:	f7ff fc90 	bl	80053e8 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM5, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 8005ac8:	2200      	movs	r2, #0
 8005aca:	2110      	movs	r1, #16
 8005acc:	4806      	ldr	r0, [pc, #24]	@ (8005ae8 <MX_TIM5_Init+0x110>)
 8005ace:	f7ff fceb 	bl	80054a8 <LL_TIM_IC_SetPolarity>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8005ad2:	2100      	movs	r1, #0
 8005ad4:	4804      	ldr	r0, [pc, #16]	@ (8005ae8 <MX_TIM5_Init+0x110>)
 8005ad6:	f7ff fd67 	bl	80055a8 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8005ada:	4803      	ldr	r0, [pc, #12]	@ (8005ae8 <MX_TIM5_Init+0x110>)
 8005adc:	f7ff fd8c 	bl	80055f8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8005ae0:	bf00      	nop
 8005ae2:	3730      	adds	r7, #48	@ 0x30
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	40000c00 	.word	0x40000c00

08005aec <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b086      	sub	sp, #24
 8005af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8005af2:	1d3b      	adds	r3, r7, #4
 8005af4:	2200      	movs	r2, #0
 8005af6:	601a      	str	r2, [r3, #0]
 8005af8:	605a      	str	r2, [r3, #4]
 8005afa:	609a      	str	r2, [r3, #8]
 8005afc:	60da      	str	r2, [r3, #12]
 8005afe:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8005b00:	2010      	movs	r0, #16
 8005b02:	f7ff fa5b 	bl	8004fbc <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8005b06:	f7ff f9b7 	bl	8004e78 <__NVIC_GetPriorityGrouping>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	2100      	movs	r1, #0
 8005b10:	4618      	mov	r0, r3
 8005b12:	f7ff fa07 	bl	8004f24 <NVIC_EncodePriority>
 8005b16:	4603      	mov	r3, r0
 8005b18:	4619      	mov	r1, r3
 8005b1a:	2036      	movs	r0, #54	@ 0x36
 8005b1c:	f7ff f9d8 	bl	8004ed0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005b20:	2036      	movs	r0, #54	@ 0x36
 8005b22:	f7ff f9b7 	bl	8004e94 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  TIM_InitStruct.Prescaler = 150-LL_TIM_ETR_FILTER_FDIV1_N2;
 8005b26:	f64f 7396 	movw	r3, #65430	@ 0xff96
 8005b2a:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 249;
 8005b30:	23f9      	movs	r3, #249	@ 0xf9
 8005b32:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8005b34:	1d3b      	adds	r3, r7, #4
 8005b36:	4619      	mov	r1, r3
 8005b38:	4808      	ldr	r0, [pc, #32]	@ (8005b5c <MX_TIM6_Init+0x70>)
 8005b3a:	f015 f9ed 	bl	801af18 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 8005b3e:	4807      	ldr	r0, [pc, #28]	@ (8005b5c <MX_TIM6_Init+0x70>)
 8005b40:	f7ff fa8c 	bl	800505c <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8005b44:	2100      	movs	r1, #0
 8005b46:	4805      	ldr	r0, [pc, #20]	@ (8005b5c <MX_TIM6_Init+0x70>)
 8005b48:	f7ff fd2e 	bl	80055a8 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8005b4c:	4803      	ldr	r0, [pc, #12]	@ (8005b5c <MX_TIM6_Init+0x70>)
 8005b4e:	f7ff fd53 	bl	80055f8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8005b52:	bf00      	nop
 8005b54:	3718      	adds	r7, #24
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}
 8005b5a:	bf00      	nop
 8005b5c:	40001000 	.word	0x40001000

08005b60 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b086      	sub	sp, #24
 8005b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8005b66:	1d3b      	adds	r3, r7, #4
 8005b68:	2200      	movs	r2, #0
 8005b6a:	601a      	str	r2, [r3, #0]
 8005b6c:	605a      	str	r2, [r3, #4]
 8005b6e:	609a      	str	r2, [r3, #8]
 8005b70:	60da      	str	r2, [r3, #12]
 8005b72:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM7);
 8005b74:	2020      	movs	r0, #32
 8005b76:	f7ff fa21 	bl	8004fbc <LL_APB1_GRP1_EnableClock>

  /* TIM7 interrupt Init */
  NVIC_SetPriority(TIM7_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8005b7a:	f7ff f97d 	bl	8004e78 <__NVIC_GetPriorityGrouping>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2200      	movs	r2, #0
 8005b82:	2100      	movs	r1, #0
 8005b84:	4618      	mov	r0, r3
 8005b86:	f7ff f9cd 	bl	8004f24 <NVIC_EncodePriority>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	2037      	movs	r0, #55	@ 0x37
 8005b90:	f7ff f99e 	bl	8004ed0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8005b94:	2037      	movs	r0, #55	@ 0x37
 8005b96:	f7ff f97d 	bl	8004e94 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  TIM_InitStruct.Prescaler = 150-LL_TIM_ETR_FILTER_FDIV1_N2;
 8005b9a:	f64f 7396 	movw	r3, #65430	@ 0xff96
 8005b9e:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 249;
 8005ba4:	23f9      	movs	r3, #249	@ 0xf9
 8005ba6:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM7, &TIM_InitStruct);
 8005ba8:	1d3b      	adds	r3, r7, #4
 8005baa:	4619      	mov	r1, r3
 8005bac:	4808      	ldr	r0, [pc, #32]	@ (8005bd0 <MX_TIM7_Init+0x70>)
 8005bae:	f015 f9b3 	bl	801af18 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM7);
 8005bb2:	4807      	ldr	r0, [pc, #28]	@ (8005bd0 <MX_TIM7_Init+0x70>)
 8005bb4:	f7ff fa52 	bl	800505c <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM7, LL_TIM_TRGO_RESET);
 8005bb8:	2100      	movs	r1, #0
 8005bba:	4805      	ldr	r0, [pc, #20]	@ (8005bd0 <MX_TIM7_Init+0x70>)
 8005bbc:	f7ff fcf4 	bl	80055a8 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM7);
 8005bc0:	4803      	ldr	r0, [pc, #12]	@ (8005bd0 <MX_TIM7_Init+0x70>)
 8005bc2:	f7ff fd19 	bl	80055f8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8005bc6:	bf00      	nop
 8005bc8:	3718      	adds	r7, #24
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop
 8005bd0:	40001400 	.word	0x40001400

08005bd4 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b0a0      	sub	sp, #128	@ 0x80
 8005bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8005bda:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005bde:	2200      	movs	r2, #0
 8005be0:	601a      	str	r2, [r3, #0]
 8005be2:	605a      	str	r2, [r3, #4]
 8005be4:	609a      	str	r2, [r3, #8]
 8005be6:	60da      	str	r2, [r3, #12]
 8005be8:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8005bea:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8005bee:	2220      	movs	r2, #32
 8005bf0:	2100      	movs	r1, #0
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f018 fa76 	bl	801e0e4 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8005bf8:	f107 031c 	add.w	r3, r7, #28
 8005bfc:	2230      	movs	r2, #48	@ 0x30
 8005bfe:	2100      	movs	r1, #0
 8005c00:	4618      	mov	r0, r3
 8005c02:	f018 fa6f 	bl	801e0e4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c06:	1d3b      	adds	r3, r7, #4
 8005c08:	2200      	movs	r2, #0
 8005c0a:	601a      	str	r2, [r3, #0]
 8005c0c:	605a      	str	r2, [r3, #4]
 8005c0e:	609a      	str	r2, [r3, #8]
 8005c10:	60da      	str	r2, [r3, #12]
 8005c12:	611a      	str	r2, [r3, #16]
 8005c14:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 8005c16:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8005c1a:	f7ff f9e7 	bl	8004fec <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8005c24:	2300      	movs	r3, #0
 8005c26:	673b      	str	r3, [r7, #112]	@ 0x70
  TIM_InitStruct.Autoreload = 1499;
 8005c28:	f240 53db 	movw	r3, #1499	@ 0x5db
 8005c2c:	677b      	str	r3, [r7, #116]	@ 0x74
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	67bb      	str	r3, [r7, #120]	@ 0x78
  TIM_InitStruct.RepetitionCounter = 0;
 8005c32:	2300      	movs	r3, #0
 8005c34:	67fb      	str	r3, [r7, #124]	@ 0x7c
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 8005c36:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8005c3a:	4619      	mov	r1, r3
 8005c3c:	4836      	ldr	r0, [pc, #216]	@ (8005d18 <MX_TIM8_Init+0x144>)
 8005c3e:	f015 f96b 	bl	801af18 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM8);
 8005c42:	4835      	ldr	r0, [pc, #212]	@ (8005d18 <MX_TIM8_Init+0x144>)
 8005c44:	f7ff fa0a 	bl	800505c <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH1);
 8005c48:	2101      	movs	r1, #1
 8005c4a:	4833      	ldr	r0, [pc, #204]	@ (8005d18 <MX_TIM8_Init+0x144>)
 8005c4c:	f7ff fa9a 	bl	8005184 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8005c50:	2360      	movs	r3, #96	@ 0x60
 8005c52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8005c54:	2300      	movs	r3, #0
 8005c56:	653b      	str	r3, [r7, #80]	@ 0x50
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	657b      	str	r3, [r7, #84]	@ 0x54
  TIM_OC_InitStruct.CompareValue = 0;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	65bb      	str	r3, [r7, #88]	@ 0x58
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8005c60:	2300      	movs	r3, #0
 8005c62:	65fb      	str	r3, [r7, #92]	@ 0x5c
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8005c64:	2300      	movs	r3, #0
 8005c66:	663b      	str	r3, [r7, #96]	@ 0x60
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	667b      	str	r3, [r7, #100]	@ 0x64
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	66bb      	str	r3, [r7, #104]	@ 0x68
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8005c70:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8005c74:	461a      	mov	r2, r3
 8005c76:	2101      	movs	r1, #1
 8005c78:	4827      	ldr	r0, [pc, #156]	@ (8005d18 <MX_TIM8_Init+0x144>)
 8005c7a:	f015 f9ef 	bl	801b05c <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH1);
 8005c7e:	2101      	movs	r1, #1
 8005c80:	4825      	ldr	r0, [pc, #148]	@ (8005d18 <MX_TIM8_Init+0x144>)
 8005c82:	f7ff fa27 	bl	80050d4 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_RESET);
 8005c86:	2100      	movs	r1, #0
 8005c88:	4823      	ldr	r0, [pc, #140]	@ (8005d18 <MX_TIM8_Init+0x144>)
 8005c8a:	f7ff fc8d 	bl	80055a8 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM8, LL_TIM_TRGO2_RESET);
 8005c8e:	2100      	movs	r1, #0
 8005c90:	4821      	ldr	r0, [pc, #132]	@ (8005d18 <MX_TIM8_Init+0x144>)
 8005c92:	f7ff fc9e 	bl	80055d2 <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM8);
 8005c96:	4820      	ldr	r0, [pc, #128]	@ (8005d18 <MX_TIM8_Init+0x144>)
 8005c98:	f7ff fcae 	bl	80055f8 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_BDTRInitStruct.DeadTime = 0;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	857b      	strh	r3, [r7, #42]	@ 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8005cb2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	633b      	str	r3, [r7, #48]	@ 0x30
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	637b      	str	r3, [r7, #52]	@ 0x34
  TIM_BDTRInitStruct.Break2State = LL_TIM_BREAK2_DISABLE;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	63bb      	str	r3, [r7, #56]	@ 0x38
  TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;
 8005cc4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005cc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_BDTR_Init(TIM8, &TIM_BDTRInitStruct);
 8005cd6:	f107 031c 	add.w	r3, r7, #28
 8005cda:	4619      	mov	r1, r3
 8005cdc:	480e      	ldr	r0, [pc, #56]	@ (8005d18 <MX_TIM8_Init+0x144>)
 8005cde:	f015 fa1d 	bl	801b11c <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8005ce2:	2001      	movs	r0, #1
 8005ce4:	f7ff f952 	bl	8004f8c <LL_AHB2_GRP1_EnableClock>
    /**TIM8 GPIO Configuration
    PA15     ------> TIM8_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8005ce8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005cee:	2302      	movs	r3, #2
 8005cf0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8005cfe:	2302      	movs	r3, #2
 8005d00:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d02:	1d3b      	adds	r3, r7, #4
 8005d04:	4619      	mov	r1, r3
 8005d06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005d0a:	f014 fcca 	bl	801a6a2 <LL_GPIO_Init>

}
 8005d0e:	bf00      	nop
 8005d10:	3780      	adds	r7, #128	@ 0x80
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}
 8005d16:	bf00      	nop
 8005d18:	40013400 	.word	0x40013400

08005d1c <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b086      	sub	sp, #24
 8005d20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8005d22:	1d3b      	adds	r3, r7, #4
 8005d24:	2200      	movs	r2, #0
 8005d26:	601a      	str	r2, [r3, #0]
 8005d28:	605a      	str	r2, [r3, #4]
 8005d2a:	609a      	str	r2, [r3, #8]
 8005d2c:	60da      	str	r2, [r3, #12]
 8005d2e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM15);
 8005d30:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8005d34:	f7ff f95a 	bl	8004fec <LL_APB2_GRP1_EnableClock>

  /* TIM15 interrupt Init */
  NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8005d38:	f7ff f89e 	bl	8004e78 <__NVIC_GetPriorityGrouping>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	2200      	movs	r2, #0
 8005d40:	2100      	movs	r1, #0
 8005d42:	4618      	mov	r0, r3
 8005d44:	f7ff f8ee 	bl	8004f24 <NVIC_EncodePriority>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	2018      	movs	r0, #24
 8005d4e:	f7ff f8bf 	bl	8004ed0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8005d52:	2018      	movs	r0, #24
 8005d54:	f7ff f89e 	bl	8004e94 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  TIM_InitStruct.Prescaler = 149;
 8005d58:	2395      	movs	r3, #149	@ 0x95
 8005d5a:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 9999;
 8005d60:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005d64:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8005d66:	2300      	movs	r3, #0
 8005d68:	613b      	str	r3, [r7, #16]
  TIM_InitStruct.RepetitionCounter = 0;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	617b      	str	r3, [r7, #20]
  LL_TIM_Init(TIM15, &TIM_InitStruct);
 8005d6e:	1d3b      	adds	r3, r7, #4
 8005d70:	4619      	mov	r1, r3
 8005d72:	480a      	ldr	r0, [pc, #40]	@ (8005d9c <MX_TIM15_Init+0x80>)
 8005d74:	f015 f8d0 	bl	801af18 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM15);
 8005d78:	4808      	ldr	r0, [pc, #32]	@ (8005d9c <MX_TIM15_Init+0x80>)
 8005d7a:	f7ff f96f 	bl	800505c <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM15, LL_TIM_CLOCKSOURCE_INTERNAL);
 8005d7e:	2100      	movs	r1, #0
 8005d80:	4806      	ldr	r0, [pc, #24]	@ (8005d9c <MX_TIM15_Init+0x80>)
 8005d82:	f7ff fbe7 	bl	8005554 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM15, LL_TIM_TRGO_RESET);
 8005d86:	2100      	movs	r1, #0
 8005d88:	4804      	ldr	r0, [pc, #16]	@ (8005d9c <MX_TIM15_Init+0x80>)
 8005d8a:	f7ff fc0d 	bl	80055a8 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM15);
 8005d8e:	4803      	ldr	r0, [pc, #12]	@ (8005d9c <MX_TIM15_Init+0x80>)
 8005d90:	f7ff fc32 	bl	80055f8 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8005d94:	bf00      	nop
 8005d96:	3718      	adds	r7, #24
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	40014000 	.word	0x40014000

08005da0 <TIMER_init>:

/* USER CODE BEGIN 1 */
void TIMER_init(void)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	af00      	add	r7, sp, #0
  //sensor gyro
  LL_TIM_EnableIT_UPDATE(TIM6);
 8005da4:	481d      	ldr	r0, [pc, #116]	@ (8005e1c <TIMER_init+0x7c>)
 8005da6:	f7ff fc47 	bl	8005638 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM6);
 8005daa:	481c      	ldr	r0, [pc, #112]	@ (8005e1c <TIMER_init+0x7c>)
 8005dac:	f7ff f936 	bl	800501c <LL_TIM_EnableCounter>
  //wall sensor
  LL_TIM_EnableIT_UPDATE(TIM7);
 8005db0:	481b      	ldr	r0, [pc, #108]	@ (8005e20 <TIMER_init+0x80>)
 8005db2:	f7ff fc41 	bl	8005638 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM7);
 8005db6:	481a      	ldr	r0, [pc, #104]	@ (8005e20 <TIMER_init+0x80>)
 8005db8:	f7ff f930 	bl	800501c <LL_TIM_EnableCounter>
  //batt_LV
  LL_TIM_EnableIT_UPDATE(TIM15);
 8005dbc:	4819      	ldr	r0, [pc, #100]	@ (8005e24 <TIMER_init+0x84>)
 8005dbe:	f7ff fc3b 	bl	8005638 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM15);
 8005dc2:	4818      	ldr	r0, [pc, #96]	@ (8005e24 <TIMER_init+0x84>)
 8005dc4:	f7ff f92a 	bl	800501c <LL_TIM_EnableCounter>

  //encoder
  LL_TIM_EnableCounter(TIM1);
 8005dc8:	4817      	ldr	r0, [pc, #92]	@ (8005e28 <TIMER_init+0x88>)
 8005dca:	f7ff f927 	bl	800501c <LL_TIM_EnableCounter>
  LL_TIM_EnableCounter(TIM5);
 8005dce:	4817      	ldr	r0, [pc, #92]	@ (8005e2c <TIMER_init+0x8c>)
 8005dd0:	f7ff f924 	bl	800501c <LL_TIM_EnableCounter>
  //motor
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH2);
 8005dd4:	2110      	movs	r1, #16
 8005dd6:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8005dda:	f7ff f969 	bl	80050b0 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM2);
 8005dde:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8005de2:	f7ff f91b 	bl	800501c <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH2);
 8005de6:	2110      	movs	r1, #16
 8005de8:	4811      	ldr	r0, [pc, #68]	@ (8005e30 <TIMER_init+0x90>)
 8005dea:	f7ff f961 	bl	80050b0 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM3);
 8005dee:	4810      	ldr	r0, [pc, #64]	@ (8005e30 <TIMER_init+0x90>)
 8005df0:	f7ff f914 	bl	800501c <LL_TIM_EnableCounter>
  //fan
  LL_TIM_EnableAllOutputs(TIM8);
 8005df4:	480f      	ldr	r0, [pc, #60]	@ (8005e34 <TIMER_init+0x94>)
 8005df6:	f7ff fc0f 	bl	8005618 <LL_TIM_EnableAllOutputs>
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH3);
 8005dfa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005dfe:	480d      	ldr	r0, [pc, #52]	@ (8005e34 <TIMER_init+0x94>)
 8005e00:	f7ff f956 	bl	80050b0 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM8);
 8005e04:	480b      	ldr	r0, [pc, #44]	@ (8005e34 <TIMER_init+0x94>)
 8005e06:	f7ff f909 	bl	800501c <LL_TIM_EnableCounter>
  //ctrl
  LL_TIM_EnableIT_UPDATE(TIM4);
 8005e0a:	480b      	ldr	r0, [pc, #44]	@ (8005e38 <TIMER_init+0x98>)
 8005e0c:	f7ff fc14 	bl	8005638 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM4);
 8005e10:	4809      	ldr	r0, [pc, #36]	@ (8005e38 <TIMER_init+0x98>)
 8005e12:	f7ff f903 	bl	800501c <LL_TIM_EnableCounter>
}
 8005e16:	bf00      	nop
 8005e18:	bd80      	pop	{r7, pc}
 8005e1a:	bf00      	nop
 8005e1c:	40001000 	.word	0x40001000
 8005e20:	40001400 	.word	0x40001400
 8005e24:	40014000 	.word	0x40014000
 8005e28:	40012c00 	.word	0x40012c00
 8005e2c:	40000c00 	.word	0x40000c00
 8005e30:	40000400 	.word	0x40000400
 8005e34:	40013400 	.word	0x40013400
 8005e38:	40000800 	.word	0x40000800

08005e3c <Enable_TIM2>:

void Enable_TIM2(void){
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	af00      	add	r7, sp, #0
  LL_TIM_EnableCounter(TIM2);
 8005e40:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8005e44:	f7ff f8ea 	bl	800501c <LL_TIM_EnableCounter>
}
 8005e48:	bf00      	nop
 8005e4a:	bd80      	pop	{r7, pc}

08005e4c <Enable_TIM3>:

void Disable_TIM2(void){
  LL_TIM_DisableCounter(TIM2);
}

void Enable_TIM3(void){
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	af00      	add	r7, sp, #0
  LL_TIM_EnableCounter(TIM3);
 8005e50:	4802      	ldr	r0, [pc, #8]	@ (8005e5c <Enable_TIM3+0x10>)
 8005e52:	f7ff f8e3 	bl	800501c <LL_TIM_EnableCounter>
}
 8005e56:	bf00      	nop
 8005e58:	bd80      	pop	{r7, pc}
 8005e5a:	bf00      	nop
 8005e5c:	40000400 	.word	0x40000400

08005e60 <Set_DutyTIM2>:

void Disable_TIM5(void){
  LL_TIM_DisableCounter(TIM5);
}

void Set_DutyTIM2(uint16_t duty){
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	4603      	mov	r3, r0
 8005e68:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*1499.0;
 8005e6a:	88fb      	ldrh	r3, [r7, #6]
 8005e6c:	ee07 3a90 	vmov	s15, r3
 8005e70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e74:	ee17 0a90 	vmov	r0, s15
 8005e78:	f7fa fb8e 	bl	8000598 <__aeabi_f2d>
 8005e7c:	f04f 0200 	mov.w	r2, #0
 8005e80:	4b15      	ldr	r3, [pc, #84]	@ (8005ed8 <Set_DutyTIM2+0x78>)
 8005e82:	f7fa fd0b 	bl	800089c <__aeabi_ddiv>
 8005e86:	4602      	mov	r2, r0
 8005e88:	460b      	mov	r3, r1
 8005e8a:	4610      	mov	r0, r2
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	a310      	add	r3, pc, #64	@ (adr r3, 8005ed0 <Set_DutyTIM2+0x70>)
 8005e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e94:	f7fa fbd8 	bl	8000648 <__aeabi_dmul>
 8005e98:	4602      	mov	r2, r0
 8005e9a:	460b      	mov	r3, r1
 8005e9c:	4610      	mov	r0, r2
 8005e9e:	4619      	mov	r1, r3
 8005ea0:	f7fa feaa 	bl	8000bf8 <__aeabi_d2uiz>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	81fb      	strh	r3, [r7, #14]
  if(compare>1499){
 8005ea8:	89fb      	ldrh	r3, [r7, #14]
 8005eaa:	f240 52db 	movw	r2, #1499	@ 0x5db
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d902      	bls.n	8005eb8 <Set_DutyTIM2+0x58>
    compare = 1499;
 8005eb2:	f240 53db 	movw	r3, #1499	@ 0x5db
 8005eb6:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH2(TIM2,compare);
 8005eb8:	89fb      	ldrh	r3, [r7, #14]
 8005eba:	4619      	mov	r1, r3
 8005ebc:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8005ec0:	f7ff f9b6 	bl	8005230 <LL_TIM_OC_SetCompareCH2>
}
 8005ec4:	bf00      	nop
 8005ec6:	3710      	adds	r7, #16
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}
 8005ecc:	f3af 8000 	nop.w
 8005ed0:	00000000 	.word	0x00000000
 8005ed4:	40976c00 	.word	0x40976c00
 8005ed8:	408f4000 	.word	0x408f4000
 8005edc:	00000000 	.word	0x00000000

08005ee0 <Set_DutyTIM3>:

void Set_DutyTIM3(uint16_t duty){
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b084      	sub	sp, #16
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*1499.0;
 8005eea:	88fb      	ldrh	r3, [r7, #6]
 8005eec:	ee07 3a90 	vmov	s15, r3
 8005ef0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ef4:	ee17 0a90 	vmov	r0, s15
 8005ef8:	f7fa fb4e 	bl	8000598 <__aeabi_f2d>
 8005efc:	f04f 0200 	mov.w	r2, #0
 8005f00:	4b15      	ldr	r3, [pc, #84]	@ (8005f58 <Set_DutyTIM3+0x78>)
 8005f02:	f7fa fccb 	bl	800089c <__aeabi_ddiv>
 8005f06:	4602      	mov	r2, r0
 8005f08:	460b      	mov	r3, r1
 8005f0a:	4610      	mov	r0, r2
 8005f0c:	4619      	mov	r1, r3
 8005f0e:	a310      	add	r3, pc, #64	@ (adr r3, 8005f50 <Set_DutyTIM3+0x70>)
 8005f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f14:	f7fa fb98 	bl	8000648 <__aeabi_dmul>
 8005f18:	4602      	mov	r2, r0
 8005f1a:	460b      	mov	r3, r1
 8005f1c:	4610      	mov	r0, r2
 8005f1e:	4619      	mov	r1, r3
 8005f20:	f7fa fe6a 	bl	8000bf8 <__aeabi_d2uiz>
 8005f24:	4603      	mov	r3, r0
 8005f26:	81fb      	strh	r3, [r7, #14]
  if(compare>1499){
 8005f28:	89fb      	ldrh	r3, [r7, #14]
 8005f2a:	f240 52db 	movw	r2, #1499	@ 0x5db
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d902      	bls.n	8005f38 <Set_DutyTIM3+0x58>
    compare = 1499;
 8005f32:	f240 53db 	movw	r3, #1499	@ 0x5db
 8005f36:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH2(TIM3,compare);
 8005f38:	89fb      	ldrh	r3, [r7, #14]
 8005f3a:	4619      	mov	r1, r3
 8005f3c:	4807      	ldr	r0, [pc, #28]	@ (8005f5c <Set_DutyTIM3+0x7c>)
 8005f3e:	f7ff f977 	bl	8005230 <LL_TIM_OC_SetCompareCH2>
}
 8005f42:	bf00      	nop
 8005f44:	3710      	adds	r7, #16
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	f3af 8000 	nop.w
 8005f50:	00000000 	.word	0x00000000
 8005f54:	40976c00 	.word	0x40976c00
 8005f58:	408f4000 	.word	0x408f4000
 8005f5c:	40000400 	.word	0x40000400

08005f60 <Clear_CounterTIM1>:
{
  LL_TIM_SetCounter(TIM3,0);
}

void Clear_CounterTIM1(void)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	af00      	add	r7, sp, #0
  LL_TIM_SetCounter(TIM1,ENC_RESET_VAL);
 8005f64:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005f68:	4802      	ldr	r0, [pc, #8]	@ (8005f74 <Clear_CounterTIM1+0x14>)
 8005f6a:	f7ff f887 	bl	800507c <LL_TIM_SetCounter>
}
 8005f6e:	bf00      	nop
 8005f70:	bd80      	pop	{r7, pc}
 8005f72:	bf00      	nop
 8005f74:	40012c00 	.word	0x40012c00

08005f78 <Clear_CounterTIM5>:

void Clear_CounterTIM5(void)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	af00      	add	r7, sp, #0
  LL_TIM_SetCounter(TIM5,ENC_RESET_VAL);
 8005f7c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005f80:	4802      	ldr	r0, [pc, #8]	@ (8005f8c <Clear_CounterTIM5+0x14>)
 8005f82:	f7ff f87b 	bl	800507c <LL_TIM_SetCounter>
}
 8005f86:	bf00      	nop
 8005f88:	bd80      	pop	{r7, pc}
 8005f8a:	bf00      	nop
 8005f8c:	40000c00 	.word	0x40000c00

08005f90 <Set_DutyTIM8>:

void Disable_TIM8(void){
  LL_TIM_DisableCounter(TIM8);
}

void Set_DutyTIM8(uint16_t duty){
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	4603      	mov	r3, r0
 8005f98:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*1499.0;
 8005f9a:	88fb      	ldrh	r3, [r7, #6]
 8005f9c:	ee07 3a90 	vmov	s15, r3
 8005fa0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fa4:	ee17 0a90 	vmov	r0, s15
 8005fa8:	f7fa faf6 	bl	8000598 <__aeabi_f2d>
 8005fac:	f04f 0200 	mov.w	r2, #0
 8005fb0:	4b15      	ldr	r3, [pc, #84]	@ (8006008 <Set_DutyTIM8+0x78>)
 8005fb2:	f7fa fc73 	bl	800089c <__aeabi_ddiv>
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	460b      	mov	r3, r1
 8005fba:	4610      	mov	r0, r2
 8005fbc:	4619      	mov	r1, r3
 8005fbe:	a310      	add	r3, pc, #64	@ (adr r3, 8006000 <Set_DutyTIM8+0x70>)
 8005fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc4:	f7fa fb40 	bl	8000648 <__aeabi_dmul>
 8005fc8:	4602      	mov	r2, r0
 8005fca:	460b      	mov	r3, r1
 8005fcc:	4610      	mov	r0, r2
 8005fce:	4619      	mov	r1, r3
 8005fd0:	f7fa fe12 	bl	8000bf8 <__aeabi_d2uiz>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	81fb      	strh	r3, [r7, #14]
  if(compare>1499){
 8005fd8:	89fb      	ldrh	r3, [r7, #14]
 8005fda:	f240 52db 	movw	r2, #1499	@ 0x5db
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d902      	bls.n	8005fe8 <Set_DutyTIM8+0x58>
    compare = 1499;
 8005fe2:	f240 53db 	movw	r3, #1499	@ 0x5db
 8005fe6:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH3(TIM8,compare);
 8005fe8:	89fb      	ldrh	r3, [r7, #14]
 8005fea:	4619      	mov	r1, r3
 8005fec:	4807      	ldr	r0, [pc, #28]	@ (800600c <Set_DutyTIM8+0x7c>)
 8005fee:	f7ff f92d 	bl	800524c <LL_TIM_OC_SetCompareCH3>
}
 8005ff2:	bf00      	nop
 8005ff4:	3710      	adds	r7, #16
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	f3af 8000 	nop.w
 8006000:	00000000 	.word	0x00000000
 8006004:	40976c00 	.word	0x40976c00
 8006008:	408f4000 	.word	0x408f4000
 800600c:	40013400 	.word	0x40013400

08006010 <Get_CounterTIM1>:

uint16_t Get_CounterTIM1(void){
 8006010:	b580      	push	{r7, lr}
 8006012:	af00      	add	r7, sp, #0
  return LL_TIM_GetCounter(TIM1);
 8006014:	4803      	ldr	r0, [pc, #12]	@ (8006024 <Get_CounterTIM1+0x14>)
 8006016:	f7ff f83f 	bl	8005098 <LL_TIM_GetCounter>
 800601a:	4603      	mov	r3, r0
 800601c:	b29b      	uxth	r3, r3
}
 800601e:	4618      	mov	r0, r3
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	40012c00 	.word	0x40012c00

08006028 <Get_CounterTIM5>:

uint16_t Get_CounterTIM5(void){
 8006028:	b580      	push	{r7, lr}
 800602a:	af00      	add	r7, sp, #0
  return LL_TIM_GetCounter(TIM5);
 800602c:	4803      	ldr	r0, [pc, #12]	@ (800603c <Get_CounterTIM5+0x14>)
 800602e:	f7ff f833 	bl	8005098 <LL_TIM_GetCounter>
 8006032:	4603      	mov	r3, r0
 8006034:	b29b      	uxth	r3, r3
}
 8006036:	4618      	mov	r0, r3
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop
 800603c:	40000c00 	.word	0x40000c00

08006040 <LL_RCC_SetUSARTClockSource>:
{
 8006040:	b480      	push	{r7}
 8006042:	b083      	sub	sp, #12
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8006048:	4b09      	ldr	r3, [pc, #36]	@ (8006070 <LL_RCC_SetUSARTClockSource+0x30>)
 800604a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	0c1b      	lsrs	r3, r3, #16
 8006052:	43db      	mvns	r3, r3
 8006054:	401a      	ands	r2, r3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	b29b      	uxth	r3, r3
 800605a:	4905      	ldr	r1, [pc, #20]	@ (8006070 <LL_RCC_SetUSARTClockSource+0x30>)
 800605c:	4313      	orrs	r3, r2
 800605e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006062:	bf00      	nop
 8006064:	370c      	adds	r7, #12
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	40021000 	.word	0x40021000

08006074 <LL_AHB2_GRP1_EnableClock>:
{
 8006074:	b480      	push	{r7}
 8006076:	b085      	sub	sp, #20
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800607c:	4b08      	ldr	r3, [pc, #32]	@ (80060a0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800607e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006080:	4907      	ldr	r1, [pc, #28]	@ (80060a0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4313      	orrs	r3, r2
 8006086:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006088:	4b05      	ldr	r3, [pc, #20]	@ (80060a0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800608a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	4013      	ands	r3, r2
 8006090:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006092:	68fb      	ldr	r3, [r7, #12]
}
 8006094:	bf00      	nop
 8006096:	3714      	adds	r7, #20
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr
 80060a0:	40021000 	.word	0x40021000

080060a4 <LL_APB2_GRP1_EnableClock>:
{
 80060a4:	b480      	push	{r7}
 80060a6:	b085      	sub	sp, #20
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80060ac:	4b08      	ldr	r3, [pc, #32]	@ (80060d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80060ae:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80060b0:	4907      	ldr	r1, [pc, #28]	@ (80060d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	4313      	orrs	r3, r2
 80060b6:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80060b8:	4b05      	ldr	r3, [pc, #20]	@ (80060d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80060ba:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	4013      	ands	r3, r2
 80060c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80060c2:	68fb      	ldr	r3, [r7, #12]
}
 80060c4:	bf00      	nop
 80060c6:	3714      	adds	r7, #20
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr
 80060d0:	40021000 	.word	0x40021000

080060d4 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b083      	sub	sp, #12
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f043 0201 	orr.w	r2, r3, #1
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	601a      	str	r2, [r3, #0]
}
 80060e8:	bf00      	nop
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b083      	sub	sp, #12
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	601a      	str	r2, [r3, #0]
}
 8006108:	bf00      	nop
 800610a:	370c      	adds	r7, #12
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr

08006114 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8006114:	b480      	push	{r7}
 8006116:	b089      	sub	sp, #36	@ 0x24
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	3308      	adds	r3, #8
 8006122:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	e853 3f00 	ldrex	r3, [r3]
 800612a:	60bb      	str	r3, [r7, #8]
   return(result);
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	075b      	lsls	r3, r3, #29
 8006136:	4313      	orrs	r3, r2
 8006138:	61fb      	str	r3, [r7, #28]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	3308      	adds	r3, #8
 800613e:	69fa      	ldr	r2, [r7, #28]
 8006140:	61ba      	str	r2, [r7, #24]
 8006142:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006144:	6979      	ldr	r1, [r7, #20]
 8006146:	69ba      	ldr	r2, [r7, #24]
 8006148:	e841 2300 	strex	r3, r2, [r1]
 800614c:	613b      	str	r3, [r7, #16]
   return(result);
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d1e4      	bne.n	800611e <LL_USART_SetTXFIFOThreshold+0xa>
}
 8006154:	bf00      	nop
 8006156:	bf00      	nop
 8006158:	3724      	adds	r7, #36	@ 0x24
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr

08006162 <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8006162:	b480      	push	{r7}
 8006164:	b089      	sub	sp, #36	@ 0x24
 8006166:	af00      	add	r7, sp, #0
 8006168:	6078      	str	r0, [r7, #4]
 800616a:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	3308      	adds	r3, #8
 8006170:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	e853 3f00 	ldrex	r3, [r3]
 8006178:	60bb      	str	r3, [r7, #8]
   return(result);
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	065b      	lsls	r3, r3, #25
 8006184:	4313      	orrs	r3, r2
 8006186:	61fb      	str	r3, [r7, #28]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	3308      	adds	r3, #8
 800618c:	69fa      	ldr	r2, [r7, #28]
 800618e:	61ba      	str	r2, [r7, #24]
 8006190:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006192:	6979      	ldr	r1, [r7, #20]
 8006194:	69ba      	ldr	r2, [r7, #24]
 8006196:	e841 2300 	strex	r3, r2, [r1]
 800619a:	613b      	str	r3, [r7, #16]
   return(result);
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d1e4      	bne.n	800616c <LL_USART_SetRXFIFOThreshold+0xa>
}
 80061a2:	bf00      	nop
 80061a4:	bf00      	nop
 80061a6:	3724      	adds	r7, #36	@ 0x24
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b083      	sub	sp, #12
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	609a      	str	r2, [r3, #8]
}
 80061d0:	bf00      	nop
 80061d2:	370c      	adds	r7, #12
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr

080061dc <LL_USART_IsActiveFlag_TXE_TXFNF>:
  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(const USART_TypeDef *USARTx)
{
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	69db      	ldr	r3, [r3, #28]
 80061e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061ec:	2b80      	cmp	r3, #128	@ 0x80
 80061ee:	d101      	bne.n	80061f4 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 80061f0:	2301      	movs	r3, #1
 80061f2:	e000      	b.n	80061f6 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 80061f4:	2300      	movs	r3, #0
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	370c      	adds	r7, #12
 80061fa:	46bd      	mov	sp, r7
 80061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006200:	4770      	bx	lr

08006202 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
 8006202:	b480      	push	{r7}
 8006204:	b083      	sub	sp, #12
 8006206:	af00      	add	r7, sp, #0
 8006208:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	69db      	ldr	r3, [r3, #28]
 800620e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006212:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006216:	d101      	bne.n	800621c <LL_USART_IsActiveFlag_TEACK+0x1a>
 8006218:	2301      	movs	r3, #1
 800621a:	e000      	b.n	800621e <LL_USART_IsActiveFlag_TEACK+0x1c>
 800621c:	2300      	movs	r3, #0
}
 800621e:	4618      	mov	r0, r3
 8006220:	370c      	adds	r7, #12
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr

0800622a <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
 800622a:	b480      	push	{r7}
 800622c:	b083      	sub	sp, #12
 800622e:	af00      	add	r7, sp, #0
 8006230:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	69db      	ldr	r3, [r3, #28]
 8006236:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800623a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800623e:	d101      	bne.n	8006244 <LL_USART_IsActiveFlag_REACK+0x1a>
 8006240:	2301      	movs	r3, #1
 8006242:	e000      	b.n	8006246 <LL_USART_IsActiveFlag_REACK+0x1c>
 8006244:	2300      	movs	r3, #0
}
 8006246:	4618      	mov	r0, r3
 8006248:	370c      	adds	r7, #12
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr

08006252 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8006252:	b480      	push	{r7}
 8006254:	b083      	sub	sp, #12
 8006256:	af00      	add	r7, sp, #0
 8006258:	6078      	str	r0, [r7, #4]
 800625a:	460b      	mov	r3, r1
 800625c:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 800625e:	78fa      	ldrb	r2, [r7, #3]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006264:	bf00      	nop
 8006266:	370c      	adds	r7, #12
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b08e      	sub	sp, #56	@ 0x38
 8006274:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8006276:	f107 0318 	add.w	r3, r7, #24
 800627a:	2220      	movs	r2, #32
 800627c:	2100      	movs	r1, #0
 800627e:	4618      	mov	r0, r3
 8006280:	f017 ff30 	bl	801e0e4 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006284:	463b      	mov	r3, r7
 8006286:	2200      	movs	r2, #0
 8006288:	601a      	str	r2, [r3, #0]
 800628a:	605a      	str	r2, [r3, #4]
 800628c:	609a      	str	r2, [r3, #8]
 800628e:	60da      	str	r2, [r3, #12]
 8006290:	611a      	str	r2, [r3, #16]
 8006292:	615a      	str	r2, [r3, #20]

  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK2);
 8006294:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8006298:	f7ff fed2 	bl	8006040 <LL_RCC_SetUSARTClockSource>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 800629c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80062a0:	f7ff ff00 	bl	80060a4 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80062a4:	2002      	movs	r0, #2
 80062a6:	f7ff fee5 	bl	8006074 <LL_AHB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PB6   ------> USART1_TX
  PB7   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80062aa:	2340      	movs	r3, #64	@ 0x40
 80062ac:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80062ae:	2302      	movs	r3, #2
 80062b0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80062b2:	2300      	movs	r3, #0
 80062b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80062b6:	2300      	movs	r3, #0
 80062b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80062ba:	2300      	movs	r3, #0
 80062bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80062be:	2307      	movs	r3, #7
 80062c0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80062c2:	463b      	mov	r3, r7
 80062c4:	4619      	mov	r1, r3
 80062c6:	4827      	ldr	r0, [pc, #156]	@ (8006364 <MX_USART1_UART_Init+0xf4>)
 80062c8:	f014 f9eb 	bl	801a6a2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 80062cc:	2380      	movs	r3, #128	@ 0x80
 80062ce:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80062d0:	2302      	movs	r3, #2
 80062d2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80062d4:	2300      	movs	r3, #0
 80062d6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80062d8:	2300      	movs	r3, #0
 80062da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80062dc:	2300      	movs	r3, #0
 80062de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80062e0:	2307      	movs	r3, #7
 80062e2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80062e4:	463b      	mov	r3, r7
 80062e6:	4619      	mov	r1, r3
 80062e8:	481e      	ldr	r0, [pc, #120]	@ (8006364 <MX_USART1_UART_Init+0xf4>)
 80062ea:	f014 f9da 	bl	801a6a2 <LL_GPIO_Init>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 80062ee:	2300      	movs	r3, #0
 80062f0:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate = 921600;
 80062f2:	f44f 2361 	mov.w	r3, #921600	@ 0xe1000
 80062f6:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80062f8:	2300      	movs	r3, #0
 80062fa:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80062fc:	2300      	movs	r3, #0
 80062fe:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8006300:	2300      	movs	r3, #0
 8006302:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8006304:	230c      	movs	r3, #12
 8006306:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8006308:	2300      	movs	r3, #0
 800630a:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800630c:	2300      	movs	r3, #0
 800630e:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8006310:	f107 0318 	add.w	r3, r7, #24
 8006314:	4619      	mov	r1, r3
 8006316:	4814      	ldr	r0, [pc, #80]	@ (8006368 <MX_USART1_UART_Init+0xf8>)
 8006318:	f015 fb14 	bl	801b944 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 800631c:	2100      	movs	r1, #0
 800631e:	4812      	ldr	r0, [pc, #72]	@ (8006368 <MX_USART1_UART_Init+0xf8>)
 8006320:	f7ff fef8 	bl	8006114 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8006324:	2100      	movs	r1, #0
 8006326:	4810      	ldr	r0, [pc, #64]	@ (8006368 <MX_USART1_UART_Init+0xf8>)
 8006328:	f7ff ff1b 	bl	8006162 <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART1);
 800632c:	480e      	ldr	r0, [pc, #56]	@ (8006368 <MX_USART1_UART_Init+0xf8>)
 800632e:	f7ff fee1 	bl	80060f4 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART1);
 8006332:	480d      	ldr	r0, [pc, #52]	@ (8006368 <MX_USART1_UART_Init+0xf8>)
 8006334:	f7ff ff3c 	bl	80061b0 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART1 */

  /* USER CODE END WKUPType USART1 */

  LL_USART_Enable(USART1);
 8006338:	480b      	ldr	r0, [pc, #44]	@ (8006368 <MX_USART1_UART_Init+0xf8>)
 800633a:	f7ff fecb 	bl	80060d4 <LL_USART_Enable>

  /* Polling USART1 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART1))) || (!(LL_USART_IsActiveFlag_REACK(USART1))))
 800633e:	bf00      	nop
 8006340:	4809      	ldr	r0, [pc, #36]	@ (8006368 <MX_USART1_UART_Init+0xf8>)
 8006342:	f7ff ff5e 	bl	8006202 <LL_USART_IsActiveFlag_TEACK>
 8006346:	4603      	mov	r3, r0
 8006348:	2b00      	cmp	r3, #0
 800634a:	d0f9      	beq.n	8006340 <MX_USART1_UART_Init+0xd0>
 800634c:	4806      	ldr	r0, [pc, #24]	@ (8006368 <MX_USART1_UART_Init+0xf8>)
 800634e:	f7ff ff6c 	bl	800622a <LL_USART_IsActiveFlag_REACK>
 8006352:	4603      	mov	r3, r0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d0f3      	beq.n	8006340 <MX_USART1_UART_Init+0xd0>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006358:	bf00      	nop
 800635a:	bf00      	nop
 800635c:	3738      	adds	r7, #56	@ 0x38
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	48000400 	.word	0x48000400
 8006368:	40013800 	.word	0x40013800

0800636c <Communication_Initialize>:

/* USER CODE BEGIN 1 */
void Communication_Initialize(void)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	af00      	add	r7, sp, #0
    setbuf(stdout,NULL);
 8006370:	4b04      	ldr	r3, [pc, #16]	@ (8006384 <Communication_Initialize+0x18>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	2100      	movs	r1, #0
 8006378:	4618      	mov	r0, r3
 800637a:	f017 fcff 	bl	801dd7c <setbuf>
}
 800637e:	bf00      	nop
 8006380:	bd80      	pop	{r7, pc}
 8006382:	bf00      	nop
 8006384:	2000003c 	.word	0x2000003c

08006388 <USART_TransmitByte>:

void USART_TransmitByte(uint8_t ch){
 8006388:	b580      	push	{r7, lr}
 800638a:	b082      	sub	sp, #8
 800638c:	af00      	add	r7, sp, #0
 800638e:	4603      	mov	r3, r0
 8006390:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(USART1,ch);
 8006392:	79fb      	ldrb	r3, [r7, #7]
 8006394:	4619      	mov	r1, r3
 8006396:	4807      	ldr	r0, [pc, #28]	@ (80063b4 <USART_TransmitByte+0x2c>)
 8006398:	f7ff ff5b 	bl	8006252 <LL_USART_TransmitData8>
	while(LL_USART_IsActiveFlag_TXE(USART1)==0);
 800639c:	bf00      	nop
 800639e:	4805      	ldr	r0, [pc, #20]	@ (80063b4 <USART_TransmitByte+0x2c>)
 80063a0:	f7ff ff1c 	bl	80061dc <LL_USART_IsActiveFlag_TXE_TXFNF>
 80063a4:	4603      	mov	r3, r0
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d0f9      	beq.n	800639e <USART_TransmitByte+0x16>
}
 80063aa:	bf00      	nop
 80063ac:	bf00      	nop
 80063ae:	3708      	adds	r7, #8
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}
 80063b4:	40013800 	.word	0x40013800

080063b8 <Get_NowSpeed>:
float	EscapeWait;

uint8_t	uc_DistControl;	//


float Get_NowSpeed(void){
 80063b8:	b480      	push	{r7}
 80063ba:	af00      	add	r7, sp, #0
	return f_NowSpeed;
 80063bc:	4b04      	ldr	r3, [pc, #16]	@ (80063d0 <Get_NowSpeed+0x18>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	ee07 3a90 	vmov	s15, r3
}
 80063c4:	eeb0 0a67 	vmov.f32	s0, s15
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr
 80063d0:	20000370 	.word	0x20000370

080063d4 <Get_NowDist>:

float Get_NowDist(void){
 80063d4:	b480      	push	{r7}
 80063d6:	af00      	add	r7, sp, #0
	return f_NowDist;
 80063d8:	4b04      	ldr	r3, [pc, #16]	@ (80063ec <Get_NowDist+0x18>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	ee07 3a90 	vmov	s15, r3
}
 80063e0:	eeb0 0a67 	vmov.f32	s0, s15
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr
 80063ec:	20000394 	.word	0x20000394

080063f0 <Get_TrgtDist>:

float Get_TrgtDist(void){
 80063f0:	b480      	push	{r7}
 80063f2:	af00      	add	r7, sp, #0
	return f_TrgtDist;
 80063f4:	4b04      	ldr	r3, [pc, #16]	@ (8006408 <Get_TrgtDist+0x18>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	ee07 3a90 	vmov	s15, r3
}
 80063fc:	eeb0 0a67 	vmov.f32	s0, s15
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr
 8006408:	20000390 	.word	0x20000390

0800640c <Get_TrgtSpeed>:

float Get_TrgtSpeed(void){
 800640c:	b480      	push	{r7}
 800640e:	af00      	add	r7, sp, #0
	return f_TrgtSpeed;
 8006410:	4b04      	ldr	r3, [pc, #16]	@ (8006424 <Get_TrgtSpeed+0x18>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	ee07 3a90 	vmov	s15, r3
}
 8006418:	eeb0 0a67 	vmov.f32	s0, s15
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr
 8006424:	20000374 	.word	0x20000374

08006428 <Set_TrgtSpeed>:

void Set_TrgtSpeed(float speed){
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	ed87 0a01 	vstr	s0, [r7, #4]
	f_TrgtSpeed = speed;
 8006432:	4a04      	ldr	r2, [pc, #16]	@ (8006444 <Set_TrgtSpeed+0x1c>)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6013      	str	r3, [r2, #0]
}
 8006438:	bf00      	nop
 800643a:	370c      	adds	r7, #12
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr
 8006444:	20000374 	.word	0x20000374

08006448 <Get_NowDistR>:

float Get_NowDistR(void){
 8006448:	b480      	push	{r7}
 800644a:	af00      	add	r7, sp, #0
	return f_NowDistR;
 800644c:	4b04      	ldr	r3, [pc, #16]	@ (8006460 <Get_NowDistR+0x18>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	ee07 3a90 	vmov	s15, r3
}
 8006454:	eeb0 0a67 	vmov.f32	s0, s15
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr
 8006460:	20000398 	.word	0x20000398

08006464 <Get_NowAngle>:

float Get_NowAngle(void){
 8006464:	b480      	push	{r7}
 8006466:	af00      	add	r7, sp, #0
	return f_NowAngle;
 8006468:	4b04      	ldr	r3, [pc, #16]	@ (800647c <Get_NowAngle+0x18>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	ee07 3a90 	vmov	s15, r3
}
 8006470:	eeb0 0a67 	vmov.f32	s0, s15
 8006474:	46bd      	mov	sp, r7
 8006476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647a:	4770      	bx	lr
 800647c:	200003d0 	.word	0x200003d0

08006480 <Get_TrgtAngle>:

float Get_TrgtAngle(void){
 8006480:	b480      	push	{r7}
 8006482:	af00      	add	r7, sp, #0
	return f_TrgtAngle;
 8006484:	4b04      	ldr	r3, [pc, #16]	@ (8006498 <Get_TrgtAngle+0x18>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	ee07 3a90 	vmov	s15, r3
}
 800648c:	eeb0 0a67 	vmov.f32	s0, s15
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr
 8006498:	200003d4 	.word	0x200003d4

0800649c <Get_TrgtAngleS>:

float Get_TrgtAngleS(void){
 800649c:	b480      	push	{r7}
 800649e:	af00      	add	r7, sp, #0
	return f_TrgtAngleS;
 80064a0:	4b04      	ldr	r3, [pc, #16]	@ (80064b4 <Get_TrgtAngleS+0x18>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	ee07 3a90 	vmov	s15, r3
}
 80064a8:	eeb0 0a67 	vmov.f32	s0, s15
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr
 80064b4:	200003bc 	.word	0x200003bc

080064b8 <INTC_sys>:

void INTC_sys(void)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	af00      	add	r7, sp, #0
	Msec_in++;					// msec
 80064bc:	4b14      	ldr	r3, [pc, #80]	@ (8006510 <INTC_sys+0x58>)
 80064be:	881b      	ldrh	r3, [r3, #0]
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	3301      	adds	r3, #1
 80064c4:	b29a      	uxth	r2, r3
 80064c6:	4b12      	ldr	r3, [pc, #72]	@ (8006510 <INTC_sys+0x58>)
 80064c8:	801a      	strh	r2, [r3, #0]
	if( Msec_in > 999 ){		// msec  sec
 80064ca:	4b11      	ldr	r3, [pc, #68]	@ (8006510 <INTC_sys+0x58>)
 80064cc:	881b      	ldrh	r3, [r3, #0]
 80064ce:	b29b      	uxth	r3, r3
 80064d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80064d4:	d309      	bcc.n	80064ea <INTC_sys+0x32>
		Msec_in  = 0;
 80064d6:	4b0e      	ldr	r3, [pc, #56]	@ (8006510 <INTC_sys+0x58>)
 80064d8:	2200      	movs	r2, #0
 80064da:	801a      	strh	r2, [r3, #0]
		Sec_in++;
 80064dc:	4b0d      	ldr	r3, [pc, #52]	@ (8006514 <INTC_sys+0x5c>)
 80064de:	781b      	ldrb	r3, [r3, #0]
 80064e0:	b2db      	uxtb	r3, r3
 80064e2:	3301      	adds	r3, #1
 80064e4:	b2da      	uxtb	r2, r3
 80064e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006514 <INTC_sys+0x5c>)
 80064e8:	701a      	strb	r2, [r3, #0]
	}
	if( Sec_in > 59 ){			// sec  min
 80064ea:	4b0a      	ldr	r3, [pc, #40]	@ (8006514 <INTC_sys+0x5c>)
 80064ec:	781b      	ldrb	r3, [r3, #0]
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	2b3b      	cmp	r3, #59	@ 0x3b
 80064f2:	d909      	bls.n	8006508 <INTC_sys+0x50>
		Sec_in = 0;
 80064f4:	4b07      	ldr	r3, [pc, #28]	@ (8006514 <INTC_sys+0x5c>)
 80064f6:	2200      	movs	r2, #0
 80064f8:	701a      	strb	r2, [r3, #0]
		Min_in++;
 80064fa:	4b07      	ldr	r3, [pc, #28]	@ (8006518 <INTC_sys+0x60>)
 80064fc:	781b      	ldrb	r3, [r3, #0]
 80064fe:	b2db      	uxtb	r3, r3
 8006500:	3301      	adds	r3, #1
 8006502:	b2da      	uxtb	r2, r3
 8006504:	4b04      	ldr	r3, [pc, #16]	@ (8006518 <INTC_sys+0x60>)
 8006506:	701a      	strb	r2, [r3, #0]
	}

	CTRL_pol();
 8006508:	f002 f8ee 	bl	80086e8 <CTRL_pol>
}
 800650c:	bf00      	nop
 800650e:	bd80      	pop	{r7, pc}
 8006510:	20000214 	.word	0x20000214
 8006514:	20000216 	.word	0x20000216
 8006518:	20000217 	.word	0x20000217

0800651c <CTRL_sta>:

void CTRL_sta( void )
{
 800651c:	b480      	push	{r7}
 800651e:	af00      	add	r7, sp, #0
	uc_CtrlFlag = TRUE;
 8006520:	4b03      	ldr	r3, [pc, #12]	@ (8006530 <CTRL_sta+0x14>)
 8006522:	2201      	movs	r2, #1
 8006524:	701a      	strb	r2, [r3, #0]
}
 8006526:	bf00      	nop
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr
 8006530:	20000348 	.word	0x20000348

08006534 <CTRL_stop>:

void CTRL_stop( void )
{
 8006534:	b580      	push	{r7, lr}
 8006536:	af00      	add	r7, sp, #0
	uc_CtrlFlag = FALSE;
 8006538:	4b05      	ldr	r3, [pc, #20]	@ (8006550 <CTRL_stop+0x1c>)
 800653a:	2200      	movs	r2, #0
 800653c:	701a      	strb	r2, [r3, #0]
	DCM_brakeMot( DCM_R );		// 
 800653e:	2000      	movs	r0, #0
 8006540:	f003 f910 	bl	8009764 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 8006544:	2001      	movs	r0, #1
 8006546:	f003 f90d 	bl	8009764 <DCM_brakeMot>
}
 800654a:	bf00      	nop
 800654c:	bd80      	pop	{r7, pc}
 800654e:	bf00      	nop
 8006550:	20000348 	.word	0x20000348

08006554 <CTRL_clrData>:

void CTRL_clrData( void )
{
 8006554:	b480      	push	{r7}
 8006556:	af00      	add	r7, sp, #0
	f_NowAngle		= 0;						// []   					1[msec]
	s_GyroVal		= 0;						// 
	f_GyroNowAngle	= 0;							// 
*/
	/*  */
	f_TrgtSpeed		= 0;						// []    [mm/s]			1[msec]
 8006558:	4b17      	ldr	r3, [pc, #92]	@ (80065b8 <CTRL_clrData+0x64>)
 800655a:	f04f 0200 	mov.w	r2, #0
 800655e:	601a      	str	r2, [r3, #0]
	f_TrgtDist 		= 0;						// []   				1[msec]
 8006560:	4b16      	ldr	r3, [pc, #88]	@ (80065bc <CTRL_clrData+0x68>)
 8006562:	f04f 0200 	mov.w	r2, #0
 8006566:	601a      	str	r2, [r3, #0]
	f_TrgtAngleS	= 0;							// []  [rad/s]			1[msec]
 8006568:	4b15      	ldr	r3, [pc, #84]	@ (80065c0 <CTRL_clrData+0x6c>)
 800656a:	f04f 0200 	mov.w	r2, #0
 800656e:	601a      	str	r2, [r3, #0]
	f_TrgtAngle		= 0;						// []   					1[msec]
 8006570:	4b14      	ldr	r3, [pc, #80]	@ (80065c4 <CTRL_clrData+0x70>)
 8006572:	f04f 0200 	mov.w	r2, #0
 8006576:	601a      	str	r2, [r3, #0]
	/*  */
//	f_SpeedErrSum	= 0;
//	f_DistErrSum 	= 0;						// []   			1[msec]
//	f_AngleSErrSum	= 0;
//	f_AngleErrSum 	= 0;						// []   			1[msec]
	f_ErrSpeedBuf	= 0;
 8006578:	4b13      	ldr	r3, [pc, #76]	@ (80065c8 <CTRL_clrData+0x74>)
 800657a:	f04f 0200 	mov.w	r2, #0
 800657e:	601a      	str	r2, [r3, #0]
	f_ErrDistBuf	= 0;						// []     		1[msec]
 8006580:	4b12      	ldr	r3, [pc, #72]	@ (80065cc <CTRL_clrData+0x78>)
 8006582:	f04f 0200 	mov.w	r2, #0
 8006586:	601a      	str	r2, [r3, #0]
	f_ErrAngleSBuf  = 0;
 8006588:	4b11      	ldr	r3, [pc, #68]	@ (80065d0 <CTRL_clrData+0x7c>)
 800658a:	f04f 0200 	mov.w	r2, #0
 800658e:	601a      	str	r2, [r3, #0]
	l_FrontSen_vErr		=0;
 8006590:	4b10      	ldr	r3, [pc, #64]	@ (80065d4 <CTRL_clrData+0x80>)
 8006592:	2200      	movs	r2, #0
 8006594:	601a      	str	r2, [r3, #0]
	l_FrontSen_OmegaErr		=0;
 8006596:	4b10      	ldr	r3, [pc, #64]	@ (80065d8 <CTRL_clrData+0x84>)
 8006598:	2200      	movs	r2, #0
 800659a:	601a      	str	r2, [r3, #0]
	f_ErrFrontSen_vBuf	= 0;
 800659c:	4b0f      	ldr	r3, [pc, #60]	@ (80065dc <CTRL_clrData+0x88>)
 800659e:	f04f 0200 	mov.w	r2, #0
 80065a2:	601a      	str	r2, [r3, #0]
	f_ErrFrontSen_OmegaBuf	= 0;
 80065a4:	4b0e      	ldr	r3, [pc, #56]	@ (80065e0 <CTRL_clrData+0x8c>)
 80065a6:	f04f 0200 	mov.w	r2, #0
 80065aa:	601a      	str	r2, [r3, #0]
}
 80065ac:	bf00      	nop
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr
 80065b6:	bf00      	nop
 80065b8:	20000374 	.word	0x20000374
 80065bc:	20000390 	.word	0x20000390
 80065c0:	200003bc 	.word	0x200003bc
 80065c4:	200003d4 	.word	0x200003d4
 80065c8:	20000378 	.word	0x20000378
 80065cc:	200003e0 	.word	0x200003e0
 80065d0:	200003c0 	.word	0x200003c0
 80065d4:	200003e4 	.word	0x200003e4
 80065d8:	200003e8 	.word	0x200003e8
 80065dc:	200003ec 	.word	0x200003ec
 80065e0:	200003f0 	.word	0x200003f0

080065e4 <CTRL_clrAngleErrSum>:

void CTRL_clrAngleErrSum(void){
 80065e4:	b480      	push	{r7}
 80065e6:	af00      	add	r7, sp, #0
	f_AngleErrSum = 0.0;
 80065e8:	4b06      	ldr	r3, [pc, #24]	@ (8006604 <CTRL_clrAngleErrSum+0x20>)
 80065ea:	f04f 0200 	mov.w	r2, #0
 80065ee:	601a      	str	r2, [r3, #0]
	f_AngleSErrSum = 0.0;
 80065f0:	4b05      	ldr	r3, [pc, #20]	@ (8006608 <CTRL_clrAngleErrSum+0x24>)
 80065f2:	f04f 0200 	mov.w	r2, #0
 80065f6:	601a      	str	r2, [r3, #0]
}
 80065f8:	bf00      	nop
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
 8006602:	bf00      	nop
 8006604:	200003d8 	.word	0x200003d8
 8006608:	200003c4 	.word	0x200003c4

0800660c <CTRL_clrSpeedErrSum>:

void CTRL_clrSpeedErrSum(void){
 800660c:	b480      	push	{r7}
 800660e:	af00      	add	r7, sp, #0
	f_SpeedErrSum	= 0;
 8006610:	4b06      	ldr	r3, [pc, #24]	@ (800662c <CTRL_clrSpeedErrSum+0x20>)
 8006612:	f04f 0200 	mov.w	r2, #0
 8006616:	601a      	str	r2, [r3, #0]
	f_DistErrSum 	= 0;
 8006618:	4b05      	ldr	r3, [pc, #20]	@ (8006630 <CTRL_clrSpeedErrSum+0x24>)
 800661a:	f04f 0200 	mov.w	r2, #0
 800661e:	601a      	str	r2, [r3, #0]
}
 8006620:	bf00      	nop
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop
 800662c:	2000037c 	.word	0x2000037c
 8006630:	200003a0 	.word	0x200003a0

08006634 <CTRL_clrNowData>:

void CTRL_clrNowData(void)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	af00      	add	r7, sp, #0
	ENC_clr();
 8006638:	f003 f8f2 	bl	8009820 <ENC_clr>
	l_CntR			= 0;						// 
 800663c:	4b11      	ldr	r3, [pc, #68]	@ (8006684 <CTRL_clrNowData+0x50>)
 800663e:	2200      	movs	r2, #0
 8006640:	601a      	str	r2, [r3, #0]
	l_CntL			= 0;						// 
 8006642:	4b11      	ldr	r3, [pc, #68]	@ (8006688 <CTRL_clrNowData+0x54>)
 8006644:	2200      	movs	r2, #0
 8006646:	601a      	str	r2, [r3, #0]

	/*  */
	f_NowDist 		= 0;						// 
 8006648:	4b10      	ldr	r3, [pc, #64]	@ (800668c <CTRL_clrNowData+0x58>)
 800664a:	f04f 0200 	mov.w	r2, #0
 800664e:	601a      	str	r2, [r3, #0]
	f_NowDistR 		= 0;
 8006650:	4b0f      	ldr	r3, [pc, #60]	@ (8006690 <CTRL_clrNowData+0x5c>)
 8006652:	f04f 0200 	mov.w	r2, #0
 8006656:	601a      	str	r2, [r3, #0]
	f_NowDistL 		= 0;
 8006658:	4b0e      	ldr	r3, [pc, #56]	@ (8006694 <CTRL_clrNowData+0x60>)
 800665a:	f04f 0200 	mov.w	r2, #0
 800665e:	601a      	str	r2, [r3, #0]
	f_NowSpeed		= 0;						// []    [mm/s]			1[msec]
 8006660:	4b0d      	ldr	r3, [pc, #52]	@ (8006698 <CTRL_clrNowData+0x64>)
 8006662:	f04f 0200 	mov.w	r2, #0
 8006666:	601a      	str	r2, [r3, #0]
	f_NowAngle		= 0;						// []   					1[msec]
 8006668:	4b0c      	ldr	r3, [pc, #48]	@ (800669c <CTRL_clrNowData+0x68>)
 800666a:	f04f 0200 	mov.w	r2, #0
 800666e:	601a      	str	r2, [r3, #0]
	s_GyroVal		= 0;						// 
 8006670:	4b0b      	ldr	r3, [pc, #44]	@ (80066a0 <CTRL_clrNowData+0x6c>)
 8006672:	2200      	movs	r2, #0
 8006674:	801a      	strh	r2, [r3, #0]
	f_GyroNowAngle	= 0;							// 
 8006676:	4b0b      	ldr	r3, [pc, #44]	@ (80066a4 <CTRL_clrNowData+0x70>)
 8006678:	f04f 0200 	mov.w	r2, #0
 800667c:	601a      	str	r2, [r3, #0]
}
 800667e:	bf00      	nop
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	2000034c 	.word	0x2000034c
 8006688:	20000350 	.word	0x20000350
 800668c:	20000394 	.word	0x20000394
 8006690:	20000398 	.word	0x20000398
 8006694:	2000039c 	.word	0x2000039c
 8006698:	20000370 	.word	0x20000370
 800669c:	200003d0 	.word	0x200003d0
 80066a0:	20000402 	.word	0x20000402
 80066a4:	20000404 	.word	0x20000404

080066a8 <CTRL_setNowData_Err>:

void CTRL_setNowData_Err(/*float trgtDist, */float trgtAngle)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b082      	sub	sp, #8
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	ed87 0a01 	vstr	s0, [r7, #4]
	ENC_clr();
 80066b2:	f003 f8b5 	bl	8009820 <ENC_clr>
	l_CntR			= 0;						// 
 80066b6:	4b15      	ldr	r3, [pc, #84]	@ (800670c <CTRL_setNowData_Err+0x64>)
 80066b8:	2200      	movs	r2, #0
 80066ba:	601a      	str	r2, [r3, #0]
	l_CntL			= 0;						// 
 80066bc:	4b14      	ldr	r3, [pc, #80]	@ (8006710 <CTRL_setNowData_Err+0x68>)
 80066be:	2200      	movs	r2, #0
 80066c0:	601a      	str	r2, [r3, #0]

	/*  */
	f_NowDist 		= 0;//f_NowDist - trgtDist;//						// 
 80066c2:	4b14      	ldr	r3, [pc, #80]	@ (8006714 <CTRL_setNowData_Err+0x6c>)
 80066c4:	f04f 0200 	mov.w	r2, #0
 80066c8:	601a      	str	r2, [r3, #0]
	f_NowDistR 		= 0;
 80066ca:	4b13      	ldr	r3, [pc, #76]	@ (8006718 <CTRL_setNowData_Err+0x70>)
 80066cc:	f04f 0200 	mov.w	r2, #0
 80066d0:	601a      	str	r2, [r3, #0]
	f_NowDistL 		= 0;
 80066d2:	4b12      	ldr	r3, [pc, #72]	@ (800671c <CTRL_setNowData_Err+0x74>)
 80066d4:	f04f 0200 	mov.w	r2, #0
 80066d8:	601a      	str	r2, [r3, #0]
	f_NowSpeed		= 0;						// []    [mm/s]			1[msec]
 80066da:	4b11      	ldr	r3, [pc, #68]	@ (8006720 <CTRL_setNowData_Err+0x78>)
 80066dc:	f04f 0200 	mov.w	r2, #0
 80066e0:	601a      	str	r2, [r3, #0]
	f_NowAngle		= f_NowAngle - trgtAngle;						// []   					1[msec]
 80066e2:	4b10      	ldr	r3, [pc, #64]	@ (8006724 <CTRL_setNowData_Err+0x7c>)
 80066e4:	ed93 7a00 	vldr	s14, [r3]
 80066e8:	edd7 7a01 	vldr	s15, [r7, #4]
 80066ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80066f0:	4b0c      	ldr	r3, [pc, #48]	@ (8006724 <CTRL_setNowData_Err+0x7c>)
 80066f2:	edc3 7a00 	vstr	s15, [r3]
	s_GyroVal		= 0;						// 
 80066f6:	4b0c      	ldr	r3, [pc, #48]	@ (8006728 <CTRL_setNowData_Err+0x80>)
 80066f8:	2200      	movs	r2, #0
 80066fa:	801a      	strh	r2, [r3, #0]
	f_GyroNowAngle	= 0;							// 
 80066fc:	4b0b      	ldr	r3, [pc, #44]	@ (800672c <CTRL_setNowData_Err+0x84>)
 80066fe:	f04f 0200 	mov.w	r2, #0
 8006702:	601a      	str	r2, [r3, #0]
}
 8006704:	bf00      	nop
 8006706:	3708      	adds	r7, #8
 8006708:	46bd      	mov	sp, r7
 800670a:	bd80      	pop	{r7, pc}
 800670c:	2000034c 	.word	0x2000034c
 8006710:	20000350 	.word	0x20000350
 8006714:	20000394 	.word	0x20000394
 8006718:	20000398 	.word	0x20000398
 800671c:	2000039c 	.word	0x2000039c
 8006720:	20000370 	.word	0x20000370
 8006724:	200003d0 	.word	0x200003d0
 8006728:	20000402 	.word	0x20000402
 800672c:	20000404 	.word	0x20000404

08006730 <CTRL_setData>:

void CTRL_setData( stCTRL_DATA* p_data )
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b082      	sub	sp, #8
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
	/*  */
	en_Type					= p_data->en_ctrl_type;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	781a      	ldrb	r2, [r3, #0]
 800673c:	4b31      	ldr	r3, [pc, #196]	@ (8006804 <CTRL_setData+0xd4>)
 800673e:	701a      	strb	r2, [r3, #0]

	f_Jerk					= p_data->f_ctrl_jerk;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	4a30      	ldr	r2, [pc, #192]	@ (8006808 <CTRL_setData+0xd8>)
 8006746:	6013      	str	r3, [r2, #0]

	f_TrgtAcc				= p_data->f_ctrl_nowAcc;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	4a2f      	ldr	r2, [pc, #188]	@ (800680c <CTRL_setData+0xdc>)
 800674e:	6013      	str	r3, [r2, #0]
	f_BaseAcc				= p_data->f_ctrl_nowAcc;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	4a2e      	ldr	r2, [pc, #184]	@ (8006810 <CTRL_setData+0xe0>)
 8006756:	6013      	str	r3, [r2, #0]
	f_LastAcc				= p_data->f_ctrl_trgtAcc;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	691b      	ldr	r3, [r3, #16]
 800675c:	4a2d      	ldr	r2, [pc, #180]	@ (8006814 <CTRL_setData+0xe4>)
 800675e:	6013      	str	r3, [r2, #0]

	/*  */
//	f_TrgtAcc 				= p_data->f_ctrl_acc;
	f_TrgtSpeed				= p_data->f_ctrl_now;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	695b      	ldr	r3, [r3, #20]
 8006764:	4a2c      	ldr	r2, [pc, #176]	@ (8006818 <CTRL_setData+0xe8>)
 8006766:	6013      	str	r3, [r2, #0]
	f_BaseSpeed				= p_data->f_ctrl_now;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	695b      	ldr	r3, [r3, #20]
 800676c:	4a2b      	ldr	r2, [pc, #172]	@ (800681c <CTRL_setData+0xec>)
 800676e:	6013      	str	r3, [r2, #0]
	f_LastSpeed				= p_data->f_ctrl_trgt;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	699b      	ldr	r3, [r3, #24]
 8006774:	4a2a      	ldr	r2, [pc, #168]	@ (8006820 <CTRL_setData+0xf0>)
 8006776:	6013      	str	r3, [r2, #0]

	/*  */
	f_TrgtDist				= p_data->f_ctrl_nowDist;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	69db      	ldr	r3, [r3, #28]
 800677c:	4a29      	ldr	r2, [pc, #164]	@ (8006824 <CTRL_setData+0xf4>)
 800677e:	6013      	str	r3, [r2, #0]
	f_BaseDist 				= p_data->f_ctrl_nowDist;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	69db      	ldr	r3, [r3, #28]
 8006784:	4a28      	ldr	r2, [pc, #160]	@ (8006828 <CTRL_setData+0xf8>)
 8006786:	6013      	str	r3, [r2, #0]
	f_LastDist 				= p_data->f_ctrl_dist;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6a1b      	ldr	r3, [r3, #32]
 800678c:	4a27      	ldr	r2, [pc, #156]	@ (800682c <CTRL_setData+0xfc>)
 800678e:	6013      	str	r3, [r2, #0]

	//
	f_JerkAngle				= p_data->f_ctrl_jerkAngle;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006794:	4a26      	ldr	r2, [pc, #152]	@ (8006830 <CTRL_setData+0x100>)
 8006796:	6013      	str	r3, [r2, #0]
	f_TrgtAccAngle			= p_data->f_ctrl_nowAccAngle;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800679c:	4a25      	ldr	r2, [pc, #148]	@ (8006834 <CTRL_setData+0x104>)
 800679e:	6013      	str	r3, [r2, #0]
	f_BaseAccAngle			= p_data->f_ctrl_nowAccAngle;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067a4:	4a24      	ldr	r2, [pc, #144]	@ (8006838 <CTRL_setData+0x108>)
 80067a6:	6013      	str	r3, [r2, #0]
	f_LastAccAngle			= p_data->f_ctrl_trgtAccAngle;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ac:	4a23      	ldr	r2, [pc, #140]	@ (800683c <CTRL_setData+0x10c>)
 80067ae:	6013      	str	r3, [r2, #0]

	/*  */
//	f_AccAngleS 			= p_data->f_ctrl_accAngleS;
	f_TrgtAngleS			= p_data->f_ctrl_nowAngleS;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067b4:	4a22      	ldr	r2, [pc, #136]	@ (8006840 <CTRL_setData+0x110>)
 80067b6:	6013      	str	r3, [r2, #0]
	f_BaseAngleS			= p_data->f_ctrl_nowAngleS;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067bc:	4a21      	ldr	r2, [pc, #132]	@ (8006844 <CTRL_setData+0x114>)
 80067be:	6013      	str	r3, [r2, #0]
	f_LastAngleS			= p_data->f_ctrl_trgtAngleS;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067c4:	4a20      	ldr	r2, [pc, #128]	@ (8006848 <CTRL_setData+0x118>)
 80067c6:	6013      	str	r3, [r2, #0]

	/*  */
	f_TrgtAngle				= p_data->f_ctrl_nowAngle;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067cc:	4a1f      	ldr	r2, [pc, #124]	@ (800684c <CTRL_setData+0x11c>)
 80067ce:	6013      	str	r3, [r2, #0]
	f_BaseAngle 			= p_data->f_ctrl_nowAngle;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067d4:	4a1e      	ldr	r2, [pc, #120]	@ (8006850 <CTRL_setData+0x120>)
 80067d6:	6013      	str	r3, [r2, #0]
	f_LastAngle 			= p_data->f_ctrl_angle;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067dc:	4a1d      	ldr	r2, [pc, #116]	@ (8006854 <CTRL_setData+0x124>)
 80067de:	6013      	str	r3, [r2, #0]

	f_Time 					= 0;
 80067e0:	4b1d      	ldr	r3, [pc, #116]	@ (8006858 <CTRL_setData+0x128>)
 80067e2:	f04f 0200 	mov.w	r2, #0
 80067e6:	601a      	str	r2, [r3, #0]
	f_TrgtTime				= p_data->f_ctrl_time;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	4a1b      	ldr	r2, [pc, #108]	@ (800685c <CTRL_setData+0x12c>)
 80067ee:	6013      	str	r3, [r2, #0]

	EscapeWait			= 0;
 80067f0:	4b1b      	ldr	r3, [pc, #108]	@ (8006860 <CTRL_setData+0x130>)
 80067f2:	f04f 0200 	mov.w	r2, #0
 80067f6:	601a      	str	r2, [r3, #0]

	CTRL_sta();				// 
 80067f8:	f7ff fe90 	bl	800651c <CTRL_sta>

}
 80067fc:	bf00      	nop
 80067fe:	3708      	adds	r7, #8
 8006800:	46bd      	mov	sp, r7
 8006802:	bd80      	pop	{r7, pc}
 8006804:	200003fa 	.word	0x200003fa
 8006808:	20000358 	.word	0x20000358
 800680c:	20000360 	.word	0x20000360
 8006810:	2000035c 	.word	0x2000035c
 8006814:	20000364 	.word	0x20000364
 8006818:	20000374 	.word	0x20000374
 800681c:	20000368 	.word	0x20000368
 8006820:	2000036c 	.word	0x2000036c
 8006824:	20000390 	.word	0x20000390
 8006828:	20000388 	.word	0x20000388
 800682c:	2000038c 	.word	0x2000038c
 8006830:	200003a4 	.word	0x200003a4
 8006834:	200003ac 	.word	0x200003ac
 8006838:	200003a8 	.word	0x200003a8
 800683c:	200003b0 	.word	0x200003b0
 8006840:	200003bc 	.word	0x200003bc
 8006844:	200003b4 	.word	0x200003b4
 8006848:	200003b8 	.word	0x200003b8
 800684c:	200003d4 	.word	0x200003d4
 8006850:	200003c8 	.word	0x200003c8
 8006854:	200003cc 	.word	0x200003cc
 8006858:	20000354 	.word	0x20000354
 800685c:	20000008 	.word	0x20000008
 8006860:	200003fc 	.word	0x200003fc

08006864 <CTRL_refNow>:

void CTRL_refNow( void )
{
 8006864:	b480      	push	{r7}
 8006866:	b085      	sub	sp, #20
 8006868:	af00      	add	r7, sp, #0
	float f_speedR		= 0;							//  [mm/s]
 800686a:	f04f 0300 	mov.w	r3, #0
 800686e:	60fb      	str	r3, [r7, #12]
	float f_speedL		= 0;							//  [mm/s]
 8006870:	f04f 0300 	mov.w	r3, #0
 8006874:	60bb      	str	r3, [r7, #8]
	float f_r 			= F_CNT2MM(l_CntR);				//  [mm]
 8006876:	4b3c      	ldr	r3, [pc, #240]	@ (8006968 <CTRL_refNow+0x104>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	ee07 3a90 	vmov	s15, r3
 800687e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006882:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800696c <CTRL_refNow+0x108>
 8006886:	ee67 7a87 	vmul.f32	s15, s15, s14
 800688a:	edc7 7a01 	vstr	s15, [r7, #4]
	float f_l 			= F_CNT2MM(l_CntL);				//  [mm]
 800688e:	4b38      	ldr	r3, [pc, #224]	@ (8006970 <CTRL_refNow+0x10c>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	ee07 3a90 	vmov	s15, r3
 8006896:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800689a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800696c <CTRL_refNow+0x108>
 800689e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80068a2:	edc7 7a00 	vstr	s15, [r7]

	/*  */
	f_speedR = f_r * 1000.0;								//  [mm/s] ( [] * 1(0.0509[mm]) * 1000(msecsec) 
 80068a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80068aa:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8006974 <CTRL_refNow+0x110>
 80068ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80068b2:	edc7 7a03 	vstr	s15, [r7, #12]
	f_speedL = f_l * 1000.0;								//  [mm/s] ( [] * 1(0.0509[mm]) * 1000(msecsec) 
 80068b6:	edd7 7a00 	vldr	s15, [r7]
 80068ba:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8006974 <CTRL_refNow+0x110>
 80068be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80068c2:	edc7 7a02 	vstr	s15, [r7, #8]
	f_NowSpeed  = ( f_speedR + f_speedL ) / 2;			//  [1mm/s] 
 80068c6:	ed97 7a03 	vldr	s14, [r7, #12]
 80068ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80068ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80068d2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80068d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80068da:	4b27      	ldr	r3, [pc, #156]	@ (8006978 <CTRL_refNow+0x114>)
 80068dc:	edc3 7a00 	vstr	s15, [r3]
	
	/*motor AngleS*/
	f_MotorR_AngleS	= f_speedR /(PI*TIRE_D)*GEAR_RATIO;
 80068e0:	ed97 7a03 	vldr	s14, [r7, #12]
 80068e4:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800697c <CTRL_refNow+0x118>
 80068e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80068ec:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8006980 <CTRL_refNow+0x11c>
 80068f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80068f4:	4b23      	ldr	r3, [pc, #140]	@ (8006984 <CTRL_refNow+0x120>)
 80068f6:	edc3 7a00 	vstr	s15, [r3]
	f_MotorL_AngleS = f_speedL /(PI*TIRE_D)*GEAR_RATIO;
 80068fa:	ed97 7a02 	vldr	s14, [r7, #8]
 80068fe:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 800697c <CTRL_refNow+0x118>
 8006902:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006906:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8006980 <CTRL_refNow+0x11c>
 800690a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800690e:	4b1e      	ldr	r3, [pc, #120]	@ (8006988 <CTRL_refNow+0x124>)
 8006910:	edc3 7a00 	vstr	s15, [r3]

	/*  */
	f_NowDistR += f_r;									// 
 8006914:	4b1d      	ldr	r3, [pc, #116]	@ (800698c <CTRL_refNow+0x128>)
 8006916:	ed93 7a00 	vldr	s14, [r3]
 800691a:	edd7 7a01 	vldr	s15, [r7, #4]
 800691e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006922:	4b1a      	ldr	r3, [pc, #104]	@ (800698c <CTRL_refNow+0x128>)
 8006924:	edc3 7a00 	vstr	s15, [r3]
	f_NowDistL += f_l;									// 
 8006928:	4b19      	ldr	r3, [pc, #100]	@ (8006990 <CTRL_refNow+0x12c>)
 800692a:	ed93 7a00 	vldr	s14, [r3]
 800692e:	edd7 7a00 	vldr	s15, [r7]
 8006932:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006936:	4b16      	ldr	r3, [pc, #88]	@ (8006990 <CTRL_refNow+0x12c>)
 8006938:	edc3 7a00 	vstr	s15, [r3]
	f_NowDist  = ( f_NowDistR + f_NowDistL ) / 2.0;		// 
 800693c:	4b13      	ldr	r3, [pc, #76]	@ (800698c <CTRL_refNow+0x128>)
 800693e:	ed93 7a00 	vldr	s14, [r3]
 8006942:	4b13      	ldr	r3, [pc, #76]	@ (8006990 <CTRL_refNow+0x12c>)
 8006944:	edd3 7a00 	vldr	s15, [r3]
 8006948:	ee37 7a27 	vadd.f32	s14, s14, s15
 800694c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8006950:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006954:	4b0f      	ldr	r3, [pc, #60]	@ (8006994 <CTRL_refNow+0x130>)
 8006956:	edc3 7a00 	vstr	s15, [r3]
//	f_NowDist  += (f_r + f_l) / 2.0; 	//setNowdata
}
 800695a:	bf00      	nop
 800695c:	3714      	adds	r7, #20
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr
 8006966:	bf00      	nop
 8006968:	2000034c 	.word	0x2000034c
 800696c:	3721c00b 	.word	0x3721c00b
 8006970:	20000350 	.word	0x20000350
 8006974:	447a0000 	.word	0x447a0000
 8006978:	20000370 	.word	0x20000370
 800697c:	3d21c00b 	.word	0x3d21c00b
 8006980:	40940000 	.word	0x40940000
 8006984:	20000380 	.word	0x20000380
 8006988:	20000384 	.word	0x20000384
 800698c:	20000398 	.word	0x20000398
 8006990:	2000039c 	.word	0x2000039c
 8006994:	20000394 	.word	0x20000394

08006998 <CTRL_refTarget>:

void CTRL_refTarget( void )
{
 8006998:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800699c:	af00      	add	r7, sp, #0
	/* mode */
	switch( en_Type ){
 800699e:	4bb8      	ldr	r3, [pc, #736]	@ (8006c80 <CTRL_refTarget+0x2e8>)
 80069a0:	781b      	ldrb	r3, [r3, #0]
 80069a2:	2b0e      	cmp	r3, #14
 80069a4:	f201 814e 	bhi.w	8007c44 <CTRL_refTarget+0x12ac>
 80069a8:	a201      	add	r2, pc, #4	@ (adr r2, 80069b0 <CTRL_refTarget+0x18>)
 80069aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ae:	bf00      	nop
 80069b0:	080069ed 	.word	0x080069ed
 80069b4:	08006b13 	.word	0x08006b13
 80069b8:	08006b1f 	.word	0x08006b1f
 80069bc:	080069ed 	.word	0x080069ed
 80069c0:	08006b13 	.word	0x08006b13
 80069c4:	08006b1f 	.word	0x08006b1f
 80069c8:	08007c45 	.word	0x08007c45
 80069cc:	08006cb9 	.word	0x08006cb9
 80069d0:	08006ed5 	.word	0x08006ed5
 80069d4:	08006ee1 	.word	0x08006ee1
 80069d8:	080071cb 	.word	0x080071cb
 80069dc:	0800729d 	.word	0x0800729d
 80069e0:	08007603 	.word	0x08007603
 80069e4:	08007821 	.word	0x08007821
 80069e8:	08007b9b 	.word	0x08007b9b

		/* acc(straight) */
		case CTRL_ACC:
		case CTRL_SKEW_ACC:
			f_TrgtAcc += f_Jerk*0.001;
 80069ec:	4ba5      	ldr	r3, [pc, #660]	@ (8006c84 <CTRL_refTarget+0x2ec>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4618      	mov	r0, r3
 80069f2:	f7f9 fdd1 	bl	8000598 <__aeabi_f2d>
 80069f6:	4604      	mov	r4, r0
 80069f8:	460d      	mov	r5, r1
 80069fa:	4ba3      	ldr	r3, [pc, #652]	@ (8006c88 <CTRL_refTarget+0x2f0>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4618      	mov	r0, r3
 8006a00:	f7f9 fdca 	bl	8000598 <__aeabi_f2d>
 8006a04:	a39c      	add	r3, pc, #624	@ (adr r3, 8006c78 <CTRL_refTarget+0x2e0>)
 8006a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a0a:	f7f9 fe1d 	bl	8000648 <__aeabi_dmul>
 8006a0e:	4602      	mov	r2, r0
 8006a10:	460b      	mov	r3, r1
 8006a12:	4620      	mov	r0, r4
 8006a14:	4629      	mov	r1, r5
 8006a16:	f7f9 fc61 	bl	80002dc <__adddf3>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	4610      	mov	r0, r2
 8006a20:	4619      	mov	r1, r3
 8006a22:	f7fa f909 	bl	8000c38 <__aeabi_d2f>
 8006a26:	4603      	mov	r3, r0
 8006a28:	4a96      	ldr	r2, [pc, #600]	@ (8006c84 <CTRL_refTarget+0x2ec>)
 8006a2a:	6013      	str	r3, [r2, #0]

			if(f_BaseAcc > 0){
 8006a2c:	4b97      	ldr	r3, [pc, #604]	@ (8006c8c <CTRL_refTarget+0x2f4>)
 8006a2e:	edd3 7a00 	vldr	s15, [r3]
 8006a32:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a3a:	dd0c      	ble.n	8006a56 <CTRL_refTarget+0xbe>
				if(f_TrgtAcc < 0.0){
 8006a3c:	4b91      	ldr	r3, [pc, #580]	@ (8006c84 <CTRL_refTarget+0x2ec>)
 8006a3e:	edd3 7a00 	vldr	s15, [r3]
 8006a42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a4a:	d513      	bpl.n	8006a74 <CTRL_refTarget+0xdc>
					f_TrgtAcc = 0.0;
 8006a4c:	4b8d      	ldr	r3, [pc, #564]	@ (8006c84 <CTRL_refTarget+0x2ec>)
 8006a4e:	f04f 0200 	mov.w	r2, #0
 8006a52:	601a      	str	r2, [r3, #0]
 8006a54:	e00e      	b.n	8006a74 <CTRL_refTarget+0xdc>
				}
			}else{
				if(f_TrgtAcc > f_LastAcc){
 8006a56:	4b8b      	ldr	r3, [pc, #556]	@ (8006c84 <CTRL_refTarget+0x2ec>)
 8006a58:	ed93 7a00 	vldr	s14, [r3]
 8006a5c:	4b8c      	ldr	r3, [pc, #560]	@ (8006c90 <CTRL_refTarget+0x2f8>)
 8006a5e:	edd3 7a00 	vldr	s15, [r3]
 8006a62:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006a66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a6a:	dd03      	ble.n	8006a74 <CTRL_refTarget+0xdc>
					f_TrgtAcc = f_LastAcc;
 8006a6c:	4b88      	ldr	r3, [pc, #544]	@ (8006c90 <CTRL_refTarget+0x2f8>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a84      	ldr	r2, [pc, #528]	@ (8006c84 <CTRL_refTarget+0x2ec>)
 8006a72:	6013      	str	r3, [r2, #0]
				}
			}

			if( f_TrgtSpeed < (f_LastSpeed -(f_TrgtAcc * 0.001)) ){								// 
 8006a74:	4b87      	ldr	r3, [pc, #540]	@ (8006c94 <CTRL_refTarget+0x2fc>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f7f9 fd8d 	bl	8000598 <__aeabi_f2d>
 8006a7e:	4604      	mov	r4, r0
 8006a80:	460d      	mov	r5, r1
 8006a82:	4b85      	ldr	r3, [pc, #532]	@ (8006c98 <CTRL_refTarget+0x300>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4618      	mov	r0, r3
 8006a88:	f7f9 fd86 	bl	8000598 <__aeabi_f2d>
 8006a8c:	4680      	mov	r8, r0
 8006a8e:	4689      	mov	r9, r1
 8006a90:	4b7c      	ldr	r3, [pc, #496]	@ (8006c84 <CTRL_refTarget+0x2ec>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4618      	mov	r0, r3
 8006a96:	f7f9 fd7f 	bl	8000598 <__aeabi_f2d>
 8006a9a:	a377      	add	r3, pc, #476	@ (adr r3, 8006c78 <CTRL_refTarget+0x2e0>)
 8006a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aa0:	f7f9 fdd2 	bl	8000648 <__aeabi_dmul>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	460b      	mov	r3, r1
 8006aa8:	4640      	mov	r0, r8
 8006aaa:	4649      	mov	r1, r9
 8006aac:	f7f9 fc14 	bl	80002d8 <__aeabi_dsub>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	460b      	mov	r3, r1
 8006ab4:	4620      	mov	r0, r4
 8006ab6:	4629      	mov	r1, r5
 8006ab8:	f7fa f838 	bl	8000b2c <__aeabi_dcmplt>
 8006abc:	4603      	mov	r3, r0
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d021      	beq.n	8006b06 <CTRL_refTarget+0x16e>
//			if( f_TrgtSpeed < f_LastSpeed ){
				f_TrgtSpeed += f_TrgtAcc * 0.001;									// 
 8006ac2:	4b74      	ldr	r3, [pc, #464]	@ (8006c94 <CTRL_refTarget+0x2fc>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f7f9 fd66 	bl	8000598 <__aeabi_f2d>
 8006acc:	4604      	mov	r4, r0
 8006ace:	460d      	mov	r5, r1
 8006ad0:	4b6c      	ldr	r3, [pc, #432]	@ (8006c84 <CTRL_refTarget+0x2ec>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	f7f9 fd5f 	bl	8000598 <__aeabi_f2d>
 8006ada:	a367      	add	r3, pc, #412	@ (adr r3, 8006c78 <CTRL_refTarget+0x2e0>)
 8006adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae0:	f7f9 fdb2 	bl	8000648 <__aeabi_dmul>
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	460b      	mov	r3, r1
 8006ae8:	4620      	mov	r0, r4
 8006aea:	4629      	mov	r1, r5
 8006aec:	f7f9 fbf6 	bl	80002dc <__adddf3>
 8006af0:	4602      	mov	r2, r0
 8006af2:	460b      	mov	r3, r1
 8006af4:	4610      	mov	r0, r2
 8006af6:	4619      	mov	r1, r3
 8006af8:	f7fa f89e 	bl	8000c38 <__aeabi_d2f>
 8006afc:	4603      	mov	r3, r0
 8006afe:	4a65      	ldr	r2, [pc, #404]	@ (8006c94 <CTRL_refTarget+0x2fc>)
 8006b00:	6013      	str	r3, [r2, #0]
			}
			else{
				f_TrgtSpeed = f_LastSpeed;
			}

			break;
 8006b02:	f001 b8a0 	b.w	8007c46 <CTRL_refTarget+0x12ae>
				f_TrgtSpeed = f_LastSpeed;
 8006b06:	4b64      	ldr	r3, [pc, #400]	@ (8006c98 <CTRL_refTarget+0x300>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a62      	ldr	r2, [pc, #392]	@ (8006c94 <CTRL_refTarget+0x2fc>)
 8006b0c:	6013      	str	r3, [r2, #0]
			break;
 8006b0e:	f001 b89a 	b.w	8007c46 <CTRL_refTarget+0x12ae>

		/* const(straight) */
		case CTRL_CONST:
		case CTRL_SKEW_CONST:
			f_TrgtSpeed = f_BaseSpeed;														// 
 8006b12:	4b62      	ldr	r3, [pc, #392]	@ (8006c9c <CTRL_refTarget+0x304>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a5f      	ldr	r2, [pc, #380]	@ (8006c94 <CTRL_refTarget+0x2fc>)
 8006b18:	6013      	str	r3, [r2, #0]
			break;
 8006b1a:	f001 b894 	b.w	8007c46 <CTRL_refTarget+0x12ae>

		/* dec(straight) */
		case CTRL_DEC:
		case CTRL_SKEW_DEC:
			f_TrgtAcc += f_Jerk*0.001;
 8006b1e:	4b59      	ldr	r3, [pc, #356]	@ (8006c84 <CTRL_refTarget+0x2ec>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4618      	mov	r0, r3
 8006b24:	f7f9 fd38 	bl	8000598 <__aeabi_f2d>
 8006b28:	4604      	mov	r4, r0
 8006b2a:	460d      	mov	r5, r1
 8006b2c:	4b56      	ldr	r3, [pc, #344]	@ (8006c88 <CTRL_refTarget+0x2f0>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4618      	mov	r0, r3
 8006b32:	f7f9 fd31 	bl	8000598 <__aeabi_f2d>
 8006b36:	a350      	add	r3, pc, #320	@ (adr r3, 8006c78 <CTRL_refTarget+0x2e0>)
 8006b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b3c:	f7f9 fd84 	bl	8000648 <__aeabi_dmul>
 8006b40:	4602      	mov	r2, r0
 8006b42:	460b      	mov	r3, r1
 8006b44:	4620      	mov	r0, r4
 8006b46:	4629      	mov	r1, r5
 8006b48:	f7f9 fbc8 	bl	80002dc <__adddf3>
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	460b      	mov	r3, r1
 8006b50:	4610      	mov	r0, r2
 8006b52:	4619      	mov	r1, r3
 8006b54:	f7fa f870 	bl	8000c38 <__aeabi_d2f>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	4a4a      	ldr	r2, [pc, #296]	@ (8006c84 <CTRL_refTarget+0x2ec>)
 8006b5c:	6013      	str	r3, [r2, #0]

			if(f_BaseAcc < 0){
 8006b5e:	4b4b      	ldr	r3, [pc, #300]	@ (8006c8c <CTRL_refTarget+0x2f4>)
 8006b60:	edd3 7a00 	vldr	s15, [r3]
 8006b64:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b6c:	d50c      	bpl.n	8006b88 <CTRL_refTarget+0x1f0>
				if(f_TrgtAcc > 0.0){
 8006b6e:	4b45      	ldr	r3, [pc, #276]	@ (8006c84 <CTRL_refTarget+0x2ec>)
 8006b70:	edd3 7a00 	vldr	s15, [r3]
 8006b74:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b7c:	dd13      	ble.n	8006ba6 <CTRL_refTarget+0x20e>
					f_TrgtAcc = 0.0;
 8006b7e:	4b41      	ldr	r3, [pc, #260]	@ (8006c84 <CTRL_refTarget+0x2ec>)
 8006b80:	f04f 0200 	mov.w	r2, #0
 8006b84:	601a      	str	r2, [r3, #0]
 8006b86:	e00e      	b.n	8006ba6 <CTRL_refTarget+0x20e>
				}
			}else{
				if(f_TrgtAcc < f_LastAcc){
 8006b88:	4b3e      	ldr	r3, [pc, #248]	@ (8006c84 <CTRL_refTarget+0x2ec>)
 8006b8a:	ed93 7a00 	vldr	s14, [r3]
 8006b8e:	4b40      	ldr	r3, [pc, #256]	@ (8006c90 <CTRL_refTarget+0x2f8>)
 8006b90:	edd3 7a00 	vldr	s15, [r3]
 8006b94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006b98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b9c:	d503      	bpl.n	8006ba6 <CTRL_refTarget+0x20e>
					f_TrgtAcc = f_LastAcc;
 8006b9e:	4b3c      	ldr	r3, [pc, #240]	@ (8006c90 <CTRL_refTarget+0x2f8>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a38      	ldr	r2, [pc, #224]	@ (8006c84 <CTRL_refTarget+0x2ec>)
 8006ba4:	6013      	str	r3, [r2, #0]
				}
			}

			/* speed CTRL + position CTRL */
			if( f_TrgtSpeed > (f_LastSpeed +(f_TrgtAcc * 0.001))){								// 
 8006ba6:	4b3b      	ldr	r3, [pc, #236]	@ (8006c94 <CTRL_refTarget+0x2fc>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4618      	mov	r0, r3
 8006bac:	f7f9 fcf4 	bl	8000598 <__aeabi_f2d>
 8006bb0:	4604      	mov	r4, r0
 8006bb2:	460d      	mov	r5, r1
 8006bb4:	4b38      	ldr	r3, [pc, #224]	@ (8006c98 <CTRL_refTarget+0x300>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4618      	mov	r0, r3
 8006bba:	f7f9 fced 	bl	8000598 <__aeabi_f2d>
 8006bbe:	4680      	mov	r8, r0
 8006bc0:	4689      	mov	r9, r1
 8006bc2:	4b30      	ldr	r3, [pc, #192]	@ (8006c84 <CTRL_refTarget+0x2ec>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f7f9 fce6 	bl	8000598 <__aeabi_f2d>
 8006bcc:	a32a      	add	r3, pc, #168	@ (adr r3, 8006c78 <CTRL_refTarget+0x2e0>)
 8006bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd2:	f7f9 fd39 	bl	8000648 <__aeabi_dmul>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	460b      	mov	r3, r1
 8006bda:	4640      	mov	r0, r8
 8006bdc:	4649      	mov	r1, r9
 8006bde:	f7f9 fb7d 	bl	80002dc <__adddf3>
 8006be2:	4602      	mov	r2, r0
 8006be4:	460b      	mov	r3, r1
 8006be6:	4620      	mov	r0, r4
 8006be8:	4629      	mov	r1, r5
 8006bea:	f7f9 ffbd 	bl	8000b68 <__aeabi_dcmpgt>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d057      	beq.n	8006ca4 <CTRL_refTarget+0x30c>
//			if( f_TrgtSpeed > f_LastSpeed){								// 
				f_TrgtSpeed += f_TrgtAcc * 0.001;									// 
 8006bf4:	4b27      	ldr	r3, [pc, #156]	@ (8006c94 <CTRL_refTarget+0x2fc>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f7f9 fccd 	bl	8000598 <__aeabi_f2d>
 8006bfe:	4604      	mov	r4, r0
 8006c00:	460d      	mov	r5, r1
 8006c02:	4b20      	ldr	r3, [pc, #128]	@ (8006c84 <CTRL_refTarget+0x2ec>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4618      	mov	r0, r3
 8006c08:	f7f9 fcc6 	bl	8000598 <__aeabi_f2d>
 8006c0c:	a31a      	add	r3, pc, #104	@ (adr r3, 8006c78 <CTRL_refTarget+0x2e0>)
 8006c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c12:	f7f9 fd19 	bl	8000648 <__aeabi_dmul>
 8006c16:	4602      	mov	r2, r0
 8006c18:	460b      	mov	r3, r1
 8006c1a:	4620      	mov	r0, r4
 8006c1c:	4629      	mov	r1, r5
 8006c1e:	f7f9 fb5d 	bl	80002dc <__adddf3>
 8006c22:	4602      	mov	r2, r0
 8006c24:	460b      	mov	r3, r1
 8006c26:	4610      	mov	r0, r2
 8006c28:	4619      	mov	r1, r3
 8006c2a:	f7fa f805 	bl	8000c38 <__aeabi_d2f>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	4a18      	ldr	r2, [pc, #96]	@ (8006c94 <CTRL_refTarget+0x2fc>)
 8006c32:	6013      	str	r3, [r2, #0]
				f_TrgtDist  += f_TrgtSpeed * 0.001;		// 
 8006c34:	4b1a      	ldr	r3, [pc, #104]	@ (8006ca0 <CTRL_refTarget+0x308>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f7f9 fcad 	bl	8000598 <__aeabi_f2d>
 8006c3e:	4604      	mov	r4, r0
 8006c40:	460d      	mov	r5, r1
 8006c42:	4b14      	ldr	r3, [pc, #80]	@ (8006c94 <CTRL_refTarget+0x2fc>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4618      	mov	r0, r3
 8006c48:	f7f9 fca6 	bl	8000598 <__aeabi_f2d>
 8006c4c:	a30a      	add	r3, pc, #40	@ (adr r3, 8006c78 <CTRL_refTarget+0x2e0>)
 8006c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c52:	f7f9 fcf9 	bl	8000648 <__aeabi_dmul>
 8006c56:	4602      	mov	r2, r0
 8006c58:	460b      	mov	r3, r1
 8006c5a:	4620      	mov	r0, r4
 8006c5c:	4629      	mov	r1, r5
 8006c5e:	f7f9 fb3d 	bl	80002dc <__adddf3>
 8006c62:	4602      	mov	r2, r0
 8006c64:	460b      	mov	r3, r1
 8006c66:	4610      	mov	r0, r2
 8006c68:	4619      	mov	r1, r3
 8006c6a:	f7f9 ffe5 	bl	8000c38 <__aeabi_d2f>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	4a0b      	ldr	r2, [pc, #44]	@ (8006ca0 <CTRL_refTarget+0x308>)
 8006c72:	6013      	str	r3, [r2, #0]
			/* position CTRL */
			else{
				f_TrgtSpeed = f_LastSpeed;
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8006c74:	f000 bfe7 	b.w	8007c46 <CTRL_refTarget+0x12ae>
 8006c78:	d2f1a9fc 	.word	0xd2f1a9fc
 8006c7c:	3f50624d 	.word	0x3f50624d
 8006c80:	200003fa 	.word	0x200003fa
 8006c84:	20000360 	.word	0x20000360
 8006c88:	20000358 	.word	0x20000358
 8006c8c:	2000035c 	.word	0x2000035c
 8006c90:	20000364 	.word	0x20000364
 8006c94:	20000374 	.word	0x20000374
 8006c98:	2000036c 	.word	0x2000036c
 8006c9c:	20000368 	.word	0x20000368
 8006ca0:	20000390 	.word	0x20000390
				f_TrgtSpeed = f_LastSpeed;
 8006ca4:	4bb0      	ldr	r3, [pc, #704]	@ (8006f68 <CTRL_refTarget+0x5d0>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4ab0      	ldr	r2, [pc, #704]	@ (8006f6c <CTRL_refTarget+0x5d4>)
 8006caa:	6013      	str	r3, [r2, #0]
				f_TrgtDist  = f_LastDist;													// 
 8006cac:	4bb0      	ldr	r3, [pc, #704]	@ (8006f70 <CTRL_refTarget+0x5d8>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4ab0      	ldr	r2, [pc, #704]	@ (8006f74 <CTRL_refTarget+0x5dc>)
 8006cb2:	6013      	str	r3, [r2, #0]
			break;
 8006cb4:	f000 bfc7 	b.w	8007c46 <CTRL_refTarget+0x12ae>

		/* acc(Turn) */
		case CTRL_ACC_TRUN:
			f_TrgtAccAngle += f_JerkAngle*0.001;
 8006cb8:	4baf      	ldr	r3, [pc, #700]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	f7f9 fc6b 	bl	8000598 <__aeabi_f2d>
 8006cc2:	4604      	mov	r4, r0
 8006cc4:	460d      	mov	r5, r1
 8006cc6:	4bad      	ldr	r3, [pc, #692]	@ (8006f7c <CTRL_refTarget+0x5e4>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4618      	mov	r0, r3
 8006ccc:	f7f9 fc64 	bl	8000598 <__aeabi_f2d>
 8006cd0:	a3a3      	add	r3, pc, #652	@ (adr r3, 8006f60 <CTRL_refTarget+0x5c8>)
 8006cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd6:	f7f9 fcb7 	bl	8000648 <__aeabi_dmul>
 8006cda:	4602      	mov	r2, r0
 8006cdc:	460b      	mov	r3, r1
 8006cde:	4620      	mov	r0, r4
 8006ce0:	4629      	mov	r1, r5
 8006ce2:	f7f9 fafb 	bl	80002dc <__adddf3>
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	460b      	mov	r3, r1
 8006cea:	4610      	mov	r0, r2
 8006cec:	4619      	mov	r1, r3
 8006cee:	f7f9 ffa3 	bl	8000c38 <__aeabi_d2f>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	4aa0      	ldr	r2, [pc, #640]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006cf6:	6013      	str	r3, [r2, #0]

			/* CCW  hidari*/
			if( f_LastAngle > 0 ){
 8006cf8:	4ba1      	ldr	r3, [pc, #644]	@ (8006f80 <CTRL_refTarget+0x5e8>)
 8006cfa:	edd3 7a00 	vldr	s15, [r3]
 8006cfe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d06:	dd72      	ble.n	8006dee <CTRL_refTarget+0x456>
				if(f_BaseAccAngle > 0){
 8006d08:	4b9e      	ldr	r3, [pc, #632]	@ (8006f84 <CTRL_refTarget+0x5ec>)
 8006d0a:	edd3 7a00 	vldr	s15, [r3]
 8006d0e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006d12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d16:	dd0c      	ble.n	8006d32 <CTRL_refTarget+0x39a>
					if(f_TrgtAccAngle < 0.0){
 8006d18:	4b97      	ldr	r3, [pc, #604]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006d1a:	edd3 7a00 	vldr	s15, [r3]
 8006d1e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006d22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d26:	d513      	bpl.n	8006d50 <CTRL_refTarget+0x3b8>
						f_TrgtAccAngle = 0.0;
 8006d28:	4b93      	ldr	r3, [pc, #588]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006d2a:	f04f 0200 	mov.w	r2, #0
 8006d2e:	601a      	str	r2, [r3, #0]
 8006d30:	e00e      	b.n	8006d50 <CTRL_refTarget+0x3b8>
					}
				}else{
					if(f_TrgtAccAngle > f_LastAccAngle){
 8006d32:	4b91      	ldr	r3, [pc, #580]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006d34:	ed93 7a00 	vldr	s14, [r3]
 8006d38:	4b93      	ldr	r3, [pc, #588]	@ (8006f88 <CTRL_refTarget+0x5f0>)
 8006d3a:	edd3 7a00 	vldr	s15, [r3]
 8006d3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d46:	dd03      	ble.n	8006d50 <CTRL_refTarget+0x3b8>
						f_TrgtAccAngle = f_LastAccAngle;
 8006d48:	4b8f      	ldr	r3, [pc, #572]	@ (8006f88 <CTRL_refTarget+0x5f0>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a8a      	ldr	r2, [pc, #552]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006d4e:	6013      	str	r3, [r2, #0]
					}
				}

				if ( f_TrgtAngleS < (f_LastAngleS -(f_TrgtAccAngle * 0.001)) ){
 8006d50:	4b8e      	ldr	r3, [pc, #568]	@ (8006f8c <CTRL_refTarget+0x5f4>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4618      	mov	r0, r3
 8006d56:	f7f9 fc1f 	bl	8000598 <__aeabi_f2d>
 8006d5a:	4604      	mov	r4, r0
 8006d5c:	460d      	mov	r5, r1
 8006d5e:	4b8c      	ldr	r3, [pc, #560]	@ (8006f90 <CTRL_refTarget+0x5f8>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4618      	mov	r0, r3
 8006d64:	f7f9 fc18 	bl	8000598 <__aeabi_f2d>
 8006d68:	4680      	mov	r8, r0
 8006d6a:	4689      	mov	r9, r1
 8006d6c:	4b82      	ldr	r3, [pc, #520]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4618      	mov	r0, r3
 8006d72:	f7f9 fc11 	bl	8000598 <__aeabi_f2d>
 8006d76:	a37a      	add	r3, pc, #488	@ (adr r3, 8006f60 <CTRL_refTarget+0x5c8>)
 8006d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d7c:	f7f9 fc64 	bl	8000648 <__aeabi_dmul>
 8006d80:	4602      	mov	r2, r0
 8006d82:	460b      	mov	r3, r1
 8006d84:	4640      	mov	r0, r8
 8006d86:	4649      	mov	r1, r9
 8006d88:	f7f9 faa6 	bl	80002d8 <__aeabi_dsub>
 8006d8c:	4602      	mov	r2, r0
 8006d8e:	460b      	mov	r3, r1
 8006d90:	4620      	mov	r0, r4
 8006d92:	4629      	mov	r1, r5
 8006d94:	f7f9 feca 	bl	8000b2c <__aeabi_dcmplt>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d021      	beq.n	8006de2 <CTRL_refTarget+0x44a>
					f_TrgtAngleS += f_TrgtAccAngle * 0.001;									// 
 8006d9e:	4b7b      	ldr	r3, [pc, #492]	@ (8006f8c <CTRL_refTarget+0x5f4>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4618      	mov	r0, r3
 8006da4:	f7f9 fbf8 	bl	8000598 <__aeabi_f2d>
 8006da8:	4604      	mov	r4, r0
 8006daa:	460d      	mov	r5, r1
 8006dac:	4b72      	ldr	r3, [pc, #456]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4618      	mov	r0, r3
 8006db2:	f7f9 fbf1 	bl	8000598 <__aeabi_f2d>
 8006db6:	a36a      	add	r3, pc, #424	@ (adr r3, 8006f60 <CTRL_refTarget+0x5c8>)
 8006db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dbc:	f7f9 fc44 	bl	8000648 <__aeabi_dmul>
 8006dc0:	4602      	mov	r2, r0
 8006dc2:	460b      	mov	r3, r1
 8006dc4:	4620      	mov	r0, r4
 8006dc6:	4629      	mov	r1, r5
 8006dc8:	f7f9 fa88 	bl	80002dc <__adddf3>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	460b      	mov	r3, r1
 8006dd0:	4610      	mov	r0, r2
 8006dd2:	4619      	mov	r1, r3
 8006dd4:	f7f9 ff30 	bl	8000c38 <__aeabi_d2f>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	4a6c      	ldr	r2, [pc, #432]	@ (8006f8c <CTRL_refTarget+0x5f4>)
 8006ddc:	6013      	str	r3, [r2, #0]
				}
				else{
					f_TrgtAngleS = f_LastAngleS;
				}
			}
			break;
 8006dde:	f000 bf32 	b.w	8007c46 <CTRL_refTarget+0x12ae>
					f_TrgtAngleS = f_LastAngleS;
 8006de2:	4b6b      	ldr	r3, [pc, #428]	@ (8006f90 <CTRL_refTarget+0x5f8>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a69      	ldr	r2, [pc, #420]	@ (8006f8c <CTRL_refTarget+0x5f4>)
 8006de8:	6013      	str	r3, [r2, #0]
			break;
 8006dea:	f000 bf2c 	b.w	8007c46 <CTRL_refTarget+0x12ae>
				if(f_BaseAccAngle < 0){
 8006dee:	4b65      	ldr	r3, [pc, #404]	@ (8006f84 <CTRL_refTarget+0x5ec>)
 8006df0:	edd3 7a00 	vldr	s15, [r3]
 8006df4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dfc:	d50c      	bpl.n	8006e18 <CTRL_refTarget+0x480>
					if(f_TrgtAccAngle > 0.0){
 8006dfe:	4b5e      	ldr	r3, [pc, #376]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006e00:	edd3 7a00 	vldr	s15, [r3]
 8006e04:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e0c:	dd13      	ble.n	8006e36 <CTRL_refTarget+0x49e>
						f_TrgtAccAngle = 0.0;
 8006e0e:	4b5a      	ldr	r3, [pc, #360]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006e10:	f04f 0200 	mov.w	r2, #0
 8006e14:	601a      	str	r2, [r3, #0]
 8006e16:	e00e      	b.n	8006e36 <CTRL_refTarget+0x49e>
					if(f_TrgtAccAngle < f_LastAccAngle){
 8006e18:	4b57      	ldr	r3, [pc, #348]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006e1a:	ed93 7a00 	vldr	s14, [r3]
 8006e1e:	4b5a      	ldr	r3, [pc, #360]	@ (8006f88 <CTRL_refTarget+0x5f0>)
 8006e20:	edd3 7a00 	vldr	s15, [r3]
 8006e24:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e2c:	d503      	bpl.n	8006e36 <CTRL_refTarget+0x49e>
						f_TrgtAccAngle = f_LastAccAngle;
 8006e2e:	4b56      	ldr	r3, [pc, #344]	@ (8006f88 <CTRL_refTarget+0x5f0>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a51      	ldr	r2, [pc, #324]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006e34:	6013      	str	r3, [r2, #0]
				if( f_TrgtAngleS > (f_LastAngleS +(f_TrgtAccAngle * 0.001)) ){
 8006e36:	4b55      	ldr	r3, [pc, #340]	@ (8006f8c <CTRL_refTarget+0x5f4>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	f7f9 fbac 	bl	8000598 <__aeabi_f2d>
 8006e40:	4604      	mov	r4, r0
 8006e42:	460d      	mov	r5, r1
 8006e44:	4b52      	ldr	r3, [pc, #328]	@ (8006f90 <CTRL_refTarget+0x5f8>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4618      	mov	r0, r3
 8006e4a:	f7f9 fba5 	bl	8000598 <__aeabi_f2d>
 8006e4e:	4680      	mov	r8, r0
 8006e50:	4689      	mov	r9, r1
 8006e52:	4b49      	ldr	r3, [pc, #292]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4618      	mov	r0, r3
 8006e58:	f7f9 fb9e 	bl	8000598 <__aeabi_f2d>
 8006e5c:	a340      	add	r3, pc, #256	@ (adr r3, 8006f60 <CTRL_refTarget+0x5c8>)
 8006e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e62:	f7f9 fbf1 	bl	8000648 <__aeabi_dmul>
 8006e66:	4602      	mov	r2, r0
 8006e68:	460b      	mov	r3, r1
 8006e6a:	4640      	mov	r0, r8
 8006e6c:	4649      	mov	r1, r9
 8006e6e:	f7f9 fa35 	bl	80002dc <__adddf3>
 8006e72:	4602      	mov	r2, r0
 8006e74:	460b      	mov	r3, r1
 8006e76:	4620      	mov	r0, r4
 8006e78:	4629      	mov	r1, r5
 8006e7a:	f7f9 fe75 	bl	8000b68 <__aeabi_dcmpgt>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d021      	beq.n	8006ec8 <CTRL_refTarget+0x530>
					f_TrgtAngleS += f_TrgtAccAngle * 0.001;									// 
 8006e84:	4b41      	ldr	r3, [pc, #260]	@ (8006f8c <CTRL_refTarget+0x5f4>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f7f9 fb85 	bl	8000598 <__aeabi_f2d>
 8006e8e:	4604      	mov	r4, r0
 8006e90:	460d      	mov	r5, r1
 8006e92:	4b39      	ldr	r3, [pc, #228]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4618      	mov	r0, r3
 8006e98:	f7f9 fb7e 	bl	8000598 <__aeabi_f2d>
 8006e9c:	a330      	add	r3, pc, #192	@ (adr r3, 8006f60 <CTRL_refTarget+0x5c8>)
 8006e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea2:	f7f9 fbd1 	bl	8000648 <__aeabi_dmul>
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	460b      	mov	r3, r1
 8006eaa:	4620      	mov	r0, r4
 8006eac:	4629      	mov	r1, r5
 8006eae:	f7f9 fa15 	bl	80002dc <__adddf3>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	4610      	mov	r0, r2
 8006eb8:	4619      	mov	r1, r3
 8006eba:	f7f9 febd 	bl	8000c38 <__aeabi_d2f>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	4a32      	ldr	r2, [pc, #200]	@ (8006f8c <CTRL_refTarget+0x5f4>)
 8006ec2:	6013      	str	r3, [r2, #0]
			break;
 8006ec4:	f000 bebf 	b.w	8007c46 <CTRL_refTarget+0x12ae>
					f_TrgtAngleS = f_LastAngleS;
 8006ec8:	4b31      	ldr	r3, [pc, #196]	@ (8006f90 <CTRL_refTarget+0x5f8>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a2f      	ldr	r2, [pc, #188]	@ (8006f8c <CTRL_refTarget+0x5f4>)
 8006ece:	6013      	str	r3, [r2, #0]
			break;
 8006ed0:	f000 beb9 	b.w	8007c46 <CTRL_refTarget+0x12ae>

		/* const(Turn) */
		case CTRL_CONST_TRUN:
			f_TrgtAngleS =f_BaseAngleS;
 8006ed4:	4b2f      	ldr	r3, [pc, #188]	@ (8006f94 <CTRL_refTarget+0x5fc>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a2c      	ldr	r2, [pc, #176]	@ (8006f8c <CTRL_refTarget+0x5f4>)
 8006eda:	6013      	str	r3, [r2, #0]
			break;
 8006edc:	f000 beb3 	b.w	8007c46 <CTRL_refTarget+0x12ae>

		/* dec(Turn) */
		case CTRL_DEC_TRUN:
			f_TrgtAccAngle += f_JerkAngle*0.001;
 8006ee0:	4b25      	ldr	r3, [pc, #148]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f7f9 fb57 	bl	8000598 <__aeabi_f2d>
 8006eea:	4604      	mov	r4, r0
 8006eec:	460d      	mov	r5, r1
 8006eee:	4b23      	ldr	r3, [pc, #140]	@ (8006f7c <CTRL_refTarget+0x5e4>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f7f9 fb50 	bl	8000598 <__aeabi_f2d>
 8006ef8:	a319      	add	r3, pc, #100	@ (adr r3, 8006f60 <CTRL_refTarget+0x5c8>)
 8006efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006efe:	f7f9 fba3 	bl	8000648 <__aeabi_dmul>
 8006f02:	4602      	mov	r2, r0
 8006f04:	460b      	mov	r3, r1
 8006f06:	4620      	mov	r0, r4
 8006f08:	4629      	mov	r1, r5
 8006f0a:	f7f9 f9e7 	bl	80002dc <__adddf3>
 8006f0e:	4602      	mov	r2, r0
 8006f10:	460b      	mov	r3, r1
 8006f12:	4610      	mov	r0, r2
 8006f14:	4619      	mov	r1, r3
 8006f16:	f7f9 fe8f 	bl	8000c38 <__aeabi_d2f>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	4a16      	ldr	r2, [pc, #88]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006f1e:	6013      	str	r3, [r2, #0]

			/* CCW */
			if( f_LastAngle > 0 ){
 8006f20:	4b17      	ldr	r3, [pc, #92]	@ (8006f80 <CTRL_refTarget+0x5e8>)
 8006f22:	edd3 7a00 	vldr	s15, [r3]
 8006f26:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f2e:	f340 80b5 	ble.w	800709c <CTRL_refTarget+0x704>
				if(f_BaseAccAngle < 0){
 8006f32:	4b14      	ldr	r3, [pc, #80]	@ (8006f84 <CTRL_refTarget+0x5ec>)
 8006f34:	edd3 7a00 	vldr	s15, [r3]
 8006f38:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006f3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f40:	d52a      	bpl.n	8006f98 <CTRL_refTarget+0x600>
					if(f_TrgtAccAngle > 0.0){
 8006f42:	4b0d      	ldr	r3, [pc, #52]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006f44:	edd3 7a00 	vldr	s15, [r3]
 8006f48:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f50:	dd31      	ble.n	8006fb6 <CTRL_refTarget+0x61e>
						f_TrgtAccAngle = 0.0;
 8006f52:	4b09      	ldr	r3, [pc, #36]	@ (8006f78 <CTRL_refTarget+0x5e0>)
 8006f54:	f04f 0200 	mov.w	r2, #0
 8006f58:	601a      	str	r2, [r3, #0]
 8006f5a:	e02c      	b.n	8006fb6 <CTRL_refTarget+0x61e>
 8006f5c:	f3af 8000 	nop.w
 8006f60:	d2f1a9fc 	.word	0xd2f1a9fc
 8006f64:	3f50624d 	.word	0x3f50624d
 8006f68:	2000036c 	.word	0x2000036c
 8006f6c:	20000374 	.word	0x20000374
 8006f70:	2000038c 	.word	0x2000038c
 8006f74:	20000390 	.word	0x20000390
 8006f78:	200003ac 	.word	0x200003ac
 8006f7c:	200003a4 	.word	0x200003a4
 8006f80:	200003cc 	.word	0x200003cc
 8006f84:	200003a8 	.word	0x200003a8
 8006f88:	200003b0 	.word	0x200003b0
 8006f8c:	200003bc 	.word	0x200003bc
 8006f90:	200003b8 	.word	0x200003b8
 8006f94:	200003b4 	.word	0x200003b4
					}
				}else{
					if(f_TrgtAccAngle < f_LastAccAngle){
 8006f98:	4bb5      	ldr	r3, [pc, #724]	@ (8007270 <CTRL_refTarget+0x8d8>)
 8006f9a:	ed93 7a00 	vldr	s14, [r3]
 8006f9e:	4bb5      	ldr	r3, [pc, #724]	@ (8007274 <CTRL_refTarget+0x8dc>)
 8006fa0:	edd3 7a00 	vldr	s15, [r3]
 8006fa4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006fa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fac:	d503      	bpl.n	8006fb6 <CTRL_refTarget+0x61e>
						f_TrgtAccAngle = f_LastAccAngle;
 8006fae:	4bb1      	ldr	r3, [pc, #708]	@ (8007274 <CTRL_refTarget+0x8dc>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4aaf      	ldr	r2, [pc, #700]	@ (8007270 <CTRL_refTarget+0x8d8>)
 8006fb4:	6013      	str	r3, [r2, #0]
					}
				}

				/* Angle speed CTRL + Angle CTRL */
				if( f_TrgtAngleS > (f_LastAngleS +(f_TrgtAccAngle * 0.001)) ){						// 
 8006fb6:	4bb0      	ldr	r3, [pc, #704]	@ (8007278 <CTRL_refTarget+0x8e0>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	4618      	mov	r0, r3
 8006fbc:	f7f9 faec 	bl	8000598 <__aeabi_f2d>
 8006fc0:	4604      	mov	r4, r0
 8006fc2:	460d      	mov	r5, r1
 8006fc4:	4bad      	ldr	r3, [pc, #692]	@ (800727c <CTRL_refTarget+0x8e4>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4618      	mov	r0, r3
 8006fca:	f7f9 fae5 	bl	8000598 <__aeabi_f2d>
 8006fce:	4680      	mov	r8, r0
 8006fd0:	4689      	mov	r9, r1
 8006fd2:	4ba7      	ldr	r3, [pc, #668]	@ (8007270 <CTRL_refTarget+0x8d8>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f7f9 fade 	bl	8000598 <__aeabi_f2d>
 8006fdc:	a3a2      	add	r3, pc, #648	@ (adr r3, 8007268 <CTRL_refTarget+0x8d0>)
 8006fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fe2:	f7f9 fb31 	bl	8000648 <__aeabi_dmul>
 8006fe6:	4602      	mov	r2, r0
 8006fe8:	460b      	mov	r3, r1
 8006fea:	4640      	mov	r0, r8
 8006fec:	4649      	mov	r1, r9
 8006fee:	f7f9 f975 	bl	80002dc <__adddf3>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	460b      	mov	r3, r1
 8006ff6:	4620      	mov	r0, r4
 8006ff8:	4629      	mov	r1, r5
 8006ffa:	f7f9 fdb5 	bl	8000b68 <__aeabi_dcmpgt>
 8006ffe:	4603      	mov	r3, r0
 8007000:	2b00      	cmp	r3, #0
 8007002:	d041      	beq.n	8007088 <CTRL_refTarget+0x6f0>
					f_TrgtAngleS += f_TrgtAccAngle * 0.001;							// 
 8007004:	4b9c      	ldr	r3, [pc, #624]	@ (8007278 <CTRL_refTarget+0x8e0>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4618      	mov	r0, r3
 800700a:	f7f9 fac5 	bl	8000598 <__aeabi_f2d>
 800700e:	4604      	mov	r4, r0
 8007010:	460d      	mov	r5, r1
 8007012:	4b97      	ldr	r3, [pc, #604]	@ (8007270 <CTRL_refTarget+0x8d8>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4618      	mov	r0, r3
 8007018:	f7f9 fabe 	bl	8000598 <__aeabi_f2d>
 800701c:	a392      	add	r3, pc, #584	@ (adr r3, 8007268 <CTRL_refTarget+0x8d0>)
 800701e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007022:	f7f9 fb11 	bl	8000648 <__aeabi_dmul>
 8007026:	4602      	mov	r2, r0
 8007028:	460b      	mov	r3, r1
 800702a:	4620      	mov	r0, r4
 800702c:	4629      	mov	r1, r5
 800702e:	f7f9 f955 	bl	80002dc <__adddf3>
 8007032:	4602      	mov	r2, r0
 8007034:	460b      	mov	r3, r1
 8007036:	4610      	mov	r0, r2
 8007038:	4619      	mov	r1, r3
 800703a:	f7f9 fdfd 	bl	8000c38 <__aeabi_d2f>
 800703e:	4603      	mov	r3, r0
 8007040:	4a8d      	ldr	r2, [pc, #564]	@ (8007278 <CTRL_refTarget+0x8e0>)
 8007042:	6013      	str	r3, [r2, #0]
					f_TrgtAngle  += f_TrgtAngleS * 0.001;	// 
 8007044:	4b8e      	ldr	r3, [pc, #568]	@ (8007280 <CTRL_refTarget+0x8e8>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	4618      	mov	r0, r3
 800704a:	f7f9 faa5 	bl	8000598 <__aeabi_f2d>
 800704e:	4604      	mov	r4, r0
 8007050:	460d      	mov	r5, r1
 8007052:	4b89      	ldr	r3, [pc, #548]	@ (8007278 <CTRL_refTarget+0x8e0>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4618      	mov	r0, r3
 8007058:	f7f9 fa9e 	bl	8000598 <__aeabi_f2d>
 800705c:	a382      	add	r3, pc, #520	@ (adr r3, 8007268 <CTRL_refTarget+0x8d0>)
 800705e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007062:	f7f9 faf1 	bl	8000648 <__aeabi_dmul>
 8007066:	4602      	mov	r2, r0
 8007068:	460b      	mov	r3, r1
 800706a:	4620      	mov	r0, r4
 800706c:	4629      	mov	r1, r5
 800706e:	f7f9 f935 	bl	80002dc <__adddf3>
 8007072:	4602      	mov	r2, r0
 8007074:	460b      	mov	r3, r1
 8007076:	4610      	mov	r0, r2
 8007078:	4619      	mov	r1, r3
 800707a:	f7f9 fddd 	bl	8000c38 <__aeabi_d2f>
 800707e:	4603      	mov	r3, r0
 8007080:	4a7f      	ldr	r2, [pc, #508]	@ (8007280 <CTRL_refTarget+0x8e8>)
 8007082:	6013      	str	r3, [r2, #0]
				else{
					f_TrgtAngleS = f_LastAngleS;
					f_TrgtAngle  = f_LastAngle;													// 
				}
			}
			break;
 8007084:	f000 bddf 	b.w	8007c46 <CTRL_refTarget+0x12ae>
					f_TrgtAngleS = f_LastAngleS;
 8007088:	4b7c      	ldr	r3, [pc, #496]	@ (800727c <CTRL_refTarget+0x8e4>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a7a      	ldr	r2, [pc, #488]	@ (8007278 <CTRL_refTarget+0x8e0>)
 800708e:	6013      	str	r3, [r2, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 8007090:	4b7c      	ldr	r3, [pc, #496]	@ (8007284 <CTRL_refTarget+0x8ec>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a7a      	ldr	r2, [pc, #488]	@ (8007280 <CTRL_refTarget+0x8e8>)
 8007096:	6013      	str	r3, [r2, #0]
			break;
 8007098:	f000 bdd5 	b.w	8007c46 <CTRL_refTarget+0x12ae>
				if(f_BaseAccAngle > 0){
 800709c:	4b7a      	ldr	r3, [pc, #488]	@ (8007288 <CTRL_refTarget+0x8f0>)
 800709e:	edd3 7a00 	vldr	s15, [r3]
 80070a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80070a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070aa:	dd0c      	ble.n	80070c6 <CTRL_refTarget+0x72e>
					if(f_TrgtAccAngle < 0.0){
 80070ac:	4b70      	ldr	r3, [pc, #448]	@ (8007270 <CTRL_refTarget+0x8d8>)
 80070ae:	edd3 7a00 	vldr	s15, [r3]
 80070b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80070b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070ba:	d513      	bpl.n	80070e4 <CTRL_refTarget+0x74c>
						f_TrgtAccAngle = 0.0;
 80070bc:	4b6c      	ldr	r3, [pc, #432]	@ (8007270 <CTRL_refTarget+0x8d8>)
 80070be:	f04f 0200 	mov.w	r2, #0
 80070c2:	601a      	str	r2, [r3, #0]
 80070c4:	e00e      	b.n	80070e4 <CTRL_refTarget+0x74c>
					if(f_TrgtAccAngle > f_LastAccAngle){
 80070c6:	4b6a      	ldr	r3, [pc, #424]	@ (8007270 <CTRL_refTarget+0x8d8>)
 80070c8:	ed93 7a00 	vldr	s14, [r3]
 80070cc:	4b69      	ldr	r3, [pc, #420]	@ (8007274 <CTRL_refTarget+0x8dc>)
 80070ce:	edd3 7a00 	vldr	s15, [r3]
 80070d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80070d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070da:	dd03      	ble.n	80070e4 <CTRL_refTarget+0x74c>
						f_TrgtAccAngle = f_LastAccAngle;
 80070dc:	4b65      	ldr	r3, [pc, #404]	@ (8007274 <CTRL_refTarget+0x8dc>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a63      	ldr	r2, [pc, #396]	@ (8007270 <CTRL_refTarget+0x8d8>)
 80070e2:	6013      	str	r3, [r2, #0]
				if( f_TrgtAngleS < (f_LastAngleS +(f_TrgtAccAngle * 0.001))){						// 
 80070e4:	4b64      	ldr	r3, [pc, #400]	@ (8007278 <CTRL_refTarget+0x8e0>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4618      	mov	r0, r3
 80070ea:	f7f9 fa55 	bl	8000598 <__aeabi_f2d>
 80070ee:	4604      	mov	r4, r0
 80070f0:	460d      	mov	r5, r1
 80070f2:	4b62      	ldr	r3, [pc, #392]	@ (800727c <CTRL_refTarget+0x8e4>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4618      	mov	r0, r3
 80070f8:	f7f9 fa4e 	bl	8000598 <__aeabi_f2d>
 80070fc:	4680      	mov	r8, r0
 80070fe:	4689      	mov	r9, r1
 8007100:	4b5b      	ldr	r3, [pc, #364]	@ (8007270 <CTRL_refTarget+0x8d8>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4618      	mov	r0, r3
 8007106:	f7f9 fa47 	bl	8000598 <__aeabi_f2d>
 800710a:	a357      	add	r3, pc, #348	@ (adr r3, 8007268 <CTRL_refTarget+0x8d0>)
 800710c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007110:	f7f9 fa9a 	bl	8000648 <__aeabi_dmul>
 8007114:	4602      	mov	r2, r0
 8007116:	460b      	mov	r3, r1
 8007118:	4640      	mov	r0, r8
 800711a:	4649      	mov	r1, r9
 800711c:	f7f9 f8de 	bl	80002dc <__adddf3>
 8007120:	4602      	mov	r2, r0
 8007122:	460b      	mov	r3, r1
 8007124:	4620      	mov	r0, r4
 8007126:	4629      	mov	r1, r5
 8007128:	f7f9 fd00 	bl	8000b2c <__aeabi_dcmplt>
 800712c:	4603      	mov	r3, r0
 800712e:	2b00      	cmp	r3, #0
 8007130:	d041      	beq.n	80071b6 <CTRL_refTarget+0x81e>
					f_TrgtAngleS += f_TrgtAccAngle * 0.001;							// 
 8007132:	4b51      	ldr	r3, [pc, #324]	@ (8007278 <CTRL_refTarget+0x8e0>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4618      	mov	r0, r3
 8007138:	f7f9 fa2e 	bl	8000598 <__aeabi_f2d>
 800713c:	4604      	mov	r4, r0
 800713e:	460d      	mov	r5, r1
 8007140:	4b4b      	ldr	r3, [pc, #300]	@ (8007270 <CTRL_refTarget+0x8d8>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4618      	mov	r0, r3
 8007146:	f7f9 fa27 	bl	8000598 <__aeabi_f2d>
 800714a:	a347      	add	r3, pc, #284	@ (adr r3, 8007268 <CTRL_refTarget+0x8d0>)
 800714c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007150:	f7f9 fa7a 	bl	8000648 <__aeabi_dmul>
 8007154:	4602      	mov	r2, r0
 8007156:	460b      	mov	r3, r1
 8007158:	4620      	mov	r0, r4
 800715a:	4629      	mov	r1, r5
 800715c:	f7f9 f8be 	bl	80002dc <__adddf3>
 8007160:	4602      	mov	r2, r0
 8007162:	460b      	mov	r3, r1
 8007164:	4610      	mov	r0, r2
 8007166:	4619      	mov	r1, r3
 8007168:	f7f9 fd66 	bl	8000c38 <__aeabi_d2f>
 800716c:	4603      	mov	r3, r0
 800716e:	4a42      	ldr	r2, [pc, #264]	@ (8007278 <CTRL_refTarget+0x8e0>)
 8007170:	6013      	str	r3, [r2, #0]
					f_TrgtAngle  += f_TrgtAngleS * 0.001;	// 
 8007172:	4b43      	ldr	r3, [pc, #268]	@ (8007280 <CTRL_refTarget+0x8e8>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4618      	mov	r0, r3
 8007178:	f7f9 fa0e 	bl	8000598 <__aeabi_f2d>
 800717c:	4604      	mov	r4, r0
 800717e:	460d      	mov	r5, r1
 8007180:	4b3d      	ldr	r3, [pc, #244]	@ (8007278 <CTRL_refTarget+0x8e0>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4618      	mov	r0, r3
 8007186:	f7f9 fa07 	bl	8000598 <__aeabi_f2d>
 800718a:	a337      	add	r3, pc, #220	@ (adr r3, 8007268 <CTRL_refTarget+0x8d0>)
 800718c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007190:	f7f9 fa5a 	bl	8000648 <__aeabi_dmul>
 8007194:	4602      	mov	r2, r0
 8007196:	460b      	mov	r3, r1
 8007198:	4620      	mov	r0, r4
 800719a:	4629      	mov	r1, r5
 800719c:	f7f9 f89e 	bl	80002dc <__adddf3>
 80071a0:	4602      	mov	r2, r0
 80071a2:	460b      	mov	r3, r1
 80071a4:	4610      	mov	r0, r2
 80071a6:	4619      	mov	r1, r3
 80071a8:	f7f9 fd46 	bl	8000c38 <__aeabi_d2f>
 80071ac:	4603      	mov	r3, r0
 80071ae:	4a34      	ldr	r2, [pc, #208]	@ (8007280 <CTRL_refTarget+0x8e8>)
 80071b0:	6013      	str	r3, [r2, #0]
			break;
 80071b2:	f000 bd48 	b.w	8007c46 <CTRL_refTarget+0x12ae>
					f_TrgtAngleS = f_LastAngleS;
 80071b6:	4b31      	ldr	r3, [pc, #196]	@ (800727c <CTRL_refTarget+0x8e4>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a2f      	ldr	r2, [pc, #188]	@ (8007278 <CTRL_refTarget+0x8e0>)
 80071bc:	6013      	str	r3, [r2, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 80071be:	4b31      	ldr	r3, [pc, #196]	@ (8007284 <CTRL_refTarget+0x8ec>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4a2f      	ldr	r2, [pc, #188]	@ (8007280 <CTRL_refTarget+0x8e8>)
 80071c4:	6013      	str	r3, [r2, #0]
			break;
 80071c6:	f000 bd3e 	b.w	8007c46 <CTRL_refTarget+0x12ae>

		/* entry(sla) */
		case CTRL_ENTRY_SLA:
			f_TrgtSpeed = f_BaseSpeed;
 80071ca:	4b30      	ldr	r3, [pc, #192]	@ (800728c <CTRL_refTarget+0x8f4>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a30      	ldr	r2, [pc, #192]	@ (8007290 <CTRL_refTarget+0x8f8>)
 80071d0:	6013      	str	r3, [r2, #0]
			if( f_TrgtDist <= f_LastDist - (f_TrgtSpeed * 0.001) ){
 80071d2:	4b30      	ldr	r3, [pc, #192]	@ (8007294 <CTRL_refTarget+0x8fc>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4618      	mov	r0, r3
 80071d8:	f7f9 f9de 	bl	8000598 <__aeabi_f2d>
 80071dc:	4604      	mov	r4, r0
 80071de:	460d      	mov	r5, r1
 80071e0:	4b2d      	ldr	r3, [pc, #180]	@ (8007298 <CTRL_refTarget+0x900>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4618      	mov	r0, r3
 80071e6:	f7f9 f9d7 	bl	8000598 <__aeabi_f2d>
 80071ea:	4680      	mov	r8, r0
 80071ec:	4689      	mov	r9, r1
 80071ee:	4b28      	ldr	r3, [pc, #160]	@ (8007290 <CTRL_refTarget+0x8f8>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4618      	mov	r0, r3
 80071f4:	f7f9 f9d0 	bl	8000598 <__aeabi_f2d>
 80071f8:	a31b      	add	r3, pc, #108	@ (adr r3, 8007268 <CTRL_refTarget+0x8d0>)
 80071fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071fe:	f7f9 fa23 	bl	8000648 <__aeabi_dmul>
 8007202:	4602      	mov	r2, r0
 8007204:	460b      	mov	r3, r1
 8007206:	4640      	mov	r0, r8
 8007208:	4649      	mov	r1, r9
 800720a:	f7f9 f865 	bl	80002d8 <__aeabi_dsub>
 800720e:	4602      	mov	r2, r0
 8007210:	460b      	mov	r3, r1
 8007212:	4620      	mov	r0, r4
 8007214:	4629      	mov	r1, r5
 8007216:	f7f9 fc93 	bl	8000b40 <__aeabi_dcmple>
 800721a:	4603      	mov	r3, r0
 800721c:	2b00      	cmp	r3, #0
 800721e:	d101      	bne.n	8007224 <CTRL_refTarget+0x88c>
				f_TrgtDist  += f_TrgtSpeed * 0.001;								// 
			}
			break;
 8007220:	f000 bd11 	b.w	8007c46 <CTRL_refTarget+0x12ae>
				f_TrgtDist  += f_TrgtSpeed * 0.001;								// 
 8007224:	4b1b      	ldr	r3, [pc, #108]	@ (8007294 <CTRL_refTarget+0x8fc>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4618      	mov	r0, r3
 800722a:	f7f9 f9b5 	bl	8000598 <__aeabi_f2d>
 800722e:	4604      	mov	r4, r0
 8007230:	460d      	mov	r5, r1
 8007232:	4b17      	ldr	r3, [pc, #92]	@ (8007290 <CTRL_refTarget+0x8f8>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4618      	mov	r0, r3
 8007238:	f7f9 f9ae 	bl	8000598 <__aeabi_f2d>
 800723c:	a30a      	add	r3, pc, #40	@ (adr r3, 8007268 <CTRL_refTarget+0x8d0>)
 800723e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007242:	f7f9 fa01 	bl	8000648 <__aeabi_dmul>
 8007246:	4602      	mov	r2, r0
 8007248:	460b      	mov	r3, r1
 800724a:	4620      	mov	r0, r4
 800724c:	4629      	mov	r1, r5
 800724e:	f7f9 f845 	bl	80002dc <__adddf3>
 8007252:	4602      	mov	r2, r0
 8007254:	460b      	mov	r3, r1
 8007256:	4610      	mov	r0, r2
 8007258:	4619      	mov	r1, r3
 800725a:	f7f9 fced 	bl	8000c38 <__aeabi_d2f>
 800725e:	4603      	mov	r3, r0
 8007260:	4a0c      	ldr	r2, [pc, #48]	@ (8007294 <CTRL_refTarget+0x8fc>)
 8007262:	6013      	str	r3, [r2, #0]
			break;
 8007264:	f000 bcef 	b.w	8007c46 <CTRL_refTarget+0x12ae>
 8007268:	d2f1a9fc 	.word	0xd2f1a9fc
 800726c:	3f50624d 	.word	0x3f50624d
 8007270:	200003ac 	.word	0x200003ac
 8007274:	200003b0 	.word	0x200003b0
 8007278:	200003bc 	.word	0x200003bc
 800727c:	200003b8 	.word	0x200003b8
 8007280:	200003d4 	.word	0x200003d4
 8007284:	200003cc 	.word	0x200003cc
 8007288:	200003a8 	.word	0x200003a8
 800728c:	20000368 	.word	0x20000368
 8007290:	20000374 	.word	0x20000374
 8007294:	20000390 	.word	0x20000390
 8007298:	2000038c 	.word	0x2000038c

		/* acc() */
		case CTRL_ACC_SLA:
			f_TrgtSpeed = f_BaseSpeed;
 800729c:	4ba6      	ldr	r3, [pc, #664]	@ (8007538 <CTRL_refTarget+0xba0>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4aa6      	ldr	r2, [pc, #664]	@ (800753c <CTRL_refTarget+0xba4>)
 80072a2:	6013      	str	r3, [r2, #0]
			f_TrgtAccAngle += f_JerkAngle*0.001;
 80072a4:	4ba6      	ldr	r3, [pc, #664]	@ (8007540 <CTRL_refTarget+0xba8>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4618      	mov	r0, r3
 80072aa:	f7f9 f975 	bl	8000598 <__aeabi_f2d>
 80072ae:	4604      	mov	r4, r0
 80072b0:	460d      	mov	r5, r1
 80072b2:	4ba4      	ldr	r3, [pc, #656]	@ (8007544 <CTRL_refTarget+0xbac>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4618      	mov	r0, r3
 80072b8:	f7f9 f96e 	bl	8000598 <__aeabi_f2d>
 80072bc:	a39c      	add	r3, pc, #624	@ (adr r3, 8007530 <CTRL_refTarget+0xb98>)
 80072be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c2:	f7f9 f9c1 	bl	8000648 <__aeabi_dmul>
 80072c6:	4602      	mov	r2, r0
 80072c8:	460b      	mov	r3, r1
 80072ca:	4620      	mov	r0, r4
 80072cc:	4629      	mov	r1, r5
 80072ce:	f7f9 f805 	bl	80002dc <__adddf3>
 80072d2:	4602      	mov	r2, r0
 80072d4:	460b      	mov	r3, r1
 80072d6:	4610      	mov	r0, r2
 80072d8:	4619      	mov	r1, r3
 80072da:	f7f9 fcad 	bl	8000c38 <__aeabi_d2f>
 80072de:	4603      	mov	r3, r0
 80072e0:	4a97      	ldr	r2, [pc, #604]	@ (8007540 <CTRL_refTarget+0xba8>)
 80072e2:	6013      	str	r3, [r2, #0]

			/* CCW */
			if( f_LastAngle > 0 ){
 80072e4:	4b98      	ldr	r3, [pc, #608]	@ (8007548 <CTRL_refTarget+0xbb0>)
 80072e6:	edd3 7a00 	vldr	s15, [r3]
 80072ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80072ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072f2:	f340 8091 	ble.w	8007418 <CTRL_refTarget+0xa80>
				if(f_BaseAccAngle > 0){
 80072f6:	4b95      	ldr	r3, [pc, #596]	@ (800754c <CTRL_refTarget+0xbb4>)
 80072f8:	edd3 7a00 	vldr	s15, [r3]
 80072fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007304:	dd0c      	ble.n	8007320 <CTRL_refTarget+0x988>
					if(f_TrgtAccAngle < 0.0){
 8007306:	4b8e      	ldr	r3, [pc, #568]	@ (8007540 <CTRL_refTarget+0xba8>)
 8007308:	edd3 7a00 	vldr	s15, [r3]
 800730c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007314:	d513      	bpl.n	800733e <CTRL_refTarget+0x9a6>
						f_TrgtAccAngle = 0.0;
 8007316:	4b8a      	ldr	r3, [pc, #552]	@ (8007540 <CTRL_refTarget+0xba8>)
 8007318:	f04f 0200 	mov.w	r2, #0
 800731c:	601a      	str	r2, [r3, #0]
 800731e:	e00e      	b.n	800733e <CTRL_refTarget+0x9a6>
					}
				}else{
					if(f_TrgtAccAngle > f_LastAccAngle){
 8007320:	4b87      	ldr	r3, [pc, #540]	@ (8007540 <CTRL_refTarget+0xba8>)
 8007322:	ed93 7a00 	vldr	s14, [r3]
 8007326:	4b8a      	ldr	r3, [pc, #552]	@ (8007550 <CTRL_refTarget+0xbb8>)
 8007328:	edd3 7a00 	vldr	s15, [r3]
 800732c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007334:	dd03      	ble.n	800733e <CTRL_refTarget+0x9a6>
						f_TrgtAccAngle = f_LastAccAngle;
 8007336:	4b86      	ldr	r3, [pc, #536]	@ (8007550 <CTRL_refTarget+0xbb8>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a81      	ldr	r2, [pc, #516]	@ (8007540 <CTRL_refTarget+0xba8>)
 800733c:	6013      	str	r3, [r2, #0]
					}
				}

				if( f_TrgtAngleS < (f_LastAngleS +(f_TrgtAccAngle * 0.001))){
 800733e:	4b85      	ldr	r3, [pc, #532]	@ (8007554 <CTRL_refTarget+0xbbc>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4618      	mov	r0, r3
 8007344:	f7f9 f928 	bl	8000598 <__aeabi_f2d>
 8007348:	4604      	mov	r4, r0
 800734a:	460d      	mov	r5, r1
 800734c:	4b82      	ldr	r3, [pc, #520]	@ (8007558 <CTRL_refTarget+0xbc0>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4618      	mov	r0, r3
 8007352:	f7f9 f921 	bl	8000598 <__aeabi_f2d>
 8007356:	4680      	mov	r8, r0
 8007358:	4689      	mov	r9, r1
 800735a:	4b79      	ldr	r3, [pc, #484]	@ (8007540 <CTRL_refTarget+0xba8>)
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4618      	mov	r0, r3
 8007360:	f7f9 f91a 	bl	8000598 <__aeabi_f2d>
 8007364:	a372      	add	r3, pc, #456	@ (adr r3, 8007530 <CTRL_refTarget+0xb98>)
 8007366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800736a:	f7f9 f96d 	bl	8000648 <__aeabi_dmul>
 800736e:	4602      	mov	r2, r0
 8007370:	460b      	mov	r3, r1
 8007372:	4640      	mov	r0, r8
 8007374:	4649      	mov	r1, r9
 8007376:	f7f8 ffb1 	bl	80002dc <__adddf3>
 800737a:	4602      	mov	r2, r0
 800737c:	460b      	mov	r3, r1
 800737e:	4620      	mov	r0, r4
 8007380:	4629      	mov	r1, r5
 8007382:	f7f9 fbd3 	bl	8000b2c <__aeabi_dcmplt>
 8007386:	4603      	mov	r3, r0
 8007388:	2b00      	cmp	r3, #0
 800738a:	d040      	beq.n	800740e <CTRL_refTarget+0xa76>
					f_TrgtAngleS += f_TrgtAccAngle * 0.001;							// 
 800738c:	4b71      	ldr	r3, [pc, #452]	@ (8007554 <CTRL_refTarget+0xbbc>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4618      	mov	r0, r3
 8007392:	f7f9 f901 	bl	8000598 <__aeabi_f2d>
 8007396:	4604      	mov	r4, r0
 8007398:	460d      	mov	r5, r1
 800739a:	4b69      	ldr	r3, [pc, #420]	@ (8007540 <CTRL_refTarget+0xba8>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4618      	mov	r0, r3
 80073a0:	f7f9 f8fa 	bl	8000598 <__aeabi_f2d>
 80073a4:	a362      	add	r3, pc, #392	@ (adr r3, 8007530 <CTRL_refTarget+0xb98>)
 80073a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073aa:	f7f9 f94d 	bl	8000648 <__aeabi_dmul>
 80073ae:	4602      	mov	r2, r0
 80073b0:	460b      	mov	r3, r1
 80073b2:	4620      	mov	r0, r4
 80073b4:	4629      	mov	r1, r5
 80073b6:	f7f8 ff91 	bl	80002dc <__adddf3>
 80073ba:	4602      	mov	r2, r0
 80073bc:	460b      	mov	r3, r1
 80073be:	4610      	mov	r0, r2
 80073c0:	4619      	mov	r1, r3
 80073c2:	f7f9 fc39 	bl	8000c38 <__aeabi_d2f>
 80073c6:	4603      	mov	r3, r0
 80073c8:	4a62      	ldr	r2, [pc, #392]	@ (8007554 <CTRL_refTarget+0xbbc>)
 80073ca:	6013      	str	r3, [r2, #0]
					f_TrgtAngle  += f_TrgtAngleS * 0.001;	// 
 80073cc:	4b63      	ldr	r3, [pc, #396]	@ (800755c <CTRL_refTarget+0xbc4>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4618      	mov	r0, r3
 80073d2:	f7f9 f8e1 	bl	8000598 <__aeabi_f2d>
 80073d6:	4604      	mov	r4, r0
 80073d8:	460d      	mov	r5, r1
 80073da:	4b5e      	ldr	r3, [pc, #376]	@ (8007554 <CTRL_refTarget+0xbbc>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4618      	mov	r0, r3
 80073e0:	f7f9 f8da 	bl	8000598 <__aeabi_f2d>
 80073e4:	a352      	add	r3, pc, #328	@ (adr r3, 8007530 <CTRL_refTarget+0xb98>)
 80073e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ea:	f7f9 f92d 	bl	8000648 <__aeabi_dmul>
 80073ee:	4602      	mov	r2, r0
 80073f0:	460b      	mov	r3, r1
 80073f2:	4620      	mov	r0, r4
 80073f4:	4629      	mov	r1, r5
 80073f6:	f7f8 ff71 	bl	80002dc <__adddf3>
 80073fa:	4602      	mov	r2, r0
 80073fc:	460b      	mov	r3, r1
 80073fe:	4610      	mov	r0, r2
 8007400:	4619      	mov	r1, r3
 8007402:	f7f9 fc19 	bl	8000c38 <__aeabi_d2f>
 8007406:	4603      	mov	r3, r0
 8007408:	4a54      	ldr	r2, [pc, #336]	@ (800755c <CTRL_refTarget+0xbc4>)
 800740a:	6013      	str	r3, [r2, #0]
 800740c:	e0ac      	b.n	8007568 <CTRL_refTarget+0xbd0>
//					printf("%5.2f %5.2f %5.4f %5.2f %5.2f\n\r",f_TrgtAngleS,f_AccAngleS,f_Time,f_TrgtAngle,f_LastAngleS);
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 800740e:	4b4e      	ldr	r3, [pc, #312]	@ (8007548 <CTRL_refTarget+0xbb0>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a52      	ldr	r2, [pc, #328]	@ (800755c <CTRL_refTarget+0xbc4>)
 8007414:	6013      	str	r3, [r2, #0]
 8007416:	e0a7      	b.n	8007568 <CTRL_refTarget+0xbd0>
				}
			}
			/* CW */
			else{
				if(f_BaseAccAngle < 0){
 8007418:	4b4c      	ldr	r3, [pc, #304]	@ (800754c <CTRL_refTarget+0xbb4>)
 800741a:	edd3 7a00 	vldr	s15, [r3]
 800741e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007426:	d50c      	bpl.n	8007442 <CTRL_refTarget+0xaaa>
					if(f_TrgtAccAngle > 0.0){
 8007428:	4b45      	ldr	r3, [pc, #276]	@ (8007540 <CTRL_refTarget+0xba8>)
 800742a:	edd3 7a00 	vldr	s15, [r3]
 800742e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007436:	dd13      	ble.n	8007460 <CTRL_refTarget+0xac8>
						f_TrgtAccAngle = 0.0;
 8007438:	4b41      	ldr	r3, [pc, #260]	@ (8007540 <CTRL_refTarget+0xba8>)
 800743a:	f04f 0200 	mov.w	r2, #0
 800743e:	601a      	str	r2, [r3, #0]
 8007440:	e00e      	b.n	8007460 <CTRL_refTarget+0xac8>
					}
				}else{
					if(f_TrgtAccAngle < f_LastAccAngle){
 8007442:	4b3f      	ldr	r3, [pc, #252]	@ (8007540 <CTRL_refTarget+0xba8>)
 8007444:	ed93 7a00 	vldr	s14, [r3]
 8007448:	4b41      	ldr	r3, [pc, #260]	@ (8007550 <CTRL_refTarget+0xbb8>)
 800744a:	edd3 7a00 	vldr	s15, [r3]
 800744e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007456:	d503      	bpl.n	8007460 <CTRL_refTarget+0xac8>
						f_TrgtAccAngle = f_LastAccAngle;
 8007458:	4b3d      	ldr	r3, [pc, #244]	@ (8007550 <CTRL_refTarget+0xbb8>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a38      	ldr	r2, [pc, #224]	@ (8007540 <CTRL_refTarget+0xba8>)
 800745e:	6013      	str	r3, [r2, #0]
					}
				}

				if( f_TrgtAngleS > (f_LastAngleS -(f_TrgtAccAngle * 0.001)) ){
 8007460:	4b3c      	ldr	r3, [pc, #240]	@ (8007554 <CTRL_refTarget+0xbbc>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4618      	mov	r0, r3
 8007466:	f7f9 f897 	bl	8000598 <__aeabi_f2d>
 800746a:	4604      	mov	r4, r0
 800746c:	460d      	mov	r5, r1
 800746e:	4b3a      	ldr	r3, [pc, #232]	@ (8007558 <CTRL_refTarget+0xbc0>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4618      	mov	r0, r3
 8007474:	f7f9 f890 	bl	8000598 <__aeabi_f2d>
 8007478:	4680      	mov	r8, r0
 800747a:	4689      	mov	r9, r1
 800747c:	4b30      	ldr	r3, [pc, #192]	@ (8007540 <CTRL_refTarget+0xba8>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4618      	mov	r0, r3
 8007482:	f7f9 f889 	bl	8000598 <__aeabi_f2d>
 8007486:	a32a      	add	r3, pc, #168	@ (adr r3, 8007530 <CTRL_refTarget+0xb98>)
 8007488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800748c:	f7f9 f8dc 	bl	8000648 <__aeabi_dmul>
 8007490:	4602      	mov	r2, r0
 8007492:	460b      	mov	r3, r1
 8007494:	4640      	mov	r0, r8
 8007496:	4649      	mov	r1, r9
 8007498:	f7f8 ff1e 	bl	80002d8 <__aeabi_dsub>
 800749c:	4602      	mov	r2, r0
 800749e:	460b      	mov	r3, r1
 80074a0:	4620      	mov	r0, r4
 80074a2:	4629      	mov	r1, r5
 80074a4:	f7f9 fb60 	bl	8000b68 <__aeabi_dcmpgt>
 80074a8:	4603      	mov	r3, r0
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d058      	beq.n	8007560 <CTRL_refTarget+0xbc8>
					f_TrgtAngleS += f_TrgtAccAngle * 0.001;							// 
 80074ae:	4b29      	ldr	r3, [pc, #164]	@ (8007554 <CTRL_refTarget+0xbbc>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4618      	mov	r0, r3
 80074b4:	f7f9 f870 	bl	8000598 <__aeabi_f2d>
 80074b8:	4604      	mov	r4, r0
 80074ba:	460d      	mov	r5, r1
 80074bc:	4b20      	ldr	r3, [pc, #128]	@ (8007540 <CTRL_refTarget+0xba8>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4618      	mov	r0, r3
 80074c2:	f7f9 f869 	bl	8000598 <__aeabi_f2d>
 80074c6:	a31a      	add	r3, pc, #104	@ (adr r3, 8007530 <CTRL_refTarget+0xb98>)
 80074c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074cc:	f7f9 f8bc 	bl	8000648 <__aeabi_dmul>
 80074d0:	4602      	mov	r2, r0
 80074d2:	460b      	mov	r3, r1
 80074d4:	4620      	mov	r0, r4
 80074d6:	4629      	mov	r1, r5
 80074d8:	f7f8 ff00 	bl	80002dc <__adddf3>
 80074dc:	4602      	mov	r2, r0
 80074de:	460b      	mov	r3, r1
 80074e0:	4610      	mov	r0, r2
 80074e2:	4619      	mov	r1, r3
 80074e4:	f7f9 fba8 	bl	8000c38 <__aeabi_d2f>
 80074e8:	4603      	mov	r3, r0
 80074ea:	4a1a      	ldr	r2, [pc, #104]	@ (8007554 <CTRL_refTarget+0xbbc>)
 80074ec:	6013      	str	r3, [r2, #0]
					f_TrgtAngle  += f_TrgtAngleS * 0.001;	// 
 80074ee:	4b1b      	ldr	r3, [pc, #108]	@ (800755c <CTRL_refTarget+0xbc4>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	4618      	mov	r0, r3
 80074f4:	f7f9 f850 	bl	8000598 <__aeabi_f2d>
 80074f8:	4604      	mov	r4, r0
 80074fa:	460d      	mov	r5, r1
 80074fc:	4b15      	ldr	r3, [pc, #84]	@ (8007554 <CTRL_refTarget+0xbbc>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4618      	mov	r0, r3
 8007502:	f7f9 f849 	bl	8000598 <__aeabi_f2d>
 8007506:	a30a      	add	r3, pc, #40	@ (adr r3, 8007530 <CTRL_refTarget+0xb98>)
 8007508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800750c:	f7f9 f89c 	bl	8000648 <__aeabi_dmul>
 8007510:	4602      	mov	r2, r0
 8007512:	460b      	mov	r3, r1
 8007514:	4620      	mov	r0, r4
 8007516:	4629      	mov	r1, r5
 8007518:	f7f8 fee0 	bl	80002dc <__adddf3>
 800751c:	4602      	mov	r2, r0
 800751e:	460b      	mov	r3, r1
 8007520:	4610      	mov	r0, r2
 8007522:	4619      	mov	r1, r3
 8007524:	f7f9 fb88 	bl	8000c38 <__aeabi_d2f>
 8007528:	4603      	mov	r3, r0
 800752a:	4a0c      	ldr	r2, [pc, #48]	@ (800755c <CTRL_refTarget+0xbc4>)
 800752c:	6013      	str	r3, [r2, #0]
 800752e:	e01b      	b.n	8007568 <CTRL_refTarget+0xbd0>
 8007530:	d2f1a9fc 	.word	0xd2f1a9fc
 8007534:	3f50624d 	.word	0x3f50624d
 8007538:	20000368 	.word	0x20000368
 800753c:	20000374 	.word	0x20000374
 8007540:	200003ac 	.word	0x200003ac
 8007544:	200003a4 	.word	0x200003a4
 8007548:	200003cc 	.word	0x200003cc
 800754c:	200003a8 	.word	0x200003a8
 8007550:	200003b0 	.word	0x200003b0
 8007554:	200003bc 	.word	0x200003bc
 8007558:	200003b8 	.word	0x200003b8
 800755c:	200003d4 	.word	0x200003d4
//					printf("%5.2f %5.2f %5.4f %5.2f %5.2f\n\r",f_TrgtAngleS,f_AccAngleS,f_Time,f_TrgtAngle,f_LastAngleS);
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 8007560:	4ba5      	ldr	r3, [pc, #660]	@ (80077f8 <CTRL_refTarget+0xe60>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4aa5      	ldr	r2, [pc, #660]	@ (80077fc <CTRL_refTarget+0xe64>)
 8007566:	6013      	str	r3, [r2, #0]
				}
			}

			/* Position CTRL */
			if( f_LastDist > (f_TrgtDist - (f_TrgtSpeed * 0.001)) ){						// 
 8007568:	4ba5      	ldr	r3, [pc, #660]	@ (8007800 <CTRL_refTarget+0xe68>)
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4618      	mov	r0, r3
 800756e:	f7f9 f813 	bl	8000598 <__aeabi_f2d>
 8007572:	4604      	mov	r4, r0
 8007574:	460d      	mov	r5, r1
 8007576:	4ba3      	ldr	r3, [pc, #652]	@ (8007804 <CTRL_refTarget+0xe6c>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4618      	mov	r0, r3
 800757c:	f7f9 f80c 	bl	8000598 <__aeabi_f2d>
 8007580:	4680      	mov	r8, r0
 8007582:	4689      	mov	r9, r1
 8007584:	4ba0      	ldr	r3, [pc, #640]	@ (8007808 <CTRL_refTarget+0xe70>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4618      	mov	r0, r3
 800758a:	f7f9 f805 	bl	8000598 <__aeabi_f2d>
 800758e:	a398      	add	r3, pc, #608	@ (adr r3, 80077f0 <CTRL_refTarget+0xe58>)
 8007590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007594:	f7f9 f858 	bl	8000648 <__aeabi_dmul>
 8007598:	4602      	mov	r2, r0
 800759a:	460b      	mov	r3, r1
 800759c:	4640      	mov	r0, r8
 800759e:	4649      	mov	r1, r9
 80075a0:	f7f8 fe9a 	bl	80002d8 <__aeabi_dsub>
 80075a4:	4602      	mov	r2, r0
 80075a6:	460b      	mov	r3, r1
 80075a8:	4620      	mov	r0, r4
 80075aa:	4629      	mov	r1, r5
 80075ac:	f7f9 fadc 	bl	8000b68 <__aeabi_dcmpgt>
 80075b0:	4603      	mov	r3, r0
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d020      	beq.n	80075f8 <CTRL_refTarget+0xc60>
				f_TrgtDist  += f_TrgtSpeed * 0.001;							// 
 80075b6:	4b93      	ldr	r3, [pc, #588]	@ (8007804 <CTRL_refTarget+0xe6c>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4618      	mov	r0, r3
 80075bc:	f7f8 ffec 	bl	8000598 <__aeabi_f2d>
 80075c0:	4604      	mov	r4, r0
 80075c2:	460d      	mov	r5, r1
 80075c4:	4b90      	ldr	r3, [pc, #576]	@ (8007808 <CTRL_refTarget+0xe70>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4618      	mov	r0, r3
 80075ca:	f7f8 ffe5 	bl	8000598 <__aeabi_f2d>
 80075ce:	a388      	add	r3, pc, #544	@ (adr r3, 80077f0 <CTRL_refTarget+0xe58>)
 80075d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d4:	f7f9 f838 	bl	8000648 <__aeabi_dmul>
 80075d8:	4602      	mov	r2, r0
 80075da:	460b      	mov	r3, r1
 80075dc:	4620      	mov	r0, r4
 80075de:	4629      	mov	r1, r5
 80075e0:	f7f8 fe7c 	bl	80002dc <__adddf3>
 80075e4:	4602      	mov	r2, r0
 80075e6:	460b      	mov	r3, r1
 80075e8:	4610      	mov	r0, r2
 80075ea:	4619      	mov	r1, r3
 80075ec:	f7f9 fb24 	bl	8000c38 <__aeabi_d2f>
 80075f0:	4603      	mov	r3, r0
 80075f2:	4a84      	ldr	r2, [pc, #528]	@ (8007804 <CTRL_refTarget+0xe6c>)
 80075f4:	6013      	str	r3, [r2, #0]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 80075f6:	e326      	b.n	8007c46 <CTRL_refTarget+0x12ae>
				f_TrgtDist  = f_LastDist;													// 
 80075f8:	4b81      	ldr	r3, [pc, #516]	@ (8007800 <CTRL_refTarget+0xe68>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a81      	ldr	r2, [pc, #516]	@ (8007804 <CTRL_refTarget+0xe6c>)
 80075fe:	6013      	str	r3, [r2, #0]
			break;
 8007600:	e321      	b.n	8007c46 <CTRL_refTarget+0x12ae>

		/* const(sla) */
		case CTRL_CONST_SLA:
			f_TrgtSpeed = f_BaseSpeed;
 8007602:	4b82      	ldr	r3, [pc, #520]	@ (800780c <CTRL_refTarget+0xe74>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a80      	ldr	r2, [pc, #512]	@ (8007808 <CTRL_refTarget+0xe70>)
 8007608:	6013      	str	r3, [r2, #0]
			f_TrgtAngleS = f_BaseAngleS;							// 
 800760a:	4b81      	ldr	r3, [pc, #516]	@ (8007810 <CTRL_refTarget+0xe78>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4a81      	ldr	r2, [pc, #516]	@ (8007814 <CTRL_refTarget+0xe7c>)
 8007610:	6013      	str	r3, [r2, #0]

			/* CCW */
			if( f_LastAngle > 0 ){
 8007612:	4b79      	ldr	r3, [pc, #484]	@ (80077f8 <CTRL_refTarget+0xe60>)
 8007614:	edd3 7a00 	vldr	s15, [r3]
 8007618:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800761c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007620:	dd4c      	ble.n	80076bc <CTRL_refTarget+0xd24>
				if( f_TrgtAngle < (f_LastAngleS +(f_TrgtAccAngle * 0.001)) ){
 8007622:	4b76      	ldr	r3, [pc, #472]	@ (80077fc <CTRL_refTarget+0xe64>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4618      	mov	r0, r3
 8007628:	f7f8 ffb6 	bl	8000598 <__aeabi_f2d>
 800762c:	4604      	mov	r4, r0
 800762e:	460d      	mov	r5, r1
 8007630:	4b79      	ldr	r3, [pc, #484]	@ (8007818 <CTRL_refTarget+0xe80>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4618      	mov	r0, r3
 8007636:	f7f8 ffaf 	bl	8000598 <__aeabi_f2d>
 800763a:	4680      	mov	r8, r0
 800763c:	4689      	mov	r9, r1
 800763e:	4b77      	ldr	r3, [pc, #476]	@ (800781c <CTRL_refTarget+0xe84>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4618      	mov	r0, r3
 8007644:	f7f8 ffa8 	bl	8000598 <__aeabi_f2d>
 8007648:	a369      	add	r3, pc, #420	@ (adr r3, 80077f0 <CTRL_refTarget+0xe58>)
 800764a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800764e:	f7f8 fffb 	bl	8000648 <__aeabi_dmul>
 8007652:	4602      	mov	r2, r0
 8007654:	460b      	mov	r3, r1
 8007656:	4640      	mov	r0, r8
 8007658:	4649      	mov	r1, r9
 800765a:	f7f8 fe3f 	bl	80002dc <__adddf3>
 800765e:	4602      	mov	r2, r0
 8007660:	460b      	mov	r3, r1
 8007662:	4620      	mov	r0, r4
 8007664:	4629      	mov	r1, r5
 8007666:	f7f9 fa61 	bl	8000b2c <__aeabi_dcmplt>
 800766a:	4603      	mov	r3, r0
 800766c:	2b00      	cmp	r3, #0
 800766e:	d020      	beq.n	80076b2 <CTRL_refTarget+0xd1a>
					f_TrgtAngle	+= f_TrgtAngleS * 0.001;			// 
 8007670:	4b62      	ldr	r3, [pc, #392]	@ (80077fc <CTRL_refTarget+0xe64>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	4618      	mov	r0, r3
 8007676:	f7f8 ff8f 	bl	8000598 <__aeabi_f2d>
 800767a:	4604      	mov	r4, r0
 800767c:	460d      	mov	r5, r1
 800767e:	4b65      	ldr	r3, [pc, #404]	@ (8007814 <CTRL_refTarget+0xe7c>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	4618      	mov	r0, r3
 8007684:	f7f8 ff88 	bl	8000598 <__aeabi_f2d>
 8007688:	a359      	add	r3, pc, #356	@ (adr r3, 80077f0 <CTRL_refTarget+0xe58>)
 800768a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800768e:	f7f8 ffdb 	bl	8000648 <__aeabi_dmul>
 8007692:	4602      	mov	r2, r0
 8007694:	460b      	mov	r3, r1
 8007696:	4620      	mov	r0, r4
 8007698:	4629      	mov	r1, r5
 800769a:	f7f8 fe1f 	bl	80002dc <__adddf3>
 800769e:	4602      	mov	r2, r0
 80076a0:	460b      	mov	r3, r1
 80076a2:	4610      	mov	r0, r2
 80076a4:	4619      	mov	r1, r3
 80076a6:	f7f9 fac7 	bl	8000c38 <__aeabi_d2f>
 80076aa:	4603      	mov	r3, r0
 80076ac:	4a53      	ldr	r2, [pc, #332]	@ (80077fc <CTRL_refTarget+0xe64>)
 80076ae:	6013      	str	r3, [r2, #0]
 80076b0:	e050      	b.n	8007754 <CTRL_refTarget+0xdbc>
				}
				else{
					f_TrgtAngle  = f_LastAngle;									// 
 80076b2:	4b51      	ldr	r3, [pc, #324]	@ (80077f8 <CTRL_refTarget+0xe60>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4a51      	ldr	r2, [pc, #324]	@ (80077fc <CTRL_refTarget+0xe64>)
 80076b8:	6013      	str	r3, [r2, #0]
 80076ba:	e04b      	b.n	8007754 <CTRL_refTarget+0xdbc>
				}
			}
			/* CW */
			else{
				if( f_TrgtAngle > (f_LastAngleS -(f_TrgtAccAngle * 0.001)) ){
 80076bc:	4b4f      	ldr	r3, [pc, #316]	@ (80077fc <CTRL_refTarget+0xe64>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4618      	mov	r0, r3
 80076c2:	f7f8 ff69 	bl	8000598 <__aeabi_f2d>
 80076c6:	4604      	mov	r4, r0
 80076c8:	460d      	mov	r5, r1
 80076ca:	4b53      	ldr	r3, [pc, #332]	@ (8007818 <CTRL_refTarget+0xe80>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4618      	mov	r0, r3
 80076d0:	f7f8 ff62 	bl	8000598 <__aeabi_f2d>
 80076d4:	4680      	mov	r8, r0
 80076d6:	4689      	mov	r9, r1
 80076d8:	4b50      	ldr	r3, [pc, #320]	@ (800781c <CTRL_refTarget+0xe84>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4618      	mov	r0, r3
 80076de:	f7f8 ff5b 	bl	8000598 <__aeabi_f2d>
 80076e2:	a343      	add	r3, pc, #268	@ (adr r3, 80077f0 <CTRL_refTarget+0xe58>)
 80076e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e8:	f7f8 ffae 	bl	8000648 <__aeabi_dmul>
 80076ec:	4602      	mov	r2, r0
 80076ee:	460b      	mov	r3, r1
 80076f0:	4640      	mov	r0, r8
 80076f2:	4649      	mov	r1, r9
 80076f4:	f7f8 fdf0 	bl	80002d8 <__aeabi_dsub>
 80076f8:	4602      	mov	r2, r0
 80076fa:	460b      	mov	r3, r1
 80076fc:	4620      	mov	r0, r4
 80076fe:	4629      	mov	r1, r5
 8007700:	f7f9 fa32 	bl	8000b68 <__aeabi_dcmpgt>
 8007704:	4603      	mov	r3, r0
 8007706:	2b00      	cmp	r3, #0
 8007708:	d020      	beq.n	800774c <CTRL_refTarget+0xdb4>
					f_TrgtAngle	+=f_TrgtAngleS * 0.001;			// 
 800770a:	4b3c      	ldr	r3, [pc, #240]	@ (80077fc <CTRL_refTarget+0xe64>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4618      	mov	r0, r3
 8007710:	f7f8 ff42 	bl	8000598 <__aeabi_f2d>
 8007714:	4604      	mov	r4, r0
 8007716:	460d      	mov	r5, r1
 8007718:	4b3e      	ldr	r3, [pc, #248]	@ (8007814 <CTRL_refTarget+0xe7c>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4618      	mov	r0, r3
 800771e:	f7f8 ff3b 	bl	8000598 <__aeabi_f2d>
 8007722:	a333      	add	r3, pc, #204	@ (adr r3, 80077f0 <CTRL_refTarget+0xe58>)
 8007724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007728:	f7f8 ff8e 	bl	8000648 <__aeabi_dmul>
 800772c:	4602      	mov	r2, r0
 800772e:	460b      	mov	r3, r1
 8007730:	4620      	mov	r0, r4
 8007732:	4629      	mov	r1, r5
 8007734:	f7f8 fdd2 	bl	80002dc <__adddf3>
 8007738:	4602      	mov	r2, r0
 800773a:	460b      	mov	r3, r1
 800773c:	4610      	mov	r0, r2
 800773e:	4619      	mov	r1, r3
 8007740:	f7f9 fa7a 	bl	8000c38 <__aeabi_d2f>
 8007744:	4603      	mov	r3, r0
 8007746:	4a2d      	ldr	r2, [pc, #180]	@ (80077fc <CTRL_refTarget+0xe64>)
 8007748:	6013      	str	r3, [r2, #0]
 800774a:	e003      	b.n	8007754 <CTRL_refTarget+0xdbc>
				}
				else{
					f_TrgtAngle  = f_LastAngle;									// 
 800774c:	4b2a      	ldr	r3, [pc, #168]	@ (80077f8 <CTRL_refTarget+0xe60>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4a2a      	ldr	r2, [pc, #168]	@ (80077fc <CTRL_refTarget+0xe64>)
 8007752:	6013      	str	r3, [r2, #0]
				}
			}

			/* Position CTRL */
			if( f_LastDist > (f_TrgtDist - (f_TrgtSpeed * 0.001)) ){						// 
 8007754:	4b2a      	ldr	r3, [pc, #168]	@ (8007800 <CTRL_refTarget+0xe68>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4618      	mov	r0, r3
 800775a:	f7f8 ff1d 	bl	8000598 <__aeabi_f2d>
 800775e:	4604      	mov	r4, r0
 8007760:	460d      	mov	r5, r1
 8007762:	4b28      	ldr	r3, [pc, #160]	@ (8007804 <CTRL_refTarget+0xe6c>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4618      	mov	r0, r3
 8007768:	f7f8 ff16 	bl	8000598 <__aeabi_f2d>
 800776c:	4680      	mov	r8, r0
 800776e:	4689      	mov	r9, r1
 8007770:	4b25      	ldr	r3, [pc, #148]	@ (8007808 <CTRL_refTarget+0xe70>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4618      	mov	r0, r3
 8007776:	f7f8 ff0f 	bl	8000598 <__aeabi_f2d>
 800777a:	a31d      	add	r3, pc, #116	@ (adr r3, 80077f0 <CTRL_refTarget+0xe58>)
 800777c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007780:	f7f8 ff62 	bl	8000648 <__aeabi_dmul>
 8007784:	4602      	mov	r2, r0
 8007786:	460b      	mov	r3, r1
 8007788:	4640      	mov	r0, r8
 800778a:	4649      	mov	r1, r9
 800778c:	f7f8 fda4 	bl	80002d8 <__aeabi_dsub>
 8007790:	4602      	mov	r2, r0
 8007792:	460b      	mov	r3, r1
 8007794:	4620      	mov	r0, r4
 8007796:	4629      	mov	r1, r5
 8007798:	f7f9 f9e6 	bl	8000b68 <__aeabi_dcmpgt>
 800779c:	4603      	mov	r3, r0
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d020      	beq.n	80077e4 <CTRL_refTarget+0xe4c>
				f_TrgtDist  += f_TrgtSpeed * 0.001;							// 
 80077a2:	4b18      	ldr	r3, [pc, #96]	@ (8007804 <CTRL_refTarget+0xe6c>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4618      	mov	r0, r3
 80077a8:	f7f8 fef6 	bl	8000598 <__aeabi_f2d>
 80077ac:	4604      	mov	r4, r0
 80077ae:	460d      	mov	r5, r1
 80077b0:	4b15      	ldr	r3, [pc, #84]	@ (8007808 <CTRL_refTarget+0xe70>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	4618      	mov	r0, r3
 80077b6:	f7f8 feef 	bl	8000598 <__aeabi_f2d>
 80077ba:	a30d      	add	r3, pc, #52	@ (adr r3, 80077f0 <CTRL_refTarget+0xe58>)
 80077bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077c0:	f7f8 ff42 	bl	8000648 <__aeabi_dmul>
 80077c4:	4602      	mov	r2, r0
 80077c6:	460b      	mov	r3, r1
 80077c8:	4620      	mov	r0, r4
 80077ca:	4629      	mov	r1, r5
 80077cc:	f7f8 fd86 	bl	80002dc <__adddf3>
 80077d0:	4602      	mov	r2, r0
 80077d2:	460b      	mov	r3, r1
 80077d4:	4610      	mov	r0, r2
 80077d6:	4619      	mov	r1, r3
 80077d8:	f7f9 fa2e 	bl	8000c38 <__aeabi_d2f>
 80077dc:	4603      	mov	r3, r0
 80077de:	4a09      	ldr	r2, [pc, #36]	@ (8007804 <CTRL_refTarget+0xe6c>)
 80077e0:	6013      	str	r3, [r2, #0]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 80077e2:	e230      	b.n	8007c46 <CTRL_refTarget+0x12ae>
				f_TrgtDist  = f_LastDist;													// 
 80077e4:	4b06      	ldr	r3, [pc, #24]	@ (8007800 <CTRL_refTarget+0xe68>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4a06      	ldr	r2, [pc, #24]	@ (8007804 <CTRL_refTarget+0xe6c>)
 80077ea:	6013      	str	r3, [r2, #0]
			break;
 80077ec:	e22b      	b.n	8007c46 <CTRL_refTarget+0x12ae>
 80077ee:	bf00      	nop
 80077f0:	d2f1a9fc 	.word	0xd2f1a9fc
 80077f4:	3f50624d 	.word	0x3f50624d
 80077f8:	200003cc 	.word	0x200003cc
 80077fc:	200003d4 	.word	0x200003d4
 8007800:	2000038c 	.word	0x2000038c
 8007804:	20000390 	.word	0x20000390
 8007808:	20000374 	.word	0x20000374
 800780c:	20000368 	.word	0x20000368
 8007810:	200003b4 	.word	0x200003b4
 8007814:	200003bc 	.word	0x200003bc
 8007818:	200003b8 	.word	0x200003b8
 800781c:	200003ac 	.word	0x200003ac

		/* dec(sla) */
		case CTRL_DEC_SLA:
			f_TrgtSpeed = f_BaseSpeed;
 8007820:	4ba9      	ldr	r3, [pc, #676]	@ (8007ac8 <CTRL_refTarget+0x1130>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	4aa9      	ldr	r2, [pc, #676]	@ (8007acc <CTRL_refTarget+0x1134>)
 8007826:	6013      	str	r3, [r2, #0]
			f_TrgtAccAngle += f_JerkAngle*0.001;
 8007828:	4ba9      	ldr	r3, [pc, #676]	@ (8007ad0 <CTRL_refTarget+0x1138>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4618      	mov	r0, r3
 800782e:	f7f8 feb3 	bl	8000598 <__aeabi_f2d>
 8007832:	4604      	mov	r4, r0
 8007834:	460d      	mov	r5, r1
 8007836:	4ba7      	ldr	r3, [pc, #668]	@ (8007ad4 <CTRL_refTarget+0x113c>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4618      	mov	r0, r3
 800783c:	f7f8 feac 	bl	8000598 <__aeabi_f2d>
 8007840:	a39f      	add	r3, pc, #636	@ (adr r3, 8007ac0 <CTRL_refTarget+0x1128>)
 8007842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007846:	f7f8 feff 	bl	8000648 <__aeabi_dmul>
 800784a:	4602      	mov	r2, r0
 800784c:	460b      	mov	r3, r1
 800784e:	4620      	mov	r0, r4
 8007850:	4629      	mov	r1, r5
 8007852:	f7f8 fd43 	bl	80002dc <__adddf3>
 8007856:	4602      	mov	r2, r0
 8007858:	460b      	mov	r3, r1
 800785a:	4610      	mov	r0, r2
 800785c:	4619      	mov	r1, r3
 800785e:	f7f9 f9eb 	bl	8000c38 <__aeabi_d2f>
 8007862:	4603      	mov	r3, r0
 8007864:	4a9a      	ldr	r2, [pc, #616]	@ (8007ad0 <CTRL_refTarget+0x1138>)
 8007866:	6013      	str	r3, [r2, #0]

			/* CCW */
			if( f_LastAngle > 0 ){
 8007868:	4b9b      	ldr	r3, [pc, #620]	@ (8007ad8 <CTRL_refTarget+0x1140>)
 800786a:	edd3 7a00 	vldr	s15, [r3]
 800786e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007876:	f340 8095 	ble.w	80079a4 <CTRL_refTarget+0x100c>
				if(f_BaseAccAngle < 0){
 800787a:	4b98      	ldr	r3, [pc, #608]	@ (8007adc <CTRL_refTarget+0x1144>)
 800787c:	edd3 7a00 	vldr	s15, [r3]
 8007880:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007888:	d50c      	bpl.n	80078a4 <CTRL_refTarget+0xf0c>
					if(f_TrgtAccAngle > 0.0){
 800788a:	4b91      	ldr	r3, [pc, #580]	@ (8007ad0 <CTRL_refTarget+0x1138>)
 800788c:	edd3 7a00 	vldr	s15, [r3]
 8007890:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007898:	dd13      	ble.n	80078c2 <CTRL_refTarget+0xf2a>
						f_TrgtAccAngle = 0.0;
 800789a:	4b8d      	ldr	r3, [pc, #564]	@ (8007ad0 <CTRL_refTarget+0x1138>)
 800789c:	f04f 0200 	mov.w	r2, #0
 80078a0:	601a      	str	r2, [r3, #0]
 80078a2:	e00e      	b.n	80078c2 <CTRL_refTarget+0xf2a>
					}
				}else{
					if(f_TrgtAccAngle < f_LastAccAngle){
 80078a4:	4b8a      	ldr	r3, [pc, #552]	@ (8007ad0 <CTRL_refTarget+0x1138>)
 80078a6:	ed93 7a00 	vldr	s14, [r3]
 80078aa:	4b8d      	ldr	r3, [pc, #564]	@ (8007ae0 <CTRL_refTarget+0x1148>)
 80078ac:	edd3 7a00 	vldr	s15, [r3]
 80078b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80078b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078b8:	d503      	bpl.n	80078c2 <CTRL_refTarget+0xf2a>
						f_TrgtAccAngle = f_LastAccAngle;
 80078ba:	4b89      	ldr	r3, [pc, #548]	@ (8007ae0 <CTRL_refTarget+0x1148>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4a84      	ldr	r2, [pc, #528]	@ (8007ad0 <CTRL_refTarget+0x1138>)
 80078c0:	6013      	str	r3, [r2, #0]
					}
				}

				if( f_TrgtAngleS > (f_LastAngleS -(f_TrgtAccAngle * 0.001)) ){
 80078c2:	4b88      	ldr	r3, [pc, #544]	@ (8007ae4 <CTRL_refTarget+0x114c>)
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4618      	mov	r0, r3
 80078c8:	f7f8 fe66 	bl	8000598 <__aeabi_f2d>
 80078cc:	4604      	mov	r4, r0
 80078ce:	460d      	mov	r5, r1
 80078d0:	4b85      	ldr	r3, [pc, #532]	@ (8007ae8 <CTRL_refTarget+0x1150>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4618      	mov	r0, r3
 80078d6:	f7f8 fe5f 	bl	8000598 <__aeabi_f2d>
 80078da:	4680      	mov	r8, r0
 80078dc:	4689      	mov	r9, r1
 80078de:	4b7c      	ldr	r3, [pc, #496]	@ (8007ad0 <CTRL_refTarget+0x1138>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	4618      	mov	r0, r3
 80078e4:	f7f8 fe58 	bl	8000598 <__aeabi_f2d>
 80078e8:	a375      	add	r3, pc, #468	@ (adr r3, 8007ac0 <CTRL_refTarget+0x1128>)
 80078ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ee:	f7f8 feab 	bl	8000648 <__aeabi_dmul>
 80078f2:	4602      	mov	r2, r0
 80078f4:	460b      	mov	r3, r1
 80078f6:	4640      	mov	r0, r8
 80078f8:	4649      	mov	r1, r9
 80078fa:	f7f8 fced 	bl	80002d8 <__aeabi_dsub>
 80078fe:	4602      	mov	r2, r0
 8007900:	460b      	mov	r3, r1
 8007902:	4620      	mov	r0, r4
 8007904:	4629      	mov	r1, r5
 8007906:	f7f9 f92f 	bl	8000b68 <__aeabi_dcmpgt>
 800790a:	4603      	mov	r3, r0
 800790c:	2b00      	cmp	r3, #0
 800790e:	d040      	beq.n	8007992 <CTRL_refTarget+0xffa>
					f_TrgtAngleS += f_TrgtAccAngle * 0.001;							// 
 8007910:	4b74      	ldr	r3, [pc, #464]	@ (8007ae4 <CTRL_refTarget+0x114c>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4618      	mov	r0, r3
 8007916:	f7f8 fe3f 	bl	8000598 <__aeabi_f2d>
 800791a:	4604      	mov	r4, r0
 800791c:	460d      	mov	r5, r1
 800791e:	4b6c      	ldr	r3, [pc, #432]	@ (8007ad0 <CTRL_refTarget+0x1138>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4618      	mov	r0, r3
 8007924:	f7f8 fe38 	bl	8000598 <__aeabi_f2d>
 8007928:	a365      	add	r3, pc, #404	@ (adr r3, 8007ac0 <CTRL_refTarget+0x1128>)
 800792a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800792e:	f7f8 fe8b 	bl	8000648 <__aeabi_dmul>
 8007932:	4602      	mov	r2, r0
 8007934:	460b      	mov	r3, r1
 8007936:	4620      	mov	r0, r4
 8007938:	4629      	mov	r1, r5
 800793a:	f7f8 fccf 	bl	80002dc <__adddf3>
 800793e:	4602      	mov	r2, r0
 8007940:	460b      	mov	r3, r1
 8007942:	4610      	mov	r0, r2
 8007944:	4619      	mov	r1, r3
 8007946:	f7f9 f977 	bl	8000c38 <__aeabi_d2f>
 800794a:	4603      	mov	r3, r0
 800794c:	4a65      	ldr	r2, [pc, #404]	@ (8007ae4 <CTRL_refTarget+0x114c>)
 800794e:	6013      	str	r3, [r2, #0]
					f_TrgtAngle  += f_TrgtAngleS * 0.001;	// 
 8007950:	4b66      	ldr	r3, [pc, #408]	@ (8007aec <CTRL_refTarget+0x1154>)
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	4618      	mov	r0, r3
 8007956:	f7f8 fe1f 	bl	8000598 <__aeabi_f2d>
 800795a:	4604      	mov	r4, r0
 800795c:	460d      	mov	r5, r1
 800795e:	4b61      	ldr	r3, [pc, #388]	@ (8007ae4 <CTRL_refTarget+0x114c>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4618      	mov	r0, r3
 8007964:	f7f8 fe18 	bl	8000598 <__aeabi_f2d>
 8007968:	a355      	add	r3, pc, #340	@ (adr r3, 8007ac0 <CTRL_refTarget+0x1128>)
 800796a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796e:	f7f8 fe6b 	bl	8000648 <__aeabi_dmul>
 8007972:	4602      	mov	r2, r0
 8007974:	460b      	mov	r3, r1
 8007976:	4620      	mov	r0, r4
 8007978:	4629      	mov	r1, r5
 800797a:	f7f8 fcaf 	bl	80002dc <__adddf3>
 800797e:	4602      	mov	r2, r0
 8007980:	460b      	mov	r3, r1
 8007982:	4610      	mov	r0, r2
 8007984:	4619      	mov	r1, r3
 8007986:	f7f9 f957 	bl	8000c38 <__aeabi_d2f>
 800798a:	4603      	mov	r3, r0
 800798c:	4a57      	ldr	r2, [pc, #348]	@ (8007aec <CTRL_refTarget+0x1154>)
 800798e:	6013      	str	r3, [r2, #0]
 8007990:	e0b6      	b.n	8007b00 <CTRL_refTarget+0x1168>
				}
				else{
					f_TrgtAngleS = 0.0;
 8007992:	4b54      	ldr	r3, [pc, #336]	@ (8007ae4 <CTRL_refTarget+0x114c>)
 8007994:	f04f 0200 	mov.w	r2, #0
 8007998:	601a      	str	r2, [r3, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 800799a:	4b4f      	ldr	r3, [pc, #316]	@ (8007ad8 <CTRL_refTarget+0x1140>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4a53      	ldr	r2, [pc, #332]	@ (8007aec <CTRL_refTarget+0x1154>)
 80079a0:	6013      	str	r3, [r2, #0]
 80079a2:	e0ad      	b.n	8007b00 <CTRL_refTarget+0x1168>
				}
			}
			/*CW*/
			else{
				if(f_BaseAccAngle > 0){
 80079a4:	4b4d      	ldr	r3, [pc, #308]	@ (8007adc <CTRL_refTarget+0x1144>)
 80079a6:	edd3 7a00 	vldr	s15, [r3]
 80079aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80079ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079b2:	dd0c      	ble.n	80079ce <CTRL_refTarget+0x1036>
					if(f_TrgtAccAngle < 0.0){
 80079b4:	4b46      	ldr	r3, [pc, #280]	@ (8007ad0 <CTRL_refTarget+0x1138>)
 80079b6:	edd3 7a00 	vldr	s15, [r3]
 80079ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80079be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079c2:	d513      	bpl.n	80079ec <CTRL_refTarget+0x1054>
						f_TrgtAccAngle = 0.0;
 80079c4:	4b42      	ldr	r3, [pc, #264]	@ (8007ad0 <CTRL_refTarget+0x1138>)
 80079c6:	f04f 0200 	mov.w	r2, #0
 80079ca:	601a      	str	r2, [r3, #0]
 80079cc:	e00e      	b.n	80079ec <CTRL_refTarget+0x1054>
					}
				}else{
					if(f_TrgtAccAngle > f_LastAccAngle){
 80079ce:	4b40      	ldr	r3, [pc, #256]	@ (8007ad0 <CTRL_refTarget+0x1138>)
 80079d0:	ed93 7a00 	vldr	s14, [r3]
 80079d4:	4b42      	ldr	r3, [pc, #264]	@ (8007ae0 <CTRL_refTarget+0x1148>)
 80079d6:	edd3 7a00 	vldr	s15, [r3]
 80079da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80079de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079e2:	dd03      	ble.n	80079ec <CTRL_refTarget+0x1054>
						f_TrgtAccAngle = f_LastAccAngle;
 80079e4:	4b3e      	ldr	r3, [pc, #248]	@ (8007ae0 <CTRL_refTarget+0x1148>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a39      	ldr	r2, [pc, #228]	@ (8007ad0 <CTRL_refTarget+0x1138>)
 80079ea:	6013      	str	r3, [r2, #0]
					}
				}

				if( f_TrgtAngleS < (f_LastAngleS +(f_TrgtAccAngle * 0.001)) ){
 80079ec:	4b3d      	ldr	r3, [pc, #244]	@ (8007ae4 <CTRL_refTarget+0x114c>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4618      	mov	r0, r3
 80079f2:	f7f8 fdd1 	bl	8000598 <__aeabi_f2d>
 80079f6:	4604      	mov	r4, r0
 80079f8:	460d      	mov	r5, r1
 80079fa:	4b3b      	ldr	r3, [pc, #236]	@ (8007ae8 <CTRL_refTarget+0x1150>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	4618      	mov	r0, r3
 8007a00:	f7f8 fdca 	bl	8000598 <__aeabi_f2d>
 8007a04:	4680      	mov	r8, r0
 8007a06:	4689      	mov	r9, r1
 8007a08:	4b31      	ldr	r3, [pc, #196]	@ (8007ad0 <CTRL_refTarget+0x1138>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	f7f8 fdc3 	bl	8000598 <__aeabi_f2d>
 8007a12:	a32b      	add	r3, pc, #172	@ (adr r3, 8007ac0 <CTRL_refTarget+0x1128>)
 8007a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a18:	f7f8 fe16 	bl	8000648 <__aeabi_dmul>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	460b      	mov	r3, r1
 8007a20:	4640      	mov	r0, r8
 8007a22:	4649      	mov	r1, r9
 8007a24:	f7f8 fc5a 	bl	80002dc <__adddf3>
 8007a28:	4602      	mov	r2, r0
 8007a2a:	460b      	mov	r3, r1
 8007a2c:	4620      	mov	r0, r4
 8007a2e:	4629      	mov	r1, r5
 8007a30:	f7f9 f87c 	bl	8000b2c <__aeabi_dcmplt>
 8007a34:	4603      	mov	r3, r0
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d05a      	beq.n	8007af0 <CTRL_refTarget+0x1158>
					f_TrgtAngleS += f_TrgtAccAngle * 0.001;							// 
 8007a3a:	4b2a      	ldr	r3, [pc, #168]	@ (8007ae4 <CTRL_refTarget+0x114c>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f7f8 fdaa 	bl	8000598 <__aeabi_f2d>
 8007a44:	4604      	mov	r4, r0
 8007a46:	460d      	mov	r5, r1
 8007a48:	4b21      	ldr	r3, [pc, #132]	@ (8007ad0 <CTRL_refTarget+0x1138>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f7f8 fda3 	bl	8000598 <__aeabi_f2d>
 8007a52:	a31b      	add	r3, pc, #108	@ (adr r3, 8007ac0 <CTRL_refTarget+0x1128>)
 8007a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a58:	f7f8 fdf6 	bl	8000648 <__aeabi_dmul>
 8007a5c:	4602      	mov	r2, r0
 8007a5e:	460b      	mov	r3, r1
 8007a60:	4620      	mov	r0, r4
 8007a62:	4629      	mov	r1, r5
 8007a64:	f7f8 fc3a 	bl	80002dc <__adddf3>
 8007a68:	4602      	mov	r2, r0
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	4610      	mov	r0, r2
 8007a6e:	4619      	mov	r1, r3
 8007a70:	f7f9 f8e2 	bl	8000c38 <__aeabi_d2f>
 8007a74:	4603      	mov	r3, r0
 8007a76:	4a1b      	ldr	r2, [pc, #108]	@ (8007ae4 <CTRL_refTarget+0x114c>)
 8007a78:	6013      	str	r3, [r2, #0]
					f_TrgtAngle  += f_TrgtAngleS * 0.001;	// 
 8007a7a:	4b1c      	ldr	r3, [pc, #112]	@ (8007aec <CTRL_refTarget+0x1154>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4618      	mov	r0, r3
 8007a80:	f7f8 fd8a 	bl	8000598 <__aeabi_f2d>
 8007a84:	4604      	mov	r4, r0
 8007a86:	460d      	mov	r5, r1
 8007a88:	4b16      	ldr	r3, [pc, #88]	@ (8007ae4 <CTRL_refTarget+0x114c>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	f7f8 fd83 	bl	8000598 <__aeabi_f2d>
 8007a92:	a30b      	add	r3, pc, #44	@ (adr r3, 8007ac0 <CTRL_refTarget+0x1128>)
 8007a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a98:	f7f8 fdd6 	bl	8000648 <__aeabi_dmul>
 8007a9c:	4602      	mov	r2, r0
 8007a9e:	460b      	mov	r3, r1
 8007aa0:	4620      	mov	r0, r4
 8007aa2:	4629      	mov	r1, r5
 8007aa4:	f7f8 fc1a 	bl	80002dc <__adddf3>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	460b      	mov	r3, r1
 8007aac:	4610      	mov	r0, r2
 8007aae:	4619      	mov	r1, r3
 8007ab0:	f7f9 f8c2 	bl	8000c38 <__aeabi_d2f>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	4a0d      	ldr	r2, [pc, #52]	@ (8007aec <CTRL_refTarget+0x1154>)
 8007ab8:	6013      	str	r3, [r2, #0]
 8007aba:	e021      	b.n	8007b00 <CTRL_refTarget+0x1168>
 8007abc:	f3af 8000 	nop.w
 8007ac0:	d2f1a9fc 	.word	0xd2f1a9fc
 8007ac4:	3f50624d 	.word	0x3f50624d
 8007ac8:	20000368 	.word	0x20000368
 8007acc:	20000374 	.word	0x20000374
 8007ad0:	200003ac 	.word	0x200003ac
 8007ad4:	200003a4 	.word	0x200003a4
 8007ad8:	200003cc 	.word	0x200003cc
 8007adc:	200003a8 	.word	0x200003a8
 8007ae0:	200003b0 	.word	0x200003b0
 8007ae4:	200003bc 	.word	0x200003bc
 8007ae8:	200003b8 	.word	0x200003b8
 8007aec:	200003d4 	.word	0x200003d4
				}
				else{
					f_TrgtAngleS = 0.0;
 8007af0:	4b59      	ldr	r3, [pc, #356]	@ (8007c58 <CTRL_refTarget+0x12c0>)
 8007af2:	f04f 0200 	mov.w	r2, #0
 8007af6:	601a      	str	r2, [r3, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 8007af8:	4b58      	ldr	r3, [pc, #352]	@ (8007c5c <CTRL_refTarget+0x12c4>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4a58      	ldr	r2, [pc, #352]	@ (8007c60 <CTRL_refTarget+0x12c8>)
 8007afe:	6013      	str	r3, [r2, #0]
				}
			}

			/* Position CTRL */
			if( f_LastDist > (f_TrgtDist - (f_TrgtSpeed * 0.001)) ){						// 
 8007b00:	4b58      	ldr	r3, [pc, #352]	@ (8007c64 <CTRL_refTarget+0x12cc>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	4618      	mov	r0, r3
 8007b06:	f7f8 fd47 	bl	8000598 <__aeabi_f2d>
 8007b0a:	4604      	mov	r4, r0
 8007b0c:	460d      	mov	r5, r1
 8007b0e:	4b56      	ldr	r3, [pc, #344]	@ (8007c68 <CTRL_refTarget+0x12d0>)
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4618      	mov	r0, r3
 8007b14:	f7f8 fd40 	bl	8000598 <__aeabi_f2d>
 8007b18:	4680      	mov	r8, r0
 8007b1a:	4689      	mov	r9, r1
 8007b1c:	4b53      	ldr	r3, [pc, #332]	@ (8007c6c <CTRL_refTarget+0x12d4>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4618      	mov	r0, r3
 8007b22:	f7f8 fd39 	bl	8000598 <__aeabi_f2d>
 8007b26:	a34a      	add	r3, pc, #296	@ (adr r3, 8007c50 <CTRL_refTarget+0x12b8>)
 8007b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b2c:	f7f8 fd8c 	bl	8000648 <__aeabi_dmul>
 8007b30:	4602      	mov	r2, r0
 8007b32:	460b      	mov	r3, r1
 8007b34:	4640      	mov	r0, r8
 8007b36:	4649      	mov	r1, r9
 8007b38:	f7f8 fbce 	bl	80002d8 <__aeabi_dsub>
 8007b3c:	4602      	mov	r2, r0
 8007b3e:	460b      	mov	r3, r1
 8007b40:	4620      	mov	r0, r4
 8007b42:	4629      	mov	r1, r5
 8007b44:	f7f9 f810 	bl	8000b68 <__aeabi_dcmpgt>
 8007b48:	4603      	mov	r3, r0
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d020      	beq.n	8007b90 <CTRL_refTarget+0x11f8>
				f_TrgtDist  += f_TrgtSpeed * 0.001;							// 
 8007b4e:	4b46      	ldr	r3, [pc, #280]	@ (8007c68 <CTRL_refTarget+0x12d0>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4618      	mov	r0, r3
 8007b54:	f7f8 fd20 	bl	8000598 <__aeabi_f2d>
 8007b58:	4604      	mov	r4, r0
 8007b5a:	460d      	mov	r5, r1
 8007b5c:	4b43      	ldr	r3, [pc, #268]	@ (8007c6c <CTRL_refTarget+0x12d4>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4618      	mov	r0, r3
 8007b62:	f7f8 fd19 	bl	8000598 <__aeabi_f2d>
 8007b66:	a33a      	add	r3, pc, #232	@ (adr r3, 8007c50 <CTRL_refTarget+0x12b8>)
 8007b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b6c:	f7f8 fd6c 	bl	8000648 <__aeabi_dmul>
 8007b70:	4602      	mov	r2, r0
 8007b72:	460b      	mov	r3, r1
 8007b74:	4620      	mov	r0, r4
 8007b76:	4629      	mov	r1, r5
 8007b78:	f7f8 fbb0 	bl	80002dc <__adddf3>
 8007b7c:	4602      	mov	r2, r0
 8007b7e:	460b      	mov	r3, r1
 8007b80:	4610      	mov	r0, r2
 8007b82:	4619      	mov	r1, r3
 8007b84:	f7f9 f858 	bl	8000c38 <__aeabi_d2f>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	4a37      	ldr	r2, [pc, #220]	@ (8007c68 <CTRL_refTarget+0x12d0>)
 8007b8c:	6013      	str	r3, [r2, #0]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8007b8e:	e05a      	b.n	8007c46 <CTRL_refTarget+0x12ae>
				f_TrgtDist  = f_LastDist;													// 
 8007b90:	4b34      	ldr	r3, [pc, #208]	@ (8007c64 <CTRL_refTarget+0x12cc>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a34      	ldr	r2, [pc, #208]	@ (8007c68 <CTRL_refTarget+0x12d0>)
 8007b96:	6013      	str	r3, [r2, #0]
			break;
 8007b98:	e055      	b.n	8007c46 <CTRL_refTarget+0x12ae>

		/* escape(sla) */
		case CTRL_EXIT_SLA:
			f_TrgtSpeed = f_BaseSpeed;
 8007b9a:	4b35      	ldr	r3, [pc, #212]	@ (8007c70 <CTRL_refTarget+0x12d8>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4a33      	ldr	r2, [pc, #204]	@ (8007c6c <CTRL_refTarget+0x12d4>)
 8007ba0:	6013      	str	r3, [r2, #0]
			f_TrgtAngleS = 0;
 8007ba2:	4b2d      	ldr	r3, [pc, #180]	@ (8007c58 <CTRL_refTarget+0x12c0>)
 8007ba4:	f04f 0200 	mov.w	r2, #0
 8007ba8:	601a      	str	r2, [r3, #0]
			if( f_TrgtDist <= (f_LastDist -f_TrgtSpeed * 0.001)){
 8007baa:	4b2f      	ldr	r3, [pc, #188]	@ (8007c68 <CTRL_refTarget+0x12d0>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7f8 fcf2 	bl	8000598 <__aeabi_f2d>
 8007bb4:	4604      	mov	r4, r0
 8007bb6:	460d      	mov	r5, r1
 8007bb8:	4b2a      	ldr	r3, [pc, #168]	@ (8007c64 <CTRL_refTarget+0x12cc>)
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	f7f8 fceb 	bl	8000598 <__aeabi_f2d>
 8007bc2:	4680      	mov	r8, r0
 8007bc4:	4689      	mov	r9, r1
 8007bc6:	4b29      	ldr	r3, [pc, #164]	@ (8007c6c <CTRL_refTarget+0x12d4>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4618      	mov	r0, r3
 8007bcc:	f7f8 fce4 	bl	8000598 <__aeabi_f2d>
 8007bd0:	a31f      	add	r3, pc, #124	@ (adr r3, 8007c50 <CTRL_refTarget+0x12b8>)
 8007bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd6:	f7f8 fd37 	bl	8000648 <__aeabi_dmul>
 8007bda:	4602      	mov	r2, r0
 8007bdc:	460b      	mov	r3, r1
 8007bde:	4640      	mov	r0, r8
 8007be0:	4649      	mov	r1, r9
 8007be2:	f7f8 fb79 	bl	80002d8 <__aeabi_dsub>
 8007be6:	4602      	mov	r2, r0
 8007be8:	460b      	mov	r3, r1
 8007bea:	4620      	mov	r0, r4
 8007bec:	4629      	mov	r1, r5
 8007bee:	f7f8 ffa7 	bl	8000b40 <__aeabi_dcmple>
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d020      	beq.n	8007c3a <CTRL_refTarget+0x12a2>
				f_TrgtDist  += f_TrgtSpeed * 0.001;								// 
 8007bf8:	4b1b      	ldr	r3, [pc, #108]	@ (8007c68 <CTRL_refTarget+0x12d0>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	f7f8 fccb 	bl	8000598 <__aeabi_f2d>
 8007c02:	4604      	mov	r4, r0
 8007c04:	460d      	mov	r5, r1
 8007c06:	4b19      	ldr	r3, [pc, #100]	@ (8007c6c <CTRL_refTarget+0x12d4>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	f7f8 fcc4 	bl	8000598 <__aeabi_f2d>
 8007c10:	a30f      	add	r3, pc, #60	@ (adr r3, 8007c50 <CTRL_refTarget+0x12b8>)
 8007c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c16:	f7f8 fd17 	bl	8000648 <__aeabi_dmul>
 8007c1a:	4602      	mov	r2, r0
 8007c1c:	460b      	mov	r3, r1
 8007c1e:	4620      	mov	r0, r4
 8007c20:	4629      	mov	r1, r5
 8007c22:	f7f8 fb5b 	bl	80002dc <__adddf3>
 8007c26:	4602      	mov	r2, r0
 8007c28:	460b      	mov	r3, r1
 8007c2a:	4610      	mov	r0, r2
 8007c2c:	4619      	mov	r1, r3
 8007c2e:	f7f9 f803 	bl	8000c38 <__aeabi_d2f>
 8007c32:	4603      	mov	r3, r0
 8007c34:	4a0c      	ldr	r2, [pc, #48]	@ (8007c68 <CTRL_refTarget+0x12d0>)
 8007c36:	6013      	str	r3, [r2, #0]
			}
			else{
				f_TrgtDist  = f_LastDist;														// 
			}
			break;
 8007c38:	e005      	b.n	8007c46 <CTRL_refTarget+0x12ae>
				f_TrgtDist  = f_LastDist;														// 
 8007c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8007c64 <CTRL_refTarget+0x12cc>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8007c68 <CTRL_refTarget+0x12d0>)
 8007c40:	6013      	str	r3, [r2, #0]
			break;
 8007c42:	e000      	b.n	8007c46 <CTRL_refTarget+0x12ae>

		/* etc */
		default:
			break;
 8007c44:	bf00      	nop
	}
}
 8007c46:	bf00      	nop
 8007c48:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007c4c:	f3af 8000 	nop.w
 8007c50:	d2f1a9fc 	.word	0xd2f1a9fc
 8007c54:	3f50624d 	.word	0x3f50624d
 8007c58:	200003bc 	.word	0x200003bc
 8007c5c:	200003cc 	.word	0x200003cc
 8007c60:	200003d4 	.word	0x200003d4
 8007c64:	2000038c 	.word	0x2000038c
 8007c68:	20000390 	.word	0x20000390
 8007c6c:	20000374 	.word	0x20000374
 8007c70:	20000368 	.word	0x20000368

08007c74 <Chg_ParamID>:

enPARAM_MODE Chg_ParamID( enCTRL_TYPE en_type )
{
 8007c74:	b480      	push	{r7}
 8007c76:	b083      	sub	sp, #12
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	71fb      	strb	r3, [r7, #7]
	switch( en_type ){
 8007c7e:	79fb      	ldrb	r3, [r7, #7]
 8007c80:	2b0e      	cmp	r3, #14
 8007c82:	d83f      	bhi.n	8007d04 <Chg_ParamID+0x90>
 8007c84:	a201      	add	r2, pc, #4	@ (adr r2, 8007c8c <Chg_ParamID+0x18>)
 8007c86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c8a:	bf00      	nop
 8007c8c:	08007cc9 	.word	0x08007cc9
 8007c90:	08007ccd 	.word	0x08007ccd
 8007c94:	08007cd1 	.word	0x08007cd1
 8007c98:	08007cd9 	.word	0x08007cd9
 8007c9c:	08007cdd 	.word	0x08007cdd
 8007ca0:	08007ce1 	.word	0x08007ce1
 8007ca4:	08007cd5 	.word	0x08007cd5
 8007ca8:	08007ce5 	.word	0x08007ce5
 8007cac:	08007ce9 	.word	0x08007ce9
 8007cb0:	08007ced 	.word	0x08007ced
 8007cb4:	08007cf1 	.word	0x08007cf1
 8007cb8:	08007cf5 	.word	0x08007cf5
 8007cbc:	08007cf9 	.word	0x08007cf9
 8007cc0:	08007cfd 	.word	0x08007cfd
 8007cc4:	08007d01 	.word	0x08007d01
		case CTRL_ACC:			return PARAM_ACC;				// ()
 8007cc8:	2301      	movs	r3, #1
 8007cca:	e01c      	b.n	8007d06 <Chg_ParamID+0x92>
		case CTRL_CONST:		return PARAM_CONST;				// ()
 8007ccc:	2302      	movs	r3, #2
 8007cce:	e01a      	b.n	8007d06 <Chg_ParamID+0x92>
		case CTRL_DEC:			return PARAM_DEC;				// ()
 8007cd0:	2303      	movs	r3, #3
 8007cd2:	e018      	b.n	8007d06 <Chg_ParamID+0x92>
		case CTRL_HIT_WALL:		return PARAM_HIT_WALL;			// 
 8007cd4:	2307      	movs	r3, #7
 8007cd6:	e016      	b.n	8007d06 <Chg_ParamID+0x92>
//		case DCMC_BACK_ACC:		return PARAM_BACK_ACC;			// ()
//		case DCMC_BACK_CONST:		return PARAM_BACK_CONST;		// ()
//		case DCMC_BACK_DEC:		return PARAM_BACK_DEC;			// ()
		case CTRL_SKEW_ACC:		return PARAM_SKEW_ACC;			// ()
 8007cd8:	2304      	movs	r3, #4
 8007cda:	e014      	b.n	8007d06 <Chg_ParamID+0x92>
		case CTRL_SKEW_CONST:		return PARAM_SKEW_CONST;		// ()
 8007cdc:	2305      	movs	r3, #5
 8007cde:	e012      	b.n	8007d06 <Chg_ParamID+0x92>
		case CTRL_SKEW_DEC:		return PARAM_SKEW_DEC;			// ()
 8007ce0:	2306      	movs	r3, #6
 8007ce2:	e010      	b.n	8007d06 <Chg_ParamID+0x92>
		case CTRL_ACC_TRUN:		return PARAM_ACC_TRUN;			// ()
 8007ce4:	230a      	movs	r3, #10
 8007ce6:	e00e      	b.n	8007d06 <Chg_ParamID+0x92>
		case CTRL_CONST_TRUN:		return PARAM_CONST_TRUN;		// ()
 8007ce8:	230b      	movs	r3, #11
 8007cea:	e00c      	b.n	8007d06 <Chg_ParamID+0x92>
		case CTRL_DEC_TRUN:		return PARAM_DEC_TRUN;			// ()
 8007cec:	230c      	movs	r3, #12
 8007cee:	e00a      	b.n	8007d06 <Chg_ParamID+0x92>
		case CTRL_ENTRY_SLA:		return PARAM_ENTRY_SLA;		// ()
 8007cf0:	230f      	movs	r3, #15
 8007cf2:	e008      	b.n	8007d06 <Chg_ParamID+0x92>
		case CTRL_ACC_SLA:		return PARAM_ACC_SLA;			// ()
 8007cf4:	2310      	movs	r3, #16
 8007cf6:	e006      	b.n	8007d06 <Chg_ParamID+0x92>
		case CTRL_CONST_SLA:		return PARAM_CONST_SLA;		// ()
 8007cf8:	2311      	movs	r3, #17
 8007cfa:	e004      	b.n	8007d06 <Chg_ParamID+0x92>
		case CTRL_DEC_SLA:		return PARAM_DEC_SLA;			// ()
 8007cfc:	2312      	movs	r3, #18
 8007cfe:	e002      	b.n	8007d06 <Chg_ParamID+0x92>
		case CTRL_EXIT_SLA:		return PARAM_EXIT_SLA;			// ()
 8007d00:	2313      	movs	r3, #19
 8007d02:	e000      	b.n	8007d06 <Chg_ParamID+0x92>
		default:			return PARAM_NC;
 8007d04:	23ff      	movs	r3, #255	@ 0xff
	}
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	370c      	adds	r7, #12
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d10:	4770      	bx	lr
 8007d12:	bf00      	nop

08007d14 <CTRL_getFF_speed>:

void CTRL_getFF_speed( float* p_err )
{
 8007d14:	b480      	push	{r7}
 8007d16:	b083      	sub	sp, #12
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
	/*  */
	switch( en_Type ){
 8007d1c:	4b21      	ldr	r3, [pc, #132]	@ (8007da4 <CTRL_getFF_speed+0x90>)
 8007d1e:	781b      	ldrb	r3, [r3, #0]
 8007d20:	2b0e      	cmp	r3, #14
 8007d22:	bf8c      	ite	hi
 8007d24:	2201      	movhi	r2, #1
 8007d26:	2200      	movls	r2, #0
 8007d28:	b2d2      	uxtb	r2, r2
 8007d2a:	2a00      	cmp	r2, #0
 8007d2c:	d12f      	bne.n	8007d8e <CTRL_getFF_speed+0x7a>
 8007d2e:	2201      	movs	r2, #1
 8007d30:	fa02 f303 	lsl.w	r3, r2, r3
 8007d34:	f245 5212 	movw	r2, #21778	@ 0x5512
 8007d38:	401a      	ands	r2, r3
 8007d3a:	2a00      	cmp	r2, #0
 8007d3c:	bf14      	ite	ne
 8007d3e:	2201      	movne	r2, #1
 8007d40:	2200      	moveq	r2, #0
 8007d42:	b2d2      	uxtb	r2, r2
 8007d44:	2a00      	cmp	r2, #0
 8007d46:	d118      	bne.n	8007d7a <CTRL_getFF_speed+0x66>
 8007d48:	f242 2264 	movw	r2, #8804	@ 0x2264
 8007d4c:	401a      	ands	r2, r3
 8007d4e:	2a00      	cmp	r2, #0
 8007d50:	bf14      	ite	ne
 8007d52:	2201      	movne	r2, #1
 8007d54:	2200      	moveq	r2, #0
 8007d56:	b2d2      	uxtb	r2, r2
 8007d58:	2a00      	cmp	r2, #0
 8007d5a:	d113      	bne.n	8007d84 <CTRL_getFF_speed+0x70>
 8007d5c:	f640 0289 	movw	r2, #2185	@ 0x889
 8007d60:	401a      	ands	r2, r3
 8007d62:	2a00      	cmp	r2, #0
 8007d64:	bf14      	ite	ne
 8007d66:	2301      	movne	r3, #1
 8007d68:	2300      	moveq	r3, #0
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d00e      	beq.n	8007d8e <CTRL_getFF_speed+0x7a>
		//  
		case CTRL_ACC:
		case CTRL_SKEW_ACC:
		case CTRL_ACC_TRUN:
		case CTRL_ACC_SLA:
			*p_err = f_TrgtAcc;
 8007d70:	4b0d      	ldr	r3, [pc, #52]	@ (8007da8 <CTRL_getFF_speed+0x94>)
 8007d72:	681a      	ldr	r2, [r3, #0]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	601a      	str	r2, [r3, #0]
			break;
 8007d78:	e00e      	b.n	8007d98 <CTRL_getFF_speed+0x84>
		case CTRL_SKEW_CONST:
		case CTRL_CONST_TRUN:
		case CTRL_ENTRY_SLA:
		case CTRL_EXIT_SLA:
		case CTRL_CONST_SLA:
			*p_err = 0;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	f04f 0200 	mov.w	r2, #0
 8007d80:	601a      	str	r2, [r3, #0]
			break;
 8007d82:	e009      	b.n	8007d98 <CTRL_getFF_speed+0x84>
		case CTRL_DEC:
		case CTRL_SKEW_DEC:
		case CTRL_DEC_TRUN:
		case CTRL_DEC_SLA:
		case CTRL_HIT_WALL:
			*p_err = f_TrgtAcc;
 8007d84:	4b08      	ldr	r3, [pc, #32]	@ (8007da8 <CTRL_getFF_speed+0x94>)
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	601a      	str	r2, [r3, #0]
			break;
 8007d8c:	e004      	b.n	8007d98 <CTRL_getFF_speed+0x84>

		//  
		default:
			*p_err = 0;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	f04f 0200 	mov.w	r2, #0
 8007d94:	601a      	str	r2, [r3, #0]
			break;										// 
 8007d96:	bf00      	nop
	}

}
 8007d98:	bf00      	nop
 8007d9a:	370c      	adds	r7, #12
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr
 8007da4:	200003fa 	.word	0x200003fa
 8007da8:	20000360 	.word	0x20000360

08007dac <CTRL_getFF_angle>:

void CTRL_getFF_angle( float* p_err )
{
 8007dac:	b580      	push	{r7, lr}
 8007dae:	b082      	sub	sp, #8
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
	/*  */
	switch( en_Type ){
 8007db4:	4b38      	ldr	r3, [pc, #224]	@ (8007e98 <CTRL_getFF_angle+0xec>)
 8007db6:	781b      	ldrb	r3, [r3, #0]
 8007db8:	2b0e      	cmp	r3, #14
 8007dba:	bf8c      	ite	hi
 8007dbc:	2201      	movhi	r2, #1
 8007dbe:	2200      	movls	r2, #0
 8007dc0:	b2d2      	uxtb	r2, r2
 8007dc2:	2a00      	cmp	r2, #0
 8007dc4:	d15e      	bne.n	8007e84 <CTRL_getFF_angle+0xd8>
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8007dcc:	f245 5212 	movw	r2, #21778	@ 0x5512
 8007dd0:	401a      	ands	r2, r3
 8007dd2:	2a00      	cmp	r2, #0
 8007dd4:	bf14      	ite	ne
 8007dd6:	2201      	movne	r2, #1
 8007dd8:	2200      	moveq	r2, #0
 8007dda:	b2d2      	uxtb	r2, r2
 8007ddc:	2a00      	cmp	r2, #0
 8007dde:	d128      	bne.n	8007e32 <CTRL_getFF_angle+0x86>
 8007de0:	f242 2224 	movw	r2, #8740	@ 0x2224
 8007de4:	401a      	ands	r2, r3
 8007de6:	2a00      	cmp	r2, #0
 8007de8:	bf14      	ite	ne
 8007dea:	2201      	movne	r2, #1
 8007dec:	2200      	moveq	r2, #0
 8007dee:	b2d2      	uxtb	r2, r2
 8007df0:	2a00      	cmp	r2, #0
 8007df2:	d123      	bne.n	8007e3c <CTRL_getFF_angle+0x90>
 8007df4:	f640 0289 	movw	r2, #2185	@ 0x889
 8007df8:	401a      	ands	r2, r3
 8007dfa:	2a00      	cmp	r2, #0
 8007dfc:	bf14      	ite	ne
 8007dfe:	2301      	movne	r3, #1
 8007e00:	2300      	moveq	r3, #0
 8007e02:	b2db      	uxtb	r3, r3
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d03d      	beq.n	8007e84 <CTRL_getFF_angle+0xd8>
		//  
		case CTRL_ACC:
		case CTRL_SKEW_ACC:
		case CTRL_ACC_TRUN:
		case CTRL_ACC_SLA:
			*p_err =FABS(f_TrgtAccAngle);
 8007e08:	4b24      	ldr	r3, [pc, #144]	@ (8007e9c <CTRL_getFF_angle+0xf0>)
 8007e0a:	edd3 7a00 	vldr	s15, [r3]
 8007e0e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007e12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e16:	db03      	blt.n	8007e20 <CTRL_getFF_angle+0x74>
 8007e18:	4b20      	ldr	r3, [pc, #128]	@ (8007e9c <CTRL_getFF_angle+0xf0>)
 8007e1a:	edd3 7a00 	vldr	s15, [r3]
 8007e1e:	e004      	b.n	8007e2a <CTRL_getFF_angle+0x7e>
 8007e20:	4b1e      	ldr	r3, [pc, #120]	@ (8007e9c <CTRL_getFF_angle+0xf0>)
 8007e22:	edd3 7a00 	vldr	s15, [r3]
 8007e26:	eef1 7a67 	vneg.f32	s15, s15
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	edc3 7a00 	vstr	s15, [r3]
			break;
 8007e30:	e02d      	b.n	8007e8e <CTRL_getFF_angle+0xe2>
		case CTRL_SKEW_CONST:
		case CTRL_CONST_TRUN:
		case CTRL_ENTRY_SLA:
		case CTRL_EXIT_SLA:
		case CTRL_CONST_SLA:
			*p_err = 0;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	f04f 0200 	mov.w	r2, #0
 8007e38:	601a      	str	r2, [r3, #0]
			break;
 8007e3a:	e028      	b.n	8007e8e <CTRL_getFF_angle+0xe2>

		case CTRL_DEC:
		case CTRL_SKEW_DEC:
		case CTRL_DEC_TRUN:
		case CTRL_DEC_SLA:
			*p_err = FABS(f_TrgtAccAngle) *(-1.0);
 8007e3c:	4b17      	ldr	r3, [pc, #92]	@ (8007e9c <CTRL_getFF_angle+0xf0>)
 8007e3e:	edd3 7a00 	vldr	s15, [r3]
 8007e42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007e46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e4a:	db02      	blt.n	8007e52 <CTRL_getFF_angle+0xa6>
 8007e4c:	4b13      	ldr	r3, [pc, #76]	@ (8007e9c <CTRL_getFF_angle+0xf0>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	e006      	b.n	8007e60 <CTRL_getFF_angle+0xb4>
 8007e52:	4b12      	ldr	r3, [pc, #72]	@ (8007e9c <CTRL_getFF_angle+0xf0>)
 8007e54:	edd3 7a00 	vldr	s15, [r3]
 8007e58:	eef1 7a67 	vneg.f32	s15, s15
 8007e5c:	ee17 3a90 	vmov	r3, s15
 8007e60:	4618      	mov	r0, r3
 8007e62:	f7f8 fb99 	bl	8000598 <__aeabi_f2d>
 8007e66:	4602      	mov	r2, r0
 8007e68:	460b      	mov	r3, r1
 8007e6a:	4610      	mov	r0, r2
 8007e6c:	4619      	mov	r1, r3
 8007e6e:	f7f8 fee3 	bl	8000c38 <__aeabi_d2f>
 8007e72:	4603      	mov	r3, r0
 8007e74:	ee07 3a90 	vmov	s15, r3
 8007e78:	eef1 7a67 	vneg.f32	s15, s15
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	edc3 7a00 	vstr	s15, [r3]
			break;
 8007e82:	e004      	b.n	8007e8e <CTRL_getFF_angle+0xe2>

		//  
		default:
			*p_err = 0;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f04f 0200 	mov.w	r2, #0
 8007e8a:	601a      	str	r2, [r3, #0]
			break;										// 
 8007e8c:	bf00      	nop
	}

}
 8007e8e:	bf00      	nop
 8007e90:	3708      	adds	r7, #8
 8007e92:	46bd      	mov	sp, r7
 8007e94:	bd80      	pop	{r7, pc}
 8007e96:	bf00      	nop
 8007e98:	200003fa 	.word	0x200003fa
 8007e9c:	200003ac 	.word	0x200003ac

08007ea0 <CTRL_getSpeedFB>:

void CTRL_getSpeedFB( float* p_err )
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b086      	sub	sp, #24
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
	float		f_speedErr;					// [] 
	float		f_kp = 0.0f;
 8007ea8:	f04f 0300 	mov.w	r3, #0
 8007eac:	617b      	str	r3, [r7, #20]
	float		f_ki = 0.0f;
 8007eae:	f04f 0300 	mov.w	r3, #0
 8007eb2:	613b      	str	r3, [r7, #16]
	float		f_kd = 0.0f;
 8007eb4:	f04f 0300 	mov.w	r3, #0
 8007eb8:	60fb      	str	r3, [r7, #12]
	/*  */
	f_speedErr  = f_TrgtSpeed - f_NowSpeed;					// [mm/s]
 8007eba:	4b35      	ldr	r3, [pc, #212]	@ (8007f90 <CTRL_getSpeedFB+0xf0>)
 8007ebc:	ed93 7a00 	vldr	s14, [r3]
 8007ec0:	4b34      	ldr	r3, [pc, #208]	@ (8007f94 <CTRL_getSpeedFB+0xf4>)
 8007ec2:	edd3 7a00 	vldr	s15, [r3]
 8007ec6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007eca:	edc7 7a02 	vstr	s15, [r7, #8]
/*	f_kp = f_FB_speed_kp;
	f_ki = f_FB_speed_ki;
	f_kd = f_FB_speed_kd;
*/
	f_kp = PARAM_getGain(Chg_ParamID(en_Type))->f_FB_speed_kp;
 8007ece:	4b32      	ldr	r3, [pc, #200]	@ (8007f98 <CTRL_getSpeedFB+0xf8>)
 8007ed0:	781b      	ldrb	r3, [r3, #0]
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f7ff fece 	bl	8007c74 <Chg_ParamID>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	4618      	mov	r0, r3
 8007edc:	f7fa fc38 	bl	8002750 <PARAM_getGain>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	617b      	str	r3, [r7, #20]
	f_ki = PARAM_getGain(Chg_ParamID(en_Type))->f_FB_speed_ki;
 8007ee6:	4b2c      	ldr	r3, [pc, #176]	@ (8007f98 <CTRL_getSpeedFB+0xf8>)
 8007ee8:	781b      	ldrb	r3, [r3, #0]
 8007eea:	4618      	mov	r0, r3
 8007eec:	f7ff fec2 	bl	8007c74 <Chg_ParamID>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f7fa fc2c 	bl	8002750 <PARAM_getGain>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	685b      	ldr	r3, [r3, #4]
 8007efc:	613b      	str	r3, [r7, #16]
	f_kd = PARAM_getGain(Chg_ParamID(en_Type))->f_FB_speed_kd;
 8007efe:	4b26      	ldr	r3, [pc, #152]	@ (8007f98 <CTRL_getSpeedFB+0xf8>)
 8007f00:	781b      	ldrb	r3, [r3, #0]
 8007f02:	4618      	mov	r0, r3
 8007f04:	f7ff feb6 	bl	8007c74 <Chg_ParamID>
 8007f08:	4603      	mov	r3, r0
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f7fa fc20 	bl	8002750 <PARAM_getGain>
 8007f10:	4603      	mov	r3, r0
 8007f12:	689b      	ldr	r3, [r3, #8]
 8007f14:	60fb      	str	r3, [r7, #12]
	/* I */
	f_SpeedErrSum += f_speedErr;// * f_ki;			// I
 8007f16:	4b21      	ldr	r3, [pc, #132]	@ (8007f9c <CTRL_getSpeedFB+0xfc>)
 8007f18:	ed93 7a00 	vldr	s14, [r3]
 8007f1c:	edd7 7a02 	vldr	s15, [r7, #8]
 8007f20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007f24:	4b1d      	ldr	r3, [pc, #116]	@ (8007f9c <CTRL_getSpeedFB+0xfc>)
 8007f26:	edc3 7a00 	vstr	s15, [r3]
	if( f_SpeedErrSum > 1000.0 ){
 8007f2a:	4b1c      	ldr	r3, [pc, #112]	@ (8007f9c <CTRL_getSpeedFB+0xfc>)
 8007f2c:	edd3 7a00 	vldr	s15, [r3]
 8007f30:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8007fa0 <CTRL_getSpeedFB+0x100>
 8007f34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007f38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f3c:	dd02      	ble.n	8007f44 <CTRL_getSpeedFB+0xa4>
		f_SpeedErrSum = 1000.0;			// 
 8007f3e:	4b17      	ldr	r3, [pc, #92]	@ (8007f9c <CTRL_getSpeedFB+0xfc>)
 8007f40:	4a18      	ldr	r2, [pc, #96]	@ (8007fa4 <CTRL_getSpeedFB+0x104>)
 8007f42:	601a      	str	r2, [r3, #0]
	}

	*p_err = f_speedErr * f_kp + f_SpeedErrSum* f_ki + ( f_speedErr - f_ErrSpeedBuf ) * f_kd;				// PI
 8007f44:	ed97 7a02 	vldr	s14, [r7, #8]
 8007f48:	edd7 7a05 	vldr	s15, [r7, #20]
 8007f4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007f50:	4b12      	ldr	r3, [pc, #72]	@ (8007f9c <CTRL_getSpeedFB+0xfc>)
 8007f52:	edd3 6a00 	vldr	s13, [r3]
 8007f56:	edd7 7a04 	vldr	s15, [r7, #16]
 8007f5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007f5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007f62:	4b11      	ldr	r3, [pc, #68]	@ (8007fa8 <CTRL_getSpeedFB+0x108>)
 8007f64:	edd3 7a00 	vldr	s15, [r3]
 8007f68:	edd7 6a02 	vldr	s13, [r7, #8]
 8007f6c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8007f70:	edd7 7a03 	vldr	s15, [r7, #12]
 8007f74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007f78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	edc3 7a00 	vstr	s15, [r3]

	f_ErrSpeedBuf = f_speedErr;		// 	
 8007f82:	4a09      	ldr	r2, [pc, #36]	@ (8007fa8 <CTRL_getSpeedFB+0x108>)
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	6013      	str	r3, [r2, #0]
/*	if((f_speedErr>1.5)||(f_speedErr<-1.5)){
		Failsafe_flag();
	}
*/
}
 8007f88:	bf00      	nop
 8007f8a:	3718      	adds	r7, #24
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}
 8007f90:	20000374 	.word	0x20000374
 8007f94:	20000370 	.word	0x20000370
 8007f98:	200003fa 	.word	0x200003fa
 8007f9c:	2000037c 	.word	0x2000037c
 8007fa0:	447a0000 	.word	0x447a0000
 8007fa4:	447a0000 	.word	0x447a0000
 8007fa8:	20000378 	.word	0x20000378

08007fac <CTRL_getAngleSpeedFB>:

void CTRL_getAngleSpeedFB( float* p_err )
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	ed2d 8b02 	vpush	{d8}
 8007fb2:	b086      	sub	sp, #24
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
	float f_err;					// [] 
	float f_kp = 0.0f;				// 
 8007fb8:	f04f 0300 	mov.w	r3, #0
 8007fbc:	617b      	str	r3, [r7, #20]
	float f_ki = 0.0f;
 8007fbe:	f04f 0300 	mov.w	r3, #0
 8007fc2:	613b      	str	r3, [r7, #16]
	float f_kd = 0.0f;
 8007fc4:	f04f 0300 	mov.w	r3, #0
 8007fc8:	60fb      	str	r3, [r7, #12]


	f_err = f_TrgtAngleS - GYRO_getSpeedErr();			//  - [deg/s]
 8007fca:	4b4a      	ldr	r3, [pc, #296]	@ (80080f4 <CTRL_getAngleSpeedFB+0x148>)
 8007fcc:	ed93 8a00 	vldr	s16, [r3]
 8007fd0:	f001 fd62 	bl	8009a98 <GYRO_getSpeedErr>
 8007fd4:	eef0 7a40 	vmov.f32	s15, s0
 8007fd8:	ee78 7a67 	vsub.f32	s15, s16, s15
 8007fdc:	edc7 7a02 	vstr	s15, [r7, #8]
/*	f_kp = f_FB_angleS_kp;
	f_ki = f_FB_angleS_ki;
	f_kd = f_FB_angleS_kd;
*/
	f_kp = PARAM_getGain(Chg_ParamID(en_Type))->f_FB_angleS_kp;
 8007fe0:	4b45      	ldr	r3, [pc, #276]	@ (80080f8 <CTRL_getAngleSpeedFB+0x14c>)
 8007fe2:	781b      	ldrb	r3, [r3, #0]
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	f7ff fe45 	bl	8007c74 <Chg_ParamID>
 8007fea:	4603      	mov	r3, r0
 8007fec:	4618      	mov	r0, r3
 8007fee:	f7fa fbaf 	bl	8002750 <PARAM_getGain>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	68db      	ldr	r3, [r3, #12]
 8007ff6:	617b      	str	r3, [r7, #20]
	f_ki = PARAM_getGain(Chg_ParamID(en_Type))->f_FB_angleS_ki;
 8007ff8:	4b3f      	ldr	r3, [pc, #252]	@ (80080f8 <CTRL_getAngleSpeedFB+0x14c>)
 8007ffa:	781b      	ldrb	r3, [r3, #0]
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	f7ff fe39 	bl	8007c74 <Chg_ParamID>
 8008002:	4603      	mov	r3, r0
 8008004:	4618      	mov	r0, r3
 8008006:	f7fa fba3 	bl	8002750 <PARAM_getGain>
 800800a:	4603      	mov	r3, r0
 800800c:	691b      	ldr	r3, [r3, #16]
 800800e:	613b      	str	r3, [r7, #16]
	f_kd = PARAM_getGain(Chg_ParamID(en_Type))->f_FB_angleS_kd;
 8008010:	4b39      	ldr	r3, [pc, #228]	@ (80080f8 <CTRL_getAngleSpeedFB+0x14c>)
 8008012:	781b      	ldrb	r3, [r3, #0]
 8008014:	4618      	mov	r0, r3
 8008016:	f7ff fe2d 	bl	8007c74 <Chg_ParamID>
 800801a:	4603      	mov	r3, r0
 800801c:	4618      	mov	r0, r3
 800801e:	f7fa fb97 	bl	8002750 <PARAM_getGain>
 8008022:	4603      	mov	r3, r0
 8008024:	695b      	ldr	r3, [r3, #20]
 8008026:	60fb      	str	r3, [r7, #12]

	f_AngleSErrSum += f_err;//*f_ki;
 8008028:	4b34      	ldr	r3, [pc, #208]	@ (80080fc <CTRL_getAngleSpeedFB+0x150>)
 800802a:	ed93 7a00 	vldr	s14, [r3]
 800802e:	edd7 7a02 	vldr	s15, [r7, #8]
 8008032:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008036:	4b31      	ldr	r3, [pc, #196]	@ (80080fc <CTRL_getAngleSpeedFB+0x150>)
 8008038:	edc3 7a00 	vstr	s15, [r3]

	if(f_AngleSErrSum > 200.0){
 800803c:	4b2f      	ldr	r3, [pc, #188]	@ (80080fc <CTRL_getAngleSpeedFB+0x150>)
 800803e:	edd3 7a00 	vldr	s15, [r3]
 8008042:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8008100 <CTRL_getAngleSpeedFB+0x154>
 8008046:	eef4 7ac7 	vcmpe.f32	s15, s14
 800804a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800804e:	dd03      	ble.n	8008058 <CTRL_getAngleSpeedFB+0xac>
		f_AngleSErrSum = 200.0;			//
 8008050:	4b2a      	ldr	r3, [pc, #168]	@ (80080fc <CTRL_getAngleSpeedFB+0x150>)
 8008052:	4a2c      	ldr	r2, [pc, #176]	@ (8008104 <CTRL_getAngleSpeedFB+0x158>)
 8008054:	601a      	str	r2, [r3, #0]
 8008056:	e00c      	b.n	8008072 <CTRL_getAngleSpeedFB+0xc6>
	}
	else if(f_AngleSErrSum <-200.0){
 8008058:	4b28      	ldr	r3, [pc, #160]	@ (80080fc <CTRL_getAngleSpeedFB+0x150>)
 800805a:	edd3 7a00 	vldr	s15, [r3]
 800805e:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8008108 <CTRL_getAngleSpeedFB+0x15c>
 8008062:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800806a:	d502      	bpl.n	8008072 <CTRL_getAngleSpeedFB+0xc6>
		f_AngleSErrSum = -200.0;
 800806c:	4b23      	ldr	r3, [pc, #140]	@ (80080fc <CTRL_getAngleSpeedFB+0x150>)
 800806e:	4a27      	ldr	r2, [pc, #156]	@ (800810c <CTRL_getAngleSpeedFB+0x160>)
 8008070:	601a      	str	r2, [r3, #0]
	}

	*p_err = f_err * f_kp + f_AngleSErrSum*f_ki + ( f_err - f_ErrAngleSBuf ) * f_kd;		// PID
 8008072:	ed97 7a02 	vldr	s14, [r7, #8]
 8008076:	edd7 7a05 	vldr	s15, [r7, #20]
 800807a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800807e:	4b1f      	ldr	r3, [pc, #124]	@ (80080fc <CTRL_getAngleSpeedFB+0x150>)
 8008080:	edd3 6a00 	vldr	s13, [r3]
 8008084:	edd7 7a04 	vldr	s15, [r7, #16]
 8008088:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800808c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008090:	4b1f      	ldr	r3, [pc, #124]	@ (8008110 <CTRL_getAngleSpeedFB+0x164>)
 8008092:	edd3 7a00 	vldr	s15, [r3]
 8008096:	edd7 6a02 	vldr	s13, [r7, #8]
 800809a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800809e:	edd7 7a03 	vldr	s15, [r7, #12]
 80080a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80080a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	edc3 7a00 	vstr	s15, [r3]

	f_ErrAngleSBuf = f_err;		// 	
 80080b0:	4a17      	ldr	r2, [pc, #92]	@ (8008110 <CTRL_getAngleSpeedFB+0x164>)
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	6013      	str	r3, [r2, #0]
	if((f_err>30.0)||(f_err<-30.0)){
 80080b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80080ba:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80080be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80080c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080c6:	dc09      	bgt.n	80080dc <CTRL_getAngleSpeedFB+0x130>
 80080c8:	edd7 7a02 	vldr	s15, [r7, #8]
 80080cc:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 80080d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80080d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080d8:	d400      	bmi.n	80080dc <CTRL_getAngleSpeedFB+0x130>
		if(!(en_Type == CTRL_HIT_WALL)){
			Failsafe_flag();
		}
	}
}
 80080da:	e005      	b.n	80080e8 <CTRL_getAngleSpeedFB+0x13c>
		if(!(en_Type == CTRL_HIT_WALL)){
 80080dc:	4b06      	ldr	r3, [pc, #24]	@ (80080f8 <CTRL_getAngleSpeedFB+0x14c>)
 80080de:	781b      	ldrb	r3, [r3, #0]
 80080e0:	2b06      	cmp	r3, #6
 80080e2:	d001      	beq.n	80080e8 <CTRL_getAngleSpeedFB+0x13c>
			Failsafe_flag();
 80080e4:	f001 faf4 	bl	80096d0 <Failsafe_flag>
}
 80080e8:	bf00      	nop
 80080ea:	3718      	adds	r7, #24
 80080ec:	46bd      	mov	sp, r7
 80080ee:	ecbd 8b02 	vpop	{d8}
 80080f2:	bd80      	pop	{r7, pc}
 80080f4:	200003bc 	.word	0x200003bc
 80080f8:	200003fa 	.word	0x200003fa
 80080fc:	200003c4 	.word	0x200003c4
 8008100:	43480000 	.word	0x43480000
 8008104:	43480000 	.word	0x43480000
 8008108:	c3480000 	.word	0xc3480000
 800810c:	c3480000 	.word	0xc3480000
 8008110:	200003c0 	.word	0x200003c0

08008114 <CTRL_getAngleFB>:

void CTRL_getAngleFB( float* p_err )
{
 8008114:	b580      	push	{r7, lr}
 8008116:	ed2d 8b02 	vpush	{d8}
 800811a:	b086      	sub	sp, #24
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
    float f_err;                    // [] [deg]
    float f_kp = 0.0f;              // 
 8008120:	f04f 0300 	mov.w	r3, #0
 8008124:	617b      	str	r3, [r7, #20]
    float f_ki = 0.0f;
 8008126:	f04f 0300 	mov.w	r3, #0
 800812a:	613b      	str	r3, [r7, #16]

    f_err = f_TrgtAngle - GYRO_getNowAngle();          // [deg]
 800812c:	4b2f      	ldr	r3, [pc, #188]	@ (80081ec <CTRL_getAngleFB+0xd8>)
 800812e:	ed93 8a00 	vldr	s16, [r3]
 8008132:	f001 fcfd 	bl	8009b30 <GYRO_getNowAngle>
 8008136:	eef0 7a40 	vmov.f32	s15, s0
 800813a:	ee78 7a67 	vsub.f32	s15, s16, s15
 800813e:	edc7 7a03 	vstr	s15, [r7, #12]
/*    f_kp = f_FB_angle_kp;
    f_ki = f_FB_angle_ki;
*/
	f_kp = PARAM_getGain(Chg_ParamID(en_Type))->f_FB_angle_kp;
 8008142:	4b2b      	ldr	r3, [pc, #172]	@ (80081f0 <CTRL_getAngleFB+0xdc>)
 8008144:	781b      	ldrb	r3, [r3, #0]
 8008146:	4618      	mov	r0, r3
 8008148:	f7ff fd94 	bl	8007c74 <Chg_ParamID>
 800814c:	4603      	mov	r3, r0
 800814e:	4618      	mov	r0, r3
 8008150:	f7fa fafe 	bl	8002750 <PARAM_getGain>
 8008154:	4603      	mov	r3, r0
 8008156:	699b      	ldr	r3, [r3, #24]
 8008158:	617b      	str	r3, [r7, #20]
	f_ki = PARAM_getGain(Chg_ParamID(en_Type))->f_FB_angle_ki;
 800815a:	4b25      	ldr	r3, [pc, #148]	@ (80081f0 <CTRL_getAngleFB+0xdc>)
 800815c:	781b      	ldrb	r3, [r3, #0]
 800815e:	4618      	mov	r0, r3
 8008160:	f7ff fd88 	bl	8007c74 <Chg_ParamID>
 8008164:	4603      	mov	r3, r0
 8008166:	4618      	mov	r0, r3
 8008168:	f7fa faf2 	bl	8002750 <PARAM_getGain>
 800816c:	4603      	mov	r3, r0
 800816e:	69db      	ldr	r3, [r3, #28]
 8008170:	613b      	str	r3, [r7, #16]

    f_AngleErrSum += f_err;//*f_ki;
 8008172:	4b20      	ldr	r3, [pc, #128]	@ (80081f4 <CTRL_getAngleFB+0xe0>)
 8008174:	ed93 7a00 	vldr	s14, [r3]
 8008178:	edd7 7a03 	vldr	s15, [r7, #12]
 800817c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008180:	4b1c      	ldr	r3, [pc, #112]	@ (80081f4 <CTRL_getAngleFB+0xe0>)
 8008182:	edc3 7a00 	vstr	s15, [r3]
    if(f_AngleErrSum > 100.0){
 8008186:	4b1b      	ldr	r3, [pc, #108]	@ (80081f4 <CTRL_getAngleFB+0xe0>)
 8008188:	edd3 7a00 	vldr	s15, [r3]
 800818c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80081f8 <CTRL_getAngleFB+0xe4>
 8008190:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008198:	dd03      	ble.n	80081a2 <CTRL_getAngleFB+0x8e>
        f_AngleErrSum = 100.0;           //
 800819a:	4b16      	ldr	r3, [pc, #88]	@ (80081f4 <CTRL_getAngleFB+0xe0>)
 800819c:	4a17      	ldr	r2, [pc, #92]	@ (80081fc <CTRL_getAngleFB+0xe8>)
 800819e:	601a      	str	r2, [r3, #0]
 80081a0:	e00c      	b.n	80081bc <CTRL_getAngleFB+0xa8>
    }
    else if(f_AngleErrSum <-100.0){
 80081a2:	4b14      	ldr	r3, [pc, #80]	@ (80081f4 <CTRL_getAngleFB+0xe0>)
 80081a4:	edd3 7a00 	vldr	s15, [r3]
 80081a8:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8008200 <CTRL_getAngleFB+0xec>
 80081ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80081b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80081b4:	d502      	bpl.n	80081bc <CTRL_getAngleFB+0xa8>
        f_AngleErrSum = -100.0;
 80081b6:	4b0f      	ldr	r3, [pc, #60]	@ (80081f4 <CTRL_getAngleFB+0xe0>)
 80081b8:	4a12      	ldr	r2, [pc, #72]	@ (8008204 <CTRL_getAngleFB+0xf0>)
 80081ba:	601a      	str	r2, [r3, #0]
    }
    *p_err = f_err * f_kp + f_AngleErrSum*f_ki;        // PID
 80081bc:	ed97 7a03 	vldr	s14, [r7, #12]
 80081c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80081c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80081c8:	4b0a      	ldr	r3, [pc, #40]	@ (80081f4 <CTRL_getAngleFB+0xe0>)
 80081ca:	edd3 6a00 	vldr	s13, [r3]
 80081ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80081d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80081d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	edc3 7a00 	vstr	s15, [r3]

}
 80081e0:	bf00      	nop
 80081e2:	3718      	adds	r7, #24
 80081e4:	46bd      	mov	sp, r7
 80081e6:	ecbd 8b02 	vpop	{d8}
 80081ea:	bd80      	pop	{r7, pc}
 80081ec:	200003d4 	.word	0x200003d4
 80081f0:	200003fa 	.word	0x200003fa
 80081f4:	200003d8 	.word	0x200003d8
 80081f8:	42c80000 	.word	0x42c80000
 80081fc:	42c80000 	.word	0x42c80000
 8008200:	c2c80000 	.word	0xc2c80000
 8008204:	c2c80000 	.word	0xc2c80000

08008208 <CTRL_getSenFB>:


void CTRL_getSenFB( float* p_err )
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b086      	sub	sp, #24
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
	float f_err 	= 0;
 8008210:	f04f 0300 	mov.w	r3, #0
 8008214:	617b      	str	r3, [r7, #20]
	float f_kp 		= 0.0f;				// 
 8008216:	f04f 0300 	mov.w	r3, #0
 800821a:	613b      	str	r3, [r7, #16]
	float f_kd 		= 0.0f;				// 
 800821c:	f04f 0300 	mov.w	r3, #0
 8008220:	60fb      	str	r3, [r7, #12]
	float gyro		= 0.0f;
 8008222:	f04f 0300 	mov.w	r3, #0
 8008226:	60bb      	str	r3, [r7, #8]

	/*  */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 8008228:	4b3a      	ldr	r3, [pc, #232]	@ (8008314 <CTRL_getSenFB+0x10c>)
 800822a:	781b      	ldrb	r3, [r3, #0]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d00f      	beq.n	8008250 <CTRL_getSenFB+0x48>
 8008230:	4b38      	ldr	r3, [pc, #224]	@ (8008314 <CTRL_getSenFB+0x10c>)
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	2b01      	cmp	r3, #1
 8008236:	d00b      	beq.n	8008250 <CTRL_getSenFB+0x48>
 8008238:	4b36      	ldr	r3, [pc, #216]	@ (8008314 <CTRL_getSenFB+0x10c>)
 800823a:	781b      	ldrb	r3, [r3, #0]
 800823c:	2b02      	cmp	r3, #2
 800823e:	d007      	beq.n	8008250 <CTRL_getSenFB+0x48>
			 ( en_Type == CTRL_ENTRY_SLA ) || ( en_Type == CTRL_EXIT_SLA ) ){
 8008240:	4b34      	ldr	r3, [pc, #208]	@ (8008314 <CTRL_getSenFB+0x10c>)
 8008242:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 8008244:	2b0a      	cmp	r3, #10
 8008246:	d003      	beq.n	8008250 <CTRL_getSenFB+0x48>
			 ( en_Type == CTRL_ENTRY_SLA ) || ( en_Type == CTRL_EXIT_SLA ) ){
 8008248:	4b32      	ldr	r3, [pc, #200]	@ (8008314 <CTRL_getSenFB+0x10c>)
 800824a:	781b      	ldrb	r3, [r3, #0]
 800824c:	2b0e      	cmp	r3, #14
 800824e:	d13c      	bne.n	80082ca <CTRL_getSenFB+0xc2>
/*
		f_kp = f_FB_wall_kp;
		f_kd = f_FB_wall_kd;
*/
		f_kp = PARAM_getGain(Chg_ParamID(en_Type))->f_FB_wall_kp;
 8008250:	4b30      	ldr	r3, [pc, #192]	@ (8008314 <CTRL_getSenFB+0x10c>)
 8008252:	781b      	ldrb	r3, [r3, #0]
 8008254:	4618      	mov	r0, r3
 8008256:	f7ff fd0d 	bl	8007c74 <Chg_ParamID>
 800825a:	4603      	mov	r3, r0
 800825c:	4618      	mov	r0, r3
 800825e:	f7fa fa77 	bl	8002750 <PARAM_getGain>
 8008262:	4603      	mov	r3, r0
 8008264:	6a1b      	ldr	r3, [r3, #32]
 8008266:	613b      	str	r3, [r7, #16]
		f_kd = PARAM_getGain(Chg_ParamID(en_Type))->f_FB_wall_kd;
 8008268:	4b2a      	ldr	r3, [pc, #168]	@ (8008314 <CTRL_getSenFB+0x10c>)
 800826a:	781b      	ldrb	r3, [r3, #0]
 800826c:	4618      	mov	r0, r3
 800826e:	f7ff fd01 	bl	8007c74 <Chg_ParamID>
 8008272:	4603      	mov	r3, r0
 8008274:	4618      	mov	r0, r3
 8008276:	f7fa fa6b 	bl	8002750 <PARAM_getGain>
 800827a:	4603      	mov	r3, r0
 800827c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800827e:	60fb      	str	r3, [r7, #12]

		/*  */
		DIST_getErr( &l_WallErr );
 8008280:	4825      	ldr	r0, [pc, #148]	@ (8008318 <CTRL_getSenFB+0x110>)
 8008282:	f00a fcbd 	bl	8012c00 <DIST_getErr>
		f_err = (float)l_WallErr;
 8008286:	4b24      	ldr	r3, [pc, #144]	@ (8008318 <CTRL_getSenFB+0x110>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	ee07 3a90 	vmov	s15, r3
 800828e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008292:	edc7 7a05 	vstr	s15, [r7, #20]

		/* PD */

		f_ErrDistBuf = f_err;		// 
 8008296:	4a21      	ldr	r2, [pc, #132]	@ (800831c <CTRL_getSenFB+0x114>)
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	6013      	str	r3, [r2, #0]

//		*p_err = (f_err * f_kp + ( f_err - f_ErrDistBuf ) * f_kd)*f_NowSpeed*0.001;		// PD
		*p_err = f_err * f_kp + ( f_err - f_ErrDistBuf ) * f_kd;
 800829c:	ed97 7a05 	vldr	s14, [r7, #20]
 80082a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80082a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80082a8:	4b1c      	ldr	r3, [pc, #112]	@ (800831c <CTRL_getSenFB+0x114>)
 80082aa:	edd3 7a00 	vldr	s15, [r3]
 80082ae:	edd7 6a05 	vldr	s13, [r7, #20]
 80082b2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80082b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80082ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80082be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	edc3 7a00 	vstr	s15, [r3]
 80082c8:	e01f      	b.n	800830a <CTRL_getSenFB+0x102>
	}
	else if( ( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC ) ){
 80082ca:	4b12      	ldr	r3, [pc, #72]	@ (8008314 <CTRL_getSenFB+0x10c>)
 80082cc:	781b      	ldrb	r3, [r3, #0]
 80082ce:	2b03      	cmp	r3, #3
 80082d0:	d007      	beq.n	80082e2 <CTRL_getSenFB+0xda>
 80082d2:	4b10      	ldr	r3, [pc, #64]	@ (8008314 <CTRL_getSenFB+0x10c>)
 80082d4:	781b      	ldrb	r3, [r3, #0]
 80082d6:	2b04      	cmp	r3, #4
 80082d8:	d003      	beq.n	80082e2 <CTRL_getSenFB+0xda>
 80082da:	4b0e      	ldr	r3, [pc, #56]	@ (8008314 <CTRL_getSenFB+0x10c>)
 80082dc:	781b      	ldrb	r3, [r3, #0]
 80082de:	2b05      	cmp	r3, #5
 80082e0:	d10e      	bne.n	8008300 <CTRL_getSenFB+0xf8>

		DIST_getErrSkew( &l_WallErr );
 80082e2:	480d      	ldr	r0, [pc, #52]	@ (8008318 <CTRL_getSenFB+0x110>)
 80082e4:	f00a fe22 	bl	8012f2c <DIST_getErrSkew>
		f_err = (float)l_WallErr;
 80082e8:	4b0b      	ldr	r3, [pc, #44]	@ (8008318 <CTRL_getSenFB+0x110>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	ee07 3a90 	vmov	s15, r3
 80082f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80082f4:	edc7 7a05 	vstr	s15, [r7, #20]

//		*p_err = f_err * f_kp + ( f_err - f_ErrDistBuf ) * f_kd;		// PD
//		*p_err = f_err*f_NowSpeed*0.001;
		*p_err = f_err;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	697a      	ldr	r2, [r7, #20]
 80082fc:	601a      	str	r2, [r3, #0]
 80082fe:	e004      	b.n	800830a <CTRL_getSenFB+0x102>
	}
	else {
		*p_err = 0;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f04f 0200 	mov.w	r2, #0
 8008306:	601a      	str	r2, [r3, #0]
	}

}
 8008308:	bf00      	nop
 800830a:	bf00      	nop
 800830c:	3718      	adds	r7, #24
 800830e:	46bd      	mov	sp, r7
 8008310:	bd80      	pop	{r7, pc}
 8008312:	bf00      	nop
 8008314:	200003fa 	.word	0x200003fa
 8008318:	200003dc 	.word	0x200003dc
 800831c:	200003e0 	.word	0x200003e0

08008320 <CTRL_get_frontwall_v_FB>:

void CTRL_get_frontwall_v_FB( float* p_err)
{
 8008320:	b590      	push	{r4, r7, lr}
 8008322:	b089      	sub	sp, #36	@ 0x24
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
	float f_v_err 	= 0;
 8008328:	f04f 0300 	mov.w	r3, #0
 800832c:	61fb      	str	r3, [r7, #28]
	float f_omega_err 	= 0;
 800832e:	f04f 0300 	mov.w	r3, #0
 8008332:	61bb      	str	r3, [r7, #24]
	float f_v_kp 		= 0.0f;				// 
 8008334:	f04f 0300 	mov.w	r3, #0
 8008338:	617b      	str	r3, [r7, #20]
	float f_v_ki 		= 0.0f;				// 
 800833a:	f04f 0300 	mov.w	r3, #0
 800833e:	613b      	str	r3, [r7, #16]
	float f_v_kd 		= 0.0f;				// 
 8008340:	f04f 0300 	mov.w	r3, #0
 8008344:	60fb      	str	r3, [r7, #12]
	float gyro		= 0.0f;
 8008346:	f04f 0300 	mov.w	r3, #0
 800834a:	60bb      	str	r3, [r7, #8]

	/*  */
	if( en_Type == CTRL_FRONT_WALL ){
 800834c:	4b31      	ldr	r3, [pc, #196]	@ (8008414 <CTRL_get_frontwall_v_FB+0xf4>)
 800834e:	781b      	ldrb	r3, [r3, #0]
 8008350:	2b0f      	cmp	r3, #15
 8008352:	d15a      	bne.n	800840a <CTRL_get_frontwall_v_FB+0xea>

		f_v_kp = FB_FRONT_WALL_V_KP;
 8008354:	4b30      	ldr	r3, [pc, #192]	@ (8008418 <CTRL_get_frontwall_v_FB+0xf8>)
 8008356:	617b      	str	r3, [r7, #20]
		f_v_ki = FB_FRONT_WALL_V_KI;
 8008358:	f04f 0300 	mov.w	r3, #0
 800835c:	613b      	str	r3, [r7, #16]
		f_v_kd = FB_FRONT_WALL_V_KD;
 800835e:	4b2f      	ldr	r3, [pc, #188]	@ (800841c <CTRL_get_frontwall_v_FB+0xfc>)
 8008360:	60fb      	str	r3, [r7, #12]

		if( en_Type == CTRL_FRONT_WALL){
 8008362:	4b2c      	ldr	r3, [pc, #176]	@ (8008414 <CTRL_get_frontwall_v_FB+0xf4>)
 8008364:	781b      	ldrb	r3, [r3, #0]
 8008366:	2b0f      	cmp	r3, #15
 8008368:	d14f      	bne.n	800840a <CTRL_get_frontwall_v_FB+0xea>
			l_FrontSen_vErr = ((L_FRONT_REF+FRONT_WALL_MINUS) - DIST_getNowVal( DIST_SEN_L_FRONT )) + ((R_FRONT_REF+FRONT_WALL_MINUS) - DIST_getNowVal( DIST_SEN_R_FRONT ));
 800836a:	2001      	movs	r0, #1
 800836c:	f00a fc30 	bl	8012bd0 <DIST_getNowVal>
 8008370:	4603      	mov	r3, r0
 8008372:	f5c3 7446 	rsb	r4, r3, #792	@ 0x318
 8008376:	3403      	adds	r4, #3
 8008378:	2000      	movs	r0, #0
 800837a:	f00a fc29 	bl	8012bd0 <DIST_getNowVal>
 800837e:	4603      	mov	r3, r0
 8008380:	f5c3 733f 	rsb	r3, r3, #764	@ 0x2fc
 8008384:	3301      	adds	r3, #1
 8008386:	4423      	add	r3, r4
 8008388:	4a25      	ldr	r2, [pc, #148]	@ (8008420 <CTRL_get_frontwall_v_FB+0x100>)
 800838a:	6013      	str	r3, [r2, #0]
			f_v_err = (float)l_FrontSen_vErr;
 800838c:	4b24      	ldr	r3, [pc, #144]	@ (8008420 <CTRL_get_frontwall_v_FB+0x100>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	ee07 3a90 	vmov	s15, r3
 8008394:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008398:	edc7 7a07 	vstr	s15, [r7, #28]
	
			/* PD */
			f_ErrFrontSen_vBuf = f_v_err;		// 
 800839c:	4a21      	ldr	r2, [pc, #132]	@ (8008424 <CTRL_get_frontwall_v_FB+0x104>)
 800839e:	69fb      	ldr	r3, [r7, #28]
 80083a0:	6013      	str	r3, [r2, #0]

			*p_err = f_v_err * f_v_kp + ( f_v_err - f_ErrFrontSen_vBuf ) * f_v_kd;		// PD
 80083a2:	ed97 7a07 	vldr	s14, [r7, #28]
 80083a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80083aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80083ae:	4b1d      	ldr	r3, [pc, #116]	@ (8008424 <CTRL_get_frontwall_v_FB+0x104>)
 80083b0:	edd3 7a00 	vldr	s15, [r3]
 80083b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80083b8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80083bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80083c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80083c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	edc3 7a00 	vstr	s15, [r3]
			if(*p_err < - 0.5)*p_err = -0.5;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	edd3 7a00 	vldr	s15, [r3]
 80083d4:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80083d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80083dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083e0:	d504      	bpl.n	80083ec <CTRL_get_frontwall_v_FB+0xcc>
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f04f 423f 	mov.w	r2, #3204448256	@ 0xbf000000
 80083e8:	601a      	str	r2, [r3, #0]
			else if(*p_err > 0.5)*p_err = 0.5;
		}
	}

}
 80083ea:	e00e      	b.n	800840a <CTRL_get_frontwall_v_FB+0xea>
			else if(*p_err > 0.5)*p_err = 0.5;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	edd3 7a00 	vldr	s15, [r3]
 80083f2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80083f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80083fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083fe:	dc00      	bgt.n	8008402 <CTRL_get_frontwall_v_FB+0xe2>
}
 8008400:	e003      	b.n	800840a <CTRL_get_frontwall_v_FB+0xea>
			else if(*p_err > 0.5)*p_err = 0.5;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8008408:	601a      	str	r2, [r3, #0]
}
 800840a:	bf00      	nop
 800840c:	3724      	adds	r7, #36	@ 0x24
 800840e:	46bd      	mov	sp, r7
 8008410:	bd90      	pop	{r4, r7, pc}
 8008412:	bf00      	nop
 8008414:	200003fa 	.word	0x200003fa
 8008418:	3a83126f 	.word	0x3a83126f
 800841c:	38d1b717 	.word	0x38d1b717
 8008420:	200003e4 	.word	0x200003e4
 8008424:	200003ec 	.word	0x200003ec

08008428 <CTRL_get_frontwall_omega_FB>:

void CTRL_get_frontwall_omega_FB( float* p_err)
{
 8008428:	b590      	push	{r4, r7, lr}
 800842a:	b089      	sub	sp, #36	@ 0x24
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
	float f_omega_err 	= 0;
 8008430:	f04f 0300 	mov.w	r3, #0
 8008434:	61fb      	str	r3, [r7, #28]
	
	float f_omega_kp 		= 0.0f;				// 
 8008436:	f04f 0300 	mov.w	r3, #0
 800843a:	61bb      	str	r3, [r7, #24]
	float f_omega_ki 		= 0.0f;				// 
 800843c:	f04f 0300 	mov.w	r3, #0
 8008440:	617b      	str	r3, [r7, #20]
	float f_omega_kd 		= 0.0f;				// 
 8008442:	f04f 0300 	mov.w	r3, #0
 8008446:	613b      	str	r3, [r7, #16]
	float gyro		= 0.0f;
 8008448:	f04f 0300 	mov.w	r3, #0
 800844c:	60fb      	str	r3, [r7, #12]

	/*  */
	if( en_Type == CTRL_FRONT_WALL ){
 800844e:	4b2a      	ldr	r3, [pc, #168]	@ (80084f8 <CTRL_get_frontwall_omega_FB+0xd0>)
 8008450:	781b      	ldrb	r3, [r3, #0]
 8008452:	2b0f      	cmp	r3, #15
 8008454:	d14c      	bne.n	80084f0 <CTRL_get_frontwall_omega_FB+0xc8>
		f_omega_kp = FB_FRONT_WALL_OMEGA_KP;
 8008456:	4b29      	ldr	r3, [pc, #164]	@ (80084fc <CTRL_get_frontwall_omega_FB+0xd4>)
 8008458:	61bb      	str	r3, [r7, #24]
		f_omega_ki = FB_FRONT_WALL_OMEGA_KI;
 800845a:	f04f 0300 	mov.w	r3, #0
 800845e:	617b      	str	r3, [r7, #20]
		f_omega_kd = FB_FRONT_WALL_OMEGA_KD;
 8008460:	4b27      	ldr	r3, [pc, #156]	@ (8008500 <CTRL_get_frontwall_omega_FB+0xd8>)
 8008462:	613b      	str	r3, [r7, #16]

		if( en_Type == CTRL_FRONT_WALL){	
 8008464:	4b24      	ldr	r3, [pc, #144]	@ (80084f8 <CTRL_get_frontwall_omega_FB+0xd0>)
 8008466:	781b      	ldrb	r3, [r3, #0]
 8008468:	2b0f      	cmp	r3, #15
 800846a:	d141      	bne.n	80084f0 <CTRL_get_frontwall_omega_FB+0xc8>
			l_FrontSen_OmegaErr = (DIST_getNowVal( DIST_SEN_L_FRONT )- (L_FRONT_REF+FRONT_WALL_MINUS)) + 
 800846c:	2001      	movs	r0, #1
 800846e:	f00a fbaf 	bl	8012bd0 <DIST_getNowVal>
 8008472:	4603      	mov	r3, r0
 8008474:	f2a3 341b 	subw	r4, r3, #795	@ 0x31b
									((R_FRONT_REF+FRONT_WALL_MINUS) - DIST_getNowVal( DIST_SEN_R_FRONT ));
 8008478:	2000      	movs	r0, #0
 800847a:	f00a fba9 	bl	8012bd0 <DIST_getNowVal>
 800847e:	4603      	mov	r3, r0
 8008480:	f5c3 733f 	rsb	r3, r3, #764	@ 0x2fc
 8008484:	3301      	adds	r3, #1
			l_FrontSen_OmegaErr = (DIST_getNowVal( DIST_SEN_L_FRONT )- (L_FRONT_REF+FRONT_WALL_MINUS)) + 
 8008486:	4423      	add	r3, r4
 8008488:	4a1e      	ldr	r2, [pc, #120]	@ (8008504 <CTRL_get_frontwall_omega_FB+0xdc>)
 800848a:	6013      	str	r3, [r2, #0]
			if(l_FrontSen_OmegaErr > 500)l_FrontSen_OmegaErr = 500;
 800848c:	4b1d      	ldr	r3, [pc, #116]	@ (8008504 <CTRL_get_frontwall_omega_FB+0xdc>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8008494:	dd03      	ble.n	800849e <CTRL_get_frontwall_omega_FB+0x76>
 8008496:	4b1b      	ldr	r3, [pc, #108]	@ (8008504 <CTRL_get_frontwall_omega_FB+0xdc>)
 8008498:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800849c:	601a      	str	r2, [r3, #0]
			if(l_FrontSen_OmegaErr < -500)l_FrontSen_OmegaErr = -500;
 800849e:	4b19      	ldr	r3, [pc, #100]	@ (8008504 <CTRL_get_frontwall_omega_FB+0xdc>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f513 7ffa 	cmn.w	r3, #500	@ 0x1f4
 80084a6:	da02      	bge.n	80084ae <CTRL_get_frontwall_omega_FB+0x86>
 80084a8:	4b16      	ldr	r3, [pc, #88]	@ (8008504 <CTRL_get_frontwall_omega_FB+0xdc>)
 80084aa:	4a17      	ldr	r2, [pc, #92]	@ (8008508 <CTRL_get_frontwall_omega_FB+0xe0>)
 80084ac:	601a      	str	r2, [r3, #0]
			f_omega_err = (float)l_FrontSen_OmegaErr;
 80084ae:	4b15      	ldr	r3, [pc, #84]	@ (8008504 <CTRL_get_frontwall_omega_FB+0xdc>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	ee07 3a90 	vmov	s15, r3
 80084b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80084ba:	edc7 7a07 	vstr	s15, [r7, #28]
	
			/* PD */
			f_ErrFrontSen_OmegaBuf = f_omega_err;		// 
 80084be:	4a13      	ldr	r2, [pc, #76]	@ (800850c <CTRL_get_frontwall_omega_FB+0xe4>)
 80084c0:	69fb      	ldr	r3, [r7, #28]
 80084c2:	6013      	str	r3, [r2, #0]

			*p_err =f_omega_err * f_omega_kp + ( f_omega_err - f_ErrFrontSen_OmegaBuf ) * f_omega_kd;		// PD
 80084c4:	ed97 7a07 	vldr	s14, [r7, #28]
 80084c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80084cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80084d0:	4b0e      	ldr	r3, [pc, #56]	@ (800850c <CTRL_get_frontwall_omega_FB+0xe4>)
 80084d2:	edd3 7a00 	vldr	s15, [r3]
 80084d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80084da:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80084de:	edd7 7a04 	vldr	s15, [r7, #16]
 80084e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80084e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	edc3 7a00 	vstr	s15, [r3]
		}
	}

}
 80084f0:	bf00      	nop
 80084f2:	3724      	adds	r7, #36	@ 0x24
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd90      	pop	{r4, r7, pc}
 80084f8:	200003fa 	.word	0x200003fa
 80084fc:	3f666666 	.word	0x3f666666
 8008500:	3e99999a 	.word	0x3e99999a
 8008504:	200003e8 	.word	0x200003e8
 8008508:	fffffe0c 	.word	0xfffffe0c
 800850c:	200003f0 	.word	0x200003f0

08008510 <CTRL_getFloorFriction>:

void CTRL_getFloorFriction(float* p_err){
 8008510:	b480      	push	{r7}
 8008512:	b085      	sub	sp, #20
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
	float tread;
	if(( en_Type == CTRL_ACC_TRUN) || (en_Type == CTRL_CONST_TRUN)||( en_Type == CTRL_DEC_TRUN )){
 8008518:	4b19      	ldr	r3, [pc, #100]	@ (8008580 <CTRL_getFloorFriction+0x70>)
 800851a:	781b      	ldrb	r3, [r3, #0]
 800851c:	2b07      	cmp	r3, #7
 800851e:	d007      	beq.n	8008530 <CTRL_getFloorFriction+0x20>
 8008520:	4b17      	ldr	r3, [pc, #92]	@ (8008580 <CTRL_getFloorFriction+0x70>)
 8008522:	781b      	ldrb	r3, [r3, #0]
 8008524:	2b08      	cmp	r3, #8
 8008526:	d003      	beq.n	8008530 <CTRL_getFloorFriction+0x20>
 8008528:	4b15      	ldr	r3, [pc, #84]	@ (8008580 <CTRL_getFloorFriction+0x70>)
 800852a:	781b      	ldrb	r3, [r3, #0]
 800852c:	2b09      	cmp	r3, #9
 800852e:	d102      	bne.n	8008536 <CTRL_getFloorFriction+0x26>
		tread = TREAD_IMAGIN;
 8008530:	4b14      	ldr	r3, [pc, #80]	@ (8008584 <CTRL_getFloorFriction+0x74>)
 8008532:	60fb      	str	r3, [r7, #12]
 8008534:	e001      	b.n	800853a <CTRL_getFloorFriction+0x2a>
	}else{
		tread = TREAD;
 8008536:	4b14      	ldr	r3, [pc, #80]	@ (8008588 <CTRL_getFloorFriction+0x78>)
 8008538:	60fb      	str	r3, [r7, #12]
			*p_err = 0;
		}
	}
*/
//	else{
		if(f_TrgtAngleS<0){
 800853a:	4b14      	ldr	r3, [pc, #80]	@ (800858c <CTRL_getFloorFriction+0x7c>)
 800853c:	edd3 7a00 	vldr	s15, [r3]
 8008540:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008548:	d503      	bpl.n	8008552 <CTRL_getFloorFriction+0x42>
	//			*p_err = (-1)*0.35/1000.0 + (-1)*0.45/1000.0+f_TrgtAngleS*tread/2/PI/109.0;
			else
				*p_err = (-1.0)*0.37/1000.0;
			}
*/
			*p_err = (-1.0)*0.2/1000.0;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	4a10      	ldr	r2, [pc, #64]	@ (8008590 <CTRL_getFloorFriction+0x80>)
 800854e:	601a      	str	r2, [r3, #0]
/*	if(*p_err>0.0014)
		*p_err = 0.0014;
	if(*p_err<-0.0014)
		*p_err = -0.0014;
*/
}
 8008550:	e00f      	b.n	8008572 <CTRL_getFloorFriction+0x62>
		else if(f_TrgtAngleS>0){
 8008552:	4b0e      	ldr	r3, [pc, #56]	@ (800858c <CTRL_getFloorFriction+0x7c>)
 8008554:	edd3 7a00 	vldr	s15, [r3]
 8008558:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800855c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008560:	dd03      	ble.n	800856a <CTRL_getFloorFriction+0x5a>
			*p_err = 0.2/1000.0;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	4a0b      	ldr	r2, [pc, #44]	@ (8008594 <CTRL_getFloorFriction+0x84>)
 8008566:	601a      	str	r2, [r3, #0]
}
 8008568:	e003      	b.n	8008572 <CTRL_getFloorFriction+0x62>
			*p_err = 0;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f04f 0200 	mov.w	r2, #0
 8008570:	601a      	str	r2, [r3, #0]
}
 8008572:	bf00      	nop
 8008574:	3714      	adds	r7, #20
 8008576:	46bd      	mov	sp, r7
 8008578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857c:	4770      	bx	lr
 800857e:	bf00      	nop
 8008580:	200003fa 	.word	0x200003fa
 8008584:	3d1e1b09 	.word	0x3d1e1b09
 8008588:	3d09374c 	.word	0x3d09374c
 800858c:	200003bc 	.word	0x200003bc
 8008590:	b951b717 	.word	0xb951b717
 8008594:	3951b717 	.word	0x3951b717

08008598 <CTRL_outMot>:

void CTRL_outMot( float f_duty10_R, float f_duty10_L )
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b084      	sub	sp, #16
 800859c:	af00      	add	r7, sp, #0
 800859e:	ed87 0a01 	vstr	s0, [r7, #4]
 80085a2:	edc7 0a00 	vstr	s1, [r7]
	float	f_temp;			// 

	/* PWM */
	f_duty10_R = f_duty10_R*1000.0;
 80085a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80085aa:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 80086dc <CTRL_outMot+0x144>
 80085ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80085b2:	edc7 7a01 	vstr	s15, [r7, #4]
	f_duty10_L = f_duty10_L*1000.0;
 80085b6:	edd7 7a00 	vldr	s15, [r7]
 80085ba:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 80086dc <CTRL_outMot+0x144>
 80085be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80085c2:	edc7 7a00 	vstr	s15, [r7]

	/*  */
	if( 60 < f_duty10_R ){									// 
 80085c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80085ca:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80086e0 <CTRL_outMot+0x148>
 80085ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80085d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085d6:	dd0e      	ble.n	80085f6 <CTRL_outMot+0x5e>
		DCM_setDirCw( DCM_R );
 80085d8:	2000      	movs	r0, #0
 80085da:	f001 f89d 	bl	8009718 <DCM_setDirCw>
		DCM_setPwmDuty( DCM_R, (uint16_t)f_duty10_R );
 80085de:	edd7 7a01 	vldr	s15, [r7, #4]
 80085e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80085e6:	ee17 3a90 	vmov	r3, s15
 80085ea:	b29b      	uxth	r3, r3
 80085ec:	4619      	mov	r1, r3
 80085ee:	2000      	movs	r0, #0
 80085f0:	f001 f8e6 	bl	80097c0 <DCM_setPwmDuty>
 80085f4:	e02a      	b.n	800864c <CTRL_outMot+0xb4>
	}
	else if( f_duty10_R < -60 ){							// 
 80085f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80085fa:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80086e4 <CTRL_outMot+0x14c>
 80085fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008606:	d51e      	bpl.n	8008646 <CTRL_outMot+0xae>
		f_temp = f_duty10_R * -1.0;
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f7f7 ffc5 	bl	8000598 <__aeabi_f2d>
 800860e:	4602      	mov	r2, r0
 8008610:	460b      	mov	r3, r1
 8008612:	4610      	mov	r0, r2
 8008614:	4619      	mov	r1, r3
 8008616:	f7f8 fb0f 	bl	8000c38 <__aeabi_d2f>
 800861a:	4603      	mov	r3, r0
 800861c:	ee07 3a90 	vmov	s15, r3
 8008620:	eef1 7a67 	vneg.f32	s15, s15
 8008624:	edc7 7a03 	vstr	s15, [r7, #12]
		DCM_setDirCcw( DCM_R );
 8008628:	2000      	movs	r0, #0
 800862a:	f001 f888 	bl	800973e <DCM_setDirCcw>
		DCM_setPwmDuty( DCM_R, (uint16_t)f_temp );
 800862e:	edd7 7a03 	vldr	s15, [r7, #12]
 8008632:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008636:	ee17 3a90 	vmov	r3, s15
 800863a:	b29b      	uxth	r3, r3
 800863c:	4619      	mov	r1, r3
 800863e:	2000      	movs	r0, #0
 8008640:	f001 f8be 	bl	80097c0 <DCM_setPwmDuty>
 8008644:	e002      	b.n	800864c <CTRL_outMot+0xb4>
	}
	else{
		DCM_brakeMot( DCM_R );								// 
 8008646:	2000      	movs	r0, #0
 8008648:	f001 f88c 	bl	8009764 <DCM_brakeMot>
	}

	/*  */
	if( 60 < f_duty10_L ){									// 
 800864c:	edd7 7a00 	vldr	s15, [r7]
 8008650:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 80086e0 <CTRL_outMot+0x148>
 8008654:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800865c:	dd0e      	ble.n	800867c <CTRL_outMot+0xe4>
		DCM_setDirCw( DCM_L );
 800865e:	2001      	movs	r0, #1
 8008660:	f001 f85a 	bl	8009718 <DCM_setDirCw>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_duty10_L );
 8008664:	edd7 7a00 	vldr	s15, [r7]
 8008668:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800866c:	ee17 3a90 	vmov	r3, s15
 8008670:	b29b      	uxth	r3, r3
 8008672:	4619      	mov	r1, r3
 8008674:	2001      	movs	r0, #1
 8008676:	f001 f8a3 	bl	80097c0 <DCM_setPwmDuty>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_temp );
	}
	else{
		DCM_brakeMot( DCM_L );								// 
	}
}
 800867a:	e02a      	b.n	80086d2 <CTRL_outMot+0x13a>
	else if( f_duty10_L < -60 ){							// 
 800867c:	edd7 7a00 	vldr	s15, [r7]
 8008680:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80086e4 <CTRL_outMot+0x14c>
 8008684:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800868c:	d51e      	bpl.n	80086cc <CTRL_outMot+0x134>
		f_temp = f_duty10_L * -1.0;
 800868e:	6838      	ldr	r0, [r7, #0]
 8008690:	f7f7 ff82 	bl	8000598 <__aeabi_f2d>
 8008694:	4602      	mov	r2, r0
 8008696:	460b      	mov	r3, r1
 8008698:	4610      	mov	r0, r2
 800869a:	4619      	mov	r1, r3
 800869c:	f7f8 facc 	bl	8000c38 <__aeabi_d2f>
 80086a0:	4603      	mov	r3, r0
 80086a2:	ee07 3a90 	vmov	s15, r3
 80086a6:	eef1 7a67 	vneg.f32	s15, s15
 80086aa:	edc7 7a03 	vstr	s15, [r7, #12]
		DCM_setDirCcw( DCM_L );
 80086ae:	2001      	movs	r0, #1
 80086b0:	f001 f845 	bl	800973e <DCM_setDirCcw>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_temp );
 80086b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80086b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80086bc:	ee17 3a90 	vmov	r3, s15
 80086c0:	b29b      	uxth	r3, r3
 80086c2:	4619      	mov	r1, r3
 80086c4:	2001      	movs	r0, #1
 80086c6:	f001 f87b 	bl	80097c0 <DCM_setPwmDuty>
}
 80086ca:	e002      	b.n	80086d2 <CTRL_outMot+0x13a>
		DCM_brakeMot( DCM_L );								// 
 80086cc:	2001      	movs	r0, #1
 80086ce:	f001 f849 	bl	8009764 <DCM_brakeMot>
}
 80086d2:	bf00      	nop
 80086d4:	3710      	adds	r7, #16
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bd80      	pop	{r7, pc}
 80086da:	bf00      	nop
 80086dc:	447a0000 	.word	0x447a0000
 80086e0:	42700000 	.word	0x42700000
 80086e4:	c2700000 	.word	0xc2700000

080086e8 <CTRL_pol>:

void CTRL_pol( void )
{
 80086e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80086ec:	b090      	sub	sp, #64	@ 0x40
 80086ee:	af00      	add	r7, sp, #0
	float f_feedFoard_speed		= 0;		// [] 
 80086f0:	f04f 0300 	mov.w	r3, #0
 80086f4:	627b      	str	r3, [r7, #36]	@ 0x24
	float f_feedFoard_angle		= 0;		// [] 
 80086f6:	f04f 0300 	mov.w	r3, #0
 80086fa:	623b      	str	r3, [r7, #32]
	float f_speedCtrl			= 0;		// [] 
 80086fc:	f04f 0300 	mov.w	r3, #0
 8008700:	61fb      	str	r3, [r7, #28]
	float f_angleSpeedCtrl			= 0;	// [] 
 8008702:	f04f 0300 	mov.w	r3, #0
 8008706:	61bb      	str	r3, [r7, #24]
	float f_angleCtrl			= 0;		// [] 
 8008708:	f04f 0300 	mov.w	r3, #0
 800870c:	617b      	str	r3, [r7, #20]
	float f_distSenCtrl			= 0;		// [] 
 800870e:	f04f 0300 	mov.w	r3, #0
 8008712:	613b      	str	r3, [r7, #16]
	float f_frontwall_v_Ctrl		= 0;
 8008714:	f04f 0300 	mov.w	r3, #0
 8008718:	60fb      	str	r3, [r7, #12]
	float f_frontwall_omega_Ctrl	= 0;
 800871a:	f04f 0300 	mov.w	r3, #0
 800871e:	60bb      	str	r3, [r7, #8]
	float f_floorfriction		= 0;
 8008720:	f04f 0300 	mov.w	r3, #0
 8008724:	607b      	str	r3, [r7, #4]
	float f_duty10_R;						// [] PWM-DUTY[0.1%]
	float f_duty10_L;						// [] PWM-DUTY[0.1%]

	float TR = 0.0;
 8008726:	f04f 0300 	mov.w	r3, #0
 800872a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float TL = 0.0;
 800872c:	f04f 0300 	mov.w	r3, #0
 8008730:	62bb      	str	r3, [r7, #40]	@ 0x28
	float Ir = 0.0;
 8008732:	f04f 0300 	mov.w	r3, #0
 8008736:	637b      	str	r3, [r7, #52]	@ 0x34
	float Il = 0.0;
 8008738:	f04f 0300 	mov.w	r3, #0
 800873c:	633b      	str	r3, [r7, #48]	@ 0x30

	ENC_GetDiv( &l_CntR, &l_CntL );					// []
 800873e:	49b6      	ldr	r1, [pc, #728]	@ (8008a18 <CTRL_pol+0x330>)
 8008740:	48b6      	ldr	r0, [pc, #728]	@ (8008a1c <CTRL_pol+0x334>)
 8008742:	f001 f888 	bl	8009856 <ENC_GetDiv>
	//add get_motor_omega(l_CntR,l_CntL);
	CTRL_refNow();									// 
 8008746:	f7fe f88d 	bl	8006864 <CTRL_refNow>
	CTRL_refTarget();								// 
 800874a:	f7fe f925 	bl	8006998 <CTRL_refTarget>

	/*  */
	if( uc_CtrlFlag != TRUE ){
 800874e:	4bb4      	ldr	r3, [pc, #720]	@ (8008a20 <CTRL_pol+0x338>)
 8008750:	781b      	ldrb	r3, [r3, #0]
 8008752:	2b01      	cmp	r3, #1
 8008754:	f040 87af 	bne.w	80096b6 <CTRL_pol+0xfce>
		 return;		// 
	}
	if(SW_ON == SW_IsOn_0()){
 8008758:	f7f9 fc32 	bl	8001fc0 <SW_IsOn_0>
 800875c:	4603      	mov	r3, r0
 800875e:	2b01      	cmp	r3, #1
 8008760:	d101      	bne.n	8008766 <CTRL_pol+0x7e>
		Failsafe_flag();
 8008762:	f000 ffb5 	bl	80096d0 <Failsafe_flag>
	}

	/*  */
	if (SYS_isOutOfCtrl() == TRUE ){
 8008766:	f000 ffcb 	bl	8009700 <SYS_isOutOfCtrl>
 800876a:	4603      	mov	r3, r0
 800876c:	2b00      	cmp	r3, #0
 800876e:	d019      	beq.n	80087a4 <CTRL_pol+0xbc>

		f_DistErrSum = 0;				// 
 8008770:	4bac      	ldr	r3, [pc, #688]	@ (8008a24 <CTRL_pol+0x33c>)
 8008772:	f04f 0200 	mov.w	r2, #0
 8008776:	601a      	str	r2, [r3, #0]
		f_NowDist = f_LastDist;			// 
 8008778:	4bab      	ldr	r3, [pc, #684]	@ (8008a28 <CTRL_pol+0x340>)
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4aab      	ldr	r2, [pc, #684]	@ (8008a2c <CTRL_pol+0x344>)
 800877e:	6013      	str	r3, [r2, #0]
		f_NowAngle = f_LastAngle;		// 
 8008780:	4bab      	ldr	r3, [pc, #684]	@ (8008a30 <CTRL_pol+0x348>)
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4aab      	ldr	r2, [pc, #684]	@ (8008a34 <CTRL_pol+0x34c>)
 8008786:	6013      	str	r3, [r2, #0]
		f_Time = f_TrgtTime;			// 
 8008788:	4bab      	ldr	r3, [pc, #684]	@ (8008a38 <CTRL_pol+0x350>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	4aab      	ldr	r2, [pc, #684]	@ (8008a3c <CTRL_pol+0x354>)
 800878e:	6013      	str	r3, [r2, #0]

	 	CTRL_stop();				// 
 8008790:	f7fd fed0 	bl	8006534 <CTRL_stop>
		CTRL_clrData();					// 
 8008794:	f7fd fede 	bl	8006554 <CTRL_clrData>
		DCM_brakeMot( DCM_R );			// 
 8008798:	2000      	movs	r0, #0
 800879a:	f000 ffe3 	bl	8009764 <DCM_brakeMot>
		DCM_brakeMot( DCM_L );			// 
 800879e:	2001      	movs	r0, #1
 80087a0:	f000 ffe0 	bl	8009764 <DCM_brakeMot>
/*	ENC_GetDiv( &l_CntR, &l_CntL );					// []
	//add get_motor_omega(l_CntR,l_CntL);
	CTRL_refNow();									// 
	CTRL_refTarget();								// 
*/
	f_NowAngle = GYRO_getNowAngle();					// [deg]
 80087a4:	f001 f9c4 	bl	8009b30 <GYRO_getNowAngle>
 80087a8:	eef0 7a40 	vmov.f32	s15, s0
 80087ac:	4ba1      	ldr	r3, [pc, #644]	@ (8008a34 <CTRL_pol+0x34c>)
 80087ae:	edc3 7a00 	vstr	s15, [r3]

	/*  */
	CTRL_getFF_speed( &f_feedFoard_speed );					// [] 
 80087b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80087b6:	4618      	mov	r0, r3
 80087b8:	f7ff faac 	bl	8007d14 <CTRL_getFF_speed>
	CTRL_getFF_angle( &f_feedFoard_angle );					// [] 
 80087bc:	f107 0320 	add.w	r3, r7, #32
 80087c0:	4618      	mov	r0, r3
 80087c2:	f7ff faf3 	bl	8007dac <CTRL_getFF_angle>
	CTRL_getSpeedFB( &f_speedCtrl );				// [] 
 80087c6:	f107 031c 	add.w	r3, r7, #28
 80087ca:	4618      	mov	r0, r3
 80087cc:	f7ff fb68 	bl	8007ea0 <CTRL_getSpeedFB>
	CTRL_getAngleSpeedFB( &f_angleSpeedCtrl );		// [] 
 80087d0:	f107 0318 	add.w	r3, r7, #24
 80087d4:	4618      	mov	r0, r3
 80087d6:	f7ff fbe9 	bl	8007fac <CTRL_getAngleSpeedFB>
	CTRL_getAngleFB( &f_angleCtrl );		//angle ctrl
 80087da:	f107 0314 	add.w	r3, r7, #20
 80087de:	4618      	mov	r0, r3
 80087e0:	f7ff fc98 	bl	8008114 <CTRL_getAngleFB>
	CTRL_getSenFB( &f_distSenCtrl );				// [] 
 80087e4:	f107 0310 	add.w	r3, r7, #16
 80087e8:	4618      	mov	r0, r3
 80087ea:	f7ff fd0d 	bl	8008208 <CTRL_getSenFB>
	CTRL_getFloorFriction( &f_floorfriction );
 80087ee:	1d3b      	adds	r3, r7, #4
 80087f0:	4618      	mov	r0, r3
 80087f2:	f7ff fe8d 	bl	8008510 <CTRL_getFloorFriction>
	CTRL_get_frontwall_v_FB( &f_frontwall_v_Ctrl);
 80087f6:	f107 030c 	add.w	r3, r7, #12
 80087fa:	4618      	mov	r0, r3
 80087fc:	f7ff fd90 	bl	8008320 <CTRL_get_frontwall_v_FB>
	CTRL_get_frontwall_omega_FB( &f_frontwall_omega_Ctrl);
 8008800:	f107 0308 	add.w	r3, r7, #8
 8008804:	4618      	mov	r0, r3
 8008806:	f7ff fe0f 	bl	8008428 <CTRL_get_frontwall_omega_FB>

	/*  */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC ) ||( en_Type == CTRL_ENTRY_SLA ) || ( en_Type == CTRL_EXIT_SLA ) ||
 800880a:	4b8d      	ldr	r3, [pc, #564]	@ (8008a40 <CTRL_pol+0x358>)
 800880c:	781b      	ldrb	r3, [r3, #0]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d01c      	beq.n	800884c <CTRL_pol+0x164>
 8008812:	4b8b      	ldr	r3, [pc, #556]	@ (8008a40 <CTRL_pol+0x358>)
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	2b01      	cmp	r3, #1
 8008818:	d018      	beq.n	800884c <CTRL_pol+0x164>
 800881a:	4b89      	ldr	r3, [pc, #548]	@ (8008a40 <CTRL_pol+0x358>)
 800881c:	781b      	ldrb	r3, [r3, #0]
 800881e:	2b02      	cmp	r3, #2
 8008820:	d014      	beq.n	800884c <CTRL_pol+0x164>
 8008822:	4b87      	ldr	r3, [pc, #540]	@ (8008a40 <CTRL_pol+0x358>)
 8008824:	781b      	ldrb	r3, [r3, #0]
 8008826:	2b0a      	cmp	r3, #10
 8008828:	d010      	beq.n	800884c <CTRL_pol+0x164>
 800882a:	4b85      	ldr	r3, [pc, #532]	@ (8008a40 <CTRL_pol+0x358>)
 800882c:	781b      	ldrb	r3, [r3, #0]
 800882e:	2b0e      	cmp	r3, #14
 8008830:	d00c      	beq.n	800884c <CTRL_pol+0x164>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 8008832:	4b83      	ldr	r3, [pc, #524]	@ (8008a40 <CTRL_pol+0x358>)
 8008834:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC ) ||( en_Type == CTRL_ENTRY_SLA ) || ( en_Type == CTRL_EXIT_SLA ) ||
 8008836:	2b03      	cmp	r3, #3
 8008838:	d008      	beq.n	800884c <CTRL_pol+0x164>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 800883a:	4b81      	ldr	r3, [pc, #516]	@ (8008a40 <CTRL_pol+0x358>)
 800883c:	781b      	ldrb	r3, [r3, #0]
 800883e:	2b04      	cmp	r3, #4
 8008840:	d004      	beq.n	800884c <CTRL_pol+0x164>
 8008842:	4b7f      	ldr	r3, [pc, #508]	@ (8008a40 <CTRL_pol+0x358>)
 8008844:	781b      	ldrb	r3, [r3, #0]
 8008846:	2b05      	cmp	r3, #5
 8008848:	f040 8102 	bne.w	8008a50 <CTRL_pol+0x368>
	){
		TR = ((TIRE_D/2.0/2.0)*((WEIGHT*(f_feedFoard_speed + f_speedCtrl))+0.01)+(TIRE_D/2.0/TREAD)*(INERTIA*(f_feedFoard_angle + f_angleSpeedCtrl+ f_distSenCtrl)))/GEAR_RATIO;
 800884c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8008850:	edd7 7a07 	vldr	s15, [r7, #28]
 8008854:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008858:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 8008a44 <CTRL_pol+0x35c>
 800885c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008860:	ee17 0a90 	vmov	r0, s15
 8008864:	f7f7 fe98 	bl	8000598 <__aeabi_f2d>
 8008868:	a361      	add	r3, pc, #388	@ (adr r3, 80089f0 <CTRL_pol+0x308>)
 800886a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800886e:	f7f7 fd35 	bl	80002dc <__adddf3>
 8008872:	4602      	mov	r2, r0
 8008874:	460b      	mov	r3, r1
 8008876:	4610      	mov	r0, r2
 8008878:	4619      	mov	r1, r3
 800887a:	a35f      	add	r3, pc, #380	@ (adr r3, 80089f8 <CTRL_pol+0x310>)
 800887c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008880:	f7f7 fee2 	bl	8000648 <__aeabi_dmul>
 8008884:	4602      	mov	r2, r0
 8008886:	460b      	mov	r3, r1
 8008888:	4614      	mov	r4, r2
 800888a:	461d      	mov	r5, r3
 800888c:	ed97 7a08 	vldr	s14, [r7, #32]
 8008890:	edd7 7a06 	vldr	s15, [r7, #24]
 8008894:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008898:	edd7 7a04 	vldr	s15, [r7, #16]
 800889c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80088a0:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8008a48 <CTRL_pol+0x360>
 80088a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80088a8:	ee17 0a90 	vmov	r0, s15
 80088ac:	f7f7 fe74 	bl	8000598 <__aeabi_f2d>
 80088b0:	a353      	add	r3, pc, #332	@ (adr r3, 8008a00 <CTRL_pol+0x318>)
 80088b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088b6:	f7f7 fec7 	bl	8000648 <__aeabi_dmul>
 80088ba:	4602      	mov	r2, r0
 80088bc:	460b      	mov	r3, r1
 80088be:	4620      	mov	r0, r4
 80088c0:	4629      	mov	r1, r5
 80088c2:	f7f7 fd0b 	bl	80002dc <__adddf3>
 80088c6:	4602      	mov	r2, r0
 80088c8:	460b      	mov	r3, r1
 80088ca:	4610      	mov	r0, r2
 80088cc:	4619      	mov	r1, r3
 80088ce:	f04f 0200 	mov.w	r2, #0
 80088d2:	4b5e      	ldr	r3, [pc, #376]	@ (8008a4c <CTRL_pol+0x364>)
 80088d4:	f7f7 ffe2 	bl	800089c <__aeabi_ddiv>
 80088d8:	4602      	mov	r2, r0
 80088da:	460b      	mov	r3, r1
 80088dc:	4610      	mov	r0, r2
 80088de:	4619      	mov	r1, r3
 80088e0:	f7f8 f9aa 	bl	8000c38 <__aeabi_d2f>
 80088e4:	4603      	mov	r3, r0
 80088e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
		TL = ((TIRE_D/2.0/2.0)*((WEIGHT*(f_feedFoard_speed + f_speedCtrl))+0.01)-(TIRE_D/2.0/TREAD)*(INERTIA*(f_feedFoard_angle + f_angleSpeedCtrl+ f_distSenCtrl)))/GEAR_RATIO;
 80088e8:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80088ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80088f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80088f4:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8008a44 <CTRL_pol+0x35c>
 80088f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80088fc:	ee17 0a90 	vmov	r0, s15
 8008900:	f7f7 fe4a 	bl	8000598 <__aeabi_f2d>
 8008904:	a33a      	add	r3, pc, #232	@ (adr r3, 80089f0 <CTRL_pol+0x308>)
 8008906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800890a:	f7f7 fce7 	bl	80002dc <__adddf3>
 800890e:	4602      	mov	r2, r0
 8008910:	460b      	mov	r3, r1
 8008912:	4610      	mov	r0, r2
 8008914:	4619      	mov	r1, r3
 8008916:	a338      	add	r3, pc, #224	@ (adr r3, 80089f8 <CTRL_pol+0x310>)
 8008918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800891c:	f7f7 fe94 	bl	8000648 <__aeabi_dmul>
 8008920:	4602      	mov	r2, r0
 8008922:	460b      	mov	r3, r1
 8008924:	4614      	mov	r4, r2
 8008926:	461d      	mov	r5, r3
 8008928:	ed97 7a08 	vldr	s14, [r7, #32]
 800892c:	edd7 7a06 	vldr	s15, [r7, #24]
 8008930:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008934:	edd7 7a04 	vldr	s15, [r7, #16]
 8008938:	ee77 7a27 	vadd.f32	s15, s14, s15
 800893c:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8008a48 <CTRL_pol+0x360>
 8008940:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008944:	ee17 0a90 	vmov	r0, s15
 8008948:	f7f7 fe26 	bl	8000598 <__aeabi_f2d>
 800894c:	a32c      	add	r3, pc, #176	@ (adr r3, 8008a00 <CTRL_pol+0x318>)
 800894e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008952:	f7f7 fe79 	bl	8000648 <__aeabi_dmul>
 8008956:	4602      	mov	r2, r0
 8008958:	460b      	mov	r3, r1
 800895a:	4620      	mov	r0, r4
 800895c:	4629      	mov	r1, r5
 800895e:	f7f7 fcbb 	bl	80002d8 <__aeabi_dsub>
 8008962:	4602      	mov	r2, r0
 8008964:	460b      	mov	r3, r1
 8008966:	4610      	mov	r0, r2
 8008968:	4619      	mov	r1, r3
 800896a:	f04f 0200 	mov.w	r2, #0
 800896e:	4b37      	ldr	r3, [pc, #220]	@ (8008a4c <CTRL_pol+0x364>)
 8008970:	f7f7 ff94 	bl	800089c <__aeabi_ddiv>
 8008974:	4602      	mov	r2, r0
 8008976:	460b      	mov	r3, r1
 8008978:	4610      	mov	r0, r2
 800897a:	4619      	mov	r1, r3
 800897c:	f7f8 f95c 	bl	8000c38 <__aeabi_d2f>
 8008980:	4603      	mov	r3, r0
 8008982:	62bb      	str	r3, [r7, #40]	@ 0x28
		Ir = (TR+0.0255/1000.0)/TORQUE_CONSTANT;
 8008984:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008986:	f7f7 fe07 	bl	8000598 <__aeabi_f2d>
 800898a:	a31f      	add	r3, pc, #124	@ (adr r3, 8008a08 <CTRL_pol+0x320>)
 800898c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008990:	f7f7 fca4 	bl	80002dc <__adddf3>
 8008994:	4602      	mov	r2, r0
 8008996:	460b      	mov	r3, r1
 8008998:	4610      	mov	r0, r2
 800899a:	4619      	mov	r1, r3
 800899c:	a31c      	add	r3, pc, #112	@ (adr r3, 8008a10 <CTRL_pol+0x328>)
 800899e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089a2:	f7f7 ff7b 	bl	800089c <__aeabi_ddiv>
 80089a6:	4602      	mov	r2, r0
 80089a8:	460b      	mov	r3, r1
 80089aa:	4610      	mov	r0, r2
 80089ac:	4619      	mov	r1, r3
 80089ae:	f7f8 f943 	bl	8000c38 <__aeabi_d2f>
 80089b2:	4603      	mov	r3, r0
 80089b4:	637b      	str	r3, [r7, #52]	@ 0x34
		Il = (TL+0.0255/1000.0)/TORQUE_CONSTANT;
 80089b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089b8:	f7f7 fdee 	bl	8000598 <__aeabi_f2d>
 80089bc:	a312      	add	r3, pc, #72	@ (adr r3, 8008a08 <CTRL_pol+0x320>)
 80089be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089c2:	f7f7 fc8b 	bl	80002dc <__adddf3>
 80089c6:	4602      	mov	r2, r0
 80089c8:	460b      	mov	r3, r1
 80089ca:	4610      	mov	r0, r2
 80089cc:	4619      	mov	r1, r3
 80089ce:	a310      	add	r3, pc, #64	@ (adr r3, 8008a10 <CTRL_pol+0x328>)
 80089d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d4:	f7f7 ff62 	bl	800089c <__aeabi_ddiv>
 80089d8:	4602      	mov	r2, r0
 80089da:	460b      	mov	r3, r1
 80089dc:	4610      	mov	r0, r2
 80089de:	4619      	mov	r1, r3
 80089e0:	f7f8 f92a 	bl	8000c38 <__aeabi_d2f>
 80089e4:	4603      	mov	r3, r0
 80089e6:	633b      	str	r3, [r7, #48]	@ 0x30
 80089e8:	f000 bcfe 	b.w	80093e8 <CTRL_pol+0xd00>
 80089ec:	f3af 8000 	nop.w
 80089f0:	47ae147b 	.word	0x47ae147b
 80089f4:	3f847ae1 	.word	0x3f847ae1
 80089f8:	e0000000 	.word	0xe0000000
 80089fc:	3f69be4c 	.word	0x3f69be4c
 8008a00:	040dc02c 	.word	0x040dc02c
 8008a04:	3fc803ab 	.word	0x3fc803ab
 8008a08:	a821f299 	.word	0xa821f299
 8008a0c:	3efabd1a 	.word	0x3efabd1a
 8008a10:	40000000 	.word	0x40000000
 8008a14:	3f4376d5 	.word	0x3f4376d5
 8008a18:	20000350 	.word	0x20000350
 8008a1c:	2000034c 	.word	0x2000034c
 8008a20:	20000348 	.word	0x20000348
 8008a24:	200003a0 	.word	0x200003a0
 8008a28:	2000038c 	.word	0x2000038c
 8008a2c:	20000394 	.word	0x20000394
 8008a30:	200003cc 	.word	0x200003cc
 8008a34:	200003d0 	.word	0x200003d0
 8008a38:	20000008 	.word	0x20000008
 8008a3c:	20000354 	.word	0x20000354
 8008a40:	200003fa 	.word	0x200003fa
 8008a44:	3c9374bc 	.word	0x3c9374bc
 8008a48:	369a59b3 	.word	0x369a59b3
 8008a4c:	40128000 	.word	0x40128000
	}

	/*  */
	else if( en_Type == CTRL_HIT_WALL ){
 8008a50:	4b91      	ldr	r3, [pc, #580]	@ (8008c98 <CTRL_pol+0x5b0>)
 8008a52:	781b      	ldrb	r3, [r3, #0]
 8008a54:	2b06      	cmp	r3, #6
 8008a56:	d137      	bne.n	8008ac8 <CTRL_pol+0x3e0>
		TR = (TIRE_D/2.0/2.0)*(WEIGHT*(-1.0)*(700.0 * FF_HIT_BALANCE_R/1000.0 ));		
 8008a58:	4b90      	ldr	r3, [pc, #576]	@ (8008c9c <CTRL_pol+0x5b4>)
 8008a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		TL = (TIRE_D/2.0/2.0)*(WEIGHT*(-1.0)*(700.0 * FF_HIT_BALANCE_R/1000.0 ));
 8008a5c:	4b8f      	ldr	r3, [pc, #572]	@ (8008c9c <CTRL_pol+0x5b4>)
 8008a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
		Ir = (TR-0.0255/1000.0)/TORQUE_CONSTANT;
 8008a60:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a62:	f7f7 fd99 	bl	8000598 <__aeabi_f2d>
 8008a66:	a380      	add	r3, pc, #512	@ (adr r3, 8008c68 <CTRL_pol+0x580>)
 8008a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a6c:	f7f7 fc34 	bl	80002d8 <__aeabi_dsub>
 8008a70:	4602      	mov	r2, r0
 8008a72:	460b      	mov	r3, r1
 8008a74:	4610      	mov	r0, r2
 8008a76:	4619      	mov	r1, r3
 8008a78:	a37d      	add	r3, pc, #500	@ (adr r3, 8008c70 <CTRL_pol+0x588>)
 8008a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a7e:	f7f7 ff0d 	bl	800089c <__aeabi_ddiv>
 8008a82:	4602      	mov	r2, r0
 8008a84:	460b      	mov	r3, r1
 8008a86:	4610      	mov	r0, r2
 8008a88:	4619      	mov	r1, r3
 8008a8a:	f7f8 f8d5 	bl	8000c38 <__aeabi_d2f>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	637b      	str	r3, [r7, #52]	@ 0x34
		Il = (TL-0.0255/1000.0)/TORQUE_CONSTANT;
 8008a92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a94:	f7f7 fd80 	bl	8000598 <__aeabi_f2d>
 8008a98:	a373      	add	r3, pc, #460	@ (adr r3, 8008c68 <CTRL_pol+0x580>)
 8008a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a9e:	f7f7 fc1b 	bl	80002d8 <__aeabi_dsub>
 8008aa2:	4602      	mov	r2, r0
 8008aa4:	460b      	mov	r3, r1
 8008aa6:	4610      	mov	r0, r2
 8008aa8:	4619      	mov	r1, r3
 8008aaa:	a371      	add	r3, pc, #452	@ (adr r3, 8008c70 <CTRL_pol+0x588>)
 8008aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ab0:	f7f7 fef4 	bl	800089c <__aeabi_ddiv>
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	460b      	mov	r3, r1
 8008ab8:	4610      	mov	r0, r2
 8008aba:	4619      	mov	r1, r3
 8008abc:	f7f8 f8bc 	bl	8000c38 <__aeabi_d2f>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ac4:	f000 bc90 	b.w	80093e8 <CTRL_pol+0xd00>
	}

	/*  */
	else if( ( en_Type == CTRL_ACC_SLA ) || (en_Type == CTRL_CONST_SLA)||( en_Type == CTRL_DEC_SLA ) ){
 8008ac8:	4b73      	ldr	r3, [pc, #460]	@ (8008c98 <CTRL_pol+0x5b0>)
 8008aca:	781b      	ldrb	r3, [r3, #0]
 8008acc:	2b0b      	cmp	r3, #11
 8008ace:	d008      	beq.n	8008ae2 <CTRL_pol+0x3fa>
 8008ad0:	4b71      	ldr	r3, [pc, #452]	@ (8008c98 <CTRL_pol+0x5b0>)
 8008ad2:	781b      	ldrb	r3, [r3, #0]
 8008ad4:	2b0c      	cmp	r3, #12
 8008ad6:	d004      	beq.n	8008ae2 <CTRL_pol+0x3fa>
 8008ad8:	4b6f      	ldr	r3, [pc, #444]	@ (8008c98 <CTRL_pol+0x5b0>)
 8008ada:	781b      	ldrb	r3, [r3, #0]
 8008adc:	2b0d      	cmp	r3, #13
 8008ade:	f040 81c6 	bne.w	8008e6e <CTRL_pol+0x786>
		/*  */
		if( f_LastAngle > 0 ){
 8008ae2:	4b6f      	ldr	r3, [pc, #444]	@ (8008ca0 <CTRL_pol+0x5b8>)
 8008ae4:	edd3 7a00 	vldr	s15, [r3]
 8008ae8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008aec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008af0:	f340 80de 	ble.w	8008cb0 <CTRL_pol+0x5c8>
			TR = ((TIRE_D/2.0/2.0)*((WEIGHT*(f_feedFoard_speed + f_speedCtrl))+0.01)+(TIRE_D/2.0/TREAD)*(4.6/1000000.0*(f_feedFoard_angle + f_angleSpeedCtrl+f_angleCtrl)/*+f_floorfriction*/))/GEAR_RATIO;
 8008af4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8008af8:	edd7 7a07 	vldr	s15, [r7, #28]
 8008afc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008b00:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8008cac <CTRL_pol+0x5c4>
 8008b04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008b08:	ee17 0a90 	vmov	r0, s15
 8008b0c:	f7f7 fd44 	bl	8000598 <__aeabi_f2d>
 8008b10:	a359      	add	r3, pc, #356	@ (adr r3, 8008c78 <CTRL_pol+0x590>)
 8008b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b16:	f7f7 fbe1 	bl	80002dc <__adddf3>
 8008b1a:	4602      	mov	r2, r0
 8008b1c:	460b      	mov	r3, r1
 8008b1e:	4610      	mov	r0, r2
 8008b20:	4619      	mov	r1, r3
 8008b22:	a357      	add	r3, pc, #348	@ (adr r3, 8008c80 <CTRL_pol+0x598>)
 8008b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b28:	f7f7 fd8e 	bl	8000648 <__aeabi_dmul>
 8008b2c:	4602      	mov	r2, r0
 8008b2e:	460b      	mov	r3, r1
 8008b30:	4614      	mov	r4, r2
 8008b32:	461d      	mov	r5, r3
 8008b34:	ed97 7a08 	vldr	s14, [r7, #32]
 8008b38:	edd7 7a06 	vldr	s15, [r7, #24]
 8008b3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008b40:	edd7 7a05 	vldr	s15, [r7, #20]
 8008b44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008b48:	ee17 0a90 	vmov	r0, s15
 8008b4c:	f7f7 fd24 	bl	8000598 <__aeabi_f2d>
 8008b50:	a34d      	add	r3, pc, #308	@ (adr r3, 8008c88 <CTRL_pol+0x5a0>)
 8008b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b56:	f7f7 fd77 	bl	8000648 <__aeabi_dmul>
 8008b5a:	4602      	mov	r2, r0
 8008b5c:	460b      	mov	r3, r1
 8008b5e:	4610      	mov	r0, r2
 8008b60:	4619      	mov	r1, r3
 8008b62:	a34b      	add	r3, pc, #300	@ (adr r3, 8008c90 <CTRL_pol+0x5a8>)
 8008b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b68:	f7f7 fd6e 	bl	8000648 <__aeabi_dmul>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	460b      	mov	r3, r1
 8008b70:	4620      	mov	r0, r4
 8008b72:	4629      	mov	r1, r5
 8008b74:	f7f7 fbb2 	bl	80002dc <__adddf3>
 8008b78:	4602      	mov	r2, r0
 8008b7a:	460b      	mov	r3, r1
 8008b7c:	4610      	mov	r0, r2
 8008b7e:	4619      	mov	r1, r3
 8008b80:	f04f 0200 	mov.w	r2, #0
 8008b84:	4b47      	ldr	r3, [pc, #284]	@ (8008ca4 <CTRL_pol+0x5bc>)
 8008b86:	f7f7 fe89 	bl	800089c <__aeabi_ddiv>
 8008b8a:	4602      	mov	r2, r0
 8008b8c:	460b      	mov	r3, r1
 8008b8e:	4610      	mov	r0, r2
 8008b90:	4619      	mov	r1, r3
 8008b92:	f7f8 f851 	bl	8000c38 <__aeabi_d2f>
 8008b96:	4603      	mov	r3, r0
 8008b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
			TL = ((TIRE_D/2.0/2.0)*((WEIGHT*(f_feedFoard_speed + f_speedCtrl))+0.01)-(TIRE_D/2.0/TREAD)*(4.6/1000000.0*(f_feedFoard_angle + f_angleSpeedCtrl+f_angleCtrl)/*+f_floorfriction*/))/GEAR_RATIO;
 8008b9a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8008b9e:	edd7 7a07 	vldr	s15, [r7, #28]
 8008ba2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ba6:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8008cac <CTRL_pol+0x5c4>
 8008baa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008bae:	ee17 0a90 	vmov	r0, s15
 8008bb2:	f7f7 fcf1 	bl	8000598 <__aeabi_f2d>
 8008bb6:	a330      	add	r3, pc, #192	@ (adr r3, 8008c78 <CTRL_pol+0x590>)
 8008bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bbc:	f7f7 fb8e 	bl	80002dc <__adddf3>
 8008bc0:	4602      	mov	r2, r0
 8008bc2:	460b      	mov	r3, r1
 8008bc4:	4610      	mov	r0, r2
 8008bc6:	4619      	mov	r1, r3
 8008bc8:	a32d      	add	r3, pc, #180	@ (adr r3, 8008c80 <CTRL_pol+0x598>)
 8008bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bce:	f7f7 fd3b 	bl	8000648 <__aeabi_dmul>
 8008bd2:	4602      	mov	r2, r0
 8008bd4:	460b      	mov	r3, r1
 8008bd6:	4614      	mov	r4, r2
 8008bd8:	461d      	mov	r5, r3
 8008bda:	ed97 7a08 	vldr	s14, [r7, #32]
 8008bde:	edd7 7a06 	vldr	s15, [r7, #24]
 8008be2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008be6:	edd7 7a05 	vldr	s15, [r7, #20]
 8008bea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008bee:	ee17 0a90 	vmov	r0, s15
 8008bf2:	f7f7 fcd1 	bl	8000598 <__aeabi_f2d>
 8008bf6:	a324      	add	r3, pc, #144	@ (adr r3, 8008c88 <CTRL_pol+0x5a0>)
 8008bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bfc:	f7f7 fd24 	bl	8000648 <__aeabi_dmul>
 8008c00:	4602      	mov	r2, r0
 8008c02:	460b      	mov	r3, r1
 8008c04:	4610      	mov	r0, r2
 8008c06:	4619      	mov	r1, r3
 8008c08:	a321      	add	r3, pc, #132	@ (adr r3, 8008c90 <CTRL_pol+0x5a8>)
 8008c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c0e:	f7f7 fd1b 	bl	8000648 <__aeabi_dmul>
 8008c12:	4602      	mov	r2, r0
 8008c14:	460b      	mov	r3, r1
 8008c16:	4620      	mov	r0, r4
 8008c18:	4629      	mov	r1, r5
 8008c1a:	f7f7 fb5d 	bl	80002d8 <__aeabi_dsub>
 8008c1e:	4602      	mov	r2, r0
 8008c20:	460b      	mov	r3, r1
 8008c22:	4610      	mov	r0, r2
 8008c24:	4619      	mov	r1, r3
 8008c26:	f04f 0200 	mov.w	r2, #0
 8008c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8008ca4 <CTRL_pol+0x5bc>)
 8008c2c:	f7f7 fe36 	bl	800089c <__aeabi_ddiv>
 8008c30:	4602      	mov	r2, r0
 8008c32:	460b      	mov	r3, r1
 8008c34:	4610      	mov	r0, r2
 8008c36:	4619      	mov	r1, r3
 8008c38:	f7f7 fffe 	bl	8000c38 <__aeabi_d2f>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
			Ir = (TR/*+0.0255/1000.0*/)/TORQUE_CONSTANT;
 8008c40:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8008c44:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8008ca8 <CTRL_pol+0x5c0>
 8008c48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008c4c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
			Il = (TL/*+0.0255/1000.0*/)/TORQUE_CONSTANT;
 8008c50:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8008c54:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8008ca8 <CTRL_pol+0x5c0>
 8008c58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008c5c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		if( f_LastAngle > 0 ){
 8008c60:	e3c2      	b.n	80093e8 <CTRL_pol+0xd00>
 8008c62:	bf00      	nop
 8008c64:	f3af 8000 	nop.w
 8008c68:	a821f299 	.word	0xa821f299
 8008c6c:	3efabd1a 	.word	0x3efabd1a
 8008c70:	40000000 	.word	0x40000000
 8008c74:	3f4376d5 	.word	0x3f4376d5
 8008c78:	47ae147b 	.word	0x47ae147b
 8008c7c:	3f847ae1 	.word	0x3f847ae1
 8008c80:	e0000000 	.word	0xe0000000
 8008c84:	3f69be4c 	.word	0x3f69be4c
 8008c88:	5f379dfc 	.word	0x5f379dfc
 8008c8c:	3ed34b36 	.word	0x3ed34b36
 8008c90:	040dc02c 	.word	0x040dc02c
 8008c94:	3fc803ab 	.word	0x3fc803ab
 8008c98:	200003fa 	.word	0x200003fa
 8008c9c:	b8261358 	.word	0xb8261358
 8008ca0:	200003cc 	.word	0x200003cc
 8008ca4:	40128000 	.word	0x40128000
 8008ca8:	3a1bb6aa 	.word	0x3a1bb6aa
 8008cac:	3c9374bc 	.word	0x3c9374bc
		}
		/* */
		else{			
			TR = ((TIRE_D/2.0/2.0)*((WEIGHT*(f_feedFoard_speed + f_speedCtrl))+0.01)+(TIRE_D/2.0/TREAD)*(4.6/1000000.0*(f_feedFoard_angle*(-1.0) + f_angleSpeedCtrl+f_angleCtrl)/*+f_floorfriction*/))/GEAR_RATIO;
 8008cb0:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8008cb4:	edd7 7a07 	vldr	s15, [r7, #28]
 8008cb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008cbc:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 8008cac <CTRL_pol+0x5c4>
 8008cc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008cc4:	ee17 0a90 	vmov	r0, s15
 8008cc8:	f7f7 fc66 	bl	8000598 <__aeabi_f2d>
 8008ccc:	a3ac      	add	r3, pc, #688	@ (adr r3, 8008f80 <CTRL_pol+0x898>)
 8008cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd2:	f7f7 fb03 	bl	80002dc <__adddf3>
 8008cd6:	4602      	mov	r2, r0
 8008cd8:	460b      	mov	r3, r1
 8008cda:	4610      	mov	r0, r2
 8008cdc:	4619      	mov	r1, r3
 8008cde:	a3aa      	add	r3, pc, #680	@ (adr r3, 8008f88 <CTRL_pol+0x8a0>)
 8008ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ce4:	f7f7 fcb0 	bl	8000648 <__aeabi_dmul>
 8008ce8:	4602      	mov	r2, r0
 8008cea:	460b      	mov	r3, r1
 8008cec:	4690      	mov	r8, r2
 8008cee:	4699      	mov	r9, r3
 8008cf0:	69bb      	ldr	r3, [r7, #24]
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f7f7 fc50 	bl	8000598 <__aeabi_f2d>
 8008cf8:	4604      	mov	r4, r0
 8008cfa:	460d      	mov	r5, r1
 8008cfc:	6a3b      	ldr	r3, [r7, #32]
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f7f7 fc4a 	bl	8000598 <__aeabi_f2d>
 8008d04:	4602      	mov	r2, r0
 8008d06:	460b      	mov	r3, r1
 8008d08:	4620      	mov	r0, r4
 8008d0a:	4629      	mov	r1, r5
 8008d0c:	f7f7 fae4 	bl	80002d8 <__aeabi_dsub>
 8008d10:	4602      	mov	r2, r0
 8008d12:	460b      	mov	r3, r1
 8008d14:	4614      	mov	r4, r2
 8008d16:	461d      	mov	r5, r3
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f7f7 fc3c 	bl	8000598 <__aeabi_f2d>
 8008d20:	4602      	mov	r2, r0
 8008d22:	460b      	mov	r3, r1
 8008d24:	4620      	mov	r0, r4
 8008d26:	4629      	mov	r1, r5
 8008d28:	f7f7 fad8 	bl	80002dc <__adddf3>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	460b      	mov	r3, r1
 8008d30:	4610      	mov	r0, r2
 8008d32:	4619      	mov	r1, r3
 8008d34:	a396      	add	r3, pc, #600	@ (adr r3, 8008f90 <CTRL_pol+0x8a8>)
 8008d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d3a:	f7f7 fc85 	bl	8000648 <__aeabi_dmul>
 8008d3e:	4602      	mov	r2, r0
 8008d40:	460b      	mov	r3, r1
 8008d42:	4610      	mov	r0, r2
 8008d44:	4619      	mov	r1, r3
 8008d46:	a394      	add	r3, pc, #592	@ (adr r3, 8008f98 <CTRL_pol+0x8b0>)
 8008d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d4c:	f7f7 fc7c 	bl	8000648 <__aeabi_dmul>
 8008d50:	4602      	mov	r2, r0
 8008d52:	460b      	mov	r3, r1
 8008d54:	4640      	mov	r0, r8
 8008d56:	4649      	mov	r1, r9
 8008d58:	f7f7 fac0 	bl	80002dc <__adddf3>
 8008d5c:	4602      	mov	r2, r0
 8008d5e:	460b      	mov	r3, r1
 8008d60:	4610      	mov	r0, r2
 8008d62:	4619      	mov	r1, r3
 8008d64:	f04f 0200 	mov.w	r2, #0
 8008d68:	4b8d      	ldr	r3, [pc, #564]	@ (8008fa0 <CTRL_pol+0x8b8>)
 8008d6a:	f7f7 fd97 	bl	800089c <__aeabi_ddiv>
 8008d6e:	4602      	mov	r2, r0
 8008d70:	460b      	mov	r3, r1
 8008d72:	4610      	mov	r0, r2
 8008d74:	4619      	mov	r1, r3
 8008d76:	f7f7 ff5f 	bl	8000c38 <__aeabi_d2f>
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			TL = ((TIRE_D/2.0/2.0)*((WEIGHT*(f_feedFoard_speed + f_speedCtrl))+0.01)-(TIRE_D/2.0/TREAD)*(4.6/1000000.0*(f_feedFoard_angle*(-1.0) + f_angleSpeedCtrl+f_angleCtrl)/*+f_floorfriction*/))/GEAR_RATIO;
 8008d7e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8008d82:	edd7 7a07 	vldr	s15, [r7, #28]
 8008d86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d8a:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8008fa4 <CTRL_pol+0x8bc>
 8008d8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008d92:	ee17 0a90 	vmov	r0, s15
 8008d96:	f7f7 fbff 	bl	8000598 <__aeabi_f2d>
 8008d9a:	a379      	add	r3, pc, #484	@ (adr r3, 8008f80 <CTRL_pol+0x898>)
 8008d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008da0:	f7f7 fa9c 	bl	80002dc <__adddf3>
 8008da4:	4602      	mov	r2, r0
 8008da6:	460b      	mov	r3, r1
 8008da8:	4610      	mov	r0, r2
 8008daa:	4619      	mov	r1, r3
 8008dac:	a376      	add	r3, pc, #472	@ (adr r3, 8008f88 <CTRL_pol+0x8a0>)
 8008dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db2:	f7f7 fc49 	bl	8000648 <__aeabi_dmul>
 8008db6:	4602      	mov	r2, r0
 8008db8:	460b      	mov	r3, r1
 8008dba:	4690      	mov	r8, r2
 8008dbc:	4699      	mov	r9, r3
 8008dbe:	69bb      	ldr	r3, [r7, #24]
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f7f7 fbe9 	bl	8000598 <__aeabi_f2d>
 8008dc6:	4604      	mov	r4, r0
 8008dc8:	460d      	mov	r5, r1
 8008dca:	6a3b      	ldr	r3, [r7, #32]
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f7f7 fbe3 	bl	8000598 <__aeabi_f2d>
 8008dd2:	4602      	mov	r2, r0
 8008dd4:	460b      	mov	r3, r1
 8008dd6:	4620      	mov	r0, r4
 8008dd8:	4629      	mov	r1, r5
 8008dda:	f7f7 fa7d 	bl	80002d8 <__aeabi_dsub>
 8008dde:	4602      	mov	r2, r0
 8008de0:	460b      	mov	r3, r1
 8008de2:	4614      	mov	r4, r2
 8008de4:	461d      	mov	r5, r3
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	4618      	mov	r0, r3
 8008dea:	f7f7 fbd5 	bl	8000598 <__aeabi_f2d>
 8008dee:	4602      	mov	r2, r0
 8008df0:	460b      	mov	r3, r1
 8008df2:	4620      	mov	r0, r4
 8008df4:	4629      	mov	r1, r5
 8008df6:	f7f7 fa71 	bl	80002dc <__adddf3>
 8008dfa:	4602      	mov	r2, r0
 8008dfc:	460b      	mov	r3, r1
 8008dfe:	4610      	mov	r0, r2
 8008e00:	4619      	mov	r1, r3
 8008e02:	a363      	add	r3, pc, #396	@ (adr r3, 8008f90 <CTRL_pol+0x8a8>)
 8008e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e08:	f7f7 fc1e 	bl	8000648 <__aeabi_dmul>
 8008e0c:	4602      	mov	r2, r0
 8008e0e:	460b      	mov	r3, r1
 8008e10:	4610      	mov	r0, r2
 8008e12:	4619      	mov	r1, r3
 8008e14:	a360      	add	r3, pc, #384	@ (adr r3, 8008f98 <CTRL_pol+0x8b0>)
 8008e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e1a:	f7f7 fc15 	bl	8000648 <__aeabi_dmul>
 8008e1e:	4602      	mov	r2, r0
 8008e20:	460b      	mov	r3, r1
 8008e22:	4640      	mov	r0, r8
 8008e24:	4649      	mov	r1, r9
 8008e26:	f7f7 fa57 	bl	80002d8 <__aeabi_dsub>
 8008e2a:	4602      	mov	r2, r0
 8008e2c:	460b      	mov	r3, r1
 8008e2e:	4610      	mov	r0, r2
 8008e30:	4619      	mov	r1, r3
 8008e32:	f04f 0200 	mov.w	r2, #0
 8008e36:	4b5a      	ldr	r3, [pc, #360]	@ (8008fa0 <CTRL_pol+0x8b8>)
 8008e38:	f7f7 fd30 	bl	800089c <__aeabi_ddiv>
 8008e3c:	4602      	mov	r2, r0
 8008e3e:	460b      	mov	r3, r1
 8008e40:	4610      	mov	r0, r2
 8008e42:	4619      	mov	r1, r3
 8008e44:	f7f7 fef8 	bl	8000c38 <__aeabi_d2f>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	62bb      	str	r3, [r7, #40]	@ 0x28
			Ir = (TR/*+0.0255/1000.0*/)/TORQUE_CONSTANT;
 8008e4c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8008e50:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8008fa8 <CTRL_pol+0x8c0>
 8008e54:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008e58:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
			Il = (TL/*+0.0255/1000.0*/)/TORQUE_CONSTANT;
 8008e5c:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8008e60:	eddf 6a51 	vldr	s13, [pc, #324]	@ 8008fa8 <CTRL_pol+0x8c0>
 8008e64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008e68:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		if( f_LastAngle > 0 ){
 8008e6c:	e2bc      	b.n	80093e8 <CTRL_pol+0xd00>
		}
	}

	else if( en_Type == CTRL_FRONT_WALL){
 8008e6e:	4b4f      	ldr	r3, [pc, #316]	@ (8008fac <CTRL_pol+0x8c4>)
 8008e70:	781b      	ldrb	r3, [r3, #0]
 8008e72:	2b0f      	cmp	r3, #15
 8008e74:	f040 809e 	bne.w	8008fb4 <CTRL_pol+0x8cc>
		TR = ((TIRE_D/2.0/2.0)*(WEIGHT*f_frontwall_v_Ctrl)+(TIRE_D/2.0/TREAD)*(INERTIA*f_frontwall_omega_Ctrl))/GEAR_RATIO;
 8008e78:	edd7 7a03 	vldr	s15, [r7, #12]
 8008e7c:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8008fa4 <CTRL_pol+0x8bc>
 8008e80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008e84:	ee17 0a90 	vmov	r0, s15
 8008e88:	f7f7 fb86 	bl	8000598 <__aeabi_f2d>
 8008e8c:	a33e      	add	r3, pc, #248	@ (adr r3, 8008f88 <CTRL_pol+0x8a0>)
 8008e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e92:	f7f7 fbd9 	bl	8000648 <__aeabi_dmul>
 8008e96:	4602      	mov	r2, r0
 8008e98:	460b      	mov	r3, r1
 8008e9a:	4614      	mov	r4, r2
 8008e9c:	461d      	mov	r5, r3
 8008e9e:	edd7 7a02 	vldr	s15, [r7, #8]
 8008ea2:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8008fb0 <CTRL_pol+0x8c8>
 8008ea6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008eaa:	ee17 0a90 	vmov	r0, s15
 8008eae:	f7f7 fb73 	bl	8000598 <__aeabi_f2d>
 8008eb2:	a339      	add	r3, pc, #228	@ (adr r3, 8008f98 <CTRL_pol+0x8b0>)
 8008eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb8:	f7f7 fbc6 	bl	8000648 <__aeabi_dmul>
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	460b      	mov	r3, r1
 8008ec0:	4620      	mov	r0, r4
 8008ec2:	4629      	mov	r1, r5
 8008ec4:	f7f7 fa0a 	bl	80002dc <__adddf3>
 8008ec8:	4602      	mov	r2, r0
 8008eca:	460b      	mov	r3, r1
 8008ecc:	4610      	mov	r0, r2
 8008ece:	4619      	mov	r1, r3
 8008ed0:	f04f 0200 	mov.w	r2, #0
 8008ed4:	4b32      	ldr	r3, [pc, #200]	@ (8008fa0 <CTRL_pol+0x8b8>)
 8008ed6:	f7f7 fce1 	bl	800089c <__aeabi_ddiv>
 8008eda:	4602      	mov	r2, r0
 8008edc:	460b      	mov	r3, r1
 8008ede:	4610      	mov	r0, r2
 8008ee0:	4619      	mov	r1, r3
 8008ee2:	f7f7 fea9 	bl	8000c38 <__aeabi_d2f>
 8008ee6:	4603      	mov	r3, r0
 8008ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		TL = ((TIRE_D/2.0/2.0)*(WEIGHT*f_frontwall_v_Ctrl)-(TIRE_D/2.0/TREAD)*(INERTIA*f_frontwall_omega_Ctrl))/GEAR_RATIO;
 8008eea:	edd7 7a03 	vldr	s15, [r7, #12]
 8008eee:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8008fa4 <CTRL_pol+0x8bc>
 8008ef2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008ef6:	ee17 0a90 	vmov	r0, s15
 8008efa:	f7f7 fb4d 	bl	8000598 <__aeabi_f2d>
 8008efe:	a322      	add	r3, pc, #136	@ (adr r3, 8008f88 <CTRL_pol+0x8a0>)
 8008f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f04:	f7f7 fba0 	bl	8000648 <__aeabi_dmul>
 8008f08:	4602      	mov	r2, r0
 8008f0a:	460b      	mov	r3, r1
 8008f0c:	4614      	mov	r4, r2
 8008f0e:	461d      	mov	r5, r3
 8008f10:	edd7 7a02 	vldr	s15, [r7, #8]
 8008f14:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8008fb0 <CTRL_pol+0x8c8>
 8008f18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008f1c:	ee17 0a90 	vmov	r0, s15
 8008f20:	f7f7 fb3a 	bl	8000598 <__aeabi_f2d>
 8008f24:	a31c      	add	r3, pc, #112	@ (adr r3, 8008f98 <CTRL_pol+0x8b0>)
 8008f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f2a:	f7f7 fb8d 	bl	8000648 <__aeabi_dmul>
 8008f2e:	4602      	mov	r2, r0
 8008f30:	460b      	mov	r3, r1
 8008f32:	4620      	mov	r0, r4
 8008f34:	4629      	mov	r1, r5
 8008f36:	f7f7 f9cf 	bl	80002d8 <__aeabi_dsub>
 8008f3a:	4602      	mov	r2, r0
 8008f3c:	460b      	mov	r3, r1
 8008f3e:	4610      	mov	r0, r2
 8008f40:	4619      	mov	r1, r3
 8008f42:	f04f 0200 	mov.w	r2, #0
 8008f46:	4b16      	ldr	r3, [pc, #88]	@ (8008fa0 <CTRL_pol+0x8b8>)
 8008f48:	f7f7 fca8 	bl	800089c <__aeabi_ddiv>
 8008f4c:	4602      	mov	r2, r0
 8008f4e:	460b      	mov	r3, r1
 8008f50:	4610      	mov	r0, r2
 8008f52:	4619      	mov	r1, r3
 8008f54:	f7f7 fe70 	bl	8000c38 <__aeabi_d2f>
 8008f58:	4603      	mov	r3, r0
 8008f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
		Ir = (TR)/TORQUE_CONSTANT;
 8008f5c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8008f60:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8008fa8 <CTRL_pol+0x8c0>
 8008f64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008f68:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		Il = (TL)/TORQUE_CONSTANT;
 8008f6c:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8008f70:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8008fa8 <CTRL_pol+0x8c0>
 8008f74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008f78:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
 8008f7c:	e234      	b.n	80093e8 <CTRL_pol+0xd00>
 8008f7e:	bf00      	nop
 8008f80:	47ae147b 	.word	0x47ae147b
 8008f84:	3f847ae1 	.word	0x3f847ae1
 8008f88:	e0000000 	.word	0xe0000000
 8008f8c:	3f69be4c 	.word	0x3f69be4c
 8008f90:	5f379dfc 	.word	0x5f379dfc
 8008f94:	3ed34b36 	.word	0x3ed34b36
 8008f98:	040dc02c 	.word	0x040dc02c
 8008f9c:	3fc803ab 	.word	0x3fc803ab
 8008fa0:	40128000 	.word	0x40128000
 8008fa4:	3c9374bc 	.word	0x3c9374bc
 8008fa8:	3a1bb6aa 	.word	0x3a1bb6aa
 8008fac:	200003fa 	.word	0x200003fa
 8008fb0:	369a59b3 	.word	0x369a59b3
	}

	/*  */
	else{
		/*  */
		if( f_LastAngle > 0 ){			
 8008fb4:	4b7a      	ldr	r3, [pc, #488]	@ (80091a0 <CTRL_pol+0xab8>)
 8008fb6:	edd3 7a00 	vldr	s15, [r3]
 8008fba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008fbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fc2:	f340 80f5 	ble.w	80091b0 <CTRL_pol+0xac8>
			TR = ((TIRE_D/2.0/2.0)*((WEIGHT*(f_feedFoard_speed + f_speedCtrl))+0.01)+(TIRE_D/2.0/TREAD_IMAGIN)*(INERTIA*(f_feedFoard_angle + f_angleSpeedCtrl+f_angleCtrl)+f_floorfriction))/GEAR_RATIO;
 8008fc6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8008fca:	edd7 7a07 	vldr	s15, [r7, #28]
 8008fce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008fd2:	ed9f 7a76 	vldr	s14, [pc, #472]	@ 80091ac <CTRL_pol+0xac4>
 8008fd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008fda:	ee17 0a90 	vmov	r0, s15
 8008fde:	f7f7 fadb 	bl	8000598 <__aeabi_f2d>
 8008fe2:	a365      	add	r3, pc, #404	@ (adr r3, 8009178 <CTRL_pol+0xa90>)
 8008fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fe8:	f7f7 f978 	bl	80002dc <__adddf3>
 8008fec:	4602      	mov	r2, r0
 8008fee:	460b      	mov	r3, r1
 8008ff0:	4610      	mov	r0, r2
 8008ff2:	4619      	mov	r1, r3
 8008ff4:	a362      	add	r3, pc, #392	@ (adr r3, 8009180 <CTRL_pol+0xa98>)
 8008ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ffa:	f7f7 fb25 	bl	8000648 <__aeabi_dmul>
 8008ffe:	4602      	mov	r2, r0
 8009000:	460b      	mov	r3, r1
 8009002:	4614      	mov	r4, r2
 8009004:	461d      	mov	r5, r3
 8009006:	ed97 7a08 	vldr	s14, [r7, #32]
 800900a:	edd7 7a06 	vldr	s15, [r7, #24]
 800900e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009012:	edd7 7a05 	vldr	s15, [r7, #20]
 8009016:	ee77 7a27 	vadd.f32	s15, s14, s15
 800901a:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 80091a4 <CTRL_pol+0xabc>
 800901e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009022:	edd7 7a01 	vldr	s15, [r7, #4]
 8009026:	ee77 7a27 	vadd.f32	s15, s14, s15
 800902a:	ee17 0a90 	vmov	r0, s15
 800902e:	f7f7 fab3 	bl	8000598 <__aeabi_f2d>
 8009032:	a355      	add	r3, pc, #340	@ (adr r3, 8009188 <CTRL_pol+0xaa0>)
 8009034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009038:	f7f7 fb06 	bl	8000648 <__aeabi_dmul>
 800903c:	4602      	mov	r2, r0
 800903e:	460b      	mov	r3, r1
 8009040:	4620      	mov	r0, r4
 8009042:	4629      	mov	r1, r5
 8009044:	f7f7 f94a 	bl	80002dc <__adddf3>
 8009048:	4602      	mov	r2, r0
 800904a:	460b      	mov	r3, r1
 800904c:	4610      	mov	r0, r2
 800904e:	4619      	mov	r1, r3
 8009050:	f04f 0200 	mov.w	r2, #0
 8009054:	4b54      	ldr	r3, [pc, #336]	@ (80091a8 <CTRL_pol+0xac0>)
 8009056:	f7f7 fc21 	bl	800089c <__aeabi_ddiv>
 800905a:	4602      	mov	r2, r0
 800905c:	460b      	mov	r3, r1
 800905e:	4610      	mov	r0, r2
 8009060:	4619      	mov	r1, r3
 8009062:	f7f7 fde9 	bl	8000c38 <__aeabi_d2f>
 8009066:	4603      	mov	r3, r0
 8009068:	62fb      	str	r3, [r7, #44]	@ 0x2c
			TL = ((TIRE_D/2.0/2.0)*((WEIGHT*(f_feedFoard_speed + f_speedCtrl))+0.01)-(TIRE_D/2.0/TREAD_IMAGIN)*(INERTIA*(f_feedFoard_angle + f_angleSpeedCtrl+f_angleCtrl)+f_floorfriction))/GEAR_RATIO;
 800906a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800906e:	edd7 7a07 	vldr	s15, [r7, #28]
 8009072:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009076:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80091ac <CTRL_pol+0xac4>
 800907a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800907e:	ee17 0a90 	vmov	r0, s15
 8009082:	f7f7 fa89 	bl	8000598 <__aeabi_f2d>
 8009086:	a33c      	add	r3, pc, #240	@ (adr r3, 8009178 <CTRL_pol+0xa90>)
 8009088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800908c:	f7f7 f926 	bl	80002dc <__adddf3>
 8009090:	4602      	mov	r2, r0
 8009092:	460b      	mov	r3, r1
 8009094:	4610      	mov	r0, r2
 8009096:	4619      	mov	r1, r3
 8009098:	a339      	add	r3, pc, #228	@ (adr r3, 8009180 <CTRL_pol+0xa98>)
 800909a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800909e:	f7f7 fad3 	bl	8000648 <__aeabi_dmul>
 80090a2:	4602      	mov	r2, r0
 80090a4:	460b      	mov	r3, r1
 80090a6:	4614      	mov	r4, r2
 80090a8:	461d      	mov	r5, r3
 80090aa:	ed97 7a08 	vldr	s14, [r7, #32]
 80090ae:	edd7 7a06 	vldr	s15, [r7, #24]
 80090b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80090b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80090ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80090be:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80091a4 <CTRL_pol+0xabc>
 80090c2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80090c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80090ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80090ce:	ee17 0a90 	vmov	r0, s15
 80090d2:	f7f7 fa61 	bl	8000598 <__aeabi_f2d>
 80090d6:	a32c      	add	r3, pc, #176	@ (adr r3, 8009188 <CTRL_pol+0xaa0>)
 80090d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090dc:	f7f7 fab4 	bl	8000648 <__aeabi_dmul>
 80090e0:	4602      	mov	r2, r0
 80090e2:	460b      	mov	r3, r1
 80090e4:	4620      	mov	r0, r4
 80090e6:	4629      	mov	r1, r5
 80090e8:	f7f7 f8f6 	bl	80002d8 <__aeabi_dsub>
 80090ec:	4602      	mov	r2, r0
 80090ee:	460b      	mov	r3, r1
 80090f0:	4610      	mov	r0, r2
 80090f2:	4619      	mov	r1, r3
 80090f4:	f04f 0200 	mov.w	r2, #0
 80090f8:	4b2b      	ldr	r3, [pc, #172]	@ (80091a8 <CTRL_pol+0xac0>)
 80090fa:	f7f7 fbcf 	bl	800089c <__aeabi_ddiv>
 80090fe:	4602      	mov	r2, r0
 8009100:	460b      	mov	r3, r1
 8009102:	4610      	mov	r0, r2
 8009104:	4619      	mov	r1, r3
 8009106:	f7f7 fd97 	bl	8000c38 <__aeabi_d2f>
 800910a:	4603      	mov	r3, r0
 800910c:	62bb      	str	r3, [r7, #40]	@ 0x28
			Ir = (TR+0.0255/1000.0)/TORQUE_CONSTANT;
 800910e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009110:	f7f7 fa42 	bl	8000598 <__aeabi_f2d>
 8009114:	a31e      	add	r3, pc, #120	@ (adr r3, 8009190 <CTRL_pol+0xaa8>)
 8009116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800911a:	f7f7 f8df 	bl	80002dc <__adddf3>
 800911e:	4602      	mov	r2, r0
 8009120:	460b      	mov	r3, r1
 8009122:	4610      	mov	r0, r2
 8009124:	4619      	mov	r1, r3
 8009126:	a31c      	add	r3, pc, #112	@ (adr r3, 8009198 <CTRL_pol+0xab0>)
 8009128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800912c:	f7f7 fbb6 	bl	800089c <__aeabi_ddiv>
 8009130:	4602      	mov	r2, r0
 8009132:	460b      	mov	r3, r1
 8009134:	4610      	mov	r0, r2
 8009136:	4619      	mov	r1, r3
 8009138:	f7f7 fd7e 	bl	8000c38 <__aeabi_d2f>
 800913c:	4603      	mov	r3, r0
 800913e:	637b      	str	r3, [r7, #52]	@ 0x34
			Il = (TL-0.0255/1000.0)/TORQUE_CONSTANT;
 8009140:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009142:	f7f7 fa29 	bl	8000598 <__aeabi_f2d>
 8009146:	a312      	add	r3, pc, #72	@ (adr r3, 8009190 <CTRL_pol+0xaa8>)
 8009148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800914c:	f7f7 f8c4 	bl	80002d8 <__aeabi_dsub>
 8009150:	4602      	mov	r2, r0
 8009152:	460b      	mov	r3, r1
 8009154:	4610      	mov	r0, r2
 8009156:	4619      	mov	r1, r3
 8009158:	a30f      	add	r3, pc, #60	@ (adr r3, 8009198 <CTRL_pol+0xab0>)
 800915a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800915e:	f7f7 fb9d 	bl	800089c <__aeabi_ddiv>
 8009162:	4602      	mov	r2, r0
 8009164:	460b      	mov	r3, r1
 8009166:	4610      	mov	r0, r2
 8009168:	4619      	mov	r1, r3
 800916a:	f7f7 fd65 	bl	8000c38 <__aeabi_d2f>
 800916e:	4603      	mov	r3, r0
 8009170:	633b      	str	r3, [r7, #48]	@ 0x30
 8009172:	e139      	b.n	80093e8 <CTRL_pol+0xd00>
 8009174:	f3af 8000 	nop.w
 8009178:	47ae147b 	.word	0x47ae147b
 800917c:	3f847ae1 	.word	0x3f847ae1
 8009180:	e0000000 	.word	0xe0000000
 8009184:	3f69be4c 	.word	0x3f69be4c
 8009188:	4b0d94f3 	.word	0x4b0d94f3
 800918c:	3fc4d769 	.word	0x3fc4d769
 8009190:	a821f299 	.word	0xa821f299
 8009194:	3efabd1a 	.word	0x3efabd1a
 8009198:	40000000 	.word	0x40000000
 800919c:	3f4376d5 	.word	0x3f4376d5
 80091a0:	200003cc 	.word	0x200003cc
 80091a4:	369a59b3 	.word	0x369a59b3
 80091a8:	40128000 	.word	0x40128000
 80091ac:	3c9374bc 	.word	0x3c9374bc
		}
		/*  */
		else{			
			TR = ((TIRE_D/2.0/2.0)*((WEIGHT*(f_feedFoard_speed + f_speedCtrl))+0.01)+(TIRE_D/2.0/TREAD_IMAGIN)*(INERTIA*(f_feedFoard_angle*(-1.0) + f_angleSpeedCtrl+f_angleCtrl)+f_floorfriction))/GEAR_RATIO;
 80091b0:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80091b4:	edd7 7a07 	vldr	s15, [r7, #28]
 80091b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80091bc:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 80091ac <CTRL_pol+0xac4>
 80091c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80091c4:	ee17 0a90 	vmov	r0, s15
 80091c8:	f7f7 f9e6 	bl	8000598 <__aeabi_f2d>
 80091cc:	a3f2      	add	r3, pc, #968	@ (adr r3, 8009598 <CTRL_pol+0xeb0>)
 80091ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091d2:	f7f7 f883 	bl	80002dc <__adddf3>
 80091d6:	4602      	mov	r2, r0
 80091d8:	460b      	mov	r3, r1
 80091da:	4610      	mov	r0, r2
 80091dc:	4619      	mov	r1, r3
 80091de:	a3f0      	add	r3, pc, #960	@ (adr r3, 80095a0 <CTRL_pol+0xeb8>)
 80091e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091e4:	f7f7 fa30 	bl	8000648 <__aeabi_dmul>
 80091e8:	4602      	mov	r2, r0
 80091ea:	460b      	mov	r3, r1
 80091ec:	4690      	mov	r8, r2
 80091ee:	4699      	mov	r9, r3
 80091f0:	69bb      	ldr	r3, [r7, #24]
 80091f2:	4618      	mov	r0, r3
 80091f4:	f7f7 f9d0 	bl	8000598 <__aeabi_f2d>
 80091f8:	4604      	mov	r4, r0
 80091fa:	460d      	mov	r5, r1
 80091fc:	6a3b      	ldr	r3, [r7, #32]
 80091fe:	4618      	mov	r0, r3
 8009200:	f7f7 f9ca 	bl	8000598 <__aeabi_f2d>
 8009204:	4602      	mov	r2, r0
 8009206:	460b      	mov	r3, r1
 8009208:	4620      	mov	r0, r4
 800920a:	4629      	mov	r1, r5
 800920c:	f7f7 f864 	bl	80002d8 <__aeabi_dsub>
 8009210:	4602      	mov	r2, r0
 8009212:	460b      	mov	r3, r1
 8009214:	4614      	mov	r4, r2
 8009216:	461d      	mov	r5, r3
 8009218:	697b      	ldr	r3, [r7, #20]
 800921a:	4618      	mov	r0, r3
 800921c:	f7f7 f9bc 	bl	8000598 <__aeabi_f2d>
 8009220:	4602      	mov	r2, r0
 8009222:	460b      	mov	r3, r1
 8009224:	4620      	mov	r0, r4
 8009226:	4629      	mov	r1, r5
 8009228:	f7f7 f858 	bl	80002dc <__adddf3>
 800922c:	4602      	mov	r2, r0
 800922e:	460b      	mov	r3, r1
 8009230:	4610      	mov	r0, r2
 8009232:	4619      	mov	r1, r3
 8009234:	a3dc      	add	r3, pc, #880	@ (adr r3, 80095a8 <CTRL_pol+0xec0>)
 8009236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800923a:	f7f7 fa05 	bl	8000648 <__aeabi_dmul>
 800923e:	4602      	mov	r2, r0
 8009240:	460b      	mov	r3, r1
 8009242:	4614      	mov	r4, r2
 8009244:	461d      	mov	r5, r3
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	4618      	mov	r0, r3
 800924a:	f7f7 f9a5 	bl	8000598 <__aeabi_f2d>
 800924e:	4602      	mov	r2, r0
 8009250:	460b      	mov	r3, r1
 8009252:	4620      	mov	r0, r4
 8009254:	4629      	mov	r1, r5
 8009256:	f7f7 f841 	bl	80002dc <__adddf3>
 800925a:	4602      	mov	r2, r0
 800925c:	460b      	mov	r3, r1
 800925e:	4610      	mov	r0, r2
 8009260:	4619      	mov	r1, r3
 8009262:	a3d3      	add	r3, pc, #844	@ (adr r3, 80095b0 <CTRL_pol+0xec8>)
 8009264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009268:	f7f7 f9ee 	bl	8000648 <__aeabi_dmul>
 800926c:	4602      	mov	r2, r0
 800926e:	460b      	mov	r3, r1
 8009270:	4640      	mov	r0, r8
 8009272:	4649      	mov	r1, r9
 8009274:	f7f7 f832 	bl	80002dc <__adddf3>
 8009278:	4602      	mov	r2, r0
 800927a:	460b      	mov	r3, r1
 800927c:	4610      	mov	r0, r2
 800927e:	4619      	mov	r1, r3
 8009280:	f04f 0200 	mov.w	r2, #0
 8009284:	4bd2      	ldr	r3, [pc, #840]	@ (80095d0 <CTRL_pol+0xee8>)
 8009286:	f7f7 fb09 	bl	800089c <__aeabi_ddiv>
 800928a:	4602      	mov	r2, r0
 800928c:	460b      	mov	r3, r1
 800928e:	4610      	mov	r0, r2
 8009290:	4619      	mov	r1, r3
 8009292:	f7f7 fcd1 	bl	8000c38 <__aeabi_d2f>
 8009296:	4603      	mov	r3, r0
 8009298:	62fb      	str	r3, [r7, #44]	@ 0x2c
			TL = ((TIRE_D/2.0/2.0)*((WEIGHT*(f_feedFoard_speed + f_speedCtrl))+0.01)-(TIRE_D/2.0/TREAD_IMAGIN)*(INERTIA*(f_feedFoard_angle*(-1.0) + f_angleSpeedCtrl+f_angleCtrl)+f_floorfriction))/GEAR_RATIO;
 800929a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800929e:	edd7 7a07 	vldr	s15, [r7, #28]
 80092a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80092a6:	ed9f 7acb 	vldr	s14, [pc, #812]	@ 80095d4 <CTRL_pol+0xeec>
 80092aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80092ae:	ee17 0a90 	vmov	r0, s15
 80092b2:	f7f7 f971 	bl	8000598 <__aeabi_f2d>
 80092b6:	a3b8      	add	r3, pc, #736	@ (adr r3, 8009598 <CTRL_pol+0xeb0>)
 80092b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092bc:	f7f7 f80e 	bl	80002dc <__adddf3>
 80092c0:	4602      	mov	r2, r0
 80092c2:	460b      	mov	r3, r1
 80092c4:	4610      	mov	r0, r2
 80092c6:	4619      	mov	r1, r3
 80092c8:	a3b5      	add	r3, pc, #724	@ (adr r3, 80095a0 <CTRL_pol+0xeb8>)
 80092ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ce:	f7f7 f9bb 	bl	8000648 <__aeabi_dmul>
 80092d2:	4602      	mov	r2, r0
 80092d4:	460b      	mov	r3, r1
 80092d6:	4690      	mov	r8, r2
 80092d8:	4699      	mov	r9, r3
 80092da:	69bb      	ldr	r3, [r7, #24]
 80092dc:	4618      	mov	r0, r3
 80092de:	f7f7 f95b 	bl	8000598 <__aeabi_f2d>
 80092e2:	4604      	mov	r4, r0
 80092e4:	460d      	mov	r5, r1
 80092e6:	6a3b      	ldr	r3, [r7, #32]
 80092e8:	4618      	mov	r0, r3
 80092ea:	f7f7 f955 	bl	8000598 <__aeabi_f2d>
 80092ee:	4602      	mov	r2, r0
 80092f0:	460b      	mov	r3, r1
 80092f2:	4620      	mov	r0, r4
 80092f4:	4629      	mov	r1, r5
 80092f6:	f7f6 ffef 	bl	80002d8 <__aeabi_dsub>
 80092fa:	4602      	mov	r2, r0
 80092fc:	460b      	mov	r3, r1
 80092fe:	4614      	mov	r4, r2
 8009300:	461d      	mov	r5, r3
 8009302:	697b      	ldr	r3, [r7, #20]
 8009304:	4618      	mov	r0, r3
 8009306:	f7f7 f947 	bl	8000598 <__aeabi_f2d>
 800930a:	4602      	mov	r2, r0
 800930c:	460b      	mov	r3, r1
 800930e:	4620      	mov	r0, r4
 8009310:	4629      	mov	r1, r5
 8009312:	f7f6 ffe3 	bl	80002dc <__adddf3>
 8009316:	4602      	mov	r2, r0
 8009318:	460b      	mov	r3, r1
 800931a:	4610      	mov	r0, r2
 800931c:	4619      	mov	r1, r3
 800931e:	a3a2      	add	r3, pc, #648	@ (adr r3, 80095a8 <CTRL_pol+0xec0>)
 8009320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009324:	f7f7 f990 	bl	8000648 <__aeabi_dmul>
 8009328:	4602      	mov	r2, r0
 800932a:	460b      	mov	r3, r1
 800932c:	4614      	mov	r4, r2
 800932e:	461d      	mov	r5, r3
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	4618      	mov	r0, r3
 8009334:	f7f7 f930 	bl	8000598 <__aeabi_f2d>
 8009338:	4602      	mov	r2, r0
 800933a:	460b      	mov	r3, r1
 800933c:	4620      	mov	r0, r4
 800933e:	4629      	mov	r1, r5
 8009340:	f7f6 ffcc 	bl	80002dc <__adddf3>
 8009344:	4602      	mov	r2, r0
 8009346:	460b      	mov	r3, r1
 8009348:	4610      	mov	r0, r2
 800934a:	4619      	mov	r1, r3
 800934c:	a398      	add	r3, pc, #608	@ (adr r3, 80095b0 <CTRL_pol+0xec8>)
 800934e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009352:	f7f7 f979 	bl	8000648 <__aeabi_dmul>
 8009356:	4602      	mov	r2, r0
 8009358:	460b      	mov	r3, r1
 800935a:	4640      	mov	r0, r8
 800935c:	4649      	mov	r1, r9
 800935e:	f7f6 ffbb 	bl	80002d8 <__aeabi_dsub>
 8009362:	4602      	mov	r2, r0
 8009364:	460b      	mov	r3, r1
 8009366:	4610      	mov	r0, r2
 8009368:	4619      	mov	r1, r3
 800936a:	f04f 0200 	mov.w	r2, #0
 800936e:	4b98      	ldr	r3, [pc, #608]	@ (80095d0 <CTRL_pol+0xee8>)
 8009370:	f7f7 fa94 	bl	800089c <__aeabi_ddiv>
 8009374:	4602      	mov	r2, r0
 8009376:	460b      	mov	r3, r1
 8009378:	4610      	mov	r0, r2
 800937a:	4619      	mov	r1, r3
 800937c:	f7f7 fc5c 	bl	8000c38 <__aeabi_d2f>
 8009380:	4603      	mov	r3, r0
 8009382:	62bb      	str	r3, [r7, #40]	@ 0x28
			Ir = (TR-0.0255/1000.0)/TORQUE_CONSTANT;
 8009384:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009386:	f7f7 f907 	bl	8000598 <__aeabi_f2d>
 800938a:	a38b      	add	r3, pc, #556	@ (adr r3, 80095b8 <CTRL_pol+0xed0>)
 800938c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009390:	f7f6 ffa2 	bl	80002d8 <__aeabi_dsub>
 8009394:	4602      	mov	r2, r0
 8009396:	460b      	mov	r3, r1
 8009398:	4610      	mov	r0, r2
 800939a:	4619      	mov	r1, r3
 800939c:	a388      	add	r3, pc, #544	@ (adr r3, 80095c0 <CTRL_pol+0xed8>)
 800939e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093a2:	f7f7 fa7b 	bl	800089c <__aeabi_ddiv>
 80093a6:	4602      	mov	r2, r0
 80093a8:	460b      	mov	r3, r1
 80093aa:	4610      	mov	r0, r2
 80093ac:	4619      	mov	r1, r3
 80093ae:	f7f7 fc43 	bl	8000c38 <__aeabi_d2f>
 80093b2:	4603      	mov	r3, r0
 80093b4:	637b      	str	r3, [r7, #52]	@ 0x34
			Il = (TL+0.0255/1000.0)/TORQUE_CONSTANT;
 80093b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80093b8:	f7f7 f8ee 	bl	8000598 <__aeabi_f2d>
 80093bc:	a37e      	add	r3, pc, #504	@ (adr r3, 80095b8 <CTRL_pol+0xed0>)
 80093be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093c2:	f7f6 ff8b 	bl	80002dc <__adddf3>
 80093c6:	4602      	mov	r2, r0
 80093c8:	460b      	mov	r3, r1
 80093ca:	4610      	mov	r0, r2
 80093cc:	4619      	mov	r1, r3
 80093ce:	a37c      	add	r3, pc, #496	@ (adr r3, 80095c0 <CTRL_pol+0xed8>)
 80093d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d4:	f7f7 fa62 	bl	800089c <__aeabi_ddiv>
 80093d8:	4602      	mov	r2, r0
 80093da:	460b      	mov	r3, r1
 80093dc:	4610      	mov	r0, r2
 80093de:	4619      	mov	r1, r3
 80093e0:	f7f7 fc2a 	bl	8000c38 <__aeabi_d2f>
 80093e4:	4603      	mov	r3, r0
 80093e6:	633b      	str	r3, [r7, #48]	@ 0x30
		}
	}
	f_duty10_R = FF_BALANCE_R*(MOTOR_REGISTER*Ir+f_MotorR_AngleS*0.062/1000.0/60.0)/get_battLv();	
 80093e8:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80093ec:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 80095d8 <CTRL_pol+0xef0>
 80093f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80093f4:	ee17 0a90 	vmov	r0, s15
 80093f8:	f7f7 f8ce 	bl	8000598 <__aeabi_f2d>
 80093fc:	4604      	mov	r4, r0
 80093fe:	460d      	mov	r5, r1
 8009400:	4b76      	ldr	r3, [pc, #472]	@ (80095dc <CTRL_pol+0xef4>)
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	4618      	mov	r0, r3
 8009406:	f7f7 f8c7 	bl	8000598 <__aeabi_f2d>
 800940a:	a36f      	add	r3, pc, #444	@ (adr r3, 80095c8 <CTRL_pol+0xee0>)
 800940c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009410:	f7f7 f91a 	bl	8000648 <__aeabi_dmul>
 8009414:	4602      	mov	r2, r0
 8009416:	460b      	mov	r3, r1
 8009418:	4610      	mov	r0, r2
 800941a:	4619      	mov	r1, r3
 800941c:	f04f 0200 	mov.w	r2, #0
 8009420:	4b6f      	ldr	r3, [pc, #444]	@ (80095e0 <CTRL_pol+0xef8>)
 8009422:	f7f7 fa3b 	bl	800089c <__aeabi_ddiv>
 8009426:	4602      	mov	r2, r0
 8009428:	460b      	mov	r3, r1
 800942a:	4610      	mov	r0, r2
 800942c:	4619      	mov	r1, r3
 800942e:	f04f 0200 	mov.w	r2, #0
 8009432:	4b6c      	ldr	r3, [pc, #432]	@ (80095e4 <CTRL_pol+0xefc>)
 8009434:	f7f7 fa32 	bl	800089c <__aeabi_ddiv>
 8009438:	4602      	mov	r2, r0
 800943a:	460b      	mov	r3, r1
 800943c:	4620      	mov	r0, r4
 800943e:	4629      	mov	r1, r5
 8009440:	f7f6 ff4c 	bl	80002dc <__adddf3>
 8009444:	4602      	mov	r2, r0
 8009446:	460b      	mov	r3, r1
 8009448:	4614      	mov	r4, r2
 800944a:	461d      	mov	r5, r3
 800944c:	f009 fb30 	bl	8012ab0 <get_battLv>
 8009450:	ee10 3a10 	vmov	r3, s0
 8009454:	4618      	mov	r0, r3
 8009456:	f7f7 f89f 	bl	8000598 <__aeabi_f2d>
 800945a:	4602      	mov	r2, r0
 800945c:	460b      	mov	r3, r1
 800945e:	4620      	mov	r0, r4
 8009460:	4629      	mov	r1, r5
 8009462:	f7f7 fa1b 	bl	800089c <__aeabi_ddiv>
 8009466:	4602      	mov	r2, r0
 8009468:	460b      	mov	r3, r1
 800946a:	4610      	mov	r0, r2
 800946c:	4619      	mov	r1, r3
 800946e:	f7f7 fbe3 	bl	8000c38 <__aeabi_d2f>
 8009472:	4603      	mov	r3, r0
 8009474:	63fb      	str	r3, [r7, #60]	@ 0x3c
	f_duty10_L = FF_BALANCE_L*(MOTOR_REGISTER*Il+f_MotorL_AngleS*0.062/1000.0/60.0)/get_battLv();	
 8009476:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800947a:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 80095d8 <CTRL_pol+0xef0>
 800947e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009482:	ee17 0a90 	vmov	r0, s15
 8009486:	f7f7 f887 	bl	8000598 <__aeabi_f2d>
 800948a:	4604      	mov	r4, r0
 800948c:	460d      	mov	r5, r1
 800948e:	4b56      	ldr	r3, [pc, #344]	@ (80095e8 <CTRL_pol+0xf00>)
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	4618      	mov	r0, r3
 8009494:	f7f7 f880 	bl	8000598 <__aeabi_f2d>
 8009498:	a34b      	add	r3, pc, #300	@ (adr r3, 80095c8 <CTRL_pol+0xee0>)
 800949a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800949e:	f7f7 f8d3 	bl	8000648 <__aeabi_dmul>
 80094a2:	4602      	mov	r2, r0
 80094a4:	460b      	mov	r3, r1
 80094a6:	4610      	mov	r0, r2
 80094a8:	4619      	mov	r1, r3
 80094aa:	f04f 0200 	mov.w	r2, #0
 80094ae:	4b4c      	ldr	r3, [pc, #304]	@ (80095e0 <CTRL_pol+0xef8>)
 80094b0:	f7f7 f9f4 	bl	800089c <__aeabi_ddiv>
 80094b4:	4602      	mov	r2, r0
 80094b6:	460b      	mov	r3, r1
 80094b8:	4610      	mov	r0, r2
 80094ba:	4619      	mov	r1, r3
 80094bc:	f04f 0200 	mov.w	r2, #0
 80094c0:	4b48      	ldr	r3, [pc, #288]	@ (80095e4 <CTRL_pol+0xefc>)
 80094c2:	f7f7 f9eb 	bl	800089c <__aeabi_ddiv>
 80094c6:	4602      	mov	r2, r0
 80094c8:	460b      	mov	r3, r1
 80094ca:	4620      	mov	r0, r4
 80094cc:	4629      	mov	r1, r5
 80094ce:	f7f6 ff05 	bl	80002dc <__adddf3>
 80094d2:	4602      	mov	r2, r0
 80094d4:	460b      	mov	r3, r1
 80094d6:	4614      	mov	r4, r2
 80094d8:	461d      	mov	r5, r3
 80094da:	f009 fae9 	bl	8012ab0 <get_battLv>
 80094de:	ee10 3a10 	vmov	r3, s0
 80094e2:	4618      	mov	r0, r3
 80094e4:	f7f7 f858 	bl	8000598 <__aeabi_f2d>
 80094e8:	4602      	mov	r2, r0
 80094ea:	460b      	mov	r3, r1
 80094ec:	4620      	mov	r0, r4
 80094ee:	4629      	mov	r1, r5
 80094f0:	f7f7 f9d4 	bl	800089c <__aeabi_ddiv>
 80094f4:	4602      	mov	r2, r0
 80094f6:	460b      	mov	r3, r1
 80094f8:	4610      	mov	r0, r2
 80094fa:	4619      	mov	r1, r3
 80094fc:	f7f7 fb9c 	bl	8000c38 <__aeabi_d2f>
 8009500:	4603      	mov	r3, r0
 8009502:	63bb      	str	r3, [r7, #56]	@ 0x38

	if(f_duty10_R>1){
 8009504:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8009508:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800950c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009514:	dd02      	ble.n	800951c <CTRL_pol+0xe34>
		f_duty10_R = 1.0;
 8009516:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800951a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	}
	if(f_duty10_R<-1){
 800951c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8009520:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8009524:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800952c:	d501      	bpl.n	8009532 <CTRL_pol+0xe4a>
		f_duty10_R = -1.0;
 800952e:	4b2f      	ldr	r3, [pc, #188]	@ (80095ec <CTRL_pol+0xf04>)
 8009530:	63fb      	str	r3, [r7, #60]	@ 0x3c
	}
	if(f_duty10_L>1){
 8009532:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8009536:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800953a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800953e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009542:	dd02      	ble.n	800954a <CTRL_pol+0xe62>
		f_duty10_L = 1.0;
 8009544:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8009548:	63bb      	str	r3, [r7, #56]	@ 0x38
	}
	if(f_duty10_L<-1){
 800954a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800954e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8009552:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009556:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800955a:	d501      	bpl.n	8009560 <CTRL_pol+0xe78>
		f_duty10_L = -1.0;
 800955c:	4b23      	ldr	r3, [pc, #140]	@ (80095ec <CTRL_pol+0xf04>)
 800955e:	63bb      	str	r3, [r7, #56]	@ 0x38
	}

	Duty_L = f_duty10_L;
 8009560:	4a23      	ldr	r2, [pc, #140]	@ (80095f0 <CTRL_pol+0xf08>)
 8009562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009564:	6013      	str	r3, [r2, #0]
	Duty_R = f_duty10_R;
 8009566:	4a23      	ldr	r2, [pc, #140]	@ (80095f4 <CTRL_pol+0xf0c>)
 8009568:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800956a:	6013      	str	r3, [r2, #0]

	TempLog1 = f_TrgtSpeed;//f_AngleSErrSum;//TR;//f_floorfriction;//f_duty10_R;
 800956c:	4b22      	ldr	r3, [pc, #136]	@ (80095f8 <CTRL_pol+0xf10>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	4a22      	ldr	r2, [pc, #136]	@ (80095fc <CTRL_pol+0xf14>)
 8009572:	6013      	str	r3, [r2, #0]
	TempLog2 = f_TrgtAcc;//f_angleSpeedCtrl;//TL;//f_duty10_L;
 8009574:	4b22      	ldr	r3, [pc, #136]	@ (8009600 <CTRL_pol+0xf18>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4a22      	ldr	r2, [pc, #136]	@ (8009604 <CTRL_pol+0xf1c>)
 800957a:	6013      	str	r3, [r2, #0]
	TempLog3 = f_Jerk;//f_floorfriction;//f_feedFoard_angle*(-1.0);
 800957c:	4b22      	ldr	r3, [pc, #136]	@ (8009608 <CTRL_pol+0xf20>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	4a22      	ldr	r2, [pc, #136]	@ (800960c <CTRL_pol+0xf24>)
 8009582:	6013      	str	r3, [r2, #0]
	TempLog4 = f_duty10_L;//f_floorfriction;//INERTIA*(f_feedFoard_angle*(-1.0) + f_angleSpeedCtrl+f_angleCtrl)+f_floorfriction * 1000000.0;
 8009584:	4a22      	ldr	r2, [pc, #136]	@ (8009610 <CTRL_pol+0xf28>)
 8009586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009588:	6013      	str	r3, [r2, #0]

	EscapeWait = EscapeWait+0.001;
 800958a:	4b22      	ldr	r3, [pc, #136]	@ (8009614 <CTRL_pol+0xf2c>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4618      	mov	r0, r3
 8009590:	f7f7 f802 	bl	8000598 <__aeabi_f2d>
 8009594:	e040      	b.n	8009618 <CTRL_pol+0xf30>
 8009596:	bf00      	nop
 8009598:	47ae147b 	.word	0x47ae147b
 800959c:	3f847ae1 	.word	0x3f847ae1
 80095a0:	e0000000 	.word	0xe0000000
 80095a4:	3f69be4c 	.word	0x3f69be4c
 80095a8:	60000000 	.word	0x60000000
 80095ac:	3ed34b36 	.word	0x3ed34b36
 80095b0:	4b0d94f3 	.word	0x4b0d94f3
 80095b4:	3fc4d769 	.word	0x3fc4d769
 80095b8:	a821f299 	.word	0xa821f299
 80095bc:	3efabd1a 	.word	0x3efabd1a
 80095c0:	40000000 	.word	0x40000000
 80095c4:	3f4376d5 	.word	0x3f4376d5
 80095c8:	c8b43958 	.word	0xc8b43958
 80095cc:	3fafbe76 	.word	0x3fafbe76
 80095d0:	40128000 	.word	0x40128000
 80095d4:	3c9374bc 	.word	0x3c9374bc
 80095d8:	4099999a 	.word	0x4099999a
 80095dc:	20000380 	.word	0x20000380
 80095e0:	408f4000 	.word	0x408f4000
 80095e4:	404e0000 	.word	0x404e0000
 80095e8:	20000384 	.word	0x20000384
 80095ec:	bf800000 	.word	0xbf800000
 80095f0:	20017b20 	.word	0x20017b20
 80095f4:	20017b24 	.word	0x20017b24
 80095f8:	20000374 	.word	0x20000374
 80095fc:	20017b10 	.word	0x20017b10
 8009600:	20000360 	.word	0x20000360
 8009604:	20017b14 	.word	0x20017b14
 8009608:	20000358 	.word	0x20000358
 800960c:	20017b18 	.word	0x20017b18
 8009610:	20017b1c 	.word	0x20017b1c
 8009614:	200003fc 	.word	0x200003fc
 8009618:	a329      	add	r3, pc, #164	@ (adr r3, 80096c0 <CTRL_pol+0xfd8>)
 800961a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800961e:	f7f6 fe5d 	bl	80002dc <__adddf3>
 8009622:	4602      	mov	r2, r0
 8009624:	460b      	mov	r3, r1
 8009626:	4610      	mov	r0, r2
 8009628:	4619      	mov	r1, r3
 800962a:	f7f7 fb05 	bl	8000c38 <__aeabi_d2f>
 800962e:	4603      	mov	r3, r0
 8009630:	4a25      	ldr	r2, [pc, #148]	@ (80096c8 <CTRL_pol+0xfe0>)
 8009632:	6013      	str	r3, [r2, #0]
	CTRL_outMot( f_duty10_R, f_duty10_L );				// 
 8009634:	edd7 0a0e 	vldr	s1, [r7, #56]	@ 0x38
 8009638:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 800963c:	f7fe ffac 	bl	8008598 <CTRL_outMot>

	f_Time += 0.001;
 8009640:	4b22      	ldr	r3, [pc, #136]	@ (80096cc <CTRL_pol+0xfe4>)
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	4618      	mov	r0, r3
 8009646:	f7f6 ffa7 	bl	8000598 <__aeabi_f2d>
 800964a:	a31d      	add	r3, pc, #116	@ (adr r3, 80096c0 <CTRL_pol+0xfd8>)
 800964c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009650:	f7f6 fe44 	bl	80002dc <__adddf3>
 8009654:	4602      	mov	r2, r0
 8009656:	460b      	mov	r3, r1
 8009658:	4610      	mov	r0, r2
 800965a:	4619      	mov	r1, r3
 800965c:	f7f7 faec 	bl	8000c38 <__aeabi_d2f>
 8009660:	4603      	mov	r3, r0
 8009662:	4a1a      	ldr	r2, [pc, #104]	@ (80096cc <CTRL_pol+0xfe4>)
 8009664:	6013      	str	r3, [r2, #0]

	/*  */
	if( MOT_getWallEdgeType() == MOT_WALL_EDGE_RIGHT ){
 8009666:	f009 f8ad 	bl	80127c4 <MOT_getWallEdgeType>
 800966a:	4603      	mov	r3, r0
 800966c:	2b01      	cmp	r3, #1
 800966e:	d10e      	bne.n	800968e <CTRL_pol+0xfa6>

		/*  */
		if( DIST_isWall_R_SIDE() == FALSE ){
 8009670:	f009 fda2 	bl	80131b8 <DIST_isWall_R_SIDE>
 8009674:	4603      	mov	r3, r0
 8009676:	f083 0301 	eor.w	r3, r3, #1
 800967a:	b2db      	uxtb	r3, r3
 800967c:	2b00      	cmp	r3, #0
 800967e:	d01b      	beq.n	80096b8 <CTRL_pol+0xfd0>
			SetLED(0x10);
 8009680:	2010      	movs	r0, #16
 8009682:	f7f8 fc29 	bl	8001ed8 <SetLED>
			MOT_setWallEdge( TRUE );		// 
 8009686:	2001      	movs	r0, #1
 8009688:	f009 f8a8 	bl	80127dc <MOT_setWallEdge>
 800968c:	e014      	b.n	80096b8 <CTRL_pol+0xfd0>
		}
	}
	else if( MOT_getWallEdgeType() == MOT_WALL_EDGE_LEFT ){
 800968e:	f009 f899 	bl	80127c4 <MOT_getWallEdgeType>
 8009692:	4603      	mov	r3, r0
 8009694:	2b02      	cmp	r3, #2
 8009696:	d10f      	bne.n	80096b8 <CTRL_pol+0xfd0>

		/*  */
		if( DIST_isWall_L_SIDE() == FALSE ){
 8009698:	f009 fda4 	bl	80131e4 <DIST_isWall_L_SIDE>
 800969c:	4603      	mov	r3, r0
 800969e:	f083 0301 	eor.w	r3, r3, #1
 80096a2:	b2db      	uxtb	r3, r3
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d007      	beq.n	80096b8 <CTRL_pol+0xfd0>
			SetLED(0x01);
 80096a8:	2001      	movs	r0, #1
 80096aa:	f7f8 fc15 	bl	8001ed8 <SetLED>
			MOT_setWallEdge( TRUE );		// 
 80096ae:	2001      	movs	r0, #1
 80096b0:	f009 f894 	bl	80127dc <MOT_setWallEdge>
 80096b4:	e000      	b.n	80096b8 <CTRL_pol+0xfd0>
		 return;		// 
 80096b6:	bf00      	nop
		}
	}
}
 80096b8:	3740      	adds	r7, #64	@ 0x40
 80096ba:	46bd      	mov	sp, r7
 80096bc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80096c0:	d2f1a9fc 	.word	0xd2f1a9fc
 80096c4:	3f50624d 	.word	0x3f50624d
 80096c8:	200003fc 	.word	0x200003fc
 80096cc:	20000354 	.word	0x20000354

080096d0 <Failsafe_flag>:

void Failsafe_flag(void)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	af00      	add	r7, sp, #0
	bl_Failsafe = TRUE;
 80096d4:	4b03      	ldr	r3, [pc, #12]	@ (80096e4 <Failsafe_flag+0x14>)
 80096d6:	2201      	movs	r2, #1
 80096d8:	701a      	strb	r2, [r3, #0]
	SetLED(0x1F);
 80096da:	201f      	movs	r0, #31
 80096dc:	f7f8 fbfc 	bl	8001ed8 <SetLED>
}
 80096e0:	bf00      	nop
 80096e2:	bd80      	pop	{r7, pc}
 80096e4:	200003f9 	.word	0x200003f9

080096e8 <Failsafe_flag_off>:

void Failsafe_flag_off(void)
{
 80096e8:	b480      	push	{r7}
 80096ea:	af00      	add	r7, sp, #0
	bl_Failsafe = FALSE;
 80096ec:	4b03      	ldr	r3, [pc, #12]	@ (80096fc <Failsafe_flag_off+0x14>)
 80096ee:	2200      	movs	r2, #0
 80096f0:	701a      	strb	r2, [r3, #0]
}
 80096f2:	bf00      	nop
 80096f4:	46bd      	mov	sp, r7
 80096f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fa:	4770      	bx	lr
 80096fc:	200003f9 	.word	0x200003f9

08009700 <SYS_isOutOfCtrl>:

bool SYS_isOutOfCtrl( void )
{
 8009700:	b480      	push	{r7}
 8009702:	af00      	add	r7, sp, #0
	return bl_Failsafe;
 8009704:	4b03      	ldr	r3, [pc, #12]	@ (8009714 <SYS_isOutOfCtrl+0x14>)
 8009706:	781b      	ldrb	r3, [r3, #0]
}
 8009708:	4618      	mov	r0, r3
 800970a:	46bd      	mov	sp, r7
 800970c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009710:	4770      	bx	lr
 8009712:	bf00      	nop
 8009714:	200003f9 	.word	0x200003f9

08009718 <DCM_setDirCw>:
 */

#include "hal/DCM.h"

void DCM_setDirCw( enDCM_ID en_id )
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b082      	sub	sp, #8
 800971c:	af00      	add	r7, sp, #0
 800971e:	4603      	mov	r3, r0
 8009720:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 8009722:	79fb      	ldrb	r3, [r7, #7]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d103      	bne.n	8009730 <DCM_setDirCw+0x18>
		Set_MOT0(1);	//tmp
 8009728:	2001      	movs	r0, #1
 800972a:	f7f8 fcc5 	bl	80020b8 <Set_MOT0>
	}
	else{							// 
		Set_MOT1(0);	//tmp

	}
}
 800972e:	e002      	b.n	8009736 <DCM_setDirCw+0x1e>
		Set_MOT1(0);	//tmp
 8009730:	2000      	movs	r0, #0
 8009732:	f7f8 fcdb 	bl	80020ec <Set_MOT1>
}
 8009736:	bf00      	nop
 8009738:	3708      	adds	r7, #8
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}

0800973e <DCM_setDirCcw>:

void DCM_setDirCcw( enDCM_ID en_id )
{
 800973e:	b580      	push	{r7, lr}
 8009740:	b082      	sub	sp, #8
 8009742:	af00      	add	r7, sp, #0
 8009744:	4603      	mov	r3, r0
 8009746:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 8009748:	79fb      	ldrb	r3, [r7, #7]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d103      	bne.n	8009756 <DCM_setDirCcw+0x18>
		Set_MOT0(0);	//tmp
 800974e:	2000      	movs	r0, #0
 8009750:	f7f8 fcb2 	bl	80020b8 <Set_MOT0>
	}
	else{							// 
		Set_MOT1(1);	//tmp
	}
}
 8009754:	e002      	b.n	800975c <DCM_setDirCcw+0x1e>
		Set_MOT1(1);	//tmp
 8009756:	2001      	movs	r0, #1
 8009758:	f7f8 fcc8 	bl	80020ec <Set_MOT1>
}
 800975c:	bf00      	nop
 800975e:	3708      	adds	r7, #8
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}

08009764 <DCM_brakeMot>:

void DCM_brakeMot( enDCM_ID en_id )
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b082      	sub	sp, #8
 8009768:	af00      	add	r7, sp, #0
 800976a:	4603      	mov	r3, r0
 800976c:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 800976e:	79fb      	ldrb	r3, [r7, #7]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d103      	bne.n	800977c <DCM_brakeMot+0x18>
		Set_DutyTIM2(0);
 8009774:	2000      	movs	r0, #0
 8009776:	f7fc fb73 	bl	8005e60 <Set_DutyTIM2>
	}
	else{							// 
		Set_DutyTIM3(0);
	}
}
 800977a:	e002      	b.n	8009782 <DCM_brakeMot+0x1e>
		Set_DutyTIM3(0);
 800977c:	2000      	movs	r0, #0
 800977e:	f7fc fbaf 	bl	8005ee0 <Set_DutyTIM3>
}
 8009782:	bf00      	nop
 8009784:	3708      	adds	r7, #8
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}

0800978a <DCM_staMot>:

void DCM_staMot( enDCM_ID en_id )
{	
 800978a:	b580      	push	{r7, lr}
 800978c:	b082      	sub	sp, #8
 800978e:	af00      	add	r7, sp, #0
 8009790:	4603      	mov	r3, r0
 8009792:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 8009794:	79fb      	ldrb	r3, [r7, #7]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d102      	bne.n	80097a0 <DCM_staMot+0x16>
		Enable_TIM2();
 800979a:	f7fc fb4f 	bl	8005e3c <Enable_TIM2>
	}
	else{							// 
	   Enable_TIM3();
	}
}
 800979e:	e001      	b.n	80097a4 <DCM_staMot+0x1a>
	   Enable_TIM3();
 80097a0:	f7fc fb54 	bl	8005e4c <Enable_TIM3>
}
 80097a4:	bf00      	nop
 80097a6:	3708      	adds	r7, #8
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bd80      	pop	{r7, pc}

080097ac <DCM_staMotAll>:

void DCM_staMotAll( void )
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	af00      	add	r7, sp, #0
	DCM_staMot(DCM_R);									// ON
 80097b0:	2000      	movs	r0, #0
 80097b2:	f7ff ffea 	bl	800978a <DCM_staMot>
	DCM_staMot(DCM_L);									// ON
 80097b6:	2001      	movs	r0, #1
 80097b8:	f7ff ffe7 	bl	800978a <DCM_staMot>
}
 80097bc:	bf00      	nop
 80097be:	bd80      	pop	{r7, pc}

080097c0 <DCM_setPwmDuty>:

void DCM_setPwmDuty( enDCM_ID en_id, uint16_t us_duty10 )
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b082      	sub	sp, #8
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	4603      	mov	r3, r0
 80097c8:	460a      	mov	r2, r1
 80097ca:	71fb      	strb	r3, [r7, #7]
 80097cc:	4613      	mov	r3, r2
 80097ce:	80bb      	strh	r3, [r7, #4]
	/* PWM */
	if( en_id == DCM_R ){				// 
 80097d0:	79fb      	ldrb	r3, [r7, #7]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d110      	bne.n	80097f8 <DCM_setPwmDuty+0x38>

		if( 0 == us_duty10 ){			// Duty0%
 80097d6:	88bb      	ldrh	r3, [r7, #4]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d104      	bne.n	80097e6 <DCM_setPwmDuty+0x26>
			DCM_brakeMot( en_id );
 80097dc:	79fb      	ldrb	r3, [r7, #7]
 80097de:	4618      	mov	r0, r3
 80097e0:	f7ff ffc0 	bl	8009764 <DCM_brakeMot>
		else{
			Set_DutyTIM3(us_duty10);
			DCM_staMot( en_id );		// 
		}
	}
}
 80097e4:	e018      	b.n	8009818 <DCM_setPwmDuty+0x58>
			Set_DutyTIM2(us_duty10);
 80097e6:	88bb      	ldrh	r3, [r7, #4]
 80097e8:	4618      	mov	r0, r3
 80097ea:	f7fc fb39 	bl	8005e60 <Set_DutyTIM2>
			DCM_staMot( en_id );		// 
 80097ee:	79fb      	ldrb	r3, [r7, #7]
 80097f0:	4618      	mov	r0, r3
 80097f2:	f7ff ffca 	bl	800978a <DCM_staMot>
}
 80097f6:	e00f      	b.n	8009818 <DCM_setPwmDuty+0x58>
		if( 0 == us_duty10 ){			// Duty0%
 80097f8:	88bb      	ldrh	r3, [r7, #4]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d104      	bne.n	8009808 <DCM_setPwmDuty+0x48>
			DCM_brakeMot( en_id );
 80097fe:	79fb      	ldrb	r3, [r7, #7]
 8009800:	4618      	mov	r0, r3
 8009802:	f7ff ffaf 	bl	8009764 <DCM_brakeMot>
}
 8009806:	e007      	b.n	8009818 <DCM_setPwmDuty+0x58>
			Set_DutyTIM3(us_duty10);
 8009808:	88bb      	ldrh	r3, [r7, #4]
 800980a:	4618      	mov	r0, r3
 800980c:	f7fc fb68 	bl	8005ee0 <Set_DutyTIM3>
			DCM_staMot( en_id );		// 
 8009810:	79fb      	ldrb	r3, [r7, #7]
 8009812:	4618      	mov	r0, r3
 8009814:	f7ff ffb9 	bl	800978a <DCM_staMot>
}
 8009818:	bf00      	nop
 800981a:	3708      	adds	r7, #8
 800981c:	46bd      	mov	sp, r7
 800981e:	bd80      	pop	{r7, pc}

08009820 <ENC_clr>:


#include "hal/encoder.h"

void ENC_clr( void )
{
 8009820:	b580      	push	{r7, lr}
 8009822:	af00      	add	r7, sp, #0
	Clear_CounterTIM5();
 8009824:	f7fc fba8 	bl	8005f78 <Clear_CounterTIM5>
	Clear_CounterTIM1();
 8009828:	f7fc fb9a 	bl	8005f60 <Clear_CounterTIM1>
}
 800982c:	bf00      	nop
 800982e:	bd80      	pop	{r7, pc}

08009830 <Get_encoder_value>:

uint16_t Get_encoder_value(en_ENDIR dir)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b082      	sub	sp, #8
 8009834:	af00      	add	r7, sp, #0
 8009836:	4603      	mov	r3, r0
 8009838:	71fb      	strb	r3, [r7, #7]
	if(dir == EN_L) return Get_CounterTIM1();
 800983a:	79fb      	ldrb	r3, [r7, #7]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d103      	bne.n	8009848 <Get_encoder_value+0x18>
 8009840:	f7fc fbe6 	bl	8006010 <Get_CounterTIM1>
 8009844:	4603      	mov	r3, r0
 8009846:	e002      	b.n	800984e <Get_encoder_value+0x1e>
	else return Get_CounterTIM5();
 8009848:	f7fc fbee 	bl	8006028 <Get_CounterTIM5>
 800984c:	4603      	mov	r3, r0
}
 800984e:	4618      	mov	r0, r3
 8009850:	3708      	adds	r7, #8
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}

08009856 <ENC_GetDiv>:

void ENC_GetDiv( int32_t* p_r, int32_t* p_l )
{
 8009856:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800985a:	b086      	sub	sp, #24
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
 8009860:	6039      	str	r1, [r7, #0]
	int64_t l_cntR = (int64_t) Get_CounterTIM5();
 8009862:	f7fc fbe1 	bl	8006028 <Get_CounterTIM5>
 8009866:	4603      	mov	r3, r0
 8009868:	b29b      	uxth	r3, r3
 800986a:	2200      	movs	r2, #0
 800986c:	4698      	mov	r8, r3
 800986e:	4691      	mov	r9, r2
 8009870:	e9c7 8904 	strd	r8, r9, [r7, #16]
	int64_t l_cntL = (int64_t) Get_CounterTIM1();
 8009874:	f7fc fbcc 	bl	8006010 <Get_CounterTIM1>
 8009878:	4603      	mov	r3, r0
 800987a:	b29b      	uxth	r3, r3
 800987c:	2200      	movs	r2, #0
 800987e:	461c      	mov	r4, r3
 8009880:	4615      	mov	r5, r2
 8009882:	e9c7 4502 	strd	r4, r5, [r7, #8]

	ENC_clr();
 8009886:	f7ff ffcb 	bl	8009820 <ENC_clr>

	*p_r = ENC_RESET_VAL - l_cntR;		// 
 800988a:	693b      	ldr	r3, [r7, #16]
 800988c:	f5c3 4300 	rsb	r3, r3, #32768	@ 0x8000
 8009890:	461a      	mov	r2, r3
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	601a      	str	r2, [r3, #0]
	*p_l = l_cntL - ENC_RESET_VAL;		// 
 8009896:	68bb      	ldr	r3, [r7, #8]
 8009898:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 800989c:	461a      	mov	r2, r3
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	601a      	str	r2, [r3, #0]
}
 80098a2:	bf00      	nop
 80098a4:	3718      	adds	r7, #24
 80098a6:	46bd      	mov	sp, r7
 80098a8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080098ac <Get_s_gyro>:
int16_t s_GyroValBuf[8];								// 
float  f_GyroNowAngle;		 						// 
int32_t  l_GyroRef; 									// 

uint16_t Get_s_gyro(void)
{
 80098ac:	b480      	push	{r7}
 80098ae:	af00      	add	r7, sp, #0
	return s_GyroVal;
 80098b0:	4b04      	ldr	r3, [pc, #16]	@ (80098c4 <Get_s_gyro+0x18>)
 80098b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80098b6:	b29b      	uxth	r3, r3
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	46bd      	mov	sp, r7
 80098bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c0:	4770      	bx	lr
 80098c2:	bf00      	nop
 80098c4:	20000402 	.word	0x20000402

080098c8 <ICM_42688_whoami>:
void ICM_42688_whoami(void)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	af00      	add	r7, sp, #0
	SetSPI2TransmitData(0,(0x0F | 0x80));
 80098cc:	218f      	movs	r1, #143	@ 0x8f
 80098ce:	2000      	movs	r0, #0
 80098d0:	f7fb f896 	bl	8004a00 <SetSPI2TransmitData>
	SetSPI2TransmitData(1, 0x00);
 80098d4:	2100      	movs	r1, #0
 80098d6:	2001      	movs	r0, #1
 80098d8:	f7fb f892 	bl	8004a00 <SetSPI2TransmitData>
	SPI2_DMA_Communication(2);
 80098dc:	2002      	movs	r0, #2
 80098de:	f7fb f80d 	bl	80048fc <SPI2_DMA_Communication>
	printf("who am i = %x\r\n",Get_SPI2ReciveData(1));
 80098e2:	2001      	movs	r0, #1
 80098e4:	f7fb f87c 	bl	80049e0 <Get_SPI2ReciveData>
 80098e8:	4603      	mov	r3, r0
 80098ea:	4619      	mov	r1, r3
 80098ec:	4802      	ldr	r0, [pc, #8]	@ (80098f8 <ICM_42688_whoami+0x30>)
 80098ee:	f014 f9cd 	bl	801dc8c <iprintf>

}
 80098f2:	bf00      	nop
 80098f4:	bd80      	pop	{r7, pc}
 80098f6:	bf00      	nop
 80098f8:	08021af0 	.word	0x08021af0

080098fc <ICM_42688_WriteByte>:

void ICM_42688_WriteByte(uint8_t reg,uint8_t data)
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b082      	sub	sp, #8
 8009900:	af00      	add	r7, sp, #0
 8009902:	4603      	mov	r3, r0
 8009904:	460a      	mov	r2, r1
 8009906:	71fb      	strb	r3, [r7, #7]
 8009908:	4613      	mov	r3, r2
 800990a:	71bb      	strb	r3, [r7, #6]
	SetSPI2TransmitData(0, reg);
 800990c:	79fb      	ldrb	r3, [r7, #7]
 800990e:	4619      	mov	r1, r3
 8009910:	2000      	movs	r0, #0
 8009912:	f7fb f875 	bl	8004a00 <SetSPI2TransmitData>
	SetSPI2TransmitData(1, data);
 8009916:	79bb      	ldrb	r3, [r7, #6]
 8009918:	4619      	mov	r1, r3
 800991a:	2001      	movs	r0, #1
 800991c:	f7fb f870 	bl	8004a00 <SetSPI2TransmitData>

	SPI2_DMA_Communication(2);
 8009920:	2002      	movs	r0, #2
 8009922:	f7fa ffeb 	bl	80048fc <SPI2_DMA_Communication>
}
 8009926:	bf00      	nop
 8009928:	3708      	adds	r7, #8
 800992a:	46bd      	mov	sp, r7
 800992c:	bd80      	pop	{r7, pc}

0800992e <ICM_42688_ReadByte>:

void ICM_42688_ReadByte(uint8_t reg,uint8_t length)
{
 800992e:	b580      	push	{r7, lr}
 8009930:	b082      	sub	sp, #8
 8009932:	af00      	add	r7, sp, #0
 8009934:	4603      	mov	r3, r0
 8009936:	460a      	mov	r2, r1
 8009938:	71fb      	strb	r3, [r7, #7]
 800993a:	4613      	mov	r3, r2
 800993c:	71bb      	strb	r3, [r7, #6]
	SetSPI2TransmitData(0,(reg | 0x80));
 800993e:	79fb      	ldrb	r3, [r7, #7]
 8009940:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009944:	b2db      	uxtb	r3, r3
 8009946:	4619      	mov	r1, r3
 8009948:	2000      	movs	r0, #0
 800994a:	f7fb f859 	bl	8004a00 <SetSPI2TransmitData>
	SetSPI2TransmitData(1,0x00);
 800994e:	2100      	movs	r1, #0
 8009950:	2001      	movs	r0, #1
 8009952:	f7fb f855 	bl	8004a00 <SetSPI2TransmitData>
	SetSPI2TransmitData(2,0x00);
 8009956:	2100      	movs	r1, #0
 8009958:	2002      	movs	r0, #2
 800995a:	f7fb f851 	bl	8004a00 <SetSPI2TransmitData>

	SPI2_DMA_Communication(3);
 800995e:	2003      	movs	r0, #3
 8009960:	f7fa ffcc 	bl	80048fc <SPI2_DMA_Communication>
}
 8009964:	bf00      	nop
 8009966:	3708      	adds	r7, #8
 8009968:	46bd      	mov	sp, r7
 800996a:	bd80      	pop	{r7, pc}

0800996c <ICM_42688_init>:


void ICM_42688_init(void)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b082      	sub	sp, #8
 8009970:	af00      	add	r7, sp, #0
	ICM_42688_WriteByte(reg27,0x18);
	LL_mDelay(1);
	ICM_42688_WriteByte(reg28,0x18);
	LL_mDelay(1);
*/
	uint8_t reg16 = 0x10;	//CTRL1_XL
 8009972:	2310      	movs	r3, #16
 8009974:	71fb      	strb	r3, [r7, #7]
	uint8_t reg17 = 0x11;	//CTRL2_G
 8009976:	2311      	movs	r3, #17
 8009978:	71bb      	strb	r3, [r7, #6]
	uint8_t reg18 = 0x12;	//CTRL3_C
 800997a:	2312      	movs	r3, #18
 800997c:	717b      	strb	r3, [r7, #5]
	uint8_t reg24 = 0x18;	//CTRL9_XL
 800997e:	2318      	movs	r3, #24
 8009980:	713b      	strb	r3, [r7, #4]
	uint8_t reg19 = 0x13;	//CTRL4_C
 8009982:	2313      	movs	r3, #19
 8009984:	70fb      	strb	r3, [r7, #3]
	uint8_t reg23 = 0x17;	//CTRL8_XL
 8009986:	2317      	movs	r3, #23
 8009988:	70bb      	strb	r3, [r7, #2]
	uint8_t reg112 = 0x70;	//CTRL1_OIS
 800998a:	2370      	movs	r3, #112	@ 0x70
 800998c:	707b      	strb	r3, [r7, #1]


	ICM_42688_WriteByte(reg18,0x81);
 800998e:	797b      	ldrb	r3, [r7, #5]
 8009990:	2181      	movs	r1, #129	@ 0x81
 8009992:	4618      	mov	r0, r3
 8009994:	f7ff ffb2 	bl	80098fc <ICM_42688_WriteByte>
	LL_mDelay(400);
 8009998:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800999c:	f012 f880 	bl	801baa0 <LL_mDelay>
	ICM_42688_WriteByte(reg24,0xE2);
 80099a0:	793b      	ldrb	r3, [r7, #4]
 80099a2:	21e2      	movs	r1, #226	@ 0xe2
 80099a4:	4618      	mov	r0, r3
 80099a6:	f7ff ffa9 	bl	80098fc <ICM_42688_WriteByte>
	LL_mDelay(50);
 80099aa:	2032      	movs	r0, #50	@ 0x32
 80099ac:	f012 f878 	bl	801baa0 <LL_mDelay>
	ICM_42688_WriteByte(reg19,0x06);
 80099b0:	78fb      	ldrb	r3, [r7, #3]
 80099b2:	2106      	movs	r1, #6
 80099b4:	4618      	mov	r0, r3
 80099b6:	f7ff ffa1 	bl	80098fc <ICM_42688_WriteByte>
	LL_mDelay(50);
 80099ba:	2032      	movs	r0, #50	@ 0x32
 80099bc:	f012 f870 	bl	801baa0 <LL_mDelay>
	ICM_42688_WriteByte(reg23,0x06);
 80099c0:	78bb      	ldrb	r3, [r7, #2]
 80099c2:	2106      	movs	r1, #6
 80099c4:	4618      	mov	r0, r3
 80099c6:	f7ff ff99 	bl	80098fc <ICM_42688_WriteByte>
	LL_mDelay(50);
 80099ca:	2032      	movs	r0, #50	@ 0x32
 80099cc:	f012 f868 	bl	801baa0 <LL_mDelay>
	ICM_42688_WriteByte(reg112,0xA9);
 80099d0:	787b      	ldrb	r3, [r7, #1]
 80099d2:	21a9      	movs	r1, #169	@ 0xa9
 80099d4:	4618      	mov	r0, r3
 80099d6:	f7ff ff91 	bl	80098fc <ICM_42688_WriteByte>
	LL_mDelay(50);
 80099da:	2032      	movs	r0, #50	@ 0x32
 80099dc:	f012 f860 	bl	801baa0 <LL_mDelay>
	ICM_42688_WriteByte(reg17,0xA1);
 80099e0:	79bb      	ldrb	r3, [r7, #6]
 80099e2:	21a1      	movs	r1, #161	@ 0xa1
 80099e4:	4618      	mov	r0, r3
 80099e6:	f7ff ff89 	bl	80098fc <ICM_42688_WriteByte>
	LL_mDelay(1);
 80099ea:	2001      	movs	r0, #1
 80099ec:	f012 f858 	bl	801baa0 <LL_mDelay>
	ICM_42688_WriteByte(reg17,0x81);
	LL_mDelay(1);
	ICM_42688_WriteByte(reg18,0x04);
	LL_mDelay(1);
*/
}
 80099f0:	bf00      	nop
 80099f2:	3708      	adds	r7, #8
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd80      	pop	{r7, pc}

080099f8 <ICM_42688_GyroRead_DMA>:

void ICM_42688_GyroRead_DMA(uint8_t reg) //reg 29 2A
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b082      	sub	sp, #8
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	4603      	mov	r3, r0
 8009a00:	71fb      	strb	r3, [r7, #7]
	ICM_42688_ReadByte(reg,3);
 8009a02:	79fb      	ldrb	r3, [r7, #7]
 8009a04:	2103      	movs	r1, #3
 8009a06:	4618      	mov	r0, r3
 8009a08:	f7ff ff91 	bl	800992e <ICM_42688_ReadByte>
}
 8009a0c:	bf00      	nop
 8009a0e:	3708      	adds	r7, #8
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}

08009a14 <ICM_42688_GyroData>:

void ICM_42688_GyroData(void)
{
 8009a14:	b598      	push	{r3, r4, r7, lr}
 8009a16:	af00      	add	r7, sp, #0
	s_GyroVal=((uint16_t)Get_SPI2ReciveData(2)<<8|Get_SPI2ReciveData(1));
 8009a18:	2002      	movs	r0, #2
 8009a1a:	f7fa ffe1 	bl	80049e0 <Get_SPI2ReciveData>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	021b      	lsls	r3, r3, #8
 8009a22:	b21c      	sxth	r4, r3
 8009a24:	2001      	movs	r0, #1
 8009a26:	f7fa ffdb 	bl	80049e0 <Get_SPI2ReciveData>
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	b21b      	sxth	r3, r3
 8009a2e:	4323      	orrs	r3, r4
 8009a30:	b21a      	sxth	r2, r3
 8009a32:	4b02      	ldr	r3, [pc, #8]	@ (8009a3c <ICM_42688_GyroData+0x28>)
 8009a34:	801a      	strh	r2, [r3, #0]
}
 8009a36:	bf00      	nop
 8009a38:	bd98      	pop	{r3, r4, r7, pc}
 8009a3a:	bf00      	nop
 8009a3c:	20000402 	.word	0x20000402

08009a40 <GYRO_SetRef>:

void GYRO_SetRef( void )
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b082      	sub	sp, #8
 8009a44:	af00      	add	r7, sp, #0
	uint16_t i;
	int32_t ul_ref = 0;
 8009a46:	2300      	movs	r3, #0
 8009a48:	603b      	str	r3, [r7, #0]

	/*  */
	for( i=0; i<GYRO_REF_NUM; i++){			// 100
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	80fb      	strh	r3, [r7, #6]
 8009a4e:	e00c      	b.n	8009a6a <GYRO_SetRef+0x2a>
		ul_ref += (int32_t)s_GyroVal;
 8009a50:	4b0e      	ldr	r3, [pc, #56]	@ (8009a8c <GYRO_SetRef+0x4c>)
 8009a52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009a56:	461a      	mov	r2, r3
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	4413      	add	r3, r2
 8009a5c:	603b      	str	r3, [r7, #0]
		LL_mDelay(1);
 8009a5e:	2001      	movs	r0, #1
 8009a60:	f012 f81e 	bl	801baa0 <LL_mDelay>
	for( i=0; i<GYRO_REF_NUM; i++){			// 100
 8009a64:	88fb      	ldrh	r3, [r7, #6]
 8009a66:	3301      	adds	r3, #1
 8009a68:	80fb      	strh	r3, [r7, #6]
 8009a6a:	88fb      	ldrh	r3, [r7, #6]
 8009a6c:	2bc7      	cmp	r3, #199	@ 0xc7
 8009a6e:	d9ef      	bls.n	8009a50 <GYRO_SetRef+0x10>
	}

	/*  */
	l_GyroRef = (int32_t)((ul_ref) / GYRO_REF_NUM) ;		
 8009a70:	683b      	ldr	r3, [r7, #0]
 8009a72:	4a07      	ldr	r2, [pc, #28]	@ (8009a90 <GYRO_SetRef+0x50>)
 8009a74:	fb82 1203 	smull	r1, r2, r2, r3
 8009a78:	1192      	asrs	r2, r2, #6
 8009a7a:	17db      	asrs	r3, r3, #31
 8009a7c:	1ad3      	subs	r3, r2, r3
 8009a7e:	4a05      	ldr	r2, [pc, #20]	@ (8009a94 <GYRO_SetRef+0x54>)
 8009a80:	6013      	str	r3, [r2, #0]
}
 8009a82:	bf00      	nop
 8009a84:	3708      	adds	r7, #8
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bd80      	pop	{r7, pc}
 8009a8a:	bf00      	nop
 8009a8c:	20000402 	.word	0x20000402
 8009a90:	51eb851f 	.word	0x51eb851f
 8009a94:	20000408 	.word	0x20000408

08009a98 <GYRO_getSpeedErr>:

float GYRO_getSpeedErr( void )
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b084      	sub	sp, #16
 8009a9c:	af00      	add	r7, sp, #0
	int32_t  l_val = (int32_t)s_GyroVal;				
 8009a9e:	4b20      	ldr	r3, [pc, #128]	@ (8009b20 <GYRO_getSpeedErr+0x88>)
 8009aa0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009aa4:	60fb      	str	r3, [r7, #12]
	int32_t  l_err = l_val - l_GyroRef;
 8009aa6:	4b1f      	ldr	r3, [pc, #124]	@ (8009b24 <GYRO_getSpeedErr+0x8c>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	68fa      	ldr	r2, [r7, #12]
 8009aac:	1ad3      	subs	r3, r2, r3
 8009aae:	60bb      	str	r3, [r7, #8]
	float f_res;

	/*  */
//	if( ( l_err < -0.01 * 100 ) || ( 0.01 * 100 < l_err ) ){
//		f_res = (float)l_err *140.0  * DEG_TO_RAD;// / 1000.0;
	f_res = (float)((int32_t)(s_GyroVal *140.0)/1000.0  * DEG_TO_RAD);// / 1000.0;
 8009ab0:	4b1b      	ldr	r3, [pc, #108]	@ (8009b20 <GYRO_getSpeedErr+0x88>)
 8009ab2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	f7f6 fd5c 	bl	8000574 <__aeabi_i2d>
 8009abc:	f04f 0200 	mov.w	r2, #0
 8009ac0:	4b19      	ldr	r3, [pc, #100]	@ (8009b28 <GYRO_getSpeedErr+0x90>)
 8009ac2:	f7f6 fdc1 	bl	8000648 <__aeabi_dmul>
 8009ac6:	4602      	mov	r2, r0
 8009ac8:	460b      	mov	r3, r1
 8009aca:	4610      	mov	r0, r2
 8009acc:	4619      	mov	r1, r3
 8009ace:	f7f7 f86b 	bl	8000ba8 <__aeabi_d2iz>
 8009ad2:	4603      	mov	r3, r0
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f7f6 fd4d 	bl	8000574 <__aeabi_i2d>
 8009ada:	f04f 0200 	mov.w	r2, #0
 8009ade:	4b13      	ldr	r3, [pc, #76]	@ (8009b2c <GYRO_getSpeedErr+0x94>)
 8009ae0:	f7f6 fedc 	bl	800089c <__aeabi_ddiv>
 8009ae4:	4602      	mov	r2, r0
 8009ae6:	460b      	mov	r3, r1
 8009ae8:	4610      	mov	r0, r2
 8009aea:	4619      	mov	r1, r3
 8009aec:	a30a      	add	r3, pc, #40	@ (adr r3, 8009b18 <GYRO_getSpeedErr+0x80>)
 8009aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af2:	f7f6 fda9 	bl	8000648 <__aeabi_dmul>
 8009af6:	4602      	mov	r2, r0
 8009af8:	460b      	mov	r3, r1
 8009afa:	4610      	mov	r0, r2
 8009afc:	4619      	mov	r1, r3
 8009afe:	f7f7 f89b 	bl	8000c38 <__aeabi_d2f>
 8009b02:	4603      	mov	r3, r0
 8009b04:	607b      	str	r3, [r7, #4]
//	}
/*	else{
		f_res = 0;									// [deg/s]
	}
*/
	return f_res;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	ee07 3a90 	vmov	s15, r3
}
 8009b0c:	eeb0 0a67 	vmov.f32	s0, s15
 8009b10:	3710      	adds	r7, #16
 8009b12:	46bd      	mov	sp, r7
 8009b14:	bd80      	pop	{r7, pc}
 8009b16:	bf00      	nop
 8009b18:	60000000 	.word	0x60000000
 8009b1c:	3f91df49 	.word	0x3f91df49
 8009b20:	20000402 	.word	0x20000402
 8009b24:	20000408 	.word	0x20000408
 8009b28:	40618000 	.word	0x40618000
 8009b2c:	408f4000 	.word	0x408f4000

08009b30 <GYRO_getNowAngle>:

float GYRO_getNowAngle( void )
{
 8009b30:	b480      	push	{r7}
 8009b32:	af00      	add	r7, sp, #0
	return f_GyroNowAngle;
 8009b34:	4b04      	ldr	r3, [pc, #16]	@ (8009b48 <GYRO_getNowAngle+0x18>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	ee07 3a90 	vmov	s15, r3
}
 8009b3c:	eeb0 0a67 	vmov.f32	s0, s15
 8009b40:	46bd      	mov	sp, r7
 8009b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b46:	4770      	bx	lr
 8009b48:	20000404 	.word	0x20000404

08009b4c <GYRO_getRef>:

float GYRO_getRef( void )
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	af00      	add	r7, sp, #0
	return l_GyroRef;
 8009b50:	4b05      	ldr	r3, [pc, #20]	@ (8009b68 <GYRO_getRef+0x1c>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	ee07 3a90 	vmov	s15, r3
 8009b58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8009b5c:	eeb0 0a67 	vmov.f32	s0, s15
 8009b60:	46bd      	mov	sp, r7
 8009b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b66:	4770      	bx	lr
 8009b68:	20000408 	.word	0x20000408

08009b6c <GYRO_Pol>:

void GYRO_Pol( void )
{
 8009b6c:	b5b0      	push	{r4, r5, r7, lr}
 8009b6e:	b082      	sub	sp, #8
 8009b70:	af00      	add	r7, sp, #0
	float f_speed;

	/*  */
	f_speed = GYRO_getSpeedErr();			//  (0.001sec)
 8009b72:	f7ff ff91 	bl	8009a98 <GYRO_getSpeedErr>
 8009b76:	ed87 0a01 	vstr	s0, [r7, #4]
	f_GyroNowAngle += f_speed / 1000.0;		//    (0.001sec)
 8009b7a:	4b22      	ldr	r3, [pc, #136]	@ (8009c04 <GYRO_Pol+0x98>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	4618      	mov	r0, r3
 8009b80:	f7f6 fd0a 	bl	8000598 <__aeabi_f2d>
 8009b84:	4604      	mov	r4, r0
 8009b86:	460d      	mov	r5, r1
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f7f6 fd05 	bl	8000598 <__aeabi_f2d>
 8009b8e:	f04f 0200 	mov.w	r2, #0
 8009b92:	4b1d      	ldr	r3, [pc, #116]	@ (8009c08 <GYRO_Pol+0x9c>)
 8009b94:	f7f6 fe82 	bl	800089c <__aeabi_ddiv>
 8009b98:	4602      	mov	r2, r0
 8009b9a:	460b      	mov	r3, r1
 8009b9c:	4620      	mov	r0, r4
 8009b9e:	4629      	mov	r1, r5
 8009ba0:	f7f6 fb9c 	bl	80002dc <__adddf3>
 8009ba4:	4602      	mov	r2, r0
 8009ba6:	460b      	mov	r3, r1
 8009ba8:	4610      	mov	r0, r2
 8009baa:	4619      	mov	r1, r3
 8009bac:	f7f7 f844 	bl	8000c38 <__aeabi_d2f>
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	4a14      	ldr	r2, [pc, #80]	@ (8009c04 <GYRO_Pol+0x98>)
 8009bb4:	6013      	str	r3, [r2, #0]

	/*  */
	if( bl_ErrChk == TRUE ){
 8009bb6:	4b15      	ldr	r3, [pc, #84]	@ (8009c0c <GYRO_Pol+0xa0>)
 8009bb8:	781b      	ldrb	r3, [r3, #0]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d01d      	beq.n	8009bfa <GYRO_Pol+0x8e>

		f_ErrChkAngle += f_speed/1000.0;		//    (0.001sec)
 8009bbe:	4b14      	ldr	r3, [pc, #80]	@ (8009c10 <GYRO_Pol+0xa4>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	f7f6 fce8 	bl	8000598 <__aeabi_f2d>
 8009bc8:	4604      	mov	r4, r0
 8009bca:	460d      	mov	r5, r1
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f7f6 fce3 	bl	8000598 <__aeabi_f2d>
 8009bd2:	f04f 0200 	mov.w	r2, #0
 8009bd6:	4b0c      	ldr	r3, [pc, #48]	@ (8009c08 <GYRO_Pol+0x9c>)
 8009bd8:	f7f6 fe60 	bl	800089c <__aeabi_ddiv>
 8009bdc:	4602      	mov	r2, r0
 8009bde:	460b      	mov	r3, r1
 8009be0:	4620      	mov	r0, r4
 8009be2:	4629      	mov	r1, r5
 8009be4:	f7f6 fb7a 	bl	80002dc <__adddf3>
 8009be8:	4602      	mov	r2, r0
 8009bea:	460b      	mov	r3, r1
 8009bec:	4610      	mov	r0, r2
 8009bee:	4619      	mov	r1, r3
 8009bf0:	f7f7 f822 	bl	8000c38 <__aeabi_d2f>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	4a06      	ldr	r2, [pc, #24]	@ (8009c10 <GYRO_Pol+0xa4>)
 8009bf8:	6013      	str	r3, [r2, #0]

			Failsafe_flag();
		}
*/
	}
}
 8009bfa:	bf00      	nop
 8009bfc:	3708      	adds	r7, #8
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bdb0      	pop	{r4, r5, r7, pc}
 8009c02:	bf00      	nop
 8009c04:	20000404 	.word	0x20000404
 8009c08:	408f4000 	.word	0x408f4000
 8009c0c:	200003f8 	.word	0x200003f8
 8009c10:	200003f4 	.word	0x200003f4

08009c14 <GYRO_staErrChkAngle>:
//	f_NowAccel = Accel_getSpeedErr();			//  (0.001sec)

}

void GYRO_staErrChkAngle( void )
{
 8009c14:	b480      	push	{r7}
 8009c16:	af00      	add	r7, sp, #0
	f_ErrChkAngle = 0;
 8009c18:	4b05      	ldr	r3, [pc, #20]	@ (8009c30 <GYRO_staErrChkAngle+0x1c>)
 8009c1a:	f04f 0200 	mov.w	r2, #0
 8009c1e:	601a      	str	r2, [r3, #0]
	bl_ErrChk = TRUE;
 8009c20:	4b04      	ldr	r3, [pc, #16]	@ (8009c34 <GYRO_staErrChkAngle+0x20>)
 8009c22:	2201      	movs	r2, #1
 8009c24:	701a      	strb	r2, [r3, #0]

}
 8009c26:	bf00      	nop
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2e:	4770      	bx	lr
 8009c30:	200003f4 	.word	0x200003f4
 8009c34:	200003f8 	.word	0x200003f8

08009c38 <GYRO_endErrChkAngle>:

void GYRO_endErrChkAngle( void )
{
 8009c38:	b480      	push	{r7}
 8009c3a:	af00      	add	r7, sp, #0
	f_ErrChkAngle = 0;
 8009c3c:	4b05      	ldr	r3, [pc, #20]	@ (8009c54 <GYRO_endErrChkAngle+0x1c>)
 8009c3e:	f04f 0200 	mov.w	r2, #0
 8009c42:	601a      	str	r2, [r3, #0]
	bl_ErrChk = FALSE;
 8009c44:	4b04      	ldr	r3, [pc, #16]	@ (8009c58 <GYRO_endErrChkAngle+0x20>)
 8009c46:	2200      	movs	r2, #0
 8009c48:	701a      	strb	r2, [r3, #0]

}
 8009c4a:	bf00      	nop
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c52:	4770      	bx	lr
 8009c54:	200003f4 	.word	0x200003f4
 8009c58:	200003f8 	.word	0x200003f8

08009c5c <HAL_init>:
#include "hal/init.h"



void HAL_init( void )
{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	af00      	add	r7, sp, #0
	TIME_init();
 8009c60:	f000 f840 	bl	8009ce4 <TIME_init>
	/*  */
	f_GyroNowAngle = 0;			// (0testrun)
 8009c64:	4b1a      	ldr	r3, [pc, #104]	@ (8009cd0 <HAL_init+0x74>)
 8009c66:	f04f 0200 	mov.w	r2, #0
 8009c6a:	601a      	str	r2, [r3, #0]
	l_GyroRef  = 0;				// 
 8009c6c:	4b19      	ldr	r3, [pc, #100]	@ (8009cd4 <HAL_init+0x78>)
 8009c6e:	2200      	movs	r2, #0
 8009c70:	601a      	str	r2, [r3, #0]

	f_ErrChkAngle = 0;
 8009c72:	4b19      	ldr	r3, [pc, #100]	@ (8009cd8 <HAL_init+0x7c>)
 8009c74:	f04f 0200 	mov.w	r2, #0
 8009c78:	601a      	str	r2, [r3, #0]
	bl_ErrChk = FALSE;
 8009c7a:	4b18      	ldr	r3, [pc, #96]	@ (8009cdc <HAL_init+0x80>)
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	701a      	strb	r2, [r3, #0]
	DIST_init();
 8009c80:	f008 ff5c 	bl	8012b3c <DIST_init>
	MAP_Goal_init();
 8009c84:	f00c ff38 	bl	8016af8 <MAP_Goal_init>
  	ADC3_Start();
 8009c88:	f7f7 fd3e 	bl	8001708 <ADC3_Start>
  	ADC2_Start();
 8009c8c:	f7f7 fd48 	bl	8001720 <ADC2_Start>
  	ADC1_Start();
 8009c90:	f7f7 fd52 	bl	8001738 <ADC1_Start>
	LL_mDelay(10);
 8009c94:	200a      	movs	r0, #10
 8009c96:	f011 ff03 	bl	801baa0 <LL_mDelay>

  	SPI2_Start();
 8009c9a:	f7fa fe17 	bl	80048cc <SPI2_Start>
  	ICM_42688_init();
 8009c9e:	f7ff fe65 	bl	800996c <ICM_42688_init>
  	ICM_42688_whoami();
 8009ca2:	f7ff fe11 	bl	80098c8 <ICM_42688_whoami>
	ICM_42688_whoami();
 8009ca6:	f7ff fe0f 	bl	80098c8 <ICM_42688_whoami>
	LL_mDelay(30);
 8009caa:	201e      	movs	r0, #30
 8009cac:	f011 fef8 	bl	801baa0 <LL_mDelay>
	TIMER_init();
 8009cb0:	f7fc f876 	bl	8005da0 <TIMER_init>
	SYS_start();
 8009cb4:	f000 fa1c 	bl	800a0f0 <SYS_start>
	MAP_init();
 8009cb8:	f00c fef8 	bl	8016aac <MAP_init>
	GYRO_SetRef();
 8009cbc:	f7ff fec0 	bl	8009a40 <GYRO_SetRef>
	printf("Goal X %d Goal Y %d \r\n",GOAL_MAP_X_DEF,GOAL_MAP_Y_DEF);
 8009cc0:	2207      	movs	r2, #7
 8009cc2:	2108      	movs	r1, #8
 8009cc4:	4806      	ldr	r0, [pc, #24]	@ (8009ce0 <HAL_init+0x84>)
 8009cc6:	f013 ffe1 	bl	801dc8c <iprintf>
}
 8009cca:	bf00      	nop
 8009ccc:	bd80      	pop	{r7, pc}
 8009cce:	bf00      	nop
 8009cd0:	20000404 	.word	0x20000404
 8009cd4:	20000408 	.word	0x20000408
 8009cd8:	200003f4 	.word	0x200003f4
 8009cdc:	200003f8 	.word	0x200003f8
 8009ce0:	08021b00 	.word	0x08021b00

08009ce4 <TIME_init>:

void TIME_init( void )
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	af00      	add	r7, sp, #0
	/*  */
	Msec_in = 0;		// [msec]
 8009ce8:	4b06      	ldr	r3, [pc, #24]	@ (8009d04 <TIME_init+0x20>)
 8009cea:	2200      	movs	r2, #0
 8009cec:	801a      	strh	r2, [r3, #0]
	Sec_in  = 0;		// [sec]
 8009cee:	4b06      	ldr	r3, [pc, #24]	@ (8009d08 <TIME_init+0x24>)
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	701a      	strb	r2, [r3, #0]
	Min_in  = 0;		// [min]
 8009cf4:	4b05      	ldr	r3, [pc, #20]	@ (8009d0c <TIME_init+0x28>)
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	701a      	strb	r2, [r3, #0]
}
 8009cfa:	bf00      	nop
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr
 8009d04:	20000214 	.word	0x20000214
 8009d08:	20000216 	.word	0x20000216
 8009d0c:	20000217 	.word	0x20000217

08009d10 <log_in2>:
			float log3,float log4,
			float log5,float log6,
			float log7,float log8,
			float log9,float log10,
			float log11,float log12)
{
 8009d10:	b480      	push	{r7}
 8009d12:	b08d      	sub	sp, #52	@ 0x34
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
 8009d1a:	edc7 0a0a 	vstr	s1, [r7, #40]	@ 0x28
 8009d1e:	ed87 1a09 	vstr	s2, [r7, #36]	@ 0x24
 8009d22:	edc7 1a08 	vstr	s3, [r7, #32]
 8009d26:	ed87 2a07 	vstr	s4, [r7, #28]
 8009d2a:	edc7 2a06 	vstr	s5, [r7, #24]
 8009d2e:	ed87 3a05 	vstr	s6, [r7, #20]
 8009d32:	edc7 3a04 	vstr	s7, [r7, #16]
 8009d36:	ed87 4a03 	vstr	s8, [r7, #12]
 8009d3a:	edc7 4a02 	vstr	s9, [r7, #8]
 8009d3e:	ed87 5a01 	vstr	s10, [r7, #4]
 8009d42:	edc7 5a00 	vstr	s11, [r7]
	if((b_logflag == TRUE)&&(log_count < log_num)){
 8009d46:	4b34      	ldr	r3, [pc, #208]	@ (8009e18 <log_in2+0x108>)
 8009d48:	781b      	ldrb	r3, [r3, #0]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d05e      	beq.n	8009e0c <log_in2+0xfc>
 8009d4e:	4b33      	ldr	r3, [pc, #204]	@ (8009e1c <log_in2+0x10c>)
 8009d50:	881b      	ldrh	r3, [r3, #0]
 8009d52:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8009d56:	d259      	bcs.n	8009e0c <log_in2+0xfc>
		Log_1[log_count] = log1;
 8009d58:	4b30      	ldr	r3, [pc, #192]	@ (8009e1c <log_in2+0x10c>)
 8009d5a:	881b      	ldrh	r3, [r3, #0]
 8009d5c:	4a30      	ldr	r2, [pc, #192]	@ (8009e20 <log_in2+0x110>)
 8009d5e:	009b      	lsls	r3, r3, #2
 8009d60:	4413      	add	r3, r2
 8009d62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d64:	601a      	str	r2, [r3, #0]
		Log_2[log_count] = log2;
 8009d66:	4b2d      	ldr	r3, [pc, #180]	@ (8009e1c <log_in2+0x10c>)
 8009d68:	881b      	ldrh	r3, [r3, #0]
 8009d6a:	4a2e      	ldr	r2, [pc, #184]	@ (8009e24 <log_in2+0x114>)
 8009d6c:	009b      	lsls	r3, r3, #2
 8009d6e:	4413      	add	r3, r2
 8009d70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009d72:	601a      	str	r2, [r3, #0]
		Log_3[log_count] = log3;
 8009d74:	4b29      	ldr	r3, [pc, #164]	@ (8009e1c <log_in2+0x10c>)
 8009d76:	881b      	ldrh	r3, [r3, #0]
 8009d78:	4a2b      	ldr	r2, [pc, #172]	@ (8009e28 <log_in2+0x118>)
 8009d7a:	009b      	lsls	r3, r3, #2
 8009d7c:	4413      	add	r3, r2
 8009d7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d80:	601a      	str	r2, [r3, #0]
		Log_4[log_count] = log4;
 8009d82:	4b26      	ldr	r3, [pc, #152]	@ (8009e1c <log_in2+0x10c>)
 8009d84:	881b      	ldrh	r3, [r3, #0]
 8009d86:	4a29      	ldr	r2, [pc, #164]	@ (8009e2c <log_in2+0x11c>)
 8009d88:	009b      	lsls	r3, r3, #2
 8009d8a:	4413      	add	r3, r2
 8009d8c:	6a3a      	ldr	r2, [r7, #32]
 8009d8e:	601a      	str	r2, [r3, #0]
		Log_5[log_count] = log5;
 8009d90:	4b22      	ldr	r3, [pc, #136]	@ (8009e1c <log_in2+0x10c>)
 8009d92:	881b      	ldrh	r3, [r3, #0]
 8009d94:	4a26      	ldr	r2, [pc, #152]	@ (8009e30 <log_in2+0x120>)
 8009d96:	009b      	lsls	r3, r3, #2
 8009d98:	4413      	add	r3, r2
 8009d9a:	69fa      	ldr	r2, [r7, #28]
 8009d9c:	601a      	str	r2, [r3, #0]
		Log_6[log_count] = log6;
 8009d9e:	4b1f      	ldr	r3, [pc, #124]	@ (8009e1c <log_in2+0x10c>)
 8009da0:	881b      	ldrh	r3, [r3, #0]
 8009da2:	4a24      	ldr	r2, [pc, #144]	@ (8009e34 <log_in2+0x124>)
 8009da4:	009b      	lsls	r3, r3, #2
 8009da6:	4413      	add	r3, r2
 8009da8:	69ba      	ldr	r2, [r7, #24]
 8009daa:	601a      	str	r2, [r3, #0]
		Log_7[log_count] = log7;
 8009dac:	4b1b      	ldr	r3, [pc, #108]	@ (8009e1c <log_in2+0x10c>)
 8009dae:	881b      	ldrh	r3, [r3, #0]
 8009db0:	4a21      	ldr	r2, [pc, #132]	@ (8009e38 <log_in2+0x128>)
 8009db2:	009b      	lsls	r3, r3, #2
 8009db4:	4413      	add	r3, r2
 8009db6:	697a      	ldr	r2, [r7, #20]
 8009db8:	601a      	str	r2, [r3, #0]
		Log_8[log_count] = log8;
 8009dba:	4b18      	ldr	r3, [pc, #96]	@ (8009e1c <log_in2+0x10c>)
 8009dbc:	881b      	ldrh	r3, [r3, #0]
 8009dbe:	4a1f      	ldr	r2, [pc, #124]	@ (8009e3c <log_in2+0x12c>)
 8009dc0:	009b      	lsls	r3, r3, #2
 8009dc2:	4413      	add	r3, r2
 8009dc4:	693a      	ldr	r2, [r7, #16]
 8009dc6:	601a      	str	r2, [r3, #0]
		Log_9[log_count] = log9;
 8009dc8:	4b14      	ldr	r3, [pc, #80]	@ (8009e1c <log_in2+0x10c>)
 8009dca:	881b      	ldrh	r3, [r3, #0]
 8009dcc:	4a1c      	ldr	r2, [pc, #112]	@ (8009e40 <log_in2+0x130>)
 8009dce:	009b      	lsls	r3, r3, #2
 8009dd0:	4413      	add	r3, r2
 8009dd2:	68fa      	ldr	r2, [r7, #12]
 8009dd4:	601a      	str	r2, [r3, #0]
		Log_10[log_count] = log10;
 8009dd6:	4b11      	ldr	r3, [pc, #68]	@ (8009e1c <log_in2+0x10c>)
 8009dd8:	881b      	ldrh	r3, [r3, #0]
 8009dda:	4a1a      	ldr	r2, [pc, #104]	@ (8009e44 <log_in2+0x134>)
 8009ddc:	009b      	lsls	r3, r3, #2
 8009dde:	4413      	add	r3, r2
 8009de0:	68ba      	ldr	r2, [r7, #8]
 8009de2:	601a      	str	r2, [r3, #0]
		Log_11[log_count] = log11;
 8009de4:	4b0d      	ldr	r3, [pc, #52]	@ (8009e1c <log_in2+0x10c>)
 8009de6:	881b      	ldrh	r3, [r3, #0]
 8009de8:	4a17      	ldr	r2, [pc, #92]	@ (8009e48 <log_in2+0x138>)
 8009dea:	009b      	lsls	r3, r3, #2
 8009dec:	4413      	add	r3, r2
 8009dee:	687a      	ldr	r2, [r7, #4]
 8009df0:	601a      	str	r2, [r3, #0]
		Log_12[log_count] = log12;
 8009df2:	4b0a      	ldr	r3, [pc, #40]	@ (8009e1c <log_in2+0x10c>)
 8009df4:	881b      	ldrh	r3, [r3, #0]
 8009df6:	4a15      	ldr	r2, [pc, #84]	@ (8009e4c <log_in2+0x13c>)
 8009df8:	009b      	lsls	r3, r3, #2
 8009dfa:	4413      	add	r3, r2
 8009dfc:	683a      	ldr	r2, [r7, #0]
 8009dfe:	601a      	str	r2, [r3, #0]
//		Log_13[log_count] = log13;
//		Log_14[log_count] = log14;

		log_count++;
 8009e00:	4b06      	ldr	r3, [pc, #24]	@ (8009e1c <log_in2+0x10c>)
 8009e02:	881b      	ldrh	r3, [r3, #0]
 8009e04:	3301      	adds	r3, #1
 8009e06:	b29a      	uxth	r2, r3
 8009e08:	4b04      	ldr	r3, [pc, #16]	@ (8009e1c <log_in2+0x10c>)
 8009e0a:	801a      	strh	r2, [r3, #0]
	}
}
 8009e0c:	bf00      	nop
 8009e0e:	3734      	adds	r7, #52	@ 0x34
 8009e10:	46bd      	mov	sp, r7
 8009e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e16:	4770      	bx	lr
 8009e18:	20017b0e 	.word	0x20017b0e
 8009e1c:	20017b0c 	.word	0x20017b0c
 8009e20:	2000040c 	.word	0x2000040c
 8009e24:	2000234c 	.word	0x2000234c
 8009e28:	2000428c 	.word	0x2000428c
 8009e2c:	200061cc 	.word	0x200061cc
 8009e30:	2000810c 	.word	0x2000810c
 8009e34:	2000a04c 	.word	0x2000a04c
 8009e38:	2000bf8c 	.word	0x2000bf8c
 8009e3c:	2000decc 	.word	0x2000decc
 8009e40:	2000fe0c 	.word	0x2000fe0c
 8009e44:	20011d4c 	.word	0x20011d4c
 8009e48:	20013c8c 	.word	0x20013c8c
 8009e4c:	20015bcc 	.word	0x20015bcc

08009e50 <log_interrupt>:

void log_interrupt ( void )
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	ed2d 8b08 	vpush	{d8-d11}
 8009e56:	af00      	add	r7, sp, #0
	log_in2(GYRO_getSpeedErr(), Get_TrgtAngleS(),
 8009e58:	f7ff fe1e 	bl	8009a98 <GYRO_getSpeedErr>
 8009e5c:	eeb0 8a40 	vmov.f32	s16, s0
 8009e60:	f7fc fb1c 	bl	800649c <Get_TrgtAngleS>
 8009e64:	eef0 8a40 	vmov.f32	s17, s0
 8009e68:	f7fc fafc 	bl	8006464 <Get_NowAngle>
 8009e6c:	eeb0 9a40 	vmov.f32	s18, s0
 8009e70:	f7fc fb06 	bl	8006480 <Get_TrgtAngle>
 8009e74:	eef0 9a40 	vmov.f32	s19, s0
 8009e78:	f7fc fa9e 	bl	80063b8 <Get_NowSpeed>
 8009e7c:	eeb0 aa40 	vmov.f32	s20, s0
 8009e80:	f7fc fac4 	bl	800640c <Get_TrgtSpeed>
 8009e84:	eef0 aa40 	vmov.f32	s21, s0
 8009e88:	f7fc faa4 	bl	80063d4 <Get_NowDist>
 8009e8c:	eeb0 ba40 	vmov.f32	s22, s0
 8009e90:	f7fc faae 	bl	80063f0 <Get_TrgtDist>
 8009e94:	eef0 3a40 	vmov.f32	s7, s0
 8009e98:	4b14      	ldr	r3, [pc, #80]	@ (8009eec <log_interrupt+0x9c>)
 8009e9a:	edd3 7a00 	vldr	s15, [r3]
 8009e9e:	4b14      	ldr	r3, [pc, #80]	@ (8009ef0 <log_interrupt+0xa0>)
 8009ea0:	ed93 7a00 	vldr	s14, [r3]
 8009ea4:	4b13      	ldr	r3, [pc, #76]	@ (8009ef4 <log_interrupt+0xa4>)
 8009ea6:	edd3 6a00 	vldr	s13, [r3]
 8009eaa:	4b13      	ldr	r3, [pc, #76]	@ (8009ef8 <log_interrupt+0xa8>)
 8009eac:	ed93 6a00 	vldr	s12, [r3]
 8009eb0:	eef0 5a46 	vmov.f32	s11, s12
 8009eb4:	eeb0 5a66 	vmov.f32	s10, s13
 8009eb8:	eef0 4a47 	vmov.f32	s9, s14
 8009ebc:	eeb0 4a67 	vmov.f32	s8, s15
 8009ec0:	eeb0 3a4b 	vmov.f32	s6, s22
 8009ec4:	eef0 2a6a 	vmov.f32	s5, s21
 8009ec8:	eeb0 2a4a 	vmov.f32	s4, s20
 8009ecc:	eef0 1a69 	vmov.f32	s3, s19
 8009ed0:	eeb0 1a49 	vmov.f32	s2, s18
 8009ed4:	eef0 0a68 	vmov.f32	s1, s17
 8009ed8:	eeb0 0a48 	vmov.f32	s0, s16
 8009edc:	f7ff ff18 	bl	8009d10 <log_in2>
			Get_NowAngle(),Get_TrgtAngle(),
			Get_NowSpeed(), Get_TrgtSpeed(),
			Get_NowDist(), Get_TrgtDist(),TempLog1,TempLog2,TempLog3,TempLog4);

}
 8009ee0:	bf00      	nop
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	ecbd 8b08 	vpop	{d8-d11}
 8009ee8:	bd80      	pop	{r7, pc}
 8009eea:	bf00      	nop
 8009eec:	20017b10 	.word	0x20017b10
 8009ef0:	20017b14 	.word	0x20017b14
 8009ef4:	20017b18 	.word	0x20017b18
 8009ef8:	20017b1c 	.word	0x20017b1c

08009efc <log_flag_on>:

void log_flag_on(void)
{
 8009efc:	b480      	push	{r7}
 8009efe:	af00      	add	r7, sp, #0
	b_logflag = TRUE;
 8009f00:	4b03      	ldr	r3, [pc, #12]	@ (8009f10 <log_flag_on+0x14>)
 8009f02:	2201      	movs	r2, #1
 8009f04:	701a      	strb	r2, [r3, #0]
}
 8009f06:	bf00      	nop
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0e:	4770      	bx	lr
 8009f10:	20017b0e 	.word	0x20017b0e

08009f14 <log_flag_off>:

void log_flag_off(void)
{
 8009f14:	b480      	push	{r7}
 8009f16:	af00      	add	r7, sp, #0
	b_logflag = FALSE;
 8009f18:	4b03      	ldr	r3, [pc, #12]	@ (8009f28 <log_flag_off+0x14>)
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	701a      	strb	r2, [r3, #0]
}
 8009f1e:	bf00      	nop
 8009f20:	46bd      	mov	sp, r7
 8009f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f26:	4770      	bx	lr
 8009f28:	20017b0e 	.word	0x20017b0e

08009f2c <log_read2>:

void log_read2(void)
{
 8009f2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009f30:	b0a8      	sub	sp, #160	@ 0xa0
 8009f32:	af16      	add	r7, sp, #88	@ 0x58
	int16_t i=0;
 8009f34:	2300      	movs	r3, #0
 8009f36:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	while(i<log_num){
 8009f3a:	e0b3      	b.n	800a0a4 <log_read2+0x178>
		(float)Log_1[i]/1000.0,(float)Log_2[i]/1000.0,(float)Log_3[i]/1000.0,(float)Log_4[i]/1000.0,(float)Log_5[i]/1000.0,
		(float)Log_6[i]/1000.0,(float)Log_7[i]/1000.0,(float)Log_8[i]/1000.0,(float)Log_9[i]/1000.0,(float)Log_10[i]/1000.0,
		(float)Log_11[i]/1000.0,(float)Log_12[i]/1000.0,(float)Log_13[i]/1000.0,(float)Log_14[i]/1000.0);
*/
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i],Log_11[i],Log_12[i]);
 8009f3c:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 8009f40:	4a5e      	ldr	r2, [pc, #376]	@ (800a0bc <log_read2+0x190>)
 8009f42:	009b      	lsls	r3, r3, #2
 8009f44:	4413      	add	r3, r2
 8009f46:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f7f6 fb25 	bl	8000598 <__aeabi_f2d>
 8009f4e:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i],Log_11[i],Log_12[i]);
 8009f52:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 8009f56:	4a5a      	ldr	r2, [pc, #360]	@ (800a0c0 <log_read2+0x194>)
 8009f58:	009b      	lsls	r3, r3, #2
 8009f5a:	4413      	add	r3, r2
 8009f5c:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f7f6 fb1a 	bl	8000598 <__aeabi_f2d>
 8009f64:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i],Log_11[i],Log_12[i]);
 8009f68:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 8009f6c:	4a55      	ldr	r2, [pc, #340]	@ (800a0c4 <log_read2+0x198>)
 8009f6e:	009b      	lsls	r3, r3, #2
 8009f70:	4413      	add	r3, r2
 8009f72:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8009f74:	4618      	mov	r0, r3
 8009f76:	f7f6 fb0f 	bl	8000598 <__aeabi_f2d>
 8009f7a:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i],Log_11[i],Log_12[i]);
 8009f7e:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 8009f82:	4a51      	ldr	r2, [pc, #324]	@ (800a0c8 <log_read2+0x19c>)
 8009f84:	009b      	lsls	r3, r3, #2
 8009f86:	4413      	add	r3, r2
 8009f88:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	f7f6 fb04 	bl	8000598 <__aeabi_f2d>
 8009f90:	e9c7 0108 	strd	r0, r1, [r7, #32]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i],Log_11[i],Log_12[i]);
 8009f94:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 8009f98:	4a4c      	ldr	r2, [pc, #304]	@ (800a0cc <log_read2+0x1a0>)
 8009f9a:	009b      	lsls	r3, r3, #2
 8009f9c:	4413      	add	r3, r2
 8009f9e:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f7f6 faf9 	bl	8000598 <__aeabi_f2d>
 8009fa6:	e9c7 0106 	strd	r0, r1, [r7, #24]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i],Log_11[i],Log_12[i]);
 8009faa:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 8009fae:	4a48      	ldr	r2, [pc, #288]	@ (800a0d0 <log_read2+0x1a4>)
 8009fb0:	009b      	lsls	r3, r3, #2
 8009fb2:	4413      	add	r3, r2
 8009fb4:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	f7f6 faee 	bl	8000598 <__aeabi_f2d>
 8009fbc:	e9c7 0104 	strd	r0, r1, [r7, #16]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i],Log_11[i],Log_12[i]);
 8009fc0:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 8009fc4:	4a43      	ldr	r2, [pc, #268]	@ (800a0d4 <log_read2+0x1a8>)
 8009fc6:	009b      	lsls	r3, r3, #2
 8009fc8:	4413      	add	r3, r2
 8009fca:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8009fcc:	4618      	mov	r0, r3
 8009fce:	f7f6 fae3 	bl	8000598 <__aeabi_f2d>
 8009fd2:	e9c7 0102 	strd	r0, r1, [r7, #8]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i],Log_11[i],Log_12[i]);
 8009fd6:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 8009fda:	4a3f      	ldr	r2, [pc, #252]	@ (800a0d8 <log_read2+0x1ac>)
 8009fdc:	009b      	lsls	r3, r3, #2
 8009fde:	4413      	add	r3, r2
 8009fe0:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	f7f6 fad8 	bl	8000598 <__aeabi_f2d>
 8009fe8:	e9c7 0100 	strd	r0, r1, [r7]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i],Log_11[i],Log_12[i]);
 8009fec:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 8009ff0:	4a3a      	ldr	r2, [pc, #232]	@ (800a0dc <log_read2+0x1b0>)
 8009ff2:	009b      	lsls	r3, r3, #2
 8009ff4:	4413      	add	r3, r2
 8009ff6:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	f7f6 facd 	bl	8000598 <__aeabi_f2d>
 8009ffe:	4682      	mov	sl, r0
 800a000:	468b      	mov	fp, r1
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i],Log_11[i],Log_12[i]);
 800a002:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 800a006:	4a36      	ldr	r2, [pc, #216]	@ (800a0e0 <log_read2+0x1b4>)
 800a008:	009b      	lsls	r3, r3, #2
 800a00a:	4413      	add	r3, r2
 800a00c:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 800a00e:	4618      	mov	r0, r3
 800a010:	f7f6 fac2 	bl	8000598 <__aeabi_f2d>
 800a014:	4680      	mov	r8, r0
 800a016:	4689      	mov	r9, r1
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i],Log_11[i],Log_12[i]);
 800a018:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 800a01c:	4a31      	ldr	r2, [pc, #196]	@ (800a0e4 <log_read2+0x1b8>)
 800a01e:	009b      	lsls	r3, r3, #2
 800a020:	4413      	add	r3, r2
 800a022:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 800a024:	4618      	mov	r0, r3
 800a026:	f7f6 fab7 	bl	8000598 <__aeabi_f2d>
 800a02a:	4604      	mov	r4, r0
 800a02c:	460d      	mov	r5, r1
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i],Log_11[i],Log_12[i]);
 800a02e:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 800a032:	4a2d      	ldr	r2, [pc, #180]	@ (800a0e8 <log_read2+0x1bc>)
 800a034:	009b      	lsls	r3, r3, #2
 800a036:	4413      	add	r3, r2
 800a038:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 800a03a:	4618      	mov	r0, r3
 800a03c:	f7f6 faac 	bl	8000598 <__aeabi_f2d>
 800a040:	4602      	mov	r2, r0
 800a042:	460b      	mov	r3, r1
 800a044:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
 800a048:	e9cd 4512 	strd	r4, r5, [sp, #72]	@ 0x48
 800a04c:	e9cd 8910 	strd	r8, r9, [sp, #64]	@ 0x40
 800a050:	e9cd ab0e 	strd	sl, fp, [sp, #56]	@ 0x38
 800a054:	ed97 7b00 	vldr	d7, [r7]
 800a058:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a05c:	ed97 7b02 	vldr	d7, [r7, #8]
 800a060:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a064:	ed97 7b04 	vldr	d7, [r7, #16]
 800a068:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a06c:	ed97 7b06 	vldr	d7, [r7, #24]
 800a070:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a074:	ed97 7b08 	vldr	d7, [r7, #32]
 800a078:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a07c:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 800a080:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a084:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 800a088:	ed8d 7b00 	vstr	d7, [sp]
 800a08c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a090:	4816      	ldr	r0, [pc, #88]	@ (800a0ec <log_read2+0x1c0>)
 800a092:	f013 fdfb 	bl	801dc8c <iprintf>
		
		i++;
 800a096:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 800a09a:	b29b      	uxth	r3, r3
 800a09c:	3301      	adds	r3, #1
 800a09e:	b29b      	uxth	r3, r3
 800a0a0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	while(i<log_num){
 800a0a4:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 800a0a8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800a0ac:	f6ff af46 	blt.w	8009f3c <log_read2+0x10>
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
		i++;
	}
*/
}
 800a0b0:	bf00      	nop
 800a0b2:	bf00      	nop
 800a0b4:	3748      	adds	r7, #72	@ 0x48
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a0bc:	2000040c 	.word	0x2000040c
 800a0c0:	2000234c 	.word	0x2000234c
 800a0c4:	2000428c 	.word	0x2000428c
 800a0c8:	200061cc 	.word	0x200061cc
 800a0cc:	2000810c 	.word	0x2000810c
 800a0d0:	2000a04c 	.word	0x2000a04c
 800a0d4:	2000bf8c 	.word	0x2000bf8c
 800a0d8:	2000decc 	.word	0x2000decc
 800a0dc:	2000fe0c 	.word	0x2000fe0c
 800a0e0:	20011d4c 	.word	0x20011d4c
 800a0e4:	20013c8c 	.word	0x20013c8c
 800a0e8:	20015bcc 	.word	0x20015bcc
 800a0ec:	08021b18 	.word	0x08021b18

0800a0f0 <SYS_start>:
uint8_t		WallHitFlag = 0; //0 = not wall_hit

extern uint8_t			SLA_Count;

void SYS_start( void )
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	af00      	add	r7, sp, #0
	/*  */
	printf(" ------------------------------\r\n");
 800a0f4:	4825      	ldr	r0, [pc, #148]	@ (800a18c <SYS_start+0x9c>)
 800a0f6:	f013 fe39 	bl	801dd6c <puts>
	printf(" | Robo Name  : hankyo2       |\r\n");
 800a0fa:	4825      	ldr	r0, [pc, #148]	@ (800a190 <SYS_start+0xa0>)
 800a0fc:	f013 fe36 	bl	801dd6c <puts>
	printf(" | Developer  : sho sato      |\r\n");
 800a100:	4824      	ldr	r0, [pc, #144]	@ (800a194 <SYS_start+0xa4>)
 800a102:	f013 fe33 	bl	801dd6c <puts>
	printf(" | Version    : ver1          |\r\n");
 800a106:	4824      	ldr	r0, [pc, #144]	@ (800a198 <SYS_start+0xa8>)
 800a108:	f013 fe30 	bl	801dd6c <puts>
	printf(" | Project By : RT Corporation|\r\n");
 800a10c:	4823      	ldr	r0, [pc, #140]	@ (800a19c <SYS_start+0xac>)
 800a10e:	f013 fe2d 	bl	801dd6c <puts>
	printf(" ------------------------------\r\n");	
 800a112:	481e      	ldr	r0, [pc, #120]	@ (800a18c <SYS_start+0x9c>)
 800a114:	f013 fe2a 	bl	801dd6c <puts>

	printf("\r\n turn 45 \r\r");
 800a118:	4821      	ldr	r0, [pc, #132]	@ (800a1a0 <SYS_start+0xb0>)
 800a11a:	f013 fdb7 	bl	801dc8c <iprintf>
	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 2.00f,3000*PI, SLA_45 );
 800a11e:	2001      	movs	r0, #1
 800a120:	eddf 1a20 	vldr	s3, [pc, #128]	@ 800a1a4 <SYS_start+0xb4>
 800a124:	eeb0 1a00 	vmov.f32	s2, #0	@ 0x40000000  2.0
 800a128:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 800a1a8 <SYS_start+0xb8>
 800a12c:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800a1ac <SYS_start+0xbc>
 800a130:	f7f8 fc06 	bl	8002940 <PARAM_makeSra>
	printf("\r\n turn 90 \r\r");		
 800a134:	481e      	ldr	r0, [pc, #120]	@ (800a1b0 <SYS_start+0xc0>)
 800a136:	f013 fda9 	bl	801dc8c <iprintf>
	PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 3.50f,3000*PI,  SLA_90 );	
 800a13a:	2000      	movs	r0, #0
 800a13c:	eddf 1a19 	vldr	s3, [pc, #100]	@ 800a1a4 <SYS_start+0xb4>
 800a140:	eeb0 1a0c 	vmov.f32	s2, #12	@ 0x40600000  3.5
 800a144:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 800a1b4 <SYS_start+0xc4>
 800a148:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 800a1ac <SYS_start+0xbc>
 800a14c:	f7f8 fbf8 	bl	8002940 <PARAM_makeSra>
//	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f, SLA_90 );
	printf("\r\n turn 135 \r\r");	
 800a150:	4819      	ldr	r0, [pc, #100]	@ (800a1b8 <SYS_start+0xc8>)
 800a152:	f013 fd9b 	bl	801dc8c <iprintf>
	PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 4.00f,3000*PI,  SLA_135 );	
 800a156:	2002      	movs	r0, #2
 800a158:	eddf 1a12 	vldr	s3, [pc, #72]	@ 800a1a4 <SYS_start+0xb4>
 800a15c:	eeb1 1a00 	vmov.f32	s2, #16	@ 0x40800000  4.0
 800a160:	eddf 0a14 	vldr	s1, [pc, #80]	@ 800a1b4 <SYS_start+0xc4>
 800a164:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 800a1ac <SYS_start+0xbc>
 800a168:	f7f8 fbea 	bl	8002940 <PARAM_makeSra>
	printf("\r\n turn N90 \r\r");	
 800a16c:	4813      	ldr	r0, [pc, #76]	@ (800a1bc <SYS_start+0xcc>)
 800a16e:	f013 fd8d 	bl	801dc8c <iprintf>
	PARAM_makeSra( (float)SEARCH_SPEED, 300.0f, 5.00f,3500*PI,  SLA_N90 );		
 800a172:	2003      	movs	r0, #3
 800a174:	eddf 1a12 	vldr	s3, [pc, #72]	@ 800a1c0 <SYS_start+0xd0>
 800a178:	eeb1 1a04 	vmov.f32	s2, #20	@ 0x40a00000  5.0
 800a17c:	eddf 0a11 	vldr	s1, [pc, #68]	@ 800a1c4 <SYS_start+0xd4>
 800a180:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 800a1ac <SYS_start+0xbc>
 800a184:	f7f8 fbdc 	bl	8002940 <PARAM_makeSra>
	printf("\r\n turn 135 \r\r");	
	PARAM_makeSra( 0.5, 750.0f, 10.00f,3000*PI,  SLA_135 );	
	printf("\r\n turn N90 \r\r");	
	PARAM_makeSra( 0.5, 800.0f, 11.00f,3000*PI,  SLA_N90 );	
*/
}
 800a188:	bf00      	nop
 800a18a:	bd80      	pop	{r7, pc}
 800a18c:	08021b64 	.word	0x08021b64
 800a190:	08021b88 	.word	0x08021b88
 800a194:	08021bac 	.word	0x08021bac
 800a198:	08021bd0 	.word	0x08021bd0
 800a19c:	08021bf4 	.word	0x08021bf4
 800a1a0:	08021c18 	.word	0x08021c18
 800a1a4:	46134315 	.word	0x46134315
 800a1a8:	43160000 	.word	0x43160000
 800a1ac:	3e99999a 	.word	0x3e99999a
 800a1b0:	08021c28 	.word	0x08021c28
 800a1b4:	43480000 	.word	0x43480000
 800a1b8:	08021c38 	.word	0x08021c38
 800a1bc:	08021c48 	.word	0x08021c48
 800a1c0:	462bce43 	.word	0x462bce43
 800a1c4:	43960000 	.word	0x43960000

0800a1c8 <MODE_inc>:

void MODE_inc( void )
{
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	af00      	add	r7, sp, #0
	en_Mode++;		// ??
 800a1cc:	4b35      	ldr	r3, [pc, #212]	@ (800a2a4 <MODE_inc+0xdc>)
 800a1ce:	781b      	ldrb	r3, [r3, #0]
 800a1d0:	3301      	adds	r3, #1
 800a1d2:	b2da      	uxtb	r2, r3
 800a1d4:	4b33      	ldr	r3, [pc, #204]	@ (800a2a4 <MODE_inc+0xdc>)
 800a1d6:	701a      	strb	r2, [r3, #0]

	/* ? */
	if( MODE_MAX == en_Mode ){
 800a1d8:	4b32      	ldr	r3, [pc, #200]	@ (800a2a4 <MODE_inc+0xdc>)
 800a1da:	781b      	ldrb	r3, [r3, #0]
 800a1dc:	2b08      	cmp	r3, #8
 800a1de:	d102      	bne.n	800a1e6 <MODE_inc+0x1e>
		en_Mode = MODE_0;
 800a1e0:	4b30      	ldr	r3, [pc, #192]	@ (800a2a4 <MODE_inc+0xdc>)
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	701a      	strb	r2, [r3, #0]
	}

	/*  */
	switch( en_Mode ){
 800a1e6:	4b2f      	ldr	r3, [pc, #188]	@ (800a2a4 <MODE_inc+0xdc>)
 800a1e8:	781b      	ldrb	r3, [r3, #0]
 800a1ea:	2b07      	cmp	r3, #7
 800a1ec:	d857      	bhi.n	800a29e <MODE_inc+0xd6>
 800a1ee:	a201      	add	r2, pc, #4	@ (adr r2, 800a1f4 <MODE_inc+0x2c>)
 800a1f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1f4:	0800a215 	.word	0x0800a215
 800a1f8:	0800a221 	.word	0x0800a221
 800a1fc:	0800a233 	.word	0x0800a233
 800a200:	0800a245 	.word	0x0800a245
 800a204:	0800a257 	.word	0x0800a257
 800a208:	0800a269 	.word	0x0800a269
 800a20c:	0800a27b 	.word	0x0800a27b
 800a210:	0800a28d 	.word	0x0800a28d

		case MODE_0:
			SetLED(0x00 | NowModeLed);
 800a214:	4b24      	ldr	r3, [pc, #144]	@ (800a2a8 <MODE_inc+0xe0>)
 800a216:	781b      	ldrb	r3, [r3, #0]
 800a218:	4618      	mov	r0, r3
 800a21a:	f7f7 fe5d 	bl	8001ed8 <SetLED>
			break;
 800a21e:	e03f      	b.n	800a2a0 <MODE_inc+0xd8>

		case MODE_1:
			SetLED((0x01<<1) | NowModeLed);
 800a220:	4b21      	ldr	r3, [pc, #132]	@ (800a2a8 <MODE_inc+0xe0>)
 800a222:	781b      	ldrb	r3, [r3, #0]
 800a224:	f043 0302 	orr.w	r3, r3, #2
 800a228:	b2db      	uxtb	r3, r3
 800a22a:	4618      	mov	r0, r3
 800a22c:	f7f7 fe54 	bl	8001ed8 <SetLED>
			break;
 800a230:	e036      	b.n	800a2a0 <MODE_inc+0xd8>

		case MODE_2:
			SetLED((0x02<<1) | NowModeLed);
 800a232:	4b1d      	ldr	r3, [pc, #116]	@ (800a2a8 <MODE_inc+0xe0>)
 800a234:	781b      	ldrb	r3, [r3, #0]
 800a236:	f043 0304 	orr.w	r3, r3, #4
 800a23a:	b2db      	uxtb	r3, r3
 800a23c:	4618      	mov	r0, r3
 800a23e:	f7f7 fe4b 	bl	8001ed8 <SetLED>
			break;
 800a242:	e02d      	b.n	800a2a0 <MODE_inc+0xd8>

		case MODE_3:
			SetLED((0x03<<1) | NowModeLed);
 800a244:	4b18      	ldr	r3, [pc, #96]	@ (800a2a8 <MODE_inc+0xe0>)
 800a246:	781b      	ldrb	r3, [r3, #0]
 800a248:	f043 0306 	orr.w	r3, r3, #6
 800a24c:	b2db      	uxtb	r3, r3
 800a24e:	4618      	mov	r0, r3
 800a250:	f7f7 fe42 	bl	8001ed8 <SetLED>
			break;
 800a254:	e024      	b.n	800a2a0 <MODE_inc+0xd8>

		case MODE_4:
			SetLED((0x04<<1) | NowModeLed);
 800a256:	4b14      	ldr	r3, [pc, #80]	@ (800a2a8 <MODE_inc+0xe0>)
 800a258:	781b      	ldrb	r3, [r3, #0]
 800a25a:	f043 0308 	orr.w	r3, r3, #8
 800a25e:	b2db      	uxtb	r3, r3
 800a260:	4618      	mov	r0, r3
 800a262:	f7f7 fe39 	bl	8001ed8 <SetLED>
			break;
 800a266:	e01b      	b.n	800a2a0 <MODE_inc+0xd8>

		case MODE_5:
			SetLED((0x05<<1) | NowModeLed);
 800a268:	4b0f      	ldr	r3, [pc, #60]	@ (800a2a8 <MODE_inc+0xe0>)
 800a26a:	781b      	ldrb	r3, [r3, #0]
 800a26c:	f043 030a 	orr.w	r3, r3, #10
 800a270:	b2db      	uxtb	r3, r3
 800a272:	4618      	mov	r0, r3
 800a274:	f7f7 fe30 	bl	8001ed8 <SetLED>
			break;
 800a278:	e012      	b.n	800a2a0 <MODE_inc+0xd8>

		case MODE_6:
			SetLED((0x06<<1) | NowModeLed);
 800a27a:	4b0b      	ldr	r3, [pc, #44]	@ (800a2a8 <MODE_inc+0xe0>)
 800a27c:	781b      	ldrb	r3, [r3, #0]
 800a27e:	f043 030c 	orr.w	r3, r3, #12
 800a282:	b2db      	uxtb	r3, r3
 800a284:	4618      	mov	r0, r3
 800a286:	f7f7 fe27 	bl	8001ed8 <SetLED>
			break;
 800a28a:	e009      	b.n	800a2a0 <MODE_inc+0xd8>

		case MODE_7:
			SetLED((0x07<<1) | NowModeLed);
 800a28c:	4b06      	ldr	r3, [pc, #24]	@ (800a2a8 <MODE_inc+0xe0>)
 800a28e:	781b      	ldrb	r3, [r3, #0]
 800a290:	f043 030e 	orr.w	r3, r3, #14
 800a294:	b2db      	uxtb	r3, r3
 800a296:	4618      	mov	r0, r3
 800a298:	f7f7 fe1e 	bl	8001ed8 <SetLED>
			break;
 800a29c:	e000      	b.n	800a2a0 <MODE_inc+0xd8>

		default:
			break;
 800a29e:	bf00      	nop
	}
}
 800a2a0:	bf00      	nop
 800a2a2:	bd80      	pop	{r7, pc}
 800a2a4:	20017b28 	.word	0x20017b28
 800a2a8:	2000000c 	.word	0x2000000c
 800a2ac:	00000000 	.word	0x00000000

0800a2b0 <CountUP_mode>:

bool CountUP_mode(void){
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	af00      	add	r7, sp, #0
	if(Get_NowDistR()>0.01){
 800a2b4:	f7fc f8c8 	bl	8006448 <Get_NowDistR>
 800a2b8:	ee10 3a10 	vmov	r3, s0
 800a2bc:	4618      	mov	r0, r3
 800a2be:	f7f6 f96b 	bl	8000598 <__aeabi_f2d>
 800a2c2:	a307      	add	r3, pc, #28	@ (adr r3, 800a2e0 <CountUP_mode+0x30>)
 800a2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2c8:	f7f6 fc4e 	bl	8000b68 <__aeabi_dcmpgt>
 800a2cc:	4603      	mov	r3, r0
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d003      	beq.n	800a2da <CountUP_mode+0x2a>
    CTRL_clrNowData();
 800a2d2:	f7fc f9af 	bl	8006634 <CTRL_clrNowData>
    return TRUE;
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	e000      	b.n	800a2dc <CountUP_mode+0x2c>
  }else{
    return FALSE;
 800a2da:	2300      	movs	r3, #0
  }
}
 800a2dc:	4618      	mov	r0, r3
 800a2de:	bd80      	pop	{r7, pc}
 800a2e0:	47ae147b 	.word	0x47ae147b
 800a2e4:	3f847ae1 	.word	0x3f847ae1

0800a2e8 <MODE_speed_parameter>:
	float				trgt_speed,
	float				sla_sp_90,
	float				sla_sp_45,
	float				sla_sp_135,
	float				sla_sp_N90
){
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b086      	sub	sp, #24
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	4603      	mov	r3, r0
 800a2f0:	ed87 0a04 	vstr	s0, [r7, #16]
 800a2f4:	edc7 0a03 	vstr	s1, [r7, #12]
 800a2f8:	ed87 1a02 	vstr	s2, [r7, #8]
 800a2fc:	edc7 1a01 	vstr	s3, [r7, #4]
 800a300:	ed87 2a00 	vstr	s4, [r7]
 800a304:	75fb      	strb	r3, [r7, #23]
 800a306:	460b      	mov	r3, r1
 800a308:	75bb      	strb	r3, [r7, #22]
 800a30a:	4613      	mov	r3, r2
 800a30c:	757b      	strb	r3, [r7, #21]
	PARAM_setSpeedType( PARAM_ST,   speed_para );							// [] ?
 800a30e:	7dfb      	ldrb	r3, [r7, #23]
 800a310:	4619      	mov	r1, r3
 800a312:	2015      	movs	r0, #21
 800a314:	f7f8 fa72 	bl	80027fc <PARAM_setSpeedType>
	PARAM_setSpeedType( PARAM_TRUN, turn_para );							// [] ?
 800a318:	7dbb      	ldrb	r3, [r7, #22]
 800a31a:	4619      	mov	r1, r3
 800a31c:	2016      	movs	r0, #22
 800a31e:	f7f8 fa6d 	bl	80027fc <PARAM_setSpeedType>
	PARAM_setSpeedType( PARAM_SLA,  sla_para );							// [] ?
 800a322:	7d7b      	ldrb	r3, [r7, #21]
 800a324:	4619      	mov	r1, r3
 800a326:	2017      	movs	r0, #23
 800a328:	f7f8 fa68 	bl	80027fc <PARAM_setSpeedType>
	MOT_setTrgtSpeed(trgt_speed);
 800a32c:	ed97 0a04 	vldr	s0, [r7, #16]
 800a330:	f006 ff1a 	bl	8011168 <MOT_setTrgtSpeed>
	MOT_setSlaStaSpeed( sla_sp_90, SLA_90);							// ??
 800a334:	2000      	movs	r0, #0
 800a336:	ed97 0a03 	vldr	s0, [r7, #12]
 800a33a:	f006 feb3 	bl	80110a4 <MOT_setSlaStaSpeed>
	MOT_setSlaStaSpeed( sla_sp_45, SLA_45);
 800a33e:	2001      	movs	r0, #1
 800a340:	ed97 0a02 	vldr	s0, [r7, #8]
 800a344:	f006 feae 	bl	80110a4 <MOT_setSlaStaSpeed>
	MOT_setSlaStaSpeed( sla_sp_135, SLA_135);
 800a348:	2002      	movs	r0, #2
 800a34a:	ed97 0a01 	vldr	s0, [r7, #4]
 800a34e:	f006 fea9 	bl	80110a4 <MOT_setSlaStaSpeed>
	MOT_setSlaStaSpeed( sla_sp_N90, SLA_N90);
 800a352:	2003      	movs	r0, #3
 800a354:	ed97 0a00 	vldr	s0, [r7]
 800a358:	f006 fea4 	bl	80110a4 <MOT_setSlaStaSpeed>
		
}
 800a35c:	bf00      	nop
 800a35e:	3718      	adds	r7, #24
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}

0800a364 <MODE_exe_m0>:

void MODE_exe_m0( void )
{
 800a364:	b5b0      	push	{r4, r5, r7, lr}
 800a366:	b082      	sub	sp, #8
 800a368:	af02      	add	r7, sp, #8
	enMAP_HEAD_DIR		en_endDir2;
	GYRO_SetRef();
 800a36a:	f7ff fb69 	bl	8009a40 <GYRO_SetRef>

	CTRL_clrData();
 800a36e:	f7fc f8f1 	bl	8006554 <CTRL_clrData>
	CTRL_clrAngleErrSum();
 800a372:	f7fc f937 	bl	80065e4 <CTRL_clrAngleErrSum>
	CTRL_clrSpeedErrSum();
 800a376:	f7fc f949 	bl	800660c <CTRL_clrSpeedErrSum>
	CTRL_clrNowData();
 800a37a:	f7fc f95b 	bl	8006634 <CTRL_clrNowData>
	/*  */
	switch( en_Mode ){
 800a37e:	4bed      	ldr	r3, [pc, #948]	@ (800a734 <MODE_exe_m0+0x3d0>)
 800a380:	781b      	ldrb	r3, [r3, #0]
 800a382:	2b07      	cmp	r3, #7
 800a384:	f200 81d1 	bhi.w	800a72a <MODE_exe_m0+0x3c6>
 800a388:	a201      	add	r2, pc, #4	@ (adr r2, 800a390 <MODE_exe_m0+0x2c>)
 800a38a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a38e:	bf00      	nop
 800a390:	0800a3b1 	.word	0x0800a3b1
 800a394:	0800a435 	.word	0x0800a435
 800a398:	0800a477 	.word	0x0800a477
 800a39c:	0800a483 	.word	0x0800a483
 800a3a0:	0800a4d1 	.word	0x0800a4d1
 800a3a4:	0800a539 	.word	0x0800a539
 800a3a8:	0800a6c3 	.word	0x0800a6c3
 800a3ac:	0800a723 	.word	0x0800a723

		case MODE_0:
			SetLED(0x0e);
 800a3b0:	200e      	movs	r0, #14
 800a3b2:	f7f7 fd91 	bl	8001ed8 <SetLED>
			CTRL_clrNowData();
 800a3b6:	f7fc f93d 	bl	8006634 <CTRL_clrNowData>
			CTRL_clrData();
 800a3ba:	f7fc f8cb 	bl	8006554 <CTRL_clrData>
//			LL_TIM_EnableIT_UPDATE(TIM4);
//			LL_TIM_EnableCounter(TIM4);
			printf("\n");
 800a3be:	200a      	movs	r0, #10
 800a3c0:	f013 fc76 	bl	801dcb0 <putchar>
			LL_mDelay(1000);
 800a3c4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800a3c8:	f011 fb6a 	bl	801baa0 <LL_mDelay>
			GYRO_SetRef();
 800a3cc:	f7ff fb38 	bl	8009a40 <GYRO_SetRef>
			while(1){
				printf("gyro%5.2f ref%5.2f ",
					GYRO_getNowAngle(),GYRO_getRef()
 800a3d0:	f7ff fbae 	bl	8009b30 <GYRO_getNowAngle>
 800a3d4:	ee10 3a10 	vmov	r3, s0
				printf("gyro%5.2f ref%5.2f ",
 800a3d8:	4618      	mov	r0, r3
 800a3da:	f7f6 f8dd 	bl	8000598 <__aeabi_f2d>
 800a3de:	4604      	mov	r4, r0
 800a3e0:	460d      	mov	r5, r1
					GYRO_getNowAngle(),GYRO_getRef()
 800a3e2:	f7ff fbb3 	bl	8009b4c <GYRO_getRef>
 800a3e6:	ee10 3a10 	vmov	r3, s0
				printf("gyro%5.2f ref%5.2f ",
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	f7f6 f8d4 	bl	8000598 <__aeabi_f2d>
 800a3f0:	4602      	mov	r2, r0
 800a3f2:	460b      	mov	r3, r1
 800a3f4:	e9cd 2300 	strd	r2, r3, [sp]
 800a3f8:	4622      	mov	r2, r4
 800a3fa:	462b      	mov	r3, r5
 800a3fc:	48ce      	ldr	r0, [pc, #824]	@ (800a738 <MODE_exe_m0+0x3d4>)
 800a3fe:	f013 fc45 	bl	801dc8c <iprintf>
				);
				printf("err %5.2f ",GYRO_getSpeedErr());
 800a402:	f7ff fb49 	bl	8009a98 <GYRO_getSpeedErr>
 800a406:	ee10 3a10 	vmov	r3, s0
 800a40a:	4618      	mov	r0, r3
 800a40c:	f7f6 f8c4 	bl	8000598 <__aeabi_f2d>
 800a410:	4602      	mov	r2, r0
 800a412:	460b      	mov	r3, r1
 800a414:	48c9      	ldr	r0, [pc, #804]	@ (800a73c <MODE_exe_m0+0x3d8>)
 800a416:	f013 fc39 	bl	801dc8c <iprintf>
				printf("s_val%x\r",Get_s_gyro());
 800a41a:	f7ff fa47 	bl	80098ac <Get_s_gyro>
 800a41e:	4603      	mov	r3, r0
 800a420:	4619      	mov	r1, r3
 800a422:	48c7      	ldr	r0, [pc, #796]	@ (800a740 <MODE_exe_m0+0x3dc>)
 800a424:	f013 fc32 	bl	801dc8c <iprintf>
				LL_mDelay( 500 );
 800a428:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800a42c:	f011 fb38 	bl	801baa0 <LL_mDelay>
				printf("gyro%5.2f ref%5.2f ",
 800a430:	bf00      	nop
 800a432:	e7cd      	b.n	800a3d0 <MODE_exe_m0+0x6c>
			}
			break;

		case MODE_1:
			SetLED(0x0e);
 800a434:	200e      	movs	r0, #14
 800a436:	f7f7 fd4f 	bl	8001ed8 <SetLED>
			printf("\n");
 800a43a:	200a      	movs	r0, #10
 800a43c:	f013 fc38 	bl	801dcb0 <putchar>
			LL_mDelay(1000);
 800a440:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800a444:	f011 fb2c 	bl	801baa0 <LL_mDelay>
			SetLED(0x00);
 800a448:	2000      	movs	r0, #0
 800a44a:	f7f7 fd45 	bl	8001ed8 <SetLED>
			while(1){
				printf("  ENC_R%5d ENC_L%5d \r", 
					Get_encoder_value(EN_R),Get_encoder_value(EN_L)
 800a44e:	2001      	movs	r0, #1
 800a450:	f7ff f9ee 	bl	8009830 <Get_encoder_value>
 800a454:	4603      	mov	r3, r0
				printf("  ENC_R%5d ENC_L%5d \r", 
 800a456:	461c      	mov	r4, r3
					Get_encoder_value(EN_R),Get_encoder_value(EN_L)
 800a458:	2000      	movs	r0, #0
 800a45a:	f7ff f9e9 	bl	8009830 <Get_encoder_value>
 800a45e:	4603      	mov	r3, r0
				printf("  ENC_R%5d ENC_L%5d \r", 
 800a460:	461a      	mov	r2, r3
 800a462:	4621      	mov	r1, r4
 800a464:	48b7      	ldr	r0, [pc, #732]	@ (800a744 <MODE_exe_m0+0x3e0>)
 800a466:	f013 fc11 	bl	801dc8c <iprintf>
				);
				LL_mDelay( 500 );
 800a46a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800a46e:	f011 fb17 	bl	801baa0 <LL_mDelay>
				printf("  ENC_R%5d ENC_L%5d \r", 
 800a472:	bf00      	nop
 800a474:	e7eb      	b.n	800a44e <MODE_exe_m0+0xea>
			}
			break;

		case MODE_2:
			SetLED(0x0e);
 800a476:	200e      	movs	r0, #14
 800a478:	f7f7 fd2e 	bl	8001ed8 <SetLED>
			log_read2();
 800a47c:	f7ff fd56 	bl	8009f2c <log_read2>
			break;
 800a480:	e154      	b.n	800a72c <MODE_exe_m0+0x3c8>

		case MODE_3:
			SetLED(0x0e);
 800a482:	200e      	movs	r0, #14
 800a484:	f7f7 fd28 	bl	8001ed8 <SetLED>
			log_flag_on();
 800a488:	f7ff fd38 	bl	8009efc <log_flag_on>

			DCM_setDirCcw( DCM_R );
 800a48c:	2000      	movs	r0, #0
 800a48e:	f7ff f956 	bl	800973e <DCM_setDirCcw>
			DCM_setPwmDuty( DCM_R, 280 );
 800a492:	f44f 718c 	mov.w	r1, #280	@ 0x118
 800a496:	2000      	movs	r0, #0
 800a498:	f7ff f992 	bl	80097c0 <DCM_setPwmDuty>
			DCM_setDirCw( DCM_L );
 800a49c:	2001      	movs	r0, #1
 800a49e:	f7ff f93b 	bl	8009718 <DCM_setDirCw>
			DCM_setPwmDuty( DCM_L, 280 );
 800a4a2:	f44f 718c 	mov.w	r1, #280	@ 0x118
 800a4a6:	2001      	movs	r0, #1
 800a4a8:	f7ff f98a 	bl	80097c0 <DCM_setPwmDuty>

			LL_mDelay(2000);
 800a4ac:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800a4b0:	f011 faf6 	bl	801baa0 <LL_mDelay>
			DCM_setPwmDuty( DCM_R, 0 );
 800a4b4:	2100      	movs	r1, #0
 800a4b6:	2000      	movs	r0, #0
 800a4b8:	f7ff f982 	bl	80097c0 <DCM_setPwmDuty>
			DCM_setPwmDuty( DCM_L, 0 );
 800a4bc:	2100      	movs	r1, #0
 800a4be:	2001      	movs	r0, #1
 800a4c0:	f7ff f97e 	bl	80097c0 <DCM_setPwmDuty>

			log_flag_off();
 800a4c4:	f7ff fd26 	bl	8009f14 <log_flag_off>
			SetLED(0x0e);
 800a4c8:	200e      	movs	r0, #14
 800a4ca:	f7f7 fd05 	bl	8001ed8 <SetLED>
			break;
 800a4ce:	e12d      	b.n	800a72c <MODE_exe_m0+0x3c8>

		case MODE_4:
			SetLED(0x0e);
 800a4d0:	200e      	movs	r0, #14
 800a4d2:	f7f7 fd01 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_VERY_SLOW,PARAM_VERY_SLOW,PARAM_VERY_SLOW,SEARCH_SPEED,
 800a4d6:	ed9f 2a9c 	vldr	s4, [pc, #624]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a4da:	eddf 1a9b 	vldr	s3, [pc, #620]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a4de:	ed9f 1a9a 	vldr	s2, [pc, #616]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a4e2:	eddf 0a99 	vldr	s1, [pc, #612]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a4e6:	ed9f 0a98 	vldr	s0, [pc, #608]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	2100      	movs	r1, #0
 800a4ee:	2000      	movs	r0, #0
 800a4f0:	f7ff fefa 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							// [] ?
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							// [] ?
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );							// [] ?
*/
			SetLED(0x00);
 800a4f4:	2000      	movs	r0, #0
 800a4f6:	f7f7 fcef 	bl	8001ed8 <SetLED>
			LL_mDelay(500);
 800a4fa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800a4fe:	f011 facf 	bl	801baa0 <LL_mDelay>
			CTRL_clrData();
 800a502:	f7fc f827 	bl	8006554 <CTRL_clrData>
			CTRL_clrAngleErrSum();
 800a506:	f7fc f86d 	bl	80065e4 <CTRL_clrAngleErrSum>
			CTRL_clrSpeedErrSum();
 800a50a:	f7fc f87f 	bl	800660c <CTRL_clrSpeedErrSum>
			CTRL_clrNowData();
 800a50e:	f7fc f891 	bl	8006634 <CTRL_clrNowData>
			log_flag_on();
 800a512:	f7ff fcf3 	bl	8009efc <log_flag_on>
			MOT_turn(MOT_R90);
			LL_mDelay(500);
			MOT_turn(MOT_L90);
			LL_mDelay(500);
*/
			MOT_setTrgtSpeed(SEARCH_SPEED/4.0);		// 
 800a516:	ed9f 0a8d 	vldr	s0, [pc, #564]	@ 800a74c <MODE_exe_m0+0x3e8>
 800a51a:	f006 fe25 	bl	8011168 <MOT_setTrgtSpeed>
			MOT_goBlock_FinSpeed(0.2,0);
 800a51e:	eddf 0a8c 	vldr	s1, [pc, #560]	@ 800a750 <MODE_exe_m0+0x3ec>
 800a522:	ed9f 0a8c 	vldr	s0, [pc, #560]	@ 800a754 <MODE_exe_m0+0x3f0>
 800a526:	f005 f8f1 	bl	800f70c <MOT_goBlock_FinSpeed>
			MOT_setTrgtSpeed(SEARCH_SPEED);		// 
 800a52a:	ed9f 0a87 	vldr	s0, [pc, #540]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a52e:	f006 fe1b 	bl	8011168 <MOT_setTrgtSpeed>
			log_flag_off();
 800a532:	f7ff fcef 	bl	8009f14 <log_flag_off>
			break;
 800a536:	e0f9      	b.n	800a72c <MODE_exe_m0+0x3c8>

		case MODE_5:
			SetLED(0x0e);
 800a538:	200e      	movs	r0, #14
 800a53a:	f7f7 fccd 	bl	8001ed8 <SetLED>

			printf("\r\n turn 45 \r\r");
 800a53e:	4886      	ldr	r0, [pc, #536]	@ (800a758 <MODE_exe_m0+0x3f4>)
 800a540:	f013 fba4 	bl	801dc8c <iprintf>
			PARAM_makeSra( 0.5, 550.0f, 7.50f,3000*PI,  SLA_45 );
 800a544:	2001      	movs	r0, #1
 800a546:	eddf 1a85 	vldr	s3, [pc, #532]	@ 800a75c <MODE_exe_m0+0x3f8>
 800a54a:	eeb1 1a0e 	vmov.f32	s2, #30	@ 0x40f00000  7.5
 800a54e:	eddf 0a84 	vldr	s1, [pc, #528]	@ 800a760 <MODE_exe_m0+0x3fc>
 800a552:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800a556:	f7f8 f9f3 	bl	8002940 <PARAM_makeSra>
			printf("\r\n turn 90 \r\r");		
 800a55a:	4882      	ldr	r0, [pc, #520]	@ (800a764 <MODE_exe_m0+0x400>)
 800a55c:	f013 fb96 	bl	801dc8c <iprintf>
			PARAM_makeSra( 0.5, 700.0f, 10.00f,3000*PI,  SLA_90 );	
 800a560:	2000      	movs	r0, #0
 800a562:	eddf 1a7e 	vldr	s3, [pc, #504]	@ 800a75c <MODE_exe_m0+0x3f8>
 800a566:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 800a56a:	eddf 0a7f 	vldr	s1, [pc, #508]	@ 800a768 <MODE_exe_m0+0x404>
 800a56e:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800a572:	f7f8 f9e5 	bl	8002940 <PARAM_makeSra>
		//	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f,3000*PI,  SLA_90 );
			printf("\r\n turn 135 \r\r");	
 800a576:	487d      	ldr	r0, [pc, #500]	@ (800a76c <MODE_exe_m0+0x408>)
 800a578:	f013 fb88 	bl	801dc8c <iprintf>
			PARAM_makeSra( 0.5, 750.0f, 10.00f,3000*PI,  SLA_135 );	
 800a57c:	2002      	movs	r0, #2
 800a57e:	eddf 1a77 	vldr	s3, [pc, #476]	@ 800a75c <MODE_exe_m0+0x3f8>
 800a582:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 800a586:	eddf 0a7a 	vldr	s1, [pc, #488]	@ 800a770 <MODE_exe_m0+0x40c>
 800a58a:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800a58e:	f7f8 f9d7 	bl	8002940 <PARAM_makeSra>
			printf("\r\n turn N90 \r\r");	
 800a592:	4878      	ldr	r0, [pc, #480]	@ (800a774 <MODE_exe_m0+0x410>)
 800a594:	f013 fb7a 	bl	801dc8c <iprintf>
			PARAM_makeSra( 0.5, 800.0f, 11.00f,3000*PI,  SLA_N90 );	
 800a598:	2003      	movs	r0, #3
 800a59a:	eddf 1a70 	vldr	s3, [pc, #448]	@ 800a75c <MODE_exe_m0+0x3f8>
 800a59e:	eeb2 1a06 	vmov.f32	s2, #38	@ 0x41300000  11.0
 800a5a2:	eddf 0a75 	vldr	s1, [pc, #468]	@ 800a778 <MODE_exe_m0+0x414>
 800a5a6:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800a5aa:	f7f8 f9c9 	bl	8002940 <PARAM_makeSra>
			MODE_speed_parameter(PARAM_VERY_FAST,PARAM_VERY_SLOW,PARAM_NORMAL,SEARCH_SPEED*4.0,
 800a5ae:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 800a5b2:	eef6 1a00 	vmov.f32	s3, #96	@ 0x3f000000  0.5
 800a5b6:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 800a5ba:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 800a5be:	ed9f 0a6f 	vldr	s0, [pc, #444]	@ 800a77c <MODE_exe_m0+0x418>
 800a5c2:	2202      	movs	r2, #2
 800a5c4:	2100      	movs	r1, #0
 800a5c6:	2004      	movs	r0, #4
 800a5c8:	f7ff fe8e 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( 0.5, SLA_N90);
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							// [] ?
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							// [] ?
			PARAM_setSpeedType( PARAM_SLA,  PARAM_NORMAL );							// [] ?
*/
			SetLED(0x00);
 800a5cc:	2000      	movs	r0, #0
 800a5ce:	f7f7 fc83 	bl	8001ed8 <SetLED>
			LL_mDelay(500);
 800a5d2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800a5d6:	f011 fa63 	bl	801baa0 <LL_mDelay>
			CTRL_clrData();
 800a5da:	f7fb ffbb 	bl	8006554 <CTRL_clrData>
			CTRL_clrAngleErrSum();
 800a5de:	f7fc f801 	bl	80065e4 <CTRL_clrAngleErrSum>
			CTRL_clrSpeedErrSum();
 800a5e2:	f7fc f813 	bl	800660c <CTRL_clrSpeedErrSum>
			CTRL_clrNowData();
 800a5e6:	f7fc f825 	bl	8006634 <CTRL_clrNowData>
			Set_DutyTIM8(600);
 800a5ea:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800a5ee:	f7fb fccf 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(2000);
 800a5f2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800a5f6:	f011 fa53 	bl	801baa0 <LL_mDelay>
			log_flag_on();
 800a5fa:	f7ff fc7f 	bl	8009efc <log_flag_on>
			MOT_goSkewBlock_FinSpeed(0.5, 0.5);
			MOT_goSla(MOT_R90S_N, PARAM_getSra( SLA_N90 ));
			MOT_goSkewBlock_FinSpeed(0.5, 0);
*/

			MOT_goBlock_FinSpeed(0.5, 0.5);
 800a5fe:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 800a602:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800a606:	f005 f881 	bl	800f70c <MOT_goBlock_FinSpeed>
			MOT_goSla(MOT_R135S_S2N, PARAM_getSra( SLA_135 ));
 800a60a:	2002      	movs	r0, #2
 800a60c:	f7f9 fc74 	bl	8003ef8 <PARAM_getSra>
 800a610:	4603      	mov	r3, r0
 800a612:	4619      	mov	r1, r3
 800a614:	2008      	movs	r0, #8
 800a616:	f006 fe2f 	bl	8011278 <MOT_goSla>
			MOT_goSkewBlock_FinSpeed(0.5, 0);
 800a61a:	eddf 0a4d 	vldr	s1, [pc, #308]	@ 800a750 <MODE_exe_m0+0x3ec>
 800a61e:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800a622:	f005 f885 	bl	800f730 <MOT_goSkewBlock_FinSpeed>

			log_flag_off();
 800a626:	f7ff fc75 	bl	8009f14 <log_flag_off>

			Set_DutyTIM8(0);
 800a62a:	2000      	movs	r0, #0
 800a62c:	f7fb fcb0 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(2000);
 800a630:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800a634:	f011 fa34 	bl	801baa0 <LL_mDelay>

			PARAM_makeSra( (float)SEARCH_SPEED, 100.0f, 2.50f,3000*PI,  SLA_45 );
 800a638:	2001      	movs	r0, #1
 800a63a:	eddf 1a48 	vldr	s3, [pc, #288]	@ 800a75c <MODE_exe_m0+0x3f8>
 800a63e:	eeb0 1a04 	vmov.f32	s2, #4	@ 0x40200000  2.5
 800a642:	eddf 0a4f 	vldr	s1, [pc, #316]	@ 800a780 <MODE_exe_m0+0x41c>
 800a646:	ed9f 0a40 	vldr	s0, [pc, #256]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a64a:	f7f8 f979 	bl	8002940 <PARAM_makeSra>
			printf("\r\n turn 90 \r\r");		
 800a64e:	4845      	ldr	r0, [pc, #276]	@ (800a764 <MODE_exe_m0+0x400>)
 800a650:	f013 fb1c 	bl	801dc8c <iprintf>
			PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 3.50f,3000*PI,  SLA_90 );	
 800a654:	2000      	movs	r0, #0
 800a656:	eddf 1a41 	vldr	s3, [pc, #260]	@ 800a75c <MODE_exe_m0+0x3f8>
 800a65a:	eeb0 1a0c 	vmov.f32	s2, #12	@ 0x40600000  3.5
 800a65e:	eddf 0a49 	vldr	s1, [pc, #292]	@ 800a784 <MODE_exe_m0+0x420>
 800a662:	ed9f 0a39 	vldr	s0, [pc, #228]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a666:	f7f8 f96b 	bl	8002940 <PARAM_makeSra>
		//	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f,3000*PI,  SLA_90 );
			printf("\r\n turn 135 \r\r");	
 800a66a:	4840      	ldr	r0, [pc, #256]	@ (800a76c <MODE_exe_m0+0x408>)
 800a66c:	f013 fb0e 	bl	801dc8c <iprintf>
			PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 4.00f,3000*PI,  SLA_135 );	
 800a670:	2002      	movs	r0, #2
 800a672:	eddf 1a3a 	vldr	s3, [pc, #232]	@ 800a75c <MODE_exe_m0+0x3f8>
 800a676:	eeb1 1a00 	vmov.f32	s2, #16	@ 0x40800000  4.0
 800a67a:	eddf 0a42 	vldr	s1, [pc, #264]	@ 800a784 <MODE_exe_m0+0x420>
 800a67e:	ed9f 0a32 	vldr	s0, [pc, #200]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a682:	f7f8 f95d 	bl	8002940 <PARAM_makeSra>
			printf("\r\n turn N90 \r\r");	
 800a686:	483b      	ldr	r0, [pc, #236]	@ (800a774 <MODE_exe_m0+0x410>)
 800a688:	f013 fb00 	bl	801dc8c <iprintf>
			PARAM_makeSra( (float)SEARCH_SPEED, 300.0f, 4.00f,3000*PI,  SLA_N90 );		
 800a68c:	2003      	movs	r0, #3
 800a68e:	eddf 1a33 	vldr	s3, [pc, #204]	@ 800a75c <MODE_exe_m0+0x3f8>
 800a692:	eeb1 1a00 	vmov.f32	s2, #16	@ 0x40800000  4.0
 800a696:	eddf 0a3c 	vldr	s1, [pc, #240]	@ 800a788 <MODE_exe_m0+0x424>
 800a69a:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a69e:	f7f8 f94f 	bl	8002940 <PARAM_makeSra>
			MODE_speed_parameter(PARAM_VERY_FAST,PARAM_VERY_SLOW,PARAM_NORMAL,SEARCH_SPEED,
 800a6a2:	ed9f 2a29 	vldr	s4, [pc, #164]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a6a6:	eddf 1a28 	vldr	s3, [pc, #160]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a6aa:	ed9f 1a27 	vldr	s2, [pc, #156]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a6ae:	eddf 0a26 	vldr	s1, [pc, #152]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a6b2:	ed9f 0a25 	vldr	s0, [pc, #148]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a6b6:	2202      	movs	r2, #2
 800a6b8:	2100      	movs	r1, #0
 800a6ba:	2004      	movs	r0, #4
 800a6bc:	f7ff fe14 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_90);							// ??
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_45);
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_135);
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);
*/
			break;
 800a6c0:	e034      	b.n	800a72c <MODE_exe_m0+0x3c8>

		case MODE_6:
			SetLED(0x0e);
 800a6c2:	200e      	movs	r0, #14
 800a6c4:	f7f7 fc08 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_SLOW,PARAM_VERY_SLOW,PARAM_SLOW,SEARCH_SPEED,
 800a6c8:	ed9f 2a1f 	vldr	s4, [pc, #124]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a6cc:	eddf 1a1e 	vldr	s3, [pc, #120]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a6d0:	ed9f 1a1d 	vldr	s2, [pc, #116]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a6d4:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a6d8:	ed9f 0a1b 	vldr	s0, [pc, #108]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a6dc:	2201      	movs	r2, #1
 800a6de:	2100      	movs	r1, #0
 800a6e0:	2001      	movs	r0, #1
 800a6e2:	f7ff fe01 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							// [] ?
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							// [] ?
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							// [] ?
*/
			SetLED(0x00);
 800a6e6:	2000      	movs	r0, #0
 800a6e8:	f7f7 fbf6 	bl	8001ed8 <SetLED>
			LL_mDelay(500);
 800a6ec:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800a6f0:	f011 f9d6 	bl	801baa0 <LL_mDelay>
			CTRL_clrData();
 800a6f4:	f7fb ff2e 	bl	8006554 <CTRL_clrData>
			CTRL_clrAngleErrSum();
 800a6f8:	f7fb ff74 	bl	80065e4 <CTRL_clrAngleErrSum>
			CTRL_clrSpeedErrSum();
 800a6fc:	f7fb ff86 	bl	800660c <CTRL_clrSpeedErrSum>
			CTRL_clrNowData();
 800a700:	f7fb ff98 	bl	8006634 <CTRL_clrNowData>
			log_flag_on();
 800a704:	f7ff fbfa 	bl	8009efc <log_flag_on>

			MOT_setTrgtSpeed( SEARCH_SPEED );
 800a708:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 800a748 <MODE_exe_m0+0x3e4>
 800a70c:	f006 fd2c 	bl	8011168 <MOT_setTrgtSpeed>
			MOT_goBlock_FinSpeed(15.0, 0);
 800a710:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 800a750 <MODE_exe_m0+0x3ec>
 800a714:	eeb2 0a0e 	vmov.f32	s0, #46	@ 0x41700000  15.0
 800a718:	f004 fff8 	bl	800f70c <MOT_goBlock_FinSpeed>
/*
			MOT_goBlock_FinSpeed(0.5, SEARCH_SPEED);
			MOT_goSla(MOT_R135S_S2N, PARAM_getSra( SLA_135 ));
			MOT_goSkewBlock_FinSpeed(0.5, 0);
*/
			log_flag_off();
 800a71c:	f7ff fbfa 	bl	8009f14 <log_flag_off>
			break;
 800a720:	e004      	b.n	800a72c <MODE_exe_m0+0x3c8>

		case MODE_7:
			SetLED(0x0e);
 800a722:	200e      	movs	r0, #14
 800a724:	f7f7 fbd8 	bl	8001ed8 <SetLED>
			//cant use
			break;
 800a728:	e000      	b.n	800a72c <MODE_exe_m0+0x3c8>

		default:
			break;
 800a72a:	bf00      	nop
	}
}
 800a72c:	bf00      	nop
 800a72e:	46bd      	mov	sp, r7
 800a730:	bdb0      	pop	{r4, r5, r7, pc}
 800a732:	bf00      	nop
 800a734:	20017b28 	.word	0x20017b28
 800a738:	08021c58 	.word	0x08021c58
 800a73c:	08021c6c 	.word	0x08021c6c
 800a740:	08021c78 	.word	0x08021c78
 800a744:	08021c84 	.word	0x08021c84
 800a748:	3e99999a 	.word	0x3e99999a
 800a74c:	3d99999a 	.word	0x3d99999a
 800a750:	00000000 	.word	0x00000000
 800a754:	3e4ccccd 	.word	0x3e4ccccd
 800a758:	08021c18 	.word	0x08021c18
 800a75c:	46134315 	.word	0x46134315
 800a760:	44098000 	.word	0x44098000
 800a764:	08021c28 	.word	0x08021c28
 800a768:	442f0000 	.word	0x442f0000
 800a76c:	08021c38 	.word	0x08021c38
 800a770:	443b8000 	.word	0x443b8000
 800a774:	08021c48 	.word	0x08021c48
 800a778:	44480000 	.word	0x44480000
 800a77c:	3f99999a 	.word	0x3f99999a
 800a780:	42c80000 	.word	0x42c80000
 800a784:	43480000 	.word	0x43480000
 800a788:	43960000 	.word	0x43960000

0800a78c <MODE_exe_m1>:

void MODE_exe_m1( void )
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b086      	sub	sp, #24
 800a790:	af02      	add	r7, sp, #8
	enMAP_HEAD_DIR		en_endDir2;

	uint64_t data =0;
 800a792:	f04f 0200 	mov.w	r2, #0
 800a796:	f04f 0300 	mov.w	r3, #0
 800a79a:	e9c7 2302 	strd	r2, r3, [r7, #8]

	GYRO_SetRef();
 800a79e:	f7ff f94f 	bl	8009a40 <GYRO_SetRef>
	CTRL_clrData();
 800a7a2:	f7fb fed7 	bl	8006554 <CTRL_clrData>
	CTRL_clrAngleErrSum();
 800a7a6:	f7fb ff1d 	bl	80065e4 <CTRL_clrAngleErrSum>
	CTRL_clrSpeedErrSum();
 800a7aa:	f7fb ff2f 	bl	800660c <CTRL_clrSpeedErrSum>
	CTRL_clrNowData();
 800a7ae:	f7fb ff41 	bl	8006634 <CTRL_clrNowData>

	switch( en_Mode ){
 800a7b2:	4b30      	ldr	r3, [pc, #192]	@ (800a874 <MODE_exe_m1+0xe8>)
 800a7b4:	781b      	ldrb	r3, [r3, #0]
 800a7b6:	2b07      	cmp	r3, #7
 800a7b8:	d857      	bhi.n	800a86a <MODE_exe_m1+0xde>
 800a7ba:	a201      	add	r2, pc, #4	@ (adr r2, 800a7c0 <MODE_exe_m1+0x34>)
 800a7bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7c0:	0800a7e1 	.word	0x0800a7e1
 800a7c4:	0800a7e9 	.word	0x0800a7e9
 800a7c8:	0800a7f5 	.word	0x0800a7f5
 800a7cc:	0800a801 	.word	0x0800a801
 800a7d0:	0800a80d 	.word	0x0800a80d
 800a7d4:	0800a819 	.word	0x0800a819
 800a7d8:	0800a85b 	.word	0x0800a85b
 800a7dc:	0800a863 	.word	0x0800a863

		case MODE_0:
			SetLED(0x0e);
 800a7e0:	200e      	movs	r0, #14
 800a7e2:	f7f7 fb79 	bl	8001ed8 <SetLED>
			break;
 800a7e6:	e041      	b.n	800a86c <MODE_exe_m1+0xe0>

		case MODE_1:
			SetLED(0x0e);
 800a7e8:	200e      	movs	r0, #14
 800a7ea:	f7f7 fb75 	bl	8001ed8 <SetLED>
			Map_Erase();
 800a7ee:	f00c f945 	bl	8016a7c <Map_Erase>
			break;
 800a7f2:	e03b      	b.n	800a86c <MODE_exe_m1+0xe0>

		case MODE_2:
			SetLED(0x0e);
 800a7f4:	200e      	movs	r0, #14
 800a7f6:	f7f7 fb6f 	bl	8001ed8 <SetLED>
			MAP_showLog();
 800a7fa:	f00c f9b1 	bl	8016b60 <MAP_showLog>
			break;
 800a7fe:	e035      	b.n	800a86c <MODE_exe_m1+0xe0>

		case MODE_3:
			SetLED(0x0e);
 800a800:	200e      	movs	r0, #14
 800a802:	f7f7 fb69 	bl	8001ed8 <SetLED>
			Map_Copy();
 800a806:	f00c f913 	bl	8016a30 <Map_Copy>
			break;
 800a80a:	e02f      	b.n	800a86c <MODE_exe_m1+0xe0>

		case MODE_4:
			SetLED(0x0e);
 800a80c:	200e      	movs	r0, #14
 800a80e:	f7f7 fb63 	bl	8001ed8 <SetLED>
			Map_Write();
 800a812:	f00c f8f9 	bl	8016a08 <Map_Write>
			break;
 800a816:	e029      	b.n	800a86c <MODE_exe_m1+0xe0>

		case MODE_5:
			SetLED(0x0e);
 800a818:	200e      	movs	r0, #14
 800a81a:	f7f7 fb5d 	bl	8001ed8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800a81e:	2200      	movs	r2, #0
 800a820:	2100      	movs	r1, #0
 800a822:	2000      	movs	r0, #0
 800a824:	f00c f97a 	bl	8016b1c <MAP_setPos>
			MAP_Goalsize(1);
 800a828:	2001      	movs	r0, #1
 800a82a:	f00d fe47 	bl	80184bc <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800a82e:	2201      	movs	r2, #1
 800a830:	2107      	movs	r1, #7
 800a832:	2008      	movs	r0, #8
 800a834:	f00c ff36 	bl	80176a4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800a838:	1dfb      	adds	r3, r7, #7
 800a83a:	9301      	str	r3, [sp, #4]
 800a83c:	2307      	movs	r3, #7
 800a83e:	9300      	str	r3, [sp, #0]
 800a840:	2308      	movs	r3, #8
 800a842:	2200      	movs	r2, #0
 800a844:	2100      	movs	r1, #0
 800a846:	2000      	movs	r0, #0
 800a848:	f009 fcd4 	bl	80141f4 <MAP_makeCmdList>
			MAP_makeSlaCmdList();													// ???
 800a84c:	f009 ff2a 	bl	80146a4 <MAP_makeSlaCmdList>
			MAP_makeSkewCmdList();													
 800a850:	f00a f8a4 	bl	801499c <MAP_makeSkewCmdList>
			MAP_showCmdLog();
 800a854:	f009 fc7e 	bl	8014154 <MAP_showCmdLog>
			break;
 800a858:	e008      	b.n	800a86c <MODE_exe_m1+0xe0>

		case MODE_6:
			SetLED(0x0e);
 800a85a:	200e      	movs	r0, #14
 800a85c:	f7f7 fb3c 	bl	8001ed8 <SetLED>
			break;
 800a860:	e004      	b.n	800a86c <MODE_exe_m1+0xe0>

		case MODE_7:
			SetLED(0x0e);
 800a862:	200e      	movs	r0, #14
 800a864:	f7f7 fb38 	bl	8001ed8 <SetLED>
			//cant use
			break;
 800a868:	e000      	b.n	800a86c <MODE_exe_m1+0xe0>

		default:
			break;
 800a86a:	bf00      	nop
	}
}
 800a86c:	bf00      	nop
 800a86e:	3710      	adds	r7, #16
 800a870:	46bd      	mov	sp, r7
 800a872:	bd80      	pop	{r7, pc}
 800a874:	20017b28 	.word	0x20017b28

0800a878 <MODE_exe_m2>:

void MODE_exe_m2( void )
{
 800a878:	b580      	push	{r7, lr}
 800a87a:	b086      	sub	sp, #24
 800a87c:	af02      	add	r7, sp, #8
	enMAP_HEAD_DIR		en_endDir2;

	uint64_t data =0;
 800a87e:	f04f 0200 	mov.w	r2, #0
 800a882:	f04f 0300 	mov.w	r3, #0
 800a886:	e9c7 2302 	strd	r2, r3, [r7, #8]
	Min_in = 0;
 800a88a:	4bbc      	ldr	r3, [pc, #752]	@ (800ab7c <MODE_exe_m2+0x304>)
 800a88c:	2200      	movs	r2, #0
 800a88e:	701a      	strb	r2, [r3, #0]
	Sec_in = 0;
 800a890:	4bbb      	ldr	r3, [pc, #748]	@ (800ab80 <MODE_exe_m2+0x308>)
 800a892:	2200      	movs	r2, #0
 800a894:	701a      	strb	r2, [r3, #0]
	Msec_in = 0;
 800a896:	4bbb      	ldr	r3, [pc, #748]	@ (800ab84 <MODE_exe_m2+0x30c>)
 800a898:	2200      	movs	r2, #0
 800a89a:	801a      	strh	r2, [r3, #0]

	GYRO_SetRef();
 800a89c:	f7ff f8d0 	bl	8009a40 <GYRO_SetRef>
	CTRL_clrData();
 800a8a0:	f7fb fe58 	bl	8006554 <CTRL_clrData>
	CTRL_clrAngleErrSum();
 800a8a4:	f7fb fe9e 	bl	80065e4 <CTRL_clrAngleErrSum>
	CTRL_clrSpeedErrSum();
 800a8a8:	f7fb feb0 	bl	800660c <CTRL_clrSpeedErrSum>
	CTRL_clrNowData();
 800a8ac:	f7fb fec2 	bl	8006634 <CTRL_clrNowData>

	switch( en_Mode ){
 800a8b0:	4bb5      	ldr	r3, [pc, #724]	@ (800ab88 <MODE_exe_m2+0x310>)
 800a8b2:	781b      	ldrb	r3, [r3, #0]
 800a8b4:	2b07      	cmp	r3, #7
 800a8b6:	f200 82b7 	bhi.w	800ae28 <MODE_exe_m2+0x5b0>
 800a8ba:	a201      	add	r2, pc, #4	@ (adr r2, 800a8c0 <MODE_exe_m2+0x48>)
 800a8bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8c0:	0800a8e1 	.word	0x0800a8e1
 800a8c4:	0800a9b7 	.word	0x0800a9b7
 800a8c8:	0800aa95 	.word	0x0800aa95
 800a8cc:	0800ab6b 	.word	0x0800ab6b
 800a8d0:	0800ab73 	.word	0x0800ab73
 800a8d4:	0800ab91 	.word	0x0800ab91
 800a8d8:	0800ac67 	.word	0x0800ac67
 800a8dc:	0800ae21 	.word	0x0800ae21

		case MODE_0://only adachi
			SetLED(0x0e);
 800a8e0:	200e      	movs	r0, #14
 800a8e2:	f7f7 faf9 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_VERY_SLOW,PARAM_VERY_SLOW,PARAM_VERY_SLOW,SEARCH_SPEED,
 800a8e6:	ed9f 2aa9 	vldr	s4, [pc, #676]	@ 800ab8c <MODE_exe_m2+0x314>
 800a8ea:	eddf 1aa8 	vldr	s3, [pc, #672]	@ 800ab8c <MODE_exe_m2+0x314>
 800a8ee:	ed9f 1aa7 	vldr	s2, [pc, #668]	@ 800ab8c <MODE_exe_m2+0x314>
 800a8f2:	eddf 0aa6 	vldr	s1, [pc, #664]	@ 800ab8c <MODE_exe_m2+0x314>
 800a8f6:	ed9f 0aa5 	vldr	s0, [pc, #660]	@ 800ab8c <MODE_exe_m2+0x314>
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	2100      	movs	r1, #0
 800a8fe:	2000      	movs	r0, #0
 800a900:	f7ff fcf2 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);						
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );							
*/
			SetLED(0x00);
 800a904:	2000      	movs	r0, #0
 800a906:	f7f7 fae7 	bl	8001ed8 <SetLED>
			LL_mDelay(100);
 800a90a:	2064      	movs	r0, #100	@ 0x64
 800a90c:	f011 f8c8 	bl	801baa0 <LL_mDelay>
			MAP_Goalsize(1);
 800a910:	2001      	movs	r0, #1
 800a912:	f00d fdd3 	bl	80184bc <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );						
 800a916:	2200      	movs	r2, #0
 800a918:	2100      	movs	r1, #0
 800a91a:	2000      	movs	r0, #0
 800a91c:	f00c f8fe 	bl	8016b1c <MAP_setPos>

			MAP_searchGoal(GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, SEARCH, SEARCH_SLA );			
 800a920:	2301      	movs	r3, #1
 800a922:	2200      	movs	r2, #0
 800a924:	2107      	movs	r1, #7
 800a926:	2008      	movs	r0, #8
 800a928:	f00e fe16 	bl	8019558 <MAP_searchGoal>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800a92c:	f7f7 fb56 	bl	8001fdc <SW_IsOn_1>
 800a930:	4603      	mov	r3, r0
 800a932:	2b01      	cmp	r3, #1
 800a934:	d006      	beq.n	800a944 <MODE_exe_m2+0xcc>
 800a936:	f7fe fee3 	bl	8009700 <SYS_isOutOfCtrl>
 800a93a:	4603      	mov	r3, r0
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d101      	bne.n	800a944 <MODE_exe_m2+0xcc>
			else{
				Map_Write();
 800a940:	f00c f862 	bl	8016a08 <Map_Write>
			}
			
			SetLED(0x0e);
 800a944:	200e      	movs	r0, #14
 800a946:	f7f7 fac7 	bl	8001ed8 <SetLED>
			MAP_Goalsize(1);
 800a94a:	2001      	movs	r0, #1
 800a94c:	f00d fdb6 	bl	80184bc <MAP_Goalsize>
			SetLED(0x00);
 800a950:	2000      	movs	r0, #0
 800a952:	f7f7 fac1 	bl	8001ed8 <SetLED>

			MAP_searchGoal( 0, 0, SEARCH, SEARCH_SLA );
 800a956:	2301      	movs	r3, #1
 800a958:	2200      	movs	r2, #0
 800a95a:	2100      	movs	r1, #0
 800a95c:	2000      	movs	r0, #0
 800a95e:	f00e fdfb 	bl	8019558 <MAP_searchGoal>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800a962:	f7f7 fb3b 	bl	8001fdc <SW_IsOn_1>
 800a966:	4603      	mov	r3, r0
 800a968:	2b01      	cmp	r3, #1
 800a96a:	f000 825f 	beq.w	800ae2c <MODE_exe_m2+0x5b4>
 800a96e:	f7fe fec7 	bl	8009700 <SYS_isOutOfCtrl>
 800a972:	4603      	mov	r3, r0
 800a974:	2b00      	cmp	r3, #0
 800a976:	f040 8259 	bne.w	800ae2c <MODE_exe_m2+0x5b4>
			else{
				Map_Write();
 800a97a:	f00c f845 	bl	8016a08 <Map_Write>
				MAP_setPos( 0, 0, NORTH );								// 
 800a97e:	2200      	movs	r2, #0
 800a980:	2100      	movs	r1, #0
 800a982:	2000      	movs	r0, #0
 800a984:	f00c f8ca 	bl	8016b1c <MAP_setPos>
				MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800a988:	2201      	movs	r2, #1
 800a98a:	2107      	movs	r1, #7
 800a98c:	2008      	movs	r0, #8
 800a98e:	f00c fe89 	bl	80176a4 <MAP_makeContourMap_run>
				MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800a992:	1dfb      	adds	r3, r7, #7
 800a994:	9301      	str	r3, [sp, #4]
 800a996:	2307      	movs	r3, #7
 800a998:	9300      	str	r3, [sp, #0]
 800a99a:	2308      	movs	r3, #8
 800a99c:	2200      	movs	r2, #0
 800a99e:	2100      	movs	r1, #0
 800a9a0:	2000      	movs	r0, #0
 800a9a2:	f009 fc27 	bl	80141f4 <MAP_makeCmdList>
				MAP_makeSlaCmdList();													// ???
 800a9a6:	f009 fe7d 	bl	80146a4 <MAP_makeSlaCmdList>
				MAP_makeSkewCmdList();
 800a9aa:	f009 fff7 	bl	801499c <MAP_makeSkewCmdList>
				SetLED(0x00);
 800a9ae:	2000      	movs	r0, #0
 800a9b0:	f7f7 fa92 	bl	8001ed8 <SetLED>
			}
			break;
 800a9b4:	e23a      	b.n	800ae2c <MODE_exe_m2+0x5b4>

		case MODE_1://adachi and known 
			SetLED(0x0e);
 800a9b6:	200e      	movs	r0, #14
 800a9b8:	f7f7 fa8e 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_SLOW,PARAM_VERY_SLOW,PARAM_SLOW,SEARCH_SPEED,
 800a9bc:	ed9f 2a73 	vldr	s4, [pc, #460]	@ 800ab8c <MODE_exe_m2+0x314>
 800a9c0:	eddf 1a72 	vldr	s3, [pc, #456]	@ 800ab8c <MODE_exe_m2+0x314>
 800a9c4:	ed9f 1a71 	vldr	s2, [pc, #452]	@ 800ab8c <MODE_exe_m2+0x314>
 800a9c8:	eddf 0a70 	vldr	s1, [pc, #448]	@ 800ab8c <MODE_exe_m2+0x314>
 800a9cc:	ed9f 0a6f 	vldr	s0, [pc, #444]	@ 800ab8c <MODE_exe_m2+0x314>
 800a9d0:	2201      	movs	r2, #1
 800a9d2:	2100      	movs	r1, #0
 800a9d4:	2001      	movs	r0, #1
 800a9d6:	f7ff fc87 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);						
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );	
*/					
			SetLED(0x00);
 800a9da:	2000      	movs	r0, #0
 800a9dc:	f7f7 fa7c 	bl	8001ed8 <SetLED>
			LL_mDelay(100);
 800a9e0:	2064      	movs	r0, #100	@ 0x64
 800a9e2:	f011 f85d 	bl	801baa0 <LL_mDelay>
			MAP_Goalsize(1);
 800a9e6:	2001      	movs	r0, #1
 800a9e8:	f00d fd68 	bl	80184bc <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );							
 800a9ec:	2200      	movs	r2, #0
 800a9ee:	2100      	movs	r1, #0
 800a9f0:	2000      	movs	r0, #0
 800a9f2:	f00c f893 	bl	8016b1c <MAP_setPos>

			MAP_searchGoalKnown(GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, SEARCH, SEARCH_SLA );			
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	2107      	movs	r1, #7
 800a9fc:	2008      	movs	r0, #8
 800a9fe:	f00e ff03 	bl	8019808 <MAP_searchGoalKnown>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800aa02:	f7f7 faeb 	bl	8001fdc <SW_IsOn_1>
 800aa06:	4603      	mov	r3, r0
 800aa08:	2b01      	cmp	r3, #1
 800aa0a:	d006      	beq.n	800aa1a <MODE_exe_m2+0x1a2>
 800aa0c:	f7fe fe78 	bl	8009700 <SYS_isOutOfCtrl>
 800aa10:	4603      	mov	r3, r0
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d101      	bne.n	800aa1a <MODE_exe_m2+0x1a2>
			else{
				Map_Write();
 800aa16:	f00b fff7 	bl	8016a08 <Map_Write>
			}
			
			SetLED(0x0e);
 800aa1a:	200e      	movs	r0, #14
 800aa1c:	f7f7 fa5c 	bl	8001ed8 <SetLED>
			MAP_Goalsize(1);
 800aa20:	2001      	movs	r0, #1
 800aa22:	f00d fd4b 	bl	80184bc <MAP_Goalsize>
			SetLED(0x00);
 800aa26:	2000      	movs	r0, #0
 800aa28:	f7f7 fa56 	bl	8001ed8 <SetLED>
			log_flag_on();
 800aa2c:	f7ff fa66 	bl	8009efc <log_flag_on>
			MAP_searchGoalKnown( 0, 0, SEARCH, SEARCH_SLA );
 800aa30:	2301      	movs	r3, #1
 800aa32:	2200      	movs	r2, #0
 800aa34:	2100      	movs	r1, #0
 800aa36:	2000      	movs	r0, #0
 800aa38:	f00e fee6 	bl	8019808 <MAP_searchGoalKnown>
//			MAP_searchGoal( 0, 0, SEARCH, SEARCH_RETURN );
			log_flag_off();
 800aa3c:	f7ff fa6a 	bl	8009f14 <log_flag_off>
			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800aa40:	f7f7 facc 	bl	8001fdc <SW_IsOn_1>
 800aa44:	4603      	mov	r3, r0
 800aa46:	2b01      	cmp	r3, #1
 800aa48:	f000 81f2 	beq.w	800ae30 <MODE_exe_m2+0x5b8>
 800aa4c:	f7fe fe58 	bl	8009700 <SYS_isOutOfCtrl>
 800aa50:	4603      	mov	r3, r0
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	f040 81ec 	bne.w	800ae30 <MODE_exe_m2+0x5b8>
			else{
				Map_Write();
 800aa58:	f00b ffd6 	bl	8016a08 <Map_Write>
				MAP_setPos( 0, 0, NORTH );								// 
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	2100      	movs	r1, #0
 800aa60:	2000      	movs	r0, #0
 800aa62:	f00c f85b 	bl	8016b1c <MAP_setPos>
				MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800aa66:	2201      	movs	r2, #1
 800aa68:	2107      	movs	r1, #7
 800aa6a:	2008      	movs	r0, #8
 800aa6c:	f00c fe1a 	bl	80176a4 <MAP_makeContourMap_run>
				MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800aa70:	1dfb      	adds	r3, r7, #7
 800aa72:	9301      	str	r3, [sp, #4]
 800aa74:	2307      	movs	r3, #7
 800aa76:	9300      	str	r3, [sp, #0]
 800aa78:	2308      	movs	r3, #8
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	2100      	movs	r1, #0
 800aa7e:	2000      	movs	r0, #0
 800aa80:	f009 fbb8 	bl	80141f4 <MAP_makeCmdList>
				MAP_makeSlaCmdList();													// ???
 800aa84:	f009 fe0e 	bl	80146a4 <MAP_makeSlaCmdList>
				MAP_makeSkewCmdList();
 800aa88:	f009 ff88 	bl	801499c <MAP_makeSkewCmdList>
				SetLED(0x00);
 800aa8c:	2000      	movs	r0, #0
 800aa8e:	f7f7 fa23 	bl	8001ed8 <SetLED>
			}
			break;
 800aa92:	e1cd      	b.n	800ae30 <MODE_exe_m2+0x5b8>

		case MODE_2://adachi and known and return (cancel return now) 
			SetLED(0x0e);
 800aa94:	200e      	movs	r0, #14
 800aa96:	f7f7 fa1f 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_SLOW,PARAM_VERY_SLOW,PARAM_VERY_SLOW,SEARCH_SPEED,
 800aa9a:	ed9f 2a3c 	vldr	s4, [pc, #240]	@ 800ab8c <MODE_exe_m2+0x314>
 800aa9e:	eddf 1a3b 	vldr	s3, [pc, #236]	@ 800ab8c <MODE_exe_m2+0x314>
 800aaa2:	ed9f 1a3a 	vldr	s2, [pc, #232]	@ 800ab8c <MODE_exe_m2+0x314>
 800aaa6:	eddf 0a39 	vldr	s1, [pc, #228]	@ 800ab8c <MODE_exe_m2+0x314>
 800aaaa:	ed9f 0a38 	vldr	s0, [pc, #224]	@ 800ab8c <MODE_exe_m2+0x314>
 800aaae:	2200      	movs	r2, #0
 800aab0:	2100      	movs	r1, #0
 800aab2:	2001      	movs	r0, #1
 800aab4:	f7ff fc18 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );	
*/						
			SetLED(0x00);
 800aab8:	2000      	movs	r0, #0
 800aaba:	f7f7 fa0d 	bl	8001ed8 <SetLED>
			LL_mDelay(100);
 800aabe:	2064      	movs	r0, #100	@ 0x64
 800aac0:	f010 ffee 	bl	801baa0 <LL_mDelay>
//			PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f,3000*PI,  SLA_90 );
			MAP_Goalsize(1);
 800aac4:	2001      	movs	r0, #1
 800aac6:	f00d fcf9 	bl	80184bc <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );							
 800aaca:	2200      	movs	r2, #0
 800aacc:	2100      	movs	r1, #0
 800aace:	2000      	movs	r0, #0
 800aad0:	f00c f824 	bl	8016b1c <MAP_setPos>

			MAP_searchGoalKnown(GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, SEARCH, SEARCH_SLA );			
 800aad4:	2301      	movs	r3, #1
 800aad6:	2200      	movs	r2, #0
 800aad8:	2107      	movs	r1, #7
 800aada:	2008      	movs	r0, #8
 800aadc:	f00e fe94 	bl	8019808 <MAP_searchGoalKnown>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800aae0:	f7f7 fa7c 	bl	8001fdc <SW_IsOn_1>
 800aae4:	4603      	mov	r3, r0
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d006      	beq.n	800aaf8 <MODE_exe_m2+0x280>
 800aaea:	f7fe fe09 	bl	8009700 <SYS_isOutOfCtrl>
 800aaee:	4603      	mov	r3, r0
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d101      	bne.n	800aaf8 <MODE_exe_m2+0x280>
			else{
				Map_Write();
 800aaf4:	f00b ff88 	bl	8016a08 <Map_Write>
			}
			
			SetLED(0x0e);
 800aaf8:	200e      	movs	r0, #14
 800aafa:	f7f7 f9ed 	bl	8001ed8 <SetLED>
			MAP_Goalsize(1);
 800aafe:	2001      	movs	r0, #1
 800ab00:	f00d fcdc 	bl	80184bc <MAP_Goalsize>
			SetLED(0x00);
 800ab04:	2000      	movs	r0, #0
 800ab06:	f7f7 f9e7 	bl	8001ed8 <SetLED>

			MAP_searchGoalKnown( 0, 0, SEARCH, SEARCH_SLA );
 800ab0a:	2301      	movs	r3, #1
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	2100      	movs	r1, #0
 800ab10:	2000      	movs	r0, #0
 800ab12:	f00e fe79 	bl	8019808 <MAP_searchGoalKnown>
//			MAP_searchGoalKnown( 0, 0, SEARCH, SEARCH_RETURN );

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800ab16:	f7f7 fa61 	bl	8001fdc <SW_IsOn_1>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	2b01      	cmp	r3, #1
 800ab1e:	f000 8189 	beq.w	800ae34 <MODE_exe_m2+0x5bc>
 800ab22:	f7fe fded 	bl	8009700 <SYS_isOutOfCtrl>
 800ab26:	4603      	mov	r3, r0
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	f040 8183 	bne.w	800ae34 <MODE_exe_m2+0x5bc>
			else{
				Map_Write();
 800ab2e:	f00b ff6b 	bl	8016a08 <Map_Write>
				MAP_setPos( 0, 0, NORTH );								// 
 800ab32:	2200      	movs	r2, #0
 800ab34:	2100      	movs	r1, #0
 800ab36:	2000      	movs	r0, #0
 800ab38:	f00b fff0 	bl	8016b1c <MAP_setPos>
				MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800ab3c:	2201      	movs	r2, #1
 800ab3e:	2107      	movs	r1, #7
 800ab40:	2008      	movs	r0, #8
 800ab42:	f00c fdaf 	bl	80176a4 <MAP_makeContourMap_run>
				MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800ab46:	1dfb      	adds	r3, r7, #7
 800ab48:	9301      	str	r3, [sp, #4]
 800ab4a:	2307      	movs	r3, #7
 800ab4c:	9300      	str	r3, [sp, #0]
 800ab4e:	2308      	movs	r3, #8
 800ab50:	2200      	movs	r2, #0
 800ab52:	2100      	movs	r1, #0
 800ab54:	2000      	movs	r0, #0
 800ab56:	f009 fb4d 	bl	80141f4 <MAP_makeCmdList>
				MAP_makeSlaCmdList();													// ???
 800ab5a:	f009 fda3 	bl	80146a4 <MAP_makeSlaCmdList>
				MAP_makeSkewCmdList();
 800ab5e:	f009 ff1d 	bl	801499c <MAP_makeSkewCmdList>
				SetLED(0x00);
 800ab62:	2000      	movs	r0, #0
 800ab64:	f7f7 f9b8 	bl	8001ed8 <SetLED>
			}
			break;
 800ab68:	e164      	b.n	800ae34 <MODE_exe_m2+0x5bc>

		case MODE_3:
			SetLED(0x0e);
 800ab6a:	200e      	movs	r0, #14
 800ab6c:	f7f7 f9b4 	bl	8001ed8 <SetLED>
			
			break;
 800ab70:	e163      	b.n	800ae3a <MODE_exe_m2+0x5c2>

		case MODE_4:
			SetLED(0x0e);
 800ab72:	200e      	movs	r0, #14
 800ab74:	f7f7 f9b0 	bl	8001ed8 <SetLED>

			break;
 800ab78:	e15f      	b.n	800ae3a <MODE_exe_m2+0x5c2>
 800ab7a:	bf00      	nop
 800ab7c:	20000217 	.word	0x20000217
 800ab80:	20000216 	.word	0x20000216
 800ab84:	20000214 	.word	0x20000214
 800ab88:	20017b28 	.word	0x20017b28
 800ab8c:	3e99999a 	.word	0x3e99999a

		case MODE_5://test search
			SetLED(0x0e);
 800ab90:	200e      	movs	r0, #14
 800ab92:	f7f7 f9a1 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_VERY_SLOW,PARAM_VERY_SLOW,PARAM_VERY_SLOW,SEARCH_SPEED,
 800ab96:	ed1f 2a03 	vldr	s4, [pc, #-12]	@ 800ab8c <MODE_exe_m2+0x314>
 800ab9a:	ed5f 1a04 	vldr	s3, [pc, #-16]	@ 800ab8c <MODE_exe_m2+0x314>
 800ab9e:	ed1f 1a05 	vldr	s2, [pc, #-20]	@ 800ab8c <MODE_exe_m2+0x314>
 800aba2:	ed5f 0a06 	vldr	s1, [pc, #-24]	@ 800ab8c <MODE_exe_m2+0x314>
 800aba6:	ed1f 0a07 	vldr	s0, [pc, #-28]	@ 800ab8c <MODE_exe_m2+0x314>
 800abaa:	2200      	movs	r2, #0
 800abac:	2100      	movs	r1, #0
 800abae:	2000      	movs	r0, #0
 800abb0:	f7ff fb9a 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_135);
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );							
*/			SetLED(0x00);
 800abb4:	2000      	movs	r0, #0
 800abb6:	f7f7 f98f 	bl	8001ed8 <SetLED>
			LL_mDelay(100);
 800abba:	2064      	movs	r0, #100	@ 0x64
 800abbc:	f010 ff70 	bl	801baa0 <LL_mDelay>
//			PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f,3000*PI,  SLA_90 );
			MAP_Goalsize(1);
 800abc0:	2001      	movs	r0, #1
 800abc2:	f00d fc7b 	bl	80184bc <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );							
 800abc6:	2200      	movs	r2, #0
 800abc8:	2100      	movs	r1, #0
 800abca:	2000      	movs	r0, #0
 800abcc:	f00b ffa6 	bl	8016b1c <MAP_setPos>

			MAP_searchGoalKnown(2, 0, SEARCH, SEARCH_SLA );			
 800abd0:	2301      	movs	r3, #1
 800abd2:	2200      	movs	r2, #0
 800abd4:	2100      	movs	r1, #0
 800abd6:	2002      	movs	r0, #2
 800abd8:	f00e fe16 	bl	8019808 <MAP_searchGoalKnown>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800abdc:	f7f7 f9fe 	bl	8001fdc <SW_IsOn_1>
 800abe0:	4603      	mov	r3, r0
 800abe2:	2b01      	cmp	r3, #1
 800abe4:	d006      	beq.n	800abf4 <MODE_exe_m2+0x37c>
 800abe6:	f7fe fd8b 	bl	8009700 <SYS_isOutOfCtrl>
 800abea:	4603      	mov	r3, r0
 800abec:	2b00      	cmp	r3, #0
 800abee:	d101      	bne.n	800abf4 <MODE_exe_m2+0x37c>
			else{
				Map_Write();
 800abf0:	f00b ff0a 	bl	8016a08 <Map_Write>
			}
			
			SetLED(0x0e);
 800abf4:	200e      	movs	r0, #14
 800abf6:	f7f7 f96f 	bl	8001ed8 <SetLED>
			MAP_Goalsize(1);
 800abfa:	2001      	movs	r0, #1
 800abfc:	f00d fc5e 	bl	80184bc <MAP_Goalsize>
			SetLED(0x00);
 800ac00:	2000      	movs	r0, #0
 800ac02:	f7f7 f969 	bl	8001ed8 <SetLED>

			MAP_searchGoalKnown( 0, 0, SEARCH, SEARCH_SLA );
 800ac06:	2301      	movs	r3, #1
 800ac08:	2200      	movs	r2, #0
 800ac0a:	2100      	movs	r1, #0
 800ac0c:	2000      	movs	r0, #0
 800ac0e:	f00e fdfb 	bl	8019808 <MAP_searchGoalKnown>
//			MAP_searchGoalKnown( 0, 0, SEARCH, SEARCH_RETURN );

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800ac12:	f7f7 f9e3 	bl	8001fdc <SW_IsOn_1>
 800ac16:	4603      	mov	r3, r0
 800ac18:	2b01      	cmp	r3, #1
 800ac1a:	f000 810d 	beq.w	800ae38 <MODE_exe_m2+0x5c0>
 800ac1e:	f7fe fd6f 	bl	8009700 <SYS_isOutOfCtrl>
 800ac22:	4603      	mov	r3, r0
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	f040 8107 	bne.w	800ae38 <MODE_exe_m2+0x5c0>
			else{
				Map_Write();
 800ac2a:	f00b feed 	bl	8016a08 <Map_Write>
				MAP_setPos( 0, 0, NORTH );								// 
 800ac2e:	2200      	movs	r2, #0
 800ac30:	2100      	movs	r1, #0
 800ac32:	2000      	movs	r0, #0
 800ac34:	f00b ff72 	bl	8016b1c <MAP_setPos>
				MAP_makeContourMap_run( 2, 0, BEST_WAY );					// ?
 800ac38:	2201      	movs	r2, #1
 800ac3a:	2100      	movs	r1, #0
 800ac3c:	2002      	movs	r0, #2
 800ac3e:	f00c fd31 	bl	80176a4 <MAP_makeContourMap_run>
				MAP_makeCmdList( 0, 0, NORTH,2, 0, &en_endDir2 );		// ??
 800ac42:	1dfb      	adds	r3, r7, #7
 800ac44:	9301      	str	r3, [sp, #4]
 800ac46:	2300      	movs	r3, #0
 800ac48:	9300      	str	r3, [sp, #0]
 800ac4a:	2302      	movs	r3, #2
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	2100      	movs	r1, #0
 800ac50:	2000      	movs	r0, #0
 800ac52:	f009 facf 	bl	80141f4 <MAP_makeCmdList>
				MAP_makeSlaCmdList();													// ???
 800ac56:	f009 fd25 	bl	80146a4 <MAP_makeSlaCmdList>
				MAP_makeSkewCmdList();
 800ac5a:	f009 fe9f 	bl	801499c <MAP_makeSkewCmdList>
				SetLED(0x00);
 800ac5e:	2000      	movs	r0, #0
 800ac60:	f7f7 f93a 	bl	8001ed8 <SetLED>
			}
			break;
 800ac64:	e0e8      	b.n	800ae38 <MODE_exe_m2+0x5c0>

		case MODE_6://test
			printf("\r\n turn 45 \r\r");
 800ac66:	4877      	ldr	r0, [pc, #476]	@ (800ae44 <MODE_exe_m2+0x5cc>)
 800ac68:	f013 f810 	bl	801dc8c <iprintf>
			PARAM_makeSra( 0.5, 550.0f, 7.50f,3000*PI,  SLA_45 );
 800ac6c:	2001      	movs	r0, #1
 800ac6e:	eddf 1a76 	vldr	s3, [pc, #472]	@ 800ae48 <MODE_exe_m2+0x5d0>
 800ac72:	eeb1 1a0e 	vmov.f32	s2, #30	@ 0x40f00000  7.5
 800ac76:	eddf 0a75 	vldr	s1, [pc, #468]	@ 800ae4c <MODE_exe_m2+0x5d4>
 800ac7a:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800ac7e:	f7f7 fe5f 	bl	8002940 <PARAM_makeSra>
			printf("\r\n turn 90 \r\r");		
 800ac82:	4873      	ldr	r0, [pc, #460]	@ (800ae50 <MODE_exe_m2+0x5d8>)
 800ac84:	f013 f802 	bl	801dc8c <iprintf>
			PARAM_makeSra( 0.5, 700.0f, 10.00f,3000*PI,  SLA_90 );	
 800ac88:	2000      	movs	r0, #0
 800ac8a:	eddf 1a6f 	vldr	s3, [pc, #444]	@ 800ae48 <MODE_exe_m2+0x5d0>
 800ac8e:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 800ac92:	eddf 0a70 	vldr	s1, [pc, #448]	@ 800ae54 <MODE_exe_m2+0x5dc>
 800ac96:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800ac9a:	f7f7 fe51 	bl	8002940 <PARAM_makeSra>
		//	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f,3000*PI,  SLA_90 );
			printf("\r\n turn 135 \r\r");	
 800ac9e:	486e      	ldr	r0, [pc, #440]	@ (800ae58 <MODE_exe_m2+0x5e0>)
 800aca0:	f012 fff4 	bl	801dc8c <iprintf>
			PARAM_makeSra( 0.5, 750.0f, 10.00f,3000*PI,  SLA_135 );	
 800aca4:	2002      	movs	r0, #2
 800aca6:	eddf 1a68 	vldr	s3, [pc, #416]	@ 800ae48 <MODE_exe_m2+0x5d0>
 800acaa:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 800acae:	eddf 0a6b 	vldr	s1, [pc, #428]	@ 800ae5c <MODE_exe_m2+0x5e4>
 800acb2:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800acb6:	f7f7 fe43 	bl	8002940 <PARAM_makeSra>
			printf("\r\n turn N90 \r\r");	
 800acba:	4869      	ldr	r0, [pc, #420]	@ (800ae60 <MODE_exe_m2+0x5e8>)
 800acbc:	f012 ffe6 	bl	801dc8c <iprintf>
			PARAM_makeSra( 0.5, 800.0f, 11.00f,3000*PI,  SLA_N90 );	
 800acc0:	2003      	movs	r0, #3
 800acc2:	eddf 1a61 	vldr	s3, [pc, #388]	@ 800ae48 <MODE_exe_m2+0x5d0>
 800acc6:	eeb2 1a06 	vmov.f32	s2, #38	@ 0x41300000  11.0
 800acca:	eddf 0a66 	vldr	s1, [pc, #408]	@ 800ae64 <MODE_exe_m2+0x5ec>
 800acce:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800acd2:	f7f7 fe35 	bl	8002940 <PARAM_makeSra>

			Map_Copy();
 800acd6:	f00b feab 	bl	8016a30 <Map_Copy>

			GYRO_SetRef();
 800acda:	f7fe feb1 	bl	8009a40 <GYRO_SetRef>
			CTRL_clrData();
 800acde:	f7fb fc39 	bl	8006554 <CTRL_clrData>
			CTRL_clrAngleErrSum();
 800ace2:	f7fb fc7f 	bl	80065e4 <CTRL_clrAngleErrSum>
			CTRL_clrSpeedErrSum();
 800ace6:	f7fb fc91 	bl	800660c <CTRL_clrSpeedErrSum>
			CTRL_clrNowData();
 800acea:	f7fb fca3 	bl	8006634 <CTRL_clrNowData>
			SetLED(0x0e);
 800acee:	200e      	movs	r0, #14
 800acf0:	f7f7 f8f2 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_FAST,PARAM_VERY_SLOW,PARAM_NORMAL,SEARCH_SPEED*4.0,
 800acf4:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 800acf8:	eef6 1a00 	vmov.f32	s3, #96	@ 0x3f000000  0.5
 800acfc:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 800ad00:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 800ad04:	ed9f 0a58 	vldr	s0, [pc, #352]	@ 800ae68 <MODE_exe_m2+0x5f0>
 800ad08:	2202      	movs	r2, #2
 800ad0a:	2100      	movs	r1, #0
 800ad0c:	2003      	movs	r0, #3
 800ad0e:	f7ff faeb 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( 0.5 , SLA_N90);								
			PARAM_setSpeedType( PARAM_ST,   PARAM_FAST );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_NORMAL );										
*/
			SetLED(0x00);
 800ad12:	2000      	movs	r0, #0
 800ad14:	f7f7 f8e0 	bl	8001ed8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800ad18:	2200      	movs	r2, #0
 800ad1a:	2100      	movs	r1, #0
 800ad1c:	2000      	movs	r0, #0
 800ad1e:	f00b fefd 	bl	8016b1c <MAP_setPos>
			MAP_Goalsize(1);
 800ad22:	2001      	movs	r0, #1
 800ad24:	f00d fbca 	bl	80184bc <MAP_Goalsize>
			MAP_makeContourMap_run( 2, 0, BEST_WAY );					// ?
 800ad28:	2201      	movs	r2, #1
 800ad2a:	2100      	movs	r1, #0
 800ad2c:	2002      	movs	r0, #2
 800ad2e:	f00c fcb9 	bl	80176a4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH,  2, 0, &en_endDir2 );		// ??
 800ad32:	1dfb      	adds	r3, r7, #7
 800ad34:	9301      	str	r3, [sp, #4]
 800ad36:	2300      	movs	r3, #0
 800ad38:	9300      	str	r3, [sp, #0]
 800ad3a:	2302      	movs	r3, #2
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	2100      	movs	r1, #0
 800ad40:	2000      	movs	r0, #0
 800ad42:	f009 fa57 	bl	80141f4 <MAP_makeCmdList>
			MAP_makeSlaCmdList();													// ???
 800ad46:	f009 fcad 	bl	80146a4 <MAP_makeSlaCmdList>
			MAP_makeSkewCmdList();													
 800ad4a:	f009 fe27 	bl	801499c <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800ad4e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800ad52:	f010 fea5 	bl	801baa0 <LL_mDelay>
			Set_DutyTIM8(600);
 800ad56:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800ad5a:	f7fb f919 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(2000);			
 800ad5e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800ad62:	f010 fe9d 	bl	801baa0 <LL_mDelay>

			log_flag_on();										
 800ad66:	f7ff f8c9 	bl	8009efc <log_flag_on>
			MAP_drive( MAP_DRIVE_SKEW );
 800ad6a:	2002      	movs	r0, #2
 800ad6c:	f00a fdcc 	bl	8015908 <MAP_drive>
			log_flag_off();
 800ad70:	f7ff f8d0 	bl	8009f14 <log_flag_off>
			Set_DutyTIM8(0);
 800ad74:	2000      	movs	r0, #0
 800ad76:	f7fb f90b 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(500);
 800ad7a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800ad7e:	f010 fe8f 	bl	801baa0 <LL_mDelay>
			MOT_turn(MOT_R180);
 800ad82:	2002      	movs	r0, #2
 800ad84:	f004 feec 	bl	800fb60 <MOT_turn>
			MAP_actGoalLED();
 800ad88:	f00d fb62 	bl	8018450 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800ad8c:	2000      	movs	r0, #0
 800ad8e:	f7fb f8ff 	bl	8005f90 <Set_DutyTIM8>
			Failsafe_flag_off();
 800ad92:	f7fe fca9 	bl	80096e8 <Failsafe_flag_off>

			PARAM_makeSra( (float)SEARCH_SPEED, 100.0f, 2.50f,3000*PI,  SLA_45 );
 800ad96:	2001      	movs	r0, #1
 800ad98:	eddf 1a2b 	vldr	s3, [pc, #172]	@ 800ae48 <MODE_exe_m2+0x5d0>
 800ad9c:	eeb0 1a04 	vmov.f32	s2, #4	@ 0x40200000  2.5
 800ada0:	eddf 0a32 	vldr	s1, [pc, #200]	@ 800ae6c <MODE_exe_m2+0x5f4>
 800ada4:	ed9f 0a32 	vldr	s0, [pc, #200]	@ 800ae70 <MODE_exe_m2+0x5f8>
 800ada8:	f7f7 fdca 	bl	8002940 <PARAM_makeSra>
			printf("\r\n turn 90 \r\r");		
 800adac:	4828      	ldr	r0, [pc, #160]	@ (800ae50 <MODE_exe_m2+0x5d8>)
 800adae:	f012 ff6d 	bl	801dc8c <iprintf>
			PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 3.50f,3000*PI,  SLA_90 );	
 800adb2:	2000      	movs	r0, #0
 800adb4:	eddf 1a24 	vldr	s3, [pc, #144]	@ 800ae48 <MODE_exe_m2+0x5d0>
 800adb8:	eeb0 1a0c 	vmov.f32	s2, #12	@ 0x40600000  3.5
 800adbc:	eddf 0a2d 	vldr	s1, [pc, #180]	@ 800ae74 <MODE_exe_m2+0x5fc>
 800adc0:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 800ae70 <MODE_exe_m2+0x5f8>
 800adc4:	f7f7 fdbc 	bl	8002940 <PARAM_makeSra>
		//	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f,3000*PI,  SLA_90 );
			printf("\r\n turn 135 \r\r");	
 800adc8:	4823      	ldr	r0, [pc, #140]	@ (800ae58 <MODE_exe_m2+0x5e0>)
 800adca:	f012 ff5f 	bl	801dc8c <iprintf>
			PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 4.00f,3000*PI,  SLA_135 );	
 800adce:	2002      	movs	r0, #2
 800add0:	eddf 1a1d 	vldr	s3, [pc, #116]	@ 800ae48 <MODE_exe_m2+0x5d0>
 800add4:	eeb1 1a00 	vmov.f32	s2, #16	@ 0x40800000  4.0
 800add8:	eddf 0a26 	vldr	s1, [pc, #152]	@ 800ae74 <MODE_exe_m2+0x5fc>
 800addc:	ed9f 0a24 	vldr	s0, [pc, #144]	@ 800ae70 <MODE_exe_m2+0x5f8>
 800ade0:	f7f7 fdae 	bl	8002940 <PARAM_makeSra>
			printf("\r\n turn N90 \r\r");	
 800ade4:	481e      	ldr	r0, [pc, #120]	@ (800ae60 <MODE_exe_m2+0x5e8>)
 800ade6:	f012 ff51 	bl	801dc8c <iprintf>
			PARAM_makeSra( (float)SEARCH_SPEED, 300.0f, 4.00f,3000*PI,  SLA_N90 );		
 800adea:	2003      	movs	r0, #3
 800adec:	eddf 1a16 	vldr	s3, [pc, #88]	@ 800ae48 <MODE_exe_m2+0x5d0>
 800adf0:	eeb1 1a00 	vmov.f32	s2, #16	@ 0x40800000  4.0
 800adf4:	eddf 0a20 	vldr	s1, [pc, #128]	@ 800ae78 <MODE_exe_m2+0x600>
 800adf8:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 800ae70 <MODE_exe_m2+0x5f8>
 800adfc:	f7f7 fda0 	bl	8002940 <PARAM_makeSra>
			MODE_speed_parameter(PARAM_VERY_SLOW,PARAM_VERY_SLOW,PARAM_VERY_SLOW,SEARCH_SPEED,
 800ae00:	ed9f 2a1b 	vldr	s4, [pc, #108]	@ 800ae70 <MODE_exe_m2+0x5f8>
 800ae04:	eddf 1a1a 	vldr	s3, [pc, #104]	@ 800ae70 <MODE_exe_m2+0x5f8>
 800ae08:	ed9f 1a19 	vldr	s2, [pc, #100]	@ 800ae70 <MODE_exe_m2+0x5f8>
 800ae0c:	eddf 0a18 	vldr	s1, [pc, #96]	@ 800ae70 <MODE_exe_m2+0x5f8>
 800ae10:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 800ae70 <MODE_exe_m2+0x5f8>
 800ae14:	2200      	movs	r2, #0
 800ae16:	2100      	movs	r1, #0
 800ae18:	2000      	movs	r0, #0
 800ae1a:	f7ff fa65 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_90);							// ??
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_45);
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_135);
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);
*/
			break;
 800ae1e:	e00c      	b.n	800ae3a <MODE_exe_m2+0x5c2>

		case MODE_7:
			SetLED(0x0e);
 800ae20:	200e      	movs	r0, #14
 800ae22:	f7f7 f859 	bl	8001ed8 <SetLED>
			//cant use
			break;
 800ae26:	e008      	b.n	800ae3a <MODE_exe_m2+0x5c2>

		default:
			break;
 800ae28:	bf00      	nop
 800ae2a:	e006      	b.n	800ae3a <MODE_exe_m2+0x5c2>
			break;
 800ae2c:	bf00      	nop
 800ae2e:	e004      	b.n	800ae3a <MODE_exe_m2+0x5c2>
			break;
 800ae30:	bf00      	nop
 800ae32:	e002      	b.n	800ae3a <MODE_exe_m2+0x5c2>
			break;
 800ae34:	bf00      	nop
 800ae36:	e000      	b.n	800ae3a <MODE_exe_m2+0x5c2>
			break;
 800ae38:	bf00      	nop
	}
}
 800ae3a:	bf00      	nop
 800ae3c:	3710      	adds	r7, #16
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	bd80      	pop	{r7, pc}
 800ae42:	bf00      	nop
 800ae44:	08021c18 	.word	0x08021c18
 800ae48:	46134315 	.word	0x46134315
 800ae4c:	44098000 	.word	0x44098000
 800ae50:	08021c28 	.word	0x08021c28
 800ae54:	442f0000 	.word	0x442f0000
 800ae58:	08021c38 	.word	0x08021c38
 800ae5c:	443b8000 	.word	0x443b8000
 800ae60:	08021c48 	.word	0x08021c48
 800ae64:	44480000 	.word	0x44480000
 800ae68:	3f99999a 	.word	0x3f99999a
 800ae6c:	42c80000 	.word	0x42c80000
 800ae70:	3e99999a 	.word	0x3e99999a
 800ae74:	43480000 	.word	0x43480000
 800ae78:	43960000 	.word	0x43960000

0800ae7c <MODE_exe_m3>:

void MODE_exe_m3( void )
{
 800ae7c:	b580      	push	{r7, lr}
 800ae7e:	b086      	sub	sp, #24
 800ae80:	af02      	add	r7, sp, #8
	enMAP_HEAD_DIR		en_endDir2;

	uint64_t data =0;
 800ae82:	f04f 0200 	mov.w	r2, #0
 800ae86:	f04f 0300 	mov.w	r3, #0
 800ae8a:	e9c7 2302 	strd	r2, r3, [r7, #8]

	Map_Copy();
 800ae8e:	f00b fdcf 	bl	8016a30 <Map_Copy>

	GYRO_SetRef();
 800ae92:	f7fe fdd5 	bl	8009a40 <GYRO_SetRef>
	CTRL_clrData();
 800ae96:	f7fb fb5d 	bl	8006554 <CTRL_clrData>
	CTRL_clrAngleErrSum();
 800ae9a:	f7fb fba3 	bl	80065e4 <CTRL_clrAngleErrSum>
	CTRL_clrSpeedErrSum();
 800ae9e:	f7fb fbb5 	bl	800660c <CTRL_clrSpeedErrSum>
	CTRL_clrNowData();
 800aea2:	f7fb fbc7 	bl	8006634 <CTRL_clrNowData>

	switch( en_Mode ){
 800aea6:	4bd9      	ldr	r3, [pc, #868]	@ (800b20c <MODE_exe_m3+0x390>)
 800aea8:	781b      	ldrb	r3, [r3, #0]
 800aeaa:	2b07      	cmp	r3, #7
 800aeac:	f200 825e 	bhi.w	800b36c <MODE_exe_m3+0x4f0>
 800aeb0:	a201      	add	r2, pc, #4	@ (adr r2, 800aeb8 <MODE_exe_m3+0x3c>)
 800aeb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeb6:	bf00      	nop
 800aeb8:	0800aed9 	.word	0x0800aed9
 800aebc:	0800af7b 	.word	0x0800af7b
 800aec0:	0800b01d 	.word	0x0800b01d
 800aec4:	0800b0bf 	.word	0x0800b0bf
 800aec8:	0800b169 	.word	0x0800b169
 800aecc:	0800b21d 	.word	0x0800b21d
 800aed0:	0800b2bf 	.word	0x0800b2bf
 800aed4:	0800b365 	.word	0x0800b365

		case MODE_0:
			SetLED(0x0e);
 800aed8:	200e      	movs	r0, #14
 800aeda:	f7f6 fffd 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_SLOW,PARAM_VERY_SLOW,PARAM_SLOW,SEARCH_SPEED*4.0,
 800aede:	ed9f 2ace 	vldr	s4, [pc, #824]	@ 800b218 <MODE_exe_m3+0x39c>
 800aee2:	eddf 1acd 	vldr	s3, [pc, #820]	@ 800b218 <MODE_exe_m3+0x39c>
 800aee6:	ed9f 1acc 	vldr	s2, [pc, #816]	@ 800b218 <MODE_exe_m3+0x39c>
 800aeea:	eddf 0acb 	vldr	s1, [pc, #812]	@ 800b218 <MODE_exe_m3+0x39c>
 800aeee:	ed9f 0ac8 	vldr	s0, [pc, #800]	@ 800b210 <MODE_exe_m3+0x394>
 800aef2:	2201      	movs	r2, #1
 800aef4:	2100      	movs	r1, #0
 800aef6:	2001      	movs	r0, #1
 800aef8:	f7ff f9f6 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_135);
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_FAST );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							
*/			SetLED(0x00);
 800aefc:	2000      	movs	r0, #0
 800aefe:	f7f6 ffeb 	bl	8001ed8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800af02:	2200      	movs	r2, #0
 800af04:	2100      	movs	r1, #0
 800af06:	2000      	movs	r0, #0
 800af08:	f00b fe08 	bl	8016b1c <MAP_setPos>
			MAP_Goalsize(1);
 800af0c:	2001      	movs	r0, #1
 800af0e:	f00d fad5 	bl	80184bc <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800af12:	2201      	movs	r2, #1
 800af14:	2107      	movs	r1, #7
 800af16:	2008      	movs	r0, #8
 800af18:	f00c fbc4 	bl	80176a4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800af1c:	1dfb      	adds	r3, r7, #7
 800af1e:	9301      	str	r3, [sp, #4]
 800af20:	2307      	movs	r3, #7
 800af22:	9300      	str	r3, [sp, #0]
 800af24:	2308      	movs	r3, #8
 800af26:	2200      	movs	r2, #0
 800af28:	2100      	movs	r1, #0
 800af2a:	2000      	movs	r0, #0
 800af2c:	f009 f962 	bl	80141f4 <MAP_makeCmdList>
			MAP_makeSlaCmdList();													// ???
 800af30:	f009 fbb8 	bl	80146a4 <MAP_makeSlaCmdList>
			MAP_makeSkewCmdList();													
 800af34:	f009 fd32 	bl	801499c <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800af38:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800af3c:	f010 fdb0 	bl	801baa0 <LL_mDelay>
			Set_DutyTIM8(600);
 800af40:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800af44:	f7fb f824 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(2000);
 800af48:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800af4c:	f010 fda8 	bl	801baa0 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SLA );													
 800af50:	2001      	movs	r0, #1
 800af52:	f00a fcd9 	bl	8015908 <MAP_drive>
			Set_DutyTIM8(0);
 800af56:	2000      	movs	r0, #0
 800af58:	f7fb f81a 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(500);
 800af5c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800af60:	f010 fd9e 	bl	801baa0 <LL_mDelay>
			MOT_turn(MOT_R180);
 800af64:	2002      	movs	r0, #2
 800af66:	f004 fdfb 	bl	800fb60 <MOT_turn>
			MAP_actGoalLED();
 800af6a:	f00d fa71 	bl	8018450 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800af6e:	2000      	movs	r0, #0
 800af70:	f7fb f80e 	bl	8005f90 <Set_DutyTIM8>
			Failsafe_flag_off();
 800af74:	f7fe fbb8 	bl	80096e8 <Failsafe_flag_off>
			break;
 800af78:	e1f9      	b.n	800b36e <MODE_exe_m3+0x4f2>

		case MODE_1:
			SetLED(0x0e);
 800af7a:	200e      	movs	r0, #14
 800af7c:	f7f6 ffac 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_SLOW,PARAM_VERY_SLOW,PARAM_SLOW,SEARCH_SPEED*5.0,
 800af80:	ed9f 2aa5 	vldr	s4, [pc, #660]	@ 800b218 <MODE_exe_m3+0x39c>
 800af84:	eddf 1aa4 	vldr	s3, [pc, #656]	@ 800b218 <MODE_exe_m3+0x39c>
 800af88:	ed9f 1aa3 	vldr	s2, [pc, #652]	@ 800b218 <MODE_exe_m3+0x39c>
 800af8c:	eddf 0aa2 	vldr	s1, [pc, #648]	@ 800b218 <MODE_exe_m3+0x39c>
 800af90:	eeb7 0a08 	vmov.f32	s0, #120	@ 0x3fc00000  1.5
 800af94:	2201      	movs	r2, #1
 800af96:	2100      	movs	r1, #0
 800af98:	2001      	movs	r0, #1
 800af9a:	f7ff f9a5 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_135);
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );								
*/			SetLED(0x00);
 800af9e:	2000      	movs	r0, #0
 800afa0:	f7f6 ff9a 	bl	8001ed8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800afa4:	2200      	movs	r2, #0
 800afa6:	2100      	movs	r1, #0
 800afa8:	2000      	movs	r0, #0
 800afaa:	f00b fdb7 	bl	8016b1c <MAP_setPos>
			MAP_Goalsize(1);
 800afae:	2001      	movs	r0, #1
 800afb0:	f00d fa84 	bl	80184bc <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800afb4:	2201      	movs	r2, #1
 800afb6:	2107      	movs	r1, #7
 800afb8:	2008      	movs	r0, #8
 800afba:	f00c fb73 	bl	80176a4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800afbe:	1dfb      	adds	r3, r7, #7
 800afc0:	9301      	str	r3, [sp, #4]
 800afc2:	2307      	movs	r3, #7
 800afc4:	9300      	str	r3, [sp, #0]
 800afc6:	2308      	movs	r3, #8
 800afc8:	2200      	movs	r2, #0
 800afca:	2100      	movs	r1, #0
 800afcc:	2000      	movs	r0, #0
 800afce:	f009 f911 	bl	80141f4 <MAP_makeCmdList>
			MAP_makeSlaCmdList();													// ???
 800afd2:	f009 fb67 	bl	80146a4 <MAP_makeSlaCmdList>
			MAP_makeSkewCmdList();													
 800afd6:	f009 fce1 	bl	801499c <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800afda:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800afde:	f010 fd5f 	bl	801baa0 <LL_mDelay>
			Set_DutyTIM8(600);
 800afe2:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800afe6:	f7fa ffd3 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(2000);													
 800afea:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800afee:	f010 fd57 	bl	801baa0 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SLA );
 800aff2:	2001      	movs	r0, #1
 800aff4:	f00a fc88 	bl	8015908 <MAP_drive>
			Set_DutyTIM8(0);
 800aff8:	2000      	movs	r0, #0
 800affa:	f7fa ffc9 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(500);
 800affe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b002:	f010 fd4d 	bl	801baa0 <LL_mDelay>
			MOT_turn(MOT_R180);
 800b006:	2002      	movs	r0, #2
 800b008:	f004 fdaa 	bl	800fb60 <MOT_turn>
			MAP_actGoalLED();
 800b00c:	f00d fa20 	bl	8018450 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800b010:	2000      	movs	r0, #0
 800b012:	f7fa ffbd 	bl	8005f90 <Set_DutyTIM8>
			Failsafe_flag_off();
 800b016:	f7fe fb67 	bl	80096e8 <Failsafe_flag_off>
			break;
 800b01a:	e1a8      	b.n	800b36e <MODE_exe_m3+0x4f2>

		case MODE_2:
			SetLED(0x0e);
 800b01c:	200e      	movs	r0, #14
 800b01e:	f7f6 ff5b 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_NORMAL,PARAM_VERY_SLOW,PARAM_SLOW,SEARCH_SPEED*6.0,
 800b022:	ed9f 2a7d 	vldr	s4, [pc, #500]	@ 800b218 <MODE_exe_m3+0x39c>
 800b026:	eddf 1a7c 	vldr	s3, [pc, #496]	@ 800b218 <MODE_exe_m3+0x39c>
 800b02a:	ed9f 1a7b 	vldr	s2, [pc, #492]	@ 800b218 <MODE_exe_m3+0x39c>
 800b02e:	eddf 0a7a 	vldr	s1, [pc, #488]	@ 800b218 <MODE_exe_m3+0x39c>
 800b032:	ed9f 0a78 	vldr	s0, [pc, #480]	@ 800b214 <MODE_exe_m3+0x398>
 800b036:	2201      	movs	r2, #1
 800b038:	2100      	movs	r1, #0
 800b03a:	2002      	movs	r0, #2
 800b03c:	f7ff f954 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_135);
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );								
*/			SetLED(0x00);
 800b040:	2000      	movs	r0, #0
 800b042:	f7f6 ff49 	bl	8001ed8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800b046:	2200      	movs	r2, #0
 800b048:	2100      	movs	r1, #0
 800b04a:	2000      	movs	r0, #0
 800b04c:	f00b fd66 	bl	8016b1c <MAP_setPos>
			MAP_Goalsize(1);
 800b050:	2001      	movs	r0, #1
 800b052:	f00d fa33 	bl	80184bc <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800b056:	2201      	movs	r2, #1
 800b058:	2107      	movs	r1, #7
 800b05a:	2008      	movs	r0, #8
 800b05c:	f00c fb22 	bl	80176a4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800b060:	1dfb      	adds	r3, r7, #7
 800b062:	9301      	str	r3, [sp, #4]
 800b064:	2307      	movs	r3, #7
 800b066:	9300      	str	r3, [sp, #0]
 800b068:	2308      	movs	r3, #8
 800b06a:	2200      	movs	r2, #0
 800b06c:	2100      	movs	r1, #0
 800b06e:	2000      	movs	r0, #0
 800b070:	f009 f8c0 	bl	80141f4 <MAP_makeCmdList>
			MAP_makeSlaCmdList();													// ???
 800b074:	f009 fb16 	bl	80146a4 <MAP_makeSlaCmdList>
			MAP_makeSkewCmdList();													
 800b078:	f009 fc90 	bl	801499c <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800b07c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b080:	f010 fd0e 	bl	801baa0 <LL_mDelay>
			Set_DutyTIM8(600);
 800b084:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800b088:	f7fa ff82 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(2000);												
 800b08c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800b090:	f010 fd06 	bl	801baa0 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SLA );
 800b094:	2001      	movs	r0, #1
 800b096:	f00a fc37 	bl	8015908 <MAP_drive>
			Set_DutyTIM8(0);
 800b09a:	2000      	movs	r0, #0
 800b09c:	f7fa ff78 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(500);
 800b0a0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b0a4:	f010 fcfc 	bl	801baa0 <LL_mDelay>
			MOT_turn(MOT_R180);
 800b0a8:	2002      	movs	r0, #2
 800b0aa:	f004 fd59 	bl	800fb60 <MOT_turn>
			MAP_actGoalLED();
 800b0ae:	f00d f9cf 	bl	8018450 <MAP_actGoalLED>
			Set_DutyTIM8(0);			
 800b0b2:	2000      	movs	r0, #0
 800b0b4:	f7fa ff6c 	bl	8005f90 <Set_DutyTIM8>
			Failsafe_flag_off();
 800b0b8:	f7fe fb16 	bl	80096e8 <Failsafe_flag_off>
			break;
 800b0bc:	e157      	b.n	800b36e <MODE_exe_m3+0x4f2>

		case MODE_3:
			SetLED(0x0e);
 800b0be:	200e      	movs	r0, #14
 800b0c0:	f7f6 ff0a 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_SLOW,PARAM_VERY_SLOW,PARAM_SLOW,SEARCH_SPEED*4.0,
 800b0c4:	ed9f 2a54 	vldr	s4, [pc, #336]	@ 800b218 <MODE_exe_m3+0x39c>
 800b0c8:	eddf 1a53 	vldr	s3, [pc, #332]	@ 800b218 <MODE_exe_m3+0x39c>
 800b0cc:	ed9f 1a52 	vldr	s2, [pc, #328]	@ 800b218 <MODE_exe_m3+0x39c>
 800b0d0:	eddf 0a51 	vldr	s1, [pc, #324]	@ 800b218 <MODE_exe_m3+0x39c>
 800b0d4:	ed9f 0a4e 	vldr	s0, [pc, #312]	@ 800b210 <MODE_exe_m3+0x394>
 800b0d8:	2201      	movs	r2, #1
 800b0da:	2100      	movs	r1, #0
 800b0dc:	2001      	movs	r0, #1
 800b0de:	f7ff f903 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_135);
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);						
			PARAM_setSpeedType( PARAM_ST,   PARAM_FAST );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );								
*/			SetLED(0x00);
 800b0e2:	2000      	movs	r0, #0
 800b0e4:	f7f6 fef8 	bl	8001ed8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	2100      	movs	r1, #0
 800b0ec:	2000      	movs	r0, #0
 800b0ee:	f00b fd15 	bl	8016b1c <MAP_setPos>
			MAP_Goalsize(1);
 800b0f2:	2001      	movs	r0, #1
 800b0f4:	f00d f9e2 	bl	80184bc <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800b0f8:	2201      	movs	r2, #1
 800b0fa:	2107      	movs	r1, #7
 800b0fc:	2008      	movs	r0, #8
 800b0fe:	f00c fad1 	bl	80176a4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800b102:	1dfb      	adds	r3, r7, #7
 800b104:	9301      	str	r3, [sp, #4]
 800b106:	2307      	movs	r3, #7
 800b108:	9300      	str	r3, [sp, #0]
 800b10a:	2308      	movs	r3, #8
 800b10c:	2200      	movs	r2, #0
 800b10e:	2100      	movs	r1, #0
 800b110:	2000      	movs	r0, #0
 800b112:	f009 f86f 	bl	80141f4 <MAP_makeCmdList>
			MAP_makeSlaCmdList();													// ???
 800b116:	f009 fac5 	bl	80146a4 <MAP_makeSlaCmdList>
			MAP_makeSkewCmdList();													
 800b11a:	f009 fc3f 	bl	801499c <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800b11e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b122:	f010 fcbd 	bl	801baa0 <LL_mDelay>
			Set_DutyTIM8(600);
 800b126:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800b12a:	f7fa ff31 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(2000);		
 800b12e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800b132:	f010 fcb5 	bl	801baa0 <LL_mDelay>
			
			log_flag_on();
 800b136:	f7fe fee1 	bl	8009efc <log_flag_on>
			MAP_drive( MAP_DRIVE_SKEW );
 800b13a:	2002      	movs	r0, #2
 800b13c:	f00a fbe4 	bl	8015908 <MAP_drive>

			log_flag_off();
 800b140:	f7fe fee8 	bl	8009f14 <log_flag_off>
			Set_DutyTIM8(0);
 800b144:	2000      	movs	r0, #0
 800b146:	f7fa ff23 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(500);
 800b14a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b14e:	f010 fca7 	bl	801baa0 <LL_mDelay>
			MOT_turn(MOT_R180);
 800b152:	2002      	movs	r0, #2
 800b154:	f004 fd04 	bl	800fb60 <MOT_turn>
			MAP_actGoalLED();
 800b158:	f00d f97a 	bl	8018450 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800b15c:	2000      	movs	r0, #0
 800b15e:	f7fa ff17 	bl	8005f90 <Set_DutyTIM8>
			Failsafe_flag_off();
 800b162:	f7fe fac1 	bl	80096e8 <Failsafe_flag_off>
			break;
 800b166:	e102      	b.n	800b36e <MODE_exe_m3+0x4f2>

		case MODE_4:
			SetLED(0x0e);
 800b168:	200e      	movs	r0, #14
 800b16a:	f7f6 feb5 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_SLOW,PARAM_VERY_SLOW,PARAM_SLOW,SEARCH_SPEED*5.0,
 800b16e:	ed9f 2a2a 	vldr	s4, [pc, #168]	@ 800b218 <MODE_exe_m3+0x39c>
 800b172:	eddf 1a29 	vldr	s3, [pc, #164]	@ 800b218 <MODE_exe_m3+0x39c>
 800b176:	ed9f 1a28 	vldr	s2, [pc, #160]	@ 800b218 <MODE_exe_m3+0x39c>
 800b17a:	eddf 0a27 	vldr	s1, [pc, #156]	@ 800b218 <MODE_exe_m3+0x39c>
 800b17e:	eeb7 0a08 	vmov.f32	s0, #120	@ 0x3fc00000  1.5
 800b182:	2201      	movs	r2, #1
 800b184:	2100      	movs	r1, #0
 800b186:	2001      	movs	r0, #1
 800b188:	f7ff f8ae 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_135);
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );										
*/			SetLED(0x00);
 800b18c:	2000      	movs	r0, #0
 800b18e:	f7f6 fea3 	bl	8001ed8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800b192:	2200      	movs	r2, #0
 800b194:	2100      	movs	r1, #0
 800b196:	2000      	movs	r0, #0
 800b198:	f00b fcc0 	bl	8016b1c <MAP_setPos>
			MAP_Goalsize(1);
 800b19c:	2001      	movs	r0, #1
 800b19e:	f00d f98d 	bl	80184bc <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800b1a2:	2201      	movs	r2, #1
 800b1a4:	2107      	movs	r1, #7
 800b1a6:	2008      	movs	r0, #8
 800b1a8:	f00c fa7c 	bl	80176a4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800b1ac:	1dfb      	adds	r3, r7, #7
 800b1ae:	9301      	str	r3, [sp, #4]
 800b1b0:	2307      	movs	r3, #7
 800b1b2:	9300      	str	r3, [sp, #0]
 800b1b4:	2308      	movs	r3, #8
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	2100      	movs	r1, #0
 800b1ba:	2000      	movs	r0, #0
 800b1bc:	f009 f81a 	bl	80141f4 <MAP_makeCmdList>
			MAP_makeSlaCmdList();													// ???
 800b1c0:	f009 fa70 	bl	80146a4 <MAP_makeSlaCmdList>
			MAP_makeSkewCmdList();													
 800b1c4:	f009 fbea 	bl	801499c <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800b1c8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b1cc:	f010 fc68 	bl	801baa0 <LL_mDelay>
			Set_DutyTIM8(600);
 800b1d0:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800b1d4:	f7fa fedc 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(2000);													
 800b1d8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800b1dc:	f010 fc60 	bl	801baa0 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SKEW );
 800b1e0:	2002      	movs	r0, #2
 800b1e2:	f00a fb91 	bl	8015908 <MAP_drive>
			Set_DutyTIM8(0);
 800b1e6:	2000      	movs	r0, #0
 800b1e8:	f7fa fed2 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(500);
 800b1ec:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b1f0:	f010 fc56 	bl	801baa0 <LL_mDelay>
			MOT_turn(MOT_R180);
 800b1f4:	2002      	movs	r0, #2
 800b1f6:	f004 fcb3 	bl	800fb60 <MOT_turn>
			MAP_actGoalLED();
 800b1fa:	f00d f929 	bl	8018450 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800b1fe:	2000      	movs	r0, #0
 800b200:	f7fa fec6 	bl	8005f90 <Set_DutyTIM8>
			Failsafe_flag_off();
 800b204:	f7fe fa70 	bl	80096e8 <Failsafe_flag_off>
			break;
 800b208:	e0b1      	b.n	800b36e <MODE_exe_m3+0x4f2>
 800b20a:	bf00      	nop
 800b20c:	20017b28 	.word	0x20017b28
 800b210:	3f99999a 	.word	0x3f99999a
 800b214:	3fe66666 	.word	0x3fe66666
 800b218:	3e99999a 	.word	0x3e99999a

		case MODE_5:
			SetLED(0x0e);
 800b21c:	200e      	movs	r0, #14
 800b21e:	f7f6 fe5b 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_FAST,PARAM_VERY_SLOW,PARAM_SLOW,SEARCH_SPEED*6.0,
 800b222:	ed1f 2a03 	vldr	s4, [pc, #-12]	@ 800b218 <MODE_exe_m3+0x39c>
 800b226:	ed5f 1a04 	vldr	s3, [pc, #-16]	@ 800b218 <MODE_exe_m3+0x39c>
 800b22a:	ed1f 1a05 	vldr	s2, [pc, #-20]	@ 800b218 <MODE_exe_m3+0x39c>
 800b22e:	ed5f 0a06 	vldr	s1, [pc, #-24]	@ 800b218 <MODE_exe_m3+0x39c>
 800b232:	ed1f 0a08 	vldr	s0, [pc, #-32]	@ 800b214 <MODE_exe_m3+0x398>
 800b236:	2201      	movs	r2, #1
 800b238:	2100      	movs	r1, #0
 800b23a:	2003      	movs	r0, #3
 800b23c:	f7ff f854 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_135);
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );									
*/			SetLED(0x00);
 800b240:	2000      	movs	r0, #0
 800b242:	f7f6 fe49 	bl	8001ed8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800b246:	2200      	movs	r2, #0
 800b248:	2100      	movs	r1, #0
 800b24a:	2000      	movs	r0, #0
 800b24c:	f00b fc66 	bl	8016b1c <MAP_setPos>
			MAP_Goalsize(1);
 800b250:	2001      	movs	r0, #1
 800b252:	f00d f933 	bl	80184bc <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800b256:	2201      	movs	r2, #1
 800b258:	2107      	movs	r1, #7
 800b25a:	2008      	movs	r0, #8
 800b25c:	f00c fa22 	bl	80176a4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800b260:	1dfb      	adds	r3, r7, #7
 800b262:	9301      	str	r3, [sp, #4]
 800b264:	2307      	movs	r3, #7
 800b266:	9300      	str	r3, [sp, #0]
 800b268:	2308      	movs	r3, #8
 800b26a:	2200      	movs	r2, #0
 800b26c:	2100      	movs	r1, #0
 800b26e:	2000      	movs	r0, #0
 800b270:	f008 ffc0 	bl	80141f4 <MAP_makeCmdList>
			MAP_makeSlaCmdList();													// ???
 800b274:	f009 fa16 	bl	80146a4 <MAP_makeSlaCmdList>
			MAP_makeSkewCmdList();													
 800b278:	f009 fb90 	bl	801499c <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800b27c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b280:	f010 fc0e 	bl	801baa0 <LL_mDelay>
			Set_DutyTIM8(600);
 800b284:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800b288:	f7fa fe82 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(2000);													
 800b28c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800b290:	f010 fc06 	bl	801baa0 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SKEW );
 800b294:	2002      	movs	r0, #2
 800b296:	f00a fb37 	bl	8015908 <MAP_drive>
			Set_DutyTIM8(0);
 800b29a:	2000      	movs	r0, #0
 800b29c:	f7fa fe78 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(500);
 800b2a0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b2a4:	f010 fbfc 	bl	801baa0 <LL_mDelay>
			MOT_turn(MOT_R180);
 800b2a8:	2002      	movs	r0, #2
 800b2aa:	f004 fc59 	bl	800fb60 <MOT_turn>
			MAP_actGoalLED();
 800b2ae:	f00d f8cf 	bl	8018450 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800b2b2:	2000      	movs	r0, #0
 800b2b4:	f7fa fe6c 	bl	8005f90 <Set_DutyTIM8>
			Failsafe_flag_off();
 800b2b8:	f7fe fa16 	bl	80096e8 <Failsafe_flag_off>
			break;
 800b2bc:	e057      	b.n	800b36e <MODE_exe_m3+0x4f2>

		case MODE_6:
			SetLED(0x0e);
 800b2be:	200e      	movs	r0, #14
 800b2c0:	f7f6 fe0a 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_SLOW,PARAM_VERY_SLOW,PARAM_SLOW,SEARCH_SPEED*5.0,
 800b2c4:	ed1f 2a2c 	vldr	s4, [pc, #-176]	@ 800b218 <MODE_exe_m3+0x39c>
 800b2c8:	ed5f 1a2d 	vldr	s3, [pc, #-180]	@ 800b218 <MODE_exe_m3+0x39c>
 800b2cc:	ed1f 1a2e 	vldr	s2, [pc, #-184]	@ 800b218 <MODE_exe_m3+0x39c>
 800b2d0:	ed5f 0a2f 	vldr	s1, [pc, #-188]	@ 800b218 <MODE_exe_m3+0x39c>
 800b2d4:	eeb7 0a08 	vmov.f32	s0, #120	@ 0x3fc00000  1.5
 800b2d8:	2201      	movs	r2, #1
 800b2da:	2100      	movs	r1, #0
 800b2dc:	2001      	movs	r0, #1
 800b2de:	f7ff f803 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_135);
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );									
*/			SetLED(0x00);
 800b2e2:	2000      	movs	r0, #0
 800b2e4:	f7f6 fdf8 	bl	8001ed8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800b2e8:	2200      	movs	r2, #0
 800b2ea:	2100      	movs	r1, #0
 800b2ec:	2000      	movs	r0, #0
 800b2ee:	f00b fc15 	bl	8016b1c <MAP_setPos>

			MAP_Goal_init();
 800b2f2:	f00b fc01 	bl	8016af8 <MAP_Goal_init>
			MAP_makeContourMap_dijkstra_modoki(GOAL_MAP_X_DEF,GOAL_MAP_Y_DEF, BEST_WAY);
 800b2f6:	2201      	movs	r2, #1
 800b2f8:	2107      	movs	r1, #7
 800b2fa:	2008      	movs	r0, #8
 800b2fc:	f00e fc98 	bl	8019c30 <MAP_makeContourMap_dijkstra_modoki>
			MAP_Goalsize(1);
 800b300:	2001      	movs	r0, #1
 800b302:	f00d f8db 	bl	80184bc <MAP_Goalsize>
	
			MAP_makeCmdList_dijkstra_modoki(0, 0, NORTH, GOAL_MAP_X_DEF,GOAL_MAP_Y_DEF, &en_endDir2);		// 
 800b306:	1dfb      	adds	r3, r7, #7
 800b308:	9301      	str	r3, [sp, #4]
 800b30a:	2307      	movs	r3, #7
 800b30c:	9300      	str	r3, [sp, #0]
 800b30e:	2308      	movs	r3, #8
 800b310:	2200      	movs	r2, #0
 800b312:	2100      	movs	r1, #0
 800b314:	2000      	movs	r0, #0
 800b316:	f00b f8fb 	bl	8016510 <MAP_makeCmdList_dijkstra_modoki>
			MAP_makeSlaCmdList();													// 
 800b31a:	f009 f9c3 	bl	80146a4 <MAP_makeSlaCmdList>
			MAP_makeSkewCmdList();
 800b31e:	f009 fb3d 	bl	801499c <MAP_makeSkewCmdList>

			LL_mDelay(500);
 800b322:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b326:	f010 fbbb 	bl	801baa0 <LL_mDelay>
			Set_DutyTIM8(600);
 800b32a:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800b32e:	f7fa fe2f 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(2000);													
 800b332:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800b336:	f010 fbb3 	bl	801baa0 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SKEW );
 800b33a:	2002      	movs	r0, #2
 800b33c:	f00a fae4 	bl	8015908 <MAP_drive>
			Set_DutyTIM8(0);
 800b340:	2000      	movs	r0, #0
 800b342:	f7fa fe25 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(500);
 800b346:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b34a:	f010 fba9 	bl	801baa0 <LL_mDelay>
			MOT_turn(MOT_R180);
 800b34e:	2002      	movs	r0, #2
 800b350:	f004 fc06 	bl	800fb60 <MOT_turn>
			MAP_actGoalLED();
 800b354:	f00d f87c 	bl	8018450 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800b358:	2000      	movs	r0, #0
 800b35a:	f7fa fe19 	bl	8005f90 <Set_DutyTIM8>
			Failsafe_flag_off();
 800b35e:	f7fe f9c3 	bl	80096e8 <Failsafe_flag_off>

			break;
 800b362:	e004      	b.n	800b36e <MODE_exe_m3+0x4f2>

		case MODE_7:
			SetLED(0x0e);
 800b364:	200e      	movs	r0, #14
 800b366:	f7f6 fdb7 	bl	8001ed8 <SetLED>
			//cant use
			break;
 800b36a:	e000      	b.n	800b36e <MODE_exe_m3+0x4f2>

		default:
			break;
 800b36c:	bf00      	nop
	}
}
 800b36e:	bf00      	nop
 800b370:	3710      	adds	r7, #16
 800b372:	46bd      	mov	sp, r7
 800b374:	bd80      	pop	{r7, pc}
 800b376:	bf00      	nop

0800b378 <MODE_exe_m4>:

void MODE_exe_m4( void )
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b086      	sub	sp, #24
 800b37c:	af02      	add	r7, sp, #8
	enMAP_HEAD_DIR		en_endDir2;

	uint64_t data =0;
 800b37e:	f04f 0200 	mov.w	r2, #0
 800b382:	f04f 0300 	mov.w	r3, #0
 800b386:	e9c7 2302 	strd	r2, r3, [r7, #8]
	Min_in = 0;
 800b38a:	4bc4      	ldr	r3, [pc, #784]	@ (800b69c <MODE_exe_m4+0x324>)
 800b38c:	2200      	movs	r2, #0
 800b38e:	701a      	strb	r2, [r3, #0]
	Sec_in = 0;
 800b390:	4bc3      	ldr	r3, [pc, #780]	@ (800b6a0 <MODE_exe_m4+0x328>)
 800b392:	2200      	movs	r2, #0
 800b394:	701a      	strb	r2, [r3, #0]
	Msec_in = 0;
 800b396:	4bc3      	ldr	r3, [pc, #780]	@ (800b6a4 <MODE_exe_m4+0x32c>)
 800b398:	2200      	movs	r2, #0
 800b39a:	801a      	strh	r2, [r3, #0]

	GYRO_SetRef();
 800b39c:	f7fe fb50 	bl	8009a40 <GYRO_SetRef>
	CTRL_clrData();
 800b3a0:	f7fb f8d8 	bl	8006554 <CTRL_clrData>
	CTRL_clrAngleErrSum();
 800b3a4:	f7fb f91e 	bl	80065e4 <CTRL_clrAngleErrSum>
	CTRL_clrSpeedErrSum();
 800b3a8:	f7fb f930 	bl	800660c <CTRL_clrSpeedErrSum>
	CTRL_clrNowData();
 800b3ac:	f7fb f942 	bl	8006634 <CTRL_clrNowData>

	switch( en_Mode ){
 800b3b0:	4bbd      	ldr	r3, [pc, #756]	@ (800b6a8 <MODE_exe_m4+0x330>)
 800b3b2:	781b      	ldrb	r3, [r3, #0]
 800b3b4:	2b07      	cmp	r3, #7
 800b3b6:	f200 8166 	bhi.w	800b686 <MODE_exe_m4+0x30e>
 800b3ba:	a201      	add	r2, pc, #4	@ (adr r2, 800b3c0 <MODE_exe_m4+0x48>)
 800b3bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3c0:	0800b3e1 	.word	0x0800b3e1
 800b3c4:	0800b4b7 	.word	0x0800b4b7
 800b3c8:	0800b58d 	.word	0x0800b58d
 800b3cc:	0800b65f 	.word	0x0800b65f
 800b3d0:	0800b667 	.word	0x0800b667
 800b3d4:	0800b66f 	.word	0x0800b66f
 800b3d8:	0800b677 	.word	0x0800b677
 800b3dc:	0800b67f 	.word	0x0800b67f

		case MODE_0:
			SetLED(0x0e);
 800b3e0:	200e      	movs	r0, #14
 800b3e2:	f7f6 fd79 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_VERY_SLOW,PARAM_VERY_SLOW,PARAM_VERY_SLOW,SEARCH_SPEED,
 800b3e6:	ed9f 2ab1 	vldr	s4, [pc, #708]	@ 800b6ac <MODE_exe_m4+0x334>
 800b3ea:	eddf 1ab0 	vldr	s3, [pc, #704]	@ 800b6ac <MODE_exe_m4+0x334>
 800b3ee:	ed9f 1aaf 	vldr	s2, [pc, #700]	@ 800b6ac <MODE_exe_m4+0x334>
 800b3f2:	eddf 0aae 	vldr	s1, [pc, #696]	@ 800b6ac <MODE_exe_m4+0x334>
 800b3f6:	ed9f 0aad 	vldr	s0, [pc, #692]	@ 800b6ac <MODE_exe_m4+0x334>
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	2100      	movs	r1, #0
 800b3fe:	2000      	movs	r0, #0
 800b400:	f7fe ff72 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_135);
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );								
*/			SetLED(0x00);
 800b404:	2000      	movs	r0, #0
 800b406:	f7f6 fd67 	bl	8001ed8 <SetLED>
			LL_mDelay(100);
 800b40a:	2064      	movs	r0, #100	@ 0x64
 800b40c:	f010 fb48 	bl	801baa0 <LL_mDelay>
			MAP_Goalsize(1);
 800b410:	2001      	movs	r0, #1
 800b412:	f00d f853 	bl	80184bc <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );						
 800b416:	2200      	movs	r2, #0
 800b418:	2100      	movs	r1, #0
 800b41a:	2000      	movs	r0, #0
 800b41c:	f00b fb7e 	bl	8016b1c <MAP_setPos>

			MAP_searchGoal(GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, SEARCH, SEARCH_SLA );			
 800b420:	2301      	movs	r3, #1
 800b422:	2200      	movs	r2, #0
 800b424:	2107      	movs	r1, #7
 800b426:	2008      	movs	r0, #8
 800b428:	f00e f896 	bl	8019558 <MAP_searchGoal>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800b42c:	f7f6 fdd6 	bl	8001fdc <SW_IsOn_1>
 800b430:	4603      	mov	r3, r0
 800b432:	2b01      	cmp	r3, #1
 800b434:	d006      	beq.n	800b444 <MODE_exe_m4+0xcc>
 800b436:	f7fe f963 	bl	8009700 <SYS_isOutOfCtrl>
 800b43a:	4603      	mov	r3, r0
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d101      	bne.n	800b444 <MODE_exe_m4+0xcc>
			else{
				Map_Write();
 800b440:	f00b fae2 	bl	8016a08 <Map_Write>
			}
			
			SetLED(0x0e);
 800b444:	200e      	movs	r0, #14
 800b446:	f7f6 fd47 	bl	8001ed8 <SetLED>
			MAP_Goalsize(1);
 800b44a:	2001      	movs	r0, #1
 800b44c:	f00d f836 	bl	80184bc <MAP_Goalsize>
			SetLED(0x00);
 800b450:	2000      	movs	r0, #0
 800b452:	f7f6 fd41 	bl	8001ed8 <SetLED>

			MAP_searchGoal( 0, 0, SEARCH, SEARCH_SLA );
 800b456:	2301      	movs	r3, #1
 800b458:	2200      	movs	r2, #0
 800b45a:	2100      	movs	r1, #0
 800b45c:	2000      	movs	r0, #0
 800b45e:	f00e f87b 	bl	8019558 <MAP_searchGoal>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800b462:	f7f6 fdbb 	bl	8001fdc <SW_IsOn_1>
 800b466:	4603      	mov	r3, r0
 800b468:	2b01      	cmp	r3, #1
 800b46a:	f000 810e 	beq.w	800b68a <MODE_exe_m4+0x312>
 800b46e:	f7fe f947 	bl	8009700 <SYS_isOutOfCtrl>
 800b472:	4603      	mov	r3, r0
 800b474:	2b00      	cmp	r3, #0
 800b476:	f040 8108 	bne.w	800b68a <MODE_exe_m4+0x312>
			else{
				Map_Write();
 800b47a:	f00b fac5 	bl	8016a08 <Map_Write>
				MAP_setPos( 0, 0, NORTH );								// 
 800b47e:	2200      	movs	r2, #0
 800b480:	2100      	movs	r1, #0
 800b482:	2000      	movs	r0, #0
 800b484:	f00b fb4a 	bl	8016b1c <MAP_setPos>
				MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800b488:	2201      	movs	r2, #1
 800b48a:	2107      	movs	r1, #7
 800b48c:	2008      	movs	r0, #8
 800b48e:	f00c f909 	bl	80176a4 <MAP_makeContourMap_run>
				MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800b492:	1dfb      	adds	r3, r7, #7
 800b494:	9301      	str	r3, [sp, #4]
 800b496:	2307      	movs	r3, #7
 800b498:	9300      	str	r3, [sp, #0]
 800b49a:	2308      	movs	r3, #8
 800b49c:	2200      	movs	r2, #0
 800b49e:	2100      	movs	r1, #0
 800b4a0:	2000      	movs	r0, #0
 800b4a2:	f008 fea7 	bl	80141f4 <MAP_makeCmdList>
				MAP_makeSlaCmdList();													// ???
 800b4a6:	f009 f8fd 	bl	80146a4 <MAP_makeSlaCmdList>
				MAP_makeSkewCmdList();
 800b4aa:	f009 fa77 	bl	801499c <MAP_makeSkewCmdList>
				SetLED(0x00);
 800b4ae:	2000      	movs	r0, #0
 800b4b0:	f7f6 fd12 	bl	8001ed8 <SetLED>
			}
			break;
 800b4b4:	e0e9      	b.n	800b68a <MODE_exe_m4+0x312>

		case MODE_1:
			SetLED(0x0e);
 800b4b6:	200e      	movs	r0, #14
 800b4b8:	f7f6 fd0e 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_VERY_SLOW,PARAM_VERY_SLOW,PARAM_VERY_SLOW,SEARCH_SPEED,
 800b4bc:	ed9f 2a7b 	vldr	s4, [pc, #492]	@ 800b6ac <MODE_exe_m4+0x334>
 800b4c0:	eddf 1a7a 	vldr	s3, [pc, #488]	@ 800b6ac <MODE_exe_m4+0x334>
 800b4c4:	ed9f 1a79 	vldr	s2, [pc, #484]	@ 800b6ac <MODE_exe_m4+0x334>
 800b4c8:	eddf 0a78 	vldr	s1, [pc, #480]	@ 800b6ac <MODE_exe_m4+0x334>
 800b4cc:	ed9f 0a77 	vldr	s0, [pc, #476]	@ 800b6ac <MODE_exe_m4+0x334>
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	2100      	movs	r1, #0
 800b4d4:	2000      	movs	r0, #0
 800b4d6:	f7fe ff07 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_135);
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );							
*/			SetLED(0x00);
 800b4da:	2000      	movs	r0, #0
 800b4dc:	f7f6 fcfc 	bl	8001ed8 <SetLED>
			LL_mDelay(100);
 800b4e0:	2064      	movs	r0, #100	@ 0x64
 800b4e2:	f010 fadd 	bl	801baa0 <LL_mDelay>
			MAP_Goalsize(1);
 800b4e6:	2001      	movs	r0, #1
 800b4e8:	f00c ffe8 	bl	80184bc <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );							
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	2100      	movs	r1, #0
 800b4f0:	2000      	movs	r0, #0
 800b4f2:	f00b fb13 	bl	8016b1c <MAP_setPos>

			MAP_searchGoalKnown(GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, SEARCH, SEARCH_SLA );			
 800b4f6:	2301      	movs	r3, #1
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	2107      	movs	r1, #7
 800b4fc:	2008      	movs	r0, #8
 800b4fe:	f00e f983 	bl	8019808 <MAP_searchGoalKnown>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800b502:	f7f6 fd6b 	bl	8001fdc <SW_IsOn_1>
 800b506:	4603      	mov	r3, r0
 800b508:	2b01      	cmp	r3, #1
 800b50a:	d006      	beq.n	800b51a <MODE_exe_m4+0x1a2>
 800b50c:	f7fe f8f8 	bl	8009700 <SYS_isOutOfCtrl>
 800b510:	4603      	mov	r3, r0
 800b512:	2b00      	cmp	r3, #0
 800b514:	d101      	bne.n	800b51a <MODE_exe_m4+0x1a2>
			else{
				Map_Write();
 800b516:	f00b fa77 	bl	8016a08 <Map_Write>
			}
			
			SetLED(0x0e);
 800b51a:	200e      	movs	r0, #14
 800b51c:	f7f6 fcdc 	bl	8001ed8 <SetLED>
			MAP_Goalsize(1);
 800b520:	2001      	movs	r0, #1
 800b522:	f00c ffcb 	bl	80184bc <MAP_Goalsize>
			SetLED(0x00);
 800b526:	2000      	movs	r0, #0
 800b528:	f7f6 fcd6 	bl	8001ed8 <SetLED>

			MAP_searchGoalKnown( 0, 0, SEARCH, SEARCH_SLA );
 800b52c:	2301      	movs	r3, #1
 800b52e:	2200      	movs	r2, #0
 800b530:	2100      	movs	r1, #0
 800b532:	2000      	movs	r0, #0
 800b534:	f00e f968 	bl	8019808 <MAP_searchGoalKnown>
//			MAP_searchGoal( 0, 0, SEARCH, SEARCH_RETURN );

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800b538:	f7f6 fd50 	bl	8001fdc <SW_IsOn_1>
 800b53c:	4603      	mov	r3, r0
 800b53e:	2b01      	cmp	r3, #1
 800b540:	f000 80a5 	beq.w	800b68e <MODE_exe_m4+0x316>
 800b544:	f7fe f8dc 	bl	8009700 <SYS_isOutOfCtrl>
 800b548:	4603      	mov	r3, r0
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	f040 809f 	bne.w	800b68e <MODE_exe_m4+0x316>
			else{
				Map_Write();
 800b550:	f00b fa5a 	bl	8016a08 <Map_Write>
				MAP_setPos( 0, 0, NORTH );								// 
 800b554:	2200      	movs	r2, #0
 800b556:	2100      	movs	r1, #0
 800b558:	2000      	movs	r0, #0
 800b55a:	f00b fadf 	bl	8016b1c <MAP_setPos>
				MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800b55e:	2201      	movs	r2, #1
 800b560:	2107      	movs	r1, #7
 800b562:	2008      	movs	r0, #8
 800b564:	f00c f89e 	bl	80176a4 <MAP_makeContourMap_run>
				MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800b568:	1dfb      	adds	r3, r7, #7
 800b56a:	9301      	str	r3, [sp, #4]
 800b56c:	2307      	movs	r3, #7
 800b56e:	9300      	str	r3, [sp, #0]
 800b570:	2308      	movs	r3, #8
 800b572:	2200      	movs	r2, #0
 800b574:	2100      	movs	r1, #0
 800b576:	2000      	movs	r0, #0
 800b578:	f008 fe3c 	bl	80141f4 <MAP_makeCmdList>
				MAP_makeSlaCmdList();													// ???
 800b57c:	f009 f892 	bl	80146a4 <MAP_makeSlaCmdList>
				MAP_makeSkewCmdList();
 800b580:	f009 fa0c 	bl	801499c <MAP_makeSkewCmdList>
				SetLED(0x00);
 800b584:	2000      	movs	r0, #0
 800b586:	f7f6 fca7 	bl	8001ed8 <SetLED>
			}
			break;
 800b58a:	e080      	b.n	800b68e <MODE_exe_m4+0x316>

		case MODE_2:
			SetLED(0x0e);
 800b58c:	200e      	movs	r0, #14
 800b58e:	f7f6 fca3 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_VERY_SLOW,PARAM_VERY_SLOW,PARAM_VERY_SLOW,SEARCH_SPEED,
 800b592:	ed9f 2a46 	vldr	s4, [pc, #280]	@ 800b6ac <MODE_exe_m4+0x334>
 800b596:	eddf 1a45 	vldr	s3, [pc, #276]	@ 800b6ac <MODE_exe_m4+0x334>
 800b59a:	ed9f 1a44 	vldr	s2, [pc, #272]	@ 800b6ac <MODE_exe_m4+0x334>
 800b59e:	eddf 0a43 	vldr	s1, [pc, #268]	@ 800b6ac <MODE_exe_m4+0x334>
 800b5a2:	ed9f 0a42 	vldr	s0, [pc, #264]	@ 800b6ac <MODE_exe_m4+0x334>
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	2100      	movs	r1, #0
 800b5aa:	2000      	movs	r0, #0
 800b5ac:	f7fe fe9c 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_135);
			MOT_setSlaStaSpeed( SEARCH_SPEED , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );							
*/			SetLED(0x00);
 800b5b0:	2000      	movs	r0, #0
 800b5b2:	f7f6 fc91 	bl	8001ed8 <SetLED>
			LL_mDelay(100);
 800b5b6:	2064      	movs	r0, #100	@ 0x64
 800b5b8:	f010 fa72 	bl	801baa0 <LL_mDelay>
//			PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f,3000*PI,  SLA_90 );
			MAP_Goalsize(1);
 800b5bc:	2001      	movs	r0, #1
 800b5be:	f00c ff7d 	bl	80184bc <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );							
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	2100      	movs	r1, #0
 800b5c6:	2000      	movs	r0, #0
 800b5c8:	f00b faa8 	bl	8016b1c <MAP_setPos>

			MAP_searchGoalKnown(GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, SEARCH, SEARCH_SLA );			
 800b5cc:	2301      	movs	r3, #1
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	2107      	movs	r1, #7
 800b5d2:	2008      	movs	r0, #8
 800b5d4:	f00e f918 	bl	8019808 <MAP_searchGoalKnown>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800b5d8:	f7f6 fd00 	bl	8001fdc <SW_IsOn_1>
 800b5dc:	4603      	mov	r3, r0
 800b5de:	2b01      	cmp	r3, #1
 800b5e0:	d006      	beq.n	800b5f0 <MODE_exe_m4+0x278>
 800b5e2:	f7fe f88d 	bl	8009700 <SYS_isOutOfCtrl>
 800b5e6:	4603      	mov	r3, r0
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d101      	bne.n	800b5f0 <MODE_exe_m4+0x278>
			else{
				Map_Write();
 800b5ec:	f00b fa0c 	bl	8016a08 <Map_Write>
			}
			
			SetLED(0x0e);
 800b5f0:	200e      	movs	r0, #14
 800b5f2:	f7f6 fc71 	bl	8001ed8 <SetLED>
			MAP_Goalsize(1);
 800b5f6:	2001      	movs	r0, #1
 800b5f8:	f00c ff60 	bl	80184bc <MAP_Goalsize>
			SetLED(0x00);
 800b5fc:	2000      	movs	r0, #0
 800b5fe:	f7f6 fc6b 	bl	8001ed8 <SetLED>

			MAP_searchGoalKnown( 0, 0, SEARCH, SEARCH_SLA );
 800b602:	2301      	movs	r3, #1
 800b604:	2200      	movs	r2, #0
 800b606:	2100      	movs	r1, #0
 800b608:	2000      	movs	r0, #0
 800b60a:	f00e f8fd 	bl	8019808 <MAP_searchGoalKnown>
//			MAP_searchGoalKnown( 0, 0, SEARCH, SEARCH_RETURN );

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 800b60e:	f7f6 fce5 	bl	8001fdc <SW_IsOn_1>
 800b612:	4603      	mov	r3, r0
 800b614:	2b01      	cmp	r3, #1
 800b616:	d03c      	beq.n	800b692 <MODE_exe_m4+0x31a>
 800b618:	f7fe f872 	bl	8009700 <SYS_isOutOfCtrl>
 800b61c:	4603      	mov	r3, r0
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d137      	bne.n	800b692 <MODE_exe_m4+0x31a>
			else{
				Map_Write();
 800b622:	f00b f9f1 	bl	8016a08 <Map_Write>
				MAP_setPos( 0, 0, NORTH );								// 
 800b626:	2200      	movs	r2, #0
 800b628:	2100      	movs	r1, #0
 800b62a:	2000      	movs	r0, #0
 800b62c:	f00b fa76 	bl	8016b1c <MAP_setPos>
				MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800b630:	2201      	movs	r2, #1
 800b632:	2107      	movs	r1, #7
 800b634:	2008      	movs	r0, #8
 800b636:	f00c f835 	bl	80176a4 <MAP_makeContourMap_run>
				MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800b63a:	1dfb      	adds	r3, r7, #7
 800b63c:	9301      	str	r3, [sp, #4]
 800b63e:	2307      	movs	r3, #7
 800b640:	9300      	str	r3, [sp, #0]
 800b642:	2308      	movs	r3, #8
 800b644:	2200      	movs	r2, #0
 800b646:	2100      	movs	r1, #0
 800b648:	2000      	movs	r0, #0
 800b64a:	f008 fdd3 	bl	80141f4 <MAP_makeCmdList>
				MAP_makeSlaCmdList();													// ???
 800b64e:	f009 f829 	bl	80146a4 <MAP_makeSlaCmdList>
				MAP_makeSkewCmdList();
 800b652:	f009 f9a3 	bl	801499c <MAP_makeSkewCmdList>
				SetLED(0x00);
 800b656:	2000      	movs	r0, #0
 800b658:	f7f6 fc3e 	bl	8001ed8 <SetLED>
			}
			break;
 800b65c:	e019      	b.n	800b692 <MODE_exe_m4+0x31a>

		case MODE_3:
			SetLED(0x0e);
 800b65e:	200e      	movs	r0, #14
 800b660:	f7f6 fc3a 	bl	8001ed8 <SetLED>
			
			break;
 800b664:	e016      	b.n	800b694 <MODE_exe_m4+0x31c>

		case MODE_4:
			SetLED(0x0e);
 800b666:	200e      	movs	r0, #14
 800b668:	f7f6 fc36 	bl	8001ed8 <SetLED>
			break;
 800b66c:	e012      	b.n	800b694 <MODE_exe_m4+0x31c>

		case MODE_5:
			SetLED(0x0e);
 800b66e:	200e      	movs	r0, #14
 800b670:	f7f6 fc32 	bl	8001ed8 <SetLED>
			break;
 800b674:	e00e      	b.n	800b694 <MODE_exe_m4+0x31c>

		case MODE_6:
			SetLED(0x0e);
 800b676:	200e      	movs	r0, #14
 800b678:	f7f6 fc2e 	bl	8001ed8 <SetLED>
			break;
 800b67c:	e00a      	b.n	800b694 <MODE_exe_m4+0x31c>

		case MODE_7:
			SetLED(0x0e);
 800b67e:	200e      	movs	r0, #14
 800b680:	f7f6 fc2a 	bl	8001ed8 <SetLED>
			//cant use
			break;
 800b684:	e006      	b.n	800b694 <MODE_exe_m4+0x31c>

		default:
			break;
 800b686:	bf00      	nop
 800b688:	e004      	b.n	800b694 <MODE_exe_m4+0x31c>
			break;
 800b68a:	bf00      	nop
 800b68c:	e002      	b.n	800b694 <MODE_exe_m4+0x31c>
			break;
 800b68e:	bf00      	nop
 800b690:	e000      	b.n	800b694 <MODE_exe_m4+0x31c>
			break;
 800b692:	bf00      	nop
	}
}
 800b694:	bf00      	nop
 800b696:	3710      	adds	r7, #16
 800b698:	46bd      	mov	sp, r7
 800b69a:	bd80      	pop	{r7, pc}
 800b69c:	20000217 	.word	0x20000217
 800b6a0:	20000216 	.word	0x20000216
 800b6a4:	20000214 	.word	0x20000214
 800b6a8:	20017b28 	.word	0x20017b28
 800b6ac:	3e99999a 	.word	0x3e99999a

0800b6b0 <MODE_exe_m5>:

void MODE_exe_m5( void )
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	b086      	sub	sp, #24
 800b6b4:	af02      	add	r7, sp, #8
	enMAP_HEAD_DIR		en_endDir2;

	uint64_t data =0;
 800b6b6:	f04f 0200 	mov.w	r2, #0
 800b6ba:	f04f 0300 	mov.w	r3, #0
 800b6be:	e9c7 2302 	strd	r2, r3, [r7, #8]

	printf("\r\n turn 45 \r\r");
 800b6c2:	48d2      	ldr	r0, [pc, #840]	@ (800ba0c <MODE_exe_m5+0x35c>)
 800b6c4:	f012 fae2 	bl	801dc8c <iprintf>
	PARAM_makeSra( 0.5, 550.0f, 7.50f,3000*PI,  SLA_45 );
 800b6c8:	2001      	movs	r0, #1
 800b6ca:	eddf 1ad1 	vldr	s3, [pc, #836]	@ 800ba10 <MODE_exe_m5+0x360>
 800b6ce:	eeb1 1a0e 	vmov.f32	s2, #30	@ 0x40f00000  7.5
 800b6d2:	eddf 0ad0 	vldr	s1, [pc, #832]	@ 800ba14 <MODE_exe_m5+0x364>
 800b6d6:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800b6da:	f7f7 f931 	bl	8002940 <PARAM_makeSra>
	printf("\r\n turn 90 \r\r");		
 800b6de:	48ce      	ldr	r0, [pc, #824]	@ (800ba18 <MODE_exe_m5+0x368>)
 800b6e0:	f012 fad4 	bl	801dc8c <iprintf>
	PARAM_makeSra( 0.5, 700.0f, 10.00f,3000*PI,  SLA_90 );	
 800b6e4:	2000      	movs	r0, #0
 800b6e6:	eddf 1aca 	vldr	s3, [pc, #808]	@ 800ba10 <MODE_exe_m5+0x360>
 800b6ea:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 800b6ee:	eddf 0acb 	vldr	s1, [pc, #812]	@ 800ba1c <MODE_exe_m5+0x36c>
 800b6f2:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800b6f6:	f7f7 f923 	bl	8002940 <PARAM_makeSra>
//	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f,3000*PI,  SLA_90 );
	printf("\r\n turn 135 \r\r");	
 800b6fa:	48c9      	ldr	r0, [pc, #804]	@ (800ba20 <MODE_exe_m5+0x370>)
 800b6fc:	f012 fac6 	bl	801dc8c <iprintf>
	PARAM_makeSra( 0.5, 750.0f, 10.00f,3000*PI,  SLA_135 );	
 800b700:	2002      	movs	r0, #2
 800b702:	eddf 1ac3 	vldr	s3, [pc, #780]	@ 800ba10 <MODE_exe_m5+0x360>
 800b706:	eeb2 1a04 	vmov.f32	s2, #36	@ 0x41200000  10.0
 800b70a:	eddf 0ac6 	vldr	s1, [pc, #792]	@ 800ba24 <MODE_exe_m5+0x374>
 800b70e:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800b712:	f7f7 f915 	bl	8002940 <PARAM_makeSra>
	printf("\r\n turn N90 \r\r");	
 800b716:	48c4      	ldr	r0, [pc, #784]	@ (800ba28 <MODE_exe_m5+0x378>)
 800b718:	f012 fab8 	bl	801dc8c <iprintf>
	PARAM_makeSra( 0.5, 800.0f, 11.00f,3000*PI,  SLA_N90 );	
 800b71c:	2003      	movs	r0, #3
 800b71e:	eddf 1abc 	vldr	s3, [pc, #752]	@ 800ba10 <MODE_exe_m5+0x360>
 800b722:	eeb2 1a06 	vmov.f32	s2, #38	@ 0x41300000  11.0
 800b726:	eddf 0ac1 	vldr	s1, [pc, #772]	@ 800ba2c <MODE_exe_m5+0x37c>
 800b72a:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 800b72e:	f7f7 f907 	bl	8002940 <PARAM_makeSra>

	Map_Copy();
 800b732:	f00b f97d 	bl	8016a30 <Map_Copy>

	GYRO_SetRef();
 800b736:	f7fe f983 	bl	8009a40 <GYRO_SetRef>
	CTRL_clrData();
 800b73a:	f7fa ff0b 	bl	8006554 <CTRL_clrData>
	CTRL_clrAngleErrSum();
 800b73e:	f7fa ff51 	bl	80065e4 <CTRL_clrAngleErrSum>
	CTRL_clrSpeedErrSum();
 800b742:	f7fa ff63 	bl	800660c <CTRL_clrSpeedErrSum>
	CTRL_clrNowData();
 800b746:	f7fa ff75 	bl	8006634 <CTRL_clrNowData>

	switch( en_Mode ){
 800b74a:	4bb9      	ldr	r3, [pc, #740]	@ (800ba30 <MODE_exe_m5+0x380>)
 800b74c:	781b      	ldrb	r3, [r3, #0]
 800b74e:	2b07      	cmp	r3, #7
 800b750:	f200 826d 	bhi.w	800bc2e <MODE_exe_m5+0x57e>
 800b754:	a201      	add	r2, pc, #4	@ (adr r2, 800b75c <MODE_exe_m5+0xac>)
 800b756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b75a:	bf00      	nop
 800b75c:	0800b77d 	.word	0x0800b77d
 800b760:	0800b81f 	.word	0x0800b81f
 800b764:	0800b8c1 	.word	0x0800b8c1
 800b768:	0800b963 	.word	0x0800b963
 800b76c:	0800ba3d 	.word	0x0800ba3d
 800b770:	0800badf 	.word	0x0800badf
 800b774:	0800bb81 	.word	0x0800bb81
 800b778:	0800bc27 	.word	0x0800bc27

		case MODE_0:
			SetLED(0x0e);
 800b77c:	200e      	movs	r0, #14
 800b77e:	f7f6 fbab 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_FAST,PARAM_VERY_SLOW,PARAM_NORMAL,SEARCH_SPEED*4.0,
 800b782:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 800b786:	eef6 1a00 	vmov.f32	s3, #96	@ 0x3f000000  0.5
 800b78a:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 800b78e:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 800b792:	ed9f 0aa8 	vldr	s0, [pc, #672]	@ 800ba34 <MODE_exe_m5+0x384>
 800b796:	2202      	movs	r2, #2
 800b798:	2100      	movs	r1, #0
 800b79a:	2003      	movs	r0, #3
 800b79c:	f7fe fda4 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( 0.5 , SLA_135);
			MOT_setSlaStaSpeed( 0.5 , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_FAST );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_NORMAL );							
*/			SetLED(0x00);	
 800b7a0:	2000      	movs	r0, #0
 800b7a2:	f7f6 fb99 	bl	8001ed8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800b7a6:	2200      	movs	r2, #0
 800b7a8:	2100      	movs	r1, #0
 800b7aa:	2000      	movs	r0, #0
 800b7ac:	f00b f9b6 	bl	8016b1c <MAP_setPos>
			MAP_Goalsize(1);
 800b7b0:	2001      	movs	r0, #1
 800b7b2:	f00c fe83 	bl	80184bc <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800b7b6:	2201      	movs	r2, #1
 800b7b8:	2107      	movs	r1, #7
 800b7ba:	2008      	movs	r0, #8
 800b7bc:	f00b ff72 	bl	80176a4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800b7c0:	1dfb      	adds	r3, r7, #7
 800b7c2:	9301      	str	r3, [sp, #4]
 800b7c4:	2307      	movs	r3, #7
 800b7c6:	9300      	str	r3, [sp, #0]
 800b7c8:	2308      	movs	r3, #8
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	2100      	movs	r1, #0
 800b7ce:	2000      	movs	r0, #0
 800b7d0:	f008 fd10 	bl	80141f4 <MAP_makeCmdList>
			MAP_makeSlaCmdList();													// ???
 800b7d4:	f008 ff66 	bl	80146a4 <MAP_makeSlaCmdList>
			MAP_makeSkewCmdList();													
 800b7d8:	f009 f8e0 	bl	801499c <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800b7dc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b7e0:	f010 f95e 	bl	801baa0 <LL_mDelay>
			Set_DutyTIM8(600);
 800b7e4:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800b7e8:	f7fa fbd2 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(2000);	
 800b7ec:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800b7f0:	f010 f956 	bl	801baa0 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SLA );												
 800b7f4:	2001      	movs	r0, #1
 800b7f6:	f00a f887 	bl	8015908 <MAP_drive>
			Set_DutyTIM8(0);
 800b7fa:	2000      	movs	r0, #0
 800b7fc:	f7fa fbc8 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(500);
 800b800:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b804:	f010 f94c 	bl	801baa0 <LL_mDelay>
			MOT_turn(MOT_R180);
 800b808:	2002      	movs	r0, #2
 800b80a:	f004 f9a9 	bl	800fb60 <MOT_turn>
			MAP_actGoalLED();
 800b80e:	f00c fe1f 	bl	8018450 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800b812:	2000      	movs	r0, #0
 800b814:	f7fa fbbc 	bl	8005f90 <Set_DutyTIM8>
			Failsafe_flag_off();
 800b818:	f7fd ff66 	bl	80096e8 <Failsafe_flag_off>
			break;
 800b81c:	e208      	b.n	800bc30 <MODE_exe_m5+0x580>

		case MODE_1:
			SetLED(0x0e);
 800b81e:	200e      	movs	r0, #14
 800b820:	f7f6 fb5a 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_FAST,PARAM_VERY_SLOW,PARAM_NORMAL,SEARCH_SPEED*5.0,
 800b824:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 800b828:	eef6 1a00 	vmov.f32	s3, #96	@ 0x3f000000  0.5
 800b82c:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 800b830:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 800b834:	eeb7 0a08 	vmov.f32	s0, #120	@ 0x3fc00000  1.5
 800b838:	2202      	movs	r2, #2
 800b83a:	2100      	movs	r1, #0
 800b83c:	2003      	movs	r0, #3
 800b83e:	f7fe fd53 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( 0.5 , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_FAST );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_NORMAL );							
*/								
			SetLED(0x00);
 800b842:	2000      	movs	r0, #0
 800b844:	f7f6 fb48 	bl	8001ed8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800b848:	2200      	movs	r2, #0
 800b84a:	2100      	movs	r1, #0
 800b84c:	2000      	movs	r0, #0
 800b84e:	f00b f965 	bl	8016b1c <MAP_setPos>
			MAP_Goalsize(1);
 800b852:	2001      	movs	r0, #1
 800b854:	f00c fe32 	bl	80184bc <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800b858:	2201      	movs	r2, #1
 800b85a:	2107      	movs	r1, #7
 800b85c:	2008      	movs	r0, #8
 800b85e:	f00b ff21 	bl	80176a4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800b862:	1dfb      	adds	r3, r7, #7
 800b864:	9301      	str	r3, [sp, #4]
 800b866:	2307      	movs	r3, #7
 800b868:	9300      	str	r3, [sp, #0]
 800b86a:	2308      	movs	r3, #8
 800b86c:	2200      	movs	r2, #0
 800b86e:	2100      	movs	r1, #0
 800b870:	2000      	movs	r0, #0
 800b872:	f008 fcbf 	bl	80141f4 <MAP_makeCmdList>
			MAP_makeSlaCmdList();													// ???
 800b876:	f008 ff15 	bl	80146a4 <MAP_makeSlaCmdList>
			MAP_makeSkewCmdList();													
 800b87a:	f009 f88f 	bl	801499c <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800b87e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b882:	f010 f90d 	bl	801baa0 <LL_mDelay>
			Set_DutyTIM8(600);
 800b886:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800b88a:	f7fa fb81 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(2000);													
 800b88e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800b892:	f010 f905 	bl	801baa0 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SLA );
 800b896:	2001      	movs	r0, #1
 800b898:	f00a f836 	bl	8015908 <MAP_drive>
			Set_DutyTIM8(0);
 800b89c:	2000      	movs	r0, #0
 800b89e:	f7fa fb77 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(500);
 800b8a2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b8a6:	f010 f8fb 	bl	801baa0 <LL_mDelay>
			MOT_turn(MOT_R180);
 800b8aa:	2002      	movs	r0, #2
 800b8ac:	f004 f958 	bl	800fb60 <MOT_turn>
			MAP_actGoalLED();
 800b8b0:	f00c fdce 	bl	8018450 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800b8b4:	2000      	movs	r0, #0
 800b8b6:	f7fa fb6b 	bl	8005f90 <Set_DutyTIM8>
			Failsafe_flag_off();
 800b8ba:	f7fd ff15 	bl	80096e8 <Failsafe_flag_off>
			break;
 800b8be:	e1b7      	b.n	800bc30 <MODE_exe_m5+0x580>

		case MODE_2:
			SetLED(0x0e);
 800b8c0:	200e      	movs	r0, #14
 800b8c2:	f7f6 fb09 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_FAST,PARAM_VERY_SLOW,PARAM_NORMAL,SEARCH_SPEED*6.0,
 800b8c6:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 800b8ca:	eef6 1a00 	vmov.f32	s3, #96	@ 0x3f000000  0.5
 800b8ce:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 800b8d2:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 800b8d6:	ed9f 0a58 	vldr	s0, [pc, #352]	@ 800ba38 <MODE_exe_m5+0x388>
 800b8da:	2202      	movs	r2, #2
 800b8dc:	2100      	movs	r1, #0
 800b8de:	2003      	movs	r0, #3
 800b8e0:	f7fe fd02 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( 0.5 , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_FAST );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_NORMAL );							
*/								
			SetLED(0x00);
 800b8e4:	2000      	movs	r0, #0
 800b8e6:	f7f6 faf7 	bl	8001ed8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	2100      	movs	r1, #0
 800b8ee:	2000      	movs	r0, #0
 800b8f0:	f00b f914 	bl	8016b1c <MAP_setPos>
			MAP_Goalsize(1);
 800b8f4:	2001      	movs	r0, #1
 800b8f6:	f00c fde1 	bl	80184bc <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800b8fa:	2201      	movs	r2, #1
 800b8fc:	2107      	movs	r1, #7
 800b8fe:	2008      	movs	r0, #8
 800b900:	f00b fed0 	bl	80176a4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800b904:	1dfb      	adds	r3, r7, #7
 800b906:	9301      	str	r3, [sp, #4]
 800b908:	2307      	movs	r3, #7
 800b90a:	9300      	str	r3, [sp, #0]
 800b90c:	2308      	movs	r3, #8
 800b90e:	2200      	movs	r2, #0
 800b910:	2100      	movs	r1, #0
 800b912:	2000      	movs	r0, #0
 800b914:	f008 fc6e 	bl	80141f4 <MAP_makeCmdList>
			MAP_makeSlaCmdList();													// ???
 800b918:	f008 fec4 	bl	80146a4 <MAP_makeSlaCmdList>
			MAP_makeSkewCmdList();													
 800b91c:	f009 f83e 	bl	801499c <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800b920:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b924:	f010 f8bc 	bl	801baa0 <LL_mDelay>
			Set_DutyTIM8(600);
 800b928:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800b92c:	f7fa fb30 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(2000);												
 800b930:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800b934:	f010 f8b4 	bl	801baa0 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SLA );
 800b938:	2001      	movs	r0, #1
 800b93a:	f009 ffe5 	bl	8015908 <MAP_drive>
			Set_DutyTIM8(0);
 800b93e:	2000      	movs	r0, #0
 800b940:	f7fa fb26 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(500);
 800b944:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b948:	f010 f8aa 	bl	801baa0 <LL_mDelay>
			MOT_turn(MOT_R180);
 800b94c:	2002      	movs	r0, #2
 800b94e:	f004 f907 	bl	800fb60 <MOT_turn>
			MAP_actGoalLED();
 800b952:	f00c fd7d 	bl	8018450 <MAP_actGoalLED>
			Set_DutyTIM8(0);			
 800b956:	2000      	movs	r0, #0
 800b958:	f7fa fb1a 	bl	8005f90 <Set_DutyTIM8>
			Failsafe_flag_off();
 800b95c:	f7fd fec4 	bl	80096e8 <Failsafe_flag_off>
			break;
 800b960:	e166      	b.n	800bc30 <MODE_exe_m5+0x580>

		case MODE_3:
			SetLED(0x0e);
 800b962:	200e      	movs	r0, #14
 800b964:	f7f6 fab8 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_FAST,PARAM_VERY_SLOW,PARAM_NORMAL,SEARCH_SPEED*4.0,
 800b968:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 800b96c:	eef6 1a00 	vmov.f32	s3, #96	@ 0x3f000000  0.5
 800b970:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 800b974:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 800b978:	ed9f 0a2e 	vldr	s0, [pc, #184]	@ 800ba34 <MODE_exe_m5+0x384>
 800b97c:	2202      	movs	r2, #2
 800b97e:	2100      	movs	r1, #0
 800b980:	2003      	movs	r0, #3
 800b982:	f7fe fcb1 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( 0.5 , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_FAST );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_NORMAL );							
*/								
			SetLED(0x00);
 800b986:	2000      	movs	r0, #0
 800b988:	f7f6 faa6 	bl	8001ed8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800b98c:	2200      	movs	r2, #0
 800b98e:	2100      	movs	r1, #0
 800b990:	2000      	movs	r0, #0
 800b992:	f00b f8c3 	bl	8016b1c <MAP_setPos>
			MAP_Goalsize(1);
 800b996:	2001      	movs	r0, #1
 800b998:	f00c fd90 	bl	80184bc <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800b99c:	2201      	movs	r2, #1
 800b99e:	2107      	movs	r1, #7
 800b9a0:	2008      	movs	r0, #8
 800b9a2:	f00b fe7f 	bl	80176a4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800b9a6:	1dfb      	adds	r3, r7, #7
 800b9a8:	9301      	str	r3, [sp, #4]
 800b9aa:	2307      	movs	r3, #7
 800b9ac:	9300      	str	r3, [sp, #0]
 800b9ae:	2308      	movs	r3, #8
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	2100      	movs	r1, #0
 800b9b4:	2000      	movs	r0, #0
 800b9b6:	f008 fc1d 	bl	80141f4 <MAP_makeCmdList>
			MAP_makeSlaCmdList();													// ???
 800b9ba:	f008 fe73 	bl	80146a4 <MAP_makeSlaCmdList>
			MAP_makeSkewCmdList();													
 800b9be:	f008 ffed 	bl	801499c <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800b9c2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b9c6:	f010 f86b 	bl	801baa0 <LL_mDelay>
			Set_DutyTIM8(600);
 800b9ca:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800b9ce:	f7fa fadf 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(2000);			
 800b9d2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800b9d6:	f010 f863 	bl	801baa0 <LL_mDelay>

			log_flag_on();										
 800b9da:	f7fe fa8f 	bl	8009efc <log_flag_on>
			MAP_drive( MAP_DRIVE_SKEW );
 800b9de:	2002      	movs	r0, #2
 800b9e0:	f009 ff92 	bl	8015908 <MAP_drive>
			log_flag_off();
 800b9e4:	f7fe fa96 	bl	8009f14 <log_flag_off>
			Set_DutyTIM8(0);
 800b9e8:	2000      	movs	r0, #0
 800b9ea:	f7fa fad1 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(500);
 800b9ee:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b9f2:	f010 f855 	bl	801baa0 <LL_mDelay>
			MOT_turn(MOT_R180);
 800b9f6:	2002      	movs	r0, #2
 800b9f8:	f004 f8b2 	bl	800fb60 <MOT_turn>
			MAP_actGoalLED();
 800b9fc:	f00c fd28 	bl	8018450 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800ba00:	2000      	movs	r0, #0
 800ba02:	f7fa fac5 	bl	8005f90 <Set_DutyTIM8>
			Failsafe_flag_off();
 800ba06:	f7fd fe6f 	bl	80096e8 <Failsafe_flag_off>
			break;
 800ba0a:	e111      	b.n	800bc30 <MODE_exe_m5+0x580>
 800ba0c:	08021c18 	.word	0x08021c18
 800ba10:	46134315 	.word	0x46134315
 800ba14:	44098000 	.word	0x44098000
 800ba18:	08021c28 	.word	0x08021c28
 800ba1c:	442f0000 	.word	0x442f0000
 800ba20:	08021c38 	.word	0x08021c38
 800ba24:	443b8000 	.word	0x443b8000
 800ba28:	08021c48 	.word	0x08021c48
 800ba2c:	44480000 	.word	0x44480000
 800ba30:	20017b28 	.word	0x20017b28
 800ba34:	3f99999a 	.word	0x3f99999a
 800ba38:	3fe66666 	.word	0x3fe66666

		case MODE_4:
			SetLED(0x0e);
 800ba3c:	200e      	movs	r0, #14
 800ba3e:	f7f6 fa4b 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_VERY_FAST,PARAM_VERY_SLOW,PARAM_NORMAL,SEARCH_SPEED*5.0,
 800ba42:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 800ba46:	eef6 1a00 	vmov.f32	s3, #96	@ 0x3f000000  0.5
 800ba4a:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 800ba4e:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 800ba52:	eeb7 0a08 	vmov.f32	s0, #120	@ 0x3fc00000  1.5
 800ba56:	2202      	movs	r2, #2
 800ba58:	2100      	movs	r1, #0
 800ba5a:	2004      	movs	r0, #4
 800ba5c:	f7fe fc44 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( 0.5 , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_NORMAL );							
*/							
			SetLED(0x00);
 800ba60:	2000      	movs	r0, #0
 800ba62:	f7f6 fa39 	bl	8001ed8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800ba66:	2200      	movs	r2, #0
 800ba68:	2100      	movs	r1, #0
 800ba6a:	2000      	movs	r0, #0
 800ba6c:	f00b f856 	bl	8016b1c <MAP_setPos>
			MAP_Goalsize(1);
 800ba70:	2001      	movs	r0, #1
 800ba72:	f00c fd23 	bl	80184bc <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800ba76:	2201      	movs	r2, #1
 800ba78:	2107      	movs	r1, #7
 800ba7a:	2008      	movs	r0, #8
 800ba7c:	f00b fe12 	bl	80176a4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800ba80:	1dfb      	adds	r3, r7, #7
 800ba82:	9301      	str	r3, [sp, #4]
 800ba84:	2307      	movs	r3, #7
 800ba86:	9300      	str	r3, [sp, #0]
 800ba88:	2308      	movs	r3, #8
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	2100      	movs	r1, #0
 800ba8e:	2000      	movs	r0, #0
 800ba90:	f008 fbb0 	bl	80141f4 <MAP_makeCmdList>
			MAP_makeSlaCmdList();													// ???
 800ba94:	f008 fe06 	bl	80146a4 <MAP_makeSlaCmdList>
			MAP_makeSkewCmdList();													
 800ba98:	f008 ff80 	bl	801499c <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800ba9c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800baa0:	f00f fffe 	bl	801baa0 <LL_mDelay>
			Set_DutyTIM8(600);
 800baa4:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800baa8:	f7fa fa72 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(2000);													
 800baac:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800bab0:	f00f fff6 	bl	801baa0 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SKEW );
 800bab4:	2002      	movs	r0, #2
 800bab6:	f009 ff27 	bl	8015908 <MAP_drive>
			Set_DutyTIM8(0);
 800baba:	2000      	movs	r0, #0
 800babc:	f7fa fa68 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(500);
 800bac0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800bac4:	f00f ffec 	bl	801baa0 <LL_mDelay>
			MOT_turn(MOT_R180);
 800bac8:	2002      	movs	r0, #2
 800baca:	f004 f849 	bl	800fb60 <MOT_turn>
			MAP_actGoalLED();
 800bace:	f00c fcbf 	bl	8018450 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800bad2:	2000      	movs	r0, #0
 800bad4:	f7fa fa5c 	bl	8005f90 <Set_DutyTIM8>
			Failsafe_flag_off();
 800bad8:	f7fd fe06 	bl	80096e8 <Failsafe_flag_off>
			break;
 800badc:	e0a8      	b.n	800bc30 <MODE_exe_m5+0x580>

		case MODE_5:
			SetLED(0x0e);
 800bade:	200e      	movs	r0, #14
 800bae0:	f7f6 f9fa 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_VERY_FAST,PARAM_VERY_SLOW,PARAM_NORMAL,SEARCH_SPEED*6.0,
 800bae4:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 800bae8:	eef6 1a00 	vmov.f32	s3, #96	@ 0x3f000000  0.5
 800baec:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 800baf0:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 800baf4:	ed1f 0a30 	vldr	s0, [pc, #-192]	@ 800ba38 <MODE_exe_m5+0x388>
 800baf8:	2202      	movs	r2, #2
 800bafa:	2100      	movs	r1, #0
 800bafc:	2004      	movs	r0, #4
 800bafe:	f7fe fbf3 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( 0.5 , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_NORMAL );							
*/										
			SetLED(0x00);
 800bb02:	2000      	movs	r0, #0
 800bb04:	f7f6 f9e8 	bl	8001ed8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800bb08:	2200      	movs	r2, #0
 800bb0a:	2100      	movs	r1, #0
 800bb0c:	2000      	movs	r0, #0
 800bb0e:	f00b f805 	bl	8016b1c <MAP_setPos>
			MAP_Goalsize(1);
 800bb12:	2001      	movs	r0, #1
 800bb14:	f00c fcd2 	bl	80184bc <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, BEST_WAY );					// ?
 800bb18:	2201      	movs	r2, #1
 800bb1a:	2107      	movs	r1, #7
 800bb1c:	2008      	movs	r0, #8
 800bb1e:	f00b fdc1 	bl	80176a4 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_DEF, GOAL_MAP_Y_DEF, &en_endDir2 );		// ??
 800bb22:	1dfb      	adds	r3, r7, #7
 800bb24:	9301      	str	r3, [sp, #4]
 800bb26:	2307      	movs	r3, #7
 800bb28:	9300      	str	r3, [sp, #0]
 800bb2a:	2308      	movs	r3, #8
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	2100      	movs	r1, #0
 800bb30:	2000      	movs	r0, #0
 800bb32:	f008 fb5f 	bl	80141f4 <MAP_makeCmdList>
			MAP_makeSlaCmdList();													// ???
 800bb36:	f008 fdb5 	bl	80146a4 <MAP_makeSlaCmdList>
			MAP_makeSkewCmdList();													
 800bb3a:	f008 ff2f 	bl	801499c <MAP_makeSkewCmdList>
			LL_mDelay(500);
 800bb3e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800bb42:	f00f ffad 	bl	801baa0 <LL_mDelay>
			Set_DutyTIM8(600);
 800bb46:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800bb4a:	f7fa fa21 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(2000);													
 800bb4e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800bb52:	f00f ffa5 	bl	801baa0 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SKEW );
 800bb56:	2002      	movs	r0, #2
 800bb58:	f009 fed6 	bl	8015908 <MAP_drive>
			Set_DutyTIM8(0);
 800bb5c:	2000      	movs	r0, #0
 800bb5e:	f7fa fa17 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(500);
 800bb62:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800bb66:	f00f ff9b 	bl	801baa0 <LL_mDelay>
			MOT_turn(MOT_R180);
 800bb6a:	2002      	movs	r0, #2
 800bb6c:	f003 fff8 	bl	800fb60 <MOT_turn>
			MAP_actGoalLED();
 800bb70:	f00c fc6e 	bl	8018450 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800bb74:	2000      	movs	r0, #0
 800bb76:	f7fa fa0b 	bl	8005f90 <Set_DutyTIM8>
			Failsafe_flag_off();
 800bb7a:	f7fd fdb5 	bl	80096e8 <Failsafe_flag_off>
			break;
 800bb7e:	e057      	b.n	800bc30 <MODE_exe_m5+0x580>

		case MODE_6:
			SetLED(0x0e);
 800bb80:	200e      	movs	r0, #14
 800bb82:	f7f6 f9a9 	bl	8001ed8 <SetLED>
			MODE_speed_parameter(PARAM_VERY_FAST,PARAM_VERY_SLOW,PARAM_NORMAL,SEARCH_SPEED*6.0,
 800bb86:	eeb6 2a00 	vmov.f32	s4, #96	@ 0x3f000000  0.5
 800bb8a:	eef6 1a00 	vmov.f32	s3, #96	@ 0x3f000000  0.5
 800bb8e:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 800bb92:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 800bb96:	ed1f 0a58 	vldr	s0, [pc, #-352]	@ 800ba38 <MODE_exe_m5+0x388>
 800bb9a:	2202      	movs	r2, #2
 800bb9c:	2100      	movs	r1, #0
 800bb9e:	2004      	movs	r0, #4
 800bba0:	f7fe fba2 	bl	800a2e8 <MODE_speed_parameter>
			MOT_setSlaStaSpeed( 0.5 , SLA_N90);							
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_FAST );							
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							
			PARAM_setSpeedType( PARAM_SLA,  PARAM_NORMAL );							
*/									
			SetLED(0x00);
 800bba4:	2000      	movs	r0, #0
 800bba6:	f7f6 f997 	bl	8001ed8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// 
 800bbaa:	2200      	movs	r2, #0
 800bbac:	2100      	movs	r1, #0
 800bbae:	2000      	movs	r0, #0
 800bbb0:	f00a ffb4 	bl	8016b1c <MAP_setPos>

			MAP_Goal_init();
 800bbb4:	f00a ffa0 	bl	8016af8 <MAP_Goal_init>
			MAP_makeContourMap_dijkstra_modoki(GOAL_MAP_X_DEF,GOAL_MAP_Y_DEF, BEST_WAY);
 800bbb8:	2201      	movs	r2, #1
 800bbba:	2107      	movs	r1, #7
 800bbbc:	2008      	movs	r0, #8
 800bbbe:	f00e f837 	bl	8019c30 <MAP_makeContourMap_dijkstra_modoki>
			MAP_Goalsize(1);
 800bbc2:	2001      	movs	r0, #1
 800bbc4:	f00c fc7a 	bl	80184bc <MAP_Goalsize>
	
			MAP_makeCmdList_dijkstra_modoki(0, 0, NORTH, GOAL_MAP_X_DEF,GOAL_MAP_Y_DEF, &en_endDir2);		// 
 800bbc8:	1dfb      	adds	r3, r7, #7
 800bbca:	9301      	str	r3, [sp, #4]
 800bbcc:	2307      	movs	r3, #7
 800bbce:	9300      	str	r3, [sp, #0]
 800bbd0:	2308      	movs	r3, #8
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	2100      	movs	r1, #0
 800bbd6:	2000      	movs	r0, #0
 800bbd8:	f00a fc9a 	bl	8016510 <MAP_makeCmdList_dijkstra_modoki>
			MAP_makeSlaCmdList();													// 
 800bbdc:	f008 fd62 	bl	80146a4 <MAP_makeSlaCmdList>
			MAP_makeSkewCmdList();
 800bbe0:	f008 fedc 	bl	801499c <MAP_makeSkewCmdList>

			LL_mDelay(500);
 800bbe4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800bbe8:	f00f ff5a 	bl	801baa0 <LL_mDelay>
			Set_DutyTIM8(600);
 800bbec:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800bbf0:	f7fa f9ce 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(2000);													
 800bbf4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800bbf8:	f00f ff52 	bl	801baa0 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SKEW );
 800bbfc:	2002      	movs	r0, #2
 800bbfe:	f009 fe83 	bl	8015908 <MAP_drive>
			Set_DutyTIM8(0);
 800bc02:	2000      	movs	r0, #0
 800bc04:	f7fa f9c4 	bl	8005f90 <Set_DutyTIM8>
			LL_mDelay(500);
 800bc08:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800bc0c:	f00f ff48 	bl	801baa0 <LL_mDelay>
			MOT_turn(MOT_R180);
 800bc10:	2002      	movs	r0, #2
 800bc12:	f003 ffa5 	bl	800fb60 <MOT_turn>
			MAP_actGoalLED();
 800bc16:	f00c fc1b 	bl	8018450 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 800bc1a:	2000      	movs	r0, #0
 800bc1c:	f7fa f9b8 	bl	8005f90 <Set_DutyTIM8>
			Failsafe_flag_off();
 800bc20:	f7fd fd62 	bl	80096e8 <Failsafe_flag_off>
			break;
 800bc24:	e004      	b.n	800bc30 <MODE_exe_m5+0x580>

		case MODE_7:
			SetLED(0x0e);
 800bc26:	200e      	movs	r0, #14
 800bc28:	f7f6 f956 	bl	8001ed8 <SetLED>
			//cant use
			break;
 800bc2c:	e000      	b.n	800bc30 <MODE_exe_m5+0x580>

		default:
			break;
 800bc2e:	bf00      	nop
	}
	printf("\r\n turn 45 \r\r");
 800bc30:	481d      	ldr	r0, [pc, #116]	@ (800bca8 <MODE_exe_m5+0x5f8>)
 800bc32:	f012 f82b 	bl	801dc8c <iprintf>
	PARAM_makeSra( (float)SEARCH_SPEED, 100.0f, 2.50f,3000*PI,  SLA_45 );
 800bc36:	2001      	movs	r0, #1
 800bc38:	eddf 1a1c 	vldr	s3, [pc, #112]	@ 800bcac <MODE_exe_m5+0x5fc>
 800bc3c:	eeb0 1a04 	vmov.f32	s2, #4	@ 0x40200000  2.5
 800bc40:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 800bcb0 <MODE_exe_m5+0x600>
 800bc44:	ed9f 0a1b 	vldr	s0, [pc, #108]	@ 800bcb4 <MODE_exe_m5+0x604>
 800bc48:	f7f6 fe7a 	bl	8002940 <PARAM_makeSra>
	printf("\r\n turn 90 \r\r");		
 800bc4c:	481a      	ldr	r0, [pc, #104]	@ (800bcb8 <MODE_exe_m5+0x608>)
 800bc4e:	f012 f81d 	bl	801dc8c <iprintf>
	PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 3.50f,3000*PI,  SLA_90 );	
 800bc52:	2000      	movs	r0, #0
 800bc54:	eddf 1a15 	vldr	s3, [pc, #84]	@ 800bcac <MODE_exe_m5+0x5fc>
 800bc58:	eeb0 1a0c 	vmov.f32	s2, #12	@ 0x40600000  3.5
 800bc5c:	eddf 0a17 	vldr	s1, [pc, #92]	@ 800bcbc <MODE_exe_m5+0x60c>
 800bc60:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 800bcb4 <MODE_exe_m5+0x604>
 800bc64:	f7f6 fe6c 	bl	8002940 <PARAM_makeSra>
//	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f,3000*PI,  SLA_90 );
	printf("\r\n turn 135 \r\r");	
 800bc68:	4815      	ldr	r0, [pc, #84]	@ (800bcc0 <MODE_exe_m5+0x610>)
 800bc6a:	f012 f80f 	bl	801dc8c <iprintf>
	PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 4.00f,3000*PI,  SLA_135 );	
 800bc6e:	2002      	movs	r0, #2
 800bc70:	eddf 1a0e 	vldr	s3, [pc, #56]	@ 800bcac <MODE_exe_m5+0x5fc>
 800bc74:	eeb1 1a00 	vmov.f32	s2, #16	@ 0x40800000  4.0
 800bc78:	eddf 0a10 	vldr	s1, [pc, #64]	@ 800bcbc <MODE_exe_m5+0x60c>
 800bc7c:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 800bcb4 <MODE_exe_m5+0x604>
 800bc80:	f7f6 fe5e 	bl	8002940 <PARAM_makeSra>
	printf("\r\n turn N90 \r\r");	
 800bc84:	480f      	ldr	r0, [pc, #60]	@ (800bcc4 <MODE_exe_m5+0x614>)
 800bc86:	f012 f801 	bl	801dc8c <iprintf>
	PARAM_makeSra( (float)SEARCH_SPEED, 300.0f, 4.00f,3000*PI,  SLA_N90 );	
 800bc8a:	2003      	movs	r0, #3
 800bc8c:	eddf 1a07 	vldr	s3, [pc, #28]	@ 800bcac <MODE_exe_m5+0x5fc>
 800bc90:	eeb1 1a00 	vmov.f32	s2, #16	@ 0x40800000  4.0
 800bc94:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 800bcc8 <MODE_exe_m5+0x618>
 800bc98:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 800bcb4 <MODE_exe_m5+0x604>
 800bc9c:	f7f6 fe50 	bl	8002940 <PARAM_makeSra>
}
 800bca0:	bf00      	nop
 800bca2:	3710      	adds	r7, #16
 800bca4:	46bd      	mov	sp, r7
 800bca6:	bd80      	pop	{r7, pc}
 800bca8:	08021c18 	.word	0x08021c18
 800bcac:	46134315 	.word	0x46134315
 800bcb0:	42c80000 	.word	0x42c80000
 800bcb4:	3e99999a 	.word	0x3e99999a
 800bcb8:	08021c28 	.word	0x08021c28
 800bcbc:	43480000 	.word	0x43480000
 800bcc0:	08021c38 	.word	0x08021c38
 800bcc4:	08021c48 	.word	0x08021c48
 800bcc8:	43960000 	.word	0x43960000

0800bccc <MODE_exe>:


void MODE_exe( void )
{
 800bccc:	b580      	push	{r7, lr}
 800bcce:	af00      	add	r7, sp, #0
//	uint16_t *read;
	enMAP_HEAD_DIR		en_endDir;

	NowModeLed = MODELED_1;
 800bcd0:	4bc1      	ldr	r3, [pc, #772]	@ (800bfd8 <MODE_exe+0x30c>)
 800bcd2:	2201      	movs	r2, #1
 800bcd4:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	LL_mDelay(300);
 800bcd6:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800bcda:	f00f fee1 	bl	801baa0 <LL_mDelay>
	GYRO_SetRef();
 800bcde:	f7fd feaf 	bl	8009a40 <GYRO_SetRef>
	ENC_clr();
 800bce2:	f7fd fd9d 	bl	8009820 <ENC_clr>
	Failsafe_flag_off();
 800bce6:	f7fd fcff 	bl	80096e8 <Failsafe_flag_off>
//	log_flag_on();	

	switch( en_Mode ){
 800bcea:	4bbc      	ldr	r3, [pc, #752]	@ (800bfdc <MODE_exe+0x310>)
 800bcec:	781b      	ldrb	r3, [r3, #0]
 800bcee:	2b07      	cmp	r3, #7
 800bcf0:	f200 81a0 	bhi.w	800c034 <MODE_exe+0x368>
 800bcf4:	a201      	add	r2, pc, #4	@ (adr r2, 800bcfc <MODE_exe+0x30>)
 800bcf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcfa:	bf00      	nop
 800bcfc:	0800bd1d 	.word	0x0800bd1d
 800bd00:	0800bd99 	.word	0x0800bd99
 800bd04:	0800be15 	.word	0x0800be15
 800bd08:	0800be91 	.word	0x0800be91
 800bd0c:	0800bf0d 	.word	0x0800bf0d
 800bd10:	0800bf95 	.word	0x0800bf95
 800bd14:	0800c025 	.word	0x0800c025
 800bd18:	0800c02d 	.word	0x0800c02d

		case MODE_0://tune	
			SetLED(0x0e);
 800bd1c:	200e      	movs	r0, #14
 800bd1e:	f7f6 f8db 	bl	8001ed8 <SetLED>
			en_Mode = MODE_0;	
 800bd22:	4bae      	ldr	r3, [pc, #696]	@ (800bfdc <MODE_exe+0x310>)
 800bd24:	2200      	movs	r2, #0
 800bd26:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 800bd28:	2064      	movs	r0, #100	@ 0x64
 800bd2a:	f00f feb9 	bl	801baa0 <LL_mDelay>
			SetLED(0x00);
 800bd2e:	2000      	movs	r0, #0
 800bd30:	f7f6 f8d2 	bl	8001ed8 <SetLED>
			NowModeLed = MODELED_2;
 800bd34:	4ba8      	ldr	r3, [pc, #672]	@ (800bfd8 <MODE_exe+0x30c>)
 800bd36:	2210      	movs	r2, #16
 800bd38:	701a      	strb	r2, [r3, #0]
			while(1){
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800bd3a:	f7f6 f94f 	bl	8001fdc <SW_IsOn_1>
 800bd3e:	4603      	mov	r3, r0
 800bd40:	2b01      	cmp	r3, #1
 800bd42:	d004      	beq.n	800bd4e <MODE_exe+0x82>
 800bd44:	f7fe fab4 	bl	800a2b0 <CountUP_mode>
 800bd48:	4603      	mov	r3, r0
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d008      	beq.n	800bd60 <MODE_exe+0x94>
					MODE_inc();								
 800bd4e:	f7fe fa3b 	bl	800a1c8 <MODE_inc>
					LL_mDelay(200);			
 800bd52:	20c8      	movs	r0, #200	@ 0xc8
 800bd54:	f00f fea4 	bl	801baa0 <LL_mDelay>
					printf("mode selecting_0\r\n");
 800bd58:	48a1      	ldr	r0, [pc, #644]	@ (800bfe0 <MODE_exe+0x314>)
 800bd5a:	f012 f807 	bl	801dd6c <puts>
 800bd5e:	e01a      	b.n	800bd96 <MODE_exe+0xca>
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 800bd60:	f7f6 f92e 	bl	8001fc0 <SW_IsOn_0>
 800bd64:	4603      	mov	r3, r0
 800bd66:	2b01      	cmp	r3, #1
 800bd68:	d004      	beq.n	800bd74 <MODE_exe+0xa8>
 800bd6a:	f000 f9c2 	bl	800c0f2 <MODE_CheckExe>
 800bd6e:	4603      	mov	r3, r0
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d0e2      	beq.n	800bd3a <MODE_exe+0x6e>
					MODE_exe_m0();								
 800bd74:	f7fe faf6 	bl	800a364 <MODE_exe_m0>
					LL_mDelay(200);				
 800bd78:	20c8      	movs	r0, #200	@ 0xc8
 800bd7a:	f00f fe91 	bl	801baa0 <LL_mDelay>
					if (en_Mode == MODE_7){
 800bd7e:	4b97      	ldr	r3, [pc, #604]	@ (800bfdc <MODE_exe+0x310>)
 800bd80:	781b      	ldrb	r3, [r3, #0]
 800bd82:	2b07      	cmp	r3, #7
 800bd84:	d1d9      	bne.n	800bd3a <MODE_exe+0x6e>
						NowModeLed = MODELED_1;
 800bd86:	4b94      	ldr	r3, [pc, #592]	@ (800bfd8 <MODE_exe+0x30c>)
 800bd88:	2201      	movs	r2, #1
 800bd8a:	701a      	strb	r2, [r3, #0]
						break;
 800bd8c:	bf00      	nop
					}
				}

			}
			en_Mode = MODE_0;
 800bd8e:	4b93      	ldr	r3, [pc, #588]	@ (800bfdc <MODE_exe+0x310>)
 800bd90:	2200      	movs	r2, #0
 800bd92:	701a      	strb	r2, [r3, #0]
			break;
 800bd94:	e14f      	b.n	800c036 <MODE_exe+0x36a>
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800bd96:	e7d0      	b.n	800bd3a <MODE_exe+0x6e>

		case MODE_1://flash
			SetLED(0x0e);
 800bd98:	200e      	movs	r0, #14
 800bd9a:	f7f6 f89d 	bl	8001ed8 <SetLED>
			en_Mode = MODE_0;	
 800bd9e:	4b8f      	ldr	r3, [pc, #572]	@ (800bfdc <MODE_exe+0x310>)
 800bda0:	2200      	movs	r2, #0
 800bda2:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 800bda4:	2064      	movs	r0, #100	@ 0x64
 800bda6:	f00f fe7b 	bl	801baa0 <LL_mDelay>
			SetLED(0x00);
 800bdaa:	2000      	movs	r0, #0
 800bdac:	f7f6 f894 	bl	8001ed8 <SetLED>
			NowModeLed = MODELED_2;
 800bdb0:	4b89      	ldr	r3, [pc, #548]	@ (800bfd8 <MODE_exe+0x30c>)
 800bdb2:	2210      	movs	r2, #16
 800bdb4:	701a      	strb	r2, [r3, #0]
			while(1){
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800bdb6:	f7f6 f911 	bl	8001fdc <SW_IsOn_1>
 800bdba:	4603      	mov	r3, r0
 800bdbc:	2b01      	cmp	r3, #1
 800bdbe:	d004      	beq.n	800bdca <MODE_exe+0xfe>
 800bdc0:	f7fe fa76 	bl	800a2b0 <CountUP_mode>
 800bdc4:	4603      	mov	r3, r0
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d008      	beq.n	800bddc <MODE_exe+0x110>
					MODE_inc();								
 800bdca:	f7fe f9fd 	bl	800a1c8 <MODE_inc>
					LL_mDelay(200);			
 800bdce:	20c8      	movs	r0, #200	@ 0xc8
 800bdd0:	f00f fe66 	bl	801baa0 <LL_mDelay>
					printf("mode selecting_1\r\n");
 800bdd4:	4883      	ldr	r0, [pc, #524]	@ (800bfe4 <MODE_exe+0x318>)
 800bdd6:	f011 ffc9 	bl	801dd6c <puts>
 800bdda:	e01a      	b.n	800be12 <MODE_exe+0x146>
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 800bddc:	f7f6 f8f0 	bl	8001fc0 <SW_IsOn_0>
 800bde0:	4603      	mov	r3, r0
 800bde2:	2b01      	cmp	r3, #1
 800bde4:	d004      	beq.n	800bdf0 <MODE_exe+0x124>
 800bde6:	f000 f984 	bl	800c0f2 <MODE_CheckExe>
 800bdea:	4603      	mov	r3, r0
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d0e2      	beq.n	800bdb6 <MODE_exe+0xea>
					MODE_exe_m1();								
 800bdf0:	f7fe fccc 	bl	800a78c <MODE_exe_m1>
					LL_mDelay(200);				
 800bdf4:	20c8      	movs	r0, #200	@ 0xc8
 800bdf6:	f00f fe53 	bl	801baa0 <LL_mDelay>
					if (en_Mode == MODE_7){
 800bdfa:	4b78      	ldr	r3, [pc, #480]	@ (800bfdc <MODE_exe+0x310>)
 800bdfc:	781b      	ldrb	r3, [r3, #0]
 800bdfe:	2b07      	cmp	r3, #7
 800be00:	d1d9      	bne.n	800bdb6 <MODE_exe+0xea>
						NowModeLed = MODELED_1;
 800be02:	4b75      	ldr	r3, [pc, #468]	@ (800bfd8 <MODE_exe+0x30c>)
 800be04:	2201      	movs	r2, #1
 800be06:	701a      	strb	r2, [r3, #0]
						break;
 800be08:	bf00      	nop
					}
				}

			}
			en_Mode = MODE_1;
 800be0a:	4b74      	ldr	r3, [pc, #464]	@ (800bfdc <MODE_exe+0x310>)
 800be0c:	2201      	movs	r2, #1
 800be0e:	701a      	strb	r2, [r3, #0]
			break;
 800be10:	e111      	b.n	800c036 <MODE_exe+0x36a>
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800be12:	e7d0      	b.n	800bdb6 <MODE_exe+0xea>

		case MODE_2://search wall hit
			SetLED(0x0e);
 800be14:	200e      	movs	r0, #14
 800be16:	f7f6 f85f 	bl	8001ed8 <SetLED>
			en_Mode = MODE_0;	
 800be1a:	4b70      	ldr	r3, [pc, #448]	@ (800bfdc <MODE_exe+0x310>)
 800be1c:	2200      	movs	r2, #0
 800be1e:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 800be20:	2064      	movs	r0, #100	@ 0x64
 800be22:	f00f fe3d 	bl	801baa0 <LL_mDelay>
			SetLED(0x00);
 800be26:	2000      	movs	r0, #0
 800be28:	f7f6 f856 	bl	8001ed8 <SetLED>
			NowModeLed = MODELED_2;
 800be2c:	4b6a      	ldr	r3, [pc, #424]	@ (800bfd8 <MODE_exe+0x30c>)
 800be2e:	2210      	movs	r2, #16
 800be30:	701a      	strb	r2, [r3, #0]
			while(1){
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800be32:	f7f6 f8d3 	bl	8001fdc <SW_IsOn_1>
 800be36:	4603      	mov	r3, r0
 800be38:	2b01      	cmp	r3, #1
 800be3a:	d004      	beq.n	800be46 <MODE_exe+0x17a>
 800be3c:	f7fe fa38 	bl	800a2b0 <CountUP_mode>
 800be40:	4603      	mov	r3, r0
 800be42:	2b00      	cmp	r3, #0
 800be44:	d008      	beq.n	800be58 <MODE_exe+0x18c>
					MODE_inc();								
 800be46:	f7fe f9bf 	bl	800a1c8 <MODE_inc>
					LL_mDelay(200);			
 800be4a:	20c8      	movs	r0, #200	@ 0xc8
 800be4c:	f00f fe28 	bl	801baa0 <LL_mDelay>
					printf("mode selecting_1\r\n");
 800be50:	4864      	ldr	r0, [pc, #400]	@ (800bfe4 <MODE_exe+0x318>)
 800be52:	f011 ff8b 	bl	801dd6c <puts>
 800be56:	e01a      	b.n	800be8e <MODE_exe+0x1c2>
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 800be58:	f7f6 f8b2 	bl	8001fc0 <SW_IsOn_0>
 800be5c:	4603      	mov	r3, r0
 800be5e:	2b01      	cmp	r3, #1
 800be60:	d004      	beq.n	800be6c <MODE_exe+0x1a0>
 800be62:	f000 f946 	bl	800c0f2 <MODE_CheckExe>
 800be66:	4603      	mov	r3, r0
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d0e2      	beq.n	800be32 <MODE_exe+0x166>
					MODE_exe_m2();								
 800be6c:	f7fe fd04 	bl	800a878 <MODE_exe_m2>
					LL_mDelay(200);				
 800be70:	20c8      	movs	r0, #200	@ 0xc8
 800be72:	f00f fe15 	bl	801baa0 <LL_mDelay>
					if (en_Mode == MODE_7){
 800be76:	4b59      	ldr	r3, [pc, #356]	@ (800bfdc <MODE_exe+0x310>)
 800be78:	781b      	ldrb	r3, [r3, #0]
 800be7a:	2b07      	cmp	r3, #7
 800be7c:	d1d9      	bne.n	800be32 <MODE_exe+0x166>
						NowModeLed = MODELED_1;
 800be7e:	4b56      	ldr	r3, [pc, #344]	@ (800bfd8 <MODE_exe+0x30c>)
 800be80:	2201      	movs	r2, #1
 800be82:	701a      	strb	r2, [r3, #0]
						break;
 800be84:	bf00      	nop
					}
				}

			}
			en_Mode = MODE_2;
 800be86:	4b55      	ldr	r3, [pc, #340]	@ (800bfdc <MODE_exe+0x310>)
 800be88:	2202      	movs	r2, #2
 800be8a:	701a      	strb	r2, [r3, #0]
			break;
 800be8c:	e0d3      	b.n	800c036 <MODE_exe+0x36a>
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800be8e:	e7d0      	b.n	800be32 <MODE_exe+0x166>

		case MODE_3://drive
			SetLED(0x0e);
 800be90:	200e      	movs	r0, #14
 800be92:	f7f6 f821 	bl	8001ed8 <SetLED>
			en_Mode = MODE_0;	
 800be96:	4b51      	ldr	r3, [pc, #324]	@ (800bfdc <MODE_exe+0x310>)
 800be98:	2200      	movs	r2, #0
 800be9a:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 800be9c:	2064      	movs	r0, #100	@ 0x64
 800be9e:	f00f fdff 	bl	801baa0 <LL_mDelay>
			SetLED(0x00);
 800bea2:	2000      	movs	r0, #0
 800bea4:	f7f6 f818 	bl	8001ed8 <SetLED>
			NowModeLed = MODELED_2;
 800bea8:	4b4b      	ldr	r3, [pc, #300]	@ (800bfd8 <MODE_exe+0x30c>)
 800beaa:	2210      	movs	r2, #16
 800beac:	701a      	strb	r2, [r3, #0]
			while(1){
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800beae:	f7f6 f895 	bl	8001fdc <SW_IsOn_1>
 800beb2:	4603      	mov	r3, r0
 800beb4:	2b01      	cmp	r3, #1
 800beb6:	d004      	beq.n	800bec2 <MODE_exe+0x1f6>
 800beb8:	f7fe f9fa 	bl	800a2b0 <CountUP_mode>
 800bebc:	4603      	mov	r3, r0
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d008      	beq.n	800bed4 <MODE_exe+0x208>
					MODE_inc();								
 800bec2:	f7fe f981 	bl	800a1c8 <MODE_inc>
					LL_mDelay(200);			
 800bec6:	20c8      	movs	r0, #200	@ 0xc8
 800bec8:	f00f fdea 	bl	801baa0 <LL_mDelay>
					printf("mode selecting_1\r\n");
 800becc:	4845      	ldr	r0, [pc, #276]	@ (800bfe4 <MODE_exe+0x318>)
 800bece:	f011 ff4d 	bl	801dd6c <puts>
 800bed2:	e01a      	b.n	800bf0a <MODE_exe+0x23e>
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 800bed4:	f7f6 f874 	bl	8001fc0 <SW_IsOn_0>
 800bed8:	4603      	mov	r3, r0
 800beda:	2b01      	cmp	r3, #1
 800bedc:	d004      	beq.n	800bee8 <MODE_exe+0x21c>
 800bede:	f000 f908 	bl	800c0f2 <MODE_CheckExe>
 800bee2:	4603      	mov	r3, r0
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d0e2      	beq.n	800beae <MODE_exe+0x1e2>
					MODE_exe_m3();								
 800bee8:	f7fe ffc8 	bl	800ae7c <MODE_exe_m3>
					LL_mDelay(200);				
 800beec:	20c8      	movs	r0, #200	@ 0xc8
 800beee:	f00f fdd7 	bl	801baa0 <LL_mDelay>
					if (en_Mode == MODE_7){
 800bef2:	4b3a      	ldr	r3, [pc, #232]	@ (800bfdc <MODE_exe+0x310>)
 800bef4:	781b      	ldrb	r3, [r3, #0]
 800bef6:	2b07      	cmp	r3, #7
 800bef8:	d1d9      	bne.n	800beae <MODE_exe+0x1e2>
						NowModeLed = MODELED_1;
 800befa:	4b37      	ldr	r3, [pc, #220]	@ (800bfd8 <MODE_exe+0x30c>)
 800befc:	2201      	movs	r2, #1
 800befe:	701a      	strb	r2, [r3, #0]
						break;
 800bf00:	bf00      	nop
					}
				}

			}
			en_Mode = MODE_3;
 800bf02:	4b36      	ldr	r3, [pc, #216]	@ (800bfdc <MODE_exe+0x310>)
 800bf04:	2203      	movs	r2, #3
 800bf06:	701a      	strb	r2, [r3, #0]
			break;
 800bf08:	e095      	b.n	800c036 <MODE_exe+0x36a>
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800bf0a:	e7d0      	b.n	800beae <MODE_exe+0x1e2>

		case MODE_4: // wall hit search
			SetLED(0x0e);
 800bf0c:	200e      	movs	r0, #14
 800bf0e:	f7f5 ffe3 	bl	8001ed8 <SetLED>
			en_Mode = MODE_0;	
 800bf12:	4b32      	ldr	r3, [pc, #200]	@ (800bfdc <MODE_exe+0x310>)
 800bf14:	2200      	movs	r2, #0
 800bf16:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 800bf18:	2064      	movs	r0, #100	@ 0x64
 800bf1a:	f00f fdc1 	bl	801baa0 <LL_mDelay>
			SetLED(0x00);
 800bf1e:	2000      	movs	r0, #0
 800bf20:	f7f5 ffda 	bl	8001ed8 <SetLED>
			NowModeLed = MODELED_2;
 800bf24:	4b2c      	ldr	r3, [pc, #176]	@ (800bfd8 <MODE_exe+0x30c>)
 800bf26:	2210      	movs	r2, #16
 800bf28:	701a      	strb	r2, [r3, #0]
			WallHitFlag = 1;
 800bf2a:	4b2f      	ldr	r3, [pc, #188]	@ (800bfe8 <MODE_exe+0x31c>)
 800bf2c:	2201      	movs	r2, #1
 800bf2e:	701a      	strb	r2, [r3, #0]
			while(1){
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800bf30:	f7f6 f854 	bl	8001fdc <SW_IsOn_1>
 800bf34:	4603      	mov	r3, r0
 800bf36:	2b01      	cmp	r3, #1
 800bf38:	d004      	beq.n	800bf44 <MODE_exe+0x278>
 800bf3a:	f7fe f9b9 	bl	800a2b0 <CountUP_mode>
 800bf3e:	4603      	mov	r3, r0
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d008      	beq.n	800bf56 <MODE_exe+0x28a>
					MODE_inc();								
 800bf44:	f7fe f940 	bl	800a1c8 <MODE_inc>
					LL_mDelay(200);			
 800bf48:	20c8      	movs	r0, #200	@ 0xc8
 800bf4a:	f00f fda9 	bl	801baa0 <LL_mDelay>
					printf("mode selecting_1\r\n");
 800bf4e:	4825      	ldr	r0, [pc, #148]	@ (800bfe4 <MODE_exe+0x318>)
 800bf50:	f011 ff0c 	bl	801dd6c <puts>
 800bf54:	e01d      	b.n	800bf92 <MODE_exe+0x2c6>
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 800bf56:	f7f6 f833 	bl	8001fc0 <SW_IsOn_0>
 800bf5a:	4603      	mov	r3, r0
 800bf5c:	2b01      	cmp	r3, #1
 800bf5e:	d004      	beq.n	800bf6a <MODE_exe+0x29e>
 800bf60:	f000 f8c7 	bl	800c0f2 <MODE_CheckExe>
 800bf64:	4603      	mov	r3, r0
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d0e2      	beq.n	800bf30 <MODE_exe+0x264>
					MODE_exe_m4();								
 800bf6a:	f7ff fa05 	bl	800b378 <MODE_exe_m4>
					LL_mDelay(200);				
 800bf6e:	20c8      	movs	r0, #200	@ 0xc8
 800bf70:	f00f fd96 	bl	801baa0 <LL_mDelay>
					if (en_Mode == MODE_7){
 800bf74:	4b19      	ldr	r3, [pc, #100]	@ (800bfdc <MODE_exe+0x310>)
 800bf76:	781b      	ldrb	r3, [r3, #0]
 800bf78:	2b07      	cmp	r3, #7
 800bf7a:	d1d9      	bne.n	800bf30 <MODE_exe+0x264>
						NowModeLed = MODELED_1;
 800bf7c:	4b16      	ldr	r3, [pc, #88]	@ (800bfd8 <MODE_exe+0x30c>)
 800bf7e:	2201      	movs	r2, #1
 800bf80:	701a      	strb	r2, [r3, #0]
						WallHitFlag = 0;
 800bf82:	4b19      	ldr	r3, [pc, #100]	@ (800bfe8 <MODE_exe+0x31c>)
 800bf84:	2200      	movs	r2, #0
 800bf86:	701a      	strb	r2, [r3, #0]
						break;
 800bf88:	bf00      	nop
					}
				}

			}
			en_Mode = MODE_4;
 800bf8a:	4b14      	ldr	r3, [pc, #80]	@ (800bfdc <MODE_exe+0x310>)
 800bf8c:	2204      	movs	r2, #4
 800bf8e:	701a      	strb	r2, [r3, #0]
			break;
 800bf90:	e051      	b.n	800c036 <MODE_exe+0x36a>
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800bf92:	e7cd      	b.n	800bf30 <MODE_exe+0x264>

		case MODE_5:
			SetLED(0x0e);
 800bf94:	200e      	movs	r0, #14
 800bf96:	f7f5 ff9f 	bl	8001ed8 <SetLED>
			en_Mode = MODE_0;	
 800bf9a:	4b10      	ldr	r3, [pc, #64]	@ (800bfdc <MODE_exe+0x310>)
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 800bfa0:	2064      	movs	r0, #100	@ 0x64
 800bfa2:	f00f fd7d 	bl	801baa0 <LL_mDelay>
			SetLED(0x00);
 800bfa6:	2000      	movs	r0, #0
 800bfa8:	f7f5 ff96 	bl	8001ed8 <SetLED>
			NowModeLed = MODELED_2;
 800bfac:	4b0a      	ldr	r3, [pc, #40]	@ (800bfd8 <MODE_exe+0x30c>)
 800bfae:	2210      	movs	r2, #16
 800bfb0:	701a      	strb	r2, [r3, #0]
			while(1){
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800bfb2:	f7f6 f813 	bl	8001fdc <SW_IsOn_1>
 800bfb6:	4603      	mov	r3, r0
 800bfb8:	2b01      	cmp	r3, #1
 800bfba:	d004      	beq.n	800bfc6 <MODE_exe+0x2fa>
 800bfbc:	f7fe f978 	bl	800a2b0 <CountUP_mode>
 800bfc0:	4603      	mov	r3, r0
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d012      	beq.n	800bfec <MODE_exe+0x320>
					MODE_inc();								
 800bfc6:	f7fe f8ff 	bl	800a1c8 <MODE_inc>
					LL_mDelay(200);			
 800bfca:	20c8      	movs	r0, #200	@ 0xc8
 800bfcc:	f00f fd68 	bl	801baa0 <LL_mDelay>
					printf("mode selecting_1\r\n");
 800bfd0:	4804      	ldr	r0, [pc, #16]	@ (800bfe4 <MODE_exe+0x318>)
 800bfd2:	f011 fecb 	bl	801dd6c <puts>
 800bfd6:	e024      	b.n	800c022 <MODE_exe+0x356>
 800bfd8:	2000000c 	.word	0x2000000c
 800bfdc:	20017b28 	.word	0x20017b28
 800bfe0:	08021c9c 	.word	0x08021c9c
 800bfe4:	08021cb0 	.word	0x08021cb0
 800bfe8:	20017b29 	.word	0x20017b29
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 800bfec:	f7f5 ffe8 	bl	8001fc0 <SW_IsOn_0>
 800bff0:	4603      	mov	r3, r0
 800bff2:	2b01      	cmp	r3, #1
 800bff4:	d004      	beq.n	800c000 <MODE_exe+0x334>
 800bff6:	f000 f87c 	bl	800c0f2 <MODE_CheckExe>
 800bffa:	4603      	mov	r3, r0
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d0d8      	beq.n	800bfb2 <MODE_exe+0x2e6>
					MODE_exe_m5();								
 800c000:	f7ff fb56 	bl	800b6b0 <MODE_exe_m5>
					LL_mDelay(200);				
 800c004:	20c8      	movs	r0, #200	@ 0xc8
 800c006:	f00f fd4b 	bl	801baa0 <LL_mDelay>
					if (en_Mode == MODE_7){
 800c00a:	4b0c      	ldr	r3, [pc, #48]	@ (800c03c <MODE_exe+0x370>)
 800c00c:	781b      	ldrb	r3, [r3, #0]
 800c00e:	2b07      	cmp	r3, #7
 800c010:	d1cf      	bne.n	800bfb2 <MODE_exe+0x2e6>
						NowModeLed = MODELED_1;
 800c012:	4b0b      	ldr	r3, [pc, #44]	@ (800c040 <MODE_exe+0x374>)
 800c014:	2201      	movs	r2, #1
 800c016:	701a      	strb	r2, [r3, #0]
						break;
 800c018:	bf00      	nop
					}
				}

			}
			en_Mode = MODE_5;
 800c01a:	4b08      	ldr	r3, [pc, #32]	@ (800c03c <MODE_exe+0x370>)
 800c01c:	2205      	movs	r2, #5
 800c01e:	701a      	strb	r2, [r3, #0]
			break;
 800c020:	e009      	b.n	800c036 <MODE_exe+0x36a>
				if (( SW_IsOn_1() == SW_ON)||CountUP_mode()){
 800c022:	e7c6      	b.n	800bfb2 <MODE_exe+0x2e6>

		case MODE_6:
			SetLED(0x0e);
 800c024:	200e      	movs	r0, #14
 800c026:	f7f5 ff57 	bl	8001ed8 <SetLED>

			break;
 800c02a:	e004      	b.n	800c036 <MODE_exe+0x36a>

		case MODE_7:
			SetLED(0x0e);
 800c02c:	200e      	movs	r0, #14
 800c02e:	f7f5 ff53 	bl	8001ed8 <SetLED>
			
			break;
 800c032:	e000      	b.n	800c036 <MODE_exe+0x36a>


		default:
			break;
 800c034:	bf00      	nop
	}
}
 800c036:	bf00      	nop
 800c038:	bd80      	pop	{r7, pc}
 800c03a:	bf00      	nop
 800c03c:	20017b28 	.word	0x20017b28
 800c040:	2000000c 	.word	0x2000000c

0800c044 <MODE_DistRightCheck>:

bool MODE_DistRightCheck(void)
{
 800c044:	b580      	push	{r7, lr}
 800c046:	b082      	sub	sp, #8
 800c048:	af00      	add	r7, sp, #0
	int16_t s_rightval;
	bool bl_check;

	s_rightval = DIST_getNowVal(DIST_SEN_R_FRONT);
 800c04a:	2000      	movs	r0, #0
 800c04c:	f006 fdc0 	bl	8012bd0 <DIST_getNowVal>
 800c050:	4603      	mov	r3, r0
 800c052:	80bb      	strh	r3, [r7, #4]

	if( s_rightval >= 300 ){
 800c054:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800c058:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800c05c:	db02      	blt.n	800c064 <MODE_DistRightCheck+0x20>
		bl_check=TRUE;
 800c05e:	2301      	movs	r3, #1
 800c060:	71fb      	strb	r3, [r7, #7]
 800c062:	e001      	b.n	800c068 <MODE_DistRightCheck+0x24>
	}
	else{
		bl_check=FALSE;
 800c064:	2300      	movs	r3, #0
 800c066:	71fb      	strb	r3, [r7, #7]
	}

	return bl_check;
 800c068:	79fb      	ldrb	r3, [r7, #7]
}
 800c06a:	4618      	mov	r0, r3
 800c06c:	3708      	adds	r7, #8
 800c06e:	46bd      	mov	sp, r7
 800c070:	bd80      	pop	{r7, pc}

0800c072 <MODE_DistLeftCheck>:

bool MODE_DistLeftCheck(void){
 800c072:	b580      	push	{r7, lr}
 800c074:	b082      	sub	sp, #8
 800c076:	af00      	add	r7, sp, #0

	int16_t 	s_leftval;
	bool	bl_check;

	s_leftval 	= DIST_getNowVal(DIST_SEN_L_FRONT);
 800c078:	2001      	movs	r0, #1
 800c07a:	f006 fda9 	bl	8012bd0 <DIST_getNowVal>
 800c07e:	4603      	mov	r3, r0
 800c080:	80bb      	strh	r3, [r7, #4]

	if( s_leftval >= 200 ){
 800c082:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800c086:	2bc7      	cmp	r3, #199	@ 0xc7
 800c088:	dd02      	ble.n	800c090 <MODE_DistLeftCheck+0x1e>
		bl_check = TRUE;
 800c08a:	2301      	movs	r3, #1
 800c08c:	71fb      	strb	r3, [r7, #7]
 800c08e:	e001      	b.n	800c094 <MODE_DistLeftCheck+0x22>

	}else{
		bl_check = FALSE;
 800c090:	2300      	movs	r3, #0
 800c092:	71fb      	strb	r3, [r7, #7]

	}

	return bl_check;
 800c094:	79fb      	ldrb	r3, [r7, #7]
}
 800c096:	4618      	mov	r0, r3
 800c098:	3708      	adds	r7, #8
 800c09a:	46bd      	mov	sp, r7
 800c09c:	bd80      	pop	{r7, pc}

0800c09e <MODE_setWaitCheck>:

bool MODE_setWaitCheck(void){
 800c09e:	b580      	push	{r7, lr}
 800c0a0:	b082      	sub	sp, #8
 800c0a2:	af00      	add	r7, sp, #0

	bool bl_check;

	if( TRUE == MODE_DistRightCheck() ){	// ?
 800c0a4:	f7ff ffce 	bl	800c044 <MODE_DistRightCheck>
 800c0a8:	4603      	mov	r3, r0
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d002      	beq.n	800c0b4 <MODE_setWaitCheck+0x16>
		SetLED(0x08);
 800c0ae:	2008      	movs	r0, #8
 800c0b0:	f7f5 ff12 	bl	8001ed8 <SetLED>
	}
	if( TRUE == MODE_DistLeftCheck() ){		// ?
 800c0b4:	f7ff ffdd 	bl	800c072 <MODE_DistLeftCheck>
 800c0b8:	4603      	mov	r3, r0
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d002      	beq.n	800c0c4 <MODE_setWaitCheck+0x26>
		SetLED(0x02);
 800c0be:	2002      	movs	r0, #2
 800c0c0:	f7f5 ff0a 	bl	8001ed8 <SetLED>
	}

	if( ( TRUE == MODE_DistRightCheck() ) && ( TRUE == MODE_DistLeftCheck() ) ){
 800c0c4:	f7ff ffbe 	bl	800c044 <MODE_DistRightCheck>
 800c0c8:	4603      	mov	r3, r0
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d00a      	beq.n	800c0e4 <MODE_setWaitCheck+0x46>
 800c0ce:	f7ff ffd0 	bl	800c072 <MODE_DistLeftCheck>
 800c0d2:	4603      	mov	r3, r0
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d005      	beq.n	800c0e4 <MODE_setWaitCheck+0x46>
		SetLED(0x0e);
 800c0d8:	200e      	movs	r0, #14
 800c0da:	f7f5 fefd 	bl	8001ed8 <SetLED>
		bl_check = TRUE;
 800c0de:	2301      	movs	r3, #1
 800c0e0:	71fb      	strb	r3, [r7, #7]
 800c0e2:	e001      	b.n	800c0e8 <MODE_setWaitCheck+0x4a>

	}else{
		bl_check = FALSE;
 800c0e4:	2300      	movs	r3, #0
 800c0e6:	71fb      	strb	r3, [r7, #7]
	}
	return bl_check;
 800c0e8:	79fb      	ldrb	r3, [r7, #7]
}
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	3708      	adds	r7, #8
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	bd80      	pop	{r7, pc}

0800c0f2 <MODE_CheckExe>:

bool MODE_CheckExe(void){
 800c0f2:	b580      	push	{r7, lr}
 800c0f4:	b082      	sub	sp, #8
 800c0f6:	af00      	add	r7, sp, #0

	bool bl_check;

	if( TRUE == MODE_setWaitCheck() ){
 800c0f8:	f7ff ffd1 	bl	800c09e <MODE_setWaitCheck>
 800c0fc:	4603      	mov	r3, r0
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d018      	beq.n	800c134 <MODE_CheckExe+0x42>
		LL_mDelay(500);
 800c102:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800c106:	f00f fccb 	bl	801baa0 <LL_mDelay>

		if( FALSE == MODE_setWaitCheck() ){
 800c10a:	f7ff ffc8 	bl	800c09e <MODE_setWaitCheck>
 800c10e:	4603      	mov	r3, r0
 800c110:	f083 0301 	eor.w	r3, r3, #1
 800c114:	b2db      	uxtb	r3, r3
 800c116:	2b00      	cmp	r3, #0
 800c118:	d009      	beq.n	800c12e <MODE_CheckExe+0x3c>
			SetLED(0x00);
 800c11a:	2000      	movs	r0, #0
 800c11c:	f7f5 fedc 	bl	8001ed8 <SetLED>
			LL_mDelay(1000);
 800c120:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800c124:	f00f fcbc 	bl	801baa0 <LL_mDelay>
			bl_check = TRUE;
 800c128:	2301      	movs	r3, #1
 800c12a:	71fb      	strb	r3, [r7, #7]
 800c12c:	e004      	b.n	800c138 <MODE_CheckExe+0x46>

		}else{
			bl_check = FALSE;
 800c12e:	2300      	movs	r3, #0
 800c130:	71fb      	strb	r3, [r7, #7]
 800c132:	e001      	b.n	800c138 <MODE_CheckExe+0x46>

		}

	}else{

		bl_check = FALSE;
 800c134:	2300      	movs	r3, #0
 800c136:	71fb      	strb	r3, [r7, #7]
	}

	return bl_check;
 800c138:	79fb      	ldrb	r3, [r7, #7]
}
 800c13a:	4618      	mov	r0, r3
 800c13c:	3708      	adds	r7, #8
 800c13e:	46bd      	mov	sp, r7
 800c140:	bd80      	pop	{r7, pc}

0800c142 <MOT_getAcc1>:
en_TURNTYPE		en_TurnType;



float MOT_getAcc1( void )
{
 800c142:	b580      	push	{r7, lr}
 800c144:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_ST )->f_speed_acc;
 800c146:	2015      	movs	r0, #21
 800c148:	f7f6 fb86 	bl	8002858 <PARAM_getSpeed>
 800c14c:	4603      	mov	r3, r0
 800c14e:	685b      	ldr	r3, [r3, #4]
 800c150:	ee07 3a90 	vmov	s15, r3
}
 800c154:	eeb0 0a67 	vmov.f32	s0, s15
 800c158:	bd80      	pop	{r7, pc}

0800c15a <MOT_getAcc3>:

float MOT_getAcc3( void )
{
 800c15a:	b580      	push	{r7, lr}
 800c15c:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_ST )->f_speed_dec;
 800c15e:	2015      	movs	r0, #21
 800c160:	f7f6 fb7a 	bl	8002858 <PARAM_getSpeed>
 800c164:	4603      	mov	r3, r0
 800c166:	689b      	ldr	r3, [r3, #8]
 800c168:	ee07 3a90 	vmov	s15, r3
}
 800c16c:	eeb0 0a67 	vmov.f32	s0, s15
 800c170:	bd80      	pop	{r7, pc}

0800c172 <MOT_getJerk>:

float MOT_getJerk( void )
{
 800c172:	b580      	push	{r7, lr}
 800c174:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_ST )->f_speed_jerk;
 800c176:	2015      	movs	r0, #21
 800c178:	f7f6 fb6e 	bl	8002858 <PARAM_getSpeed>
 800c17c:	4603      	mov	r3, r0
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	ee07 3a90 	vmov	s15, r3
}
 800c184:	eeb0 0a67 	vmov.f32	s0, s15
 800c188:	bd80      	pop	{r7, pc}
	...

0800c18c <MOT_goBlock_AccConstDec>:

void MOT_goBlock_AccConstDec( float f_fin, enMOT_ST_TYPE en_type, enMOT_GO_ST_TYPE en_goType )
{
 800c18c:	b580      	push	{r7, lr}
 800c18e:	b092      	sub	sp, #72	@ 0x48
 800c190:	af00      	add	r7, sp, #0
 800c192:	ed87 0a01 	vstr	s0, [r7, #4]
 800c196:	4603      	mov	r3, r0
 800c198:	460a      	mov	r2, r1
 800c19a:	70fb      	strb	r3, [r7, #3]
 800c19c:	4613      	mov	r3, r2
 800c19e:	70bb      	strb	r3, [r7, #2]
	stCTRL_DATA		st_data;					// CTRLdata
	GYRO_staErrChkAngle();
 800c1a0:	f7fd fd38 	bl	8009c14 <GYRO_staErrChkAngle>
	/*      motion      */
	/* ================ */
	/* ------ */
	/*  acc+jerk   */
	/* ------ */
	if( ( en_type != MOT_CONST_DEC ) && ( en_type != MOT_CONST_DEC_CUSTOM ) ){
 800c1a4:	78fb      	ldrb	r3, [r7, #3]
 800c1a6:	2b05      	cmp	r3, #5
 800c1a8:	f000 8141 	beq.w	800c42e <MOT_goBlock_AccConstDec+0x2a2>
 800c1ac:	78fb      	ldrb	r3, [r7, #3]
 800c1ae:	2b06      	cmp	r3, #6
 800c1b0:	f000 813d 	beq.w	800c42e <MOT_goBlock_AccConstDec+0x2a2>

		if( MOT_GO_ST_NORMAL == en_goType ){
 800c1b4:	78bb      	ldrb	r3, [r7, #2]
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d102      	bne.n	800c1c0 <MOT_goBlock_AccConstDec+0x34>
			st_data.en_ctrl_type		= CTRL_ACC;
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	723b      	strb	r3, [r7, #8]
 800c1be:	e001      	b.n	800c1c4 <MOT_goBlock_AccConstDec+0x38>
		}
		else{
			st_data.en_ctrl_type		= CTRL_SKEW_ACC;
 800c1c0:	2303      	movs	r3, #3
 800c1c2:	723b      	strb	r3, [r7, #8]
		}
		st_data.f_ctrl_jerk			= st_Info.f_mot_jerk;
 800c1c4:	4bbb      	ldr	r3, [pc, #748]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c1c6:	685b      	ldr	r3, [r3, #4]
 800c1c8:	613b      	str	r3, [r7, #16]
		st_data.f_ctrl_trgtAcc		= st_Info.f_mot_trgtAcc1;		// 
 800c1ca:	4bba      	ldr	r3, [pc, #744]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c1cc:	689b      	ldr	r3, [r3, #8]
 800c1ce:	61bb      	str	r3, [r7, #24]
		st_data.f_ctrl_nowAcc		= 0;
 800c1d0:	f04f 0300 	mov.w	r3, #0
 800c1d4:	617b      	str	r3, [r7, #20]
		st_data.f_ctrl_now			= st_Info.f_mot_now;		// 
 800c1d6:	4bb7      	ldr	r3, [pc, #732]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c1d8:	69db      	ldr	r3, [r3, #28]
 800c1da:	61fb      	str	r3, [r7, #28]
		st_data.f_ctrl_trgt			= st_Info.f_mot_now+st_Info.f_mot_accjerk_v;		// 
 800c1dc:	4bb5      	ldr	r3, [pc, #724]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c1de:	ed93 7a07 	vldr	s14, [r3, #28]
 800c1e2:	4bb4      	ldr	r3, [pc, #720]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c1e4:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800c1e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c1ec:	edc7 7a08 	vstr	s15, [r7, #32]
		st_data.f_ctrl_nowDist		= 0;				// 
 800c1f0:	f04f 0300 	mov.w	r3, #0
 800c1f4:	627b      	str	r3, [r7, #36]	@ 0x24
		st_data.f_ctrl_dist			= st_Info.f_mot_l1_accjerk;			// 
 800c1f6:	4baf      	ldr	r3, [pc, #700]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c1f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1fa:	62bb      	str	r3, [r7, #40]	@ 0x28
		st_data.f_ctrl_jerkAngle		= 0;
 800c1fc:	f04f 0300 	mov.w	r3, #0
 800c200:	62fb      	str	r3, [r7, #44]	@ 0x2c
		st_data.f_ctrl_nowAccAngle		= 0;
 800c202:	f04f 0300 	mov.w	r3, #0
 800c206:	633b      	str	r3, [r7, #48]	@ 0x30
		st_data.f_ctrl_trgtAccAngle		= 0;				// 
 800c208:	f04f 0300 	mov.w	r3, #0
 800c20c:	637b      	str	r3, [r7, #52]	@ 0x34
		st_data.f_ctrl_nowAngleS		= 0;				// 
 800c20e:	f04f 0300 	mov.w	r3, #0
 800c212:	63bb      	str	r3, [r7, #56]	@ 0x38
		st_data.f_ctrl_trgtAngleS		= 0;				// 
 800c214:	f04f 0300 	mov.w	r3, #0
 800c218:	63fb      	str	r3, [r7, #60]	@ 0x3c
		st_data.f_ctrl_nowAngle		= 0;				// 
 800c21a:	f04f 0300 	mov.w	r3, #0
 800c21e:	643b      	str	r3, [r7, #64]	@ 0x40
		st_data.f_ctrl_angle			= 0;				// 
 800c220:	f04f 0300 	mov.w	r3, #0
 800c224:	647b      	str	r3, [r7, #68]	@ 0x44
		st_data.f_ctrl_time 			= 0;				//  [sec]  
 800c226:	f04f 0300 	mov.w	r3, #0
 800c22a:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();								// 
 800c22c:	f7fa f992 	bl	8006554 <CTRL_clrData>
		CTRL_clrSpeedErrSum();
 800c230:	f7fa f9ec 	bl	800660c <CTRL_clrSpeedErrSum>
		CTRL_setData( &st_data );						// 
 800c234:	f107 0308 	add.w	r3, r7, #8
 800c238:	4618      	mov	r0, r3
 800c23a:	f7fa fa79 	bl	8006730 <CTRL_setData>
		DCM_staMotAll();							// ON
 800c23e:	f7fd fab5 	bl	80097ac <DCM_staMotAll>
		while( Get_NowDist() < st_Info.f_mot_l1_accjerk ){					// 
 800c242:	e00f      	b.n	800c264 <MOT_goBlock_AccConstDec+0xd8>
			if( SYS_isOutOfCtrl() == TRUE ){
 800c244:	f7fd fa5c 	bl	8009700 <SYS_isOutOfCtrl>
 800c248:	4603      	mov	r3, r0
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d008      	beq.n	800c260 <MOT_goBlock_AccConstDec+0xd4>
				CTRL_stop();
 800c24e:	f7fa f971 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 800c252:	2000      	movs	r0, #0
 800c254:	f7fd fa86 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 800c258:	2001      	movs	r0, #1
 800c25a:	f7fd fa83 	bl	8009764 <DCM_brakeMot>
				break;
 800c25e:	e00d      	b.n	800c27c <MOT_goBlock_AccConstDec+0xf0>
			}				
			MOT_setWallEdgeDist();
 800c260:	f006 facc 	bl	80127fc <MOT_setWallEdgeDist>
		while( Get_NowDist() < st_Info.f_mot_l1_accjerk ){					// 
 800c264:	f7fa f8b6 	bl	80063d4 <Get_NowDist>
 800c268:	eeb0 7a40 	vmov.f32	s14, s0
 800c26c:	4b91      	ldr	r3, [pc, #580]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c26e:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800c272:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c27a:	d4e3      	bmi.n	800c244 <MOT_goBlock_AccConstDec+0xb8>

		}
		//acc
		st_data.f_ctrl_jerk			= 0;
 800c27c:	f04f 0300 	mov.w	r3, #0
 800c280:	613b      	str	r3, [r7, #16]
		st_data.f_ctrl_trgtAcc		= st_Info.f_mot_trgtAcc1;		// 
 800c282:	4b8c      	ldr	r3, [pc, #560]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c284:	689b      	ldr	r3, [r3, #8]
 800c286:	61bb      	str	r3, [r7, #24]
		st_data.f_ctrl_nowAcc		= st_Info.f_mot_trgtAcc1;
 800c288:	4b8a      	ldr	r3, [pc, #552]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c28a:	689b      	ldr	r3, [r3, #8]
 800c28c:	617b      	str	r3, [r7, #20]
		st_data.f_ctrl_now			= st_Info.f_mot_now+st_Info.f_mot_accjerk_v;		// 
 800c28e:	4b89      	ldr	r3, [pc, #548]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c290:	ed93 7a07 	vldr	s14, [r3, #28]
 800c294:	4b87      	ldr	r3, [pc, #540]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c296:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800c29a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c29e:	edc7 7a07 	vstr	s15, [r7, #28]
		st_data.f_ctrl_trgt			= st_Info.f_mot_trgt - st_Info.f_mot_accjerk_v;		// 
 800c2a2:	4b84      	ldr	r3, [pc, #528]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c2a4:	ed93 7a08 	vldr	s14, [r3, #32]
 800c2a8:	4b82      	ldr	r3, [pc, #520]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c2aa:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800c2ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c2b2:	edc7 7a08 	vstr	s15, [r7, #32]
		st_data.f_ctrl_nowDist		= st_Info.f_mot_l1_accjerk;				// 
 800c2b6:	4b7f      	ldr	r3, [pc, #508]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c2b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2ba:	627b      	str	r3, [r7, #36]	@ 0x24
		st_data.f_ctrl_dist			= st_Info.f_mot_l1_accjerk+st_Info.f_mot_l1_accconst;			// 
 800c2bc:	4b7d      	ldr	r3, [pc, #500]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c2be:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800c2c2:	4b7c      	ldr	r3, [pc, #496]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c2c4:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800c2c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c2cc:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		st_data.f_ctrl_jerkAngle		= 0;
 800c2d0:	f04f 0300 	mov.w	r3, #0
 800c2d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		st_data.f_ctrl_nowAccAngle		= 0;
 800c2d6:	f04f 0300 	mov.w	r3, #0
 800c2da:	633b      	str	r3, [r7, #48]	@ 0x30
		st_data.f_ctrl_trgtAccAngle		= 0;				// 
 800c2dc:	f04f 0300 	mov.w	r3, #0
 800c2e0:	637b      	str	r3, [r7, #52]	@ 0x34
		st_data.f_ctrl_nowAngleS		= 0;				// 
 800c2e2:	f04f 0300 	mov.w	r3, #0
 800c2e6:	63bb      	str	r3, [r7, #56]	@ 0x38
		st_data.f_ctrl_trgtAngleS		= 0;				// 
 800c2e8:	f04f 0300 	mov.w	r3, #0
 800c2ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
		st_data.f_ctrl_nowAngle		= 0;				// 
 800c2ee:	f04f 0300 	mov.w	r3, #0
 800c2f2:	643b      	str	r3, [r7, #64]	@ 0x40
		st_data.f_ctrl_angle			= 0;				// 
 800c2f4:	f04f 0300 	mov.w	r3, #0
 800c2f8:	647b      	str	r3, [r7, #68]	@ 0x44
		st_data.f_ctrl_time 			= 0;				//  [sec]  
 800c2fa:	f04f 0300 	mov.w	r3, #0
 800c2fe:	60fb      	str	r3, [r7, #12]
//		CTRL_clrData();								// 
		CTRL_setData( &st_data );						// 
 800c300:	f107 0308 	add.w	r3, r7, #8
 800c304:	4618      	mov	r0, r3
 800c306:	f7fa fa13 	bl	8006730 <CTRL_setData>
		DCM_staMotAll();							// ON
 800c30a:	f7fd fa4f 	bl	80097ac <DCM_staMotAll>
		while( Get_NowDist() < (st_Info.f_mot_l1_accjerk + st_Info.f_mot_l1_accconst)){					// 
 800c30e:	e00f      	b.n	800c330 <MOT_goBlock_AccConstDec+0x1a4>
			if( SYS_isOutOfCtrl() == TRUE ){
 800c310:	f7fd f9f6 	bl	8009700 <SYS_isOutOfCtrl>
 800c314:	4603      	mov	r3, r0
 800c316:	2b00      	cmp	r3, #0
 800c318:	d008      	beq.n	800c32c <MOT_goBlock_AccConstDec+0x1a0>
				CTRL_stop();
 800c31a:	f7fa f90b 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 800c31e:	2000      	movs	r0, #0
 800c320:	f7fd fa20 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 800c324:	2001      	movs	r0, #1
 800c326:	f7fd fa1d 	bl	8009764 <DCM_brakeMot>
				break;
 800c32a:	e012      	b.n	800c352 <MOT_goBlock_AccConstDec+0x1c6>
			}				
			MOT_setWallEdgeDist();
 800c32c:	f006 fa66 	bl	80127fc <MOT_setWallEdgeDist>
		while( Get_NowDist() < (st_Info.f_mot_l1_accjerk + st_Info.f_mot_l1_accconst)){					// 
 800c330:	f7fa f850 	bl	80063d4 <Get_NowDist>
 800c334:	eef0 6a40 	vmov.f32	s13, s0
 800c338:	4b5e      	ldr	r3, [pc, #376]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c33a:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800c33e:	4b5d      	ldr	r3, [pc, #372]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c340:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800c344:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c348:	eef4 6ae7 	vcmpe.f32	s13, s15
 800c34c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c350:	d4de      	bmi.n	800c310 <MOT_goBlock_AccConstDec+0x184>

		}
		//acc - jerk
		st_data.f_ctrl_jerk			= st_Info.f_mot_jerk*(-1.0);
 800c352:	4b58      	ldr	r3, [pc, #352]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c354:	685b      	ldr	r3, [r3, #4]
 800c356:	4618      	mov	r0, r3
 800c358:	f7f4 f91e 	bl	8000598 <__aeabi_f2d>
 800c35c:	4602      	mov	r2, r0
 800c35e:	460b      	mov	r3, r1
 800c360:	4610      	mov	r0, r2
 800c362:	4619      	mov	r1, r3
 800c364:	f7f4 fc68 	bl	8000c38 <__aeabi_d2f>
 800c368:	4603      	mov	r3, r0
 800c36a:	ee07 3a90 	vmov	s15, r3
 800c36e:	eef1 7a67 	vneg.f32	s15, s15
 800c372:	edc7 7a04 	vstr	s15, [r7, #16]
		st_data.f_ctrl_trgtAcc		= 0;		// 
 800c376:	f04f 0300 	mov.w	r3, #0
 800c37a:	61bb      	str	r3, [r7, #24]
		st_data.f_ctrl_nowAcc		= st_Info.f_mot_trgtAcc1;
 800c37c:	4b4d      	ldr	r3, [pc, #308]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c37e:	689b      	ldr	r3, [r3, #8]
 800c380:	617b      	str	r3, [r7, #20]
		st_data.f_ctrl_now			= st_Info.f_mot_trgt-st_Info.f_mot_accjerk_v;		// 
 800c382:	4b4c      	ldr	r3, [pc, #304]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c384:	ed93 7a08 	vldr	s14, [r3, #32]
 800c388:	4b4a      	ldr	r3, [pc, #296]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c38a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800c38e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c392:	edc7 7a07 	vstr	s15, [r7, #28]
		st_data.f_ctrl_trgt			= st_Info.f_mot_trgt;		// 
 800c396:	4b47      	ldr	r3, [pc, #284]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c398:	6a1b      	ldr	r3, [r3, #32]
 800c39a:	623b      	str	r3, [r7, #32]
		st_data.f_ctrl_nowDist		= st_Info.f_mot_l1_accjerk + st_Info.f_mot_l1_accconst;				
 800c39c:	4b45      	ldr	r3, [pc, #276]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c39e:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800c3a2:	4b44      	ldr	r3, [pc, #272]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c3a4:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800c3a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c3ac:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		st_data.f_ctrl_dist			= st_Info.f_mot_l1;			// 
 800c3b0:	4b40      	ldr	r3, [pc, #256]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c3b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3b4:	62bb      	str	r3, [r7, #40]	@ 0x28
		st_data.f_ctrl_jerkAngle		= 0;
 800c3b6:	f04f 0300 	mov.w	r3, #0
 800c3ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
		st_data.f_ctrl_nowAccAngle		= 0;
 800c3bc:	f04f 0300 	mov.w	r3, #0
 800c3c0:	633b      	str	r3, [r7, #48]	@ 0x30
		st_data.f_ctrl_trgtAccAngle		= 0;				// 
 800c3c2:	f04f 0300 	mov.w	r3, #0
 800c3c6:	637b      	str	r3, [r7, #52]	@ 0x34
		st_data.f_ctrl_nowAngleS		= 0;				// 
 800c3c8:	f04f 0300 	mov.w	r3, #0
 800c3cc:	63bb      	str	r3, [r7, #56]	@ 0x38
		st_data.f_ctrl_trgtAngleS		= 0;				// 
 800c3ce:	f04f 0300 	mov.w	r3, #0
 800c3d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		st_data.f_ctrl_nowAngle		= 0;				// 
 800c3d4:	f04f 0300 	mov.w	r3, #0
 800c3d8:	643b      	str	r3, [r7, #64]	@ 0x40
		st_data.f_ctrl_angle			= 0;				// 
 800c3da:	f04f 0300 	mov.w	r3, #0
 800c3de:	647b      	str	r3, [r7, #68]	@ 0x44
		st_data.f_ctrl_time 			= 0;				//  [sec]  
 800c3e0:	f04f 0300 	mov.w	r3, #0
 800c3e4:	60fb      	str	r3, [r7, #12]
//		CTRL_clrData();								// 
		CTRL_setData( &st_data );						// 
 800c3e6:	f107 0308 	add.w	r3, r7, #8
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	f7fa f9a0 	bl	8006730 <CTRL_setData>
		DCM_staMotAll();							// ON
 800c3f0:	f7fd f9dc 	bl	80097ac <DCM_staMotAll>
		while( Get_NowDist() < st_Info.f_mot_l1 ){					// 
 800c3f4:	e00f      	b.n	800c416 <MOT_goBlock_AccConstDec+0x28a>
			if( SYS_isOutOfCtrl() == TRUE ){
 800c3f6:	f7fd f983 	bl	8009700 <SYS_isOutOfCtrl>
 800c3fa:	4603      	mov	r3, r0
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d008      	beq.n	800c412 <MOT_goBlock_AccConstDec+0x286>
				CTRL_stop();
 800c400:	f7fa f898 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 800c404:	2000      	movs	r0, #0
 800c406:	f7fd f9ad 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 800c40a:	2001      	movs	r0, #1
 800c40c:	f7fd f9aa 	bl	8009764 <DCM_brakeMot>
				break;
 800c410:	e00d      	b.n	800c42e <MOT_goBlock_AccConstDec+0x2a2>
			}				
			MOT_setWallEdgeDist();
 800c412:	f006 f9f3 	bl	80127fc <MOT_setWallEdgeDist>
		while( Get_NowDist() < st_Info.f_mot_l1 ){					// 
 800c416:	f7f9 ffdd 	bl	80063d4 <Get_NowDist>
 800c41a:	eeb0 7a40 	vmov.f32	s14, s0
 800c41e:	4b25      	ldr	r3, [pc, #148]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c420:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800c424:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c42c:	d4e3      	bmi.n	800c3f6 <MOT_goBlock_AccConstDec+0x26a>
	}

	/* ------ */
	/*  const */
	/* ------ */
	if( MOT_GO_ST_NORMAL == en_goType ){
 800c42e:	78bb      	ldrb	r3, [r7, #2]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d102      	bne.n	800c43a <MOT_goBlock_AccConstDec+0x2ae>
		st_data.en_ctrl_type		= CTRL_CONST;
 800c434:	2301      	movs	r3, #1
 800c436:	723b      	strb	r3, [r7, #8]
 800c438:	e001      	b.n	800c43e <MOT_goBlock_AccConstDec+0x2b2>
	}
	else{
		st_data.en_ctrl_type		= CTRL_SKEW_CONST;
 800c43a:	2304      	movs	r3, #4
 800c43c:	723b      	strb	r3, [r7, #8]
	}
	st_data.f_ctrl_jerk			= 0;
 800c43e:	f04f 0300 	mov.w	r3, #0
 800c442:	613b      	str	r3, [r7, #16]
	st_data.f_ctrl_trgtAcc		= 0;		// 
 800c444:	f04f 0300 	mov.w	r3, #0
 800c448:	61bb      	str	r3, [r7, #24]
	st_data.f_ctrl_nowAcc		= 0;
 800c44a:	f04f 0300 	mov.w	r3, #0
 800c44e:	617b      	str	r3, [r7, #20]
	st_data.f_ctrl_now			= st_Info.f_mot_trgt;			// 
 800c450:	4b18      	ldr	r3, [pc, #96]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c452:	6a1b      	ldr	r3, [r3, #32]
 800c454:	61fb      	str	r3, [r7, #28]
	st_data.f_ctrl_trgt			= st_Info.f_mot_trgt;			// 
 800c456:	4b17      	ldr	r3, [pc, #92]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c458:	6a1b      	ldr	r3, [r3, #32]
 800c45a:	623b      	str	r3, [r7, #32]
	st_data.f_ctrl_nowDist		= st_Info.f_mot_l1;				// 
 800c45c:	4b15      	ldr	r3, [pc, #84]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c45e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c460:	627b      	str	r3, [r7, #36]	@ 0x24
	st_data.f_ctrl_dist			= st_Info.f_mot_l1_2;			// 
 800c462:	4b14      	ldr	r3, [pc, #80]	@ (800c4b4 <MOT_goBlock_AccConstDec+0x328>)
 800c464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c466:	62bb      	str	r3, [r7, #40]	@ 0x28
	st_data.f_ctrl_jerkAngle		= 0;
 800c468:	f04f 0300 	mov.w	r3, #0
 800c46c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	st_data.f_ctrl_nowAccAngle		= 0;
 800c46e:	f04f 0300 	mov.w	r3, #0
 800c472:	633b      	str	r3, [r7, #48]	@ 0x30
	st_data.f_ctrl_trgtAccAngle		= 0;				// 
 800c474:	f04f 0300 	mov.w	r3, #0
 800c478:	637b      	str	r3, [r7, #52]	@ 0x34
	st_data.f_ctrl_nowAngleS		= 0;					// 
 800c47a:	f04f 0300 	mov.w	r3, #0
 800c47e:	63bb      	str	r3, [r7, #56]	@ 0x38
	st_data.f_ctrl_trgtAngleS		= 0;					// 
 800c480:	f04f 0300 	mov.w	r3, #0
 800c484:	63fb      	str	r3, [r7, #60]	@ 0x3c
	st_data.f_ctrl_nowAngle		= 0;					// 
 800c486:	f04f 0300 	mov.w	r3, #0
 800c48a:	643b      	str	r3, [r7, #64]	@ 0x40
	st_data.f_ctrl_angle			= 0;					// 
 800c48c:	f04f 0300 	mov.w	r3, #0
 800c490:	647b      	str	r3, [r7, #68]	@ 0x44
	st_data.f_ctrl_time 			= 0;					//  [sec]  
 800c492:	f04f 0300 	mov.w	r3, #0
 800c496:	60fb      	str	r3, [r7, #12]
	if( ( en_type == MOT_CONST_DEC ) || ( en_type == MOT_CONST_DEC_CUSTOM ) ){
 800c498:	78fb      	ldrb	r3, [r7, #3]
 800c49a:	2b05      	cmp	r3, #5
 800c49c:	d002      	beq.n	800c4a4 <MOT_goBlock_AccConstDec+0x318>
 800c49e:	78fb      	ldrb	r3, [r7, #3]
 800c4a0:	2b06      	cmp	r3, #6
 800c4a2:	d101      	bne.n	800c4a8 <MOT_goBlock_AccConstDec+0x31c>
		CTRL_clrData();										// 
 800c4a4:	f7fa f856 	bl	8006554 <CTRL_clrData>
	}
	CTRL_setData( &st_data );						// 
 800c4a8:	f107 0308 	add.w	r3, r7, #8
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	f7fa f93f 	bl	8006730 <CTRL_setData>
	while( Get_NowDist() < st_Info.f_mot_l1_2 ){				// 
 800c4b2:	e011      	b.n	800c4d8 <MOT_goBlock_AccConstDec+0x34c>
 800c4b4:	20017b2c 	.word	0x20017b2c
		if( SYS_isOutOfCtrl() == TRUE ){
 800c4b8:	f7fd f922 	bl	8009700 <SYS_isOutOfCtrl>
 800c4bc:	4603      	mov	r3, r0
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d008      	beq.n	800c4d4 <MOT_goBlock_AccConstDec+0x348>
			CTRL_stop();
 800c4c2:	f7fa f837 	bl	8006534 <CTRL_stop>
			DCM_brakeMot( DCM_R );		
 800c4c6:	2000      	movs	r0, #0
 800c4c8:	f7fd f94c 	bl	8009764 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		
 800c4cc:	2001      	movs	r0, #1
 800c4ce:	f7fd f949 	bl	8009764 <DCM_brakeMot>
			break;
 800c4d2:	e00d      	b.n	800c4f0 <MOT_goBlock_AccConstDec+0x364>
		}				
		MOT_setWallEdgeDist();
 800c4d4:	f006 f992 	bl	80127fc <MOT_setWallEdgeDist>
	while( Get_NowDist() < st_Info.f_mot_l1_2 ){				// 
 800c4d8:	f7f9 ff7c 	bl	80063d4 <Get_NowDist>
 800c4dc:	eeb0 7a40 	vmov.f32	s14, s0
 800c4e0:	4bc2      	ldr	r3, [pc, #776]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c4e2:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 800c4e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c4ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c4ee:	d4e3      	bmi.n	800c4b8 <MOT_goBlock_AccConstDec+0x32c>
	}

	/* ------ */
	/*  dec - jerk  */
	/* ------ */
	if( ( en_type != MOT_ACC_CONST ) && ( en_type != MOT_ACC_CONST_CUSTOM ) ){
 800c4f0:	78fb      	ldrb	r3, [r7, #3]
 800c4f2:	2b03      	cmp	r3, #3
 800c4f4:	f000 81a8 	beq.w	800c848 <MOT_goBlock_AccConstDec+0x6bc>
 800c4f8:	78fb      	ldrb	r3, [r7, #3]
 800c4fa:	2b04      	cmp	r3, #4
 800c4fc:	f000 81a4 	beq.w	800c848 <MOT_goBlock_AccConstDec+0x6bc>

		if( MOT_GO_ST_NORMAL == en_goType ){
 800c500:	78bb      	ldrb	r3, [r7, #2]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d102      	bne.n	800c50c <MOT_goBlock_AccConstDec+0x380>
			st_data.en_ctrl_type		= CTRL_DEC;
 800c506:	2302      	movs	r3, #2
 800c508:	723b      	strb	r3, [r7, #8]
 800c50a:	e001      	b.n	800c510 <MOT_goBlock_AccConstDec+0x384>
		}
		else{
			st_data.en_ctrl_type		= CTRL_SKEW_DEC;
 800c50c:	2305      	movs	r3, #5
 800c50e:	723b      	strb	r3, [r7, #8]
		}
		st_data.f_ctrl_jerk			= st_Info.f_mot_jerk*(-1.0) ;
 800c510:	4bb6      	ldr	r3, [pc, #728]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c512:	685b      	ldr	r3, [r3, #4]
 800c514:	4618      	mov	r0, r3
 800c516:	f7f4 f83f 	bl	8000598 <__aeabi_f2d>
 800c51a:	4602      	mov	r2, r0
 800c51c:	460b      	mov	r3, r1
 800c51e:	4610      	mov	r0, r2
 800c520:	4619      	mov	r1, r3
 800c522:	f7f4 fb89 	bl	8000c38 <__aeabi_d2f>
 800c526:	4603      	mov	r3, r0
 800c528:	ee07 3a90 	vmov	s15, r3
 800c52c:	eef1 7a67 	vneg.f32	s15, s15
 800c530:	edc7 7a04 	vstr	s15, [r7, #16]
		st_data.f_ctrl_trgtAcc		= st_Info.f_mot_trgtAcc3*(-1.0);		// 
 800c534:	4bad      	ldr	r3, [pc, #692]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c536:	68db      	ldr	r3, [r3, #12]
 800c538:	4618      	mov	r0, r3
 800c53a:	f7f4 f82d 	bl	8000598 <__aeabi_f2d>
 800c53e:	4602      	mov	r2, r0
 800c540:	460b      	mov	r3, r1
 800c542:	4610      	mov	r0, r2
 800c544:	4619      	mov	r1, r3
 800c546:	f7f4 fb77 	bl	8000c38 <__aeabi_d2f>
 800c54a:	4603      	mov	r3, r0
 800c54c:	ee07 3a90 	vmov	s15, r3
 800c550:	eef1 7a67 	vneg.f32	s15, s15
 800c554:	edc7 7a06 	vstr	s15, [r7, #24]
		st_data.f_ctrl_nowAcc		= 0;
 800c558:	f04f 0300 	mov.w	r3, #0
 800c55c:	617b      	str	r3, [r7, #20]
		st_data.f_ctrl_now			= st_Info.f_mot_trgt;			// 
 800c55e:	4ba3      	ldr	r3, [pc, #652]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c560:	6a1b      	ldr	r3, [r3, #32]
 800c562:	61fb      	str	r3, [r7, #28]
		st_data.f_ctrl_trgt			= st_Info.f_mot_trgt - st_Info.f_mot_decjerk_v;			// 
 800c564:	4ba1      	ldr	r3, [pc, #644]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c566:	ed93 7a08 	vldr	s14, [r3, #32]
 800c56a:	4ba0      	ldr	r3, [pc, #640]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c56c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c570:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c574:	edc7 7a08 	vstr	s15, [r7, #32]
		st_data.f_ctrl_nowDist		= st_Info.f_mot_l1_2;			// 
 800c578:	4b9c      	ldr	r3, [pc, #624]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c57a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c57c:	627b      	str	r3, [r7, #36]	@ 0x24
		st_data.f_ctrl_dist			= st_Info.f_mot_l1_2 + st_Info.f_mot_l3_decjerk;			// 
 800c57e:	4b9b      	ldr	r3, [pc, #620]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c580:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800c584:	4b99      	ldr	r3, [pc, #612]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c586:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800c58a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c58e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		st_data.f_ctrl_jerkAngle		= 0;
 800c592:	f04f 0300 	mov.w	r3, #0
 800c596:	62fb      	str	r3, [r7, #44]	@ 0x2c
		st_data.f_ctrl_nowAccAngle		= 0;
 800c598:	f04f 0300 	mov.w	r3, #0
 800c59c:	633b      	str	r3, [r7, #48]	@ 0x30
		st_data.f_ctrl_trgtAccAngle		= 0;				// 
 800c59e:	f04f 0300 	mov.w	r3, #0
 800c5a2:	637b      	str	r3, [r7, #52]	@ 0x34
		st_data.f_ctrl_nowAngleS		= 0;						// 
 800c5a4:	f04f 0300 	mov.w	r3, #0
 800c5a8:	63bb      	str	r3, [r7, #56]	@ 0x38
		st_data.f_ctrl_trgtAngleS		= 0;						// 
 800c5aa:	f04f 0300 	mov.w	r3, #0
 800c5ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
		st_data.f_ctrl_nowAngle		= 0;						// 
 800c5b0:	f04f 0300 	mov.w	r3, #0
 800c5b4:	643b      	str	r3, [r7, #64]	@ 0x40
		st_data.f_ctrl_angle			= 0;						// 
 800c5b6:	f04f 0300 	mov.w	r3, #0
 800c5ba:	647b      	str	r3, [r7, #68]	@ 0x44
		st_data.f_ctrl_time 			= 0;						//  [sec]  
 800c5bc:	f04f 0300 	mov.w	r3, #0
 800c5c0:	60fb      	str	r3, [r7, #12]
		CTRL_setData( &st_data );							// 
 800c5c2:	f107 0308 	add.w	r3, r7, #8
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	f7fa f8b2 	bl	8006730 <CTRL_setData>
		while( Get_NowDist() < ( st_Info.f_mot_l1_2 + st_Info.f_mot_l3_decjerk ) ){		// 
 800c5cc:	e00f      	b.n	800c5ee <MOT_goBlock_AccConstDec+0x462>
			if( SYS_isOutOfCtrl() == TRUE ){
 800c5ce:	f7fd f897 	bl	8009700 <SYS_isOutOfCtrl>
 800c5d2:	4603      	mov	r3, r0
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d008      	beq.n	800c5ea <MOT_goBlock_AccConstDec+0x45e>
				CTRL_stop();
 800c5d8:	f7f9 ffac 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 800c5dc:	2000      	movs	r0, #0
 800c5de:	f7fd f8c1 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 800c5e2:	2001      	movs	r0, #1
 800c5e4:	f7fd f8be 	bl	8009764 <DCM_brakeMot>
				break;
 800c5e8:	e012      	b.n	800c610 <MOT_goBlock_AccConstDec+0x484>
			}				
			MOT_setWallEdgeDist();
 800c5ea:	f006 f907 	bl	80127fc <MOT_setWallEdgeDist>
		while( Get_NowDist() < ( st_Info.f_mot_l1_2 + st_Info.f_mot_l3_decjerk ) ){		// 
 800c5ee:	f7f9 fef1 	bl	80063d4 <Get_NowDist>
 800c5f2:	eef0 6a40 	vmov.f32	s13, s0
 800c5f6:	4b7d      	ldr	r3, [pc, #500]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c5f8:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800c5fc:	4b7b      	ldr	r3, [pc, #492]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c5fe:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800c602:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c606:	eef4 6ae7 	vcmpe.f32	s13, s15
 800c60a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c60e:	d4de      	bmi.n	800c5ce <MOT_goBlock_AccConstDec+0x442>

		}

		//dec
		st_data.f_ctrl_jerk			= 0 ;
 800c610:	f04f 0300 	mov.w	r3, #0
 800c614:	613b      	str	r3, [r7, #16]
		st_data.f_ctrl_trgtAcc		= st_Info.f_mot_trgtAcc3*(-1.0);		// 
 800c616:	4b75      	ldr	r3, [pc, #468]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c618:	68db      	ldr	r3, [r3, #12]
 800c61a:	4618      	mov	r0, r3
 800c61c:	f7f3 ffbc 	bl	8000598 <__aeabi_f2d>
 800c620:	4602      	mov	r2, r0
 800c622:	460b      	mov	r3, r1
 800c624:	4610      	mov	r0, r2
 800c626:	4619      	mov	r1, r3
 800c628:	f7f4 fb06 	bl	8000c38 <__aeabi_d2f>
 800c62c:	4603      	mov	r3, r0
 800c62e:	ee07 3a90 	vmov	s15, r3
 800c632:	eef1 7a67 	vneg.f32	s15, s15
 800c636:	edc7 7a06 	vstr	s15, [r7, #24]
		st_data.f_ctrl_nowAcc		= st_Info.f_mot_trgtAcc3*(-1.0);
 800c63a:	4b6c      	ldr	r3, [pc, #432]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c63c:	68db      	ldr	r3, [r3, #12]
 800c63e:	4618      	mov	r0, r3
 800c640:	f7f3 ffaa 	bl	8000598 <__aeabi_f2d>
 800c644:	4602      	mov	r2, r0
 800c646:	460b      	mov	r3, r1
 800c648:	4610      	mov	r0, r2
 800c64a:	4619      	mov	r1, r3
 800c64c:	f7f4 faf4 	bl	8000c38 <__aeabi_d2f>
 800c650:	4603      	mov	r3, r0
 800c652:	ee07 3a90 	vmov	s15, r3
 800c656:	eef1 7a67 	vneg.f32	s15, s15
 800c65a:	edc7 7a05 	vstr	s15, [r7, #20]
		st_data.f_ctrl_now			= st_Info.f_mot_trgt - st_Info.f_mot_decjerk_v;			// 
 800c65e:	4b63      	ldr	r3, [pc, #396]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c660:	ed93 7a08 	vldr	s14, [r3, #32]
 800c664:	4b61      	ldr	r3, [pc, #388]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c666:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c66a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c66e:	edc7 7a07 	vstr	s15, [r7, #28]
		st_data.f_ctrl_trgt			= st_Info.f_mot_last + st_Info.f_mot_decjerk_v;			// 
 800c672:	4b5e      	ldr	r3, [pc, #376]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c674:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800c678:	4b5c      	ldr	r3, [pc, #368]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c67a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c67e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c682:	edc7 7a08 	vstr	s15, [r7, #32]
		st_data.f_ctrl_nowDist		= st_Info.f_mot_l1_2 + st_Info.f_mot_l3_decjerk;			// 
 800c686:	4b59      	ldr	r3, [pc, #356]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c688:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800c68c:	4b57      	ldr	r3, [pc, #348]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c68e:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800c692:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c696:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		st_data.f_ctrl_dist			= st_Info.f_mot_l1_2 + st_Info.f_mot_l3_decjerk+st_Info.f_mot_l3_decconst;			// 
 800c69a:	4b54      	ldr	r3, [pc, #336]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c69c:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800c6a0:	4b52      	ldr	r3, [pc, #328]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c6a2:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800c6a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c6aa:	4b50      	ldr	r3, [pc, #320]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c6ac:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800c6b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c6b4:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		st_data.f_ctrl_jerkAngle		= 0;
 800c6b8:	f04f 0300 	mov.w	r3, #0
 800c6bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
		st_data.f_ctrl_nowAccAngle		= 0;
 800c6be:	f04f 0300 	mov.w	r3, #0
 800c6c2:	633b      	str	r3, [r7, #48]	@ 0x30
		st_data.f_ctrl_trgtAccAngle		= 0;				// 
 800c6c4:	f04f 0300 	mov.w	r3, #0
 800c6c8:	637b      	str	r3, [r7, #52]	@ 0x34
		st_data.f_ctrl_nowAngleS		= 0;						// 
 800c6ca:	f04f 0300 	mov.w	r3, #0
 800c6ce:	63bb      	str	r3, [r7, #56]	@ 0x38
		st_data.f_ctrl_trgtAngleS		= 0;						// 
 800c6d0:	f04f 0300 	mov.w	r3, #0
 800c6d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
		st_data.f_ctrl_nowAngle		= 0;						// 
 800c6d6:	f04f 0300 	mov.w	r3, #0
 800c6da:	643b      	str	r3, [r7, #64]	@ 0x40
		st_data.f_ctrl_angle			= 0;						// 
 800c6dc:	f04f 0300 	mov.w	r3, #0
 800c6e0:	647b      	str	r3, [r7, #68]	@ 0x44
		st_data.f_ctrl_time 			= 0;						//  [sec]  
 800c6e2:	f04f 0300 	mov.w	r3, #0
 800c6e6:	60fb      	str	r3, [r7, #12]
		CTRL_setData( &st_data );							// 
 800c6e8:	f107 0308 	add.w	r3, r7, #8
 800c6ec:	4618      	mov	r0, r3
 800c6ee:	f7fa f81f 	bl	8006730 <CTRL_setData>
		while( Get_NowDist() < ( st_Info.f_mot_l1_2 + st_Info.f_mot_l3_decjerk+st_Info.f_mot_l3_decconst ) ){		// 
 800c6f2:	e00f      	b.n	800c714 <MOT_goBlock_AccConstDec+0x588>
			if( SYS_isOutOfCtrl() == TRUE ){
 800c6f4:	f7fd f804 	bl	8009700 <SYS_isOutOfCtrl>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d008      	beq.n	800c710 <MOT_goBlock_AccConstDec+0x584>
				CTRL_stop();
 800c6fe:	f7f9 ff19 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 800c702:	2000      	movs	r0, #0
 800c704:	f7fd f82e 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 800c708:	2001      	movs	r0, #1
 800c70a:	f7fd f82b 	bl	8009764 <DCM_brakeMot>
				break;
 800c70e:	e017      	b.n	800c740 <MOT_goBlock_AccConstDec+0x5b4>
			}				
			MOT_setWallEdgeDist();
 800c710:	f006 f874 	bl	80127fc <MOT_setWallEdgeDist>
		while( Get_NowDist() < ( st_Info.f_mot_l1_2 + st_Info.f_mot_l3_decjerk+st_Info.f_mot_l3_decconst ) ){		// 
 800c714:	f7f9 fe5e 	bl	80063d4 <Get_NowDist>
 800c718:	eef0 6a40 	vmov.f32	s13, s0
 800c71c:	4b33      	ldr	r3, [pc, #204]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c71e:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800c722:	4b32      	ldr	r3, [pc, #200]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c724:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800c728:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c72c:	4b2f      	ldr	r3, [pc, #188]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c72e:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800c732:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c736:	eef4 6ae7 	vcmpe.f32	s13, s15
 800c73a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c73e:	d4d9      	bmi.n	800c6f4 <MOT_goBlock_AccConstDec+0x568>

		}

		//dec + accjerk
		st_data.f_ctrl_jerk			= st_Info.f_mot_jerk ;
 800c740:	4b2a      	ldr	r3, [pc, #168]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c742:	685b      	ldr	r3, [r3, #4]
 800c744:	613b      	str	r3, [r7, #16]
		st_data.f_ctrl_trgtAcc		= 0;		// 
 800c746:	f04f 0300 	mov.w	r3, #0
 800c74a:	61bb      	str	r3, [r7, #24]
		st_data.f_ctrl_nowAcc		= st_Info.f_mot_trgtAcc3*(-1.0);
 800c74c:	4b27      	ldr	r3, [pc, #156]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c74e:	68db      	ldr	r3, [r3, #12]
 800c750:	4618      	mov	r0, r3
 800c752:	f7f3 ff21 	bl	8000598 <__aeabi_f2d>
 800c756:	4602      	mov	r2, r0
 800c758:	460b      	mov	r3, r1
 800c75a:	4610      	mov	r0, r2
 800c75c:	4619      	mov	r1, r3
 800c75e:	f7f4 fa6b 	bl	8000c38 <__aeabi_d2f>
 800c762:	4603      	mov	r3, r0
 800c764:	ee07 3a90 	vmov	s15, r3
 800c768:	eef1 7a67 	vneg.f32	s15, s15
 800c76c:	edc7 7a05 	vstr	s15, [r7, #20]
		st_data.f_ctrl_now			= st_Info.f_mot_last + st_Info.f_mot_decjerk_v;			// 
 800c770:	4b1e      	ldr	r3, [pc, #120]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c772:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800c776:	4b1d      	ldr	r3, [pc, #116]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c778:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800c77c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c780:	edc7 7a07 	vstr	s15, [r7, #28]
		st_data.f_ctrl_trgt			= st_Info.f_mot_last;			// 
 800c784:	4b19      	ldr	r3, [pc, #100]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c788:	623b      	str	r3, [r7, #32]
		st_data.f_ctrl_nowDist		= st_Info.f_mot_l1_2 + st_Info.f_mot_l3_decjerk+st_Info.f_mot_l3_decconst;			// 
 800c78a:	4b18      	ldr	r3, [pc, #96]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c78c:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 800c790:	4b16      	ldr	r3, [pc, #88]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c792:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800c796:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c79a:	4b14      	ldr	r3, [pc, #80]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c79c:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800c7a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c7a4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		st_data.f_ctrl_dist			= st_Info.f_mot_dist;			// 
 800c7a8:	4b10      	ldr	r3, [pc, #64]	@ (800c7ec <MOT_goBlock_AccConstDec+0x660>)
 800c7aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7ac:	62bb      	str	r3, [r7, #40]	@ 0x28
		st_data.f_ctrl_jerkAngle		= 0;
 800c7ae:	f04f 0300 	mov.w	r3, #0
 800c7b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
		st_data.f_ctrl_nowAccAngle		= 0;
 800c7b4:	f04f 0300 	mov.w	r3, #0
 800c7b8:	633b      	str	r3, [r7, #48]	@ 0x30
		st_data.f_ctrl_trgtAccAngle		= 0;				// 
 800c7ba:	f04f 0300 	mov.w	r3, #0
 800c7be:	637b      	str	r3, [r7, #52]	@ 0x34
		st_data.f_ctrl_nowAngleS		= 0;						// 
 800c7c0:	f04f 0300 	mov.w	r3, #0
 800c7c4:	63bb      	str	r3, [r7, #56]	@ 0x38
		st_data.f_ctrl_trgtAngleS		= 0;						// 
 800c7c6:	f04f 0300 	mov.w	r3, #0
 800c7ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
		st_data.f_ctrl_nowAngle		= 0;						// 
 800c7cc:	f04f 0300 	mov.w	r3, #0
 800c7d0:	643b      	str	r3, [r7, #64]	@ 0x40
		st_data.f_ctrl_angle			= 0;						// 
 800c7d2:	f04f 0300 	mov.w	r3, #0
 800c7d6:	647b      	str	r3, [r7, #68]	@ 0x44
		st_data.f_ctrl_time 			= 0;						//  [sec]  
 800c7d8:	f04f 0300 	mov.w	r3, #0
 800c7dc:	60fb      	str	r3, [r7, #12]
		CTRL_setData( &st_data );							// 
 800c7de:	f107 0308 	add.w	r3, r7, #8
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	f7f9 ffa4 	bl	8006730 <CTRL_setData>
		while( Get_NowDist() < ( st_Info.f_mot_dist ) ){		// 
 800c7e8:	e020      	b.n	800c82c <MOT_goBlock_AccConstDec+0x6a0>
 800c7ea:	bf00      	nop
 800c7ec:	20017b2c 	.word	0x20017b2c
			if( SYS_isOutOfCtrl() == TRUE ){
 800c7f0:	f7fc ff86 	bl	8009700 <SYS_isOutOfCtrl>
 800c7f4:	4603      	mov	r3, r0
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d008      	beq.n	800c80c <MOT_goBlock_AccConstDec+0x680>
				CTRL_stop();
 800c7fa:	f7f9 fe9b 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 800c7fe:	2000      	movs	r0, #0
 800c800:	f7fc ffb0 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 800c804:	2001      	movs	r0, #1
 800c806:	f7fc ffad 	bl	8009764 <DCM_brakeMot>
				break;
 800c80a:	e01d      	b.n	800c848 <MOT_goBlock_AccConstDec+0x6bc>
			}				
			MOT_setWallEdgeDist();
 800c80c:	f005 fff6 	bl	80127fc <MOT_setWallEdgeDist>

			if((EscapeWait>2.0)&&(SearchFlag == TRUE))break;
 800c810:	4b85      	ldr	r3, [pc, #532]	@ (800ca28 <MOT_goBlock_AccConstDec+0x89c>)
 800c812:	edd3 7a00 	vldr	s15, [r3]
 800c816:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800c81a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c81e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c822:	dd03      	ble.n	800c82c <MOT_goBlock_AccConstDec+0x6a0>
 800c824:	4b81      	ldr	r3, [pc, #516]	@ (800ca2c <MOT_goBlock_AccConstDec+0x8a0>)
 800c826:	781b      	ldrb	r3, [r3, #0]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d10c      	bne.n	800c846 <MOT_goBlock_AccConstDec+0x6ba>
		while( Get_NowDist() < ( st_Info.f_mot_dist ) ){		// 
 800c82c:	f7f9 fdd2 	bl	80063d4 <Get_NowDist>
 800c830:	eeb0 7a40 	vmov.f32	s14, s0
 800c834:	4b7e      	ldr	r3, [pc, #504]	@ (800ca30 <MOT_goBlock_AccConstDec+0x8a4>)
 800c836:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800c83a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c83e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c842:	d4d5      	bmi.n	800c7f0 <MOT_goBlock_AccConstDec+0x664>
 800c844:	e000      	b.n	800c848 <MOT_goBlock_AccConstDec+0x6bc>
			if((EscapeWait>2.0)&&(SearchFlag == TRUE))break;
 800c846:	bf00      	nop

	/* -------------------- */
	/*  const walledge      */
	/* -------------------- */
	/* not found edge */
	if( ( en_WallEdge != MOT_WALL_EDGE_NONE ) && ( bl_IsWallEdge == FALSE )  ){
 800c848:	4b7a      	ldr	r3, [pc, #488]	@ (800ca34 <MOT_goBlock_AccConstDec+0x8a8>)
 800c84a:	781b      	ldrb	r3, [r3, #0]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d067      	beq.n	800c920 <MOT_goBlock_AccConstDec+0x794>
 800c850:	4b79      	ldr	r3, [pc, #484]	@ (800ca38 <MOT_goBlock_AccConstDec+0x8ac>)
 800c852:	781b      	ldrb	r3, [r3, #0]
 800c854:	f083 0301 	eor.w	r3, r3, #1
 800c858:	b2db      	uxtb	r3, r3
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d060      	beq.n	800c920 <MOT_goBlock_AccConstDec+0x794>
		st_data.en_ctrl_type			= CTRL_CONST;
 800c85e:	2301      	movs	r3, #1
 800c860:	723b      	strb	r3, [r7, #8]
		st_data.f_ctrl_jerk			= 0;
 800c862:	f04f 0300 	mov.w	r3, #0
 800c866:	613b      	str	r3, [r7, #16]
		st_data.f_ctrl_trgtAcc		= 0;		// 
 800c868:	f04f 0300 	mov.w	r3, #0
 800c86c:	61bb      	str	r3, [r7, #24]
		st_data.f_ctrl_nowAcc		= 0;
 800c86e:	f04f 0300 	mov.w	r3, #0
 800c872:	617b      	str	r3, [r7, #20]
		st_data.f_ctrl_now			= st_Info.f_mot_last;			// 
 800c874:	4b6e      	ldr	r3, [pc, #440]	@ (800ca30 <MOT_goBlock_AccConstDec+0x8a4>)
 800c876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c878:	61fb      	str	r3, [r7, #28]
		st_data.f_ctrl_trgt			= st_Info.f_mot_last;			// 
 800c87a:	4b6d      	ldr	r3, [pc, #436]	@ (800ca30 <MOT_goBlock_AccConstDec+0x8a4>)
 800c87c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c87e:	623b      	str	r3, [r7, #32]
		st_data.f_ctrl_nowDist		= Get_NowDist();				// 
 800c880:	f7f9 fda8 	bl	80063d4 <Get_NowDist>
 800c884:	eef0 7a40 	vmov.f32	s15, s0
 800c888:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		st_data.f_ctrl_dist			= Get_NowDist() + 0.045f;	// 90.0ff_NowDist
 800c88c:	f7f9 fda2 	bl	80063d4 <Get_NowDist>
 800c890:	eef0 7a40 	vmov.f32	s15, s0
 800c894:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 800ca3c <MOT_goBlock_AccConstDec+0x8b0>
 800c898:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c89c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		st_data.f_ctrl_jerkAngle		= 0;
 800c8a0:	f04f 0300 	mov.w	r3, #0
 800c8a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		st_data.f_ctrl_nowAccAngle		= 0;
 800c8a6:	f04f 0300 	mov.w	r3, #0
 800c8aa:	633b      	str	r3, [r7, #48]	@ 0x30
		st_data.f_ctrl_trgtAccAngle		= 0;				// 
 800c8ac:	f04f 0300 	mov.w	r3, #0
 800c8b0:	637b      	str	r3, [r7, #52]	@ 0x34
		st_data.f_ctrl_nowAngleS		= 0;						// 
 800c8b2:	f04f 0300 	mov.w	r3, #0
 800c8b6:	63bb      	str	r3, [r7, #56]	@ 0x38
		st_data.f_ctrl_trgtAngleS	= 0;						// 
 800c8b8:	f04f 0300 	mov.w	r3, #0
 800c8bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
		st_data.f_ctrl_nowAngle		= 0;						// 
 800c8be:	f04f 0300 	mov.w	r3, #0
 800c8c2:	643b      	str	r3, [r7, #64]	@ 0x40
		st_data.f_ctrl_angle			= 0;						// 
 800c8c4:	f04f 0300 	mov.w	r3, #0
 800c8c8:	647b      	str	r3, [r7, #68]	@ 0x44
		st_data.f_ctrl_time 			= 0;						//  [sec]  
 800c8ca:	f04f 0300 	mov.w	r3, #0
 800c8ce:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();										// /
 800c8d0:	f7f9 fe40 	bl	8006554 <CTRL_clrData>
		CTRL_setData( &st_data );							// 
 800c8d4:	f107 0308 	add.w	r3, r7, #8
 800c8d8:	4618      	mov	r0, r3
 800c8da:	f7f9 ff29 	bl	8006730 <CTRL_setData>
		while( Get_NowDist() < st_data.f_ctrl_dist ){				// 
 800c8de:	e012      	b.n	800c906 <MOT_goBlock_AccConstDec+0x77a>
			if( SYS_isOutOfCtrl() == TRUE ){
 800c8e0:	f7fc ff0e 	bl	8009700 <SYS_isOutOfCtrl>
 800c8e4:	4603      	mov	r3, r0
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d008      	beq.n	800c8fc <MOT_goBlock_AccConstDec+0x770>
				CTRL_stop();
 800c8ea:	f7f9 fe23 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 800c8ee:	2000      	movs	r0, #0
 800c8f0:	f7fc ff38 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 800c8f4:	2001      	movs	r0, #1
 800c8f6:	f7fc ff35 	bl	8009764 <DCM_brakeMot>
				break;
 800c8fa:	e011      	b.n	800c920 <MOT_goBlock_AccConstDec+0x794>
			}				
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// 
 800c8fc:	f005 ffc2 	bl	8012884 <MOT_setWallEdgeDist_LoopWait>
 800c900:	4603      	mov	r3, r0
 800c902:	2b00      	cmp	r3, #0
 800c904:	d10b      	bne.n	800c91e <MOT_goBlock_AccConstDec+0x792>
		while( Get_NowDist() < st_data.f_ctrl_dist ){				// 
 800c906:	f7f9 fd65 	bl	80063d4 <Get_NowDist>
 800c90a:	eeb0 7a40 	vmov.f32	s14, s0
 800c90e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800c912:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c91a:	d4e1      	bmi.n	800c8e0 <MOT_goBlock_AccConstDec+0x754>
 800c91c:	e000      	b.n	800c920 <MOT_goBlock_AccConstDec+0x794>
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// 
 800c91e:	bf00      	nop
		}
	}
	/* straight for edge */
	if( ( MOT_GO_ST_NORMAL == en_goType ) &&				// 
 800c920:	78bb      	ldrb	r3, [r7, #2]
 800c922:	2b00      	cmp	r3, #0
 800c924:	d15e      	bne.n	800c9e4 <MOT_goBlock_AccConstDec+0x858>
		( f_WallEdgeAddDist != 0.0f ) &&
 800c926:	4b46      	ldr	r3, [pc, #280]	@ (800ca40 <MOT_goBlock_AccConstDec+0x8b4>)
 800c928:	edd3 7a00 	vldr	s15, [r3]
	if( ( MOT_GO_ST_NORMAL == en_goType ) &&				// 
 800c92c:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c934:	d056      	beq.n	800c9e4 <MOT_goBlock_AccConstDec+0x858>
		( f_WallEdgeAddDist != 0.0f ) &&
 800c936:	edd7 7a01 	vldr	s15, [r7, #4]
 800c93a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c93e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c942:	d04f      	beq.n	800c9e4 <MOT_goBlock_AccConstDec+0x858>
		( f_fin != 0.0f )
	){
		st_data.en_ctrl_type			= CTRL_CONST;
 800c944:	2301      	movs	r3, #1
 800c946:	723b      	strb	r3, [r7, #8]
		st_data.f_ctrl_jerk			= 0;
 800c948:	f04f 0300 	mov.w	r3, #0
 800c94c:	613b      	str	r3, [r7, #16]
		st_data.f_ctrl_trgtAcc		= 0;		// 
 800c94e:	f04f 0300 	mov.w	r3, #0
 800c952:	61bb      	str	r3, [r7, #24]
		st_data.f_ctrl_nowAcc		= 0;
 800c954:	f04f 0300 	mov.w	r3, #0
 800c958:	617b      	str	r3, [r7, #20]
		st_data.f_ctrl_now			= st_Info.f_mot_last;			// 
 800c95a:	4b35      	ldr	r3, [pc, #212]	@ (800ca30 <MOT_goBlock_AccConstDec+0x8a4>)
 800c95c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c95e:	61fb      	str	r3, [r7, #28]
		st_data.f_ctrl_trgt			= st_Info.f_mot_last;			// 
 800c960:	4b33      	ldr	r3, [pc, #204]	@ (800ca30 <MOT_goBlock_AccConstDec+0x8a4>)
 800c962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c964:	623b      	str	r3, [r7, #32]
		st_data.f_ctrl_nowDist		= 0;						// 
 800c966:	f04f 0300 	mov.w	r3, #0
 800c96a:	627b      	str	r3, [r7, #36]	@ 0x24
		st_data.f_ctrl_dist			= f_WallEdgeAddDist;		// 
 800c96c:	4b34      	ldr	r3, [pc, #208]	@ (800ca40 <MOT_goBlock_AccConstDec+0x8b4>)
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	62bb      	str	r3, [r7, #40]	@ 0x28
		st_data.f_ctrl_jerkAngle		= 0;
 800c972:	f04f 0300 	mov.w	r3, #0
 800c976:	62fb      	str	r3, [r7, #44]	@ 0x2c
		st_data.f_ctrl_nowAccAngle		= 0;
 800c978:	f04f 0300 	mov.w	r3, #0
 800c97c:	633b      	str	r3, [r7, #48]	@ 0x30
		st_data.f_ctrl_trgtAccAngle		= 0;				// 
 800c97e:	f04f 0300 	mov.w	r3, #0
 800c982:	637b      	str	r3, [r7, #52]	@ 0x34
		st_data.f_ctrl_nowAngleS		= 0;						// 
 800c984:	f04f 0300 	mov.w	r3, #0
 800c988:	63bb      	str	r3, [r7, #56]	@ 0x38
		st_data.f_ctrl_trgtAngleS	= 0;						// 
 800c98a:	f04f 0300 	mov.w	r3, #0
 800c98e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		st_data.f_ctrl_nowAngle		= 0;						// 
 800c990:	f04f 0300 	mov.w	r3, #0
 800c994:	643b      	str	r3, [r7, #64]	@ 0x40
		st_data.f_ctrl_angle			= 0;						// 
 800c996:	f04f 0300 	mov.w	r3, #0
 800c99a:	647b      	str	r3, [r7, #68]	@ 0x44
		st_data.f_ctrl_time 			= 0;						//  [sec]  
 800c99c:	f04f 0300 	mov.w	r3, #0
 800c9a0:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();										// /
 800c9a2:	f7f9 fdd7 	bl	8006554 <CTRL_clrData>
		CTRL_setData( &st_data );							// 
 800c9a6:	f107 0308 	add.w	r3, r7, #8
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	f7f9 fec0 	bl	8006730 <CTRL_setData>
		while( Get_NowDist() < st_data.f_ctrl_dist ){			// 
 800c9b0:	e00d      	b.n	800c9ce <MOT_goBlock_AccConstDec+0x842>
			if( SYS_isOutOfCtrl() == TRUE ){
 800c9b2:	f7fc fea5 	bl	8009700 <SYS_isOutOfCtrl>
 800c9b6:	4603      	mov	r3, r0
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d008      	beq.n	800c9ce <MOT_goBlock_AccConstDec+0x842>
				CTRL_stop();
 800c9bc:	f7f9 fdba 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 800c9c0:	2000      	movs	r0, #0
 800c9c2:	f7fc fecf 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 800c9c6:	2001      	movs	r0, #1
 800c9c8:	f7fc fecc 	bl	8009764 <DCM_brakeMot>
				break;
 800c9cc:	e00a      	b.n	800c9e4 <MOT_goBlock_AccConstDec+0x858>
		while( Get_NowDist() < st_data.f_ctrl_dist ){			// 
 800c9ce:	f7f9 fd01 	bl	80063d4 <Get_NowDist>
 800c9d2:	eeb0 7a40 	vmov.f32	s14, s0
 800c9d6:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800c9da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c9de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9e2:	d4e6      	bmi.n	800c9b2 <MOT_goBlock_AccConstDec+0x826>
			}				
		}
	}

	/* stop */
	if( 0.0f == f_fin ){
 800c9e4:	edd7 7a01 	vldr	s15, [r7, #4]
 800c9e8:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c9ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9f0:	d10a      	bne.n	800ca08 <MOT_goBlock_AccConstDec+0x87c>
		LL_mDelay(100);			
 800c9f2:	2064      	movs	r0, #100	@ 0x64
 800c9f4:	f00f f854 	bl	801baa0 <LL_mDelay>
	 	CTRL_stop();				
 800c9f8:	f7f9 fd9c 	bl	8006534 <CTRL_stop>
		DCM_brakeMot( DCM_R );	
 800c9fc:	2000      	movs	r0, #0
 800c9fe:	f7fc feb1 	bl	8009764 <DCM_brakeMot>
		DCM_brakeMot( DCM_L );	
 800ca02:	2001      	movs	r0, #1
 800ca04:	f7fc feae 	bl	8009764 <DCM_brakeMot>
	}

	f_MotNowSpeed = f_fin;		
 800ca08:	4a0e      	ldr	r2, [pc, #56]	@ (800ca44 <MOT_goBlock_AccConstDec+0x8b8>)
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	6013      	str	r3, [r2, #0]
	GYRO_endErrChkAngle();
 800ca0e:	f7fd f913 	bl	8009c38 <GYRO_endErrChkAngle>
//	CTRL_clrNowData();
	CTRL_setNowData_Err(/*st_data.f_dist,*/st_data.f_ctrl_angle);
 800ca12:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800ca16:	eeb0 0a67 	vmov.f32	s0, s15
 800ca1a:	f7f9 fe45 	bl	80066a8 <CTRL_setNowData_Err>
}
 800ca1e:	bf00      	nop
 800ca20:	3748      	adds	r7, #72	@ 0x48
 800ca22:	46bd      	mov	sp, r7
 800ca24:	bd80      	pop	{r7, pc}
 800ca26:	bf00      	nop
 800ca28:	200003fc 	.word	0x200003fc
 800ca2c:	2001bda0 	.word	0x2001bda0
 800ca30:	20017b2c 	.word	0x20017b2c
 800ca34:	20017be4 	.word	0x20017be4
 800ca38:	20017be5 	.word	0x20017be5
 800ca3c:	3d3851ec 	.word	0x3d3851ec
 800ca40:	20017be8 	.word	0x20017be8
 800ca44:	20017bcc 	.word	0x20017bcc

0800ca48 <MOT_setData_ACC_CONST_DEC>:

void MOT_setData_ACC_CONST_DEC( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 800ca48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ca4c:	b08c      	sub	sp, #48	@ 0x30
 800ca4e:	af00      	add	r7, sp, #0
 800ca50:	ed87 0a07 	vstr	s0, [r7, #28]
 800ca54:	edc7 0a06 	vstr	s1, [r7, #24]
 800ca58:	4603      	mov	r3, r0
 800ca5a:	75fb      	strb	r3, [r7, #23]
	float			f_1blockDist;				// 1[m]

	float			f_accTime;

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 800ca5c:	7dfb      	ldrb	r3, [r7, #23]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d102      	bne.n	800ca68 <MOT_setData_ACC_CONST_DEC+0x20>
		f_1blockDist = BLOCK;
 800ca62:	4bcd      	ldr	r3, [pc, #820]	@ (800cd98 <MOT_setData_ACC_CONST_DEC+0x350>)
 800ca64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ca66:	e001      	b.n	800ca6c <MOT_setData_ACC_CONST_DEC+0x24>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800ca68:	4bcc      	ldr	r3, [pc, #816]	@ (800cd9c <MOT_setData_ACC_CONST_DEC+0x354>)
 800ca6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}
	//jerk
	st_Info.f_mot_jerk		= MOT_getJerk();
 800ca6c:	f7ff fb81 	bl	800c172 <MOT_getJerk>
 800ca70:	eef0 7a40 	vmov.f32	s15, s0
 800ca74:	4bca      	ldr	r3, [pc, #808]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800ca76:	edc3 7a01 	vstr	s15, [r3, #4]

	/*  */
	st_Info.f_mot_trgtAcc1 		= MOT_getAcc1();								// 1[mm/s^2]
 800ca7a:	f7ff fb62 	bl	800c142 <MOT_getAcc1>
 800ca7e:	eef0 7a40 	vmov.f32	s15, s0
 800ca82:	4bc7      	ldr	r3, [pc, #796]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800ca84:	edc3 7a02 	vstr	s15, [r3, #8]
	st_Info.f_mot_trgtAcc3 		= MOT_getAcc3();								// 3[mm/s^2]
 800ca88:	f7ff fb67 	bl	800c15a <MOT_getAcc3>
 800ca8c:	eef0 7a40 	vmov.f32	s15, s0
 800ca90:	4bc3      	ldr	r3, [pc, #780]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800ca92:	edc3 7a03 	vstr	s15, [r3, #12]

	/*  */
	st_Info.f_mot_now		= f_MotNowSpeed;								// 
 800ca96:	4bc3      	ldr	r3, [pc, #780]	@ (800cda4 <MOT_setData_ACC_CONST_DEC+0x35c>)
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	4ac1      	ldr	r2, [pc, #772]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800ca9c:	61d3      	str	r3, [r2, #28]
	st_Info.f_mot_trgt		= f_MotTrgtSpeed;								// 
 800ca9e:	4bc2      	ldr	r3, [pc, #776]	@ (800cda8 <MOT_setData_ACC_CONST_DEC+0x360>)
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	4abf      	ldr	r2, [pc, #764]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800caa4:	6213      	str	r3, [r2, #32]
	st_Info.f_mot_last		= f_fin;									// 
 800caa6:	4abe      	ldr	r2, [pc, #760]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800caa8:	69bb      	ldr	r3, [r7, #24]
 800caaa:	6253      	str	r3, [r2, #36]	@ 0x24

	/*  */
	st_Info.f_mot_dist		= f_num * f_1blockDist;	
 800caac:	ed97 7a07 	vldr	s14, [r7, #28]
 800cab0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800cab4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cab8:	4bb9      	ldr	r3, [pc, #740]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800caba:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	f_accTime	= st_Info.f_mot_trgtAcc1/st_Info.f_mot_jerk;
 800cabe:	4bb8      	ldr	r3, [pc, #736]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cac0:	edd3 6a02 	vldr	s13, [r3, #8]
 800cac4:	4bb6      	ldr	r3, [pc, #728]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cac6:	ed93 7a01 	vldr	s14, [r3, #4]
 800caca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cace:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	st_Info.f_mot_accjerk_v	= 1.0/2.0*st_Info.f_mot_jerk*f_accTime*f_accTime;//
 800cad2:	4bb3      	ldr	r3, [pc, #716]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cad4:	685b      	ldr	r3, [r3, #4]
 800cad6:	4618      	mov	r0, r3
 800cad8:	f7f3 fd5e 	bl	8000598 <__aeabi_f2d>
 800cadc:	f04f 0200 	mov.w	r2, #0
 800cae0:	4bb2      	ldr	r3, [pc, #712]	@ (800cdac <MOT_setData_ACC_CONST_DEC+0x364>)
 800cae2:	f7f3 fdb1 	bl	8000648 <__aeabi_dmul>
 800cae6:	4602      	mov	r2, r0
 800cae8:	460b      	mov	r3, r1
 800caea:	4614      	mov	r4, r2
 800caec:	461d      	mov	r5, r3
 800caee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800caf0:	f7f3 fd52 	bl	8000598 <__aeabi_f2d>
 800caf4:	4602      	mov	r2, r0
 800caf6:	460b      	mov	r3, r1
 800caf8:	4620      	mov	r0, r4
 800cafa:	4629      	mov	r1, r5
 800cafc:	f7f3 fda4 	bl	8000648 <__aeabi_dmul>
 800cb00:	4602      	mov	r2, r0
 800cb02:	460b      	mov	r3, r1
 800cb04:	4614      	mov	r4, r2
 800cb06:	461d      	mov	r5, r3
 800cb08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cb0a:	f7f3 fd45 	bl	8000598 <__aeabi_f2d>
 800cb0e:	4602      	mov	r2, r0
 800cb10:	460b      	mov	r3, r1
 800cb12:	4620      	mov	r0, r4
 800cb14:	4629      	mov	r1, r5
 800cb16:	f7f3 fd97 	bl	8000648 <__aeabi_dmul>
 800cb1a:	4602      	mov	r2, r0
 800cb1c:	460b      	mov	r3, r1
 800cb1e:	4610      	mov	r0, r2
 800cb20:	4619      	mov	r1, r3
 800cb22:	f7f4 f889 	bl	8000c38 <__aeabi_d2f>
 800cb26:	4603      	mov	r3, r0
 800cb28:	4a9d      	ldr	r2, [pc, #628]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cb2a:	6293      	str	r3, [r2, #40]	@ 0x28
	st_Info.f_mot_decjerk_v = st_Info.f_mot_accjerk_v;
 800cb2c:	4b9c      	ldr	r3, [pc, #624]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cb2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb30:	4a9b      	ldr	r2, [pc, #620]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cb32:	62d3      	str	r3, [r2, #44]	@ 0x2c
	if(abs(f_MotTrgtSpeed - f_MotNowSpeed) < 0.05){
 800cb34:	4b9c      	ldr	r3, [pc, #624]	@ (800cda8 <MOT_setData_ACC_CONST_DEC+0x360>)
 800cb36:	ed93 7a00 	vldr	s14, [r3]
 800cb3a:	4b9a      	ldr	r3, [pc, #616]	@ (800cda4 <MOT_setData_ACC_CONST_DEC+0x35c>)
 800cb3c:	edd3 7a00 	vldr	s15, [r3]
 800cb40:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb44:	ee17 0a90 	vmov	r0, s15
 800cb48:	f7f3 fd26 	bl	8000598 <__aeabi_f2d>
 800cb4c:	4602      	mov	r2, r0
 800cb4e:	460b      	mov	r3, r1
 800cb50:	ec43 2b10 	vmov	d0, r2, r3
 800cb54:	f010 f968 	bl	801ce28 <abs>
 800cb58:	4603      	mov	r3, r0
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	f300 8128 	bgt.w	800cdb0 <MOT_setData_ACC_CONST_DEC+0x368>
		st_Info.f_mot_l1_accjerk	= 1.0/6.0*st_Info.f_mot_jerk*f_accTime*f_accTime*f_accTime + f_MotNowSpeed*f_accTime;//											// [m]
 800cb60:	4b8f      	ldr	r3, [pc, #572]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cb62:	685b      	ldr	r3, [r3, #4]
 800cb64:	4618      	mov	r0, r3
 800cb66:	f7f3 fd17 	bl	8000598 <__aeabi_f2d>
 800cb6a:	a389      	add	r3, pc, #548	@ (adr r3, 800cd90 <MOT_setData_ACC_CONST_DEC+0x348>)
 800cb6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb70:	f7f3 fd6a 	bl	8000648 <__aeabi_dmul>
 800cb74:	4602      	mov	r2, r0
 800cb76:	460b      	mov	r3, r1
 800cb78:	4614      	mov	r4, r2
 800cb7a:	461d      	mov	r5, r3
 800cb7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cb7e:	f7f3 fd0b 	bl	8000598 <__aeabi_f2d>
 800cb82:	4602      	mov	r2, r0
 800cb84:	460b      	mov	r3, r1
 800cb86:	4620      	mov	r0, r4
 800cb88:	4629      	mov	r1, r5
 800cb8a:	f7f3 fd5d 	bl	8000648 <__aeabi_dmul>
 800cb8e:	4602      	mov	r2, r0
 800cb90:	460b      	mov	r3, r1
 800cb92:	4614      	mov	r4, r2
 800cb94:	461d      	mov	r5, r3
 800cb96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cb98:	f7f3 fcfe 	bl	8000598 <__aeabi_f2d>
 800cb9c:	4602      	mov	r2, r0
 800cb9e:	460b      	mov	r3, r1
 800cba0:	4620      	mov	r0, r4
 800cba2:	4629      	mov	r1, r5
 800cba4:	f7f3 fd50 	bl	8000648 <__aeabi_dmul>
 800cba8:	4602      	mov	r2, r0
 800cbaa:	460b      	mov	r3, r1
 800cbac:	4614      	mov	r4, r2
 800cbae:	461d      	mov	r5, r3
 800cbb0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cbb2:	f7f3 fcf1 	bl	8000598 <__aeabi_f2d>
 800cbb6:	4602      	mov	r2, r0
 800cbb8:	460b      	mov	r3, r1
 800cbba:	4620      	mov	r0, r4
 800cbbc:	4629      	mov	r1, r5
 800cbbe:	f7f3 fd43 	bl	8000648 <__aeabi_dmul>
 800cbc2:	4602      	mov	r2, r0
 800cbc4:	460b      	mov	r3, r1
 800cbc6:	4614      	mov	r4, r2
 800cbc8:	461d      	mov	r5, r3
 800cbca:	4b76      	ldr	r3, [pc, #472]	@ (800cda4 <MOT_setData_ACC_CONST_DEC+0x35c>)
 800cbcc:	ed93 7a00 	vldr	s14, [r3]
 800cbd0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800cbd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cbd8:	ee17 0a90 	vmov	r0, s15
 800cbdc:	f7f3 fcdc 	bl	8000598 <__aeabi_f2d>
 800cbe0:	4602      	mov	r2, r0
 800cbe2:	460b      	mov	r3, r1
 800cbe4:	4620      	mov	r0, r4
 800cbe6:	4629      	mov	r1, r5
 800cbe8:	f7f3 fb78 	bl	80002dc <__adddf3>
 800cbec:	4602      	mov	r2, r0
 800cbee:	460b      	mov	r3, r1
 800cbf0:	4610      	mov	r0, r2
 800cbf2:	4619      	mov	r1, r3
 800cbf4:	f7f4 f820 	bl	8000c38 <__aeabi_d2f>
 800cbf8:	4603      	mov	r3, r0
 800cbfa:	4a69      	ldr	r2, [pc, #420]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cbfc:	6393      	str	r3, [r2, #56]	@ 0x38
		st_Info.f_mot_l1_decjerk	= 1.0/6.0*st_Info.f_mot_jerk*(-1.0)*f_accTime*f_accTime*f_accTime + (st_Info.f_mot_trgt-st_Info.f_mot_accjerk_v)*f_accTime 
 800cbfe:	4b68      	ldr	r3, [pc, #416]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cc00:	685b      	ldr	r3, [r3, #4]
 800cc02:	4618      	mov	r0, r3
 800cc04:	f7f3 fcc8 	bl	8000598 <__aeabi_f2d>
 800cc08:	a361      	add	r3, pc, #388	@ (adr r3, 800cd90 <MOT_setData_ACC_CONST_DEC+0x348>)
 800cc0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc0e:	f7f3 fd1b 	bl	8000648 <__aeabi_dmul>
 800cc12:	4602      	mov	r2, r0
 800cc14:	460b      	mov	r3, r1
 800cc16:	4690      	mov	r8, r2
 800cc18:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 800cc1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cc1e:	f7f3 fcbb 	bl	8000598 <__aeabi_f2d>
 800cc22:	4602      	mov	r2, r0
 800cc24:	460b      	mov	r3, r1
 800cc26:	4640      	mov	r0, r8
 800cc28:	4649      	mov	r1, r9
 800cc2a:	f7f3 fd0d 	bl	8000648 <__aeabi_dmul>
 800cc2e:	4602      	mov	r2, r0
 800cc30:	460b      	mov	r3, r1
 800cc32:	4614      	mov	r4, r2
 800cc34:	461d      	mov	r5, r3
 800cc36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cc38:	f7f3 fcae 	bl	8000598 <__aeabi_f2d>
 800cc3c:	4602      	mov	r2, r0
 800cc3e:	460b      	mov	r3, r1
 800cc40:	4620      	mov	r0, r4
 800cc42:	4629      	mov	r1, r5
 800cc44:	f7f3 fd00 	bl	8000648 <__aeabi_dmul>
 800cc48:	4602      	mov	r2, r0
 800cc4a:	460b      	mov	r3, r1
 800cc4c:	4614      	mov	r4, r2
 800cc4e:	461d      	mov	r5, r3
 800cc50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cc52:	f7f3 fca1 	bl	8000598 <__aeabi_f2d>
 800cc56:	4602      	mov	r2, r0
 800cc58:	460b      	mov	r3, r1
 800cc5a:	4620      	mov	r0, r4
 800cc5c:	4629      	mov	r1, r5
 800cc5e:	f7f3 fcf3 	bl	8000648 <__aeabi_dmul>
 800cc62:	4602      	mov	r2, r0
 800cc64:	460b      	mov	r3, r1
 800cc66:	4614      	mov	r4, r2
 800cc68:	461d      	mov	r5, r3
 800cc6a:	4b4d      	ldr	r3, [pc, #308]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cc6c:	ed93 7a08 	vldr	s14, [r3, #32]
 800cc70:	4b4b      	ldr	r3, [pc, #300]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cc72:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800cc76:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cc7a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800cc7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc82:	ee17 0a90 	vmov	r0, s15
 800cc86:	f7f3 fc87 	bl	8000598 <__aeabi_f2d>
 800cc8a:	4602      	mov	r2, r0
 800cc8c:	460b      	mov	r3, r1
 800cc8e:	4620      	mov	r0, r4
 800cc90:	4629      	mov	r1, r5
 800cc92:	f7f3 fb23 	bl	80002dc <__adddf3>
 800cc96:	4602      	mov	r2, r0
 800cc98:	460b      	mov	r3, r1
 800cc9a:	4690      	mov	r8, r2
 800cc9c:	4699      	mov	r9, r3
										+ 1.0/2.0*st_Info.f_mot_trgtAcc1*f_accTime*f_accTime;
 800cc9e:	4b40      	ldr	r3, [pc, #256]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cca0:	689b      	ldr	r3, [r3, #8]
 800cca2:	4618      	mov	r0, r3
 800cca4:	f7f3 fc78 	bl	8000598 <__aeabi_f2d>
 800cca8:	f04f 0200 	mov.w	r2, #0
 800ccac:	4b3f      	ldr	r3, [pc, #252]	@ (800cdac <MOT_setData_ACC_CONST_DEC+0x364>)
 800ccae:	f7f3 fccb 	bl	8000648 <__aeabi_dmul>
 800ccb2:	4602      	mov	r2, r0
 800ccb4:	460b      	mov	r3, r1
 800ccb6:	4614      	mov	r4, r2
 800ccb8:	461d      	mov	r5, r3
 800ccba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ccbc:	f7f3 fc6c 	bl	8000598 <__aeabi_f2d>
 800ccc0:	4602      	mov	r2, r0
 800ccc2:	460b      	mov	r3, r1
 800ccc4:	4620      	mov	r0, r4
 800ccc6:	4629      	mov	r1, r5
 800ccc8:	f7f3 fcbe 	bl	8000648 <__aeabi_dmul>
 800cccc:	4602      	mov	r2, r0
 800ccce:	460b      	mov	r3, r1
 800ccd0:	4614      	mov	r4, r2
 800ccd2:	461d      	mov	r5, r3
 800ccd4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ccd6:	f7f3 fc5f 	bl	8000598 <__aeabi_f2d>
 800ccda:	4602      	mov	r2, r0
 800ccdc:	460b      	mov	r3, r1
 800ccde:	4620      	mov	r0, r4
 800cce0:	4629      	mov	r1, r5
 800cce2:	f7f3 fcb1 	bl	8000648 <__aeabi_dmul>
 800cce6:	4602      	mov	r2, r0
 800cce8:	460b      	mov	r3, r1
 800ccea:	4640      	mov	r0, r8
 800ccec:	4649      	mov	r1, r9
 800ccee:	f7f3 faf5 	bl	80002dc <__adddf3>
 800ccf2:	4602      	mov	r2, r0
 800ccf4:	460b      	mov	r3, r1
 800ccf6:	4610      	mov	r0, r2
 800ccf8:	4619      	mov	r1, r3
 800ccfa:	f7f3 ff9d 	bl	8000c38 <__aeabi_d2f>
 800ccfe:	4603      	mov	r3, r0
		st_Info.f_mot_l1_decjerk	= 1.0/6.0*st_Info.f_mot_jerk*(-1.0)*f_accTime*f_accTime*f_accTime + (st_Info.f_mot_trgt-st_Info.f_mot_accjerk_v)*f_accTime 
 800cd00:	4a27      	ldr	r2, [pc, #156]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cd02:	6413      	str	r3, [r2, #64]	@ 0x40
		st_Info.f_mot_l1_accconst	= ((f_MotTrgtSpeed-st_Info.f_mot_accjerk_v)*(f_MotTrgtSpeed-st_Info.f_mot_accjerk_v)
 800cd04:	4b28      	ldr	r3, [pc, #160]	@ (800cda8 <MOT_setData_ACC_CONST_DEC+0x360>)
 800cd06:	ed93 7a00 	vldr	s14, [r3]
 800cd0a:	4b25      	ldr	r3, [pc, #148]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cd0c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800cd10:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cd14:	4b24      	ldr	r3, [pc, #144]	@ (800cda8 <MOT_setData_ACC_CONST_DEC+0x360>)
 800cd16:	edd3 6a00 	vldr	s13, [r3]
 800cd1a:	4b21      	ldr	r3, [pc, #132]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cd1c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800cd20:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800cd24:	ee27 7a27 	vmul.f32	s14, s14, s15
										-(f_MotNowSpeed+st_Info.f_mot_accjerk_v)*(f_MotNowSpeed+st_Info.f_mot_accjerk_v))
 800cd28:	4b1d      	ldr	r3, [pc, #116]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cd2a:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 800cd2e:	4b1d      	ldr	r3, [pc, #116]	@ (800cda4 <MOT_setData_ACC_CONST_DEC+0x35c>)
 800cd30:	edd3 7a00 	vldr	s15, [r3]
 800cd34:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800cd38:	4b19      	ldr	r3, [pc, #100]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cd3a:	ed93 6a0a 	vldr	s12, [r3, #40]	@ 0x28
 800cd3e:	4b19      	ldr	r3, [pc, #100]	@ (800cda4 <MOT_setData_ACC_CONST_DEC+0x35c>)
 800cd40:	edd3 7a00 	vldr	s15, [r3]
 800cd44:	ee76 7a27 	vadd.f32	s15, s12, s15
 800cd48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cd4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd50:	ee17 0a90 	vmov	r0, s15
 800cd54:	f7f3 fc20 	bl	8000598 <__aeabi_f2d>
 800cd58:	4604      	mov	r4, r0
 800cd5a:	460d      	mov	r5, r1
										/( st_Info.f_mot_trgtAcc1 * 2.0 );
 800cd5c:	4b10      	ldr	r3, [pc, #64]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cd5e:	689b      	ldr	r3, [r3, #8]
 800cd60:	4618      	mov	r0, r3
 800cd62:	f7f3 fc19 	bl	8000598 <__aeabi_f2d>
 800cd66:	4602      	mov	r2, r0
 800cd68:	460b      	mov	r3, r1
 800cd6a:	f7f3 fab7 	bl	80002dc <__adddf3>
 800cd6e:	4602      	mov	r2, r0
 800cd70:	460b      	mov	r3, r1
 800cd72:	4620      	mov	r0, r4
 800cd74:	4629      	mov	r1, r5
 800cd76:	f7f3 fd91 	bl	800089c <__aeabi_ddiv>
 800cd7a:	4602      	mov	r2, r0
 800cd7c:	460b      	mov	r3, r1
 800cd7e:	4610      	mov	r0, r2
 800cd80:	4619      	mov	r1, r3
 800cd82:	f7f3 ff59 	bl	8000c38 <__aeabi_d2f>
 800cd86:	4603      	mov	r3, r0
		st_Info.f_mot_l1_accconst	= ((f_MotTrgtSpeed-st_Info.f_mot_accjerk_v)*(f_MotTrgtSpeed-st_Info.f_mot_accjerk_v)
 800cd88:	4a05      	ldr	r2, [pc, #20]	@ (800cda0 <MOT_setData_ACC_CONST_DEC+0x358>)
 800cd8a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800cd8c:	e020      	b.n	800cdd0 <MOT_setData_ACC_CONST_DEC+0x388>
 800cd8e:	bf00      	nop
 800cd90:	55555555 	.word	0x55555555
 800cd94:	3fc55555 	.word	0x3fc55555
 800cd98:	3db851ec 	.word	0x3db851ec
 800cd9c:	3e0255b0 	.word	0x3e0255b0
 800cda0:	20017b2c 	.word	0x20017b2c
 800cda4:	20017bcc 	.word	0x20017bcc
 800cda8:	20017bd0 	.word	0x20017bd0
 800cdac:	3fe00000 	.word	0x3fe00000
	}else{
		st_Info.f_mot_l1_accjerk	= 0.0;//											// [m]
 800cdb0:	4bbf      	ldr	r3, [pc, #764]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800cdb2:	f04f 0200 	mov.w	r2, #0
 800cdb6:	639a      	str	r2, [r3, #56]	@ 0x38
		st_Info.f_mot_l1_decjerk	= 0.0;
 800cdb8:	4bbd      	ldr	r3, [pc, #756]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800cdba:	f04f 0200 	mov.w	r2, #0
 800cdbe:	641a      	str	r2, [r3, #64]	@ 0x40
		st_Info.f_mot_l1_accconst	= 0.0;
 800cdc0:	4bbb      	ldr	r3, [pc, #748]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800cdc2:	f04f 0200 	mov.w	r2, #0
 800cdc6:	63da      	str	r2, [r3, #60]	@ 0x3c
		st_Info.f_mot_accjerk_v		= 0.0;
 800cdc8:	4bb9      	ldr	r3, [pc, #740]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800cdca:	f04f 0200 	mov.w	r2, #0
 800cdce:	629a      	str	r2, [r3, #40]	@ 0x28
	}
	st_Info.f_mot_l1	= st_Info.f_mot_l1_accjerk + st_Info.f_mot_l1_decjerk + st_Info.f_mot_l1_accconst;
 800cdd0:	4bb7      	ldr	r3, [pc, #732]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800cdd2:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800cdd6:	4bb6      	ldr	r3, [pc, #728]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800cdd8:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800cddc:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cde0:	4bb3      	ldr	r3, [pc, #716]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800cde2:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800cde6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cdea:	4bb1      	ldr	r3, [pc, #708]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800cdec:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
//	st_Info.f_l1		= ( f_MotTrgtSpeed * f_MotTrgtSpeed - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2.0 );			// 1[m]

	if((f_MotTrgtSpeed - f_fin) != 0){
 800cdf0:	4bb0      	ldr	r3, [pc, #704]	@ (800d0b4 <MOT_setData_ACC_CONST_DEC+0x66c>)
 800cdf2:	ed93 7a00 	vldr	s14, [r3]
 800cdf6:	edd7 7a06 	vldr	s15, [r7, #24]
 800cdfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cdfe:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ce02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce06:	f000 811e 	beq.w	800d046 <MOT_setData_ACC_CONST_DEC+0x5fe>
		st_Info.f_mot_l3_decjerk	= 1.0/6.0*st_Info.f_mot_jerk*(-1.0)*f_accTime*f_accTime*f_accTime + st_Info.f_mot_trgt*f_accTime;
 800ce0a:	4ba9      	ldr	r3, [pc, #676]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800ce0c:	685b      	ldr	r3, [r3, #4]
 800ce0e:	4618      	mov	r0, r3
 800ce10:	f7f3 fbc2 	bl	8000598 <__aeabi_f2d>
 800ce14:	a3a4      	add	r3, pc, #656	@ (adr r3, 800d0a8 <MOT_setData_ACC_CONST_DEC+0x660>)
 800ce16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce1a:	f7f3 fc15 	bl	8000648 <__aeabi_dmul>
 800ce1e:	4602      	mov	r2, r0
 800ce20:	460b      	mov	r3, r1
 800ce22:	60ba      	str	r2, [r7, #8]
 800ce24:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800ce28:	60fb      	str	r3, [r7, #12]
 800ce2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ce2c:	f7f3 fbb4 	bl	8000598 <__aeabi_f2d>
 800ce30:	4602      	mov	r2, r0
 800ce32:	460b      	mov	r3, r1
 800ce34:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ce38:	f7f3 fc06 	bl	8000648 <__aeabi_dmul>
 800ce3c:	4602      	mov	r2, r0
 800ce3e:	460b      	mov	r3, r1
 800ce40:	4614      	mov	r4, r2
 800ce42:	461d      	mov	r5, r3
 800ce44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ce46:	f7f3 fba7 	bl	8000598 <__aeabi_f2d>
 800ce4a:	4602      	mov	r2, r0
 800ce4c:	460b      	mov	r3, r1
 800ce4e:	4620      	mov	r0, r4
 800ce50:	4629      	mov	r1, r5
 800ce52:	f7f3 fbf9 	bl	8000648 <__aeabi_dmul>
 800ce56:	4602      	mov	r2, r0
 800ce58:	460b      	mov	r3, r1
 800ce5a:	4614      	mov	r4, r2
 800ce5c:	461d      	mov	r5, r3
 800ce5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ce60:	f7f3 fb9a 	bl	8000598 <__aeabi_f2d>
 800ce64:	4602      	mov	r2, r0
 800ce66:	460b      	mov	r3, r1
 800ce68:	4620      	mov	r0, r4
 800ce6a:	4629      	mov	r1, r5
 800ce6c:	f7f3 fbec 	bl	8000648 <__aeabi_dmul>
 800ce70:	4602      	mov	r2, r0
 800ce72:	460b      	mov	r3, r1
 800ce74:	4614      	mov	r4, r2
 800ce76:	461d      	mov	r5, r3
 800ce78:	4b8d      	ldr	r3, [pc, #564]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800ce7a:	ed93 7a08 	vldr	s14, [r3, #32]
 800ce7e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800ce82:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ce86:	ee17 0a90 	vmov	r0, s15
 800ce8a:	f7f3 fb85 	bl	8000598 <__aeabi_f2d>
 800ce8e:	4602      	mov	r2, r0
 800ce90:	460b      	mov	r3, r1
 800ce92:	4620      	mov	r0, r4
 800ce94:	4629      	mov	r1, r5
 800ce96:	f7f3 fa21 	bl	80002dc <__adddf3>
 800ce9a:	4602      	mov	r2, r0
 800ce9c:	460b      	mov	r3, r1
 800ce9e:	4610      	mov	r0, r2
 800cea0:	4619      	mov	r1, r3
 800cea2:	f7f3 fec9 	bl	8000c38 <__aeabi_d2f>
 800cea6:	4603      	mov	r3, r0
 800cea8:	4a81      	ldr	r2, [pc, #516]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800ceaa:	6493      	str	r3, [r2, #72]	@ 0x48
		st_Info.f_mot_l3_accjerk	= 1.0/6.0*st_Info.f_mot_jerk*f_accTime*f_accTime*f_accTime + (f_fin+st_Info.f_mot_decjerk_v)*f_accTime 
 800ceac:	4b80      	ldr	r3, [pc, #512]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800ceae:	685b      	ldr	r3, [r3, #4]
 800ceb0:	4618      	mov	r0, r3
 800ceb2:	f7f3 fb71 	bl	8000598 <__aeabi_f2d>
 800ceb6:	a37c      	add	r3, pc, #496	@ (adr r3, 800d0a8 <MOT_setData_ACC_CONST_DEC+0x660>)
 800ceb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cebc:	f7f3 fbc4 	bl	8000648 <__aeabi_dmul>
 800cec0:	4602      	mov	r2, r0
 800cec2:	460b      	mov	r3, r1
 800cec4:	4614      	mov	r4, r2
 800cec6:	461d      	mov	r5, r3
 800cec8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ceca:	f7f3 fb65 	bl	8000598 <__aeabi_f2d>
 800cece:	4602      	mov	r2, r0
 800ced0:	460b      	mov	r3, r1
 800ced2:	4620      	mov	r0, r4
 800ced4:	4629      	mov	r1, r5
 800ced6:	f7f3 fbb7 	bl	8000648 <__aeabi_dmul>
 800ceda:	4602      	mov	r2, r0
 800cedc:	460b      	mov	r3, r1
 800cede:	4614      	mov	r4, r2
 800cee0:	461d      	mov	r5, r3
 800cee2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cee4:	f7f3 fb58 	bl	8000598 <__aeabi_f2d>
 800cee8:	4602      	mov	r2, r0
 800ceea:	460b      	mov	r3, r1
 800ceec:	4620      	mov	r0, r4
 800ceee:	4629      	mov	r1, r5
 800cef0:	f7f3 fbaa 	bl	8000648 <__aeabi_dmul>
 800cef4:	4602      	mov	r2, r0
 800cef6:	460b      	mov	r3, r1
 800cef8:	4614      	mov	r4, r2
 800cefa:	461d      	mov	r5, r3
 800cefc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cefe:	f7f3 fb4b 	bl	8000598 <__aeabi_f2d>
 800cf02:	4602      	mov	r2, r0
 800cf04:	460b      	mov	r3, r1
 800cf06:	4620      	mov	r0, r4
 800cf08:	4629      	mov	r1, r5
 800cf0a:	f7f3 fb9d 	bl	8000648 <__aeabi_dmul>
 800cf0e:	4602      	mov	r2, r0
 800cf10:	460b      	mov	r3, r1
 800cf12:	4614      	mov	r4, r2
 800cf14:	461d      	mov	r5, r3
 800cf16:	4b66      	ldr	r3, [pc, #408]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800cf18:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800cf1c:	edd7 7a06 	vldr	s15, [r7, #24]
 800cf20:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cf24:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800cf28:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf2c:	ee17 0a90 	vmov	r0, s15
 800cf30:	f7f3 fb32 	bl	8000598 <__aeabi_f2d>
 800cf34:	4602      	mov	r2, r0
 800cf36:	460b      	mov	r3, r1
 800cf38:	4620      	mov	r0, r4
 800cf3a:	4629      	mov	r1, r5
 800cf3c:	f7f3 f9ce 	bl	80002dc <__adddf3>
 800cf40:	4602      	mov	r2, r0
 800cf42:	460b      	mov	r3, r1
 800cf44:	4614      	mov	r4, r2
 800cf46:	461d      	mov	r5, r3
										+ 1.0/2.0*st_Info.f_mot_trgtAcc3*(-1.0)*f_accTime*f_accTime;//
 800cf48:	4b59      	ldr	r3, [pc, #356]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800cf4a:	68db      	ldr	r3, [r3, #12]
 800cf4c:	4618      	mov	r0, r3
 800cf4e:	f7f3 fb23 	bl	8000598 <__aeabi_f2d>
 800cf52:	f04f 0200 	mov.w	r2, #0
 800cf56:	4b58      	ldr	r3, [pc, #352]	@ (800d0b8 <MOT_setData_ACC_CONST_DEC+0x670>)
 800cf58:	f7f3 fb76 	bl	8000648 <__aeabi_dmul>
 800cf5c:	4602      	mov	r2, r0
 800cf5e:	460b      	mov	r3, r1
 800cf60:	603a      	str	r2, [r7, #0]
 800cf62:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800cf66:	607b      	str	r3, [r7, #4]
 800cf68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cf6a:	f7f3 fb15 	bl	8000598 <__aeabi_f2d>
 800cf6e:	4602      	mov	r2, r0
 800cf70:	460b      	mov	r3, r1
 800cf72:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cf76:	f7f3 fb67 	bl	8000648 <__aeabi_dmul>
 800cf7a:	4602      	mov	r2, r0
 800cf7c:	460b      	mov	r3, r1
 800cf7e:	4690      	mov	r8, r2
 800cf80:	4699      	mov	r9, r3
 800cf82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cf84:	f7f3 fb08 	bl	8000598 <__aeabi_f2d>
 800cf88:	4602      	mov	r2, r0
 800cf8a:	460b      	mov	r3, r1
 800cf8c:	4640      	mov	r0, r8
 800cf8e:	4649      	mov	r1, r9
 800cf90:	f7f3 fb5a 	bl	8000648 <__aeabi_dmul>
 800cf94:	4602      	mov	r2, r0
 800cf96:	460b      	mov	r3, r1
 800cf98:	4620      	mov	r0, r4
 800cf9a:	4629      	mov	r1, r5
 800cf9c:	f7f3 f99e 	bl	80002dc <__adddf3>
 800cfa0:	4602      	mov	r2, r0
 800cfa2:	460b      	mov	r3, r1
 800cfa4:	4610      	mov	r0, r2
 800cfa6:	4619      	mov	r1, r3
 800cfa8:	f7f3 fe46 	bl	8000c38 <__aeabi_d2f>
 800cfac:	4603      	mov	r3, r0
		st_Info.f_mot_l3_accjerk	= 1.0/6.0*st_Info.f_mot_jerk*f_accTime*f_accTime*f_accTime + (f_fin+st_Info.f_mot_decjerk_v)*f_accTime 
 800cfae:	4a40      	ldr	r2, [pc, #256]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800cfb0:	6513      	str	r3, [r2, #80]	@ 0x50
		st_Info.f_mot_l3_decconst	= ( (f_fin+st_Info.f_mot_decjerk_v) * (f_fin+st_Info.f_mot_decjerk_v)
 800cfb2:	4b3f      	ldr	r3, [pc, #252]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800cfb4:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800cfb8:	edd7 7a06 	vldr	s15, [r7, #24]
 800cfbc:	ee37 7a27 	vadd.f32	s14, s14, s15
 800cfc0:	4b3b      	ldr	r3, [pc, #236]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800cfc2:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800cfc6:	edd7 7a06 	vldr	s15, [r7, #24]
 800cfca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cfce:	ee27 7a27 	vmul.f32	s14, s14, s15
										- (f_MotTrgtSpeed-st_Info.f_mot_decjerk_v) * (f_MotTrgtSpeed-st_Info.f_mot_decjerk_v) ) 
 800cfd2:	4b38      	ldr	r3, [pc, #224]	@ (800d0b4 <MOT_setData_ACC_CONST_DEC+0x66c>)
 800cfd4:	edd3 6a00 	vldr	s13, [r3]
 800cfd8:	4b35      	ldr	r3, [pc, #212]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800cfda:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800cfde:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800cfe2:	4b34      	ldr	r3, [pc, #208]	@ (800d0b4 <MOT_setData_ACC_CONST_DEC+0x66c>)
 800cfe4:	ed93 6a00 	vldr	s12, [r3]
 800cfe8:	4b31      	ldr	r3, [pc, #196]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800cfea:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800cfee:	ee76 7a67 	vsub.f32	s15, s12, s15
 800cff2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cff6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cffa:	ee17 0a90 	vmov	r0, s15
 800cffe:	f7f3 facb 	bl	8000598 <__aeabi_f2d>
 800d002:	4604      	mov	r4, r0
 800d004:	460d      	mov	r5, r1
										/ ( st_Info.f_mot_trgtAcc3 * (-1.0 ) * 2.0 );
 800d006:	4b2a      	ldr	r3, [pc, #168]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800d008:	68db      	ldr	r3, [r3, #12]
 800d00a:	4618      	mov	r0, r3
 800d00c:	f7f3 fac4 	bl	8000598 <__aeabi_f2d>
 800d010:	4602      	mov	r2, r0
 800d012:	460b      	mov	r3, r1
 800d014:	4692      	mov	sl, r2
 800d016:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 800d01a:	4652      	mov	r2, sl
 800d01c:	465b      	mov	r3, fp
 800d01e:	4650      	mov	r0, sl
 800d020:	4659      	mov	r1, fp
 800d022:	f7f3 f95b 	bl	80002dc <__adddf3>
 800d026:	4602      	mov	r2, r0
 800d028:	460b      	mov	r3, r1
 800d02a:	4620      	mov	r0, r4
 800d02c:	4629      	mov	r1, r5
 800d02e:	f7f3 fc35 	bl	800089c <__aeabi_ddiv>
 800d032:	4602      	mov	r2, r0
 800d034:	460b      	mov	r3, r1
 800d036:	4610      	mov	r0, r2
 800d038:	4619      	mov	r1, r3
 800d03a:	f7f3 fdfd 	bl	8000c38 <__aeabi_d2f>
 800d03e:	4603      	mov	r3, r0
		st_Info.f_mot_l3_decconst	= ( (f_fin+st_Info.f_mot_decjerk_v) * (f_fin+st_Info.f_mot_decjerk_v)
 800d040:	4a1b      	ldr	r2, [pc, #108]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800d042:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d044:	e00f      	b.n	800d066 <MOT_setData_ACC_CONST_DEC+0x61e>
	}else{
		st_Info.f_mot_l3_decjerk	= 0.0;
 800d046:	4b1a      	ldr	r3, [pc, #104]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800d048:	f04f 0200 	mov.w	r2, #0
 800d04c:	649a      	str	r2, [r3, #72]	@ 0x48
		st_Info.f_mot_l3_accjerk	= 0.0;
 800d04e:	4b18      	ldr	r3, [pc, #96]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800d050:	f04f 0200 	mov.w	r2, #0
 800d054:	651a      	str	r2, [r3, #80]	@ 0x50
		st_Info.f_mot_l3_decconst	= 0.0;
 800d056:	4b16      	ldr	r3, [pc, #88]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800d058:	f04f 0200 	mov.w	r2, #0
 800d05c:	64da      	str	r2, [r3, #76]	@ 0x4c
		st_Info.f_mot_decjerk_v		= 0.0;
 800d05e:	4b14      	ldr	r3, [pc, #80]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800d060:	f04f 0200 	mov.w	r2, #0
 800d064:	62da      	str	r2, [r3, #44]	@ 0x2c
	}
	f_l3				=  st_Info.f_mot_l3_decjerk + st_Info.f_mot_l3_accjerk + st_Info.f_mot_l3_decconst;	
 800d066:	4b12      	ldr	r3, [pc, #72]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800d068:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 800d06c:	4b10      	ldr	r3, [pc, #64]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800d06e:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800d072:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d076:	4b0e      	ldr	r3, [pc, #56]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800d078:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800d07c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d080:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
//	f_l3			= ( f_fin * f_fin - f_MotTrgtSpeed * f_MotTrgtSpeed ) / ( ( st_Info.f_acc3 * -1.0 ) * 2.0 );			// 3[m]
	st_Info.f_mot_l1_2		= st_Info.f_mot_dist - f_l3;											// 1+2[m]
 800d084:	4b0a      	ldr	r3, [pc, #40]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800d086:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800d08a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800d08e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d092:	4b07      	ldr	r3, [pc, #28]	@ (800d0b0 <MOT_setData_ACC_CONST_DEC+0x668>)
 800d094:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

//	printf("1 %f,%f\r",st_Info.f_trgt,st_Info.f_l1);
}
 800d098:	bf00      	nop
 800d09a:	3730      	adds	r7, #48	@ 0x30
 800d09c:	46bd      	mov	sp, r7
 800d09e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d0a2:	bf00      	nop
 800d0a4:	f3af 8000 	nop.w
 800d0a8:	55555555 	.word	0x55555555
 800d0ac:	3fc55555 	.word	0x3fc55555
 800d0b0:	20017b2c 	.word	0x20017b2c
 800d0b4:	20017bd0 	.word	0x20017bd0
 800d0b8:	3fe00000 	.word	0x3fe00000
 800d0bc:	00000000 	.word	0x00000000

0800d0c0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM>:

void MOT_setData_MOT_ACC_CONST_DEC_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 800d0c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d0c4:	b094      	sub	sp, #80	@ 0x50
 800d0c6:	af00      	add	r7, sp, #0
 800d0c8:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
 800d0cc:	edc7 0a0e 	vstr	s1, [r7, #56]	@ 0x38
 800d0d0:	4603      	mov	r3, r0
 800d0d2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	float			f_1blockDist;				// 1[m]

	float			f_accTime;

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 800d0d6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d104      	bne.n	800d0e8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x28>
		f_1blockDist = BLOCK;
 800d0de:	4b01      	ldr	r3, [pc, #4]	@ (800d0e4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x24>)
 800d0e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d0e2:	e003      	b.n	800d0ec <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x2c>
 800d0e4:	3db851ec 	.word	0x3db851ec
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800d0e8:	4bd3      	ldr	r3, [pc, #844]	@ (800d438 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x378>)
 800d0ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
	}
	//jerk
	st_Info.f_mot_jerk		= MOT_getJerk();
 800d0ec:	f7ff f841 	bl	800c172 <MOT_getJerk>
 800d0f0:	eef0 7a40 	vmov.f32	s15, s0
 800d0f4:	4bd1      	ldr	r3, [pc, #836]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d0f6:	edc3 7a01 	vstr	s15, [r3, #4]

	/*  */
	st_Info.f_mot_trgtAcc1 		= MOT_getAcc1();								// 1[mm/s^2]
 800d0fa:	f7ff f822 	bl	800c142 <MOT_getAcc1>
 800d0fe:	eef0 7a40 	vmov.f32	s15, s0
 800d102:	4bce      	ldr	r3, [pc, #824]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d104:	edc3 7a02 	vstr	s15, [r3, #8]
	st_Info.f_mot_trgtAcc3 		= MOT_getAcc3();								// 3[mm/s^2]
 800d108:	f7ff f827 	bl	800c15a <MOT_getAcc3>
 800d10c:	eef0 7a40 	vmov.f32	s15, s0
 800d110:	4bca      	ldr	r3, [pc, #808]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d112:	edc3 7a03 	vstr	s15, [r3, #12]


	/*  */
	st_Info.f_mot_dist		= f_num * f_1blockDist;												// [m]
 800d116:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800d11a:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800d11e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d122:	4bc6      	ldr	r3, [pc, #792]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d124:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	/*  */
	st_Info.f_mot_now		= f_MotNowSpeed;												// 
 800d128:	4bc5      	ldr	r3, [pc, #788]	@ (800d440 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x380>)
 800d12a:	681a      	ldr	r2, [r3, #0]
 800d12c:	4bc3      	ldr	r3, [pc, #780]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d12e:	61da      	str	r2, [r3, #28]
	st_Info.f_mot_last		= f_fin;													// 
 800d130:	4ac2      	ldr	r2, [pc, #776]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d134:	6253      	str	r3, [r2, #36]	@ 0x24
	st_Info.f_mot_l1		= ( st_Info.f_mot_trgt * st_Info.f_mot_trgt - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_mot_acc1 * 2.0 );			// 1[m]
	f_l3					= ( f_fin * f_fin - st_Info.f_mot_trgt * st_Info.f_mot_trgt ) / ( ( st_Info.f_mot_acc3  * -1.0 ) * 2.0 );			// 3[m]
	st_Info.f_mot_l1_2		= st_Info.f_mot_dist - f_l3;											// 1+2[m]
*/

	f_accTime	= st_Info.f_mot_trgtAcc1/st_Info.f_mot_jerk;
 800d136:	4bc1      	ldr	r3, [pc, #772]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d138:	edd3 6a02 	vldr	s13, [r3, #8]
 800d13c:	4bbf      	ldr	r3, [pc, #764]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d13e:	ed93 7a01 	vldr	s14, [r3, #4]
 800d142:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d146:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

	st_Info.f_mot_accjerk_v		= 1.0/2.0*st_Info.f_mot_jerk*f_accTime*f_accTime;//
 800d14a:	4bbc      	ldr	r3, [pc, #752]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d14c:	685b      	ldr	r3, [r3, #4]
 800d14e:	4618      	mov	r0, r3
 800d150:	f7f3 fa22 	bl	8000598 <__aeabi_f2d>
 800d154:	f04f 0200 	mov.w	r2, #0
 800d158:	4bba      	ldr	r3, [pc, #744]	@ (800d444 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x384>)
 800d15a:	f7f3 fa75 	bl	8000648 <__aeabi_dmul>
 800d15e:	4602      	mov	r2, r0
 800d160:	460b      	mov	r3, r1
 800d162:	4614      	mov	r4, r2
 800d164:	461d      	mov	r5, r3
 800d166:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d168:	f7f3 fa16 	bl	8000598 <__aeabi_f2d>
 800d16c:	4602      	mov	r2, r0
 800d16e:	460b      	mov	r3, r1
 800d170:	4620      	mov	r0, r4
 800d172:	4629      	mov	r1, r5
 800d174:	f7f3 fa68 	bl	8000648 <__aeabi_dmul>
 800d178:	4602      	mov	r2, r0
 800d17a:	460b      	mov	r3, r1
 800d17c:	4614      	mov	r4, r2
 800d17e:	461d      	mov	r5, r3
 800d180:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d182:	f7f3 fa09 	bl	8000598 <__aeabi_f2d>
 800d186:	4602      	mov	r2, r0
 800d188:	460b      	mov	r3, r1
 800d18a:	4620      	mov	r0, r4
 800d18c:	4629      	mov	r1, r5
 800d18e:	f7f3 fa5b 	bl	8000648 <__aeabi_dmul>
 800d192:	4602      	mov	r2, r0
 800d194:	460b      	mov	r3, r1
 800d196:	4610      	mov	r0, r2
 800d198:	4619      	mov	r1, r3
 800d19a:	f7f3 fd4d 	bl	8000c38 <__aeabi_d2f>
 800d19e:	4602      	mov	r2, r0
 800d1a0:	4ba6      	ldr	r3, [pc, #664]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d1a2:	629a      	str	r2, [r3, #40]	@ 0x28
	st_Info.f_mot_decjerk_v		= st_Info.f_mot_accjerk_v;
 800d1a4:	4ba5      	ldr	r3, [pc, #660]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d1a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d1a8:	4ba4      	ldr	r3, [pc, #656]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d1aa:	62da      	str	r2, [r3, #44]	@ 0x2c
//
	st_Info.f_mot_trgt		= sqrt( 1.0 / ( ( st_Info.f_mot_trgtAcc3 * -1.0 ) - st_Info.f_mot_trgtAcc1 ) *
 800d1ac:	4ba3      	ldr	r3, [pc, #652]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d1ae:	68db      	ldr	r3, [r3, #12]
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	f7f3 f9f1 	bl	8000598 <__aeabi_f2d>
 800d1b6:	4602      	mov	r2, r0
 800d1b8:	460b      	mov	r3, r1
 800d1ba:	4690      	mov	r8, r2
 800d1bc:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 800d1c0:	4b9e      	ldr	r3, [pc, #632]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d1c2:	689b      	ldr	r3, [r3, #8]
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	f7f3 f9e7 	bl	8000598 <__aeabi_f2d>
 800d1ca:	4602      	mov	r2, r0
 800d1cc:	460b      	mov	r3, r1
 800d1ce:	4640      	mov	r0, r8
 800d1d0:	4649      	mov	r1, r9
 800d1d2:	f7f3 f881 	bl	80002d8 <__aeabi_dsub>
 800d1d6:	4602      	mov	r2, r0
 800d1d8:	460b      	mov	r3, r1
 800d1da:	f04f 0000 	mov.w	r0, #0
 800d1de:	499a      	ldr	r1, [pc, #616]	@ (800d448 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x388>)
 800d1e0:	f7f3 fb5c 	bl	800089c <__aeabi_ddiv>
 800d1e4:	4602      	mov	r2, r0
 800d1e6:	460b      	mov	r3, r1
 800d1e8:	e9c7 2300 	strd	r2, r3, [r7]
								( 2.0 * st_Info.f_mot_trgtAcc1 * ( st_Info.f_mot_trgtAcc3 * -1.0 ) * 
 800d1ec:	4b93      	ldr	r3, [pc, #588]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d1ee:	689b      	ldr	r3, [r3, #8]
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	f7f3 f9d1 	bl	8000598 <__aeabi_f2d>
 800d1f6:	4602      	mov	r2, r0
 800d1f8:	460b      	mov	r3, r1
 800d1fa:	f7f3 f86f 	bl	80002dc <__adddf3>
 800d1fe:	4602      	mov	r2, r0
 800d200:	460b      	mov	r3, r1
 800d202:	4614      	mov	r4, r2
 800d204:	461d      	mov	r5, r3
 800d206:	4b8d      	ldr	r3, [pc, #564]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d208:	68db      	ldr	r3, [r3, #12]
 800d20a:	4618      	mov	r0, r3
 800d20c:	f7f3 f9c4 	bl	8000598 <__aeabi_f2d>
 800d210:	4602      	mov	r2, r0
 800d212:	460b      	mov	r3, r1
 800d214:	62ba      	str	r2, [r7, #40]	@ 0x28
 800d216:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800d21a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d21c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800d220:	4620      	mov	r0, r4
 800d222:	4629      	mov	r1, r5
 800d224:	f7f3 fa10 	bl	8000648 <__aeabi_dmul>
 800d228:	4602      	mov	r2, r0
 800d22a:	460b      	mov	r3, r1
 800d22c:	4614      	mov	r4, r2
 800d22e:	461d      	mov	r5, r3
								( st_Info.f_mot_dist - MOT_MOVE_ST_MIN*3.0) +
 800d230:	4b82      	ldr	r3, [pc, #520]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d234:	4618      	mov	r0, r3
 800d236:	f7f3 f9af 	bl	8000598 <__aeabi_f2d>
 800d23a:	a37b      	add	r3, pc, #492	@ (adr r3, 800d428 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x368>)
 800d23c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d240:	f7f3 f84a 	bl	80002d8 <__aeabi_dsub>
 800d244:	4602      	mov	r2, r0
 800d246:	460b      	mov	r3, r1
								( 2.0 * st_Info.f_mot_trgtAcc1 * ( st_Info.f_mot_trgtAcc3 * -1.0 ) * 
 800d248:	4620      	mov	r0, r4
 800d24a:	4629      	mov	r1, r5
 800d24c:	f7f3 f9fc 	bl	8000648 <__aeabi_dmul>
 800d250:	4602      	mov	r2, r0
 800d252:	460b      	mov	r3, r1
 800d254:	4690      	mov	r8, r2
 800d256:	4699      	mov	r9, r3
								( st_Info.f_mot_trgtAcc3 * -1.0 ) * (f_MotNowSpeed+st_Info.f_mot_accjerk_v) * (f_MotNowSpeed+st_Info.f_mot_accjerk_v)
 800d258:	4b78      	ldr	r3, [pc, #480]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d25a:	68db      	ldr	r3, [r3, #12]
 800d25c:	4618      	mov	r0, r3
 800d25e:	f7f3 f99b 	bl	8000598 <__aeabi_f2d>
 800d262:	4602      	mov	r2, r0
 800d264:	460b      	mov	r3, r1
 800d266:	623a      	str	r2, [r7, #32]
 800d268:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800d26c:	627b      	str	r3, [r7, #36]	@ 0x24
 800d26e:	4b73      	ldr	r3, [pc, #460]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d270:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800d274:	4b72      	ldr	r3, [pc, #456]	@ (800d440 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x380>)
 800d276:	edd3 7a00 	vldr	s15, [r3]
 800d27a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d27e:	ee17 0a90 	vmov	r0, s15
 800d282:	f7f3 f989 	bl	8000598 <__aeabi_f2d>
 800d286:	4602      	mov	r2, r0
 800d288:	460b      	mov	r3, r1
 800d28a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800d28e:	f7f3 f9db 	bl	8000648 <__aeabi_dmul>
 800d292:	4602      	mov	r2, r0
 800d294:	460b      	mov	r3, r1
 800d296:	4614      	mov	r4, r2
 800d298:	461d      	mov	r5, r3
 800d29a:	4b68      	ldr	r3, [pc, #416]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d29c:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800d2a0:	4b67      	ldr	r3, [pc, #412]	@ (800d440 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x380>)
 800d2a2:	edd3 7a00 	vldr	s15, [r3]
 800d2a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d2aa:	ee17 0a90 	vmov	r0, s15
 800d2ae:	f7f3 f973 	bl	8000598 <__aeabi_f2d>
 800d2b2:	4602      	mov	r2, r0
 800d2b4:	460b      	mov	r3, r1
 800d2b6:	4620      	mov	r0, r4
 800d2b8:	4629      	mov	r1, r5
 800d2ba:	f7f3 f9c5 	bl	8000648 <__aeabi_dmul>
 800d2be:	4602      	mov	r2, r0
 800d2c0:	460b      	mov	r3, r1
								( st_Info.f_mot_dist - MOT_MOVE_ST_MIN*3.0) +
 800d2c2:	4640      	mov	r0, r8
 800d2c4:	4649      	mov	r1, r9
 800d2c6:	f7f3 f809 	bl	80002dc <__adddf3>
 800d2ca:	4602      	mov	r2, r0
 800d2cc:	460b      	mov	r3, r1
 800d2ce:	4614      	mov	r4, r2
 800d2d0:	461d      	mov	r5, r3
								 - st_Info.f_mot_trgtAcc1 * (f_fin-st_Info.f_mot_decjerk_v) * (f_fin-st_Info.f_mot_decjerk_v) ) )+st_Info.f_mot_decjerk_v;
 800d2d2:	4b5a      	ldr	r3, [pc, #360]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d2d4:	ed93 7a02 	vldr	s14, [r3, #8]
 800d2d8:	4b58      	ldr	r3, [pc, #352]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d2da:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d2de:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 800d2e2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800d2e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800d2ea:	4b54      	ldr	r3, [pc, #336]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d2ec:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d2f0:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 800d2f4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800d2f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d2fc:	ee17 0a90 	vmov	r0, s15
 800d300:	f7f3 f94a 	bl	8000598 <__aeabi_f2d>
 800d304:	4602      	mov	r2, r0
 800d306:	460b      	mov	r3, r1
 800d308:	4620      	mov	r0, r4
 800d30a:	4629      	mov	r1, r5
 800d30c:	f7f2 ffe4 	bl	80002d8 <__aeabi_dsub>
 800d310:	4602      	mov	r2, r0
 800d312:	460b      	mov	r3, r1
	st_Info.f_mot_trgt		= sqrt( 1.0 / ( ( st_Info.f_mot_trgtAcc3 * -1.0 ) - st_Info.f_mot_trgtAcc1 ) *
 800d314:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d318:	f7f3 f996 	bl	8000648 <__aeabi_dmul>
 800d31c:	4602      	mov	r2, r0
 800d31e:	460b      	mov	r3, r1
 800d320:	ec43 2b17 	vmov	d7, r2, r3
 800d324:	eeb0 0a47 	vmov.f32	s0, s14
 800d328:	eef0 0a67 	vmov.f32	s1, s15
 800d32c:	f00e fbf0 	bl	801bb10 <sqrt>
 800d330:	ec55 4b10 	vmov	r4, r5, d0
								 - st_Info.f_mot_trgtAcc1 * (f_fin-st_Info.f_mot_decjerk_v) * (f_fin-st_Info.f_mot_decjerk_v) ) )+st_Info.f_mot_decjerk_v;
 800d334:	4b41      	ldr	r3, [pc, #260]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d338:	4618      	mov	r0, r3
 800d33a:	f7f3 f92d 	bl	8000598 <__aeabi_f2d>
 800d33e:	4602      	mov	r2, r0
 800d340:	460b      	mov	r3, r1
 800d342:	4620      	mov	r0, r4
 800d344:	4629      	mov	r1, r5
 800d346:	f7f2 ffc9 	bl	80002dc <__adddf3>
 800d34a:	4602      	mov	r2, r0
 800d34c:	460b      	mov	r3, r1
 800d34e:	4610      	mov	r0, r2
 800d350:	4619      	mov	r1, r3
 800d352:	f7f3 fc71 	bl	8000c38 <__aeabi_d2f>
 800d356:	4603      	mov	r3, r0
	st_Info.f_mot_trgt		= sqrt( 1.0 / ( ( st_Info.f_mot_trgtAcc3 * -1.0 ) - st_Info.f_mot_trgtAcc1 ) *
 800d358:	4a38      	ldr	r2, [pc, #224]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d35a:	6213      	str	r3, [r2, #32]

	if(abs(f_MotTrgtSpeed - f_MotNowSpeed) < 0.05){
 800d35c:	4b3b      	ldr	r3, [pc, #236]	@ (800d44c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x38c>)
 800d35e:	ed93 7a00 	vldr	s14, [r3]
 800d362:	4b37      	ldr	r3, [pc, #220]	@ (800d440 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x380>)
 800d364:	edd3 7a00 	vldr	s15, [r3]
 800d368:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d36c:	ee17 0a90 	vmov	r0, s15
 800d370:	f7f3 f912 	bl	8000598 <__aeabi_f2d>
 800d374:	4602      	mov	r2, r0
 800d376:	460b      	mov	r3, r1
 800d378:	ec43 2b10 	vmov	d0, r2, r3
 800d37c:	f00f fd54 	bl	801ce28 <abs>
 800d380:	4603      	mov	r3, r0
 800d382:	2b00      	cmp	r3, #0
 800d384:	f300 813a 	bgt.w	800d5fc <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x53c>
		st_Info.f_mot_l1_accjerk	= 1.0/6.0*st_Info.f_mot_jerk*f_accTime*f_accTime*f_accTime + f_MotNowSpeed*f_accTime;//											// [m]
 800d388:	4b2c      	ldr	r3, [pc, #176]	@ (800d43c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x37c>)
 800d38a:	685b      	ldr	r3, [r3, #4]
 800d38c:	4618      	mov	r0, r3
 800d38e:	f7f3 f903 	bl	8000598 <__aeabi_f2d>
 800d392:	a327      	add	r3, pc, #156	@ (adr r3, 800d430 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x370>)
 800d394:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d398:	f7f3 f956 	bl	8000648 <__aeabi_dmul>
 800d39c:	4602      	mov	r2, r0
 800d39e:	460b      	mov	r3, r1
 800d3a0:	4614      	mov	r4, r2
 800d3a2:	461d      	mov	r5, r3
 800d3a4:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d3a6:	f7f3 f8f7 	bl	8000598 <__aeabi_f2d>
 800d3aa:	4602      	mov	r2, r0
 800d3ac:	460b      	mov	r3, r1
 800d3ae:	4620      	mov	r0, r4
 800d3b0:	4629      	mov	r1, r5
 800d3b2:	f7f3 f949 	bl	8000648 <__aeabi_dmul>
 800d3b6:	4602      	mov	r2, r0
 800d3b8:	460b      	mov	r3, r1
 800d3ba:	4614      	mov	r4, r2
 800d3bc:	461d      	mov	r5, r3
 800d3be:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d3c0:	f7f3 f8ea 	bl	8000598 <__aeabi_f2d>
 800d3c4:	4602      	mov	r2, r0
 800d3c6:	460b      	mov	r3, r1
 800d3c8:	4620      	mov	r0, r4
 800d3ca:	4629      	mov	r1, r5
 800d3cc:	f7f3 f93c 	bl	8000648 <__aeabi_dmul>
 800d3d0:	4602      	mov	r2, r0
 800d3d2:	460b      	mov	r3, r1
 800d3d4:	4614      	mov	r4, r2
 800d3d6:	461d      	mov	r5, r3
 800d3d8:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d3da:	f7f3 f8dd 	bl	8000598 <__aeabi_f2d>
 800d3de:	4602      	mov	r2, r0
 800d3e0:	460b      	mov	r3, r1
 800d3e2:	4620      	mov	r0, r4
 800d3e4:	4629      	mov	r1, r5
 800d3e6:	f7f3 f92f 	bl	8000648 <__aeabi_dmul>
 800d3ea:	4602      	mov	r2, r0
 800d3ec:	460b      	mov	r3, r1
 800d3ee:	4614      	mov	r4, r2
 800d3f0:	461d      	mov	r5, r3
 800d3f2:	4b13      	ldr	r3, [pc, #76]	@ (800d440 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x380>)
 800d3f4:	ed93 7a00 	vldr	s14, [r3]
 800d3f8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800d3fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d400:	ee17 0a90 	vmov	r0, s15
 800d404:	f7f3 f8c8 	bl	8000598 <__aeabi_f2d>
 800d408:	4602      	mov	r2, r0
 800d40a:	460b      	mov	r3, r1
 800d40c:	4620      	mov	r0, r4
 800d40e:	4629      	mov	r1, r5
 800d410:	f7f2 ff64 	bl	80002dc <__adddf3>
 800d414:	4602      	mov	r2, r0
 800d416:	460b      	mov	r3, r1
 800d418:	4610      	mov	r0, r2
 800d41a:	4619      	mov	r1, r3
 800d41c:	f7f3 fc0c 	bl	8000c38 <__aeabi_d2f>
 800d420:	4603      	mov	r3, r0
 800d422:	e015      	b.n	800d450 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x390>
 800d424:	f3af 8000 	nop.w
 800d428:	eb851eb8 	.word	0xeb851eb8
 800d42c:	3f9eb851 	.word	0x3f9eb851
 800d430:	55555555 	.word	0x55555555
 800d434:	3fc55555 	.word	0x3fc55555
 800d438:	3e0255b0 	.word	0x3e0255b0
 800d43c:	20017b2c 	.word	0x20017b2c
 800d440:	20017bcc 	.word	0x20017bcc
 800d444:	3fe00000 	.word	0x3fe00000
 800d448:	3ff00000 	.word	0x3ff00000
 800d44c:	20017bd0 	.word	0x20017bd0
 800d450:	4a67      	ldr	r2, [pc, #412]	@ (800d5f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x530>)
 800d452:	6393      	str	r3, [r2, #56]	@ 0x38
		st_Info.f_mot_l1_decjerk	= 1.0/6.0*st_Info.f_mot_jerk*(-1.0)*f_accTime*f_accTime*f_accTime + (st_Info.f_mot_trgt-st_Info.f_mot_accjerk_v)*f_accTime + 1.0/2.0*st_Info.f_mot_trgtAcc1*f_accTime*f_accTime;
 800d454:	4b66      	ldr	r3, [pc, #408]	@ (800d5f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x530>)
 800d456:	685b      	ldr	r3, [r3, #4]
 800d458:	4618      	mov	r0, r3
 800d45a:	f7f3 f89d 	bl	8000598 <__aeabi_f2d>
 800d45e:	a362      	add	r3, pc, #392	@ (adr r3, 800d5e8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x528>)
 800d460:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d464:	f7f3 f8f0 	bl	8000648 <__aeabi_dmul>
 800d468:	4602      	mov	r2, r0
 800d46a:	460b      	mov	r3, r1
 800d46c:	61ba      	str	r2, [r7, #24]
 800d46e:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800d472:	61fb      	str	r3, [r7, #28]
 800d474:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d476:	f7f3 f88f 	bl	8000598 <__aeabi_f2d>
 800d47a:	4602      	mov	r2, r0
 800d47c:	460b      	mov	r3, r1
 800d47e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800d482:	f7f3 f8e1 	bl	8000648 <__aeabi_dmul>
 800d486:	4602      	mov	r2, r0
 800d488:	460b      	mov	r3, r1
 800d48a:	4614      	mov	r4, r2
 800d48c:	461d      	mov	r5, r3
 800d48e:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d490:	f7f3 f882 	bl	8000598 <__aeabi_f2d>
 800d494:	4602      	mov	r2, r0
 800d496:	460b      	mov	r3, r1
 800d498:	4620      	mov	r0, r4
 800d49a:	4629      	mov	r1, r5
 800d49c:	f7f3 f8d4 	bl	8000648 <__aeabi_dmul>
 800d4a0:	4602      	mov	r2, r0
 800d4a2:	460b      	mov	r3, r1
 800d4a4:	4614      	mov	r4, r2
 800d4a6:	461d      	mov	r5, r3
 800d4a8:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d4aa:	f7f3 f875 	bl	8000598 <__aeabi_f2d>
 800d4ae:	4602      	mov	r2, r0
 800d4b0:	460b      	mov	r3, r1
 800d4b2:	4620      	mov	r0, r4
 800d4b4:	4629      	mov	r1, r5
 800d4b6:	f7f3 f8c7 	bl	8000648 <__aeabi_dmul>
 800d4ba:	4602      	mov	r2, r0
 800d4bc:	460b      	mov	r3, r1
 800d4be:	4614      	mov	r4, r2
 800d4c0:	461d      	mov	r5, r3
 800d4c2:	4b4b      	ldr	r3, [pc, #300]	@ (800d5f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x530>)
 800d4c4:	ed93 7a08 	vldr	s14, [r3, #32]
 800d4c8:	4b49      	ldr	r3, [pc, #292]	@ (800d5f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x530>)
 800d4ca:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800d4ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d4d2:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800d4d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4da:	ee17 0a90 	vmov	r0, s15
 800d4de:	f7f3 f85b 	bl	8000598 <__aeabi_f2d>
 800d4e2:	4602      	mov	r2, r0
 800d4e4:	460b      	mov	r3, r1
 800d4e6:	4620      	mov	r0, r4
 800d4e8:	4629      	mov	r1, r5
 800d4ea:	f7f2 fef7 	bl	80002dc <__adddf3>
 800d4ee:	4602      	mov	r2, r0
 800d4f0:	460b      	mov	r3, r1
 800d4f2:	4690      	mov	r8, r2
 800d4f4:	4699      	mov	r9, r3
 800d4f6:	4b3e      	ldr	r3, [pc, #248]	@ (800d5f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x530>)
 800d4f8:	689b      	ldr	r3, [r3, #8]
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	f7f3 f84c 	bl	8000598 <__aeabi_f2d>
 800d500:	f04f 0200 	mov.w	r2, #0
 800d504:	4b3b      	ldr	r3, [pc, #236]	@ (800d5f4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x534>)
 800d506:	f7f3 f89f 	bl	8000648 <__aeabi_dmul>
 800d50a:	4602      	mov	r2, r0
 800d50c:	460b      	mov	r3, r1
 800d50e:	4614      	mov	r4, r2
 800d510:	461d      	mov	r5, r3
 800d512:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d514:	f7f3 f840 	bl	8000598 <__aeabi_f2d>
 800d518:	4602      	mov	r2, r0
 800d51a:	460b      	mov	r3, r1
 800d51c:	4620      	mov	r0, r4
 800d51e:	4629      	mov	r1, r5
 800d520:	f7f3 f892 	bl	8000648 <__aeabi_dmul>
 800d524:	4602      	mov	r2, r0
 800d526:	460b      	mov	r3, r1
 800d528:	4614      	mov	r4, r2
 800d52a:	461d      	mov	r5, r3
 800d52c:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d52e:	f7f3 f833 	bl	8000598 <__aeabi_f2d>
 800d532:	4602      	mov	r2, r0
 800d534:	460b      	mov	r3, r1
 800d536:	4620      	mov	r0, r4
 800d538:	4629      	mov	r1, r5
 800d53a:	f7f3 f885 	bl	8000648 <__aeabi_dmul>
 800d53e:	4602      	mov	r2, r0
 800d540:	460b      	mov	r3, r1
 800d542:	4640      	mov	r0, r8
 800d544:	4649      	mov	r1, r9
 800d546:	f7f2 fec9 	bl	80002dc <__adddf3>
 800d54a:	4602      	mov	r2, r0
 800d54c:	460b      	mov	r3, r1
 800d54e:	4610      	mov	r0, r2
 800d550:	4619      	mov	r1, r3
 800d552:	f7f3 fb71 	bl	8000c38 <__aeabi_d2f>
 800d556:	4603      	mov	r3, r0
 800d558:	4a25      	ldr	r2, [pc, #148]	@ (800d5f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x530>)
 800d55a:	6413      	str	r3, [r2, #64]	@ 0x40
		st_Info.f_mot_l1_accconst	= ((st_Info.f_mot_trgt-st_Info.f_mot_accjerk_v)*(st_Info.f_mot_trgt-st_Info.f_mot_accjerk_v)
 800d55c:	4b24      	ldr	r3, [pc, #144]	@ (800d5f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x530>)
 800d55e:	ed93 7a08 	vldr	s14, [r3, #32]
 800d562:	4b23      	ldr	r3, [pc, #140]	@ (800d5f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x530>)
 800d564:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800d568:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d56c:	4b20      	ldr	r3, [pc, #128]	@ (800d5f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x530>)
 800d56e:	edd3 6a08 	vldr	s13, [r3, #32]
 800d572:	4b1f      	ldr	r3, [pc, #124]	@ (800d5f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x530>)
 800d574:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800d578:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800d57c:	ee27 7a27 	vmul.f32	s14, s14, s15
										-(f_MotNowSpeed+st_Info.f_mot_accjerk_v)*(f_MotNowSpeed+st_Info.f_mot_accjerk_v))
 800d580:	4b1b      	ldr	r3, [pc, #108]	@ (800d5f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x530>)
 800d582:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 800d586:	4b1c      	ldr	r3, [pc, #112]	@ (800d5f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x538>)
 800d588:	edd3 7a00 	vldr	s15, [r3]
 800d58c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800d590:	4b17      	ldr	r3, [pc, #92]	@ (800d5f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x530>)
 800d592:	ed93 6a0a 	vldr	s12, [r3, #40]	@ 0x28
 800d596:	4b18      	ldr	r3, [pc, #96]	@ (800d5f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x538>)
 800d598:	edd3 7a00 	vldr	s15, [r3]
 800d59c:	ee76 7a27 	vadd.f32	s15, s12, s15
 800d5a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d5a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d5a8:	ee17 0a90 	vmov	r0, s15
 800d5ac:	f7f2 fff4 	bl	8000598 <__aeabi_f2d>
 800d5b0:	4604      	mov	r4, r0
 800d5b2:	460d      	mov	r5, r1
										/( st_Info.f_mot_trgtAcc1 * 2.0 );
 800d5b4:	4b0e      	ldr	r3, [pc, #56]	@ (800d5f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x530>)
 800d5b6:	689b      	ldr	r3, [r3, #8]
 800d5b8:	4618      	mov	r0, r3
 800d5ba:	f7f2 ffed 	bl	8000598 <__aeabi_f2d>
 800d5be:	4602      	mov	r2, r0
 800d5c0:	460b      	mov	r3, r1
 800d5c2:	f7f2 fe8b 	bl	80002dc <__adddf3>
 800d5c6:	4602      	mov	r2, r0
 800d5c8:	460b      	mov	r3, r1
 800d5ca:	4620      	mov	r0, r4
 800d5cc:	4629      	mov	r1, r5
 800d5ce:	f7f3 f965 	bl	800089c <__aeabi_ddiv>
 800d5d2:	4602      	mov	r2, r0
 800d5d4:	460b      	mov	r3, r1
 800d5d6:	4610      	mov	r0, r2
 800d5d8:	4619      	mov	r1, r3
 800d5da:	f7f3 fb2d 	bl	8000c38 <__aeabi_d2f>
 800d5de:	4603      	mov	r3, r0
		st_Info.f_mot_l1_accconst	= ((st_Info.f_mot_trgt-st_Info.f_mot_accjerk_v)*(st_Info.f_mot_trgt-st_Info.f_mot_accjerk_v)
 800d5e0:	4a03      	ldr	r2, [pc, #12]	@ (800d5f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x530>)
 800d5e2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800d5e4:	e01a      	b.n	800d61c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x55c>
 800d5e6:	bf00      	nop
 800d5e8:	55555555 	.word	0x55555555
 800d5ec:	3fc55555 	.word	0x3fc55555
 800d5f0:	20017b2c 	.word	0x20017b2c
 800d5f4:	3fe00000 	.word	0x3fe00000
 800d5f8:	20017bcc 	.word	0x20017bcc
	}else{
		st_Info.f_mot_l1_accjerk	= 0.0;//											// [m]
 800d5fc:	4bbe      	ldr	r3, [pc, #760]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d5fe:	f04f 0200 	mov.w	r2, #0
 800d602:	639a      	str	r2, [r3, #56]	@ 0x38
		st_Info.f_mot_l1_decjerk	= 0.0;
 800d604:	4bbc      	ldr	r3, [pc, #752]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d606:	f04f 0200 	mov.w	r2, #0
 800d60a:	641a      	str	r2, [r3, #64]	@ 0x40
		st_Info.f_mot_l1_accconst	= 0.0;
 800d60c:	4bba      	ldr	r3, [pc, #744]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d60e:	f04f 0200 	mov.w	r2, #0
 800d612:	63da      	str	r2, [r3, #60]	@ 0x3c
		st_Info.f_mot_accjerk_v		= 0.0;
 800d614:	4bb8      	ldr	r3, [pc, #736]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d616:	f04f 0200 	mov.w	r2, #0
 800d61a:	629a      	str	r2, [r3, #40]	@ 0x28
	}
	st_Info.f_mot_l1	= st_Info.f_mot_l1_accjerk + st_Info.f_mot_l1_decjerk + st_Info.f_mot_l1_accconst;
 800d61c:	4bb6      	ldr	r3, [pc, #728]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d61e:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800d622:	4bb5      	ldr	r3, [pc, #724]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d624:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800d628:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d62c:	4bb2      	ldr	r3, [pc, #712]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d62e:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800d632:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d636:	4bb0      	ldr	r3, [pc, #704]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d638:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

	if((st_Info.f_mot_trgt - f_fin) != 0){
 800d63c:	4bae      	ldr	r3, [pc, #696]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d63e:	ed93 7a08 	vldr	s14, [r3, #32]
 800d642:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800d646:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d64a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d64e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d652:	f000 811e 	beq.w	800d892 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x7d2>
		st_Info.f_mot_l3_decjerk	= 1.0/6.0*st_Info.f_mot_jerk*(-1.0)*f_accTime*f_accTime*f_accTime + st_Info.f_mot_trgt*f_accTime;
 800d656:	4ba8      	ldr	r3, [pc, #672]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d658:	685b      	ldr	r3, [r3, #4]
 800d65a:	4618      	mov	r0, r3
 800d65c:	f7f2 ff9c 	bl	8000598 <__aeabi_f2d>
 800d660:	a3a3      	add	r3, pc, #652	@ (adr r3, 800d8f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x830>)
 800d662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d666:	f7f2 ffef 	bl	8000648 <__aeabi_dmul>
 800d66a:	4602      	mov	r2, r0
 800d66c:	460b      	mov	r3, r1
 800d66e:	613a      	str	r2, [r7, #16]
 800d670:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800d674:	617b      	str	r3, [r7, #20]
 800d676:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d678:	f7f2 ff8e 	bl	8000598 <__aeabi_f2d>
 800d67c:	4602      	mov	r2, r0
 800d67e:	460b      	mov	r3, r1
 800d680:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800d684:	f7f2 ffe0 	bl	8000648 <__aeabi_dmul>
 800d688:	4602      	mov	r2, r0
 800d68a:	460b      	mov	r3, r1
 800d68c:	4614      	mov	r4, r2
 800d68e:	461d      	mov	r5, r3
 800d690:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d692:	f7f2 ff81 	bl	8000598 <__aeabi_f2d>
 800d696:	4602      	mov	r2, r0
 800d698:	460b      	mov	r3, r1
 800d69a:	4620      	mov	r0, r4
 800d69c:	4629      	mov	r1, r5
 800d69e:	f7f2 ffd3 	bl	8000648 <__aeabi_dmul>
 800d6a2:	4602      	mov	r2, r0
 800d6a4:	460b      	mov	r3, r1
 800d6a6:	4614      	mov	r4, r2
 800d6a8:	461d      	mov	r5, r3
 800d6aa:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d6ac:	f7f2 ff74 	bl	8000598 <__aeabi_f2d>
 800d6b0:	4602      	mov	r2, r0
 800d6b2:	460b      	mov	r3, r1
 800d6b4:	4620      	mov	r0, r4
 800d6b6:	4629      	mov	r1, r5
 800d6b8:	f7f2 ffc6 	bl	8000648 <__aeabi_dmul>
 800d6bc:	4602      	mov	r2, r0
 800d6be:	460b      	mov	r3, r1
 800d6c0:	4614      	mov	r4, r2
 800d6c2:	461d      	mov	r5, r3
 800d6c4:	4b8c      	ldr	r3, [pc, #560]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d6c6:	ed93 7a08 	vldr	s14, [r3, #32]
 800d6ca:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800d6ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d6d2:	ee17 0a90 	vmov	r0, s15
 800d6d6:	f7f2 ff5f 	bl	8000598 <__aeabi_f2d>
 800d6da:	4602      	mov	r2, r0
 800d6dc:	460b      	mov	r3, r1
 800d6de:	4620      	mov	r0, r4
 800d6e0:	4629      	mov	r1, r5
 800d6e2:	f7f2 fdfb 	bl	80002dc <__adddf3>
 800d6e6:	4602      	mov	r2, r0
 800d6e8:	460b      	mov	r3, r1
 800d6ea:	4610      	mov	r0, r2
 800d6ec:	4619      	mov	r1, r3
 800d6ee:	f7f3 faa3 	bl	8000c38 <__aeabi_d2f>
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	4a80      	ldr	r2, [pc, #512]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d6f6:	6493      	str	r3, [r2, #72]	@ 0x48
		st_Info.f_mot_l3_accjerk	= 1.0/6.0*st_Info.f_mot_jerk*f_accTime*f_accTime*f_accTime + (f_fin+st_Info.f_mot_decjerk_v)*f_accTime + 1.0/2.0*st_Info.f_mot_trgtAcc3*(-1.0)*f_accTime*f_accTime;//
 800d6f8:	4b7f      	ldr	r3, [pc, #508]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d6fa:	685b      	ldr	r3, [r3, #4]
 800d6fc:	4618      	mov	r0, r3
 800d6fe:	f7f2 ff4b 	bl	8000598 <__aeabi_f2d>
 800d702:	a37b      	add	r3, pc, #492	@ (adr r3, 800d8f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x830>)
 800d704:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d708:	f7f2 ff9e 	bl	8000648 <__aeabi_dmul>
 800d70c:	4602      	mov	r2, r0
 800d70e:	460b      	mov	r3, r1
 800d710:	4614      	mov	r4, r2
 800d712:	461d      	mov	r5, r3
 800d714:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d716:	f7f2 ff3f 	bl	8000598 <__aeabi_f2d>
 800d71a:	4602      	mov	r2, r0
 800d71c:	460b      	mov	r3, r1
 800d71e:	4620      	mov	r0, r4
 800d720:	4629      	mov	r1, r5
 800d722:	f7f2 ff91 	bl	8000648 <__aeabi_dmul>
 800d726:	4602      	mov	r2, r0
 800d728:	460b      	mov	r3, r1
 800d72a:	4614      	mov	r4, r2
 800d72c:	461d      	mov	r5, r3
 800d72e:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d730:	f7f2 ff32 	bl	8000598 <__aeabi_f2d>
 800d734:	4602      	mov	r2, r0
 800d736:	460b      	mov	r3, r1
 800d738:	4620      	mov	r0, r4
 800d73a:	4629      	mov	r1, r5
 800d73c:	f7f2 ff84 	bl	8000648 <__aeabi_dmul>
 800d740:	4602      	mov	r2, r0
 800d742:	460b      	mov	r3, r1
 800d744:	4614      	mov	r4, r2
 800d746:	461d      	mov	r5, r3
 800d748:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d74a:	f7f2 ff25 	bl	8000598 <__aeabi_f2d>
 800d74e:	4602      	mov	r2, r0
 800d750:	460b      	mov	r3, r1
 800d752:	4620      	mov	r0, r4
 800d754:	4629      	mov	r1, r5
 800d756:	f7f2 ff77 	bl	8000648 <__aeabi_dmul>
 800d75a:	4602      	mov	r2, r0
 800d75c:	460b      	mov	r3, r1
 800d75e:	4614      	mov	r4, r2
 800d760:	461d      	mov	r5, r3
 800d762:	4b65      	ldr	r3, [pc, #404]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d764:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800d768:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800d76c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d770:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800d774:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d778:	ee17 0a90 	vmov	r0, s15
 800d77c:	f7f2 ff0c 	bl	8000598 <__aeabi_f2d>
 800d780:	4602      	mov	r2, r0
 800d782:	460b      	mov	r3, r1
 800d784:	4620      	mov	r0, r4
 800d786:	4629      	mov	r1, r5
 800d788:	f7f2 fda8 	bl	80002dc <__adddf3>
 800d78c:	4602      	mov	r2, r0
 800d78e:	460b      	mov	r3, r1
 800d790:	4614      	mov	r4, r2
 800d792:	461d      	mov	r5, r3
 800d794:	4b58      	ldr	r3, [pc, #352]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d796:	68db      	ldr	r3, [r3, #12]
 800d798:	4618      	mov	r0, r3
 800d79a:	f7f2 fefd 	bl	8000598 <__aeabi_f2d>
 800d79e:	f04f 0200 	mov.w	r2, #0
 800d7a2:	4b56      	ldr	r3, [pc, #344]	@ (800d8fc <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x83c>)
 800d7a4:	f7f2 ff50 	bl	8000648 <__aeabi_dmul>
 800d7a8:	4602      	mov	r2, r0
 800d7aa:	460b      	mov	r3, r1
 800d7ac:	60ba      	str	r2, [r7, #8]
 800d7ae:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800d7b2:	60fb      	str	r3, [r7, #12]
 800d7b4:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d7b6:	f7f2 feef 	bl	8000598 <__aeabi_f2d>
 800d7ba:	4602      	mov	r2, r0
 800d7bc:	460b      	mov	r3, r1
 800d7be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d7c2:	f7f2 ff41 	bl	8000648 <__aeabi_dmul>
 800d7c6:	4602      	mov	r2, r0
 800d7c8:	460b      	mov	r3, r1
 800d7ca:	4690      	mov	r8, r2
 800d7cc:	4699      	mov	r9, r3
 800d7ce:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800d7d0:	f7f2 fee2 	bl	8000598 <__aeabi_f2d>
 800d7d4:	4602      	mov	r2, r0
 800d7d6:	460b      	mov	r3, r1
 800d7d8:	4640      	mov	r0, r8
 800d7da:	4649      	mov	r1, r9
 800d7dc:	f7f2 ff34 	bl	8000648 <__aeabi_dmul>
 800d7e0:	4602      	mov	r2, r0
 800d7e2:	460b      	mov	r3, r1
 800d7e4:	4620      	mov	r0, r4
 800d7e6:	4629      	mov	r1, r5
 800d7e8:	f7f2 fd78 	bl	80002dc <__adddf3>
 800d7ec:	4602      	mov	r2, r0
 800d7ee:	460b      	mov	r3, r1
 800d7f0:	4610      	mov	r0, r2
 800d7f2:	4619      	mov	r1, r3
 800d7f4:	f7f3 fa20 	bl	8000c38 <__aeabi_d2f>
 800d7f8:	4603      	mov	r3, r0
 800d7fa:	4a3f      	ldr	r2, [pc, #252]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d7fc:	6513      	str	r3, [r2, #80]	@ 0x50
		st_Info.f_mot_l3_decconst	= ( (f_fin+st_Info.f_mot_decjerk_v) * (f_fin+st_Info.f_mot_decjerk_v)
 800d7fe:	4b3e      	ldr	r3, [pc, #248]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d800:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800d804:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800d808:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d80c:	4b3a      	ldr	r3, [pc, #232]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d80e:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800d812:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800d816:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d81a:	ee27 7a27 	vmul.f32	s14, s14, s15
										- (st_Info.f_mot_trgt-st_Info.f_mot_decjerk_v) * (st_Info.f_mot_trgt-st_Info.f_mot_decjerk_v) ) 
 800d81e:	4b36      	ldr	r3, [pc, #216]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d820:	edd3 6a08 	vldr	s13, [r3, #32]
 800d824:	4b34      	ldr	r3, [pc, #208]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d826:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d82a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800d82e:	4b32      	ldr	r3, [pc, #200]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d830:	ed93 6a08 	vldr	s12, [r3, #32]
 800d834:	4b30      	ldr	r3, [pc, #192]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d836:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d83a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800d83e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800d842:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d846:	ee17 0a90 	vmov	r0, s15
 800d84a:	f7f2 fea5 	bl	8000598 <__aeabi_f2d>
 800d84e:	4604      	mov	r4, r0
 800d850:	460d      	mov	r5, r1
										/ ( st_Info.f_mot_trgtAcc3 * (-1.0 ) * 2.0 );
 800d852:	4b29      	ldr	r3, [pc, #164]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d854:	68db      	ldr	r3, [r3, #12]
 800d856:	4618      	mov	r0, r3
 800d858:	f7f2 fe9e 	bl	8000598 <__aeabi_f2d>
 800d85c:	4602      	mov	r2, r0
 800d85e:	460b      	mov	r3, r1
 800d860:	4692      	mov	sl, r2
 800d862:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 800d866:	4652      	mov	r2, sl
 800d868:	465b      	mov	r3, fp
 800d86a:	4650      	mov	r0, sl
 800d86c:	4659      	mov	r1, fp
 800d86e:	f7f2 fd35 	bl	80002dc <__adddf3>
 800d872:	4602      	mov	r2, r0
 800d874:	460b      	mov	r3, r1
 800d876:	4620      	mov	r0, r4
 800d878:	4629      	mov	r1, r5
 800d87a:	f7f3 f80f 	bl	800089c <__aeabi_ddiv>
 800d87e:	4602      	mov	r2, r0
 800d880:	460b      	mov	r3, r1
 800d882:	4610      	mov	r0, r2
 800d884:	4619      	mov	r1, r3
 800d886:	f7f3 f9d7 	bl	8000c38 <__aeabi_d2f>
 800d88a:	4603      	mov	r3, r0
		st_Info.f_mot_l3_decconst	= ( (f_fin+st_Info.f_mot_decjerk_v) * (f_fin+st_Info.f_mot_decjerk_v)
 800d88c:	4a1a      	ldr	r2, [pc, #104]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d88e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d890:	e00f      	b.n	800d8b2 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x7f2>
	}else{
		st_Info.f_mot_l3_decjerk	= 0.0;
 800d892:	4b19      	ldr	r3, [pc, #100]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d894:	f04f 0200 	mov.w	r2, #0
 800d898:	649a      	str	r2, [r3, #72]	@ 0x48
		st_Info.f_mot_l3_accjerk	= 0.0;
 800d89a:	4b17      	ldr	r3, [pc, #92]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d89c:	f04f 0200 	mov.w	r2, #0
 800d8a0:	651a      	str	r2, [r3, #80]	@ 0x50
		st_Info.f_mot_l3_decconst	= 0.0;
 800d8a2:	4b15      	ldr	r3, [pc, #84]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d8a4:	f04f 0200 	mov.w	r2, #0
 800d8a8:	64da      	str	r2, [r3, #76]	@ 0x4c
		st_Info.f_mot_decjerk_v		= 0.0;
 800d8aa:	4b13      	ldr	r3, [pc, #76]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d8ac:	f04f 0200 	mov.w	r2, #0
 800d8b0:	62da      	str	r2, [r3, #44]	@ 0x2c
	}
	f_l3				=  st_Info.f_mot_l3_decjerk + st_Info.f_mot_l3_accjerk + st_Info.f_mot_l3_decconst;
 800d8b2:	4b11      	ldr	r3, [pc, #68]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d8b4:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 800d8b8:	4b0f      	ldr	r3, [pc, #60]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d8ba:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800d8be:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d8c2:	4b0d      	ldr	r3, [pc, #52]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d8c4:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800d8c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d8cc:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	st_Info.f_mot_l1_2		= st_Info.f_mot_dist - f_l3;											// 1+2[m]
 800d8d0:	4b09      	ldr	r3, [pc, #36]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d8d2:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800d8d6:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800d8da:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d8de:	4b06      	ldr	r3, [pc, #24]	@ (800d8f8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x838>)
 800d8e0:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

//	printf("2 %f,%f,%f,%f\r",st_Info.f_trgt,st_Info.f_l1,f_fin,f_MotNowSpeed);
}
 800d8e4:	bf00      	nop
 800d8e6:	3750      	adds	r7, #80	@ 0x50
 800d8e8:	46bd      	mov	sp, r7
 800d8ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d8ee:	bf00      	nop
 800d8f0:	55555555 	.word	0x55555555
 800d8f4:	3fc55555 	.word	0x3fc55555
 800d8f8:	20017b2c 	.word	0x20017b2c
 800d8fc:	3fe00000 	.word	0x3fe00000

0800d900 <MOT_setData_MOT_ACC_CONST>:

void MOT_setData_MOT_ACC_CONST( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 800d900:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800d904:	b086      	sub	sp, #24
 800d906:	af00      	add	r7, sp, #0
 800d908:	ed87 0a03 	vstr	s0, [r7, #12]
 800d90c:	edc7 0a02 	vstr	s1, [r7, #8]
 800d910:	4603      	mov	r3, r0
 800d912:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[m]
	float           f_accTime;

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 800d914:	79fb      	ldrb	r3, [r7, #7]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d102      	bne.n	800d920 <MOT_setData_MOT_ACC_CONST+0x20>
		f_1blockDist = BLOCK;
 800d91a:	4bc9      	ldr	r3, [pc, #804]	@ (800dc40 <MOT_setData_MOT_ACC_CONST+0x340>)
 800d91c:	617b      	str	r3, [r7, #20]
 800d91e:	e001      	b.n	800d924 <MOT_setData_MOT_ACC_CONST+0x24>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800d920:	4bc8      	ldr	r3, [pc, #800]	@ (800dc44 <MOT_setData_MOT_ACC_CONST+0x344>)
 800d922:	617b      	str	r3, [r7, #20]
	}
	//jerk
	st_Info.f_mot_jerk		= MOT_getJerk();
 800d924:	f7fe fc25 	bl	800c172 <MOT_getJerk>
 800d928:	eef0 7a40 	vmov.f32	s15, s0
 800d92c:	4bc6      	ldr	r3, [pc, #792]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800d92e:	edc3 7a01 	vstr	s15, [r3, #4]

	/*  */
	st_Info.f_mot_trgtAcc1 		= MOT_getAcc1();													// 1[mm/s^2]
 800d932:	f7fe fc06 	bl	800c142 <MOT_getAcc1>
 800d936:	eef0 7a40 	vmov.f32	s15, s0
 800d93a:	4bc3      	ldr	r3, [pc, #780]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800d93c:	edc3 7a02 	vstr	s15, [r3, #8]
	st_Info.f_mot_trgtAcc3 		= 0;																// 3[mm/s^2]()
 800d940:	4bc1      	ldr	r3, [pc, #772]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800d942:	f04f 0200 	mov.w	r2, #0
 800d946:	60da      	str	r2, [r3, #12]

	/*  */
	st_Info.f_mot_now		= f_MotNowSpeed;													// 
 800d948:	4bc0      	ldr	r3, [pc, #768]	@ (800dc4c <MOT_setData_MOT_ACC_CONST+0x34c>)
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	4abe      	ldr	r2, [pc, #760]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800d94e:	61d3      	str	r3, [r2, #28]
	st_Info.f_mot_trgt		= f_fin;															// 
 800d950:	4abd      	ldr	r2, [pc, #756]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800d952:	68bb      	ldr	r3, [r7, #8]
 800d954:	6213      	str	r3, [r2, #32]
	st_Info.f_mot_last		= 0;																// ()
 800d956:	4bbc      	ldr	r3, [pc, #752]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800d958:	f04f 0200 	mov.w	r2, #0
 800d95c:	625a      	str	r2, [r3, #36]	@ 0x24

	/*  */
	st_Info.f_mot_dist		= f_num * f_1blockDist;												// [m]
 800d95e:	ed97 7a03 	vldr	s14, [r7, #12]
 800d962:	edd7 7a05 	vldr	s15, [r7, #20]
 800d966:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d96a:	4bb7      	ldr	r3, [pc, #732]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800d96c:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
//	st_Info.f_mot_l1		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_mot_acc1 * 2.0 );			// 1[m]

	f_accTime   = st_Info.f_mot_trgtAcc1/st_Info.f_mot_jerk;
 800d970:	4bb5      	ldr	r3, [pc, #724]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800d972:	edd3 6a02 	vldr	s13, [r3, #8]
 800d976:	4bb4      	ldr	r3, [pc, #720]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800d978:	ed93 7a01 	vldr	s14, [r3, #4]
 800d97c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d980:	edc7 7a04 	vstr	s15, [r7, #16]
	st_Info.f_mot_accjerk_v  	= 1.0/2.0*st_Info.f_mot_jerk*f_accTime*f_accTime;//
 800d984:	4bb0      	ldr	r3, [pc, #704]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800d986:	685b      	ldr	r3, [r3, #4]
 800d988:	4618      	mov	r0, r3
 800d98a:	f7f2 fe05 	bl	8000598 <__aeabi_f2d>
 800d98e:	f04f 0200 	mov.w	r2, #0
 800d992:	4baf      	ldr	r3, [pc, #700]	@ (800dc50 <MOT_setData_MOT_ACC_CONST+0x350>)
 800d994:	f7f2 fe58 	bl	8000648 <__aeabi_dmul>
 800d998:	4602      	mov	r2, r0
 800d99a:	460b      	mov	r3, r1
 800d99c:	4690      	mov	r8, r2
 800d99e:	4699      	mov	r9, r3
 800d9a0:	6938      	ldr	r0, [r7, #16]
 800d9a2:	f7f2 fdf9 	bl	8000598 <__aeabi_f2d>
 800d9a6:	4602      	mov	r2, r0
 800d9a8:	460b      	mov	r3, r1
 800d9aa:	4640      	mov	r0, r8
 800d9ac:	4649      	mov	r1, r9
 800d9ae:	f7f2 fe4b 	bl	8000648 <__aeabi_dmul>
 800d9b2:	4602      	mov	r2, r0
 800d9b4:	460b      	mov	r3, r1
 800d9b6:	4690      	mov	r8, r2
 800d9b8:	4699      	mov	r9, r3
 800d9ba:	6938      	ldr	r0, [r7, #16]
 800d9bc:	f7f2 fdec 	bl	8000598 <__aeabi_f2d>
 800d9c0:	4602      	mov	r2, r0
 800d9c2:	460b      	mov	r3, r1
 800d9c4:	4640      	mov	r0, r8
 800d9c6:	4649      	mov	r1, r9
 800d9c8:	f7f2 fe3e 	bl	8000648 <__aeabi_dmul>
 800d9cc:	4602      	mov	r2, r0
 800d9ce:	460b      	mov	r3, r1
 800d9d0:	4610      	mov	r0, r2
 800d9d2:	4619      	mov	r1, r3
 800d9d4:	f7f3 f930 	bl	8000c38 <__aeabi_d2f>
 800d9d8:	4603      	mov	r3, r0
 800d9da:	4a9b      	ldr	r2, [pc, #620]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800d9dc:	6293      	str	r3, [r2, #40]	@ 0x28
    if(abs(f_MotTrgtSpeed - f_MotNowSpeed) < 0.05){
 800d9de:	4b9d      	ldr	r3, [pc, #628]	@ (800dc54 <MOT_setData_MOT_ACC_CONST+0x354>)
 800d9e0:	ed93 7a00 	vldr	s14, [r3]
 800d9e4:	4b99      	ldr	r3, [pc, #612]	@ (800dc4c <MOT_setData_MOT_ACC_CONST+0x34c>)
 800d9e6:	edd3 7a00 	vldr	s15, [r3]
 800d9ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d9ee:	ee17 0a90 	vmov	r0, s15
 800d9f2:	f7f2 fdd1 	bl	8000598 <__aeabi_f2d>
 800d9f6:	4602      	mov	r2, r0
 800d9f8:	460b      	mov	r3, r1
 800d9fa:	ec43 2b10 	vmov	d0, r2, r3
 800d9fe:	f00f fa13 	bl	801ce28 <abs>
 800da02:	4603      	mov	r3, r0
 800da04:	2b00      	cmp	r3, #0
 800da06:	f300 8127 	bgt.w	800dc58 <MOT_setData_MOT_ACC_CONST+0x358>
		st_Info.f_mot_l1_accjerk    = 1.0/6.0*st_Info.f_mot_jerk*f_accTime*f_accTime*f_accTime + f_MotNowSpeed*f_accTime;//                                          // [m]
 800da0a:	4b8f      	ldr	r3, [pc, #572]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800da0c:	685b      	ldr	r3, [r3, #4]
 800da0e:	4618      	mov	r0, r3
 800da10:	f7f2 fdc2 	bl	8000598 <__aeabi_f2d>
 800da14:	a388      	add	r3, pc, #544	@ (adr r3, 800dc38 <MOT_setData_MOT_ACC_CONST+0x338>)
 800da16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da1a:	f7f2 fe15 	bl	8000648 <__aeabi_dmul>
 800da1e:	4602      	mov	r2, r0
 800da20:	460b      	mov	r3, r1
 800da22:	4690      	mov	r8, r2
 800da24:	4699      	mov	r9, r3
 800da26:	6938      	ldr	r0, [r7, #16]
 800da28:	f7f2 fdb6 	bl	8000598 <__aeabi_f2d>
 800da2c:	4602      	mov	r2, r0
 800da2e:	460b      	mov	r3, r1
 800da30:	4640      	mov	r0, r8
 800da32:	4649      	mov	r1, r9
 800da34:	f7f2 fe08 	bl	8000648 <__aeabi_dmul>
 800da38:	4602      	mov	r2, r0
 800da3a:	460b      	mov	r3, r1
 800da3c:	4690      	mov	r8, r2
 800da3e:	4699      	mov	r9, r3
 800da40:	6938      	ldr	r0, [r7, #16]
 800da42:	f7f2 fda9 	bl	8000598 <__aeabi_f2d>
 800da46:	4602      	mov	r2, r0
 800da48:	460b      	mov	r3, r1
 800da4a:	4640      	mov	r0, r8
 800da4c:	4649      	mov	r1, r9
 800da4e:	f7f2 fdfb 	bl	8000648 <__aeabi_dmul>
 800da52:	4602      	mov	r2, r0
 800da54:	460b      	mov	r3, r1
 800da56:	4690      	mov	r8, r2
 800da58:	4699      	mov	r9, r3
 800da5a:	6938      	ldr	r0, [r7, #16]
 800da5c:	f7f2 fd9c 	bl	8000598 <__aeabi_f2d>
 800da60:	4602      	mov	r2, r0
 800da62:	460b      	mov	r3, r1
 800da64:	4640      	mov	r0, r8
 800da66:	4649      	mov	r1, r9
 800da68:	f7f2 fdee 	bl	8000648 <__aeabi_dmul>
 800da6c:	4602      	mov	r2, r0
 800da6e:	460b      	mov	r3, r1
 800da70:	4690      	mov	r8, r2
 800da72:	4699      	mov	r9, r3
 800da74:	4b75      	ldr	r3, [pc, #468]	@ (800dc4c <MOT_setData_MOT_ACC_CONST+0x34c>)
 800da76:	ed93 7a00 	vldr	s14, [r3]
 800da7a:	edd7 7a04 	vldr	s15, [r7, #16]
 800da7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da82:	ee17 0a90 	vmov	r0, s15
 800da86:	f7f2 fd87 	bl	8000598 <__aeabi_f2d>
 800da8a:	4602      	mov	r2, r0
 800da8c:	460b      	mov	r3, r1
 800da8e:	4640      	mov	r0, r8
 800da90:	4649      	mov	r1, r9
 800da92:	f7f2 fc23 	bl	80002dc <__adddf3>
 800da96:	4602      	mov	r2, r0
 800da98:	460b      	mov	r3, r1
 800da9a:	4610      	mov	r0, r2
 800da9c:	4619      	mov	r1, r3
 800da9e:	f7f3 f8cb 	bl	8000c38 <__aeabi_d2f>
 800daa2:	4603      	mov	r3, r0
 800daa4:	4a68      	ldr	r2, [pc, #416]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800daa6:	6393      	str	r3, [r2, #56]	@ 0x38
		st_Info.f_mot_l1_decjerk    = 1.0/6.0*st_Info.f_mot_jerk*(-1.0)*f_accTime*f_accTime*f_accTime + (st_Info.f_mot_trgt-st_Info.f_mot_accjerk_v)*f_accTime + 1.0/2.0*st_Info.f_mot_trgtAcc1*f_accTime*f_accTime;
 800daa8:	4b67      	ldr	r3, [pc, #412]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800daaa:	685b      	ldr	r3, [r3, #4]
 800daac:	4618      	mov	r0, r3
 800daae:	f7f2 fd73 	bl	8000598 <__aeabi_f2d>
 800dab2:	a361      	add	r3, pc, #388	@ (adr r3, 800dc38 <MOT_setData_MOT_ACC_CONST+0x338>)
 800dab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dab8:	f7f2 fdc6 	bl	8000648 <__aeabi_dmul>
 800dabc:	4602      	mov	r2, r0
 800dabe:	460b      	mov	r3, r1
 800dac0:	4614      	mov	r4, r2
 800dac2:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800dac6:	6938      	ldr	r0, [r7, #16]
 800dac8:	f7f2 fd66 	bl	8000598 <__aeabi_f2d>
 800dacc:	4602      	mov	r2, r0
 800dace:	460b      	mov	r3, r1
 800dad0:	4620      	mov	r0, r4
 800dad2:	4629      	mov	r1, r5
 800dad4:	f7f2 fdb8 	bl	8000648 <__aeabi_dmul>
 800dad8:	4602      	mov	r2, r0
 800dada:	460b      	mov	r3, r1
 800dadc:	4614      	mov	r4, r2
 800dade:	461d      	mov	r5, r3
 800dae0:	6938      	ldr	r0, [r7, #16]
 800dae2:	f7f2 fd59 	bl	8000598 <__aeabi_f2d>
 800dae6:	4602      	mov	r2, r0
 800dae8:	460b      	mov	r3, r1
 800daea:	4620      	mov	r0, r4
 800daec:	4629      	mov	r1, r5
 800daee:	f7f2 fdab 	bl	8000648 <__aeabi_dmul>
 800daf2:	4602      	mov	r2, r0
 800daf4:	460b      	mov	r3, r1
 800daf6:	4614      	mov	r4, r2
 800daf8:	461d      	mov	r5, r3
 800dafa:	6938      	ldr	r0, [r7, #16]
 800dafc:	f7f2 fd4c 	bl	8000598 <__aeabi_f2d>
 800db00:	4602      	mov	r2, r0
 800db02:	460b      	mov	r3, r1
 800db04:	4620      	mov	r0, r4
 800db06:	4629      	mov	r1, r5
 800db08:	f7f2 fd9e 	bl	8000648 <__aeabi_dmul>
 800db0c:	4602      	mov	r2, r0
 800db0e:	460b      	mov	r3, r1
 800db10:	4614      	mov	r4, r2
 800db12:	461d      	mov	r5, r3
 800db14:	4b4c      	ldr	r3, [pc, #304]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800db16:	ed93 7a08 	vldr	s14, [r3, #32]
 800db1a:	4b4b      	ldr	r3, [pc, #300]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800db1c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800db20:	ee37 7a67 	vsub.f32	s14, s14, s15
 800db24:	edd7 7a04 	vldr	s15, [r7, #16]
 800db28:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db2c:	ee17 0a90 	vmov	r0, s15
 800db30:	f7f2 fd32 	bl	8000598 <__aeabi_f2d>
 800db34:	4602      	mov	r2, r0
 800db36:	460b      	mov	r3, r1
 800db38:	4620      	mov	r0, r4
 800db3a:	4629      	mov	r1, r5
 800db3c:	f7f2 fbce 	bl	80002dc <__adddf3>
 800db40:	4602      	mov	r2, r0
 800db42:	460b      	mov	r3, r1
 800db44:	4614      	mov	r4, r2
 800db46:	461d      	mov	r5, r3
 800db48:	4b3f      	ldr	r3, [pc, #252]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800db4a:	689b      	ldr	r3, [r3, #8]
 800db4c:	4618      	mov	r0, r3
 800db4e:	f7f2 fd23 	bl	8000598 <__aeabi_f2d>
 800db52:	f04f 0200 	mov.w	r2, #0
 800db56:	4b3e      	ldr	r3, [pc, #248]	@ (800dc50 <MOT_setData_MOT_ACC_CONST+0x350>)
 800db58:	f7f2 fd76 	bl	8000648 <__aeabi_dmul>
 800db5c:	4602      	mov	r2, r0
 800db5e:	460b      	mov	r3, r1
 800db60:	4690      	mov	r8, r2
 800db62:	4699      	mov	r9, r3
 800db64:	6938      	ldr	r0, [r7, #16]
 800db66:	f7f2 fd17 	bl	8000598 <__aeabi_f2d>
 800db6a:	4602      	mov	r2, r0
 800db6c:	460b      	mov	r3, r1
 800db6e:	4640      	mov	r0, r8
 800db70:	4649      	mov	r1, r9
 800db72:	f7f2 fd69 	bl	8000648 <__aeabi_dmul>
 800db76:	4602      	mov	r2, r0
 800db78:	460b      	mov	r3, r1
 800db7a:	4690      	mov	r8, r2
 800db7c:	4699      	mov	r9, r3
 800db7e:	6938      	ldr	r0, [r7, #16]
 800db80:	f7f2 fd0a 	bl	8000598 <__aeabi_f2d>
 800db84:	4602      	mov	r2, r0
 800db86:	460b      	mov	r3, r1
 800db88:	4640      	mov	r0, r8
 800db8a:	4649      	mov	r1, r9
 800db8c:	f7f2 fd5c 	bl	8000648 <__aeabi_dmul>
 800db90:	4602      	mov	r2, r0
 800db92:	460b      	mov	r3, r1
 800db94:	4620      	mov	r0, r4
 800db96:	4629      	mov	r1, r5
 800db98:	f7f2 fba0 	bl	80002dc <__adddf3>
 800db9c:	4602      	mov	r2, r0
 800db9e:	460b      	mov	r3, r1
 800dba0:	4610      	mov	r0, r2
 800dba2:	4619      	mov	r1, r3
 800dba4:	f7f3 f848 	bl	8000c38 <__aeabi_d2f>
 800dba8:	4603      	mov	r3, r0
 800dbaa:	4a27      	ldr	r2, [pc, #156]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800dbac:	6413      	str	r3, [r2, #64]	@ 0x40
		st_Info.f_mot_l1_accconst   = ((f_MotTrgtSpeed-st_Info.f_mot_accjerk_v)*(f_MotTrgtSpeed-st_Info.f_mot_accjerk_v)
 800dbae:	4b29      	ldr	r3, [pc, #164]	@ (800dc54 <MOT_setData_MOT_ACC_CONST+0x354>)
 800dbb0:	ed93 7a00 	vldr	s14, [r3]
 800dbb4:	4b24      	ldr	r3, [pc, #144]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800dbb6:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800dbba:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dbbe:	4b25      	ldr	r3, [pc, #148]	@ (800dc54 <MOT_setData_MOT_ACC_CONST+0x354>)
 800dbc0:	edd3 6a00 	vldr	s13, [r3]
 800dbc4:	4b20      	ldr	r3, [pc, #128]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800dbc6:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800dbca:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800dbce:	ee27 7a27 	vmul.f32	s14, s14, s15
										-(f_MotNowSpeed+st_Info.f_mot_accjerk_v)*(f_MotNowSpeed+st_Info.f_mot_accjerk_v))
 800dbd2:	4b1d      	ldr	r3, [pc, #116]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800dbd4:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 800dbd8:	4b1c      	ldr	r3, [pc, #112]	@ (800dc4c <MOT_setData_MOT_ACC_CONST+0x34c>)
 800dbda:	edd3 7a00 	vldr	s15, [r3]
 800dbde:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800dbe2:	4b19      	ldr	r3, [pc, #100]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800dbe4:	ed93 6a0a 	vldr	s12, [r3, #40]	@ 0x28
 800dbe8:	4b18      	ldr	r3, [pc, #96]	@ (800dc4c <MOT_setData_MOT_ACC_CONST+0x34c>)
 800dbea:	edd3 7a00 	vldr	s15, [r3]
 800dbee:	ee76 7a27 	vadd.f32	s15, s12, s15
 800dbf2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dbf6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dbfa:	ee17 0a90 	vmov	r0, s15
 800dbfe:	f7f2 fccb 	bl	8000598 <__aeabi_f2d>
 800dc02:	4604      	mov	r4, r0
 800dc04:	460d      	mov	r5, r1
										/( st_Info.f_mot_trgtAcc1 * 2.0 );
 800dc06:	4b10      	ldr	r3, [pc, #64]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800dc08:	689b      	ldr	r3, [r3, #8]
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	f7f2 fcc4 	bl	8000598 <__aeabi_f2d>
 800dc10:	4602      	mov	r2, r0
 800dc12:	460b      	mov	r3, r1
 800dc14:	f7f2 fb62 	bl	80002dc <__adddf3>
 800dc18:	4602      	mov	r2, r0
 800dc1a:	460b      	mov	r3, r1
 800dc1c:	4620      	mov	r0, r4
 800dc1e:	4629      	mov	r1, r5
 800dc20:	f7f2 fe3c 	bl	800089c <__aeabi_ddiv>
 800dc24:	4602      	mov	r2, r0
 800dc26:	460b      	mov	r3, r1
 800dc28:	4610      	mov	r0, r2
 800dc2a:	4619      	mov	r1, r3
 800dc2c:	f7f3 f804 	bl	8000c38 <__aeabi_d2f>
 800dc30:	4603      	mov	r3, r0
		st_Info.f_mot_l1_accconst   = ((f_MotTrgtSpeed-st_Info.f_mot_accjerk_v)*(f_MotTrgtSpeed-st_Info.f_mot_accjerk_v)
 800dc32:	4a05      	ldr	r2, [pc, #20]	@ (800dc48 <MOT_setData_MOT_ACC_CONST+0x348>)
 800dc34:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800dc36:	e01f      	b.n	800dc78 <MOT_setData_MOT_ACC_CONST+0x378>
 800dc38:	55555555 	.word	0x55555555
 800dc3c:	3fc55555 	.word	0x3fc55555
 800dc40:	3db851ec 	.word	0x3db851ec
 800dc44:	3e0255b0 	.word	0x3e0255b0
 800dc48:	20017b2c 	.word	0x20017b2c
 800dc4c:	20017bcc 	.word	0x20017bcc
 800dc50:	3fe00000 	.word	0x3fe00000
 800dc54:	20017bd0 	.word	0x20017bd0
	}else{
		st_Info.f_mot_l1_accjerk    = 0.0;//                                          // [m]
 800dc58:	4b14      	ldr	r3, [pc, #80]	@ (800dcac <MOT_setData_MOT_ACC_CONST+0x3ac>)
 800dc5a:	f04f 0200 	mov.w	r2, #0
 800dc5e:	639a      	str	r2, [r3, #56]	@ 0x38
		st_Info.f_mot_l1_decjerk    = 0.0;
 800dc60:	4b12      	ldr	r3, [pc, #72]	@ (800dcac <MOT_setData_MOT_ACC_CONST+0x3ac>)
 800dc62:	f04f 0200 	mov.w	r2, #0
 800dc66:	641a      	str	r2, [r3, #64]	@ 0x40
		st_Info.f_mot_l1_accconst   = 0.0;
 800dc68:	4b10      	ldr	r3, [pc, #64]	@ (800dcac <MOT_setData_MOT_ACC_CONST+0x3ac>)
 800dc6a:	f04f 0200 	mov.w	r2, #0
 800dc6e:	63da      	str	r2, [r3, #60]	@ 0x3c
		st_Info.f_mot_accjerk_v  	= 0.0;
 800dc70:	4b0e      	ldr	r3, [pc, #56]	@ (800dcac <MOT_setData_MOT_ACC_CONST+0x3ac>)
 800dc72:	f04f 0200 	mov.w	r2, #0
 800dc76:	629a      	str	r2, [r3, #40]	@ 0x28
	}
    st_Info.f_mot_l1    = st_Info.f_mot_l1_accjerk + st_Info.f_mot_l1_decjerk + st_Info.f_mot_l1_accconst;
 800dc78:	4b0c      	ldr	r3, [pc, #48]	@ (800dcac <MOT_setData_MOT_ACC_CONST+0x3ac>)
 800dc7a:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800dc7e:	4b0b      	ldr	r3, [pc, #44]	@ (800dcac <MOT_setData_MOT_ACC_CONST+0x3ac>)
 800dc80:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800dc84:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dc88:	4b08      	ldr	r3, [pc, #32]	@ (800dcac <MOT_setData_MOT_ACC_CONST+0x3ac>)
 800dc8a:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800dc8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dc92:	4b06      	ldr	r3, [pc, #24]	@ (800dcac <MOT_setData_MOT_ACC_CONST+0x3ac>)
 800dc94:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
//  st_Info.f_l1        = ( f_MotTrgtSpeed * f_MotTrgtSpeed - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2.0 );           // 1[m]
   
    st_Info.f_mot_l1_2  = st_Info.f_mot_dist;                                            // 1+2[m]
 800dc98:	4b04      	ldr	r3, [pc, #16]	@ (800dcac <MOT_setData_MOT_ACC_CONST+0x3ac>)
 800dc9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dc9c:	4a03      	ldr	r2, [pc, #12]	@ (800dcac <MOT_setData_MOT_ACC_CONST+0x3ac>)
 800dc9e:	6453      	str	r3, [r2, #68]	@ 0x44
}
 800dca0:	bf00      	nop
 800dca2:	3718      	adds	r7, #24
 800dca4:	46bd      	mov	sp, r7
 800dca6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800dcaa:	bf00      	nop
 800dcac:	20017b2c 	.word	0x20017b2c

0800dcb0 <MOT_setData_MOT_ACC_CONST_CUSTOM>:

void MOT_setData_MOT_ACC_CONST_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 800dcb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dcb4:	ed2d 8b02 	vpush	{d8}
 800dcb8:	b086      	sub	sp, #24
 800dcba:	af00      	add	r7, sp, #0
 800dcbc:	ed87 0a03 	vstr	s0, [r7, #12]
 800dcc0:	edc7 0a02 	vstr	s1, [r7, #8]
 800dcc4:	4603      	mov	r3, r0
 800dcc6:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[m]
	float           f_accTime;

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 800dcc8:	79fb      	ldrb	r3, [r7, #7]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d104      	bne.n	800dcd8 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x28>
		f_1blockDist = BLOCK;
 800dcce:	4b01      	ldr	r3, [pc, #4]	@ (800dcd4 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x24>)
 800dcd0:	617b      	str	r3, [r7, #20]
 800dcd2:	e003      	b.n	800dcdc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x2c>
 800dcd4:	3db851ec 	.word	0x3db851ec
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800dcd8:	4bdb      	ldr	r3, [pc, #876]	@ (800e048 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x398>)
 800dcda:	617b      	str	r3, [r7, #20]
	}
	//jerk
	st_Info.f_mot_jerk		= MOT_getJerk();
 800dcdc:	f7fe fa49 	bl	800c172 <MOT_getJerk>
 800dce0:	eef0 7a40 	vmov.f32	s15, s0
 800dce4:	4bd9      	ldr	r3, [pc, #868]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800dce6:	edc3 7a01 	vstr	s15, [r3, #4]

	/*  */
	st_Info.f_mot_now		= f_MotNowSpeed;													// 
 800dcea:	4bd9      	ldr	r3, [pc, #868]	@ (800e050 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x3a0>)
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	4ad7      	ldr	r2, [pc, #860]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800dcf0:	61d3      	str	r3, [r2, #28]
	st_Info.f_mot_trgt		= f_fin;															// 
 800dcf2:	4ad6      	ldr	r2, [pc, #856]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800dcf4:	68bb      	ldr	r3, [r7, #8]
 800dcf6:	6213      	str	r3, [r2, #32]
	st_Info.f_mot_last		= 0;																// ()
 800dcf8:	4bd4      	ldr	r3, [pc, #848]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800dcfa:	f04f 0200 	mov.w	r2, #0
 800dcfe:	625a      	str	r2, [r3, #36]	@ 0x24

	/*  */
	st_Info.f_mot_dist		= f_num * f_1blockDist;												// [m]
 800dd00:	ed97 7a03 	vldr	s14, [r7, #12]
 800dd04:	edd7 7a05 	vldr	s15, [r7, #20]
 800dd08:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dd0c:	4bcf      	ldr	r3, [pc, #828]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800dd0e:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	/*  */
//	st_Info.f_mot_acc1 		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_mot_dist - MOT_MOVE_ST_MIN ) * 2.0 );	// 1[mm/s^2]

	st_Info.f_mot_trgtAcc1		= sqrt(6.0*st_Info.f_mot_jerk*(( st_Info.f_mot_dist - MOT_MOVE_ST_MIN ) - f_MotNowSpeed*MOT_getAcc1()/st_Info.f_mot_jerk)
 800dd12:	4bce      	ldr	r3, [pc, #824]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800dd14:	685b      	ldr	r3, [r3, #4]
 800dd16:	4618      	mov	r0, r3
 800dd18:	f7f2 fc3e 	bl	8000598 <__aeabi_f2d>
 800dd1c:	f04f 0200 	mov.w	r2, #0
 800dd20:	4bcc      	ldr	r3, [pc, #816]	@ (800e054 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x3a4>)
 800dd22:	f7f2 fc91 	bl	8000648 <__aeabi_dmul>
 800dd26:	4602      	mov	r2, r0
 800dd28:	460b      	mov	r3, r1
 800dd2a:	4690      	mov	r8, r2
 800dd2c:	4699      	mov	r9, r3
 800dd2e:	4bc7      	ldr	r3, [pc, #796]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800dd30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd32:	4618      	mov	r0, r3
 800dd34:	f7f2 fc30 	bl	8000598 <__aeabi_f2d>
 800dd38:	a3bf      	add	r3, pc, #764	@ (adr r3, 800e038 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x388>)
 800dd3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd3e:	f7f2 facb 	bl	80002d8 <__aeabi_dsub>
 800dd42:	4602      	mov	r2, r0
 800dd44:	460b      	mov	r3, r1
 800dd46:	4692      	mov	sl, r2
 800dd48:	469b      	mov	fp, r3
 800dd4a:	f7fe f9fa 	bl	800c142 <MOT_getAcc1>
 800dd4e:	eeb0 7a40 	vmov.f32	s14, s0
 800dd52:	4bbf      	ldr	r3, [pc, #764]	@ (800e050 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x3a0>)
 800dd54:	edd3 7a00 	vldr	s15, [r3]
 800dd58:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dd5c:	4bbb      	ldr	r3, [pc, #748]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800dd5e:	edd3 7a01 	vldr	s15, [r3, #4]
 800dd62:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800dd66:	ee16 0a90 	vmov	r0, s13
 800dd6a:	f7f2 fc15 	bl	8000598 <__aeabi_f2d>
 800dd6e:	4602      	mov	r2, r0
 800dd70:	460b      	mov	r3, r1
 800dd72:	4650      	mov	r0, sl
 800dd74:	4659      	mov	r1, fp
 800dd76:	f7f2 faaf 	bl	80002d8 <__aeabi_dsub>
 800dd7a:	4602      	mov	r2, r0
 800dd7c:	460b      	mov	r3, r1
 800dd7e:	4640      	mov	r0, r8
 800dd80:	4649      	mov	r1, r9
 800dd82:	f7f2 fc61 	bl	8000648 <__aeabi_dmul>
 800dd86:	4602      	mov	r2, r0
 800dd88:	460b      	mov	r3, r1
 800dd8a:	4690      	mov	r8, r2
 800dd8c:	4699      	mov	r9, r3
								/((MOT_getAcc1()/st_Info.f_mot_jerk)*(MOT_getAcc1()/st_Info.f_mot_jerk)));
 800dd8e:	f7fe f9d8 	bl	800c142 <MOT_getAcc1>
 800dd92:	eeb0 7a40 	vmov.f32	s14, s0
 800dd96:	4bad      	ldr	r3, [pc, #692]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800dd98:	edd3 7a01 	vldr	s15, [r3, #4]
 800dd9c:	ee87 8a27 	vdiv.f32	s16, s14, s15
 800dda0:	f7fe f9cf 	bl	800c142 <MOT_getAcc1>
 800dda4:	eef0 6a40 	vmov.f32	s13, s0
 800dda8:	4ba8      	ldr	r3, [pc, #672]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800ddaa:	ed93 7a01 	vldr	s14, [r3, #4]
 800ddae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ddb2:	ee68 7a27 	vmul.f32	s15, s16, s15
 800ddb6:	ee17 0a90 	vmov	r0, s15
 800ddba:	f7f2 fbed 	bl	8000598 <__aeabi_f2d>
 800ddbe:	4602      	mov	r2, r0
 800ddc0:	460b      	mov	r3, r1
	st_Info.f_mot_trgtAcc1		= sqrt(6.0*st_Info.f_mot_jerk*(( st_Info.f_mot_dist - MOT_MOVE_ST_MIN ) - f_MotNowSpeed*MOT_getAcc1()/st_Info.f_mot_jerk)
 800ddc2:	4640      	mov	r0, r8
 800ddc4:	4649      	mov	r1, r9
 800ddc6:	f7f2 fd69 	bl	800089c <__aeabi_ddiv>
 800ddca:	4602      	mov	r2, r0
 800ddcc:	460b      	mov	r3, r1
 800ddce:	ec43 2b17 	vmov	d7, r2, r3
 800ddd2:	eeb0 0a47 	vmov.f32	s0, s14
 800ddd6:	eef0 0a67 	vmov.f32	s1, s15
 800ddda:	f00d fe99 	bl	801bb10 <sqrt>
 800ddde:	ec53 2b10 	vmov	r2, r3, d0
 800dde2:	4610      	mov	r0, r2
 800dde4:	4619      	mov	r1, r3
 800dde6:	f7f2 ff27 	bl	8000c38 <__aeabi_d2f>
 800ddea:	4603      	mov	r3, r0
 800ddec:	4a97      	ldr	r2, [pc, #604]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800ddee:	6093      	str	r3, [r2, #8]

	st_Info.f_mot_trgtAcc3 		= 0;																// 3[m/s^2]()
 800ddf0:	4b96      	ldr	r3, [pc, #600]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800ddf2:	f04f 0200 	mov.w	r2, #0
 800ddf6:	60da      	str	r2, [r3, #12]

	/*  */
//	st_Info.f_mot_l1		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_mot_acc1 * 2.0 );			// 1[m]
	f_accTime					= st_Info.f_mot_trgtAcc1/st_Info.f_mot_jerk;
 800ddf8:	4b94      	ldr	r3, [pc, #592]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800ddfa:	edd3 6a02 	vldr	s13, [r3, #8]
 800ddfe:	4b93      	ldr	r3, [pc, #588]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800de00:	ed93 7a01 	vldr	s14, [r3, #4]
 800de04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800de08:	edc7 7a04 	vstr	s15, [r7, #16]

	st_Info.f_mot_accjerk_v		= 1.0/2.0*st_Info.f_mot_jerk*f_accTime*f_accTime;//
 800de0c:	4b8f      	ldr	r3, [pc, #572]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800de0e:	685b      	ldr	r3, [r3, #4]
 800de10:	4618      	mov	r0, r3
 800de12:	f7f2 fbc1 	bl	8000598 <__aeabi_f2d>
 800de16:	f04f 0200 	mov.w	r2, #0
 800de1a:	4b8f      	ldr	r3, [pc, #572]	@ (800e058 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x3a8>)
 800de1c:	f7f2 fc14 	bl	8000648 <__aeabi_dmul>
 800de20:	4602      	mov	r2, r0
 800de22:	460b      	mov	r3, r1
 800de24:	4690      	mov	r8, r2
 800de26:	4699      	mov	r9, r3
 800de28:	6938      	ldr	r0, [r7, #16]
 800de2a:	f7f2 fbb5 	bl	8000598 <__aeabi_f2d>
 800de2e:	4602      	mov	r2, r0
 800de30:	460b      	mov	r3, r1
 800de32:	4640      	mov	r0, r8
 800de34:	4649      	mov	r1, r9
 800de36:	f7f2 fc07 	bl	8000648 <__aeabi_dmul>
 800de3a:	4602      	mov	r2, r0
 800de3c:	460b      	mov	r3, r1
 800de3e:	4690      	mov	r8, r2
 800de40:	4699      	mov	r9, r3
 800de42:	6938      	ldr	r0, [r7, #16]
 800de44:	f7f2 fba8 	bl	8000598 <__aeabi_f2d>
 800de48:	4602      	mov	r2, r0
 800de4a:	460b      	mov	r3, r1
 800de4c:	4640      	mov	r0, r8
 800de4e:	4649      	mov	r1, r9
 800de50:	f7f2 fbfa 	bl	8000648 <__aeabi_dmul>
 800de54:	4602      	mov	r2, r0
 800de56:	460b      	mov	r3, r1
 800de58:	4610      	mov	r0, r2
 800de5a:	4619      	mov	r1, r3
 800de5c:	f7f2 feec 	bl	8000c38 <__aeabi_d2f>
 800de60:	4603      	mov	r3, r0
 800de62:	4a7a      	ldr	r2, [pc, #488]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800de64:	6293      	str	r3, [r2, #40]	@ 0x28
	if(abs(f_MotTrgtSpeed - f_MotNowSpeed) < 0.05){
 800de66:	4b7d      	ldr	r3, [pc, #500]	@ (800e05c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x3ac>)
 800de68:	ed93 7a00 	vldr	s14, [r3]
 800de6c:	4b78      	ldr	r3, [pc, #480]	@ (800e050 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x3a0>)
 800de6e:	edd3 7a00 	vldr	s15, [r3]
 800de72:	ee77 7a67 	vsub.f32	s15, s14, s15
 800de76:	ee17 0a90 	vmov	r0, s15
 800de7a:	f7f2 fb8d 	bl	8000598 <__aeabi_f2d>
 800de7e:	4602      	mov	r2, r0
 800de80:	460b      	mov	r3, r1
 800de82:	ec43 2b10 	vmov	d0, r2, r3
 800de86:	f00e ffcf 	bl	801ce28 <abs>
 800de8a:	4603      	mov	r3, r0
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	f300 812f 	bgt.w	800e0f0 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x440>
		st_Info.f_mot_l1_accjerk	= 1.0/6.0*st_Info.f_mot_jerk*f_accTime*f_accTime*f_accTime + f_MotNowSpeed*f_accTime;//		// [m]
 800de92:	4b6e      	ldr	r3, [pc, #440]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800de94:	685b      	ldr	r3, [r3, #4]
 800de96:	4618      	mov	r0, r3
 800de98:	f7f2 fb7e 	bl	8000598 <__aeabi_f2d>
 800de9c:	a368      	add	r3, pc, #416	@ (adr r3, 800e040 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x390>)
 800de9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dea2:	f7f2 fbd1 	bl	8000648 <__aeabi_dmul>
 800dea6:	4602      	mov	r2, r0
 800dea8:	460b      	mov	r3, r1
 800deaa:	4690      	mov	r8, r2
 800deac:	4699      	mov	r9, r3
 800deae:	6938      	ldr	r0, [r7, #16]
 800deb0:	f7f2 fb72 	bl	8000598 <__aeabi_f2d>
 800deb4:	4602      	mov	r2, r0
 800deb6:	460b      	mov	r3, r1
 800deb8:	4640      	mov	r0, r8
 800deba:	4649      	mov	r1, r9
 800debc:	f7f2 fbc4 	bl	8000648 <__aeabi_dmul>
 800dec0:	4602      	mov	r2, r0
 800dec2:	460b      	mov	r3, r1
 800dec4:	4690      	mov	r8, r2
 800dec6:	4699      	mov	r9, r3
 800dec8:	6938      	ldr	r0, [r7, #16]
 800deca:	f7f2 fb65 	bl	8000598 <__aeabi_f2d>
 800dece:	4602      	mov	r2, r0
 800ded0:	460b      	mov	r3, r1
 800ded2:	4640      	mov	r0, r8
 800ded4:	4649      	mov	r1, r9
 800ded6:	f7f2 fbb7 	bl	8000648 <__aeabi_dmul>
 800deda:	4602      	mov	r2, r0
 800dedc:	460b      	mov	r3, r1
 800dede:	4690      	mov	r8, r2
 800dee0:	4699      	mov	r9, r3
 800dee2:	6938      	ldr	r0, [r7, #16]
 800dee4:	f7f2 fb58 	bl	8000598 <__aeabi_f2d>
 800dee8:	4602      	mov	r2, r0
 800deea:	460b      	mov	r3, r1
 800deec:	4640      	mov	r0, r8
 800deee:	4649      	mov	r1, r9
 800def0:	f7f2 fbaa 	bl	8000648 <__aeabi_dmul>
 800def4:	4602      	mov	r2, r0
 800def6:	460b      	mov	r3, r1
 800def8:	4690      	mov	r8, r2
 800defa:	4699      	mov	r9, r3
 800defc:	4b54      	ldr	r3, [pc, #336]	@ (800e050 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x3a0>)
 800defe:	ed93 7a00 	vldr	s14, [r3]
 800df02:	edd7 7a04 	vldr	s15, [r7, #16]
 800df06:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df0a:	ee17 0a90 	vmov	r0, s15
 800df0e:	f7f2 fb43 	bl	8000598 <__aeabi_f2d>
 800df12:	4602      	mov	r2, r0
 800df14:	460b      	mov	r3, r1
 800df16:	4640      	mov	r0, r8
 800df18:	4649      	mov	r1, r9
 800df1a:	f7f2 f9df 	bl	80002dc <__adddf3>
 800df1e:	4602      	mov	r2, r0
 800df20:	460b      	mov	r3, r1
 800df22:	4610      	mov	r0, r2
 800df24:	4619      	mov	r1, r3
 800df26:	f7f2 fe87 	bl	8000c38 <__aeabi_d2f>
 800df2a:	4603      	mov	r3, r0
 800df2c:	4a47      	ldr	r2, [pc, #284]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800df2e:	6393      	str	r3, [r2, #56]	@ 0x38
		st_Info.f_mot_l1_decjerk	= 1.0/6.0*st_Info.f_mot_jerk*(-1.0)*f_accTime*f_accTime*f_accTime + (st_Info.f_mot_trgt-st_Info.f_mot_accjerk_v)*f_accTime + 1.0/2.0*st_Info.f_mot_trgtAcc1*f_accTime*f_accTime;
 800df30:	4b46      	ldr	r3, [pc, #280]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800df32:	685b      	ldr	r3, [r3, #4]
 800df34:	4618      	mov	r0, r3
 800df36:	f7f2 fb2f 	bl	8000598 <__aeabi_f2d>
 800df3a:	a341      	add	r3, pc, #260	@ (adr r3, 800e040 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x390>)
 800df3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df40:	f7f2 fb82 	bl	8000648 <__aeabi_dmul>
 800df44:	4602      	mov	r2, r0
 800df46:	460b      	mov	r3, r1
 800df48:	4614      	mov	r4, r2
 800df4a:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800df4e:	6938      	ldr	r0, [r7, #16]
 800df50:	f7f2 fb22 	bl	8000598 <__aeabi_f2d>
 800df54:	4602      	mov	r2, r0
 800df56:	460b      	mov	r3, r1
 800df58:	4620      	mov	r0, r4
 800df5a:	4629      	mov	r1, r5
 800df5c:	f7f2 fb74 	bl	8000648 <__aeabi_dmul>
 800df60:	4602      	mov	r2, r0
 800df62:	460b      	mov	r3, r1
 800df64:	4614      	mov	r4, r2
 800df66:	461d      	mov	r5, r3
 800df68:	6938      	ldr	r0, [r7, #16]
 800df6a:	f7f2 fb15 	bl	8000598 <__aeabi_f2d>
 800df6e:	4602      	mov	r2, r0
 800df70:	460b      	mov	r3, r1
 800df72:	4620      	mov	r0, r4
 800df74:	4629      	mov	r1, r5
 800df76:	f7f2 fb67 	bl	8000648 <__aeabi_dmul>
 800df7a:	4602      	mov	r2, r0
 800df7c:	460b      	mov	r3, r1
 800df7e:	4614      	mov	r4, r2
 800df80:	461d      	mov	r5, r3
 800df82:	6938      	ldr	r0, [r7, #16]
 800df84:	f7f2 fb08 	bl	8000598 <__aeabi_f2d>
 800df88:	4602      	mov	r2, r0
 800df8a:	460b      	mov	r3, r1
 800df8c:	4620      	mov	r0, r4
 800df8e:	4629      	mov	r1, r5
 800df90:	f7f2 fb5a 	bl	8000648 <__aeabi_dmul>
 800df94:	4602      	mov	r2, r0
 800df96:	460b      	mov	r3, r1
 800df98:	4614      	mov	r4, r2
 800df9a:	461d      	mov	r5, r3
 800df9c:	4b2b      	ldr	r3, [pc, #172]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800df9e:	ed93 7a08 	vldr	s14, [r3, #32]
 800dfa2:	4b2a      	ldr	r3, [pc, #168]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800dfa4:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800dfa8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dfac:	edd7 7a04 	vldr	s15, [r7, #16]
 800dfb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dfb4:	ee17 0a90 	vmov	r0, s15
 800dfb8:	f7f2 faee 	bl	8000598 <__aeabi_f2d>
 800dfbc:	4602      	mov	r2, r0
 800dfbe:	460b      	mov	r3, r1
 800dfc0:	4620      	mov	r0, r4
 800dfc2:	4629      	mov	r1, r5
 800dfc4:	f7f2 f98a 	bl	80002dc <__adddf3>
 800dfc8:	4602      	mov	r2, r0
 800dfca:	460b      	mov	r3, r1
 800dfcc:	4614      	mov	r4, r2
 800dfce:	461d      	mov	r5, r3
 800dfd0:	4b1e      	ldr	r3, [pc, #120]	@ (800e04c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x39c>)
 800dfd2:	689b      	ldr	r3, [r3, #8]
 800dfd4:	4618      	mov	r0, r3
 800dfd6:	f7f2 fadf 	bl	8000598 <__aeabi_f2d>
 800dfda:	f04f 0200 	mov.w	r2, #0
 800dfde:	4b1e      	ldr	r3, [pc, #120]	@ (800e058 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x3a8>)
 800dfe0:	f7f2 fb32 	bl	8000648 <__aeabi_dmul>
 800dfe4:	4602      	mov	r2, r0
 800dfe6:	460b      	mov	r3, r1
 800dfe8:	4690      	mov	r8, r2
 800dfea:	4699      	mov	r9, r3
 800dfec:	6938      	ldr	r0, [r7, #16]
 800dfee:	f7f2 fad3 	bl	8000598 <__aeabi_f2d>
 800dff2:	4602      	mov	r2, r0
 800dff4:	460b      	mov	r3, r1
 800dff6:	4640      	mov	r0, r8
 800dff8:	4649      	mov	r1, r9
 800dffa:	f7f2 fb25 	bl	8000648 <__aeabi_dmul>
 800dffe:	4602      	mov	r2, r0
 800e000:	460b      	mov	r3, r1
 800e002:	4690      	mov	r8, r2
 800e004:	4699      	mov	r9, r3
 800e006:	6938      	ldr	r0, [r7, #16]
 800e008:	f7f2 fac6 	bl	8000598 <__aeabi_f2d>
 800e00c:	4602      	mov	r2, r0
 800e00e:	460b      	mov	r3, r1
 800e010:	4640      	mov	r0, r8
 800e012:	4649      	mov	r1, r9
 800e014:	f7f2 fb18 	bl	8000648 <__aeabi_dmul>
 800e018:	4602      	mov	r2, r0
 800e01a:	460b      	mov	r3, r1
 800e01c:	4620      	mov	r0, r4
 800e01e:	4629      	mov	r1, r5
 800e020:	f7f2 f95c 	bl	80002dc <__adddf3>
 800e024:	4602      	mov	r2, r0
 800e026:	460b      	mov	r3, r1
 800e028:	4610      	mov	r0, r2
 800e02a:	4619      	mov	r1, r3
 800e02c:	f7f2 fe04 	bl	8000c38 <__aeabi_d2f>
 800e030:	e016      	b.n	800e060 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x3b0>
 800e032:	bf00      	nop
 800e034:	f3af 8000 	nop.w
 800e038:	47ae147b 	.word	0x47ae147b
 800e03c:	3f847ae1 	.word	0x3f847ae1
 800e040:	55555555 	.word	0x55555555
 800e044:	3fc55555 	.word	0x3fc55555
 800e048:	3e0255b0 	.word	0x3e0255b0
 800e04c:	20017b2c 	.word	0x20017b2c
 800e050:	20017bcc 	.word	0x20017bcc
 800e054:	40180000 	.word	0x40180000
 800e058:	3fe00000 	.word	0x3fe00000
 800e05c:	20017bd0 	.word	0x20017bd0
 800e060:	4603      	mov	r3, r0
 800e062:	4a39      	ldr	r2, [pc, #228]	@ (800e148 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x498>)
 800e064:	6413      	str	r3, [r2, #64]	@ 0x40
		st_Info.f_mot_l1_accconst	= ((f_MotTrgtSpeed-st_Info.f_mot_accjerk_v)*(f_MotTrgtSpeed-st_Info.f_mot_accjerk_v)
 800e066:	4b39      	ldr	r3, [pc, #228]	@ (800e14c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x49c>)
 800e068:	ed93 7a00 	vldr	s14, [r3]
 800e06c:	4b36      	ldr	r3, [pc, #216]	@ (800e148 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x498>)
 800e06e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800e072:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e076:	4b35      	ldr	r3, [pc, #212]	@ (800e14c <MOT_setData_MOT_ACC_CONST_CUSTOM+0x49c>)
 800e078:	edd3 6a00 	vldr	s13, [r3]
 800e07c:	4b32      	ldr	r3, [pc, #200]	@ (800e148 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x498>)
 800e07e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800e082:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800e086:	ee27 7a27 	vmul.f32	s14, s14, s15
										-(f_MotNowSpeed+st_Info.f_mot_accjerk_v)*(f_MotNowSpeed+st_Info.f_mot_accjerk_v))
 800e08a:	4b2f      	ldr	r3, [pc, #188]	@ (800e148 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x498>)
 800e08c:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 800e090:	4b2f      	ldr	r3, [pc, #188]	@ (800e150 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x4a0>)
 800e092:	edd3 7a00 	vldr	s15, [r3]
 800e096:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800e09a:	4b2b      	ldr	r3, [pc, #172]	@ (800e148 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x498>)
 800e09c:	ed93 6a0a 	vldr	s12, [r3, #40]	@ 0x28
 800e0a0:	4b2b      	ldr	r3, [pc, #172]	@ (800e150 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x4a0>)
 800e0a2:	edd3 7a00 	vldr	s15, [r3]
 800e0a6:	ee76 7a27 	vadd.f32	s15, s12, s15
 800e0aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e0ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e0b2:	ee17 0a90 	vmov	r0, s15
 800e0b6:	f7f2 fa6f 	bl	8000598 <__aeabi_f2d>
 800e0ba:	4604      	mov	r4, r0
 800e0bc:	460d      	mov	r5, r1
										/( st_Info.f_mot_trgtAcc1 * 2.0 );
 800e0be:	4b22      	ldr	r3, [pc, #136]	@ (800e148 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x498>)
 800e0c0:	689b      	ldr	r3, [r3, #8]
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	f7f2 fa68 	bl	8000598 <__aeabi_f2d>
 800e0c8:	4602      	mov	r2, r0
 800e0ca:	460b      	mov	r3, r1
 800e0cc:	f7f2 f906 	bl	80002dc <__adddf3>
 800e0d0:	4602      	mov	r2, r0
 800e0d2:	460b      	mov	r3, r1
 800e0d4:	4620      	mov	r0, r4
 800e0d6:	4629      	mov	r1, r5
 800e0d8:	f7f2 fbe0 	bl	800089c <__aeabi_ddiv>
 800e0dc:	4602      	mov	r2, r0
 800e0de:	460b      	mov	r3, r1
 800e0e0:	4610      	mov	r0, r2
 800e0e2:	4619      	mov	r1, r3
 800e0e4:	f7f2 fda8 	bl	8000c38 <__aeabi_d2f>
 800e0e8:	4603      	mov	r3, r0
		st_Info.f_mot_l1_accconst	= ((f_MotTrgtSpeed-st_Info.f_mot_accjerk_v)*(f_MotTrgtSpeed-st_Info.f_mot_accjerk_v)
 800e0ea:	4a17      	ldr	r2, [pc, #92]	@ (800e148 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x498>)
 800e0ec:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800e0ee:	e00f      	b.n	800e110 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x460>
	}else{
		st_Info.f_mot_l1_accjerk    = 0.0;//                                          // [m]
 800e0f0:	4b15      	ldr	r3, [pc, #84]	@ (800e148 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x498>)
 800e0f2:	f04f 0200 	mov.w	r2, #0
 800e0f6:	639a      	str	r2, [r3, #56]	@ 0x38
		st_Info.f_mot_l1_decjerk    = 0.0;
 800e0f8:	4b13      	ldr	r3, [pc, #76]	@ (800e148 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x498>)
 800e0fa:	f04f 0200 	mov.w	r2, #0
 800e0fe:	641a      	str	r2, [r3, #64]	@ 0x40
		st_Info.f_mot_l1_accconst   = 0.0;
 800e100:	4b11      	ldr	r3, [pc, #68]	@ (800e148 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x498>)
 800e102:	f04f 0200 	mov.w	r2, #0
 800e106:	63da      	str	r2, [r3, #60]	@ 0x3c
		st_Info.f_mot_accjerk_v		= 0.0;
 800e108:	4b0f      	ldr	r3, [pc, #60]	@ (800e148 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x498>)
 800e10a:	f04f 0200 	mov.w	r2, #0
 800e10e:	629a      	str	r2, [r3, #40]	@ 0x28
	}
	st_Info.f_mot_l1			= st_Info.f_mot_l1_accjerk + st_Info.f_mot_l1_decjerk + st_Info.f_mot_l1_accconst;
 800e110:	4b0d      	ldr	r3, [pc, #52]	@ (800e148 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x498>)
 800e112:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800e116:	4b0c      	ldr	r3, [pc, #48]	@ (800e148 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x498>)
 800e118:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800e11c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e120:	4b09      	ldr	r3, [pc, #36]	@ (800e148 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x498>)
 800e122:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 800e126:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e12a:	4b07      	ldr	r3, [pc, #28]	@ (800e148 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x498>)
 800e12c:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

	st_Info.f_mot_l1_2			= st_Info.f_mot_dist;													// 1+2[m]
 800e130:	4b05      	ldr	r3, [pc, #20]	@ (800e148 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x498>)
 800e132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e134:	4a04      	ldr	r2, [pc, #16]	@ (800e148 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x498>)
 800e136:	6453      	str	r3, [r2, #68]	@ 0x44
}
 800e138:	bf00      	nop
 800e13a:	3718      	adds	r7, #24
 800e13c:	46bd      	mov	sp, r7
 800e13e:	ecbd 8b02 	vpop	{d8}
 800e142:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e146:	bf00      	nop
 800e148:	20017b2c 	.word	0x20017b2c
 800e14c:	20017bd0 	.word	0x20017bd0
 800e150:	20017bcc 	.word	0x20017bcc
 800e154:	00000000 	.word	0x00000000

0800e158 <MOT_setData_MOT_CONST_DEC>:

void MOT_setData_MOT_CONST_DEC( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 800e158:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e15c:	b08a      	sub	sp, #40	@ 0x28
 800e15e:	af00      	add	r7, sp, #0
 800e160:	ed87 0a05 	vstr	s0, [r7, #20]
 800e164:	edc7 0a04 	vstr	s1, [r7, #16]
 800e168:	4603      	mov	r3, r0
 800e16a:	73fb      	strb	r3, [r7, #15]
	float           f_l3;                       // 3[m]
	float			f_1blockDist;				// 1[mm]
	float           f_accTime;

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 800e16c:	7bfb      	ldrb	r3, [r7, #15]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d102      	bne.n	800e178 <MOT_setData_MOT_CONST_DEC+0x20>
		f_1blockDist = BLOCK;
 800e172:	4bc9      	ldr	r3, [pc, #804]	@ (800e498 <MOT_setData_MOT_CONST_DEC+0x340>)
 800e174:	627b      	str	r3, [r7, #36]	@ 0x24
 800e176:	e001      	b.n	800e17c <MOT_setData_MOT_CONST_DEC+0x24>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800e178:	4bc8      	ldr	r3, [pc, #800]	@ (800e49c <MOT_setData_MOT_CONST_DEC+0x344>)
 800e17a:	627b      	str	r3, [r7, #36]	@ 0x24
	}
	//jerk
	st_Info.f_mot_jerk		= MOT_getJerk();
 800e17c:	f7fd fff9 	bl	800c172 <MOT_getJerk>
 800e180:	eef0 7a40 	vmov.f32	s15, s0
 800e184:	4bc6      	ldr	r3, [pc, #792]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e186:	edc3 7a01 	vstr	s15, [r3, #4]

	/*  */
	st_Info.f_mot_trgtAcc1 		= 0;																// 1[mm/s^2]()
 800e18a:	4bc5      	ldr	r3, [pc, #788]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e18c:	f04f 0200 	mov.w	r2, #0
 800e190:	609a      	str	r2, [r3, #8]
	st_Info.f_mot_trgtAcc3 		= MOT_getAcc3();													// 3[mm/s^2]
 800e192:	f7fd ffe2 	bl	800c15a <MOT_getAcc3>
 800e196:	eef0 7a40 	vmov.f32	s15, s0
 800e19a:	4bc1      	ldr	r3, [pc, #772]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e19c:	edc3 7a03 	vstr	s15, [r3, #12]

	/*  */
	st_Info.f_mot_now		= f_MotNowSpeed;													// 
 800e1a0:	4bc0      	ldr	r3, [pc, #768]	@ (800e4a4 <MOT_setData_MOT_CONST_DEC+0x34c>)
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	4abe      	ldr	r2, [pc, #760]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e1a6:	61d3      	str	r3, [r2, #28]
	st_Info.f_mot_trgt		= f_MotNowSpeed;													// 
 800e1a8:	4bbe      	ldr	r3, [pc, #760]	@ (800e4a4 <MOT_setData_MOT_CONST_DEC+0x34c>)
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	4abc      	ldr	r2, [pc, #752]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e1ae:	6213      	str	r3, [r2, #32]
	st_Info.f_mot_last		= f_fin;															// ()
 800e1b0:	4abb      	ldr	r2, [pc, #748]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e1b2:	693b      	ldr	r3, [r7, #16]
 800e1b4:	6253      	str	r3, [r2, #36]	@ 0x24

	/*  */
	st_Info.f_mot_dist		= f_num * f_1blockDist;												// [m]
 800e1b6:	ed97 7a05 	vldr	s14, [r7, #20]
 800e1ba:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800e1be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e1c2:	4bb7      	ldr	r3, [pc, #732]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e1c4:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	st_Info.f_mot_l1		= 0;																// 1[m]
 800e1c8:	4bb5      	ldr	r3, [pc, #724]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e1ca:	f04f 0200 	mov.w	r2, #0
 800e1ce:	635a      	str	r2, [r3, #52]	@ 0x34
//	st_Info.f_mot_l1_2		= st_Info.f_mot_dist - ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_mot_acc3 * -1.0 ) * 2.0 );			// 1-2[m]

	f_accTime   = st_Info.f_mot_trgtAcc3/st_Info.f_mot_jerk;
 800e1d0:	4bb3      	ldr	r3, [pc, #716]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e1d2:	edd3 6a03 	vldr	s13, [r3, #12]
 800e1d6:	4bb2      	ldr	r3, [pc, #712]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e1d8:	ed93 7a01 	vldr	s14, [r3, #4]
 800e1dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e1e0:	edc7 7a08 	vstr	s15, [r7, #32]
    st_Info.f_mot_decjerk_v  	= 1.0/2.0*st_Info.f_mot_jerk*f_accTime*f_accTime;//
 800e1e4:	4bae      	ldr	r3, [pc, #696]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e1e6:	685b      	ldr	r3, [r3, #4]
 800e1e8:	4618      	mov	r0, r3
 800e1ea:	f7f2 f9d5 	bl	8000598 <__aeabi_f2d>
 800e1ee:	f04f 0200 	mov.w	r2, #0
 800e1f2:	4bad      	ldr	r3, [pc, #692]	@ (800e4a8 <MOT_setData_MOT_CONST_DEC+0x350>)
 800e1f4:	f7f2 fa28 	bl	8000648 <__aeabi_dmul>
 800e1f8:	4602      	mov	r2, r0
 800e1fa:	460b      	mov	r3, r1
 800e1fc:	e9c7 2300 	strd	r2, r3, [r7]
 800e200:	6a38      	ldr	r0, [r7, #32]
 800e202:	f7f2 f9c9 	bl	8000598 <__aeabi_f2d>
 800e206:	4602      	mov	r2, r0
 800e208:	460b      	mov	r3, r1
 800e20a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e20e:	f7f2 fa1b 	bl	8000648 <__aeabi_dmul>
 800e212:	4602      	mov	r2, r0
 800e214:	460b      	mov	r3, r1
 800e216:	e9c7 2300 	strd	r2, r3, [r7]
 800e21a:	6a38      	ldr	r0, [r7, #32]
 800e21c:	f7f2 f9bc 	bl	8000598 <__aeabi_f2d>
 800e220:	4602      	mov	r2, r0
 800e222:	460b      	mov	r3, r1
 800e224:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e228:	f7f2 fa0e 	bl	8000648 <__aeabi_dmul>
 800e22c:	4602      	mov	r2, r0
 800e22e:	460b      	mov	r3, r1
 800e230:	4610      	mov	r0, r2
 800e232:	4619      	mov	r1, r3
 800e234:	f7f2 fd00 	bl	8000c38 <__aeabi_d2f>
 800e238:	4603      	mov	r3, r0
 800e23a:	4a99      	ldr	r2, [pc, #612]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e23c:	62d3      	str	r3, [r2, #44]	@ 0x2c
	if((f_MotTrgtSpeed - f_fin) != 0){
 800e23e:	4b9b      	ldr	r3, [pc, #620]	@ (800e4ac <MOT_setData_MOT_CONST_DEC+0x354>)
 800e240:	ed93 7a00 	vldr	s14, [r3]
 800e244:	edd7 7a04 	vldr	s15, [r7, #16]
 800e248:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e24c:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e254:	f000 812c 	beq.w	800e4b0 <MOT_setData_MOT_CONST_DEC+0x358>
		st_Info.f_mot_l3_decjerk    = 1.0/6.0*st_Info.f_mot_jerk*(-1.0)*f_accTime*f_accTime*f_accTime + f_MotNowSpeed*f_accTime;
 800e258:	4b91      	ldr	r3, [pc, #580]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e25a:	685b      	ldr	r3, [r3, #4]
 800e25c:	4618      	mov	r0, r3
 800e25e:	f7f2 f99b 	bl	8000598 <__aeabi_f2d>
 800e262:	a38b      	add	r3, pc, #556	@ (adr r3, 800e490 <MOT_setData_MOT_CONST_DEC+0x338>)
 800e264:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e268:	f7f2 f9ee 	bl	8000648 <__aeabi_dmul>
 800e26c:	4602      	mov	r2, r0
 800e26e:	460b      	mov	r3, r1
 800e270:	4692      	mov	sl, r2
 800e272:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 800e276:	6a38      	ldr	r0, [r7, #32]
 800e278:	f7f2 f98e 	bl	8000598 <__aeabi_f2d>
 800e27c:	4602      	mov	r2, r0
 800e27e:	460b      	mov	r3, r1
 800e280:	4650      	mov	r0, sl
 800e282:	4659      	mov	r1, fp
 800e284:	f7f2 f9e0 	bl	8000648 <__aeabi_dmul>
 800e288:	4602      	mov	r2, r0
 800e28a:	460b      	mov	r3, r1
 800e28c:	4692      	mov	sl, r2
 800e28e:	469b      	mov	fp, r3
 800e290:	6a38      	ldr	r0, [r7, #32]
 800e292:	f7f2 f981 	bl	8000598 <__aeabi_f2d>
 800e296:	4602      	mov	r2, r0
 800e298:	460b      	mov	r3, r1
 800e29a:	4650      	mov	r0, sl
 800e29c:	4659      	mov	r1, fp
 800e29e:	f7f2 f9d3 	bl	8000648 <__aeabi_dmul>
 800e2a2:	4602      	mov	r2, r0
 800e2a4:	460b      	mov	r3, r1
 800e2a6:	4692      	mov	sl, r2
 800e2a8:	469b      	mov	fp, r3
 800e2aa:	6a38      	ldr	r0, [r7, #32]
 800e2ac:	f7f2 f974 	bl	8000598 <__aeabi_f2d>
 800e2b0:	4602      	mov	r2, r0
 800e2b2:	460b      	mov	r3, r1
 800e2b4:	4650      	mov	r0, sl
 800e2b6:	4659      	mov	r1, fp
 800e2b8:	f7f2 f9c6 	bl	8000648 <__aeabi_dmul>
 800e2bc:	4602      	mov	r2, r0
 800e2be:	460b      	mov	r3, r1
 800e2c0:	4692      	mov	sl, r2
 800e2c2:	469b      	mov	fp, r3
 800e2c4:	4b77      	ldr	r3, [pc, #476]	@ (800e4a4 <MOT_setData_MOT_CONST_DEC+0x34c>)
 800e2c6:	ed93 7a00 	vldr	s14, [r3]
 800e2ca:	edd7 7a08 	vldr	s15, [r7, #32]
 800e2ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e2d2:	ee17 0a90 	vmov	r0, s15
 800e2d6:	f7f2 f95f 	bl	8000598 <__aeabi_f2d>
 800e2da:	4602      	mov	r2, r0
 800e2dc:	460b      	mov	r3, r1
 800e2de:	4650      	mov	r0, sl
 800e2e0:	4659      	mov	r1, fp
 800e2e2:	f7f1 fffb 	bl	80002dc <__adddf3>
 800e2e6:	4602      	mov	r2, r0
 800e2e8:	460b      	mov	r3, r1
 800e2ea:	4610      	mov	r0, r2
 800e2ec:	4619      	mov	r1, r3
 800e2ee:	f7f2 fca3 	bl	8000c38 <__aeabi_d2f>
 800e2f2:	4603      	mov	r3, r0
 800e2f4:	4a6a      	ldr	r2, [pc, #424]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e2f6:	6493      	str	r3, [r2, #72]	@ 0x48
		st_Info.f_mot_l3_accjerk    = 1.0/6.0*st_Info.f_mot_jerk*f_accTime*f_accTime*f_accTime + (f_fin-st_Info.f_mot_decjerk_v)*f_accTime + 1.0/2.0*st_Info.f_mot_trgtAcc3*(-1.0)*f_accTime*f_accTime;//
 800e2f8:	4b69      	ldr	r3, [pc, #420]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e2fa:	685b      	ldr	r3, [r3, #4]
 800e2fc:	4618      	mov	r0, r3
 800e2fe:	f7f2 f94b 	bl	8000598 <__aeabi_f2d>
 800e302:	a363      	add	r3, pc, #396	@ (adr r3, 800e490 <MOT_setData_MOT_CONST_DEC+0x338>)
 800e304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e308:	f7f2 f99e 	bl	8000648 <__aeabi_dmul>
 800e30c:	4602      	mov	r2, r0
 800e30e:	460b      	mov	r3, r1
 800e310:	4692      	mov	sl, r2
 800e312:	469b      	mov	fp, r3
 800e314:	6a38      	ldr	r0, [r7, #32]
 800e316:	f7f2 f93f 	bl	8000598 <__aeabi_f2d>
 800e31a:	4602      	mov	r2, r0
 800e31c:	460b      	mov	r3, r1
 800e31e:	4650      	mov	r0, sl
 800e320:	4659      	mov	r1, fp
 800e322:	f7f2 f991 	bl	8000648 <__aeabi_dmul>
 800e326:	4602      	mov	r2, r0
 800e328:	460b      	mov	r3, r1
 800e32a:	4692      	mov	sl, r2
 800e32c:	469b      	mov	fp, r3
 800e32e:	6a38      	ldr	r0, [r7, #32]
 800e330:	f7f2 f932 	bl	8000598 <__aeabi_f2d>
 800e334:	4602      	mov	r2, r0
 800e336:	460b      	mov	r3, r1
 800e338:	4650      	mov	r0, sl
 800e33a:	4659      	mov	r1, fp
 800e33c:	f7f2 f984 	bl	8000648 <__aeabi_dmul>
 800e340:	4602      	mov	r2, r0
 800e342:	460b      	mov	r3, r1
 800e344:	4692      	mov	sl, r2
 800e346:	469b      	mov	fp, r3
 800e348:	6a38      	ldr	r0, [r7, #32]
 800e34a:	f7f2 f925 	bl	8000598 <__aeabi_f2d>
 800e34e:	4602      	mov	r2, r0
 800e350:	460b      	mov	r3, r1
 800e352:	4650      	mov	r0, sl
 800e354:	4659      	mov	r1, fp
 800e356:	f7f2 f977 	bl	8000648 <__aeabi_dmul>
 800e35a:	4602      	mov	r2, r0
 800e35c:	460b      	mov	r3, r1
 800e35e:	4692      	mov	sl, r2
 800e360:	469b      	mov	fp, r3
 800e362:	4b4f      	ldr	r3, [pc, #316]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e364:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800e368:	ed97 7a04 	vldr	s14, [r7, #16]
 800e36c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e370:	edd7 7a08 	vldr	s15, [r7, #32]
 800e374:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e378:	ee17 0a90 	vmov	r0, s15
 800e37c:	f7f2 f90c 	bl	8000598 <__aeabi_f2d>
 800e380:	4602      	mov	r2, r0
 800e382:	460b      	mov	r3, r1
 800e384:	4650      	mov	r0, sl
 800e386:	4659      	mov	r1, fp
 800e388:	f7f1 ffa8 	bl	80002dc <__adddf3>
 800e38c:	4602      	mov	r2, r0
 800e38e:	460b      	mov	r3, r1
 800e390:	4692      	mov	sl, r2
 800e392:	469b      	mov	fp, r3
 800e394:	4b42      	ldr	r3, [pc, #264]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e396:	68db      	ldr	r3, [r3, #12]
 800e398:	4618      	mov	r0, r3
 800e39a:	f7f2 f8fd 	bl	8000598 <__aeabi_f2d>
 800e39e:	f04f 0200 	mov.w	r2, #0
 800e3a2:	4b41      	ldr	r3, [pc, #260]	@ (800e4a8 <MOT_setData_MOT_CONST_DEC+0x350>)
 800e3a4:	f7f2 f950 	bl	8000648 <__aeabi_dmul>
 800e3a8:	4602      	mov	r2, r0
 800e3aa:	460b      	mov	r3, r1
 800e3ac:	4690      	mov	r8, r2
 800e3ae:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 800e3b2:	6a38      	ldr	r0, [r7, #32]
 800e3b4:	f7f2 f8f0 	bl	8000598 <__aeabi_f2d>
 800e3b8:	4602      	mov	r2, r0
 800e3ba:	460b      	mov	r3, r1
 800e3bc:	4640      	mov	r0, r8
 800e3be:	4649      	mov	r1, r9
 800e3c0:	f7f2 f942 	bl	8000648 <__aeabi_dmul>
 800e3c4:	4602      	mov	r2, r0
 800e3c6:	460b      	mov	r3, r1
 800e3c8:	4690      	mov	r8, r2
 800e3ca:	4699      	mov	r9, r3
 800e3cc:	6a38      	ldr	r0, [r7, #32]
 800e3ce:	f7f2 f8e3 	bl	8000598 <__aeabi_f2d>
 800e3d2:	4602      	mov	r2, r0
 800e3d4:	460b      	mov	r3, r1
 800e3d6:	4640      	mov	r0, r8
 800e3d8:	4649      	mov	r1, r9
 800e3da:	f7f2 f935 	bl	8000648 <__aeabi_dmul>
 800e3de:	4602      	mov	r2, r0
 800e3e0:	460b      	mov	r3, r1
 800e3e2:	4650      	mov	r0, sl
 800e3e4:	4659      	mov	r1, fp
 800e3e6:	f7f1 ff79 	bl	80002dc <__adddf3>
 800e3ea:	4602      	mov	r2, r0
 800e3ec:	460b      	mov	r3, r1
 800e3ee:	4610      	mov	r0, r2
 800e3f0:	4619      	mov	r1, r3
 800e3f2:	f7f2 fc21 	bl	8000c38 <__aeabi_d2f>
 800e3f6:	4603      	mov	r3, r0
 800e3f8:	4a29      	ldr	r2, [pc, #164]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e3fa:	6513      	str	r3, [r2, #80]	@ 0x50
		st_Info.f_mot_l3_decconst   = ( (f_fin+st_Info.f_mot_decjerk_v) * (f_fin+st_Info.f_mot_decjerk_v) 
 800e3fc:	4b28      	ldr	r3, [pc, #160]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e3fe:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800e402:	edd7 7a04 	vldr	s15, [r7, #16]
 800e406:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e40a:	4b25      	ldr	r3, [pc, #148]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e40c:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800e410:	edd7 7a04 	vldr	s15, [r7, #16]
 800e414:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e418:	ee27 7a27 	vmul.f32	s14, s14, s15
										- (f_MotTrgtSpeed-st_Info.f_mot_decjerk_v) * (f_MotTrgtSpeed-st_Info.f_mot_decjerk_v) ) 
 800e41c:	4b23      	ldr	r3, [pc, #140]	@ (800e4ac <MOT_setData_MOT_CONST_DEC+0x354>)
 800e41e:	edd3 6a00 	vldr	s13, [r3]
 800e422:	4b1f      	ldr	r3, [pc, #124]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e424:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800e428:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800e42c:	4b1f      	ldr	r3, [pc, #124]	@ (800e4ac <MOT_setData_MOT_CONST_DEC+0x354>)
 800e42e:	ed93 6a00 	vldr	s12, [r3]
 800e432:	4b1b      	ldr	r3, [pc, #108]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e434:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800e438:	ee76 7a67 	vsub.f32	s15, s12, s15
 800e43c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e440:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e444:	ee17 0a90 	vmov	r0, s15
 800e448:	f7f2 f8a6 	bl	8000598 <__aeabi_f2d>
 800e44c:	4680      	mov	r8, r0
 800e44e:	4689      	mov	r9, r1
										/ ( st_Info.f_mot_trgtAcc3 * (-1.0 ) * 2.0 );
 800e450:	4b13      	ldr	r3, [pc, #76]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e452:	68db      	ldr	r3, [r3, #12]
 800e454:	4618      	mov	r0, r3
 800e456:	f7f2 f89f 	bl	8000598 <__aeabi_f2d>
 800e45a:	4602      	mov	r2, r0
 800e45c:	460b      	mov	r3, r1
 800e45e:	4614      	mov	r4, r2
 800e460:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800e464:	4622      	mov	r2, r4
 800e466:	462b      	mov	r3, r5
 800e468:	4620      	mov	r0, r4
 800e46a:	4629      	mov	r1, r5
 800e46c:	f7f1 ff36 	bl	80002dc <__adddf3>
 800e470:	4602      	mov	r2, r0
 800e472:	460b      	mov	r3, r1
 800e474:	4640      	mov	r0, r8
 800e476:	4649      	mov	r1, r9
 800e478:	f7f2 fa10 	bl	800089c <__aeabi_ddiv>
 800e47c:	4602      	mov	r2, r0
 800e47e:	460b      	mov	r3, r1
 800e480:	4610      	mov	r0, r2
 800e482:	4619      	mov	r1, r3
 800e484:	f7f2 fbd8 	bl	8000c38 <__aeabi_d2f>
 800e488:	4603      	mov	r3, r0
		st_Info.f_mot_l3_decconst   = ( (f_fin+st_Info.f_mot_decjerk_v) * (f_fin+st_Info.f_mot_decjerk_v) 
 800e48a:	4a05      	ldr	r2, [pc, #20]	@ (800e4a0 <MOT_setData_MOT_CONST_DEC+0x348>)
 800e48c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e48e:	e01f      	b.n	800e4d0 <MOT_setData_MOT_CONST_DEC+0x378>
 800e490:	55555555 	.word	0x55555555
 800e494:	3fc55555 	.word	0x3fc55555
 800e498:	3db851ec 	.word	0x3db851ec
 800e49c:	3e0255b0 	.word	0x3e0255b0
 800e4a0:	20017b2c 	.word	0x20017b2c
 800e4a4:	20017bcc 	.word	0x20017bcc
 800e4a8:	3fe00000 	.word	0x3fe00000
 800e4ac:	20017bd0 	.word	0x20017bd0
	}else{
		st_Info.f_mot_l3_decjerk    = 0.0;
 800e4b0:	4b16      	ldr	r3, [pc, #88]	@ (800e50c <MOT_setData_MOT_CONST_DEC+0x3b4>)
 800e4b2:	f04f 0200 	mov.w	r2, #0
 800e4b6:	649a      	str	r2, [r3, #72]	@ 0x48
		st_Info.f_mot_l3_accjerk    = 0.0;//
 800e4b8:	4b14      	ldr	r3, [pc, #80]	@ (800e50c <MOT_setData_MOT_CONST_DEC+0x3b4>)
 800e4ba:	f04f 0200 	mov.w	r2, #0
 800e4be:	651a      	str	r2, [r3, #80]	@ 0x50
		st_Info.f_mot_l3_decconst   = 0.0;
 800e4c0:	4b12      	ldr	r3, [pc, #72]	@ (800e50c <MOT_setData_MOT_CONST_DEC+0x3b4>)
 800e4c2:	f04f 0200 	mov.w	r2, #0
 800e4c6:	64da      	str	r2, [r3, #76]	@ 0x4c
		st_Info.f_mot_decjerk_v  	= 0.0;
 800e4c8:	4b10      	ldr	r3, [pc, #64]	@ (800e50c <MOT_setData_MOT_CONST_DEC+0x3b4>)
 800e4ca:	f04f 0200 	mov.w	r2, #0
 800e4ce:	62da      	str	r2, [r3, #44]	@ 0x2c
	}
    f_l3                	= st_Info.f_mot_l3_decjerk + st_Info.f_mot_l3_accjerk + st_Info.f_mot_l3_decconst;    
 800e4d0:	4b0e      	ldr	r3, [pc, #56]	@ (800e50c <MOT_setData_MOT_CONST_DEC+0x3b4>)
 800e4d2:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 800e4d6:	4b0d      	ldr	r3, [pc, #52]	@ (800e50c <MOT_setData_MOT_CONST_DEC+0x3b4>)
 800e4d8:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800e4dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e4e0:	4b0a      	ldr	r3, [pc, #40]	@ (800e50c <MOT_setData_MOT_CONST_DEC+0x3b4>)
 800e4e2:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800e4e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e4ea:	edc7 7a07 	vstr	s15, [r7, #28]
    st_Info.f_mot_l1_2      = st_Info.f_mot_dist - f_l3;                                            // 1+2[m]
 800e4ee:	4b07      	ldr	r3, [pc, #28]	@ (800e50c <MOT_setData_MOT_CONST_DEC+0x3b4>)
 800e4f0:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800e4f4:	edd7 7a07 	vldr	s15, [r7, #28]
 800e4f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e4fc:	4b03      	ldr	r3, [pc, #12]	@ (800e50c <MOT_setData_MOT_CONST_DEC+0x3b4>)
 800e4fe:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
}
 800e502:	bf00      	nop
 800e504:	3728      	adds	r7, #40	@ 0x28
 800e506:	46bd      	mov	sp, r7
 800e508:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e50c:	20017b2c 	.word	0x20017b2c

0800e510 <MOT_setData_MOT_CONST_DEC_CUSTOM>:

void MOT_setData_MOT_CONST_DEC_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 800e510:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e514:	ed2d 8b02 	vpush	{d8}
 800e518:	b08a      	sub	sp, #40	@ 0x28
 800e51a:	af00      	add	r7, sp, #0
 800e51c:	ed87 0a07 	vstr	s0, [r7, #28]
 800e520:	edc7 0a06 	vstr	s1, [r7, #24]
 800e524:	4603      	mov	r3, r0
 800e526:	75fb      	strb	r3, [r7, #23]
	float			f_1blockDist;				// 1[m]
	float			f_accTime;

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 800e528:	7dfb      	ldrb	r3, [r7, #23]
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d104      	bne.n	800e538 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x28>
		f_1blockDist = BLOCK;
 800e52e:	4b01      	ldr	r3, [pc, #4]	@ (800e534 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x24>)
 800e530:	627b      	str	r3, [r7, #36]	@ 0x24
 800e532:	e003      	b.n	800e53c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x2c>
 800e534:	3db851ec 	.word	0x3db851ec
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800e538:	4bd5      	ldr	r3, [pc, #852]	@ (800e890 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x380>)
 800e53a:	627b      	str	r3, [r7, #36]	@ 0x24
	}
	//jerk
	st_Info.f_mot_jerk		= MOT_getJerk();
 800e53c:	f7fd fe19 	bl	800c172 <MOT_getJerk>
 800e540:	eef0 7a40 	vmov.f32	s15, s0
 800e544:	4bd3      	ldr	r3, [pc, #844]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e546:	edc3 7a01 	vstr	s15, [r3, #4]

	/*  */
	st_Info.f_mot_now		= f_MotNowSpeed;									// 
 800e54a:	4bd3      	ldr	r3, [pc, #844]	@ (800e898 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x388>)
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	4ad1      	ldr	r2, [pc, #836]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e550:	61d3      	str	r3, [r2, #28]
	st_Info.f_mot_trgt		= f_MotNowSpeed;									// 
 800e552:	4bd1      	ldr	r3, [pc, #836]	@ (800e898 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x388>)
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	4acf      	ldr	r2, [pc, #828]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e558:	6213      	str	r3, [r2, #32]
	st_Info.f_mot_last		= f_fin;															// 
 800e55a:	4ace      	ldr	r2, [pc, #824]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e55c:	69bb      	ldr	r3, [r7, #24]
 800e55e:	6253      	str	r3, [r2, #36]	@ 0x24

	/*  */
	st_Info.f_mot_dist		= f_num * f_1blockDist;									// [mm]
 800e560:	ed97 7a07 	vldr	s14, [r7, #28]
 800e564:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800e568:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e56c:	4bc9      	ldr	r3, [pc, #804]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e56e:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	/*  */
	st_Info.f_mot_trgtAcc1 		= 0;																// 1[mm/s^2]()
 800e572:	4bc8      	ldr	r3, [pc, #800]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e574:	f04f 0200 	mov.w	r2, #0
 800e578:	609a      	str	r2, [r3, #8]
//	st_Info.f_mot_acc3 		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_mot_dist - MOT_MOVE_ST_MIN ) * 2.0 ) * -1.0;	// 3[mm/s^2]
	st_Info.f_mot_trgtAcc3		= sqrt(6.0*st_Info.f_mot_jerk*(( st_Info.f_mot_dist - MOT_MOVE_ST_MIN ) - f_MotNowSpeed*MOT_getAcc3()/st_Info.f_mot_jerk)
 800e57a:	4bc6      	ldr	r3, [pc, #792]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e57c:	685b      	ldr	r3, [r3, #4]
 800e57e:	4618      	mov	r0, r3
 800e580:	f7f2 f80a 	bl	8000598 <__aeabi_f2d>
 800e584:	f04f 0200 	mov.w	r2, #0
 800e588:	4bc4      	ldr	r3, [pc, #784]	@ (800e89c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x38c>)
 800e58a:	f7f2 f85d 	bl	8000648 <__aeabi_dmul>
 800e58e:	4602      	mov	r2, r0
 800e590:	460b      	mov	r3, r1
 800e592:	e9c7 2300 	strd	r2, r3, [r7]
 800e596:	4bbf      	ldr	r3, [pc, #764]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e59a:	4618      	mov	r0, r3
 800e59c:	f7f1 fffc 	bl	8000598 <__aeabi_f2d>
 800e5a0:	a3b7      	add	r3, pc, #732	@ (adr r3, 800e880 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x370>)
 800e5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5a6:	f7f1 fe97 	bl	80002d8 <__aeabi_dsub>
 800e5aa:	4602      	mov	r2, r0
 800e5ac:	460b      	mov	r3, r1
 800e5ae:	4614      	mov	r4, r2
 800e5b0:	461d      	mov	r5, r3
 800e5b2:	f7fd fdd2 	bl	800c15a <MOT_getAcc3>
 800e5b6:	eeb0 7a40 	vmov.f32	s14, s0
 800e5ba:	4bb7      	ldr	r3, [pc, #732]	@ (800e898 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x388>)
 800e5bc:	edd3 7a00 	vldr	s15, [r3]
 800e5c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e5c4:	4bb3      	ldr	r3, [pc, #716]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e5c6:	edd3 7a01 	vldr	s15, [r3, #4]
 800e5ca:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800e5ce:	ee16 0a90 	vmov	r0, s13
 800e5d2:	f7f1 ffe1 	bl	8000598 <__aeabi_f2d>
 800e5d6:	4602      	mov	r2, r0
 800e5d8:	460b      	mov	r3, r1
 800e5da:	4620      	mov	r0, r4
 800e5dc:	4629      	mov	r1, r5
 800e5de:	f7f1 fe7b 	bl	80002d8 <__aeabi_dsub>
 800e5e2:	4602      	mov	r2, r0
 800e5e4:	460b      	mov	r3, r1
 800e5e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e5ea:	f7f2 f82d 	bl	8000648 <__aeabi_dmul>
 800e5ee:	4602      	mov	r2, r0
 800e5f0:	460b      	mov	r3, r1
 800e5f2:	4614      	mov	r4, r2
 800e5f4:	461d      	mov	r5, r3
								/((MOT_getAcc3()/st_Info.f_mot_jerk)*(MOT_getAcc3()/st_Info.f_mot_jerk)));
 800e5f6:	f7fd fdb0 	bl	800c15a <MOT_getAcc3>
 800e5fa:	eeb0 7a40 	vmov.f32	s14, s0
 800e5fe:	4ba5      	ldr	r3, [pc, #660]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e600:	edd3 7a01 	vldr	s15, [r3, #4]
 800e604:	ee87 8a27 	vdiv.f32	s16, s14, s15
 800e608:	f7fd fda7 	bl	800c15a <MOT_getAcc3>
 800e60c:	eef0 6a40 	vmov.f32	s13, s0
 800e610:	4ba0      	ldr	r3, [pc, #640]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e612:	ed93 7a01 	vldr	s14, [r3, #4]
 800e616:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e61a:	ee68 7a27 	vmul.f32	s15, s16, s15
 800e61e:	ee17 0a90 	vmov	r0, s15
 800e622:	f7f1 ffb9 	bl	8000598 <__aeabi_f2d>
 800e626:	4602      	mov	r2, r0
 800e628:	460b      	mov	r3, r1
	st_Info.f_mot_trgtAcc3		= sqrt(6.0*st_Info.f_mot_jerk*(( st_Info.f_mot_dist - MOT_MOVE_ST_MIN ) - f_MotNowSpeed*MOT_getAcc3()/st_Info.f_mot_jerk)
 800e62a:	4620      	mov	r0, r4
 800e62c:	4629      	mov	r1, r5
 800e62e:	f7f2 f935 	bl	800089c <__aeabi_ddiv>
 800e632:	4602      	mov	r2, r0
 800e634:	460b      	mov	r3, r1
 800e636:	ec43 2b17 	vmov	d7, r2, r3
 800e63a:	eeb0 0a47 	vmov.f32	s0, s14
 800e63e:	eef0 0a67 	vmov.f32	s1, s15
 800e642:	f00d fa65 	bl	801bb10 <sqrt>
 800e646:	ec53 2b10 	vmov	r2, r3, d0
 800e64a:	4610      	mov	r0, r2
 800e64c:	4619      	mov	r1, r3
 800e64e:	f7f2 faf3 	bl	8000c38 <__aeabi_d2f>
 800e652:	4603      	mov	r3, r0
 800e654:	4a8f      	ldr	r2, [pc, #572]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e656:	60d3      	str	r3, [r2, #12]

	/*  */
	st_Info.f_mot_l1		= 0;																// 1[m]
 800e658:	4b8e      	ldr	r3, [pc, #568]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e65a:	f04f 0200 	mov.w	r2, #0
 800e65e:	635a      	str	r2, [r3, #52]	@ 0x34

	f_accTime					= st_Info.f_mot_trgtAcc3/st_Info.f_mot_jerk;
 800e660:	4b8c      	ldr	r3, [pc, #560]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e662:	edd3 6a03 	vldr	s13, [r3, #12]
 800e666:	4b8b      	ldr	r3, [pc, #556]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e668:	ed93 7a01 	vldr	s14, [r3, #4]
 800e66c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e670:	edc7 7a08 	vstr	s15, [r7, #32]

	st_Info.f_mot_decjerk_v		= 1.0/2.0*st_Info.f_mot_jerk*f_accTime*f_accTime;//
 800e674:	4b87      	ldr	r3, [pc, #540]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e676:	685b      	ldr	r3, [r3, #4]
 800e678:	4618      	mov	r0, r3
 800e67a:	f7f1 ff8d 	bl	8000598 <__aeabi_f2d>
 800e67e:	f04f 0200 	mov.w	r2, #0
 800e682:	4b87      	ldr	r3, [pc, #540]	@ (800e8a0 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x390>)
 800e684:	f7f1 ffe0 	bl	8000648 <__aeabi_dmul>
 800e688:	4602      	mov	r2, r0
 800e68a:	460b      	mov	r3, r1
 800e68c:	4614      	mov	r4, r2
 800e68e:	461d      	mov	r5, r3
 800e690:	6a38      	ldr	r0, [r7, #32]
 800e692:	f7f1 ff81 	bl	8000598 <__aeabi_f2d>
 800e696:	4602      	mov	r2, r0
 800e698:	460b      	mov	r3, r1
 800e69a:	4620      	mov	r0, r4
 800e69c:	4629      	mov	r1, r5
 800e69e:	f7f1 ffd3 	bl	8000648 <__aeabi_dmul>
 800e6a2:	4602      	mov	r2, r0
 800e6a4:	460b      	mov	r3, r1
 800e6a6:	4614      	mov	r4, r2
 800e6a8:	461d      	mov	r5, r3
 800e6aa:	6a38      	ldr	r0, [r7, #32]
 800e6ac:	f7f1 ff74 	bl	8000598 <__aeabi_f2d>
 800e6b0:	4602      	mov	r2, r0
 800e6b2:	460b      	mov	r3, r1
 800e6b4:	4620      	mov	r0, r4
 800e6b6:	4629      	mov	r1, r5
 800e6b8:	f7f1 ffc6 	bl	8000648 <__aeabi_dmul>
 800e6bc:	4602      	mov	r2, r0
 800e6be:	460b      	mov	r3, r1
 800e6c0:	4610      	mov	r0, r2
 800e6c2:	4619      	mov	r1, r3
 800e6c4:	f7f2 fab8 	bl	8000c38 <__aeabi_d2f>
 800e6c8:	4603      	mov	r3, r0
 800e6ca:	4a72      	ldr	r2, [pc, #456]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e6cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
	if((f_MotNowSpeed- f_fin)!=0){
 800e6ce:	4b72      	ldr	r3, [pc, #456]	@ (800e898 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x388>)
 800e6d0:	ed93 7a00 	vldr	s14, [r3]
 800e6d4:	edd7 7a06 	vldr	s15, [r7, #24]
 800e6d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e6dc:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e6e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6e4:	f000 8131 	beq.w	800e94a <MOT_setData_MOT_CONST_DEC_CUSTOM+0x43a>
		st_Info.f_mot_l3_decjerk    = 1.0/6.0*st_Info.f_mot_jerk*(-1.0)*f_accTime*f_accTime*f_accTime + f_MotNowSpeed*f_accTime;
 800e6e8:	4b6a      	ldr	r3, [pc, #424]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e6ea:	685b      	ldr	r3, [r3, #4]
 800e6ec:	4618      	mov	r0, r3
 800e6ee:	f7f1 ff53 	bl	8000598 <__aeabi_f2d>
 800e6f2:	a365      	add	r3, pc, #404	@ (adr r3, 800e888 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x378>)
 800e6f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6f8:	f7f1 ffa6 	bl	8000648 <__aeabi_dmul>
 800e6fc:	4602      	mov	r2, r0
 800e6fe:	460b      	mov	r3, r1
 800e700:	60ba      	str	r2, [r7, #8]
 800e702:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800e706:	60fb      	str	r3, [r7, #12]
 800e708:	6a38      	ldr	r0, [r7, #32]
 800e70a:	f7f1 ff45 	bl	8000598 <__aeabi_f2d>
 800e70e:	4602      	mov	r2, r0
 800e710:	460b      	mov	r3, r1
 800e712:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e716:	f7f1 ff97 	bl	8000648 <__aeabi_dmul>
 800e71a:	4602      	mov	r2, r0
 800e71c:	460b      	mov	r3, r1
 800e71e:	4614      	mov	r4, r2
 800e720:	461d      	mov	r5, r3
 800e722:	6a38      	ldr	r0, [r7, #32]
 800e724:	f7f1 ff38 	bl	8000598 <__aeabi_f2d>
 800e728:	4602      	mov	r2, r0
 800e72a:	460b      	mov	r3, r1
 800e72c:	4620      	mov	r0, r4
 800e72e:	4629      	mov	r1, r5
 800e730:	f7f1 ff8a 	bl	8000648 <__aeabi_dmul>
 800e734:	4602      	mov	r2, r0
 800e736:	460b      	mov	r3, r1
 800e738:	4614      	mov	r4, r2
 800e73a:	461d      	mov	r5, r3
 800e73c:	6a38      	ldr	r0, [r7, #32]
 800e73e:	f7f1 ff2b 	bl	8000598 <__aeabi_f2d>
 800e742:	4602      	mov	r2, r0
 800e744:	460b      	mov	r3, r1
 800e746:	4620      	mov	r0, r4
 800e748:	4629      	mov	r1, r5
 800e74a:	f7f1 ff7d 	bl	8000648 <__aeabi_dmul>
 800e74e:	4602      	mov	r2, r0
 800e750:	460b      	mov	r3, r1
 800e752:	4614      	mov	r4, r2
 800e754:	461d      	mov	r5, r3
 800e756:	4b50      	ldr	r3, [pc, #320]	@ (800e898 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x388>)
 800e758:	ed93 7a00 	vldr	s14, [r3]
 800e75c:	edd7 7a08 	vldr	s15, [r7, #32]
 800e760:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e764:	ee17 0a90 	vmov	r0, s15
 800e768:	f7f1 ff16 	bl	8000598 <__aeabi_f2d>
 800e76c:	4602      	mov	r2, r0
 800e76e:	460b      	mov	r3, r1
 800e770:	4620      	mov	r0, r4
 800e772:	4629      	mov	r1, r5
 800e774:	f7f1 fdb2 	bl	80002dc <__adddf3>
 800e778:	4602      	mov	r2, r0
 800e77a:	460b      	mov	r3, r1
 800e77c:	4610      	mov	r0, r2
 800e77e:	4619      	mov	r1, r3
 800e780:	f7f2 fa5a 	bl	8000c38 <__aeabi_d2f>
 800e784:	4603      	mov	r3, r0
 800e786:	4a43      	ldr	r2, [pc, #268]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e788:	6493      	str	r3, [r2, #72]	@ 0x48
		st_Info.f_mot_l3_accjerk    = 1.0/6.0*st_Info.f_mot_jerk*f_accTime*f_accTime*f_accTime + (f_fin+st_Info.f_mot_decjerk_v)*f_accTime + 1.0/2.0*st_Info.f_mot_trgtAcc3*(-1.0)*f_accTime*f_accTime;//
 800e78a:	4b42      	ldr	r3, [pc, #264]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e78c:	685b      	ldr	r3, [r3, #4]
 800e78e:	4618      	mov	r0, r3
 800e790:	f7f1 ff02 	bl	8000598 <__aeabi_f2d>
 800e794:	a33c      	add	r3, pc, #240	@ (adr r3, 800e888 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x378>)
 800e796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e79a:	f7f1 ff55 	bl	8000648 <__aeabi_dmul>
 800e79e:	4602      	mov	r2, r0
 800e7a0:	460b      	mov	r3, r1
 800e7a2:	4614      	mov	r4, r2
 800e7a4:	461d      	mov	r5, r3
 800e7a6:	6a38      	ldr	r0, [r7, #32]
 800e7a8:	f7f1 fef6 	bl	8000598 <__aeabi_f2d>
 800e7ac:	4602      	mov	r2, r0
 800e7ae:	460b      	mov	r3, r1
 800e7b0:	4620      	mov	r0, r4
 800e7b2:	4629      	mov	r1, r5
 800e7b4:	f7f1 ff48 	bl	8000648 <__aeabi_dmul>
 800e7b8:	4602      	mov	r2, r0
 800e7ba:	460b      	mov	r3, r1
 800e7bc:	4614      	mov	r4, r2
 800e7be:	461d      	mov	r5, r3
 800e7c0:	6a38      	ldr	r0, [r7, #32]
 800e7c2:	f7f1 fee9 	bl	8000598 <__aeabi_f2d>
 800e7c6:	4602      	mov	r2, r0
 800e7c8:	460b      	mov	r3, r1
 800e7ca:	4620      	mov	r0, r4
 800e7cc:	4629      	mov	r1, r5
 800e7ce:	f7f1 ff3b 	bl	8000648 <__aeabi_dmul>
 800e7d2:	4602      	mov	r2, r0
 800e7d4:	460b      	mov	r3, r1
 800e7d6:	4614      	mov	r4, r2
 800e7d8:	461d      	mov	r5, r3
 800e7da:	6a38      	ldr	r0, [r7, #32]
 800e7dc:	f7f1 fedc 	bl	8000598 <__aeabi_f2d>
 800e7e0:	4602      	mov	r2, r0
 800e7e2:	460b      	mov	r3, r1
 800e7e4:	4620      	mov	r0, r4
 800e7e6:	4629      	mov	r1, r5
 800e7e8:	f7f1 ff2e 	bl	8000648 <__aeabi_dmul>
 800e7ec:	4602      	mov	r2, r0
 800e7ee:	460b      	mov	r3, r1
 800e7f0:	4614      	mov	r4, r2
 800e7f2:	461d      	mov	r5, r3
 800e7f4:	4b27      	ldr	r3, [pc, #156]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e7f6:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800e7fa:	edd7 7a06 	vldr	s15, [r7, #24]
 800e7fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 800e802:	edd7 7a08 	vldr	s15, [r7, #32]
 800e806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e80a:	ee17 0a90 	vmov	r0, s15
 800e80e:	f7f1 fec3 	bl	8000598 <__aeabi_f2d>
 800e812:	4602      	mov	r2, r0
 800e814:	460b      	mov	r3, r1
 800e816:	4620      	mov	r0, r4
 800e818:	4629      	mov	r1, r5
 800e81a:	f7f1 fd5f 	bl	80002dc <__adddf3>
 800e81e:	4602      	mov	r2, r0
 800e820:	460b      	mov	r3, r1
 800e822:	4614      	mov	r4, r2
 800e824:	461d      	mov	r5, r3
 800e826:	4b1b      	ldr	r3, [pc, #108]	@ (800e894 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x384>)
 800e828:	68db      	ldr	r3, [r3, #12]
 800e82a:	4618      	mov	r0, r3
 800e82c:	f7f1 feb4 	bl	8000598 <__aeabi_f2d>
 800e830:	f04f 0200 	mov.w	r2, #0
 800e834:	4b1a      	ldr	r3, [pc, #104]	@ (800e8a0 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x390>)
 800e836:	f7f1 ff07 	bl	8000648 <__aeabi_dmul>
 800e83a:	4602      	mov	r2, r0
 800e83c:	460b      	mov	r3, r1
 800e83e:	4692      	mov	sl, r2
 800e840:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 800e844:	6a38      	ldr	r0, [r7, #32]
 800e846:	f7f1 fea7 	bl	8000598 <__aeabi_f2d>
 800e84a:	4602      	mov	r2, r0
 800e84c:	460b      	mov	r3, r1
 800e84e:	4650      	mov	r0, sl
 800e850:	4659      	mov	r1, fp
 800e852:	f7f1 fef9 	bl	8000648 <__aeabi_dmul>
 800e856:	4602      	mov	r2, r0
 800e858:	460b      	mov	r3, r1
 800e85a:	4692      	mov	sl, r2
 800e85c:	469b      	mov	fp, r3
 800e85e:	6a38      	ldr	r0, [r7, #32]
 800e860:	f7f1 fe9a 	bl	8000598 <__aeabi_f2d>
 800e864:	4602      	mov	r2, r0
 800e866:	460b      	mov	r3, r1
 800e868:	4650      	mov	r0, sl
 800e86a:	4659      	mov	r1, fp
 800e86c:	f7f1 feec 	bl	8000648 <__aeabi_dmul>
 800e870:	4602      	mov	r2, r0
 800e872:	460b      	mov	r3, r1
 800e874:	4620      	mov	r0, r4
 800e876:	4629      	mov	r1, r5
 800e878:	f7f1 fd30 	bl	80002dc <__adddf3>
 800e87c:	e012      	b.n	800e8a4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x394>
 800e87e:	bf00      	nop
 800e880:	47ae147b 	.word	0x47ae147b
 800e884:	3f847ae1 	.word	0x3f847ae1
 800e888:	55555555 	.word	0x55555555
 800e88c:	3fc55555 	.word	0x3fc55555
 800e890:	3e0255b0 	.word	0x3e0255b0
 800e894:	20017b2c 	.word	0x20017b2c
 800e898:	20017bcc 	.word	0x20017bcc
 800e89c:	40180000 	.word	0x40180000
 800e8a0:	3fe00000 	.word	0x3fe00000
 800e8a4:	4602      	mov	r2, r0
 800e8a6:	460b      	mov	r3, r1
 800e8a8:	4610      	mov	r0, r2
 800e8aa:	4619      	mov	r1, r3
 800e8ac:	f7f2 f9c4 	bl	8000c38 <__aeabi_d2f>
 800e8b0:	4603      	mov	r3, r0
 800e8b2:	4a3a      	ldr	r2, [pc, #232]	@ (800e99c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x48c>)
 800e8b4:	6513      	str	r3, [r2, #80]	@ 0x50
		st_Info.f_mot_l3_decconst	= ((f_fin-st_Info.f_mot_decjerk_v)*(f_fin-st_Info.f_mot_decjerk_v)
 800e8b6:	4b39      	ldr	r3, [pc, #228]	@ (800e99c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x48c>)
 800e8b8:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800e8bc:	ed97 7a06 	vldr	s14, [r7, #24]
 800e8c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e8c4:	4b35      	ldr	r3, [pc, #212]	@ (800e99c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x48c>)
 800e8c6:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800e8ca:	edd7 6a06 	vldr	s13, [r7, #24]
 800e8ce:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800e8d2:	ee27 7a27 	vmul.f32	s14, s14, s15
										-(f_MotNowSpeed+st_Info.f_mot_decjerk_v)*(f_MotNowSpeed+st_Info.f_mot_decjerk_v))
 800e8d6:	4b31      	ldr	r3, [pc, #196]	@ (800e99c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x48c>)
 800e8d8:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800e8dc:	4b30      	ldr	r3, [pc, #192]	@ (800e9a0 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x490>)
 800e8de:	edd3 7a00 	vldr	s15, [r3]
 800e8e2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800e8e6:	4b2d      	ldr	r3, [pc, #180]	@ (800e99c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x48c>)
 800e8e8:	ed93 6a0b 	vldr	s12, [r3, #44]	@ 0x2c
 800e8ec:	4b2c      	ldr	r3, [pc, #176]	@ (800e9a0 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x490>)
 800e8ee:	edd3 7a00 	vldr	s15, [r3]
 800e8f2:	ee76 7a27 	vadd.f32	s15, s12, s15
 800e8f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e8fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e8fe:	ee17 0a90 	vmov	r0, s15
 800e902:	f7f1 fe49 	bl	8000598 <__aeabi_f2d>
 800e906:	4604      	mov	r4, r0
 800e908:	460d      	mov	r5, r1
										/( st_Info.f_mot_trgtAcc3 * (-1.0) * 2.0 );
 800e90a:	4b24      	ldr	r3, [pc, #144]	@ (800e99c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x48c>)
 800e90c:	68db      	ldr	r3, [r3, #12]
 800e90e:	4618      	mov	r0, r3
 800e910:	f7f1 fe42 	bl	8000598 <__aeabi_f2d>
 800e914:	4602      	mov	r2, r0
 800e916:	460b      	mov	r3, r1
 800e918:	4690      	mov	r8, r2
 800e91a:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 800e91e:	4642      	mov	r2, r8
 800e920:	464b      	mov	r3, r9
 800e922:	4640      	mov	r0, r8
 800e924:	4649      	mov	r1, r9
 800e926:	f7f1 fcd9 	bl	80002dc <__adddf3>
 800e92a:	4602      	mov	r2, r0
 800e92c:	460b      	mov	r3, r1
 800e92e:	4620      	mov	r0, r4
 800e930:	4629      	mov	r1, r5
 800e932:	f7f1 ffb3 	bl	800089c <__aeabi_ddiv>
 800e936:	4602      	mov	r2, r0
 800e938:	460b      	mov	r3, r1
 800e93a:	4610      	mov	r0, r2
 800e93c:	4619      	mov	r1, r3
 800e93e:	f7f2 f97b 	bl	8000c38 <__aeabi_d2f>
 800e942:	4603      	mov	r3, r0
		st_Info.f_mot_l3_decconst	= ((f_fin-st_Info.f_mot_decjerk_v)*(f_fin-st_Info.f_mot_decjerk_v)
 800e944:	4a15      	ldr	r2, [pc, #84]	@ (800e99c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x48c>)
 800e946:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e948:	e00b      	b.n	800e962 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x452>
	}else{
		st_Info.f_mot_l3_decjerk    = 0.0;
 800e94a:	4b14      	ldr	r3, [pc, #80]	@ (800e99c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x48c>)
 800e94c:	f04f 0200 	mov.w	r2, #0
 800e950:	649a      	str	r2, [r3, #72]	@ 0x48
		st_Info.f_mot_l3_accjerk    = 0.0;//
 800e952:	4b12      	ldr	r3, [pc, #72]	@ (800e99c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x48c>)
 800e954:	f04f 0200 	mov.w	r2, #0
 800e958:	651a      	str	r2, [r3, #80]	@ 0x50
		st_Info.f_mot_l3_decconst	= 0.0;
 800e95a:	4b10      	ldr	r3, [pc, #64]	@ (800e99c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x48c>)
 800e95c:	f04f 0200 	mov.w	r2, #0
 800e960:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
//	st_Info.f_mot_l1			= st_Info.f_mot_l3_accjerk*2.0 + st_Info.f_mot_l3_accconst;


	st_Info.f_mot_l1_2		= st_Info.f_mot_dist - (st_Info.f_mot_l3_decjerk + st_Info.f_mot_l3_accjerk + st_Info.f_mot_l3_decconst);			// 1-2[m]
 800e962:	4b0e      	ldr	r3, [pc, #56]	@ (800e99c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x48c>)
 800e964:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800e968:	4b0c      	ldr	r3, [pc, #48]	@ (800e99c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x48c>)
 800e96a:	edd3 6a12 	vldr	s13, [r3, #72]	@ 0x48
 800e96e:	4b0b      	ldr	r3, [pc, #44]	@ (800e99c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x48c>)
 800e970:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800e974:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800e978:	4b08      	ldr	r3, [pc, #32]	@ (800e99c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x48c>)
 800e97a:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800e97e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e982:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e986:	4b05      	ldr	r3, [pc, #20]	@ (800e99c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x48c>)
 800e988:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
}
 800e98c:	bf00      	nop
 800e98e:	3728      	adds	r7, #40	@ 0x28
 800e990:	46bd      	mov	sp, r7
 800e992:	ecbd 8b02 	vpop	{d8}
 800e996:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e99a:	bf00      	nop
 800e99c:	20017b2c 	.word	0x20017b2c
 800e9a0:	20017bcc 	.word	0x20017bcc
 800e9a4:	00000000 	.word	0x00000000

0800e9a8 <MOT_getStType>:

enMOT_ST_TYPE MOT_getStType( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 800e9a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e9ac:	b09e      	sub	sp, #120	@ 0x78
 800e9ae:	af00      	add	r7, sp, #0
 800e9b0:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
 800e9b4:	edc7 0a10 	vstr	s1, [r7, #64]	@ 0x40
 800e9b8:	4603      	mov	r3, r0
 800e9ba:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	float f_l_acc_accConst;
	float f_l_acc_decJerk;
	float f_v_accJerk;

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 800e9be:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d108      	bne.n	800e9d8 <MOT_getStType+0x30>
		f_total	= f_num * BLOCK;
 800e9c6:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800e9ca:	ed9f 7acf 	vldr	s14, [pc, #828]	@ 800ed08 <MOT_getStType+0x360>
 800e9ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e9d2:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
 800e9d6:	e007      	b.n	800e9e8 <MOT_getStType+0x40>
	}
	else{									// 
		f_total	= f_num * BLOCK_SKEW;
 800e9d8:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800e9dc:	ed9f 7acb 	vldr	s14, [pc, #812]	@ 800ed0c <MOT_getStType+0x364>
 800e9e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e9e4:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
	}

	f_Jerk		= MOT_getJerk();
 800e9e8:	f7fd fbc3 	bl	800c172 <MOT_getJerk>
 800e9ec:	ed87 0a1c 	vstr	s0, [r7, #112]	@ 0x70
	f_acc1		= MOT_getAcc1();
 800e9f0:	f7fd fba7 	bl	800c142 <MOT_getAcc1>
 800e9f4:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
	f_acc3		= MOT_getAcc3();
 800e9f8:	f7fd fbaf 	bl	800c15a <MOT_getAcc3>
 800e9fc:	ed87 0a1a 	vstr	s0, [r7, #104]	@ 0x68
//	f_acc1		= MOT_getAcc1();				// 1[mm/s^2]
//	f_t1		= f_v1Div / f_acc1;

//	f_l1 = ( f_MotNowSpeed + f_fin ) * 0.5f * f_t1;

	f_accTime			= f_acc1/f_Jerk;
 800ea00:	edd7 6a1b 	vldr	s13, [r7, #108]	@ 0x6c
 800ea04:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 800ea08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ea0c:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
	f_v_accJerk			= 1.0/2.0*f_Jerk*f_accTime*f_accTime;
 800ea10:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800ea12:	f7f1 fdc1 	bl	8000598 <__aeabi_f2d>
 800ea16:	f04f 0200 	mov.w	r2, #0
 800ea1a:	4bbd      	ldr	r3, [pc, #756]	@ (800ed10 <MOT_getStType+0x368>)
 800ea1c:	f7f1 fe14 	bl	8000648 <__aeabi_dmul>
 800ea20:	4602      	mov	r2, r0
 800ea22:	460b      	mov	r3, r1
 800ea24:	4614      	mov	r4, r2
 800ea26:	461d      	mov	r5, r3
 800ea28:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800ea2a:	f7f1 fdb5 	bl	8000598 <__aeabi_f2d>
 800ea2e:	4602      	mov	r2, r0
 800ea30:	460b      	mov	r3, r1
 800ea32:	4620      	mov	r0, r4
 800ea34:	4629      	mov	r1, r5
 800ea36:	f7f1 fe07 	bl	8000648 <__aeabi_dmul>
 800ea3a:	4602      	mov	r2, r0
 800ea3c:	460b      	mov	r3, r1
 800ea3e:	4614      	mov	r4, r2
 800ea40:	461d      	mov	r5, r3
 800ea42:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800ea44:	f7f1 fda8 	bl	8000598 <__aeabi_f2d>
 800ea48:	4602      	mov	r2, r0
 800ea4a:	460b      	mov	r3, r1
 800ea4c:	4620      	mov	r0, r4
 800ea4e:	4629      	mov	r1, r5
 800ea50:	f7f1 fdfa 	bl	8000648 <__aeabi_dmul>
 800ea54:	4602      	mov	r2, r0
 800ea56:	460b      	mov	r3, r1
 800ea58:	4610      	mov	r0, r2
 800ea5a:	4619      	mov	r1, r3
 800ea5c:	f7f2 f8ec 	bl	8000c38 <__aeabi_d2f>
 800ea60:	4603      	mov	r3, r0
 800ea62:	663b      	str	r3, [r7, #96]	@ 0x60
	f_l_acc_accJerk		= 1.0/6.0*st_Info.f_mot_jerk*f_accTime*f_accTime*f_accTime + f_MotNowSpeed*f_accTime;
 800ea64:	4bab      	ldr	r3, [pc, #684]	@ (800ed14 <MOT_getStType+0x36c>)
 800ea66:	685b      	ldr	r3, [r3, #4]
 800ea68:	4618      	mov	r0, r3
 800ea6a:	f7f1 fd95 	bl	8000598 <__aeabi_f2d>
 800ea6e:	a3a0      	add	r3, pc, #640	@ (adr r3, 800ecf0 <MOT_getStType+0x348>)
 800ea70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea74:	f7f1 fde8 	bl	8000648 <__aeabi_dmul>
 800ea78:	4602      	mov	r2, r0
 800ea7a:	460b      	mov	r3, r1
 800ea7c:	4614      	mov	r4, r2
 800ea7e:	461d      	mov	r5, r3
 800ea80:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800ea82:	f7f1 fd89 	bl	8000598 <__aeabi_f2d>
 800ea86:	4602      	mov	r2, r0
 800ea88:	460b      	mov	r3, r1
 800ea8a:	4620      	mov	r0, r4
 800ea8c:	4629      	mov	r1, r5
 800ea8e:	f7f1 fddb 	bl	8000648 <__aeabi_dmul>
 800ea92:	4602      	mov	r2, r0
 800ea94:	460b      	mov	r3, r1
 800ea96:	4614      	mov	r4, r2
 800ea98:	461d      	mov	r5, r3
 800ea9a:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800ea9c:	f7f1 fd7c 	bl	8000598 <__aeabi_f2d>
 800eaa0:	4602      	mov	r2, r0
 800eaa2:	460b      	mov	r3, r1
 800eaa4:	4620      	mov	r0, r4
 800eaa6:	4629      	mov	r1, r5
 800eaa8:	f7f1 fdce 	bl	8000648 <__aeabi_dmul>
 800eaac:	4602      	mov	r2, r0
 800eaae:	460b      	mov	r3, r1
 800eab0:	4614      	mov	r4, r2
 800eab2:	461d      	mov	r5, r3
 800eab4:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800eab6:	f7f1 fd6f 	bl	8000598 <__aeabi_f2d>
 800eaba:	4602      	mov	r2, r0
 800eabc:	460b      	mov	r3, r1
 800eabe:	4620      	mov	r0, r4
 800eac0:	4629      	mov	r1, r5
 800eac2:	f7f1 fdc1 	bl	8000648 <__aeabi_dmul>
 800eac6:	4602      	mov	r2, r0
 800eac8:	460b      	mov	r3, r1
 800eaca:	4614      	mov	r4, r2
 800eacc:	461d      	mov	r5, r3
 800eace:	4b92      	ldr	r3, [pc, #584]	@ (800ed18 <MOT_getStType+0x370>)
 800ead0:	ed93 7a00 	vldr	s14, [r3]
 800ead4:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800ead8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eadc:	ee17 0a90 	vmov	r0, s15
 800eae0:	f7f1 fd5a 	bl	8000598 <__aeabi_f2d>
 800eae4:	4602      	mov	r2, r0
 800eae6:	460b      	mov	r3, r1
 800eae8:	4620      	mov	r0, r4
 800eaea:	4629      	mov	r1, r5
 800eaec:	f7f1 fbf6 	bl	80002dc <__adddf3>
 800eaf0:	4602      	mov	r2, r0
 800eaf2:	460b      	mov	r3, r1
 800eaf4:	4610      	mov	r0, r2
 800eaf6:	4619      	mov	r1, r3
 800eaf8:	f7f2 f89e 	bl	8000c38 <__aeabi_d2f>
 800eafc:	4603      	mov	r3, r0
 800eafe:	65fb      	str	r3, [r7, #92]	@ 0x5c
	f_l_acc_decJerk		= 1.0/6.0*st_Info.f_mot_jerk*f_accTime*f_accTime*f_accTime + (f_fin-f_v_accJerk)*f_accTime + 1.0/2.0*f_acc1*f_accTime*f_accTime;
 800eb00:	4b84      	ldr	r3, [pc, #528]	@ (800ed14 <MOT_getStType+0x36c>)
 800eb02:	685b      	ldr	r3, [r3, #4]
 800eb04:	4618      	mov	r0, r3
 800eb06:	f7f1 fd47 	bl	8000598 <__aeabi_f2d>
 800eb0a:	a379      	add	r3, pc, #484	@ (adr r3, 800ecf0 <MOT_getStType+0x348>)
 800eb0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb10:	f7f1 fd9a 	bl	8000648 <__aeabi_dmul>
 800eb14:	4602      	mov	r2, r0
 800eb16:	460b      	mov	r3, r1
 800eb18:	4614      	mov	r4, r2
 800eb1a:	461d      	mov	r5, r3
 800eb1c:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800eb1e:	f7f1 fd3b 	bl	8000598 <__aeabi_f2d>
 800eb22:	4602      	mov	r2, r0
 800eb24:	460b      	mov	r3, r1
 800eb26:	4620      	mov	r0, r4
 800eb28:	4629      	mov	r1, r5
 800eb2a:	f7f1 fd8d 	bl	8000648 <__aeabi_dmul>
 800eb2e:	4602      	mov	r2, r0
 800eb30:	460b      	mov	r3, r1
 800eb32:	4614      	mov	r4, r2
 800eb34:	461d      	mov	r5, r3
 800eb36:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800eb38:	f7f1 fd2e 	bl	8000598 <__aeabi_f2d>
 800eb3c:	4602      	mov	r2, r0
 800eb3e:	460b      	mov	r3, r1
 800eb40:	4620      	mov	r0, r4
 800eb42:	4629      	mov	r1, r5
 800eb44:	f7f1 fd80 	bl	8000648 <__aeabi_dmul>
 800eb48:	4602      	mov	r2, r0
 800eb4a:	460b      	mov	r3, r1
 800eb4c:	4614      	mov	r4, r2
 800eb4e:	461d      	mov	r5, r3
 800eb50:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800eb52:	f7f1 fd21 	bl	8000598 <__aeabi_f2d>
 800eb56:	4602      	mov	r2, r0
 800eb58:	460b      	mov	r3, r1
 800eb5a:	4620      	mov	r0, r4
 800eb5c:	4629      	mov	r1, r5
 800eb5e:	f7f1 fd73 	bl	8000648 <__aeabi_dmul>
 800eb62:	4602      	mov	r2, r0
 800eb64:	460b      	mov	r3, r1
 800eb66:	4614      	mov	r4, r2
 800eb68:	461d      	mov	r5, r3
 800eb6a:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800eb6e:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800eb72:	ee37 7a67 	vsub.f32	s14, s14, s15
 800eb76:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800eb7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eb7e:	ee17 0a90 	vmov	r0, s15
 800eb82:	f7f1 fd09 	bl	8000598 <__aeabi_f2d>
 800eb86:	4602      	mov	r2, r0
 800eb88:	460b      	mov	r3, r1
 800eb8a:	4620      	mov	r0, r4
 800eb8c:	4629      	mov	r1, r5
 800eb8e:	f7f1 fba5 	bl	80002dc <__adddf3>
 800eb92:	4602      	mov	r2, r0
 800eb94:	460b      	mov	r3, r1
 800eb96:	4690      	mov	r8, r2
 800eb98:	4699      	mov	r9, r3
 800eb9a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800eb9c:	f7f1 fcfc 	bl	8000598 <__aeabi_f2d>
 800eba0:	f04f 0200 	mov.w	r2, #0
 800eba4:	4b5a      	ldr	r3, [pc, #360]	@ (800ed10 <MOT_getStType+0x368>)
 800eba6:	f7f1 fd4f 	bl	8000648 <__aeabi_dmul>
 800ebaa:	4602      	mov	r2, r0
 800ebac:	460b      	mov	r3, r1
 800ebae:	4614      	mov	r4, r2
 800ebb0:	461d      	mov	r5, r3
 800ebb2:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800ebb4:	f7f1 fcf0 	bl	8000598 <__aeabi_f2d>
 800ebb8:	4602      	mov	r2, r0
 800ebba:	460b      	mov	r3, r1
 800ebbc:	4620      	mov	r0, r4
 800ebbe:	4629      	mov	r1, r5
 800ebc0:	f7f1 fd42 	bl	8000648 <__aeabi_dmul>
 800ebc4:	4602      	mov	r2, r0
 800ebc6:	460b      	mov	r3, r1
 800ebc8:	4614      	mov	r4, r2
 800ebca:	461d      	mov	r5, r3
 800ebcc:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800ebce:	f7f1 fce3 	bl	8000598 <__aeabi_f2d>
 800ebd2:	4602      	mov	r2, r0
 800ebd4:	460b      	mov	r3, r1
 800ebd6:	4620      	mov	r0, r4
 800ebd8:	4629      	mov	r1, r5
 800ebda:	f7f1 fd35 	bl	8000648 <__aeabi_dmul>
 800ebde:	4602      	mov	r2, r0
 800ebe0:	460b      	mov	r3, r1
 800ebe2:	4640      	mov	r0, r8
 800ebe4:	4649      	mov	r1, r9
 800ebe6:	f7f1 fb79 	bl	80002dc <__adddf3>
 800ebea:	4602      	mov	r2, r0
 800ebec:	460b      	mov	r3, r1
 800ebee:	4610      	mov	r0, r2
 800ebf0:	4619      	mov	r1, r3
 800ebf2:	f7f2 f821 	bl	8000c38 <__aeabi_d2f>
 800ebf6:	4603      	mov	r3, r0
 800ebf8:	65bb      	str	r3, [r7, #88]	@ 0x58
	f_l_acc_accConst	= ((f_fin-f_v_accJerk)*(f_fin-f_v_accJerk)
 800ebfa:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800ebfe:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800ec02:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ec06:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 800ec0a:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800ec0e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ec12:	ee27 7a27 	vmul.f32	s14, s14, s15
							-(f_MotNowSpeed+f_v_accJerk)*(f_MotNowSpeed+f_v_accJerk))
 800ec16:	4b40      	ldr	r3, [pc, #256]	@ (800ed18 <MOT_getStType+0x370>)
 800ec18:	edd3 6a00 	vldr	s13, [r3]
 800ec1c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800ec20:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800ec24:	4b3c      	ldr	r3, [pc, #240]	@ (800ed18 <MOT_getStType+0x370>)
 800ec26:	ed93 6a00 	vldr	s12, [r3]
 800ec2a:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800ec2e:	ee76 7a27 	vadd.f32	s15, s12, s15
 800ec32:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ec36:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ec3a:	ee17 0a90 	vmov	r0, s15
 800ec3e:	f7f1 fcab 	bl	8000598 <__aeabi_f2d>
 800ec42:	4604      	mov	r4, r0
 800ec44:	460d      	mov	r5, r1
							/( f_acc1 * 2.0 );
 800ec46:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ec48:	f7f1 fca6 	bl	8000598 <__aeabi_f2d>
 800ec4c:	4602      	mov	r2, r0
 800ec4e:	460b      	mov	r3, r1
 800ec50:	f7f1 fb44 	bl	80002dc <__adddf3>
 800ec54:	4602      	mov	r2, r0
 800ec56:	460b      	mov	r3, r1
 800ec58:	4620      	mov	r0, r4
 800ec5a:	4629      	mov	r1, r5
 800ec5c:	f7f1 fe1e 	bl	800089c <__aeabi_ddiv>
 800ec60:	4602      	mov	r2, r0
 800ec62:	460b      	mov	r3, r1
	f_l_acc_accConst	= ((f_fin-f_v_accJerk)*(f_fin-f_v_accJerk)
 800ec64:	4610      	mov	r0, r2
 800ec66:	4619      	mov	r1, r3
 800ec68:	f7f1 ffe6 	bl	8000c38 <__aeabi_d2f>
 800ec6c:	4603      	mov	r3, r0
 800ec6e:	657b      	str	r3, [r7, #84]	@ 0x54
	f_l1	= f_l_acc_accJerk + f_l_acc_decJerk + f_l_acc_accConst;
 800ec70:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800ec74:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800ec78:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ec7c:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800ec80:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ec84:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

	/*   */
	if( f_total <= ( f_l1 + MOT_MOVE_ST_THRESHOLD ) ){
 800ec88:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800ec8a:	f7f1 fc85 	bl	8000598 <__aeabi_f2d>
 800ec8e:	4604      	mov	r4, r0
 800ec90:	460d      	mov	r5, r1
 800ec92:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ec94:	f7f1 fc80 	bl	8000598 <__aeabi_f2d>
 800ec98:	a317      	add	r3, pc, #92	@ (adr r3, 800ecf8 <MOT_getStType+0x350>)
 800ec9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec9e:	f7f1 fb1d 	bl	80002dc <__adddf3>
 800eca2:	4602      	mov	r2, r0
 800eca4:	460b      	mov	r3, r1
 800eca6:	4620      	mov	r0, r4
 800eca8:	4629      	mov	r1, r5
 800ecaa:	f7f1 ff49 	bl	8000b40 <__aeabi_dcmple>
 800ecae:	4603      	mov	r3, r0
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d033      	beq.n	800ed1c <MOT_getStType+0x374>

		/*  */
		if( f_total < ( f_l1 + MOT_MOVE_ST_MIN ) ){
 800ecb4:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800ecb6:	f7f1 fc6f 	bl	8000598 <__aeabi_f2d>
 800ecba:	4604      	mov	r4, r0
 800ecbc:	460d      	mov	r5, r1
 800ecbe:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800ecc0:	f7f1 fc6a 	bl	8000598 <__aeabi_f2d>
 800ecc4:	a30e      	add	r3, pc, #56	@ (adr r3, 800ed00 <MOT_getStType+0x358>)
 800ecc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecca:	f7f1 fb07 	bl	80002dc <__adddf3>
 800ecce:	4602      	mov	r2, r0
 800ecd0:	460b      	mov	r3, r1
 800ecd2:	4620      	mov	r0, r4
 800ecd4:	4629      	mov	r1, r5
 800ecd6:	f7f1 ff29 	bl	8000b2c <__aeabi_dcmplt>
 800ecda:	4603      	mov	r3, r0
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d002      	beq.n	800ece6 <MOT_getStType+0x33e>
//			printf("4\n\r");
			return MOT_ACC_CONST_CUSTOM;		// 4
 800ece0:	2304      	movs	r3, #4
 800ece2:	f000 bc70 	b.w	800f5c6 <MOT_getStType+0xc1e>
		}
		else{
//			printf("3\n\r");
			return MOT_ACC_CONST;				// 3
 800ece6:	2303      	movs	r3, #3
 800ece8:	f000 bc6d 	b.w	800f5c6 <MOT_getStType+0xc1e>
 800ecec:	f3af 8000 	nop.w
 800ecf0:	55555555 	.word	0x55555555
 800ecf4:	3fc55555 	.word	0x3fc55555
 800ecf8:	76c8b439 	.word	0x76c8b439
 800ecfc:	3f8a9fbe 	.word	0x3f8a9fbe
 800ed00:	47ae147b 	.word	0x47ae147b
 800ed04:	3f847ae1 	.word	0x3f847ae1
 800ed08:	3db851ec 	.word	0x3db851ec
 800ed0c:	3e0255b0 	.word	0x3e0255b0
 800ed10:	3fe00000 	.word	0x3fe00000
 800ed14:	20017b2c 	.word	0x20017b2c
 800ed18:	20017bcc 	.word	0x20017bcc
//	f_acc3		= MOT_getAcc3();				// 3[mm/s^2]
//	f_t3		= f_v3Div / ( f_acc3 * -1.0 );

//	f_l3 = ( f_MotNowSpeed + f_fin ) * 0.5f * f_t3;

	f_accTime			= f_acc3/f_Jerk;
 800ed1c:	edd7 6a1a 	vldr	s13, [r7, #104]	@ 0x68
 800ed20:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 800ed24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ed28:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
	f_v_accJerk			= 1.0/2.0*f_Jerk*f_accTime*f_accTime;
 800ed2c:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800ed2e:	f7f1 fc33 	bl	8000598 <__aeabi_f2d>
 800ed32:	f04f 0200 	mov.w	r2, #0
 800ed36:	4bbe      	ldr	r3, [pc, #760]	@ (800f030 <MOT_getStType+0x688>)
 800ed38:	f7f1 fc86 	bl	8000648 <__aeabi_dmul>
 800ed3c:	4602      	mov	r2, r0
 800ed3e:	460b      	mov	r3, r1
 800ed40:	4614      	mov	r4, r2
 800ed42:	461d      	mov	r5, r3
 800ed44:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800ed46:	f7f1 fc27 	bl	8000598 <__aeabi_f2d>
 800ed4a:	4602      	mov	r2, r0
 800ed4c:	460b      	mov	r3, r1
 800ed4e:	4620      	mov	r0, r4
 800ed50:	4629      	mov	r1, r5
 800ed52:	f7f1 fc79 	bl	8000648 <__aeabi_dmul>
 800ed56:	4602      	mov	r2, r0
 800ed58:	460b      	mov	r3, r1
 800ed5a:	4614      	mov	r4, r2
 800ed5c:	461d      	mov	r5, r3
 800ed5e:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800ed60:	f7f1 fc1a 	bl	8000598 <__aeabi_f2d>
 800ed64:	4602      	mov	r2, r0
 800ed66:	460b      	mov	r3, r1
 800ed68:	4620      	mov	r0, r4
 800ed6a:	4629      	mov	r1, r5
 800ed6c:	f7f1 fc6c 	bl	8000648 <__aeabi_dmul>
 800ed70:	4602      	mov	r2, r0
 800ed72:	460b      	mov	r3, r1
 800ed74:	4610      	mov	r0, r2
 800ed76:	4619      	mov	r1, r3
 800ed78:	f7f1 ff5e 	bl	8000c38 <__aeabi_d2f>
 800ed7c:	4603      	mov	r3, r0
 800ed7e:	663b      	str	r3, [r7, #96]	@ 0x60
	f_l_acc_decJerk		= 1.0/6.0*st_Info.f_mot_jerk*(-1.0)*f_accTime*f_accTime*f_accTime + f_MotNowSpeed*f_accTime;
 800ed80:	4bac      	ldr	r3, [pc, #688]	@ (800f034 <MOT_getStType+0x68c>)
 800ed82:	685b      	ldr	r3, [r3, #4]
 800ed84:	4618      	mov	r0, r3
 800ed86:	f7f1 fc07 	bl	8000598 <__aeabi_f2d>
 800ed8a:	a3a3      	add	r3, pc, #652	@ (adr r3, 800f018 <MOT_getStType+0x670>)
 800ed8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed90:	f7f1 fc5a 	bl	8000648 <__aeabi_dmul>
 800ed94:	4602      	mov	r2, r0
 800ed96:	460b      	mov	r3, r1
 800ed98:	4692      	mov	sl, r2
 800ed9a:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 800ed9e:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800eda0:	f7f1 fbfa 	bl	8000598 <__aeabi_f2d>
 800eda4:	4602      	mov	r2, r0
 800eda6:	460b      	mov	r3, r1
 800eda8:	4650      	mov	r0, sl
 800edaa:	4659      	mov	r1, fp
 800edac:	f7f1 fc4c 	bl	8000648 <__aeabi_dmul>
 800edb0:	4602      	mov	r2, r0
 800edb2:	460b      	mov	r3, r1
 800edb4:	4614      	mov	r4, r2
 800edb6:	461d      	mov	r5, r3
 800edb8:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800edba:	f7f1 fbed 	bl	8000598 <__aeabi_f2d>
 800edbe:	4602      	mov	r2, r0
 800edc0:	460b      	mov	r3, r1
 800edc2:	4620      	mov	r0, r4
 800edc4:	4629      	mov	r1, r5
 800edc6:	f7f1 fc3f 	bl	8000648 <__aeabi_dmul>
 800edca:	4602      	mov	r2, r0
 800edcc:	460b      	mov	r3, r1
 800edce:	4614      	mov	r4, r2
 800edd0:	461d      	mov	r5, r3
 800edd2:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800edd4:	f7f1 fbe0 	bl	8000598 <__aeabi_f2d>
 800edd8:	4602      	mov	r2, r0
 800edda:	460b      	mov	r3, r1
 800eddc:	4620      	mov	r0, r4
 800edde:	4629      	mov	r1, r5
 800ede0:	f7f1 fc32 	bl	8000648 <__aeabi_dmul>
 800ede4:	4602      	mov	r2, r0
 800ede6:	460b      	mov	r3, r1
 800ede8:	4614      	mov	r4, r2
 800edea:	461d      	mov	r5, r3
 800edec:	4b92      	ldr	r3, [pc, #584]	@ (800f038 <MOT_getStType+0x690>)
 800edee:	ed93 7a00 	vldr	s14, [r3]
 800edf2:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800edf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800edfa:	ee17 0a90 	vmov	r0, s15
 800edfe:	f7f1 fbcb 	bl	8000598 <__aeabi_f2d>
 800ee02:	4602      	mov	r2, r0
 800ee04:	460b      	mov	r3, r1
 800ee06:	4620      	mov	r0, r4
 800ee08:	4629      	mov	r1, r5
 800ee0a:	f7f1 fa67 	bl	80002dc <__adddf3>
 800ee0e:	4602      	mov	r2, r0
 800ee10:	460b      	mov	r3, r1
 800ee12:	4610      	mov	r0, r2
 800ee14:	4619      	mov	r1, r3
 800ee16:	f7f1 ff0f 	bl	8000c38 <__aeabi_d2f>
 800ee1a:	4603      	mov	r3, r0
 800ee1c:	65bb      	str	r3, [r7, #88]	@ 0x58
	f_l_acc_accJerk		= 1.0/6.0*st_Info.f_mot_jerk*(-1.0)*f_accTime*f_accTime*f_accTime + (f_fin+f_v_accJerk)*f_accTime+ 1.0/2.0*f_acc3*(-1.0)*f_accTime*f_accTime;
 800ee1e:	4b85      	ldr	r3, [pc, #532]	@ (800f034 <MOT_getStType+0x68c>)
 800ee20:	685b      	ldr	r3, [r3, #4]
 800ee22:	4618      	mov	r0, r3
 800ee24:	f7f1 fbb8 	bl	8000598 <__aeabi_f2d>
 800ee28:	a37b      	add	r3, pc, #492	@ (adr r3, 800f018 <MOT_getStType+0x670>)
 800ee2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee2e:	f7f1 fc0b 	bl	8000648 <__aeabi_dmul>
 800ee32:	4602      	mov	r2, r0
 800ee34:	460b      	mov	r3, r1
 800ee36:	633a      	str	r2, [r7, #48]	@ 0x30
 800ee38:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800ee3c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ee3e:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800ee40:	f7f1 fbaa 	bl	8000598 <__aeabi_f2d>
 800ee44:	4602      	mov	r2, r0
 800ee46:	460b      	mov	r3, r1
 800ee48:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800ee4c:	f7f1 fbfc 	bl	8000648 <__aeabi_dmul>
 800ee50:	4602      	mov	r2, r0
 800ee52:	460b      	mov	r3, r1
 800ee54:	4614      	mov	r4, r2
 800ee56:	461d      	mov	r5, r3
 800ee58:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800ee5a:	f7f1 fb9d 	bl	8000598 <__aeabi_f2d>
 800ee5e:	4602      	mov	r2, r0
 800ee60:	460b      	mov	r3, r1
 800ee62:	4620      	mov	r0, r4
 800ee64:	4629      	mov	r1, r5
 800ee66:	f7f1 fbef 	bl	8000648 <__aeabi_dmul>
 800ee6a:	4602      	mov	r2, r0
 800ee6c:	460b      	mov	r3, r1
 800ee6e:	4614      	mov	r4, r2
 800ee70:	461d      	mov	r5, r3
 800ee72:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800ee74:	f7f1 fb90 	bl	8000598 <__aeabi_f2d>
 800ee78:	4602      	mov	r2, r0
 800ee7a:	460b      	mov	r3, r1
 800ee7c:	4620      	mov	r0, r4
 800ee7e:	4629      	mov	r1, r5
 800ee80:	f7f1 fbe2 	bl	8000648 <__aeabi_dmul>
 800ee84:	4602      	mov	r2, r0
 800ee86:	460b      	mov	r3, r1
 800ee88:	4614      	mov	r4, r2
 800ee8a:	461d      	mov	r5, r3
 800ee8c:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800ee90:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800ee94:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ee98:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800ee9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eea0:	ee17 0a90 	vmov	r0, s15
 800eea4:	f7f1 fb78 	bl	8000598 <__aeabi_f2d>
 800eea8:	4602      	mov	r2, r0
 800eeaa:	460b      	mov	r3, r1
 800eeac:	4620      	mov	r0, r4
 800eeae:	4629      	mov	r1, r5
 800eeb0:	f7f1 fa14 	bl	80002dc <__adddf3>
 800eeb4:	4602      	mov	r2, r0
 800eeb6:	460b      	mov	r3, r1
 800eeb8:	4690      	mov	r8, r2
 800eeba:	4699      	mov	r9, r3
 800eebc:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800eebe:	f7f1 fb6b 	bl	8000598 <__aeabi_f2d>
 800eec2:	f04f 0200 	mov.w	r2, #0
 800eec6:	4b5a      	ldr	r3, [pc, #360]	@ (800f030 <MOT_getStType+0x688>)
 800eec8:	f7f1 fbbe 	bl	8000648 <__aeabi_dmul>
 800eecc:	4602      	mov	r2, r0
 800eece:	460b      	mov	r3, r1
 800eed0:	62ba      	str	r2, [r7, #40]	@ 0x28
 800eed2:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800eed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800eed8:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800eeda:	f7f1 fb5d 	bl	8000598 <__aeabi_f2d>
 800eede:	4602      	mov	r2, r0
 800eee0:	460b      	mov	r3, r1
 800eee2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800eee6:	f7f1 fbaf 	bl	8000648 <__aeabi_dmul>
 800eeea:	4602      	mov	r2, r0
 800eeec:	460b      	mov	r3, r1
 800eeee:	4614      	mov	r4, r2
 800eef0:	461d      	mov	r5, r3
 800eef2:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800eef4:	f7f1 fb50 	bl	8000598 <__aeabi_f2d>
 800eef8:	4602      	mov	r2, r0
 800eefa:	460b      	mov	r3, r1
 800eefc:	4620      	mov	r0, r4
 800eefe:	4629      	mov	r1, r5
 800ef00:	f7f1 fba2 	bl	8000648 <__aeabi_dmul>
 800ef04:	4602      	mov	r2, r0
 800ef06:	460b      	mov	r3, r1
 800ef08:	4640      	mov	r0, r8
 800ef0a:	4649      	mov	r1, r9
 800ef0c:	f7f1 f9e6 	bl	80002dc <__adddf3>
 800ef10:	4602      	mov	r2, r0
 800ef12:	460b      	mov	r3, r1
 800ef14:	4610      	mov	r0, r2
 800ef16:	4619      	mov	r1, r3
 800ef18:	f7f1 fe8e 	bl	8000c38 <__aeabi_d2f>
 800ef1c:	4603      	mov	r3, r0
 800ef1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
	f_l_acc_accConst	= ((f_fin-f_v_accJerk)*(f_fin-f_v_accJerk)
 800ef20:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800ef24:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800ef28:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ef2c:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 800ef30:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800ef34:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ef38:	ee27 7a27 	vmul.f32	s14, s14, s15
							-(f_MotNowSpeed+f_v_accJerk)*(f_MotNowSpeed+f_v_accJerk))
 800ef3c:	4b3e      	ldr	r3, [pc, #248]	@ (800f038 <MOT_getStType+0x690>)
 800ef3e:	edd3 6a00 	vldr	s13, [r3]
 800ef42:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800ef46:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800ef4a:	4b3b      	ldr	r3, [pc, #236]	@ (800f038 <MOT_getStType+0x690>)
 800ef4c:	ed93 6a00 	vldr	s12, [r3]
 800ef50:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800ef54:	ee76 7a27 	vadd.f32	s15, s12, s15
 800ef58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ef5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ef60:	ee17 0a90 	vmov	r0, s15
 800ef64:	f7f1 fb18 	bl	8000598 <__aeabi_f2d>
 800ef68:	4602      	mov	r2, r0
 800ef6a:	460b      	mov	r3, r1
							/( f_acc3 * 2.0 *(-1.0));
 800ef6c:	623a      	str	r2, [r7, #32]
 800ef6e:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800ef72:	627b      	str	r3, [r7, #36]	@ 0x24
 800ef74:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800ef76:	f7f1 fb0f 	bl	8000598 <__aeabi_f2d>
 800ef7a:	4602      	mov	r2, r0
 800ef7c:	460b      	mov	r3, r1
 800ef7e:	f7f1 f9ad 	bl	80002dc <__adddf3>
 800ef82:	4602      	mov	r2, r0
 800ef84:	460b      	mov	r3, r1
 800ef86:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800ef8a:	f7f1 fc87 	bl	800089c <__aeabi_ddiv>
 800ef8e:	4602      	mov	r2, r0
 800ef90:	460b      	mov	r3, r1
	f_l_acc_accConst	= ((f_fin-f_v_accJerk)*(f_fin-f_v_accJerk)
 800ef92:	4610      	mov	r0, r2
 800ef94:	4619      	mov	r1, r3
 800ef96:	f7f1 fe4f 	bl	8000c38 <__aeabi_d2f>
 800ef9a:	4603      	mov	r3, r0
 800ef9c:	657b      	str	r3, [r7, #84]	@ 0x54
	
	f_l3	= f_l_acc_decJerk + f_l_acc_accJerk + f_l_acc_accConst;
 800ef9e:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800efa2:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800efa6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800efaa:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800efae:	ee77 7a27 	vadd.f32	s15, s14, s15
 800efb2:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

	/*  */
	if( f_total <= ( f_l3 + MOT_MOVE_ST_THRESHOLD ) ){
 800efb6:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800efb8:	f7f1 faee 	bl	8000598 <__aeabi_f2d>
 800efbc:	4604      	mov	r4, r0
 800efbe:	460d      	mov	r5, r1
 800efc0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800efc2:	f7f1 fae9 	bl	8000598 <__aeabi_f2d>
 800efc6:	a316      	add	r3, pc, #88	@ (adr r3, 800f020 <MOT_getStType+0x678>)
 800efc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efcc:	f7f1 f986 	bl	80002dc <__adddf3>
 800efd0:	4602      	mov	r2, r0
 800efd2:	460b      	mov	r3, r1
 800efd4:	4620      	mov	r0, r4
 800efd6:	4629      	mov	r1, r5
 800efd8:	f7f1 fdb2 	bl	8000b40 <__aeabi_dcmple>
 800efdc:	4603      	mov	r3, r0
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d02c      	beq.n	800f03c <MOT_getStType+0x694>

		/*  */
		if( f_total < ( f_l3 + MOT_MOVE_ST_MIN ) ){
 800efe2:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800efe4:	f7f1 fad8 	bl	8000598 <__aeabi_f2d>
 800efe8:	4604      	mov	r4, r0
 800efea:	460d      	mov	r5, r1
 800efec:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800efee:	f7f1 fad3 	bl	8000598 <__aeabi_f2d>
 800eff2:	a30d      	add	r3, pc, #52	@ (adr r3, 800f028 <MOT_getStType+0x680>)
 800eff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eff8:	f7f1 f970 	bl	80002dc <__adddf3>
 800effc:	4602      	mov	r2, r0
 800effe:	460b      	mov	r3, r1
 800f000:	4620      	mov	r0, r4
 800f002:	4629      	mov	r1, r5
 800f004:	f7f1 fd92 	bl	8000b2c <__aeabi_dcmplt>
 800f008:	4603      	mov	r3, r0
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d001      	beq.n	800f012 <MOT_getStType+0x66a>
//			printf("6\n\r");
			return MOT_CONST_DEC_CUSTOM;		// 6
 800f00e:	2306      	movs	r3, #6
 800f010:	e2d9      	b.n	800f5c6 <MOT_getStType+0xc1e>
		}
		else{
//			printf("5\n\r");
			return MOT_CONST_DEC;				// 5
 800f012:	2305      	movs	r3, #5
 800f014:	e2d7      	b.n	800f5c6 <MOT_getStType+0xc1e>
 800f016:	bf00      	nop
 800f018:	55555555 	.word	0x55555555
 800f01c:	3fc55555 	.word	0x3fc55555
 800f020:	76c8b439 	.word	0x76c8b439
 800f024:	3f8a9fbe 	.word	0x3f8a9fbe
 800f028:	47ae147b 	.word	0x47ae147b
 800f02c:	3f847ae1 	.word	0x3f847ae1
 800f030:	3fe00000 	.word	0x3fe00000
 800f034:	20017b2c 	.word	0x20017b2c
 800f038:	20017bcc 	.word	0x20017bcc
	f_acc3		= MOT_getAcc3();									// 3[mm/s^2]
	f_t3		= -1.0f * f_v3Div / f_acc3;							// 
	f_l3		= ( f_MotTrgtSpeed + f_fin ) * 0.5f * f_t3;
*/

	f_accTime			= f_acc1/f_Jerk;
 800f03c:	edd7 6a1b 	vldr	s13, [r7, #108]	@ 0x6c
 800f040:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 800f044:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f048:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
	f_v_accJerk			= 1.0/2.0*f_Jerk*f_accTime*f_accTime;
 800f04c:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800f04e:	f7f1 faa3 	bl	8000598 <__aeabi_f2d>
 800f052:	f04f 0200 	mov.w	r2, #0
 800f056:	4be0      	ldr	r3, [pc, #896]	@ (800f3d8 <MOT_getStType+0xa30>)
 800f058:	f7f1 faf6 	bl	8000648 <__aeabi_dmul>
 800f05c:	4602      	mov	r2, r0
 800f05e:	460b      	mov	r3, r1
 800f060:	4614      	mov	r4, r2
 800f062:	461d      	mov	r5, r3
 800f064:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f066:	f7f1 fa97 	bl	8000598 <__aeabi_f2d>
 800f06a:	4602      	mov	r2, r0
 800f06c:	460b      	mov	r3, r1
 800f06e:	4620      	mov	r0, r4
 800f070:	4629      	mov	r1, r5
 800f072:	f7f1 fae9 	bl	8000648 <__aeabi_dmul>
 800f076:	4602      	mov	r2, r0
 800f078:	460b      	mov	r3, r1
 800f07a:	4614      	mov	r4, r2
 800f07c:	461d      	mov	r5, r3
 800f07e:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f080:	f7f1 fa8a 	bl	8000598 <__aeabi_f2d>
 800f084:	4602      	mov	r2, r0
 800f086:	460b      	mov	r3, r1
 800f088:	4620      	mov	r0, r4
 800f08a:	4629      	mov	r1, r5
 800f08c:	f7f1 fadc 	bl	8000648 <__aeabi_dmul>
 800f090:	4602      	mov	r2, r0
 800f092:	460b      	mov	r3, r1
 800f094:	4610      	mov	r0, r2
 800f096:	4619      	mov	r1, r3
 800f098:	f7f1 fdce 	bl	8000c38 <__aeabi_d2f>
 800f09c:	4603      	mov	r3, r0
 800f09e:	663b      	str	r3, [r7, #96]	@ 0x60
	f_l_acc_accJerk		= 1.0/6.0*st_Info.f_mot_jerk*f_accTime*f_accTime*f_accTime + f_MotNowSpeed*f_accTime;
 800f0a0:	4bce      	ldr	r3, [pc, #824]	@ (800f3dc <MOT_getStType+0xa34>)
 800f0a2:	685b      	ldr	r3, [r3, #4]
 800f0a4:	4618      	mov	r0, r3
 800f0a6:	f7f1 fa77 	bl	8000598 <__aeabi_f2d>
 800f0aa:	a3c9      	add	r3, pc, #804	@ (adr r3, 800f3d0 <MOT_getStType+0xa28>)
 800f0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0b0:	f7f1 faca 	bl	8000648 <__aeabi_dmul>
 800f0b4:	4602      	mov	r2, r0
 800f0b6:	460b      	mov	r3, r1
 800f0b8:	4614      	mov	r4, r2
 800f0ba:	461d      	mov	r5, r3
 800f0bc:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f0be:	f7f1 fa6b 	bl	8000598 <__aeabi_f2d>
 800f0c2:	4602      	mov	r2, r0
 800f0c4:	460b      	mov	r3, r1
 800f0c6:	4620      	mov	r0, r4
 800f0c8:	4629      	mov	r1, r5
 800f0ca:	f7f1 fabd 	bl	8000648 <__aeabi_dmul>
 800f0ce:	4602      	mov	r2, r0
 800f0d0:	460b      	mov	r3, r1
 800f0d2:	4614      	mov	r4, r2
 800f0d4:	461d      	mov	r5, r3
 800f0d6:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f0d8:	f7f1 fa5e 	bl	8000598 <__aeabi_f2d>
 800f0dc:	4602      	mov	r2, r0
 800f0de:	460b      	mov	r3, r1
 800f0e0:	4620      	mov	r0, r4
 800f0e2:	4629      	mov	r1, r5
 800f0e4:	f7f1 fab0 	bl	8000648 <__aeabi_dmul>
 800f0e8:	4602      	mov	r2, r0
 800f0ea:	460b      	mov	r3, r1
 800f0ec:	4614      	mov	r4, r2
 800f0ee:	461d      	mov	r5, r3
 800f0f0:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f0f2:	f7f1 fa51 	bl	8000598 <__aeabi_f2d>
 800f0f6:	4602      	mov	r2, r0
 800f0f8:	460b      	mov	r3, r1
 800f0fa:	4620      	mov	r0, r4
 800f0fc:	4629      	mov	r1, r5
 800f0fe:	f7f1 faa3 	bl	8000648 <__aeabi_dmul>
 800f102:	4602      	mov	r2, r0
 800f104:	460b      	mov	r3, r1
 800f106:	4614      	mov	r4, r2
 800f108:	461d      	mov	r5, r3
 800f10a:	4bb5      	ldr	r3, [pc, #724]	@ (800f3e0 <MOT_getStType+0xa38>)
 800f10c:	ed93 7a00 	vldr	s14, [r3]
 800f110:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800f114:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f118:	ee17 0a90 	vmov	r0, s15
 800f11c:	f7f1 fa3c 	bl	8000598 <__aeabi_f2d>
 800f120:	4602      	mov	r2, r0
 800f122:	460b      	mov	r3, r1
 800f124:	4620      	mov	r0, r4
 800f126:	4629      	mov	r1, r5
 800f128:	f7f1 f8d8 	bl	80002dc <__adddf3>
 800f12c:	4602      	mov	r2, r0
 800f12e:	460b      	mov	r3, r1
 800f130:	4610      	mov	r0, r2
 800f132:	4619      	mov	r1, r3
 800f134:	f7f1 fd80 	bl	8000c38 <__aeabi_d2f>
 800f138:	4603      	mov	r3, r0
 800f13a:	65fb      	str	r3, [r7, #92]	@ 0x5c
	f_l_acc_decJerk		= 1.0/6.0*st_Info.f_mot_jerk*f_accTime*f_accTime*f_accTime + (f_MotTrgtSpeed-f_v_accJerk)*f_accTime + 1.0/2.0*f_acc1*f_accTime*f_accTime;
 800f13c:	4ba7      	ldr	r3, [pc, #668]	@ (800f3dc <MOT_getStType+0xa34>)
 800f13e:	685b      	ldr	r3, [r3, #4]
 800f140:	4618      	mov	r0, r3
 800f142:	f7f1 fa29 	bl	8000598 <__aeabi_f2d>
 800f146:	a3a2      	add	r3, pc, #648	@ (adr r3, 800f3d0 <MOT_getStType+0xa28>)
 800f148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f14c:	f7f1 fa7c 	bl	8000648 <__aeabi_dmul>
 800f150:	4602      	mov	r2, r0
 800f152:	460b      	mov	r3, r1
 800f154:	4614      	mov	r4, r2
 800f156:	461d      	mov	r5, r3
 800f158:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f15a:	f7f1 fa1d 	bl	8000598 <__aeabi_f2d>
 800f15e:	4602      	mov	r2, r0
 800f160:	460b      	mov	r3, r1
 800f162:	4620      	mov	r0, r4
 800f164:	4629      	mov	r1, r5
 800f166:	f7f1 fa6f 	bl	8000648 <__aeabi_dmul>
 800f16a:	4602      	mov	r2, r0
 800f16c:	460b      	mov	r3, r1
 800f16e:	4614      	mov	r4, r2
 800f170:	461d      	mov	r5, r3
 800f172:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f174:	f7f1 fa10 	bl	8000598 <__aeabi_f2d>
 800f178:	4602      	mov	r2, r0
 800f17a:	460b      	mov	r3, r1
 800f17c:	4620      	mov	r0, r4
 800f17e:	4629      	mov	r1, r5
 800f180:	f7f1 fa62 	bl	8000648 <__aeabi_dmul>
 800f184:	4602      	mov	r2, r0
 800f186:	460b      	mov	r3, r1
 800f188:	4614      	mov	r4, r2
 800f18a:	461d      	mov	r5, r3
 800f18c:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f18e:	f7f1 fa03 	bl	8000598 <__aeabi_f2d>
 800f192:	4602      	mov	r2, r0
 800f194:	460b      	mov	r3, r1
 800f196:	4620      	mov	r0, r4
 800f198:	4629      	mov	r1, r5
 800f19a:	f7f1 fa55 	bl	8000648 <__aeabi_dmul>
 800f19e:	4602      	mov	r2, r0
 800f1a0:	460b      	mov	r3, r1
 800f1a2:	4614      	mov	r4, r2
 800f1a4:	461d      	mov	r5, r3
 800f1a6:	4b8f      	ldr	r3, [pc, #572]	@ (800f3e4 <MOT_getStType+0xa3c>)
 800f1a8:	ed93 7a00 	vldr	s14, [r3]
 800f1ac:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800f1b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f1b4:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800f1b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f1bc:	ee17 0a90 	vmov	r0, s15
 800f1c0:	f7f1 f9ea 	bl	8000598 <__aeabi_f2d>
 800f1c4:	4602      	mov	r2, r0
 800f1c6:	460b      	mov	r3, r1
 800f1c8:	4620      	mov	r0, r4
 800f1ca:	4629      	mov	r1, r5
 800f1cc:	f7f1 f886 	bl	80002dc <__adddf3>
 800f1d0:	4602      	mov	r2, r0
 800f1d2:	460b      	mov	r3, r1
 800f1d4:	4690      	mov	r8, r2
 800f1d6:	4699      	mov	r9, r3
 800f1d8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800f1da:	f7f1 f9dd 	bl	8000598 <__aeabi_f2d>
 800f1de:	f04f 0200 	mov.w	r2, #0
 800f1e2:	4b7d      	ldr	r3, [pc, #500]	@ (800f3d8 <MOT_getStType+0xa30>)
 800f1e4:	f7f1 fa30 	bl	8000648 <__aeabi_dmul>
 800f1e8:	4602      	mov	r2, r0
 800f1ea:	460b      	mov	r3, r1
 800f1ec:	4614      	mov	r4, r2
 800f1ee:	461d      	mov	r5, r3
 800f1f0:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f1f2:	f7f1 f9d1 	bl	8000598 <__aeabi_f2d>
 800f1f6:	4602      	mov	r2, r0
 800f1f8:	460b      	mov	r3, r1
 800f1fa:	4620      	mov	r0, r4
 800f1fc:	4629      	mov	r1, r5
 800f1fe:	f7f1 fa23 	bl	8000648 <__aeabi_dmul>
 800f202:	4602      	mov	r2, r0
 800f204:	460b      	mov	r3, r1
 800f206:	4614      	mov	r4, r2
 800f208:	461d      	mov	r5, r3
 800f20a:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f20c:	f7f1 f9c4 	bl	8000598 <__aeabi_f2d>
 800f210:	4602      	mov	r2, r0
 800f212:	460b      	mov	r3, r1
 800f214:	4620      	mov	r0, r4
 800f216:	4629      	mov	r1, r5
 800f218:	f7f1 fa16 	bl	8000648 <__aeabi_dmul>
 800f21c:	4602      	mov	r2, r0
 800f21e:	460b      	mov	r3, r1
 800f220:	4640      	mov	r0, r8
 800f222:	4649      	mov	r1, r9
 800f224:	f7f1 f85a 	bl	80002dc <__adddf3>
 800f228:	4602      	mov	r2, r0
 800f22a:	460b      	mov	r3, r1
 800f22c:	4610      	mov	r0, r2
 800f22e:	4619      	mov	r1, r3
 800f230:	f7f1 fd02 	bl	8000c38 <__aeabi_d2f>
 800f234:	4603      	mov	r3, r0
 800f236:	65bb      	str	r3, [r7, #88]	@ 0x58
	f_l_acc_accConst	= ((f_MotTrgtSpeed-f_v_accJerk)*(f_MotTrgtSpeed-f_v_accJerk)
 800f238:	4b6a      	ldr	r3, [pc, #424]	@ (800f3e4 <MOT_getStType+0xa3c>)
 800f23a:	ed93 7a00 	vldr	s14, [r3]
 800f23e:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800f242:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f246:	4b67      	ldr	r3, [pc, #412]	@ (800f3e4 <MOT_getStType+0xa3c>)
 800f248:	edd3 6a00 	vldr	s13, [r3]
 800f24c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800f250:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800f254:	ee27 7a27 	vmul.f32	s14, s14, s15
							-(f_MotNowSpeed+f_v_accJerk)*(f_MotNowSpeed+f_v_accJerk))
 800f258:	4b61      	ldr	r3, [pc, #388]	@ (800f3e0 <MOT_getStType+0xa38>)
 800f25a:	edd3 6a00 	vldr	s13, [r3]
 800f25e:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800f262:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800f266:	4b5e      	ldr	r3, [pc, #376]	@ (800f3e0 <MOT_getStType+0xa38>)
 800f268:	ed93 6a00 	vldr	s12, [r3]
 800f26c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800f270:	ee76 7a27 	vadd.f32	s15, s12, s15
 800f274:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f278:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f27c:	ee17 0a90 	vmov	r0, s15
 800f280:	f7f1 f98a 	bl	8000598 <__aeabi_f2d>
 800f284:	4604      	mov	r4, r0
 800f286:	460d      	mov	r5, r1
							/( f_acc1 * 2.0 );
 800f288:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800f28a:	f7f1 f985 	bl	8000598 <__aeabi_f2d>
 800f28e:	4602      	mov	r2, r0
 800f290:	460b      	mov	r3, r1
 800f292:	f7f1 f823 	bl	80002dc <__adddf3>
 800f296:	4602      	mov	r2, r0
 800f298:	460b      	mov	r3, r1
 800f29a:	4620      	mov	r0, r4
 800f29c:	4629      	mov	r1, r5
 800f29e:	f7f1 fafd 	bl	800089c <__aeabi_ddiv>
 800f2a2:	4602      	mov	r2, r0
 800f2a4:	460b      	mov	r3, r1
	f_l_acc_accConst	= ((f_MotTrgtSpeed-f_v_accJerk)*(f_MotTrgtSpeed-f_v_accJerk)
 800f2a6:	4610      	mov	r0, r2
 800f2a8:	4619      	mov	r1, r3
 800f2aa:	f7f1 fcc5 	bl	8000c38 <__aeabi_d2f>
 800f2ae:	4603      	mov	r3, r0
 800f2b0:	657b      	str	r3, [r7, #84]	@ 0x54

	f_l1	= f_l_acc_accJerk + f_l_acc_decJerk + f_l_acc_accConst;
 800f2b2:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 800f2b6:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800f2ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f2be:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800f2c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f2c6:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

	f_accTime			= f_acc3/f_Jerk;
 800f2ca:	edd7 6a1a 	vldr	s13, [r7, #104]	@ 0x68
 800f2ce:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 800f2d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f2d6:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
	f_v_accJerk			= 1.0/2.0*f_Jerk*f_accTime*f_accTime;
 800f2da:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800f2dc:	f7f1 f95c 	bl	8000598 <__aeabi_f2d>
 800f2e0:	f04f 0200 	mov.w	r2, #0
 800f2e4:	4b3c      	ldr	r3, [pc, #240]	@ (800f3d8 <MOT_getStType+0xa30>)
 800f2e6:	f7f1 f9af 	bl	8000648 <__aeabi_dmul>
 800f2ea:	4602      	mov	r2, r0
 800f2ec:	460b      	mov	r3, r1
 800f2ee:	4614      	mov	r4, r2
 800f2f0:	461d      	mov	r5, r3
 800f2f2:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f2f4:	f7f1 f950 	bl	8000598 <__aeabi_f2d>
 800f2f8:	4602      	mov	r2, r0
 800f2fa:	460b      	mov	r3, r1
 800f2fc:	4620      	mov	r0, r4
 800f2fe:	4629      	mov	r1, r5
 800f300:	f7f1 f9a2 	bl	8000648 <__aeabi_dmul>
 800f304:	4602      	mov	r2, r0
 800f306:	460b      	mov	r3, r1
 800f308:	4614      	mov	r4, r2
 800f30a:	461d      	mov	r5, r3
 800f30c:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f30e:	f7f1 f943 	bl	8000598 <__aeabi_f2d>
 800f312:	4602      	mov	r2, r0
 800f314:	460b      	mov	r3, r1
 800f316:	4620      	mov	r0, r4
 800f318:	4629      	mov	r1, r5
 800f31a:	f7f1 f995 	bl	8000648 <__aeabi_dmul>
 800f31e:	4602      	mov	r2, r0
 800f320:	460b      	mov	r3, r1
 800f322:	4610      	mov	r0, r2
 800f324:	4619      	mov	r1, r3
 800f326:	f7f1 fc87 	bl	8000c38 <__aeabi_d2f>
 800f32a:	4603      	mov	r3, r0
 800f32c:	663b      	str	r3, [r7, #96]	@ 0x60
	f_l_acc_decJerk		= 1.0/6.0*st_Info.f_mot_jerk*(-1.0)*f_accTime*f_accTime*f_accTime + f_MotTrgtSpeed*f_accTime;
 800f32e:	4b2b      	ldr	r3, [pc, #172]	@ (800f3dc <MOT_getStType+0xa34>)
 800f330:	685b      	ldr	r3, [r3, #4]
 800f332:	4618      	mov	r0, r3
 800f334:	f7f1 f930 	bl	8000598 <__aeabi_f2d>
 800f338:	a325      	add	r3, pc, #148	@ (adr r3, 800f3d0 <MOT_getStType+0xa28>)
 800f33a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f33e:	f7f1 f983 	bl	8000648 <__aeabi_dmul>
 800f342:	4602      	mov	r2, r0
 800f344:	460b      	mov	r3, r1
 800f346:	61ba      	str	r2, [r7, #24]
 800f348:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800f34c:	61fb      	str	r3, [r7, #28]
 800f34e:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f350:	f7f1 f922 	bl	8000598 <__aeabi_f2d>
 800f354:	4602      	mov	r2, r0
 800f356:	460b      	mov	r3, r1
 800f358:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800f35c:	f7f1 f974 	bl	8000648 <__aeabi_dmul>
 800f360:	4602      	mov	r2, r0
 800f362:	460b      	mov	r3, r1
 800f364:	4614      	mov	r4, r2
 800f366:	461d      	mov	r5, r3
 800f368:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f36a:	f7f1 f915 	bl	8000598 <__aeabi_f2d>
 800f36e:	4602      	mov	r2, r0
 800f370:	460b      	mov	r3, r1
 800f372:	4620      	mov	r0, r4
 800f374:	4629      	mov	r1, r5
 800f376:	f7f1 f967 	bl	8000648 <__aeabi_dmul>
 800f37a:	4602      	mov	r2, r0
 800f37c:	460b      	mov	r3, r1
 800f37e:	4614      	mov	r4, r2
 800f380:	461d      	mov	r5, r3
 800f382:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f384:	f7f1 f908 	bl	8000598 <__aeabi_f2d>
 800f388:	4602      	mov	r2, r0
 800f38a:	460b      	mov	r3, r1
 800f38c:	4620      	mov	r0, r4
 800f38e:	4629      	mov	r1, r5
 800f390:	f7f1 f95a 	bl	8000648 <__aeabi_dmul>
 800f394:	4602      	mov	r2, r0
 800f396:	460b      	mov	r3, r1
 800f398:	4614      	mov	r4, r2
 800f39a:	461d      	mov	r5, r3
 800f39c:	4b11      	ldr	r3, [pc, #68]	@ (800f3e4 <MOT_getStType+0xa3c>)
 800f39e:	ed93 7a00 	vldr	s14, [r3]
 800f3a2:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800f3a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f3aa:	ee17 0a90 	vmov	r0, s15
 800f3ae:	f7f1 f8f3 	bl	8000598 <__aeabi_f2d>
 800f3b2:	4602      	mov	r2, r0
 800f3b4:	460b      	mov	r3, r1
 800f3b6:	4620      	mov	r0, r4
 800f3b8:	4629      	mov	r1, r5
 800f3ba:	f7f0 ff8f 	bl	80002dc <__adddf3>
 800f3be:	4602      	mov	r2, r0
 800f3c0:	460b      	mov	r3, r1
 800f3c2:	4610      	mov	r0, r2
 800f3c4:	4619      	mov	r1, r3
 800f3c6:	f7f1 fc37 	bl	8000c38 <__aeabi_d2f>
 800f3ca:	4603      	mov	r3, r0
 800f3cc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f3ce:	e00b      	b.n	800f3e8 <MOT_getStType+0xa40>
 800f3d0:	55555555 	.word	0x55555555
 800f3d4:	3fc55555 	.word	0x3fc55555
 800f3d8:	3fe00000 	.word	0x3fe00000
 800f3dc:	20017b2c 	.word	0x20017b2c
 800f3e0:	20017bcc 	.word	0x20017bcc
 800f3e4:	20017bd0 	.word	0x20017bd0
	f_l_acc_accJerk		= 1.0/6.0*st_Info.f_mot_jerk*(-1.0)*f_accTime*f_accTime*f_accTime + (f_fin+f_v_accJerk)*f_accTime + 1.0/2.0*f_acc3*(-1.0)*f_accTime*f_accTime;
 800f3e8:	4b7d      	ldr	r3, [pc, #500]	@ (800f5e0 <MOT_getStType+0xc38>)
 800f3ea:	685b      	ldr	r3, [r3, #4]
 800f3ec:	4618      	mov	r0, r3
 800f3ee:	f7f1 f8d3 	bl	8000598 <__aeabi_f2d>
 800f3f2:	a377      	add	r3, pc, #476	@ (adr r3, 800f5d0 <MOT_getStType+0xc28>)
 800f3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3f8:	f7f1 f926 	bl	8000648 <__aeabi_dmul>
 800f3fc:	4602      	mov	r2, r0
 800f3fe:	460b      	mov	r3, r1
 800f400:	613a      	str	r2, [r7, #16]
 800f402:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800f406:	617b      	str	r3, [r7, #20]
 800f408:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f40a:	f7f1 f8c5 	bl	8000598 <__aeabi_f2d>
 800f40e:	4602      	mov	r2, r0
 800f410:	460b      	mov	r3, r1
 800f412:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800f416:	f7f1 f917 	bl	8000648 <__aeabi_dmul>
 800f41a:	4602      	mov	r2, r0
 800f41c:	460b      	mov	r3, r1
 800f41e:	4614      	mov	r4, r2
 800f420:	461d      	mov	r5, r3
 800f422:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f424:	f7f1 f8b8 	bl	8000598 <__aeabi_f2d>
 800f428:	4602      	mov	r2, r0
 800f42a:	460b      	mov	r3, r1
 800f42c:	4620      	mov	r0, r4
 800f42e:	4629      	mov	r1, r5
 800f430:	f7f1 f90a 	bl	8000648 <__aeabi_dmul>
 800f434:	4602      	mov	r2, r0
 800f436:	460b      	mov	r3, r1
 800f438:	4614      	mov	r4, r2
 800f43a:	461d      	mov	r5, r3
 800f43c:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f43e:	f7f1 f8ab 	bl	8000598 <__aeabi_f2d>
 800f442:	4602      	mov	r2, r0
 800f444:	460b      	mov	r3, r1
 800f446:	4620      	mov	r0, r4
 800f448:	4629      	mov	r1, r5
 800f44a:	f7f1 f8fd 	bl	8000648 <__aeabi_dmul>
 800f44e:	4602      	mov	r2, r0
 800f450:	460b      	mov	r3, r1
 800f452:	4614      	mov	r4, r2
 800f454:	461d      	mov	r5, r3
 800f456:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800f45a:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800f45e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f462:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800f466:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f46a:	ee17 0a90 	vmov	r0, s15
 800f46e:	f7f1 f893 	bl	8000598 <__aeabi_f2d>
 800f472:	4602      	mov	r2, r0
 800f474:	460b      	mov	r3, r1
 800f476:	4620      	mov	r0, r4
 800f478:	4629      	mov	r1, r5
 800f47a:	f7f0 ff2f 	bl	80002dc <__adddf3>
 800f47e:	4602      	mov	r2, r0
 800f480:	460b      	mov	r3, r1
 800f482:	4614      	mov	r4, r2
 800f484:	461d      	mov	r5, r3
 800f486:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800f488:	f7f1 f886 	bl	8000598 <__aeabi_f2d>
 800f48c:	f04f 0200 	mov.w	r2, #0
 800f490:	4b54      	ldr	r3, [pc, #336]	@ (800f5e4 <MOT_getStType+0xc3c>)
 800f492:	f7f1 f8d9 	bl	8000648 <__aeabi_dmul>
 800f496:	4602      	mov	r2, r0
 800f498:	460b      	mov	r3, r1
 800f49a:	60ba      	str	r2, [r7, #8]
 800f49c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800f4a0:	60fb      	str	r3, [r7, #12]
 800f4a2:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f4a4:	f7f1 f878 	bl	8000598 <__aeabi_f2d>
 800f4a8:	4602      	mov	r2, r0
 800f4aa:	460b      	mov	r3, r1
 800f4ac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f4b0:	f7f1 f8ca 	bl	8000648 <__aeabi_dmul>
 800f4b4:	4602      	mov	r2, r0
 800f4b6:	460b      	mov	r3, r1
 800f4b8:	4690      	mov	r8, r2
 800f4ba:	4699      	mov	r9, r3
 800f4bc:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800f4be:	f7f1 f86b 	bl	8000598 <__aeabi_f2d>
 800f4c2:	4602      	mov	r2, r0
 800f4c4:	460b      	mov	r3, r1
 800f4c6:	4640      	mov	r0, r8
 800f4c8:	4649      	mov	r1, r9
 800f4ca:	f7f1 f8bd 	bl	8000648 <__aeabi_dmul>
 800f4ce:	4602      	mov	r2, r0
 800f4d0:	460b      	mov	r3, r1
 800f4d2:	4620      	mov	r0, r4
 800f4d4:	4629      	mov	r1, r5
 800f4d6:	f7f0 ff01 	bl	80002dc <__adddf3>
 800f4da:	4602      	mov	r2, r0
 800f4dc:	460b      	mov	r3, r1
 800f4de:	4610      	mov	r0, r2
 800f4e0:	4619      	mov	r1, r3
 800f4e2:	f7f1 fba9 	bl	8000c38 <__aeabi_d2f>
 800f4e6:	4603      	mov	r3, r0
 800f4e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
	f_l_acc_accConst	= ((f_fin-f_v_accJerk)*(f_fin-f_v_accJerk)
 800f4ea:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800f4ee:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800f4f2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f4f6:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 800f4fa:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800f4fe:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800f502:	ee27 7a27 	vmul.f32	s14, s14, s15
							-(f_MotTrgtSpeed+f_v_accJerk)*(f_MotTrgtSpeed+f_v_accJerk))
 800f506:	4b38      	ldr	r3, [pc, #224]	@ (800f5e8 <MOT_getStType+0xc40>)
 800f508:	edd3 6a00 	vldr	s13, [r3]
 800f50c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800f510:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800f514:	4b34      	ldr	r3, [pc, #208]	@ (800f5e8 <MOT_getStType+0xc40>)
 800f516:	ed93 6a00 	vldr	s12, [r3]
 800f51a:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800f51e:	ee76 7a27 	vadd.f32	s15, s12, s15
 800f522:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f526:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f52a:	ee17 0a90 	vmov	r0, s15
 800f52e:	f7f1 f833 	bl	8000598 <__aeabi_f2d>
 800f532:	4602      	mov	r2, r0
 800f534:	460b      	mov	r3, r1
							/( f_acc3 * 2.0 * (-1.0));
 800f536:	603a      	str	r2, [r7, #0]
 800f538:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800f53c:	607b      	str	r3, [r7, #4]
 800f53e:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800f540:	f7f1 f82a 	bl	8000598 <__aeabi_f2d>
 800f544:	4602      	mov	r2, r0
 800f546:	460b      	mov	r3, r1
 800f548:	f7f0 fec8 	bl	80002dc <__adddf3>
 800f54c:	4602      	mov	r2, r0
 800f54e:	460b      	mov	r3, r1
 800f550:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f554:	f7f1 f9a2 	bl	800089c <__aeabi_ddiv>
 800f558:	4602      	mov	r2, r0
 800f55a:	460b      	mov	r3, r1
	f_l_acc_accConst	= ((f_fin-f_v_accJerk)*(f_fin-f_v_accJerk)
 800f55c:	4610      	mov	r0, r2
 800f55e:	4619      	mov	r1, r3
 800f560:	f7f1 fb6a 	bl	8000c38 <__aeabi_d2f>
 800f564:	4603      	mov	r3, r0
 800f566:	657b      	str	r3, [r7, #84]	@ 0x54
	
	f_l3	= f_l_acc_decJerk + f_l_acc_accJerk + f_l_acc_accConst;
 800f568:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800f56c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800f570:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f574:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800f578:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f57c:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

	/*  */
	if( ( f_total - f_l1 - f_l3 - MOT_MOVE_ST_MIN) >= 0 ){
 800f580:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 800f584:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800f588:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f58c:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800f590:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f594:	ee17 0a90 	vmov	r0, s15
 800f598:	f7f0 fffe 	bl	8000598 <__aeabi_f2d>
 800f59c:	a30e      	add	r3, pc, #56	@ (adr r3, 800f5d8 <MOT_getStType+0xc30>)
 800f59e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5a2:	f7f0 fe99 	bl	80002d8 <__aeabi_dsub>
 800f5a6:	4602      	mov	r2, r0
 800f5a8:	460b      	mov	r3, r1
 800f5aa:	4610      	mov	r0, r2
 800f5ac:	4619      	mov	r1, r3
 800f5ae:	f04f 0200 	mov.w	r2, #0
 800f5b2:	f04f 0300 	mov.w	r3, #0
 800f5b6:	f7f1 facd 	bl	8000b54 <__aeabi_dcmpge>
 800f5ba:	4603      	mov	r3, r0
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	d001      	beq.n	800f5c4 <MOT_getStType+0xc1c>
//		printf("1\n\r");
		return MOT_ACC_CONST_DEC;				// 1
 800f5c0:	2301      	movs	r3, #1
 800f5c2:	e000      	b.n	800f5c6 <MOT_getStType+0xc1e>
	}
	/*  */
	else{
//		printf("2\n\r");
		return MOT_ACC_CONST_DEC_CUSTOM;		// 2
 800f5c4:	2302      	movs	r3, #2
	}
}
 800f5c6:	4618      	mov	r0, r3
 800f5c8:	3778      	adds	r7, #120	@ 0x78
 800f5ca:	46bd      	mov	sp, r7
 800f5cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f5d0:	55555555 	.word	0x55555555
 800f5d4:	3fc55555 	.word	0x3fc55555
 800f5d8:	47ae147b 	.word	0x47ae147b
 800f5dc:	3f847ae1 	.word	0x3f847ae1
 800f5e0:	20017b2c 	.word	0x20017b2c
 800f5e4:	3fe00000 	.word	0x3fe00000
 800f5e8:	20017bd0 	.word	0x20017bd0

0800f5ec <MOT_go_FinSpeed>:

void MOT_go_FinSpeed( float f_num, float f_fin, enMOT_GO_ST_TYPE en_goStType )
{
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b086      	sub	sp, #24
 800f5f0:	af00      	add	r7, sp, #0
 800f5f2:	ed87 0a03 	vstr	s0, [r7, #12]
 800f5f6:	edc7 0a02 	vstr	s1, [r7, #8]
 800f5fa:	4603      	mov	r3, r0
 800f5fc:	71fb      	strb	r3, [r7, #7]
	enMOT_ST_TYPE 		en_type 		= MOT_getStType( f_num, f_fin, en_goStType);			// 
 800f5fe:	79fb      	ldrb	r3, [r7, #7]
 800f600:	4618      	mov	r0, r3
 800f602:	edd7 0a02 	vldr	s1, [r7, #8]
 800f606:	ed97 0a03 	vldr	s0, [r7, #12]
 800f60a:	f7ff f9cd 	bl	800e9a8 <MOT_getStType>
 800f60e:	4603      	mov	r3, r0
 800f610:	75fb      	strb	r3, [r7, #23]
	/*  */
	switch( en_type ){
 800f612:	7dfb      	ldrb	r3, [r7, #23]
 800f614:	3b01      	subs	r3, #1
 800f616:	2b05      	cmp	r3, #5
 800f618:	d873      	bhi.n	800f702 <MOT_go_FinSpeed+0x116>
 800f61a:	a201      	add	r2, pc, #4	@ (adr r2, 800f620 <MOT_go_FinSpeed+0x34>)
 800f61c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f620:	0800f639 	.word	0x0800f639
 800f624:	0800f65b 	.word	0x0800f65b
 800f628:	0800f67d 	.word	0x0800f67d
 800f62c:	0800f69f 	.word	0x0800f69f
 800f630:	0800f6bf 	.word	0x0800f6bf
 800f634:	0800f6e1 	.word	0x0800f6e1

		case MOT_ACC_CONST_DEC:				// [01] 
			MOT_setData_ACC_CONST_DEC( f_num, f_fin, en_goStType );					// 
 800f638:	79fb      	ldrb	r3, [r7, #7]
 800f63a:	4618      	mov	r0, r3
 800f63c:	edd7 0a02 	vldr	s1, [r7, #8]
 800f640:	ed97 0a03 	vldr	s0, [r7, #12]
 800f644:	f7fd fa00 	bl	800ca48 <MOT_setData_ACC_CONST_DEC>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 800f648:	79fa      	ldrb	r2, [r7, #7]
 800f64a:	7dfb      	ldrb	r3, [r7, #23]
 800f64c:	4611      	mov	r1, r2
 800f64e:	4618      	mov	r0, r3
 800f650:	ed97 0a02 	vldr	s0, [r7, #8]
 800f654:	f7fc fd9a 	bl	800c18c <MOT_goBlock_AccConstDec>
			break;
 800f658:	e054      	b.n	800f704 <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST_DEC_CUSTOM:		// [02] 
			MOT_setData_MOT_ACC_CONST_DEC_CUSTOM( f_num, f_fin, en_goStType );		// 
 800f65a:	79fb      	ldrb	r3, [r7, #7]
 800f65c:	4618      	mov	r0, r3
 800f65e:	edd7 0a02 	vldr	s1, [r7, #8]
 800f662:	ed97 0a03 	vldr	s0, [r7, #12]
 800f666:	f7fd fd2b 	bl	800d0c0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 800f66a:	79fa      	ldrb	r2, [r7, #7]
 800f66c:	7dfb      	ldrb	r3, [r7, #23]
 800f66e:	4611      	mov	r1, r2
 800f670:	4618      	mov	r0, r3
 800f672:	ed97 0a02 	vldr	s0, [r7, #8]
 800f676:	f7fc fd89 	bl	800c18c <MOT_goBlock_AccConstDec>
			break;
 800f67a:	e043      	b.n	800f704 <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST:				// [03] 
			MOT_setData_MOT_ACC_CONST( f_num, f_fin, en_goStType );					// 
 800f67c:	79fb      	ldrb	r3, [r7, #7]
 800f67e:	4618      	mov	r0, r3
 800f680:	edd7 0a02 	vldr	s1, [r7, #8]
 800f684:	ed97 0a03 	vldr	s0, [r7, #12]
 800f688:	f7fe f93a 	bl	800d900 <MOT_setData_MOT_ACC_CONST>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 800f68c:	79fa      	ldrb	r2, [r7, #7]
 800f68e:	7dfb      	ldrb	r3, [r7, #23]
 800f690:	4611      	mov	r1, r2
 800f692:	4618      	mov	r0, r3
 800f694:	ed97 0a02 	vldr	s0, [r7, #8]
 800f698:	f7fc fd78 	bl	800c18c <MOT_goBlock_AccConstDec>
			break;
 800f69c:	e032      	b.n	800f704 <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST_CUSTOM:		// [04] 
			MOT_setData_MOT_ACC_CONST_CUSTOM( f_num, f_fin, en_goStType );			// 
 800f69e:	79fb      	ldrb	r3, [r7, #7]
 800f6a0:	4618      	mov	r0, r3
 800f6a2:	edd7 0a02 	vldr	s1, [r7, #8]
 800f6a6:	ed97 0a03 	vldr	s0, [r7, #12]
 800f6aa:	f7fe fb01 	bl	800dcb0 <MOT_setData_MOT_ACC_CONST_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, MOT_GO_ST_NORMAL );			// 
 800f6ae:	7dfb      	ldrb	r3, [r7, #23]
 800f6b0:	2100      	movs	r1, #0
 800f6b2:	4618      	mov	r0, r3
 800f6b4:	ed97 0a02 	vldr	s0, [r7, #8]
 800f6b8:	f7fc fd68 	bl	800c18c <MOT_goBlock_AccConstDec>
			break;
 800f6bc:	e022      	b.n	800f704 <MOT_go_FinSpeed+0x118>

		case MOT_CONST_DEC:				// [05] 
			MOT_setData_MOT_CONST_DEC( f_num, f_fin, en_goStType );					// 
 800f6be:	79fb      	ldrb	r3, [r7, #7]
 800f6c0:	4618      	mov	r0, r3
 800f6c2:	edd7 0a02 	vldr	s1, [r7, #8]
 800f6c6:	ed97 0a03 	vldr	s0, [r7, #12]
 800f6ca:	f7fe fd45 	bl	800e158 <MOT_setData_MOT_CONST_DEC>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 800f6ce:	79fa      	ldrb	r2, [r7, #7]
 800f6d0:	7dfb      	ldrb	r3, [r7, #23]
 800f6d2:	4611      	mov	r1, r2
 800f6d4:	4618      	mov	r0, r3
 800f6d6:	ed97 0a02 	vldr	s0, [r7, #8]
 800f6da:	f7fc fd57 	bl	800c18c <MOT_goBlock_AccConstDec>
			break;
 800f6de:	e011      	b.n	800f704 <MOT_go_FinSpeed+0x118>

		case MOT_CONST_DEC_CUSTOM:		// [06] 
			MOT_setData_MOT_CONST_DEC_CUSTOM( f_num, f_fin, en_goStType );			// 
 800f6e0:	79fb      	ldrb	r3, [r7, #7]
 800f6e2:	4618      	mov	r0, r3
 800f6e4:	edd7 0a02 	vldr	s1, [r7, #8]
 800f6e8:	ed97 0a03 	vldr	s0, [r7, #12]
 800f6ec:	f7fe ff10 	bl	800e510 <MOT_setData_MOT_CONST_DEC_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// 
 800f6f0:	79fa      	ldrb	r2, [r7, #7]
 800f6f2:	7dfb      	ldrb	r3, [r7, #23]
 800f6f4:	4611      	mov	r1, r2
 800f6f6:	4618      	mov	r0, r3
 800f6f8:	ed97 0a02 	vldr	s0, [r7, #8]
 800f6fc:	f7fc fd46 	bl	800c18c <MOT_goBlock_AccConstDec>
			break;
 800f700:	e000      	b.n	800f704 <MOT_go_FinSpeed+0x118>

		default:
			break;
 800f702:	bf00      	nop
	}

}
 800f704:	bf00      	nop
 800f706:	3718      	adds	r7, #24
 800f708:	46bd      	mov	sp, r7
 800f70a:	bd80      	pop	{r7, pc}

0800f70c <MOT_goBlock_FinSpeed>:

void MOT_goBlock_FinSpeed( float f_num, float f_fin )
{
 800f70c:	b580      	push	{r7, lr}
 800f70e:	b082      	sub	sp, #8
 800f710:	af00      	add	r7, sp, #0
 800f712:	ed87 0a01 	vstr	s0, [r7, #4]
 800f716:	edc7 0a00 	vstr	s1, [r7]
	MOT_go_FinSpeed( f_num, f_fin, MOT_GO_ST_NORMAL );		// 
 800f71a:	2000      	movs	r0, #0
 800f71c:	edd7 0a00 	vldr	s1, [r7]
 800f720:	ed97 0a01 	vldr	s0, [r7, #4]
 800f724:	f7ff ff62 	bl	800f5ec <MOT_go_FinSpeed>
}
 800f728:	bf00      	nop
 800f72a:	3708      	adds	r7, #8
 800f72c:	46bd      	mov	sp, r7
 800f72e:	bd80      	pop	{r7, pc}

0800f730 <MOT_goSkewBlock_FinSpeed>:

void MOT_goSkewBlock_FinSpeed( float f_num, float f_fin )
{
 800f730:	b580      	push	{r7, lr}
 800f732:	b082      	sub	sp, #8
 800f734:	af00      	add	r7, sp, #0
 800f736:	ed87 0a01 	vstr	s0, [r7, #4]
 800f73a:	edc7 0a00 	vstr	s1, [r7]
	MOT_go_FinSpeed( f_num, f_fin, MOT_GO_ST_SKEW );		// 
 800f73e:	2001      	movs	r0, #1
 800f740:	edd7 0a00 	vldr	s1, [r7]
 800f744:	ed97 0a01 	vldr	s0, [r7, #4]
 800f748:	f7ff ff50 	bl	800f5ec <MOT_go_FinSpeed>
}
 800f74c:	bf00      	nop
 800f74e:	3708      	adds	r7, #8
 800f750:	46bd      	mov	sp, r7
 800f752:	bd80      	pop	{r7, pc}

0800f754 <MOT_goBlock_Const>:

void MOT_goBlock_Const(float f_num)
{
 800f754:	b580      	push	{r7, lr}
 800f756:	b0ba      	sub	sp, #232	@ 0xe8
 800f758:	af00      	add	r7, sp, #0
 800f75a:	ed87 0a01 	vstr	s0, [r7, #4]
	stCTRL_DATA		st_data;
	stMOT_DATA		st_info;

	GYRO_staErrChkAngle();
 800f75e:	f7fa fa59 	bl	8009c14 <GYRO_staErrChkAngle>

	/* ---------------- */
	/*     */
	/* ---------------- */
	/*  */
	st_info.f_mot_dist		= f_num * BLOCK;													// [m]
 800f762:	edd7 7a01 	vldr	s15, [r7, #4]
 800f766:	ed9f 7aca 	vldr	s14, [pc, #808]	@ 800fa90 <MOT_goBlock_Const+0x33c>
 800f76a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f76e:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38


	/* ------ */
	/*    */
	/* ------ */
	st_data.en_ctrl_type			= CTRL_CONST;
 800f772:	2301      	movs	r3, #1
 800f774:	f887 30a8 	strb.w	r3, [r7, #168]	@ 0xa8
	st_data.f_ctrl_jerk			= 0;
 800f778:	f04f 0300 	mov.w	r3, #0
 800f77c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
	st_data.f_ctrl_trgtAcc		= 0;		// 
 800f780:	f04f 0300 	mov.w	r3, #0
 800f784:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
	st_data.f_ctrl_nowAcc		= 0;
 800f788:	f04f 0300 	mov.w	r3, #0
 800f78c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
	st_data.f_ctrl_now			= f_MotNowSpeed;			// 
 800f790:	4bc0      	ldr	r3, [pc, #768]	@ (800fa94 <MOT_goBlock_Const+0x340>)
 800f792:	681b      	ldr	r3, [r3, #0]
 800f794:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	st_data.f_ctrl_trgt			= f_MotNowSpeed;			// 
 800f798:	4bbe      	ldr	r3, [pc, #760]	@ (800fa94 <MOT_goBlock_Const+0x340>)
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
	st_data.f_ctrl_nowDist		= 0;				// 
 800f7a0:	f04f 0300 	mov.w	r3, #0
 800f7a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	st_data.f_ctrl_dist			= st_info.f_mot_dist;			// 
 800f7a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
	st_data.f_ctrl_nowAccAngle		= 0;
 800f7ae:	f04f 0300 	mov.w	r3, #0
 800f7b2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
		st_data.f_ctrl_trgtAccAngle		= 0;				// 
 800f7b6:	f04f 0300 	mov.w	r3, #0
 800f7ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
	st_data.f_ctrl_nowAngleS		= 0;					// 
 800f7be:	f04f 0300 	mov.w	r3, #0
 800f7c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
	st_data.f_ctrl_trgtAngleS		= 0;					// 
 800f7c6:	f04f 0300 	mov.w	r3, #0
 800f7ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
	st_data.f_ctrl_nowAngle		= 0;					// 
 800f7ce:	f04f 0300 	mov.w	r3, #0
 800f7d2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
	st_data.f_ctrl_angle			= 0;					// 
 800f7d6:	f04f 0300 	mov.w	r3, #0
 800f7da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
	st_data.f_ctrl_time 			= 0;					//  [sec]  
 800f7de:	f04f 0300 	mov.w	r3, #0
 800f7e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
	CTRL_clrData();										// 
 800f7e6:	f7f6 feb5 	bl	8006554 <CTRL_clrData>
	CTRL_setData( &st_data );						// 
 800f7ea:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800f7ee:	4618      	mov	r0, r3
 800f7f0:	f7f6 ff9e 	bl	8006730 <CTRL_setData>
	Set_TrgtSpeed(f_MotNowSpeed);
 800f7f4:	4ba7      	ldr	r3, [pc, #668]	@ (800fa94 <MOT_goBlock_Const+0x340>)
 800f7f6:	edd3 7a00 	vldr	s15, [r3]
 800f7fa:	eeb0 0a67 	vmov.f32	s0, s15
 800f7fe:	f7f6 fe13 	bl	8006428 <Set_TrgtSpeed>
//	printf(" %f  %f \r\n",st_data.f_trgt,st_data.f_dist);
	while( Get_NowDist() < st_info.f_mot_dist ){				// 
 800f802:	e02e      	b.n	800f862 <MOT_goBlock_Const+0x10e>
		if( SYS_isOutOfCtrl() == TRUE ){
 800f804:	f7f9 ff7c 	bl	8009700 <SYS_isOutOfCtrl>
 800f808:	4603      	mov	r3, r0
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d008      	beq.n	800f820 <MOT_goBlock_Const+0xcc>
			CTRL_stop();
 800f80e:	f7f6 fe91 	bl	8006534 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 800f812:	2000      	movs	r0, #0
 800f814:	f7f9 ffa6 	bl	8009764 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 800f818:	2001      	movs	r0, #1
 800f81a:	f7f9 ffa3 	bl	8009764 <DCM_brakeMot>
			break;
 800f81e:	e02d      	b.n	800f87c <MOT_goBlock_Const+0x128>
		}				// 
		if(MOT_setWallEdgeDist()==TRUE) break;
 800f820:	f002 ffec 	bl	80127fc <MOT_setWallEdgeDist>
 800f824:	4603      	mov	r3, r0
 800f826:	2b00      	cmp	r3, #0
 800f828:	d127      	bne.n	800f87a <MOT_goBlock_Const+0x126>
		if(Is_Known_Accel() == FALSE){
 800f82a:	f007 f933 	bl	8016a94 <Is_Known_Accel>
 800f82e:	4603      	mov	r3, r0
 800f830:	f083 0301 	eor.w	r3, r3, #1
 800f834:	b2db      	uxtb	r3, r3
 800f836:	2b00      	cmp	r3, #0
 800f838:	d013      	beq.n	800f862 <MOT_goBlock_Const+0x10e>
			if((DIST_getNowVal(DIST_SEN_R_FRONT)>(R_FRONT_REF-FRONT_WALL_MISS_DIF))||(DIST_getNowVal(DIST_SEN_L_FRONT)>(L_FRONT_REF-FRONT_WALL_MISS_DIF))){
 800f83a:	2000      	movs	r0, #0
 800f83c:	f003 f9c8 	bl	8012bd0 <DIST_getNowVal>
 800f840:	4603      	mov	r3, r0
 800f842:	f5b3 7f02 	cmp.w	r3, #520	@ 0x208
 800f846:	dc08      	bgt.n	800f85a <MOT_goBlock_Const+0x106>
 800f848:	2001      	movs	r0, #1
 800f84a:	f003 f9c1 	bl	8012bd0 <DIST_getNowVal>
 800f84e:	4603      	mov	r3, r0
 800f850:	461a      	mov	r2, r3
 800f852:	f240 2326 	movw	r3, #550	@ 0x226
 800f856:	429a      	cmp	r2, r3
 800f858:	dd03      	ble.n	800f862 <MOT_goBlock_Const+0x10e>
				front_wall_miss = TRUE;
 800f85a:	4b8f      	ldr	r3, [pc, #572]	@ (800fa98 <MOT_goBlock_Const+0x344>)
 800f85c:	2201      	movs	r2, #1
 800f85e:	701a      	strb	r2, [r3, #0]
				break;
 800f860:	e00c      	b.n	800f87c <MOT_goBlock_Const+0x128>
	while( Get_NowDist() < st_info.f_mot_dist ){				// 
 800f862:	f7f6 fdb7 	bl	80063d4 <Get_NowDist>
 800f866:	eeb0 7a40 	vmov.f32	s14, s0
 800f86a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800f86e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f876:	d4c5      	bmi.n	800f804 <MOT_goBlock_Const+0xb0>
 800f878:	e000      	b.n	800f87c <MOT_goBlock_Const+0x128>
		if(MOT_setWallEdgeDist()==TRUE) break;
 800f87a:	bf00      	nop
			}
		}
	}

	if( ( en_WallEdge != MOT_WALL_EDGE_NONE ) && ( bl_IsWallEdge == FALSE )  ){
 800f87c:	4b87      	ldr	r3, [pc, #540]	@ (800fa9c <MOT_goBlock_Const+0x348>)
 800f87e:	781b      	ldrb	r3, [r3, #0]
 800f880:	2b00      	cmp	r3, #0
 800f882:	f000 808f 	beq.w	800f9a4 <MOT_goBlock_Const+0x250>
 800f886:	4b86      	ldr	r3, [pc, #536]	@ (800faa0 <MOT_goBlock_Const+0x34c>)
 800f888:	781b      	ldrb	r3, [r3, #0]
 800f88a:	f083 0301 	eor.w	r3, r3, #1
 800f88e:	b2db      	uxtb	r3, r3
 800f890:	2b00      	cmp	r3, #0
 800f892:	f000 8087 	beq.w	800f9a4 <MOT_goBlock_Const+0x250>
		st_data.en_ctrl_type			= CTRL_CONST;
 800f896:	2301      	movs	r3, #1
 800f898:	f887 30a8 	strb.w	r3, [r7, #168]	@ 0xa8
		st_data.f_ctrl_jerk			= 0;
 800f89c:	f04f 0300 	mov.w	r3, #0
 800f8a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		st_data.f_ctrl_trgtAcc		= 0;		// 
 800f8a4:	f04f 0300 	mov.w	r3, #0
 800f8a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
		st_data.f_ctrl_nowAcc		= 0;
 800f8ac:	f04f 0300 	mov.w	r3, #0
 800f8b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
		st_data.f_ctrl_now			= st_Info.f_mot_last;			// 
 800f8b4:	4b7b      	ldr	r3, [pc, #492]	@ (800faa4 <MOT_goBlock_Const+0x350>)
 800f8b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8b8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
		st_data.f_ctrl_trgt			= st_Info.f_mot_last;			// 
 800f8bc:	4b79      	ldr	r3, [pc, #484]	@ (800faa4 <MOT_goBlock_Const+0x350>)
 800f8be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
		st_data.f_ctrl_nowDist		= Get_NowDist();				// 
 800f8c4:	f7f6 fd86 	bl	80063d4 <Get_NowDist>
 800f8c8:	eef0 7a40 	vmov.f32	s15, s0
 800f8cc:	edc7 7a31 	vstr	s15, [r7, #196]	@ 0xc4
		st_data.f_ctrl_dist			= Get_NowDist() + 0.045f;	// 90.0ff_NowDist
 800f8d0:	f7f6 fd80 	bl	80063d4 <Get_NowDist>
 800f8d4:	eef0 7a40 	vmov.f32	s15, s0
 800f8d8:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 800faa8 <MOT_goBlock_Const+0x354>
 800f8dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f8e0:	edc7 7a32 	vstr	s15, [r7, #200]	@ 0xc8
		st_data.f_ctrl_nowAccAngle		= 0;
 800f8e4:	f04f 0300 	mov.w	r3, #0
 800f8e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
		st_data.f_ctrl_trgtAccAngle		= 0;				// 
 800f8ec:	f04f 0300 	mov.w	r3, #0
 800f8f0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
		st_data.f_ctrl_nowAngleS		= 0;						// 
 800f8f4:	f04f 0300 	mov.w	r3, #0
 800f8f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
		st_data.f_ctrl_trgtAngleS	= 0;						// 
 800f8fc:	f04f 0300 	mov.w	r3, #0
 800f900:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
		st_data.f_ctrl_nowAngle		= 0;						// 
 800f904:	f04f 0300 	mov.w	r3, #0
 800f908:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
		st_data.f_ctrl_angle			= 0;						// 
 800f90c:	f04f 0300 	mov.w	r3, #0
 800f910:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
		st_data.f_ctrl_time 			= 0;						//  [sec]  
 800f914:	f04f 0300 	mov.w	r3, #0
 800f918:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		CTRL_clrData();										// /
 800f91c:	f7f6 fe1a 	bl	8006554 <CTRL_clrData>
		CTRL_setData( &st_data );							// 
 800f920:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800f924:	4618      	mov	r0, r3
 800f926:	f7f6 ff03 	bl	8006730 <CTRL_setData>
		while( Get_NowDist() < st_data.f_ctrl_dist ){				// 
 800f92a:	e02e      	b.n	800f98a <MOT_goBlock_Const+0x236>
			if( SYS_isOutOfCtrl() == TRUE ){
 800f92c:	f7f9 fee8 	bl	8009700 <SYS_isOutOfCtrl>
 800f930:	4603      	mov	r3, r0
 800f932:	2b00      	cmp	r3, #0
 800f934:	d008      	beq.n	800f948 <MOT_goBlock_Const+0x1f4>
				CTRL_stop();
 800f936:	f7f6 fdfd 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 800f93a:	2000      	movs	r0, #0
 800f93c:	f7f9 ff12 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 800f940:	2001      	movs	r0, #1
 800f942:	f7f9 ff0f 	bl	8009764 <DCM_brakeMot>
				break;
 800f946:	e02d      	b.n	800f9a4 <MOT_goBlock_Const+0x250>
			}				
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// 
 800f948:	f002 ff9c 	bl	8012884 <MOT_setWallEdgeDist_LoopWait>
 800f94c:	4603      	mov	r3, r0
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d127      	bne.n	800f9a2 <MOT_goBlock_Const+0x24e>
			if(Is_Known_Accel() == FALSE){
 800f952:	f007 f89f 	bl	8016a94 <Is_Known_Accel>
 800f956:	4603      	mov	r3, r0
 800f958:	f083 0301 	eor.w	r3, r3, #1
 800f95c:	b2db      	uxtb	r3, r3
 800f95e:	2b00      	cmp	r3, #0
 800f960:	d013      	beq.n	800f98a <MOT_goBlock_Const+0x236>
				if((DIST_getNowVal(DIST_SEN_R_FRONT)>(R_FRONT_REF-FRONT_WALL_MISS_DIF))||(DIST_getNowVal(DIST_SEN_L_FRONT)>(L_FRONT_REF-FRONT_WALL_MISS_DIF))){
 800f962:	2000      	movs	r0, #0
 800f964:	f003 f934 	bl	8012bd0 <DIST_getNowVal>
 800f968:	4603      	mov	r3, r0
 800f96a:	f5b3 7f02 	cmp.w	r3, #520	@ 0x208
 800f96e:	dc08      	bgt.n	800f982 <MOT_goBlock_Const+0x22e>
 800f970:	2001      	movs	r0, #1
 800f972:	f003 f92d 	bl	8012bd0 <DIST_getNowVal>
 800f976:	4603      	mov	r3, r0
 800f978:	461a      	mov	r2, r3
 800f97a:	f240 2326 	movw	r3, #550	@ 0x226
 800f97e:	429a      	cmp	r2, r3
 800f980:	dd03      	ble.n	800f98a <MOT_goBlock_Const+0x236>
					front_wall_miss = TRUE;
 800f982:	4b45      	ldr	r3, [pc, #276]	@ (800fa98 <MOT_goBlock_Const+0x344>)
 800f984:	2201      	movs	r2, #1
 800f986:	701a      	strb	r2, [r3, #0]
					break;
 800f988:	e00c      	b.n	800f9a4 <MOT_goBlock_Const+0x250>
		while( Get_NowDist() < st_data.f_ctrl_dist ){				// 
 800f98a:	f7f6 fd23 	bl	80063d4 <Get_NowDist>
 800f98e:	eeb0 7a40 	vmov.f32	s14, s0
 800f992:	edd7 7a32 	vldr	s15, [r7, #200]	@ 0xc8
 800f996:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f99a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f99e:	d4c5      	bmi.n	800f92c <MOT_goBlock_Const+0x1d8>
 800f9a0:	e000      	b.n	800f9a4 <MOT_goBlock_Const+0x250>
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// 
 800f9a2:	bf00      	nop
				}
			}
		}
	}
	/* straight for edge */
	if( f_WallEdgeAddDist != 0.0f)
 800f9a4:	4b41      	ldr	r3, [pc, #260]	@ (800faac <MOT_goBlock_Const+0x358>)
 800f9a6:	edd3 7a00 	vldr	s15, [r3]
 800f9aa:	eef5 7a40 	vcmp.f32	s15, #0.0
 800f9ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9b2:	f000 8088 	beq.w	800fac6 <MOT_goBlock_Const+0x372>
	{
		st_data.en_ctrl_type			= CTRL_CONST;
 800f9b6:	2301      	movs	r3, #1
 800f9b8:	f887 30a8 	strb.w	r3, [r7, #168]	@ 0xa8
		st_data.f_ctrl_jerk			= 0;
 800f9bc:	f04f 0300 	mov.w	r3, #0
 800f9c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		st_data.f_ctrl_trgtAcc		= 0;		// 
 800f9c4:	f04f 0300 	mov.w	r3, #0
 800f9c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
		st_data.f_ctrl_nowAcc		= 0;
 800f9cc:	f04f 0300 	mov.w	r3, #0
 800f9d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
		st_data.f_ctrl_now			= st_Info.f_mot_last;			// 
 800f9d4:	4b33      	ldr	r3, [pc, #204]	@ (800faa4 <MOT_goBlock_Const+0x350>)
 800f9d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f9d8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
		st_data.f_ctrl_trgt			= st_Info.f_mot_last;			// 
 800f9dc:	4b31      	ldr	r3, [pc, #196]	@ (800faa4 <MOT_goBlock_Const+0x350>)
 800f9de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f9e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
		st_data.f_ctrl_nowDist		= 0;						// 
 800f9e4:	f04f 0300 	mov.w	r3, #0
 800f9e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
		st_data.f_ctrl_dist			= f_WallEdgeAddDist;		// 
 800f9ec:	4b2f      	ldr	r3, [pc, #188]	@ (800faac <MOT_goBlock_Const+0x358>)
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
		st_data.f_ctrl_nowAccAngle		= 0;
 800f9f4:	f04f 0300 	mov.w	r3, #0
 800f9f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
		st_data.f_ctrl_trgtAccAngle		= 0;				// 
 800f9fc:	f04f 0300 	mov.w	r3, #0
 800fa00:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
		st_data.f_ctrl_nowAngleS		= 0;						// 
 800fa04:	f04f 0300 	mov.w	r3, #0
 800fa08:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
		st_data.f_ctrl_trgtAngleS	= 0;						// 
 800fa0c:	f04f 0300 	mov.w	r3, #0
 800fa10:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
		st_data.f_ctrl_nowAngle		= 0;						// 
 800fa14:	f04f 0300 	mov.w	r3, #0
 800fa18:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
		st_data.f_ctrl_angle			= 0;						// 
 800fa1c:	f04f 0300 	mov.w	r3, #0
 800fa20:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
		st_data.f_ctrl_time 			= 0;						//  [sec]  
 800fa24:	f04f 0300 	mov.w	r3, #0
 800fa28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		CTRL_clrData();										// /
 800fa2c:	f7f6 fd92 	bl	8006554 <CTRL_clrData>
		CTRL_setData( &st_data );							// 
 800fa30:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800fa34:	4618      	mov	r0, r3
 800fa36:	f7f6 fe7b 	bl	8006730 <CTRL_setData>
		while( Get_NowDist() < st_data.f_ctrl_dist ){			// 
 800fa3a:	e039      	b.n	800fab0 <MOT_goBlock_Const+0x35c>
			if( SYS_isOutOfCtrl() == TRUE ){
 800fa3c:	f7f9 fe60 	bl	8009700 <SYS_isOutOfCtrl>
 800fa40:	4603      	mov	r3, r0
 800fa42:	2b00      	cmp	r3, #0
 800fa44:	d008      	beq.n	800fa58 <MOT_goBlock_Const+0x304>
				CTRL_stop();
 800fa46:	f7f6 fd75 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 800fa4a:	2000      	movs	r0, #0
 800fa4c:	f7f9 fe8a 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 800fa50:	2001      	movs	r0, #1
 800fa52:	f7f9 fe87 	bl	8009764 <DCM_brakeMot>
				break;
 800fa56:	e036      	b.n	800fac6 <MOT_goBlock_Const+0x372>
			}	
			if(Is_Known_Accel() == FALSE){
 800fa58:	f007 f81c 	bl	8016a94 <Is_Known_Accel>
 800fa5c:	4603      	mov	r3, r0
 800fa5e:	f083 0301 	eor.w	r3, r3, #1
 800fa62:	b2db      	uxtb	r3, r3
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d023      	beq.n	800fab0 <MOT_goBlock_Const+0x35c>
				if((DIST_getNowVal(DIST_SEN_R_FRONT)>(R_FRONT_REF-FRONT_WALL_MISS_DIF))||(DIST_getNowVal(DIST_SEN_L_FRONT)>(L_FRONT_REF-FRONT_WALL_MISS_DIF))){
 800fa68:	2000      	movs	r0, #0
 800fa6a:	f003 f8b1 	bl	8012bd0 <DIST_getNowVal>
 800fa6e:	4603      	mov	r3, r0
 800fa70:	f5b3 7f02 	cmp.w	r3, #520	@ 0x208
 800fa74:	dc08      	bgt.n	800fa88 <MOT_goBlock_Const+0x334>
 800fa76:	2001      	movs	r0, #1
 800fa78:	f003 f8aa 	bl	8012bd0 <DIST_getNowVal>
 800fa7c:	4603      	mov	r3, r0
 800fa7e:	461a      	mov	r2, r3
 800fa80:	f240 2326 	movw	r3, #550	@ 0x226
 800fa84:	429a      	cmp	r2, r3
 800fa86:	dd13      	ble.n	800fab0 <MOT_goBlock_Const+0x35c>
					front_wall_miss = TRUE;
 800fa88:	4b03      	ldr	r3, [pc, #12]	@ (800fa98 <MOT_goBlock_Const+0x344>)
 800fa8a:	2201      	movs	r2, #1
 800fa8c:	701a      	strb	r2, [r3, #0]
					break;
 800fa8e:	e01a      	b.n	800fac6 <MOT_goBlock_Const+0x372>
 800fa90:	3db851ec 	.word	0x3db851ec
 800fa94:	20017bcc 	.word	0x20017bcc
 800fa98:	2001ad9b 	.word	0x2001ad9b
 800fa9c:	20017be4 	.word	0x20017be4
 800faa0:	20017be5 	.word	0x20017be5
 800faa4:	20017b2c 	.word	0x20017b2c
 800faa8:	3d3851ec 	.word	0x3d3851ec
 800faac:	20017be8 	.word	0x20017be8
		while( Get_NowDist() < st_data.f_ctrl_dist ){			// 
 800fab0:	f7f6 fc90 	bl	80063d4 <Get_NowDist>
 800fab4:	eeb0 7a40 	vmov.f32	s14, s0
 800fab8:	edd7 7a32 	vldr	s15, [r7, #200]	@ 0xc8
 800fabc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fac4:	d4ba      	bmi.n	800fa3c <MOT_goBlock_Const+0x2e8>
				}
			}			
		}
	}

	if(front_wall_miss == TRUE){
 800fac6:	4b11      	ldr	r3, [pc, #68]	@ (800fb0c <MOT_goBlock_Const+0x3b8>)
 800fac8:	781b      	ldrb	r3, [r3, #0]
 800faca:	2b00      	cmp	r3, #0
 800facc:	d00e      	beq.n	800faec <MOT_goBlock_Const+0x398>
		MOT_goBlock_FinSpeed(0.4,0);
 800face:	eddf 0a10 	vldr	s1, [pc, #64]	@ 800fb10 <MOT_goBlock_Const+0x3bc>
 800fad2:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 800fb14 <MOT_goBlock_Const+0x3c0>
 800fad6:	f7ff fe19 	bl	800f70c <MOT_goBlock_FinSpeed>
		DCM_brakeMot( DCM_R );		
 800fada:	2000      	movs	r0, #0
 800fadc:	f7f9 fe42 	bl	8009764 <DCM_brakeMot>
		DCM_brakeMot( DCM_L );
 800fae0:	2001      	movs	r0, #1
 800fae2:	f7f9 fe3f 	bl	8009764 <DCM_brakeMot>
		LL_mDelay(200);
 800fae6:	20c8      	movs	r0, #200	@ 0xc8
 800fae8:	f00b ffda 	bl	801baa0 <LL_mDelay>

	}

	MOT_setWallEdgeType( MOT_WALL_EDGE_NONE );		// 
 800faec:	2000      	movs	r0, #0
 800faee:	f002 fe53 	bl	8012798 <MOT_setWallEdgeType>
	GYRO_endErrChkAngle();
 800faf2:	f7fa f8a1 	bl	8009c38 <GYRO_endErrChkAngle>
//	CTRL_clrNowData();
	CTRL_setNowData_Err(/*st_data.f_dist,*/st_data.f_ctrl_angle);
 800faf6:	edd7 7a39 	vldr	s15, [r7, #228]	@ 0xe4
 800fafa:	eeb0 0a67 	vmov.f32	s0, s15
 800fafe:	f7f6 fdd3 	bl	80066a8 <CTRL_setNowData_Err>
}
 800fb02:	bf00      	nop
 800fb04:	37e8      	adds	r7, #232	@ 0xe8
 800fb06:	46bd      	mov	sp, r7
 800fb08:	bd80      	pop	{r7, pc}
 800fb0a:	bf00      	nop
 800fb0c:	2001ad9b 	.word	0x2001ad9b
 800fb10:	00000000 	.word	0x00000000
 800fb14:	3ecccccd 	.word	0x3ecccccd

0800fb18 <MOT_getAccAngle1>:
	CTRL_clrData();
	CTRL_setData(&test);
}

float MOT_getAccAngle1( void )
{
 800fb18:	b580      	push	{r7, lr}
 800fb1a:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_TRUN )->f_speed_accangle;
 800fb1c:	2016      	movs	r0, #22
 800fb1e:	f7f2 fe9b 	bl	8002858 <PARAM_getSpeed>
 800fb22:	4603      	mov	r3, r0
 800fb24:	691b      	ldr	r3, [r3, #16]
 800fb26:	ee07 3a90 	vmov	s15, r3
}
 800fb2a:	eeb0 0a67 	vmov.f32	s0, s15
 800fb2e:	bd80      	pop	{r7, pc}

0800fb30 <MOT_getAccAngle3>:

float MOT_getAccAngle3( void )
{
 800fb30:	b580      	push	{r7, lr}
 800fb32:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_TRUN )->f_speed_decangle;
 800fb34:	2016      	movs	r0, #22
 800fb36:	f7f2 fe8f 	bl	8002858 <PARAM_getSpeed>
 800fb3a:	4603      	mov	r3, r0
 800fb3c:	695b      	ldr	r3, [r3, #20]
 800fb3e:	ee07 3a90 	vmov	s15, r3
}
 800fb42:	eeb0 0a67 	vmov.f32	s0, s15
 800fb46:	bd80      	pop	{r7, pc}

0800fb48 <MOT_getJerkAngle>:

float MOT_getJerkAngle( void )
{
 800fb48:	b580      	push	{r7, lr}
 800fb4a:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_TRUN )->f_speed_jerkangle;
 800fb4c:	2016      	movs	r0, #22
 800fb4e:	f7f2 fe83 	bl	8002858 <PARAM_getSpeed>
 800fb52:	4603      	mov	r3, r0
 800fb54:	68db      	ldr	r3, [r3, #12]
 800fb56:	ee07 3a90 	vmov	s15, r3
}
 800fb5a:	eeb0 0a67 	vmov.f32	s0, s15
 800fb5e:	bd80      	pop	{r7, pc}

0800fb60 <MOT_turn>:

void MOT_turn( enMOT_TURN_CMD en_type )
{
 800fb60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fb64:	b0ca      	sub	sp, #296	@ 0x128
 800fb66:	af00      	add	r7, sp, #0
 800fb68:	4602      	mov	r2, r0
 800fb6a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800fb6e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800fb72:	701a      	strb	r2, [r3, #0]

	float		f_mot_l3_decanglejerk;
	float		f_mot_l3_accanglejerk;
    float		f_mot_l3_decangleconst;

	us_trgtAngleS = 2.8*PI;//500;
 800fb74:	4b27      	ldr	r3, [pc, #156]	@ (800fc14 <MOT_turn+0xb4>)
 800fb76:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	/* ---------------- */
	/*    */
	/* ---------------- */
	st_info.f_mot_jerkAngle = MOT_getJerkAngle();
 800fb7a:	f7ff ffe5 	bl	800fb48 <MOT_getJerkAngle>
 800fb7e:	eef0 7a40 	vmov.f32	s15, s0
 800fb82:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
	/*  */
	st_info.f_mot_trgtAccAngle1= MOT_getAccAngle1();												// 1[rad/s^2]
 800fb86:	f7ff ffc7 	bl	800fb18 <MOT_getAccAngle1>
 800fb8a:	eef0 7a40 	vmov.f32	s15, s0
 800fb8e:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
	st_info.f_mot_trgtAccAngle3= MOT_getAccAngle3();												// 3[rad/s^2]
 800fb92:	f7ff ffcd 	bl	800fb30 <MOT_getAccAngle3>
 800fb96:	eef0 7a40 	vmov.f32	s15, s0
 800fb9a:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4

	/*  */
	st_info.f_mot_nowAngleS	= 0;																// 
 800fb9e:	f04f 0300 	mov.w	r3, #0
 800fba2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
	st_info.f_mot_trgtAngleS= (float)us_trgtAngleS;												// 
 800fba6:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800fbaa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	st_info.f_mot_lastAngleS= 0;																// 
 800fbae:	f04f 0300 	mov.w	r3, #0
 800fbb2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

	/*  */
	switch( en_type ){
 800fbb6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800fbba:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800fbbe:	781b      	ldrb	r3, [r3, #0]
 800fbc0:	2b05      	cmp	r3, #5
 800fbc2:	d835      	bhi.n	800fc30 <MOT_turn+0xd0>
 800fbc4:	a201      	add	r2, pc, #4	@ (adr r2, 800fbcc <MOT_turn+0x6c>)
 800fbc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbca:	bf00      	nop
 800fbcc:	0800fbe5 	.word	0x0800fbe5
 800fbd0:	0800fbed 	.word	0x0800fbed
 800fbd4:	0800fbf5 	.word	0x0800fbf5
 800fbd8:	0800fbfd 	.word	0x0800fbfd
 800fbdc:	0800fc05 	.word	0x0800fc05
 800fbe0:	0800fc0d 	.word	0x0800fc0d
		case MOT_R90:	st_info.f_mot_angle = -PI/2.0 - ANGLE_OFFSET1_R;	break;					// [rad]
 800fbe4:	4b0c      	ldr	r3, [pc, #48]	@ (800fc18 <MOT_turn+0xb8>)
 800fbe6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800fbea:	e025      	b.n	800fc38 <MOT_turn+0xd8>
		case MOT_L90:	st_info.f_mot_angle =  PI/2.0 + ANGLE_OFFSET1;		break;					// [rad]
 800fbec:	4b0b      	ldr	r3, [pc, #44]	@ (800fc1c <MOT_turn+0xbc>)
 800fbee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800fbf2:	e021      	b.n	800fc38 <MOT_turn+0xd8>
		case MOT_R180:	st_info.f_mot_angle = -PI - ANGLE_OFFSET2_R;	break;					// [rad]
 800fbf4:	4b0a      	ldr	r3, [pc, #40]	@ (800fc20 <MOT_turn+0xc0>)
 800fbf6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800fbfa:	e01d      	b.n	800fc38 <MOT_turn+0xd8>
		case MOT_L180:	st_info.f_mot_angle =  PI + ANGLE_OFFSET2;		break;					// [rad]
 800fbfc:	4b09      	ldr	r3, [pc, #36]	@ (800fc24 <MOT_turn+0xc4>)
 800fbfe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800fc02:	e019      	b.n	800fc38 <MOT_turn+0xd8>
		case MOT_R360:	st_info.f_mot_angle = -2.0*PI - ANGLE_OFFSET3;		break;					// [rad]
 800fc04:	4b08      	ldr	r3, [pc, #32]	@ (800fc28 <MOT_turn+0xc8>)
 800fc06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800fc0a:	e015      	b.n	800fc38 <MOT_turn+0xd8>
		case MOT_L360:	st_info.f_mot_angle =  2.0*PI + ANGLE_OFFSET3;		break;					// [rad]
 800fc0c:	4b07      	ldr	r3, [pc, #28]	@ (800fc2c <MOT_turn+0xcc>)
 800fc0e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800fc12:	e011      	b.n	800fc38 <MOT_turn+0xd8>
 800fc14:	410cbe45 	.word	0x410cbe45
 800fc18:	bfc90fd0 	.word	0xbfc90fd0
 800fc1c:	3fc90fd0 	.word	0x3fc90fd0
 800fc20:	c0490fd0 	.word	0xc0490fd0
 800fc24:	40490fd0 	.word	0x40490fd0
 800fc28:	c0c90fd0 	.word	0xc0c90fd0
 800fc2c:	40c90fd0 	.word	0x40c90fd0
		default:
			printf("error\r\n");
 800fc30:	48f1      	ldr	r0, [pc, #964]	@ (800fff8 <MOT_turn+0x498>)
 800fc32:	f00e f89b 	bl	801dd6c <puts>
			break;
 800fc36:	bf00      	nop
	}

	f_accAngleTime1 = st_info.f_mot_trgtAccAngle1/st_info.f_mot_jerkAngle;
 800fc38:	edd7 6a2c 	vldr	s13, [r7, #176]	@ 0xb0
 800fc3c:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 800fc40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fc44:	edc7 7a48 	vstr	s15, [r7, #288]	@ 0x120
	f_accAngleTime3 = st_info.f_mot_trgtAccAngle3/st_info.f_mot_jerkAngle;
 800fc48:	edd7 6a2d 	vldr	s13, [r7, #180]	@ 0xb4
 800fc4c:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 800fc50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fc54:	edc7 7a47 	vstr	s15, [r7, #284]	@ 0x11c

	f_mot_accAnglejerk_v	= 1.0/2.0*st_info.f_mot_jerkAngle*f_accAngleTime1*f_accAngleTime1;//
 800fc58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fc5c:	4618      	mov	r0, r3
 800fc5e:	f7f0 fc9b 	bl	8000598 <__aeabi_f2d>
 800fc62:	f04f 0200 	mov.w	r2, #0
 800fc66:	4be5      	ldr	r3, [pc, #916]	@ (800fffc <MOT_turn+0x49c>)
 800fc68:	f7f0 fcee 	bl	8000648 <__aeabi_dmul>
 800fc6c:	4602      	mov	r2, r0
 800fc6e:	460b      	mov	r3, r1
 800fc70:	4614      	mov	r4, r2
 800fc72:	461d      	mov	r5, r3
 800fc74:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 800fc78:	f7f0 fc8e 	bl	8000598 <__aeabi_f2d>
 800fc7c:	4602      	mov	r2, r0
 800fc7e:	460b      	mov	r3, r1
 800fc80:	4620      	mov	r0, r4
 800fc82:	4629      	mov	r1, r5
 800fc84:	f7f0 fce0 	bl	8000648 <__aeabi_dmul>
 800fc88:	4602      	mov	r2, r0
 800fc8a:	460b      	mov	r3, r1
 800fc8c:	4614      	mov	r4, r2
 800fc8e:	461d      	mov	r5, r3
 800fc90:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 800fc94:	f7f0 fc80 	bl	8000598 <__aeabi_f2d>
 800fc98:	4602      	mov	r2, r0
 800fc9a:	460b      	mov	r3, r1
 800fc9c:	4620      	mov	r0, r4
 800fc9e:	4629      	mov	r1, r5
 800fca0:	f7f0 fcd2 	bl	8000648 <__aeabi_dmul>
 800fca4:	4602      	mov	r2, r0
 800fca6:	460b      	mov	r3, r1
 800fca8:	4610      	mov	r0, r2
 800fcaa:	4619      	mov	r1, r3
 800fcac:	f7f0 ffc4 	bl	8000c38 <__aeabi_d2f>
 800fcb0:	4603      	mov	r3, r0
 800fcb2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	f_mot_l1_accanglejerk	= 1.0/6.0*st_info.f_mot_jerkAngle*f_accAngleTime1*f_accAngleTime1*f_accAngleTime1;
 800fcb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fcba:	4618      	mov	r0, r3
 800fcbc:	f7f0 fc6c 	bl	8000598 <__aeabi_f2d>
 800fcc0:	a3cb      	add	r3, pc, #812	@ (adr r3, 800fff0 <MOT_turn+0x490>)
 800fcc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcc6:	f7f0 fcbf 	bl	8000648 <__aeabi_dmul>
 800fcca:	4602      	mov	r2, r0
 800fccc:	460b      	mov	r3, r1
 800fcce:	4614      	mov	r4, r2
 800fcd0:	461d      	mov	r5, r3
 800fcd2:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 800fcd6:	f7f0 fc5f 	bl	8000598 <__aeabi_f2d>
 800fcda:	4602      	mov	r2, r0
 800fcdc:	460b      	mov	r3, r1
 800fcde:	4620      	mov	r0, r4
 800fce0:	4629      	mov	r1, r5
 800fce2:	f7f0 fcb1 	bl	8000648 <__aeabi_dmul>
 800fce6:	4602      	mov	r2, r0
 800fce8:	460b      	mov	r3, r1
 800fcea:	4614      	mov	r4, r2
 800fcec:	461d      	mov	r5, r3
 800fcee:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 800fcf2:	f7f0 fc51 	bl	8000598 <__aeabi_f2d>
 800fcf6:	4602      	mov	r2, r0
 800fcf8:	460b      	mov	r3, r1
 800fcfa:	4620      	mov	r0, r4
 800fcfc:	4629      	mov	r1, r5
 800fcfe:	f7f0 fca3 	bl	8000648 <__aeabi_dmul>
 800fd02:	4602      	mov	r2, r0
 800fd04:	460b      	mov	r3, r1
 800fd06:	4614      	mov	r4, r2
 800fd08:	461d      	mov	r5, r3
 800fd0a:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 800fd0e:	f7f0 fc43 	bl	8000598 <__aeabi_f2d>
 800fd12:	4602      	mov	r2, r0
 800fd14:	460b      	mov	r3, r1
 800fd16:	4620      	mov	r0, r4
 800fd18:	4629      	mov	r1, r5
 800fd1a:	f7f0 fc95 	bl	8000648 <__aeabi_dmul>
 800fd1e:	4602      	mov	r2, r0
 800fd20:	460b      	mov	r3, r1
 800fd22:	4610      	mov	r0, r2
 800fd24:	4619      	mov	r1, r3
 800fd26:	f7f0 ff87 	bl	8000c38 <__aeabi_d2f>
 800fd2a:	4603      	mov	r3, r0
 800fd2c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
	f_mot_l1_decanglejerk	= 1.0/6.0*st_info.f_mot_jerkAngle*(-1.0)*f_accAngleTime1*f_accAngleTime1*f_accAngleTime1 + (st_info.f_mot_trgtAngleS-f_mot_accAnglejerk_v)*f_accAngleTime1 + 1.0/2.0* st_info.f_mot_trgtAccAngle1 *f_accAngleTime1*f_accAngleTime1;
 800fd30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd34:	4618      	mov	r0, r3
 800fd36:	f7f0 fc2f 	bl	8000598 <__aeabi_f2d>
 800fd3a:	a3ad      	add	r3, pc, #692	@ (adr r3, 800fff0 <MOT_turn+0x490>)
 800fd3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd40:	f7f0 fc82 	bl	8000648 <__aeabi_dmul>
 800fd44:	4602      	mov	r2, r0
 800fd46:	460b      	mov	r3, r1
 800fd48:	4690      	mov	r8, r2
 800fd4a:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 800fd4e:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 800fd52:	f7f0 fc21 	bl	8000598 <__aeabi_f2d>
 800fd56:	4602      	mov	r2, r0
 800fd58:	460b      	mov	r3, r1
 800fd5a:	4640      	mov	r0, r8
 800fd5c:	4649      	mov	r1, r9
 800fd5e:	f7f0 fc73 	bl	8000648 <__aeabi_dmul>
 800fd62:	4602      	mov	r2, r0
 800fd64:	460b      	mov	r3, r1
 800fd66:	4614      	mov	r4, r2
 800fd68:	461d      	mov	r5, r3
 800fd6a:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 800fd6e:	f7f0 fc13 	bl	8000598 <__aeabi_f2d>
 800fd72:	4602      	mov	r2, r0
 800fd74:	460b      	mov	r3, r1
 800fd76:	4620      	mov	r0, r4
 800fd78:	4629      	mov	r1, r5
 800fd7a:	f7f0 fc65 	bl	8000648 <__aeabi_dmul>
 800fd7e:	4602      	mov	r2, r0
 800fd80:	460b      	mov	r3, r1
 800fd82:	4614      	mov	r4, r2
 800fd84:	461d      	mov	r5, r3
 800fd86:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 800fd8a:	f7f0 fc05 	bl	8000598 <__aeabi_f2d>
 800fd8e:	4602      	mov	r2, r0
 800fd90:	460b      	mov	r3, r1
 800fd92:	4620      	mov	r0, r4
 800fd94:	4629      	mov	r1, r5
 800fd96:	f7f0 fc57 	bl	8000648 <__aeabi_dmul>
 800fd9a:	4602      	mov	r2, r0
 800fd9c:	460b      	mov	r3, r1
 800fd9e:	4614      	mov	r4, r2
 800fda0:	461d      	mov	r5, r3
 800fda2:	ed97 7a33 	vldr	s14, [r7, #204]	@ 0xcc
 800fda6:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 800fdaa:	ee37 7a67 	vsub.f32	s14, s14, s15
 800fdae:	edd7 7a48 	vldr	s15, [r7, #288]	@ 0x120
 800fdb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fdb6:	ee17 0a90 	vmov	r0, s15
 800fdba:	f7f0 fbed 	bl	8000598 <__aeabi_f2d>
 800fdbe:	4602      	mov	r2, r0
 800fdc0:	460b      	mov	r3, r1
 800fdc2:	4620      	mov	r0, r4
 800fdc4:	4629      	mov	r1, r5
 800fdc6:	f7f0 fa89 	bl	80002dc <__adddf3>
 800fdca:	4602      	mov	r2, r0
 800fdcc:	460b      	mov	r3, r1
 800fdce:	4690      	mov	r8, r2
 800fdd0:	4699      	mov	r9, r3
 800fdd2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800fdd6:	4618      	mov	r0, r3
 800fdd8:	f7f0 fbde 	bl	8000598 <__aeabi_f2d>
 800fddc:	f04f 0200 	mov.w	r2, #0
 800fde0:	4b86      	ldr	r3, [pc, #536]	@ (800fffc <MOT_turn+0x49c>)
 800fde2:	f7f0 fc31 	bl	8000648 <__aeabi_dmul>
 800fde6:	4602      	mov	r2, r0
 800fde8:	460b      	mov	r3, r1
 800fdea:	4614      	mov	r4, r2
 800fdec:	461d      	mov	r5, r3
 800fdee:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 800fdf2:	f7f0 fbd1 	bl	8000598 <__aeabi_f2d>
 800fdf6:	4602      	mov	r2, r0
 800fdf8:	460b      	mov	r3, r1
 800fdfa:	4620      	mov	r0, r4
 800fdfc:	4629      	mov	r1, r5
 800fdfe:	f7f0 fc23 	bl	8000648 <__aeabi_dmul>
 800fe02:	4602      	mov	r2, r0
 800fe04:	460b      	mov	r3, r1
 800fe06:	4614      	mov	r4, r2
 800fe08:	461d      	mov	r5, r3
 800fe0a:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 800fe0e:	f7f0 fbc3 	bl	8000598 <__aeabi_f2d>
 800fe12:	4602      	mov	r2, r0
 800fe14:	460b      	mov	r3, r1
 800fe16:	4620      	mov	r0, r4
 800fe18:	4629      	mov	r1, r5
 800fe1a:	f7f0 fc15 	bl	8000648 <__aeabi_dmul>
 800fe1e:	4602      	mov	r2, r0
 800fe20:	460b      	mov	r3, r1
 800fe22:	4640      	mov	r0, r8
 800fe24:	4649      	mov	r1, r9
 800fe26:	f7f0 fa59 	bl	80002dc <__adddf3>
 800fe2a:	4602      	mov	r2, r0
 800fe2c:	460b      	mov	r3, r1
 800fe2e:	4610      	mov	r0, r2
 800fe30:	4619      	mov	r1, r3
 800fe32:	f7f0 ff01 	bl	8000c38 <__aeabi_d2f>
 800fe36:	4603      	mov	r3, r0
 800fe38:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    f_mot_l1_accangleconst		= ((us_trgtAngleS-f_mot_accAnglejerk_v)*(us_trgtAngleS-f_mot_accAnglejerk_v)
 800fe3c:	ed97 7a49 	vldr	s14, [r7, #292]	@ 0x124
 800fe40:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 800fe44:	ee37 7a67 	vsub.f32	s14, s14, s15
 800fe48:	edd7 6a49 	vldr	s13, [r7, #292]	@ 0x124
 800fe4c:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 800fe50:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800fe54:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fe58:	ee17 0a90 	vmov	r0, s15
 800fe5c:	f7f0 fb9c 	bl	8000598 <__aeabi_f2d>
 800fe60:	4604      	mov	r4, r0
 800fe62:	460d      	mov	r5, r1
                                -(0.0+f_mot_accAnglejerk_v)*(0.0+f_mot_accAnglejerk_v))
 800fe64:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 800fe68:	f7f0 fb96 	bl	8000598 <__aeabi_f2d>
 800fe6c:	f04f 0200 	mov.w	r2, #0
 800fe70:	f04f 0300 	mov.w	r3, #0
 800fe74:	f7f0 fa32 	bl	80002dc <__adddf3>
 800fe78:	4602      	mov	r2, r0
 800fe7a:	460b      	mov	r3, r1
 800fe7c:	4690      	mov	r8, r2
 800fe7e:	4699      	mov	r9, r3
 800fe80:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 800fe84:	f7f0 fb88 	bl	8000598 <__aeabi_f2d>
 800fe88:	f04f 0200 	mov.w	r2, #0
 800fe8c:	f04f 0300 	mov.w	r3, #0
 800fe90:	f7f0 fa24 	bl	80002dc <__adddf3>
 800fe94:	4602      	mov	r2, r0
 800fe96:	460b      	mov	r3, r1
 800fe98:	4640      	mov	r0, r8
 800fe9a:	4649      	mov	r1, r9
 800fe9c:	f7f0 fbd4 	bl	8000648 <__aeabi_dmul>
 800fea0:	4602      	mov	r2, r0
 800fea2:	460b      	mov	r3, r1
 800fea4:	4620      	mov	r0, r4
 800fea6:	4629      	mov	r1, r5
 800fea8:	f7f0 fa16 	bl	80002d8 <__aeabi_dsub>
 800feac:	4602      	mov	r2, r0
 800feae:	460b      	mov	r3, r1
 800feb0:	4614      	mov	r4, r2
 800feb2:	461d      	mov	r5, r3
                                /( st_info.f_mot_trgtAccAngle1 * 2.0 );
 800feb4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800feb8:	4618      	mov	r0, r3
 800feba:	f7f0 fb6d 	bl	8000598 <__aeabi_f2d>
 800febe:	4602      	mov	r2, r0
 800fec0:	460b      	mov	r3, r1
 800fec2:	f7f0 fa0b 	bl	80002dc <__adddf3>
 800fec6:	4602      	mov	r2, r0
 800fec8:	460b      	mov	r3, r1
 800feca:	4620      	mov	r0, r4
 800fecc:	4629      	mov	r1, r5
 800fece:	f7f0 fce5 	bl	800089c <__aeabi_ddiv>
 800fed2:	4602      	mov	r2, r0
 800fed4:	460b      	mov	r3, r1
    f_mot_l1_accangleconst		= ((us_trgtAngleS-f_mot_accAnglejerk_v)*(us_trgtAngleS-f_mot_accAnglejerk_v)
 800fed6:	4610      	mov	r0, r2
 800fed8:	4619      	mov	r1, r3
 800feda:	f7f0 fead 	bl	8000c38 <__aeabi_d2f>
 800fede:	4603      	mov	r3, r0
 800fee0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

	f_angle1 = f_mot_l1_accanglejerk+f_mot_l1_decanglejerk+f_mot_l1_accangleconst;
 800fee4:	ed97 7a45 	vldr	s14, [r7, #276]	@ 0x114
 800fee8:	edd7 7a44 	vldr	s15, [r7, #272]	@ 0x110
 800feec:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fef0:	ed97 7a43 	vldr	s14, [r7, #268]	@ 0x10c
 800fef4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fef8:	edc7 7a42 	vstr	s15, [r7, #264]	@ 0x108

	f_mot_accAnglejerk_v	= 1.0/2.0*st_info.f_mot_jerkAngle*f_accAngleTime3*f_accAngleTime3;//
 800fefc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff00:	4618      	mov	r0, r3
 800ff02:	f7f0 fb49 	bl	8000598 <__aeabi_f2d>
 800ff06:	f04f 0200 	mov.w	r2, #0
 800ff0a:	4b3c      	ldr	r3, [pc, #240]	@ (800fffc <MOT_turn+0x49c>)
 800ff0c:	f7f0 fb9c 	bl	8000648 <__aeabi_dmul>
 800ff10:	4602      	mov	r2, r0
 800ff12:	460b      	mov	r3, r1
 800ff14:	4614      	mov	r4, r2
 800ff16:	461d      	mov	r5, r3
 800ff18:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 800ff1c:	f7f0 fb3c 	bl	8000598 <__aeabi_f2d>
 800ff20:	4602      	mov	r2, r0
 800ff22:	460b      	mov	r3, r1
 800ff24:	4620      	mov	r0, r4
 800ff26:	4629      	mov	r1, r5
 800ff28:	f7f0 fb8e 	bl	8000648 <__aeabi_dmul>
 800ff2c:	4602      	mov	r2, r0
 800ff2e:	460b      	mov	r3, r1
 800ff30:	4614      	mov	r4, r2
 800ff32:	461d      	mov	r5, r3
 800ff34:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 800ff38:	f7f0 fb2e 	bl	8000598 <__aeabi_f2d>
 800ff3c:	4602      	mov	r2, r0
 800ff3e:	460b      	mov	r3, r1
 800ff40:	4620      	mov	r0, r4
 800ff42:	4629      	mov	r1, r5
 800ff44:	f7f0 fb80 	bl	8000648 <__aeabi_dmul>
 800ff48:	4602      	mov	r2, r0
 800ff4a:	460b      	mov	r3, r1
 800ff4c:	4610      	mov	r0, r2
 800ff4e:	4619      	mov	r1, r3
 800ff50:	f7f0 fe72 	bl	8000c38 <__aeabi_d2f>
 800ff54:	4603      	mov	r3, r0
 800ff56:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	f_mot_l3_decanglejerk	= 1.0/6.0*st_info.f_mot_jerkAngle*(-1.0)*f_accAngleTime3*f_accAngleTime3*f_accAngleTime3 + st_info.f_mot_trgtAngleS*f_accAngleTime3;
 800ff5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff5e:	4618      	mov	r0, r3
 800ff60:	f7f0 fb1a 	bl	8000598 <__aeabi_f2d>
 800ff64:	a322      	add	r3, pc, #136	@ (adr r3, 800fff0 <MOT_turn+0x490>)
 800ff66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff6a:	f7f0 fb6d 	bl	8000648 <__aeabi_dmul>
 800ff6e:	4602      	mov	r2, r0
 800ff70:	460b      	mov	r3, r1
 800ff72:	60ba      	str	r2, [r7, #8]
 800ff74:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800ff78:	60fb      	str	r3, [r7, #12]
 800ff7a:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 800ff7e:	f7f0 fb0b 	bl	8000598 <__aeabi_f2d>
 800ff82:	4602      	mov	r2, r0
 800ff84:	460b      	mov	r3, r1
 800ff86:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ff8a:	f7f0 fb5d 	bl	8000648 <__aeabi_dmul>
 800ff8e:	4602      	mov	r2, r0
 800ff90:	460b      	mov	r3, r1
 800ff92:	4614      	mov	r4, r2
 800ff94:	461d      	mov	r5, r3
 800ff96:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 800ff9a:	f7f0 fafd 	bl	8000598 <__aeabi_f2d>
 800ff9e:	4602      	mov	r2, r0
 800ffa0:	460b      	mov	r3, r1
 800ffa2:	4620      	mov	r0, r4
 800ffa4:	4629      	mov	r1, r5
 800ffa6:	f7f0 fb4f 	bl	8000648 <__aeabi_dmul>
 800ffaa:	4602      	mov	r2, r0
 800ffac:	460b      	mov	r3, r1
 800ffae:	4614      	mov	r4, r2
 800ffb0:	461d      	mov	r5, r3
 800ffb2:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 800ffb6:	f7f0 faef 	bl	8000598 <__aeabi_f2d>
 800ffba:	4602      	mov	r2, r0
 800ffbc:	460b      	mov	r3, r1
 800ffbe:	4620      	mov	r0, r4
 800ffc0:	4629      	mov	r1, r5
 800ffc2:	f7f0 fb41 	bl	8000648 <__aeabi_dmul>
 800ffc6:	4602      	mov	r2, r0
 800ffc8:	460b      	mov	r3, r1
 800ffca:	4614      	mov	r4, r2
 800ffcc:	461d      	mov	r5, r3
 800ffce:	ed97 7a33 	vldr	s14, [r7, #204]	@ 0xcc
 800ffd2:	edd7 7a47 	vldr	s15, [r7, #284]	@ 0x11c
 800ffd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ffda:	ee17 0a90 	vmov	r0, s15
 800ffde:	f7f0 fadb 	bl	8000598 <__aeabi_f2d>
 800ffe2:	4602      	mov	r2, r0
 800ffe4:	460b      	mov	r3, r1
 800ffe6:	4620      	mov	r0, r4
 800ffe8:	4629      	mov	r1, r5
 800ffea:	f7f0 f977 	bl	80002dc <__adddf3>
 800ffee:	e007      	b.n	8010000 <MOT_turn+0x4a0>
 800fff0:	55555555 	.word	0x55555555
 800fff4:	3fc55555 	.word	0x3fc55555
 800fff8:	08021cc4 	.word	0x08021cc4
 800fffc:	3fe00000 	.word	0x3fe00000
 8010000:	4602      	mov	r2, r0
 8010002:	460b      	mov	r3, r1
 8010004:	4610      	mov	r0, r2
 8010006:	4619      	mov	r1, r3
 8010008:	f7f0 fe16 	bl	8000c38 <__aeabi_d2f>
 801000c:	4603      	mov	r3, r0
 801000e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	f_mot_l3_accanglejerk	= 1.0/6.0*st_info.f_mot_jerkAngle*f_accAngleTime3*f_accAngleTime3*f_accAngleTime3 + f_mot_accAnglejerk_v*f_accAngleTime3 + 1.0/2.0* st_info.f_mot_trgtAccAngle3*(-1.0) *f_accAngleTime1*f_accAngleTime1;
 8010012:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010016:	4618      	mov	r0, r3
 8010018:	f7f0 fabe 	bl	8000598 <__aeabi_f2d>
 801001c:	a3f8      	add	r3, pc, #992	@ (adr r3, 8010400 <MOT_turn+0x8a0>)
 801001e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010022:	f7f0 fb11 	bl	8000648 <__aeabi_dmul>
 8010026:	4602      	mov	r2, r0
 8010028:	460b      	mov	r3, r1
 801002a:	4614      	mov	r4, r2
 801002c:	461d      	mov	r5, r3
 801002e:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 8010032:	f7f0 fab1 	bl	8000598 <__aeabi_f2d>
 8010036:	4602      	mov	r2, r0
 8010038:	460b      	mov	r3, r1
 801003a:	4620      	mov	r0, r4
 801003c:	4629      	mov	r1, r5
 801003e:	f7f0 fb03 	bl	8000648 <__aeabi_dmul>
 8010042:	4602      	mov	r2, r0
 8010044:	460b      	mov	r3, r1
 8010046:	4614      	mov	r4, r2
 8010048:	461d      	mov	r5, r3
 801004a:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 801004e:	f7f0 faa3 	bl	8000598 <__aeabi_f2d>
 8010052:	4602      	mov	r2, r0
 8010054:	460b      	mov	r3, r1
 8010056:	4620      	mov	r0, r4
 8010058:	4629      	mov	r1, r5
 801005a:	f7f0 faf5 	bl	8000648 <__aeabi_dmul>
 801005e:	4602      	mov	r2, r0
 8010060:	460b      	mov	r3, r1
 8010062:	4614      	mov	r4, r2
 8010064:	461d      	mov	r5, r3
 8010066:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 801006a:	f7f0 fa95 	bl	8000598 <__aeabi_f2d>
 801006e:	4602      	mov	r2, r0
 8010070:	460b      	mov	r3, r1
 8010072:	4620      	mov	r0, r4
 8010074:	4629      	mov	r1, r5
 8010076:	f7f0 fae7 	bl	8000648 <__aeabi_dmul>
 801007a:	4602      	mov	r2, r0
 801007c:	460b      	mov	r3, r1
 801007e:	4614      	mov	r4, r2
 8010080:	461d      	mov	r5, r3
 8010082:	ed97 7a46 	vldr	s14, [r7, #280]	@ 0x118
 8010086:	edd7 7a47 	vldr	s15, [r7, #284]	@ 0x11c
 801008a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801008e:	ee17 0a90 	vmov	r0, s15
 8010092:	f7f0 fa81 	bl	8000598 <__aeabi_f2d>
 8010096:	4602      	mov	r2, r0
 8010098:	460b      	mov	r3, r1
 801009a:	4620      	mov	r0, r4
 801009c:	4629      	mov	r1, r5
 801009e:	f7f0 f91d 	bl	80002dc <__adddf3>
 80100a2:	4602      	mov	r2, r0
 80100a4:	460b      	mov	r3, r1
 80100a6:	4614      	mov	r4, r2
 80100a8:	461d      	mov	r5, r3
 80100aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80100ae:	4618      	mov	r0, r3
 80100b0:	f7f0 fa72 	bl	8000598 <__aeabi_f2d>
 80100b4:	f04f 0200 	mov.w	r2, #0
 80100b8:	4bcf      	ldr	r3, [pc, #828]	@ (80103f8 <MOT_turn+0x898>)
 80100ba:	f7f0 fac5 	bl	8000648 <__aeabi_dmul>
 80100be:	4602      	mov	r2, r0
 80100c0:	460b      	mov	r3, r1
 80100c2:	603a      	str	r2, [r7, #0]
 80100c4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80100c8:	607b      	str	r3, [r7, #4]
 80100ca:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 80100ce:	f7f0 fa63 	bl	8000598 <__aeabi_f2d>
 80100d2:	4602      	mov	r2, r0
 80100d4:	460b      	mov	r3, r1
 80100d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80100da:	f7f0 fab5 	bl	8000648 <__aeabi_dmul>
 80100de:	4602      	mov	r2, r0
 80100e0:	460b      	mov	r3, r1
 80100e2:	4690      	mov	r8, r2
 80100e4:	4699      	mov	r9, r3
 80100e6:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 80100ea:	f7f0 fa55 	bl	8000598 <__aeabi_f2d>
 80100ee:	4602      	mov	r2, r0
 80100f0:	460b      	mov	r3, r1
 80100f2:	4640      	mov	r0, r8
 80100f4:	4649      	mov	r1, r9
 80100f6:	f7f0 faa7 	bl	8000648 <__aeabi_dmul>
 80100fa:	4602      	mov	r2, r0
 80100fc:	460b      	mov	r3, r1
 80100fe:	4620      	mov	r0, r4
 8010100:	4629      	mov	r1, r5
 8010102:	f7f0 f8eb 	bl	80002dc <__adddf3>
 8010106:	4602      	mov	r2, r0
 8010108:	460b      	mov	r3, r1
 801010a:	4610      	mov	r0, r2
 801010c:	4619      	mov	r1, r3
 801010e:	f7f0 fd93 	bl	8000c38 <__aeabi_d2f>
 8010112:	4603      	mov	r3, r0
 8010114:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    f_mot_l3_decangleconst		= ((0.0+f_mot_accAnglejerk_v)*(0.0+f_mot_accAnglejerk_v)
 8010118:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 801011c:	f7f0 fa3c 	bl	8000598 <__aeabi_f2d>
 8010120:	f04f 0200 	mov.w	r2, #0
 8010124:	f04f 0300 	mov.w	r3, #0
 8010128:	f7f0 f8d8 	bl	80002dc <__adddf3>
 801012c:	4602      	mov	r2, r0
 801012e:	460b      	mov	r3, r1
 8010130:	4614      	mov	r4, r2
 8010132:	461d      	mov	r5, r3
 8010134:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8010138:	f7f0 fa2e 	bl	8000598 <__aeabi_f2d>
 801013c:	f04f 0200 	mov.w	r2, #0
 8010140:	f04f 0300 	mov.w	r3, #0
 8010144:	f7f0 f8ca 	bl	80002dc <__adddf3>
 8010148:	4602      	mov	r2, r0
 801014a:	460b      	mov	r3, r1
 801014c:	4620      	mov	r0, r4
 801014e:	4629      	mov	r1, r5
 8010150:	f7f0 fa7a 	bl	8000648 <__aeabi_dmul>
 8010154:	4602      	mov	r2, r0
 8010156:	460b      	mov	r3, r1
 8010158:	4614      	mov	r4, r2
 801015a:	461d      	mov	r5, r3
                                -(us_trgtAngleS-f_mot_accAnglejerk_v)*(us_trgtAngleS-f_mot_accAnglejerk_v))
 801015c:	ed97 7a49 	vldr	s14, [r7, #292]	@ 0x124
 8010160:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 8010164:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010168:	edd7 6a49 	vldr	s13, [r7, #292]	@ 0x124
 801016c:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 8010170:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8010174:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010178:	ee17 0a90 	vmov	r0, s15
 801017c:	f7f0 fa0c 	bl	8000598 <__aeabi_f2d>
 8010180:	4602      	mov	r2, r0
 8010182:	460b      	mov	r3, r1
 8010184:	4620      	mov	r0, r4
 8010186:	4629      	mov	r1, r5
 8010188:	f7f0 f8a6 	bl	80002d8 <__aeabi_dsub>
 801018c:	4602      	mov	r2, r0
 801018e:	460b      	mov	r3, r1
 8010190:	4614      	mov	r4, r2
 8010192:	461d      	mov	r5, r3
                                /( st_info.f_mot_trgtAccAngle3 *(-1.0)* 2.0 );
 8010194:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010198:	4618      	mov	r0, r3
 801019a:	f7f0 f9fd 	bl	8000598 <__aeabi_f2d>
 801019e:	4602      	mov	r2, r0
 80101a0:	460b      	mov	r3, r1
 80101a2:	4692      	mov	sl, r2
 80101a4:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
 80101a8:	4652      	mov	r2, sl
 80101aa:	465b      	mov	r3, fp
 80101ac:	4650      	mov	r0, sl
 80101ae:	4659      	mov	r1, fp
 80101b0:	f7f0 f894 	bl	80002dc <__adddf3>
 80101b4:	4602      	mov	r2, r0
 80101b6:	460b      	mov	r3, r1
 80101b8:	4620      	mov	r0, r4
 80101ba:	4629      	mov	r1, r5
 80101bc:	f7f0 fb6e 	bl	800089c <__aeabi_ddiv>
 80101c0:	4602      	mov	r2, r0
 80101c2:	460b      	mov	r3, r1
    f_mot_l3_decangleconst		= ((0.0+f_mot_accAnglejerk_v)*(0.0+f_mot_accAnglejerk_v)
 80101c4:	4610      	mov	r0, r2
 80101c6:	4619      	mov	r1, r3
 80101c8:	f7f0 fd36 	bl	8000c38 <__aeabi_d2f>
 80101cc:	4603      	mov	r3, r0
 80101ce:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc

	f_angle3 = f_mot_l3_decanglejerk+f_mot_l3_accanglejerk+f_mot_l3_decangleconst;
 80101d2:	ed97 7a41 	vldr	s14, [r7, #260]	@ 0x104
 80101d6:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 80101da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80101de:	ed97 7a3f 	vldr	s14, [r7, #252]	@ 0xfc
 80101e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80101e6:	edc7 7a3e 	vstr	s15, [r7, #248]	@ 0xf8

//	f_angle3 = ( st_info.f_mot_trgtAngleS - st_info.f_mot_lastAngleS ) / 2.0 * ( st_info.f_mot_trgtAngleS - st_info.f_mot_lastAngleS ) / st_info.f_mot_accAngleS3;						// 3[rad]
//	f_angle1 = ( 0.0 - st_info.f_mot_trgtAngleS) / 2.0 * ( 0.0 - st_info.f_mot_trgtAngleS ) / st_info.f_mot_accAngleS1;

	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 80101ea:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80101ee:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80101f2:	781b      	ldrb	r3, [r3, #0]
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d00e      	beq.n	8010216 <MOT_turn+0x6b6>
 80101f8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80101fc:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8010200:	781b      	ldrb	r3, [r3, #0]
 8010202:	2b02      	cmp	r3, #2
 8010204:	d007      	beq.n	8010216 <MOT_turn+0x6b6>
 8010206:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801020a:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 801020e:	781b      	ldrb	r3, [r3, #0]
 8010210:	2b04      	cmp	r3, #4
 8010212:	f040 80f9 	bne.w	8010408 <MOT_turn+0x8a8>
		st_info.f_mot_jerkAngle *= -1.0;
 8010216:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801021a:	4618      	mov	r0, r3
 801021c:	f7f0 f9bc 	bl	8000598 <__aeabi_f2d>
 8010220:	4602      	mov	r2, r0
 8010222:	460b      	mov	r3, r1
 8010224:	4610      	mov	r0, r2
 8010226:	4619      	mov	r1, r3
 8010228:	f7f0 fd06 	bl	8000c38 <__aeabi_d2f>
 801022c:	4603      	mov	r3, r0
 801022e:	ee07 3a90 	vmov	s15, r3
 8010232:	eef1 7a67 	vneg.f32	s15, s15
 8010236:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
		st_info.f_mot_trgtAngleS*= -1.0;															// 
 801023a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 801023e:	4618      	mov	r0, r3
 8010240:	f7f0 f9aa 	bl	8000598 <__aeabi_f2d>
 8010244:	4602      	mov	r2, r0
 8010246:	460b      	mov	r3, r1
 8010248:	4610      	mov	r0, r2
 801024a:	4619      	mov	r1, r3
 801024c:	f7f0 fcf4 	bl	8000c38 <__aeabi_d2f>
 8010250:	4603      	mov	r3, r0
 8010252:	ee07 3a90 	vmov	s15, r3
 8010256:	eef1 7a67 	vneg.f32	s15, s15
 801025a:	edc7 7a33 	vstr	s15, [r7, #204]	@ 0xcc
		f_angle1			*= -1.0;
 801025e:	f8d7 0108 	ldr.w	r0, [r7, #264]	@ 0x108
 8010262:	f7f0 f999 	bl	8000598 <__aeabi_f2d>
 8010266:	4602      	mov	r2, r0
 8010268:	460b      	mov	r3, r1
 801026a:	4610      	mov	r0, r2
 801026c:	4619      	mov	r1, r3
 801026e:	f7f0 fce3 	bl	8000c38 <__aeabi_d2f>
 8010272:	4603      	mov	r3, r0
 8010274:	ee07 3a90 	vmov	s15, r3
 8010278:	eef1 7a67 	vneg.f32	s15, s15
 801027c:	edc7 7a42 	vstr	s15, [r7, #264]	@ 0x108
//		f_angle2 			*= -1;															// 
		f_angle3 			*= -1.0;															// 
 8010280:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 8010284:	f7f0 f988 	bl	8000598 <__aeabi_f2d>
 8010288:	4602      	mov	r2, r0
 801028a:	460b      	mov	r3, r1
 801028c:	4610      	mov	r0, r2
 801028e:	4619      	mov	r1, r3
 8010290:	f7f0 fcd2 	bl	8000c38 <__aeabi_d2f>
 8010294:	4603      	mov	r3, r0
 8010296:	ee07 3a90 	vmov	s15, r3
 801029a:	eef1 7a67 	vneg.f32	s15, s15
 801029e:	edc7 7a3e 	vstr	s15, [r7, #248]	@ 0xf8

		st_info.f_mot_trgtAccAngle1*= -1.0;												// 1[rad/s^2]
 80102a2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80102a6:	4618      	mov	r0, r3
 80102a8:	f7f0 f976 	bl	8000598 <__aeabi_f2d>
 80102ac:	4602      	mov	r2, r0
 80102ae:	460b      	mov	r3, r1
 80102b0:	4610      	mov	r0, r2
 80102b2:	4619      	mov	r1, r3
 80102b4:	f7f0 fcc0 	bl	8000c38 <__aeabi_d2f>
 80102b8:	4603      	mov	r3, r0
 80102ba:	ee07 3a90 	vmov	s15, r3
 80102be:	eef1 7a67 	vneg.f32	s15, s15
 80102c2:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
		st_info.f_mot_trgtAccAngle3*= -1.0;
 80102c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80102ca:	4618      	mov	r0, r3
 80102cc:	f7f0 f964 	bl	8000598 <__aeabi_f2d>
 80102d0:	4602      	mov	r2, r0
 80102d2:	460b      	mov	r3, r1
 80102d4:	4610      	mov	r0, r2
 80102d6:	4619      	mov	r1, r3
 80102d8:	f7f0 fcae 	bl	8000c38 <__aeabi_d2f>
 80102dc:	4603      	mov	r3, r0
 80102de:	ee07 3a90 	vmov	s15, r3
 80102e2:	eef1 7a67 	vneg.f32	s15, s15
 80102e6:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4

		st_info.f_mot_l1_accanglejerk	= f_mot_l1_accanglejerk	* (-1.0);
 80102ea:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 80102ee:	f7f0 f953 	bl	8000598 <__aeabi_f2d>
 80102f2:	4602      	mov	r2, r0
 80102f4:	460b      	mov	r3, r1
 80102f6:	4610      	mov	r0, r2
 80102f8:	4619      	mov	r1, r3
 80102fa:	f7f0 fc9d 	bl	8000c38 <__aeabi_d2f>
 80102fe:	4603      	mov	r3, r0
 8010300:	ee07 3a90 	vmov	s15, r3
 8010304:	eef1 7a67 	vneg.f32	s15, s15
 8010308:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0
		st_info.f_mot_l1_decanglejerk	= f_mot_l1_decanglejerk	* (-1.0);
 801030c:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8010310:	f7f0 f942 	bl	8000598 <__aeabi_f2d>
 8010314:	4602      	mov	r2, r0
 8010316:	460b      	mov	r3, r1
 8010318:	4610      	mov	r0, r2
 801031a:	4619      	mov	r1, r3
 801031c:	f7f0 fc8c 	bl	8000c38 <__aeabi_d2f>
 8010320:	4603      	mov	r3, r0
 8010322:	ee07 3a90 	vmov	s15, r3
 8010326:	eef1 7a67 	vneg.f32	s15, s15
 801032a:	edc7 7a3a 	vstr	s15, [r7, #232]	@ 0xe8
		st_info.f_mot_l1_accangleconst		= f_mot_l1_accangleconst		* (-1.0);
 801032e:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8010332:	f7f0 f931 	bl	8000598 <__aeabi_f2d>
 8010336:	4602      	mov	r2, r0
 8010338:	460b      	mov	r3, r1
 801033a:	4610      	mov	r0, r2
 801033c:	4619      	mov	r1, r3
 801033e:	f7f0 fc7b 	bl	8000c38 <__aeabi_d2f>
 8010342:	4603      	mov	r3, r0
 8010344:	ee07 3a90 	vmov	s15, r3
 8010348:	eef1 7a67 	vneg.f32	s15, s15
 801034c:	edc7 7a39 	vstr	s15, [r7, #228]	@ 0xe4
		st_info.f_mot_accAnglejerk_v = f_mot_accAnglejerk_v * (-1.0);
 8010350:	f8d7 0118 	ldr.w	r0, [r7, #280]	@ 0x118
 8010354:	f7f0 f920 	bl	8000598 <__aeabi_f2d>
 8010358:	4602      	mov	r2, r0
 801035a:	460b      	mov	r3, r1
 801035c:	4610      	mov	r0, r2
 801035e:	4619      	mov	r1, r3
 8010360:	f7f0 fc6a 	bl	8000c38 <__aeabi_d2f>
 8010364:	4603      	mov	r3, r0
 8010366:	ee07 3a90 	vmov	s15, r3
 801036a:	eef1 7a67 	vneg.f32	s15, s15
 801036e:	edc7 7a31 	vstr	s15, [r7, #196]	@ 0xc4

		st_info.f_mot_l3_decanglejerk	= f_mot_l3_decanglejerk	* (-1.0);
 8010372:	f8d7 0104 	ldr.w	r0, [r7, #260]	@ 0x104
 8010376:	f7f0 f90f 	bl	8000598 <__aeabi_f2d>
 801037a:	4602      	mov	r2, r0
 801037c:	460b      	mov	r3, r1
 801037e:	4610      	mov	r0, r2
 8010380:	4619      	mov	r1, r3
 8010382:	f7f0 fc59 	bl	8000c38 <__aeabi_d2f>
 8010386:	4603      	mov	r3, r0
 8010388:	ee07 3a90 	vmov	s15, r3
 801038c:	eef1 7a67 	vneg.f32	s15, s15
 8010390:	edc7 7a3b 	vstr	s15, [r7, #236]	@ 0xec
		st_info.f_mot_l3_accanglejerk	= f_mot_l3_accanglejerk	* (-1.0);
 8010394:	f8d7 0100 	ldr.w	r0, [r7, #256]	@ 0x100
 8010398:	f7f0 f8fe 	bl	8000598 <__aeabi_f2d>
 801039c:	4602      	mov	r2, r0
 801039e:	460b      	mov	r3, r1
 80103a0:	4610      	mov	r0, r2
 80103a2:	4619      	mov	r1, r3
 80103a4:	f7f0 fc48 	bl	8000c38 <__aeabi_d2f>
 80103a8:	4603      	mov	r3, r0
 80103aa:	ee07 3a90 	vmov	s15, r3
 80103ae:	eef1 7a67 	vneg.f32	s15, s15
 80103b2:	edc7 7a3d 	vstr	s15, [r7, #244]	@ 0xf4
    	st_info.f_mot_l3_decangleconst		= f_mot_l3_decangleconst		* (-1.0);
 80103b6:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 80103ba:	f7f0 f8ed 	bl	8000598 <__aeabi_f2d>
 80103be:	4602      	mov	r2, r0
 80103c0:	460b      	mov	r3, r1
 80103c2:	4610      	mov	r0, r2
 80103c4:	4619      	mov	r1, r3
 80103c6:	f7f0 fc37 	bl	8000c38 <__aeabi_d2f>
 80103ca:	4603      	mov	r3, r0
 80103cc:	ee07 3a90 	vmov	s15, r3
 80103d0:	eef1 7a67 	vneg.f32	s15, s15
 80103d4:	edc7 7a3c 	vstr	s15, [r7, #240]	@ 0xf0

		st_info.f_mot_angle1	= f_angle1;						// 1[rad]
 80103d8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80103dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
		st_info.f_mot_angle1_2	= st_info.f_mot_angle - f_angle3;									// 1+2[rad]
 80103e0:	ed97 7a35 	vldr	s14, [r7, #212]	@ 0xd4
 80103e4:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 80103e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80103ec:	edc7 7a37 	vstr	s15, [r7, #220]	@ 0xdc
		en_TurnType			= Right;
 80103f0:	4b02      	ldr	r3, [pc, #8]	@ (80103fc <MOT_turn+0x89c>)
 80103f2:	2200      	movs	r2, #0
 80103f4:	701a      	strb	r2, [r3, #0]
 80103f6:	e032      	b.n	801045e <MOT_turn+0x8fe>
 80103f8:	3fe00000 	.word	0x3fe00000
 80103fc:	20017bec 	.word	0x20017bec
 8010400:	55555555 	.word	0x55555555
 8010404:	3fc55555 	.word	0x3fc55555
//		if( st_info.f_mot_angle1 > ( A1_MIN * -1.0 ) ){
//			st_info.f_mot_angle1 = A1_MIN * -1.0;
//		}
	}
	else{
		st_info.f_mot_l1_accanglejerk	= f_mot_l1_accanglejerk;
 8010408:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801040c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
		st_info.f_mot_l1_decanglejerk	= f_mot_l1_decanglejerk;
 8010410:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8010414:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
		st_info.f_mot_l1_accangleconst		= f_mot_l1_accangleconst;
 8010418:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 801041c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
		st_info.f_mot_accAnglejerk_v = f_mot_accAnglejerk_v;
 8010420:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8010424:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

		st_info.f_mot_l3_decanglejerk	= f_mot_l3_decanglejerk;
 8010428:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 801042c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
		st_info.f_mot_l3_accanglejerk	= f_mot_l3_accanglejerk;
 8010430:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8010434:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    	st_info.f_mot_l3_decangleconst		= f_mot_l3_decangleconst;
 8010438:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801043c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0

		st_info.f_mot_angle1	= f_angle1;						// 1[rad]
 8010440:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8010444:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
		st_info.f_mot_angle1_2	= st_info.f_mot_angle - f_angle3;									// 1+2[rad]
 8010448:	ed97 7a35 	vldr	s14, [r7, #212]	@ 0xd4
 801044c:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 8010450:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010454:	edc7 7a37 	vstr	s15, [r7, #220]	@ 0xdc
		en_TurnType			= Left;
 8010458:	4bc4      	ldr	r3, [pc, #784]	@ (801076c <MOT_turn+0xc0c>)
 801045a:	2201      	movs	r2, #1
 801045c:	701a      	strb	r2, [r3, #0]
//			st_info.f_mot_angle1 = A1_MIN;
//		}
	}


	GYRO_staErrChkAngle();			// 
 801045e:	f7f9 fbd9 	bl	8009c14 <GYRO_staErrChkAngle>
	/*             */
	/* ================ */
	/* ------ */
	/*    */
	/* ------ */
	st_data.en_ctrl_type			= CTRL_ACC_TRUN;
 8010462:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010466:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801046a:	2207      	movs	r2, #7
 801046c:	701a      	strb	r2, [r3, #0]
	st_data.f_ctrl_jerk			= 0;
 801046e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010472:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010476:	f04f 0200 	mov.w	r2, #0
 801047a:	609a      	str	r2, [r3, #8]
	st_data.f_ctrl_trgtAcc		= 0;						// 
 801047c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010480:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010484:	f04f 0200 	mov.w	r2, #0
 8010488:	611a      	str	r2, [r3, #16]
	st_data.f_ctrl_nowAcc		= 0;
 801048a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801048e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010492:	f04f 0200 	mov.w	r2, #0
 8010496:	60da      	str	r2, [r3, #12]
	st_data.f_ctrl_now			= 0;						// 
 8010498:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801049c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80104a0:	f04f 0200 	mov.w	r2, #0
 80104a4:	615a      	str	r2, [r3, #20]
	st_data.f_ctrl_trgt			= 0;						// 
 80104a6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80104aa:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80104ae:	f04f 0200 	mov.w	r2, #0
 80104b2:	619a      	str	r2, [r3, #24]
	st_data.f_ctrl_nowDist		= 0;						// 
 80104b4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80104b8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80104bc:	f04f 0200 	mov.w	r2, #0
 80104c0:	61da      	str	r2, [r3, #28]
	st_data.f_ctrl_dist			= 0;						// 
 80104c2:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80104c6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80104ca:	f04f 0200 	mov.w	r2, #0
 80104ce:	621a      	str	r2, [r3, #32]
//	st_data.f_ctrl_accAngleS		= st_info.f_mot_accAngleS1;		// 
	st_data.f_ctrl_jerkAngle	= st_info.f_mot_jerkAngle;
 80104d0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80104d4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80104d8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80104dc:	625a      	str	r2, [r3, #36]	@ 0x24
	st_data.f_ctrl_nowAccAngle		= 0;
 80104de:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80104e2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80104e6:	f04f 0200 	mov.w	r2, #0
 80104ea:	629a      	str	r2, [r3, #40]	@ 0x28
	st_data.f_ctrl_trgtAccAngle		= st_info.f_mot_trgtAccAngle1;				// 
 80104ec:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80104f0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80104f4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80104f8:	62da      	str	r2, [r3, #44]	@ 0x2c
	st_data.f_ctrl_nowAngleS		= 0;						// 
 80104fa:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80104fe:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010502:	f04f 0200 	mov.w	r2, #0
 8010506:	631a      	str	r2, [r3, #48]	@ 0x30
	st_data.f_ctrl_trgtAngleS		= st_info.f_mot_accAnglejerk_v;		// 
 8010508:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801050c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010510:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010514:	635a      	str	r2, [r3, #52]	@ 0x34
	st_data.f_ctrl_nowAngle			= 0;						// 
 8010516:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801051a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801051e:	f04f 0200 	mov.w	r2, #0
 8010522:	639a      	str	r2, [r3, #56]	@ 0x38
	st_data.f_ctrl_angle			= st_info.f_mot_l1_accanglejerk;			// 
 8010524:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8010528:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801052c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010530:	63da      	str	r2, [r3, #60]	@ 0x3c
	st_data.f_ctrl_time 			= 0;						//  [sec]  
 8010532:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010536:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801053a:	f04f 0200 	mov.w	r2, #0
 801053e:	605a      	str	r2, [r3, #4]
	CTRL_clrData();										// /
 8010540:	f7f6 f808 	bl	8006554 <CTRL_clrData>
	CTRL_setData( &st_data );							// 
 8010544:	f107 0318 	add.w	r3, r7, #24
 8010548:	4618      	mov	r0, r3
 801054a:	f7f6 f8f1 	bl	8006730 <CTRL_setData>
	DCM_staMotAll();									// ON
 801054e:	f7f9 f92d 	bl	80097ac <DCM_staMotAll>

	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8010552:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010556:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 801055a:	781b      	ldrb	r3, [r3, #0]
 801055c:	2b00      	cmp	r3, #0
 801055e:	d01d      	beq.n	801059c <MOT_turn+0xa3c>
 8010560:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010564:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8010568:	781b      	ldrb	r3, [r3, #0]
 801056a:	2b02      	cmp	r3, #2
 801056c:	d016      	beq.n	801059c <MOT_turn+0xa3c>
 801056e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010572:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8010576:	781b      	ldrb	r3, [r3, #0]
 8010578:	2b04      	cmp	r3, #4
 801057a:	d129      	bne.n	80105d0 <MOT_turn+0xa70>
		while( Get_NowAngle() > st_info.f_mot_l1_accanglejerk ){			// 
 801057c:	e00e      	b.n	801059c <MOT_turn+0xa3c>
			if( SYS_isOutOfCtrl() == TRUE ){
 801057e:	f7f9 f8bf 	bl	8009700 <SYS_isOutOfCtrl>
 8010582:	4603      	mov	r3, r0
 8010584:	2b00      	cmp	r3, #0
 8010586:	d009      	beq.n	801059c <MOT_turn+0xa3c>
				CTRL_stop();
 8010588:	f7f5 ffd4 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 801058c:	2000      	movs	r0, #0
 801058e:	f7f9 f8e9 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8010592:	2001      	movs	r0, #1
 8010594:	f7f9 f8e6 	bl	8009764 <DCM_brakeMot>
				break;
 8010598:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 801059a:	e024      	b.n	80105e6 <MOT_turn+0xa86>
		while( Get_NowAngle() > st_info.f_mot_l1_accanglejerk ){			// 
 801059c:	f7f5 ff62 	bl	8006464 <Get_NowAngle>
 80105a0:	eeb0 7a40 	vmov.f32	s14, s0
 80105a4:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 80105a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80105ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105b0:	dce5      	bgt.n	801057e <MOT_turn+0xa1e>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 80105b2:	e018      	b.n	80105e6 <MOT_turn+0xa86>
			}				// 
		}
	}
	else{
		while( Get_NowAngle() < st_info.f_mot_l1_accanglejerk ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 80105b4:	f7f9 f8a4 	bl	8009700 <SYS_isOutOfCtrl>
 80105b8:	4603      	mov	r3, r0
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d008      	beq.n	80105d0 <MOT_turn+0xa70>
				CTRL_stop();
 80105be:	f7f5 ffb9 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80105c2:	2000      	movs	r0, #0
 80105c4:	f7f9 f8ce 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80105c8:	2001      	movs	r0, #1
 80105ca:	f7f9 f8cb 	bl	8009764 <DCM_brakeMot>
				break;
 80105ce:	e00a      	b.n	80105e6 <MOT_turn+0xa86>
		while( Get_NowAngle() < st_info.f_mot_l1_accanglejerk ){			// 
 80105d0:	f7f5 ff48 	bl	8006464 <Get_NowAngle>
 80105d4:	eeb0 7a40 	vmov.f32	s14, s0
 80105d8:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 80105dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80105e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105e4:	d4e6      	bmi.n	80105b4 <MOT_turn+0xa54>
			}				// 
		}
	}
	//jerk const
	st_data.en_ctrl_type		= CTRL_ACC_TRUN;
 80105e6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80105ea:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80105ee:	2207      	movs	r2, #7
 80105f0:	701a      	strb	r2, [r3, #0]
	st_data.f_ctrl_jerk			= 0;
 80105f2:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80105f6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80105fa:	f04f 0200 	mov.w	r2, #0
 80105fe:	609a      	str	r2, [r3, #8]
	st_data.f_ctrl_trgtAcc		= 0;						// 
 8010600:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010604:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010608:	f04f 0200 	mov.w	r2, #0
 801060c:	611a      	str	r2, [r3, #16]
	st_data.f_ctrl_nowAcc		= 0;
 801060e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010612:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010616:	f04f 0200 	mov.w	r2, #0
 801061a:	60da      	str	r2, [r3, #12]
	st_data.f_ctrl_now			= 0;						// 
 801061c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010620:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010624:	f04f 0200 	mov.w	r2, #0
 8010628:	615a      	str	r2, [r3, #20]
	st_data.f_ctrl_trgt			= 0;						// 
 801062a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801062e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010632:	f04f 0200 	mov.w	r2, #0
 8010636:	619a      	str	r2, [r3, #24]
	st_data.f_ctrl_nowDist		= 0;						// 
 8010638:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801063c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010640:	f04f 0200 	mov.w	r2, #0
 8010644:	61da      	str	r2, [r3, #28]
	st_data.f_ctrl_dist			= 0;						// 
 8010646:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801064a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801064e:	f04f 0200 	mov.w	r2, #0
 8010652:	621a      	str	r2, [r3, #32]
//	st_data.f_ctrl_accAngleS		= st_info.f_mot_accAngleS1;		// 
	st_data.f_ctrl_jerkAngle	= 0;
 8010654:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010658:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801065c:	f04f 0200 	mov.w	r2, #0
 8010660:	625a      	str	r2, [r3, #36]	@ 0x24
	st_data.f_ctrl_nowAccAngle		= st_info.f_mot_trgtAccAngle1;
 8010662:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8010666:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801066a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801066e:	629a      	str	r2, [r3, #40]	@ 0x28
	st_data.f_ctrl_trgtAccAngle		= st_info.f_mot_trgtAccAngle1;				// 
 8010670:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8010674:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010678:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801067c:	62da      	str	r2, [r3, #44]	@ 0x2c
	st_data.f_ctrl_nowAngleS		= st_info.f_mot_accAnglejerk_v;						// 
 801067e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8010682:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010686:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801068a:	631a      	str	r2, [r3, #48]	@ 0x30
	st_data.f_ctrl_trgtAngleS		= st_info.f_mot_trgtAngleS-st_info.f_mot_accAnglejerk_v;		// 
 801068c:	ed97 7a33 	vldr	s14, [r7, #204]	@ 0xcc
 8010690:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8010694:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010698:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801069c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80106a0:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
	st_data.f_ctrl_nowAngle			= st_info.f_mot_l1_accanglejerk;						// 
 80106a4:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80106a8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80106ac:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80106b0:	639a      	str	r2, [r3, #56]	@ 0x38
	st_data.f_ctrl_angle			= st_info.f_mot_l1_accanglejerk+st_info.f_mot_l1_accangleconst;			// 
 80106b2:	ed97 7a38 	vldr	s14, [r7, #224]	@ 0xe0
 80106b6:	edd7 7a39 	vldr	s15, [r7, #228]	@ 0xe4
 80106ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80106be:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80106c2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80106c6:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
	st_data.f_ctrl_time 			= 0;						//  [sec]  
 80106ca:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80106ce:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80106d2:	f04f 0200 	mov.w	r2, #0
 80106d6:	605a      	str	r2, [r3, #4]
	CTRL_setData( &st_data );							// 
 80106d8:	f107 0318 	add.w	r3, r7, #24
 80106dc:	4618      	mov	r0, r3
 80106de:	f7f6 f827 	bl	8006730 <CTRL_setData>
	DCM_staMotAll();									// ON
 80106e2:	f7f9 f863 	bl	80097ac <DCM_staMotAll>

	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 80106e6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80106ea:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80106ee:	781b      	ldrb	r3, [r3, #0]
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d01d      	beq.n	8010730 <MOT_turn+0xbd0>
 80106f4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80106f8:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80106fc:	781b      	ldrb	r3, [r3, #0]
 80106fe:	2b02      	cmp	r3, #2
 8010700:	d016      	beq.n	8010730 <MOT_turn+0xbd0>
 8010702:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010706:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 801070a:	781b      	ldrb	r3, [r3, #0]
 801070c:	2b04      	cmp	r3, #4
 801070e:	d12f      	bne.n	8010770 <MOT_turn+0xc10>
		while( Get_NowAngle() > (st_info.f_mot_l1_accanglejerk+st_info.f_mot_l1_accangleconst) ){			// 
 8010710:	e00e      	b.n	8010730 <MOT_turn+0xbd0>
			if( SYS_isOutOfCtrl() == TRUE ){
 8010712:	f7f8 fff5 	bl	8009700 <SYS_isOutOfCtrl>
 8010716:	4603      	mov	r3, r0
 8010718:	2b00      	cmp	r3, #0
 801071a:	d009      	beq.n	8010730 <MOT_turn+0xbd0>
				CTRL_stop();
 801071c:	f7f5 ff0a 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8010720:	2000      	movs	r0, #0
 8010722:	f7f9 f81f 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8010726:	2001      	movs	r0, #1
 8010728:	f7f9 f81c 	bl	8009764 <DCM_brakeMot>
				break;
 801072c:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 801072e:	e02e      	b.n	801078e <MOT_turn+0xc2e>
		while( Get_NowAngle() > (st_info.f_mot_l1_accanglejerk+st_info.f_mot_l1_accangleconst) ){			// 
 8010730:	f7f5 fe98 	bl	8006464 <Get_NowAngle>
 8010734:	eef0 6a40 	vmov.f32	s13, s0
 8010738:	ed97 7a38 	vldr	s14, [r7, #224]	@ 0xe0
 801073c:	edd7 7a39 	vldr	s15, [r7, #228]	@ 0xe4
 8010740:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010744:	eef4 6ae7 	vcmpe.f32	s13, s15
 8010748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801074c:	dce1      	bgt.n	8010712 <MOT_turn+0xbb2>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 801074e:	e01e      	b.n	801078e <MOT_turn+0xc2e>
			}				// 
		}
	}
	else{
		while( Get_NowAngle() < (st_info.f_mot_l1_accanglejerk+st_info.f_mot_l1_accangleconst) ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 8010750:	f7f8 ffd6 	bl	8009700 <SYS_isOutOfCtrl>
 8010754:	4603      	mov	r3, r0
 8010756:	2b00      	cmp	r3, #0
 8010758:	d00a      	beq.n	8010770 <MOT_turn+0xc10>
				CTRL_stop();
 801075a:	f7f5 feeb 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 801075e:	2000      	movs	r0, #0
 8010760:	f7f9 f800 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8010764:	2001      	movs	r0, #1
 8010766:	f7f8 fffd 	bl	8009764 <DCM_brakeMot>
				break;
 801076a:	e010      	b.n	801078e <MOT_turn+0xc2e>
 801076c:	20017bec 	.word	0x20017bec
		while( Get_NowAngle() < (st_info.f_mot_l1_accanglejerk+st_info.f_mot_l1_accangleconst) ){			// 
 8010770:	f7f5 fe78 	bl	8006464 <Get_NowAngle>
 8010774:	eef0 6a40 	vmov.f32	s13, s0
 8010778:	ed97 7a38 	vldr	s14, [r7, #224]	@ 0xe0
 801077c:	edd7 7a39 	vldr	s15, [r7, #228]	@ 0xe4
 8010780:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010784:	eef4 6ae7 	vcmpe.f32	s13, s15
 8010788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801078c:	d4e0      	bmi.n	8010750 <MOT_turn+0xbf0>
			}				// 
		}
	}
	//-jerk
	st_data.en_ctrl_type			= CTRL_ACC_TRUN;
 801078e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010792:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010796:	2207      	movs	r2, #7
 8010798:	701a      	strb	r2, [r3, #0]
	st_data.f_ctrl_jerk			= 0;
 801079a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801079e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80107a2:	f04f 0200 	mov.w	r2, #0
 80107a6:	609a      	str	r2, [r3, #8]
	st_data.f_ctrl_trgtAcc		= 0;						// 
 80107a8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80107ac:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80107b0:	f04f 0200 	mov.w	r2, #0
 80107b4:	611a      	str	r2, [r3, #16]
	st_data.f_ctrl_nowAcc		= 0;
 80107b6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80107ba:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80107be:	f04f 0200 	mov.w	r2, #0
 80107c2:	60da      	str	r2, [r3, #12]
	st_data.f_ctrl_now			= 0;						// 
 80107c4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80107c8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80107cc:	f04f 0200 	mov.w	r2, #0
 80107d0:	615a      	str	r2, [r3, #20]
	st_data.f_ctrl_trgt			= 0;						// 
 80107d2:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80107d6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80107da:	f04f 0200 	mov.w	r2, #0
 80107de:	619a      	str	r2, [r3, #24]
	st_data.f_ctrl_nowDist		= 0;						// 
 80107e0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80107e4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80107e8:	f04f 0200 	mov.w	r2, #0
 80107ec:	61da      	str	r2, [r3, #28]
	st_data.f_ctrl_dist			= 0;						// 
 80107ee:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80107f2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80107f6:	f04f 0200 	mov.w	r2, #0
 80107fa:	621a      	str	r2, [r3, #32]
//	st_data.f_ctrl_accAngleS		= st_info.f_mot_accAngleS1;		// 
	st_data.f_ctrl_jerkAngle	= st_info.f_mot_jerkAngle*(-1.0);
 80107fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010800:	4618      	mov	r0, r3
 8010802:	f7ef fec9 	bl	8000598 <__aeabi_f2d>
 8010806:	4602      	mov	r2, r0
 8010808:	460b      	mov	r3, r1
 801080a:	4610      	mov	r0, r2
 801080c:	4619      	mov	r1, r3
 801080e:	f7f0 fa13 	bl	8000c38 <__aeabi_d2f>
 8010812:	4603      	mov	r3, r0
 8010814:	ee07 3a90 	vmov	s15, r3
 8010818:	eef1 7a67 	vneg.f32	s15, s15
 801081c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010820:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010824:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	st_data.f_ctrl_nowAccAngle		= st_info.f_mot_trgtAccAngle1;
 8010828:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 801082c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010830:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010834:	629a      	str	r2, [r3, #40]	@ 0x28
	st_data.f_ctrl_trgtAccAngle		= 0;				// 
 8010836:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801083a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801083e:	f04f 0200 	mov.w	r2, #0
 8010842:	62da      	str	r2, [r3, #44]	@ 0x2c
	st_data.f_ctrl_nowAngleS		= st_info.f_mot_trgtAngleS - st_info.f_mot_accAnglejerk_v;						// 
 8010844:	ed97 7a33 	vldr	s14, [r7, #204]	@ 0xcc
 8010848:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 801084c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010850:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010854:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010858:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	st_data.f_ctrl_trgtAngleS		= st_info.f_mot_trgtAngleS;		
 801085c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8010860:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010864:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010868:	635a      	str	r2, [r3, #52]	@ 0x34
	st_data.f_ctrl_nowAngle			= st_info.f_mot_l1_accanglejerk+st_info.f_mot_l1_accangleconst;						// 
 801086a:	ed97 7a38 	vldr	s14, [r7, #224]	@ 0xe0
 801086e:	edd7 7a39 	vldr	s15, [r7, #228]	@ 0xe4
 8010872:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010876:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801087a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801087e:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
	st_data.f_ctrl_angle			= st_info.f_mot_angle1;			// 
 8010882:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 8010886:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801088a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801088e:	63da      	str	r2, [r3, #60]	@ 0x3c
	st_data.f_ctrl_time 			= 0;						//  [sec]  
 8010890:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010894:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010898:	f04f 0200 	mov.w	r2, #0
 801089c:	605a      	str	r2, [r3, #4]
	CTRL_setData( &st_data );							// 
 801089e:	f107 0318 	add.w	r3, r7, #24
 80108a2:	4618      	mov	r0, r3
 80108a4:	f7f5 ff44 	bl	8006730 <CTRL_setData>
	DCM_staMotAll();									// ON
 80108a8:	f7f8 ff80 	bl	80097ac <DCM_staMotAll>

	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 80108ac:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80108b0:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80108b4:	781b      	ldrb	r3, [r3, #0]
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d01d      	beq.n	80108f6 <MOT_turn+0xd96>
 80108ba:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80108be:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80108c2:	781b      	ldrb	r3, [r3, #0]
 80108c4:	2b02      	cmp	r3, #2
 80108c6:	d016      	beq.n	80108f6 <MOT_turn+0xd96>
 80108c8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80108cc:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80108d0:	781b      	ldrb	r3, [r3, #0]
 80108d2:	2b04      	cmp	r3, #4
 80108d4:	d129      	bne.n	801092a <MOT_turn+0xdca>
		while( Get_NowAngle() > st_info.f_mot_angle1 ){			// 
 80108d6:	e00e      	b.n	80108f6 <MOT_turn+0xd96>
			if( SYS_isOutOfCtrl() == TRUE ){
 80108d8:	f7f8 ff12 	bl	8009700 <SYS_isOutOfCtrl>
 80108dc:	4603      	mov	r3, r0
 80108de:	2b00      	cmp	r3, #0
 80108e0:	d009      	beq.n	80108f6 <MOT_turn+0xd96>
				CTRL_stop();
 80108e2:	f7f5 fe27 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80108e6:	2000      	movs	r0, #0
 80108e8:	f7f8 ff3c 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80108ec:	2001      	movs	r0, #1
 80108ee:	f7f8 ff39 	bl	8009764 <DCM_brakeMot>
				break;
 80108f2:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 80108f4:	e024      	b.n	8010940 <MOT_turn+0xde0>
		while( Get_NowAngle() > st_info.f_mot_angle1 ){			// 
 80108f6:	f7f5 fdb5 	bl	8006464 <Get_NowAngle>
 80108fa:	eeb0 7a40 	vmov.f32	s14, s0
 80108fe:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 8010902:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801090a:	dce5      	bgt.n	80108d8 <MOT_turn+0xd78>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 801090c:	e018      	b.n	8010940 <MOT_turn+0xde0>
			}				// 
		}
	}
	else{
		while( Get_NowAngle() < st_info.f_mot_angle1 ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 801090e:	f7f8 fef7 	bl	8009700 <SYS_isOutOfCtrl>
 8010912:	4603      	mov	r3, r0
 8010914:	2b00      	cmp	r3, #0
 8010916:	d008      	beq.n	801092a <MOT_turn+0xdca>
				CTRL_stop();
 8010918:	f7f5 fe0c 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 801091c:	2000      	movs	r0, #0
 801091e:	f7f8 ff21 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8010922:	2001      	movs	r0, #1
 8010924:	f7f8 ff1e 	bl	8009764 <DCM_brakeMot>
				break;
 8010928:	e00a      	b.n	8010940 <MOT_turn+0xde0>
		while( Get_NowAngle() < st_info.f_mot_angle1 ){			// 
 801092a:	f7f5 fd9b 	bl	8006464 <Get_NowAngle>
 801092e:	eeb0 7a40 	vmov.f32	s14, s0
 8010932:	edd7 7a36 	vldr	s15, [r7, #216]	@ 0xd8
 8010936:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801093a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801093e:	d4e6      	bmi.n	801090e <MOT_turn+0xdae>
		st_info.f_mot_angle1_2		= st_info.f_mot_angle - f_angle3;																// 1+2[rad]
//		printf("   [f_angle3]%d [f_angle1_2]%d\n\r", (int32_t)f_angle3, (int32_t)	st_info.f_angle1_2 );
	}
//	printf("[f_TrgtAngleS] %5.2f,st_info.f_angle1_2%5.2f,f_angle2%5.2f\n\r",f_TrgtAngleS,st_info.f_angle1_2,f_angle3);
*/
	st_data.en_ctrl_type			= CTRL_CONST_TRUN;
 8010940:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010944:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010948:	2208      	movs	r2, #8
 801094a:	701a      	strb	r2, [r3, #0]
	st_data.f_ctrl_jerk			= 0;
 801094c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010950:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010954:	f04f 0200 	mov.w	r2, #0
 8010958:	609a      	str	r2, [r3, #8]
	st_data.f_ctrl_trgtAcc		= 0;						// 
 801095a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801095e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010962:	f04f 0200 	mov.w	r2, #0
 8010966:	611a      	str	r2, [r3, #16]
	st_data.f_ctrl_nowAcc		= 0;
 8010968:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801096c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010970:	f04f 0200 	mov.w	r2, #0
 8010974:	60da      	str	r2, [r3, #12]
	st_data.f_ctrl_now			= 0;						// 
 8010976:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801097a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801097e:	f04f 0200 	mov.w	r2, #0
 8010982:	615a      	str	r2, [r3, #20]
	st_data.f_ctrl_trgt			= 0;						// 
 8010984:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010988:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801098c:	f04f 0200 	mov.w	r2, #0
 8010990:	619a      	str	r2, [r3, #24]
	st_data.f_ctrl_nowDist		= 0;						// 
 8010992:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010996:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 801099a:	f04f 0200 	mov.w	r2, #0
 801099e:	61da      	str	r2, [r3, #28]
	st_data.f_ctrl_dist			= 0;						// 
 80109a0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80109a4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80109a8:	f04f 0200 	mov.w	r2, #0
 80109ac:	621a      	str	r2, [r3, #32]
//	st_data.f_ctrl_accAngleS		= 0;						// 
	st_data.f_ctrl_jerkAngle	= 0;
 80109ae:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80109b2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80109b6:	f04f 0200 	mov.w	r2, #0
 80109ba:	625a      	str	r2, [r3, #36]	@ 0x24
	st_data.f_ctrl_nowAccAngle		= 0;
 80109bc:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80109c0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80109c4:	f04f 0200 	mov.w	r2, #0
 80109c8:	629a      	str	r2, [r3, #40]	@ 0x28
	st_data.f_ctrl_trgtAccAngle		= 0;				// 
 80109ca:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80109ce:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80109d2:	f04f 0200 	mov.w	r2, #0
 80109d6:	62da      	str	r2, [r3, #44]	@ 0x2c
	st_data.f_ctrl_nowAngleS		= st_info.f_mot_trgtAngleS;				// 
 80109d8:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80109dc:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80109e0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80109e4:	631a      	str	r2, [r3, #48]	@ 0x30
	st_data.f_ctrl_trgtAngleS		= st_info.f_mot_trgtAngleS;				// 
 80109e6:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 80109ea:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80109ee:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80109f2:	635a      	str	r2, [r3, #52]	@ 0x34
	st_data.f_ctrl_nowAngle			= st_info.f_mot_angle1;			// 
 80109f4:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 80109f8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80109fc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010a00:	639a      	str	r2, [r3, #56]	@ 0x38
	st_data.f_ctrl_angle			= st_info.f_mot_angle1_2;			// 
 8010a02:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010a06:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010a0a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010a0e:	63da      	str	r2, [r3, #60]	@ 0x3c
	st_data.f_ctrl_time 			= 0;						//  [sec]  
 8010a10:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010a14:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010a18:	f04f 0200 	mov.w	r2, #0
 8010a1c:	605a      	str	r2, [r3, #4]
	CTRL_setData( &st_data );							// 
 8010a1e:	f107 0318 	add.w	r3, r7, #24
 8010a22:	4618      	mov	r0, r3
 8010a24:	f7f5 fe84 	bl	8006730 <CTRL_setData>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8010a28:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010a2c:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8010a30:	781b      	ldrb	r3, [r3, #0]
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	d01d      	beq.n	8010a72 <MOT_turn+0xf12>
 8010a36:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010a3a:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8010a3e:	781b      	ldrb	r3, [r3, #0]
 8010a40:	2b02      	cmp	r3, #2
 8010a42:	d016      	beq.n	8010a72 <MOT_turn+0xf12>
 8010a44:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010a48:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8010a4c:	781b      	ldrb	r3, [r3, #0]
 8010a4e:	2b04      	cmp	r3, #4
 8010a50:	d129      	bne.n	8010aa6 <MOT_turn+0xf46>
		while( Get_NowAngle() > st_info.f_mot_angle1_2 ){			// 
 8010a52:	e00e      	b.n	8010a72 <MOT_turn+0xf12>
			if( SYS_isOutOfCtrl() == TRUE ){
 8010a54:	f7f8 fe54 	bl	8009700 <SYS_isOutOfCtrl>
 8010a58:	4603      	mov	r3, r0
 8010a5a:	2b00      	cmp	r3, #0
 8010a5c:	d009      	beq.n	8010a72 <MOT_turn+0xf12>
				CTRL_stop();
 8010a5e:	f7f5 fd69 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8010a62:	2000      	movs	r0, #0
 8010a64:	f7f8 fe7e 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8010a68:	2001      	movs	r0, #1
 8010a6a:	f7f8 fe7b 	bl	8009764 <DCM_brakeMot>
				break;
 8010a6e:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8010a70:	e024      	b.n	8010abc <MOT_turn+0xf5c>
		while( Get_NowAngle() > st_info.f_mot_angle1_2 ){			// 
 8010a72:	f7f5 fcf7 	bl	8006464 <Get_NowAngle>
 8010a76:	eeb0 7a40 	vmov.f32	s14, s0
 8010a7a:	edd7 7a37 	vldr	s15, [r7, #220]	@ 0xdc
 8010a7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a86:	dce5      	bgt.n	8010a54 <MOT_turn+0xef4>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8010a88:	e018      	b.n	8010abc <MOT_turn+0xf5c>
			}				// 
		}
	}
	else{
		while( Get_NowAngle() < st_info.f_mot_angle1_2 ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 8010a8a:	f7f8 fe39 	bl	8009700 <SYS_isOutOfCtrl>
 8010a8e:	4603      	mov	r3, r0
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	d008      	beq.n	8010aa6 <MOT_turn+0xf46>
				CTRL_stop();
 8010a94:	f7f5 fd4e 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8010a98:	2000      	movs	r0, #0
 8010a9a:	f7f8 fe63 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8010a9e:	2001      	movs	r0, #1
 8010aa0:	f7f8 fe60 	bl	8009764 <DCM_brakeMot>
				break;
 8010aa4:	e00a      	b.n	8010abc <MOT_turn+0xf5c>
		while( Get_NowAngle() < st_info.f_mot_angle1_2 ){			// 
 8010aa6:	f7f5 fcdd 	bl	8006464 <Get_NowAngle>
 8010aaa:	eeb0 7a40 	vmov.f32	s14, s0
 8010aae:	edd7 7a37 	vldr	s15, [r7, #220]	@ 0xdc
 8010ab2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010aba:	d4e6      	bmi.n	8010a8a <MOT_turn+0xf2a>
//	CTRL_clrAngleErrSum();

	/* ------ */
	/*  //   */
	/* ------ */
	st_data.en_ctrl_type			= CTRL_DEC_TRUN;
 8010abc:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010ac0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010ac4:	2209      	movs	r2, #9
 8010ac6:	701a      	strb	r2, [r3, #0]
	st_data.f_ctrl_jerk			= 0;
 8010ac8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010acc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010ad0:	f04f 0200 	mov.w	r2, #0
 8010ad4:	609a      	str	r2, [r3, #8]
	st_data.f_ctrl_trgtAcc		= 0;						// 
 8010ad6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010ada:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010ade:	f04f 0200 	mov.w	r2, #0
 8010ae2:	611a      	str	r2, [r3, #16]
	st_data.f_ctrl_nowAcc		= 0;
 8010ae4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010ae8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010aec:	f04f 0200 	mov.w	r2, #0
 8010af0:	60da      	str	r2, [r3, #12]
	st_data.f_ctrl_now			= 0;						// 
 8010af2:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010af6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010afa:	f04f 0200 	mov.w	r2, #0
 8010afe:	615a      	str	r2, [r3, #20]
	st_data.f_ctrl_trgt			= 0;						// 
 8010b00:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010b04:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010b08:	f04f 0200 	mov.w	r2, #0
 8010b0c:	619a      	str	r2, [r3, #24]
	st_data.f_ctrl_nowDist		= 0;						// 
 8010b0e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010b12:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010b16:	f04f 0200 	mov.w	r2, #0
 8010b1a:	61da      	str	r2, [r3, #28]
	st_data.f_ctrl_dist			= 0;						// 
 8010b1c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010b20:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010b24:	f04f 0200 	mov.w	r2, #0
 8010b28:	621a      	str	r2, [r3, #32]
	st_data.f_ctrl_jerkAngle	= st_info.f_mot_jerkAngle*(-1.0);
 8010b2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010b2e:	4618      	mov	r0, r3
 8010b30:	f7ef fd32 	bl	8000598 <__aeabi_f2d>
 8010b34:	4602      	mov	r2, r0
 8010b36:	460b      	mov	r3, r1
 8010b38:	4610      	mov	r0, r2
 8010b3a:	4619      	mov	r1, r3
 8010b3c:	f7f0 f87c 	bl	8000c38 <__aeabi_d2f>
 8010b40:	4603      	mov	r3, r0
 8010b42:	ee07 3a90 	vmov	s15, r3
 8010b46:	eef1 7a67 	vneg.f32	s15, s15
 8010b4a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010b4e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010b52:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	st_data.f_ctrl_nowAccAngle		= 0;
 8010b56:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010b5a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010b5e:	f04f 0200 	mov.w	r2, #0
 8010b62:	629a      	str	r2, [r3, #40]	@ 0x28
	st_data.f_ctrl_trgtAccAngle		= st_info.f_mot_trgtAccAngle3*(-1.0);				// 
 8010b64:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010b68:	4618      	mov	r0, r3
 8010b6a:	f7ef fd15 	bl	8000598 <__aeabi_f2d>
 8010b6e:	4602      	mov	r2, r0
 8010b70:	460b      	mov	r3, r1
 8010b72:	4610      	mov	r0, r2
 8010b74:	4619      	mov	r1, r3
 8010b76:	f7f0 f85f 	bl	8000c38 <__aeabi_d2f>
 8010b7a:	4603      	mov	r3, r0
 8010b7c:	ee07 3a90 	vmov	s15, r3
 8010b80:	eef1 7a67 	vneg.f32	s15, s15
 8010b84:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010b88:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010b8c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	st_data.f_ctrl_nowAngleS		= st_info.f_mot_trgtAngleS;				// 
 8010b90:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8010b94:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010b98:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010b9c:	631a      	str	r2, [r3, #48]	@ 0x30
	st_data.f_ctrl_trgtAngleS		= st_info.f_mot_trgtAngleS-st_info.f_mot_accAnglejerk_v;				// 
 8010b9e:	ed97 7a33 	vldr	s14, [r7, #204]	@ 0xcc
 8010ba2:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8010ba6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010baa:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010bae:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010bb2:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
	st_data.f_ctrl_nowAngle			= st_info.f_mot_angle1_2;			// 
 8010bb6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8010bba:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010bbe:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010bc2:	639a      	str	r2, [r3, #56]	@ 0x38
	st_data.f_ctrl_angle			= st_info.f_mot_angle1_2+st_info.f_mot_l3_decanglejerk;			// 
 8010bc4:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8010bc8:	edd7 7a3b 	vldr	s15, [r7, #236]	@ 0xec
 8010bcc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010bd0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010bd4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010bd8:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
	st_data.f_ctrl_time 			= 0;						//  [sec]  
 8010bdc:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010be0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010be4:	f04f 0200 	mov.w	r2, #0
 8010be8:	605a      	str	r2, [r3, #4]
	CTRL_setData( &st_data );							// 
 8010bea:	f107 0318 	add.w	r3, r7, #24
 8010bee:	4618      	mov	r0, r3
 8010bf0:	f7f5 fd9e 	bl	8006730 <CTRL_setData>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8010bf4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010bf8:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8010bfc:	781b      	ldrb	r3, [r3, #0]
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	d01d      	beq.n	8010c3e <MOT_turn+0x10de>
 8010c02:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010c06:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8010c0a:	781b      	ldrb	r3, [r3, #0]
 8010c0c:	2b02      	cmp	r3, #2
 8010c0e:	d016      	beq.n	8010c3e <MOT_turn+0x10de>
 8010c10:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010c14:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8010c18:	781b      	ldrb	r3, [r3, #0]
 8010c1a:	2b04      	cmp	r3, #4
 8010c1c:	d12d      	bne.n	8010c7a <MOT_turn+0x111a>
		while( Get_NowAngle() > ( st_info.f_mot_angle1_2+st_info.f_mot_l3_decanglejerk) ){		// 
 8010c1e:	e00e      	b.n	8010c3e <MOT_turn+0x10de>
			if( SYS_isOutOfCtrl() == TRUE ){
 8010c20:	f7f8 fd6e 	bl	8009700 <SYS_isOutOfCtrl>
 8010c24:	4603      	mov	r3, r0
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d009      	beq.n	8010c3e <MOT_turn+0x10de>
				CTRL_stop();
 8010c2a:	f7f5 fc83 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8010c2e:	2000      	movs	r0, #0
 8010c30:	f7f8 fd98 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8010c34:	2001      	movs	r0, #1
 8010c36:	f7f8 fd95 	bl	8009764 <DCM_brakeMot>
				break;
 8010c3a:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8010c3c:	e02c      	b.n	8010c98 <MOT_turn+0x1138>
		while( Get_NowAngle() > ( st_info.f_mot_angle1_2+st_info.f_mot_l3_decanglejerk) ){		// 
 8010c3e:	f7f5 fc11 	bl	8006464 <Get_NowAngle>
 8010c42:	eef0 6a40 	vmov.f32	s13, s0
 8010c46:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8010c4a:	edd7 7a3b 	vldr	s15, [r7, #236]	@ 0xec
 8010c4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010c52:	eef4 6ae7 	vcmpe.f32	s13, s15
 8010c56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c5a:	dce1      	bgt.n	8010c20 <MOT_turn+0x10c0>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8010c5c:	e01c      	b.n	8010c98 <MOT_turn+0x1138>
			}				// 
		}
	}
	else{
		while( Get_NowAngle() < ( st_info.f_mot_angle1_2+st_info.f_mot_l3_decanglejerk ) ){		// 
			if( SYS_isOutOfCtrl() == TRUE ){
 8010c5e:	f7f8 fd4f 	bl	8009700 <SYS_isOutOfCtrl>
 8010c62:	4603      	mov	r3, r0
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d008      	beq.n	8010c7a <MOT_turn+0x111a>
				CTRL_stop();
 8010c68:	f7f5 fc64 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8010c6c:	2000      	movs	r0, #0
 8010c6e:	f7f8 fd79 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8010c72:	2001      	movs	r0, #1
 8010c74:	f7f8 fd76 	bl	8009764 <DCM_brakeMot>
				break;
 8010c78:	e00e      	b.n	8010c98 <MOT_turn+0x1138>
		while( Get_NowAngle() < ( st_info.f_mot_angle1_2+st_info.f_mot_l3_decanglejerk ) ){		// 
 8010c7a:	f7f5 fbf3 	bl	8006464 <Get_NowAngle>
 8010c7e:	eef0 6a40 	vmov.f32	s13, s0
 8010c82:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8010c86:	edd7 7a3b 	vldr	s15, [r7, #236]	@ 0xec
 8010c8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010c8e:	eef4 6ae7 	vcmpe.f32	s13, s15
 8010c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c96:	d4e2      	bmi.n	8010c5e <MOT_turn+0x10fe>
			}				// 
		}
	}

	st_data.en_ctrl_type			= CTRL_DEC_TRUN;
 8010c98:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010c9c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010ca0:	2209      	movs	r2, #9
 8010ca2:	701a      	strb	r2, [r3, #0]
	st_data.f_ctrl_jerk			= 0;
 8010ca4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010ca8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010cac:	f04f 0200 	mov.w	r2, #0
 8010cb0:	609a      	str	r2, [r3, #8]
	st_data.f_ctrl_trgtAcc		= 0;						// 
 8010cb2:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010cb6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010cba:	f04f 0200 	mov.w	r2, #0
 8010cbe:	611a      	str	r2, [r3, #16]
	st_data.f_ctrl_nowAcc		= 0;
 8010cc0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010cc4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010cc8:	f04f 0200 	mov.w	r2, #0
 8010ccc:	60da      	str	r2, [r3, #12]
	st_data.f_ctrl_now			= 0;						// 
 8010cce:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010cd2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010cd6:	f04f 0200 	mov.w	r2, #0
 8010cda:	615a      	str	r2, [r3, #20]
	st_data.f_ctrl_trgt			= 0;						// 
 8010cdc:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010ce0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010ce4:	f04f 0200 	mov.w	r2, #0
 8010ce8:	619a      	str	r2, [r3, #24]
	st_data.f_ctrl_nowDist		= 0;						// 
 8010cea:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010cee:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010cf2:	f04f 0200 	mov.w	r2, #0
 8010cf6:	61da      	str	r2, [r3, #28]
	st_data.f_ctrl_dist			= 0;						// 
 8010cf8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010cfc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010d00:	f04f 0200 	mov.w	r2, #0
 8010d04:	621a      	str	r2, [r3, #32]
//	st_data.f_ctrl_accAngleS		= st_info.f_mot_accAngleS3;		// 
	st_data.f_ctrl_jerkAngle		= 0;
 8010d06:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010d0a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010d0e:	f04f 0200 	mov.w	r2, #0
 8010d12:	625a      	str	r2, [r3, #36]	@ 0x24
	st_data.f_ctrl_nowAccAngle		= st_info.f_mot_trgtAccAngle3*(-1.0);
 8010d14:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010d18:	4618      	mov	r0, r3
 8010d1a:	f7ef fc3d 	bl	8000598 <__aeabi_f2d>
 8010d1e:	4602      	mov	r2, r0
 8010d20:	460b      	mov	r3, r1
 8010d22:	4610      	mov	r0, r2
 8010d24:	4619      	mov	r1, r3
 8010d26:	f7ef ff87 	bl	8000c38 <__aeabi_d2f>
 8010d2a:	4603      	mov	r3, r0
 8010d2c:	ee07 3a90 	vmov	s15, r3
 8010d30:	eef1 7a67 	vneg.f32	s15, s15
 8010d34:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010d38:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010d3c:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	st_data.f_ctrl_trgtAccAngle		= st_info.f_mot_trgtAccAngle3*(-1.0);
 8010d40:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010d44:	4618      	mov	r0, r3
 8010d46:	f7ef fc27 	bl	8000598 <__aeabi_f2d>
 8010d4a:	4602      	mov	r2, r0
 8010d4c:	460b      	mov	r3, r1
 8010d4e:	4610      	mov	r0, r2
 8010d50:	4619      	mov	r1, r3
 8010d52:	f7ef ff71 	bl	8000c38 <__aeabi_d2f>
 8010d56:	4603      	mov	r3, r0
 8010d58:	ee07 3a90 	vmov	s15, r3
 8010d5c:	eef1 7a67 	vneg.f32	s15, s15
 8010d60:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010d64:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010d68:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	st_data.f_ctrl_nowAngleS		= st_info.f_mot_trgtAngleS-st_info.f_mot_accAnglejerk_v;				// 
 8010d6c:	ed97 7a33 	vldr	s14, [r7, #204]	@ 0xcc
 8010d70:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8010d74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010d78:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010d7c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010d80:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	st_data.f_ctrl_trgtAngleS		= st_info.f_mot_accAnglejerk_v;						// 
 8010d84:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8010d88:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010d8c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010d90:	635a      	str	r2, [r3, #52]	@ 0x34
	st_data.f_ctrl_nowAngle			= st_info.f_mot_angle1_2+st_info.f_mot_l3_decanglejerk;		// 
 8010d92:	ed97 7a37 	vldr	s14, [r7, #220]	@ 0xdc
 8010d96:	edd7 7a3b 	vldr	s15, [r7, #236]	@ 0xec
 8010d9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010d9e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010da2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010da6:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
	st_data.f_ctrl_angle			= st_info.f_mot_angle-st_info.f_mot_l3_accanglejerk;			// 
 8010daa:	ed97 7a35 	vldr	s14, [r7, #212]	@ 0xd4
 8010dae:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 8010db2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010db6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010dba:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010dbe:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
	st_data.f_ctrl_time 			= 0;						//  [sec]  
 8010dc2:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010dc6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010dca:	f04f 0200 	mov.w	r2, #0
 8010dce:	605a      	str	r2, [r3, #4]
	CTRL_setData( &st_data );							// 
 8010dd0:	f107 0318 	add.w	r3, r7, #24
 8010dd4:	4618      	mov	r0, r3
 8010dd6:	f7f5 fcab 	bl	8006730 <CTRL_setData>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8010dda:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010dde:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8010de2:	781b      	ldrb	r3, [r3, #0]
 8010de4:	2b00      	cmp	r3, #0
 8010de6:	d01d      	beq.n	8010e24 <MOT_turn+0x12c4>
 8010de8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010dec:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8010df0:	781b      	ldrb	r3, [r3, #0]
 8010df2:	2b02      	cmp	r3, #2
 8010df4:	d016      	beq.n	8010e24 <MOT_turn+0x12c4>
 8010df6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010dfa:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8010dfe:	781b      	ldrb	r3, [r3, #0]
 8010e00:	2b04      	cmp	r3, #4
 8010e02:	d12d      	bne.n	8010e60 <MOT_turn+0x1300>
		while( Get_NowAngle() > ( st_info.f_mot_angle-st_info.f_mot_l3_accanglejerk) ){		// 
 8010e04:	e00e      	b.n	8010e24 <MOT_turn+0x12c4>
			if( SYS_isOutOfCtrl() == TRUE ){
 8010e06:	f7f8 fc7b 	bl	8009700 <SYS_isOutOfCtrl>
 8010e0a:	4603      	mov	r3, r0
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d009      	beq.n	8010e24 <MOT_turn+0x12c4>
				CTRL_stop();
 8010e10:	f7f5 fb90 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8010e14:	2000      	movs	r0, #0
 8010e16:	f7f8 fca5 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8010e1a:	2001      	movs	r0, #1
 8010e1c:	f7f8 fca2 	bl	8009764 <DCM_brakeMot>
				break;
 8010e20:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8010e22:	e02c      	b.n	8010e7e <MOT_turn+0x131e>
		while( Get_NowAngle() > ( st_info.f_mot_angle-st_info.f_mot_l3_accanglejerk) ){		// 
 8010e24:	f7f5 fb1e 	bl	8006464 <Get_NowAngle>
 8010e28:	eef0 6a40 	vmov.f32	s13, s0
 8010e2c:	ed97 7a35 	vldr	s14, [r7, #212]	@ 0xd4
 8010e30:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 8010e34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010e38:	eef4 6ae7 	vcmpe.f32	s13, s15
 8010e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e40:	dce1      	bgt.n	8010e06 <MOT_turn+0x12a6>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8010e42:	e01c      	b.n	8010e7e <MOT_turn+0x131e>
			}				// 
		}
	}
	else{
		while( Get_NowAngle() < ( st_info.f_mot_angle-st_info.f_mot_l3_accanglejerk ) ){		// 
			if( SYS_isOutOfCtrl() == TRUE ){
 8010e44:	f7f8 fc5c 	bl	8009700 <SYS_isOutOfCtrl>
 8010e48:	4603      	mov	r3, r0
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d008      	beq.n	8010e60 <MOT_turn+0x1300>
				CTRL_stop();
 8010e4e:	f7f5 fb71 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8010e52:	2000      	movs	r0, #0
 8010e54:	f7f8 fc86 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8010e58:	2001      	movs	r0, #1
 8010e5a:	f7f8 fc83 	bl	8009764 <DCM_brakeMot>
				break;
 8010e5e:	e00e      	b.n	8010e7e <MOT_turn+0x131e>
		while( Get_NowAngle() < ( st_info.f_mot_angle-st_info.f_mot_l3_accanglejerk ) ){		// 
 8010e60:	f7f5 fb00 	bl	8006464 <Get_NowAngle>
 8010e64:	eef0 6a40 	vmov.f32	s13, s0
 8010e68:	ed97 7a35 	vldr	s14, [r7, #212]	@ 0xd4
 8010e6c:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 8010e70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010e74:	eef4 6ae7 	vcmpe.f32	s13, s15
 8010e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e7c:	d4e2      	bmi.n	8010e44 <MOT_turn+0x12e4>
			}				// 
		}
	}

	st_data.en_ctrl_type			= CTRL_DEC_TRUN;
 8010e7e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010e82:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010e86:	2209      	movs	r2, #9
 8010e88:	701a      	strb	r2, [r3, #0]
	st_data.f_ctrl_jerk			= 0;
 8010e8a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010e8e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010e92:	f04f 0200 	mov.w	r2, #0
 8010e96:	609a      	str	r2, [r3, #8]
	st_data.f_ctrl_trgtAcc		= 0;						// 
 8010e98:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010e9c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010ea0:	f04f 0200 	mov.w	r2, #0
 8010ea4:	611a      	str	r2, [r3, #16]
	st_data.f_ctrl_nowAcc		= 0;
 8010ea6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010eaa:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010eae:	f04f 0200 	mov.w	r2, #0
 8010eb2:	60da      	str	r2, [r3, #12]
	st_data.f_ctrl_now			= 0;						// 
 8010eb4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010eb8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010ebc:	f04f 0200 	mov.w	r2, #0
 8010ec0:	615a      	str	r2, [r3, #20]
	st_data.f_ctrl_trgt			= 0;						// 
 8010ec2:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010ec6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010eca:	f04f 0200 	mov.w	r2, #0
 8010ece:	619a      	str	r2, [r3, #24]
	st_data.f_ctrl_nowDist		= 0;						// 
 8010ed0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010ed4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010ed8:	f04f 0200 	mov.w	r2, #0
 8010edc:	61da      	str	r2, [r3, #28]
	st_data.f_ctrl_dist			= 0;						// 
 8010ede:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010ee2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010ee6:	f04f 0200 	mov.w	r2, #0
 8010eea:	621a      	str	r2, [r3, #32]
//	st_data.f_ctrl_accAngleS		= st_info.f_mot_accAngleS3;		// 
	st_data.f_ctrl_jerkAngle	= st_info.f_mot_jerkAngle;
 8010eec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8010ef0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010ef4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010ef8:	625a      	str	r2, [r3, #36]	@ 0x24
	st_data.f_ctrl_nowAccAngle		= st_info.f_mot_trgtAccAngle3*(-1.0);
 8010efa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010efe:	4618      	mov	r0, r3
 8010f00:	f7ef fb4a 	bl	8000598 <__aeabi_f2d>
 8010f04:	4602      	mov	r2, r0
 8010f06:	460b      	mov	r3, r1
 8010f08:	4610      	mov	r0, r2
 8010f0a:	4619      	mov	r1, r3
 8010f0c:	f7ef fe94 	bl	8000c38 <__aeabi_d2f>
 8010f10:	4603      	mov	r3, r0
 8010f12:	ee07 3a90 	vmov	s15, r3
 8010f16:	eef1 7a67 	vneg.f32	s15, s15
 8010f1a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010f1e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010f22:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	st_data.f_ctrl_trgtAccAngle		= 0;
 8010f26:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010f2a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010f2e:	f04f 0200 	mov.w	r2, #0
 8010f32:	62da      	str	r2, [r3, #44]	@ 0x2c
	st_data.f_ctrl_nowAngleS		= st_info.f_mot_accAnglejerk_v;				// 
 8010f34:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8010f38:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010f3c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010f40:	631a      	str	r2, [r3, #48]	@ 0x30
	st_data.f_ctrl_trgtAngleS		= 0;						// 
 8010f42:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010f46:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010f4a:	f04f 0200 	mov.w	r2, #0
 8010f4e:	635a      	str	r2, [r3, #52]	@ 0x34
	st_data.f_ctrl_nowAngle		= st_info.f_mot_angle-st_info.f_mot_l3_accanglejerk;		// 
 8010f50:	ed97 7a35 	vldr	s14, [r7, #212]	@ 0xd4
 8010f54:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 8010f58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010f5c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010f60:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010f64:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
	st_data.f_ctrl_angle			= st_info.f_mot_angle;			// 
 8010f68:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8010f6c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010f70:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010f74:	63da      	str	r2, [r3, #60]	@ 0x3c
	st_data.f_ctrl_time 			= 0;						//  [sec]  
 8010f76:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010f7a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8010f7e:	f04f 0200 	mov.w	r2, #0
 8010f82:	605a      	str	r2, [r3, #4]
	CTRL_setData( &st_data );							// 
 8010f84:	f107 0318 	add.w	r3, r7, #24
 8010f88:	4618      	mov	r0, r3
 8010f8a:	f7f5 fbd1 	bl	8006730 <CTRL_setData>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8010f8e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010f92:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8010f96:	781b      	ldrb	r3, [r3, #0]
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	d02a      	beq.n	8010ff2 <MOT_turn+0x1492>
 8010f9c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010fa0:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8010fa4:	781b      	ldrb	r3, [r3, #0]
 8010fa6:	2b02      	cmp	r3, #2
 8010fa8:	d023      	beq.n	8010ff2 <MOT_turn+0x1492>
 8010faa:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8010fae:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8010fb2:	781b      	ldrb	r3, [r3, #0]
 8010fb4:	2b04      	cmp	r3, #4
 8010fb6:	d146      	bne.n	8011046 <MOT_turn+0x14e6>
		while( Get_NowAngle() > ( st_info.f_mot_angle) ){		// 
 8010fb8:	e01b      	b.n	8010ff2 <MOT_turn+0x1492>
			if( SYS_isOutOfCtrl() == TRUE ){
 8010fba:	f7f8 fba1 	bl	8009700 <SYS_isOutOfCtrl>
 8010fbe:	4603      	mov	r3, r0
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d008      	beq.n	8010fd6 <MOT_turn+0x1476>
				CTRL_stop();
 8010fc4:	f7f5 fab6 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8010fc8:	2000      	movs	r0, #0
 8010fca:	f7f8 fbcb 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8010fce:	2001      	movs	r0, #1
 8010fd0:	f7f8 fbc8 	bl	8009764 <DCM_brakeMot>
				break;
 8010fd4:	e01a      	b.n	801100c <MOT_turn+0x14ac>
			}				// 
			if((EscapeWait>0.5)&&(SearchFlag == TRUE))break;
 8010fd6:	4b31      	ldr	r3, [pc, #196]	@ (801109c <MOT_turn+0x153c>)
 8010fd8:	edd3 7a00 	vldr	s15, [r3]
 8010fdc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8010fe0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010fe8:	dd03      	ble.n	8010ff2 <MOT_turn+0x1492>
 8010fea:	4b2d      	ldr	r3, [pc, #180]	@ (80110a0 <MOT_turn+0x1540>)
 8010fec:	781b      	ldrb	r3, [r3, #0]
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d10b      	bne.n	801100a <MOT_turn+0x14aa>
		while( Get_NowAngle() > ( st_info.f_mot_angle) ){		// 
 8010ff2:	f7f5 fa37 	bl	8006464 <Get_NowAngle>
 8010ff6:	eeb0 7a40 	vmov.f32	s14, s0
 8010ffa:	edd7 7a35 	vldr	s15, [r7, #212]	@ 0xd4
 8010ffe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011006:	dcd8      	bgt.n	8010fba <MOT_turn+0x145a>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 8011008:	e02a      	b.n	8011060 <MOT_turn+0x1500>
			if((EscapeWait>0.5)&&(SearchFlag == TRUE))break;
 801100a:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -
 801100c:	e028      	b.n	8011060 <MOT_turn+0x1500>
		}
	}
	else{
		while( Get_NowAngle() < ( st_info.f_mot_angle ) ){		// 
			if( SYS_isOutOfCtrl() == TRUE ){
 801100e:	f7f8 fb77 	bl	8009700 <SYS_isOutOfCtrl>
 8011012:	4603      	mov	r3, r0
 8011014:	2b00      	cmp	r3, #0
 8011016:	d008      	beq.n	801102a <MOT_turn+0x14ca>
				CTRL_stop();
 8011018:	f7f5 fa8c 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 801101c:	2000      	movs	r0, #0
 801101e:	f7f8 fba1 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8011022:	2001      	movs	r0, #1
 8011024:	f7f8 fb9e 	bl	8009764 <DCM_brakeMot>
				break;
 8011028:	e01a      	b.n	8011060 <MOT_turn+0x1500>
			}				// 
			if((EscapeWait>0.5)&&(SearchFlag == TRUE))break;
 801102a:	4b1c      	ldr	r3, [pc, #112]	@ (801109c <MOT_turn+0x153c>)
 801102c:	edd3 7a00 	vldr	s15, [r3]
 8011030:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8011034:	eef4 7ac7 	vcmpe.f32	s15, s14
 8011038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801103c:	dd03      	ble.n	8011046 <MOT_turn+0x14e6>
 801103e:	4b18      	ldr	r3, [pc, #96]	@ (80110a0 <MOT_turn+0x1540>)
 8011040:	781b      	ldrb	r3, [r3, #0]
 8011042:	2b00      	cmp	r3, #0
 8011044:	d10b      	bne.n	801105e <MOT_turn+0x14fe>
		while( Get_NowAngle() < ( st_info.f_mot_angle ) ){		// 
 8011046:	f7f5 fa0d 	bl	8006464 <Get_NowAngle>
 801104a:	eeb0 7a40 	vmov.f32	s14, s0
 801104e:	edd7 7a35 	vldr	s15, [r7, #212]	@ 0xd4
 8011052:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801105a:	d4d8      	bmi.n	801100e <MOT_turn+0x14ae>
 801105c:	e000      	b.n	8011060 <MOT_turn+0x1500>
			if((EscapeWait>0.5)&&(SearchFlag == TRUE))break;
 801105e:	bf00      	nop
		}
	}
//	printf("finish3\n");
	/*  */
	LL_mDelay(200);				// 
 8011060:	20c8      	movs	r0, #200	@ 0xc8
 8011062:	f00a fd1d 	bl	801baa0 <LL_mDelay>
	CTRL_stop();			// 
 8011066:	f7f5 fa65 	bl	8006534 <CTRL_stop>
	DCM_brakeMot( DCM_R );		// 
 801106a:	2000      	movs	r0, #0
 801106c:	f7f8 fb7a 	bl	8009764 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 8011070:	2001      	movs	r0, #1
 8011072:	f7f8 fb77 	bl	8009764 <DCM_brakeMot>
	GYRO_endErrChkAngle();					// 
 8011076:	f7f8 fddf 	bl	8009c38 <GYRO_endErrChkAngle>
//	CTRL_clrNowData();
	CTRL_setNowData_Err(/*st_data.f_dist,*/st_data.f_ctrl_angle);
 801107a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 801107e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8011082:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8011086:	eeb0 0a67 	vmov.f32	s0, s15
 801108a:	f7f5 fb0d 	bl	80066a8 <CTRL_setNowData_Err>
}
 801108e:	bf00      	nop
 8011090:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8011094:	46bd      	mov	sp, r7
 8011096:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801109a:	bf00      	nop
 801109c:	200003fc 	.word	0x200003fc
 80110a0:	2001bda0 	.word	0x2001bda0

080110a4 <MOT_setSlaStaSpeed>:

void MOT_setSlaStaSpeed( float f_speed , uint8_t sla_cmd)
{
 80110a4:	b480      	push	{r7}
 80110a6:	b083      	sub	sp, #12
 80110a8:	af00      	add	r7, sp, #0
 80110aa:	ed87 0a01 	vstr	s0, [r7, #4]
 80110ae:	4603      	mov	r3, r0
 80110b0:	70fb      	strb	r3, [r7, #3]
	if(sla_cmd == SLA_90){
 80110b2:	78fb      	ldrb	r3, [r7, #3]
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d103      	bne.n	80110c0 <MOT_setSlaStaSpeed+0x1c>
		f_MotSlaStaSpeed_90S = f_speed;
 80110b8:	4a0e      	ldr	r2, [pc, #56]	@ (80110f4 <MOT_setSlaStaSpeed+0x50>)
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	6013      	str	r3, [r2, #0]
		f_MotSlaStaSpeed_135S = f_speed;
	}	else if(sla_cmd == SLA_N90){
		f_MotSlaStaSpeed_V90 = f_speed;
	}

}
 80110be:	e013      	b.n	80110e8 <MOT_setSlaStaSpeed+0x44>
	}	else if(sla_cmd == SLA_45){
 80110c0:	78fb      	ldrb	r3, [r7, #3]
 80110c2:	2b01      	cmp	r3, #1
 80110c4:	d103      	bne.n	80110ce <MOT_setSlaStaSpeed+0x2a>
		f_MotSlaStaSpeed_45S = f_speed;
 80110c6:	4a0c      	ldr	r2, [pc, #48]	@ (80110f8 <MOT_setSlaStaSpeed+0x54>)
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	6013      	str	r3, [r2, #0]
}
 80110cc:	e00c      	b.n	80110e8 <MOT_setSlaStaSpeed+0x44>
	}	else if(sla_cmd == SLA_135){
 80110ce:	78fb      	ldrb	r3, [r7, #3]
 80110d0:	2b02      	cmp	r3, #2
 80110d2:	d103      	bne.n	80110dc <MOT_setSlaStaSpeed+0x38>
		f_MotSlaStaSpeed_135S = f_speed;
 80110d4:	4a09      	ldr	r2, [pc, #36]	@ (80110fc <MOT_setSlaStaSpeed+0x58>)
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	6013      	str	r3, [r2, #0]
}
 80110da:	e005      	b.n	80110e8 <MOT_setSlaStaSpeed+0x44>
	}	else if(sla_cmd == SLA_N90){
 80110dc:	78fb      	ldrb	r3, [r7, #3]
 80110de:	2b03      	cmp	r3, #3
 80110e0:	d102      	bne.n	80110e8 <MOT_setSlaStaSpeed+0x44>
		f_MotSlaStaSpeed_V90 = f_speed;
 80110e2:	4a07      	ldr	r2, [pc, #28]	@ (8011100 <MOT_setSlaStaSpeed+0x5c>)
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	6013      	str	r3, [r2, #0]
}
 80110e8:	bf00      	nop
 80110ea:	370c      	adds	r7, #12
 80110ec:	46bd      	mov	sp, r7
 80110ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f2:	4770      	bx	lr
 80110f4:	20017bd4 	.word	0x20017bd4
 80110f8:	20017bd8 	.word	0x20017bd8
 80110fc:	20017bdc 	.word	0x20017bdc
 8011100:	20017be0 	.word	0x20017be0

08011104 <MOT_getSlaStaSpeed>:

float MOT_getSlaStaSpeed( uint8_t sla_cmd )
{
 8011104:	b480      	push	{r7}
 8011106:	b085      	sub	sp, #20
 8011108:	af00      	add	r7, sp, #0
 801110a:	4603      	mov	r3, r0
 801110c:	71fb      	strb	r3, [r7, #7]
	float sla_speed;

	if(sla_cmd == SLA_90){
 801110e:	79fb      	ldrb	r3, [r7, #7]
 8011110:	2b00      	cmp	r3, #0
 8011112:	d103      	bne.n	801111c <MOT_getSlaStaSpeed+0x18>
		sla_speed = f_MotSlaStaSpeed_90S;
 8011114:	4b10      	ldr	r3, [pc, #64]	@ (8011158 <MOT_getSlaStaSpeed+0x54>)
 8011116:	681b      	ldr	r3, [r3, #0]
 8011118:	60fb      	str	r3, [r7, #12]
 801111a:	e013      	b.n	8011144 <MOT_getSlaStaSpeed+0x40>
	}else if(sla_cmd == SLA_45){
 801111c:	79fb      	ldrb	r3, [r7, #7]
 801111e:	2b01      	cmp	r3, #1
 8011120:	d103      	bne.n	801112a <MOT_getSlaStaSpeed+0x26>
		sla_speed = f_MotSlaStaSpeed_45S;
 8011122:	4b0e      	ldr	r3, [pc, #56]	@ (801115c <MOT_getSlaStaSpeed+0x58>)
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	60fb      	str	r3, [r7, #12]
 8011128:	e00c      	b.n	8011144 <MOT_getSlaStaSpeed+0x40>
	}else if(sla_cmd == SLA_135){
 801112a:	79fb      	ldrb	r3, [r7, #7]
 801112c:	2b02      	cmp	r3, #2
 801112e:	d103      	bne.n	8011138 <MOT_getSlaStaSpeed+0x34>
		sla_speed = f_MotSlaStaSpeed_135S;
 8011130:	4b0b      	ldr	r3, [pc, #44]	@ (8011160 <MOT_getSlaStaSpeed+0x5c>)
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	60fb      	str	r3, [r7, #12]
 8011136:	e005      	b.n	8011144 <MOT_getSlaStaSpeed+0x40>
	}else if(sla_cmd == SLA_N90){
 8011138:	79fb      	ldrb	r3, [r7, #7]
 801113a:	2b03      	cmp	r3, #3
 801113c:	d102      	bne.n	8011144 <MOT_getSlaStaSpeed+0x40>
		sla_speed = f_MotSlaStaSpeed_V90;
 801113e:	4b09      	ldr	r3, [pc, #36]	@ (8011164 <MOT_getSlaStaSpeed+0x60>)
 8011140:	681b      	ldr	r3, [r3, #0]
 8011142:	60fb      	str	r3, [r7, #12]
	}
	return sla_speed;
 8011144:	68fb      	ldr	r3, [r7, #12]
 8011146:	ee07 3a90 	vmov	s15, r3
}
 801114a:	eeb0 0a67 	vmov.f32	s0, s15
 801114e:	3714      	adds	r7, #20
 8011150:	46bd      	mov	sp, r7
 8011152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011156:	4770      	bx	lr
 8011158:	20017bd4 	.word	0x20017bd4
 801115c:	20017bd8 	.word	0x20017bd8
 8011160:	20017bdc 	.word	0x20017bdc
 8011164:	20017be0 	.word	0x20017be0

08011168 <MOT_setTrgtSpeed>:

float MOT_setTrgtSpeed(float f_speed)
{
 8011168:	b480      	push	{r7}
 801116a:	b083      	sub	sp, #12
 801116c:	af00      	add	r7, sp, #0
 801116e:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotTrgtSpeed = f_speed;
 8011172:	4a07      	ldr	r2, [pc, #28]	@ (8011190 <MOT_setTrgtSpeed+0x28>)
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	6013      	str	r3, [r2, #0]
	return f_MotTrgtSpeed;
 8011178:	4b05      	ldr	r3, [pc, #20]	@ (8011190 <MOT_setTrgtSpeed+0x28>)
 801117a:	681b      	ldr	r3, [r3, #0]
 801117c:	ee07 3a90 	vmov	s15, r3
}
 8011180:	eeb0 0a67 	vmov.f32	s0, s15
 8011184:	370c      	adds	r7, #12
 8011186:	46bd      	mov	sp, r7
 8011188:	f85d 7b04 	ldr.w	r7, [sp], #4
 801118c:	4770      	bx	lr
 801118e:	bf00      	nop
 8011190:	20017bd0 	.word	0x20017bd0

08011194 <MOT_setNowSpeed>:

void MOT_setNowSpeed(float f_speed)
{
 8011194:	b480      	push	{r7}
 8011196:	b083      	sub	sp, #12
 8011198:	af00      	add	r7, sp, #0
 801119a:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotNowSpeed = f_speed;
 801119e:	4a04      	ldr	r2, [pc, #16]	@ (80111b0 <MOT_setNowSpeed+0x1c>)
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	6013      	str	r3, [r2, #0]
}
 80111a4:	bf00      	nop
 80111a6:	370c      	adds	r7, #12
 80111a8:	46bd      	mov	sp, r7
 80111aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111ae:	4770      	bx	lr
 80111b0:	20017bcc 	.word	0x20017bcc

080111b4 <MOT_goHitBackWall>:

void MOT_goHitBackWall(void)
{
 80111b4:	b580      	push	{r7, lr}
 80111b6:	b0b8      	sub	sp, #224	@ 0xe0
 80111b8:	af00      	add	r7, sp, #0

	/* ---------------- */
	/*    */
	/* ---------------- */
	/*  */
	st_info.f_mot_trgtAcc1= 1200.0;												// 1[rad/s^2]												// 3[rad/s^2]
 80111ba:	4b2b      	ldr	r3, [pc, #172]	@ (8011268 <MOT_goHitBackWall+0xb4>)
 80111bc:	64bb      	str	r3, [r7, #72]	@ 0x48

	GYRO_staErrChkAngle();			// 
 80111be:	f7f8 fd29 	bl	8009c14 <GYRO_staErrChkAngle>
	/*             */
	/* ================ */
	/* ------ */
	/*    */
	/* ------ */
	st_data.en_ctrl_type			= CTRL_HIT_WALL;
 80111c2:	2306      	movs	r3, #6
 80111c4:	703b      	strb	r3, [r7, #0]
	st_data.f_ctrl_jerk			= st_Info.f_mot_jerk;
 80111c6:	4b29      	ldr	r3, [pc, #164]	@ (801126c <MOT_goHitBackWall+0xb8>)
 80111c8:	685b      	ldr	r3, [r3, #4]
 80111ca:	60bb      	str	r3, [r7, #8]
	st_data.f_ctrl_trgtAcc		= st_info.f_mot_trgtAcc1;						// 
 80111cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80111ce:	613b      	str	r3, [r7, #16]
	st_data.f_ctrl_nowAcc		= 0;
 80111d0:	f04f 0300 	mov.w	r3, #0
 80111d4:	60fb      	str	r3, [r7, #12]
	st_data.f_ctrl_now			= 0;						// 
 80111d6:	f04f 0300 	mov.w	r3, #0
 80111da:	617b      	str	r3, [r7, #20]
	st_data.f_ctrl_trgt			= 0;						// 
 80111dc:	f04f 0300 	mov.w	r3, #0
 80111e0:	61bb      	str	r3, [r7, #24]
	st_data.f_ctrl_nowDist		= 0;						// 
 80111e2:	f04f 0300 	mov.w	r3, #0
 80111e6:	61fb      	str	r3, [r7, #28]
	st_data.f_ctrl_dist			= 0;						// 
 80111e8:	f04f 0300 	mov.w	r3, #0
 80111ec:	623b      	str	r3, [r7, #32]
	st_data.f_ctrl_nowAccAngle		= 0;
 80111ee:	f04f 0300 	mov.w	r3, #0
 80111f2:	62bb      	str	r3, [r7, #40]	@ 0x28
	st_data.f_ctrl_trgtAccAngle		= 0;
 80111f4:	f04f 0300 	mov.w	r3, #0
 80111f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	st_data.f_ctrl_nowAngleS		= 0;						// 
 80111fa:	f04f 0300 	mov.w	r3, #0
 80111fe:	633b      	str	r3, [r7, #48]	@ 0x30
	st_data.f_ctrl_trgtAngleS		= 0;		// 
 8011200:	f04f 0300 	mov.w	r3, #0
 8011204:	637b      	str	r3, [r7, #52]	@ 0x34
	st_data.f_ctrl_nowAngle		= 0;						// 
 8011206:	f04f 0300 	mov.w	r3, #0
 801120a:	63bb      	str	r3, [r7, #56]	@ 0x38
	st_data.f_ctrl_angle			= 0;			// 
 801120c:	f04f 0300 	mov.w	r3, #0
 8011210:	63fb      	str	r3, [r7, #60]	@ 0x3c
	st_data.f_ctrl_time 			= 0;						//  [sec]  
 8011212:	f04f 0300 	mov.w	r3, #0
 8011216:	607b      	str	r3, [r7, #4]
	CTRL_clrData();										// /
 8011218:	f7f5 f99c 	bl	8006554 <CTRL_clrData>
	CTRL_setData( &st_data );							// 
 801121c:	463b      	mov	r3, r7
 801121e:	4618      	mov	r0, r3
 8011220:	f7f5 fa86 	bl	8006730 <CTRL_setData>
	DCM_staMotAll();									// ON
 8011224:	f7f8 fac2 	bl	80097ac <DCM_staMotAll>
//	printf(" %f  %f\r\n",st_data.f_trgt,st_data.f_dist);

	/**/
	LL_mDelay(400);				// 
 8011228:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 801122c:	f00a fc38 	bl	801baa0 <LL_mDelay>
	CTRL_stop();			// 
 8011230:	f7f5 f980 	bl	8006534 <CTRL_stop>
	DCM_brakeMot( DCM_R );		// 
 8011234:	2000      	movs	r0, #0
 8011236:	f7f8 fa95 	bl	8009764 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 801123a:	2001      	movs	r0, #1
 801123c:	f7f8 fa92 	bl	8009764 <DCM_brakeMot>

	LL_mDelay(100);
 8011240:	2064      	movs	r0, #100	@ 0x64
 8011242:	f00a fc2d 	bl	801baa0 <LL_mDelay>

	f_MotNowSpeed = 0.0f;		//
 8011246:	4b0a      	ldr	r3, [pc, #40]	@ (8011270 <MOT_goHitBackWall+0xbc>)
 8011248:	f04f 0200 	mov.w	r2, #0
 801124c:	601a      	str	r2, [r3, #0]

	GYRO_endErrChkAngle();					// 
 801124e:	f7f8 fcf3 	bl	8009c38 <GYRO_endErrChkAngle>
	CTRL_clrNowData();
 8011252:	f7f5 f9ef 	bl	8006634 <CTRL_clrNowData>
	CTRL_clrAngleErrSum();
 8011256:	f7f5 f9c5 	bl	80065e4 <CTRL_clrAngleErrSum>
	CTRL_clrSpeedErrSum();
 801125a:	f7f5 f9d7 	bl	800660c <CTRL_clrSpeedErrSum>
}
 801125e:	bf00      	nop
 8011260:	37e0      	adds	r7, #224	@ 0xe0
 8011262:	46bd      	mov	sp, r7
 8011264:	bd80      	pop	{r7, pc}
 8011266:	bf00      	nop
 8011268:	44960000 	.word	0x44960000
 801126c:	20017b2c 	.word	0x20017b2c
 8011270:	20017bcc 	.word	0x20017bcc
 8011274:	00000000 	.word	0x00000000

08011278 <MOT_goSla>:

void MOT_goSla( enMOT_SLA_CMD en_type, stSLA* p_sla )
{
 8011278:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801127c:	b0bc      	sub	sp, #240	@ 0xf0
 801127e:	af00      	add	r7, sp, #0
 8011280:	4603      	mov	r3, r0
 8011282:	6039      	str	r1, [r7, #0]
 8011284:	71fb      	strb	r3, [r7, #7]

	/* ---------------- */
	/*    */
	/* ---------------- */

	st_Info.f_mot_jerk		= 0;
 8011286:	4bc1      	ldr	r3, [pc, #772]	@ (801158c <MOT_goSla+0x314>)
 8011288:	f04f 0200 	mov.w	r2, #0
 801128c:	605a      	str	r2, [r3, #4]
	/*  */
	st_info.f_mot_trgtAcc1 		= 0;																// 1[mm/s^2]
 801128e:	f04f 0300 	mov.w	r3, #0
 8011292:	653b      	str	r3, [r7, #80]	@ 0x50
	st_info.f_mot_trgtAcc3 		= 0;																// 3[mm/s^2]
 8011294:	f04f 0300 	mov.w	r3, #0
 8011298:	657b      	str	r3, [r7, #84]	@ 0x54

	/*  */
	st_info.f_mot_now		= p_sla->f_sla_speed;													// 
 801129a:	683b      	ldr	r3, [r7, #0]
 801129c:	681b      	ldr	r3, [r3, #0]
 801129e:	667b      	str	r3, [r7, #100]	@ 0x64
	st_info.f_mot_trgt		= p_sla->f_sla_speed;													// 
 80112a0:	683b      	ldr	r3, [r7, #0]
 80112a2:	681b      	ldr	r3, [r3, #0]
 80112a4:	66bb      	str	r3, [r7, #104]	@ 0x68
	st_info.f_mot_last		= p_sla->f_sla_speed;													// 
 80112a6:	683b      	ldr	r3, [r7, #0]
 80112a8:	681b      	ldr	r3, [r3, #0]
 80112aa:	66fb      	str	r3, [r7, #108]	@ 0x6c

	/*  */
	st_info.f_mot_dist		= 0;																// 
 80112ac:	f04f 0300 	mov.w	r3, #0
 80112b0:	67bb      	str	r3, [r7, #120]	@ 0x78
	st_info.f_mot_l1		= 0;																// 1[mm]
 80112b2:	f04f 0300 	mov.w	r3, #0
 80112b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
	st_info.f_mot_l1_2		= 0;																// 1+2[mm]
 80112b8:	f04f 0300 	mov.w	r3, #0
 80112bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

	//jerk
	st_info.f_mot_jerkAngle = p_sla->f_sla_angJerk;
 80112c0:	683b      	ldr	r3, [r7, #0]
 80112c2:	685b      	ldr	r3, [r3, #4]
 80112c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	/*  */
	st_info.f_mot_trgtAccAngle1= p_sla->f_sla_angAcc;													// 1[deg/s^2]
 80112c8:	683b      	ldr	r3, [r7, #0]
 80112ca:	689b      	ldr	r3, [r3, #8]
 80112cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	st_info.f_mot_trgtAccAngle3= p_sla->f_sla_angAcc;													// 3[deg/s^2]
 80112d0:	683b      	ldr	r3, [r7, #0]
 80112d2:	689b      	ldr	r3, [r3, #8]
 80112d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

	/*  */
	st_info.f_mot_nowAngleS	= 0;																// [deg/s]
 80112d8:	f04f 0300 	mov.w	r3, #0
 80112dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
	st_info.f_mot_trgtAngleS= p_sla->f_sla_angvel;													// 
 80112e0:	683b      	ldr	r3, [r7, #0]
 80112e2:	68db      	ldr	r3, [r3, #12]
 80112e4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	st_info.f_mot_lastAngleS= 0;																// 
 80112e8:	f04f 0300 	mov.w	r3, #0
 80112ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
	st_info.f_mot_accAnglejerk_v = p_sla->f_sla_angS_Jerk;
 80112f0:	683b      	ldr	r3, [r7, #0]
 80112f2:	6a1b      	ldr	r3, [r3, #32]
 80112f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

	/*  */
	st_info.f_mot_angle				= p_sla->f_sla_ang_Total;
 80112f8:	683b      	ldr	r3, [r7, #0]
 80112fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80112fc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
	st_info.f_mot_angle1			= p_sla->f_sla_ang_AccEnd;												// 1[deg]
 8011300:	683b      	ldr	r3, [r7, #0]
 8011302:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011304:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
	st_info.f_mot_angle1_2			= p_sla->f_sla_ang_ConstEnd;											// [deg]
 8011308:	683b      	ldr	r3, [r7, #0]
 801130a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801130c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	
	st_info.f_mot_l1_accanglejerk	= p_sla->f_sla_ang_AccAccJerk;
 8011310:	683b      	ldr	r3, [r7, #0]
 8011312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011314:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
	st_info.f_mot_l1_accangleconst	= p_sla->f_sla_ang_AccConst;
 8011318:	683b      	ldr	r3, [r7, #0]
 801131a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801131c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
	st_info.f_mot_l1_decanglejerk	= p_sla->f_sla_ang_AccDecJerk;											// 1+2[deg]
 8011320:	683b      	ldr	r3, [r7, #0]
 8011322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011324:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
	st_info.f_mot_l3_decanglejerk	= p_sla->f_sla_ang_DecDecJerk;
 8011328:	683b      	ldr	r3, [r7, #0]
 801132a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801132c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
	st_info.f_mot_l3_decangleconst	= p_sla->f_sla_ang_DecConst;
 8011330:	683b      	ldr	r3, [r7, #0]
 8011332:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011334:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
	st_info.f_mot_l3_accanglejerk	= p_sla->f_sla_ang_DecAccJerk;
 8011338:	683b      	ldr	r3, [r7, #0]
 801133a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801133c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

	/*  */
	if( ( en_type == MOT_R90S ) ||
 8011340:	79fb      	ldrb	r3, [r7, #7]
 8011342:	2b00      	cmp	r3, #0
 8011344:	d00f      	beq.n	8011366 <MOT_goSla+0xee>
 8011346:	79fb      	ldrb	r3, [r7, #7]
 8011348:	2b02      	cmp	r3, #2
 801134a:	d00c      	beq.n	8011366 <MOT_goSla+0xee>
		( en_type == MOT_R45S_S2N ) || ( en_type == MOT_R45S_N2S ) ||
 801134c:	79fb      	ldrb	r3, [r7, #7]
 801134e:	2b04      	cmp	r3, #4
 8011350:	d009      	beq.n	8011366 <MOT_goSla+0xee>
 8011352:	79fb      	ldrb	r3, [r7, #7]
 8011354:	2b06      	cmp	r3, #6
 8011356:	d006      	beq.n	8011366 <MOT_goSla+0xee>
		( en_type == MOT_R90S_N ) ||
 8011358:	79fb      	ldrb	r3, [r7, #7]
 801135a:	2b08      	cmp	r3, #8
 801135c:	d003      	beq.n	8011366 <MOT_goSla+0xee>
		( en_type == MOT_R135S_S2N ) || ( en_type == MOT_R135S_N2S )
 801135e:	79fb      	ldrb	r3, [r7, #7]
 8011360:	2b0a      	cmp	r3, #10
 8011362:	f040 80eb 	bne.w	801153c <MOT_goSla+0x2c4>
	){
		st_info.f_mot_jerkAngle *= -1.0;
 8011366:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801136a:	4618      	mov	r0, r3
 801136c:	f7ef f914 	bl	8000598 <__aeabi_f2d>
 8011370:	4602      	mov	r2, r0
 8011372:	460b      	mov	r3, r1
 8011374:	4610      	mov	r0, r2
 8011376:	4619      	mov	r1, r3
 8011378:	f7ef fc5e 	bl	8000c38 <__aeabi_d2f>
 801137c:	4603      	mov	r3, r0
 801137e:	ee07 3a90 	vmov	s15, r3
 8011382:	eef1 7a67 	vneg.f32	s15, s15
 8011386:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
		st_info.f_mot_trgtAccAngle1 *= -1.0;
 801138a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801138e:	4618      	mov	r0, r3
 8011390:	f7ef f902 	bl	8000598 <__aeabi_f2d>
 8011394:	4602      	mov	r2, r0
 8011396:	460b      	mov	r3, r1
 8011398:	4610      	mov	r0, r2
 801139a:	4619      	mov	r1, r3
 801139c:	f7ef fc4c 	bl	8000c38 <__aeabi_d2f>
 80113a0:	4603      	mov	r3, r0
 80113a2:	ee07 3a90 	vmov	s15, r3
 80113a6:	eef1 7a67 	vneg.f32	s15, s15
 80113aa:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
		st_info.f_mot_trgtAngleS *= -1.0;
 80113ae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80113b2:	4618      	mov	r0, r3
 80113b4:	f7ef f8f0 	bl	8000598 <__aeabi_f2d>
 80113b8:	4602      	mov	r2, r0
 80113ba:	460b      	mov	r3, r1
 80113bc:	4610      	mov	r0, r2
 80113be:	4619      	mov	r1, r3
 80113c0:	f7ef fc3a 	bl	8000c38 <__aeabi_d2f>
 80113c4:	4603      	mov	r3, r0
 80113c6:	ee07 3a90 	vmov	s15, r3
 80113ca:	eef1 7a67 	vneg.f32	s15, s15
 80113ce:	edc7 7a2f 	vstr	s15, [r7, #188]	@ 0xbc
		st_info.f_mot_accAnglejerk_v *= -1.0;
 80113d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80113d6:	4618      	mov	r0, r3
 80113d8:	f7ef f8de 	bl	8000598 <__aeabi_f2d>
 80113dc:	4602      	mov	r2, r0
 80113de:	460b      	mov	r3, r1
 80113e0:	4610      	mov	r0, r2
 80113e2:	4619      	mov	r1, r3
 80113e4:	f7ef fc28 	bl	8000c38 <__aeabi_d2f>
 80113e8:	4603      	mov	r3, r0
 80113ea:	ee07 3a90 	vmov	s15, r3
 80113ee:	eef1 7a67 	vneg.f32	s15, s15
 80113f2:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4

		st_info.f_mot_angle      *= -1.0;
 80113f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80113fa:	4618      	mov	r0, r3
 80113fc:	f7ef f8cc 	bl	8000598 <__aeabi_f2d>
 8011400:	4602      	mov	r2, r0
 8011402:	460b      	mov	r3, r1
 8011404:	4610      	mov	r0, r2
 8011406:	4619      	mov	r1, r3
 8011408:	f7ef fc16 	bl	8000c38 <__aeabi_d2f>
 801140c:	4603      	mov	r3, r0
 801140e:	ee07 3a90 	vmov	s15, r3
 8011412:	eef1 7a67 	vneg.f32	s15, s15
 8011416:	edc7 7a31 	vstr	s15, [r7, #196]	@ 0xc4
		st_info.f_mot_angle1     *= -1.0;
 801141a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801141e:	4618      	mov	r0, r3
 8011420:	f7ef f8ba 	bl	8000598 <__aeabi_f2d>
 8011424:	4602      	mov	r2, r0
 8011426:	460b      	mov	r3, r1
 8011428:	4610      	mov	r0, r2
 801142a:	4619      	mov	r1, r3
 801142c:	f7ef fc04 	bl	8000c38 <__aeabi_d2f>
 8011430:	4603      	mov	r3, r0
 8011432:	ee07 3a90 	vmov	s15, r3
 8011436:	eef1 7a67 	vneg.f32	s15, s15
 801143a:	edc7 7a32 	vstr	s15, [r7, #200]	@ 0xc8
		st_info.f_mot_angle1_2   *= -1.0;
 801143e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8011442:	4618      	mov	r0, r3
 8011444:	f7ef f8a8 	bl	8000598 <__aeabi_f2d>
 8011448:	4602      	mov	r2, r0
 801144a:	460b      	mov	r3, r1
 801144c:	4610      	mov	r0, r2
 801144e:	4619      	mov	r1, r3
 8011450:	f7ef fbf2 	bl	8000c38 <__aeabi_d2f>
 8011454:	4603      	mov	r3, r0
 8011456:	ee07 3a90 	vmov	s15, r3
 801145a:	eef1 7a67 	vneg.f32	s15, s15
 801145e:	edc7 7a33 	vstr	s15, [r7, #204]	@ 0xcc

		st_info.f_mot_l1_accanglejerk	*= -1.0;
 8011462:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8011466:	4618      	mov	r0, r3
 8011468:	f7ef f896 	bl	8000598 <__aeabi_f2d>
 801146c:	4602      	mov	r2, r0
 801146e:	460b      	mov	r3, r1
 8011470:	4610      	mov	r0, r2
 8011472:	4619      	mov	r1, r3
 8011474:	f7ef fbe0 	bl	8000c38 <__aeabi_d2f>
 8011478:	4603      	mov	r3, r0
 801147a:	ee07 3a90 	vmov	s15, r3
 801147e:	eef1 7a67 	vneg.f32	s15, s15
 8011482:	edc7 7a34 	vstr	s15, [r7, #208]	@ 0xd0
		st_info.f_mot_l1_accangleconst	*= -1.0;
 8011486:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801148a:	4618      	mov	r0, r3
 801148c:	f7ef f884 	bl	8000598 <__aeabi_f2d>
 8011490:	4602      	mov	r2, r0
 8011492:	460b      	mov	r3, r1
 8011494:	4610      	mov	r0, r2
 8011496:	4619      	mov	r1, r3
 8011498:	f7ef fbce 	bl	8000c38 <__aeabi_d2f>
 801149c:	4603      	mov	r3, r0
 801149e:	ee07 3a90 	vmov	s15, r3
 80114a2:	eef1 7a67 	vneg.f32	s15, s15
 80114a6:	edc7 7a35 	vstr	s15, [r7, #212]	@ 0xd4
		st_info.f_mot_l1_decanglejerk	*= -1.0;
 80114aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80114ae:	4618      	mov	r0, r3
 80114b0:	f7ef f872 	bl	8000598 <__aeabi_f2d>
 80114b4:	4602      	mov	r2, r0
 80114b6:	460b      	mov	r3, r1
 80114b8:	4610      	mov	r0, r2
 80114ba:	4619      	mov	r1, r3
 80114bc:	f7ef fbbc 	bl	8000c38 <__aeabi_d2f>
 80114c0:	4603      	mov	r3, r0
 80114c2:	ee07 3a90 	vmov	s15, r3
 80114c6:	eef1 7a67 	vneg.f32	s15, s15
 80114ca:	edc7 7a36 	vstr	s15, [r7, #216]	@ 0xd8
		st_info.f_mot_l3_decanglejerk	*= -1.0;
 80114ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80114d2:	4618      	mov	r0, r3
 80114d4:	f7ef f860 	bl	8000598 <__aeabi_f2d>
 80114d8:	4602      	mov	r2, r0
 80114da:	460b      	mov	r3, r1
 80114dc:	4610      	mov	r0, r2
 80114de:	4619      	mov	r1, r3
 80114e0:	f7ef fbaa 	bl	8000c38 <__aeabi_d2f>
 80114e4:	4603      	mov	r3, r0
 80114e6:	ee07 3a90 	vmov	s15, r3
 80114ea:	eef1 7a67 	vneg.f32	s15, s15
 80114ee:	edc7 7a37 	vstr	s15, [r7, #220]	@ 0xdc
		st_info.f_mot_l3_decangleconst	*= -1.0;
 80114f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80114f6:	4618      	mov	r0, r3
 80114f8:	f7ef f84e 	bl	8000598 <__aeabi_f2d>
 80114fc:	4602      	mov	r2, r0
 80114fe:	460b      	mov	r3, r1
 8011500:	4610      	mov	r0, r2
 8011502:	4619      	mov	r1, r3
 8011504:	f7ef fb98 	bl	8000c38 <__aeabi_d2f>
 8011508:	4603      	mov	r3, r0
 801150a:	ee07 3a90 	vmov	s15, r3
 801150e:	eef1 7a67 	vneg.f32	s15, s15
 8011512:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0
		st_info.f_mot_l3_accanglejerk	*= -1.0;
 8011516:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801151a:	4618      	mov	r0, r3
 801151c:	f7ef f83c 	bl	8000598 <__aeabi_f2d>
 8011520:	4602      	mov	r2, r0
 8011522:	460b      	mov	r3, r1
 8011524:	4610      	mov	r0, r2
 8011526:	4619      	mov	r1, r3
 8011528:	f7ef fb86 	bl	8000c38 <__aeabi_d2f>
 801152c:	4603      	mov	r3, r0
 801152e:	ee07 3a90 	vmov	s15, r3
 8011532:	eef1 7a67 	vneg.f32	s15, s15
 8011536:	edc7 7a39 	vstr	s15, [r7, #228]	@ 0xe4
 801153a:	e011      	b.n	8011560 <MOT_goSla+0x2e8>
	}
	else{
		st_info.f_mot_trgtAccAngle3 *= -1.0;
 801153c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011540:	4618      	mov	r0, r3
 8011542:	f7ef f829 	bl	8000598 <__aeabi_f2d>
 8011546:	4602      	mov	r2, r0
 8011548:	460b      	mov	r3, r1
 801154a:	4610      	mov	r0, r2
 801154c:	4619      	mov	r1, r3
 801154e:	f7ef fb73 	bl	8000c38 <__aeabi_d2f>
 8011552:	4603      	mov	r3, r0
 8011554:	ee07 3a90 	vmov	s15, r3
 8011558:	eef1 7a67 	vneg.f32	s15, s15
 801155c:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
	}

	/*  */
	if( ( en_type == MOT_R45S_N2S ) || ( en_type == MOT_L45S_N2S ) || ( en_type == MOT_R135S_N2S ) || ( en_type == MOT_L135S_N2S ) ){ 		// 
 8011560:	79fb      	ldrb	r3, [r7, #7]
 8011562:	2b04      	cmp	r3, #4
 8011564:	d008      	beq.n	8011578 <MOT_goSla+0x300>
 8011566:	79fb      	ldrb	r3, [r7, #7]
 8011568:	2b05      	cmp	r3, #5
 801156a:	d005      	beq.n	8011578 <MOT_goSla+0x300>
 801156c:	79fb      	ldrb	r3, [r7, #7]
 801156e:	2b0a      	cmp	r3, #10
 8011570:	d002      	beq.n	8011578 <MOT_goSla+0x300>
 8011572:	79fb      	ldrb	r3, [r7, #7]
 8011574:	2b0b      	cmp	r3, #11
 8011576:	d10b      	bne.n	8011590 <MOT_goSla+0x318>
		f_entryLen  = p_sla->f_sla_escapeLen;
 8011578:	683b      	ldr	r3, [r7, #0]
 801157a:	695b      	ldr	r3, [r3, #20]
 801157c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
		f_escapeLen = p_sla->f_sla_entryLen;
 8011580:	683b      	ldr	r3, [r7, #0]
 8011582:	691b      	ldr	r3, [r3, #16]
 8011584:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8011588:	e00a      	b.n	80115a0 <MOT_goSla+0x328>
 801158a:	bf00      	nop
 801158c:	20017b2c 	.word	0x20017b2c
	}
	else{		// 
		f_entryLen  = p_sla->f_sla_entryLen;
 8011590:	683b      	ldr	r3, [r7, #0]
 8011592:	691b      	ldr	r3, [r3, #16]
 8011594:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
		f_escapeLen = p_sla->f_sla_escapeLen;
 8011598:	683b      	ldr	r3, [r7, #0]
 801159a:	695b      	ldr	r3, [r3, #20]
 801159c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
	}

	GYRO_staErrChkAngle();			// 
 80115a0:	f7f8 fb38 	bl	8009c14 <GYRO_staErrChkAngle>
	/*      entry      */
	/* ================ */
	/* ------------------------ */
	/*    */
	/* ------------------------ */
	st_data.en_ctrl_type			= CTRL_ENTRY_SLA;
 80115a4:	230a      	movs	r3, #10
 80115a6:	723b      	strb	r3, [r7, #8]
	st_data.f_ctrl_jerk			= 0;
 80115a8:	f04f 0300 	mov.w	r3, #0
 80115ac:	613b      	str	r3, [r7, #16]
	st_data.f_ctrl_trgtAcc		= 0;						// 
 80115ae:	f04f 0300 	mov.w	r3, #0
 80115b2:	61bb      	str	r3, [r7, #24]
	st_data.f_ctrl_nowAcc		= 0;
 80115b4:	f04f 0300 	mov.w	r3, #0
 80115b8:	617b      	str	r3, [r7, #20]
	st_data.f_ctrl_now			= st_info.f_mot_now;			// 
 80115ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80115bc:	61fb      	str	r3, [r7, #28]
	st_data.f_ctrl_trgt			= st_info.f_mot_now;			// 
 80115be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80115c0:	623b      	str	r3, [r7, #32]
	st_data.f_ctrl_nowDist		= 0;						// 
 80115c2:	f04f 0300 	mov.w	r3, #0
 80115c6:	627b      	str	r3, [r7, #36]	@ 0x24
	st_data.f_ctrl_dist			= f_entryLen;				// 
 80115c8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80115cc:	62bb      	str	r3, [r7, #40]	@ 0x28
	st_data.f_ctrl_jerkAngle	= 0;
 80115ce:	f04f 0300 	mov.w	r3, #0
 80115d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	st_data.f_ctrl_nowAccAngle		= 0;
 80115d4:	f04f 0300 	mov.w	r3, #0
 80115d8:	633b      	str	r3, [r7, #48]	@ 0x30
	st_data.f_ctrl_trgtAccAngle		= 0;
 80115da:	f04f 0300 	mov.w	r3, #0
 80115de:	637b      	str	r3, [r7, #52]	@ 0x34
	st_data.f_ctrl_nowAngleS		= 0;						// 
 80115e0:	f04f 0300 	mov.w	r3, #0
 80115e4:	63bb      	str	r3, [r7, #56]	@ 0x38
	st_data.f_ctrl_trgtAngleS	= 0;						// 
 80115e6:	f04f 0300 	mov.w	r3, #0
 80115ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
	st_data.f_ctrl_nowAngle		= 0;						// 
 80115ec:	f04f 0300 	mov.w	r3, #0
 80115f0:	643b      	str	r3, [r7, #64]	@ 0x40
	st_data.f_ctrl_angle			= 0;						// 
 80115f2:	f04f 0300 	mov.w	r3, #0
 80115f6:	647b      	str	r3, [r7, #68]	@ 0x44
	st_data.f_ctrl_time 			= 0;						//  [sec]  
 80115f8:	f04f 0300 	mov.w	r3, #0
 80115fc:	60fb      	str	r3, [r7, #12]
	CTRL_clrData();										// /
 80115fe:	f7f4 ffa9 	bl	8006554 <CTRL_clrData>
	CTRL_setData( &st_data );							// 
 8011602:	f107 0308 	add.w	r3, r7, #8
 8011606:	4618      	mov	r0, r3
 8011608:	f7f5 f892 	bl	8006730 <CTRL_setData>
	DCM_staMotAll();									// ON
 801160c:	f7f8 f8ce 	bl	80097ac <DCM_staMotAll>

	while( Get_NowDist() < f_entryLen + uc_DistControl ){				// 
 8011610:	e025      	b.n	801165e <MOT_goSla+0x3e6>
		if(( en_type == MOT_R90S ) ||( en_type == MOT_L90S ) ){
 8011612:	79fb      	ldrb	r3, [r7, #7]
 8011614:	2b00      	cmp	r3, #0
 8011616:	d002      	beq.n	801161e <MOT_goSla+0x3a6>
 8011618:	79fb      	ldrb	r3, [r7, #7]
 801161a:	2b01      	cmp	r3, #1
 801161c:	d10c      	bne.n	8011638 <MOT_goSla+0x3c0>
			if((DIST_getNowVal( DIST_SEN_R_FRONT )>R_FRONT_CTRL)&&(DIST_getNowVal( DIST_SEN_L_FRONT )>L_FRONT_CTRL))break;
 801161e:	2000      	movs	r0, #0
 8011620:	f001 fad6 	bl	8012bd0 <DIST_getNowVal>
 8011624:	4603      	mov	r3, r0
 8011626:	2ba0      	cmp	r3, #160	@ 0xa0
 8011628:	dd0a      	ble.n	8011640 <MOT_goSla+0x3c8>
 801162a:	2001      	movs	r0, #1
 801162c:	f001 fad0 	bl	8012bd0 <DIST_getNowVal>
 8011630:	4603      	mov	r3, r0
 8011632:	2bc8      	cmp	r3, #200	@ 0xc8
 8011634:	dd04      	ble.n	8011640 <MOT_goSla+0x3c8>
 8011636:	e025      	b.n	8011684 <MOT_goSla+0x40c>
		}
		else{
			uc_DistControl = 0.0;
 8011638:	4bc5      	ldr	r3, [pc, #788]	@ (8011950 <MOT_goSla+0x6d8>)
 801163a:	2200      	movs	r2, #0
 801163c:	701a      	strb	r2, [r3, #0]
 801163e:	e000      	b.n	8011642 <MOT_goSla+0x3ca>
			if((DIST_getNowVal( DIST_SEN_R_FRONT )>R_FRONT_CTRL)&&(DIST_getNowVal( DIST_SEN_L_FRONT )>L_FRONT_CTRL))break;
 8011640:	bf00      	nop
		}
		if( SYS_isOutOfCtrl() == TRUE ){
 8011642:	f7f8 f85d 	bl	8009700 <SYS_isOutOfCtrl>
 8011646:	4603      	mov	r3, r0
 8011648:	2b00      	cmp	r3, #0
 801164a:	d008      	beq.n	801165e <MOT_goSla+0x3e6>
			CTRL_stop();
 801164c:	f7f4 ff72 	bl	8006534 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 8011650:	2000      	movs	r0, #0
 8011652:	f7f8 f887 	bl	8009764 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 8011656:	2001      	movs	r0, #1
 8011658:	f7f8 f884 	bl	8009764 <DCM_brakeMot>
			break;
 801165c:	e012      	b.n	8011684 <MOT_goSla+0x40c>
	while( Get_NowDist() < f_entryLen + uc_DistControl ){				// 
 801165e:	f7f4 feb9 	bl	80063d4 <Get_NowDist>
 8011662:	eef0 6a40 	vmov.f32	s13, s0
 8011666:	4bba      	ldr	r3, [pc, #744]	@ (8011950 <MOT_goSla+0x6d8>)
 8011668:	781b      	ldrb	r3, [r3, #0]
 801166a:	ee07 3a90 	vmov	s15, r3
 801166e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8011672:	edd7 7a3b 	vldr	s15, [r7, #236]	@ 0xec
 8011676:	ee77 7a27 	vadd.f32	s15, s14, s15
 801167a:	eef4 6ae7 	vcmpe.f32	s13, s15
 801167e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011682:	d4c6      	bmi.n	8011612 <MOT_goSla+0x39a>
//	LED_off(LED1);
//	log_in(0);
	/* ------ */
	/*  acc jerk */
	/* ------ */
	st_data.en_ctrl_type			= CTRL_ACC_SLA;
 8011684:	230b      	movs	r3, #11
 8011686:	723b      	strb	r3, [r7, #8]
	st_data.f_ctrl_jerk			= 0;
 8011688:	f04f 0300 	mov.w	r3, #0
 801168c:	613b      	str	r3, [r7, #16]
	st_data.f_ctrl_trgtAcc		= 0;						// 
 801168e:	f04f 0300 	mov.w	r3, #0
 8011692:	61bb      	str	r3, [r7, #24]
	st_data.f_ctrl_nowAcc		= 0;
 8011694:	f04f 0300 	mov.w	r3, #0
 8011698:	617b      	str	r3, [r7, #20]
	st_data.f_ctrl_now			= st_info.f_mot_now;			// 
 801169a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801169c:	61fb      	str	r3, [r7, #28]
	st_data.f_ctrl_trgt			= st_info.f_mot_now;			// 
 801169e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80116a0:	623b      	str	r3, [r7, #32]
	st_data.f_ctrl_nowDist		= f_entryLen;				//
 80116a2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80116a6:	627b      	str	r3, [r7, #36]	@ 0x24
	st_data.f_ctrl_dist			= f_entryLen + st_info.f_mot_now * p_sla->us_sla_jerkAngaccTime * 0.001;		// 
 80116a8:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 80116ac:	f7ee ff74 	bl	8000598 <__aeabi_f2d>
 80116b0:	4604      	mov	r4, r0
 80116b2:	460d      	mov	r5, r1
 80116b4:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 80116b8:	683b      	ldr	r3, [r7, #0]
 80116ba:	8b1b      	ldrh	r3, [r3, #24]
 80116bc:	ee07 3a90 	vmov	s15, r3
 80116c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80116c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80116c8:	ee17 0a90 	vmov	r0, s15
 80116cc:	f7ee ff64 	bl	8000598 <__aeabi_f2d>
 80116d0:	a39d      	add	r3, pc, #628	@ (adr r3, 8011948 <MOT_goSla+0x6d0>)
 80116d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116d6:	f7ee ffb7 	bl	8000648 <__aeabi_dmul>
 80116da:	4602      	mov	r2, r0
 80116dc:	460b      	mov	r3, r1
 80116de:	4620      	mov	r0, r4
 80116e0:	4629      	mov	r1, r5
 80116e2:	f7ee fdfb 	bl	80002dc <__adddf3>
 80116e6:	4602      	mov	r2, r0
 80116e8:	460b      	mov	r3, r1
 80116ea:	4610      	mov	r0, r2
 80116ec:	4619      	mov	r1, r3
 80116ee:	f7ef faa3 	bl	8000c38 <__aeabi_d2f>
 80116f2:	4603      	mov	r3, r0
 80116f4:	62bb      	str	r3, [r7, #40]	@ 0x28
//	st_data.f_ctrl_accAngleS		= st_info.f_mot_accAngleS1;		// 
	st_data.f_ctrl_jerkAngle	= st_info.f_mot_jerkAngle;
 80116f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80116fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	st_data.f_ctrl_nowAccAngle		= 0;
 80116fc:	f04f 0300 	mov.w	r3, #0
 8011700:	633b      	str	r3, [r7, #48]	@ 0x30
	st_data.f_ctrl_trgtAccAngle		= st_info.f_mot_trgtAccAngle1;
 8011702:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011706:	637b      	str	r3, [r7, #52]	@ 0x34
	st_data.f_ctrl_nowAngleS		= 0;						// 
 8011708:	f04f 0300 	mov.w	r3, #0
 801170c:	63bb      	str	r3, [r7, #56]	@ 0x38
	st_data.f_ctrl_trgtAngleS		= st_info.f_mot_accAnglejerk_v;		// 
 801170e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011712:	63fb      	str	r3, [r7, #60]	@ 0x3c
	st_data.f_ctrl_nowAngle		= 0;						// 
 8011714:	f04f 0300 	mov.w	r3, #0
 8011718:	643b      	str	r3, [r7, #64]	@ 0x40
	st_data.f_ctrl_angle			= st_info.f_mot_l1_accanglejerk;			// 
 801171a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 801171e:	647b      	str	r3, [r7, #68]	@ 0x44
	st_data.f_ctrl_time 			= p_sla->us_sla_jerkAngaccTime * 0.001;			// [msec]  [sec]
 8011720:	683b      	ldr	r3, [r7, #0]
 8011722:	8b1b      	ldrh	r3, [r3, #24]
 8011724:	4618      	mov	r0, r3
 8011726:	f7ee ff25 	bl	8000574 <__aeabi_i2d>
 801172a:	a387      	add	r3, pc, #540	@ (adr r3, 8011948 <MOT_goSla+0x6d0>)
 801172c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011730:	f7ee ff8a 	bl	8000648 <__aeabi_dmul>
 8011734:	4602      	mov	r2, r0
 8011736:	460b      	mov	r3, r1
 8011738:	4610      	mov	r0, r2
 801173a:	4619      	mov	r1, r3
 801173c:	f7ef fa7c 	bl	8000c38 <__aeabi_d2f>
 8011740:	4603      	mov	r3, r0
 8011742:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// 
 8011744:	f107 0308 	add.w	r3, r7, #8
 8011748:	4618      	mov	r0, r3
 801174a:	f7f4 fff1 	bl	8006730 <CTRL_setData>
//	printf("trgtangleS %5.2f\n\r",st_data.f_trgtAngleS);
//	printf("jerkacc angle%.5f, dist%.5f\n\r",st_info.f_mot_l1_accanglejerk,st_data.f_ctrl_dist);
	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 801174e:	79fb      	ldrb	r3, [r7, #7]
 8011750:	f003 0301 	and.w	r3, r3, #1
 8011754:	b2db      	uxtb	r3, r3
 8011756:	2b00      	cmp	r3, #0
 8011758:	d133      	bne.n	80117c2 <MOT_goSla+0x54a>
		while( ( Get_NowAngle() > st_info.f_mot_l1_accanglejerk ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 801175a:	e00d      	b.n	8011778 <MOT_goSla+0x500>
			if( SYS_isOutOfCtrl() == TRUE ){
 801175c:	f7f7 ffd0 	bl	8009700 <SYS_isOutOfCtrl>
 8011760:	4603      	mov	r3, r0
 8011762:	2b00      	cmp	r3, #0
 8011764:	d008      	beq.n	8011778 <MOT_goSla+0x500>
				CTRL_stop();
 8011766:	f7f4 fee5 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 801176a:	2000      	movs	r0, #0
 801176c:	f7f7 fffa 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8011770:	2001      	movs	r0, #1
 8011772:	f7f7 fff7 	bl	8009764 <DCM_brakeMot>
				break;
 8011776:	e03a      	b.n	80117ee <MOT_goSla+0x576>
		while( ( Get_NowAngle() > st_info.f_mot_l1_accanglejerk ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 8011778:	f7f4 fe74 	bl	8006464 <Get_NowAngle>
 801177c:	eeb0 7a40 	vmov.f32	s14, s0
 8011780:	edd7 7a34 	vldr	s15, [r7, #208]	@ 0xd0
 8011784:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801178c:	dd2f      	ble.n	80117ee <MOT_goSla+0x576>
 801178e:	f7f4 fe21 	bl	80063d4 <Get_NowDist>
 8011792:	eeb0 7a40 	vmov.f32	s14, s0
 8011796:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 801179a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801179e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117a2:	d4db      	bmi.n	801175c <MOT_goSla+0x4e4>
 80117a4:	e023      	b.n	80117ee <MOT_goSla+0x576>
			}				// 
		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_mot_l1_accanglejerk ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 80117a6:	f7f7 ffab 	bl	8009700 <SYS_isOutOfCtrl>
 80117aa:	4603      	mov	r3, r0
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d008      	beq.n	80117c2 <MOT_goSla+0x54a>
				CTRL_stop();
 80117b0:	f7f4 fec0 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80117b4:	2000      	movs	r0, #0
 80117b6:	f7f7 ffd5 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80117ba:	2001      	movs	r0, #1
 80117bc:	f7f7 ffd2 	bl	8009764 <DCM_brakeMot>
				break;
 80117c0:	e015      	b.n	80117ee <MOT_goSla+0x576>
		while( ( Get_NowAngle() < st_info.f_mot_l1_accanglejerk ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 80117c2:	f7f4 fe4f 	bl	8006464 <Get_NowAngle>
 80117c6:	eeb0 7a40 	vmov.f32	s14, s0
 80117ca:	edd7 7a34 	vldr	s15, [r7, #208]	@ 0xd0
 80117ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80117d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117d6:	d50a      	bpl.n	80117ee <MOT_goSla+0x576>
 80117d8:	f7f4 fdfc 	bl	80063d4 <Get_NowDist>
 80117dc:	eeb0 7a40 	vmov.f32	s14, s0
 80117e0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80117e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80117e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117ec:	d4db      	bmi.n	80117a6 <MOT_goSla+0x52e>
			}				// 
		}
	}
	//acc const
	st_data.en_ctrl_type			= CTRL_ACC_SLA;
 80117ee:	230b      	movs	r3, #11
 80117f0:	723b      	strb	r3, [r7, #8]
	st_data.f_ctrl_jerk			= 0;
 80117f2:	f04f 0300 	mov.w	r3, #0
 80117f6:	613b      	str	r3, [r7, #16]
	st_data.f_ctrl_trgtAcc		= 0;						// 
 80117f8:	f04f 0300 	mov.w	r3, #0
 80117fc:	61bb      	str	r3, [r7, #24]
	st_data.f_ctrl_nowAcc		= 0;
 80117fe:	f04f 0300 	mov.w	r3, #0
 8011802:	617b      	str	r3, [r7, #20]
	st_data.f_ctrl_now			= st_info.f_mot_now;			// 
 8011804:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011806:	61fb      	str	r3, [r7, #28]
	st_data.f_ctrl_trgt			= st_info.f_mot_now;			// 
 8011808:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801180a:	623b      	str	r3, [r7, #32]
	st_data.f_ctrl_nowDist		= f_entryLen + st_info.f_mot_now * p_sla->us_sla_jerkAngaccTime * 0.001;				//
 801180c:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8011810:	f7ee fec2 	bl	8000598 <__aeabi_f2d>
 8011814:	4604      	mov	r4, r0
 8011816:	460d      	mov	r5, r1
 8011818:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 801181c:	683b      	ldr	r3, [r7, #0]
 801181e:	8b1b      	ldrh	r3, [r3, #24]
 8011820:	ee07 3a90 	vmov	s15, r3
 8011824:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011828:	ee67 7a27 	vmul.f32	s15, s14, s15
 801182c:	ee17 0a90 	vmov	r0, s15
 8011830:	f7ee feb2 	bl	8000598 <__aeabi_f2d>
 8011834:	a344      	add	r3, pc, #272	@ (adr r3, 8011948 <MOT_goSla+0x6d0>)
 8011836:	e9d3 2300 	ldrd	r2, r3, [r3]
 801183a:	f7ee ff05 	bl	8000648 <__aeabi_dmul>
 801183e:	4602      	mov	r2, r0
 8011840:	460b      	mov	r3, r1
 8011842:	4620      	mov	r0, r4
 8011844:	4629      	mov	r1, r5
 8011846:	f7ee fd49 	bl	80002dc <__adddf3>
 801184a:	4602      	mov	r2, r0
 801184c:	460b      	mov	r3, r1
 801184e:	4610      	mov	r0, r2
 8011850:	4619      	mov	r1, r3
 8011852:	f7ef f9f1 	bl	8000c38 <__aeabi_d2f>
 8011856:	4603      	mov	r3, r0
 8011858:	627b      	str	r3, [r7, #36]	@ 0x24
	st_data.f_ctrl_dist			= f_entryLen + st_info.f_mot_now * (p_sla->us_sla_accAngvelTime + p_sla->us_sla_jerkAngaccTime)* 0.001;		// 
 801185a:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 801185e:	f7ee fe9b 	bl	8000598 <__aeabi_f2d>
 8011862:	4604      	mov	r4, r0
 8011864:	460d      	mov	r5, r1
 8011866:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 801186a:	683b      	ldr	r3, [r7, #0]
 801186c:	8b5b      	ldrh	r3, [r3, #26]
 801186e:	461a      	mov	r2, r3
 8011870:	683b      	ldr	r3, [r7, #0]
 8011872:	8b1b      	ldrh	r3, [r3, #24]
 8011874:	4413      	add	r3, r2
 8011876:	ee07 3a90 	vmov	s15, r3
 801187a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801187e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011882:	ee17 0a90 	vmov	r0, s15
 8011886:	f7ee fe87 	bl	8000598 <__aeabi_f2d>
 801188a:	a32f      	add	r3, pc, #188	@ (adr r3, 8011948 <MOT_goSla+0x6d0>)
 801188c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011890:	f7ee feda 	bl	8000648 <__aeabi_dmul>
 8011894:	4602      	mov	r2, r0
 8011896:	460b      	mov	r3, r1
 8011898:	4620      	mov	r0, r4
 801189a:	4629      	mov	r1, r5
 801189c:	f7ee fd1e 	bl	80002dc <__adddf3>
 80118a0:	4602      	mov	r2, r0
 80118a2:	460b      	mov	r3, r1
 80118a4:	4610      	mov	r0, r2
 80118a6:	4619      	mov	r1, r3
 80118a8:	f7ef f9c6 	bl	8000c38 <__aeabi_d2f>
 80118ac:	4603      	mov	r3, r0
 80118ae:	62bb      	str	r3, [r7, #40]	@ 0x28
//	st_data.f_ctrl_accAngleS		= st_info.f_mot_accAngleS1;		// 
	st_data.f_ctrl_jerkAngle	= 0;
 80118b0:	f04f 0300 	mov.w	r3, #0
 80118b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	st_data.f_ctrl_nowAccAngle		= st_info.f_mot_trgtAccAngle1;
 80118b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80118ba:	633b      	str	r3, [r7, #48]	@ 0x30
	st_data.f_ctrl_trgtAccAngle		= st_info.f_mot_trgtAccAngle1;
 80118bc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80118c0:	637b      	str	r3, [r7, #52]	@ 0x34
	st_data.f_ctrl_nowAngleS		= st_info.f_mot_accAnglejerk_v;						// 
 80118c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80118c6:	63bb      	str	r3, [r7, #56]	@ 0x38
	st_data.f_ctrl_trgtAngleS		= st_info.f_mot_trgtAngleS-st_info.f_mot_accAnglejerk_v;		// 
 80118c8:	ed97 7a2f 	vldr	s14, [r7, #188]	@ 0xbc
 80118cc:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 80118d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80118d4:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
	st_data.f_ctrl_nowAngle		= st_info.f_mot_l1_accanglejerk;						// 
 80118d8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80118dc:	643b      	str	r3, [r7, #64]	@ 0x40
	st_data.f_ctrl_angle			= st_info.f_mot_l1_accanglejerk+st_info.f_mot_l1_accangleconst;			// 
 80118de:	ed97 7a34 	vldr	s14, [r7, #208]	@ 0xd0
 80118e2:	edd7 7a35 	vldr	s15, [r7, #212]	@ 0xd4
 80118e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80118ea:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	st_data.f_ctrl_time 			=  p_sla->us_sla_accAngvelTime * 0.001;			// [msec]  [sec]
 80118ee:	683b      	ldr	r3, [r7, #0]
 80118f0:	8b5b      	ldrh	r3, [r3, #26]
 80118f2:	4618      	mov	r0, r3
 80118f4:	f7ee fe3e 	bl	8000574 <__aeabi_i2d>
 80118f8:	a313      	add	r3, pc, #76	@ (adr r3, 8011948 <MOT_goSla+0x6d0>)
 80118fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118fe:	f7ee fea3 	bl	8000648 <__aeabi_dmul>
 8011902:	4602      	mov	r2, r0
 8011904:	460b      	mov	r3, r1
 8011906:	4610      	mov	r0, r2
 8011908:	4619      	mov	r1, r3
 801190a:	f7ef f995 	bl	8000c38 <__aeabi_d2f>
 801190e:	4603      	mov	r3, r0
 8011910:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// 
 8011912:	f107 0308 	add.w	r3, r7, #8
 8011916:	4618      	mov	r0, r3
 8011918:	f7f4 ff0a 	bl	8006730 <CTRL_setData>
//	printf("trgtangleS %5.2f\n\r",st_data.f_trgtAngleS);
//	printf("jerkconst angle%.5f, dist%.5f\n\r",st_info.f_mot_l1_accanglejerk+st_info.f_mot_l1_accangleconst,st_data.f_ctrl_dist);
	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 801191c:	79fb      	ldrb	r3, [r7, #7]
 801191e:	f003 0301 	and.w	r3, r3, #1
 8011922:	b2db      	uxtb	r3, r3
 8011924:	2b00      	cmp	r3, #0
 8011926:	d13e      	bne.n	80119a6 <MOT_goSla+0x72e>
		while( ( Get_NowAngle() > (st_info.f_mot_l1_accanglejerk+st_info.f_mot_l1_accangleconst) ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 8011928:	e014      	b.n	8011954 <MOT_goSla+0x6dc>
			if( SYS_isOutOfCtrl() == TRUE ){
 801192a:	f7f7 fee9 	bl	8009700 <SYS_isOutOfCtrl>
 801192e:	4603      	mov	r3, r0
 8011930:	2b00      	cmp	r3, #0
 8011932:	d00f      	beq.n	8011954 <MOT_goSla+0x6dc>
				CTRL_stop();
 8011934:	f7f4 fdfe 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8011938:	2000      	movs	r0, #0
 801193a:	f7f7 ff13 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 801193e:	2001      	movs	r0, #1
 8011940:	f7f7 ff10 	bl	8009764 <DCM_brakeMot>
				break;
 8011944:	e049      	b.n	80119da <MOT_goSla+0x762>
 8011946:	bf00      	nop
 8011948:	d2f1a9fc 	.word	0xd2f1a9fc
 801194c:	3f50624d 	.word	0x3f50624d
 8011950:	20000400 	.word	0x20000400
		while( ( Get_NowAngle() > (st_info.f_mot_l1_accanglejerk+st_info.f_mot_l1_accangleconst) ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 8011954:	f7f4 fd86 	bl	8006464 <Get_NowAngle>
 8011958:	eef0 6a40 	vmov.f32	s13, s0
 801195c:	ed97 7a34 	vldr	s14, [r7, #208]	@ 0xd0
 8011960:	edd7 7a35 	vldr	s15, [r7, #212]	@ 0xd4
 8011964:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011968:	eef4 6ae7 	vcmpe.f32	s13, s15
 801196c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011970:	dd33      	ble.n	80119da <MOT_goSla+0x762>
 8011972:	f7f4 fd2f 	bl	80063d4 <Get_NowDist>
 8011976:	eeb0 7a40 	vmov.f32	s14, s0
 801197a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 801197e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011986:	d4d0      	bmi.n	801192a <MOT_goSla+0x6b2>
 8011988:	e027      	b.n	80119da <MOT_goSla+0x762>
			}				// 
		}
	}
	else{
		while( ( Get_NowAngle() < (st_info.f_mot_l1_accanglejerk+st_info.f_mot_l1_accangleconst) ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 801198a:	f7f7 feb9 	bl	8009700 <SYS_isOutOfCtrl>
 801198e:	4603      	mov	r3, r0
 8011990:	2b00      	cmp	r3, #0
 8011992:	d008      	beq.n	80119a6 <MOT_goSla+0x72e>
				CTRL_stop();
 8011994:	f7f4 fdce 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8011998:	2000      	movs	r0, #0
 801199a:	f7f7 fee3 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 801199e:	2001      	movs	r0, #1
 80119a0:	f7f7 fee0 	bl	8009764 <DCM_brakeMot>
				break;
 80119a4:	e019      	b.n	80119da <MOT_goSla+0x762>
		while( ( Get_NowAngle() < (st_info.f_mot_l1_accanglejerk+st_info.f_mot_l1_accangleconst) ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 80119a6:	f7f4 fd5d 	bl	8006464 <Get_NowAngle>
 80119aa:	eef0 6a40 	vmov.f32	s13, s0
 80119ae:	ed97 7a34 	vldr	s14, [r7, #208]	@ 0xd0
 80119b2:	edd7 7a35 	vldr	s15, [r7, #212]	@ 0xd4
 80119b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80119ba:	eef4 6ae7 	vcmpe.f32	s13, s15
 80119be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119c2:	d50a      	bpl.n	80119da <MOT_goSla+0x762>
 80119c4:	f7f4 fd06 	bl	80063d4 <Get_NowDist>
 80119c8:	eeb0 7a40 	vmov.f32	s14, s0
 80119cc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80119d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80119d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119d8:	d4d7      	bmi.n	801198a <MOT_goSla+0x712>
			}				// 
		}
	}

	//acc -jerk
	st_data.en_ctrl_type			= CTRL_ACC_SLA;
 80119da:	230b      	movs	r3, #11
 80119dc:	723b      	strb	r3, [r7, #8]
	st_data.f_ctrl_jerk			= 0;
 80119de:	f04f 0300 	mov.w	r3, #0
 80119e2:	613b      	str	r3, [r7, #16]
	st_data.f_ctrl_trgtAcc		= 0;						// 
 80119e4:	f04f 0300 	mov.w	r3, #0
 80119e8:	61bb      	str	r3, [r7, #24]
	st_data.f_ctrl_nowAcc		= 0;
 80119ea:	f04f 0300 	mov.w	r3, #0
 80119ee:	617b      	str	r3, [r7, #20]
	st_data.f_ctrl_now			= st_info.f_mot_now;			// 
 80119f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80119f2:	61fb      	str	r3, [r7, #28]
	st_data.f_ctrl_trgt			= st_info.f_mot_now;			// 
 80119f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80119f6:	623b      	str	r3, [r7, #32]
	st_data.f_ctrl_nowDist		= f_entryLen + st_info.f_mot_now * (p_sla->us_sla_accAngvelTime + p_sla->us_sla_jerkAngaccTime)* 0.001;				//
 80119f8:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 80119fc:	f7ee fdcc 	bl	8000598 <__aeabi_f2d>
 8011a00:	4604      	mov	r4, r0
 8011a02:	460d      	mov	r5, r1
 8011a04:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8011a08:	683b      	ldr	r3, [r7, #0]
 8011a0a:	8b5b      	ldrh	r3, [r3, #26]
 8011a0c:	461a      	mov	r2, r3
 8011a0e:	683b      	ldr	r3, [r7, #0]
 8011a10:	8b1b      	ldrh	r3, [r3, #24]
 8011a12:	4413      	add	r3, r2
 8011a14:	ee07 3a90 	vmov	s15, r3
 8011a18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011a1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011a20:	ee17 0a90 	vmov	r0, s15
 8011a24:	f7ee fdb8 	bl	8000598 <__aeabi_f2d>
 8011a28:	f20f 631c 	addw	r3, pc, #1564	@ 0x61c
 8011a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a30:	f7ee fe0a 	bl	8000648 <__aeabi_dmul>
 8011a34:	4602      	mov	r2, r0
 8011a36:	460b      	mov	r3, r1
 8011a38:	4620      	mov	r0, r4
 8011a3a:	4629      	mov	r1, r5
 8011a3c:	f7ee fc4e 	bl	80002dc <__adddf3>
 8011a40:	4602      	mov	r2, r0
 8011a42:	460b      	mov	r3, r1
 8011a44:	4610      	mov	r0, r2
 8011a46:	4619      	mov	r1, r3
 8011a48:	f7ef f8f6 	bl	8000c38 <__aeabi_d2f>
 8011a4c:	4603      	mov	r3, r0
 8011a4e:	627b      	str	r3, [r7, #36]	@ 0x24
	st_data.f_ctrl_dist			= f_entryLen + st_info.f_mot_now * (p_sla->us_sla_accAngvelTime + p_sla->us_sla_jerkAngaccTime*2.0)* 0.001;		// 
 8011a50:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8011a54:	f7ee fda0 	bl	8000598 <__aeabi_f2d>
 8011a58:	4604      	mov	r4, r0
 8011a5a:	460d      	mov	r5, r1
 8011a5c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011a5e:	4618      	mov	r0, r3
 8011a60:	f7ee fd9a 	bl	8000598 <__aeabi_f2d>
 8011a64:	4680      	mov	r8, r0
 8011a66:	4689      	mov	r9, r1
 8011a68:	683b      	ldr	r3, [r7, #0]
 8011a6a:	8b5b      	ldrh	r3, [r3, #26]
 8011a6c:	4618      	mov	r0, r3
 8011a6e:	f7ee fd81 	bl	8000574 <__aeabi_i2d>
 8011a72:	4682      	mov	sl, r0
 8011a74:	468b      	mov	fp, r1
 8011a76:	683b      	ldr	r3, [r7, #0]
 8011a78:	8b1b      	ldrh	r3, [r3, #24]
 8011a7a:	4618      	mov	r0, r3
 8011a7c:	f7ee fd7a 	bl	8000574 <__aeabi_i2d>
 8011a80:	4602      	mov	r2, r0
 8011a82:	460b      	mov	r3, r1
 8011a84:	f7ee fc2a 	bl	80002dc <__adddf3>
 8011a88:	4602      	mov	r2, r0
 8011a8a:	460b      	mov	r3, r1
 8011a8c:	4650      	mov	r0, sl
 8011a8e:	4659      	mov	r1, fp
 8011a90:	f7ee fc24 	bl	80002dc <__adddf3>
 8011a94:	4602      	mov	r2, r0
 8011a96:	460b      	mov	r3, r1
 8011a98:	4640      	mov	r0, r8
 8011a9a:	4649      	mov	r1, r9
 8011a9c:	f7ee fdd4 	bl	8000648 <__aeabi_dmul>
 8011aa0:	4602      	mov	r2, r0
 8011aa2:	460b      	mov	r3, r1
 8011aa4:	4610      	mov	r0, r2
 8011aa6:	4619      	mov	r1, r3
 8011aa8:	f20f 539c 	addw	r3, pc, #1436	@ 0x59c
 8011aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ab0:	f7ee fdca 	bl	8000648 <__aeabi_dmul>
 8011ab4:	4602      	mov	r2, r0
 8011ab6:	460b      	mov	r3, r1
 8011ab8:	4620      	mov	r0, r4
 8011aba:	4629      	mov	r1, r5
 8011abc:	f7ee fc0e 	bl	80002dc <__adddf3>
 8011ac0:	4602      	mov	r2, r0
 8011ac2:	460b      	mov	r3, r1
 8011ac4:	4610      	mov	r0, r2
 8011ac6:	4619      	mov	r1, r3
 8011ac8:	f7ef f8b6 	bl	8000c38 <__aeabi_d2f>
 8011acc:	4603      	mov	r3, r0
 8011ace:	62bb      	str	r3, [r7, #40]	@ 0x28
//	st_data.f_ctrl_accAngleS		= st_info.f_mot_accAngleS1;		// 
	st_data.f_ctrl_jerkAngle	= st_info.f_mot_jerkAngle*(-1.0);
 8011ad0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011ad4:	4618      	mov	r0, r3
 8011ad6:	f7ee fd5f 	bl	8000598 <__aeabi_f2d>
 8011ada:	4602      	mov	r2, r0
 8011adc:	460b      	mov	r3, r1
 8011ade:	4610      	mov	r0, r2
 8011ae0:	4619      	mov	r1, r3
 8011ae2:	f7ef f8a9 	bl	8000c38 <__aeabi_d2f>
 8011ae6:	4603      	mov	r3, r0
 8011ae8:	ee07 3a90 	vmov	s15, r3
 8011aec:	eef1 7a67 	vneg.f32	s15, s15
 8011af0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	st_data.f_ctrl_nowAccAngle		= st_info.f_mot_trgtAccAngle1;
 8011af4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011af8:	633b      	str	r3, [r7, #48]	@ 0x30
	st_data.f_ctrl_trgtAccAngle		= 0;
 8011afa:	f04f 0300 	mov.w	r3, #0
 8011afe:	637b      	str	r3, [r7, #52]	@ 0x34
	st_data.f_ctrl_nowAngleS		= st_info.f_mot_trgtAngleS - st_info.f_mot_accAnglejerk_v;						// 
 8011b00:	ed97 7a2f 	vldr	s14, [r7, #188]	@ 0xbc
 8011b04:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8011b08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011b0c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	st_data.f_ctrl_trgtAngleS		= st_info.f_mot_trgtAngleS;		// 
 8011b10:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8011b14:	63fb      	str	r3, [r7, #60]	@ 0x3c
	st_data.f_ctrl_nowAngle			= st_info.f_mot_l1_accanglejerk+st_info.f_mot_l1_accangleconst;						// 
 8011b16:	ed97 7a34 	vldr	s14, [r7, #208]	@ 0xd0
 8011b1a:	edd7 7a35 	vldr	s15, [r7, #212]	@ 0xd4
 8011b1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011b22:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	st_data.f_ctrl_angle			= st_info.f_mot_angle1;			// 
 8011b26:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8011b2a:	647b      	str	r3, [r7, #68]	@ 0x44
	st_data.f_ctrl_time 			=  p_sla->us_sla_jerkAngaccTime * 0.001;			// [msec]  [sec]
 8011b2c:	683b      	ldr	r3, [r7, #0]
 8011b2e:	8b1b      	ldrh	r3, [r3, #24]
 8011b30:	4618      	mov	r0, r3
 8011b32:	f7ee fd1f 	bl	8000574 <__aeabi_i2d>
 8011b36:	f20f 5310 	addw	r3, pc, #1296	@ 0x510
 8011b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b3e:	f7ee fd83 	bl	8000648 <__aeabi_dmul>
 8011b42:	4602      	mov	r2, r0
 8011b44:	460b      	mov	r3, r1
 8011b46:	4610      	mov	r0, r2
 8011b48:	4619      	mov	r1, r3
 8011b4a:	f7ef f875 	bl	8000c38 <__aeabi_d2f>
 8011b4e:	4603      	mov	r3, r0
 8011b50:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// 
 8011b52:	f107 0308 	add.w	r3, r7, #8
 8011b56:	4618      	mov	r0, r3
 8011b58:	f7f4 fdea 	bl	8006730 <CTRL_setData>
//	printf("trgtangleS %5.2f\n\r",st_data.f_trgtAngleS);
//	printf("jerkdec angle%.5f, dist%.5f\n\r",st_info.f_mot_angle1,st_data.f_ctrl_dist);
	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 8011b5c:	79fb      	ldrb	r3, [r7, #7]
 8011b5e:	f003 0301 	and.w	r3, r3, #1
 8011b62:	b2db      	uxtb	r3, r3
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d133      	bne.n	8011bd0 <MOT_goSla+0x958>
		while( ( Get_NowAngle() > st_info.f_mot_angle1 ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 8011b68:	e00d      	b.n	8011b86 <MOT_goSla+0x90e>
			if( SYS_isOutOfCtrl() == TRUE ){
 8011b6a:	f7f7 fdc9 	bl	8009700 <SYS_isOutOfCtrl>
 8011b6e:	4603      	mov	r3, r0
 8011b70:	2b00      	cmp	r3, #0
 8011b72:	d008      	beq.n	8011b86 <MOT_goSla+0x90e>
				CTRL_stop();
 8011b74:	f7f4 fcde 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8011b78:	2000      	movs	r0, #0
 8011b7a:	f7f7 fdf3 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8011b7e:	2001      	movs	r0, #1
 8011b80:	f7f7 fdf0 	bl	8009764 <DCM_brakeMot>
				break;
 8011b84:	e03a      	b.n	8011bfc <MOT_goSla+0x984>
		while( ( Get_NowAngle() > st_info.f_mot_angle1 ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 8011b86:	f7f4 fc6d 	bl	8006464 <Get_NowAngle>
 8011b8a:	eeb0 7a40 	vmov.f32	s14, s0
 8011b8e:	edd7 7a32 	vldr	s15, [r7, #200]	@ 0xc8
 8011b92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b9a:	dd2f      	ble.n	8011bfc <MOT_goSla+0x984>
 8011b9c:	f7f4 fc1a 	bl	80063d4 <Get_NowDist>
 8011ba0:	eeb0 7a40 	vmov.f32	s14, s0
 8011ba4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8011ba8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bb0:	d4db      	bmi.n	8011b6a <MOT_goSla+0x8f2>
 8011bb2:	e023      	b.n	8011bfc <MOT_goSla+0x984>
			}				// 
		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_mot_angle1 ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 8011bb4:	f7f7 fda4 	bl	8009700 <SYS_isOutOfCtrl>
 8011bb8:	4603      	mov	r3, r0
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	d008      	beq.n	8011bd0 <MOT_goSla+0x958>
				CTRL_stop();
 8011bbe:	f7f4 fcb9 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8011bc2:	2000      	movs	r0, #0
 8011bc4:	f7f7 fdce 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8011bc8:	2001      	movs	r0, #1
 8011bca:	f7f7 fdcb 	bl	8009764 <DCM_brakeMot>
				break;
 8011bce:	e015      	b.n	8011bfc <MOT_goSla+0x984>
		while( ( Get_NowAngle() < st_info.f_mot_angle1 ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 8011bd0:	f7f4 fc48 	bl	8006464 <Get_NowAngle>
 8011bd4:	eeb0 7a40 	vmov.f32	s14, s0
 8011bd8:	edd7 7a32 	vldr	s15, [r7, #200]	@ 0xc8
 8011bdc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011be4:	d50a      	bpl.n	8011bfc <MOT_goSla+0x984>
 8011be6:	f7f4 fbf5 	bl	80063d4 <Get_NowDist>
 8011bea:	eeb0 7a40 	vmov.f32	s14, s0
 8011bee:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8011bf2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bfa:	d4db      	bmi.n	8011bb4 <MOT_goSla+0x93c>
//	log_in(0);
//	log_in(f_NowAngle);
	/* ------ */
	/*  const  */
	/* ------ */
	st_data.en_ctrl_type			= CTRL_CONST_SLA;
 8011bfc:	230c      	movs	r3, #12
 8011bfe:	723b      	strb	r3, [r7, #8]
	st_data.f_ctrl_jerk			= 0;
 8011c00:	f04f 0300 	mov.w	r3, #0
 8011c04:	613b      	str	r3, [r7, #16]
	st_data.f_ctrl_trgtAcc		= 0;						// 
 8011c06:	f04f 0300 	mov.w	r3, #0
 8011c0a:	61bb      	str	r3, [r7, #24]
	st_data.f_ctrl_nowAcc		= 0;
 8011c0c:	f04f 0300 	mov.w	r3, #0
 8011c10:	617b      	str	r3, [r7, #20]
	st_data.f_ctrl_now			= st_info.f_mot_now;			// 
 8011c12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011c14:	61fb      	str	r3, [r7, #28]
	st_data.f_ctrl_trgt			= st_info.f_mot_now;			// 
 8011c16:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011c18:	623b      	str	r3, [r7, #32]
	st_data.f_ctrl_nowDist		= f_entryLen + st_info.f_mot_now * (p_sla->us_sla_accAngvelTime + p_sla->us_sla_jerkAngaccTime*2.0)* 0.001;
 8011c1a:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8011c1e:	f7ee fcbb 	bl	8000598 <__aeabi_f2d>
 8011c22:	4604      	mov	r4, r0
 8011c24:	460d      	mov	r5, r1
 8011c26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011c28:	4618      	mov	r0, r3
 8011c2a:	f7ee fcb5 	bl	8000598 <__aeabi_f2d>
 8011c2e:	4680      	mov	r8, r0
 8011c30:	4689      	mov	r9, r1
 8011c32:	683b      	ldr	r3, [r7, #0]
 8011c34:	8b5b      	ldrh	r3, [r3, #26]
 8011c36:	4618      	mov	r0, r3
 8011c38:	f7ee fc9c 	bl	8000574 <__aeabi_i2d>
 8011c3c:	4682      	mov	sl, r0
 8011c3e:	468b      	mov	fp, r1
 8011c40:	683b      	ldr	r3, [r7, #0]
 8011c42:	8b1b      	ldrh	r3, [r3, #24]
 8011c44:	4618      	mov	r0, r3
 8011c46:	f7ee fc95 	bl	8000574 <__aeabi_i2d>
 8011c4a:	4602      	mov	r2, r0
 8011c4c:	460b      	mov	r3, r1
 8011c4e:	f7ee fb45 	bl	80002dc <__adddf3>
 8011c52:	4602      	mov	r2, r0
 8011c54:	460b      	mov	r3, r1
 8011c56:	4650      	mov	r0, sl
 8011c58:	4659      	mov	r1, fp
 8011c5a:	f7ee fb3f 	bl	80002dc <__adddf3>
 8011c5e:	4602      	mov	r2, r0
 8011c60:	460b      	mov	r3, r1
 8011c62:	4640      	mov	r0, r8
 8011c64:	4649      	mov	r1, r9
 8011c66:	f7ee fcef 	bl	8000648 <__aeabi_dmul>
 8011c6a:	4602      	mov	r2, r0
 8011c6c:	460b      	mov	r3, r1
 8011c6e:	4610      	mov	r0, r2
 8011c70:	4619      	mov	r1, r3
 8011c72:	a3f5      	add	r3, pc, #980	@ (adr r3, 8012048 <MOT_goSla+0xdd0>)
 8011c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c78:	f7ee fce6 	bl	8000648 <__aeabi_dmul>
 8011c7c:	4602      	mov	r2, r0
 8011c7e:	460b      	mov	r3, r1
 8011c80:	4620      	mov	r0, r4
 8011c82:	4629      	mov	r1, r5
 8011c84:	f7ee fb2a 	bl	80002dc <__adddf3>
 8011c88:	4602      	mov	r2, r0
 8011c8a:	460b      	mov	r3, r1
 8011c8c:	4610      	mov	r0, r2
 8011c8e:	4619      	mov	r1, r3
 8011c90:	f7ee ffd2 	bl	8000c38 <__aeabi_d2f>
 8011c94:	4603      	mov	r3, r0
 8011c96:	627b      	str	r3, [r7, #36]	@ 0x24
	st_data.f_ctrl_dist			= f_entryLen + st_info.f_mot_now * ( p_sla->us_sla_constAngvelTime + p_sla->us_sla_accAngvelTime + p_sla->us_sla_jerkAngaccTime*2.0) * 0.001;		// 
 8011c98:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8011c9c:	f7ee fc7c 	bl	8000598 <__aeabi_f2d>
 8011ca0:	4604      	mov	r4, r0
 8011ca2:	460d      	mov	r5, r1
 8011ca4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011ca6:	4618      	mov	r0, r3
 8011ca8:	f7ee fc76 	bl	8000598 <__aeabi_f2d>
 8011cac:	4680      	mov	r8, r0
 8011cae:	4689      	mov	r9, r1
 8011cb0:	683b      	ldr	r3, [r7, #0]
 8011cb2:	8b9b      	ldrh	r3, [r3, #28]
 8011cb4:	461a      	mov	r2, r3
 8011cb6:	683b      	ldr	r3, [r7, #0]
 8011cb8:	8b5b      	ldrh	r3, [r3, #26]
 8011cba:	4413      	add	r3, r2
 8011cbc:	4618      	mov	r0, r3
 8011cbe:	f7ee fc59 	bl	8000574 <__aeabi_i2d>
 8011cc2:	4682      	mov	sl, r0
 8011cc4:	468b      	mov	fp, r1
 8011cc6:	683b      	ldr	r3, [r7, #0]
 8011cc8:	8b1b      	ldrh	r3, [r3, #24]
 8011cca:	4618      	mov	r0, r3
 8011ccc:	f7ee fc52 	bl	8000574 <__aeabi_i2d>
 8011cd0:	4602      	mov	r2, r0
 8011cd2:	460b      	mov	r3, r1
 8011cd4:	f7ee fb02 	bl	80002dc <__adddf3>
 8011cd8:	4602      	mov	r2, r0
 8011cda:	460b      	mov	r3, r1
 8011cdc:	4650      	mov	r0, sl
 8011cde:	4659      	mov	r1, fp
 8011ce0:	f7ee fafc 	bl	80002dc <__adddf3>
 8011ce4:	4602      	mov	r2, r0
 8011ce6:	460b      	mov	r3, r1
 8011ce8:	4640      	mov	r0, r8
 8011cea:	4649      	mov	r1, r9
 8011cec:	f7ee fcac 	bl	8000648 <__aeabi_dmul>
 8011cf0:	4602      	mov	r2, r0
 8011cf2:	460b      	mov	r3, r1
 8011cf4:	4610      	mov	r0, r2
 8011cf6:	4619      	mov	r1, r3
 8011cf8:	a3d3      	add	r3, pc, #844	@ (adr r3, 8012048 <MOT_goSla+0xdd0>)
 8011cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cfe:	f7ee fca3 	bl	8000648 <__aeabi_dmul>
 8011d02:	4602      	mov	r2, r0
 8011d04:	460b      	mov	r3, r1
 8011d06:	4620      	mov	r0, r4
 8011d08:	4629      	mov	r1, r5
 8011d0a:	f7ee fae7 	bl	80002dc <__adddf3>
 8011d0e:	4602      	mov	r2, r0
 8011d10:	460b      	mov	r3, r1
 8011d12:	4610      	mov	r0, r2
 8011d14:	4619      	mov	r1, r3
 8011d16:	f7ee ff8f 	bl	8000c38 <__aeabi_d2f>
 8011d1a:	4603      	mov	r3, r0
 8011d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
//	st_data.f_ctrl_accAngleS		= 0;						// 
	st_data.f_ctrl_jerkAngle	= 0;
 8011d1e:	f04f 0300 	mov.w	r3, #0
 8011d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
	st_data.f_ctrl_nowAccAngle		= 0;
 8011d24:	f04f 0300 	mov.w	r3, #0
 8011d28:	633b      	str	r3, [r7, #48]	@ 0x30
	st_data.f_ctrl_trgtAccAngle		= 0;
 8011d2a:	f04f 0300 	mov.w	r3, #0
 8011d2e:	637b      	str	r3, [r7, #52]	@ 0x34
	st_data.f_ctrl_nowAngleS		= st_info.f_mot_trgtAngleS;		// 
 8011d30:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8011d34:	63bb      	str	r3, [r7, #56]	@ 0x38
	st_data.f_ctrl_trgtAngleS	= st_info.f_mot_trgtAngleS;		// 
 8011d36:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8011d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	st_data.f_ctrl_nowAngle		= st_info.f_mot_angle1;			// 
 8011d3c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8011d40:	643b      	str	r3, [r7, #64]	@ 0x40
	st_data.f_ctrl_angle			= st_info.f_mot_angle1_2;		// 
 8011d42:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8011d46:	647b      	str	r3, [r7, #68]	@ 0x44
	st_data.f_ctrl_time 			= p_sla->us_sla_constAngvelTime * 0.001;		// [msec]  [sec]
 8011d48:	683b      	ldr	r3, [r7, #0]
 8011d4a:	8b9b      	ldrh	r3, [r3, #28]
 8011d4c:	4618      	mov	r0, r3
 8011d4e:	f7ee fc11 	bl	8000574 <__aeabi_i2d>
 8011d52:	a3bd      	add	r3, pc, #756	@ (adr r3, 8012048 <MOT_goSla+0xdd0>)
 8011d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d58:	f7ee fc76 	bl	8000648 <__aeabi_dmul>
 8011d5c:	4602      	mov	r2, r0
 8011d5e:	460b      	mov	r3, r1
 8011d60:	4610      	mov	r0, r2
 8011d62:	4619      	mov	r1, r3
 8011d64:	f7ee ff68 	bl	8000c38 <__aeabi_d2f>
 8011d68:	4603      	mov	r3, r0
 8011d6a:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// 
 8011d6c:	f107 0308 	add.w	r3, r7, #8
 8011d70:	4618      	mov	r0, r3
 8011d72:	f7f4 fcdd 	bl	8006730 <CTRL_setData>
//	printf("const angle%.5f, dist%.5f\n\r",st_info.f_mot_angle1_2,st_data.f_ctrl_dist);
	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 8011d76:	79fb      	ldrb	r3, [r7, #7]
 8011d78:	f003 0301 	and.w	r3, r3, #1
 8011d7c:	b2db      	uxtb	r3, r3
 8011d7e:	2b00      	cmp	r3, #0
 8011d80:	d133      	bne.n	8011dea <MOT_goSla+0xb72>
		while( ( Get_NowAngle() > st_info.f_mot_angle1_2 ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){		// 
 8011d82:	e00d      	b.n	8011da0 <MOT_goSla+0xb28>
			if( SYS_isOutOfCtrl() == TRUE ){
 8011d84:	f7f7 fcbc 	bl	8009700 <SYS_isOutOfCtrl>
 8011d88:	4603      	mov	r3, r0
 8011d8a:	2b00      	cmp	r3, #0
 8011d8c:	d008      	beq.n	8011da0 <MOT_goSla+0xb28>
				CTRL_stop();
 8011d8e:	f7f4 fbd1 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8011d92:	2000      	movs	r0, #0
 8011d94:	f7f7 fce6 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8011d98:	2001      	movs	r0, #1
 8011d9a:	f7f7 fce3 	bl	8009764 <DCM_brakeMot>
				break;
 8011d9e:	e03a      	b.n	8011e16 <MOT_goSla+0xb9e>
		while( ( Get_NowAngle() > st_info.f_mot_angle1_2 ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){		// 
 8011da0:	f7f4 fb60 	bl	8006464 <Get_NowAngle>
 8011da4:	eeb0 7a40 	vmov.f32	s14, s0
 8011da8:	edd7 7a33 	vldr	s15, [r7, #204]	@ 0xcc
 8011dac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011db0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011db4:	dd2f      	ble.n	8011e16 <MOT_goSla+0xb9e>
 8011db6:	f7f4 fb0d 	bl	80063d4 <Get_NowDist>
 8011dba:	eeb0 7a40 	vmov.f32	s14, s0
 8011dbe:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8011dc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dca:	d4db      	bmi.n	8011d84 <MOT_goSla+0xb0c>
 8011dcc:	e023      	b.n	8011e16 <MOT_goSla+0xb9e>
			}				// 
		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_mot_angle1_2 ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){		// 
			if( SYS_isOutOfCtrl() == TRUE ){
 8011dce:	f7f7 fc97 	bl	8009700 <SYS_isOutOfCtrl>
 8011dd2:	4603      	mov	r3, r0
 8011dd4:	2b00      	cmp	r3, #0
 8011dd6:	d008      	beq.n	8011dea <MOT_goSla+0xb72>
				CTRL_stop();
 8011dd8:	f7f4 fbac 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8011ddc:	2000      	movs	r0, #0
 8011dde:	f7f7 fcc1 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8011de2:	2001      	movs	r0, #1
 8011de4:	f7f7 fcbe 	bl	8009764 <DCM_brakeMot>
				break;
 8011de8:	e015      	b.n	8011e16 <MOT_goSla+0xb9e>
		while( ( Get_NowAngle() < st_info.f_mot_angle1_2 ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){		// 
 8011dea:	f7f4 fb3b 	bl	8006464 <Get_NowAngle>
 8011dee:	eeb0 7a40 	vmov.f32	s14, s0
 8011df2:	edd7 7a33 	vldr	s15, [r7, #204]	@ 0xcc
 8011df6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dfe:	d50a      	bpl.n	8011e16 <MOT_goSla+0xb9e>
 8011e00:	f7f4 fae8 	bl	80063d4 <Get_NowDist>
 8011e04:	eeb0 7a40 	vmov.f32	s14, s0
 8011e08:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8011e0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e14:	d4db      	bmi.n	8011dce <MOT_goSla+0xb56>
		
	/* ------ */
	/*  dec  */
	/* ------ */
	//dec -jerk
	st_data.en_ctrl_type			= CTRL_DEC_SLA;
 8011e16:	230d      	movs	r3, #13
 8011e18:	723b      	strb	r3, [r7, #8]
	st_data.f_ctrl_jerk			= 0;
 8011e1a:	f04f 0300 	mov.w	r3, #0
 8011e1e:	613b      	str	r3, [r7, #16]
	st_data.f_ctrl_trgtAcc		= 0;						// 
 8011e20:	f04f 0300 	mov.w	r3, #0
 8011e24:	61bb      	str	r3, [r7, #24]
	st_data.f_ctrl_nowAcc		= 0;
 8011e26:	f04f 0300 	mov.w	r3, #0
 8011e2a:	617b      	str	r3, [r7, #20]
	st_data.f_ctrl_now			= st_info.f_mot_now;			// 
 8011e2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011e2e:	61fb      	str	r3, [r7, #28]
	st_data.f_ctrl_trgt			= st_info.f_mot_now;			// 
 8011e30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011e32:	623b      	str	r3, [r7, #32]
	st_data.f_ctrl_nowDist		= f_entryLen + st_info.f_mot_now * ( p_sla->us_sla_constAngvelTime + p_sla->us_sla_accAngvelTime + p_sla->us_sla_jerkAngaccTime*2.0)* 0.001;		//
 8011e34:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8011e38:	f7ee fbae 	bl	8000598 <__aeabi_f2d>
 8011e3c:	4604      	mov	r4, r0
 8011e3e:	460d      	mov	r5, r1
 8011e40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011e42:	4618      	mov	r0, r3
 8011e44:	f7ee fba8 	bl	8000598 <__aeabi_f2d>
 8011e48:	4680      	mov	r8, r0
 8011e4a:	4689      	mov	r9, r1
 8011e4c:	683b      	ldr	r3, [r7, #0]
 8011e4e:	8b9b      	ldrh	r3, [r3, #28]
 8011e50:	461a      	mov	r2, r3
 8011e52:	683b      	ldr	r3, [r7, #0]
 8011e54:	8b5b      	ldrh	r3, [r3, #26]
 8011e56:	4413      	add	r3, r2
 8011e58:	4618      	mov	r0, r3
 8011e5a:	f7ee fb8b 	bl	8000574 <__aeabi_i2d>
 8011e5e:	4682      	mov	sl, r0
 8011e60:	468b      	mov	fp, r1
 8011e62:	683b      	ldr	r3, [r7, #0]
 8011e64:	8b1b      	ldrh	r3, [r3, #24]
 8011e66:	4618      	mov	r0, r3
 8011e68:	f7ee fb84 	bl	8000574 <__aeabi_i2d>
 8011e6c:	4602      	mov	r2, r0
 8011e6e:	460b      	mov	r3, r1
 8011e70:	f7ee fa34 	bl	80002dc <__adddf3>
 8011e74:	4602      	mov	r2, r0
 8011e76:	460b      	mov	r3, r1
 8011e78:	4650      	mov	r0, sl
 8011e7a:	4659      	mov	r1, fp
 8011e7c:	f7ee fa2e 	bl	80002dc <__adddf3>
 8011e80:	4602      	mov	r2, r0
 8011e82:	460b      	mov	r3, r1
 8011e84:	4640      	mov	r0, r8
 8011e86:	4649      	mov	r1, r9
 8011e88:	f7ee fbde 	bl	8000648 <__aeabi_dmul>
 8011e8c:	4602      	mov	r2, r0
 8011e8e:	460b      	mov	r3, r1
 8011e90:	4610      	mov	r0, r2
 8011e92:	4619      	mov	r1, r3
 8011e94:	a36c      	add	r3, pc, #432	@ (adr r3, 8012048 <MOT_goSla+0xdd0>)
 8011e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e9a:	f7ee fbd5 	bl	8000648 <__aeabi_dmul>
 8011e9e:	4602      	mov	r2, r0
 8011ea0:	460b      	mov	r3, r1
 8011ea2:	4620      	mov	r0, r4
 8011ea4:	4629      	mov	r1, r5
 8011ea6:	f7ee fa19 	bl	80002dc <__adddf3>
 8011eaa:	4602      	mov	r2, r0
 8011eac:	460b      	mov	r3, r1
 8011eae:	4610      	mov	r0, r2
 8011eb0:	4619      	mov	r1, r3
 8011eb2:	f7ee fec1 	bl	8000c38 <__aeabi_d2f>
 8011eb6:	4603      	mov	r3, r0
 8011eb8:	627b      	str	r3, [r7, #36]	@ 0x24
	st_data.f_ctrl_dist			= f_entryLen + st_info.f_mot_now * ( p_sla->us_sla_constAngvelTime + p_sla->us_sla_accAngvelTime + p_sla->us_sla_jerkAngaccTime*3.0)* 0.001;		// 
 8011eba:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8011ebe:	f7ee fb6b 	bl	8000598 <__aeabi_f2d>
 8011ec2:	4604      	mov	r4, r0
 8011ec4:	460d      	mov	r5, r1
 8011ec6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011ec8:	4618      	mov	r0, r3
 8011eca:	f7ee fb65 	bl	8000598 <__aeabi_f2d>
 8011ece:	4680      	mov	r8, r0
 8011ed0:	4689      	mov	r9, r1
 8011ed2:	683b      	ldr	r3, [r7, #0]
 8011ed4:	8b9b      	ldrh	r3, [r3, #28]
 8011ed6:	461a      	mov	r2, r3
 8011ed8:	683b      	ldr	r3, [r7, #0]
 8011eda:	8b5b      	ldrh	r3, [r3, #26]
 8011edc:	4413      	add	r3, r2
 8011ede:	4618      	mov	r0, r3
 8011ee0:	f7ee fb48 	bl	8000574 <__aeabi_i2d>
 8011ee4:	4682      	mov	sl, r0
 8011ee6:	468b      	mov	fp, r1
 8011ee8:	683b      	ldr	r3, [r7, #0]
 8011eea:	8b1b      	ldrh	r3, [r3, #24]
 8011eec:	4618      	mov	r0, r3
 8011eee:	f7ee fb41 	bl	8000574 <__aeabi_i2d>
 8011ef2:	f04f 0200 	mov.w	r2, #0
 8011ef6:	4b56      	ldr	r3, [pc, #344]	@ (8012050 <MOT_goSla+0xdd8>)
 8011ef8:	f7ee fba6 	bl	8000648 <__aeabi_dmul>
 8011efc:	4602      	mov	r2, r0
 8011efe:	460b      	mov	r3, r1
 8011f00:	4650      	mov	r0, sl
 8011f02:	4659      	mov	r1, fp
 8011f04:	f7ee f9ea 	bl	80002dc <__adddf3>
 8011f08:	4602      	mov	r2, r0
 8011f0a:	460b      	mov	r3, r1
 8011f0c:	4640      	mov	r0, r8
 8011f0e:	4649      	mov	r1, r9
 8011f10:	f7ee fb9a 	bl	8000648 <__aeabi_dmul>
 8011f14:	4602      	mov	r2, r0
 8011f16:	460b      	mov	r3, r1
 8011f18:	4610      	mov	r0, r2
 8011f1a:	4619      	mov	r1, r3
 8011f1c:	a34a      	add	r3, pc, #296	@ (adr r3, 8012048 <MOT_goSla+0xdd0>)
 8011f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f22:	f7ee fb91 	bl	8000648 <__aeabi_dmul>
 8011f26:	4602      	mov	r2, r0
 8011f28:	460b      	mov	r3, r1
 8011f2a:	4620      	mov	r0, r4
 8011f2c:	4629      	mov	r1, r5
 8011f2e:	f7ee f9d5 	bl	80002dc <__adddf3>
 8011f32:	4602      	mov	r2, r0
 8011f34:	460b      	mov	r3, r1
 8011f36:	4610      	mov	r0, r2
 8011f38:	4619      	mov	r1, r3
 8011f3a:	f7ee fe7d 	bl	8000c38 <__aeabi_d2f>
 8011f3e:	4603      	mov	r3, r0
 8011f40:	62bb      	str	r3, [r7, #40]	@ 0x28
//	st_data.f_ctrl_accAngleS		= st_info.f_mot_accAngleS1;		// 
	st_data.f_ctrl_jerkAngle	= st_info.f_mot_jerkAngle*(-1.0);
 8011f42:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011f46:	4618      	mov	r0, r3
 8011f48:	f7ee fb26 	bl	8000598 <__aeabi_f2d>
 8011f4c:	4602      	mov	r2, r0
 8011f4e:	460b      	mov	r3, r1
 8011f50:	4610      	mov	r0, r2
 8011f52:	4619      	mov	r1, r3
 8011f54:	f7ee fe70 	bl	8000c38 <__aeabi_d2f>
 8011f58:	4603      	mov	r3, r0
 8011f5a:	ee07 3a90 	vmov	s15, r3
 8011f5e:	eef1 7a67 	vneg.f32	s15, s15
 8011f62:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	st_data.f_ctrl_nowAccAngle		= 0;
 8011f66:	f04f 0300 	mov.w	r3, #0
 8011f6a:	633b      	str	r3, [r7, #48]	@ 0x30
	st_data.f_ctrl_trgtAccAngle		= st_info.f_mot_trgtAccAngle3;
 8011f6c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011f70:	637b      	str	r3, [r7, #52]	@ 0x34
	st_data.f_ctrl_nowAngleS		= st_info.f_mot_trgtAngleS;						// 
 8011f72:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8011f76:	63bb      	str	r3, [r7, #56]	@ 0x38
	st_data.f_ctrl_trgtAngleS		= st_info.f_mot_trgtAngleS - st_info.f_mot_accAnglejerk_v;		// 
 8011f78:	ed97 7a2f 	vldr	s14, [r7, #188]	@ 0xbc
 8011f7c:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8011f80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011f84:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
	st_data.f_ctrl_nowAngle			= st_info.f_mot_angle1_2;						// 
 8011f88:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8011f8c:	643b      	str	r3, [r7, #64]	@ 0x40
	st_data.f_ctrl_angle			= st_info.f_mot_angle1_2+st_info.f_mot_l3_decanglejerk;			// 
 8011f8e:	ed97 7a33 	vldr	s14, [r7, #204]	@ 0xcc
 8011f92:	edd7 7a37 	vldr	s15, [r7, #220]	@ 0xdc
 8011f96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011f9a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	st_data.f_ctrl_time 			=  p_sla->us_sla_jerkAngaccTime * 0.001;			// [msec]  [sec]
 8011f9e:	683b      	ldr	r3, [r7, #0]
 8011fa0:	8b1b      	ldrh	r3, [r3, #24]
 8011fa2:	4618      	mov	r0, r3
 8011fa4:	f7ee fae6 	bl	8000574 <__aeabi_i2d>
 8011fa8:	a327      	add	r3, pc, #156	@ (adr r3, 8012048 <MOT_goSla+0xdd0>)
 8011faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fae:	f7ee fb4b 	bl	8000648 <__aeabi_dmul>
 8011fb2:	4602      	mov	r2, r0
 8011fb4:	460b      	mov	r3, r1
 8011fb6:	4610      	mov	r0, r2
 8011fb8:	4619      	mov	r1, r3
 8011fba:	f7ee fe3d 	bl	8000c38 <__aeabi_d2f>
 8011fbe:	4603      	mov	r3, r0
 8011fc0:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// 
 8011fc2:	f107 0308 	add.w	r3, r7, #8
 8011fc6:	4618      	mov	r0, r3
 8011fc8:	f7f4 fbb2 	bl	8006730 <CTRL_setData>
//	printf("trgtangleS %5.2f\n\r",st_data.f_trgtAngleS);
//	printf("jerkacc angle%.5f, dist%.5f\n\r",st_info.f_mot_angle1_2+st_info.f_mot_l3_decanglejerk,st_data.f_ctrl_dist);
	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 8011fcc:	79fb      	ldrb	r3, [r7, #7]
 8011fce:	f003 0301 	and.w	r3, r3, #1
 8011fd2:	b2db      	uxtb	r3, r3
 8011fd4:	2b00      	cmp	r3, #0
 8011fd6:	d13d      	bne.n	8012054 <MOT_goSla+0xddc>
		while( ( Get_NowAngle() > (st_info.f_mot_angle1_2+st_info.f_mot_l3_decanglejerk) ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 8011fd8:	e00d      	b.n	8011ff6 <MOT_goSla+0xd7e>
			if( SYS_isOutOfCtrl() == TRUE ){
 8011fda:	f7f7 fb91 	bl	8009700 <SYS_isOutOfCtrl>
 8011fde:	4603      	mov	r3, r0
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	d008      	beq.n	8011ff6 <MOT_goSla+0xd7e>
				CTRL_stop();
 8011fe4:	f7f4 faa6 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8011fe8:	2000      	movs	r0, #0
 8011fea:	f7f7 fbbb 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8011fee:	2001      	movs	r0, #1
 8011ff0:	f7f7 fbb8 	bl	8009764 <DCM_brakeMot>
				break;
 8011ff4:	e048      	b.n	8012088 <MOT_goSla+0xe10>
		while( ( Get_NowAngle() > (st_info.f_mot_angle1_2+st_info.f_mot_l3_decanglejerk) ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 8011ff6:	f7f4 fa35 	bl	8006464 <Get_NowAngle>
 8011ffa:	eef0 6a40 	vmov.f32	s13, s0
 8011ffe:	ed97 7a33 	vldr	s14, [r7, #204]	@ 0xcc
 8012002:	edd7 7a37 	vldr	s15, [r7, #220]	@ 0xdc
 8012006:	ee77 7a27 	vadd.f32	s15, s14, s15
 801200a:	eef4 6ae7 	vcmpe.f32	s13, s15
 801200e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012012:	dd39      	ble.n	8012088 <MOT_goSla+0xe10>
 8012014:	f7f4 f9de 	bl	80063d4 <Get_NowDist>
 8012018:	eeb0 7a40 	vmov.f32	s14, s0
 801201c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8012020:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012028:	d4d7      	bmi.n	8011fda <MOT_goSla+0xd62>
 801202a:	e02d      	b.n	8012088 <MOT_goSla+0xe10>
			}				// 
		}
	}
	else{
		while( ( Get_NowAngle() < (st_info.f_mot_angle1_2+st_info.f_mot_l3_decanglejerk) ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 801202c:	f7f7 fb68 	bl	8009700 <SYS_isOutOfCtrl>
 8012030:	4603      	mov	r3, r0
 8012032:	2b00      	cmp	r3, #0
 8012034:	d00e      	beq.n	8012054 <MOT_goSla+0xddc>
				CTRL_stop();
 8012036:	f7f4 fa7d 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 801203a:	2000      	movs	r0, #0
 801203c:	f7f7 fb92 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8012040:	2001      	movs	r0, #1
 8012042:	f7f7 fb8f 	bl	8009764 <DCM_brakeMot>
				break;
 8012046:	e01f      	b.n	8012088 <MOT_goSla+0xe10>
 8012048:	d2f1a9fc 	.word	0xd2f1a9fc
 801204c:	3f50624d 	.word	0x3f50624d
 8012050:	40080000 	.word	0x40080000
		while( ( Get_NowAngle() < (st_info.f_mot_angle1_2+st_info.f_mot_l3_decanglejerk) ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 8012054:	f7f4 fa06 	bl	8006464 <Get_NowAngle>
 8012058:	eef0 6a40 	vmov.f32	s13, s0
 801205c:	ed97 7a33 	vldr	s14, [r7, #204]	@ 0xcc
 8012060:	edd7 7a37 	vldr	s15, [r7, #220]	@ 0xdc
 8012064:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012068:	eef4 6ae7 	vcmpe.f32	s13, s15
 801206c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012070:	d50a      	bpl.n	8012088 <MOT_goSla+0xe10>
 8012072:	f7f4 f9af 	bl	80063d4 <Get_NowDist>
 8012076:	eeb0 7a40 	vmov.f32	s14, s0
 801207a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 801207e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012086:	d4d1      	bmi.n	801202c <MOT_goSla+0xdb4>
			}				// 
		}
	}

	st_data.en_ctrl_type			= CTRL_DEC_SLA;
 8012088:	230d      	movs	r3, #13
 801208a:	723b      	strb	r3, [r7, #8]
	st_data.f_ctrl_jerk			= 0;
 801208c:	f04f 0300 	mov.w	r3, #0
 8012090:	613b      	str	r3, [r7, #16]
	st_data.f_ctrl_trgtAcc		= 0;						// 
 8012092:	f04f 0300 	mov.w	r3, #0
 8012096:	61bb      	str	r3, [r7, #24]
	st_data.f_ctrl_nowAcc		= 0;
 8012098:	f04f 0300 	mov.w	r3, #0
 801209c:	617b      	str	r3, [r7, #20]
	st_data.f_ctrl_now			= st_info.f_mot_now;			// 
 801209e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80120a0:	61fb      	str	r3, [r7, #28]
	st_data.f_ctrl_trgt			= st_info.f_mot_now;			// 
 80120a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80120a4:	623b      	str	r3, [r7, #32]
	st_data.f_ctrl_nowDist		= f_entryLen + st_info.f_mot_now * ( p_sla->us_sla_constAngvelTime + p_sla->us_sla_accAngvelTime + p_sla->us_sla_jerkAngaccTime*3.0)* 0.001;
 80120a6:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 80120aa:	f7ee fa75 	bl	8000598 <__aeabi_f2d>
 80120ae:	4604      	mov	r4, r0
 80120b0:	460d      	mov	r5, r1
 80120b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80120b4:	4618      	mov	r0, r3
 80120b6:	f7ee fa6f 	bl	8000598 <__aeabi_f2d>
 80120ba:	4680      	mov	r8, r0
 80120bc:	4689      	mov	r9, r1
 80120be:	683b      	ldr	r3, [r7, #0]
 80120c0:	8b9b      	ldrh	r3, [r3, #28]
 80120c2:	461a      	mov	r2, r3
 80120c4:	683b      	ldr	r3, [r7, #0]
 80120c6:	8b5b      	ldrh	r3, [r3, #26]
 80120c8:	4413      	add	r3, r2
 80120ca:	4618      	mov	r0, r3
 80120cc:	f7ee fa52 	bl	8000574 <__aeabi_i2d>
 80120d0:	4682      	mov	sl, r0
 80120d2:	468b      	mov	fp, r1
 80120d4:	683b      	ldr	r3, [r7, #0]
 80120d6:	8b1b      	ldrh	r3, [r3, #24]
 80120d8:	4618      	mov	r0, r3
 80120da:	f7ee fa4b 	bl	8000574 <__aeabi_i2d>
 80120de:	f04f 0200 	mov.w	r2, #0
 80120e2:	4b7b      	ldr	r3, [pc, #492]	@ (80122d0 <MOT_goSla+0x1058>)
 80120e4:	f7ee fab0 	bl	8000648 <__aeabi_dmul>
 80120e8:	4602      	mov	r2, r0
 80120ea:	460b      	mov	r3, r1
 80120ec:	4650      	mov	r0, sl
 80120ee:	4659      	mov	r1, fp
 80120f0:	f7ee f8f4 	bl	80002dc <__adddf3>
 80120f4:	4602      	mov	r2, r0
 80120f6:	460b      	mov	r3, r1
 80120f8:	4640      	mov	r0, r8
 80120fa:	4649      	mov	r1, r9
 80120fc:	f7ee faa4 	bl	8000648 <__aeabi_dmul>
 8012100:	4602      	mov	r2, r0
 8012102:	460b      	mov	r3, r1
 8012104:	4610      	mov	r0, r2
 8012106:	4619      	mov	r1, r3
 8012108:	a36f      	add	r3, pc, #444	@ (adr r3, 80122c8 <MOT_goSla+0x1050>)
 801210a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801210e:	f7ee fa9b 	bl	8000648 <__aeabi_dmul>
 8012112:	4602      	mov	r2, r0
 8012114:	460b      	mov	r3, r1
 8012116:	4620      	mov	r0, r4
 8012118:	4629      	mov	r1, r5
 801211a:	f7ee f8df 	bl	80002dc <__adddf3>
 801211e:	4602      	mov	r2, r0
 8012120:	460b      	mov	r3, r1
 8012122:	4610      	mov	r0, r2
 8012124:	4619      	mov	r1, r3
 8012126:	f7ee fd87 	bl	8000c38 <__aeabi_d2f>
 801212a:	4603      	mov	r3, r0
 801212c:	627b      	str	r3, [r7, #36]	@ 0x24
	st_data.f_ctrl_dist			= f_entryLen + st_info.f_mot_now * ( p_sla->us_sla_constAngvelTime + p_sla->us_sla_accAngvelTime*2.0 + p_sla->us_sla_jerkAngaccTime*3.0)* 0.001;		// 
 801212e:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8012132:	f7ee fa31 	bl	8000598 <__aeabi_f2d>
 8012136:	4604      	mov	r4, r0
 8012138:	460d      	mov	r5, r1
 801213a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801213c:	4618      	mov	r0, r3
 801213e:	f7ee fa2b 	bl	8000598 <__aeabi_f2d>
 8012142:	4680      	mov	r8, r0
 8012144:	4689      	mov	r9, r1
 8012146:	683b      	ldr	r3, [r7, #0]
 8012148:	8b9b      	ldrh	r3, [r3, #28]
 801214a:	4618      	mov	r0, r3
 801214c:	f7ee fa12 	bl	8000574 <__aeabi_i2d>
 8012150:	4682      	mov	sl, r0
 8012152:	468b      	mov	fp, r1
 8012154:	683b      	ldr	r3, [r7, #0]
 8012156:	8b5b      	ldrh	r3, [r3, #26]
 8012158:	4618      	mov	r0, r3
 801215a:	f7ee fa0b 	bl	8000574 <__aeabi_i2d>
 801215e:	4602      	mov	r2, r0
 8012160:	460b      	mov	r3, r1
 8012162:	f7ee f8bb 	bl	80002dc <__adddf3>
 8012166:	4602      	mov	r2, r0
 8012168:	460b      	mov	r3, r1
 801216a:	4650      	mov	r0, sl
 801216c:	4659      	mov	r1, fp
 801216e:	f7ee f8b5 	bl	80002dc <__adddf3>
 8012172:	4602      	mov	r2, r0
 8012174:	460b      	mov	r3, r1
 8012176:	4692      	mov	sl, r2
 8012178:	469b      	mov	fp, r3
 801217a:	683b      	ldr	r3, [r7, #0]
 801217c:	8b1b      	ldrh	r3, [r3, #24]
 801217e:	4618      	mov	r0, r3
 8012180:	f7ee f9f8 	bl	8000574 <__aeabi_i2d>
 8012184:	f04f 0200 	mov.w	r2, #0
 8012188:	4b51      	ldr	r3, [pc, #324]	@ (80122d0 <MOT_goSla+0x1058>)
 801218a:	f7ee fa5d 	bl	8000648 <__aeabi_dmul>
 801218e:	4602      	mov	r2, r0
 8012190:	460b      	mov	r3, r1
 8012192:	4650      	mov	r0, sl
 8012194:	4659      	mov	r1, fp
 8012196:	f7ee f8a1 	bl	80002dc <__adddf3>
 801219a:	4602      	mov	r2, r0
 801219c:	460b      	mov	r3, r1
 801219e:	4640      	mov	r0, r8
 80121a0:	4649      	mov	r1, r9
 80121a2:	f7ee fa51 	bl	8000648 <__aeabi_dmul>
 80121a6:	4602      	mov	r2, r0
 80121a8:	460b      	mov	r3, r1
 80121aa:	4610      	mov	r0, r2
 80121ac:	4619      	mov	r1, r3
 80121ae:	a346      	add	r3, pc, #280	@ (adr r3, 80122c8 <MOT_goSla+0x1050>)
 80121b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121b4:	f7ee fa48 	bl	8000648 <__aeabi_dmul>
 80121b8:	4602      	mov	r2, r0
 80121ba:	460b      	mov	r3, r1
 80121bc:	4620      	mov	r0, r4
 80121be:	4629      	mov	r1, r5
 80121c0:	f7ee f88c 	bl	80002dc <__adddf3>
 80121c4:	4602      	mov	r2, r0
 80121c6:	460b      	mov	r3, r1
 80121c8:	4610      	mov	r0, r2
 80121ca:	4619      	mov	r1, r3
 80121cc:	f7ee fd34 	bl	8000c38 <__aeabi_d2f>
 80121d0:	4603      	mov	r3, r0
 80121d2:	62bb      	str	r3, [r7, #40]	@ 0x28
//	st_data.f_ctrl_accAngleS		= st_info.f_mot_accAngleS3;		// 
	st_data.f_ctrl_jerkAngle	= 0;
 80121d4:	f04f 0300 	mov.w	r3, #0
 80121d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	st_data.f_ctrl_nowAccAngle		= st_info.f_mot_trgtAccAngle3;
 80121da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80121de:	633b      	str	r3, [r7, #48]	@ 0x30
	st_data.f_ctrl_trgtAccAngle		= st_info.f_mot_trgtAccAngle3;
 80121e0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80121e4:	637b      	str	r3, [r7, #52]	@ 0x34
	st_data.f_ctrl_nowAngleS		= st_info.f_mot_trgtAngleS - st_info.f_mot_accAnglejerk_v;		// 
 80121e6:	ed97 7a2f 	vldr	s14, [r7, #188]	@ 0xbc
 80121ea:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 80121ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80121f2:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	st_data.f_ctrl_trgtAngleS		= st_info.f_mot_accAnglejerk_v;				// 
 80121f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80121fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
	st_data.f_ctrl_nowAngle			= st_info.f_mot_angle1_2+st_info.f_mot_l3_decanglejerk;		// 
 80121fc:	ed97 7a33 	vldr	s14, [r7, #204]	@ 0xcc
 8012200:	edd7 7a37 	vldr	s15, [r7, #220]	@ 0xdc
 8012204:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012208:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	st_data.f_ctrl_angle			= st_info.f_mot_angle - st_info.f_mot_l3_accanglejerk;			// 
 801220c:	ed97 7a31 	vldr	s14, [r7, #196]	@ 0xc4
 8012210:	edd7 7a39 	vldr	s15, [r7, #228]	@ 0xe4
 8012214:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012218:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	st_data.f_ctrl_time			= p_sla->us_sla_accAngvelTime * 0.001;			// [msec]  [sec]
 801221c:	683b      	ldr	r3, [r7, #0]
 801221e:	8b5b      	ldrh	r3, [r3, #26]
 8012220:	4618      	mov	r0, r3
 8012222:	f7ee f9a7 	bl	8000574 <__aeabi_i2d>
 8012226:	a328      	add	r3, pc, #160	@ (adr r3, 80122c8 <MOT_goSla+0x1050>)
 8012228:	e9d3 2300 	ldrd	r2, r3, [r3]
 801222c:	f7ee fa0c 	bl	8000648 <__aeabi_dmul>
 8012230:	4602      	mov	r2, r0
 8012232:	460b      	mov	r3, r1
 8012234:	4610      	mov	r0, r2
 8012236:	4619      	mov	r1, r3
 8012238:	f7ee fcfe 	bl	8000c38 <__aeabi_d2f>
 801223c:	4603      	mov	r3, r0
 801223e:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// 
 8012240:	f107 0308 	add.w	r3, r7, #8
 8012244:	4618      	mov	r0, r3
 8012246:	f7f4 fa73 	bl	8006730 <CTRL_setData>
//	LED = LED_ALL_ON;
//	printf("jerkconst angle%.5f, dist%.5f\n\r",st_info.f_mot_angle - st_info.f_mot_l3_accanglejerk,st_data.f_ctrl_dist);
	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 801224a:	79fb      	ldrb	r3, [r7, #7]
 801224c:	f003 0301 	and.w	r3, r3, #1
 8012250:	b2db      	uxtb	r3, r3
 8012252:	2b00      	cmp	r3, #0
 8012254:	d13e      	bne.n	80122d4 <MOT_goSla+0x105c>
		while( ( Get_NowAngle() > (st_info.f_mot_angle - st_info.f_mot_l3_accanglejerk) ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 8012256:	e00d      	b.n	8012274 <MOT_goSla+0xffc>
			if( SYS_isOutOfCtrl() == TRUE ){
 8012258:	f7f7 fa52 	bl	8009700 <SYS_isOutOfCtrl>
 801225c:	4603      	mov	r3, r0
 801225e:	2b00      	cmp	r3, #0
 8012260:	d008      	beq.n	8012274 <MOT_goSla+0xffc>
				CTRL_stop();
 8012262:	f7f4 f967 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8012266:	2000      	movs	r0, #0
 8012268:	f7f7 fa7c 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 801226c:	2001      	movs	r0, #1
 801226e:	f7f7 fa79 	bl	8009764 <DCM_brakeMot>
				break;
 8012272:	e049      	b.n	8012308 <MOT_goSla+0x1090>
		while( ( Get_NowAngle() > (st_info.f_mot_angle - st_info.f_mot_l3_accanglejerk) ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 8012274:	f7f4 f8f6 	bl	8006464 <Get_NowAngle>
 8012278:	eef0 6a40 	vmov.f32	s13, s0
 801227c:	ed97 7a31 	vldr	s14, [r7, #196]	@ 0xc4
 8012280:	edd7 7a39 	vldr	s15, [r7, #228]	@ 0xe4
 8012284:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012288:	eef4 6ae7 	vcmpe.f32	s13, s15
 801228c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012290:	dd3a      	ble.n	8012308 <MOT_goSla+0x1090>
 8012292:	f7f4 f89f 	bl	80063d4 <Get_NowDist>
 8012296:	eeb0 7a40 	vmov.f32	s14, s0
 801229a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 801229e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80122a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122a6:	d4d7      	bmi.n	8012258 <MOT_goSla+0xfe0>
 80122a8:	e02e      	b.n	8012308 <MOT_goSla+0x1090>

		}
	}
	else{
		while( ( Get_NowAngle() < (st_info.f_mot_angle - st_info.f_mot_l3_accanglejerk) ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 80122aa:	f7f7 fa29 	bl	8009700 <SYS_isOutOfCtrl>
 80122ae:	4603      	mov	r3, r0
 80122b0:	2b00      	cmp	r3, #0
 80122b2:	d00f      	beq.n	80122d4 <MOT_goSla+0x105c>
				CTRL_stop();
 80122b4:	f7f4 f93e 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80122b8:	2000      	movs	r0, #0
 80122ba:	f7f7 fa53 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80122be:	2001      	movs	r0, #1
 80122c0:	f7f7 fa50 	bl	8009764 <DCM_brakeMot>
				break;
 80122c4:	e020      	b.n	8012308 <MOT_goSla+0x1090>
 80122c6:	bf00      	nop
 80122c8:	d2f1a9fc 	.word	0xd2f1a9fc
 80122cc:	3f50624d 	.word	0x3f50624d
 80122d0:	40080000 	.word	0x40080000
		while( ( Get_NowAngle() < (st_info.f_mot_angle - st_info.f_mot_l3_accanglejerk) ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 80122d4:	f7f4 f8c6 	bl	8006464 <Get_NowAngle>
 80122d8:	eef0 6a40 	vmov.f32	s13, s0
 80122dc:	ed97 7a31 	vldr	s14, [r7, #196]	@ 0xc4
 80122e0:	edd7 7a39 	vldr	s15, [r7, #228]	@ 0xe4
 80122e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80122e8:	eef4 6ae7 	vcmpe.f32	s13, s15
 80122ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122f0:	d50a      	bpl.n	8012308 <MOT_goSla+0x1090>
 80122f2:	f7f4 f86f 	bl	80063d4 <Get_NowDist>
 80122f6:	eeb0 7a40 	vmov.f32	s14, s0
 80122fa:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80122fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012306:	d4d0      	bmi.n	80122aa <MOT_goSla+0x1032>

		}
	}

	//dec jerk
	st_data.en_ctrl_type			= CTRL_DEC_SLA;
 8012308:	230d      	movs	r3, #13
 801230a:	723b      	strb	r3, [r7, #8]
	st_data.f_ctrl_jerk			= 0;
 801230c:	f04f 0300 	mov.w	r3, #0
 8012310:	613b      	str	r3, [r7, #16]
	st_data.f_ctrl_trgtAcc		= 0;						// 
 8012312:	f04f 0300 	mov.w	r3, #0
 8012316:	61bb      	str	r3, [r7, #24]
	st_data.f_ctrl_nowAcc		= 0;
 8012318:	f04f 0300 	mov.w	r3, #0
 801231c:	617b      	str	r3, [r7, #20]
	st_data.f_ctrl_now			= st_info.f_mot_now;			// 
 801231e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012320:	61fb      	str	r3, [r7, #28]
	st_data.f_ctrl_trgt			= st_info.f_mot_now;			// 
 8012322:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012324:	623b      	str	r3, [r7, #32]
	st_data.f_ctrl_nowDist		= f_entryLen + st_info.f_mot_now * ( p_sla->us_sla_constAngvelTime + p_sla->us_sla_accAngvelTime*2.0 + p_sla->us_sla_jerkAngaccTime*3.0)* 0.001;
 8012326:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 801232a:	f7ee f935 	bl	8000598 <__aeabi_f2d>
 801232e:	4604      	mov	r4, r0
 8012330:	460d      	mov	r5, r1
 8012332:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012334:	4618      	mov	r0, r3
 8012336:	f7ee f92f 	bl	8000598 <__aeabi_f2d>
 801233a:	4680      	mov	r8, r0
 801233c:	4689      	mov	r9, r1
 801233e:	683b      	ldr	r3, [r7, #0]
 8012340:	8b9b      	ldrh	r3, [r3, #28]
 8012342:	4618      	mov	r0, r3
 8012344:	f7ee f916 	bl	8000574 <__aeabi_i2d>
 8012348:	4682      	mov	sl, r0
 801234a:	468b      	mov	fp, r1
 801234c:	683b      	ldr	r3, [r7, #0]
 801234e:	8b5b      	ldrh	r3, [r3, #26]
 8012350:	4618      	mov	r0, r3
 8012352:	f7ee f90f 	bl	8000574 <__aeabi_i2d>
 8012356:	4602      	mov	r2, r0
 8012358:	460b      	mov	r3, r1
 801235a:	f7ed ffbf 	bl	80002dc <__adddf3>
 801235e:	4602      	mov	r2, r0
 8012360:	460b      	mov	r3, r1
 8012362:	4650      	mov	r0, sl
 8012364:	4659      	mov	r1, fp
 8012366:	f7ed ffb9 	bl	80002dc <__adddf3>
 801236a:	4602      	mov	r2, r0
 801236c:	460b      	mov	r3, r1
 801236e:	4692      	mov	sl, r2
 8012370:	469b      	mov	fp, r3
 8012372:	683b      	ldr	r3, [r7, #0]
 8012374:	8b1b      	ldrh	r3, [r3, #24]
 8012376:	4618      	mov	r0, r3
 8012378:	f7ee f8fc 	bl	8000574 <__aeabi_i2d>
 801237c:	f04f 0200 	mov.w	r2, #0
 8012380:	4b73      	ldr	r3, [pc, #460]	@ (8012550 <MOT_goSla+0x12d8>)
 8012382:	f7ee f961 	bl	8000648 <__aeabi_dmul>
 8012386:	4602      	mov	r2, r0
 8012388:	460b      	mov	r3, r1
 801238a:	4650      	mov	r0, sl
 801238c:	4659      	mov	r1, fp
 801238e:	f7ed ffa5 	bl	80002dc <__adddf3>
 8012392:	4602      	mov	r2, r0
 8012394:	460b      	mov	r3, r1
 8012396:	4640      	mov	r0, r8
 8012398:	4649      	mov	r1, r9
 801239a:	f7ee f955 	bl	8000648 <__aeabi_dmul>
 801239e:	4602      	mov	r2, r0
 80123a0:	460b      	mov	r3, r1
 80123a2:	4610      	mov	r0, r2
 80123a4:	4619      	mov	r1, r3
 80123a6:	a368      	add	r3, pc, #416	@ (adr r3, 8012548 <MOT_goSla+0x12d0>)
 80123a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123ac:	f7ee f94c 	bl	8000648 <__aeabi_dmul>
 80123b0:	4602      	mov	r2, r0
 80123b2:	460b      	mov	r3, r1
 80123b4:	4620      	mov	r0, r4
 80123b6:	4629      	mov	r1, r5
 80123b8:	f7ed ff90 	bl	80002dc <__adddf3>
 80123bc:	4602      	mov	r2, r0
 80123be:	460b      	mov	r3, r1
 80123c0:	4610      	mov	r0, r2
 80123c2:	4619      	mov	r1, r3
 80123c4:	f7ee fc38 	bl	8000c38 <__aeabi_d2f>
 80123c8:	4603      	mov	r3, r0
 80123ca:	627b      	str	r3, [r7, #36]	@ 0x24
	st_data.f_ctrl_dist			= f_entryLen + st_info.f_mot_now * ( p_sla->us_sla_constAngvelTime + p_sla->us_sla_accAngvelTime*2.0 + p_sla->us_sla_jerkAngaccTime*4.0)* 0.001;		// 
 80123cc:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 80123d0:	f7ee f8e2 	bl	8000598 <__aeabi_f2d>
 80123d4:	4604      	mov	r4, r0
 80123d6:	460d      	mov	r5, r1
 80123d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80123da:	4618      	mov	r0, r3
 80123dc:	f7ee f8dc 	bl	8000598 <__aeabi_f2d>
 80123e0:	4680      	mov	r8, r0
 80123e2:	4689      	mov	r9, r1
 80123e4:	683b      	ldr	r3, [r7, #0]
 80123e6:	8b9b      	ldrh	r3, [r3, #28]
 80123e8:	4618      	mov	r0, r3
 80123ea:	f7ee f8c3 	bl	8000574 <__aeabi_i2d>
 80123ee:	4682      	mov	sl, r0
 80123f0:	468b      	mov	fp, r1
 80123f2:	683b      	ldr	r3, [r7, #0]
 80123f4:	8b5b      	ldrh	r3, [r3, #26]
 80123f6:	4618      	mov	r0, r3
 80123f8:	f7ee f8bc 	bl	8000574 <__aeabi_i2d>
 80123fc:	4602      	mov	r2, r0
 80123fe:	460b      	mov	r3, r1
 8012400:	f7ed ff6c 	bl	80002dc <__adddf3>
 8012404:	4602      	mov	r2, r0
 8012406:	460b      	mov	r3, r1
 8012408:	4650      	mov	r0, sl
 801240a:	4659      	mov	r1, fp
 801240c:	f7ed ff66 	bl	80002dc <__adddf3>
 8012410:	4602      	mov	r2, r0
 8012412:	460b      	mov	r3, r1
 8012414:	4692      	mov	sl, r2
 8012416:	469b      	mov	fp, r3
 8012418:	683b      	ldr	r3, [r7, #0]
 801241a:	8b1b      	ldrh	r3, [r3, #24]
 801241c:	4618      	mov	r0, r3
 801241e:	f7ee f8a9 	bl	8000574 <__aeabi_i2d>
 8012422:	f04f 0200 	mov.w	r2, #0
 8012426:	4b4b      	ldr	r3, [pc, #300]	@ (8012554 <MOT_goSla+0x12dc>)
 8012428:	f7ee f90e 	bl	8000648 <__aeabi_dmul>
 801242c:	4602      	mov	r2, r0
 801242e:	460b      	mov	r3, r1
 8012430:	4650      	mov	r0, sl
 8012432:	4659      	mov	r1, fp
 8012434:	f7ed ff52 	bl	80002dc <__adddf3>
 8012438:	4602      	mov	r2, r0
 801243a:	460b      	mov	r3, r1
 801243c:	4640      	mov	r0, r8
 801243e:	4649      	mov	r1, r9
 8012440:	f7ee f902 	bl	8000648 <__aeabi_dmul>
 8012444:	4602      	mov	r2, r0
 8012446:	460b      	mov	r3, r1
 8012448:	4610      	mov	r0, r2
 801244a:	4619      	mov	r1, r3
 801244c:	a33e      	add	r3, pc, #248	@ (adr r3, 8012548 <MOT_goSla+0x12d0>)
 801244e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012452:	f7ee f8f9 	bl	8000648 <__aeabi_dmul>
 8012456:	4602      	mov	r2, r0
 8012458:	460b      	mov	r3, r1
 801245a:	4620      	mov	r0, r4
 801245c:	4629      	mov	r1, r5
 801245e:	f7ed ff3d 	bl	80002dc <__adddf3>
 8012462:	4602      	mov	r2, r0
 8012464:	460b      	mov	r3, r1
 8012466:	4610      	mov	r0, r2
 8012468:	4619      	mov	r1, r3
 801246a:	f7ee fbe5 	bl	8000c38 <__aeabi_d2f>
 801246e:	4603      	mov	r3, r0
 8012470:	62bb      	str	r3, [r7, #40]	@ 0x28
//	st_data.f_ctrl_accAngleS		= st_info.f_mot_accAngleS3;		// 
	st_data.f_ctrl_jerkAngle	= st_info.f_mot_jerkAngle;
 8012472:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012476:	62fb      	str	r3, [r7, #44]	@ 0x2c
	st_data.f_ctrl_nowAccAngle		= st_info.f_mot_trgtAccAngle3;
 8012478:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801247c:	633b      	str	r3, [r7, #48]	@ 0x30
	st_data.f_ctrl_trgtAccAngle		= 0;
 801247e:	f04f 0300 	mov.w	r3, #0
 8012482:	637b      	str	r3, [r7, #52]	@ 0x34
	st_data.f_ctrl_nowAngleS		= st_info.f_mot_accAnglejerk_v;		// 
 8012484:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8012488:	63bb      	str	r3, [r7, #56]	@ 0x38
	st_data.f_ctrl_trgtAngleS		= 0;				// 
 801248a:	f04f 0300 	mov.w	r3, #0
 801248e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	st_data.f_ctrl_nowAngle			= st_info.f_mot_angle - st_info.f_mot_l3_accanglejerk;		// 
 8012490:	ed97 7a31 	vldr	s14, [r7, #196]	@ 0xc4
 8012494:	edd7 7a39 	vldr	s15, [r7, #228]	@ 0xe4
 8012498:	ee77 7a67 	vsub.f32	s15, s14, s15
 801249c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	st_data.f_ctrl_angle			= st_info.f_mot_angle;			// 
 80124a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80124a4:	647b      	str	r3, [r7, #68]	@ 0x44
	st_data.f_ctrl_time			= p_sla->us_sla_jerkAngaccTime * 0.001;			// [msec]  [sec]
 80124a6:	683b      	ldr	r3, [r7, #0]
 80124a8:	8b1b      	ldrh	r3, [r3, #24]
 80124aa:	4618      	mov	r0, r3
 80124ac:	f7ee f862 	bl	8000574 <__aeabi_i2d>
 80124b0:	a325      	add	r3, pc, #148	@ (adr r3, 8012548 <MOT_goSla+0x12d0>)
 80124b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124b6:	f7ee f8c7 	bl	8000648 <__aeabi_dmul>
 80124ba:	4602      	mov	r2, r0
 80124bc:	460b      	mov	r3, r1
 80124be:	4610      	mov	r0, r2
 80124c0:	4619      	mov	r1, r3
 80124c2:	f7ee fbb9 	bl	8000c38 <__aeabi_d2f>
 80124c6:	4603      	mov	r3, r0
 80124c8:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// 
 80124ca:	f107 0308 	add.w	r3, r7, #8
 80124ce:	4618      	mov	r0, r3
 80124d0:	f7f4 f92e 	bl	8006730 <CTRL_setData>
//	LED = LED_ALL_ON;
//	printf("jerkdec angle%.5f, dist%.5f\n\r",st_info.f_mot_angle,st_data.f_ctrl_dist);
	if( IS_R_SLA( en_type ) == TRUE ) {		// -
 80124d4:	79fb      	ldrb	r3, [r7, #7]
 80124d6:	f003 0301 	and.w	r3, r3, #1
 80124da:	b2db      	uxtb	r3, r3
 80124dc:	2b00      	cmp	r3, #0
 80124de:	d13b      	bne.n	8012558 <MOT_goSla+0x12e0>
		while( ( Get_NowAngle() > st_info.f_mot_angle ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 80124e0:	e00d      	b.n	80124fe <MOT_goSla+0x1286>
			if( SYS_isOutOfCtrl() == TRUE ){
 80124e2:	f7f7 f90d 	bl	8009700 <SYS_isOutOfCtrl>
 80124e6:	4603      	mov	r3, r0
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d008      	beq.n	80124fe <MOT_goSla+0x1286>
				CTRL_stop();
 80124ec:	f7f4 f822 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80124f0:	2000      	movs	r0, #0
 80124f2:	f7f7 f937 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80124f6:	2001      	movs	r0, #1
 80124f8:	f7f7 f934 	bl	8009764 <DCM_brakeMot>
				break;
 80124fc:	e042      	b.n	8012584 <MOT_goSla+0x130c>
		while( ( Get_NowAngle() > st_info.f_mot_angle ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 80124fe:	f7f3 ffb1 	bl	8006464 <Get_NowAngle>
 8012502:	eeb0 7a40 	vmov.f32	s14, s0
 8012506:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 801250a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801250e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012512:	dd37      	ble.n	8012584 <MOT_goSla+0x130c>
 8012514:	f7f3 ff5e 	bl	80063d4 <Get_NowDist>
 8012518:	eeb0 7a40 	vmov.f32	s14, s0
 801251c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8012520:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012528:	d4db      	bmi.n	80124e2 <MOT_goSla+0x126a>
 801252a:	e02b      	b.n	8012584 <MOT_goSla+0x130c>

		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_mot_angle ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
			if( SYS_isOutOfCtrl() == TRUE ){
 801252c:	f7f7 f8e8 	bl	8009700 <SYS_isOutOfCtrl>
 8012530:	4603      	mov	r3, r0
 8012532:	2b00      	cmp	r3, #0
 8012534:	d010      	beq.n	8012558 <MOT_goSla+0x12e0>
				CTRL_stop();
 8012536:	f7f3 fffd 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 801253a:	2000      	movs	r0, #0
 801253c:	f7f7 f912 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8012540:	2001      	movs	r0, #1
 8012542:	f7f7 f90f 	bl	8009764 <DCM_brakeMot>
				break;
 8012546:	e01d      	b.n	8012584 <MOT_goSla+0x130c>
 8012548:	d2f1a9fc 	.word	0xd2f1a9fc
 801254c:	3f50624d 	.word	0x3f50624d
 8012550:	40080000 	.word	0x40080000
 8012554:	40100000 	.word	0x40100000
		while( ( Get_NowAngle() < st_info.f_mot_angle ) && ( Get_NowDist() < st_data.f_ctrl_dist ) ){			// 
 8012558:	f7f3 ff84 	bl	8006464 <Get_NowAngle>
 801255c:	eeb0 7a40 	vmov.f32	s14, s0
 8012560:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8012564:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801256c:	d50a      	bpl.n	8012584 <MOT_goSla+0x130c>
 801256e:	f7f3 ff31 	bl	80063d4 <Get_NowDist>
 8012572:	eeb0 7a40 	vmov.f32	s14, s0
 8012576:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 801257a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801257e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012582:	d4d3      	bmi.n	801252c <MOT_goSla+0x12b4>

//	LED_on(LED1);
	/* ------------------------ */
	/*  escape  */
	/* ------------------------ */
	st_data.en_ctrl_type			= CTRL_EXIT_SLA;
 8012584:	230e      	movs	r3, #14
 8012586:	723b      	strb	r3, [r7, #8]
	st_data.f_ctrl_jerk			= 0;
 8012588:	f04f 0300 	mov.w	r3, #0
 801258c:	613b      	str	r3, [r7, #16]
	st_data.f_ctrl_trgtAcc		= 0;						// 
 801258e:	f04f 0300 	mov.w	r3, #0
 8012592:	61bb      	str	r3, [r7, #24]
	st_data.f_ctrl_nowAcc		= 0;
 8012594:	f04f 0300 	mov.w	r3, #0
 8012598:	617b      	str	r3, [r7, #20]
	st_data.f_ctrl_now			= st_info.f_mot_now;			// 
 801259a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801259c:	61fb      	str	r3, [r7, #28]
	st_data.f_ctrl_trgt			= st_info.f_mot_now;			// 
 801259e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80125a0:	623b      	str	r3, [r7, #32]
	st_data.f_ctrl_nowDist		= f_entryLen + st_info.f_mot_now * ( p_sla->us_sla_constAngvelTime + p_sla->us_sla_accAngvelTime*2.0 + p_sla->us_sla_jerkAngaccTime*4.0) * 0.001;
 80125a2:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 80125a6:	f7ed fff7 	bl	8000598 <__aeabi_f2d>
 80125aa:	4604      	mov	r4, r0
 80125ac:	460d      	mov	r5, r1
 80125ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80125b0:	4618      	mov	r0, r3
 80125b2:	f7ed fff1 	bl	8000598 <__aeabi_f2d>
 80125b6:	4680      	mov	r8, r0
 80125b8:	4689      	mov	r9, r1
 80125ba:	683b      	ldr	r3, [r7, #0]
 80125bc:	8b9b      	ldrh	r3, [r3, #28]
 80125be:	4618      	mov	r0, r3
 80125c0:	f7ed ffd8 	bl	8000574 <__aeabi_i2d>
 80125c4:	4682      	mov	sl, r0
 80125c6:	468b      	mov	fp, r1
 80125c8:	683b      	ldr	r3, [r7, #0]
 80125ca:	8b5b      	ldrh	r3, [r3, #26]
 80125cc:	4618      	mov	r0, r3
 80125ce:	f7ed ffd1 	bl	8000574 <__aeabi_i2d>
 80125d2:	4602      	mov	r2, r0
 80125d4:	460b      	mov	r3, r1
 80125d6:	f7ed fe81 	bl	80002dc <__adddf3>
 80125da:	4602      	mov	r2, r0
 80125dc:	460b      	mov	r3, r1
 80125de:	4650      	mov	r0, sl
 80125e0:	4659      	mov	r1, fp
 80125e2:	f7ed fe7b 	bl	80002dc <__adddf3>
 80125e6:	4602      	mov	r2, r0
 80125e8:	460b      	mov	r3, r1
 80125ea:	4692      	mov	sl, r2
 80125ec:	469b      	mov	fp, r3
 80125ee:	683b      	ldr	r3, [r7, #0]
 80125f0:	8b1b      	ldrh	r3, [r3, #24]
 80125f2:	4618      	mov	r0, r3
 80125f4:	f7ed ffbe 	bl	8000574 <__aeabi_i2d>
 80125f8:	f04f 0200 	mov.w	r2, #0
 80125fc:	4b64      	ldr	r3, [pc, #400]	@ (8012790 <MOT_goSla+0x1518>)
 80125fe:	f7ee f823 	bl	8000648 <__aeabi_dmul>
 8012602:	4602      	mov	r2, r0
 8012604:	460b      	mov	r3, r1
 8012606:	4650      	mov	r0, sl
 8012608:	4659      	mov	r1, fp
 801260a:	f7ed fe67 	bl	80002dc <__adddf3>
 801260e:	4602      	mov	r2, r0
 8012610:	460b      	mov	r3, r1
 8012612:	4640      	mov	r0, r8
 8012614:	4649      	mov	r1, r9
 8012616:	f7ee f817 	bl	8000648 <__aeabi_dmul>
 801261a:	4602      	mov	r2, r0
 801261c:	460b      	mov	r3, r1
 801261e:	4610      	mov	r0, r2
 8012620:	4619      	mov	r1, r3
 8012622:	a359      	add	r3, pc, #356	@ (adr r3, 8012788 <MOT_goSla+0x1510>)
 8012624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012628:	f7ee f80e 	bl	8000648 <__aeabi_dmul>
 801262c:	4602      	mov	r2, r0
 801262e:	460b      	mov	r3, r1
 8012630:	4620      	mov	r0, r4
 8012632:	4629      	mov	r1, r5
 8012634:	f7ed fe52 	bl	80002dc <__adddf3>
 8012638:	4602      	mov	r2, r0
 801263a:	460b      	mov	r3, r1
 801263c:	4610      	mov	r0, r2
 801263e:	4619      	mov	r1, r3
 8012640:	f7ee fafa 	bl	8000c38 <__aeabi_d2f>
 8012644:	4603      	mov	r3, r0
 8012646:	627b      	str	r3, [r7, #36]	@ 0x24
	st_data.f_ctrl_dist			= f_escapeLen + f_entryLen + st_info.f_mot_now * ( p_sla->us_sla_constAngvelTime + p_sla->us_sla_accAngvelTime*2.0 + p_sla->us_sla_jerkAngaccTime*4.0) * 0.001;	// 
 8012648:	ed97 7a3a 	vldr	s14, [r7, #232]	@ 0xe8
 801264c:	edd7 7a3b 	vldr	s15, [r7, #236]	@ 0xec
 8012650:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012654:	ee17 0a90 	vmov	r0, s15
 8012658:	f7ed ff9e 	bl	8000598 <__aeabi_f2d>
 801265c:	4604      	mov	r4, r0
 801265e:	460d      	mov	r5, r1
 8012660:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012662:	4618      	mov	r0, r3
 8012664:	f7ed ff98 	bl	8000598 <__aeabi_f2d>
 8012668:	4680      	mov	r8, r0
 801266a:	4689      	mov	r9, r1
 801266c:	683b      	ldr	r3, [r7, #0]
 801266e:	8b9b      	ldrh	r3, [r3, #28]
 8012670:	4618      	mov	r0, r3
 8012672:	f7ed ff7f 	bl	8000574 <__aeabi_i2d>
 8012676:	4682      	mov	sl, r0
 8012678:	468b      	mov	fp, r1
 801267a:	683b      	ldr	r3, [r7, #0]
 801267c:	8b5b      	ldrh	r3, [r3, #26]
 801267e:	4618      	mov	r0, r3
 8012680:	f7ed ff78 	bl	8000574 <__aeabi_i2d>
 8012684:	4602      	mov	r2, r0
 8012686:	460b      	mov	r3, r1
 8012688:	f7ed fe28 	bl	80002dc <__adddf3>
 801268c:	4602      	mov	r2, r0
 801268e:	460b      	mov	r3, r1
 8012690:	4650      	mov	r0, sl
 8012692:	4659      	mov	r1, fp
 8012694:	f7ed fe22 	bl	80002dc <__adddf3>
 8012698:	4602      	mov	r2, r0
 801269a:	460b      	mov	r3, r1
 801269c:	4692      	mov	sl, r2
 801269e:	469b      	mov	fp, r3
 80126a0:	683b      	ldr	r3, [r7, #0]
 80126a2:	8b1b      	ldrh	r3, [r3, #24]
 80126a4:	4618      	mov	r0, r3
 80126a6:	f7ed ff65 	bl	8000574 <__aeabi_i2d>
 80126aa:	f04f 0200 	mov.w	r2, #0
 80126ae:	4b38      	ldr	r3, [pc, #224]	@ (8012790 <MOT_goSla+0x1518>)
 80126b0:	f7ed ffca 	bl	8000648 <__aeabi_dmul>
 80126b4:	4602      	mov	r2, r0
 80126b6:	460b      	mov	r3, r1
 80126b8:	4650      	mov	r0, sl
 80126ba:	4659      	mov	r1, fp
 80126bc:	f7ed fe0e 	bl	80002dc <__adddf3>
 80126c0:	4602      	mov	r2, r0
 80126c2:	460b      	mov	r3, r1
 80126c4:	4640      	mov	r0, r8
 80126c6:	4649      	mov	r1, r9
 80126c8:	f7ed ffbe 	bl	8000648 <__aeabi_dmul>
 80126cc:	4602      	mov	r2, r0
 80126ce:	460b      	mov	r3, r1
 80126d0:	4610      	mov	r0, r2
 80126d2:	4619      	mov	r1, r3
 80126d4:	a32c      	add	r3, pc, #176	@ (adr r3, 8012788 <MOT_goSla+0x1510>)
 80126d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126da:	f7ed ffb5 	bl	8000648 <__aeabi_dmul>
 80126de:	4602      	mov	r2, r0
 80126e0:	460b      	mov	r3, r1
 80126e2:	4620      	mov	r0, r4
 80126e4:	4629      	mov	r1, r5
 80126e6:	f7ed fdf9 	bl	80002dc <__adddf3>
 80126ea:	4602      	mov	r2, r0
 80126ec:	460b      	mov	r3, r1
 80126ee:	4610      	mov	r0, r2
 80126f0:	4619      	mov	r1, r3
 80126f2:	f7ee faa1 	bl	8000c38 <__aeabi_d2f>
 80126f6:	4603      	mov	r3, r0
 80126f8:	62bb      	str	r3, [r7, #40]	@ 0x28
//	st_data.f_ctrl_accAngleS		= 0;						// 
	st_data.f_ctrl_jerkAngle		= 0;
 80126fa:	f04f 0300 	mov.w	r3, #0
 80126fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
	st_data.f_ctrl_nowAccAngle		= 0;
 8012700:	f04f 0300 	mov.w	r3, #0
 8012704:	633b      	str	r3, [r7, #48]	@ 0x30
	st_data.f_ctrl_trgtAccAngle		= 0;
 8012706:	f04f 0300 	mov.w	r3, #0
 801270a:	637b      	str	r3, [r7, #52]	@ 0x34
	st_data.f_ctrl_nowAngleS		= 0;						// 
 801270c:	f04f 0300 	mov.w	r3, #0
 8012710:	63bb      	str	r3, [r7, #56]	@ 0x38
	st_data.f_ctrl_trgtAngleS		= 0;						// 
 8012712:	f04f 0300 	mov.w	r3, #0
 8012716:	63fb      	str	r3, [r7, #60]	@ 0x3c
	st_data.f_ctrl_nowAngle		= 0;						// 
 8012718:	f04f 0300 	mov.w	r3, #0
 801271c:	643b      	str	r3, [r7, #64]	@ 0x40
	st_data.f_ctrl_angle			= 0;						// 
 801271e:	f04f 0300 	mov.w	r3, #0
 8012722:	647b      	str	r3, [r7, #68]	@ 0x44
	st_data.f_ctrl_time 			= 0;						//  [sec]  
 8012724:	f04f 0300 	mov.w	r3, #0
 8012728:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// 
 801272a:	f107 0308 	add.w	r3, r7, #8
 801272e:	4618      	mov	r0, r3
 8012730:	f7f3 fffe 	bl	8006730 <CTRL_setData>
//	LED =LED_ALL_OFF;
	while( Get_NowDist() < ( st_data.f_ctrl_dist ) ){	// 
 8012734:	e00d      	b.n	8012752 <MOT_goSla+0x14da>
		if( SYS_isOutOfCtrl() == TRUE ){
 8012736:	f7f6 ffe3 	bl	8009700 <SYS_isOutOfCtrl>
 801273a:	4603      	mov	r3, r0
 801273c:	2b00      	cmp	r3, #0
 801273e:	d008      	beq.n	8012752 <MOT_goSla+0x14da>
			CTRL_stop();
 8012740:	f7f3 fef8 	bl	8006534 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 8012744:	2000      	movs	r0, #0
 8012746:	f7f7 f80d 	bl	8009764 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 801274a:	2001      	movs	r0, #1
 801274c:	f7f7 f80a 	bl	8009764 <DCM_brakeMot>
			break;
 8012750:	e00a      	b.n	8012768 <MOT_goSla+0x14f0>
	while( Get_NowDist() < ( st_data.f_ctrl_dist ) ){	// 
 8012752:	f7f3 fe3f 	bl	80063d4 <Get_NowDist>
 8012756:	eeb0 7a40 	vmov.f32	s14, s0
 801275a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 801275e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8012762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012766:	d4e6      	bmi.n	8012736 <MOT_goSla+0x14be>
		}				// 
	}
//	LED_off(LED1);
//	log_in(f_NowAngle);
	f_MotNowSpeed = st_info.f_mot_now;			// 
 8012768:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801276a:	4a0a      	ldr	r2, [pc, #40]	@ (8012794 <MOT_goSla+0x151c>)
 801276c:	6013      	str	r3, [r2, #0]
//	LED =LED_ALL_OFF;
	GYRO_endErrChkAngle();					// 
 801276e:	f7f7 fa63 	bl	8009c38 <GYRO_endErrChkAngle>
//	CTRL_clrNowData();
	CTRL_setNowData_Err(/*st_data.f_dist ,*/st_data.f_ctrl_angle);
 8012772:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8012776:	eeb0 0a67 	vmov.f32	s0, s15
 801277a:	f7f3 ff95 	bl	80066a8 <CTRL_setNowData_Err>

}
 801277e:	bf00      	nop
 8012780:	37f0      	adds	r7, #240	@ 0xf0
 8012782:	46bd      	mov	sp, r7
 8012784:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8012788:	d2f1a9fc 	.word	0xd2f1a9fc
 801278c:	3f50624d 	.word	0x3f50624d
 8012790:	40100000 	.word	0x40100000
 8012794:	20017bcc 	.word	0x20017bcc

08012798 <MOT_setWallEdgeType>:
		}
	}
}

void MOT_setWallEdgeType( enMOT_WALL_EDGE_TYPE en_type )
{
 8012798:	b480      	push	{r7}
 801279a:	b083      	sub	sp, #12
 801279c:	af00      	add	r7, sp, #0
 801279e:	4603      	mov	r3, r0
 80127a0:	71fb      	strb	r3, [r7, #7]
	en_WallEdge = en_type;
 80127a2:	4a06      	ldr	r2, [pc, #24]	@ (80127bc <MOT_setWallEdgeType+0x24>)
 80127a4:	79fb      	ldrb	r3, [r7, #7]
 80127a6:	7013      	strb	r3, [r2, #0]
	bl_IsWallEdge = FALSE;			// 
 80127a8:	4b05      	ldr	r3, [pc, #20]	@ (80127c0 <MOT_setWallEdgeType+0x28>)
 80127aa:	2200      	movs	r2, #0
 80127ac:	701a      	strb	r2, [r3, #0]

}
 80127ae:	bf00      	nop
 80127b0:	370c      	adds	r7, #12
 80127b2:	46bd      	mov	sp, r7
 80127b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127b8:	4770      	bx	lr
 80127ba:	bf00      	nop
 80127bc:	20017be4 	.word	0x20017be4
 80127c0:	20017be5 	.word	0x20017be5

080127c4 <MOT_getWallEdgeType>:

enMOT_WALL_EDGE_TYPE MOT_getWallEdgeType( void )
{
 80127c4:	b480      	push	{r7}
 80127c6:	af00      	add	r7, sp, #0
	return en_WallEdge;
 80127c8:	4b03      	ldr	r3, [pc, #12]	@ (80127d8 <MOT_getWallEdgeType+0x14>)
 80127ca:	781b      	ldrb	r3, [r3, #0]
}
 80127cc:	4618      	mov	r0, r3
 80127ce:	46bd      	mov	sp, r7
 80127d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127d4:	4770      	bx	lr
 80127d6:	bf00      	nop
 80127d8:	20017be4 	.word	0x20017be4

080127dc <MOT_setWallEdge>:

void MOT_setWallEdge( bool bl_val )
{
 80127dc:	b480      	push	{r7}
 80127de:	b083      	sub	sp, #12
 80127e0:	af00      	add	r7, sp, #0
 80127e2:	4603      	mov	r3, r0
 80127e4:	71fb      	strb	r3, [r7, #7]
	bl_IsWallEdge = bl_val;
 80127e6:	4a04      	ldr	r2, [pc, #16]	@ (80127f8 <MOT_setWallEdge+0x1c>)
 80127e8:	79fb      	ldrb	r3, [r7, #7]
 80127ea:	7013      	strb	r3, [r2, #0]

}
 80127ec:	bf00      	nop
 80127ee:	370c      	adds	r7, #12
 80127f0:	46bd      	mov	sp, r7
 80127f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127f6:	4770      	bx	lr
 80127f8:	20017be5 	.word	0x20017be5

080127fc <MOT_setWallEdgeDist>:

bool MOT_setWallEdgeDist( void )
{
 80127fc:	b580      	push	{r7, lr}
 80127fe:	b082      	sub	sp, #8
 8012800:	af00      	add	r7, sp, #0
	float f_addDist;

	/*  */
	if( ( bl_IsWallEdge == FALSE ) || ( en_WallEdge == MOT_WALL_EDGE_NONE ) ){		// 
 8012802:	4b1b      	ldr	r3, [pc, #108]	@ (8012870 <MOT_setWallEdgeDist+0x74>)
 8012804:	781b      	ldrb	r3, [r3, #0]
 8012806:	f083 0301 	eor.w	r3, r3, #1
 801280a:	b2db      	uxtb	r3, r3
 801280c:	2b00      	cmp	r3, #0
 801280e:	d103      	bne.n	8012818 <MOT_setWallEdgeDist+0x1c>
 8012810:	4b18      	ldr	r3, [pc, #96]	@ (8012874 <MOT_setWallEdgeDist+0x78>)
 8012812:	781b      	ldrb	r3, [r3, #0]
 8012814:	2b00      	cmp	r3, #0
 8012816:	d101      	bne.n	801281c <MOT_setWallEdgeDist+0x20>
		return FALSE;
 8012818:	2300      	movs	r3, #0
 801281a:	e024      	b.n	8012866 <MOT_setWallEdgeDist+0x6a>
	}

	f_addDist = Get_NowDist() + MOT_WALL_EDGE_DIST;		// 
 801281c:	f7f3 fdda 	bl	80063d4 <Get_NowDist>
 8012820:	eef0 7a40 	vmov.f32	s15, s0
 8012824:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8012878 <MOT_setWallEdgeDist+0x7c>
 8012828:	ee77 7a87 	vadd.f32	s15, s15, s14
 801282c:	edc7 7a01 	vstr	s15, [r7, #4]

	/*  */
	if( f_addDist > st_Info.f_mot_dist ){
 8012830:	4b12      	ldr	r3, [pc, #72]	@ (801287c <MOT_setWallEdgeDist+0x80>)
 8012832:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8012836:	ed97 7a01 	vldr	s14, [r7, #4]
 801283a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801283e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012842:	dd09      	ble.n	8012858 <MOT_setWallEdgeDist+0x5c>

		f_WallEdgeAddDist = f_addDist - st_Info.f_mot_dist;	//wall_adddist
 8012844:	4b0d      	ldr	r3, [pc, #52]	@ (801287c <MOT_setWallEdgeDist+0x80>)
 8012846:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 801284a:	ed97 7a01 	vldr	s14, [r7, #4]
 801284e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012852:	4b0b      	ldr	r3, [pc, #44]	@ (8012880 <MOT_setWallEdgeDist+0x84>)
 8012854:	edc3 7a00 	vstr	s15, [r3]
/*	if( f_addDist < st_Info.f_dist){
		st_Info.f_dist = f_addDist;
	}
*/
	/*  */
	en_WallEdge   = MOT_WALL_EDGE_NONE;		// 
 8012858:	4b06      	ldr	r3, [pc, #24]	@ (8012874 <MOT_setWallEdgeDist+0x78>)
 801285a:	2200      	movs	r2, #0
 801285c:	701a      	strb	r2, [r3, #0]
	bl_IsWallEdge = FALSE;					// 
 801285e:	4b04      	ldr	r3, [pc, #16]	@ (8012870 <MOT_setWallEdgeDist+0x74>)
 8012860:	2200      	movs	r2, #0
 8012862:	701a      	strb	r2, [r3, #0]
	return TRUE;
 8012864:	2301      	movs	r3, #1
}
 8012866:	4618      	mov	r0, r3
 8012868:	3708      	adds	r7, #8
 801286a:	46bd      	mov	sp, r7
 801286c:	bd80      	pop	{r7, pc}
 801286e:	bf00      	nop
 8012870:	20017be5 	.word	0x20017be5
 8012874:	20017be4 	.word	0x20017be4
 8012878:	3cf9db23 	.word	0x3cf9db23
 801287c:	20017b2c 	.word	0x20017b2c
 8012880:	20017be8 	.word	0x20017be8

08012884 <MOT_setWallEdgeDist_LoopWait>:
bool MOT_setWallEdgeDist_LoopWait( void )
{
 8012884:	b480      	push	{r7}
 8012886:	af00      	add	r7, sp, #0
//	SetLED(0x11);
	/*  */
	if( bl_IsWallEdge == FALSE ){		// 
 8012888:	4b08      	ldr	r3, [pc, #32]	@ (80128ac <MOT_setWallEdgeDist_LoopWait+0x28>)
 801288a:	781b      	ldrb	r3, [r3, #0]
 801288c:	f083 0301 	eor.w	r3, r3, #1
 8012890:	b2db      	uxtb	r3, r3
 8012892:	2b00      	cmp	r3, #0
 8012894:	d001      	beq.n	801289a <MOT_setWallEdgeDist_LoopWait+0x16>

		return FALSE;
 8012896:	2300      	movs	r3, #0
 8012898:	e003      	b.n	80128a2 <MOT_setWallEdgeDist_LoopWait+0x1e>
	}

	f_WallEdgeAddDist = MOT_WALL_EDGE_DIST;		// 
 801289a:	4b05      	ldr	r3, [pc, #20]	@ (80128b0 <MOT_setWallEdgeDist_LoopWait+0x2c>)
 801289c:	4a05      	ldr	r2, [pc, #20]	@ (80128b4 <MOT_setWallEdgeDist_LoopWait+0x30>)
 801289e:	601a      	str	r2, [r3, #0]

	return TRUE;
 80128a0:	2301      	movs	r3, #1
}
 80128a2:	4618      	mov	r0, r3
 80128a4:	46bd      	mov	sp, r7
 80128a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128aa:	4770      	bx	lr
 80128ac:	20017be5 	.word	0x20017be5
 80128b0:	20017be8 	.word	0x20017be8
 80128b4:	3cf9db23 	.word	0x3cf9db23

080128b8 <DIST_Front_Wall_correction>:

void DIST_Front_Wall_correction(void)
{
 80128b8:	b580      	push	{r7, lr}
 80128ba:	b0b8      	sub	sp, #224	@ 0xe0
 80128bc:	af00      	add	r7, sp, #0
	stMOT_DATA	st_info;	//
	stCTRL_DATA	st_data;	//

	GYRO_staErrChkAngle();			// 
 80128be:	f7f7 f9a9 	bl	8009c14 <GYRO_staErrChkAngle>
	
	st_data.en_ctrl_type			= CTRL_FRONT_WALL;
 80128c2:	230f      	movs	r3, #15
 80128c4:	703b      	strb	r3, [r7, #0]
	st_data.f_ctrl_jerk			= 0;
 80128c6:	f04f 0300 	mov.w	r3, #0
 80128ca:	60bb      	str	r3, [r7, #8]
	st_data.f_ctrl_trgtAcc		= 0;						// 
 80128cc:	f04f 0300 	mov.w	r3, #0
 80128d0:	613b      	str	r3, [r7, #16]
	st_data.f_ctrl_nowAcc		= 0;
 80128d2:	f04f 0300 	mov.w	r3, #0
 80128d6:	60fb      	str	r3, [r7, #12]
	st_data.f_ctrl_now			= 0;						// 
 80128d8:	f04f 0300 	mov.w	r3, #0
 80128dc:	617b      	str	r3, [r7, #20]
	st_data.f_ctrl_trgt			= 0;						// 
 80128de:	f04f 0300 	mov.w	r3, #0
 80128e2:	61bb      	str	r3, [r7, #24]
	st_data.f_ctrl_nowDist		= 0;						// 
 80128e4:	f04f 0300 	mov.w	r3, #0
 80128e8:	61fb      	str	r3, [r7, #28]
	st_data.f_ctrl_dist			= 0;						// 
 80128ea:	f04f 0300 	mov.w	r3, #0
 80128ee:	623b      	str	r3, [r7, #32]
//	st_data.f_ctrl_accAngleS		= 0;		// 
	st_data.f_ctrl_nowAccAngle		= 0;
 80128f0:	f04f 0300 	mov.w	r3, #0
 80128f4:	62bb      	str	r3, [r7, #40]	@ 0x28
	st_data.f_ctrl_trgtAccAngle		= 0;
 80128f6:	f04f 0300 	mov.w	r3, #0
 80128fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	st_data.f_ctrl_nowAngleS		= 0;						// 
 80128fc:	f04f 0300 	mov.w	r3, #0
 8012900:	633b      	str	r3, [r7, #48]	@ 0x30
	st_data.f_ctrl_trgtAngleS		= 0;		// 
 8012902:	f04f 0300 	mov.w	r3, #0
 8012906:	637b      	str	r3, [r7, #52]	@ 0x34
	st_data.f_ctrl_nowAngle		= 0;						// 
 8012908:	f04f 0300 	mov.w	r3, #0
 801290c:	63bb      	str	r3, [r7, #56]	@ 0x38
	st_data.f_ctrl_angle			= 0;			// 
 801290e:	f04f 0300 	mov.w	r3, #0
 8012912:	63fb      	str	r3, [r7, #60]	@ 0x3c
	st_data.f_ctrl_time 			= 0;						//  [sec]  
 8012914:	f04f 0300 	mov.w	r3, #0
 8012918:	607b      	str	r3, [r7, #4]
	CTRL_clrData();										// /
 801291a:	f7f3 fe1b 	bl	8006554 <CTRL_clrData>
	CTRL_setData( &st_data );							// 
 801291e:	463b      	mov	r3, r7
 8012920:	4618      	mov	r0, r3
 8012922:	f7f3 ff05 	bl	8006730 <CTRL_setData>
	DCM_staMotAll();									// ON
 8012926:	f7f6 ff41 	bl	80097ac <DCM_staMotAll>
	while((DIST_getNowVal( DIST_SEN_R_FRONT )>(R_FRONT_REF+FRONT_WALL_MINUS+30))||(DIST_getNowVal( DIST_SEN_R_FRONT )<(R_FRONT_REF+FRONT_WALL_MINUS-30))
 801292a:	e00f      	b.n	801294c <DIST_Front_Wall_correction+0x94>
		||(DIST_getNowVal( DIST_SEN_L_FRONT )>(L_FRONT_REF+FRONT_WALL_MINUS+30))||(DIST_getNowVal( DIST_SEN_L_FRONT )<(L_FRONT_REF+FRONT_WALL_MINUS-30))){
			if(EscapeWait > 0.8)break;
 801292c:	4b2a      	ldr	r3, [pc, #168]	@ (80129d8 <DIST_Front_Wall_correction+0x120>)
 801292e:	681b      	ldr	r3, [r3, #0]
 8012930:	4618      	mov	r0, r3
 8012932:	f7ed fe31 	bl	8000598 <__aeabi_f2d>
 8012936:	a326      	add	r3, pc, #152	@ (adr r3, 80129d0 <DIST_Front_Wall_correction+0x118>)
 8012938:	e9d3 2300 	ldrd	r2, r3, [r3]
 801293c:	f7ee f914 	bl	8000b68 <__aeabi_dcmpgt>
 8012940:	4603      	mov	r3, r0
 8012942:	2b00      	cmp	r3, #0
 8012944:	d123      	bne.n	801298e <DIST_Front_Wall_correction+0xd6>
			LL_mDelay(10);//volatile
 8012946:	200a      	movs	r0, #10
 8012948:	f009 f8aa 	bl	801baa0 <LL_mDelay>
	while((DIST_getNowVal( DIST_SEN_R_FRONT )>(R_FRONT_REF+FRONT_WALL_MINUS+30))||(DIST_getNowVal( DIST_SEN_R_FRONT )<(R_FRONT_REF+FRONT_WALL_MINUS-30))
 801294c:	2000      	movs	r0, #0
 801294e:	f000 f93f 	bl	8012bd0 <DIST_getNowVal>
 8012952:	4603      	mov	r3, r0
		||(DIST_getNowVal( DIST_SEN_L_FRONT )>(L_FRONT_REF+FRONT_WALL_MINUS+30))||(DIST_getNowVal( DIST_SEN_L_FRONT )<(L_FRONT_REF+FRONT_WALL_MINUS-30))){
 8012954:	f5b3 7f47 	cmp.w	r3, #796	@ 0x31c
 8012958:	dae8      	bge.n	801292c <DIST_Front_Wall_correction+0x74>
	while((DIST_getNowVal( DIST_SEN_R_FRONT )>(R_FRONT_REF+FRONT_WALL_MINUS+30))||(DIST_getNowVal( DIST_SEN_R_FRONT )<(R_FRONT_REF+FRONT_WALL_MINUS-30))
 801295a:	2000      	movs	r0, #0
 801295c:	f000 f938 	bl	8012bd0 <DIST_getNowVal>
 8012960:	4603      	mov	r3, r0
 8012962:	461a      	mov	r2, r3
 8012964:	f240 23de 	movw	r3, #734	@ 0x2de
 8012968:	429a      	cmp	r2, r3
 801296a:	dddf      	ble.n	801292c <DIST_Front_Wall_correction+0x74>
		||(DIST_getNowVal( DIST_SEN_L_FRONT )>(L_FRONT_REF+FRONT_WALL_MINUS+30))||(DIST_getNowVal( DIST_SEN_L_FRONT )<(L_FRONT_REF+FRONT_WALL_MINUS-30))){
 801296c:	2001      	movs	r0, #1
 801296e:	f000 f92f 	bl	8012bd0 <DIST_getNowVal>
 8012972:	4603      	mov	r3, r0
 8012974:	461a      	mov	r2, r3
 8012976:	f240 3339 	movw	r3, #825	@ 0x339
 801297a:	429a      	cmp	r2, r3
 801297c:	dcd6      	bgt.n	801292c <DIST_Front_Wall_correction+0x74>
 801297e:	2001      	movs	r0, #1
 8012980:	f000 f926 	bl	8012bd0 <DIST_getNowVal>
 8012984:	4603      	mov	r3, r0
 8012986:	f5b3 7f3f 	cmp.w	r3, #764	@ 0x2fc
 801298a:	ddcf      	ble.n	801292c <DIST_Front_Wall_correction+0x74>
 801298c:	e000      	b.n	8012990 <DIST_Front_Wall_correction+0xd8>
			if(EscapeWait > 0.8)break;
 801298e:	bf00      	nop
	}
	LL_mDelay(50);
 8012990:	2032      	movs	r0, #50	@ 0x32
 8012992:	f009 f885 	bl	801baa0 <LL_mDelay>
	CTRL_stop();			// 
 8012996:	f7f3 fdcd 	bl	8006534 <CTRL_stop>
	DCM_brakeMot( DCM_R );		// 
 801299a:	2000      	movs	r0, #0
 801299c:	f7f6 fee2 	bl	8009764 <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 80129a0:	2001      	movs	r0, #1
 80129a2:	f7f6 fedf 	bl	8009764 <DCM_brakeMot>
	GYRO_endErrChkAngle();					// 
 80129a6:	f7f7 f947 	bl	8009c38 <GYRO_endErrChkAngle>
	LL_mDelay(100);
 80129aa:	2064      	movs	r0, #100	@ 0x64
 80129ac:	f009 f878 	bl	801baa0 <LL_mDelay>
	f_MotNowSpeed = 0.0f;		//
 80129b0:	4b0a      	ldr	r3, [pc, #40]	@ (80129dc <DIST_Front_Wall_correction+0x124>)
 80129b2:	f04f 0200 	mov.w	r2, #0
 80129b6:	601a      	str	r2, [r3, #0]

	CTRL_clrNowData();
 80129b8:	f7f3 fe3c 	bl	8006634 <CTRL_clrNowData>
	CTRL_clrAngleErrSum();
 80129bc:	f7f3 fe12 	bl	80065e4 <CTRL_clrAngleErrSum>
	CTRL_clrSpeedErrSum();
 80129c0:	f7f3 fe24 	bl	800660c <CTRL_clrSpeedErrSum>
}
 80129c4:	bf00      	nop
 80129c6:	37e0      	adds	r7, #224	@ 0xe0
 80129c8:	46bd      	mov	sp, r7
 80129ca:	bd80      	pop	{r7, pc}
 80129cc:	f3af 8000 	nop.w
 80129d0:	9999999a 	.word	0x9999999a
 80129d4:	3fe99999 	.word	0x3fe99999
 80129d8:	200003fc 	.word	0x200003fc
 80129dc:	20017bcc 	.word	0x20017bcc

080129e0 <BAT_Pol>:

uint16_t	us_BatLvAve = 4095;							// AD


void BAT_Pol( void )
{
 80129e0:	b580      	push	{r7, lr}
 80129e2:	af00      	add	r7, sp, #0
	static uint16_t 	us_batLv[5] = { 4095, 4095, 4095, 4095, 4095 };
	static uint8_t		i = 0;

	us_batLv[4] = us_batLv[3];
 80129e4:	4b2d      	ldr	r3, [pc, #180]	@ (8012a9c <BAT_Pol+0xbc>)
 80129e6:	88da      	ldrh	r2, [r3, #6]
 80129e8:	4b2c      	ldr	r3, [pc, #176]	@ (8012a9c <BAT_Pol+0xbc>)
 80129ea:	811a      	strh	r2, [r3, #8]
	us_batLv[3] = us_batLv[2];
 80129ec:	4b2b      	ldr	r3, [pc, #172]	@ (8012a9c <BAT_Pol+0xbc>)
 80129ee:	889a      	ldrh	r2, [r3, #4]
 80129f0:	4b2a      	ldr	r3, [pc, #168]	@ (8012a9c <BAT_Pol+0xbc>)
 80129f2:	80da      	strh	r2, [r3, #6]
	us_batLv[2] = us_batLv[1];
 80129f4:	4b29      	ldr	r3, [pc, #164]	@ (8012a9c <BAT_Pol+0xbc>)
 80129f6:	885a      	ldrh	r2, [r3, #2]
 80129f8:	4b28      	ldr	r3, [pc, #160]	@ (8012a9c <BAT_Pol+0xbc>)
 80129fa:	809a      	strh	r2, [r3, #4]
	us_batLv[1] = us_batLv[0];
 80129fc:	4b27      	ldr	r3, [pc, #156]	@ (8012a9c <BAT_Pol+0xbc>)
 80129fe:	881a      	ldrh	r2, [r3, #0]
 8012a00:	4b26      	ldr	r3, [pc, #152]	@ (8012a9c <BAT_Pol+0xbc>)
 8012a02:	805a      	strh	r2, [r3, #2]

	us_batLv[0] = GetBatVal();
 8012a04:	f7ee ff1e 	bl	8001844 <GetBatVal>
 8012a08:	4603      	mov	r3, r0
 8012a0a:	461a      	mov	r2, r3
 8012a0c:	4b23      	ldr	r3, [pc, #140]	@ (8012a9c <BAT_Pol+0xbc>)
 8012a0e:	801a      	strh	r2, [r3, #0]

	us_BatLvAve = ( us_batLv[0] + us_batLv[1] + us_batLv[2] + us_batLv[3] + us_batLv[4] ) / 5;
 8012a10:	4b22      	ldr	r3, [pc, #136]	@ (8012a9c <BAT_Pol+0xbc>)
 8012a12:	881b      	ldrh	r3, [r3, #0]
 8012a14:	461a      	mov	r2, r3
 8012a16:	4b21      	ldr	r3, [pc, #132]	@ (8012a9c <BAT_Pol+0xbc>)
 8012a18:	885b      	ldrh	r3, [r3, #2]
 8012a1a:	4413      	add	r3, r2
 8012a1c:	4a1f      	ldr	r2, [pc, #124]	@ (8012a9c <BAT_Pol+0xbc>)
 8012a1e:	8892      	ldrh	r2, [r2, #4]
 8012a20:	4413      	add	r3, r2
 8012a22:	4a1e      	ldr	r2, [pc, #120]	@ (8012a9c <BAT_Pol+0xbc>)
 8012a24:	88d2      	ldrh	r2, [r2, #6]
 8012a26:	4413      	add	r3, r2
 8012a28:	4a1c      	ldr	r2, [pc, #112]	@ (8012a9c <BAT_Pol+0xbc>)
 8012a2a:	8912      	ldrh	r2, [r2, #8]
 8012a2c:	4413      	add	r3, r2
 8012a2e:	4a1c      	ldr	r2, [pc, #112]	@ (8012aa0 <BAT_Pol+0xc0>)
 8012a30:	fb82 1203 	smull	r1, r2, r2, r3
 8012a34:	1052      	asrs	r2, r2, #1
 8012a36:	17db      	asrs	r3, r3, #31
 8012a38:	1ad3      	subs	r3, r2, r3
 8012a3a:	b29a      	uxth	r2, r3
 8012a3c:	4b19      	ldr	r3, [pc, #100]	@ (8012aa4 <BAT_Pol+0xc4>)
 8012a3e:	801a      	strh	r2, [r3, #0]


	if( us_BatLvAve < BAT_LOW ) {
 8012a40:	4b18      	ldr	r3, [pc, #96]	@ (8012aa4 <BAT_Pol+0xc4>)
 8012a42:	881b      	ldrh	r3, [r3, #0]
 8012a44:	f640 22a9 	movw	r2, #2729	@ 0xaa9
 8012a48:	4293      	cmp	r3, r2
 8012a4a:	d803      	bhi.n	8012a54 <BAT_Pol+0x74>
		SetBatLED(0);
 8012a4c:	2000      	movs	r0, #0
 8012a4e:	f7ef fa9d 	bl	8001f8c <SetBatLED>
		i++;
	}
	else{
		SetBatLED(1);
	}
}
 8012a52:	e021      	b.n	8012a98 <BAT_Pol+0xb8>
	else if( us_BatLvAve < BAT_GOOD ) {
 8012a54:	4b13      	ldr	r3, [pc, #76]	@ (8012aa4 <BAT_Pol+0xc4>)
 8012a56:	881b      	ldrh	r3, [r3, #0]
 8012a58:	f640 32f3 	movw	r2, #3059	@ 0xbf3
 8012a5c:	4293      	cmp	r3, r2
 8012a5e:	d818      	bhi.n	8012a92 <BAT_Pol+0xb2>
		if( i>=100){
 8012a60:	4b11      	ldr	r3, [pc, #68]	@ (8012aa8 <BAT_Pol+0xc8>)
 8012a62:	781b      	ldrb	r3, [r3, #0]
 8012a64:	2b63      	cmp	r3, #99	@ 0x63
 8012a66:	d906      	bls.n	8012a76 <BAT_Pol+0x96>
			SetBatLED(1);
 8012a68:	2001      	movs	r0, #1
 8012a6a:	f7ef fa8f 	bl	8001f8c <SetBatLED>
			i=0;
 8012a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8012aa8 <BAT_Pol+0xc8>)
 8012a70:	2200      	movs	r2, #0
 8012a72:	701a      	strb	r2, [r3, #0]
 8012a74:	e006      	b.n	8012a84 <BAT_Pol+0xa4>
		else if(i>=50){
 8012a76:	4b0c      	ldr	r3, [pc, #48]	@ (8012aa8 <BAT_Pol+0xc8>)
 8012a78:	781b      	ldrb	r3, [r3, #0]
 8012a7a:	2b31      	cmp	r3, #49	@ 0x31
 8012a7c:	d902      	bls.n	8012a84 <BAT_Pol+0xa4>
			SetBatLED(0);
 8012a7e:	2000      	movs	r0, #0
 8012a80:	f7ef fa84 	bl	8001f8c <SetBatLED>
		i++;
 8012a84:	4b08      	ldr	r3, [pc, #32]	@ (8012aa8 <BAT_Pol+0xc8>)
 8012a86:	781b      	ldrb	r3, [r3, #0]
 8012a88:	3301      	adds	r3, #1
 8012a8a:	b2da      	uxtb	r2, r3
 8012a8c:	4b06      	ldr	r3, [pc, #24]	@ (8012aa8 <BAT_Pol+0xc8>)
 8012a8e:	701a      	strb	r2, [r3, #0]
}
 8012a90:	e002      	b.n	8012a98 <BAT_Pol+0xb8>
		SetBatLED(1);
 8012a92:	2001      	movs	r0, #1
 8012a94:	f7ef fa7a 	bl	8001f8c <SetBatLED>
}
 8012a98:	bf00      	nop
 8012a9a:	bd80      	pop	{r7, pc}
 8012a9c:	20000010 	.word	0x20000010
 8012aa0:	66666667 	.word	0x66666667
 8012aa4:	2000000e 	.word	0x2000000e
 8012aa8:	20017bed 	.word	0x20017bed
 8012aac:	00000000 	.word	0x00000000

08012ab0 <get_battLv>:

float get_battLv(void){
 8012ab0:	b580      	push	{r7, lr}
 8012ab2:	af00      	add	r7, sp, #0
	return (float)us_BatLvAve*(20.0+10.0)/10.0/4095.000*3.300;
 8012ab4:	4b1e      	ldr	r3, [pc, #120]	@ (8012b30 <get_battLv+0x80>)
 8012ab6:	881b      	ldrh	r3, [r3, #0]
 8012ab8:	ee07 3a90 	vmov	s15, r3
 8012abc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012ac0:	ee17 0a90 	vmov	r0, s15
 8012ac4:	f7ed fd68 	bl	8000598 <__aeabi_f2d>
 8012ac8:	f04f 0200 	mov.w	r2, #0
 8012acc:	4b19      	ldr	r3, [pc, #100]	@ (8012b34 <get_battLv+0x84>)
 8012ace:	f7ed fdbb 	bl	8000648 <__aeabi_dmul>
 8012ad2:	4602      	mov	r2, r0
 8012ad4:	460b      	mov	r3, r1
 8012ad6:	4610      	mov	r0, r2
 8012ad8:	4619      	mov	r1, r3
 8012ada:	f04f 0200 	mov.w	r2, #0
 8012ade:	4b16      	ldr	r3, [pc, #88]	@ (8012b38 <get_battLv+0x88>)
 8012ae0:	f7ed fedc 	bl	800089c <__aeabi_ddiv>
 8012ae4:	4602      	mov	r2, r0
 8012ae6:	460b      	mov	r3, r1
 8012ae8:	4610      	mov	r0, r2
 8012aea:	4619      	mov	r1, r3
 8012aec:	a30c      	add	r3, pc, #48	@ (adr r3, 8012b20 <get_battLv+0x70>)
 8012aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012af2:	f7ed fed3 	bl	800089c <__aeabi_ddiv>
 8012af6:	4602      	mov	r2, r0
 8012af8:	460b      	mov	r3, r1
 8012afa:	4610      	mov	r0, r2
 8012afc:	4619      	mov	r1, r3
 8012afe:	a30a      	add	r3, pc, #40	@ (adr r3, 8012b28 <get_battLv+0x78>)
 8012b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b04:	f7ed fda0 	bl	8000648 <__aeabi_dmul>
 8012b08:	4602      	mov	r2, r0
 8012b0a:	460b      	mov	r3, r1
 8012b0c:	4610      	mov	r0, r2
 8012b0e:	4619      	mov	r1, r3
 8012b10:	f7ee f892 	bl	8000c38 <__aeabi_d2f>
 8012b14:	4603      	mov	r3, r0
 8012b16:	ee07 3a90 	vmov	s15, r3
}
 8012b1a:	eeb0 0a67 	vmov.f32	s0, s15
 8012b1e:	bd80      	pop	{r7, pc}
 8012b20:	00000000 	.word	0x00000000
 8012b24:	40affe00 	.word	0x40affe00
 8012b28:	66666666 	.word	0x66666666
 8012b2c:	400a6666 	.word	0x400a6666
 8012b30:	2000000e 	.word	0x2000000e
 8012b34:	403e0000 	.word	0x403e0000
 8012b38:	40240000 	.word	0x40240000

08012b3c <DIST_init>:
stDIST_SEN		st_sen[DIST_SEN_NUM];					// 
stDIST_FRONT_SEN		st_senF[DIST_SEN_NUM];


void DIST_init( void )
{
 8012b3c:	b580      	push	{r7, lr}
 8012b3e:	af00      	add	r7, sp, #0
	memset( st_sen, 0, sizeof(st_sen) );				// ()
 8012b40:	2238      	movs	r2, #56	@ 0x38
 8012b42:	2100      	movs	r1, #0
 8012b44:	4820      	ldr	r0, [pc, #128]	@ (8012bc8 <DIST_init+0x8c>)
 8012b46:	f00b facd 	bl	801e0e4 <memset>
	st_sen[DIST_SEN_R_FRONT].s_ref       = R_FRONT_REF;
 8012b4a:	4b1f      	ldr	r3, [pc, #124]	@ (8012bc8 <DIST_init+0x8c>)
 8012b4c:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8012b50:	80da      	strh	r2, [r3, #6]
	st_sen[DIST_SEN_L_FRONT].s_ref       = L_FRONT_REF;
 8012b52:	4b1d      	ldr	r3, [pc, #116]	@ (8012bc8 <DIST_init+0x8c>)
 8012b54:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8012b58:	829a      	strh	r2, [r3, #20]
	st_sen[DIST_SEN_R_SIDE].s_ref        = R_SIDE_REF;
 8012b5a:	4b1b      	ldr	r3, [pc, #108]	@ (8012bc8 <DIST_init+0x8c>)
 8012b5c:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8012b60:	845a      	strh	r2, [r3, #34]	@ 0x22
	st_sen[DIST_SEN_L_SIDE].s_ref        = L_SIDE_REF;
 8012b62:	4b19      	ldr	r3, [pc, #100]	@ (8012bc8 <DIST_init+0x8c>)
 8012b64:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8012b68:	861a      	strh	r2, [r3, #48]	@ 0x30
	st_sen[DIST_SEN_R_FRONT].s_limit     = R_FRONT_WALL;
 8012b6a:	4b17      	ldr	r3, [pc, #92]	@ (8012bc8 <DIST_init+0x8c>)
 8012b6c:	2255      	movs	r2, #85	@ 0x55
 8012b6e:	809a      	strh	r2, [r3, #4]
	st_sen[DIST_SEN_L_FRONT].s_limit     = L_FRONT_WALL;
 8012b70:	4b15      	ldr	r3, [pc, #84]	@ (8012bc8 <DIST_init+0x8c>)
 8012b72:	225f      	movs	r2, #95	@ 0x5f
 8012b74:	825a      	strh	r2, [r3, #18]
	st_sen[DIST_SEN_R_SIDE].s_limit      = R_SIDE_WALL;
 8012b76:	4b14      	ldr	r3, [pc, #80]	@ (8012bc8 <DIST_init+0x8c>)
 8012b78:	226e      	movs	r2, #110	@ 0x6e
 8012b7a:	841a      	strh	r2, [r3, #32]
	st_sen[DIST_SEN_L_SIDE].s_limit      = L_SIDE_WALL;
 8012b7c:	4b12      	ldr	r3, [pc, #72]	@ (8012bc8 <DIST_init+0x8c>)
 8012b7e:	2282      	movs	r2, #130	@ 0x82
 8012b80:	85da      	strh	r2, [r3, #46]	@ 0x2e
	st_senF[DIST_SEN_R_FRONT].s_skewErr1	= R_FRONT_SKEW_ERR1;
 8012b82:	4b12      	ldr	r3, [pc, #72]	@ (8012bcc <DIST_init+0x90>)
 8012b84:	2250      	movs	r2, #80	@ 0x50
 8012b86:	805a      	strh	r2, [r3, #2]
	st_senF[DIST_SEN_L_FRONT].s_skewErr1	= L_FRONT_SKEW_ERR1;
 8012b88:	4b10      	ldr	r3, [pc, #64]	@ (8012bcc <DIST_init+0x90>)
 8012b8a:	2246      	movs	r2, #70	@ 0x46
 8012b8c:	815a      	strh	r2, [r3, #10]
	st_senF[DIST_SEN_R_FRONT].s_skewErr2	= R_FRONT_SKEW_ERR2;
 8012b8e:	4b0f      	ldr	r3, [pc, #60]	@ (8012bcc <DIST_init+0x90>)
 8012b90:	22c0      	movs	r2, #192	@ 0xc0
 8012b92:	809a      	strh	r2, [r3, #4]
	st_senF[DIST_SEN_L_FRONT].s_skewErr2	= L_FRONT_SKEW_ERR2;
 8012b94:	4b0d      	ldr	r3, [pc, #52]	@ (8012bcc <DIST_init+0x90>)
 8012b96:	22a0      	movs	r2, #160	@ 0xa0
 8012b98:	819a      	strh	r2, [r3, #12]
	st_senF[DIST_SEN_R_FRONT].s_skewErr3	= R_FRONT_SKEW_ERR3;
 8012b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8012bcc <DIST_init+0x90>)
 8012b9c:	22fa      	movs	r2, #250	@ 0xfa
 8012b9e:	80da      	strh	r2, [r3, #6]
	st_senF[DIST_SEN_L_FRONT].s_skewErr3	= L_FRONT_SKEW_ERR3;
 8012ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8012bcc <DIST_init+0x90>)
 8012ba2:	22fa      	movs	r2, #250	@ 0xfa
 8012ba4:	81da      	strh	r2, [r3, #14]
	st_sen[DIST_SEN_R_FRONT].s_noCtrl = R_FRONT_NOCTRL;
 8012ba6:	4b08      	ldr	r3, [pc, #32]	@ (8012bc8 <DIST_init+0x8c>)
 8012ba8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8012bac:	819a      	strh	r2, [r3, #12]
	st_sen[DIST_SEN_L_FRONT].s_noCtrl = L_FRONT_NOCTRL;
 8012bae:	4b06      	ldr	r3, [pc, #24]	@ (8012bc8 <DIST_init+0x8c>)
 8012bb0:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8012bb4:	835a      	strh	r2, [r3, #26]
	st_sen[DIST_SEN_R_FRONT].s_ctrl = R_FRONT_CTRL;
 8012bb6:	4b04      	ldr	r3, [pc, #16]	@ (8012bc8 <DIST_init+0x8c>)
 8012bb8:	22a0      	movs	r2, #160	@ 0xa0
 8012bba:	815a      	strh	r2, [r3, #10]
	st_sen[DIST_SEN_L_FRONT].s_ctrl = L_FRONT_CTRL;
 8012bbc:	4b02      	ldr	r3, [pc, #8]	@ (8012bc8 <DIST_init+0x8c>)
 8012bbe:	22c8      	movs	r2, #200	@ 0xc8
 8012bc0:	831a      	strh	r2, [r3, #24]

}
 8012bc2:	bf00      	nop
 8012bc4:	bd80      	pop	{r7, pc}
 8012bc6:	bf00      	nop
 8012bc8:	20017bf0 	.word	0x20017bf0
 8012bcc:	20017c28 	.word	0x20017c28

08012bd0 <DIST_getNowVal>:

int16_t DIST_getNowVal( enDIST_SEN_ID en_id )
{
 8012bd0:	b480      	push	{r7}
 8012bd2:	b083      	sub	sp, #12
 8012bd4:	af00      	add	r7, sp, #0
 8012bd6:	4603      	mov	r3, r0
 8012bd8:	71fb      	strb	r3, [r7, #7]
	return st_sen[en_id].s_now;
 8012bda:	79fa      	ldrb	r2, [r7, #7]
 8012bdc:	4906      	ldr	r1, [pc, #24]	@ (8012bf8 <DIST_getNowVal+0x28>)
 8012bde:	4613      	mov	r3, r2
 8012be0:	00db      	lsls	r3, r3, #3
 8012be2:	1a9b      	subs	r3, r3, r2
 8012be4:	005b      	lsls	r3, r3, #1
 8012be6:	440b      	add	r3, r1
 8012be8:	881b      	ldrh	r3, [r3, #0]
 8012bea:	b21b      	sxth	r3, r3
}
 8012bec:	4618      	mov	r0, r3
 8012bee:	370c      	adds	r7, #12
 8012bf0:	46bd      	mov	sp, r7
 8012bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bf6:	4770      	bx	lr
 8012bf8:	20017bf0 	.word	0x20017bf0
 8012bfc:	00000000 	.word	0x00000000

08012c00 <DIST_getErr>:


void DIST_getErr( int32_t* p_err )
{
 8012c00:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8012c04:	b084      	sub	sp, #16
 8012c06:	af00      	add	r7, sp, #0
 8012c08:	6078      	str	r0, [r7, #4]
	volatile int16_t	s_threshold_R = 0;		// 
 8012c0a:	2300      	movs	r3, #0
 8012c0c:	81bb      	strh	r3, [r7, #12]
	volatile int16_t	s_threshold_L = 0;		// 
 8012c0e:	2300      	movs	r3, #0
 8012c10:	817b      	strh	r3, [r7, #10]
	/* ---------- */
	/*    */
	/* ---------- */
	/*  */
	// 
	s_temp = st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_old;
 8012c12:	4ba5      	ldr	r3, [pc, #660]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012c14:	8b9a      	ldrh	r2, [r3, #28]
 8012c16:	4ba4      	ldr	r3, [pc, #656]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012c18:	8bdb      	ldrh	r3, [r3, #30]
 8012c1a:	1ad3      	subs	r3, r2, r3
 8012c1c:	b29b      	uxth	r3, r3
 8012c1e:	81fb      	strh	r3, [r7, #14]
	if( ( s_temp < -1 * DIST_NO_WALL_DIV_FILTER ) || ( DIST_NO_WALL_DIV_FILTER < s_temp )
 8012c20:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8012c24:	f113 0f19 	cmn.w	r3, #25
 8012c28:	db03      	blt.n	8012c32 <DIST_getErr+0x32>
 8012c2a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8012c2e:	2b19      	cmp	r3, #25
 8012c30:	dd06      	ble.n	8012c40 <DIST_getErr+0x40>
	){
		s_threshold_R = st_sen[DIST_SEN_R_SIDE].s_ref + DIST_REF_UP;		// 
 8012c32:	4b9d      	ldr	r3, [pc, #628]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012c34:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8012c36:	3323      	adds	r3, #35	@ 0x23
 8012c38:	b29b      	uxth	r3, r3
 8012c3a:	b21b      	sxth	r3, r3
 8012c3c:	81bb      	strh	r3, [r7, #12]
 8012c3e:	e003      	b.n	8012c48 <DIST_getErr+0x48>
	}
	else{
		s_threshold_R = st_sen[DIST_SEN_R_SIDE].s_limit;		// 
 8012c40:	4b99      	ldr	r3, [pc, #612]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012c42:	8c1b      	ldrh	r3, [r3, #32]
 8012c44:	b21b      	sxth	r3, r3
 8012c46:	81bb      	strh	r3, [r7, #12]
	/* ---------- */
	/*    */
	/* ---------- */
	/*  */
	// 
	s_temp = st_sen[DIST_SEN_L_SIDE].s_now - st_sen[DIST_SEN_L_SIDE].s_old;
 8012c48:	4b97      	ldr	r3, [pc, #604]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012c4a:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8012c4c:	4b96      	ldr	r3, [pc, #600]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012c4e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8012c50:	1ad3      	subs	r3, r2, r3
 8012c52:	b29b      	uxth	r3, r3
 8012c54:	81fb      	strh	r3, [r7, #14]
	if( ( s_temp < -1 * DIST_NO_WALL_DIV_FILTER ) || ( DIST_NO_WALL_DIV_FILTER < s_temp )
 8012c56:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8012c5a:	f113 0f19 	cmn.w	r3, #25
 8012c5e:	db03      	blt.n	8012c68 <DIST_getErr+0x68>
 8012c60:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8012c64:	2b19      	cmp	r3, #25
 8012c66:	dd06      	ble.n	8012c76 <DIST_getErr+0x76>
	){
		s_threshold_L = st_sen[DIST_SEN_L_SIDE].s_ref + DIST_REF_UP;		// 
 8012c68:	4b8f      	ldr	r3, [pc, #572]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012c6a:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8012c6c:	3323      	adds	r3, #35	@ 0x23
 8012c6e:	b29b      	uxth	r3, r3
 8012c70:	b21b      	sxth	r3, r3
 8012c72:	817b      	strh	r3, [r7, #10]
 8012c74:	e003      	b.n	8012c7e <DIST_getErr+0x7e>
	}
	else{
		s_threshold_L = st_sen[DIST_SEN_L_SIDE].s_limit;		// 
 8012c76:	4b8c      	ldr	r3, [pc, #560]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012c78:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8012c7a:	b21b      	sxth	r3, r3
 8012c7c:	817b      	strh	r3, [r7, #10]
	}

	/* ------------ */
	/*    */
	/* ------------ */
	*p_err = 0;		// 
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	2200      	movs	r2, #0
 8012c82:	601a      	str	r2, [r3, #0]

	/*  */
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_noCtrl ) &&
 8012c84:	4b88      	ldr	r3, [pc, #544]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012c86:	881a      	ldrh	r2, [r3, #0]
 8012c88:	4b87      	ldr	r3, [pc, #540]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012c8a:	899b      	ldrh	r3, [r3, #12]
 8012c8c:	429a      	cmp	r2, r3
 8012c8e:	d909      	bls.n	8012ca4 <DIST_getErr+0xa4>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_noCtrl )
 8012c90:	4b85      	ldr	r3, [pc, #532]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012c92:	89da      	ldrh	r2, [r3, #14]
 8012c94:	4b84      	ldr	r3, [pc, #528]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012c96:	8b5b      	ldrh	r3, [r3, #26]
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_noCtrl ) &&
 8012c98:	429a      	cmp	r2, r3
 8012c9a:	d903      	bls.n	8012ca4 <DIST_getErr+0xa4>
	){
//		printf("[Val]%6d  	\n\r", *p_err);
		*p_err = 0;
 8012c9c:	687b      	ldr	r3, [r7, #4]
 8012c9e:	2200      	movs	r2, #0
 8012ca0:	601a      	str	r2, [r3, #0]
 8012ca2:	e05a      	b.n	8012d5a <DIST_getErr+0x15a>
	}
	/*  */
	else if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_ctrl ) &&
 8012ca4:	4b80      	ldr	r3, [pc, #512]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012ca6:	881a      	ldrh	r2, [r3, #0]
 8012ca8:	4b7f      	ldr	r3, [pc, #508]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012caa:	895b      	ldrh	r3, [r3, #10]
 8012cac:	429a      	cmp	r2, r3
 8012cae:	d915      	bls.n	8012cdc <DIST_getErr+0xdc>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_ctrl )
 8012cb0:	4b7d      	ldr	r3, [pc, #500]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012cb2:	89da      	ldrh	r2, [r3, #14]
 8012cb4:	4b7c      	ldr	r3, [pc, #496]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012cb6:	8b1b      	ldrh	r3, [r3, #24]
	else if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_ctrl ) &&
 8012cb8:	429a      	cmp	r2, r3
 8012cba:	d90f      	bls.n	8012cdc <DIST_getErr+0xdc>
	){
		*p_err = ( st_sen[DIST_SEN_L_FRONT].s_now - st_sen[DIST_SEN_L_FRONT].s_ref ) -
 8012cbc:	4b7a      	ldr	r3, [pc, #488]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012cbe:	89db      	ldrh	r3, [r3, #14]
 8012cc0:	461a      	mov	r2, r3
 8012cc2:	4b79      	ldr	r3, [pc, #484]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012cc4:	8a9b      	ldrh	r3, [r3, #20]
 8012cc6:	1ad2      	subs	r2, r2, r3
				 ( st_sen[DIST_SEN_R_FRONT].s_now - st_sen[DIST_SEN_R_FRONT].s_ref );
 8012cc8:	4b77      	ldr	r3, [pc, #476]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012cca:	881b      	ldrh	r3, [r3, #0]
 8012ccc:	4619      	mov	r1, r3
 8012cce:	4b76      	ldr	r3, [pc, #472]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012cd0:	88db      	ldrh	r3, [r3, #6]
 8012cd2:	1acb      	subs	r3, r1, r3
		*p_err = ( st_sen[DIST_SEN_L_FRONT].s_now - st_sen[DIST_SEN_L_FRONT].s_ref ) -
 8012cd4:	1ad2      	subs	r2, r2, r3
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	601a      	str	r2, [r3, #0]
 8012cda:	e03e      	b.n	8012d5a <DIST_getErr+0x15a>
//		printf("[Val]%6d  	\n\r", *p_err);
	}
	/*  */
	else if( ( s_threshold_R < st_sen[DIST_SEN_R_SIDE].s_now ) && ( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now )
 8012cdc:	89bb      	ldrh	r3, [r7, #12]
 8012cde:	b21b      	sxth	r3, r3
 8012ce0:	461a      	mov	r2, r3
 8012ce2:	4b71      	ldr	r3, [pc, #452]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012ce4:	8b9b      	ldrh	r3, [r3, #28]
 8012ce6:	429a      	cmp	r2, r3
 8012ce8:	da16      	bge.n	8012d18 <DIST_getErr+0x118>
 8012cea:	897b      	ldrh	r3, [r7, #10]
 8012cec:	b21b      	sxth	r3, r3
 8012cee:	461a      	mov	r2, r3
 8012cf0:	4b6d      	ldr	r3, [pc, #436]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012cf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8012cf4:	429a      	cmp	r2, r3
 8012cf6:	da0f      	bge.n	8012d18 <DIST_getErr+0x118>
	){
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) +
 8012cf8:	4b6b      	ldr	r3, [pc, #428]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012cfa:	8b9b      	ldrh	r3, [r3, #28]
 8012cfc:	461a      	mov	r2, r3
 8012cfe:	4b6a      	ldr	r3, [pc, #424]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012d00:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8012d02:	1ad2      	subs	r2, r2, r3
				 ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now );
 8012d04:	4b68      	ldr	r3, [pc, #416]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012d06:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8012d08:	4619      	mov	r1, r3
 8012d0a:	4b67      	ldr	r3, [pc, #412]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012d0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8012d0e:	1acb      	subs	r3, r1, r3
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) +
 8012d10:	441a      	add	r2, r3
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	601a      	str	r2, [r3, #0]
 8012d16:	e020      	b.n	8012d5a <DIST_getErr+0x15a>
//		printf("[Val]%6d  	\n\r", *p_err);
	}
	/*  */
	else if( s_threshold_R < st_sen[DIST_SEN_R_SIDE].s_now ){
 8012d18:	89bb      	ldrh	r3, [r7, #12]
 8012d1a:	b21b      	sxth	r3, r3
 8012d1c:	461a      	mov	r2, r3
 8012d1e:	4b62      	ldr	r3, [pc, #392]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012d20:	8b9b      	ldrh	r3, [r3, #28]
 8012d22:	429a      	cmp	r2, r3
 8012d24:	da09      	bge.n	8012d3a <DIST_getErr+0x13a>
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) * 2;
 8012d26:	4b60      	ldr	r3, [pc, #384]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012d28:	8b9b      	ldrh	r3, [r3, #28]
 8012d2a:	461a      	mov	r2, r3
 8012d2c:	4b5e      	ldr	r3, [pc, #376]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012d2e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8012d30:	1ad3      	subs	r3, r2, r3
 8012d32:	005a      	lsls	r2, r3, #1
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	601a      	str	r2, [r3, #0]
 8012d38:	e00f      	b.n	8012d5a <DIST_getErr+0x15a>
//		printf("[Val]%6d  	\n\r", *p_err);
	}
	/*  */
	else if( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now ){
 8012d3a:	897b      	ldrh	r3, [r7, #10]
 8012d3c:	b21b      	sxth	r3, r3
 8012d3e:	461a      	mov	r2, r3
 8012d40:	4b59      	ldr	r3, [pc, #356]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012d42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8012d44:	429a      	cmp	r2, r3
 8012d46:	da08      	bge.n	8012d5a <DIST_getErr+0x15a>
		*p_err = ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now ) * 2;
 8012d48:	4b57      	ldr	r3, [pc, #348]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012d4a:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8012d4c:	461a      	mov	r2, r3
 8012d4e:	4b56      	ldr	r3, [pc, #344]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012d50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8012d52:	1ad3      	subs	r3, r2, r3
 8012d54:	005a      	lsls	r2, r3, #1
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	601a      	str	r2, [r3, #0]
//		printf("[Val]%6d  	\n\r", *p_err);
	}

	if((st_sen[DIST_SEN_L_FRONT].s_now >st_sen[DIST_SEN_L_FRONT].s_limit/0.7)&&
 8012d5a:	4b53      	ldr	r3, [pc, #332]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012d5c:	89db      	ldrh	r3, [r3, #14]
 8012d5e:	4618      	mov	r0, r3
 8012d60:	f7ed fc08 	bl	8000574 <__aeabi_i2d>
 8012d64:	4604      	mov	r4, r0
 8012d66:	460d      	mov	r5, r1
 8012d68:	4b4f      	ldr	r3, [pc, #316]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012d6a:	8a5b      	ldrh	r3, [r3, #18]
 8012d6c:	4618      	mov	r0, r3
 8012d6e:	f7ed fc01 	bl	8000574 <__aeabi_i2d>
 8012d72:	a34b      	add	r3, pc, #300	@ (adr r3, 8012ea0 <DIST_getErr+0x2a0>)
 8012d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d78:	f7ed fd90 	bl	800089c <__aeabi_ddiv>
 8012d7c:	4602      	mov	r2, r0
 8012d7e:	460b      	mov	r3, r1
 8012d80:	4620      	mov	r0, r4
 8012d82:	4629      	mov	r1, r5
 8012d84:	f7ed fef0 	bl	8000b68 <__aeabi_dcmpgt>
 8012d88:	4603      	mov	r3, r0
 8012d8a:	2b00      	cmp	r3, #0
 8012d8c:	d051      	beq.n	8012e32 <DIST_getErr+0x232>
		(st_sen[DIST_SEN_R_FRONT].s_now <st_sen[DIST_SEN_R_FRONT].s_limit/0.7)){
 8012d8e:	4b46      	ldr	r3, [pc, #280]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012d90:	881b      	ldrh	r3, [r3, #0]
 8012d92:	4618      	mov	r0, r3
 8012d94:	f7ed fbee 	bl	8000574 <__aeabi_i2d>
 8012d98:	4604      	mov	r4, r0
 8012d9a:	460d      	mov	r5, r1
 8012d9c:	4b42      	ldr	r3, [pc, #264]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012d9e:	889b      	ldrh	r3, [r3, #4]
 8012da0:	4618      	mov	r0, r3
 8012da2:	f7ed fbe7 	bl	8000574 <__aeabi_i2d>
 8012da6:	a33e      	add	r3, pc, #248	@ (adr r3, 8012ea0 <DIST_getErr+0x2a0>)
 8012da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dac:	f7ed fd76 	bl	800089c <__aeabi_ddiv>
 8012db0:	4602      	mov	r2, r0
 8012db2:	460b      	mov	r3, r1
	if((st_sen[DIST_SEN_L_FRONT].s_now >st_sen[DIST_SEN_L_FRONT].s_limit/0.7)&&
 8012db4:	4620      	mov	r0, r4
 8012db6:	4629      	mov	r1, r5
 8012db8:	f7ed feb8 	bl	8000b2c <__aeabi_dcmplt>
 8012dbc:	4603      	mov	r3, r0
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	d037      	beq.n	8012e32 <DIST_getErr+0x232>
			*p_err += 2*(st_sen[DIST_SEN_L_FRONT].s_limit/0.7-st_sen[DIST_SEN_L_FRONT].s_now);
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	681b      	ldr	r3, [r3, #0]
 8012dc6:	4618      	mov	r0, r3
 8012dc8:	f7ed fbd4 	bl	8000574 <__aeabi_i2d>
 8012dcc:	4604      	mov	r4, r0
 8012dce:	460d      	mov	r5, r1
 8012dd0:	4b35      	ldr	r3, [pc, #212]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012dd2:	8a5b      	ldrh	r3, [r3, #18]
 8012dd4:	4618      	mov	r0, r3
 8012dd6:	f7ed fbcd 	bl	8000574 <__aeabi_i2d>
 8012dda:	a331      	add	r3, pc, #196	@ (adr r3, 8012ea0 <DIST_getErr+0x2a0>)
 8012ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012de0:	f7ed fd5c 	bl	800089c <__aeabi_ddiv>
 8012de4:	4602      	mov	r2, r0
 8012de6:	460b      	mov	r3, r1
 8012de8:	4690      	mov	r8, r2
 8012dea:	4699      	mov	r9, r3
 8012dec:	4b2e      	ldr	r3, [pc, #184]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012dee:	89db      	ldrh	r3, [r3, #14]
 8012df0:	4618      	mov	r0, r3
 8012df2:	f7ed fbbf 	bl	8000574 <__aeabi_i2d>
 8012df6:	4602      	mov	r2, r0
 8012df8:	460b      	mov	r3, r1
 8012dfa:	4640      	mov	r0, r8
 8012dfc:	4649      	mov	r1, r9
 8012dfe:	f7ed fa6b 	bl	80002d8 <__aeabi_dsub>
 8012e02:	4602      	mov	r2, r0
 8012e04:	460b      	mov	r3, r1
 8012e06:	4610      	mov	r0, r2
 8012e08:	4619      	mov	r1, r3
 8012e0a:	4602      	mov	r2, r0
 8012e0c:	460b      	mov	r3, r1
 8012e0e:	f7ed fa65 	bl	80002dc <__adddf3>
 8012e12:	4602      	mov	r2, r0
 8012e14:	460b      	mov	r3, r1
 8012e16:	4620      	mov	r0, r4
 8012e18:	4629      	mov	r1, r5
 8012e1a:	f7ed fa5f 	bl	80002dc <__adddf3>
 8012e1e:	4602      	mov	r2, r0
 8012e20:	460b      	mov	r3, r1
 8012e22:	4610      	mov	r0, r2
 8012e24:	4619      	mov	r1, r3
 8012e26:	f7ed febf 	bl	8000ba8 <__aeabi_d2iz>
 8012e2a:	4602      	mov	r2, r0
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	601a      	str	r2, [r3, #0]
	}else if((st_sen[DIST_SEN_R_FRONT].s_now >st_sen[DIST_SEN_R_FRONT].s_limit/0.7)&&
		(st_sen[DIST_SEN_L_FRONT].s_now <st_sen[DIST_SEN_L_FRONT].s_limit/0.7)){
			*p_err += 2*(st_sen[DIST_SEN_R_FRONT].s_now-st_sen[DIST_SEN_R_FRONT].s_limit/0.7);
	}

}
 8012e30:	e071      	b.n	8012f16 <DIST_getErr+0x316>
	}else if((st_sen[DIST_SEN_R_FRONT].s_now >st_sen[DIST_SEN_R_FRONT].s_limit/0.7)&&
 8012e32:	4b1d      	ldr	r3, [pc, #116]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012e34:	881b      	ldrh	r3, [r3, #0]
 8012e36:	4618      	mov	r0, r3
 8012e38:	f7ed fb9c 	bl	8000574 <__aeabi_i2d>
 8012e3c:	4604      	mov	r4, r0
 8012e3e:	460d      	mov	r5, r1
 8012e40:	4b19      	ldr	r3, [pc, #100]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012e42:	889b      	ldrh	r3, [r3, #4]
 8012e44:	4618      	mov	r0, r3
 8012e46:	f7ed fb95 	bl	8000574 <__aeabi_i2d>
 8012e4a:	a315      	add	r3, pc, #84	@ (adr r3, 8012ea0 <DIST_getErr+0x2a0>)
 8012e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e50:	f7ed fd24 	bl	800089c <__aeabi_ddiv>
 8012e54:	4602      	mov	r2, r0
 8012e56:	460b      	mov	r3, r1
 8012e58:	4620      	mov	r0, r4
 8012e5a:	4629      	mov	r1, r5
 8012e5c:	f7ed fe84 	bl	8000b68 <__aeabi_dcmpgt>
 8012e60:	4603      	mov	r3, r0
 8012e62:	2b00      	cmp	r3, #0
 8012e64:	d100      	bne.n	8012e68 <DIST_getErr+0x268>
}
 8012e66:	e056      	b.n	8012f16 <DIST_getErr+0x316>
		(st_sen[DIST_SEN_L_FRONT].s_now <st_sen[DIST_SEN_L_FRONT].s_limit/0.7)){
 8012e68:	4b0f      	ldr	r3, [pc, #60]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012e6a:	89db      	ldrh	r3, [r3, #14]
 8012e6c:	4618      	mov	r0, r3
 8012e6e:	f7ed fb81 	bl	8000574 <__aeabi_i2d>
 8012e72:	4604      	mov	r4, r0
 8012e74:	460d      	mov	r5, r1
 8012e76:	4b0c      	ldr	r3, [pc, #48]	@ (8012ea8 <DIST_getErr+0x2a8>)
 8012e78:	8a5b      	ldrh	r3, [r3, #18]
 8012e7a:	4618      	mov	r0, r3
 8012e7c:	f7ed fb7a 	bl	8000574 <__aeabi_i2d>
 8012e80:	a307      	add	r3, pc, #28	@ (adr r3, 8012ea0 <DIST_getErr+0x2a0>)
 8012e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e86:	f7ed fd09 	bl	800089c <__aeabi_ddiv>
 8012e8a:	4602      	mov	r2, r0
 8012e8c:	460b      	mov	r3, r1
	}else if((st_sen[DIST_SEN_R_FRONT].s_now >st_sen[DIST_SEN_R_FRONT].s_limit/0.7)&&
 8012e8e:	4620      	mov	r0, r4
 8012e90:	4629      	mov	r1, r5
 8012e92:	f7ed fe4b 	bl	8000b2c <__aeabi_dcmplt>
 8012e96:	4603      	mov	r3, r0
 8012e98:	2b00      	cmp	r3, #0
 8012e9a:	d107      	bne.n	8012eac <DIST_getErr+0x2ac>
}
 8012e9c:	e03b      	b.n	8012f16 <DIST_getErr+0x316>
 8012e9e:	bf00      	nop
 8012ea0:	66666666 	.word	0x66666666
 8012ea4:	3fe66666 	.word	0x3fe66666
 8012ea8:	20017bf0 	.word	0x20017bf0
			*p_err += 2*(st_sen[DIST_SEN_R_FRONT].s_now-st_sen[DIST_SEN_R_FRONT].s_limit/0.7);
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	681b      	ldr	r3, [r3, #0]
 8012eb0:	4618      	mov	r0, r3
 8012eb2:	f7ed fb5f 	bl	8000574 <__aeabi_i2d>
 8012eb6:	4604      	mov	r4, r0
 8012eb8:	460d      	mov	r5, r1
 8012eba:	4b1b      	ldr	r3, [pc, #108]	@ (8012f28 <DIST_getErr+0x328>)
 8012ebc:	881b      	ldrh	r3, [r3, #0]
 8012ebe:	4618      	mov	r0, r3
 8012ec0:	f7ed fb58 	bl	8000574 <__aeabi_i2d>
 8012ec4:	4680      	mov	r8, r0
 8012ec6:	4689      	mov	r9, r1
 8012ec8:	4b17      	ldr	r3, [pc, #92]	@ (8012f28 <DIST_getErr+0x328>)
 8012eca:	889b      	ldrh	r3, [r3, #4]
 8012ecc:	4618      	mov	r0, r3
 8012ece:	f7ed fb51 	bl	8000574 <__aeabi_i2d>
 8012ed2:	a313      	add	r3, pc, #76	@ (adr r3, 8012f20 <DIST_getErr+0x320>)
 8012ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ed8:	f7ed fce0 	bl	800089c <__aeabi_ddiv>
 8012edc:	4602      	mov	r2, r0
 8012ede:	460b      	mov	r3, r1
 8012ee0:	4640      	mov	r0, r8
 8012ee2:	4649      	mov	r1, r9
 8012ee4:	f7ed f9f8 	bl	80002d8 <__aeabi_dsub>
 8012ee8:	4602      	mov	r2, r0
 8012eea:	460b      	mov	r3, r1
 8012eec:	4610      	mov	r0, r2
 8012eee:	4619      	mov	r1, r3
 8012ef0:	4602      	mov	r2, r0
 8012ef2:	460b      	mov	r3, r1
 8012ef4:	f7ed f9f2 	bl	80002dc <__adddf3>
 8012ef8:	4602      	mov	r2, r0
 8012efa:	460b      	mov	r3, r1
 8012efc:	4620      	mov	r0, r4
 8012efe:	4629      	mov	r1, r5
 8012f00:	f7ed f9ec 	bl	80002dc <__adddf3>
 8012f04:	4602      	mov	r2, r0
 8012f06:	460b      	mov	r3, r1
 8012f08:	4610      	mov	r0, r2
 8012f0a:	4619      	mov	r1, r3
 8012f0c:	f7ed fe4c 	bl	8000ba8 <__aeabi_d2iz>
 8012f10:	4602      	mov	r2, r0
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	601a      	str	r2, [r3, #0]
}
 8012f16:	bf00      	nop
 8012f18:	3710      	adds	r7, #16
 8012f1a:	46bd      	mov	sp, r7
 8012f1c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8012f20:	66666666 	.word	0x66666666
 8012f24:	3fe66666 	.word	0x3fe66666
 8012f28:	20017bf0 	.word	0x20017bf0

08012f2c <DIST_getErrSkew>:

void DIST_getErrSkew( int32_t* p_err )
{
 8012f2c:	b480      	push	{r7}
 8012f2e:	b083      	sub	sp, #12
 8012f30:	af00      	add	r7, sp, #0
 8012f32:	6078      	str	r0, [r7, #4]
	*p_err =0;
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	2200      	movs	r2, #0
 8012f38:	601a      	str	r2, [r3, #0]

	/*  */
	if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr3 ){
 8012f3a:	4b20      	ldr	r3, [pc, #128]	@ (8012fbc <DIST_getErrSkew+0x90>)
 8012f3c:	881a      	ldrh	r2, [r3, #0]
 8012f3e:	4b20      	ldr	r3, [pc, #128]	@ (8012fc0 <DIST_getErrSkew+0x94>)
 8012f40:	88db      	ldrh	r3, [r3, #6]
 8012f42:	429a      	cmp	r2, r3
 8012f44:	d903      	bls.n	8012f4e <DIST_getErrSkew+0x22>
		*p_err = 0;
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	2200      	movs	r2, #0
 8012f4a:	601a      	str	r2, [r3, #0]
//		printf("  [NOW]%d > [ERR1]%d", st_sen[DIST_SEN_L_FRONT].s_now, st_senF[DIST_SEN_L_FRONT].s_skewErr1 );
	}
	else{
	}

}
 8012f4c:	e030      	b.n	8012fb0 <DIST_getErrSkew+0x84>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr3 ){
 8012f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8012fbc <DIST_getErrSkew+0x90>)
 8012f50:	89da      	ldrh	r2, [r3, #14]
 8012f52:	4b1b      	ldr	r3, [pc, #108]	@ (8012fc0 <DIST_getErrSkew+0x94>)
 8012f54:	89db      	ldrh	r3, [r3, #14]
 8012f56:	429a      	cmp	r2, r3
 8012f58:	d903      	bls.n	8012f62 <DIST_getErrSkew+0x36>
		*p_err = 0;
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	2200      	movs	r2, #0
 8012f5e:	601a      	str	r2, [r3, #0]
}
 8012f60:	e026      	b.n	8012fb0 <DIST_getErrSkew+0x84>
	else if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr2 ){
 8012f62:	4b16      	ldr	r3, [pc, #88]	@ (8012fbc <DIST_getErrSkew+0x90>)
 8012f64:	881a      	ldrh	r2, [r3, #0]
 8012f66:	4b16      	ldr	r3, [pc, #88]	@ (8012fc0 <DIST_getErrSkew+0x94>)
 8012f68:	889b      	ldrh	r3, [r3, #4]
 8012f6a:	429a      	cmp	r2, r3
 8012f6c:	d903      	bls.n	8012f76 <DIST_getErrSkew+0x4a>
		*p_err = 0;
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	2200      	movs	r2, #0
 8012f72:	601a      	str	r2, [r3, #0]
}
 8012f74:	e01c      	b.n	8012fb0 <DIST_getErrSkew+0x84>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr2 ){
 8012f76:	4b11      	ldr	r3, [pc, #68]	@ (8012fbc <DIST_getErrSkew+0x90>)
 8012f78:	89da      	ldrh	r2, [r3, #14]
 8012f7a:	4b11      	ldr	r3, [pc, #68]	@ (8012fc0 <DIST_getErrSkew+0x94>)
 8012f7c:	899b      	ldrh	r3, [r3, #12]
 8012f7e:	429a      	cmp	r2, r3
 8012f80:	d903      	bls.n	8012f8a <DIST_getErrSkew+0x5e>
		*p_err = 0;
 8012f82:	687b      	ldr	r3, [r7, #4]
 8012f84:	2200      	movs	r2, #0
 8012f86:	601a      	str	r2, [r3, #0]
}
 8012f88:	e012      	b.n	8012fb0 <DIST_getErrSkew+0x84>
	else if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr1 ){
 8012f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8012fbc <DIST_getErrSkew+0x90>)
 8012f8c:	881a      	ldrh	r2, [r3, #0]
 8012f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8012fc0 <DIST_getErrSkew+0x94>)
 8012f90:	885b      	ldrh	r3, [r3, #2]
 8012f92:	429a      	cmp	r2, r3
 8012f94:	d903      	bls.n	8012f9e <DIST_getErrSkew+0x72>
		*p_err = 0;
 8012f96:	687b      	ldr	r3, [r7, #4]
 8012f98:	2200      	movs	r2, #0
 8012f9a:	601a      	str	r2, [r3, #0]
}
 8012f9c:	e008      	b.n	8012fb0 <DIST_getErrSkew+0x84>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr1 ){
 8012f9e:	4b07      	ldr	r3, [pc, #28]	@ (8012fbc <DIST_getErrSkew+0x90>)
 8012fa0:	89da      	ldrh	r2, [r3, #14]
 8012fa2:	4b07      	ldr	r3, [pc, #28]	@ (8012fc0 <DIST_getErrSkew+0x94>)
 8012fa4:	895b      	ldrh	r3, [r3, #10]
 8012fa6:	429a      	cmp	r2, r3
 8012fa8:	d902      	bls.n	8012fb0 <DIST_getErrSkew+0x84>
		*p_err = 0;
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	2200      	movs	r2, #0
 8012fae:	601a      	str	r2, [r3, #0]
}
 8012fb0:	bf00      	nop
 8012fb2:	370c      	adds	r7, #12
 8012fb4:	46bd      	mov	sp, r7
 8012fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fba:	4770      	bx	lr
 8012fbc:	20017bf0 	.word	0x20017bf0
 8012fc0:	20017c28 	.word	0x20017c28

08012fc4 <DIST_Pol_FL>:

void DIST_Pol_FL( void )
{
 8012fc4:	b580      	push	{r7, lr}
 8012fc6:	b082      	sub	sp, #8
 8012fc8:	af00      	add	r7, sp, #0
	st_sen[DIST_SEN_L_FRONT].s_offset = GetSensor_FL();
 8012fca:	f7ee fbbf 	bl	800174c <GetSensor_FL>
 8012fce:	4603      	mov	r3, r0
 8012fd0:	461a      	mov	r2, r3
 8012fd2:	4b17      	ldr	r3, [pc, #92]	@ (8013030 <DIST_Pol_FL+0x6c>)
 8012fd4:	82da      	strh	r2, [r3, #22]

	Set_SenFL(1);
 8012fd6:	2001      	movs	r0, #1
 8012fd8:	f7ef f80e 	bl	8001ff8 <Set_SenFL>

	for(uint16_t i=0;i<1000;i++);
 8012fdc:	2300      	movs	r3, #0
 8012fde:	80fb      	strh	r3, [r7, #6]
 8012fe0:	e002      	b.n	8012fe8 <DIST_Pol_FL+0x24>
 8012fe2:	88fb      	ldrh	r3, [r7, #6]
 8012fe4:	3301      	adds	r3, #1
 8012fe6:	80fb      	strh	r3, [r7, #6]
 8012fe8:	88fb      	ldrh	r3, [r7, #6]
 8012fea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012fee:	d3f8      	bcc.n	8012fe2 <DIST_Pol_FL+0x1e>

	st_sen[DIST_SEN_L_FRONT].s_old = st_sen[DIST_SEN_L_FRONT].s_now;
 8012ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8013030 <DIST_Pol_FL+0x6c>)
 8012ff2:	89da      	ldrh	r2, [r3, #14]
 8012ff4:	4b0e      	ldr	r3, [pc, #56]	@ (8013030 <DIST_Pol_FL+0x6c>)
 8012ff6:	821a      	strh	r2, [r3, #16]
	st_sen[DIST_SEN_L_FRONT].s_now = GetSensor_FL()- st_sen[DIST_SEN_L_FRONT].s_offset;
 8012ff8:	f7ee fba8 	bl	800174c <GetSensor_FL>
 8012ffc:	4603      	mov	r3, r0
 8012ffe:	461a      	mov	r2, r3
 8013000:	4b0b      	ldr	r3, [pc, #44]	@ (8013030 <DIST_Pol_FL+0x6c>)
 8013002:	8adb      	ldrh	r3, [r3, #22]
 8013004:	1ad3      	subs	r3, r2, r3
 8013006:	b29a      	uxth	r2, r3
 8013008:	4b09      	ldr	r3, [pc, #36]	@ (8013030 <DIST_Pol_FL+0x6c>)
 801300a:	81da      	strh	r2, [r3, #14]
	if(st_sen[DIST_SEN_L_FRONT].s_now>(65535/2))st_sen[DIST_SEN_L_FRONT].s_now =0;
 801300c:	4b08      	ldr	r3, [pc, #32]	@ (8013030 <DIST_Pol_FL+0x6c>)
 801300e:	89db      	ldrh	r3, [r3, #14]
 8013010:	b21b      	sxth	r3, r3
 8013012:	2b00      	cmp	r3, #0
 8013014:	da02      	bge.n	801301c <DIST_Pol_FL+0x58>
 8013016:	4b06      	ldr	r3, [pc, #24]	@ (8013030 <DIST_Pol_FL+0x6c>)
 8013018:	2200      	movs	r2, #0
 801301a:	81da      	strh	r2, [r3, #14]
	ADC3_clearEOS();
 801301c:	f7ee fbae 	bl	800177c <ADC3_clearEOS>

	Set_SenFL(0);
 8013020:	2000      	movs	r0, #0
 8013022:	f7ee ffe9 	bl	8001ff8 <Set_SenFL>
}
 8013026:	bf00      	nop
 8013028:	3708      	adds	r7, #8
 801302a:	46bd      	mov	sp, r7
 801302c:	bd80      	pop	{r7, pc}
 801302e:	bf00      	nop
 8013030:	20017bf0 	.word	0x20017bf0

08013034 <DIST_Pol_FR>:

void DIST_Pol_FR( void )
{
 8013034:	b580      	push	{r7, lr}
 8013036:	b082      	sub	sp, #8
 8013038:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_R_FRONT].s_offset = GetSensor_FR();
 801303a:	f7ee fbeb 	bl	8001814 <GetSensor_FR>
 801303e:	4603      	mov	r3, r0
 8013040:	461a      	mov	r2, r3
 8013042:	4b17      	ldr	r3, [pc, #92]	@ (80130a0 <DIST_Pol_FR+0x6c>)
 8013044:	811a      	strh	r2, [r3, #8]

	Set_SenFR(1);
 8013046:	2001      	movs	r0, #1
 8013048:	f7ef f81f 	bl	800208a <Set_SenFR>

	for(uint16_t i=0;i<1000;i++);
 801304c:	2300      	movs	r3, #0
 801304e:	80fb      	strh	r3, [r7, #6]
 8013050:	e002      	b.n	8013058 <DIST_Pol_FR+0x24>
 8013052:	88fb      	ldrh	r3, [r7, #6]
 8013054:	3301      	adds	r3, #1
 8013056:	80fb      	strh	r3, [r7, #6]
 8013058:	88fb      	ldrh	r3, [r7, #6]
 801305a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801305e:	d3f8      	bcc.n	8013052 <DIST_Pol_FR+0x1e>

	st_sen[DIST_SEN_R_FRONT].s_old = st_sen[DIST_SEN_R_FRONT].s_now;
 8013060:	4b0f      	ldr	r3, [pc, #60]	@ (80130a0 <DIST_Pol_FR+0x6c>)
 8013062:	881a      	ldrh	r2, [r3, #0]
 8013064:	4b0e      	ldr	r3, [pc, #56]	@ (80130a0 <DIST_Pol_FR+0x6c>)
 8013066:	805a      	strh	r2, [r3, #2]
	st_sen[DIST_SEN_R_FRONT].s_now = GetSensor_FR()- st_sen[DIST_SEN_R_FRONT].s_offset;
 8013068:	f7ee fbd4 	bl	8001814 <GetSensor_FR>
 801306c:	4603      	mov	r3, r0
 801306e:	461a      	mov	r2, r3
 8013070:	4b0b      	ldr	r3, [pc, #44]	@ (80130a0 <DIST_Pol_FR+0x6c>)
 8013072:	891b      	ldrh	r3, [r3, #8]
 8013074:	1ad3      	subs	r3, r2, r3
 8013076:	b29a      	uxth	r2, r3
 8013078:	4b09      	ldr	r3, [pc, #36]	@ (80130a0 <DIST_Pol_FR+0x6c>)
 801307a:	801a      	strh	r2, [r3, #0]
	if(st_sen[DIST_SEN_R_FRONT].s_now>(65535/2))st_sen[DIST_SEN_R_FRONT].s_now =0;
 801307c:	4b08      	ldr	r3, [pc, #32]	@ (80130a0 <DIST_Pol_FR+0x6c>)
 801307e:	881b      	ldrh	r3, [r3, #0]
 8013080:	b21b      	sxth	r3, r3
 8013082:	2b00      	cmp	r3, #0
 8013084:	da02      	bge.n	801308c <DIST_Pol_FR+0x58>
 8013086:	4b06      	ldr	r3, [pc, #24]	@ (80130a0 <DIST_Pol_FR+0x6c>)
 8013088:	2200      	movs	r2, #0
 801308a:	801a      	strh	r2, [r3, #0]
	ADC2_clearEOS();
 801308c:	f7ee fb80 	bl	8001790 <ADC2_clearEOS>

	Set_SenFR(0);
 8013090:	2000      	movs	r0, #0
 8013092:	f7ee fffa 	bl	800208a <Set_SenFR>

}
 8013096:	bf00      	nop
 8013098:	3708      	adds	r7, #8
 801309a:	46bd      	mov	sp, r7
 801309c:	bd80      	pop	{r7, pc}
 801309e:	bf00      	nop
 80130a0:	20017bf0 	.word	0x20017bf0

080130a4 <DIST_Pol_SL>:


void DIST_Pol_SL( void )
{
 80130a4:	b580      	push	{r7, lr}
 80130a6:	b082      	sub	sp, #8
 80130a8:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_L_SIDE].s_offset = GetSensor_SL();
 80130aa:	f7ee fb83 	bl	80017b4 <GetSensor_SL>
 80130ae:	4603      	mov	r3, r0
 80130b0:	461a      	mov	r2, r3
 80130b2:	4b17      	ldr	r3, [pc, #92]	@ (8013110 <DIST_Pol_SL+0x6c>)
 80130b4:	865a      	strh	r2, [r3, #50]	@ 0x32

	Set_SenSL(1);
 80130b6:	2001      	movs	r0, #1
 80130b8:	f7ee ffb8 	bl	800202c <Set_SenSL>

	for(uint16_t i=0;i<1000;i++);
 80130bc:	2300      	movs	r3, #0
 80130be:	80fb      	strh	r3, [r7, #6]
 80130c0:	e002      	b.n	80130c8 <DIST_Pol_SL+0x24>
 80130c2:	88fb      	ldrh	r3, [r7, #6]
 80130c4:	3301      	adds	r3, #1
 80130c6:	80fb      	strh	r3, [r7, #6]
 80130c8:	88fb      	ldrh	r3, [r7, #6]
 80130ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80130ce:	d3f8      	bcc.n	80130c2 <DIST_Pol_SL+0x1e>

	st_sen[DIST_SEN_L_SIDE].s_old = st_sen[DIST_SEN_L_SIDE].s_now;
 80130d0:	4b0f      	ldr	r3, [pc, #60]	@ (8013110 <DIST_Pol_SL+0x6c>)
 80130d2:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80130d4:	4b0e      	ldr	r3, [pc, #56]	@ (8013110 <DIST_Pol_SL+0x6c>)
 80130d6:	859a      	strh	r2, [r3, #44]	@ 0x2c
	st_sen[DIST_SEN_L_SIDE].s_now = GetSensor_SL()- st_sen[DIST_SEN_L_SIDE].s_offset;
 80130d8:	f7ee fb6c 	bl	80017b4 <GetSensor_SL>
 80130dc:	4603      	mov	r3, r0
 80130de:	461a      	mov	r2, r3
 80130e0:	4b0b      	ldr	r3, [pc, #44]	@ (8013110 <DIST_Pol_SL+0x6c>)
 80130e2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80130e4:	1ad3      	subs	r3, r2, r3
 80130e6:	b29a      	uxth	r2, r3
 80130e8:	4b09      	ldr	r3, [pc, #36]	@ (8013110 <DIST_Pol_SL+0x6c>)
 80130ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
	if(st_sen[DIST_SEN_L_SIDE].s_now>(65535/2))st_sen[DIST_SEN_L_SIDE].s_now =0;
 80130ec:	4b08      	ldr	r3, [pc, #32]	@ (8013110 <DIST_Pol_SL+0x6c>)
 80130ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80130f0:	b21b      	sxth	r3, r3
 80130f2:	2b00      	cmp	r3, #0
 80130f4:	da02      	bge.n	80130fc <DIST_Pol_SL+0x58>
 80130f6:	4b06      	ldr	r3, [pc, #24]	@ (8013110 <DIST_Pol_SL+0x6c>)
 80130f8:	2200      	movs	r2, #0
 80130fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
	ADC1_clearEOS();
 80130fc:	f7ee fb52 	bl	80017a4 <ADC1_clearEOS>

	Set_SenSL(0);
 8013100:	2000      	movs	r0, #0
 8013102:	f7ee ff93 	bl	800202c <Set_SenSL>

}
 8013106:	bf00      	nop
 8013108:	3708      	adds	r7, #8
 801310a:	46bd      	mov	sp, r7
 801310c:	bd80      	pop	{r7, pc}
 801310e:	bf00      	nop
 8013110:	20017bf0 	.word	0x20017bf0

08013114 <DIST_Pol_SR>:

void DIST_Pol_SR( void )
{
 8013114:	b580      	push	{r7, lr}
 8013116:	b082      	sub	sp, #8
 8013118:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_R_SIDE].s_offset = GetSensor_SR();
 801311a:	f7ee fb63 	bl	80017e4 <GetSensor_SR>
 801311e:	4603      	mov	r3, r0
 8013120:	461a      	mov	r2, r3
 8013122:	4b16      	ldr	r3, [pc, #88]	@ (801317c <DIST_Pol_SR+0x68>)
 8013124:	849a      	strh	r2, [r3, #36]	@ 0x24

	Set_SenSR(1);
 8013126:	2001      	movs	r0, #1
 8013128:	f7ee ff98 	bl	800205c <Set_SenSR>

	for(uint16_t i=0;i<1000;i++);
 801312c:	2300      	movs	r3, #0
 801312e:	80fb      	strh	r3, [r7, #6]
 8013130:	e002      	b.n	8013138 <DIST_Pol_SR+0x24>
 8013132:	88fb      	ldrh	r3, [r7, #6]
 8013134:	3301      	adds	r3, #1
 8013136:	80fb      	strh	r3, [r7, #6]
 8013138:	88fb      	ldrh	r3, [r7, #6]
 801313a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801313e:	d3f8      	bcc.n	8013132 <DIST_Pol_SR+0x1e>

	st_sen[DIST_SEN_R_SIDE].s_old = st_sen[DIST_SEN_R_SIDE].s_now;
 8013140:	4b0e      	ldr	r3, [pc, #56]	@ (801317c <DIST_Pol_SR+0x68>)
 8013142:	8b9a      	ldrh	r2, [r3, #28]
 8013144:	4b0d      	ldr	r3, [pc, #52]	@ (801317c <DIST_Pol_SR+0x68>)
 8013146:	83da      	strh	r2, [r3, #30]
	st_sen[DIST_SEN_R_SIDE].s_now = GetSensor_SR()- st_sen[DIST_SEN_R_SIDE].s_offset;
 8013148:	f7ee fb4c 	bl	80017e4 <GetSensor_SR>
 801314c:	4603      	mov	r3, r0
 801314e:	461a      	mov	r2, r3
 8013150:	4b0a      	ldr	r3, [pc, #40]	@ (801317c <DIST_Pol_SR+0x68>)
 8013152:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8013154:	1ad3      	subs	r3, r2, r3
 8013156:	b29a      	uxth	r2, r3
 8013158:	4b08      	ldr	r3, [pc, #32]	@ (801317c <DIST_Pol_SR+0x68>)
 801315a:	839a      	strh	r2, [r3, #28]
	if(st_sen[DIST_SEN_R_SIDE].s_now>(65535/2))st_sen[DIST_SEN_R_SIDE].s_now =0;
 801315c:	4b07      	ldr	r3, [pc, #28]	@ (801317c <DIST_Pol_SR+0x68>)
 801315e:	8b9b      	ldrh	r3, [r3, #28]
 8013160:	b21b      	sxth	r3, r3
 8013162:	2b00      	cmp	r3, #0
 8013164:	da02      	bge.n	801316c <DIST_Pol_SR+0x58>
 8013166:	4b05      	ldr	r3, [pc, #20]	@ (801317c <DIST_Pol_SR+0x68>)
 8013168:	2200      	movs	r2, #0
 801316a:	839a      	strh	r2, [r3, #28]

	Set_SenSR(0);
 801316c:	2000      	movs	r0, #0
 801316e:	f7ee ff75 	bl	800205c <Set_SenSR>

}
 8013172:	bf00      	nop
 8013174:	3708      	adds	r7, #8
 8013176:	46bd      	mov	sp, r7
 8013178:	bd80      	pop	{r7, pc}
 801317a:	bf00      	nop
 801317c:	20017bf0 	.word	0x20017bf0

08013180 <DIST_isWall_FRONT>:
	printf("FL %4d SL %4d SR %4d FR %4d\r",
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
}

bool DIST_isWall_FRONT( void )
{
 8013180:	b480      	push	{r7}
 8013182:	b083      	sub	sp, #12
 8013184:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 8013186:	2300      	movs	r3, #0
 8013188:	71fb      	strb	r3, [r7, #7]
//	printf("DIST_SEN_R_FRONT %5d \r\n",st_sen[DIST_SEN_R_FRONT].s_limit);
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_limit ) ||
 801318a:	4b0a      	ldr	r3, [pc, #40]	@ (80131b4 <DIST_isWall_FRONT+0x34>)
 801318c:	881a      	ldrh	r2, [r3, #0]
 801318e:	4b09      	ldr	r3, [pc, #36]	@ (80131b4 <DIST_isWall_FRONT+0x34>)
 8013190:	889b      	ldrh	r3, [r3, #4]
 8013192:	429a      	cmp	r2, r3
 8013194:	d805      	bhi.n	80131a2 <DIST_isWall_FRONT+0x22>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_limit )
 8013196:	4b07      	ldr	r3, [pc, #28]	@ (80131b4 <DIST_isWall_FRONT+0x34>)
 8013198:	89da      	ldrh	r2, [r3, #14]
 801319a:	4b06      	ldr	r3, [pc, #24]	@ (80131b4 <DIST_isWall_FRONT+0x34>)
 801319c:	8a5b      	ldrh	r3, [r3, #18]
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_limit ) ||
 801319e:	429a      	cmp	r2, r3
 80131a0:	d901      	bls.n	80131a6 <DIST_isWall_FRONT+0x26>
	){
		bl_res = true;
 80131a2:	2301      	movs	r3, #1
 80131a4:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 80131a6:	79fb      	ldrb	r3, [r7, #7]
}
 80131a8:	4618      	mov	r0, r3
 80131aa:	370c      	adds	r7, #12
 80131ac:	46bd      	mov	sp, r7
 80131ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131b2:	4770      	bx	lr
 80131b4:	20017bf0 	.word	0x20017bf0

080131b8 <DIST_isWall_R_SIDE>:

bool DIST_isWall_R_SIDE( void )
{
 80131b8:	b480      	push	{r7}
 80131ba:	b083      	sub	sp, #12
 80131bc:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 80131be:	2300      	movs	r3, #0
 80131c0:	71fb      	strb	r3, [r7, #7]

	if( st_sen[DIST_SEN_R_SIDE].s_now > st_sen[DIST_SEN_R_SIDE].s_limit ){
 80131c2:	4b07      	ldr	r3, [pc, #28]	@ (80131e0 <DIST_isWall_R_SIDE+0x28>)
 80131c4:	8b9a      	ldrh	r2, [r3, #28]
 80131c6:	4b06      	ldr	r3, [pc, #24]	@ (80131e0 <DIST_isWall_R_SIDE+0x28>)
 80131c8:	8c1b      	ldrh	r3, [r3, #32]
 80131ca:	429a      	cmp	r2, r3
 80131cc:	d901      	bls.n	80131d2 <DIST_isWall_R_SIDE+0x1a>
		bl_res = true;
 80131ce:	2301      	movs	r3, #1
 80131d0:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 80131d2:	79fb      	ldrb	r3, [r7, #7]
}
 80131d4:	4618      	mov	r0, r3
 80131d6:	370c      	adds	r7, #12
 80131d8:	46bd      	mov	sp, r7
 80131da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131de:	4770      	bx	lr
 80131e0:	20017bf0 	.word	0x20017bf0

080131e4 <DIST_isWall_L_SIDE>:

bool DIST_isWall_L_SIDE( void )
{
 80131e4:	b480      	push	{r7}
 80131e6:	b083      	sub	sp, #12
 80131e8:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 80131ea:	2300      	movs	r3, #0
 80131ec:	71fb      	strb	r3, [r7, #7]

	if( st_sen[DIST_SEN_L_SIDE].s_now > st_sen[DIST_SEN_L_SIDE].s_limit ){
 80131ee:	4b07      	ldr	r3, [pc, #28]	@ (801320c <DIST_isWall_L_SIDE+0x28>)
 80131f0:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80131f2:	4b06      	ldr	r3, [pc, #24]	@ (801320c <DIST_isWall_L_SIDE+0x28>)
 80131f4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80131f6:	429a      	cmp	r2, r3
 80131f8:	d901      	bls.n	80131fe <DIST_isWall_L_SIDE+0x1a>
		bl_res = true;
 80131fa:	2301      	movs	r3, #1
 80131fc:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 80131fe:	79fb      	ldrb	r3, [r7, #7]
}
 8013200:	4618      	mov	r0, r3
 8013202:	370c      	adds	r7, #12
 8013204:	46bd      	mov	sp, r7
 8013206:	f85d 7b04 	ldr.w	r7, [sp], #4
 801320a:	4770      	bx	lr
 801320c:	20017bf0 	.word	0x20017bf0

08013210 <MAP_refPos>:
uint16_t us_LogIndex = 0;
uint16_t us_LogWallCut[30];
uint16_t us_LogIndexWallCut = 0;

void MAP_refPos( uint8_t uc_cmd )
{
 8013210:	b480      	push	{r7}
 8013212:	b085      	sub	sp, #20
 8013214:	af00      	add	r7, sp, #0
 8013216:	4603      	mov	r3, r0
 8013218:	71fb      	strb	r3, [r7, #7]
	uint8_t uc_index = 0;			// 
 801321a:	2300      	movs	r3, #0
 801321c:	73fb      	strb	r3, [r7, #15]
	
	/* ------------------------------------------ */
	/*    */
	/* ------------------------------------------ */
	/*  */
	if( ( uc_cmd <=  GO71 ) && ( uc_cmd >=  GO1) ){
 801321e:	79fb      	ldrb	r3, [r7, #7]
 8013220:	2b47      	cmp	r3, #71	@ 0x47
 8013222:	d805      	bhi.n	8013230 <MAP_refPos+0x20>
 8013224:	79fb      	ldrb	r3, [r7, #7]
 8013226:	2b00      	cmp	r3, #0
 8013228:	d002      	beq.n	8013230 <MAP_refPos+0x20>
		
		uc_index = 14;		// st_PosData
 801322a:	230e      	movs	r3, #14
 801322c:	73fb      	strb	r3, [r7, #15]
 801322e:	e024      	b.n	801327a <MAP_refPos+0x6a>
	}
	/*  */
	else if( ( uc_cmd <=  NGO71 ) && ( uc_cmd >=  NGO1) ){
 8013230:	79fb      	ldrb	r3, [r7, #7]
 8013232:	2b98      	cmp	r3, #152	@ 0x98
 8013234:	d900      	bls.n	8013238 <MAP_refPos+0x28>
 8013236:	e005      	b.n	8013244 <MAP_refPos+0x34>
 8013238:	79fb      	ldrb	r3, [r7, #7]
 801323a:	2b51      	cmp	r3, #81	@ 0x51
 801323c:	d902      	bls.n	8013244 <MAP_refPos+0x34>
		
		uc_index = 15;		// st_PosData
 801323e:	230f      	movs	r3, #15
 8013240:	73fb      	strb	r3, [r7, #15]
 8013242:	e01a      	b.n	801327a <MAP_refPos+0x6a>
	}
	/*  */
	else{
		while(1){
			
			if( st_PosData[uc_index].en_cmd == uc_cmd )      break;			// 
 8013244:	7bfa      	ldrb	r2, [r7, #15]
 8013246:	49c7      	ldr	r1, [pc, #796]	@ (8013564 <MAP_refPos+0x354>)
 8013248:	4613      	mov	r3, r2
 801324a:	009b      	lsls	r3, r3, #2
 801324c:	4413      	add	r3, r2
 801324e:	00db      	lsls	r3, r3, #3
 8013250:	440b      	add	r3, r1
 8013252:	781b      	ldrb	r3, [r3, #0]
 8013254:	79fa      	ldrb	r2, [r7, #7]
 8013256:	429a      	cmp	r2, r3
 8013258:	d00e      	beq.n	8013278 <MAP_refPos+0x68>
			if( st_PosData[uc_index].en_cmd == MAP_CMD_MAX ) return;		// 
 801325a:	7bfa      	ldrb	r2, [r7, #15]
 801325c:	49c1      	ldr	r1, [pc, #772]	@ (8013564 <MAP_refPos+0x354>)
 801325e:	4613      	mov	r3, r2
 8013260:	009b      	lsls	r3, r3, #2
 8013262:	4413      	add	r3, r2
 8013264:	00db      	lsls	r3, r3, #3
 8013266:	440b      	add	r3, r1
 8013268:	781b      	ldrb	r3, [r3, #0]
 801326a:	2bfb      	cmp	r3, #251	@ 0xfb
 801326c:	f000 82ca 	beq.w	8013804 <MAP_refPos+0x5f4>
			uc_index++;
 8013270:	7bfb      	ldrb	r3, [r7, #15]
 8013272:	3301      	adds	r3, #1
 8013274:	73fb      	strb	r3, [r7, #15]
			if( st_PosData[uc_index].en_cmd == uc_cmd )      break;			// 
 8013276:	e7e5      	b.n	8013244 <MAP_refPos+0x34>
 8013278:	bf00      	nop
		}
	}
	
		/*  */
	switch( s_PosDir ){
 801327a:	4bbb      	ldr	r3, [pc, #748]	@ (8013568 <MAP_refPos+0x358>)
 801327c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8013280:	2b07      	cmp	r3, #7
 8013282:	f200 8267 	bhi.w	8013754 <MAP_refPos+0x544>
 8013286:	a201      	add	r2, pc, #4	@ (adr r2, 801328c <MAP_refPos+0x7c>)
 8013288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801328c:	080132ad 	.word	0x080132ad
 8013290:	080132ad 	.word	0x080132ad
 8013294:	080133d3 	.word	0x080133d3
 8013298:	080133d3 	.word	0x080133d3
 801329c:	080134f9 	.word	0x080134f9
 80132a0:	080134f9 	.word	0x080134f9
 80132a4:	0801362f 	.word	0x0801362f
 80132a8:	0801362f 	.word	0x0801362f
		/* [0] [1] */
		case 0:
		case 1:
		
			/*  */
			if( uc_index == 14 ){
 80132ac:	7bfb      	ldrb	r3, [r7, #15]
 80132ae:	2b0e      	cmp	r3, #14
 80132b0:	d132      	bne.n	8013318 <MAP_refPos+0x108>
				
				f_PosX += st_PosData[uc_index].f_x0_x1 * uc_cmd;
 80132b2:	7bfa      	ldrb	r2, [r7, #15]
 80132b4:	49ab      	ldr	r1, [pc, #684]	@ (8013564 <MAP_refPos+0x354>)
 80132b6:	4613      	mov	r3, r2
 80132b8:	009b      	lsls	r3, r3, #2
 80132ba:	4413      	add	r3, r2
 80132bc:	00db      	lsls	r3, r3, #3
 80132be:	440b      	add	r3, r1
 80132c0:	3304      	adds	r3, #4
 80132c2:	ed93 7a00 	vldr	s14, [r3]
 80132c6:	79fb      	ldrb	r3, [r7, #7]
 80132c8:	ee07 3a90 	vmov	s15, r3
 80132cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80132d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80132d4:	4ba5      	ldr	r3, [pc, #660]	@ (801356c <MAP_refPos+0x35c>)
 80132d6:	edd3 7a00 	vldr	s15, [r3]
 80132da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80132de:	4ba3      	ldr	r3, [pc, #652]	@ (801356c <MAP_refPos+0x35c>)
 80132e0:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y0_y1 * uc_cmd;
 80132e4:	7bfa      	ldrb	r2, [r7, #15]
 80132e6:	499f      	ldr	r1, [pc, #636]	@ (8013564 <MAP_refPos+0x354>)
 80132e8:	4613      	mov	r3, r2
 80132ea:	009b      	lsls	r3, r3, #2
 80132ec:	4413      	add	r3, r2
 80132ee:	00db      	lsls	r3, r3, #3
 80132f0:	440b      	add	r3, r1
 80132f2:	3308      	adds	r3, #8
 80132f4:	ed93 7a00 	vldr	s14, [r3]
 80132f8:	79fb      	ldrb	r3, [r7, #7]
 80132fa:	ee07 3a90 	vmov	s15, r3
 80132fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013302:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013306:	4b9a      	ldr	r3, [pc, #616]	@ (8013570 <MAP_refPos+0x360>)
 8013308:	edd3 7a00 	vldr	s15, [r3]
 801330c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013310:	4b97      	ldr	r3, [pc, #604]	@ (8013570 <MAP_refPos+0x360>)
 8013312:	edc3 7a00 	vstr	s15, [r3]
			/*  */
			else{
				f_PosX += st_PosData[uc_index].f_x0_x1;
				f_PosY += st_PosData[uc_index].f_y0_y1;
			}
			break;
 8013316:	e21d      	b.n	8013754 <MAP_refPos+0x544>
			else if( uc_index == 15 ){
 8013318:	7bfb      	ldrb	r3, [r7, #15]
 801331a:	2b0f      	cmp	r3, #15
 801331c:	d134      	bne.n	8013388 <MAP_refPos+0x178>
				f_PosX += st_PosData[uc_index].f_x0_x1 * ( uc_cmd - 81 );
 801331e:	7bfa      	ldrb	r2, [r7, #15]
 8013320:	4990      	ldr	r1, [pc, #576]	@ (8013564 <MAP_refPos+0x354>)
 8013322:	4613      	mov	r3, r2
 8013324:	009b      	lsls	r3, r3, #2
 8013326:	4413      	add	r3, r2
 8013328:	00db      	lsls	r3, r3, #3
 801332a:	440b      	add	r3, r1
 801332c:	3304      	adds	r3, #4
 801332e:	ed93 7a00 	vldr	s14, [r3]
 8013332:	79fb      	ldrb	r3, [r7, #7]
 8013334:	3b51      	subs	r3, #81	@ 0x51
 8013336:	ee07 3a90 	vmov	s15, r3
 801333a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801333e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013342:	4b8a      	ldr	r3, [pc, #552]	@ (801356c <MAP_refPos+0x35c>)
 8013344:	edd3 7a00 	vldr	s15, [r3]
 8013348:	ee77 7a27 	vadd.f32	s15, s14, s15
 801334c:	4b87      	ldr	r3, [pc, #540]	@ (801356c <MAP_refPos+0x35c>)
 801334e:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y0_y1 * ( uc_cmd - 81 );
 8013352:	7bfa      	ldrb	r2, [r7, #15]
 8013354:	4983      	ldr	r1, [pc, #524]	@ (8013564 <MAP_refPos+0x354>)
 8013356:	4613      	mov	r3, r2
 8013358:	009b      	lsls	r3, r3, #2
 801335a:	4413      	add	r3, r2
 801335c:	00db      	lsls	r3, r3, #3
 801335e:	440b      	add	r3, r1
 8013360:	3308      	adds	r3, #8
 8013362:	ed93 7a00 	vldr	s14, [r3]
 8013366:	79fb      	ldrb	r3, [r7, #7]
 8013368:	3b51      	subs	r3, #81	@ 0x51
 801336a:	ee07 3a90 	vmov	s15, r3
 801336e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013372:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013376:	4b7e      	ldr	r3, [pc, #504]	@ (8013570 <MAP_refPos+0x360>)
 8013378:	edd3 7a00 	vldr	s15, [r3]
 801337c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013380:	4b7b      	ldr	r3, [pc, #492]	@ (8013570 <MAP_refPos+0x360>)
 8013382:	edc3 7a00 	vstr	s15, [r3]
			break;
 8013386:	e1e5      	b.n	8013754 <MAP_refPos+0x544>
				f_PosX += st_PosData[uc_index].f_x0_x1;
 8013388:	7bfa      	ldrb	r2, [r7, #15]
 801338a:	4976      	ldr	r1, [pc, #472]	@ (8013564 <MAP_refPos+0x354>)
 801338c:	4613      	mov	r3, r2
 801338e:	009b      	lsls	r3, r3, #2
 8013390:	4413      	add	r3, r2
 8013392:	00db      	lsls	r3, r3, #3
 8013394:	440b      	add	r3, r1
 8013396:	3304      	adds	r3, #4
 8013398:	ed93 7a00 	vldr	s14, [r3]
 801339c:	4b73      	ldr	r3, [pc, #460]	@ (801356c <MAP_refPos+0x35c>)
 801339e:	edd3 7a00 	vldr	s15, [r3]
 80133a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80133a6:	4b71      	ldr	r3, [pc, #452]	@ (801356c <MAP_refPos+0x35c>)
 80133a8:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y0_y1;
 80133ac:	7bfa      	ldrb	r2, [r7, #15]
 80133ae:	496d      	ldr	r1, [pc, #436]	@ (8013564 <MAP_refPos+0x354>)
 80133b0:	4613      	mov	r3, r2
 80133b2:	009b      	lsls	r3, r3, #2
 80133b4:	4413      	add	r3, r2
 80133b6:	00db      	lsls	r3, r3, #3
 80133b8:	440b      	add	r3, r1
 80133ba:	3308      	adds	r3, #8
 80133bc:	ed93 7a00 	vldr	s14, [r3]
 80133c0:	4b6b      	ldr	r3, [pc, #428]	@ (8013570 <MAP_refPos+0x360>)
 80133c2:	edd3 7a00 	vldr	s15, [r3]
 80133c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80133ca:	4b69      	ldr	r3, [pc, #420]	@ (8013570 <MAP_refPos+0x360>)
 80133cc:	edc3 7a00 	vstr	s15, [r3]
			break;
 80133d0:	e1c0      	b.n	8013754 <MAP_refPos+0x544>
		/* [2] [3] */
		case 2:
		case 3:

			/*  */
			if( uc_index == 14 ){
 80133d2:	7bfb      	ldrb	r3, [r7, #15]
 80133d4:	2b0e      	cmp	r3, #14
 80133d6:	d132      	bne.n	801343e <MAP_refPos+0x22e>
				
				f_PosX += st_PosData[uc_index].f_x2_x3 * uc_cmd;
 80133d8:	7bfa      	ldrb	r2, [r7, #15]
 80133da:	4962      	ldr	r1, [pc, #392]	@ (8013564 <MAP_refPos+0x354>)
 80133dc:	4613      	mov	r3, r2
 80133de:	009b      	lsls	r3, r3, #2
 80133e0:	4413      	add	r3, r2
 80133e2:	00db      	lsls	r3, r3, #3
 80133e4:	440b      	add	r3, r1
 80133e6:	330c      	adds	r3, #12
 80133e8:	ed93 7a00 	vldr	s14, [r3]
 80133ec:	79fb      	ldrb	r3, [r7, #7]
 80133ee:	ee07 3a90 	vmov	s15, r3
 80133f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80133f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80133fa:	4b5c      	ldr	r3, [pc, #368]	@ (801356c <MAP_refPos+0x35c>)
 80133fc:	edd3 7a00 	vldr	s15, [r3]
 8013400:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013404:	4b59      	ldr	r3, [pc, #356]	@ (801356c <MAP_refPos+0x35c>)
 8013406:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y2_y3 * uc_cmd;
 801340a:	7bfa      	ldrb	r2, [r7, #15]
 801340c:	4955      	ldr	r1, [pc, #340]	@ (8013564 <MAP_refPos+0x354>)
 801340e:	4613      	mov	r3, r2
 8013410:	009b      	lsls	r3, r3, #2
 8013412:	4413      	add	r3, r2
 8013414:	00db      	lsls	r3, r3, #3
 8013416:	440b      	add	r3, r1
 8013418:	3310      	adds	r3, #16
 801341a:	ed93 7a00 	vldr	s14, [r3]
 801341e:	79fb      	ldrb	r3, [r7, #7]
 8013420:	ee07 3a90 	vmov	s15, r3
 8013424:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013428:	ee27 7a27 	vmul.f32	s14, s14, s15
 801342c:	4b50      	ldr	r3, [pc, #320]	@ (8013570 <MAP_refPos+0x360>)
 801342e:	edd3 7a00 	vldr	s15, [r3]
 8013432:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013436:	4b4e      	ldr	r3, [pc, #312]	@ (8013570 <MAP_refPos+0x360>)
 8013438:	edc3 7a00 	vstr	s15, [r3]
			/*  */
			else{
				f_PosX += st_PosData[uc_index].f_x2_x3;
				f_PosY += st_PosData[uc_index].f_y2_y3;
			}
			break;
 801343c:	e18a      	b.n	8013754 <MAP_refPos+0x544>
			else if( uc_index == 15 ){
 801343e:	7bfb      	ldrb	r3, [r7, #15]
 8013440:	2b0f      	cmp	r3, #15
 8013442:	d134      	bne.n	80134ae <MAP_refPos+0x29e>
				f_PosX += st_PosData[uc_index].f_x2_x3 * ( uc_cmd - 81 );
 8013444:	7bfa      	ldrb	r2, [r7, #15]
 8013446:	4947      	ldr	r1, [pc, #284]	@ (8013564 <MAP_refPos+0x354>)
 8013448:	4613      	mov	r3, r2
 801344a:	009b      	lsls	r3, r3, #2
 801344c:	4413      	add	r3, r2
 801344e:	00db      	lsls	r3, r3, #3
 8013450:	440b      	add	r3, r1
 8013452:	330c      	adds	r3, #12
 8013454:	ed93 7a00 	vldr	s14, [r3]
 8013458:	79fb      	ldrb	r3, [r7, #7]
 801345a:	3b51      	subs	r3, #81	@ 0x51
 801345c:	ee07 3a90 	vmov	s15, r3
 8013460:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013464:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013468:	4b40      	ldr	r3, [pc, #256]	@ (801356c <MAP_refPos+0x35c>)
 801346a:	edd3 7a00 	vldr	s15, [r3]
 801346e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013472:	4b3e      	ldr	r3, [pc, #248]	@ (801356c <MAP_refPos+0x35c>)
 8013474:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y2_y3 * ( uc_cmd - 81 );
 8013478:	7bfa      	ldrb	r2, [r7, #15]
 801347a:	493a      	ldr	r1, [pc, #232]	@ (8013564 <MAP_refPos+0x354>)
 801347c:	4613      	mov	r3, r2
 801347e:	009b      	lsls	r3, r3, #2
 8013480:	4413      	add	r3, r2
 8013482:	00db      	lsls	r3, r3, #3
 8013484:	440b      	add	r3, r1
 8013486:	3310      	adds	r3, #16
 8013488:	ed93 7a00 	vldr	s14, [r3]
 801348c:	79fb      	ldrb	r3, [r7, #7]
 801348e:	3b51      	subs	r3, #81	@ 0x51
 8013490:	ee07 3a90 	vmov	s15, r3
 8013494:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013498:	ee27 7a27 	vmul.f32	s14, s14, s15
 801349c:	4b34      	ldr	r3, [pc, #208]	@ (8013570 <MAP_refPos+0x360>)
 801349e:	edd3 7a00 	vldr	s15, [r3]
 80134a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80134a6:	4b32      	ldr	r3, [pc, #200]	@ (8013570 <MAP_refPos+0x360>)
 80134a8:	edc3 7a00 	vstr	s15, [r3]
			break;
 80134ac:	e152      	b.n	8013754 <MAP_refPos+0x544>
				f_PosX += st_PosData[uc_index].f_x2_x3;
 80134ae:	7bfa      	ldrb	r2, [r7, #15]
 80134b0:	492c      	ldr	r1, [pc, #176]	@ (8013564 <MAP_refPos+0x354>)
 80134b2:	4613      	mov	r3, r2
 80134b4:	009b      	lsls	r3, r3, #2
 80134b6:	4413      	add	r3, r2
 80134b8:	00db      	lsls	r3, r3, #3
 80134ba:	440b      	add	r3, r1
 80134bc:	330c      	adds	r3, #12
 80134be:	ed93 7a00 	vldr	s14, [r3]
 80134c2:	4b2a      	ldr	r3, [pc, #168]	@ (801356c <MAP_refPos+0x35c>)
 80134c4:	edd3 7a00 	vldr	s15, [r3]
 80134c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80134cc:	4b27      	ldr	r3, [pc, #156]	@ (801356c <MAP_refPos+0x35c>)
 80134ce:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y2_y3;
 80134d2:	7bfa      	ldrb	r2, [r7, #15]
 80134d4:	4923      	ldr	r1, [pc, #140]	@ (8013564 <MAP_refPos+0x354>)
 80134d6:	4613      	mov	r3, r2
 80134d8:	009b      	lsls	r3, r3, #2
 80134da:	4413      	add	r3, r2
 80134dc:	00db      	lsls	r3, r3, #3
 80134de:	440b      	add	r3, r1
 80134e0:	3310      	adds	r3, #16
 80134e2:	ed93 7a00 	vldr	s14, [r3]
 80134e6:	4b22      	ldr	r3, [pc, #136]	@ (8013570 <MAP_refPos+0x360>)
 80134e8:	edd3 7a00 	vldr	s15, [r3]
 80134ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80134f0:	4b1f      	ldr	r3, [pc, #124]	@ (8013570 <MAP_refPos+0x360>)
 80134f2:	edc3 7a00 	vstr	s15, [r3]
			break;
 80134f6:	e12d      	b.n	8013754 <MAP_refPos+0x544>
		/* [4] [5] */
		case 4:
		case 5:

			/*  */
			if( uc_index == 14 ){
 80134f8:	7bfb      	ldrb	r3, [r7, #15]
 80134fa:	2b0e      	cmp	r3, #14
 80134fc:	d13a      	bne.n	8013574 <MAP_refPos+0x364>
				
				f_PosX += st_PosData[uc_index].f_x4_x5 * uc_cmd;
 80134fe:	7bfa      	ldrb	r2, [r7, #15]
 8013500:	4918      	ldr	r1, [pc, #96]	@ (8013564 <MAP_refPos+0x354>)
 8013502:	4613      	mov	r3, r2
 8013504:	009b      	lsls	r3, r3, #2
 8013506:	4413      	add	r3, r2
 8013508:	00db      	lsls	r3, r3, #3
 801350a:	440b      	add	r3, r1
 801350c:	3314      	adds	r3, #20
 801350e:	ed93 7a00 	vldr	s14, [r3]
 8013512:	79fb      	ldrb	r3, [r7, #7]
 8013514:	ee07 3a90 	vmov	s15, r3
 8013518:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801351c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013520:	4b12      	ldr	r3, [pc, #72]	@ (801356c <MAP_refPos+0x35c>)
 8013522:	edd3 7a00 	vldr	s15, [r3]
 8013526:	ee77 7a27 	vadd.f32	s15, s14, s15
 801352a:	4b10      	ldr	r3, [pc, #64]	@ (801356c <MAP_refPos+0x35c>)
 801352c:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y4_y5 * uc_cmd;
 8013530:	7bfa      	ldrb	r2, [r7, #15]
 8013532:	490c      	ldr	r1, [pc, #48]	@ (8013564 <MAP_refPos+0x354>)
 8013534:	4613      	mov	r3, r2
 8013536:	009b      	lsls	r3, r3, #2
 8013538:	4413      	add	r3, r2
 801353a:	00db      	lsls	r3, r3, #3
 801353c:	440b      	add	r3, r1
 801353e:	3318      	adds	r3, #24
 8013540:	ed93 7a00 	vldr	s14, [r3]
 8013544:	79fb      	ldrb	r3, [r7, #7]
 8013546:	ee07 3a90 	vmov	s15, r3
 801354a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801354e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013552:	4b07      	ldr	r3, [pc, #28]	@ (8013570 <MAP_refPos+0x360>)
 8013554:	edd3 7a00 	vldr	s15, [r3]
 8013558:	ee77 7a27 	vadd.f32	s15, s14, s15
 801355c:	4b04      	ldr	r3, [pc, #16]	@ (8013570 <MAP_refPos+0x360>)
 801355e:	edc3 7a00 	vstr	s15, [r3]
			/*  */
			else{
				f_PosX += st_PosData[uc_index].f_x4_x5;
				f_PosY += st_PosData[uc_index].f_y4_y5;
			}
			break;
 8013562:	e0f7      	b.n	8013754 <MAP_refPos+0x544>
 8013564:	08022204 	.word	0x08022204
 8013568:	2001ac54 	.word	0x2001ac54
 801356c:	2001ac4c 	.word	0x2001ac4c
 8013570:	2001ac50 	.word	0x2001ac50
			else if( uc_index == 15 ){
 8013574:	7bfb      	ldrb	r3, [r7, #15]
 8013576:	2b0f      	cmp	r3, #15
 8013578:	d134      	bne.n	80135e4 <MAP_refPos+0x3d4>
				f_PosX += st_PosData[uc_index].f_x4_x5 * ( uc_cmd - 81 );
 801357a:	7bfa      	ldrb	r2, [r7, #15]
 801357c:	49a4      	ldr	r1, [pc, #656]	@ (8013810 <MAP_refPos+0x600>)
 801357e:	4613      	mov	r3, r2
 8013580:	009b      	lsls	r3, r3, #2
 8013582:	4413      	add	r3, r2
 8013584:	00db      	lsls	r3, r3, #3
 8013586:	440b      	add	r3, r1
 8013588:	3314      	adds	r3, #20
 801358a:	ed93 7a00 	vldr	s14, [r3]
 801358e:	79fb      	ldrb	r3, [r7, #7]
 8013590:	3b51      	subs	r3, #81	@ 0x51
 8013592:	ee07 3a90 	vmov	s15, r3
 8013596:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801359a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801359e:	4b9d      	ldr	r3, [pc, #628]	@ (8013814 <MAP_refPos+0x604>)
 80135a0:	edd3 7a00 	vldr	s15, [r3]
 80135a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80135a8:	4b9a      	ldr	r3, [pc, #616]	@ (8013814 <MAP_refPos+0x604>)
 80135aa:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y4_y5 * ( uc_cmd - 81 );
 80135ae:	7bfa      	ldrb	r2, [r7, #15]
 80135b0:	4997      	ldr	r1, [pc, #604]	@ (8013810 <MAP_refPos+0x600>)
 80135b2:	4613      	mov	r3, r2
 80135b4:	009b      	lsls	r3, r3, #2
 80135b6:	4413      	add	r3, r2
 80135b8:	00db      	lsls	r3, r3, #3
 80135ba:	440b      	add	r3, r1
 80135bc:	3318      	adds	r3, #24
 80135be:	ed93 7a00 	vldr	s14, [r3]
 80135c2:	79fb      	ldrb	r3, [r7, #7]
 80135c4:	3b51      	subs	r3, #81	@ 0x51
 80135c6:	ee07 3a90 	vmov	s15, r3
 80135ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80135ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80135d2:	4b91      	ldr	r3, [pc, #580]	@ (8013818 <MAP_refPos+0x608>)
 80135d4:	edd3 7a00 	vldr	s15, [r3]
 80135d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80135dc:	4b8e      	ldr	r3, [pc, #568]	@ (8013818 <MAP_refPos+0x608>)
 80135de:	edc3 7a00 	vstr	s15, [r3]
			break;
 80135e2:	e0b7      	b.n	8013754 <MAP_refPos+0x544>
				f_PosX += st_PosData[uc_index].f_x4_x5;
 80135e4:	7bfa      	ldrb	r2, [r7, #15]
 80135e6:	498a      	ldr	r1, [pc, #552]	@ (8013810 <MAP_refPos+0x600>)
 80135e8:	4613      	mov	r3, r2
 80135ea:	009b      	lsls	r3, r3, #2
 80135ec:	4413      	add	r3, r2
 80135ee:	00db      	lsls	r3, r3, #3
 80135f0:	440b      	add	r3, r1
 80135f2:	3314      	adds	r3, #20
 80135f4:	ed93 7a00 	vldr	s14, [r3]
 80135f8:	4b86      	ldr	r3, [pc, #536]	@ (8013814 <MAP_refPos+0x604>)
 80135fa:	edd3 7a00 	vldr	s15, [r3]
 80135fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013602:	4b84      	ldr	r3, [pc, #528]	@ (8013814 <MAP_refPos+0x604>)
 8013604:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y4_y5;
 8013608:	7bfa      	ldrb	r2, [r7, #15]
 801360a:	4981      	ldr	r1, [pc, #516]	@ (8013810 <MAP_refPos+0x600>)
 801360c:	4613      	mov	r3, r2
 801360e:	009b      	lsls	r3, r3, #2
 8013610:	4413      	add	r3, r2
 8013612:	00db      	lsls	r3, r3, #3
 8013614:	440b      	add	r3, r1
 8013616:	3318      	adds	r3, #24
 8013618:	ed93 7a00 	vldr	s14, [r3]
 801361c:	4b7e      	ldr	r3, [pc, #504]	@ (8013818 <MAP_refPos+0x608>)
 801361e:	edd3 7a00 	vldr	s15, [r3]
 8013622:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013626:	4b7c      	ldr	r3, [pc, #496]	@ (8013818 <MAP_refPos+0x608>)
 8013628:	edc3 7a00 	vstr	s15, [r3]
			break;
 801362c:	e092      	b.n	8013754 <MAP_refPos+0x544>
		/* [6] [7] */
		case 6:
		case 7:

			/*  */
			if( uc_index == 14 ){
 801362e:	7bfb      	ldrb	r3, [r7, #15]
 8013630:	2b0e      	cmp	r3, #14
 8013632:	d132      	bne.n	801369a <MAP_refPos+0x48a>
				
				f_PosX += st_PosData[uc_index].f_x6_x7 * uc_cmd;
 8013634:	7bfa      	ldrb	r2, [r7, #15]
 8013636:	4976      	ldr	r1, [pc, #472]	@ (8013810 <MAP_refPos+0x600>)
 8013638:	4613      	mov	r3, r2
 801363a:	009b      	lsls	r3, r3, #2
 801363c:	4413      	add	r3, r2
 801363e:	00db      	lsls	r3, r3, #3
 8013640:	440b      	add	r3, r1
 8013642:	331c      	adds	r3, #28
 8013644:	ed93 7a00 	vldr	s14, [r3]
 8013648:	79fb      	ldrb	r3, [r7, #7]
 801364a:	ee07 3a90 	vmov	s15, r3
 801364e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013652:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013656:	4b6f      	ldr	r3, [pc, #444]	@ (8013814 <MAP_refPos+0x604>)
 8013658:	edd3 7a00 	vldr	s15, [r3]
 801365c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013660:	4b6c      	ldr	r3, [pc, #432]	@ (8013814 <MAP_refPos+0x604>)
 8013662:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y6_y7 * uc_cmd;
 8013666:	7bfa      	ldrb	r2, [r7, #15]
 8013668:	4969      	ldr	r1, [pc, #420]	@ (8013810 <MAP_refPos+0x600>)
 801366a:	4613      	mov	r3, r2
 801366c:	009b      	lsls	r3, r3, #2
 801366e:	4413      	add	r3, r2
 8013670:	00db      	lsls	r3, r3, #3
 8013672:	440b      	add	r3, r1
 8013674:	3320      	adds	r3, #32
 8013676:	ed93 7a00 	vldr	s14, [r3]
 801367a:	79fb      	ldrb	r3, [r7, #7]
 801367c:	ee07 3a90 	vmov	s15, r3
 8013680:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013684:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013688:	4b63      	ldr	r3, [pc, #396]	@ (8013818 <MAP_refPos+0x608>)
 801368a:	edd3 7a00 	vldr	s15, [r3]
 801368e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013692:	4b61      	ldr	r3, [pc, #388]	@ (8013818 <MAP_refPos+0x608>)
 8013694:	edc3 7a00 	vstr	s15, [r3]
			/*  */
			else{
				f_PosX += st_PosData[uc_index].f_x6_x7;
				f_PosY += st_PosData[uc_index].f_y6_y7;
			}
			break;
 8013698:	e05b      	b.n	8013752 <MAP_refPos+0x542>
			else if( uc_index == 15 ){
 801369a:	7bfb      	ldrb	r3, [r7, #15]
 801369c:	2b0f      	cmp	r3, #15
 801369e:	d134      	bne.n	801370a <MAP_refPos+0x4fa>
				f_PosX += st_PosData[uc_index].f_x6_x7 * ( uc_cmd - 81 );
 80136a0:	7bfa      	ldrb	r2, [r7, #15]
 80136a2:	495b      	ldr	r1, [pc, #364]	@ (8013810 <MAP_refPos+0x600>)
 80136a4:	4613      	mov	r3, r2
 80136a6:	009b      	lsls	r3, r3, #2
 80136a8:	4413      	add	r3, r2
 80136aa:	00db      	lsls	r3, r3, #3
 80136ac:	440b      	add	r3, r1
 80136ae:	331c      	adds	r3, #28
 80136b0:	ed93 7a00 	vldr	s14, [r3]
 80136b4:	79fb      	ldrb	r3, [r7, #7]
 80136b6:	3b51      	subs	r3, #81	@ 0x51
 80136b8:	ee07 3a90 	vmov	s15, r3
 80136bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80136c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80136c4:	4b53      	ldr	r3, [pc, #332]	@ (8013814 <MAP_refPos+0x604>)
 80136c6:	edd3 7a00 	vldr	s15, [r3]
 80136ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80136ce:	4b51      	ldr	r3, [pc, #324]	@ (8013814 <MAP_refPos+0x604>)
 80136d0:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y6_y7 * ( uc_cmd - 81 );
 80136d4:	7bfa      	ldrb	r2, [r7, #15]
 80136d6:	494e      	ldr	r1, [pc, #312]	@ (8013810 <MAP_refPos+0x600>)
 80136d8:	4613      	mov	r3, r2
 80136da:	009b      	lsls	r3, r3, #2
 80136dc:	4413      	add	r3, r2
 80136de:	00db      	lsls	r3, r3, #3
 80136e0:	440b      	add	r3, r1
 80136e2:	3320      	adds	r3, #32
 80136e4:	ed93 7a00 	vldr	s14, [r3]
 80136e8:	79fb      	ldrb	r3, [r7, #7]
 80136ea:	3b51      	subs	r3, #81	@ 0x51
 80136ec:	ee07 3a90 	vmov	s15, r3
 80136f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80136f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80136f8:	4b47      	ldr	r3, [pc, #284]	@ (8013818 <MAP_refPos+0x608>)
 80136fa:	edd3 7a00 	vldr	s15, [r3]
 80136fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013702:	4b45      	ldr	r3, [pc, #276]	@ (8013818 <MAP_refPos+0x608>)
 8013704:	edc3 7a00 	vstr	s15, [r3]
			break;
 8013708:	e023      	b.n	8013752 <MAP_refPos+0x542>
				f_PosX += st_PosData[uc_index].f_x6_x7;
 801370a:	7bfa      	ldrb	r2, [r7, #15]
 801370c:	4940      	ldr	r1, [pc, #256]	@ (8013810 <MAP_refPos+0x600>)
 801370e:	4613      	mov	r3, r2
 8013710:	009b      	lsls	r3, r3, #2
 8013712:	4413      	add	r3, r2
 8013714:	00db      	lsls	r3, r3, #3
 8013716:	440b      	add	r3, r1
 8013718:	331c      	adds	r3, #28
 801371a:	ed93 7a00 	vldr	s14, [r3]
 801371e:	4b3d      	ldr	r3, [pc, #244]	@ (8013814 <MAP_refPos+0x604>)
 8013720:	edd3 7a00 	vldr	s15, [r3]
 8013724:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013728:	4b3a      	ldr	r3, [pc, #232]	@ (8013814 <MAP_refPos+0x604>)
 801372a:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y6_y7;
 801372e:	7bfa      	ldrb	r2, [r7, #15]
 8013730:	4937      	ldr	r1, [pc, #220]	@ (8013810 <MAP_refPos+0x600>)
 8013732:	4613      	mov	r3, r2
 8013734:	009b      	lsls	r3, r3, #2
 8013736:	4413      	add	r3, r2
 8013738:	00db      	lsls	r3, r3, #3
 801373a:	440b      	add	r3, r1
 801373c:	3320      	adds	r3, #32
 801373e:	ed93 7a00 	vldr	s14, [r3]
 8013742:	4b35      	ldr	r3, [pc, #212]	@ (8013818 <MAP_refPos+0x608>)
 8013744:	edd3 7a00 	vldr	s15, [r3]
 8013748:	ee77 7a27 	vadd.f32	s15, s14, s15
 801374c:	4b32      	ldr	r3, [pc, #200]	@ (8013818 <MAP_refPos+0x608>)
 801374e:	edc3 7a00 	vstr	s15, [r3]
			break;
 8013752:	bf00      	nop
	}
	
	/*  */
	s_PosDir += st_PosData[uc_index].s_dir;
 8013754:	7bfa      	ldrb	r2, [r7, #15]
 8013756:	492e      	ldr	r1, [pc, #184]	@ (8013810 <MAP_refPos+0x600>)
 8013758:	4613      	mov	r3, r2
 801375a:	009b      	lsls	r3, r3, #2
 801375c:	4413      	add	r3, r2
 801375e:	00db      	lsls	r3, r3, #3
 8013760:	440b      	add	r3, r1
 8013762:	3324      	adds	r3, #36	@ 0x24
 8013764:	f9b3 3000 	ldrsh.w	r3, [r3]
 8013768:	b29a      	uxth	r2, r3
 801376a:	4b2c      	ldr	r3, [pc, #176]	@ (801381c <MAP_refPos+0x60c>)
 801376c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8013770:	b29b      	uxth	r3, r3
 8013772:	4413      	add	r3, r2
 8013774:	b29b      	uxth	r3, r3
 8013776:	b21a      	sxth	r2, r3
 8013778:	4b28      	ldr	r3, [pc, #160]	@ (801381c <MAP_refPos+0x60c>)
 801377a:	801a      	strh	r2, [r3, #0]
	if( s_PosDir < 0 ) s_PosDir += 8;				// [0][7]
 801377c:	4b27      	ldr	r3, [pc, #156]	@ (801381c <MAP_refPos+0x60c>)
 801377e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8013782:	2b00      	cmp	r3, #0
 8013784:	da09      	bge.n	801379a <MAP_refPos+0x58a>
 8013786:	4b25      	ldr	r3, [pc, #148]	@ (801381c <MAP_refPos+0x60c>)
 8013788:	f9b3 3000 	ldrsh.w	r3, [r3]
 801378c:	b29b      	uxth	r3, r3
 801378e:	3308      	adds	r3, #8
 8013790:	b29b      	uxth	r3, r3
 8013792:	b21a      	sxth	r2, r3
 8013794:	4b21      	ldr	r3, [pc, #132]	@ (801381c <MAP_refPos+0x60c>)
 8013796:	801a      	strh	r2, [r3, #0]
 8013798:	e00d      	b.n	80137b6 <MAP_refPos+0x5a6>
	else if( s_PosDir > 7 ) s_PosDir -= 8;
 801379a:	4b20      	ldr	r3, [pc, #128]	@ (801381c <MAP_refPos+0x60c>)
 801379c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80137a0:	2b07      	cmp	r3, #7
 80137a2:	dd08      	ble.n	80137b6 <MAP_refPos+0x5a6>
 80137a4:	4b1d      	ldr	r3, [pc, #116]	@ (801381c <MAP_refPos+0x60c>)
 80137a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80137aa:	b29b      	uxth	r3, r3
 80137ac:	3b08      	subs	r3, #8
 80137ae:	b29b      	uxth	r3, r3
 80137b0:	b21a      	sxth	r2, r3
 80137b2:	4b1a      	ldr	r3, [pc, #104]	@ (801381c <MAP_refPos+0x60c>)
 80137b4:	801a      	strh	r2, [r3, #0]
	
	f_LogPosX[us_LogIndex] = f_PosX;
 80137b6:	4b1a      	ldr	r3, [pc, #104]	@ (8013820 <MAP_refPos+0x610>)
 80137b8:	881b      	ldrh	r3, [r3, #0]
 80137ba:	4618      	mov	r0, r3
 80137bc:	4b15      	ldr	r3, [pc, #84]	@ (8013814 <MAP_refPos+0x604>)
 80137be:	681a      	ldr	r2, [r3, #0]
 80137c0:	4918      	ldr	r1, [pc, #96]	@ (8013824 <MAP_refPos+0x614>)
 80137c2:	0083      	lsls	r3, r0, #2
 80137c4:	440b      	add	r3, r1
 80137c6:	601a      	str	r2, [r3, #0]
	f_LogPosY[us_LogIndex] = f_PosY;
 80137c8:	4b15      	ldr	r3, [pc, #84]	@ (8013820 <MAP_refPos+0x610>)
 80137ca:	881b      	ldrh	r3, [r3, #0]
 80137cc:	4618      	mov	r0, r3
 80137ce:	4b12      	ldr	r3, [pc, #72]	@ (8013818 <MAP_refPos+0x608>)
 80137d0:	681a      	ldr	r2, [r3, #0]
 80137d2:	4915      	ldr	r1, [pc, #84]	@ (8013828 <MAP_refPos+0x618>)
 80137d4:	0083      	lsls	r3, r0, #2
 80137d6:	440b      	add	r3, r1
 80137d8:	601a      	str	r2, [r3, #0]
	
	us_LogIndex++;
 80137da:	4b11      	ldr	r3, [pc, #68]	@ (8013820 <MAP_refPos+0x610>)
 80137dc:	881b      	ldrh	r3, [r3, #0]
 80137de:	3301      	adds	r3, #1
 80137e0:	b29a      	uxth	r2, r3
 80137e2:	4b0f      	ldr	r3, [pc, #60]	@ (8013820 <MAP_refPos+0x610>)
 80137e4:	801a      	strh	r2, [r3, #0]
	us_LogIndex %= 30;
 80137e6:	4b0e      	ldr	r3, [pc, #56]	@ (8013820 <MAP_refPos+0x610>)
 80137e8:	881a      	ldrh	r2, [r3, #0]
 80137ea:	4b10      	ldr	r3, [pc, #64]	@ (801382c <MAP_refPos+0x61c>)
 80137ec:	fba3 1302 	umull	r1, r3, r3, r2
 80137f0:	0919      	lsrs	r1, r3, #4
 80137f2:	460b      	mov	r3, r1
 80137f4:	011b      	lsls	r3, r3, #4
 80137f6:	1a5b      	subs	r3, r3, r1
 80137f8:	005b      	lsls	r3, r3, #1
 80137fa:	1ad3      	subs	r3, r2, r3
 80137fc:	b29a      	uxth	r2, r3
 80137fe:	4b08      	ldr	r3, [pc, #32]	@ (8013820 <MAP_refPos+0x610>)
 8013800:	801a      	strh	r2, [r3, #0]
 8013802:	e000      	b.n	8013806 <MAP_refPos+0x5f6>
			if( st_PosData[uc_index].en_cmd == MAP_CMD_MAX ) return;		// 
 8013804:	bf00      	nop
}
 8013806:	3714      	adds	r7, #20
 8013808:	46bd      	mov	sp, r7
 801380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801380e:	4770      	bx	lr
 8013810:	08022204 	.word	0x08022204
 8013814:	2001ac4c 	.word	0x2001ac4c
 8013818:	2001ac50 	.word	0x2001ac50
 801381c:	2001ac54 	.word	0x2001ac54
 8013820:	2001ad48 	.word	0x2001ad48
 8013824:	2001ac58 	.word	0x2001ac58
 8013828:	2001acd0 	.word	0x2001acd0
 801382c:	88888889 	.word	0x88888889

08013830 <MAP_setWallCut>:

bool MAP_setWallCut( uint8_t uc_cmd )
{
 8013830:	b590      	push	{r4, r7, lr}
 8013832:	b085      	sub	sp, #20
 8013834:	af00      	add	r7, sp, #0
 8013836:	4603      	mov	r3, r0
 8013838:	71fb      	strb	r3, [r7, #7]
	uint8_t uc_val = 0;			// 10
 801383a:	2300      	movs	r3, #0
 801383c:	73fb      	strb	r3, [r7, #15]
	uint8_t uc_valPrev = 0;		// 20
 801383e:	2300      	movs	r3, #0
 8013840:	73bb      	strb	r3, [r7, #14]
	bool bl_wallCut = FALSE;
 8013842:	2300      	movs	r3, #0
 8013844:	737b      	strb	r3, [r7, #13]
	
	/*  */
	switch( uc_cmd ){
 8013846:	79fb      	ldrb	r3, [r7, #7]
 8013848:	2b9c      	cmp	r3, #156	@ 0x9c
 801384a:	f000 822a 	beq.w	8013ca2 <MAP_setWallCut+0x472>
 801384e:	2b9c      	cmp	r3, #156	@ 0x9c
 8013850:	f300 843f 	bgt.w	80140d2 <MAP_setWallCut+0x8a2>
 8013854:	2b9b      	cmp	r3, #155	@ 0x9b
 8013856:	d009      	beq.n	801386c <MAP_setWallCut+0x3c>
 8013858:	2b9b      	cmp	r3, #155	@ 0x9b
 801385a:	f300 843a 	bgt.w	80140d2 <MAP_setWallCut+0x8a2>
 801385e:	2b4c      	cmp	r3, #76	@ 0x4c
 8013860:	d004      	beq.n	801386c <MAP_setWallCut+0x3c>
 8013862:	2b4d      	cmp	r3, #77	@ 0x4d
 8013864:	f000 821d 	beq.w	8013ca2 <MAP_setWallCut+0x472>
				bl_wallCut = TRUE;
			}
			break;
			
		default:
			break;
 8013868:	f000 bc33 	b.w	80140d2 <MAP_setWallCut+0x8a2>
			switch( s_PosDir ){
 801386c:	4bc1      	ldr	r3, [pc, #772]	@ (8013b74 <MAP_setWallCut+0x344>)
 801386e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8013872:	2b06      	cmp	r3, #6
 8013874:	f200 8204 	bhi.w	8013c80 <MAP_setWallCut+0x450>
 8013878:	a201      	add	r2, pc, #4	@ (adr r2, 8013880 <MAP_setWallCut+0x50>)
 801387a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801387e:	bf00      	nop
 8013880:	0801389d 	.word	0x0801389d
 8013884:	08013c81 	.word	0x08013c81
 8013888:	08013991 	.word	0x08013991
 801388c:	08013c81 	.word	0x08013c81
 8013890:	08013a85 	.word	0x08013a85
 8013894:	08013c81 	.word	0x08013c81
 8013898:	08013b91 	.word	0x08013b91
					if( 0 < f_PosY-0.5 ) uc_val     = g_SysMap[(uint8_t)(f_PosY-0.5)][(uint8_t)(f_PosX)] & 0x02;		// 
 801389c:	4bb6      	ldr	r3, [pc, #728]	@ (8013b78 <MAP_setWallCut+0x348>)
 801389e:	681b      	ldr	r3, [r3, #0]
 80138a0:	4618      	mov	r0, r3
 80138a2:	f7ec fe79 	bl	8000598 <__aeabi_f2d>
 80138a6:	f04f 0200 	mov.w	r2, #0
 80138aa:	4bb4      	ldr	r3, [pc, #720]	@ (8013b7c <MAP_setWallCut+0x34c>)
 80138ac:	f7ec fd14 	bl	80002d8 <__aeabi_dsub>
 80138b0:	4602      	mov	r2, r0
 80138b2:	460b      	mov	r3, r1
 80138b4:	4610      	mov	r0, r2
 80138b6:	4619      	mov	r1, r3
 80138b8:	f04f 0200 	mov.w	r2, #0
 80138bc:	f04f 0300 	mov.w	r3, #0
 80138c0:	f7ed f952 	bl	8000b68 <__aeabi_dcmpgt>
 80138c4:	4603      	mov	r3, r0
 80138c6:	2b00      	cmp	r3, #0
 80138c8:	d024      	beq.n	8013914 <MAP_setWallCut+0xe4>
 80138ca:	4bab      	ldr	r3, [pc, #684]	@ (8013b78 <MAP_setWallCut+0x348>)
 80138cc:	681b      	ldr	r3, [r3, #0]
 80138ce:	4618      	mov	r0, r3
 80138d0:	f7ec fe62 	bl	8000598 <__aeabi_f2d>
 80138d4:	f04f 0200 	mov.w	r2, #0
 80138d8:	4ba8      	ldr	r3, [pc, #672]	@ (8013b7c <MAP_setWallCut+0x34c>)
 80138da:	f7ec fcfd 	bl	80002d8 <__aeabi_dsub>
 80138de:	4602      	mov	r2, r0
 80138e0:	460b      	mov	r3, r1
 80138e2:	4610      	mov	r0, r2
 80138e4:	4619      	mov	r1, r3
 80138e6:	f7ed f987 	bl	8000bf8 <__aeabi_d2uiz>
 80138ea:	4603      	mov	r3, r0
 80138ec:	b2db      	uxtb	r3, r3
 80138ee:	4618      	mov	r0, r3
 80138f0:	4ba3      	ldr	r3, [pc, #652]	@ (8013b80 <MAP_setWallCut+0x350>)
 80138f2:	edd3 7a00 	vldr	s15, [r3]
 80138f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80138fa:	edc7 7a00 	vstr	s15, [r7]
 80138fe:	783b      	ldrb	r3, [r7, #0]
 8013900:	b2db      	uxtb	r3, r3
 8013902:	4619      	mov	r1, r3
 8013904:	4a9f      	ldr	r2, [pc, #636]	@ (8013b84 <MAP_setWallCut+0x354>)
 8013906:	0143      	lsls	r3, r0, #5
 8013908:	4413      	add	r3, r2
 801390a:	440b      	add	r3, r1
 801390c:	781b      	ldrb	r3, [r3, #0]
 801390e:	f003 0302 	and.w	r3, r3, #2
 8013912:	73fb      	strb	r3, [r7, #15]
					if( 0 < f_PosY-1.5 ) uc_valPrev = g_SysMap[(uint8_t)(f_PosY-1.5)][(uint8_t)(f_PosX)] & 0x02;		// 
 8013914:	4b98      	ldr	r3, [pc, #608]	@ (8013b78 <MAP_setWallCut+0x348>)
 8013916:	681b      	ldr	r3, [r3, #0]
 8013918:	4618      	mov	r0, r3
 801391a:	f7ec fe3d 	bl	8000598 <__aeabi_f2d>
 801391e:	f04f 0200 	mov.w	r2, #0
 8013922:	4b99      	ldr	r3, [pc, #612]	@ (8013b88 <MAP_setWallCut+0x358>)
 8013924:	f7ec fcd8 	bl	80002d8 <__aeabi_dsub>
 8013928:	4602      	mov	r2, r0
 801392a:	460b      	mov	r3, r1
 801392c:	4610      	mov	r0, r2
 801392e:	4619      	mov	r1, r3
 8013930:	f04f 0200 	mov.w	r2, #0
 8013934:	f04f 0300 	mov.w	r3, #0
 8013938:	f7ed f916 	bl	8000b68 <__aeabi_dcmpgt>
 801393c:	4603      	mov	r3, r0
 801393e:	2b00      	cmp	r3, #0
 8013940:	d100      	bne.n	8013944 <MAP_setWallCut+0x114>
					break;	
 8013942:	e19d      	b.n	8013c80 <MAP_setWallCut+0x450>
					if( 0 < f_PosY-1.5 ) uc_valPrev = g_SysMap[(uint8_t)(f_PosY-1.5)][(uint8_t)(f_PosX)] & 0x02;		// 
 8013944:	4b8c      	ldr	r3, [pc, #560]	@ (8013b78 <MAP_setWallCut+0x348>)
 8013946:	681b      	ldr	r3, [r3, #0]
 8013948:	4618      	mov	r0, r3
 801394a:	f7ec fe25 	bl	8000598 <__aeabi_f2d>
 801394e:	f04f 0200 	mov.w	r2, #0
 8013952:	4b8d      	ldr	r3, [pc, #564]	@ (8013b88 <MAP_setWallCut+0x358>)
 8013954:	f7ec fcc0 	bl	80002d8 <__aeabi_dsub>
 8013958:	4602      	mov	r2, r0
 801395a:	460b      	mov	r3, r1
 801395c:	4610      	mov	r0, r2
 801395e:	4619      	mov	r1, r3
 8013960:	f7ed f94a 	bl	8000bf8 <__aeabi_d2uiz>
 8013964:	4603      	mov	r3, r0
 8013966:	b2db      	uxtb	r3, r3
 8013968:	4618      	mov	r0, r3
 801396a:	4b85      	ldr	r3, [pc, #532]	@ (8013b80 <MAP_setWallCut+0x350>)
 801396c:	edd3 7a00 	vldr	s15, [r3]
 8013970:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013974:	edc7 7a00 	vstr	s15, [r7]
 8013978:	783b      	ldrb	r3, [r7, #0]
 801397a:	b2db      	uxtb	r3, r3
 801397c:	4619      	mov	r1, r3
 801397e:	4a81      	ldr	r2, [pc, #516]	@ (8013b84 <MAP_setWallCut+0x354>)
 8013980:	0143      	lsls	r3, r0, #5
 8013982:	4413      	add	r3, r2
 8013984:	440b      	add	r3, r1
 8013986:	781b      	ldrb	r3, [r3, #0]
 8013988:	f003 0302 	and.w	r3, r3, #2
 801398c:	73bb      	strb	r3, [r7, #14]
					break;	
 801398e:	e177      	b.n	8013c80 <MAP_setWallCut+0x450>
					if( 0 < f_PosX-0.5 ) uc_val     = g_SysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-0.5)] & 0x04;		// 
 8013990:	4b7b      	ldr	r3, [pc, #492]	@ (8013b80 <MAP_setWallCut+0x350>)
 8013992:	681b      	ldr	r3, [r3, #0]
 8013994:	4618      	mov	r0, r3
 8013996:	f7ec fdff 	bl	8000598 <__aeabi_f2d>
 801399a:	f04f 0200 	mov.w	r2, #0
 801399e:	4b77      	ldr	r3, [pc, #476]	@ (8013b7c <MAP_setWallCut+0x34c>)
 80139a0:	f7ec fc9a 	bl	80002d8 <__aeabi_dsub>
 80139a4:	4602      	mov	r2, r0
 80139a6:	460b      	mov	r3, r1
 80139a8:	4610      	mov	r0, r2
 80139aa:	4619      	mov	r1, r3
 80139ac:	f04f 0200 	mov.w	r2, #0
 80139b0:	f04f 0300 	mov.w	r3, #0
 80139b4:	f7ed f8d8 	bl	8000b68 <__aeabi_dcmpgt>
 80139b8:	4603      	mov	r3, r0
 80139ba:	2b00      	cmp	r3, #0
 80139bc:	d024      	beq.n	8013a08 <MAP_setWallCut+0x1d8>
 80139be:	4b6e      	ldr	r3, [pc, #440]	@ (8013b78 <MAP_setWallCut+0x348>)
 80139c0:	edd3 7a00 	vldr	s15, [r3]
 80139c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80139c8:	edc7 7a00 	vstr	s15, [r7]
 80139cc:	783b      	ldrb	r3, [r7, #0]
 80139ce:	b2db      	uxtb	r3, r3
 80139d0:	461c      	mov	r4, r3
 80139d2:	4b6b      	ldr	r3, [pc, #428]	@ (8013b80 <MAP_setWallCut+0x350>)
 80139d4:	681b      	ldr	r3, [r3, #0]
 80139d6:	4618      	mov	r0, r3
 80139d8:	f7ec fdde 	bl	8000598 <__aeabi_f2d>
 80139dc:	f04f 0200 	mov.w	r2, #0
 80139e0:	4b66      	ldr	r3, [pc, #408]	@ (8013b7c <MAP_setWallCut+0x34c>)
 80139e2:	f7ec fc79 	bl	80002d8 <__aeabi_dsub>
 80139e6:	4602      	mov	r2, r0
 80139e8:	460b      	mov	r3, r1
 80139ea:	4610      	mov	r0, r2
 80139ec:	4619      	mov	r1, r3
 80139ee:	f7ed f903 	bl	8000bf8 <__aeabi_d2uiz>
 80139f2:	4603      	mov	r3, r0
 80139f4:	b2db      	uxtb	r3, r3
 80139f6:	4619      	mov	r1, r3
 80139f8:	4a62      	ldr	r2, [pc, #392]	@ (8013b84 <MAP_setWallCut+0x354>)
 80139fa:	0163      	lsls	r3, r4, #5
 80139fc:	4413      	add	r3, r2
 80139fe:	440b      	add	r3, r1
 8013a00:	781b      	ldrb	r3, [r3, #0]
 8013a02:	f003 0304 	and.w	r3, r3, #4
 8013a06:	73fb      	strb	r3, [r7, #15]
					if( 0 < f_PosX-1.5 ) uc_valPrev = g_SysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-1.5)] & 0x04;		// 
 8013a08:	4b5d      	ldr	r3, [pc, #372]	@ (8013b80 <MAP_setWallCut+0x350>)
 8013a0a:	681b      	ldr	r3, [r3, #0]
 8013a0c:	4618      	mov	r0, r3
 8013a0e:	f7ec fdc3 	bl	8000598 <__aeabi_f2d>
 8013a12:	f04f 0200 	mov.w	r2, #0
 8013a16:	4b5c      	ldr	r3, [pc, #368]	@ (8013b88 <MAP_setWallCut+0x358>)
 8013a18:	f7ec fc5e 	bl	80002d8 <__aeabi_dsub>
 8013a1c:	4602      	mov	r2, r0
 8013a1e:	460b      	mov	r3, r1
 8013a20:	4610      	mov	r0, r2
 8013a22:	4619      	mov	r1, r3
 8013a24:	f04f 0200 	mov.w	r2, #0
 8013a28:	f04f 0300 	mov.w	r3, #0
 8013a2c:	f7ed f89c 	bl	8000b68 <__aeabi_dcmpgt>
 8013a30:	4603      	mov	r3, r0
 8013a32:	2b00      	cmp	r3, #0
 8013a34:	d100      	bne.n	8013a38 <MAP_setWallCut+0x208>
					break;
 8013a36:	e123      	b.n	8013c80 <MAP_setWallCut+0x450>
					if( 0 < f_PosX-1.5 ) uc_valPrev = g_SysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-1.5)] & 0x04;		// 
 8013a38:	4b4f      	ldr	r3, [pc, #316]	@ (8013b78 <MAP_setWallCut+0x348>)
 8013a3a:	edd3 7a00 	vldr	s15, [r3]
 8013a3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013a42:	edc7 7a00 	vstr	s15, [r7]
 8013a46:	783b      	ldrb	r3, [r7, #0]
 8013a48:	b2db      	uxtb	r3, r3
 8013a4a:	461c      	mov	r4, r3
 8013a4c:	4b4c      	ldr	r3, [pc, #304]	@ (8013b80 <MAP_setWallCut+0x350>)
 8013a4e:	681b      	ldr	r3, [r3, #0]
 8013a50:	4618      	mov	r0, r3
 8013a52:	f7ec fda1 	bl	8000598 <__aeabi_f2d>
 8013a56:	f04f 0200 	mov.w	r2, #0
 8013a5a:	4b4b      	ldr	r3, [pc, #300]	@ (8013b88 <MAP_setWallCut+0x358>)
 8013a5c:	f7ec fc3c 	bl	80002d8 <__aeabi_dsub>
 8013a60:	4602      	mov	r2, r0
 8013a62:	460b      	mov	r3, r1
 8013a64:	4610      	mov	r0, r2
 8013a66:	4619      	mov	r1, r3
 8013a68:	f7ed f8c6 	bl	8000bf8 <__aeabi_d2uiz>
 8013a6c:	4603      	mov	r3, r0
 8013a6e:	b2db      	uxtb	r3, r3
 8013a70:	4619      	mov	r1, r3
 8013a72:	4a44      	ldr	r2, [pc, #272]	@ (8013b84 <MAP_setWallCut+0x354>)
 8013a74:	0163      	lsls	r3, r4, #5
 8013a76:	4413      	add	r3, r2
 8013a78:	440b      	add	r3, r1
 8013a7a:	781b      	ldrb	r3, [r3, #0]
 8013a7c:	f003 0304 	and.w	r3, r3, #4
 8013a80:	73bb      	strb	r3, [r7, #14]
					break;
 8013a82:	e0fd      	b.n	8013c80 <MAP_setWallCut+0x450>
					if( MAP_Y_SIZE_REAL > f_PosY+0.5 ) uc_val     = g_SysMap[(uint8_t)(f_PosY+0.5)][(uint8_t)(f_PosX)] & 0x08;		// 
 8013a84:	4b3c      	ldr	r3, [pc, #240]	@ (8013b78 <MAP_setWallCut+0x348>)
 8013a86:	681b      	ldr	r3, [r3, #0]
 8013a88:	4618      	mov	r0, r3
 8013a8a:	f7ec fd85 	bl	8000598 <__aeabi_f2d>
 8013a8e:	f04f 0200 	mov.w	r2, #0
 8013a92:	4b3a      	ldr	r3, [pc, #232]	@ (8013b7c <MAP_setWallCut+0x34c>)
 8013a94:	f7ec fc22 	bl	80002dc <__adddf3>
 8013a98:	4602      	mov	r2, r0
 8013a9a:	460b      	mov	r3, r1
 8013a9c:	4610      	mov	r0, r2
 8013a9e:	4619      	mov	r1, r3
 8013aa0:	f04f 0200 	mov.w	r2, #0
 8013aa4:	4b39      	ldr	r3, [pc, #228]	@ (8013b8c <MAP_setWallCut+0x35c>)
 8013aa6:	f7ed f841 	bl	8000b2c <__aeabi_dcmplt>
 8013aaa:	4603      	mov	r3, r0
 8013aac:	2b00      	cmp	r3, #0
 8013aae:	d024      	beq.n	8013afa <MAP_setWallCut+0x2ca>
 8013ab0:	4b31      	ldr	r3, [pc, #196]	@ (8013b78 <MAP_setWallCut+0x348>)
 8013ab2:	681b      	ldr	r3, [r3, #0]
 8013ab4:	4618      	mov	r0, r3
 8013ab6:	f7ec fd6f 	bl	8000598 <__aeabi_f2d>
 8013aba:	f04f 0200 	mov.w	r2, #0
 8013abe:	4b2f      	ldr	r3, [pc, #188]	@ (8013b7c <MAP_setWallCut+0x34c>)
 8013ac0:	f7ec fc0c 	bl	80002dc <__adddf3>
 8013ac4:	4602      	mov	r2, r0
 8013ac6:	460b      	mov	r3, r1
 8013ac8:	4610      	mov	r0, r2
 8013aca:	4619      	mov	r1, r3
 8013acc:	f7ed f894 	bl	8000bf8 <__aeabi_d2uiz>
 8013ad0:	4603      	mov	r3, r0
 8013ad2:	b2db      	uxtb	r3, r3
 8013ad4:	4618      	mov	r0, r3
 8013ad6:	4b2a      	ldr	r3, [pc, #168]	@ (8013b80 <MAP_setWallCut+0x350>)
 8013ad8:	edd3 7a00 	vldr	s15, [r3]
 8013adc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013ae0:	edc7 7a00 	vstr	s15, [r7]
 8013ae4:	783b      	ldrb	r3, [r7, #0]
 8013ae6:	b2db      	uxtb	r3, r3
 8013ae8:	4619      	mov	r1, r3
 8013aea:	4a26      	ldr	r2, [pc, #152]	@ (8013b84 <MAP_setWallCut+0x354>)
 8013aec:	0143      	lsls	r3, r0, #5
 8013aee:	4413      	add	r3, r2
 8013af0:	440b      	add	r3, r1
 8013af2:	781b      	ldrb	r3, [r3, #0]
 8013af4:	f003 0308 	and.w	r3, r3, #8
 8013af8:	73fb      	strb	r3, [r7, #15]
					if( MAP_Y_SIZE_REAL > f_PosY+1.5 ) uc_valPrev = g_SysMap[(uint8_t)(f_PosY+1.5)][(uint8_t)(f_PosX)] & 0x08;		// 
 8013afa:	4b1f      	ldr	r3, [pc, #124]	@ (8013b78 <MAP_setWallCut+0x348>)
 8013afc:	681b      	ldr	r3, [r3, #0]
 8013afe:	4618      	mov	r0, r3
 8013b00:	f7ec fd4a 	bl	8000598 <__aeabi_f2d>
 8013b04:	f04f 0200 	mov.w	r2, #0
 8013b08:	4b1f      	ldr	r3, [pc, #124]	@ (8013b88 <MAP_setWallCut+0x358>)
 8013b0a:	f7ec fbe7 	bl	80002dc <__adddf3>
 8013b0e:	4602      	mov	r2, r0
 8013b10:	460b      	mov	r3, r1
 8013b12:	4610      	mov	r0, r2
 8013b14:	4619      	mov	r1, r3
 8013b16:	f04f 0200 	mov.w	r2, #0
 8013b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8013b8c <MAP_setWallCut+0x35c>)
 8013b1c:	f7ed f806 	bl	8000b2c <__aeabi_dcmplt>
 8013b20:	4603      	mov	r3, r0
 8013b22:	2b00      	cmp	r3, #0
 8013b24:	d100      	bne.n	8013b28 <MAP_setWallCut+0x2f8>
					break;
 8013b26:	e0ab      	b.n	8013c80 <MAP_setWallCut+0x450>
					if( MAP_Y_SIZE_REAL > f_PosY+1.5 ) uc_valPrev = g_SysMap[(uint8_t)(f_PosY+1.5)][(uint8_t)(f_PosX)] & 0x08;		// 
 8013b28:	4b13      	ldr	r3, [pc, #76]	@ (8013b78 <MAP_setWallCut+0x348>)
 8013b2a:	681b      	ldr	r3, [r3, #0]
 8013b2c:	4618      	mov	r0, r3
 8013b2e:	f7ec fd33 	bl	8000598 <__aeabi_f2d>
 8013b32:	f04f 0200 	mov.w	r2, #0
 8013b36:	4b14      	ldr	r3, [pc, #80]	@ (8013b88 <MAP_setWallCut+0x358>)
 8013b38:	f7ec fbd0 	bl	80002dc <__adddf3>
 8013b3c:	4602      	mov	r2, r0
 8013b3e:	460b      	mov	r3, r1
 8013b40:	4610      	mov	r0, r2
 8013b42:	4619      	mov	r1, r3
 8013b44:	f7ed f858 	bl	8000bf8 <__aeabi_d2uiz>
 8013b48:	4603      	mov	r3, r0
 8013b4a:	b2db      	uxtb	r3, r3
 8013b4c:	4618      	mov	r0, r3
 8013b4e:	4b0c      	ldr	r3, [pc, #48]	@ (8013b80 <MAP_setWallCut+0x350>)
 8013b50:	edd3 7a00 	vldr	s15, [r3]
 8013b54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013b58:	edc7 7a00 	vstr	s15, [r7]
 8013b5c:	783b      	ldrb	r3, [r7, #0]
 8013b5e:	b2db      	uxtb	r3, r3
 8013b60:	4619      	mov	r1, r3
 8013b62:	4a08      	ldr	r2, [pc, #32]	@ (8013b84 <MAP_setWallCut+0x354>)
 8013b64:	0143      	lsls	r3, r0, #5
 8013b66:	4413      	add	r3, r2
 8013b68:	440b      	add	r3, r1
 8013b6a:	781b      	ldrb	r3, [r3, #0]
 8013b6c:	f003 0308 	and.w	r3, r3, #8
 8013b70:	73bb      	strb	r3, [r7, #14]
					break;
 8013b72:	e085      	b.n	8013c80 <MAP_setWallCut+0x450>
 8013b74:	2001ac54 	.word	0x2001ac54
 8013b78:	2001ac50 	.word	0x2001ac50
 8013b7c:	3fe00000 	.word	0x3fe00000
 8013b80:	2001ac4c 	.word	0x2001ac4c
 8013b84:	2001b5a0 	.word	0x2001b5a0
 8013b88:	3ff80000 	.word	0x3ff80000
 8013b8c:	40400000 	.word	0x40400000
					if( MAP_X_SIZE_REAL > f_PosX+0.5 ) uc_val     = g_SysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+0.5)] & 0x01;		// 
 8013b90:	4bb6      	ldr	r3, [pc, #728]	@ (8013e6c <MAP_setWallCut+0x63c>)
 8013b92:	681b      	ldr	r3, [r3, #0]
 8013b94:	4618      	mov	r0, r3
 8013b96:	f7ec fcff 	bl	8000598 <__aeabi_f2d>
 8013b9a:	f04f 0200 	mov.w	r2, #0
 8013b9e:	4bb4      	ldr	r3, [pc, #720]	@ (8013e70 <MAP_setWallCut+0x640>)
 8013ba0:	f7ec fb9c 	bl	80002dc <__adddf3>
 8013ba4:	4602      	mov	r2, r0
 8013ba6:	460b      	mov	r3, r1
 8013ba8:	4610      	mov	r0, r2
 8013baa:	4619      	mov	r1, r3
 8013bac:	f04f 0200 	mov.w	r2, #0
 8013bb0:	4bb0      	ldr	r3, [pc, #704]	@ (8013e74 <MAP_setWallCut+0x644>)
 8013bb2:	f7ec ffbb 	bl	8000b2c <__aeabi_dcmplt>
 8013bb6:	4603      	mov	r3, r0
 8013bb8:	2b00      	cmp	r3, #0
 8013bba:	d024      	beq.n	8013c06 <MAP_setWallCut+0x3d6>
 8013bbc:	4bae      	ldr	r3, [pc, #696]	@ (8013e78 <MAP_setWallCut+0x648>)
 8013bbe:	edd3 7a00 	vldr	s15, [r3]
 8013bc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013bc6:	edc7 7a00 	vstr	s15, [r7]
 8013bca:	783b      	ldrb	r3, [r7, #0]
 8013bcc:	b2db      	uxtb	r3, r3
 8013bce:	461c      	mov	r4, r3
 8013bd0:	4ba6      	ldr	r3, [pc, #664]	@ (8013e6c <MAP_setWallCut+0x63c>)
 8013bd2:	681b      	ldr	r3, [r3, #0]
 8013bd4:	4618      	mov	r0, r3
 8013bd6:	f7ec fcdf 	bl	8000598 <__aeabi_f2d>
 8013bda:	f04f 0200 	mov.w	r2, #0
 8013bde:	4ba4      	ldr	r3, [pc, #656]	@ (8013e70 <MAP_setWallCut+0x640>)
 8013be0:	f7ec fb7c 	bl	80002dc <__adddf3>
 8013be4:	4602      	mov	r2, r0
 8013be6:	460b      	mov	r3, r1
 8013be8:	4610      	mov	r0, r2
 8013bea:	4619      	mov	r1, r3
 8013bec:	f7ed f804 	bl	8000bf8 <__aeabi_d2uiz>
 8013bf0:	4603      	mov	r3, r0
 8013bf2:	b2db      	uxtb	r3, r3
 8013bf4:	4619      	mov	r1, r3
 8013bf6:	4aa1      	ldr	r2, [pc, #644]	@ (8013e7c <MAP_setWallCut+0x64c>)
 8013bf8:	0163      	lsls	r3, r4, #5
 8013bfa:	4413      	add	r3, r2
 8013bfc:	440b      	add	r3, r1
 8013bfe:	781b      	ldrb	r3, [r3, #0]
 8013c00:	f003 0301 	and.w	r3, r3, #1
 8013c04:	73fb      	strb	r3, [r7, #15]
					if( MAP_X_SIZE_REAL > f_PosX+1.5 ) uc_valPrev = g_SysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+1.5)] & 0x01;		// 
 8013c06:	4b99      	ldr	r3, [pc, #612]	@ (8013e6c <MAP_setWallCut+0x63c>)
 8013c08:	681b      	ldr	r3, [r3, #0]
 8013c0a:	4618      	mov	r0, r3
 8013c0c:	f7ec fcc4 	bl	8000598 <__aeabi_f2d>
 8013c10:	f04f 0200 	mov.w	r2, #0
 8013c14:	4b9a      	ldr	r3, [pc, #616]	@ (8013e80 <MAP_setWallCut+0x650>)
 8013c16:	f7ec fb61 	bl	80002dc <__adddf3>
 8013c1a:	4602      	mov	r2, r0
 8013c1c:	460b      	mov	r3, r1
 8013c1e:	4610      	mov	r0, r2
 8013c20:	4619      	mov	r1, r3
 8013c22:	f04f 0200 	mov.w	r2, #0
 8013c26:	4b93      	ldr	r3, [pc, #588]	@ (8013e74 <MAP_setWallCut+0x644>)
 8013c28:	f7ec ff80 	bl	8000b2c <__aeabi_dcmplt>
 8013c2c:	4603      	mov	r3, r0
 8013c2e:	2b00      	cmp	r3, #0
 8013c30:	d100      	bne.n	8013c34 <MAP_setWallCut+0x404>
					break;
 8013c32:	e024      	b.n	8013c7e <MAP_setWallCut+0x44e>
					if( MAP_X_SIZE_REAL > f_PosX+1.5 ) uc_valPrev = g_SysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+1.5)] & 0x01;		// 
 8013c34:	4b90      	ldr	r3, [pc, #576]	@ (8013e78 <MAP_setWallCut+0x648>)
 8013c36:	edd3 7a00 	vldr	s15, [r3]
 8013c3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013c3e:	edc7 7a00 	vstr	s15, [r7]
 8013c42:	783b      	ldrb	r3, [r7, #0]
 8013c44:	b2db      	uxtb	r3, r3
 8013c46:	461c      	mov	r4, r3
 8013c48:	4b88      	ldr	r3, [pc, #544]	@ (8013e6c <MAP_setWallCut+0x63c>)
 8013c4a:	681b      	ldr	r3, [r3, #0]
 8013c4c:	4618      	mov	r0, r3
 8013c4e:	f7ec fca3 	bl	8000598 <__aeabi_f2d>
 8013c52:	f04f 0200 	mov.w	r2, #0
 8013c56:	4b8a      	ldr	r3, [pc, #552]	@ (8013e80 <MAP_setWallCut+0x650>)
 8013c58:	f7ec fb40 	bl	80002dc <__adddf3>
 8013c5c:	4602      	mov	r2, r0
 8013c5e:	460b      	mov	r3, r1
 8013c60:	4610      	mov	r0, r2
 8013c62:	4619      	mov	r1, r3
 8013c64:	f7ec ffc8 	bl	8000bf8 <__aeabi_d2uiz>
 8013c68:	4603      	mov	r3, r0
 8013c6a:	b2db      	uxtb	r3, r3
 8013c6c:	4619      	mov	r1, r3
 8013c6e:	4a83      	ldr	r2, [pc, #524]	@ (8013e7c <MAP_setWallCut+0x64c>)
 8013c70:	0163      	lsls	r3, r4, #5
 8013c72:	4413      	add	r3, r2
 8013c74:	440b      	add	r3, r1
 8013c76:	781b      	ldrb	r3, [r3, #0]
 8013c78:	f003 0301 	and.w	r3, r3, #1
 8013c7c:	73bb      	strb	r3, [r7, #14]
					break;
 8013c7e:	bf00      	nop
			if( ( uc_val != 0 ) || ( ( uc_val != 0 ) && ( uc_valPrev != 0 ) ) ){
 8013c80:	7bfb      	ldrb	r3, [r7, #15]
 8013c82:	2b00      	cmp	r3, #0
 8013c84:	d107      	bne.n	8013c96 <MAP_setWallCut+0x466>
 8013c86:	7bfb      	ldrb	r3, [r7, #15]
 8013c88:	2b00      	cmp	r3, #0
 8013c8a:	f000 8224 	beq.w	80140d6 <MAP_setWallCut+0x8a6>
 8013c8e:	7bbb      	ldrb	r3, [r7, #14]
 8013c90:	2b00      	cmp	r3, #0
 8013c92:	f000 8220 	beq.w	80140d6 <MAP_setWallCut+0x8a6>
				MOT_setWallEdgeType( MOT_WALL_EDGE_RIGHT );		// 
 8013c96:	2001      	movs	r0, #1
 8013c98:	f7fe fd7e 	bl	8012798 <MOT_setWallEdgeType>
				bl_wallCut = TRUE;
 8013c9c:	2301      	movs	r3, #1
 8013c9e:	737b      	strb	r3, [r7, #13]
			break;
 8013ca0:	e219      	b.n	80140d6 <MAP_setWallCut+0x8a6>
			switch( s_PosDir ){
 8013ca2:	4b78      	ldr	r3, [pc, #480]	@ (8013e84 <MAP_setWallCut+0x654>)
 8013ca4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8013ca8:	2b06      	cmp	r3, #6
 8013caa:	f200 8203 	bhi.w	80140b4 <MAP_setWallCut+0x884>
 8013cae:	a201      	add	r2, pc, #4	@ (adr r2, 8013cb4 <MAP_setWallCut+0x484>)
 8013cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013cb4:	08013cd1 	.word	0x08013cd1
 8013cb8:	080140b5 	.word	0x080140b5
 8013cbc:	08013dc5 	.word	0x08013dc5
 8013cc0:	080140b5 	.word	0x080140b5
 8013cc4:	08013ed5 	.word	0x08013ed5
 8013cc8:	080140b5 	.word	0x080140b5
 8013ccc:	08013fc5 	.word	0x08013fc5
					if( 0 < f_PosY-0.5 ) uc_val     = g_SysMap[(uint8_t)(f_PosY-0.5)][(uint8_t)(f_PosX)] & 0x08;			// 
 8013cd0:	4b69      	ldr	r3, [pc, #420]	@ (8013e78 <MAP_setWallCut+0x648>)
 8013cd2:	681b      	ldr	r3, [r3, #0]
 8013cd4:	4618      	mov	r0, r3
 8013cd6:	f7ec fc5f 	bl	8000598 <__aeabi_f2d>
 8013cda:	f04f 0200 	mov.w	r2, #0
 8013cde:	4b64      	ldr	r3, [pc, #400]	@ (8013e70 <MAP_setWallCut+0x640>)
 8013ce0:	f7ec fafa 	bl	80002d8 <__aeabi_dsub>
 8013ce4:	4602      	mov	r2, r0
 8013ce6:	460b      	mov	r3, r1
 8013ce8:	4610      	mov	r0, r2
 8013cea:	4619      	mov	r1, r3
 8013cec:	f04f 0200 	mov.w	r2, #0
 8013cf0:	f04f 0300 	mov.w	r3, #0
 8013cf4:	f7ec ff38 	bl	8000b68 <__aeabi_dcmpgt>
 8013cf8:	4603      	mov	r3, r0
 8013cfa:	2b00      	cmp	r3, #0
 8013cfc:	d024      	beq.n	8013d48 <MAP_setWallCut+0x518>
 8013cfe:	4b5e      	ldr	r3, [pc, #376]	@ (8013e78 <MAP_setWallCut+0x648>)
 8013d00:	681b      	ldr	r3, [r3, #0]
 8013d02:	4618      	mov	r0, r3
 8013d04:	f7ec fc48 	bl	8000598 <__aeabi_f2d>
 8013d08:	f04f 0200 	mov.w	r2, #0
 8013d0c:	4b58      	ldr	r3, [pc, #352]	@ (8013e70 <MAP_setWallCut+0x640>)
 8013d0e:	f7ec fae3 	bl	80002d8 <__aeabi_dsub>
 8013d12:	4602      	mov	r2, r0
 8013d14:	460b      	mov	r3, r1
 8013d16:	4610      	mov	r0, r2
 8013d18:	4619      	mov	r1, r3
 8013d1a:	f7ec ff6d 	bl	8000bf8 <__aeabi_d2uiz>
 8013d1e:	4603      	mov	r3, r0
 8013d20:	b2db      	uxtb	r3, r3
 8013d22:	4618      	mov	r0, r3
 8013d24:	4b51      	ldr	r3, [pc, #324]	@ (8013e6c <MAP_setWallCut+0x63c>)
 8013d26:	edd3 7a00 	vldr	s15, [r3]
 8013d2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013d2e:	edc7 7a00 	vstr	s15, [r7]
 8013d32:	783b      	ldrb	r3, [r7, #0]
 8013d34:	b2db      	uxtb	r3, r3
 8013d36:	4619      	mov	r1, r3
 8013d38:	4a50      	ldr	r2, [pc, #320]	@ (8013e7c <MAP_setWallCut+0x64c>)
 8013d3a:	0143      	lsls	r3, r0, #5
 8013d3c:	4413      	add	r3, r2
 8013d3e:	440b      	add	r3, r1
 8013d40:	781b      	ldrb	r3, [r3, #0]
 8013d42:	f003 0308 	and.w	r3, r3, #8
 8013d46:	73fb      	strb	r3, [r7, #15]
					if( 0 < f_PosY-1.5 ) uc_valPrev = g_SysMap[(uint8_t)(f_PosY-1.5)][(uint8_t)(f_PosX)] & 0x08;			// 
 8013d48:	4b4b      	ldr	r3, [pc, #300]	@ (8013e78 <MAP_setWallCut+0x648>)
 8013d4a:	681b      	ldr	r3, [r3, #0]
 8013d4c:	4618      	mov	r0, r3
 8013d4e:	f7ec fc23 	bl	8000598 <__aeabi_f2d>
 8013d52:	f04f 0200 	mov.w	r2, #0
 8013d56:	4b4a      	ldr	r3, [pc, #296]	@ (8013e80 <MAP_setWallCut+0x650>)
 8013d58:	f7ec fabe 	bl	80002d8 <__aeabi_dsub>
 8013d5c:	4602      	mov	r2, r0
 8013d5e:	460b      	mov	r3, r1
 8013d60:	4610      	mov	r0, r2
 8013d62:	4619      	mov	r1, r3
 8013d64:	f04f 0200 	mov.w	r2, #0
 8013d68:	f04f 0300 	mov.w	r3, #0
 8013d6c:	f7ec fefc 	bl	8000b68 <__aeabi_dcmpgt>
 8013d70:	4603      	mov	r3, r0
 8013d72:	2b00      	cmp	r3, #0
 8013d74:	d100      	bne.n	8013d78 <MAP_setWallCut+0x548>
					break;
 8013d76:	e19d      	b.n	80140b4 <MAP_setWallCut+0x884>
					if( 0 < f_PosY-1.5 ) uc_valPrev = g_SysMap[(uint8_t)(f_PosY-1.5)][(uint8_t)(f_PosX)] & 0x08;			// 
 8013d78:	4b3f      	ldr	r3, [pc, #252]	@ (8013e78 <MAP_setWallCut+0x648>)
 8013d7a:	681b      	ldr	r3, [r3, #0]
 8013d7c:	4618      	mov	r0, r3
 8013d7e:	f7ec fc0b 	bl	8000598 <__aeabi_f2d>
 8013d82:	f04f 0200 	mov.w	r2, #0
 8013d86:	4b3e      	ldr	r3, [pc, #248]	@ (8013e80 <MAP_setWallCut+0x650>)
 8013d88:	f7ec faa6 	bl	80002d8 <__aeabi_dsub>
 8013d8c:	4602      	mov	r2, r0
 8013d8e:	460b      	mov	r3, r1
 8013d90:	4610      	mov	r0, r2
 8013d92:	4619      	mov	r1, r3
 8013d94:	f7ec ff30 	bl	8000bf8 <__aeabi_d2uiz>
 8013d98:	4603      	mov	r3, r0
 8013d9a:	b2db      	uxtb	r3, r3
 8013d9c:	4618      	mov	r0, r3
 8013d9e:	4b33      	ldr	r3, [pc, #204]	@ (8013e6c <MAP_setWallCut+0x63c>)
 8013da0:	edd3 7a00 	vldr	s15, [r3]
 8013da4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013da8:	edc7 7a00 	vstr	s15, [r7]
 8013dac:	783b      	ldrb	r3, [r7, #0]
 8013dae:	b2db      	uxtb	r3, r3
 8013db0:	4619      	mov	r1, r3
 8013db2:	4a32      	ldr	r2, [pc, #200]	@ (8013e7c <MAP_setWallCut+0x64c>)
 8013db4:	0143      	lsls	r3, r0, #5
 8013db6:	4413      	add	r3, r2
 8013db8:	440b      	add	r3, r1
 8013dba:	781b      	ldrb	r3, [r3, #0]
 8013dbc:	f003 0308 	and.w	r3, r3, #8
 8013dc0:	73bb      	strb	r3, [r7, #14]
					break;
 8013dc2:	e177      	b.n	80140b4 <MAP_setWallCut+0x884>
					if( 0 < f_PosX-0.5 ) uc_val     = g_SysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-0.5)] & 0x01;			// 
 8013dc4:	4b29      	ldr	r3, [pc, #164]	@ (8013e6c <MAP_setWallCut+0x63c>)
 8013dc6:	681b      	ldr	r3, [r3, #0]
 8013dc8:	4618      	mov	r0, r3
 8013dca:	f7ec fbe5 	bl	8000598 <__aeabi_f2d>
 8013dce:	f04f 0200 	mov.w	r2, #0
 8013dd2:	4b27      	ldr	r3, [pc, #156]	@ (8013e70 <MAP_setWallCut+0x640>)
 8013dd4:	f7ec fa80 	bl	80002d8 <__aeabi_dsub>
 8013dd8:	4602      	mov	r2, r0
 8013dda:	460b      	mov	r3, r1
 8013ddc:	4610      	mov	r0, r2
 8013dde:	4619      	mov	r1, r3
 8013de0:	f04f 0200 	mov.w	r2, #0
 8013de4:	f04f 0300 	mov.w	r3, #0
 8013de8:	f7ec febe 	bl	8000b68 <__aeabi_dcmpgt>
 8013dec:	4603      	mov	r3, r0
 8013dee:	2b00      	cmp	r3, #0
 8013df0:	d024      	beq.n	8013e3c <MAP_setWallCut+0x60c>
 8013df2:	4b21      	ldr	r3, [pc, #132]	@ (8013e78 <MAP_setWallCut+0x648>)
 8013df4:	edd3 7a00 	vldr	s15, [r3]
 8013df8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013dfc:	edc7 7a00 	vstr	s15, [r7]
 8013e00:	783b      	ldrb	r3, [r7, #0]
 8013e02:	b2db      	uxtb	r3, r3
 8013e04:	461c      	mov	r4, r3
 8013e06:	4b19      	ldr	r3, [pc, #100]	@ (8013e6c <MAP_setWallCut+0x63c>)
 8013e08:	681b      	ldr	r3, [r3, #0]
 8013e0a:	4618      	mov	r0, r3
 8013e0c:	f7ec fbc4 	bl	8000598 <__aeabi_f2d>
 8013e10:	f04f 0200 	mov.w	r2, #0
 8013e14:	4b16      	ldr	r3, [pc, #88]	@ (8013e70 <MAP_setWallCut+0x640>)
 8013e16:	f7ec fa5f 	bl	80002d8 <__aeabi_dsub>
 8013e1a:	4602      	mov	r2, r0
 8013e1c:	460b      	mov	r3, r1
 8013e1e:	4610      	mov	r0, r2
 8013e20:	4619      	mov	r1, r3
 8013e22:	f7ec fee9 	bl	8000bf8 <__aeabi_d2uiz>
 8013e26:	4603      	mov	r3, r0
 8013e28:	b2db      	uxtb	r3, r3
 8013e2a:	4619      	mov	r1, r3
 8013e2c:	4a13      	ldr	r2, [pc, #76]	@ (8013e7c <MAP_setWallCut+0x64c>)
 8013e2e:	0163      	lsls	r3, r4, #5
 8013e30:	4413      	add	r3, r2
 8013e32:	440b      	add	r3, r1
 8013e34:	781b      	ldrb	r3, [r3, #0]
 8013e36:	f003 0301 	and.w	r3, r3, #1
 8013e3a:	73fb      	strb	r3, [r7, #15]
					if( 0 < f_PosX-1.5 ) uc_valPrev = g_SysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-1.5)] & 0x01;			// 
 8013e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8013e6c <MAP_setWallCut+0x63c>)
 8013e3e:	681b      	ldr	r3, [r3, #0]
 8013e40:	4618      	mov	r0, r3
 8013e42:	f7ec fba9 	bl	8000598 <__aeabi_f2d>
 8013e46:	f04f 0200 	mov.w	r2, #0
 8013e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8013e80 <MAP_setWallCut+0x650>)
 8013e4c:	f7ec fa44 	bl	80002d8 <__aeabi_dsub>
 8013e50:	4602      	mov	r2, r0
 8013e52:	460b      	mov	r3, r1
 8013e54:	4610      	mov	r0, r2
 8013e56:	4619      	mov	r1, r3
 8013e58:	f04f 0200 	mov.w	r2, #0
 8013e5c:	f04f 0300 	mov.w	r3, #0
 8013e60:	f7ec fe82 	bl	8000b68 <__aeabi_dcmpgt>
 8013e64:	4603      	mov	r3, r0
 8013e66:	2b00      	cmp	r3, #0
 8013e68:	d10e      	bne.n	8013e88 <MAP_setWallCut+0x658>
					break;
 8013e6a:	e123      	b.n	80140b4 <MAP_setWallCut+0x884>
 8013e6c:	2001ac4c 	.word	0x2001ac4c
 8013e70:	3fe00000 	.word	0x3fe00000
 8013e74:	40400000 	.word	0x40400000
 8013e78:	2001ac50 	.word	0x2001ac50
 8013e7c:	2001b5a0 	.word	0x2001b5a0
 8013e80:	3ff80000 	.word	0x3ff80000
 8013e84:	2001ac54 	.word	0x2001ac54
					if( 0 < f_PosX-1.5 ) uc_valPrev = g_SysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-1.5)] & 0x01;			// 
 8013e88:	4b97      	ldr	r3, [pc, #604]	@ (80140e8 <MAP_setWallCut+0x8b8>)
 8013e8a:	edd3 7a00 	vldr	s15, [r3]
 8013e8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013e92:	edc7 7a00 	vstr	s15, [r7]
 8013e96:	783b      	ldrb	r3, [r7, #0]
 8013e98:	b2db      	uxtb	r3, r3
 8013e9a:	461c      	mov	r4, r3
 8013e9c:	4b93      	ldr	r3, [pc, #588]	@ (80140ec <MAP_setWallCut+0x8bc>)
 8013e9e:	681b      	ldr	r3, [r3, #0]
 8013ea0:	4618      	mov	r0, r3
 8013ea2:	f7ec fb79 	bl	8000598 <__aeabi_f2d>
 8013ea6:	f04f 0200 	mov.w	r2, #0
 8013eaa:	4b91      	ldr	r3, [pc, #580]	@ (80140f0 <MAP_setWallCut+0x8c0>)
 8013eac:	f7ec fa14 	bl	80002d8 <__aeabi_dsub>
 8013eb0:	4602      	mov	r2, r0
 8013eb2:	460b      	mov	r3, r1
 8013eb4:	4610      	mov	r0, r2
 8013eb6:	4619      	mov	r1, r3
 8013eb8:	f7ec fe9e 	bl	8000bf8 <__aeabi_d2uiz>
 8013ebc:	4603      	mov	r3, r0
 8013ebe:	b2db      	uxtb	r3, r3
 8013ec0:	4619      	mov	r1, r3
 8013ec2:	4a8c      	ldr	r2, [pc, #560]	@ (80140f4 <MAP_setWallCut+0x8c4>)
 8013ec4:	0163      	lsls	r3, r4, #5
 8013ec6:	4413      	add	r3, r2
 8013ec8:	440b      	add	r3, r1
 8013eca:	781b      	ldrb	r3, [r3, #0]
 8013ecc:	f003 0301 	and.w	r3, r3, #1
 8013ed0:	73bb      	strb	r3, [r7, #14]
					break;
 8013ed2:	e0ef      	b.n	80140b4 <MAP_setWallCut+0x884>
					if( MAP_Y_SIZE_REAL > f_PosY+0.5 ) uc_val     = g_SysMap[(uint8_t)(f_PosY+0.5)][(uint8_t)(f_PosX)] & 0x02;			// 
 8013ed4:	4b84      	ldr	r3, [pc, #528]	@ (80140e8 <MAP_setWallCut+0x8b8>)
 8013ed6:	681b      	ldr	r3, [r3, #0]
 8013ed8:	4618      	mov	r0, r3
 8013eda:	f7ec fb5d 	bl	8000598 <__aeabi_f2d>
 8013ede:	f04f 0200 	mov.w	r2, #0
 8013ee2:	4b85      	ldr	r3, [pc, #532]	@ (80140f8 <MAP_setWallCut+0x8c8>)
 8013ee4:	f7ec f9fa 	bl	80002dc <__adddf3>
 8013ee8:	4602      	mov	r2, r0
 8013eea:	460b      	mov	r3, r1
 8013eec:	4610      	mov	r0, r2
 8013eee:	4619      	mov	r1, r3
 8013ef0:	f04f 0200 	mov.w	r2, #0
 8013ef4:	4b81      	ldr	r3, [pc, #516]	@ (80140fc <MAP_setWallCut+0x8cc>)
 8013ef6:	f7ec fe19 	bl	8000b2c <__aeabi_dcmplt>
 8013efa:	4603      	mov	r3, r0
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d024      	beq.n	8013f4a <MAP_setWallCut+0x71a>
 8013f00:	4b79      	ldr	r3, [pc, #484]	@ (80140e8 <MAP_setWallCut+0x8b8>)
 8013f02:	681b      	ldr	r3, [r3, #0]
 8013f04:	4618      	mov	r0, r3
 8013f06:	f7ec fb47 	bl	8000598 <__aeabi_f2d>
 8013f0a:	f04f 0200 	mov.w	r2, #0
 8013f0e:	4b7a      	ldr	r3, [pc, #488]	@ (80140f8 <MAP_setWallCut+0x8c8>)
 8013f10:	f7ec f9e4 	bl	80002dc <__adddf3>
 8013f14:	4602      	mov	r2, r0
 8013f16:	460b      	mov	r3, r1
 8013f18:	4610      	mov	r0, r2
 8013f1a:	4619      	mov	r1, r3
 8013f1c:	f7ec fe6c 	bl	8000bf8 <__aeabi_d2uiz>
 8013f20:	4603      	mov	r3, r0
 8013f22:	b2db      	uxtb	r3, r3
 8013f24:	4618      	mov	r0, r3
 8013f26:	4b71      	ldr	r3, [pc, #452]	@ (80140ec <MAP_setWallCut+0x8bc>)
 8013f28:	edd3 7a00 	vldr	s15, [r3]
 8013f2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013f30:	edc7 7a00 	vstr	s15, [r7]
 8013f34:	783b      	ldrb	r3, [r7, #0]
 8013f36:	b2db      	uxtb	r3, r3
 8013f38:	4619      	mov	r1, r3
 8013f3a:	4a6e      	ldr	r2, [pc, #440]	@ (80140f4 <MAP_setWallCut+0x8c4>)
 8013f3c:	0143      	lsls	r3, r0, #5
 8013f3e:	4413      	add	r3, r2
 8013f40:	440b      	add	r3, r1
 8013f42:	781b      	ldrb	r3, [r3, #0]
 8013f44:	f003 0302 	and.w	r3, r3, #2
 8013f48:	73fb      	strb	r3, [r7, #15]
					if( MAP_Y_SIZE_REAL > f_PosY+1.5 ) uc_valPrev = g_SysMap[(uint8_t)(f_PosY+1.5)][(uint8_t)(f_PosX)] & 0x02;			// 
 8013f4a:	4b67      	ldr	r3, [pc, #412]	@ (80140e8 <MAP_setWallCut+0x8b8>)
 8013f4c:	681b      	ldr	r3, [r3, #0]
 8013f4e:	4618      	mov	r0, r3
 8013f50:	f7ec fb22 	bl	8000598 <__aeabi_f2d>
 8013f54:	f04f 0200 	mov.w	r2, #0
 8013f58:	4b65      	ldr	r3, [pc, #404]	@ (80140f0 <MAP_setWallCut+0x8c0>)
 8013f5a:	f7ec f9bf 	bl	80002dc <__adddf3>
 8013f5e:	4602      	mov	r2, r0
 8013f60:	460b      	mov	r3, r1
 8013f62:	4610      	mov	r0, r2
 8013f64:	4619      	mov	r1, r3
 8013f66:	f04f 0200 	mov.w	r2, #0
 8013f6a:	4b64      	ldr	r3, [pc, #400]	@ (80140fc <MAP_setWallCut+0x8cc>)
 8013f6c:	f7ec fdde 	bl	8000b2c <__aeabi_dcmplt>
 8013f70:	4603      	mov	r3, r0
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	d100      	bne.n	8013f78 <MAP_setWallCut+0x748>
					break;
 8013f76:	e09d      	b.n	80140b4 <MAP_setWallCut+0x884>
					if( MAP_Y_SIZE_REAL > f_PosY+1.5 ) uc_valPrev = g_SysMap[(uint8_t)(f_PosY+1.5)][(uint8_t)(f_PosX)] & 0x02;			// 
 8013f78:	4b5b      	ldr	r3, [pc, #364]	@ (80140e8 <MAP_setWallCut+0x8b8>)
 8013f7a:	681b      	ldr	r3, [r3, #0]
 8013f7c:	4618      	mov	r0, r3
 8013f7e:	f7ec fb0b 	bl	8000598 <__aeabi_f2d>
 8013f82:	f04f 0200 	mov.w	r2, #0
 8013f86:	4b5a      	ldr	r3, [pc, #360]	@ (80140f0 <MAP_setWallCut+0x8c0>)
 8013f88:	f7ec f9a8 	bl	80002dc <__adddf3>
 8013f8c:	4602      	mov	r2, r0
 8013f8e:	460b      	mov	r3, r1
 8013f90:	4610      	mov	r0, r2
 8013f92:	4619      	mov	r1, r3
 8013f94:	f7ec fe30 	bl	8000bf8 <__aeabi_d2uiz>
 8013f98:	4603      	mov	r3, r0
 8013f9a:	b2db      	uxtb	r3, r3
 8013f9c:	4618      	mov	r0, r3
 8013f9e:	4b53      	ldr	r3, [pc, #332]	@ (80140ec <MAP_setWallCut+0x8bc>)
 8013fa0:	edd3 7a00 	vldr	s15, [r3]
 8013fa4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013fa8:	edc7 7a00 	vstr	s15, [r7]
 8013fac:	783b      	ldrb	r3, [r7, #0]
 8013fae:	b2db      	uxtb	r3, r3
 8013fb0:	4619      	mov	r1, r3
 8013fb2:	4a50      	ldr	r2, [pc, #320]	@ (80140f4 <MAP_setWallCut+0x8c4>)
 8013fb4:	0143      	lsls	r3, r0, #5
 8013fb6:	4413      	add	r3, r2
 8013fb8:	440b      	add	r3, r1
 8013fba:	781b      	ldrb	r3, [r3, #0]
 8013fbc:	f003 0302 	and.w	r3, r3, #2
 8013fc0:	73bb      	strb	r3, [r7, #14]
					break;
 8013fc2:	e077      	b.n	80140b4 <MAP_setWallCut+0x884>
					if( MAP_X_SIZE_REAL > f_PosX+0.5 ) uc_val     = g_SysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+0.5)] & 0x04;			// 
 8013fc4:	4b49      	ldr	r3, [pc, #292]	@ (80140ec <MAP_setWallCut+0x8bc>)
 8013fc6:	681b      	ldr	r3, [r3, #0]
 8013fc8:	4618      	mov	r0, r3
 8013fca:	f7ec fae5 	bl	8000598 <__aeabi_f2d>
 8013fce:	f04f 0200 	mov.w	r2, #0
 8013fd2:	4b49      	ldr	r3, [pc, #292]	@ (80140f8 <MAP_setWallCut+0x8c8>)
 8013fd4:	f7ec f982 	bl	80002dc <__adddf3>
 8013fd8:	4602      	mov	r2, r0
 8013fda:	460b      	mov	r3, r1
 8013fdc:	4610      	mov	r0, r2
 8013fde:	4619      	mov	r1, r3
 8013fe0:	f04f 0200 	mov.w	r2, #0
 8013fe4:	4b45      	ldr	r3, [pc, #276]	@ (80140fc <MAP_setWallCut+0x8cc>)
 8013fe6:	f7ec fda1 	bl	8000b2c <__aeabi_dcmplt>
 8013fea:	4603      	mov	r3, r0
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	d024      	beq.n	801403a <MAP_setWallCut+0x80a>
 8013ff0:	4b3d      	ldr	r3, [pc, #244]	@ (80140e8 <MAP_setWallCut+0x8b8>)
 8013ff2:	edd3 7a00 	vldr	s15, [r3]
 8013ff6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013ffa:	edc7 7a00 	vstr	s15, [r7]
 8013ffe:	783b      	ldrb	r3, [r7, #0]
 8014000:	b2db      	uxtb	r3, r3
 8014002:	461c      	mov	r4, r3
 8014004:	4b39      	ldr	r3, [pc, #228]	@ (80140ec <MAP_setWallCut+0x8bc>)
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	4618      	mov	r0, r3
 801400a:	f7ec fac5 	bl	8000598 <__aeabi_f2d>
 801400e:	f04f 0200 	mov.w	r2, #0
 8014012:	4b39      	ldr	r3, [pc, #228]	@ (80140f8 <MAP_setWallCut+0x8c8>)
 8014014:	f7ec f962 	bl	80002dc <__adddf3>
 8014018:	4602      	mov	r2, r0
 801401a:	460b      	mov	r3, r1
 801401c:	4610      	mov	r0, r2
 801401e:	4619      	mov	r1, r3
 8014020:	f7ec fdea 	bl	8000bf8 <__aeabi_d2uiz>
 8014024:	4603      	mov	r3, r0
 8014026:	b2db      	uxtb	r3, r3
 8014028:	4619      	mov	r1, r3
 801402a:	4a32      	ldr	r2, [pc, #200]	@ (80140f4 <MAP_setWallCut+0x8c4>)
 801402c:	0163      	lsls	r3, r4, #5
 801402e:	4413      	add	r3, r2
 8014030:	440b      	add	r3, r1
 8014032:	781b      	ldrb	r3, [r3, #0]
 8014034:	f003 0304 	and.w	r3, r3, #4
 8014038:	73fb      	strb	r3, [r7, #15]
					if( MAP_X_SIZE_REAL > f_PosX+1.5 ) uc_valPrev = g_SysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+1.5)] & 0x04;			// 
 801403a:	4b2c      	ldr	r3, [pc, #176]	@ (80140ec <MAP_setWallCut+0x8bc>)
 801403c:	681b      	ldr	r3, [r3, #0]
 801403e:	4618      	mov	r0, r3
 8014040:	f7ec faaa 	bl	8000598 <__aeabi_f2d>
 8014044:	f04f 0200 	mov.w	r2, #0
 8014048:	4b29      	ldr	r3, [pc, #164]	@ (80140f0 <MAP_setWallCut+0x8c0>)
 801404a:	f7ec f947 	bl	80002dc <__adddf3>
 801404e:	4602      	mov	r2, r0
 8014050:	460b      	mov	r3, r1
 8014052:	4610      	mov	r0, r2
 8014054:	4619      	mov	r1, r3
 8014056:	f04f 0200 	mov.w	r2, #0
 801405a:	4b28      	ldr	r3, [pc, #160]	@ (80140fc <MAP_setWallCut+0x8cc>)
 801405c:	f7ec fd66 	bl	8000b2c <__aeabi_dcmplt>
 8014060:	4603      	mov	r3, r0
 8014062:	2b00      	cmp	r3, #0
 8014064:	d100      	bne.n	8014068 <MAP_setWallCut+0x838>
					break;
 8014066:	e024      	b.n	80140b2 <MAP_setWallCut+0x882>
					if( MAP_X_SIZE_REAL > f_PosX+1.5 ) uc_valPrev = g_SysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+1.5)] & 0x04;			// 
 8014068:	4b1f      	ldr	r3, [pc, #124]	@ (80140e8 <MAP_setWallCut+0x8b8>)
 801406a:	edd3 7a00 	vldr	s15, [r3]
 801406e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8014072:	edc7 7a00 	vstr	s15, [r7]
 8014076:	783b      	ldrb	r3, [r7, #0]
 8014078:	b2db      	uxtb	r3, r3
 801407a:	461c      	mov	r4, r3
 801407c:	4b1b      	ldr	r3, [pc, #108]	@ (80140ec <MAP_setWallCut+0x8bc>)
 801407e:	681b      	ldr	r3, [r3, #0]
 8014080:	4618      	mov	r0, r3
 8014082:	f7ec fa89 	bl	8000598 <__aeabi_f2d>
 8014086:	f04f 0200 	mov.w	r2, #0
 801408a:	4b19      	ldr	r3, [pc, #100]	@ (80140f0 <MAP_setWallCut+0x8c0>)
 801408c:	f7ec f926 	bl	80002dc <__adddf3>
 8014090:	4602      	mov	r2, r0
 8014092:	460b      	mov	r3, r1
 8014094:	4610      	mov	r0, r2
 8014096:	4619      	mov	r1, r3
 8014098:	f7ec fdae 	bl	8000bf8 <__aeabi_d2uiz>
 801409c:	4603      	mov	r3, r0
 801409e:	b2db      	uxtb	r3, r3
 80140a0:	4619      	mov	r1, r3
 80140a2:	4a14      	ldr	r2, [pc, #80]	@ (80140f4 <MAP_setWallCut+0x8c4>)
 80140a4:	0163      	lsls	r3, r4, #5
 80140a6:	4413      	add	r3, r2
 80140a8:	440b      	add	r3, r1
 80140aa:	781b      	ldrb	r3, [r3, #0]
 80140ac:	f003 0304 	and.w	r3, r3, #4
 80140b0:	73bb      	strb	r3, [r7, #14]
					break;
 80140b2:	bf00      	nop
			if( ( uc_val != 0 ) || ( ( uc_val != 0 ) && ( uc_valPrev != 0 ) ) ){
 80140b4:	7bfb      	ldrb	r3, [r7, #15]
 80140b6:	2b00      	cmp	r3, #0
 80140b8:	d105      	bne.n	80140c6 <MAP_setWallCut+0x896>
 80140ba:	7bfb      	ldrb	r3, [r7, #15]
 80140bc:	2b00      	cmp	r3, #0
 80140be:	d00c      	beq.n	80140da <MAP_setWallCut+0x8aa>
 80140c0:	7bbb      	ldrb	r3, [r7, #14]
 80140c2:	2b00      	cmp	r3, #0
 80140c4:	d009      	beq.n	80140da <MAP_setWallCut+0x8aa>
				MOT_setWallEdgeType( MOT_WALL_EDGE_LEFT );		// 
 80140c6:	2002      	movs	r0, #2
 80140c8:	f7fe fb66 	bl	8012798 <MOT_setWallEdgeType>
				bl_wallCut = TRUE;
 80140cc:	2301      	movs	r3, #1
 80140ce:	737b      	strb	r3, [r7, #13]
			break;
 80140d0:	e003      	b.n	80140da <MAP_setWallCut+0x8aa>
			break;
 80140d2:	bf00      	nop
 80140d4:	e002      	b.n	80140dc <MAP_setWallCut+0x8ac>
			break;
 80140d6:	bf00      	nop
 80140d8:	e000      	b.n	80140dc <MAP_setWallCut+0x8ac>
			break;
 80140da:	bf00      	nop
	}
	
	return bl_wallCut;
 80140dc:	7b7b      	ldrb	r3, [r7, #13]
}
 80140de:	4618      	mov	r0, r3
 80140e0:	3714      	adds	r7, #20
 80140e2:	46bd      	mov	sp, r7
 80140e4:	bd90      	pop	{r4, r7, pc}
 80140e6:	bf00      	nop
 80140e8:	2001ac50 	.word	0x2001ac50
 80140ec:	2001ac4c 	.word	0x2001ac4c
 80140f0:	3ff80000 	.word	0x3ff80000
 80140f4:	2001b5a0 	.word	0x2001b5a0
 80140f8:	3fe00000 	.word	0x3fe00000
 80140fc:	40400000 	.word	0x40400000

08014100 <MAP_setCmdPos>:

void MAP_setCmdPos( uint8_t uc_x, uint8_t uc_y, enMAP_HEAD_DIR en_dir )
{
 8014100:	b480      	push	{r7}
 8014102:	b083      	sub	sp, #12
 8014104:	af00      	add	r7, sp, #0
 8014106:	4603      	mov	r3, r0
 8014108:	71fb      	strb	r3, [r7, #7]
 801410a:	460b      	mov	r3, r1
 801410c:	71bb      	strb	r3, [r7, #6]
 801410e:	4613      	mov	r3, r2
 8014110:	717b      	strb	r3, [r7, #5]
	f_PosX   = (float)uc_x;
 8014112:	79fb      	ldrb	r3, [r7, #7]
 8014114:	ee07 3a90 	vmov	s15, r3
 8014118:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801411c:	4b0b      	ldr	r3, [pc, #44]	@ (801414c <MAP_setCmdPos+0x4c>)
 801411e:	edc3 7a00 	vstr	s15, [r3]
	f_PosX   = (float)uc_y;
 8014122:	79bb      	ldrb	r3, [r7, #6]
 8014124:	ee07 3a90 	vmov	s15, r3
 8014128:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801412c:	4b07      	ldr	r3, [pc, #28]	@ (801414c <MAP_setCmdPos+0x4c>)
 801412e:	edc3 7a00 	vstr	s15, [r3]
	s_PosDir = (int16_t)(en_dir * 2);	// [0] [1] [2] [3] [4] [5] [6] [7] 2
 8014132:	797b      	ldrb	r3, [r7, #5]
 8014134:	b29b      	uxth	r3, r3
 8014136:	005b      	lsls	r3, r3, #1
 8014138:	b29b      	uxth	r3, r3
 801413a:	b21a      	sxth	r2, r3
 801413c:	4b04      	ldr	r3, [pc, #16]	@ (8014150 <MAP_setCmdPos+0x50>)
 801413e:	801a      	strh	r2, [r3, #0]
}
 8014140:	bf00      	nop
 8014142:	370c      	adds	r7, #12
 8014144:	46bd      	mov	sp, r7
 8014146:	f85d 7b04 	ldr.w	r7, [sp], #4
 801414a:	4770      	bx	lr
 801414c:	2001ac4c 	.word	0x2001ac4c
 8014150:	2001ac54 	.word	0x2001ac54

08014154 <MAP_showCmdLog>:

void MAP_showCmdLog( void )
{
 8014154:	b580      	push	{r7, lr}
 8014156:	b082      	sub	sp, #8
 8014158:	af00      	add	r7, sp, #0
	uint16_t i=0;
 801415a:	2300      	movs	r3, #0
 801415c:	80fb      	strh	r3, [r7, #6]
	
	/*  */
	while(1){
		
		printf("dcom[%4d] = %02d  \n\r",i,dcom[i]);
 801415e:	88f9      	ldrh	r1, [r7, #6]
 8014160:	88fb      	ldrh	r3, [r7, #6]
 8014162:	4a1e      	ldr	r2, [pc, #120]	@ (80141dc <MAP_showCmdLog+0x88>)
 8014164:	5cd3      	ldrb	r3, [r2, r3]
 8014166:	461a      	mov	r2, r3
 8014168:	481d      	ldr	r0, [pc, #116]	@ (80141e0 <MAP_showCmdLog+0x8c>)
 801416a:	f009 fd8f 	bl	801dc8c <iprintf>
		if( dcom[i] == CEND ) break;
 801416e:	88fb      	ldrh	r3, [r7, #6]
 8014170:	4a1a      	ldr	r2, [pc, #104]	@ (80141dc <MAP_showCmdLog+0x88>)
 8014172:	5cd3      	ldrb	r3, [r2, r3]
 8014174:	2bfa      	cmp	r3, #250	@ 0xfa
 8014176:	d003      	beq.n	8014180 <MAP_showCmdLog+0x2c>
		i++;
 8014178:	88fb      	ldrh	r3, [r7, #6]
 801417a:	3301      	adds	r3, #1
 801417c:	80fb      	strh	r3, [r7, #6]
		printf("dcom[%4d] = %02d  \n\r",i,dcom[i]);
 801417e:	e7ee      	b.n	801415e <MAP_showCmdLog+0xa>
		if( dcom[i] == CEND ) break;
 8014180:	bf00      	nop
	}
	i=0;
 8014182:	2300      	movs	r3, #0
 8014184:	80fb      	strh	r3, [r7, #6]
	
	/*  */
	while(1){
		
		printf("scom[%4d] = %02d  \n\r",i,scom[i]);
 8014186:	88f9      	ldrh	r1, [r7, #6]
 8014188:	88fb      	ldrh	r3, [r7, #6]
 801418a:	4a16      	ldr	r2, [pc, #88]	@ (80141e4 <MAP_showCmdLog+0x90>)
 801418c:	5cd3      	ldrb	r3, [r2, r3]
 801418e:	461a      	mov	r2, r3
 8014190:	4815      	ldr	r0, [pc, #84]	@ (80141e8 <MAP_showCmdLog+0x94>)
 8014192:	f009 fd7b 	bl	801dc8c <iprintf>
		if( scom[i] == CEND ) break;
 8014196:	88fb      	ldrh	r3, [r7, #6]
 8014198:	4a12      	ldr	r2, [pc, #72]	@ (80141e4 <MAP_showCmdLog+0x90>)
 801419a:	5cd3      	ldrb	r3, [r2, r3]
 801419c:	2bfa      	cmp	r3, #250	@ 0xfa
 801419e:	d003      	beq.n	80141a8 <MAP_showCmdLog+0x54>
		i++;
 80141a0:	88fb      	ldrh	r3, [r7, #6]
 80141a2:	3301      	adds	r3, #1
 80141a4:	80fb      	strh	r3, [r7, #6]
		printf("scom[%4d] = %02d  \n\r",i,scom[i]);
 80141a6:	e7ee      	b.n	8014186 <MAP_showCmdLog+0x32>
		if( scom[i] == CEND ) break;
 80141a8:	bf00      	nop
	}
	i=0;
 80141aa:	2300      	movs	r3, #0
 80141ac:	80fb      	strh	r3, [r7, #6]

	/*  */
	while(1){
		
		printf("tcom[%4d] = %02d  \n\r",i,tcom[i]);
 80141ae:	88f9      	ldrh	r1, [r7, #6]
 80141b0:	88fb      	ldrh	r3, [r7, #6]
 80141b2:	4a0e      	ldr	r2, [pc, #56]	@ (80141ec <MAP_showCmdLog+0x98>)
 80141b4:	5cd3      	ldrb	r3, [r2, r3]
 80141b6:	461a      	mov	r2, r3
 80141b8:	480d      	ldr	r0, [pc, #52]	@ (80141f0 <MAP_showCmdLog+0x9c>)
 80141ba:	f009 fd67 	bl	801dc8c <iprintf>
		if( tcom[i] == CEND ) break;
 80141be:	88fb      	ldrh	r3, [r7, #6]
 80141c0:	4a0a      	ldr	r2, [pc, #40]	@ (80141ec <MAP_showCmdLog+0x98>)
 80141c2:	5cd3      	ldrb	r3, [r2, r3]
 80141c4:	2bfa      	cmp	r3, #250	@ 0xfa
 80141c6:	d003      	beq.n	80141d0 <MAP_showCmdLog+0x7c>
		i++;
 80141c8:	88fb      	ldrh	r3, [r7, #6]
 80141ca:	3301      	adds	r3, #1
 80141cc:	80fb      	strh	r3, [r7, #6]
		printf("tcom[%4d] = %02d  \n\r",i,tcom[i]);
 80141ce:	e7ee      	b.n	80141ae <MAP_showCmdLog+0x5a>
		if( tcom[i] == CEND ) break;
 80141d0:	bf00      	nop
	}
}
 80141d2:	bf00      	nop
 80141d4:	3708      	adds	r7, #8
 80141d6:	46bd      	mov	sp, r7
 80141d8:	bd80      	pop	{r7, pc}
 80141da:	bf00      	nop
 80141dc:	20017c48 	.word	0x20017c48
 80141e0:	08021ccc 	.word	0x08021ccc
 80141e4:	20018c48 	.word	0x20018c48
 80141e8:	08021ce4 	.word	0x08021ce4
 80141ec:	20019c48 	.word	0x20019c48
 80141f0:	08021cfc 	.word	0x08021cfc

080141f4 <MAP_makeCmdList>:
	uint8_t uc_staY,					///< [in] Y
	enMAP_HEAD_DIR en_staDir,		///< [in] 
	uint8_t uc_endX,					///< [in] X
	uint8_t uc_endY,					///< [in] Y
	enMAP_HEAD_DIR* en_endDir		///< [out] 
){
 80141f4:	b490      	push	{r4, r7}
 80141f6:	b086      	sub	sp, #24
 80141f8:	af00      	add	r7, sp, #0
 80141fa:	4604      	mov	r4, r0
 80141fc:	4608      	mov	r0, r1
 80141fe:	4611      	mov	r1, r2
 8014200:	461a      	mov	r2, r3
 8014202:	4623      	mov	r3, r4
 8014204:	71fb      	strb	r3, [r7, #7]
 8014206:	4603      	mov	r3, r0
 8014208:	71bb      	strb	r3, [r7, #6]
 801420a:	460b      	mov	r3, r1
 801420c:	717b      	strb	r3, [r7, #5]
 801420e:	4613      	mov	r3, r2
 8014210:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_nowDir;									// 
	enMAP_HEAD_DIR	en_tempDir;									// 
//	uint16_t			i;											// roop
	
	/*  */
	uc_goStep = 0;
 8014212:	2300      	movs	r3, #0
 8014214:	75fb      	strb	r3, [r7, #23]
	us_pt = 0;
 8014216:	2300      	movs	r3, #0
 8014218:	82bb      	strh	r3, [r7, #20]

	/*  */
	while(1){	
		us_high = us_Cmap[uc_staY][uc_staX]-1;
 801421a:	79ba      	ldrb	r2, [r7, #6]
 801421c:	79fb      	ldrb	r3, [r7, #7]
 801421e:	499f      	ldr	r1, [pc, #636]	@ (801449c <MAP_makeCmdList+0x2a8>)
 8014220:	0152      	lsls	r2, r2, #5
 8014222:	4413      	add	r3, r2
 8014224:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8014228:	3b01      	subs	r3, #1
 801422a:	823b      	strh	r3, [r7, #16]
		if (en_staDir == NORTH){
 801422c:	797b      	ldrb	r3, [r7, #5]
 801422e:	2b00      	cmp	r3, #0
 8014230:	d164      	bne.n	80142fc <MAP_makeCmdList+0x108>
			if     (((g_SysMap[uc_staY][uc_staX] & 0x11)==0x10)&&(us_Cmap[uc_staY+1][uc_staX]==us_high)) en_nowDir=NORTH;
 8014232:	79ba      	ldrb	r2, [r7, #6]
 8014234:	79fb      	ldrb	r3, [r7, #7]
 8014236:	499a      	ldr	r1, [pc, #616]	@ (80144a0 <MAP_makeCmdList+0x2ac>)
 8014238:	0152      	lsls	r2, r2, #5
 801423a:	440a      	add	r2, r1
 801423c:	4413      	add	r3, r2
 801423e:	781b      	ldrb	r3, [r3, #0]
 8014240:	f003 0311 	and.w	r3, r3, #17
 8014244:	2b10      	cmp	r3, #16
 8014246:	d10d      	bne.n	8014264 <MAP_makeCmdList+0x70>
 8014248:	79bb      	ldrb	r3, [r7, #6]
 801424a:	1c5a      	adds	r2, r3, #1
 801424c:	79fb      	ldrb	r3, [r7, #7]
 801424e:	4993      	ldr	r1, [pc, #588]	@ (801449c <MAP_makeCmdList+0x2a8>)
 8014250:	0152      	lsls	r2, r2, #5
 8014252:	4413      	add	r3, r2
 8014254:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8014258:	8a3a      	ldrh	r2, [r7, #16]
 801425a:	429a      	cmp	r2, r3
 801425c:	d102      	bne.n	8014264 <MAP_makeCmdList+0x70>
 801425e:	2300      	movs	r3, #0
 8014260:	74fb      	strb	r3, [r7, #19]
 8014262:	e187      	b.n	8014574 <MAP_makeCmdList+0x380>
			else if(((g_SysMap[uc_staY][uc_staX] & 0x22)==0x20)&&(us_Cmap[uc_staY][uc_staX+1]==us_high)) en_nowDir=EAST;
 8014264:	79ba      	ldrb	r2, [r7, #6]
 8014266:	79fb      	ldrb	r3, [r7, #7]
 8014268:	498d      	ldr	r1, [pc, #564]	@ (80144a0 <MAP_makeCmdList+0x2ac>)
 801426a:	0152      	lsls	r2, r2, #5
 801426c:	440a      	add	r2, r1
 801426e:	4413      	add	r3, r2
 8014270:	781b      	ldrb	r3, [r3, #0]
 8014272:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8014276:	2b20      	cmp	r3, #32
 8014278:	d10d      	bne.n	8014296 <MAP_makeCmdList+0xa2>
 801427a:	79ba      	ldrb	r2, [r7, #6]
 801427c:	79fb      	ldrb	r3, [r7, #7]
 801427e:	3301      	adds	r3, #1
 8014280:	4986      	ldr	r1, [pc, #536]	@ (801449c <MAP_makeCmdList+0x2a8>)
 8014282:	0152      	lsls	r2, r2, #5
 8014284:	4413      	add	r3, r2
 8014286:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801428a:	8a3a      	ldrh	r2, [r7, #16]
 801428c:	429a      	cmp	r2, r3
 801428e:	d102      	bne.n	8014296 <MAP_makeCmdList+0xa2>
 8014290:	2301      	movs	r3, #1
 8014292:	74fb      	strb	r3, [r7, #19]
 8014294:	e16e      	b.n	8014574 <MAP_makeCmdList+0x380>
			else if(((g_SysMap[uc_staY][uc_staX] & 0x88)==0x80)&&(us_Cmap[uc_staY][uc_staX-1]==us_high)) en_nowDir=WEST;
 8014296:	79ba      	ldrb	r2, [r7, #6]
 8014298:	79fb      	ldrb	r3, [r7, #7]
 801429a:	4981      	ldr	r1, [pc, #516]	@ (80144a0 <MAP_makeCmdList+0x2ac>)
 801429c:	0152      	lsls	r2, r2, #5
 801429e:	440a      	add	r2, r1
 80142a0:	4413      	add	r3, r2
 80142a2:	781b      	ldrb	r3, [r3, #0]
 80142a4:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 80142a8:	2b80      	cmp	r3, #128	@ 0x80
 80142aa:	d10d      	bne.n	80142c8 <MAP_makeCmdList+0xd4>
 80142ac:	79ba      	ldrb	r2, [r7, #6]
 80142ae:	79fb      	ldrb	r3, [r7, #7]
 80142b0:	3b01      	subs	r3, #1
 80142b2:	497a      	ldr	r1, [pc, #488]	@ (801449c <MAP_makeCmdList+0x2a8>)
 80142b4:	0152      	lsls	r2, r2, #5
 80142b6:	4413      	add	r3, r2
 80142b8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80142bc:	8a3a      	ldrh	r2, [r7, #16]
 80142be:	429a      	cmp	r2, r3
 80142c0:	d102      	bne.n	80142c8 <MAP_makeCmdList+0xd4>
 80142c2:	2303      	movs	r3, #3
 80142c4:	74fb      	strb	r3, [r7, #19]
 80142c6:	e155      	b.n	8014574 <MAP_makeCmdList+0x380>
			else if(((g_SysMap[uc_staY][uc_staX] & 0x44)==0x40)&&(us_Cmap[uc_staY-1][uc_staX]==us_high)) en_nowDir=SOUTH;
 80142c8:	79ba      	ldrb	r2, [r7, #6]
 80142ca:	79fb      	ldrb	r3, [r7, #7]
 80142cc:	4974      	ldr	r1, [pc, #464]	@ (80144a0 <MAP_makeCmdList+0x2ac>)
 80142ce:	0152      	lsls	r2, r2, #5
 80142d0:	440a      	add	r2, r1
 80142d2:	4413      	add	r3, r2
 80142d4:	781b      	ldrb	r3, [r3, #0]
 80142d6:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80142da:	2b40      	cmp	r3, #64	@ 0x40
 80142dc:	d10d      	bne.n	80142fa <MAP_makeCmdList+0x106>
 80142de:	79bb      	ldrb	r3, [r7, #6]
 80142e0:	1e5a      	subs	r2, r3, #1
 80142e2:	79fb      	ldrb	r3, [r7, #7]
 80142e4:	496d      	ldr	r1, [pc, #436]	@ (801449c <MAP_makeCmdList+0x2a8>)
 80142e6:	0152      	lsls	r2, r2, #5
 80142e8:	4413      	add	r3, r2
 80142ea:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80142ee:	8a3a      	ldrh	r2, [r7, #16]
 80142f0:	429a      	cmp	r2, r3
 80142f2:	d102      	bne.n	80142fa <MAP_makeCmdList+0x106>
 80142f4:	2302      	movs	r3, #2
 80142f6:	74fb      	strb	r3, [r7, #19]
 80142f8:	e13c      	b.n	8014574 <MAP_makeCmdList+0x380>
			else   while(1);
 80142fa:	e7fe      	b.n	80142fa <MAP_makeCmdList+0x106>
		}else if (en_staDir == EAST){
 80142fc:	797b      	ldrb	r3, [r7, #5]
 80142fe:	2b01      	cmp	r3, #1
 8014300:	d164      	bne.n	80143cc <MAP_makeCmdList+0x1d8>
			if     (((g_SysMap[uc_staY][uc_staX] & 0x22)==0x20)&&(us_Cmap[uc_staY][uc_staX+1]==us_high)) en_nowDir=EAST;
 8014302:	79ba      	ldrb	r2, [r7, #6]
 8014304:	79fb      	ldrb	r3, [r7, #7]
 8014306:	4966      	ldr	r1, [pc, #408]	@ (80144a0 <MAP_makeCmdList+0x2ac>)
 8014308:	0152      	lsls	r2, r2, #5
 801430a:	440a      	add	r2, r1
 801430c:	4413      	add	r3, r2
 801430e:	781b      	ldrb	r3, [r3, #0]
 8014310:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8014314:	2b20      	cmp	r3, #32
 8014316:	d10d      	bne.n	8014334 <MAP_makeCmdList+0x140>
 8014318:	79ba      	ldrb	r2, [r7, #6]
 801431a:	79fb      	ldrb	r3, [r7, #7]
 801431c:	3301      	adds	r3, #1
 801431e:	495f      	ldr	r1, [pc, #380]	@ (801449c <MAP_makeCmdList+0x2a8>)
 8014320:	0152      	lsls	r2, r2, #5
 8014322:	4413      	add	r3, r2
 8014324:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8014328:	8a3a      	ldrh	r2, [r7, #16]
 801432a:	429a      	cmp	r2, r3
 801432c:	d102      	bne.n	8014334 <MAP_makeCmdList+0x140>
 801432e:	2301      	movs	r3, #1
 8014330:	74fb      	strb	r3, [r7, #19]
 8014332:	e11f      	b.n	8014574 <MAP_makeCmdList+0x380>
			else if(((g_SysMap[uc_staY][uc_staX] & 0x11)==0x10)&&(us_Cmap[uc_staY+1][uc_staX]==us_high)) en_nowDir=NORTH;
 8014334:	79ba      	ldrb	r2, [r7, #6]
 8014336:	79fb      	ldrb	r3, [r7, #7]
 8014338:	4959      	ldr	r1, [pc, #356]	@ (80144a0 <MAP_makeCmdList+0x2ac>)
 801433a:	0152      	lsls	r2, r2, #5
 801433c:	440a      	add	r2, r1
 801433e:	4413      	add	r3, r2
 8014340:	781b      	ldrb	r3, [r3, #0]
 8014342:	f003 0311 	and.w	r3, r3, #17
 8014346:	2b10      	cmp	r3, #16
 8014348:	d10d      	bne.n	8014366 <MAP_makeCmdList+0x172>
 801434a:	79bb      	ldrb	r3, [r7, #6]
 801434c:	1c5a      	adds	r2, r3, #1
 801434e:	79fb      	ldrb	r3, [r7, #7]
 8014350:	4952      	ldr	r1, [pc, #328]	@ (801449c <MAP_makeCmdList+0x2a8>)
 8014352:	0152      	lsls	r2, r2, #5
 8014354:	4413      	add	r3, r2
 8014356:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801435a:	8a3a      	ldrh	r2, [r7, #16]
 801435c:	429a      	cmp	r2, r3
 801435e:	d102      	bne.n	8014366 <MAP_makeCmdList+0x172>
 8014360:	2300      	movs	r3, #0
 8014362:	74fb      	strb	r3, [r7, #19]
 8014364:	e106      	b.n	8014574 <MAP_makeCmdList+0x380>
			else if(((g_SysMap[uc_staY][uc_staX] & 0x44)==0x40)&&(us_Cmap[uc_staY-1][uc_staX]==us_high)) en_nowDir=SOUTH;
 8014366:	79ba      	ldrb	r2, [r7, #6]
 8014368:	79fb      	ldrb	r3, [r7, #7]
 801436a:	494d      	ldr	r1, [pc, #308]	@ (80144a0 <MAP_makeCmdList+0x2ac>)
 801436c:	0152      	lsls	r2, r2, #5
 801436e:	440a      	add	r2, r1
 8014370:	4413      	add	r3, r2
 8014372:	781b      	ldrb	r3, [r3, #0]
 8014374:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8014378:	2b40      	cmp	r3, #64	@ 0x40
 801437a:	d10d      	bne.n	8014398 <MAP_makeCmdList+0x1a4>
 801437c:	79bb      	ldrb	r3, [r7, #6]
 801437e:	1e5a      	subs	r2, r3, #1
 8014380:	79fb      	ldrb	r3, [r7, #7]
 8014382:	4946      	ldr	r1, [pc, #280]	@ (801449c <MAP_makeCmdList+0x2a8>)
 8014384:	0152      	lsls	r2, r2, #5
 8014386:	4413      	add	r3, r2
 8014388:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801438c:	8a3a      	ldrh	r2, [r7, #16]
 801438e:	429a      	cmp	r2, r3
 8014390:	d102      	bne.n	8014398 <MAP_makeCmdList+0x1a4>
 8014392:	2302      	movs	r3, #2
 8014394:	74fb      	strb	r3, [r7, #19]
 8014396:	e0ed      	b.n	8014574 <MAP_makeCmdList+0x380>
			else if(((g_SysMap[uc_staY][uc_staX] & 0x88)==0x80)&&(us_Cmap[uc_staY][uc_staX-1]==us_high)) en_nowDir=WEST;
 8014398:	79ba      	ldrb	r2, [r7, #6]
 801439a:	79fb      	ldrb	r3, [r7, #7]
 801439c:	4940      	ldr	r1, [pc, #256]	@ (80144a0 <MAP_makeCmdList+0x2ac>)
 801439e:	0152      	lsls	r2, r2, #5
 80143a0:	440a      	add	r2, r1
 80143a2:	4413      	add	r3, r2
 80143a4:	781b      	ldrb	r3, [r3, #0]
 80143a6:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 80143aa:	2b80      	cmp	r3, #128	@ 0x80
 80143ac:	d10d      	bne.n	80143ca <MAP_makeCmdList+0x1d6>
 80143ae:	79ba      	ldrb	r2, [r7, #6]
 80143b0:	79fb      	ldrb	r3, [r7, #7]
 80143b2:	3b01      	subs	r3, #1
 80143b4:	4939      	ldr	r1, [pc, #228]	@ (801449c <MAP_makeCmdList+0x2a8>)
 80143b6:	0152      	lsls	r2, r2, #5
 80143b8:	4413      	add	r3, r2
 80143ba:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80143be:	8a3a      	ldrh	r2, [r7, #16]
 80143c0:	429a      	cmp	r2, r3
 80143c2:	d102      	bne.n	80143ca <MAP_makeCmdList+0x1d6>
 80143c4:	2303      	movs	r3, #3
 80143c6:	74fb      	strb	r3, [r7, #19]
 80143c8:	e0d4      	b.n	8014574 <MAP_makeCmdList+0x380>
			else   while(1);
 80143ca:	e7fe      	b.n	80143ca <MAP_makeCmdList+0x1d6>
		}else if (en_staDir == SOUTH){
 80143cc:	797b      	ldrb	r3, [r7, #5]
 80143ce:	2b02      	cmp	r3, #2
 80143d0:	d168      	bne.n	80144a4 <MAP_makeCmdList+0x2b0>
			if     (((g_SysMap[uc_staY][uc_staX] & 0x44)==0x40)&&(us_Cmap[uc_staY-1][uc_staX]==us_high)) en_nowDir=SOUTH;
 80143d2:	79ba      	ldrb	r2, [r7, #6]
 80143d4:	79fb      	ldrb	r3, [r7, #7]
 80143d6:	4932      	ldr	r1, [pc, #200]	@ (80144a0 <MAP_makeCmdList+0x2ac>)
 80143d8:	0152      	lsls	r2, r2, #5
 80143da:	440a      	add	r2, r1
 80143dc:	4413      	add	r3, r2
 80143de:	781b      	ldrb	r3, [r3, #0]
 80143e0:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80143e4:	2b40      	cmp	r3, #64	@ 0x40
 80143e6:	d10d      	bne.n	8014404 <MAP_makeCmdList+0x210>
 80143e8:	79bb      	ldrb	r3, [r7, #6]
 80143ea:	1e5a      	subs	r2, r3, #1
 80143ec:	79fb      	ldrb	r3, [r7, #7]
 80143ee:	492b      	ldr	r1, [pc, #172]	@ (801449c <MAP_makeCmdList+0x2a8>)
 80143f0:	0152      	lsls	r2, r2, #5
 80143f2:	4413      	add	r3, r2
 80143f4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80143f8:	8a3a      	ldrh	r2, [r7, #16]
 80143fa:	429a      	cmp	r2, r3
 80143fc:	d102      	bne.n	8014404 <MAP_makeCmdList+0x210>
 80143fe:	2302      	movs	r3, #2
 8014400:	74fb      	strb	r3, [r7, #19]
 8014402:	e0b7      	b.n	8014574 <MAP_makeCmdList+0x380>
			else if(((g_SysMap[uc_staY][uc_staX] & 0x22)==0x20)&&(us_Cmap[uc_staY][uc_staX+1]==us_high)) en_nowDir=EAST;
 8014404:	79ba      	ldrb	r2, [r7, #6]
 8014406:	79fb      	ldrb	r3, [r7, #7]
 8014408:	4925      	ldr	r1, [pc, #148]	@ (80144a0 <MAP_makeCmdList+0x2ac>)
 801440a:	0152      	lsls	r2, r2, #5
 801440c:	440a      	add	r2, r1
 801440e:	4413      	add	r3, r2
 8014410:	781b      	ldrb	r3, [r3, #0]
 8014412:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8014416:	2b20      	cmp	r3, #32
 8014418:	d10d      	bne.n	8014436 <MAP_makeCmdList+0x242>
 801441a:	79ba      	ldrb	r2, [r7, #6]
 801441c:	79fb      	ldrb	r3, [r7, #7]
 801441e:	3301      	adds	r3, #1
 8014420:	491e      	ldr	r1, [pc, #120]	@ (801449c <MAP_makeCmdList+0x2a8>)
 8014422:	0152      	lsls	r2, r2, #5
 8014424:	4413      	add	r3, r2
 8014426:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801442a:	8a3a      	ldrh	r2, [r7, #16]
 801442c:	429a      	cmp	r2, r3
 801442e:	d102      	bne.n	8014436 <MAP_makeCmdList+0x242>
 8014430:	2301      	movs	r3, #1
 8014432:	74fb      	strb	r3, [r7, #19]
 8014434:	e09e      	b.n	8014574 <MAP_makeCmdList+0x380>
			else if(((g_SysMap[uc_staY][uc_staX] & 0x88)==0x80)&&(us_Cmap[uc_staY][uc_staX-1]==us_high)) en_nowDir=WEST;
 8014436:	79ba      	ldrb	r2, [r7, #6]
 8014438:	79fb      	ldrb	r3, [r7, #7]
 801443a:	4919      	ldr	r1, [pc, #100]	@ (80144a0 <MAP_makeCmdList+0x2ac>)
 801443c:	0152      	lsls	r2, r2, #5
 801443e:	440a      	add	r2, r1
 8014440:	4413      	add	r3, r2
 8014442:	781b      	ldrb	r3, [r3, #0]
 8014444:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 8014448:	2b80      	cmp	r3, #128	@ 0x80
 801444a:	d10d      	bne.n	8014468 <MAP_makeCmdList+0x274>
 801444c:	79ba      	ldrb	r2, [r7, #6]
 801444e:	79fb      	ldrb	r3, [r7, #7]
 8014450:	3b01      	subs	r3, #1
 8014452:	4912      	ldr	r1, [pc, #72]	@ (801449c <MAP_makeCmdList+0x2a8>)
 8014454:	0152      	lsls	r2, r2, #5
 8014456:	4413      	add	r3, r2
 8014458:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801445c:	8a3a      	ldrh	r2, [r7, #16]
 801445e:	429a      	cmp	r2, r3
 8014460:	d102      	bne.n	8014468 <MAP_makeCmdList+0x274>
 8014462:	2303      	movs	r3, #3
 8014464:	74fb      	strb	r3, [r7, #19]
 8014466:	e085      	b.n	8014574 <MAP_makeCmdList+0x380>
			else if(((g_SysMap[uc_staY][uc_staX] & 0x11)==0x10)&&(us_Cmap[uc_staY+1][uc_staX]==us_high)) en_nowDir=NORTH;
 8014468:	79ba      	ldrb	r2, [r7, #6]
 801446a:	79fb      	ldrb	r3, [r7, #7]
 801446c:	490c      	ldr	r1, [pc, #48]	@ (80144a0 <MAP_makeCmdList+0x2ac>)
 801446e:	0152      	lsls	r2, r2, #5
 8014470:	440a      	add	r2, r1
 8014472:	4413      	add	r3, r2
 8014474:	781b      	ldrb	r3, [r3, #0]
 8014476:	f003 0311 	and.w	r3, r3, #17
 801447a:	2b10      	cmp	r3, #16
 801447c:	d10d      	bne.n	801449a <MAP_makeCmdList+0x2a6>
 801447e:	79bb      	ldrb	r3, [r7, #6]
 8014480:	1c5a      	adds	r2, r3, #1
 8014482:	79fb      	ldrb	r3, [r7, #7]
 8014484:	4905      	ldr	r1, [pc, #20]	@ (801449c <MAP_makeCmdList+0x2a8>)
 8014486:	0152      	lsls	r2, r2, #5
 8014488:	4413      	add	r3, r2
 801448a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801448e:	8a3a      	ldrh	r2, [r7, #16]
 8014490:	429a      	cmp	r2, r3
 8014492:	d102      	bne.n	801449a <MAP_makeCmdList+0x2a6>
 8014494:	2300      	movs	r3, #0
 8014496:	74fb      	strb	r3, [r7, #19]
 8014498:	e06c      	b.n	8014574 <MAP_makeCmdList+0x380>
			else   while(1);
 801449a:	e7fe      	b.n	801449a <MAP_makeCmdList+0x2a6>
 801449c:	2001ada0 	.word	0x2001ada0
 80144a0:	2001b5a0 	.word	0x2001b5a0
		}else if (en_staDir == WEST){
 80144a4:	797b      	ldrb	r3, [r7, #5]
 80144a6:	2b03      	cmp	r3, #3
 80144a8:	d164      	bne.n	8014574 <MAP_makeCmdList+0x380>
			if     (((g_SysMap[uc_staY][uc_staX] & 0x88)==0x80)&&(us_Cmap[uc_staY][uc_staX-1]==us_high)) en_nowDir=WEST;
 80144aa:	79ba      	ldrb	r2, [r7, #6]
 80144ac:	79fb      	ldrb	r3, [r7, #7]
 80144ae:	4979      	ldr	r1, [pc, #484]	@ (8014694 <MAP_makeCmdList+0x4a0>)
 80144b0:	0152      	lsls	r2, r2, #5
 80144b2:	440a      	add	r2, r1
 80144b4:	4413      	add	r3, r2
 80144b6:	781b      	ldrb	r3, [r3, #0]
 80144b8:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 80144bc:	2b80      	cmp	r3, #128	@ 0x80
 80144be:	d10d      	bne.n	80144dc <MAP_makeCmdList+0x2e8>
 80144c0:	79ba      	ldrb	r2, [r7, #6]
 80144c2:	79fb      	ldrb	r3, [r7, #7]
 80144c4:	3b01      	subs	r3, #1
 80144c6:	4974      	ldr	r1, [pc, #464]	@ (8014698 <MAP_makeCmdList+0x4a4>)
 80144c8:	0152      	lsls	r2, r2, #5
 80144ca:	4413      	add	r3, r2
 80144cc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80144d0:	8a3a      	ldrh	r2, [r7, #16]
 80144d2:	429a      	cmp	r2, r3
 80144d4:	d102      	bne.n	80144dc <MAP_makeCmdList+0x2e8>
 80144d6:	2303      	movs	r3, #3
 80144d8:	74fb      	strb	r3, [r7, #19]
 80144da:	e04b      	b.n	8014574 <MAP_makeCmdList+0x380>
			else if(((g_SysMap[uc_staY][uc_staX] & 0x11)==0x10)&&(us_Cmap[uc_staY+1][uc_staX]==us_high)) en_nowDir=NORTH;
 80144dc:	79ba      	ldrb	r2, [r7, #6]
 80144de:	79fb      	ldrb	r3, [r7, #7]
 80144e0:	496c      	ldr	r1, [pc, #432]	@ (8014694 <MAP_makeCmdList+0x4a0>)
 80144e2:	0152      	lsls	r2, r2, #5
 80144e4:	440a      	add	r2, r1
 80144e6:	4413      	add	r3, r2
 80144e8:	781b      	ldrb	r3, [r3, #0]
 80144ea:	f003 0311 	and.w	r3, r3, #17
 80144ee:	2b10      	cmp	r3, #16
 80144f0:	d10d      	bne.n	801450e <MAP_makeCmdList+0x31a>
 80144f2:	79bb      	ldrb	r3, [r7, #6]
 80144f4:	1c5a      	adds	r2, r3, #1
 80144f6:	79fb      	ldrb	r3, [r7, #7]
 80144f8:	4967      	ldr	r1, [pc, #412]	@ (8014698 <MAP_makeCmdList+0x4a4>)
 80144fa:	0152      	lsls	r2, r2, #5
 80144fc:	4413      	add	r3, r2
 80144fe:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8014502:	8a3a      	ldrh	r2, [r7, #16]
 8014504:	429a      	cmp	r2, r3
 8014506:	d102      	bne.n	801450e <MAP_makeCmdList+0x31a>
 8014508:	2300      	movs	r3, #0
 801450a:	74fb      	strb	r3, [r7, #19]
 801450c:	e032      	b.n	8014574 <MAP_makeCmdList+0x380>
			else if(((g_SysMap[uc_staY][uc_staX] & 0x44)==0x40)&&(us_Cmap[uc_staY-1][uc_staX]==us_high)) en_nowDir=SOUTH;
 801450e:	79ba      	ldrb	r2, [r7, #6]
 8014510:	79fb      	ldrb	r3, [r7, #7]
 8014512:	4960      	ldr	r1, [pc, #384]	@ (8014694 <MAP_makeCmdList+0x4a0>)
 8014514:	0152      	lsls	r2, r2, #5
 8014516:	440a      	add	r2, r1
 8014518:	4413      	add	r3, r2
 801451a:	781b      	ldrb	r3, [r3, #0]
 801451c:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8014520:	2b40      	cmp	r3, #64	@ 0x40
 8014522:	d10d      	bne.n	8014540 <MAP_makeCmdList+0x34c>
 8014524:	79bb      	ldrb	r3, [r7, #6]
 8014526:	1e5a      	subs	r2, r3, #1
 8014528:	79fb      	ldrb	r3, [r7, #7]
 801452a:	495b      	ldr	r1, [pc, #364]	@ (8014698 <MAP_makeCmdList+0x4a4>)
 801452c:	0152      	lsls	r2, r2, #5
 801452e:	4413      	add	r3, r2
 8014530:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8014534:	8a3a      	ldrh	r2, [r7, #16]
 8014536:	429a      	cmp	r2, r3
 8014538:	d102      	bne.n	8014540 <MAP_makeCmdList+0x34c>
 801453a:	2302      	movs	r3, #2
 801453c:	74fb      	strb	r3, [r7, #19]
 801453e:	e019      	b.n	8014574 <MAP_makeCmdList+0x380>
			else if(((g_SysMap[uc_staY][uc_staX] & 0x22)==0x20)&&(us_Cmap[uc_staY][uc_staX+1]==us_high)) en_nowDir=EAST;
 8014540:	79ba      	ldrb	r2, [r7, #6]
 8014542:	79fb      	ldrb	r3, [r7, #7]
 8014544:	4953      	ldr	r1, [pc, #332]	@ (8014694 <MAP_makeCmdList+0x4a0>)
 8014546:	0152      	lsls	r2, r2, #5
 8014548:	440a      	add	r2, r1
 801454a:	4413      	add	r3, r2
 801454c:	781b      	ldrb	r3, [r3, #0]
 801454e:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8014552:	2b20      	cmp	r3, #32
 8014554:	d10d      	bne.n	8014572 <MAP_makeCmdList+0x37e>
 8014556:	79ba      	ldrb	r2, [r7, #6]
 8014558:	79fb      	ldrb	r3, [r7, #7]
 801455a:	3301      	adds	r3, #1
 801455c:	494e      	ldr	r1, [pc, #312]	@ (8014698 <MAP_makeCmdList+0x4a4>)
 801455e:	0152      	lsls	r2, r2, #5
 8014560:	4413      	add	r3, r2
 8014562:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8014566:	8a3a      	ldrh	r2, [r7, #16]
 8014568:	429a      	cmp	r2, r3
 801456a:	d102      	bne.n	8014572 <MAP_makeCmdList+0x37e>
 801456c:	2301      	movs	r3, #1
 801456e:	74fb      	strb	r3, [r7, #19]
 8014570:	e000      	b.n	8014574 <MAP_makeCmdList+0x380>
			else   while(1);
 8014572:	e7fe      	b.n	8014572 <MAP_makeCmdList+0x37e>
		}
		
		en_tempDir = (enMAP_HEAD_DIR)( (en_nowDir - en_staDir) & (enMAP_HEAD_DIR)3 );		// 
 8014574:	7cfa      	ldrb	r2, [r7, #19]
 8014576:	797b      	ldrb	r3, [r7, #5]
 8014578:	1ad3      	subs	r3, r2, r3
 801457a:	b2db      	uxtb	r3, r3
 801457c:	f003 0303 	and.w	r3, r3, #3
 8014580:	73fb      	strb	r3, [r7, #15]
		en_staDir = en_nowDir;
 8014582:	7cfb      	ldrb	r3, [r7, #19]
 8014584:	717b      	strb	r3, [r7, #5]

		if (en_tempDir == NORTH){
 8014586:	7bfb      	ldrb	r3, [r7, #15]
 8014588:	2b00      	cmp	r3, #0
 801458a:	d103      	bne.n	8014594 <MAP_makeCmdList+0x3a0>
			uc_goStep = uc_goStep + 2;
 801458c:	7dfb      	ldrb	r3, [r7, #23]
 801458e:	3302      	adds	r3, #2
 8014590:	75fb      	strb	r3, [r7, #23]
 8014592:	e037      	b.n	8014604 <MAP_makeCmdList+0x410>
		}
		else if (en_tempDir == EAST){
 8014594:	7bfb      	ldrb	r3, [r7, #15]
 8014596:	2b01      	cmp	r3, #1
 8014598:	d110      	bne.n	80145bc <MAP_makeCmdList+0x3c8>
			dcom[us_pt] = uc_goStep;
 801459a:	8abb      	ldrh	r3, [r7, #20]
 801459c:	493f      	ldr	r1, [pc, #252]	@ (801469c <MAP_makeCmdList+0x4a8>)
 801459e:	7dfa      	ldrb	r2, [r7, #23]
 80145a0:	54ca      	strb	r2, [r1, r3]
			dcom[++us_pt] = R90;
 80145a2:	8abb      	ldrh	r3, [r7, #20]
 80145a4:	3301      	adds	r3, #1
 80145a6:	82bb      	strh	r3, [r7, #20]
 80145a8:	8abb      	ldrh	r3, [r7, #20]
 80145aa:	4a3c      	ldr	r2, [pc, #240]	@ (801469c <MAP_makeCmdList+0x4a8>)
 80145ac:	2148      	movs	r1, #72	@ 0x48
 80145ae:	54d1      	strb	r1, [r2, r3]
			uc_goStep = 2;
 80145b0:	2302      	movs	r3, #2
 80145b2:	75fb      	strb	r3, [r7, #23]
			us_pt++;
 80145b4:	8abb      	ldrh	r3, [r7, #20]
 80145b6:	3301      	adds	r3, #1
 80145b8:	82bb      	strh	r3, [r7, #20]
 80145ba:	e023      	b.n	8014604 <MAP_makeCmdList+0x410>
		}
		else if (en_tempDir == WEST){
 80145bc:	7bfb      	ldrb	r3, [r7, #15]
 80145be:	2b03      	cmp	r3, #3
 80145c0:	d110      	bne.n	80145e4 <MAP_makeCmdList+0x3f0>
			dcom[us_pt] = uc_goStep;
 80145c2:	8abb      	ldrh	r3, [r7, #20]
 80145c4:	4935      	ldr	r1, [pc, #212]	@ (801469c <MAP_makeCmdList+0x4a8>)
 80145c6:	7dfa      	ldrb	r2, [r7, #23]
 80145c8:	54ca      	strb	r2, [r1, r3]
			dcom[++us_pt] = L90;
 80145ca:	8abb      	ldrh	r3, [r7, #20]
 80145cc:	3301      	adds	r3, #1
 80145ce:	82bb      	strh	r3, [r7, #20]
 80145d0:	8abb      	ldrh	r3, [r7, #20]
 80145d2:	4a32      	ldr	r2, [pc, #200]	@ (801469c <MAP_makeCmdList+0x4a8>)
 80145d4:	2149      	movs	r1, #73	@ 0x49
 80145d6:	54d1      	strb	r1, [r2, r3]
			uc_goStep = 2;
 80145d8:	2302      	movs	r3, #2
 80145da:	75fb      	strb	r3, [r7, #23]
			us_pt++;
 80145dc:	8abb      	ldrh	r3, [r7, #20]
 80145de:	3301      	adds	r3, #1
 80145e0:	82bb      	strh	r3, [r7, #20]
 80145e2:	e00f      	b.n	8014604 <MAP_makeCmdList+0x410>
		}
		else{
			dcom[us_pt] = uc_goStep;
 80145e4:	8abb      	ldrh	r3, [r7, #20]
 80145e6:	492d      	ldr	r1, [pc, #180]	@ (801469c <MAP_makeCmdList+0x4a8>)
 80145e8:	7dfa      	ldrb	r2, [r7, #23]
 80145ea:	54ca      	strb	r2, [r1, r3]
			dcom[++us_pt] = R180;
 80145ec:	8abb      	ldrh	r3, [r7, #20]
 80145ee:	3301      	adds	r3, #1
 80145f0:	82bb      	strh	r3, [r7, #20]
 80145f2:	8abb      	ldrh	r3, [r7, #20]
 80145f4:	4a29      	ldr	r2, [pc, #164]	@ (801469c <MAP_makeCmdList+0x4a8>)
 80145f6:	214a      	movs	r1, #74	@ 0x4a
 80145f8:	54d1      	strb	r1, [r2, r3]
			uc_goStep = 2;
 80145fa:	2302      	movs	r3, #2
 80145fc:	75fb      	strb	r3, [r7, #23]
			us_pt++;
 80145fe:	8abb      	ldrh	r3, [r7, #20]
 8014600:	3301      	adds	r3, #1
 8014602:	82bb      	strh	r3, [r7, #20]
		}

		if      (en_nowDir == NORTH) uc_staY = uc_staY + 1;
 8014604:	7cfb      	ldrb	r3, [r7, #19]
 8014606:	2b00      	cmp	r3, #0
 8014608:	d103      	bne.n	8014612 <MAP_makeCmdList+0x41e>
 801460a:	79bb      	ldrb	r3, [r7, #6]
 801460c:	3301      	adds	r3, #1
 801460e:	71bb      	strb	r3, [r7, #6]
 8014610:	e013      	b.n	801463a <MAP_makeCmdList+0x446>
		else if (en_nowDir == EAST) uc_staX = uc_staX + 1;
 8014612:	7cfb      	ldrb	r3, [r7, #19]
 8014614:	2b01      	cmp	r3, #1
 8014616:	d103      	bne.n	8014620 <MAP_makeCmdList+0x42c>
 8014618:	79fb      	ldrb	r3, [r7, #7]
 801461a:	3301      	adds	r3, #1
 801461c:	71fb      	strb	r3, [r7, #7]
 801461e:	e00c      	b.n	801463a <MAP_makeCmdList+0x446>
		else if (en_nowDir == SOUTH) uc_staY = uc_staY - 1;
 8014620:	7cfb      	ldrb	r3, [r7, #19]
 8014622:	2b02      	cmp	r3, #2
 8014624:	d103      	bne.n	801462e <MAP_makeCmdList+0x43a>
 8014626:	79bb      	ldrb	r3, [r7, #6]
 8014628:	3b01      	subs	r3, #1
 801462a:	71bb      	strb	r3, [r7, #6]
 801462c:	e005      	b.n	801463a <MAP_makeCmdList+0x446>
		else if (en_nowDir == WEST) uc_staX = uc_staX - 1;
 801462e:	7cfb      	ldrb	r3, [r7, #19]
 8014630:	2b03      	cmp	r3, #3
 8014632:	d102      	bne.n	801463a <MAP_makeCmdList+0x446>
 8014634:	79fb      	ldrb	r3, [r7, #7]
 8014636:	3b01      	subs	r3, #1
 8014638:	71fb      	strb	r3, [r7, #7]
		
		en_staDir = en_nowDir;
 801463a:	7cfb      	ldrb	r3, [r7, #19]
 801463c:	717b      	strb	r3, [r7, #5]
		
		if ((uc_staX == uc_endX) &&(uc_staY == uc_endY)) break;
 801463e:	79fa      	ldrb	r2, [r7, #7]
 8014640:	793b      	ldrb	r3, [r7, #4]
 8014642:	429a      	cmp	r2, r3
 8014644:	f47f ade9 	bne.w	801421a <MAP_makeCmdList+0x26>
 8014648:	79ba      	ldrb	r2, [r7, #6]
 801464a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801464e:	429a      	cmp	r2, r3
 8014650:	d000      	beq.n	8014654 <MAP_makeCmdList+0x460>
		us_high = us_Cmap[uc_staY][uc_staX]-1;
 8014652:	e5e2      	b.n	801421a <MAP_makeCmdList+0x26>
		if ((uc_staX == uc_endX) &&(uc_staY == uc_endY)) break;
 8014654:	bf00      	nop
	}
	
	/*  */
	dcom[us_pt] = uc_goStep;
 8014656:	8abb      	ldrh	r3, [r7, #20]
 8014658:	4910      	ldr	r1, [pc, #64]	@ (801469c <MAP_makeCmdList+0x4a8>)
 801465a:	7dfa      	ldrb	r2, [r7, #23]
 801465c:	54ca      	strb	r2, [r1, r3]
	dcom[++us_pt] = STOP;
 801465e:	8abb      	ldrh	r3, [r7, #20]
 8014660:	3301      	adds	r3, #1
 8014662:	82bb      	strh	r3, [r7, #20]
 8014664:	8abb      	ldrh	r3, [r7, #20]
 8014666:	4a0d      	ldr	r2, [pc, #52]	@ (801469c <MAP_makeCmdList+0x4a8>)
 8014668:	2100      	movs	r1, #0
 801466a:	54d1      	strb	r1, [r2, r3]
	dcom[++us_pt] = CEND;
 801466c:	8abb      	ldrh	r3, [r7, #20]
 801466e:	3301      	adds	r3, #1
 8014670:	82bb      	strh	r3, [r7, #20]
 8014672:	8abb      	ldrh	r3, [r7, #20]
 8014674:	4a09      	ldr	r2, [pc, #36]	@ (801469c <MAP_makeCmdList+0x4a8>)
 8014676:	21fa      	movs	r1, #250	@ 0xfa
 8014678:	54d1      	strb	r1, [r2, r3]
	us_totalCmd = us_pt+1;			// 
 801467a:	8abb      	ldrh	r3, [r7, #20]
 801467c:	3301      	adds	r3, #1
 801467e:	b29a      	uxth	r2, r3
 8014680:	4b07      	ldr	r3, [pc, #28]	@ (80146a0 <MAP_makeCmdList+0x4ac>)
 8014682:	801a      	strh	r2, [r3, #0]


	/*  */
	*en_endDir = en_staDir;
 8014684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014686:	797a      	ldrb	r2, [r7, #5]
 8014688:	701a      	strb	r2, [r3, #0]
}
 801468a:	bf00      	nop
 801468c:	3718      	adds	r7, #24
 801468e:	46bd      	mov	sp, r7
 8014690:	bc90      	pop	{r4, r7}
 8014692:	4770      	bx	lr
 8014694:	2001b5a0 	.word	0x2001b5a0
 8014698:	2001ada0 	.word	0x2001ada0
 801469c:	20017c48 	.word	0x20017c48
 80146a0:	2001ac48 	.word	0x2001ac48

080146a4 <MAP_makeSlaCmdList>:

void MAP_makeSlaCmdList( void )
{
 80146a4:	b480      	push	{r7}
 80146a6:	f5ad 5d00 	sub.w	sp, sp, #8192	@ 0x2000
 80146aa:	b083      	sub	sp, #12
 80146ac:	af00      	add	r7, sp, #0
	uint16_t dcom_temp[4096];			// 
	uint16_t i=0,j=0;					// roop
 80146ae:	2300      	movs	r3, #0
 80146b0:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80146b4:	f102 0206 	add.w	r2, r2, #6
 80146b8:	8013      	strh	r3, [r2, #0]
 80146ba:	2300      	movs	r3, #0
 80146bc:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80146c0:	f102 0204 	add.w	r2, r2, #4
 80146c4:	8013      	strh	r3, [r2, #0]
	
	/*  */
	for( i=0; i<us_totalCmd; i++ ){
 80146c6:	2300      	movs	r3, #0
 80146c8:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80146cc:	f102 0206 	add.w	r2, r2, #6
 80146d0:	8013      	strh	r3, [r2, #0]
 80146d2:	e01e      	b.n	8014712 <MAP_makeSlaCmdList+0x6e>
		dcom_temp[i] = dcom[i];
 80146d4:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80146d8:	f103 0306 	add.w	r3, r3, #6
 80146dc:	881b      	ldrh	r3, [r3, #0]
 80146de:	4aac      	ldr	r2, [pc, #688]	@ (8014990 <MAP_makeSlaCmdList+0x2ec>)
 80146e0:	5cd2      	ldrb	r2, [r2, r3]
 80146e2:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80146e6:	f103 0306 	add.w	r3, r3, #6
 80146ea:	881b      	ldrh	r3, [r3, #0]
 80146ec:	4611      	mov	r1, r2
 80146ee:	f107 0208 	add.w	r2, r7, #8
 80146f2:	005b      	lsls	r3, r3, #1
 80146f4:	4413      	add	r3, r2
 80146f6:	460a      	mov	r2, r1
 80146f8:	f823 2c04 	strh.w	r2, [r3, #-4]
	for( i=0; i<us_totalCmd; i++ ){
 80146fc:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014700:	f103 0306 	add.w	r3, r3, #6
 8014704:	881b      	ldrh	r3, [r3, #0]
 8014706:	3301      	adds	r3, #1
 8014708:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 801470c:	f102 0206 	add.w	r2, r2, #6
 8014710:	8013      	strh	r3, [r2, #0]
 8014712:	4ba0      	ldr	r3, [pc, #640]	@ (8014994 <MAP_makeSlaCmdList+0x2f0>)
 8014714:	881b      	ldrh	r3, [r3, #0]
 8014716:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 801471a:	f102 0206 	add.w	r2, r2, #6
 801471e:	8812      	ldrh	r2, [r2, #0]
 8014720:	429a      	cmp	r2, r3
 8014722:	d3d7      	bcc.n	80146d4 <MAP_makeSlaCmdList+0x30>
	}

	i = 0;
 8014724:	2300      	movs	r3, #0
 8014726:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 801472a:	f102 0206 	add.w	r2, r2, #6
 801472e:	8013      	strh	r3, [r2, #0]

	/*  */
	while(1)
	{
		if( dcom_temp[i] == R90 ){		// 90
 8014730:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014734:	f103 0306 	add.w	r3, r3, #6
 8014738:	881b      	ldrh	r3, [r3, #0]
 801473a:	f107 0208 	add.w	r2, r7, #8
 801473e:	005b      	lsls	r3, r3, #1
 8014740:	4413      	add	r3, r2
 8014742:	f833 3c04 	ldrh.w	r3, [r3, #-4]
 8014746:	2b48      	cmp	r3, #72	@ 0x48
 8014748:	d140      	bne.n	80147cc <MAP_makeSlaCmdList+0x128>
			dcom_temp[i-1] -= 1;		// 1
 801474a:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801474e:	f103 0306 	add.w	r3, r3, #6
 8014752:	881b      	ldrh	r3, [r3, #0]
 8014754:	3b01      	subs	r3, #1
 8014756:	f107 0208 	add.w	r2, r7, #8
 801475a:	005b      	lsls	r3, r3, #1
 801475c:	4413      	add	r3, r2
 801475e:	f833 2c04 	ldrh.w	r2, [r3, #-4]
 8014762:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014766:	f103 0306 	add.w	r3, r3, #6
 801476a:	881b      	ldrh	r3, [r3, #0]
 801476c:	3b01      	subs	r3, #1
 801476e:	3a01      	subs	r2, #1
 8014770:	b292      	uxth	r2, r2
 8014772:	f107 0108 	add.w	r1, r7, #8
 8014776:	005b      	lsls	r3, r3, #1
 8014778:	440b      	add	r3, r1
 801477a:	f823 2c04 	strh.w	r2, [r3, #-4]
			dcom_temp[i+1] -= 1;		// 1
 801477e:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014782:	f103 0306 	add.w	r3, r3, #6
 8014786:	881b      	ldrh	r3, [r3, #0]
 8014788:	3301      	adds	r3, #1
 801478a:	f107 0208 	add.w	r2, r7, #8
 801478e:	005b      	lsls	r3, r3, #1
 8014790:	4413      	add	r3, r2
 8014792:	f833 2c04 	ldrh.w	r2, [r3, #-4]
 8014796:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801479a:	f103 0306 	add.w	r3, r3, #6
 801479e:	881b      	ldrh	r3, [r3, #0]
 80147a0:	3301      	adds	r3, #1
 80147a2:	3a01      	subs	r2, #1
 80147a4:	b292      	uxth	r2, r2
 80147a6:	f107 0108 	add.w	r1, r7, #8
 80147aa:	005b      	lsls	r3, r3, #1
 80147ac:	440b      	add	r3, r1
 80147ae:	f823 2c04 	strh.w	r2, [r3, #-4]
			dcom_temp[i] = R90S;		// 90
 80147b2:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80147b6:	f103 0306 	add.w	r3, r3, #6
 80147ba:	881b      	ldrh	r3, [r3, #0]
 80147bc:	f107 0208 	add.w	r2, r7, #8
 80147c0:	005b      	lsls	r3, r3, #1
 80147c2:	4413      	add	r3, r2
 80147c4:	224c      	movs	r2, #76	@ 0x4c
 80147c6:	f823 2c04 	strh.w	r2, [r3, #-4]
 80147ca:	e05a      	b.n	8014882 <MAP_makeSlaCmdList+0x1de>
		}
		else if( dcom_temp[i] == L90 ){	// 90
 80147cc:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80147d0:	f103 0306 	add.w	r3, r3, #6
 80147d4:	881b      	ldrh	r3, [r3, #0]
 80147d6:	f107 0208 	add.w	r2, r7, #8
 80147da:	005b      	lsls	r3, r3, #1
 80147dc:	4413      	add	r3, r2
 80147de:	f833 3c04 	ldrh.w	r3, [r3, #-4]
 80147e2:	2b49      	cmp	r3, #73	@ 0x49
 80147e4:	d140      	bne.n	8014868 <MAP_makeSlaCmdList+0x1c4>
			dcom_temp[i-1] -= 1;		// 1
 80147e6:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80147ea:	f103 0306 	add.w	r3, r3, #6
 80147ee:	881b      	ldrh	r3, [r3, #0]
 80147f0:	3b01      	subs	r3, #1
 80147f2:	f107 0208 	add.w	r2, r7, #8
 80147f6:	005b      	lsls	r3, r3, #1
 80147f8:	4413      	add	r3, r2
 80147fa:	f833 2c04 	ldrh.w	r2, [r3, #-4]
 80147fe:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014802:	f103 0306 	add.w	r3, r3, #6
 8014806:	881b      	ldrh	r3, [r3, #0]
 8014808:	3b01      	subs	r3, #1
 801480a:	3a01      	subs	r2, #1
 801480c:	b292      	uxth	r2, r2
 801480e:	f107 0108 	add.w	r1, r7, #8
 8014812:	005b      	lsls	r3, r3, #1
 8014814:	440b      	add	r3, r1
 8014816:	f823 2c04 	strh.w	r2, [r3, #-4]
			dcom_temp[i+1] -= 1;		// 1
 801481a:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801481e:	f103 0306 	add.w	r3, r3, #6
 8014822:	881b      	ldrh	r3, [r3, #0]
 8014824:	3301      	adds	r3, #1
 8014826:	f107 0208 	add.w	r2, r7, #8
 801482a:	005b      	lsls	r3, r3, #1
 801482c:	4413      	add	r3, r2
 801482e:	f833 2c04 	ldrh.w	r2, [r3, #-4]
 8014832:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014836:	f103 0306 	add.w	r3, r3, #6
 801483a:	881b      	ldrh	r3, [r3, #0]
 801483c:	3301      	adds	r3, #1
 801483e:	3a01      	subs	r2, #1
 8014840:	b292      	uxth	r2, r2
 8014842:	f107 0108 	add.w	r1, r7, #8
 8014846:	005b      	lsls	r3, r3, #1
 8014848:	440b      	add	r3, r1
 801484a:	f823 2c04 	strh.w	r2, [r3, #-4]
			dcom_temp[i] = L90S;		// 90
 801484e:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014852:	f103 0306 	add.w	r3, r3, #6
 8014856:	881b      	ldrh	r3, [r3, #0]
 8014858:	f107 0208 	add.w	r2, r7, #8
 801485c:	005b      	lsls	r3, r3, #1
 801485e:	4413      	add	r3, r2
 8014860:	224d      	movs	r2, #77	@ 0x4d
 8014862:	f823 2c04 	strh.w	r2, [r3, #-4]
 8014866:	e00c      	b.n	8014882 <MAP_makeSlaCmdList+0x1de>
		}
		else{
			if( dcom_temp[i] == CEND ){
 8014868:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801486c:	f103 0306 	add.w	r3, r3, #6
 8014870:	881b      	ldrh	r3, [r3, #0]
 8014872:	f107 0208 	add.w	r2, r7, #8
 8014876:	005b      	lsls	r3, r3, #1
 8014878:	4413      	add	r3, r2
 801487a:	f833 3c04 	ldrh.w	r3, [r3, #-4]
 801487e:	2bfa      	cmp	r3, #250	@ 0xfa
 8014880:	d00b      	beq.n	801489a <MAP_makeSlaCmdList+0x1f6>
				break;
			}
		}
		i++;
 8014882:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014886:	f103 0306 	add.w	r3, r3, #6
 801488a:	881b      	ldrh	r3, [r3, #0]
 801488c:	3301      	adds	r3, #1
 801488e:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014892:	f102 0206 	add.w	r2, r2, #6
 8014896:	8013      	strh	r3, [r2, #0]
		if( dcom_temp[i] == R90 ){		// 90
 8014898:	e74a      	b.n	8014730 <MAP_makeSlaCmdList+0x8c>
				break;
 801489a:	bf00      	nop
	}

	i = j = 0;
 801489c:	2300      	movs	r3, #0
 801489e:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80148a2:	f102 0204 	add.w	r2, r2, #4
 80148a6:	8013      	strh	r3, [r2, #0]
 80148a8:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80148ac:	f103 0304 	add.w	r3, r3, #4
 80148b0:	881b      	ldrh	r3, [r3, #0]
 80148b2:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80148b6:	f102 0206 	add.w	r2, r2, #6
 80148ba:	8013      	strh	r3, [r2, #0]

	/*  */
	while(1)
	{
		if( dcom_temp[i+1] == CEND ){
 80148bc:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80148c0:	f103 0306 	add.w	r3, r3, #6
 80148c4:	881b      	ldrh	r3, [r3, #0]
 80148c6:	3301      	adds	r3, #1
 80148c8:	f107 0208 	add.w	r2, r7, #8
 80148cc:	005b      	lsls	r3, r3, #1
 80148ce:	4413      	add	r3, r2
 80148d0:	f833 3c04 	ldrh.w	r3, [r3, #-4]
 80148d4:	2bfa      	cmp	r3, #250	@ 0xfa
 80148d6:	d111      	bne.n	80148fc <MAP_makeSlaCmdList+0x258>
			scom[j] = STOP;
 80148d8:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80148dc:	f103 0304 	add.w	r3, r3, #4
 80148e0:	881b      	ldrh	r3, [r3, #0]
 80148e2:	4a2d      	ldr	r2, [pc, #180]	@ (8014998 <MAP_makeSlaCmdList+0x2f4>)
 80148e4:	2100      	movs	r1, #0
 80148e6:	54d1      	strb	r1, [r2, r3]
			scom[j+1] = CEND;
 80148e8:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80148ec:	f103 0304 	add.w	r3, r3, #4
 80148f0:	881b      	ldrh	r3, [r3, #0]
 80148f2:	3301      	adds	r3, #1
 80148f4:	4a28      	ldr	r2, [pc, #160]	@ (8014998 <MAP_makeSlaCmdList+0x2f4>)
 80148f6:	21fa      	movs	r1, #250	@ 0xfa
 80148f8:	54d1      	strb	r1, [r2, r3]
			break;
 80148fa:	e041      	b.n	8014980 <MAP_makeSlaCmdList+0x2dc>
		}
		else
		{
			/*  */
			if( dcom_temp[i] == 0 ){
 80148fc:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014900:	f103 0306 	add.w	r3, r3, #6
 8014904:	881b      	ldrh	r3, [r3, #0]
 8014906:	f107 0208 	add.w	r2, r7, #8
 801490a:	005b      	lsls	r3, r3, #1
 801490c:	4413      	add	r3, r2
 801490e:	f833 3c04 	ldrh.w	r3, [r3, #-4]
 8014912:	2b00      	cmp	r3, #0
 8014914:	d10a      	bne.n	801492c <MAP_makeSlaCmdList+0x288>
				i++;
 8014916:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801491a:	f103 0306 	add.w	r3, r3, #6
 801491e:	881b      	ldrh	r3, [r3, #0]
 8014920:	3301      	adds	r3, #1
 8014922:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014926:	f102 0206 	add.w	r2, r2, #6
 801492a:	8013      	strh	r3, [r2, #0]
			}
			
			scom[j] = dcom_temp[i];
 801492c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014930:	f103 0306 	add.w	r3, r3, #6
 8014934:	881b      	ldrh	r3, [r3, #0]
 8014936:	f107 0208 	add.w	r2, r7, #8
 801493a:	005b      	lsls	r3, r3, #1
 801493c:	4413      	add	r3, r2
 801493e:	f833 2c04 	ldrh.w	r2, [r3, #-4]
 8014942:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014946:	f103 0304 	add.w	r3, r3, #4
 801494a:	881b      	ldrh	r3, [r3, #0]
 801494c:	b2d1      	uxtb	r1, r2
 801494e:	4a12      	ldr	r2, [pc, #72]	@ (8014998 <MAP_makeSlaCmdList+0x2f4>)
 8014950:	54d1      	strb	r1, [r2, r3]
			
			i++;
 8014952:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014956:	f103 0306 	add.w	r3, r3, #6
 801495a:	881b      	ldrh	r3, [r3, #0]
 801495c:	3301      	adds	r3, #1
 801495e:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014962:	f102 0206 	add.w	r2, r2, #6
 8014966:	8013      	strh	r3, [r2, #0]
			j++;
 8014968:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801496c:	f103 0304 	add.w	r3, r3, #4
 8014970:	881b      	ldrh	r3, [r3, #0]
 8014972:	3301      	adds	r3, #1
 8014974:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014978:	f102 0204 	add.w	r2, r2, #4
 801497c:	8013      	strh	r3, [r2, #0]
		if( dcom_temp[i+1] == CEND ){
 801497e:	e79d      	b.n	80148bc <MAP_makeSlaCmdList+0x218>
		}
	}
}
 8014980:	bf00      	nop
 8014982:	f507 5700 	add.w	r7, r7, #8192	@ 0x2000
 8014986:	370c      	adds	r7, #12
 8014988:	46bd      	mov	sp, r7
 801498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801498e:	4770      	bx	lr
 8014990:	20017c48 	.word	0x20017c48
 8014994:	2001ac48 	.word	0x2001ac48
 8014998:	20018c48 	.word	0x20018c48

0801499c <MAP_makeSkewCmdList>:

void MAP_makeSkewCmdList( void )
{
 801499c:	b480      	push	{r7}
 801499e:	f5ad 5d00 	sub.w	sp, sp, #8192	@ 0x2000
 80149a2:	b087      	sub	sp, #28
 80149a4:	af00      	add	r7, sp, #0
	uint16_t	scom_temp[4096];			// 
	uint16_t	i;							// roop
	uint16_t	c1, c2, c3, c4;				// 
	uint16_t	x;
	uint16_t	ct_n=0, ct_st=0;
 80149a6:	2300      	movs	r3, #0
 80149a8:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80149ac:	f102 0212 	add.w	r2, r2, #18
 80149b0:	8013      	strh	r3, [r2, #0]
 80149b2:	2300      	movs	r3, #0
 80149b4:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80149b8:	f102 0210 	add.w	r2, r2, #16
 80149bc:	8013      	strh	r3, [r2, #0]
	uint16_t	flag = 3;					//	  0:1:  2:S135N  N135S  3:
 80149be:	2303      	movs	r3, #3
 80149c0:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80149c4:	f102 020e 	add.w	r2, r2, #14
 80149c8:	8013      	strh	r3, [r2, #0]
	
	/*  */
	for( i=0; i<us_totalCmd; i++ )
 80149ca:	2300      	movs	r3, #0
 80149cc:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80149d0:	f102 0216 	add.w	r2, r2, #22
 80149d4:	8013      	strh	r3, [r2, #0]
 80149d6:	e01e      	b.n	8014a16 <MAP_makeSkewCmdList+0x7a>
	{
		scom_temp[i] = scom[i];
 80149d8:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80149dc:	f103 0316 	add.w	r3, r3, #22
 80149e0:	881b      	ldrh	r3, [r3, #0]
 80149e2:	4acb      	ldr	r2, [pc, #812]	@ (8014d10 <MAP_makeSkewCmdList+0x374>)
 80149e4:	5cd2      	ldrb	r2, [r2, r3]
 80149e6:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80149ea:	f103 0316 	add.w	r3, r3, #22
 80149ee:	881b      	ldrh	r3, [r3, #0]
 80149f0:	4611      	mov	r1, r2
 80149f2:	f107 0218 	add.w	r2, r7, #24
 80149f6:	005b      	lsls	r3, r3, #1
 80149f8:	4413      	add	r3, r2
 80149fa:	460a      	mov	r2, r1
 80149fc:	f823 2c14 	strh.w	r2, [r3, #-20]
	for( i=0; i<us_totalCmd; i++ )
 8014a00:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014a04:	f103 0316 	add.w	r3, r3, #22
 8014a08:	881b      	ldrh	r3, [r3, #0]
 8014a0a:	3301      	adds	r3, #1
 8014a0c:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014a10:	f102 0216 	add.w	r2, r2, #22
 8014a14:	8013      	strh	r3, [r2, #0]
 8014a16:	4bbf      	ldr	r3, [pc, #764]	@ (8014d14 <MAP_makeSkewCmdList+0x378>)
 8014a18:	881b      	ldrh	r3, [r3, #0]
 8014a1a:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014a1e:	f102 0216 	add.w	r2, r2, #22
 8014a22:	8812      	ldrh	r2, [r2, #0]
 8014a24:	429a      	cmp	r2, r3
 8014a26:	d3d7      	bcc.n	80149d8 <MAP_makeSkewCmdList+0x3c>
	}

	i=0;
 8014a28:	2300      	movs	r3, #0
 8014a2a:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014a2e:	f102 0216 	add.w	r2, r2, #22
 8014a32:	8013      	strh	r3, [r2, #0]

	/*  */
	while(1)
	{
		c1 = scom_temp[ct_st];
 8014a34:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014a38:	f103 0310 	add.w	r3, r3, #16
 8014a3c:	881b      	ldrh	r3, [r3, #0]
 8014a3e:	f107 0218 	add.w	r2, r7, #24
 8014a42:	005b      	lsls	r3, r3, #1
 8014a44:	4413      	add	r3, r2
 8014a46:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8014a4a:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014a4e:	f102 020c 	add.w	r2, r2, #12
 8014a52:	8013      	strh	r3, [r2, #0]
		c2 = scom_temp[ct_st+1];
 8014a54:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014a58:	f103 0310 	add.w	r3, r3, #16
 8014a5c:	881b      	ldrh	r3, [r3, #0]
 8014a5e:	3301      	adds	r3, #1
 8014a60:	f107 0218 	add.w	r2, r7, #24
 8014a64:	005b      	lsls	r3, r3, #1
 8014a66:	4413      	add	r3, r2
 8014a68:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8014a6c:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014a70:	f102 020a 	add.w	r2, r2, #10
 8014a74:	8013      	strh	r3, [r2, #0]
		c3 = scom_temp[ct_st+2];
 8014a76:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014a7a:	f103 0310 	add.w	r3, r3, #16
 8014a7e:	881b      	ldrh	r3, [r3, #0]
 8014a80:	3302      	adds	r3, #2
 8014a82:	f107 0218 	add.w	r2, r7, #24
 8014a86:	005b      	lsls	r3, r3, #1
 8014a88:	4413      	add	r3, r2
 8014a8a:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8014a8e:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014a92:	f102 0208 	add.w	r2, r2, #8
 8014a96:	8013      	strh	r3, [r2, #0]
		c4 = scom_temp[ct_st+3];
 8014a98:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014a9c:	f103 0310 	add.w	r3, r3, #16
 8014aa0:	881b      	ldrh	r3, [r3, #0]
 8014aa2:	3303      	adds	r3, #3
 8014aa4:	f107 0218 	add.w	r2, r7, #24
 8014aa8:	005b      	lsls	r3, r3, #1
 8014aaa:	4413      	add	r3, r2
 8014aac:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8014ab0:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014ab4:	f102 0206 	add.w	r2, r2, #6
 8014ab8:	8013      	strh	r3, [r2, #0]

		//	  45  
		if( (c1<=GO32) && (c2==R90S) && (c3==L90S) )
 8014aba:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014abe:	f103 030c 	add.w	r3, r3, #12
 8014ac2:	881b      	ldrh	r3, [r3, #0]
 8014ac4:	2b20      	cmp	r3, #32
 8014ac6:	f200 808d 	bhi.w	8014be4 <MAP_makeSkewCmdList+0x248>
 8014aca:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014ace:	f103 030a 	add.w	r3, r3, #10
 8014ad2:	881b      	ldrh	r3, [r3, #0]
 8014ad4:	2b4c      	cmp	r3, #76	@ 0x4c
 8014ad6:	f040 8085 	bne.w	8014be4 <MAP_makeSkewCmdList+0x248>
 8014ada:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014ade:	f103 0308 	add.w	r3, r3, #8
 8014ae2:	881b      	ldrh	r3, [r3, #0]
 8014ae4:	2b4d      	cmp	r3, #77	@ 0x4d
 8014ae6:	d17d      	bne.n	8014be4 <MAP_makeSkewCmdList+0x248>
		{
			if((ct_st == 0) && (c1-1 == 0)){
 8014ae8:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014aec:	f103 0310 	add.w	r3, r3, #16
 8014af0:	881b      	ldrh	r3, [r3, #0]
 8014af2:	2b00      	cmp	r3, #0
 8014af4:	d131      	bne.n	8014b5a <MAP_makeSkewCmdList+0x1be>
 8014af6:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014afa:	f103 030c 	add.w	r3, r3, #12
 8014afe:	881b      	ldrh	r3, [r3, #0]
 8014b00:	2b01      	cmp	r3, #1
 8014b02:	d12a      	bne.n	8014b5a <MAP_makeSkewCmdList+0x1be>
				tcom[ ct_n ] = scom_temp[ct_st];
 8014b04:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014b08:	f103 0310 	add.w	r3, r3, #16
 8014b0c:	881b      	ldrh	r3, [r3, #0]
 8014b0e:	f107 0218 	add.w	r2, r7, #24
 8014b12:	005b      	lsls	r3, r3, #1
 8014b14:	4413      	add	r3, r2
 8014b16:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8014b1a:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014b1e:	f103 0312 	add.w	r3, r3, #18
 8014b22:	881b      	ldrh	r3, [r3, #0]
 8014b24:	b2d1      	uxtb	r1, r2
 8014b26:	4a7c      	ldr	r2, [pc, #496]	@ (8014d18 <MAP_makeSkewCmdList+0x37c>)
 8014b28:	54d1      	strb	r1, [r2, r3]
				ct_st ++;
 8014b2a:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014b2e:	f103 0310 	add.w	r3, r3, #16
 8014b32:	881b      	ldrh	r3, [r3, #0]
 8014b34:	3301      	adds	r3, #1
 8014b36:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014b3a:	f102 0210 	add.w	r2, r2, #16
 8014b3e:	8013      	strh	r3, [r2, #0]
				ct_n ++;
 8014b40:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014b44:	f103 0312 	add.w	r3, r3, #18
 8014b48:	881b      	ldrh	r3, [r3, #0]
 8014b4a:	3301      	adds	r3, #1
 8014b4c:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014b50:	f102 0212 	add.w	r2, r2, #18
 8014b54:	8013      	strh	r3, [r2, #0]
			if((ct_st == 0) && (c1-1 == 0)){
 8014b56:	f000 beca 	b.w	80158ee <MAP_makeSkewCmdList+0xf52>
			}
			else{
				if( c1-1 != 0 ) tcom[ ct_n++ ] = c1 - 1;		//	
 8014b5a:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014b5e:	f103 030c 	add.w	r3, r3, #12
 8014b62:	881b      	ldrh	r3, [r3, #0]
 8014b64:	2b01      	cmp	r3, #1
 8014b66:	d015      	beq.n	8014b94 <MAP_makeSkewCmdList+0x1f8>
 8014b68:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014b6c:	f103 030c 	add.w	r3, r3, #12
 8014b70:	881b      	ldrh	r3, [r3, #0]
 8014b72:	b2da      	uxtb	r2, r3
 8014b74:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014b78:	f103 0312 	add.w	r3, r3, #18
 8014b7c:	881b      	ldrh	r3, [r3, #0]
 8014b7e:	1c59      	adds	r1, r3, #1
 8014b80:	f507 5000 	add.w	r0, r7, #8192	@ 0x2000
 8014b84:	f100 0012 	add.w	r0, r0, #18
 8014b88:	8001      	strh	r1, [r0, #0]
 8014b8a:	4619      	mov	r1, r3
 8014b8c:	1e53      	subs	r3, r2, #1
 8014b8e:	b2da      	uxtb	r2, r3
 8014b90:	4b61      	ldr	r3, [pc, #388]	@ (8014d18 <MAP_makeSkewCmdList+0x37c>)
 8014b92:	545a      	strb	r2, [r3, r1]
				tcom[ ct_n++ ] = RS45N;
 8014b94:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014b98:	f103 0312 	add.w	r3, r3, #18
 8014b9c:	881b      	ldrh	r3, [r3, #0]
 8014b9e:	1c5a      	adds	r2, r3, #1
 8014ba0:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 8014ba4:	f101 0112 	add.w	r1, r1, #18
 8014ba8:	800a      	strh	r2, [r1, #0]
 8014baa:	461a      	mov	r2, r3
 8014bac:	4b5a      	ldr	r3, [pc, #360]	@ (8014d18 <MAP_makeSkewCmdList+0x37c>)
 8014bae:	2199      	movs	r1, #153	@ 0x99
 8014bb0:	5499      	strb	r1, [r3, r2]
				ct_st ++;
 8014bb2:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014bb6:	f103 0310 	add.w	r3, r3, #16
 8014bba:	881b      	ldrh	r3, [r3, #0]
 8014bbc:	3301      	adds	r3, #1
 8014bbe:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014bc2:	f102 0210 	add.w	r2, r2, #16
 8014bc6:	8013      	strh	r3, [r2, #0]

				x = (uint16_t)(NGO1 - 1);		//	
 8014bc8:	2351      	movs	r3, #81	@ 0x51
 8014bca:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014bce:	f102 0214 	add.w	r2, r2, #20
 8014bd2:	8013      	strh	r3, [r2, #0]
				flag = 0;
 8014bd4:	2300      	movs	r3, #0
 8014bd6:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014bda:	f102 020e 	add.w	r2, r2, #14
 8014bde:	8013      	strh	r3, [r2, #0]
			if((ct_st == 0) && (c1-1 == 0)){
 8014be0:	f000 be85 	b.w	80158ee <MAP_makeSkewCmdList+0xf52>
			}
		}
		//	  45  
		else if( (c1<=GO32) && (c2==L90S) && (c3==R90S) )
 8014be4:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014be8:	f103 030c 	add.w	r3, r3, #12
 8014bec:	881b      	ldrh	r3, [r3, #0]
 8014bee:	2b20      	cmp	r3, #32
 8014bf0:	f200 8094 	bhi.w	8014d1c <MAP_makeSkewCmdList+0x380>
 8014bf4:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014bf8:	f103 030a 	add.w	r3, r3, #10
 8014bfc:	881b      	ldrh	r3, [r3, #0]
 8014bfe:	2b4d      	cmp	r3, #77	@ 0x4d
 8014c00:	f040 808c 	bne.w	8014d1c <MAP_makeSkewCmdList+0x380>
 8014c04:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014c08:	f103 0308 	add.w	r3, r3, #8
 8014c0c:	881b      	ldrh	r3, [r3, #0]
 8014c0e:	2b4c      	cmp	r3, #76	@ 0x4c
 8014c10:	f040 8084 	bne.w	8014d1c <MAP_makeSkewCmdList+0x380>
		{
			if((ct_st == 0) && (c1-1 == 0)){
 8014c14:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014c18:	f103 0310 	add.w	r3, r3, #16
 8014c1c:	881b      	ldrh	r3, [r3, #0]
 8014c1e:	2b00      	cmp	r3, #0
 8014c20:	d131      	bne.n	8014c86 <MAP_makeSkewCmdList+0x2ea>
 8014c22:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014c26:	f103 030c 	add.w	r3, r3, #12
 8014c2a:	881b      	ldrh	r3, [r3, #0]
 8014c2c:	2b01      	cmp	r3, #1
 8014c2e:	d12a      	bne.n	8014c86 <MAP_makeSkewCmdList+0x2ea>
				tcom[ ct_n ] = scom_temp[ct_st];
 8014c30:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014c34:	f103 0310 	add.w	r3, r3, #16
 8014c38:	881b      	ldrh	r3, [r3, #0]
 8014c3a:	f107 0218 	add.w	r2, r7, #24
 8014c3e:	005b      	lsls	r3, r3, #1
 8014c40:	4413      	add	r3, r2
 8014c42:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8014c46:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014c4a:	f103 0312 	add.w	r3, r3, #18
 8014c4e:	881b      	ldrh	r3, [r3, #0]
 8014c50:	b2d1      	uxtb	r1, r2
 8014c52:	4a31      	ldr	r2, [pc, #196]	@ (8014d18 <MAP_makeSkewCmdList+0x37c>)
 8014c54:	54d1      	strb	r1, [r2, r3]
				ct_st ++;
 8014c56:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014c5a:	f103 0310 	add.w	r3, r3, #16
 8014c5e:	881b      	ldrh	r3, [r3, #0]
 8014c60:	3301      	adds	r3, #1
 8014c62:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014c66:	f102 0210 	add.w	r2, r2, #16
 8014c6a:	8013      	strh	r3, [r2, #0]
				ct_n ++;
 8014c6c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014c70:	f103 0312 	add.w	r3, r3, #18
 8014c74:	881b      	ldrh	r3, [r3, #0]
 8014c76:	3301      	adds	r3, #1
 8014c78:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014c7c:	f102 0212 	add.w	r2, r2, #18
 8014c80:	8013      	strh	r3, [r2, #0]
			if((ct_st == 0) && (c1-1 == 0)){
 8014c82:	f000 be34 	b.w	80158ee <MAP_makeSkewCmdList+0xf52>
			}
			else{
				if( c1-1 != 0 ) tcom[ ct_n++ ] = c1 - 1;		//	
 8014c86:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014c8a:	f103 030c 	add.w	r3, r3, #12
 8014c8e:	881b      	ldrh	r3, [r3, #0]
 8014c90:	2b01      	cmp	r3, #1
 8014c92:	d015      	beq.n	8014cc0 <MAP_makeSkewCmdList+0x324>
 8014c94:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014c98:	f103 030c 	add.w	r3, r3, #12
 8014c9c:	881b      	ldrh	r3, [r3, #0]
 8014c9e:	b2da      	uxtb	r2, r3
 8014ca0:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014ca4:	f103 0312 	add.w	r3, r3, #18
 8014ca8:	881b      	ldrh	r3, [r3, #0]
 8014caa:	1c59      	adds	r1, r3, #1
 8014cac:	f507 5000 	add.w	r0, r7, #8192	@ 0x2000
 8014cb0:	f100 0012 	add.w	r0, r0, #18
 8014cb4:	8001      	strh	r1, [r0, #0]
 8014cb6:	4619      	mov	r1, r3
 8014cb8:	1e53      	subs	r3, r2, #1
 8014cba:	b2da      	uxtb	r2, r3
 8014cbc:	4b16      	ldr	r3, [pc, #88]	@ (8014d18 <MAP_makeSkewCmdList+0x37c>)
 8014cbe:	545a      	strb	r2, [r3, r1]
				tcom[ ct_n++ ] = LS45N;
 8014cc0:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014cc4:	f103 0312 	add.w	r3, r3, #18
 8014cc8:	881b      	ldrh	r3, [r3, #0]
 8014cca:	1c5a      	adds	r2, r3, #1
 8014ccc:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 8014cd0:	f101 0112 	add.w	r1, r1, #18
 8014cd4:	800a      	strh	r2, [r1, #0]
 8014cd6:	461a      	mov	r2, r3
 8014cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8014d18 <MAP_makeSkewCmdList+0x37c>)
 8014cda:	219a      	movs	r1, #154	@ 0x9a
 8014cdc:	5499      	strb	r1, [r3, r2]
				ct_st ++;
 8014cde:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014ce2:	f103 0310 	add.w	r3, r3, #16
 8014ce6:	881b      	ldrh	r3, [r3, #0]
 8014ce8:	3301      	adds	r3, #1
 8014cea:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014cee:	f102 0210 	add.w	r2, r2, #16
 8014cf2:	8013      	strh	r3, [r2, #0]

				x = (uint16_t)(NGO1 - 1);		//	
 8014cf4:	2351      	movs	r3, #81	@ 0x51
 8014cf6:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014cfa:	f102 0214 	add.w	r2, r2, #20
 8014cfe:	8013      	strh	r3, [r2, #0]
				flag = 0;
 8014d00:	2300      	movs	r3, #0
 8014d02:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014d06:	f102 020e 	add.w	r2, r2, #14
 8014d0a:	8013      	strh	r3, [r2, #0]
			if((ct_st == 0) && (c1-1 == 0)){
 8014d0c:	f000 bdef 	b.w	80158ee <MAP_makeSkewCmdList+0xf52>
 8014d10:	20018c48 	.word	0x20018c48
 8014d14:	2001ac48 	.word	0x2001ac48
 8014d18:	20019c48 	.word	0x20019c48
			}
		}

		//	  90  
		else if( (c1<=GO32) && (c2==R90S) && (c3<=GO32) )
 8014d1c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014d20:	f103 030c 	add.w	r3, r3, #12
 8014d24:	881b      	ldrh	r3, [r3, #0]
 8014d26:	2b20      	cmp	r3, #32
 8014d28:	d843      	bhi.n	8014db2 <MAP_makeSkewCmdList+0x416>
 8014d2a:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014d2e:	f103 030a 	add.w	r3, r3, #10
 8014d32:	881b      	ldrh	r3, [r3, #0]
 8014d34:	2b4c      	cmp	r3, #76	@ 0x4c
 8014d36:	d13c      	bne.n	8014db2 <MAP_makeSkewCmdList+0x416>
 8014d38:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014d3c:	f103 0308 	add.w	r3, r3, #8
 8014d40:	881b      	ldrh	r3, [r3, #0]
 8014d42:	2b20      	cmp	r3, #32
 8014d44:	d835      	bhi.n	8014db2 <MAP_makeSkewCmdList+0x416>
		{
			tcom[ ct_n++ ] = c1;
 8014d46:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014d4a:	f103 0312 	add.w	r3, r3, #18
 8014d4e:	881b      	ldrh	r3, [r3, #0]
 8014d50:	1c5a      	adds	r2, r3, #1
 8014d52:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 8014d56:	f101 0112 	add.w	r1, r1, #18
 8014d5a:	800a      	strh	r2, [r1, #0]
 8014d5c:	461a      	mov	r2, r3
 8014d5e:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014d62:	f103 030c 	add.w	r3, r3, #12
 8014d66:	881b      	ldrh	r3, [r3, #0]
 8014d68:	b2d9      	uxtb	r1, r3
 8014d6a:	4bc0      	ldr	r3, [pc, #768]	@ (801506c <MAP_makeSkewCmdList+0x6d0>)
 8014d6c:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = R90S;
 8014d6e:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014d72:	f103 0312 	add.w	r3, r3, #18
 8014d76:	881b      	ldrh	r3, [r3, #0]
 8014d78:	1c5a      	adds	r2, r3, #1
 8014d7a:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 8014d7e:	f101 0112 	add.w	r1, r1, #18
 8014d82:	800a      	strh	r2, [r1, #0]
 8014d84:	461a      	mov	r2, r3
 8014d86:	4bb9      	ldr	r3, [pc, #740]	@ (801506c <MAP_makeSkewCmdList+0x6d0>)
 8014d88:	214c      	movs	r1, #76	@ 0x4c
 8014d8a:	5499      	strb	r1, [r3, r2]
			ct_st += 2;
 8014d8c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014d90:	f103 0310 	add.w	r3, r3, #16
 8014d94:	881b      	ldrh	r3, [r3, #0]
 8014d96:	3302      	adds	r3, #2
 8014d98:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014d9c:	f102 0210 	add.w	r2, r2, #16
 8014da0:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	
 8014da2:	2303      	movs	r3, #3
 8014da4:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014da8:	f102 020e 	add.w	r2, r2, #14
 8014dac:	8013      	strh	r3, [r2, #0]
 8014dae:	f000 bd9e 	b.w	80158ee <MAP_makeSkewCmdList+0xf52>
		}
		//	  90  
		else if( (c1<=GO32) && (c2==L90S) && (c3<=GO32) )
 8014db2:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014db6:	f103 030c 	add.w	r3, r3, #12
 8014dba:	881b      	ldrh	r3, [r3, #0]
 8014dbc:	2b20      	cmp	r3, #32
 8014dbe:	d843      	bhi.n	8014e48 <MAP_makeSkewCmdList+0x4ac>
 8014dc0:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014dc4:	f103 030a 	add.w	r3, r3, #10
 8014dc8:	881b      	ldrh	r3, [r3, #0]
 8014dca:	2b4d      	cmp	r3, #77	@ 0x4d
 8014dcc:	d13c      	bne.n	8014e48 <MAP_makeSkewCmdList+0x4ac>
 8014dce:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014dd2:	f103 0308 	add.w	r3, r3, #8
 8014dd6:	881b      	ldrh	r3, [r3, #0]
 8014dd8:	2b20      	cmp	r3, #32
 8014dda:	d835      	bhi.n	8014e48 <MAP_makeSkewCmdList+0x4ac>
		{
			tcom[ ct_n++ ] = c1;
 8014ddc:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014de0:	f103 0312 	add.w	r3, r3, #18
 8014de4:	881b      	ldrh	r3, [r3, #0]
 8014de6:	1c5a      	adds	r2, r3, #1
 8014de8:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 8014dec:	f101 0112 	add.w	r1, r1, #18
 8014df0:	800a      	strh	r2, [r1, #0]
 8014df2:	461a      	mov	r2, r3
 8014df4:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014df8:	f103 030c 	add.w	r3, r3, #12
 8014dfc:	881b      	ldrh	r3, [r3, #0]
 8014dfe:	b2d9      	uxtb	r1, r3
 8014e00:	4b9a      	ldr	r3, [pc, #616]	@ (801506c <MAP_makeSkewCmdList+0x6d0>)
 8014e02:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = L90S;
 8014e04:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014e08:	f103 0312 	add.w	r3, r3, #18
 8014e0c:	881b      	ldrh	r3, [r3, #0]
 8014e0e:	1c5a      	adds	r2, r3, #1
 8014e10:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 8014e14:	f101 0112 	add.w	r1, r1, #18
 8014e18:	800a      	strh	r2, [r1, #0]
 8014e1a:	461a      	mov	r2, r3
 8014e1c:	4b93      	ldr	r3, [pc, #588]	@ (801506c <MAP_makeSkewCmdList+0x6d0>)
 8014e1e:	214d      	movs	r1, #77	@ 0x4d
 8014e20:	5499      	strb	r1, [r3, r2]
			ct_st += 2;
 8014e22:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014e26:	f103 0310 	add.w	r3, r3, #16
 8014e2a:	881b      	ldrh	r3, [r3, #0]
 8014e2c:	3302      	adds	r3, #2
 8014e2e:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014e32:	f102 0210 	add.w	r2, r2, #16
 8014e36:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	
 8014e38:	2303      	movs	r3, #3
 8014e3a:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014e3e:	f102 020e 	add.w	r2, r2, #14
 8014e42:	8013      	strh	r3, [r2, #0]
 8014e44:	f000 bd53 	b.w	80158ee <MAP_makeSkewCmdList+0xf52>
		}
		//	  135  
		else if( (c1<=GO32) && (c2==R90S) && (c3==R90S) && (c4==L90S) )
 8014e48:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014e4c:	f103 030c 	add.w	r3, r3, #12
 8014e50:	881b      	ldrh	r3, [r3, #0]
 8014e52:	2b20      	cmp	r3, #32
 8014e54:	d850      	bhi.n	8014ef8 <MAP_makeSkewCmdList+0x55c>
 8014e56:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014e5a:	f103 030a 	add.w	r3, r3, #10
 8014e5e:	881b      	ldrh	r3, [r3, #0]
 8014e60:	2b4c      	cmp	r3, #76	@ 0x4c
 8014e62:	d149      	bne.n	8014ef8 <MAP_makeSkewCmdList+0x55c>
 8014e64:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014e68:	f103 0308 	add.w	r3, r3, #8
 8014e6c:	881b      	ldrh	r3, [r3, #0]
 8014e6e:	2b4c      	cmp	r3, #76	@ 0x4c
 8014e70:	d142      	bne.n	8014ef8 <MAP_makeSkewCmdList+0x55c>
 8014e72:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014e76:	f103 0306 	add.w	r3, r3, #6
 8014e7a:	881b      	ldrh	r3, [r3, #0]
 8014e7c:	2b4d      	cmp	r3, #77	@ 0x4d
 8014e7e:	d13b      	bne.n	8014ef8 <MAP_makeSkewCmdList+0x55c>
		{
			tcom[ ct_n++ ] = c1;
 8014e80:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014e84:	f103 0312 	add.w	r3, r3, #18
 8014e88:	881b      	ldrh	r3, [r3, #0]
 8014e8a:	1c5a      	adds	r2, r3, #1
 8014e8c:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 8014e90:	f101 0112 	add.w	r1, r1, #18
 8014e94:	800a      	strh	r2, [r1, #0]
 8014e96:	461a      	mov	r2, r3
 8014e98:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014e9c:	f103 030c 	add.w	r3, r3, #12
 8014ea0:	881b      	ldrh	r3, [r3, #0]
 8014ea2:	b2d9      	uxtb	r1, r3
 8014ea4:	4b71      	ldr	r3, [pc, #452]	@ (801506c <MAP_makeSkewCmdList+0x6d0>)
 8014ea6:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = RS135N;
 8014ea8:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014eac:	f103 0312 	add.w	r3, r3, #18
 8014eb0:	881b      	ldrh	r3, [r3, #0]
 8014eb2:	1c5a      	adds	r2, r3, #1
 8014eb4:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 8014eb8:	f101 0112 	add.w	r1, r1, #18
 8014ebc:	800a      	strh	r2, [r1, #0]
 8014ebe:	461a      	mov	r2, r3
 8014ec0:	4b6a      	ldr	r3, [pc, #424]	@ (801506c <MAP_makeSkewCmdList+0x6d0>)
 8014ec2:	219b      	movs	r1, #155	@ 0x9b
 8014ec4:	5499      	strb	r1, [r3, r2]
			ct_st += 2;
 8014ec6:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014eca:	f103 0310 	add.w	r3, r3, #16
 8014ece:	881b      	ldrh	r3, [r3, #0]
 8014ed0:	3302      	adds	r3, #2
 8014ed2:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014ed6:	f102 0210 	add.w	r2, r2, #16
 8014eda:	8013      	strh	r3, [r2, #0]

			x = (uint16_t)(NGO1 - 1);		//	
 8014edc:	2351      	movs	r3, #81	@ 0x51
 8014ede:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014ee2:	f102 0214 	add.w	r2, r2, #20
 8014ee6:	8013      	strh	r3, [r2, #0]
			flag = 2;
 8014ee8:	2302      	movs	r3, #2
 8014eea:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014eee:	f102 020e 	add.w	r2, r2, #14
 8014ef2:	8013      	strh	r3, [r2, #0]
 8014ef4:	f000 bcfb 	b.w	80158ee <MAP_makeSkewCmdList+0xf52>
		}
		//	  135  
		else if( (c1<=GO32) && (c2==L90S) && (c3==L90S) && (c4==R90S) )
 8014ef8:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014efc:	f103 030c 	add.w	r3, r3, #12
 8014f00:	881b      	ldrh	r3, [r3, #0]
 8014f02:	2b20      	cmp	r3, #32
 8014f04:	d850      	bhi.n	8014fa8 <MAP_makeSkewCmdList+0x60c>
 8014f06:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014f0a:	f103 030a 	add.w	r3, r3, #10
 8014f0e:	881b      	ldrh	r3, [r3, #0]
 8014f10:	2b4d      	cmp	r3, #77	@ 0x4d
 8014f12:	d149      	bne.n	8014fa8 <MAP_makeSkewCmdList+0x60c>
 8014f14:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014f18:	f103 0308 	add.w	r3, r3, #8
 8014f1c:	881b      	ldrh	r3, [r3, #0]
 8014f1e:	2b4d      	cmp	r3, #77	@ 0x4d
 8014f20:	d142      	bne.n	8014fa8 <MAP_makeSkewCmdList+0x60c>
 8014f22:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014f26:	f103 0306 	add.w	r3, r3, #6
 8014f2a:	881b      	ldrh	r3, [r3, #0]
 8014f2c:	2b4c      	cmp	r3, #76	@ 0x4c
 8014f2e:	d13b      	bne.n	8014fa8 <MAP_makeSkewCmdList+0x60c>
		{
			tcom[ ct_n++ ] = c1;
 8014f30:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014f34:	f103 0312 	add.w	r3, r3, #18
 8014f38:	881b      	ldrh	r3, [r3, #0]
 8014f3a:	1c5a      	adds	r2, r3, #1
 8014f3c:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 8014f40:	f101 0112 	add.w	r1, r1, #18
 8014f44:	800a      	strh	r2, [r1, #0]
 8014f46:	461a      	mov	r2, r3
 8014f48:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014f4c:	f103 030c 	add.w	r3, r3, #12
 8014f50:	881b      	ldrh	r3, [r3, #0]
 8014f52:	b2d9      	uxtb	r1, r3
 8014f54:	4b45      	ldr	r3, [pc, #276]	@ (801506c <MAP_makeSkewCmdList+0x6d0>)
 8014f56:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = LS135N;
 8014f58:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014f5c:	f103 0312 	add.w	r3, r3, #18
 8014f60:	881b      	ldrh	r3, [r3, #0]
 8014f62:	1c5a      	adds	r2, r3, #1
 8014f64:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 8014f68:	f101 0112 	add.w	r1, r1, #18
 8014f6c:	800a      	strh	r2, [r1, #0]
 8014f6e:	461a      	mov	r2, r3
 8014f70:	4b3e      	ldr	r3, [pc, #248]	@ (801506c <MAP_makeSkewCmdList+0x6d0>)
 8014f72:	219c      	movs	r1, #156	@ 0x9c
 8014f74:	5499      	strb	r1, [r3, r2]
			ct_st += 2;
 8014f76:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014f7a:	f103 0310 	add.w	r3, r3, #16
 8014f7e:	881b      	ldrh	r3, [r3, #0]
 8014f80:	3302      	adds	r3, #2
 8014f82:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014f86:	f102 0210 	add.w	r2, r2, #16
 8014f8a:	8013      	strh	r3, [r2, #0]

			x = (uint16_t)(NGO1 - 1);		//	
 8014f8c:	2351      	movs	r3, #81	@ 0x51
 8014f8e:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014f92:	f102 0214 	add.w	r2, r2, #20
 8014f96:	8013      	strh	r3, [r2, #0]
			flag = 2;
 8014f98:	2302      	movs	r3, #2
 8014f9a:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8014f9e:	f102 020e 	add.w	r2, r2, #14
 8014fa2:	8013      	strh	r3, [r2, #0]
 8014fa4:	f000 bca3 	b.w	80158ee <MAP_makeSkewCmdList+0xf52>
		}

		//	  180  
		else if( (c1<=GO32) && (c2==R90S) && (c3==R90S) && (c4<=GO32) )
 8014fa8:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014fac:	f103 030c 	add.w	r3, r3, #12
 8014fb0:	881b      	ldrh	r3, [r3, #0]
 8014fb2:	2b20      	cmp	r3, #32
 8014fb4:	d85c      	bhi.n	8015070 <MAP_makeSkewCmdList+0x6d4>
 8014fb6:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014fba:	f103 030a 	add.w	r3, r3, #10
 8014fbe:	881b      	ldrh	r3, [r3, #0]
 8014fc0:	2b4c      	cmp	r3, #76	@ 0x4c
 8014fc2:	d155      	bne.n	8015070 <MAP_makeSkewCmdList+0x6d4>
 8014fc4:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014fc8:	f103 0308 	add.w	r3, r3, #8
 8014fcc:	881b      	ldrh	r3, [r3, #0]
 8014fce:	2b4c      	cmp	r3, #76	@ 0x4c
 8014fd0:	d14e      	bne.n	8015070 <MAP_makeSkewCmdList+0x6d4>
 8014fd2:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014fd6:	f103 0306 	add.w	r3, r3, #6
 8014fda:	881b      	ldrh	r3, [r3, #0]
 8014fdc:	2b20      	cmp	r3, #32
 8014fde:	d847      	bhi.n	8015070 <MAP_makeSkewCmdList+0x6d4>
		{
			tcom[ ct_n++ ] = c1;
 8014fe0:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014fe4:	f103 0312 	add.w	r3, r3, #18
 8014fe8:	881b      	ldrh	r3, [r3, #0]
 8014fea:	1c5a      	adds	r2, r3, #1
 8014fec:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 8014ff0:	f101 0112 	add.w	r1, r1, #18
 8014ff4:	800a      	strh	r2, [r1, #0]
 8014ff6:	461a      	mov	r2, r3
 8014ff8:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8014ffc:	f103 030c 	add.w	r3, r3, #12
 8015000:	881b      	ldrh	r3, [r3, #0]
 8015002:	b2d9      	uxtb	r1, r3
 8015004:	4b19      	ldr	r3, [pc, #100]	@ (801506c <MAP_makeSkewCmdList+0x6d0>)
 8015006:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = R90S;
 8015008:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801500c:	f103 0312 	add.w	r3, r3, #18
 8015010:	881b      	ldrh	r3, [r3, #0]
 8015012:	1c5a      	adds	r2, r3, #1
 8015014:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 8015018:	f101 0112 	add.w	r1, r1, #18
 801501c:	800a      	strh	r2, [r1, #0]
 801501e:	461a      	mov	r2, r3
 8015020:	4b12      	ldr	r3, [pc, #72]	@ (801506c <MAP_makeSkewCmdList+0x6d0>)
 8015022:	214c      	movs	r1, #76	@ 0x4c
 8015024:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = R90S;
 8015026:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801502a:	f103 0312 	add.w	r3, r3, #18
 801502e:	881b      	ldrh	r3, [r3, #0]
 8015030:	1c5a      	adds	r2, r3, #1
 8015032:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 8015036:	f101 0112 	add.w	r1, r1, #18
 801503a:	800a      	strh	r2, [r1, #0]
 801503c:	461a      	mov	r2, r3
 801503e:	4b0b      	ldr	r3, [pc, #44]	@ (801506c <MAP_makeSkewCmdList+0x6d0>)
 8015040:	214c      	movs	r1, #76	@ 0x4c
 8015042:	5499      	strb	r1, [r3, r2]
			ct_st += 3;
 8015044:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015048:	f103 0310 	add.w	r3, r3, #16
 801504c:	881b      	ldrh	r3, [r3, #0]
 801504e:	3303      	adds	r3, #3
 8015050:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8015054:	f102 0210 	add.w	r2, r2, #16
 8015058:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	
 801505a:	2303      	movs	r3, #3
 801505c:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8015060:	f102 020e 	add.w	r2, r2, #14
 8015064:	8013      	strh	r3, [r2, #0]
 8015066:	f000 bc42 	b.w	80158ee <MAP_makeSkewCmdList+0xf52>
 801506a:	bf00      	nop
 801506c:	20019c48 	.word	0x20019c48
		}
		//	  180  
		else if( (c1<=GO32) && (c2==L90S) && (c2==L90S) && (c4<=GO32) )
 8015070:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015074:	f103 030c 	add.w	r3, r3, #12
 8015078:	881b      	ldrh	r3, [r3, #0]
 801507a:	2b20      	cmp	r3, #32
 801507c:	d858      	bhi.n	8015130 <MAP_makeSkewCmdList+0x794>
 801507e:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015082:	f103 030a 	add.w	r3, r3, #10
 8015086:	881b      	ldrh	r3, [r3, #0]
 8015088:	2b4d      	cmp	r3, #77	@ 0x4d
 801508a:	d151      	bne.n	8015130 <MAP_makeSkewCmdList+0x794>
 801508c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015090:	f103 030a 	add.w	r3, r3, #10
 8015094:	881b      	ldrh	r3, [r3, #0]
 8015096:	2b4d      	cmp	r3, #77	@ 0x4d
 8015098:	d14a      	bne.n	8015130 <MAP_makeSkewCmdList+0x794>
 801509a:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801509e:	f103 0306 	add.w	r3, r3, #6
 80150a2:	881b      	ldrh	r3, [r3, #0]
 80150a4:	2b20      	cmp	r3, #32
 80150a6:	d843      	bhi.n	8015130 <MAP_makeSkewCmdList+0x794>
		{
			tcom[ ct_n++ ] = c1;
 80150a8:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80150ac:	f103 0312 	add.w	r3, r3, #18
 80150b0:	881b      	ldrh	r3, [r3, #0]
 80150b2:	1c5a      	adds	r2, r3, #1
 80150b4:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 80150b8:	f101 0112 	add.w	r1, r1, #18
 80150bc:	800a      	strh	r2, [r1, #0]
 80150be:	461a      	mov	r2, r3
 80150c0:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80150c4:	f103 030c 	add.w	r3, r3, #12
 80150c8:	881b      	ldrh	r3, [r3, #0]
 80150ca:	b2d9      	uxtb	r1, r3
 80150cc:	4baa      	ldr	r3, [pc, #680]	@ (8015378 <MAP_makeSkewCmdList+0x9dc>)
 80150ce:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = L90S;
 80150d0:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80150d4:	f103 0312 	add.w	r3, r3, #18
 80150d8:	881b      	ldrh	r3, [r3, #0]
 80150da:	1c5a      	adds	r2, r3, #1
 80150dc:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 80150e0:	f101 0112 	add.w	r1, r1, #18
 80150e4:	800a      	strh	r2, [r1, #0]
 80150e6:	461a      	mov	r2, r3
 80150e8:	4ba3      	ldr	r3, [pc, #652]	@ (8015378 <MAP_makeSkewCmdList+0x9dc>)
 80150ea:	214d      	movs	r1, #77	@ 0x4d
 80150ec:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = L90S;
 80150ee:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80150f2:	f103 0312 	add.w	r3, r3, #18
 80150f6:	881b      	ldrh	r3, [r3, #0]
 80150f8:	1c5a      	adds	r2, r3, #1
 80150fa:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 80150fe:	f101 0112 	add.w	r1, r1, #18
 8015102:	800a      	strh	r2, [r1, #0]
 8015104:	461a      	mov	r2, r3
 8015106:	4b9c      	ldr	r3, [pc, #624]	@ (8015378 <MAP_makeSkewCmdList+0x9dc>)
 8015108:	214d      	movs	r1, #77	@ 0x4d
 801510a:	5499      	strb	r1, [r3, r2]
			ct_st += 3;
 801510c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015110:	f103 0310 	add.w	r3, r3, #16
 8015114:	881b      	ldrh	r3, [r3, #0]
 8015116:	3303      	adds	r3, #3
 8015118:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 801511c:	f102 0210 	add.w	r2, r2, #16
 8015120:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	
 8015122:	2303      	movs	r3, #3
 8015124:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8015128:	f102 020e 	add.w	r2, r2, #14
 801512c:	8013      	strh	r3, [r2, #0]
 801512e:	e3de      	b.n	80158ee <MAP_makeSkewCmdList+0xf52>
		}

		//	  45  
		else if( (c1==R90S) && (c2<=GO32)  && (flag != 3 ) )
 8015130:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015134:	f103 030c 	add.w	r3, r3, #12
 8015138:	881b      	ldrh	r3, [r3, #0]
 801513a:	2b4c      	cmp	r3, #76	@ 0x4c
 801513c:	d15c      	bne.n	80151f8 <MAP_makeSkewCmdList+0x85c>
 801513e:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015142:	f103 030a 	add.w	r3, r3, #10
 8015146:	881b      	ldrh	r3, [r3, #0]
 8015148:	2b20      	cmp	r3, #32
 801514a:	d855      	bhi.n	80151f8 <MAP_makeSkewCmdList+0x85c>
 801514c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015150:	f103 030e 	add.w	r3, r3, #14
 8015154:	881b      	ldrh	r3, [r3, #0]
 8015156:	2b03      	cmp	r3, #3
 8015158:	d04e      	beq.n	80151f8 <MAP_makeSkewCmdList+0x85c>
		{
			if( flag==1 ) tcom[ ct_n++ ] = x;
 801515a:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801515e:	f103 030e 	add.w	r3, r3, #14
 8015162:	881b      	ldrh	r3, [r3, #0]
 8015164:	2b01      	cmp	r3, #1
 8015166:	d113      	bne.n	8015190 <MAP_makeSkewCmdList+0x7f4>
 8015168:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801516c:	f103 0312 	add.w	r3, r3, #18
 8015170:	881b      	ldrh	r3, [r3, #0]
 8015172:	1c5a      	adds	r2, r3, #1
 8015174:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 8015178:	f101 0112 	add.w	r1, r1, #18
 801517c:	800a      	strh	r2, [r1, #0]
 801517e:	461a      	mov	r2, r3
 8015180:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015184:	f103 0314 	add.w	r3, r3, #20
 8015188:	881b      	ldrh	r3, [r3, #0]
 801518a:	b2d9      	uxtb	r1, r3
 801518c:	4b7a      	ldr	r3, [pc, #488]	@ (8015378 <MAP_makeSkewCmdList+0x9dc>)
 801518e:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = RN45S;
 8015190:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015194:	f103 0312 	add.w	r3, r3, #18
 8015198:	881b      	ldrh	r3, [r3, #0]
 801519a:	1c5a      	adds	r2, r3, #1
 801519c:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 80151a0:	f101 0112 	add.w	r1, r1, #18
 80151a4:	800a      	strh	r2, [r1, #0]
 80151a6:	461a      	mov	r2, r3
 80151a8:	4b73      	ldr	r3, [pc, #460]	@ (8015378 <MAP_makeSkewCmdList+0x9dc>)
 80151aa:	219d      	movs	r1, #157	@ 0x9d
 80151ac:	5499      	strb	r1, [r3, r2]
			scom_temp[ct_st+1] = c2 - 1;		//	1
 80151ae:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80151b2:	f103 0310 	add.w	r3, r3, #16
 80151b6:	881b      	ldrh	r3, [r3, #0]
 80151b8:	3301      	adds	r3, #1
 80151ba:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80151be:	f102 020a 	add.w	r2, r2, #10
 80151c2:	8812      	ldrh	r2, [r2, #0]
 80151c4:	3a01      	subs	r2, #1
 80151c6:	b292      	uxth	r2, r2
 80151c8:	f107 0118 	add.w	r1, r7, #24
 80151cc:	005b      	lsls	r3, r3, #1
 80151ce:	440b      	add	r3, r1
 80151d0:	f823 2c14 	strh.w	r2, [r3, #-20]
			ct_st ++;
 80151d4:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80151d8:	f103 0310 	add.w	r3, r3, #16
 80151dc:	881b      	ldrh	r3, [r3, #0]
 80151de:	3301      	adds	r3, #1
 80151e0:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80151e4:	f102 0210 	add.w	r2, r2, #16
 80151e8:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	
 80151ea:	2303      	movs	r3, #3
 80151ec:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80151f0:	f102 020e 	add.w	r2, r2, #14
 80151f4:	8013      	strh	r3, [r2, #0]
 80151f6:	e37a      	b.n	80158ee <MAP_makeSkewCmdList+0xf52>
		}
		//	  45  
		else if( (c1==L90S) && (c2<=GO32)  && (flag != 3 ) )
 80151f8:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80151fc:	f103 030c 	add.w	r3, r3, #12
 8015200:	881b      	ldrh	r3, [r3, #0]
 8015202:	2b4d      	cmp	r3, #77	@ 0x4d
 8015204:	d15c      	bne.n	80152c0 <MAP_makeSkewCmdList+0x924>
 8015206:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801520a:	f103 030a 	add.w	r3, r3, #10
 801520e:	881b      	ldrh	r3, [r3, #0]
 8015210:	2b20      	cmp	r3, #32
 8015212:	d855      	bhi.n	80152c0 <MAP_makeSkewCmdList+0x924>
 8015214:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015218:	f103 030e 	add.w	r3, r3, #14
 801521c:	881b      	ldrh	r3, [r3, #0]
 801521e:	2b03      	cmp	r3, #3
 8015220:	d04e      	beq.n	80152c0 <MAP_makeSkewCmdList+0x924>
		{
			if( flag==1 ) tcom[ ct_n++ ] = x;
 8015222:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015226:	f103 030e 	add.w	r3, r3, #14
 801522a:	881b      	ldrh	r3, [r3, #0]
 801522c:	2b01      	cmp	r3, #1
 801522e:	d113      	bne.n	8015258 <MAP_makeSkewCmdList+0x8bc>
 8015230:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015234:	f103 0312 	add.w	r3, r3, #18
 8015238:	881b      	ldrh	r3, [r3, #0]
 801523a:	1c5a      	adds	r2, r3, #1
 801523c:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 8015240:	f101 0112 	add.w	r1, r1, #18
 8015244:	800a      	strh	r2, [r1, #0]
 8015246:	461a      	mov	r2, r3
 8015248:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801524c:	f103 0314 	add.w	r3, r3, #20
 8015250:	881b      	ldrh	r3, [r3, #0]
 8015252:	b2d9      	uxtb	r1, r3
 8015254:	4b48      	ldr	r3, [pc, #288]	@ (8015378 <MAP_makeSkewCmdList+0x9dc>)
 8015256:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = LN45S;
 8015258:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801525c:	f103 0312 	add.w	r3, r3, #18
 8015260:	881b      	ldrh	r3, [r3, #0]
 8015262:	1c5a      	adds	r2, r3, #1
 8015264:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 8015268:	f101 0112 	add.w	r1, r1, #18
 801526c:	800a      	strh	r2, [r1, #0]
 801526e:	461a      	mov	r2, r3
 8015270:	4b41      	ldr	r3, [pc, #260]	@ (8015378 <MAP_makeSkewCmdList+0x9dc>)
 8015272:	219e      	movs	r1, #158	@ 0x9e
 8015274:	5499      	strb	r1, [r3, r2]
			scom_temp[ct_st+1] = c2 - 1;		//	1
 8015276:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801527a:	f103 0310 	add.w	r3, r3, #16
 801527e:	881b      	ldrh	r3, [r3, #0]
 8015280:	3301      	adds	r3, #1
 8015282:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8015286:	f102 020a 	add.w	r2, r2, #10
 801528a:	8812      	ldrh	r2, [r2, #0]
 801528c:	3a01      	subs	r2, #1
 801528e:	b292      	uxth	r2, r2
 8015290:	f107 0118 	add.w	r1, r7, #24
 8015294:	005b      	lsls	r3, r3, #1
 8015296:	440b      	add	r3, r1
 8015298:	f823 2c14 	strh.w	r2, [r3, #-20]
			ct_st ++;
 801529c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80152a0:	f103 0310 	add.w	r3, r3, #16
 80152a4:	881b      	ldrh	r3, [r3, #0]
 80152a6:	3301      	adds	r3, #1
 80152a8:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80152ac:	f102 0210 	add.w	r2, r2, #16
 80152b0:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	
 80152b2:	2303      	movs	r3, #3
 80152b4:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80152b8:	f102 020e 	add.w	r2, r2, #14
 80152bc:	8013      	strh	r3, [r2, #0]
 80152be:	e316      	b.n	80158ee <MAP_makeSkewCmdList+0xf52>
		}
		//	  90  
		else if( (c1==L90S) && (c2==R90S) && (c3==R90S) && (c4==L90S)  && (flag != 3 ) )
 80152c0:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80152c4:	f103 030c 	add.w	r3, r3, #12
 80152c8:	881b      	ldrh	r3, [r3, #0]
 80152ca:	2b4d      	cmp	r3, #77	@ 0x4d
 80152cc:	f040 8093 	bne.w	80153f6 <MAP_makeSkewCmdList+0xa5a>
 80152d0:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80152d4:	f103 030a 	add.w	r3, r3, #10
 80152d8:	881b      	ldrh	r3, [r3, #0]
 80152da:	2b4c      	cmp	r3, #76	@ 0x4c
 80152dc:	f040 808b 	bne.w	80153f6 <MAP_makeSkewCmdList+0xa5a>
 80152e0:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80152e4:	f103 0308 	add.w	r3, r3, #8
 80152e8:	881b      	ldrh	r3, [r3, #0]
 80152ea:	2b4c      	cmp	r3, #76	@ 0x4c
 80152ec:	f040 8083 	bne.w	80153f6 <MAP_makeSkewCmdList+0xa5a>
 80152f0:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80152f4:	f103 0306 	add.w	r3, r3, #6
 80152f8:	881b      	ldrh	r3, [r3, #0]
 80152fa:	2b4d      	cmp	r3, #77	@ 0x4d
 80152fc:	d17b      	bne.n	80153f6 <MAP_makeSkewCmdList+0xa5a>
 80152fe:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015302:	f103 030e 	add.w	r3, r3, #14
 8015306:	881b      	ldrh	r3, [r3, #0]
 8015308:	2b03      	cmp	r3, #3
 801530a:	d074      	beq.n	80153f6 <MAP_makeSkewCmdList+0xa5a>
		{
			if( flag==0 ) tcom[ ct_n++ ] = NGO1;		//	45NRN90N
 801530c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015310:	f103 030e 	add.w	r3, r3, #14
 8015314:	881b      	ldrh	r3, [r3, #0]
 8015316:	2b00      	cmp	r3, #0
 8015318:	d10f      	bne.n	801533a <MAP_makeSkewCmdList+0x99e>
 801531a:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801531e:	f103 0312 	add.w	r3, r3, #18
 8015322:	881b      	ldrh	r3, [r3, #0]
 8015324:	1c5a      	adds	r2, r3, #1
 8015326:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 801532a:	f101 0112 	add.w	r1, r1, #18
 801532e:	800a      	strh	r2, [r1, #0]
 8015330:	461a      	mov	r2, r3
 8015332:	4b11      	ldr	r3, [pc, #68]	@ (8015378 <MAP_makeSkewCmdList+0x9dc>)
 8015334:	2152      	movs	r1, #82	@ 0x52
 8015336:	5499      	strb	r1, [r3, r2]
 8015338:	e036      	b.n	80153a8 <MAP_makeSkewCmdList+0xa0c>
			else if( flag==1 ) tcom[ ct_n++ ] = x+1;
 801533a:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801533e:	f103 030e 	add.w	r3, r3, #14
 8015342:	881b      	ldrh	r3, [r3, #0]
 8015344:	2b01      	cmp	r3, #1
 8015346:	d119      	bne.n	801537c <MAP_makeSkewCmdList+0x9e0>
 8015348:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801534c:	f103 0314 	add.w	r3, r3, #20
 8015350:	881b      	ldrh	r3, [r3, #0]
 8015352:	b2da      	uxtb	r2, r3
 8015354:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015358:	f103 0312 	add.w	r3, r3, #18
 801535c:	881b      	ldrh	r3, [r3, #0]
 801535e:	1c59      	adds	r1, r3, #1
 8015360:	f507 5000 	add.w	r0, r7, #8192	@ 0x2000
 8015364:	f100 0012 	add.w	r0, r0, #18
 8015368:	8001      	strh	r1, [r0, #0]
 801536a:	4619      	mov	r1, r3
 801536c:	1c53      	adds	r3, r2, #1
 801536e:	b2da      	uxtb	r2, r3
 8015370:	4b01      	ldr	r3, [pc, #4]	@ (8015378 <MAP_makeSkewCmdList+0x9dc>)
 8015372:	545a      	strb	r2, [r3, r1]
 8015374:	e018      	b.n	80153a8 <MAP_makeSkewCmdList+0xa0c>
 8015376:	bf00      	nop
 8015378:	20019c48 	.word	0x20019c48
			else if( flag==2 ) tcom[ ct_n++ ] = NGO1;
 801537c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015380:	f103 030e 	add.w	r3, r3, #14
 8015384:	881b      	ldrh	r3, [r3, #0]
 8015386:	2b02      	cmp	r3, #2
 8015388:	d10e      	bne.n	80153a8 <MAP_makeSkewCmdList+0xa0c>
 801538a:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801538e:	f103 0312 	add.w	r3, r3, #18
 8015392:	881b      	ldrh	r3, [r3, #0]
 8015394:	1c5a      	adds	r2, r3, #1
 8015396:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 801539a:	f101 0112 	add.w	r1, r1, #18
 801539e:	800a      	strh	r2, [r1, #0]
 80153a0:	461a      	mov	r2, r3
 80153a2:	4ba9      	ldr	r3, [pc, #676]	@ (8015648 <MAP_makeSkewCmdList+0xcac>)
 80153a4:	2152      	movs	r1, #82	@ 0x52
 80153a6:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = RN90N;
 80153a8:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80153ac:	f103 0312 	add.w	r3, r3, #18
 80153b0:	881b      	ldrh	r3, [r3, #0]
 80153b2:	1c5a      	adds	r2, r3, #1
 80153b4:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 80153b8:	f101 0112 	add.w	r1, r1, #18
 80153bc:	800a      	strh	r2, [r1, #0]
 80153be:	461a      	mov	r2, r3
 80153c0:	4ba1      	ldr	r3, [pc, #644]	@ (8015648 <MAP_makeSkewCmdList+0xcac>)
 80153c2:	21a1      	movs	r1, #161	@ 0xa1
 80153c4:	5499      	strb	r1, [r3, r2]
			ct_st +=2;
 80153c6:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80153ca:	f103 0310 	add.w	r3, r3, #16
 80153ce:	881b      	ldrh	r3, [r3, #0]
 80153d0:	3302      	adds	r3, #2
 80153d2:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80153d6:	f102 0210 	add.w	r2, r2, #16
 80153da:	8013      	strh	r3, [r2, #0]

			x = (uint16_t)(NGO1 - 1);		//	
 80153dc:	2351      	movs	r3, #81	@ 0x51
 80153de:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80153e2:	f102 0214 	add.w	r2, r2, #20
 80153e6:	8013      	strh	r3, [r2, #0]
			flag = 1;
 80153e8:	2301      	movs	r3, #1
 80153ea:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80153ee:	f102 020e 	add.w	r2, r2, #14
 80153f2:	8013      	strh	r3, [r2, #0]
 80153f4:	e27b      	b.n	80158ee <MAP_makeSkewCmdList+0xf52>
		}
		//	  90  
		else if( (c1==R90S) && (c2==L90S) && (c3==L90S) && (c4==R90S)  && (flag != 3 ) )
 80153f6:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80153fa:	f103 030c 	add.w	r3, r3, #12
 80153fe:	881b      	ldrh	r3, [r3, #0]
 8015400:	2b4c      	cmp	r3, #76	@ 0x4c
 8015402:	f040 808f 	bne.w	8015524 <MAP_makeSkewCmdList+0xb88>
 8015406:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801540a:	f103 030a 	add.w	r3, r3, #10
 801540e:	881b      	ldrh	r3, [r3, #0]
 8015410:	2b4d      	cmp	r3, #77	@ 0x4d
 8015412:	f040 8087 	bne.w	8015524 <MAP_makeSkewCmdList+0xb88>
 8015416:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801541a:	f103 0308 	add.w	r3, r3, #8
 801541e:	881b      	ldrh	r3, [r3, #0]
 8015420:	2b4d      	cmp	r3, #77	@ 0x4d
 8015422:	d17f      	bne.n	8015524 <MAP_makeSkewCmdList+0xb88>
 8015424:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015428:	f103 0306 	add.w	r3, r3, #6
 801542c:	881b      	ldrh	r3, [r3, #0]
 801542e:	2b4c      	cmp	r3, #76	@ 0x4c
 8015430:	d178      	bne.n	8015524 <MAP_makeSkewCmdList+0xb88>
 8015432:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015436:	f103 030e 	add.w	r3, r3, #14
 801543a:	881b      	ldrh	r3, [r3, #0]
 801543c:	2b03      	cmp	r3, #3
 801543e:	d071      	beq.n	8015524 <MAP_makeSkewCmdList+0xb88>
		{
			if( flag==0 ) tcom[ ct_n++ ] = NGO1;		//	45NLN90N
 8015440:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015444:	f103 030e 	add.w	r3, r3, #14
 8015448:	881b      	ldrh	r3, [r3, #0]
 801544a:	2b00      	cmp	r3, #0
 801544c:	d10f      	bne.n	801546e <MAP_makeSkewCmdList+0xad2>
 801544e:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015452:	f103 0312 	add.w	r3, r3, #18
 8015456:	881b      	ldrh	r3, [r3, #0]
 8015458:	1c5a      	adds	r2, r3, #1
 801545a:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 801545e:	f101 0112 	add.w	r1, r1, #18
 8015462:	800a      	strh	r2, [r1, #0]
 8015464:	461a      	mov	r2, r3
 8015466:	4b78      	ldr	r3, [pc, #480]	@ (8015648 <MAP_makeSkewCmdList+0xcac>)
 8015468:	2152      	movs	r1, #82	@ 0x52
 801546a:	5499      	strb	r1, [r3, r2]
 801546c:	e033      	b.n	80154d6 <MAP_makeSkewCmdList+0xb3a>
			else if( flag==1 ) tcom[ ct_n++ ] = x+1;
 801546e:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015472:	f103 030e 	add.w	r3, r3, #14
 8015476:	881b      	ldrh	r3, [r3, #0]
 8015478:	2b01      	cmp	r3, #1
 801547a:	d116      	bne.n	80154aa <MAP_makeSkewCmdList+0xb0e>
 801547c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015480:	f103 0314 	add.w	r3, r3, #20
 8015484:	881b      	ldrh	r3, [r3, #0]
 8015486:	b2da      	uxtb	r2, r3
 8015488:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801548c:	f103 0312 	add.w	r3, r3, #18
 8015490:	881b      	ldrh	r3, [r3, #0]
 8015492:	1c59      	adds	r1, r3, #1
 8015494:	f507 5000 	add.w	r0, r7, #8192	@ 0x2000
 8015498:	f100 0012 	add.w	r0, r0, #18
 801549c:	8001      	strh	r1, [r0, #0]
 801549e:	4619      	mov	r1, r3
 80154a0:	1c53      	adds	r3, r2, #1
 80154a2:	b2da      	uxtb	r2, r3
 80154a4:	4b68      	ldr	r3, [pc, #416]	@ (8015648 <MAP_makeSkewCmdList+0xcac>)
 80154a6:	545a      	strb	r2, [r3, r1]
 80154a8:	e015      	b.n	80154d6 <MAP_makeSkewCmdList+0xb3a>
			else if( flag==2 ) tcom[ ct_n++ ] = NGO1;
 80154aa:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80154ae:	f103 030e 	add.w	r3, r3, #14
 80154b2:	881b      	ldrh	r3, [r3, #0]
 80154b4:	2b02      	cmp	r3, #2
 80154b6:	d10e      	bne.n	80154d6 <MAP_makeSkewCmdList+0xb3a>
 80154b8:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80154bc:	f103 0312 	add.w	r3, r3, #18
 80154c0:	881b      	ldrh	r3, [r3, #0]
 80154c2:	1c5a      	adds	r2, r3, #1
 80154c4:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 80154c8:	f101 0112 	add.w	r1, r1, #18
 80154cc:	800a      	strh	r2, [r1, #0]
 80154ce:	461a      	mov	r2, r3
 80154d0:	4b5d      	ldr	r3, [pc, #372]	@ (8015648 <MAP_makeSkewCmdList+0xcac>)
 80154d2:	2152      	movs	r1, #82	@ 0x52
 80154d4:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = LN90N;
 80154d6:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80154da:	f103 0312 	add.w	r3, r3, #18
 80154de:	881b      	ldrh	r3, [r3, #0]
 80154e0:	1c5a      	adds	r2, r3, #1
 80154e2:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 80154e6:	f101 0112 	add.w	r1, r1, #18
 80154ea:	800a      	strh	r2, [r1, #0]
 80154ec:	461a      	mov	r2, r3
 80154ee:	4b56      	ldr	r3, [pc, #344]	@ (8015648 <MAP_makeSkewCmdList+0xcac>)
 80154f0:	21a2      	movs	r1, #162	@ 0xa2
 80154f2:	5499      	strb	r1, [r3, r2]
			ct_st +=2;
 80154f4:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80154f8:	f103 0310 	add.w	r3, r3, #16
 80154fc:	881b      	ldrh	r3, [r3, #0]
 80154fe:	3302      	adds	r3, #2
 8015500:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8015504:	f102 0210 	add.w	r2, r2, #16
 8015508:	8013      	strh	r3, [r2, #0]

			x = (uint16_t)(NGO1 - 1);		//	
 801550a:	2351      	movs	r3, #81	@ 0x51
 801550c:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8015510:	f102 0214 	add.w	r2, r2, #20
 8015514:	8013      	strh	r3, [r2, #0]
			flag = 1;
 8015516:	2301      	movs	r3, #1
 8015518:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 801551c:	f102 020e 	add.w	r2, r2, #14
 8015520:	8013      	strh	r3, [r2, #0]
 8015522:	e1e4      	b.n	80158ee <MAP_makeSkewCmdList+0xf52>
		}
		//	  135  
		else if( (c1==L90S) && (c2==R90S) && (c3==R90S) && (c4<=GO32)  && (flag != 3 ) )
 8015524:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015528:	f103 030c 	add.w	r3, r3, #12
 801552c:	881b      	ldrh	r3, [r3, #0]
 801552e:	2b4d      	cmp	r3, #77	@ 0x4d
 8015530:	f040 808c 	bne.w	801564c <MAP_makeSkewCmdList+0xcb0>
 8015534:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015538:	f103 030a 	add.w	r3, r3, #10
 801553c:	881b      	ldrh	r3, [r3, #0]
 801553e:	2b4c      	cmp	r3, #76	@ 0x4c
 8015540:	f040 8084 	bne.w	801564c <MAP_makeSkewCmdList+0xcb0>
 8015544:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015548:	f103 0308 	add.w	r3, r3, #8
 801554c:	881b      	ldrh	r3, [r3, #0]
 801554e:	2b4c      	cmp	r3, #76	@ 0x4c
 8015550:	d17c      	bne.n	801564c <MAP_makeSkewCmdList+0xcb0>
 8015552:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015556:	f103 0306 	add.w	r3, r3, #6
 801555a:	881b      	ldrh	r3, [r3, #0]
 801555c:	2b20      	cmp	r3, #32
 801555e:	d875      	bhi.n	801564c <MAP_makeSkewCmdList+0xcb0>
 8015560:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015564:	f103 030e 	add.w	r3, r3, #14
 8015568:	881b      	ldrh	r3, [r3, #0]
 801556a:	2b03      	cmp	r3, #3
 801556c:	d06e      	beq.n	801564c <MAP_makeSkewCmdList+0xcb0>
		{
			if( flag==0 ) tcom[ ct_n++ ] = NGO1;		//	45NLN90N
 801556e:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015572:	f103 030e 	add.w	r3, r3, #14
 8015576:	881b      	ldrh	r3, [r3, #0]
 8015578:	2b00      	cmp	r3, #0
 801557a:	d10f      	bne.n	801559c <MAP_makeSkewCmdList+0xc00>
 801557c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015580:	f103 0312 	add.w	r3, r3, #18
 8015584:	881b      	ldrh	r3, [r3, #0]
 8015586:	1c5a      	adds	r2, r3, #1
 8015588:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 801558c:	f101 0112 	add.w	r1, r1, #18
 8015590:	800a      	strh	r2, [r1, #0]
 8015592:	461a      	mov	r2, r3
 8015594:	4b2c      	ldr	r3, [pc, #176]	@ (8015648 <MAP_makeSkewCmdList+0xcac>)
 8015596:	2152      	movs	r1, #82	@ 0x52
 8015598:	5499      	strb	r1, [r3, r2]
 801559a:	e033      	b.n	8015604 <MAP_makeSkewCmdList+0xc68>
			else if( flag==1 ) tcom[ ct_n++ ] = x+1;
 801559c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80155a0:	f103 030e 	add.w	r3, r3, #14
 80155a4:	881b      	ldrh	r3, [r3, #0]
 80155a6:	2b01      	cmp	r3, #1
 80155a8:	d116      	bne.n	80155d8 <MAP_makeSkewCmdList+0xc3c>
 80155aa:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80155ae:	f103 0314 	add.w	r3, r3, #20
 80155b2:	881b      	ldrh	r3, [r3, #0]
 80155b4:	b2da      	uxtb	r2, r3
 80155b6:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80155ba:	f103 0312 	add.w	r3, r3, #18
 80155be:	881b      	ldrh	r3, [r3, #0]
 80155c0:	1c59      	adds	r1, r3, #1
 80155c2:	f507 5000 	add.w	r0, r7, #8192	@ 0x2000
 80155c6:	f100 0012 	add.w	r0, r0, #18
 80155ca:	8001      	strh	r1, [r0, #0]
 80155cc:	4619      	mov	r1, r3
 80155ce:	1c53      	adds	r3, r2, #1
 80155d0:	b2da      	uxtb	r2, r3
 80155d2:	4b1d      	ldr	r3, [pc, #116]	@ (8015648 <MAP_makeSkewCmdList+0xcac>)
 80155d4:	545a      	strb	r2, [r3, r1]
 80155d6:	e015      	b.n	8015604 <MAP_makeSkewCmdList+0xc68>
			else if( flag==2 ) tcom[ ct_n++ ] = NGO1;
 80155d8:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80155dc:	f103 030e 	add.w	r3, r3, #14
 80155e0:	881b      	ldrh	r3, [r3, #0]
 80155e2:	2b02      	cmp	r3, #2
 80155e4:	d10e      	bne.n	8015604 <MAP_makeSkewCmdList+0xc68>
 80155e6:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80155ea:	f103 0312 	add.w	r3, r3, #18
 80155ee:	881b      	ldrh	r3, [r3, #0]
 80155f0:	1c5a      	adds	r2, r3, #1
 80155f2:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 80155f6:	f101 0112 	add.w	r1, r1, #18
 80155fa:	800a      	strh	r2, [r1, #0]
 80155fc:	461a      	mov	r2, r3
 80155fe:	4b12      	ldr	r3, [pc, #72]	@ (8015648 <MAP_makeSkewCmdList+0xcac>)
 8015600:	2152      	movs	r1, #82	@ 0x52
 8015602:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = RN135S;
 8015604:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015608:	f103 0312 	add.w	r3, r3, #18
 801560c:	881b      	ldrh	r3, [r3, #0]
 801560e:	1c5a      	adds	r2, r3, #1
 8015610:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 8015614:	f101 0112 	add.w	r1, r1, #18
 8015618:	800a      	strh	r2, [r1, #0]
 801561a:	461a      	mov	r2, r3
 801561c:	4b0a      	ldr	r3, [pc, #40]	@ (8015648 <MAP_makeSkewCmdList+0xcac>)
 801561e:	219f      	movs	r1, #159	@ 0x9f
 8015620:	5499      	strb	r1, [r3, r2]
			ct_st += 3;
 8015622:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015626:	f103 0310 	add.w	r3, r3, #16
 801562a:	881b      	ldrh	r3, [r3, #0]
 801562c:	3303      	adds	r3, #3
 801562e:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8015632:	f102 0210 	add.w	r2, r2, #16
 8015636:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	
 8015638:	2303      	movs	r3, #3
 801563a:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 801563e:	f102 020e 	add.w	r2, r2, #14
 8015642:	8013      	strh	r3, [r2, #0]
 8015644:	e153      	b.n	80158ee <MAP_makeSkewCmdList+0xf52>
 8015646:	bf00      	nop
 8015648:	20019c48 	.word	0x20019c48
		}
		//	  135  
		else if( (c1==R90S) && (c2==L90S) && (c3==L90S) && (c4<=GO32)  && (flag != 3 ) )
 801564c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015650:	f103 030c 	add.w	r3, r3, #12
 8015654:	881b      	ldrh	r3, [r3, #0]
 8015656:	2b4c      	cmp	r3, #76	@ 0x4c
 8015658:	f040 8089 	bne.w	801576e <MAP_makeSkewCmdList+0xdd2>
 801565c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015660:	f103 030a 	add.w	r3, r3, #10
 8015664:	881b      	ldrh	r3, [r3, #0]
 8015666:	2b4d      	cmp	r3, #77	@ 0x4d
 8015668:	f040 8081 	bne.w	801576e <MAP_makeSkewCmdList+0xdd2>
 801566c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015670:	f103 0308 	add.w	r3, r3, #8
 8015674:	881b      	ldrh	r3, [r3, #0]
 8015676:	2b4d      	cmp	r3, #77	@ 0x4d
 8015678:	d179      	bne.n	801576e <MAP_makeSkewCmdList+0xdd2>
 801567a:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801567e:	f103 0306 	add.w	r3, r3, #6
 8015682:	881b      	ldrh	r3, [r3, #0]
 8015684:	2b20      	cmp	r3, #32
 8015686:	d872      	bhi.n	801576e <MAP_makeSkewCmdList+0xdd2>
 8015688:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801568c:	f103 030e 	add.w	r3, r3, #14
 8015690:	881b      	ldrh	r3, [r3, #0]
 8015692:	2b03      	cmp	r3, #3
 8015694:	d06b      	beq.n	801576e <MAP_makeSkewCmdList+0xdd2>
		{
			if( flag==0 ) tcom[ ct_n++ ] = NGO1;		//	45NLN90N
 8015696:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801569a:	f103 030e 	add.w	r3, r3, #14
 801569e:	881b      	ldrh	r3, [r3, #0]
 80156a0:	2b00      	cmp	r3, #0
 80156a2:	d10f      	bne.n	80156c4 <MAP_makeSkewCmdList+0xd28>
 80156a4:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80156a8:	f103 0312 	add.w	r3, r3, #18
 80156ac:	881b      	ldrh	r3, [r3, #0]
 80156ae:	1c5a      	adds	r2, r3, #1
 80156b0:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 80156b4:	f101 0112 	add.w	r1, r1, #18
 80156b8:	800a      	strh	r2, [r1, #0]
 80156ba:	461a      	mov	r2, r3
 80156bc:	4b91      	ldr	r3, [pc, #580]	@ (8015904 <MAP_makeSkewCmdList+0xf68>)
 80156be:	2152      	movs	r1, #82	@ 0x52
 80156c0:	5499      	strb	r1, [r3, r2]
 80156c2:	e033      	b.n	801572c <MAP_makeSkewCmdList+0xd90>
			else if( flag==1 ) tcom[ ct_n++ ] = x+1;
 80156c4:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80156c8:	f103 030e 	add.w	r3, r3, #14
 80156cc:	881b      	ldrh	r3, [r3, #0]
 80156ce:	2b01      	cmp	r3, #1
 80156d0:	d116      	bne.n	8015700 <MAP_makeSkewCmdList+0xd64>
 80156d2:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80156d6:	f103 0314 	add.w	r3, r3, #20
 80156da:	881b      	ldrh	r3, [r3, #0]
 80156dc:	b2da      	uxtb	r2, r3
 80156de:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80156e2:	f103 0312 	add.w	r3, r3, #18
 80156e6:	881b      	ldrh	r3, [r3, #0]
 80156e8:	1c59      	adds	r1, r3, #1
 80156ea:	f507 5000 	add.w	r0, r7, #8192	@ 0x2000
 80156ee:	f100 0012 	add.w	r0, r0, #18
 80156f2:	8001      	strh	r1, [r0, #0]
 80156f4:	4619      	mov	r1, r3
 80156f6:	1c53      	adds	r3, r2, #1
 80156f8:	b2da      	uxtb	r2, r3
 80156fa:	4b82      	ldr	r3, [pc, #520]	@ (8015904 <MAP_makeSkewCmdList+0xf68>)
 80156fc:	545a      	strb	r2, [r3, r1]
 80156fe:	e015      	b.n	801572c <MAP_makeSkewCmdList+0xd90>
			else if( flag==2 ) tcom[ ct_n++ ] = NGO1;
 8015700:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015704:	f103 030e 	add.w	r3, r3, #14
 8015708:	881b      	ldrh	r3, [r3, #0]
 801570a:	2b02      	cmp	r3, #2
 801570c:	d10e      	bne.n	801572c <MAP_makeSkewCmdList+0xd90>
 801570e:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015712:	f103 0312 	add.w	r3, r3, #18
 8015716:	881b      	ldrh	r3, [r3, #0]
 8015718:	1c5a      	adds	r2, r3, #1
 801571a:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 801571e:	f101 0112 	add.w	r1, r1, #18
 8015722:	800a      	strh	r2, [r1, #0]
 8015724:	461a      	mov	r2, r3
 8015726:	4b77      	ldr	r3, [pc, #476]	@ (8015904 <MAP_makeSkewCmdList+0xf68>)
 8015728:	2152      	movs	r1, #82	@ 0x52
 801572a:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = LN135S;
 801572c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015730:	f103 0312 	add.w	r3, r3, #18
 8015734:	881b      	ldrh	r3, [r3, #0]
 8015736:	1c5a      	adds	r2, r3, #1
 8015738:	f507 5100 	add.w	r1, r7, #8192	@ 0x2000
 801573c:	f101 0112 	add.w	r1, r1, #18
 8015740:	800a      	strh	r2, [r1, #0]
 8015742:	461a      	mov	r2, r3
 8015744:	4b6f      	ldr	r3, [pc, #444]	@ (8015904 <MAP_makeSkewCmdList+0xf68>)
 8015746:	21a0      	movs	r1, #160	@ 0xa0
 8015748:	5499      	strb	r1, [r3, r2]
			ct_st += 3;
 801574a:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801574e:	f103 0310 	add.w	r3, r3, #16
 8015752:	881b      	ldrh	r3, [r3, #0]
 8015754:	3303      	adds	r3, #3
 8015756:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 801575a:	f102 0210 	add.w	r2, r2, #16
 801575e:	8013      	strh	r3, [r2, #0]
			flag = 3;		///	
 8015760:	2303      	movs	r3, #3
 8015762:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8015766:	f102 020e 	add.w	r2, r2, #14
 801576a:	8013      	strh	r3, [r2, #0]
 801576c:	e0bf      	b.n	80158ee <MAP_makeSkewCmdList+0xf52>
		}
		//	  
		else if( (c1==R90S) && (c2==L90S) && ( (c3==R90S) || (c3==L90S) || ( c3<=GO32 ) ) && (flag != 3 ) )
 801576e:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015772:	f103 030c 	add.w	r3, r3, #12
 8015776:	881b      	ldrh	r3, [r3, #0]
 8015778:	2b4c      	cmp	r3, #76	@ 0x4c
 801577a:	d13f      	bne.n	80157fc <MAP_makeSkewCmdList+0xe60>
 801577c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015780:	f103 030a 	add.w	r3, r3, #10
 8015784:	881b      	ldrh	r3, [r3, #0]
 8015786:	2b4d      	cmp	r3, #77	@ 0x4d
 8015788:	d138      	bne.n	80157fc <MAP_makeSkewCmdList+0xe60>
 801578a:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801578e:	f103 0308 	add.w	r3, r3, #8
 8015792:	881b      	ldrh	r3, [r3, #0]
 8015794:	2b4c      	cmp	r3, #76	@ 0x4c
 8015796:	d00d      	beq.n	80157b4 <MAP_makeSkewCmdList+0xe18>
 8015798:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801579c:	f103 0308 	add.w	r3, r3, #8
 80157a0:	881b      	ldrh	r3, [r3, #0]
 80157a2:	2b4d      	cmp	r3, #77	@ 0x4d
 80157a4:	d006      	beq.n	80157b4 <MAP_makeSkewCmdList+0xe18>
 80157a6:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80157aa:	f103 0308 	add.w	r3, r3, #8
 80157ae:	881b      	ldrh	r3, [r3, #0]
 80157b0:	2b20      	cmp	r3, #32
 80157b2:	d823      	bhi.n	80157fc <MAP_makeSkewCmdList+0xe60>
 80157b4:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80157b8:	f103 030e 	add.w	r3, r3, #14
 80157bc:	881b      	ldrh	r3, [r3, #0]
 80157be:	2b03      	cmp	r3, #3
 80157c0:	d01c      	beq.n	80157fc <MAP_makeSkewCmdList+0xe60>
		{
			x++;
 80157c2:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80157c6:	f103 0314 	add.w	r3, r3, #20
 80157ca:	881b      	ldrh	r3, [r3, #0]
 80157cc:	3301      	adds	r3, #1
 80157ce:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80157d2:	f102 0214 	add.w	r2, r2, #20
 80157d6:	8013      	strh	r3, [r2, #0]
			ct_st ++;
 80157d8:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80157dc:	f103 0310 	add.w	r3, r3, #16
 80157e0:	881b      	ldrh	r3, [r3, #0]
 80157e2:	3301      	adds	r3, #1
 80157e4:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80157e8:	f102 0210 	add.w	r2, r2, #16
 80157ec:	8013      	strh	r3, [r2, #0]

			flag = 1;		//	
 80157ee:	2301      	movs	r3, #1
 80157f0:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80157f4:	f102 020e 	add.w	r2, r2, #14
 80157f8:	8013      	strh	r3, [r2, #0]
 80157fa:	e078      	b.n	80158ee <MAP_makeSkewCmdList+0xf52>
		}
		else if( (c1==L90S) && (c2==R90S) && ( (c3==L90S) || (c3==R90S) || ( c3<=GO32 ) ) && (flag != 3 ) )
 80157fc:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015800:	f103 030c 	add.w	r3, r3, #12
 8015804:	881b      	ldrh	r3, [r3, #0]
 8015806:	2b4d      	cmp	r3, #77	@ 0x4d
 8015808:	d13f      	bne.n	801588a <MAP_makeSkewCmdList+0xeee>
 801580a:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801580e:	f103 030a 	add.w	r3, r3, #10
 8015812:	881b      	ldrh	r3, [r3, #0]
 8015814:	2b4c      	cmp	r3, #76	@ 0x4c
 8015816:	d138      	bne.n	801588a <MAP_makeSkewCmdList+0xeee>
 8015818:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801581c:	f103 0308 	add.w	r3, r3, #8
 8015820:	881b      	ldrh	r3, [r3, #0]
 8015822:	2b4d      	cmp	r3, #77	@ 0x4d
 8015824:	d00d      	beq.n	8015842 <MAP_makeSkewCmdList+0xea6>
 8015826:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801582a:	f103 0308 	add.w	r3, r3, #8
 801582e:	881b      	ldrh	r3, [r3, #0]
 8015830:	2b4c      	cmp	r3, #76	@ 0x4c
 8015832:	d006      	beq.n	8015842 <MAP_makeSkewCmdList+0xea6>
 8015834:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015838:	f103 0308 	add.w	r3, r3, #8
 801583c:	881b      	ldrh	r3, [r3, #0]
 801583e:	2b20      	cmp	r3, #32
 8015840:	d823      	bhi.n	801588a <MAP_makeSkewCmdList+0xeee>
 8015842:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015846:	f103 030e 	add.w	r3, r3, #14
 801584a:	881b      	ldrh	r3, [r3, #0]
 801584c:	2b03      	cmp	r3, #3
 801584e:	d01c      	beq.n	801588a <MAP_makeSkewCmdList+0xeee>
		{
			//	
			x++;
 8015850:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8015854:	f103 0314 	add.w	r3, r3, #20
 8015858:	881b      	ldrh	r3, [r3, #0]
 801585a:	3301      	adds	r3, #1
 801585c:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8015860:	f102 0214 	add.w	r2, r2, #20
 8015864:	8013      	strh	r3, [r2, #0]
			ct_st ++;
 8015866:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801586a:	f103 0310 	add.w	r3, r3, #16
 801586e:	881b      	ldrh	r3, [r3, #0]
 8015870:	3301      	adds	r3, #1
 8015872:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8015876:	f102 0210 	add.w	r2, r2, #16
 801587a:	8013      	strh	r3, [r2, #0]

			flag = 1;		//	
 801587c:	2301      	movs	r3, #1
 801587e:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8015882:	f102 020e 	add.w	r2, r2, #14
 8015886:	8013      	strh	r3, [r2, #0]
 8015888:	e031      	b.n	80158ee <MAP_makeSkewCmdList+0xf52>
		}
		else
		{
			tcom[ ct_n ] = scom_temp[ct_st];
 801588a:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 801588e:	f103 0310 	add.w	r3, r3, #16
 8015892:	881b      	ldrh	r3, [r3, #0]
 8015894:	f107 0218 	add.w	r2, r7, #24
 8015898:	005b      	lsls	r3, r3, #1
 801589a:	4413      	add	r3, r2
 801589c:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 80158a0:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80158a4:	f103 0312 	add.w	r3, r3, #18
 80158a8:	881b      	ldrh	r3, [r3, #0]
 80158aa:	b2d1      	uxtb	r1, r2
 80158ac:	4a15      	ldr	r2, [pc, #84]	@ (8015904 <MAP_makeSkewCmdList+0xf68>)
 80158ae:	54d1      	strb	r1, [r2, r3]
			if( tcom[ ct_n ] == CEND ) break;
 80158b0:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80158b4:	f103 0312 	add.w	r3, r3, #18
 80158b8:	881b      	ldrh	r3, [r3, #0]
 80158ba:	4a12      	ldr	r2, [pc, #72]	@ (8015904 <MAP_makeSkewCmdList+0xf68>)
 80158bc:	5cd3      	ldrb	r3, [r2, r3]
 80158be:	2bfa      	cmp	r3, #250	@ 0xfa
 80158c0:	d017      	beq.n	80158f2 <MAP_makeSkewCmdList+0xf56>
			ct_st ++;
 80158c2:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80158c6:	f103 0310 	add.w	r3, r3, #16
 80158ca:	881b      	ldrh	r3, [r3, #0]
 80158cc:	3301      	adds	r3, #1
 80158ce:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80158d2:	f102 0210 	add.w	r2, r2, #16
 80158d6:	8013      	strh	r3, [r2, #0]
			ct_n ++;
 80158d8:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80158dc:	f103 0312 	add.w	r3, r3, #18
 80158e0:	881b      	ldrh	r3, [r3, #0]
 80158e2:	3301      	adds	r3, #1
 80158e4:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80158e8:	f102 0212 	add.w	r2, r2, #18
 80158ec:	8013      	strh	r3, [r2, #0]
		c1 = scom_temp[ct_st];
 80158ee:	f7ff b8a1 	b.w	8014a34 <MAP_makeSkewCmdList+0x98>
			if( tcom[ ct_n ] == CEND ) break;
 80158f2:	bf00      	nop
		}
	}
}
 80158f4:	bf00      	nop
 80158f6:	f507 5700 	add.w	r7, r7, #8192	@ 0x2000
 80158fa:	371c      	adds	r7, #28
 80158fc:	46bd      	mov	sp, r7
 80158fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015902:	4770      	bx	lr
 8015904:	20019c48 	.word	0x20019c48

08015908 <MAP_drive>:

void MAP_drive( enMAP_DRIVE_TYPE en_driveType )
{
 8015908:	b580      	push	{r7, lr}
 801590a:	ed2d 8b02 	vpush	{d8}
 801590e:	b084      	sub	sp, #16
 8015910:	af00      	add	r7, sp, #0
 8015912:	4603      	mov	r3, r0
 8015914:	71fb      	strb	r3, [r7, #7]
	uint16_t			us_rp = 0;				// 
 8015916:	2300      	movs	r3, #0
 8015918:	81fb      	strh	r3, [r7, #14]
	enMOT_TURN_CMD 		en_type;
	bool			bl_isWallCut = FALSE;
 801591a:	2300      	movs	r3, #0
 801591c:	733b      	strb	r3, [r7, #12]
	
	/* */
	if( en_driveType == MAP_DRIVE_TURN )
 801591e:	79fb      	ldrb	r3, [r7, #7]
 8015920:	2b00      	cmp	r3, #0
 8015922:	d15f      	bne.n	80159e4 <MAP_drive+0xdc>
	{
		while(1)
		{
			if ( dcom[us_rp] == CEND  ) break;								//	
 8015924:	89fb      	ldrh	r3, [r7, #14]
 8015926:	4aad      	ldr	r2, [pc, #692]	@ (8015bdc <MAP_drive+0x2d4>)
 8015928:	5cd3      	ldrb	r3, [r2, r3]
 801592a:	2bfa      	cmp	r3, #250	@ 0xfa
 801592c:	d050      	beq.n	80159d0 <MAP_drive+0xc8>
			
			else if ( dcom[us_rp] == STOP  ){
 801592e:	89fb      	ldrh	r3, [r7, #14]
 8015930:	4aaa      	ldr	r2, [pc, #680]	@ (8015bdc <MAP_drive+0x2d4>)
 8015932:	5cd3      	ldrb	r3, [r2, r3]
 8015934:	2b00      	cmp	r3, #0
 8015936:	d108      	bne.n	801594a <MAP_drive+0x42>
			 	CTRL_stop();			// 
 8015938:	f7f0 fdfc 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 801593c:	2000      	movs	r0, #0
 801593e:	f7f3 ff11 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8015942:	2001      	movs	r0, #1
 8015944:	f7f3 ff0e 	bl	8009764 <DCM_brakeMot>
 8015948:	e031      	b.n	80159ae <MAP_drive+0xa6>
			}
			else if ( ( dcom[us_rp] <=  GO71 ) && ( dcom[us_rp] >=  GO1) )
 801594a:	89fb      	ldrh	r3, [r7, #14]
 801594c:	4aa3      	ldr	r2, [pc, #652]	@ (8015bdc <MAP_drive+0x2d4>)
 801594e:	5cd3      	ldrb	r3, [r2, r3]
 8015950:	2b47      	cmp	r3, #71	@ 0x47
 8015952:	d816      	bhi.n	8015982 <MAP_drive+0x7a>
 8015954:	89fb      	ldrh	r3, [r7, #14]
 8015956:	4aa1      	ldr	r2, [pc, #644]	@ (8015bdc <MAP_drive+0x2d4>)
 8015958:	5cd3      	ldrb	r3, [r2, r3]
 801595a:	2b00      	cmp	r3, #0
 801595c:	d011      	beq.n	8015982 <MAP_drive+0x7a>
			{
				MOT_goBlock_FinSpeed( (float)dcom[us_rp]*0.5f, 0 );		// 
 801595e:	89fb      	ldrh	r3, [r7, #14]
 8015960:	4a9e      	ldr	r2, [pc, #632]	@ (8015bdc <MAP_drive+0x2d4>)
 8015962:	5cd3      	ldrb	r3, [r2, r3]
 8015964:	ee07 3a90 	vmov	s15, r3
 8015968:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801596c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8015970:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015974:	eddf 0a9a 	vldr	s1, [pc, #616]	@ 8015be0 <MAP_drive+0x2d8>
 8015978:	eeb0 0a67 	vmov.f32	s0, s15
 801597c:	f7f9 fec6 	bl	800f70c <MOT_goBlock_FinSpeed>
 8015980:	e015      	b.n	80159ae <MAP_drive+0xa6>
			}
			else{
				
				if( dcom[us_rp] == R90 ) en_type = MOT_R90;
 8015982:	89fb      	ldrh	r3, [r7, #14]
 8015984:	4a95      	ldr	r2, [pc, #596]	@ (8015bdc <MAP_drive+0x2d4>)
 8015986:	5cd3      	ldrb	r3, [r2, r3]
 8015988:	2b48      	cmp	r3, #72	@ 0x48
 801598a:	d102      	bne.n	8015992 <MAP_drive+0x8a>
 801598c:	2300      	movs	r3, #0
 801598e:	737b      	strb	r3, [r7, #13]
 8015990:	e001      	b.n	8015996 <MAP_drive+0x8e>
				else 					 en_type = MOT_L90;
 8015992:	2301      	movs	r3, #1
 8015994:	737b      	strb	r3, [r7, #13]
				
				LL_mDelay(500);
 8015996:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 801599a:	f006 f881 	bl	801baa0 <LL_mDelay>
				MOT_turn( en_type );		//	
 801599e:	7b7b      	ldrb	r3, [r7, #13]
 80159a0:	4618      	mov	r0, r3
 80159a2:	f7fa f8dd 	bl	800fb60 <MOT_turn>
				LL_mDelay(500);
 80159a6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80159aa:	f006 f879 	bl	801baa0 <LL_mDelay>
			}
			us_rp++;
 80159ae:	89fb      	ldrh	r3, [r7, #14]
 80159b0:	3301      	adds	r3, #1
 80159b2:	81fb      	strh	r3, [r7, #14]
			
			/*  */
			if( SYS_isOutOfCtrl() == TRUE ){
 80159b4:	f7f3 fea4 	bl	8009700 <SYS_isOutOfCtrl>
 80159b8:	4603      	mov	r3, r0
 80159ba:	2b00      	cmp	r3, #0
 80159bc:	d0b2      	beq.n	8015924 <MAP_drive+0x1c>
				CTRL_stop();
 80159be:	f7f0 fdb9 	bl	8006534 <CTRL_stop>
				DCM_brakeMot(DCM_R);
 80159c2:	2000      	movs	r0, #0
 80159c4:	f7f3 fece 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot(DCM_L);
 80159c8:	2001      	movs	r0, #1
 80159ca:	f7f3 fecb 	bl	8009764 <DCM_brakeMot>
				break;
 80159ce:	e000      	b.n	80159d2 <MAP_drive+0xca>
			if ( dcom[us_rp] == CEND  ) break;								//	
 80159d0:	bf00      	nop
			}
			
		}
	 	CTRL_stop();			// 
 80159d2:	f7f0 fdaf 	bl	8006534 <CTRL_stop>
		DCM_brakeMot( DCM_R );		// 
 80159d6:	2000      	movs	r0, #0
 80159d8:	f7f3 fec4 	bl	8009764 <DCM_brakeMot>
		DCM_brakeMot( DCM_L );		// 
 80159dc:	2001      	movs	r0, #1
 80159de:	f7f3 fec1 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
				break;
			}
		}
	}
}
 80159e2:	e371      	b.n	80160c8 <MAP_drive+0x7c0>
	else if( en_driveType == MAP_DRIVE_SLA )
 80159e4:	79fb      	ldrb	r3, [r7, #7]
 80159e6:	2b01      	cmp	r3, #1
 80159e8:	f040 80b5 	bne.w	8015b56 <MAP_drive+0x24e>
			MAP_refPos( scom[us_rp] );									// 
 80159ec:	89fb      	ldrh	r3, [r7, #14]
 80159ee:	4a7d      	ldr	r2, [pc, #500]	@ (8015be4 <MAP_drive+0x2dc>)
 80159f0:	5cd3      	ldrb	r3, [r2, r3]
 80159f2:	4618      	mov	r0, r3
 80159f4:	f7fd fc0c 	bl	8013210 <MAP_refPos>
			if ( scom[us_rp] == CEND  ) break;							//	
 80159f8:	89fb      	ldrh	r3, [r7, #14]
 80159fa:	4a7a      	ldr	r2, [pc, #488]	@ (8015be4 <MAP_drive+0x2dc>)
 80159fc:	5cd3      	ldrb	r3, [r2, r3]
 80159fe:	2bfa      	cmp	r3, #250	@ 0xfa
 8015a00:	f000 835f 	beq.w	80160c2 <MAP_drive+0x7ba>
			else if ( scom[us_rp] == STOP  )
 8015a04:	89fb      	ldrh	r3, [r7, #14]
 8015a06:	4a77      	ldr	r2, [pc, #476]	@ (8015be4 <MAP_drive+0x2dc>)
 8015a08:	5cd3      	ldrb	r3, [r2, r3]
 8015a0a:	2b00      	cmp	r3, #0
 8015a0c:	d108      	bne.n	8015a20 <MAP_drive+0x118>
			 	CTRL_stop();			// 
 8015a0e:	f7f0 fd91 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8015a12:	2000      	movs	r0, #0
 8015a14:	f7f3 fea6 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8015a18:	2001      	movs	r0, #1
 8015a1a:	f7f3 fea3 	bl	8009764 <DCM_brakeMot>
 8015a1e:	e088      	b.n	8015b32 <MAP_drive+0x22a>
			else if ( ( scom[us_rp] <=  GO71 ) && ( scom[us_rp] >=  GO1) )
 8015a20:	89fb      	ldrh	r3, [r7, #14]
 8015a22:	4a70      	ldr	r2, [pc, #448]	@ (8015be4 <MAP_drive+0x2dc>)
 8015a24:	5cd3      	ldrb	r3, [r2, r3]
 8015a26:	2b47      	cmp	r3, #71	@ 0x47
 8015a28:	d868      	bhi.n	8015afc <MAP_drive+0x1f4>
 8015a2a:	89fb      	ldrh	r3, [r7, #14]
 8015a2c:	4a6d      	ldr	r2, [pc, #436]	@ (8015be4 <MAP_drive+0x2dc>)
 8015a2e:	5cd3      	ldrb	r3, [r2, r3]
 8015a30:	2b00      	cmp	r3, #0
 8015a32:	d063      	beq.n	8015afc <MAP_drive+0x1f4>
				if( scom[us_rp+1] == STOP  ){
 8015a34:	89fb      	ldrh	r3, [r7, #14]
 8015a36:	3301      	adds	r3, #1
 8015a38:	4a6a      	ldr	r2, [pc, #424]	@ (8015be4 <MAP_drive+0x2dc>)
 8015a3a:	5cd3      	ldrb	r3, [r2, r3]
 8015a3c:	2b00      	cmp	r3, #0
 8015a3e:	d111      	bne.n	8015a64 <MAP_drive+0x15c>
					MOT_goBlock_FinSpeed( (float)scom[us_rp]*0.5f, 0 );						// 
 8015a40:	89fb      	ldrh	r3, [r7, #14]
 8015a42:	4a68      	ldr	r2, [pc, #416]	@ (8015be4 <MAP_drive+0x2dc>)
 8015a44:	5cd3      	ldrb	r3, [r2, r3]
 8015a46:	ee07 3a90 	vmov	s15, r3
 8015a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8015a4e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8015a52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015a56:	eddf 0a62 	vldr	s1, [pc, #392]	@ 8015be0 <MAP_drive+0x2d8>
 8015a5a:	eeb0 0a67 	vmov.f32	s0, s15
 8015a5e:	f7f9 fe55 	bl	800f70c <MOT_goBlock_FinSpeed>
				if( scom[us_rp+1] == STOP  ){
 8015a62:	e066      	b.n	8015b32 <MAP_drive+0x22a>
					if( ( scom[us_rp+1] == R90S )   || ( scom[us_rp+1] == L90S ) ){
 8015a64:	89fb      	ldrh	r3, [r7, #14]
 8015a66:	3301      	adds	r3, #1
 8015a68:	4a5e      	ldr	r2, [pc, #376]	@ (8015be4 <MAP_drive+0x2dc>)
 8015a6a:	5cd3      	ldrb	r3, [r2, r3]
 8015a6c:	2b4c      	cmp	r3, #76	@ 0x4c
 8015a6e:	d005      	beq.n	8015a7c <MAP_drive+0x174>
 8015a70:	89fb      	ldrh	r3, [r7, #14]
 8015a72:	3301      	adds	r3, #1
 8015a74:	4a5b      	ldr	r2, [pc, #364]	@ (8015be4 <MAP_drive+0x2dc>)
 8015a76:	5cd3      	ldrb	r3, [r2, r3]
 8015a78:	2b4d      	cmp	r3, #77	@ 0x4d
 8015a7a:	d128      	bne.n	8015ace <MAP_drive+0x1c6>
						bl_isWallCut = MAP_setWallCut( scom[us_rp+1] );		// 
 8015a7c:	89fb      	ldrh	r3, [r7, #14]
 8015a7e:	3301      	adds	r3, #1
 8015a80:	4a58      	ldr	r2, [pc, #352]	@ (8015be4 <MAP_drive+0x2dc>)
 8015a82:	5cd3      	ldrb	r3, [r2, r3]
 8015a84:	4618      	mov	r0, r3
 8015a86:	f7fd fed3 	bl	8013830 <MAP_setWallCut>
 8015a8a:	4603      	mov	r3, r0
 8015a8c:	733b      	strb	r3, [r7, #12]
						if( bl_isWallCut == TRUE ){
 8015a8e:	7b3b      	ldrb	r3, [r7, #12]
 8015a90:	2b00      	cmp	r3, #0
 8015a92:	d01c      	beq.n	8015ace <MAP_drive+0x1c6>
							bl_isWallCut = FALSE;
 8015a94:	2300      	movs	r3, #0
 8015a96:	733b      	strb	r3, [r7, #12]
							us_LogWallCut[us_LogIndexWallCut] = us_rp;
 8015a98:	4b53      	ldr	r3, [pc, #332]	@ (8015be8 <MAP_drive+0x2e0>)
 8015a9a:	881b      	ldrh	r3, [r3, #0]
 8015a9c:	4619      	mov	r1, r3
 8015a9e:	4a53      	ldr	r2, [pc, #332]	@ (8015bec <MAP_drive+0x2e4>)
 8015aa0:	89fb      	ldrh	r3, [r7, #14]
 8015aa2:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
							us_LogIndexWallCut++;
 8015aa6:	4b50      	ldr	r3, [pc, #320]	@ (8015be8 <MAP_drive+0x2e0>)
 8015aa8:	881b      	ldrh	r3, [r3, #0]
 8015aaa:	3301      	adds	r3, #1
 8015aac:	b29a      	uxth	r2, r3
 8015aae:	4b4e      	ldr	r3, [pc, #312]	@ (8015be8 <MAP_drive+0x2e0>)
 8015ab0:	801a      	strh	r2, [r3, #0]
							us_LogIndexWallCut %= 30;
 8015ab2:	4b4d      	ldr	r3, [pc, #308]	@ (8015be8 <MAP_drive+0x2e0>)
 8015ab4:	881a      	ldrh	r2, [r3, #0]
 8015ab6:	4b4e      	ldr	r3, [pc, #312]	@ (8015bf0 <MAP_drive+0x2e8>)
 8015ab8:	fba3 1302 	umull	r1, r3, r3, r2
 8015abc:	0919      	lsrs	r1, r3, #4
 8015abe:	460b      	mov	r3, r1
 8015ac0:	011b      	lsls	r3, r3, #4
 8015ac2:	1a5b      	subs	r3, r3, r1
 8015ac4:	005b      	lsls	r3, r3, #1
 8015ac6:	1ad3      	subs	r3, r2, r3
 8015ac8:	b29a      	uxth	r2, r3
 8015aca:	4b47      	ldr	r3, [pc, #284]	@ (8015be8 <MAP_drive+0x2e0>)
 8015acc:	801a      	strh	r2, [r3, #0]
					MOT_goBlock_FinSpeed( (float)scom[us_rp]*0.5f, MOT_getSlaStaSpeed(SLA_90) );		// 
 8015ace:	89fb      	ldrh	r3, [r7, #14]
 8015ad0:	4a44      	ldr	r2, [pc, #272]	@ (8015be4 <MAP_drive+0x2dc>)
 8015ad2:	5cd3      	ldrb	r3, [r2, r3]
 8015ad4:	ee07 3a90 	vmov	s15, r3
 8015ad8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8015adc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8015ae0:	ee27 8a87 	vmul.f32	s16, s15, s14
 8015ae4:	2000      	movs	r0, #0
 8015ae6:	f7fb fb0d 	bl	8011104 <MOT_getSlaStaSpeed>
 8015aea:	eef0 7a40 	vmov.f32	s15, s0
 8015aee:	eef0 0a67 	vmov.f32	s1, s15
 8015af2:	eeb0 0a48 	vmov.f32	s0, s16
 8015af6:	f7f9 fe09 	bl	800f70c <MOT_goBlock_FinSpeed>
				if( scom[us_rp+1] == STOP  ){
 8015afa:	e01a      	b.n	8015b32 <MAP_drive+0x22a>
			else if( scom[us_rp] == R90S )
 8015afc:	89fb      	ldrh	r3, [r7, #14]
 8015afe:	4a39      	ldr	r2, [pc, #228]	@ (8015be4 <MAP_drive+0x2dc>)
 8015b00:	5cd3      	ldrb	r3, [r2, r3]
 8015b02:	2b4c      	cmp	r3, #76	@ 0x4c
 8015b04:	d108      	bne.n	8015b18 <MAP_drive+0x210>
				MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
 8015b06:	2000      	movs	r0, #0
 8015b08:	f7ee f9f6 	bl	8003ef8 <PARAM_getSra>
 8015b0c:	4603      	mov	r3, r0
 8015b0e:	4619      	mov	r1, r3
 8015b10:	2000      	movs	r0, #0
 8015b12:	f7fb fbb1 	bl	8011278 <MOT_goSla>
 8015b16:	e00c      	b.n	8015b32 <MAP_drive+0x22a>
			else if( scom[us_rp] == L90S )
 8015b18:	89fb      	ldrh	r3, [r7, #14]
 8015b1a:	4a32      	ldr	r2, [pc, #200]	@ (8015be4 <MAP_drive+0x2dc>)
 8015b1c:	5cd3      	ldrb	r3, [r2, r3]
 8015b1e:	2b4d      	cmp	r3, #77	@ 0x4d
 8015b20:	d107      	bne.n	8015b32 <MAP_drive+0x22a>
				MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// 
 8015b22:	2000      	movs	r0, #0
 8015b24:	f7ee f9e8 	bl	8003ef8 <PARAM_getSra>
 8015b28:	4603      	mov	r3, r0
 8015b2a:	4619      	mov	r1, r3
 8015b2c:	2001      	movs	r0, #1
 8015b2e:	f7fb fba3 	bl	8011278 <MOT_goSla>
			us_rp++;
 8015b32:	89fb      	ldrh	r3, [r7, #14]
 8015b34:	3301      	adds	r3, #1
 8015b36:	81fb      	strh	r3, [r7, #14]
			if( SYS_isOutOfCtrl() == TRUE){
 8015b38:	f7f3 fde2 	bl	8009700 <SYS_isOutOfCtrl>
 8015b3c:	4603      	mov	r3, r0
 8015b3e:	2b00      	cmp	r3, #0
 8015b40:	f43f af54 	beq.w	80159ec <MAP_drive+0xe4>
				CTRL_stop();
 8015b44:	f7f0 fcf6 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8015b48:	2000      	movs	r0, #0
 8015b4a:	f7f3 fe0b 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8015b4e:	2001      	movs	r0, #1
 8015b50:	f7f3 fe08 	bl	8009764 <DCM_brakeMot>
				break;
 8015b54:	e2b8      	b.n	80160c8 <MAP_drive+0x7c0>
	else if( en_driveType == MAP_DRIVE_SKEW )
 8015b56:	79fb      	ldrb	r3, [r7, #7]
 8015b58:	2b02      	cmp	r3, #2
 8015b5a:	f040 82b5 	bne.w	80160c8 <MAP_drive+0x7c0>
			MAP_refPos( tcom[us_rp] );									// 
 8015b5e:	89fb      	ldrh	r3, [r7, #14]
 8015b60:	4a24      	ldr	r2, [pc, #144]	@ (8015bf4 <MAP_drive+0x2ec>)
 8015b62:	5cd3      	ldrb	r3, [r2, r3]
 8015b64:	4618      	mov	r0, r3
 8015b66:	f7fd fb53 	bl	8013210 <MAP_refPos>
			if ( tcom[us_rp] == CEND  ) break;							//	
 8015b6a:	89fb      	ldrh	r3, [r7, #14]
 8015b6c:	4a21      	ldr	r2, [pc, #132]	@ (8015bf4 <MAP_drive+0x2ec>)
 8015b6e:	5cd3      	ldrb	r3, [r2, r3]
 8015b70:	2bfa      	cmp	r3, #250	@ 0xfa
 8015b72:	f000 82a8 	beq.w	80160c6 <MAP_drive+0x7be>
			else if ( tcom[us_rp] == STOP  )
 8015b76:	89fb      	ldrh	r3, [r7, #14]
 8015b78:	4a1e      	ldr	r2, [pc, #120]	@ (8015bf4 <MAP_drive+0x2ec>)
 8015b7a:	5cd3      	ldrb	r3, [r2, r3]
 8015b7c:	2b00      	cmp	r3, #0
 8015b7e:	d108      	bne.n	8015b92 <MAP_drive+0x28a>
			 	CTRL_stop();			// 
 8015b80:	f7f0 fcd8 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8015b84:	2000      	movs	r0, #0
 8015b86:	f7f3 fded 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8015b8a:	2001      	movs	r0, #1
 8015b8c:	f7f3 fdea 	bl	8009764 <DCM_brakeMot>
 8015b90:	e285      	b.n	801609e <MAP_drive+0x796>
			else if ( ( tcom[us_rp] <=  GO71 ) && ( tcom[us_rp] >=  GO1) )
 8015b92:	89fb      	ldrh	r3, [r7, #14]
 8015b94:	4a17      	ldr	r2, [pc, #92]	@ (8015bf4 <MAP_drive+0x2ec>)
 8015b96:	5cd3      	ldrb	r3, [r2, r3]
 8015b98:	2b47      	cmp	r3, #71	@ 0x47
 8015b9a:	f200 80d9 	bhi.w	8015d50 <MAP_drive+0x448>
 8015b9e:	89fb      	ldrh	r3, [r7, #14]
 8015ba0:	4a14      	ldr	r2, [pc, #80]	@ (8015bf4 <MAP_drive+0x2ec>)
 8015ba2:	5cd3      	ldrb	r3, [r2, r3]
 8015ba4:	2b00      	cmp	r3, #0
 8015ba6:	f000 80d3 	beq.w	8015d50 <MAP_drive+0x448>
				if( tcom[us_rp+1] == STOP  ){
 8015baa:	89fb      	ldrh	r3, [r7, #14]
 8015bac:	3301      	adds	r3, #1
 8015bae:	4a11      	ldr	r2, [pc, #68]	@ (8015bf4 <MAP_drive+0x2ec>)
 8015bb0:	5cd3      	ldrb	r3, [r2, r3]
 8015bb2:	2b00      	cmp	r3, #0
 8015bb4:	d120      	bne.n	8015bf8 <MAP_drive+0x2f0>
					MOT_goBlock_FinSpeed( (float)tcom[us_rp]*0.5f, 0 );						// 
 8015bb6:	89fb      	ldrh	r3, [r7, #14]
 8015bb8:	4a0e      	ldr	r2, [pc, #56]	@ (8015bf4 <MAP_drive+0x2ec>)
 8015bba:	5cd3      	ldrb	r3, [r2, r3]
 8015bbc:	ee07 3a90 	vmov	s15, r3
 8015bc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8015bc4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8015bc8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015bcc:	eddf 0a04 	vldr	s1, [pc, #16]	@ 8015be0 <MAP_drive+0x2d8>
 8015bd0:	eeb0 0a67 	vmov.f32	s0, s15
 8015bd4:	f7f9 fd9a 	bl	800f70c <MOT_goBlock_FinSpeed>
				if( tcom[us_rp+1] == STOP  ){
 8015bd8:	e25e      	b.n	8016098 <MAP_drive+0x790>
 8015bda:	bf00      	nop
 8015bdc:	20017c48 	.word	0x20017c48
 8015be0:	00000000 	.word	0x00000000
 8015be4:	20018c48 	.word	0x20018c48
 8015be8:	2001ad88 	.word	0x2001ad88
 8015bec:	2001ad4c 	.word	0x2001ad4c
 8015bf0:	88888889 	.word	0x88888889
 8015bf4:	20019c48 	.word	0x20019c48
					if( ( tcom[us_rp+1] == R90S )   || ( tcom[us_rp+1] == L90S )   || 
 8015bf8:	89fb      	ldrh	r3, [r7, #14]
 8015bfa:	3301      	adds	r3, #1
 8015bfc:	4a90      	ldr	r2, [pc, #576]	@ (8015e40 <MAP_drive+0x538>)
 8015bfe:	5cd3      	ldrb	r3, [r2, r3]
 8015c00:	2b4c      	cmp	r3, #76	@ 0x4c
 8015c02:	d011      	beq.n	8015c28 <MAP_drive+0x320>
 8015c04:	89fb      	ldrh	r3, [r7, #14]
 8015c06:	3301      	adds	r3, #1
 8015c08:	4a8d      	ldr	r2, [pc, #564]	@ (8015e40 <MAP_drive+0x538>)
 8015c0a:	5cd3      	ldrb	r3, [r2, r3]
 8015c0c:	2b4d      	cmp	r3, #77	@ 0x4d
 8015c0e:	d00b      	beq.n	8015c28 <MAP_drive+0x320>
					 	( tcom[us_rp+1] == RS135N ) || ( tcom[us_rp+1] == LS135N ) 
 8015c10:	89fb      	ldrh	r3, [r7, #14]
 8015c12:	3301      	adds	r3, #1
 8015c14:	4a8a      	ldr	r2, [pc, #552]	@ (8015e40 <MAP_drive+0x538>)
 8015c16:	5cd3      	ldrb	r3, [r2, r3]
					if( ( tcom[us_rp+1] == R90S )   || ( tcom[us_rp+1] == L90S )   || 
 8015c18:	2b9b      	cmp	r3, #155	@ 0x9b
 8015c1a:	d005      	beq.n	8015c28 <MAP_drive+0x320>
					 	( tcom[us_rp+1] == RS135N ) || ( tcom[us_rp+1] == LS135N ) 
 8015c1c:	89fb      	ldrh	r3, [r7, #14]
 8015c1e:	3301      	adds	r3, #1
 8015c20:	4a87      	ldr	r2, [pc, #540]	@ (8015e40 <MAP_drive+0x538>)
 8015c22:	5cd3      	ldrb	r3, [r2, r3]
 8015c24:	2b9c      	cmp	r3, #156	@ 0x9c
 8015c26:	d128      	bne.n	8015c7a <MAP_drive+0x372>
						bl_isWallCut = MAP_setWallCut( tcom[us_rp+1] );		// 
 8015c28:	89fb      	ldrh	r3, [r7, #14]
 8015c2a:	3301      	adds	r3, #1
 8015c2c:	4a84      	ldr	r2, [pc, #528]	@ (8015e40 <MAP_drive+0x538>)
 8015c2e:	5cd3      	ldrb	r3, [r2, r3]
 8015c30:	4618      	mov	r0, r3
 8015c32:	f7fd fdfd 	bl	8013830 <MAP_setWallCut>
 8015c36:	4603      	mov	r3, r0
 8015c38:	733b      	strb	r3, [r7, #12]
						if( bl_isWallCut == TRUE ){
 8015c3a:	7b3b      	ldrb	r3, [r7, #12]
 8015c3c:	2b00      	cmp	r3, #0
 8015c3e:	d01c      	beq.n	8015c7a <MAP_drive+0x372>
							bl_isWallCut = FALSE;
 8015c40:	2300      	movs	r3, #0
 8015c42:	733b      	strb	r3, [r7, #12]
							us_LogWallCut[us_LogIndexWallCut] = us_rp;
 8015c44:	4b7f      	ldr	r3, [pc, #508]	@ (8015e44 <MAP_drive+0x53c>)
 8015c46:	881b      	ldrh	r3, [r3, #0]
 8015c48:	4619      	mov	r1, r3
 8015c4a:	4a7f      	ldr	r2, [pc, #508]	@ (8015e48 <MAP_drive+0x540>)
 8015c4c:	89fb      	ldrh	r3, [r7, #14]
 8015c4e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
							us_LogIndexWallCut++;
 8015c52:	4b7c      	ldr	r3, [pc, #496]	@ (8015e44 <MAP_drive+0x53c>)
 8015c54:	881b      	ldrh	r3, [r3, #0]
 8015c56:	3301      	adds	r3, #1
 8015c58:	b29a      	uxth	r2, r3
 8015c5a:	4b7a      	ldr	r3, [pc, #488]	@ (8015e44 <MAP_drive+0x53c>)
 8015c5c:	801a      	strh	r2, [r3, #0]
							us_LogIndexWallCut %= 30;
 8015c5e:	4b79      	ldr	r3, [pc, #484]	@ (8015e44 <MAP_drive+0x53c>)
 8015c60:	881a      	ldrh	r2, [r3, #0]
 8015c62:	4b7a      	ldr	r3, [pc, #488]	@ (8015e4c <MAP_drive+0x544>)
 8015c64:	fba3 1302 	umull	r1, r3, r3, r2
 8015c68:	0919      	lsrs	r1, r3, #4
 8015c6a:	460b      	mov	r3, r1
 8015c6c:	011b      	lsls	r3, r3, #4
 8015c6e:	1a5b      	subs	r3, r3, r1
 8015c70:	005b      	lsls	r3, r3, #1
 8015c72:	1ad3      	subs	r3, r2, r3
 8015c74:	b29a      	uxth	r2, r3
 8015c76:	4b73      	ldr	r3, [pc, #460]	@ (8015e44 <MAP_drive+0x53c>)
 8015c78:	801a      	strh	r2, [r3, #0]
					if((tcom[us_rp+1]==R90S)||(tcom[us_rp+1]==L90S)){
 8015c7a:	89fb      	ldrh	r3, [r7, #14]
 8015c7c:	3301      	adds	r3, #1
 8015c7e:	4a70      	ldr	r2, [pc, #448]	@ (8015e40 <MAP_drive+0x538>)
 8015c80:	5cd3      	ldrb	r3, [r2, r3]
 8015c82:	2b4c      	cmp	r3, #76	@ 0x4c
 8015c84:	d005      	beq.n	8015c92 <MAP_drive+0x38a>
 8015c86:	89fb      	ldrh	r3, [r7, #14]
 8015c88:	3301      	adds	r3, #1
 8015c8a:	4a6d      	ldr	r2, [pc, #436]	@ (8015e40 <MAP_drive+0x538>)
 8015c8c:	5cd3      	ldrb	r3, [r2, r3]
 8015c8e:	2b4d      	cmp	r3, #77	@ 0x4d
 8015c90:	d116      	bne.n	8015cc0 <MAP_drive+0x3b8>
						MOT_goBlock_FinSpeed( (float)tcom[us_rp]*0.5f, MOT_getSlaStaSpeed(SLA_90) );		// 
 8015c92:	89fb      	ldrh	r3, [r7, #14]
 8015c94:	4a6a      	ldr	r2, [pc, #424]	@ (8015e40 <MAP_drive+0x538>)
 8015c96:	5cd3      	ldrb	r3, [r2, r3]
 8015c98:	ee07 3a90 	vmov	s15, r3
 8015c9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8015ca0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8015ca4:	ee27 8a87 	vmul.f32	s16, s15, s14
 8015ca8:	2000      	movs	r0, #0
 8015caa:	f7fb fa2b 	bl	8011104 <MOT_getSlaStaSpeed>
 8015cae:	eef0 7a40 	vmov.f32	s15, s0
 8015cb2:	eef0 0a67 	vmov.f32	s1, s15
 8015cb6:	eeb0 0a48 	vmov.f32	s0, s16
 8015cba:	f7f9 fd27 	bl	800f70c <MOT_goBlock_FinSpeed>
 8015cbe:	e046      	b.n	8015d4e <MAP_drive+0x446>
					}else if((tcom[us_rp+1]==RS45N)||(tcom[us_rp+1]==LS45N)){
 8015cc0:	89fb      	ldrh	r3, [r7, #14]
 8015cc2:	3301      	adds	r3, #1
 8015cc4:	4a5e      	ldr	r2, [pc, #376]	@ (8015e40 <MAP_drive+0x538>)
 8015cc6:	5cd3      	ldrb	r3, [r2, r3]
 8015cc8:	2b99      	cmp	r3, #153	@ 0x99
 8015cca:	d005      	beq.n	8015cd8 <MAP_drive+0x3d0>
 8015ccc:	89fb      	ldrh	r3, [r7, #14]
 8015cce:	3301      	adds	r3, #1
 8015cd0:	4a5b      	ldr	r2, [pc, #364]	@ (8015e40 <MAP_drive+0x538>)
 8015cd2:	5cd3      	ldrb	r3, [r2, r3]
 8015cd4:	2b9a      	cmp	r3, #154	@ 0x9a
 8015cd6:	d116      	bne.n	8015d06 <MAP_drive+0x3fe>
						MOT_goBlock_FinSpeed( (float)tcom[us_rp]*0.5f, MOT_getSlaStaSpeed(SLA_45) );		// 
 8015cd8:	89fb      	ldrh	r3, [r7, #14]
 8015cda:	4a59      	ldr	r2, [pc, #356]	@ (8015e40 <MAP_drive+0x538>)
 8015cdc:	5cd3      	ldrb	r3, [r2, r3]
 8015cde:	ee07 3a90 	vmov	s15, r3
 8015ce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8015ce6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8015cea:	ee27 8a87 	vmul.f32	s16, s15, s14
 8015cee:	2001      	movs	r0, #1
 8015cf0:	f7fb fa08 	bl	8011104 <MOT_getSlaStaSpeed>
 8015cf4:	eef0 7a40 	vmov.f32	s15, s0
 8015cf8:	eef0 0a67 	vmov.f32	s1, s15
 8015cfc:	eeb0 0a48 	vmov.f32	s0, s16
 8015d00:	f7f9 fd04 	bl	800f70c <MOT_goBlock_FinSpeed>
 8015d04:	e023      	b.n	8015d4e <MAP_drive+0x446>
					}else if((tcom[us_rp+1]==RS135N)||(tcom[us_rp+1]==LS135N)){
 8015d06:	89fb      	ldrh	r3, [r7, #14]
 8015d08:	3301      	adds	r3, #1
 8015d0a:	4a4d      	ldr	r2, [pc, #308]	@ (8015e40 <MAP_drive+0x538>)
 8015d0c:	5cd3      	ldrb	r3, [r2, r3]
 8015d0e:	2b9b      	cmp	r3, #155	@ 0x9b
 8015d10:	d006      	beq.n	8015d20 <MAP_drive+0x418>
 8015d12:	89fb      	ldrh	r3, [r7, #14]
 8015d14:	3301      	adds	r3, #1
 8015d16:	4a4a      	ldr	r2, [pc, #296]	@ (8015e40 <MAP_drive+0x538>)
 8015d18:	5cd3      	ldrb	r3, [r2, r3]
 8015d1a:	2b9c      	cmp	r3, #156	@ 0x9c
 8015d1c:	f040 81bc 	bne.w	8016098 <MAP_drive+0x790>
						MOT_goBlock_FinSpeed( (float)tcom[us_rp]*0.5f, MOT_getSlaStaSpeed(SLA_135) );		// 
 8015d20:	89fb      	ldrh	r3, [r7, #14]
 8015d22:	4a47      	ldr	r2, [pc, #284]	@ (8015e40 <MAP_drive+0x538>)
 8015d24:	5cd3      	ldrb	r3, [r2, r3]
 8015d26:	ee07 3a90 	vmov	s15, r3
 8015d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8015d2e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8015d32:	ee27 8a87 	vmul.f32	s16, s15, s14
 8015d36:	2002      	movs	r0, #2
 8015d38:	f7fb f9e4 	bl	8011104 <MOT_getSlaStaSpeed>
 8015d3c:	eef0 7a40 	vmov.f32	s15, s0
 8015d40:	eef0 0a67 	vmov.f32	s1, s15
 8015d44:	eeb0 0a48 	vmov.f32	s0, s16
 8015d48:	f7f9 fce0 	bl	800f70c <MOT_goBlock_FinSpeed>
				if( tcom[us_rp+1] == STOP  ){
 8015d4c:	e1a4      	b.n	8016098 <MAP_drive+0x790>
 8015d4e:	e1a3      	b.n	8016098 <MAP_drive+0x790>
			else if ( ( tcom[us_rp] <=  NGO71 ) && ( tcom[us_rp] >=  NGO1) )
 8015d50:	89fb      	ldrh	r3, [r7, #14]
 8015d52:	4a3b      	ldr	r2, [pc, #236]	@ (8015e40 <MAP_drive+0x538>)
 8015d54:	5cd3      	ldrb	r3, [r2, r3]
 8015d56:	2b98      	cmp	r3, #152	@ 0x98
 8015d58:	d87a      	bhi.n	8015e50 <MAP_drive+0x548>
 8015d5a:	89fb      	ldrh	r3, [r7, #14]
 8015d5c:	4a38      	ldr	r2, [pc, #224]	@ (8015e40 <MAP_drive+0x538>)
 8015d5e:	5cd3      	ldrb	r3, [r2, r3]
 8015d60:	2b51      	cmp	r3, #81	@ 0x51
 8015d62:	d975      	bls.n	8015e50 <MAP_drive+0x548>
				if((tcom[us_rp+1]==RN45S)||(tcom[us_rp+1]==LN45S)){
 8015d64:	89fb      	ldrh	r3, [r7, #14]
 8015d66:	3301      	adds	r3, #1
 8015d68:	4a35      	ldr	r2, [pc, #212]	@ (8015e40 <MAP_drive+0x538>)
 8015d6a:	5cd3      	ldrb	r3, [r2, r3]
 8015d6c:	2b9d      	cmp	r3, #157	@ 0x9d
 8015d6e:	d005      	beq.n	8015d7c <MAP_drive+0x474>
 8015d70:	89fb      	ldrh	r3, [r7, #14]
 8015d72:	3301      	adds	r3, #1
 8015d74:	4a32      	ldr	r2, [pc, #200]	@ (8015e40 <MAP_drive+0x538>)
 8015d76:	5cd3      	ldrb	r3, [r2, r3]
 8015d78:	2b9e      	cmp	r3, #158	@ 0x9e
 8015d7a:	d117      	bne.n	8015dac <MAP_drive+0x4a4>
					MOT_goSkewBlock_FinSpeed( (float)(tcom[us_rp]-81)*0.5f, MOT_getSlaStaSpeed(SLA_45) );		// 
 8015d7c:	89fb      	ldrh	r3, [r7, #14]
 8015d7e:	4a30      	ldr	r2, [pc, #192]	@ (8015e40 <MAP_drive+0x538>)
 8015d80:	5cd3      	ldrb	r3, [r2, r3]
 8015d82:	3b51      	subs	r3, #81	@ 0x51
 8015d84:	ee07 3a90 	vmov	s15, r3
 8015d88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015d8c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8015d90:	ee27 8a87 	vmul.f32	s16, s15, s14
 8015d94:	2001      	movs	r0, #1
 8015d96:	f7fb f9b5 	bl	8011104 <MOT_getSlaStaSpeed>
 8015d9a:	eef0 7a40 	vmov.f32	s15, s0
 8015d9e:	eef0 0a67 	vmov.f32	s1, s15
 8015da2:	eeb0 0a48 	vmov.f32	s0, s16
 8015da6:	f7f9 fcc3 	bl	800f730 <MOT_goSkewBlock_FinSpeed>
 8015daa:	e048      	b.n	8015e3e <MAP_drive+0x536>
				}else if((tcom[us_rp+1]==RN135S)||(tcom[us_rp+1]==LN135S)){
 8015dac:	89fb      	ldrh	r3, [r7, #14]
 8015dae:	3301      	adds	r3, #1
 8015db0:	4a23      	ldr	r2, [pc, #140]	@ (8015e40 <MAP_drive+0x538>)
 8015db2:	5cd3      	ldrb	r3, [r2, r3]
 8015db4:	2b9f      	cmp	r3, #159	@ 0x9f
 8015db6:	d005      	beq.n	8015dc4 <MAP_drive+0x4bc>
 8015db8:	89fb      	ldrh	r3, [r7, #14]
 8015dba:	3301      	adds	r3, #1
 8015dbc:	4a20      	ldr	r2, [pc, #128]	@ (8015e40 <MAP_drive+0x538>)
 8015dbe:	5cd3      	ldrb	r3, [r2, r3]
 8015dc0:	2ba0      	cmp	r3, #160	@ 0xa0
 8015dc2:	d117      	bne.n	8015df4 <MAP_drive+0x4ec>
					MOT_goSkewBlock_FinSpeed( (float)(tcom[us_rp]-81)*0.5f, MOT_getSlaStaSpeed(SLA_135) );		// 
 8015dc4:	89fb      	ldrh	r3, [r7, #14]
 8015dc6:	4a1e      	ldr	r2, [pc, #120]	@ (8015e40 <MAP_drive+0x538>)
 8015dc8:	5cd3      	ldrb	r3, [r2, r3]
 8015dca:	3b51      	subs	r3, #81	@ 0x51
 8015dcc:	ee07 3a90 	vmov	s15, r3
 8015dd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015dd4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8015dd8:	ee27 8a87 	vmul.f32	s16, s15, s14
 8015ddc:	2002      	movs	r0, #2
 8015dde:	f7fb f991 	bl	8011104 <MOT_getSlaStaSpeed>
 8015de2:	eef0 7a40 	vmov.f32	s15, s0
 8015de6:	eef0 0a67 	vmov.f32	s1, s15
 8015dea:	eeb0 0a48 	vmov.f32	s0, s16
 8015dee:	f7f9 fc9f 	bl	800f730 <MOT_goSkewBlock_FinSpeed>
 8015df2:	e024      	b.n	8015e3e <MAP_drive+0x536>
				}else if((tcom[us_rp+1]==RN90N)||(tcom[us_rp+1]==LN90N)){
 8015df4:	89fb      	ldrh	r3, [r7, #14]
 8015df6:	3301      	adds	r3, #1
 8015df8:	4a11      	ldr	r2, [pc, #68]	@ (8015e40 <MAP_drive+0x538>)
 8015dfa:	5cd3      	ldrb	r3, [r2, r3]
 8015dfc:	2ba1      	cmp	r3, #161	@ 0xa1
 8015dfe:	d006      	beq.n	8015e0e <MAP_drive+0x506>
 8015e00:	89fb      	ldrh	r3, [r7, #14]
 8015e02:	3301      	adds	r3, #1
 8015e04:	4a0e      	ldr	r2, [pc, #56]	@ (8015e40 <MAP_drive+0x538>)
 8015e06:	5cd3      	ldrb	r3, [r2, r3]
 8015e08:	2ba2      	cmp	r3, #162	@ 0xa2
 8015e0a:	f040 8147 	bne.w	801609c <MAP_drive+0x794>
					MOT_goSkewBlock_FinSpeed( (float)(tcom[us_rp]-81)*0.5f, MOT_getSlaStaSpeed(SLA_N90) );		// 
 8015e0e:	89fb      	ldrh	r3, [r7, #14]
 8015e10:	4a0b      	ldr	r2, [pc, #44]	@ (8015e40 <MAP_drive+0x538>)
 8015e12:	5cd3      	ldrb	r3, [r2, r3]
 8015e14:	3b51      	subs	r3, #81	@ 0x51
 8015e16:	ee07 3a90 	vmov	s15, r3
 8015e1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015e1e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8015e22:	ee27 8a87 	vmul.f32	s16, s15, s14
 8015e26:	2003      	movs	r0, #3
 8015e28:	f7fb f96c 	bl	8011104 <MOT_getSlaStaSpeed>
 8015e2c:	eef0 7a40 	vmov.f32	s15, s0
 8015e30:	eef0 0a67 	vmov.f32	s1, s15
 8015e34:	eeb0 0a48 	vmov.f32	s0, s16
 8015e38:	f7f9 fc7a 	bl	800f730 <MOT_goSkewBlock_FinSpeed>
				if((tcom[us_rp+1]==RN45S)||(tcom[us_rp+1]==LN45S)){
 8015e3c:	e12e      	b.n	801609c <MAP_drive+0x794>
 8015e3e:	e12d      	b.n	801609c <MAP_drive+0x794>
 8015e40:	20019c48 	.word	0x20019c48
 8015e44:	2001ad88 	.word	0x2001ad88
 8015e48:	2001ad4c 	.word	0x2001ad4c
 8015e4c:	88888889 	.word	0x88888889
				switch( tcom[us_rp] )
 8015e50:	89fb      	ldrh	r3, [r7, #14]
 8015e52:	4aa0      	ldr	r2, [pc, #640]	@ (80160d4 <MAP_drive+0x7cc>)
 8015e54:	5cd3      	ldrb	r3, [r2, r3]
 8015e56:	3b4c      	subs	r3, #76	@ 0x4c
 8015e58:	2b56      	cmp	r3, #86	@ 0x56
 8015e5a:	f200 8120 	bhi.w	801609e <MAP_drive+0x796>
 8015e5e:	a201      	add	r2, pc, #4	@ (adr r2, 8015e64 <MAP_drive+0x55c>)
 8015e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015e64:	08015fc1 	.word	0x08015fc1
 8015e68:	08015fd3 	.word	0x08015fd3
 8015e6c:	0801609f 	.word	0x0801609f
 8015e70:	0801609f 	.word	0x0801609f
 8015e74:	0801609f 	.word	0x0801609f
 8015e78:	0801609f 	.word	0x0801609f
 8015e7c:	0801609f 	.word	0x0801609f
 8015e80:	0801609f 	.word	0x0801609f
 8015e84:	0801609f 	.word	0x0801609f
 8015e88:	0801609f 	.word	0x0801609f
 8015e8c:	0801609f 	.word	0x0801609f
 8015e90:	0801609f 	.word	0x0801609f
 8015e94:	0801609f 	.word	0x0801609f
 8015e98:	0801609f 	.word	0x0801609f
 8015e9c:	0801609f 	.word	0x0801609f
 8015ea0:	0801609f 	.word	0x0801609f
 8015ea4:	0801609f 	.word	0x0801609f
 8015ea8:	0801609f 	.word	0x0801609f
 8015eac:	0801609f 	.word	0x0801609f
 8015eb0:	0801609f 	.word	0x0801609f
 8015eb4:	0801609f 	.word	0x0801609f
 8015eb8:	0801609f 	.word	0x0801609f
 8015ebc:	0801609f 	.word	0x0801609f
 8015ec0:	0801609f 	.word	0x0801609f
 8015ec4:	0801609f 	.word	0x0801609f
 8015ec8:	0801609f 	.word	0x0801609f
 8015ecc:	0801609f 	.word	0x0801609f
 8015ed0:	0801609f 	.word	0x0801609f
 8015ed4:	0801609f 	.word	0x0801609f
 8015ed8:	0801609f 	.word	0x0801609f
 8015edc:	0801609f 	.word	0x0801609f
 8015ee0:	0801609f 	.word	0x0801609f
 8015ee4:	0801609f 	.word	0x0801609f
 8015ee8:	0801609f 	.word	0x0801609f
 8015eec:	0801609f 	.word	0x0801609f
 8015ef0:	0801609f 	.word	0x0801609f
 8015ef4:	0801609f 	.word	0x0801609f
 8015ef8:	0801609f 	.word	0x0801609f
 8015efc:	0801609f 	.word	0x0801609f
 8015f00:	0801609f 	.word	0x0801609f
 8015f04:	0801609f 	.word	0x0801609f
 8015f08:	0801609f 	.word	0x0801609f
 8015f0c:	0801609f 	.word	0x0801609f
 8015f10:	0801609f 	.word	0x0801609f
 8015f14:	0801609f 	.word	0x0801609f
 8015f18:	0801609f 	.word	0x0801609f
 8015f1c:	0801609f 	.word	0x0801609f
 8015f20:	0801609f 	.word	0x0801609f
 8015f24:	0801609f 	.word	0x0801609f
 8015f28:	0801609f 	.word	0x0801609f
 8015f2c:	0801609f 	.word	0x0801609f
 8015f30:	0801609f 	.word	0x0801609f
 8015f34:	0801609f 	.word	0x0801609f
 8015f38:	0801609f 	.word	0x0801609f
 8015f3c:	0801609f 	.word	0x0801609f
 8015f40:	0801609f 	.word	0x0801609f
 8015f44:	0801609f 	.word	0x0801609f
 8015f48:	0801609f 	.word	0x0801609f
 8015f4c:	0801609f 	.word	0x0801609f
 8015f50:	0801609f 	.word	0x0801609f
 8015f54:	0801609f 	.word	0x0801609f
 8015f58:	0801609f 	.word	0x0801609f
 8015f5c:	0801609f 	.word	0x0801609f
 8015f60:	0801609f 	.word	0x0801609f
 8015f64:	0801609f 	.word	0x0801609f
 8015f68:	0801609f 	.word	0x0801609f
 8015f6c:	0801609f 	.word	0x0801609f
 8015f70:	0801609f 	.word	0x0801609f
 8015f74:	0801609f 	.word	0x0801609f
 8015f78:	0801609f 	.word	0x0801609f
 8015f7c:	0801609f 	.word	0x0801609f
 8015f80:	0801609f 	.word	0x0801609f
 8015f84:	0801609f 	.word	0x0801609f
 8015f88:	0801609f 	.word	0x0801609f
 8015f8c:	0801609f 	.word	0x0801609f
 8015f90:	0801609f 	.word	0x0801609f
 8015f94:	0801609f 	.word	0x0801609f
 8015f98:	08015fe5 	.word	0x08015fe5
 8015f9c:	08015ff7 	.word	0x08015ff7
 8015fa0:	08016009 	.word	0x08016009
 8015fa4:	0801601b 	.word	0x0801601b
 8015fa8:	0801602d 	.word	0x0801602d
 8015fac:	0801603f 	.word	0x0801603f
 8015fb0:	08016051 	.word	0x08016051
 8015fb4:	08016063 	.word	0x08016063
 8015fb8:	08016075 	.word	0x08016075
 8015fbc:	08016087 	.word	0x08016087
					case R90S:		MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );			break;
 8015fc0:	2000      	movs	r0, #0
 8015fc2:	f7ed ff99 	bl	8003ef8 <PARAM_getSra>
 8015fc6:	4603      	mov	r3, r0
 8015fc8:	4619      	mov	r1, r3
 8015fca:	2000      	movs	r0, #0
 8015fcc:	f7fb f954 	bl	8011278 <MOT_goSla>
 8015fd0:	e065      	b.n	801609e <MAP_drive+0x796>
					case L90S:		MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );			break;
 8015fd2:	2000      	movs	r0, #0
 8015fd4:	f7ed ff90 	bl	8003ef8 <PARAM_getSra>
 8015fd8:	4603      	mov	r3, r0
 8015fda:	4619      	mov	r1, r3
 8015fdc:	2001      	movs	r0, #1
 8015fde:	f7fb f94b 	bl	8011278 <MOT_goSla>
 8015fe2:	e05c      	b.n	801609e <MAP_drive+0x796>
					case RS45N:		MOT_goSla( MOT_R45S_S2N, PARAM_getSra( SLA_45 ) ); 		break;
 8015fe4:	2001      	movs	r0, #1
 8015fe6:	f7ed ff87 	bl	8003ef8 <PARAM_getSra>
 8015fea:	4603      	mov	r3, r0
 8015fec:	4619      	mov	r1, r3
 8015fee:	2002      	movs	r0, #2
 8015ff0:	f7fb f942 	bl	8011278 <MOT_goSla>
 8015ff4:	e053      	b.n	801609e <MAP_drive+0x796>
					case LS45N:		MOT_goSla( MOT_L45S_S2N, PARAM_getSra( SLA_45 ) ); 		break;
 8015ff6:	2001      	movs	r0, #1
 8015ff8:	f7ed ff7e 	bl	8003ef8 <PARAM_getSra>
 8015ffc:	4603      	mov	r3, r0
 8015ffe:	4619      	mov	r1, r3
 8016000:	2003      	movs	r0, #3
 8016002:	f7fb f939 	bl	8011278 <MOT_goSla>
 8016006:	e04a      	b.n	801609e <MAP_drive+0x796>
					case RS135N:	MOT_goSla( MOT_R135S_S2N, PARAM_getSra( SLA_135 ) ); 	break;
 8016008:	2002      	movs	r0, #2
 801600a:	f7ed ff75 	bl	8003ef8 <PARAM_getSra>
 801600e:	4603      	mov	r3, r0
 8016010:	4619      	mov	r1, r3
 8016012:	2008      	movs	r0, #8
 8016014:	f7fb f930 	bl	8011278 <MOT_goSla>
 8016018:	e041      	b.n	801609e <MAP_drive+0x796>
					case LS135N:	MOT_goSla( MOT_L135S_S2N, PARAM_getSra( SLA_135 ) ); 	break;
 801601a:	2002      	movs	r0, #2
 801601c:	f7ed ff6c 	bl	8003ef8 <PARAM_getSra>
 8016020:	4603      	mov	r3, r0
 8016022:	4619      	mov	r1, r3
 8016024:	2009      	movs	r0, #9
 8016026:	f7fb f927 	bl	8011278 <MOT_goSla>
 801602a:	e038      	b.n	801609e <MAP_drive+0x796>
					case RN45S:		MOT_goSla( MOT_R45S_N2S, PARAM_getSra( SLA_45 ) ); 		break;
 801602c:	2001      	movs	r0, #1
 801602e:	f7ed ff63 	bl	8003ef8 <PARAM_getSra>
 8016032:	4603      	mov	r3, r0
 8016034:	4619      	mov	r1, r3
 8016036:	2004      	movs	r0, #4
 8016038:	f7fb f91e 	bl	8011278 <MOT_goSla>
 801603c:	e02f      	b.n	801609e <MAP_drive+0x796>
					case LN45S:		MOT_goSla( MOT_L45S_N2S, PARAM_getSra( SLA_45 ) ); 		break;
 801603e:	2001      	movs	r0, #1
 8016040:	f7ed ff5a 	bl	8003ef8 <PARAM_getSra>
 8016044:	4603      	mov	r3, r0
 8016046:	4619      	mov	r1, r3
 8016048:	2005      	movs	r0, #5
 801604a:	f7fb f915 	bl	8011278 <MOT_goSla>
 801604e:	e026      	b.n	801609e <MAP_drive+0x796>
					case RN135S:	MOT_goSla( MOT_R135S_N2S, PARAM_getSra( SLA_135 ) ); 	break;
 8016050:	2002      	movs	r0, #2
 8016052:	f7ed ff51 	bl	8003ef8 <PARAM_getSra>
 8016056:	4603      	mov	r3, r0
 8016058:	4619      	mov	r1, r3
 801605a:	200a      	movs	r0, #10
 801605c:	f7fb f90c 	bl	8011278 <MOT_goSla>
 8016060:	e01d      	b.n	801609e <MAP_drive+0x796>
					case LN135S:	MOT_goSla( MOT_L135S_N2S, PARAM_getSra( SLA_135 ) ); 	break;
 8016062:	2002      	movs	r0, #2
 8016064:	f7ed ff48 	bl	8003ef8 <PARAM_getSra>
 8016068:	4603      	mov	r3, r0
 801606a:	4619      	mov	r1, r3
 801606c:	200b      	movs	r0, #11
 801606e:	f7fb f903 	bl	8011278 <MOT_goSla>
 8016072:	e014      	b.n	801609e <MAP_drive+0x796>
					case RN90N:		MOT_goSla( MOT_R90S_N, PARAM_getSra( SLA_N90 ) ); 		break;
 8016074:	2003      	movs	r0, #3
 8016076:	f7ed ff3f 	bl	8003ef8 <PARAM_getSra>
 801607a:	4603      	mov	r3, r0
 801607c:	4619      	mov	r1, r3
 801607e:	2006      	movs	r0, #6
 8016080:	f7fb f8fa 	bl	8011278 <MOT_goSla>
 8016084:	e00b      	b.n	801609e <MAP_drive+0x796>
					case LN90N:		MOT_goSla( MOT_L90S_N, PARAM_getSra( SLA_N90 ) );		break;
 8016086:	2003      	movs	r0, #3
 8016088:	f7ed ff36 	bl	8003ef8 <PARAM_getSra>
 801608c:	4603      	mov	r3, r0
 801608e:	4619      	mov	r1, r3
 8016090:	2007      	movs	r0, #7
 8016092:	f7fb f8f1 	bl	8011278 <MOT_goSla>
 8016096:	e002      	b.n	801609e <MAP_drive+0x796>
				if( tcom[us_rp+1] == STOP  ){
 8016098:	bf00      	nop
 801609a:	e000      	b.n	801609e <MAP_drive+0x796>
				if((tcom[us_rp+1]==RN45S)||(tcom[us_rp+1]==LN45S)){
 801609c:	bf00      	nop
			us_rp++;
 801609e:	89fb      	ldrh	r3, [r7, #14]
 80160a0:	3301      	adds	r3, #1
 80160a2:	81fb      	strh	r3, [r7, #14]
			if( SYS_isOutOfCtrl() == TRUE ){
 80160a4:	f7f3 fb2c 	bl	8009700 <SYS_isOutOfCtrl>
 80160a8:	4603      	mov	r3, r0
 80160aa:	2b00      	cmp	r3, #0
 80160ac:	f43f ad57 	beq.w	8015b5e <MAP_drive+0x256>
				CTRL_stop();
 80160b0:	f7f0 fa40 	bl	8006534 <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 80160b4:	2000      	movs	r0, #0
 80160b6:	f7f3 fb55 	bl	8009764 <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 80160ba:	2001      	movs	r0, #1
 80160bc:	f7f3 fb52 	bl	8009764 <DCM_brakeMot>
				break;
 80160c0:	e002      	b.n	80160c8 <MAP_drive+0x7c0>
			if ( scom[us_rp] == CEND  ) break;							//	
 80160c2:	bf00      	nop
 80160c4:	e000      	b.n	80160c8 <MAP_drive+0x7c0>
			if ( tcom[us_rp] == CEND  ) break;							//	
 80160c6:	bf00      	nop
}
 80160c8:	bf00      	nop
 80160ca:	3710      	adds	r7, #16
 80160cc:	46bd      	mov	sp, r7
 80160ce:	ecbd 8b02 	vpop	{d8}
 80160d2:	bd80      	pop	{r7, pc}
 80160d4:	20019c48 	.word	0x20019c48

080160d8 <MAP_searchCmdList>:
	uint8_t uc_staY,					///< [in] Y
	enMAP_HEAD_DIR en_staDir,		///< [in] 
	uint8_t uc_endX,					///< [in] X
	uint8_t uc_endY,					///< [in] Y
	enMAP_HEAD_DIR* en_endDir		///< [out] 
) {
 80160d8:	b490      	push	{r4, r7}
 80160da:	b084      	sub	sp, #16
 80160dc:	af00      	add	r7, sp, #0
 80160de:	4604      	mov	r4, r0
 80160e0:	4608      	mov	r0, r1
 80160e2:	4611      	mov	r1, r2
 80160e4:	461a      	mov	r2, r3
 80160e6:	4623      	mov	r3, r4
 80160e8:	71fb      	strb	r3, [r7, #7]
 80160ea:	4603      	mov	r3, r0
 80160ec:	71bb      	strb	r3, [r7, #6]
 80160ee:	460b      	mov	r3, r1
 80160f0:	717b      	strb	r3, [r7, #5]
 80160f2:	4613      	mov	r3, r2
 80160f4:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_nowDir;									// 
	enMAP_HEAD_DIR	en_tempDir;									// 
//	uint16_t			i;											// roop

	/*  */
	uc_goStep = 0;
 80160f6:	2300      	movs	r3, #0
 80160f8:	73bb      	strb	r3, [r7, #14]
	us_pt = 0;
 80160fa:	2300      	movs	r3, #0
 80160fc:	81bb      	strh	r3, [r7, #12]
//	printf("mx%d,my%d\n", uc_staX, uc_staY);
	/*  */
	while (1) {
		us_high = us_Cmap[uc_staY][uc_staX] - 1;
 80160fe:	79ba      	ldrb	r2, [r7, #6]
 8016100:	79fb      	ldrb	r3, [r7, #7]
 8016102:	499b      	ldr	r1, [pc, #620]	@ (8016370 <MAP_searchCmdList+0x298>)
 8016104:	0152      	lsls	r2, r2, #5
 8016106:	4413      	add	r3, r2
 8016108:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801610c:	3b01      	subs	r3, #1
 801610e:	817b      	strh	r3, [r7, #10]
		if ((g_SysMap[uc_staY][uc_staX]&0xf0) != 0xf0){
 8016110:	79ba      	ldrb	r2, [r7, #6]
 8016112:	79fb      	ldrb	r3, [r7, #7]
 8016114:	4997      	ldr	r1, [pc, #604]	@ (8016374 <MAP_searchCmdList+0x29c>)
 8016116:	0152      	lsls	r2, r2, #5
 8016118:	440a      	add	r2, r1
 801611a:	4413      	add	r3, r2
 801611c:	781b      	ldrb	r3, [r3, #0]
 801611e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8016122:	2bf0      	cmp	r3, #240	@ 0xf0
 8016124:	d006      	beq.n	8016134 <MAP_searchCmdList+0x5c>
			Return_X = uc_staX;
 8016126:	4a94      	ldr	r2, [pc, #592]	@ (8016378 <MAP_searchCmdList+0x2a0>)
 8016128:	79fb      	ldrb	r3, [r7, #7]
 801612a:	7013      	strb	r3, [r2, #0]
			Return_Y = uc_staY;
 801612c:	4a93      	ldr	r2, [pc, #588]	@ (801637c <MAP_searchCmdList+0x2a4>)
 801612e:	79bb      	ldrb	r3, [r7, #6]
 8016130:	7013      	strb	r3, [r2, #0]
			break;
 8016132:	e1dd      	b.n	80164f0 <MAP_searchCmdList+0x418>
		}

		if (en_staDir == NORTH) {
 8016134:	797b      	ldrb	r3, [r7, #5]
 8016136:	2b00      	cmp	r3, #0
 8016138:	d164      	bne.n	8016204 <MAP_searchCmdList+0x12c>
			if (((g_SysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_Cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 801613a:	79ba      	ldrb	r2, [r7, #6]
 801613c:	79fb      	ldrb	r3, [r7, #7]
 801613e:	498d      	ldr	r1, [pc, #564]	@ (8016374 <MAP_searchCmdList+0x29c>)
 8016140:	0152      	lsls	r2, r2, #5
 8016142:	440a      	add	r2, r1
 8016144:	4413      	add	r3, r2
 8016146:	781b      	ldrb	r3, [r3, #0]
 8016148:	f003 0311 	and.w	r3, r3, #17
 801614c:	2b10      	cmp	r3, #16
 801614e:	d10d      	bne.n	801616c <MAP_searchCmdList+0x94>
 8016150:	79bb      	ldrb	r3, [r7, #6]
 8016152:	1c5a      	adds	r2, r3, #1
 8016154:	79fb      	ldrb	r3, [r7, #7]
 8016156:	4986      	ldr	r1, [pc, #536]	@ (8016370 <MAP_searchCmdList+0x298>)
 8016158:	0152      	lsls	r2, r2, #5
 801615a:	4413      	add	r3, r2
 801615c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016160:	897a      	ldrh	r2, [r7, #10]
 8016162:	429a      	cmp	r2, r3
 8016164:	d102      	bne.n	801616c <MAP_searchCmdList+0x94>
 8016166:	2300      	movs	r3, #0
 8016168:	73fb      	strb	r3, [r7, #15]
 801616a:	e18b      	b.n	8016484 <MAP_searchCmdList+0x3ac>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_Cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 801616c:	79ba      	ldrb	r2, [r7, #6]
 801616e:	79fb      	ldrb	r3, [r7, #7]
 8016170:	4980      	ldr	r1, [pc, #512]	@ (8016374 <MAP_searchCmdList+0x29c>)
 8016172:	0152      	lsls	r2, r2, #5
 8016174:	440a      	add	r2, r1
 8016176:	4413      	add	r3, r2
 8016178:	781b      	ldrb	r3, [r3, #0]
 801617a:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 801617e:	2b20      	cmp	r3, #32
 8016180:	d10d      	bne.n	801619e <MAP_searchCmdList+0xc6>
 8016182:	79ba      	ldrb	r2, [r7, #6]
 8016184:	79fb      	ldrb	r3, [r7, #7]
 8016186:	3301      	adds	r3, #1
 8016188:	4979      	ldr	r1, [pc, #484]	@ (8016370 <MAP_searchCmdList+0x298>)
 801618a:	0152      	lsls	r2, r2, #5
 801618c:	4413      	add	r3, r2
 801618e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016192:	897a      	ldrh	r2, [r7, #10]
 8016194:	429a      	cmp	r2, r3
 8016196:	d102      	bne.n	801619e <MAP_searchCmdList+0xc6>
 8016198:	2301      	movs	r3, #1
 801619a:	73fb      	strb	r3, [r7, #15]
 801619c:	e172      	b.n	8016484 <MAP_searchCmdList+0x3ac>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_Cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 801619e:	79ba      	ldrb	r2, [r7, #6]
 80161a0:	79fb      	ldrb	r3, [r7, #7]
 80161a2:	4974      	ldr	r1, [pc, #464]	@ (8016374 <MAP_searchCmdList+0x29c>)
 80161a4:	0152      	lsls	r2, r2, #5
 80161a6:	440a      	add	r2, r1
 80161a8:	4413      	add	r3, r2
 80161aa:	781b      	ldrb	r3, [r3, #0]
 80161ac:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 80161b0:	2b80      	cmp	r3, #128	@ 0x80
 80161b2:	d10d      	bne.n	80161d0 <MAP_searchCmdList+0xf8>
 80161b4:	79ba      	ldrb	r2, [r7, #6]
 80161b6:	79fb      	ldrb	r3, [r7, #7]
 80161b8:	3b01      	subs	r3, #1
 80161ba:	496d      	ldr	r1, [pc, #436]	@ (8016370 <MAP_searchCmdList+0x298>)
 80161bc:	0152      	lsls	r2, r2, #5
 80161be:	4413      	add	r3, r2
 80161c0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80161c4:	897a      	ldrh	r2, [r7, #10]
 80161c6:	429a      	cmp	r2, r3
 80161c8:	d102      	bne.n	80161d0 <MAP_searchCmdList+0xf8>
 80161ca:	2303      	movs	r3, #3
 80161cc:	73fb      	strb	r3, [r7, #15]
 80161ce:	e159      	b.n	8016484 <MAP_searchCmdList+0x3ac>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_Cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 80161d0:	79ba      	ldrb	r2, [r7, #6]
 80161d2:	79fb      	ldrb	r3, [r7, #7]
 80161d4:	4967      	ldr	r1, [pc, #412]	@ (8016374 <MAP_searchCmdList+0x29c>)
 80161d6:	0152      	lsls	r2, r2, #5
 80161d8:	440a      	add	r2, r1
 80161da:	4413      	add	r3, r2
 80161dc:	781b      	ldrb	r3, [r3, #0]
 80161de:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80161e2:	2b40      	cmp	r3, #64	@ 0x40
 80161e4:	d10d      	bne.n	8016202 <MAP_searchCmdList+0x12a>
 80161e6:	79bb      	ldrb	r3, [r7, #6]
 80161e8:	1e5a      	subs	r2, r3, #1
 80161ea:	79fb      	ldrb	r3, [r7, #7]
 80161ec:	4960      	ldr	r1, [pc, #384]	@ (8016370 <MAP_searchCmdList+0x298>)
 80161ee:	0152      	lsls	r2, r2, #5
 80161f0:	4413      	add	r3, r2
 80161f2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80161f6:	897a      	ldrh	r2, [r7, #10]
 80161f8:	429a      	cmp	r2, r3
 80161fa:	d102      	bne.n	8016202 <MAP_searchCmdList+0x12a>
 80161fc:	2302      	movs	r3, #2
 80161fe:	73fb      	strb	r3, [r7, #15]
 8016200:	e140      	b.n	8016484 <MAP_searchCmdList+0x3ac>
			else   while (1);
 8016202:	e7fe      	b.n	8016202 <MAP_searchCmdList+0x12a>
		}
		else if (en_staDir == EAST) {
 8016204:	797b      	ldrb	r3, [r7, #5]
 8016206:	2b01      	cmp	r3, #1
 8016208:	d164      	bne.n	80162d4 <MAP_searchCmdList+0x1fc>
			if (((g_SysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_Cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 801620a:	79ba      	ldrb	r2, [r7, #6]
 801620c:	79fb      	ldrb	r3, [r7, #7]
 801620e:	4959      	ldr	r1, [pc, #356]	@ (8016374 <MAP_searchCmdList+0x29c>)
 8016210:	0152      	lsls	r2, r2, #5
 8016212:	440a      	add	r2, r1
 8016214:	4413      	add	r3, r2
 8016216:	781b      	ldrb	r3, [r3, #0]
 8016218:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 801621c:	2b20      	cmp	r3, #32
 801621e:	d10d      	bne.n	801623c <MAP_searchCmdList+0x164>
 8016220:	79ba      	ldrb	r2, [r7, #6]
 8016222:	79fb      	ldrb	r3, [r7, #7]
 8016224:	3301      	adds	r3, #1
 8016226:	4952      	ldr	r1, [pc, #328]	@ (8016370 <MAP_searchCmdList+0x298>)
 8016228:	0152      	lsls	r2, r2, #5
 801622a:	4413      	add	r3, r2
 801622c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016230:	897a      	ldrh	r2, [r7, #10]
 8016232:	429a      	cmp	r2, r3
 8016234:	d102      	bne.n	801623c <MAP_searchCmdList+0x164>
 8016236:	2301      	movs	r3, #1
 8016238:	73fb      	strb	r3, [r7, #15]
 801623a:	e123      	b.n	8016484 <MAP_searchCmdList+0x3ac>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_Cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 801623c:	79ba      	ldrb	r2, [r7, #6]
 801623e:	79fb      	ldrb	r3, [r7, #7]
 8016240:	494c      	ldr	r1, [pc, #304]	@ (8016374 <MAP_searchCmdList+0x29c>)
 8016242:	0152      	lsls	r2, r2, #5
 8016244:	440a      	add	r2, r1
 8016246:	4413      	add	r3, r2
 8016248:	781b      	ldrb	r3, [r3, #0]
 801624a:	f003 0311 	and.w	r3, r3, #17
 801624e:	2b10      	cmp	r3, #16
 8016250:	d10d      	bne.n	801626e <MAP_searchCmdList+0x196>
 8016252:	79bb      	ldrb	r3, [r7, #6]
 8016254:	1c5a      	adds	r2, r3, #1
 8016256:	79fb      	ldrb	r3, [r7, #7]
 8016258:	4945      	ldr	r1, [pc, #276]	@ (8016370 <MAP_searchCmdList+0x298>)
 801625a:	0152      	lsls	r2, r2, #5
 801625c:	4413      	add	r3, r2
 801625e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016262:	897a      	ldrh	r2, [r7, #10]
 8016264:	429a      	cmp	r2, r3
 8016266:	d102      	bne.n	801626e <MAP_searchCmdList+0x196>
 8016268:	2300      	movs	r3, #0
 801626a:	73fb      	strb	r3, [r7, #15]
 801626c:	e10a      	b.n	8016484 <MAP_searchCmdList+0x3ac>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_Cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 801626e:	79ba      	ldrb	r2, [r7, #6]
 8016270:	79fb      	ldrb	r3, [r7, #7]
 8016272:	4940      	ldr	r1, [pc, #256]	@ (8016374 <MAP_searchCmdList+0x29c>)
 8016274:	0152      	lsls	r2, r2, #5
 8016276:	440a      	add	r2, r1
 8016278:	4413      	add	r3, r2
 801627a:	781b      	ldrb	r3, [r3, #0]
 801627c:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8016280:	2b40      	cmp	r3, #64	@ 0x40
 8016282:	d10d      	bne.n	80162a0 <MAP_searchCmdList+0x1c8>
 8016284:	79bb      	ldrb	r3, [r7, #6]
 8016286:	1e5a      	subs	r2, r3, #1
 8016288:	79fb      	ldrb	r3, [r7, #7]
 801628a:	4939      	ldr	r1, [pc, #228]	@ (8016370 <MAP_searchCmdList+0x298>)
 801628c:	0152      	lsls	r2, r2, #5
 801628e:	4413      	add	r3, r2
 8016290:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016294:	897a      	ldrh	r2, [r7, #10]
 8016296:	429a      	cmp	r2, r3
 8016298:	d102      	bne.n	80162a0 <MAP_searchCmdList+0x1c8>
 801629a:	2302      	movs	r3, #2
 801629c:	73fb      	strb	r3, [r7, #15]
 801629e:	e0f1      	b.n	8016484 <MAP_searchCmdList+0x3ac>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_Cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 80162a0:	79ba      	ldrb	r2, [r7, #6]
 80162a2:	79fb      	ldrb	r3, [r7, #7]
 80162a4:	4933      	ldr	r1, [pc, #204]	@ (8016374 <MAP_searchCmdList+0x29c>)
 80162a6:	0152      	lsls	r2, r2, #5
 80162a8:	440a      	add	r2, r1
 80162aa:	4413      	add	r3, r2
 80162ac:	781b      	ldrb	r3, [r3, #0]
 80162ae:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 80162b2:	2b80      	cmp	r3, #128	@ 0x80
 80162b4:	d10d      	bne.n	80162d2 <MAP_searchCmdList+0x1fa>
 80162b6:	79ba      	ldrb	r2, [r7, #6]
 80162b8:	79fb      	ldrb	r3, [r7, #7]
 80162ba:	3b01      	subs	r3, #1
 80162bc:	492c      	ldr	r1, [pc, #176]	@ (8016370 <MAP_searchCmdList+0x298>)
 80162be:	0152      	lsls	r2, r2, #5
 80162c0:	4413      	add	r3, r2
 80162c2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80162c6:	897a      	ldrh	r2, [r7, #10]
 80162c8:	429a      	cmp	r2, r3
 80162ca:	d102      	bne.n	80162d2 <MAP_searchCmdList+0x1fa>
 80162cc:	2303      	movs	r3, #3
 80162ce:	73fb      	strb	r3, [r7, #15]
 80162d0:	e0d8      	b.n	8016484 <MAP_searchCmdList+0x3ac>
			else   while (1);
 80162d2:	e7fe      	b.n	80162d2 <MAP_searchCmdList+0x1fa>
		}
		else if (en_staDir == SOUTH) {
 80162d4:	797b      	ldrb	r3, [r7, #5]
 80162d6:	2b02      	cmp	r3, #2
 80162d8:	d16c      	bne.n	80163b4 <MAP_searchCmdList+0x2dc>
			if (((g_SysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_Cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 80162da:	79ba      	ldrb	r2, [r7, #6]
 80162dc:	79fb      	ldrb	r3, [r7, #7]
 80162de:	4925      	ldr	r1, [pc, #148]	@ (8016374 <MAP_searchCmdList+0x29c>)
 80162e0:	0152      	lsls	r2, r2, #5
 80162e2:	440a      	add	r2, r1
 80162e4:	4413      	add	r3, r2
 80162e6:	781b      	ldrb	r3, [r3, #0]
 80162e8:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80162ec:	2b40      	cmp	r3, #64	@ 0x40
 80162ee:	d10d      	bne.n	801630c <MAP_searchCmdList+0x234>
 80162f0:	79bb      	ldrb	r3, [r7, #6]
 80162f2:	1e5a      	subs	r2, r3, #1
 80162f4:	79fb      	ldrb	r3, [r7, #7]
 80162f6:	491e      	ldr	r1, [pc, #120]	@ (8016370 <MAP_searchCmdList+0x298>)
 80162f8:	0152      	lsls	r2, r2, #5
 80162fa:	4413      	add	r3, r2
 80162fc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016300:	897a      	ldrh	r2, [r7, #10]
 8016302:	429a      	cmp	r2, r3
 8016304:	d102      	bne.n	801630c <MAP_searchCmdList+0x234>
 8016306:	2302      	movs	r3, #2
 8016308:	73fb      	strb	r3, [r7, #15]
 801630a:	e0bb      	b.n	8016484 <MAP_searchCmdList+0x3ac>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_Cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 801630c:	79ba      	ldrb	r2, [r7, #6]
 801630e:	79fb      	ldrb	r3, [r7, #7]
 8016310:	4918      	ldr	r1, [pc, #96]	@ (8016374 <MAP_searchCmdList+0x29c>)
 8016312:	0152      	lsls	r2, r2, #5
 8016314:	440a      	add	r2, r1
 8016316:	4413      	add	r3, r2
 8016318:	781b      	ldrb	r3, [r3, #0]
 801631a:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 801631e:	2b20      	cmp	r3, #32
 8016320:	d10d      	bne.n	801633e <MAP_searchCmdList+0x266>
 8016322:	79ba      	ldrb	r2, [r7, #6]
 8016324:	79fb      	ldrb	r3, [r7, #7]
 8016326:	3301      	adds	r3, #1
 8016328:	4911      	ldr	r1, [pc, #68]	@ (8016370 <MAP_searchCmdList+0x298>)
 801632a:	0152      	lsls	r2, r2, #5
 801632c:	4413      	add	r3, r2
 801632e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016332:	897a      	ldrh	r2, [r7, #10]
 8016334:	429a      	cmp	r2, r3
 8016336:	d102      	bne.n	801633e <MAP_searchCmdList+0x266>
 8016338:	2301      	movs	r3, #1
 801633a:	73fb      	strb	r3, [r7, #15]
 801633c:	e0a2      	b.n	8016484 <MAP_searchCmdList+0x3ac>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_Cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 801633e:	79ba      	ldrb	r2, [r7, #6]
 8016340:	79fb      	ldrb	r3, [r7, #7]
 8016342:	490c      	ldr	r1, [pc, #48]	@ (8016374 <MAP_searchCmdList+0x29c>)
 8016344:	0152      	lsls	r2, r2, #5
 8016346:	440a      	add	r2, r1
 8016348:	4413      	add	r3, r2
 801634a:	781b      	ldrb	r3, [r3, #0]
 801634c:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 8016350:	2b80      	cmp	r3, #128	@ 0x80
 8016352:	d115      	bne.n	8016380 <MAP_searchCmdList+0x2a8>
 8016354:	79ba      	ldrb	r2, [r7, #6]
 8016356:	79fb      	ldrb	r3, [r7, #7]
 8016358:	3b01      	subs	r3, #1
 801635a:	4905      	ldr	r1, [pc, #20]	@ (8016370 <MAP_searchCmdList+0x298>)
 801635c:	0152      	lsls	r2, r2, #5
 801635e:	4413      	add	r3, r2
 8016360:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016364:	897a      	ldrh	r2, [r7, #10]
 8016366:	429a      	cmp	r2, r3
 8016368:	d10a      	bne.n	8016380 <MAP_searchCmdList+0x2a8>
 801636a:	2303      	movs	r3, #3
 801636c:	73fb      	strb	r3, [r7, #15]
 801636e:	e089      	b.n	8016484 <MAP_searchCmdList+0x3ac>
 8016370:	2001ada0 	.word	0x2001ada0
 8016374:	2001b5a0 	.word	0x2001b5a0
 8016378:	2001ad9c 	.word	0x2001ad9c
 801637c:	2001ad9d 	.word	0x2001ad9d
			else if (((g_SysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_Cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 8016380:	79ba      	ldrb	r2, [r7, #6]
 8016382:	79fb      	ldrb	r3, [r7, #7]
 8016384:	495e      	ldr	r1, [pc, #376]	@ (8016500 <MAP_searchCmdList+0x428>)
 8016386:	0152      	lsls	r2, r2, #5
 8016388:	440a      	add	r2, r1
 801638a:	4413      	add	r3, r2
 801638c:	781b      	ldrb	r3, [r3, #0]
 801638e:	f003 0311 	and.w	r3, r3, #17
 8016392:	2b10      	cmp	r3, #16
 8016394:	d10d      	bne.n	80163b2 <MAP_searchCmdList+0x2da>
 8016396:	79bb      	ldrb	r3, [r7, #6]
 8016398:	1c5a      	adds	r2, r3, #1
 801639a:	79fb      	ldrb	r3, [r7, #7]
 801639c:	4959      	ldr	r1, [pc, #356]	@ (8016504 <MAP_searchCmdList+0x42c>)
 801639e:	0152      	lsls	r2, r2, #5
 80163a0:	4413      	add	r3, r2
 80163a2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80163a6:	897a      	ldrh	r2, [r7, #10]
 80163a8:	429a      	cmp	r2, r3
 80163aa:	d102      	bne.n	80163b2 <MAP_searchCmdList+0x2da>
 80163ac:	2300      	movs	r3, #0
 80163ae:	73fb      	strb	r3, [r7, #15]
 80163b0:	e068      	b.n	8016484 <MAP_searchCmdList+0x3ac>
			else   while (1);
 80163b2:	e7fe      	b.n	80163b2 <MAP_searchCmdList+0x2da>
		}
		else if (en_staDir == WEST) {
 80163b4:	797b      	ldrb	r3, [r7, #5]
 80163b6:	2b03      	cmp	r3, #3
 80163b8:	d164      	bne.n	8016484 <MAP_searchCmdList+0x3ac>
			if (((g_SysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_Cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 80163ba:	79ba      	ldrb	r2, [r7, #6]
 80163bc:	79fb      	ldrb	r3, [r7, #7]
 80163be:	4950      	ldr	r1, [pc, #320]	@ (8016500 <MAP_searchCmdList+0x428>)
 80163c0:	0152      	lsls	r2, r2, #5
 80163c2:	440a      	add	r2, r1
 80163c4:	4413      	add	r3, r2
 80163c6:	781b      	ldrb	r3, [r3, #0]
 80163c8:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 80163cc:	2b80      	cmp	r3, #128	@ 0x80
 80163ce:	d10d      	bne.n	80163ec <MAP_searchCmdList+0x314>
 80163d0:	79ba      	ldrb	r2, [r7, #6]
 80163d2:	79fb      	ldrb	r3, [r7, #7]
 80163d4:	3b01      	subs	r3, #1
 80163d6:	494b      	ldr	r1, [pc, #300]	@ (8016504 <MAP_searchCmdList+0x42c>)
 80163d8:	0152      	lsls	r2, r2, #5
 80163da:	4413      	add	r3, r2
 80163dc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80163e0:	897a      	ldrh	r2, [r7, #10]
 80163e2:	429a      	cmp	r2, r3
 80163e4:	d102      	bne.n	80163ec <MAP_searchCmdList+0x314>
 80163e6:	2303      	movs	r3, #3
 80163e8:	73fb      	strb	r3, [r7, #15]
 80163ea:	e04b      	b.n	8016484 <MAP_searchCmdList+0x3ac>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_Cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 80163ec:	79ba      	ldrb	r2, [r7, #6]
 80163ee:	79fb      	ldrb	r3, [r7, #7]
 80163f0:	4943      	ldr	r1, [pc, #268]	@ (8016500 <MAP_searchCmdList+0x428>)
 80163f2:	0152      	lsls	r2, r2, #5
 80163f4:	440a      	add	r2, r1
 80163f6:	4413      	add	r3, r2
 80163f8:	781b      	ldrb	r3, [r3, #0]
 80163fa:	f003 0311 	and.w	r3, r3, #17
 80163fe:	2b10      	cmp	r3, #16
 8016400:	d10d      	bne.n	801641e <MAP_searchCmdList+0x346>
 8016402:	79bb      	ldrb	r3, [r7, #6]
 8016404:	1c5a      	adds	r2, r3, #1
 8016406:	79fb      	ldrb	r3, [r7, #7]
 8016408:	493e      	ldr	r1, [pc, #248]	@ (8016504 <MAP_searchCmdList+0x42c>)
 801640a:	0152      	lsls	r2, r2, #5
 801640c:	4413      	add	r3, r2
 801640e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016412:	897a      	ldrh	r2, [r7, #10]
 8016414:	429a      	cmp	r2, r3
 8016416:	d102      	bne.n	801641e <MAP_searchCmdList+0x346>
 8016418:	2300      	movs	r3, #0
 801641a:	73fb      	strb	r3, [r7, #15]
 801641c:	e032      	b.n	8016484 <MAP_searchCmdList+0x3ac>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_Cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 801641e:	79ba      	ldrb	r2, [r7, #6]
 8016420:	79fb      	ldrb	r3, [r7, #7]
 8016422:	4937      	ldr	r1, [pc, #220]	@ (8016500 <MAP_searchCmdList+0x428>)
 8016424:	0152      	lsls	r2, r2, #5
 8016426:	440a      	add	r2, r1
 8016428:	4413      	add	r3, r2
 801642a:	781b      	ldrb	r3, [r3, #0]
 801642c:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8016430:	2b40      	cmp	r3, #64	@ 0x40
 8016432:	d10d      	bne.n	8016450 <MAP_searchCmdList+0x378>
 8016434:	79bb      	ldrb	r3, [r7, #6]
 8016436:	1e5a      	subs	r2, r3, #1
 8016438:	79fb      	ldrb	r3, [r7, #7]
 801643a:	4932      	ldr	r1, [pc, #200]	@ (8016504 <MAP_searchCmdList+0x42c>)
 801643c:	0152      	lsls	r2, r2, #5
 801643e:	4413      	add	r3, r2
 8016440:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016444:	897a      	ldrh	r2, [r7, #10]
 8016446:	429a      	cmp	r2, r3
 8016448:	d102      	bne.n	8016450 <MAP_searchCmdList+0x378>
 801644a:	2302      	movs	r3, #2
 801644c:	73fb      	strb	r3, [r7, #15]
 801644e:	e019      	b.n	8016484 <MAP_searchCmdList+0x3ac>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_Cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 8016450:	79ba      	ldrb	r2, [r7, #6]
 8016452:	79fb      	ldrb	r3, [r7, #7]
 8016454:	492a      	ldr	r1, [pc, #168]	@ (8016500 <MAP_searchCmdList+0x428>)
 8016456:	0152      	lsls	r2, r2, #5
 8016458:	440a      	add	r2, r1
 801645a:	4413      	add	r3, r2
 801645c:	781b      	ldrb	r3, [r3, #0]
 801645e:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8016462:	2b20      	cmp	r3, #32
 8016464:	d10d      	bne.n	8016482 <MAP_searchCmdList+0x3aa>
 8016466:	79ba      	ldrb	r2, [r7, #6]
 8016468:	79fb      	ldrb	r3, [r7, #7]
 801646a:	3301      	adds	r3, #1
 801646c:	4925      	ldr	r1, [pc, #148]	@ (8016504 <MAP_searchCmdList+0x42c>)
 801646e:	0152      	lsls	r2, r2, #5
 8016470:	4413      	add	r3, r2
 8016472:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016476:	897a      	ldrh	r2, [r7, #10]
 8016478:	429a      	cmp	r2, r3
 801647a:	d102      	bne.n	8016482 <MAP_searchCmdList+0x3aa>
 801647c:	2301      	movs	r3, #1
 801647e:	73fb      	strb	r3, [r7, #15]
 8016480:	e000      	b.n	8016484 <MAP_searchCmdList+0x3ac>
			else   while (1);
 8016482:	e7fe      	b.n	8016482 <MAP_searchCmdList+0x3aa>
		}

		en_tempDir = (enMAP_HEAD_DIR)((en_nowDir - en_staDir) & (enMAP_HEAD_DIR)3);		// 
 8016484:	7bfa      	ldrb	r2, [r7, #15]
 8016486:	797b      	ldrb	r3, [r7, #5]
 8016488:	1ad3      	subs	r3, r2, r3
 801648a:	b2db      	uxtb	r3, r3
 801648c:	f003 0303 	and.w	r3, r3, #3
 8016490:	727b      	strb	r3, [r7, #9]
		en_staDir = en_nowDir;
 8016492:	7bfb      	ldrb	r3, [r7, #15]
 8016494:	717b      	strb	r3, [r7, #5]

		if (en_nowDir == NORTH) uc_staY = uc_staY + 1;
 8016496:	7bfb      	ldrb	r3, [r7, #15]
 8016498:	2b00      	cmp	r3, #0
 801649a:	d103      	bne.n	80164a4 <MAP_searchCmdList+0x3cc>
 801649c:	79bb      	ldrb	r3, [r7, #6]
 801649e:	3301      	adds	r3, #1
 80164a0:	71bb      	strb	r3, [r7, #6]
 80164a2:	e013      	b.n	80164cc <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == EAST) uc_staX = uc_staX + 1;
 80164a4:	7bfb      	ldrb	r3, [r7, #15]
 80164a6:	2b01      	cmp	r3, #1
 80164a8:	d103      	bne.n	80164b2 <MAP_searchCmdList+0x3da>
 80164aa:	79fb      	ldrb	r3, [r7, #7]
 80164ac:	3301      	adds	r3, #1
 80164ae:	71fb      	strb	r3, [r7, #7]
 80164b0:	e00c      	b.n	80164cc <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == SOUTH) uc_staY = uc_staY - 1;
 80164b2:	7bfb      	ldrb	r3, [r7, #15]
 80164b4:	2b02      	cmp	r3, #2
 80164b6:	d103      	bne.n	80164c0 <MAP_searchCmdList+0x3e8>
 80164b8:	79bb      	ldrb	r3, [r7, #6]
 80164ba:	3b01      	subs	r3, #1
 80164bc:	71bb      	strb	r3, [r7, #6]
 80164be:	e005      	b.n	80164cc <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == WEST) uc_staX = uc_staX - 1;
 80164c0:	7bfb      	ldrb	r3, [r7, #15]
 80164c2:	2b03      	cmp	r3, #3
 80164c4:	d102      	bne.n	80164cc <MAP_searchCmdList+0x3f4>
 80164c6:	79fb      	ldrb	r3, [r7, #7]
 80164c8:	3b01      	subs	r3, #1
 80164ca:	71fb      	strb	r3, [r7, #7]

		en_staDir = en_nowDir;
 80164cc:	7bfb      	ldrb	r3, [r7, #15]
 80164ce:	717b      	strb	r3, [r7, #5]

//		if ((uc_staX == uc_endX) && (uc_staY == uc_endY)) break;
		if (us_Cmap[uc_staY][uc_staX] == 0) {
 80164d0:	79ba      	ldrb	r2, [r7, #6]
 80164d2:	79fb      	ldrb	r3, [r7, #7]
 80164d4:	490b      	ldr	r1, [pc, #44]	@ (8016504 <MAP_searchCmdList+0x42c>)
 80164d6:	0152      	lsls	r2, r2, #5
 80164d8:	4413      	add	r3, r2
 80164da:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80164de:	2b00      	cmp	r3, #0
 80164e0:	f47f ae0d 	bne.w	80160fe <MAP_searchCmdList+0x26>
			Return_X = 0;
 80164e4:	4b08      	ldr	r3, [pc, #32]	@ (8016508 <MAP_searchCmdList+0x430>)
 80164e6:	2200      	movs	r2, #0
 80164e8:	701a      	strb	r2, [r3, #0]
			Return_Y = 0;
 80164ea:	4b08      	ldr	r3, [pc, #32]	@ (801650c <MAP_searchCmdList+0x434>)
 80164ec:	2200      	movs	r2, #0
 80164ee:	701a      	strb	r2, [r3, #0]
		}
	}


	/*  */
	*en_endDir = en_staDir;
 80164f0:	69fb      	ldr	r3, [r7, #28]
 80164f2:	797a      	ldrb	r2, [r7, #5]
 80164f4:	701a      	strb	r2, [r3, #0]
}
 80164f6:	bf00      	nop
 80164f8:	3710      	adds	r7, #16
 80164fa:	46bd      	mov	sp, r7
 80164fc:	bc90      	pop	{r4, r7}
 80164fe:	4770      	bx	lr
 8016500:	2001b5a0 	.word	0x2001b5a0
 8016504:	2001ada0 	.word	0x2001ada0
 8016508:	2001ad9c 	.word	0x2001ad9c
 801650c:	2001ad9d 	.word	0x2001ad9d

08016510 <MAP_makeCmdList_dijkstra_modoki>:
	uint8_t uc_staY,					///< [in] Y
	enMAP_HEAD_DIR en_staDir,		///< [in] 
	uint8_t uc_endX,					///< [in] X
	uint8_t uc_endY,					///< [in] Y
	enMAP_HEAD_DIR* en_endDir		///< [out] 
) {
 8016510:	b490      	push	{r4, r7}
 8016512:	b086      	sub	sp, #24
 8016514:	af00      	add	r7, sp, #0
 8016516:	4604      	mov	r4, r0
 8016518:	4608      	mov	r0, r1
 801651a:	4611      	mov	r1, r2
 801651c:	461a      	mov	r2, r3
 801651e:	4623      	mov	r3, r4
 8016520:	71fb      	strb	r3, [r7, #7]
 8016522:	4603      	mov	r3, r0
 8016524:	71bb      	strb	r3, [r7, #6]
 8016526:	460b      	mov	r3, r1
 8016528:	717b      	strb	r3, [r7, #5]
 801652a:	4613      	mov	r3, r2
 801652c:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_nowDir;									// 
	enMAP_HEAD_DIR	en_tempDir;									// 
//	USHORT			i;											// roop

	/*  */
	uc_goStep = 0;
 801652e:	2300      	movs	r3, #0
 8016530:	75fb      	strb	r3, [r7, #23]
	us_pt = 0;
 8016532:	2300      	movs	r3, #0
 8016534:	82bb      	strh	r3, [r7, #20]

	/*  */
	while (1) {
		us_high = us_Cmap[uc_staY][uc_staX];
 8016536:	79ba      	ldrb	r2, [r7, #6]
 8016538:	79fb      	ldrb	r3, [r7, #7]
 801653a:	49a4      	ldr	r1, [pc, #656]	@ (80167cc <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 801653c:	0152      	lsls	r2, r2, #5
 801653e:	4413      	add	r3, r2
 8016540:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016544:	823b      	strh	r3, [r7, #16]

		if ((uc_staX == uc_endX) && (uc_staY == uc_endY)) {
 8016546:	79fa      	ldrb	r2, [r7, #7]
 8016548:	793b      	ldrb	r3, [r7, #4]
 801654a:	429a      	cmp	r2, r3
 801654c:	d105      	bne.n	801655a <MAP_makeCmdList_dijkstra_modoki+0x4a>
 801654e:	79ba      	ldrb	r2, [r7, #6]
 8016550:	f897 3020 	ldrb.w	r3, [r7, #32]
 8016554:	429a      	cmp	r2, r3
 8016556:	f000 820b 	beq.w	8016970 <MAP_makeCmdList_dijkstra_modoki+0x460>
			break;
		}
		
		if (en_staDir == NORTH) {
 801655a:	797b      	ldrb	r3, [r7, #5]
 801655c:	2b00      	cmp	r3, #0
 801655e:	d164      	bne.n	801662a <MAP_makeCmdList_dijkstra_modoki+0x11a>
			if (((g_SysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_Cmap[uc_staY + 1][uc_staX] < us_high)) en_nowDir = NORTH;
 8016560:	79ba      	ldrb	r2, [r7, #6]
 8016562:	79fb      	ldrb	r3, [r7, #7]
 8016564:	499a      	ldr	r1, [pc, #616]	@ (80167d0 <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 8016566:	0152      	lsls	r2, r2, #5
 8016568:	440a      	add	r2, r1
 801656a:	4413      	add	r3, r2
 801656c:	781b      	ldrb	r3, [r3, #0]
 801656e:	f003 0311 	and.w	r3, r3, #17
 8016572:	2b10      	cmp	r3, #16
 8016574:	d10d      	bne.n	8016592 <MAP_makeCmdList_dijkstra_modoki+0x82>
 8016576:	79bb      	ldrb	r3, [r7, #6]
 8016578:	1c5a      	adds	r2, r3, #1
 801657a:	79fb      	ldrb	r3, [r7, #7]
 801657c:	4993      	ldr	r1, [pc, #588]	@ (80167cc <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 801657e:	0152      	lsls	r2, r2, #5
 8016580:	4413      	add	r3, r2
 8016582:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016586:	8a3a      	ldrh	r2, [r7, #16]
 8016588:	429a      	cmp	r2, r3
 801658a:	d902      	bls.n	8016592 <MAP_makeCmdList_dijkstra_modoki+0x82>
 801658c:	2300      	movs	r3, #0
 801658e:	74fb      	strb	r3, [r7, #19]
 8016590:	e188      	b.n	80168a4 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_Cmap[uc_staY][uc_staX + 1] < us_high)) en_nowDir = EAST;
 8016592:	79ba      	ldrb	r2, [r7, #6]
 8016594:	79fb      	ldrb	r3, [r7, #7]
 8016596:	498e      	ldr	r1, [pc, #568]	@ (80167d0 <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 8016598:	0152      	lsls	r2, r2, #5
 801659a:	440a      	add	r2, r1
 801659c:	4413      	add	r3, r2
 801659e:	781b      	ldrb	r3, [r3, #0]
 80165a0:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 80165a4:	2b20      	cmp	r3, #32
 80165a6:	d10d      	bne.n	80165c4 <MAP_makeCmdList_dijkstra_modoki+0xb4>
 80165a8:	79ba      	ldrb	r2, [r7, #6]
 80165aa:	79fb      	ldrb	r3, [r7, #7]
 80165ac:	3301      	adds	r3, #1
 80165ae:	4987      	ldr	r1, [pc, #540]	@ (80167cc <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 80165b0:	0152      	lsls	r2, r2, #5
 80165b2:	4413      	add	r3, r2
 80165b4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80165b8:	8a3a      	ldrh	r2, [r7, #16]
 80165ba:	429a      	cmp	r2, r3
 80165bc:	d902      	bls.n	80165c4 <MAP_makeCmdList_dijkstra_modoki+0xb4>
 80165be:	2301      	movs	r3, #1
 80165c0:	74fb      	strb	r3, [r7, #19]
 80165c2:	e16f      	b.n	80168a4 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_Cmap[uc_staY][uc_staX - 1] < us_high)) en_nowDir = WEST;
 80165c4:	79ba      	ldrb	r2, [r7, #6]
 80165c6:	79fb      	ldrb	r3, [r7, #7]
 80165c8:	4981      	ldr	r1, [pc, #516]	@ (80167d0 <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 80165ca:	0152      	lsls	r2, r2, #5
 80165cc:	440a      	add	r2, r1
 80165ce:	4413      	add	r3, r2
 80165d0:	781b      	ldrb	r3, [r3, #0]
 80165d2:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 80165d6:	2b80      	cmp	r3, #128	@ 0x80
 80165d8:	d10d      	bne.n	80165f6 <MAP_makeCmdList_dijkstra_modoki+0xe6>
 80165da:	79ba      	ldrb	r2, [r7, #6]
 80165dc:	79fb      	ldrb	r3, [r7, #7]
 80165de:	3b01      	subs	r3, #1
 80165e0:	497a      	ldr	r1, [pc, #488]	@ (80167cc <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 80165e2:	0152      	lsls	r2, r2, #5
 80165e4:	4413      	add	r3, r2
 80165e6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80165ea:	8a3a      	ldrh	r2, [r7, #16]
 80165ec:	429a      	cmp	r2, r3
 80165ee:	d902      	bls.n	80165f6 <MAP_makeCmdList_dijkstra_modoki+0xe6>
 80165f0:	2303      	movs	r3, #3
 80165f2:	74fb      	strb	r3, [r7, #19]
 80165f4:	e156      	b.n	80168a4 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_Cmap[uc_staY - 1][uc_staX] < us_high)) en_nowDir = SOUTH;
 80165f6:	79ba      	ldrb	r2, [r7, #6]
 80165f8:	79fb      	ldrb	r3, [r7, #7]
 80165fa:	4975      	ldr	r1, [pc, #468]	@ (80167d0 <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 80165fc:	0152      	lsls	r2, r2, #5
 80165fe:	440a      	add	r2, r1
 8016600:	4413      	add	r3, r2
 8016602:	781b      	ldrb	r3, [r3, #0]
 8016604:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8016608:	2b40      	cmp	r3, #64	@ 0x40
 801660a:	d10d      	bne.n	8016628 <MAP_makeCmdList_dijkstra_modoki+0x118>
 801660c:	79bb      	ldrb	r3, [r7, #6]
 801660e:	1e5a      	subs	r2, r3, #1
 8016610:	79fb      	ldrb	r3, [r7, #7]
 8016612:	496e      	ldr	r1, [pc, #440]	@ (80167cc <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 8016614:	0152      	lsls	r2, r2, #5
 8016616:	4413      	add	r3, r2
 8016618:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801661c:	8a3a      	ldrh	r2, [r7, #16]
 801661e:	429a      	cmp	r2, r3
 8016620:	d902      	bls.n	8016628 <MAP_makeCmdList_dijkstra_modoki+0x118>
 8016622:	2302      	movs	r3, #2
 8016624:	74fb      	strb	r3, [r7, #19]
 8016626:	e13d      	b.n	80168a4 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else   while (1);
 8016628:	e7fe      	b.n	8016628 <MAP_makeCmdList_dijkstra_modoki+0x118>
		}
		else if (en_staDir == EAST) {
 801662a:	797b      	ldrb	r3, [r7, #5]
 801662c:	2b01      	cmp	r3, #1
 801662e:	d164      	bne.n	80166fa <MAP_makeCmdList_dijkstra_modoki+0x1ea>
			if (((g_SysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_Cmap[uc_staY][uc_staX + 1] < us_high)) en_nowDir = EAST;
 8016630:	79ba      	ldrb	r2, [r7, #6]
 8016632:	79fb      	ldrb	r3, [r7, #7]
 8016634:	4966      	ldr	r1, [pc, #408]	@ (80167d0 <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 8016636:	0152      	lsls	r2, r2, #5
 8016638:	440a      	add	r2, r1
 801663a:	4413      	add	r3, r2
 801663c:	781b      	ldrb	r3, [r3, #0]
 801663e:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8016642:	2b20      	cmp	r3, #32
 8016644:	d10d      	bne.n	8016662 <MAP_makeCmdList_dijkstra_modoki+0x152>
 8016646:	79ba      	ldrb	r2, [r7, #6]
 8016648:	79fb      	ldrb	r3, [r7, #7]
 801664a:	3301      	adds	r3, #1
 801664c:	495f      	ldr	r1, [pc, #380]	@ (80167cc <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 801664e:	0152      	lsls	r2, r2, #5
 8016650:	4413      	add	r3, r2
 8016652:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016656:	8a3a      	ldrh	r2, [r7, #16]
 8016658:	429a      	cmp	r2, r3
 801665a:	d902      	bls.n	8016662 <MAP_makeCmdList_dijkstra_modoki+0x152>
 801665c:	2301      	movs	r3, #1
 801665e:	74fb      	strb	r3, [r7, #19]
 8016660:	e120      	b.n	80168a4 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_Cmap[uc_staY + 1][uc_staX] < us_high)) en_nowDir = NORTH;
 8016662:	79ba      	ldrb	r2, [r7, #6]
 8016664:	79fb      	ldrb	r3, [r7, #7]
 8016666:	495a      	ldr	r1, [pc, #360]	@ (80167d0 <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 8016668:	0152      	lsls	r2, r2, #5
 801666a:	440a      	add	r2, r1
 801666c:	4413      	add	r3, r2
 801666e:	781b      	ldrb	r3, [r3, #0]
 8016670:	f003 0311 	and.w	r3, r3, #17
 8016674:	2b10      	cmp	r3, #16
 8016676:	d10d      	bne.n	8016694 <MAP_makeCmdList_dijkstra_modoki+0x184>
 8016678:	79bb      	ldrb	r3, [r7, #6]
 801667a:	1c5a      	adds	r2, r3, #1
 801667c:	79fb      	ldrb	r3, [r7, #7]
 801667e:	4953      	ldr	r1, [pc, #332]	@ (80167cc <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 8016680:	0152      	lsls	r2, r2, #5
 8016682:	4413      	add	r3, r2
 8016684:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016688:	8a3a      	ldrh	r2, [r7, #16]
 801668a:	429a      	cmp	r2, r3
 801668c:	d902      	bls.n	8016694 <MAP_makeCmdList_dijkstra_modoki+0x184>
 801668e:	2300      	movs	r3, #0
 8016690:	74fb      	strb	r3, [r7, #19]
 8016692:	e107      	b.n	80168a4 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_Cmap[uc_staY - 1][uc_staX] < us_high)) en_nowDir = SOUTH;
 8016694:	79ba      	ldrb	r2, [r7, #6]
 8016696:	79fb      	ldrb	r3, [r7, #7]
 8016698:	494d      	ldr	r1, [pc, #308]	@ (80167d0 <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 801669a:	0152      	lsls	r2, r2, #5
 801669c:	440a      	add	r2, r1
 801669e:	4413      	add	r3, r2
 80166a0:	781b      	ldrb	r3, [r3, #0]
 80166a2:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80166a6:	2b40      	cmp	r3, #64	@ 0x40
 80166a8:	d10d      	bne.n	80166c6 <MAP_makeCmdList_dijkstra_modoki+0x1b6>
 80166aa:	79bb      	ldrb	r3, [r7, #6]
 80166ac:	1e5a      	subs	r2, r3, #1
 80166ae:	79fb      	ldrb	r3, [r7, #7]
 80166b0:	4946      	ldr	r1, [pc, #280]	@ (80167cc <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 80166b2:	0152      	lsls	r2, r2, #5
 80166b4:	4413      	add	r3, r2
 80166b6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80166ba:	8a3a      	ldrh	r2, [r7, #16]
 80166bc:	429a      	cmp	r2, r3
 80166be:	d902      	bls.n	80166c6 <MAP_makeCmdList_dijkstra_modoki+0x1b6>
 80166c0:	2302      	movs	r3, #2
 80166c2:	74fb      	strb	r3, [r7, #19]
 80166c4:	e0ee      	b.n	80168a4 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_Cmap[uc_staY][uc_staX - 1] < us_high)) en_nowDir = WEST;
 80166c6:	79ba      	ldrb	r2, [r7, #6]
 80166c8:	79fb      	ldrb	r3, [r7, #7]
 80166ca:	4941      	ldr	r1, [pc, #260]	@ (80167d0 <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 80166cc:	0152      	lsls	r2, r2, #5
 80166ce:	440a      	add	r2, r1
 80166d0:	4413      	add	r3, r2
 80166d2:	781b      	ldrb	r3, [r3, #0]
 80166d4:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 80166d8:	2b80      	cmp	r3, #128	@ 0x80
 80166da:	d10d      	bne.n	80166f8 <MAP_makeCmdList_dijkstra_modoki+0x1e8>
 80166dc:	79ba      	ldrb	r2, [r7, #6]
 80166de:	79fb      	ldrb	r3, [r7, #7]
 80166e0:	3b01      	subs	r3, #1
 80166e2:	493a      	ldr	r1, [pc, #232]	@ (80167cc <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 80166e4:	0152      	lsls	r2, r2, #5
 80166e6:	4413      	add	r3, r2
 80166e8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80166ec:	8a3a      	ldrh	r2, [r7, #16]
 80166ee:	429a      	cmp	r2, r3
 80166f0:	d902      	bls.n	80166f8 <MAP_makeCmdList_dijkstra_modoki+0x1e8>
 80166f2:	2303      	movs	r3, #3
 80166f4:	74fb      	strb	r3, [r7, #19]
 80166f6:	e0d5      	b.n	80168a4 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else   while (1);
 80166f8:	e7fe      	b.n	80166f8 <MAP_makeCmdList_dijkstra_modoki+0x1e8>
		}
		else if (en_staDir == SOUTH) {
 80166fa:	797b      	ldrb	r3, [r7, #5]
 80166fc:	2b02      	cmp	r3, #2
 80166fe:	d169      	bne.n	80167d4 <MAP_makeCmdList_dijkstra_modoki+0x2c4>
			if (((g_SysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_Cmap[uc_staY - 1][uc_staX] < us_high)) en_nowDir = SOUTH;
 8016700:	79ba      	ldrb	r2, [r7, #6]
 8016702:	79fb      	ldrb	r3, [r7, #7]
 8016704:	4932      	ldr	r1, [pc, #200]	@ (80167d0 <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 8016706:	0152      	lsls	r2, r2, #5
 8016708:	440a      	add	r2, r1
 801670a:	4413      	add	r3, r2
 801670c:	781b      	ldrb	r3, [r3, #0]
 801670e:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8016712:	2b40      	cmp	r3, #64	@ 0x40
 8016714:	d10d      	bne.n	8016732 <MAP_makeCmdList_dijkstra_modoki+0x222>
 8016716:	79bb      	ldrb	r3, [r7, #6]
 8016718:	1e5a      	subs	r2, r3, #1
 801671a:	79fb      	ldrb	r3, [r7, #7]
 801671c:	492b      	ldr	r1, [pc, #172]	@ (80167cc <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 801671e:	0152      	lsls	r2, r2, #5
 8016720:	4413      	add	r3, r2
 8016722:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016726:	8a3a      	ldrh	r2, [r7, #16]
 8016728:	429a      	cmp	r2, r3
 801672a:	d902      	bls.n	8016732 <MAP_makeCmdList_dijkstra_modoki+0x222>
 801672c:	2302      	movs	r3, #2
 801672e:	74fb      	strb	r3, [r7, #19]
 8016730:	e0b8      	b.n	80168a4 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_Cmap[uc_staY][uc_staX + 1] < us_high)) en_nowDir = EAST;
 8016732:	79ba      	ldrb	r2, [r7, #6]
 8016734:	79fb      	ldrb	r3, [r7, #7]
 8016736:	4926      	ldr	r1, [pc, #152]	@ (80167d0 <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 8016738:	0152      	lsls	r2, r2, #5
 801673a:	440a      	add	r2, r1
 801673c:	4413      	add	r3, r2
 801673e:	781b      	ldrb	r3, [r3, #0]
 8016740:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8016744:	2b20      	cmp	r3, #32
 8016746:	d10d      	bne.n	8016764 <MAP_makeCmdList_dijkstra_modoki+0x254>
 8016748:	79ba      	ldrb	r2, [r7, #6]
 801674a:	79fb      	ldrb	r3, [r7, #7]
 801674c:	3301      	adds	r3, #1
 801674e:	491f      	ldr	r1, [pc, #124]	@ (80167cc <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 8016750:	0152      	lsls	r2, r2, #5
 8016752:	4413      	add	r3, r2
 8016754:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016758:	8a3a      	ldrh	r2, [r7, #16]
 801675a:	429a      	cmp	r2, r3
 801675c:	d902      	bls.n	8016764 <MAP_makeCmdList_dijkstra_modoki+0x254>
 801675e:	2301      	movs	r3, #1
 8016760:	74fb      	strb	r3, [r7, #19]
 8016762:	e09f      	b.n	80168a4 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_Cmap[uc_staY][uc_staX - 1] < us_high)) en_nowDir = WEST;
 8016764:	79ba      	ldrb	r2, [r7, #6]
 8016766:	79fb      	ldrb	r3, [r7, #7]
 8016768:	4919      	ldr	r1, [pc, #100]	@ (80167d0 <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 801676a:	0152      	lsls	r2, r2, #5
 801676c:	440a      	add	r2, r1
 801676e:	4413      	add	r3, r2
 8016770:	781b      	ldrb	r3, [r3, #0]
 8016772:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 8016776:	2b80      	cmp	r3, #128	@ 0x80
 8016778:	d10d      	bne.n	8016796 <MAP_makeCmdList_dijkstra_modoki+0x286>
 801677a:	79ba      	ldrb	r2, [r7, #6]
 801677c:	79fb      	ldrb	r3, [r7, #7]
 801677e:	3b01      	subs	r3, #1
 8016780:	4912      	ldr	r1, [pc, #72]	@ (80167cc <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 8016782:	0152      	lsls	r2, r2, #5
 8016784:	4413      	add	r3, r2
 8016786:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801678a:	8a3a      	ldrh	r2, [r7, #16]
 801678c:	429a      	cmp	r2, r3
 801678e:	d902      	bls.n	8016796 <MAP_makeCmdList_dijkstra_modoki+0x286>
 8016790:	2303      	movs	r3, #3
 8016792:	74fb      	strb	r3, [r7, #19]
 8016794:	e086      	b.n	80168a4 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_Cmap[uc_staY + 1][uc_staX] < us_high)) en_nowDir = NORTH;
 8016796:	79ba      	ldrb	r2, [r7, #6]
 8016798:	79fb      	ldrb	r3, [r7, #7]
 801679a:	490d      	ldr	r1, [pc, #52]	@ (80167d0 <MAP_makeCmdList_dijkstra_modoki+0x2c0>)
 801679c:	0152      	lsls	r2, r2, #5
 801679e:	440a      	add	r2, r1
 80167a0:	4413      	add	r3, r2
 80167a2:	781b      	ldrb	r3, [r3, #0]
 80167a4:	f003 0311 	and.w	r3, r3, #17
 80167a8:	2b10      	cmp	r3, #16
 80167aa:	d10d      	bne.n	80167c8 <MAP_makeCmdList_dijkstra_modoki+0x2b8>
 80167ac:	79bb      	ldrb	r3, [r7, #6]
 80167ae:	1c5a      	adds	r2, r3, #1
 80167b0:	79fb      	ldrb	r3, [r7, #7]
 80167b2:	4906      	ldr	r1, [pc, #24]	@ (80167cc <MAP_makeCmdList_dijkstra_modoki+0x2bc>)
 80167b4:	0152      	lsls	r2, r2, #5
 80167b6:	4413      	add	r3, r2
 80167b8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80167bc:	8a3a      	ldrh	r2, [r7, #16]
 80167be:	429a      	cmp	r2, r3
 80167c0:	d902      	bls.n	80167c8 <MAP_makeCmdList_dijkstra_modoki+0x2b8>
 80167c2:	2300      	movs	r3, #0
 80167c4:	74fb      	strb	r3, [r7, #19]
 80167c6:	e06d      	b.n	80168a4 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else   while (1);
 80167c8:	e7fe      	b.n	80167c8 <MAP_makeCmdList_dijkstra_modoki+0x2b8>
 80167ca:	bf00      	nop
 80167cc:	2001ada0 	.word	0x2001ada0
 80167d0:	2001b5a0 	.word	0x2001b5a0
		}
		else if (en_staDir == WEST) {
 80167d4:	797b      	ldrb	r3, [r7, #5]
 80167d6:	2b03      	cmp	r3, #3
 80167d8:	d164      	bne.n	80168a4 <MAP_makeCmdList_dijkstra_modoki+0x394>
			if (((g_SysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_Cmap[uc_staY][uc_staX - 1] < us_high)) en_nowDir = WEST;
 80167da:	79ba      	ldrb	r2, [r7, #6]
 80167dc:	79fb      	ldrb	r3, [r7, #7]
 80167de:	4974      	ldr	r1, [pc, #464]	@ (80169b0 <MAP_makeCmdList_dijkstra_modoki+0x4a0>)
 80167e0:	0152      	lsls	r2, r2, #5
 80167e2:	440a      	add	r2, r1
 80167e4:	4413      	add	r3, r2
 80167e6:	781b      	ldrb	r3, [r3, #0]
 80167e8:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 80167ec:	2b80      	cmp	r3, #128	@ 0x80
 80167ee:	d10d      	bne.n	801680c <MAP_makeCmdList_dijkstra_modoki+0x2fc>
 80167f0:	79ba      	ldrb	r2, [r7, #6]
 80167f2:	79fb      	ldrb	r3, [r7, #7]
 80167f4:	3b01      	subs	r3, #1
 80167f6:	496f      	ldr	r1, [pc, #444]	@ (80169b4 <MAP_makeCmdList_dijkstra_modoki+0x4a4>)
 80167f8:	0152      	lsls	r2, r2, #5
 80167fa:	4413      	add	r3, r2
 80167fc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016800:	8a3a      	ldrh	r2, [r7, #16]
 8016802:	429a      	cmp	r2, r3
 8016804:	d902      	bls.n	801680c <MAP_makeCmdList_dijkstra_modoki+0x2fc>
 8016806:	2303      	movs	r3, #3
 8016808:	74fb      	strb	r3, [r7, #19]
 801680a:	e04b      	b.n	80168a4 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_Cmap[uc_staY + 1][uc_staX] < us_high)) en_nowDir = NORTH;
 801680c:	79ba      	ldrb	r2, [r7, #6]
 801680e:	79fb      	ldrb	r3, [r7, #7]
 8016810:	4967      	ldr	r1, [pc, #412]	@ (80169b0 <MAP_makeCmdList_dijkstra_modoki+0x4a0>)
 8016812:	0152      	lsls	r2, r2, #5
 8016814:	440a      	add	r2, r1
 8016816:	4413      	add	r3, r2
 8016818:	781b      	ldrb	r3, [r3, #0]
 801681a:	f003 0311 	and.w	r3, r3, #17
 801681e:	2b10      	cmp	r3, #16
 8016820:	d10d      	bne.n	801683e <MAP_makeCmdList_dijkstra_modoki+0x32e>
 8016822:	79bb      	ldrb	r3, [r7, #6]
 8016824:	1c5a      	adds	r2, r3, #1
 8016826:	79fb      	ldrb	r3, [r7, #7]
 8016828:	4962      	ldr	r1, [pc, #392]	@ (80169b4 <MAP_makeCmdList_dijkstra_modoki+0x4a4>)
 801682a:	0152      	lsls	r2, r2, #5
 801682c:	4413      	add	r3, r2
 801682e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016832:	8a3a      	ldrh	r2, [r7, #16]
 8016834:	429a      	cmp	r2, r3
 8016836:	d902      	bls.n	801683e <MAP_makeCmdList_dijkstra_modoki+0x32e>
 8016838:	2300      	movs	r3, #0
 801683a:	74fb      	strb	r3, [r7, #19]
 801683c:	e032      	b.n	80168a4 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_Cmap[uc_staY - 1][uc_staX] < us_high)) en_nowDir = SOUTH;
 801683e:	79ba      	ldrb	r2, [r7, #6]
 8016840:	79fb      	ldrb	r3, [r7, #7]
 8016842:	495b      	ldr	r1, [pc, #364]	@ (80169b0 <MAP_makeCmdList_dijkstra_modoki+0x4a0>)
 8016844:	0152      	lsls	r2, r2, #5
 8016846:	440a      	add	r2, r1
 8016848:	4413      	add	r3, r2
 801684a:	781b      	ldrb	r3, [r3, #0]
 801684c:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8016850:	2b40      	cmp	r3, #64	@ 0x40
 8016852:	d10d      	bne.n	8016870 <MAP_makeCmdList_dijkstra_modoki+0x360>
 8016854:	79bb      	ldrb	r3, [r7, #6]
 8016856:	1e5a      	subs	r2, r3, #1
 8016858:	79fb      	ldrb	r3, [r7, #7]
 801685a:	4956      	ldr	r1, [pc, #344]	@ (80169b4 <MAP_makeCmdList_dijkstra_modoki+0x4a4>)
 801685c:	0152      	lsls	r2, r2, #5
 801685e:	4413      	add	r3, r2
 8016860:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016864:	8a3a      	ldrh	r2, [r7, #16]
 8016866:	429a      	cmp	r2, r3
 8016868:	d902      	bls.n	8016870 <MAP_makeCmdList_dijkstra_modoki+0x360>
 801686a:	2302      	movs	r3, #2
 801686c:	74fb      	strb	r3, [r7, #19]
 801686e:	e019      	b.n	80168a4 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else if (((g_SysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_Cmap[uc_staY][uc_staX + 1] < us_high)) en_nowDir = EAST;
 8016870:	79ba      	ldrb	r2, [r7, #6]
 8016872:	79fb      	ldrb	r3, [r7, #7]
 8016874:	494e      	ldr	r1, [pc, #312]	@ (80169b0 <MAP_makeCmdList_dijkstra_modoki+0x4a0>)
 8016876:	0152      	lsls	r2, r2, #5
 8016878:	440a      	add	r2, r1
 801687a:	4413      	add	r3, r2
 801687c:	781b      	ldrb	r3, [r3, #0]
 801687e:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8016882:	2b20      	cmp	r3, #32
 8016884:	d10d      	bne.n	80168a2 <MAP_makeCmdList_dijkstra_modoki+0x392>
 8016886:	79ba      	ldrb	r2, [r7, #6]
 8016888:	79fb      	ldrb	r3, [r7, #7]
 801688a:	3301      	adds	r3, #1
 801688c:	4949      	ldr	r1, [pc, #292]	@ (80169b4 <MAP_makeCmdList_dijkstra_modoki+0x4a4>)
 801688e:	0152      	lsls	r2, r2, #5
 8016890:	4413      	add	r3, r2
 8016892:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8016896:	8a3a      	ldrh	r2, [r7, #16]
 8016898:	429a      	cmp	r2, r3
 801689a:	d902      	bls.n	80168a2 <MAP_makeCmdList_dijkstra_modoki+0x392>
 801689c:	2301      	movs	r3, #1
 801689e:	74fb      	strb	r3, [r7, #19]
 80168a0:	e000      	b.n	80168a4 <MAP_makeCmdList_dijkstra_modoki+0x394>
			else   while (1);
 80168a2:	e7fe      	b.n	80168a2 <MAP_makeCmdList_dijkstra_modoki+0x392>
		}

		en_tempDir = (enMAP_HEAD_DIR)((en_nowDir - en_staDir) & (enMAP_HEAD_DIR)3);		// 
 80168a4:	7cfa      	ldrb	r2, [r7, #19]
 80168a6:	797b      	ldrb	r3, [r7, #5]
 80168a8:	1ad3      	subs	r3, r2, r3
 80168aa:	b2db      	uxtb	r3, r3
 80168ac:	f003 0303 	and.w	r3, r3, #3
 80168b0:	73fb      	strb	r3, [r7, #15]
		en_staDir = en_nowDir;
 80168b2:	7cfb      	ldrb	r3, [r7, #19]
 80168b4:	717b      	strb	r3, [r7, #5]

		if (en_tempDir == NORTH) {
 80168b6:	7bfb      	ldrb	r3, [r7, #15]
 80168b8:	2b00      	cmp	r3, #0
 80168ba:	d103      	bne.n	80168c4 <MAP_makeCmdList_dijkstra_modoki+0x3b4>
			uc_goStep = uc_goStep + 2;
 80168bc:	7dfb      	ldrb	r3, [r7, #23]
 80168be:	3302      	adds	r3, #2
 80168c0:	75fb      	strb	r3, [r7, #23]
 80168c2:	e037      	b.n	8016934 <MAP_makeCmdList_dijkstra_modoki+0x424>
		}
		else if (en_tempDir == EAST) {
 80168c4:	7bfb      	ldrb	r3, [r7, #15]
 80168c6:	2b01      	cmp	r3, #1
 80168c8:	d110      	bne.n	80168ec <MAP_makeCmdList_dijkstra_modoki+0x3dc>
			dcom[us_pt] = uc_goStep;
 80168ca:	8abb      	ldrh	r3, [r7, #20]
 80168cc:	493a      	ldr	r1, [pc, #232]	@ (80169b8 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 80168ce:	7dfa      	ldrb	r2, [r7, #23]
 80168d0:	54ca      	strb	r2, [r1, r3]
			dcom[++us_pt] = R90;
 80168d2:	8abb      	ldrh	r3, [r7, #20]
 80168d4:	3301      	adds	r3, #1
 80168d6:	82bb      	strh	r3, [r7, #20]
 80168d8:	8abb      	ldrh	r3, [r7, #20]
 80168da:	4a37      	ldr	r2, [pc, #220]	@ (80169b8 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 80168dc:	2148      	movs	r1, #72	@ 0x48
 80168de:	54d1      	strb	r1, [r2, r3]
			uc_goStep = 2;
 80168e0:	2302      	movs	r3, #2
 80168e2:	75fb      	strb	r3, [r7, #23]
			us_pt++;
 80168e4:	8abb      	ldrh	r3, [r7, #20]
 80168e6:	3301      	adds	r3, #1
 80168e8:	82bb      	strh	r3, [r7, #20]
 80168ea:	e023      	b.n	8016934 <MAP_makeCmdList_dijkstra_modoki+0x424>
		}
		else if (en_tempDir == WEST) {
 80168ec:	7bfb      	ldrb	r3, [r7, #15]
 80168ee:	2b03      	cmp	r3, #3
 80168f0:	d110      	bne.n	8016914 <MAP_makeCmdList_dijkstra_modoki+0x404>
			dcom[us_pt] = uc_goStep;
 80168f2:	8abb      	ldrh	r3, [r7, #20]
 80168f4:	4930      	ldr	r1, [pc, #192]	@ (80169b8 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 80168f6:	7dfa      	ldrb	r2, [r7, #23]
 80168f8:	54ca      	strb	r2, [r1, r3]
			dcom[++us_pt] = L90;
 80168fa:	8abb      	ldrh	r3, [r7, #20]
 80168fc:	3301      	adds	r3, #1
 80168fe:	82bb      	strh	r3, [r7, #20]
 8016900:	8abb      	ldrh	r3, [r7, #20]
 8016902:	4a2d      	ldr	r2, [pc, #180]	@ (80169b8 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 8016904:	2149      	movs	r1, #73	@ 0x49
 8016906:	54d1      	strb	r1, [r2, r3]
			uc_goStep = 2;
 8016908:	2302      	movs	r3, #2
 801690a:	75fb      	strb	r3, [r7, #23]
			us_pt++;
 801690c:	8abb      	ldrh	r3, [r7, #20]
 801690e:	3301      	adds	r3, #1
 8016910:	82bb      	strh	r3, [r7, #20]
 8016912:	e00f      	b.n	8016934 <MAP_makeCmdList_dijkstra_modoki+0x424>
		}
		else {
			dcom[us_pt] = uc_goStep;
 8016914:	8abb      	ldrh	r3, [r7, #20]
 8016916:	4928      	ldr	r1, [pc, #160]	@ (80169b8 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 8016918:	7dfa      	ldrb	r2, [r7, #23]
 801691a:	54ca      	strb	r2, [r1, r3]
			dcom[++us_pt] = R180;
 801691c:	8abb      	ldrh	r3, [r7, #20]
 801691e:	3301      	adds	r3, #1
 8016920:	82bb      	strh	r3, [r7, #20]
 8016922:	8abb      	ldrh	r3, [r7, #20]
 8016924:	4a24      	ldr	r2, [pc, #144]	@ (80169b8 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 8016926:	214a      	movs	r1, #74	@ 0x4a
 8016928:	54d1      	strb	r1, [r2, r3]
			uc_goStep = 2;
 801692a:	2302      	movs	r3, #2
 801692c:	75fb      	strb	r3, [r7, #23]
			us_pt++;
 801692e:	8abb      	ldrh	r3, [r7, #20]
 8016930:	3301      	adds	r3, #1
 8016932:	82bb      	strh	r3, [r7, #20]
		}

		if (en_nowDir == NORTH) uc_staY = uc_staY + 1;
 8016934:	7cfb      	ldrb	r3, [r7, #19]
 8016936:	2b00      	cmp	r3, #0
 8016938:	d103      	bne.n	8016942 <MAP_makeCmdList_dijkstra_modoki+0x432>
 801693a:	79bb      	ldrb	r3, [r7, #6]
 801693c:	3301      	adds	r3, #1
 801693e:	71bb      	strb	r3, [r7, #6]
 8016940:	e013      	b.n	801696a <MAP_makeCmdList_dijkstra_modoki+0x45a>
		else if (en_nowDir == EAST) uc_staX = uc_staX + 1;
 8016942:	7cfb      	ldrb	r3, [r7, #19]
 8016944:	2b01      	cmp	r3, #1
 8016946:	d103      	bne.n	8016950 <MAP_makeCmdList_dijkstra_modoki+0x440>
 8016948:	79fb      	ldrb	r3, [r7, #7]
 801694a:	3301      	adds	r3, #1
 801694c:	71fb      	strb	r3, [r7, #7]
 801694e:	e00c      	b.n	801696a <MAP_makeCmdList_dijkstra_modoki+0x45a>
		else if (en_nowDir == SOUTH) uc_staY = uc_staY - 1;
 8016950:	7cfb      	ldrb	r3, [r7, #19]
 8016952:	2b02      	cmp	r3, #2
 8016954:	d103      	bne.n	801695e <MAP_makeCmdList_dijkstra_modoki+0x44e>
 8016956:	79bb      	ldrb	r3, [r7, #6]
 8016958:	3b01      	subs	r3, #1
 801695a:	71bb      	strb	r3, [r7, #6]
 801695c:	e005      	b.n	801696a <MAP_makeCmdList_dijkstra_modoki+0x45a>
		else if (en_nowDir == WEST) uc_staX = uc_staX - 1;
 801695e:	7cfb      	ldrb	r3, [r7, #19]
 8016960:	2b03      	cmp	r3, #3
 8016962:	d102      	bne.n	801696a <MAP_makeCmdList_dijkstra_modoki+0x45a>
 8016964:	79fb      	ldrb	r3, [r7, #7]
 8016966:	3b01      	subs	r3, #1
 8016968:	71fb      	strb	r3, [r7, #7]

		en_staDir = en_nowDir;
 801696a:	7cfb      	ldrb	r3, [r7, #19]
 801696c:	717b      	strb	r3, [r7, #5]
		us_high = us_Cmap[uc_staY][uc_staX];
 801696e:	e5e2      	b.n	8016536 <MAP_makeCmdList_dijkstra_modoki+0x26>
			break;
 8016970:	bf00      	nop
*/
//		if (us_Cmap[uc_staY][uc_staX] == 0) break;
	}

	/*  */
	dcom[us_pt] = uc_goStep;
 8016972:	8abb      	ldrh	r3, [r7, #20]
 8016974:	4910      	ldr	r1, [pc, #64]	@ (80169b8 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 8016976:	7dfa      	ldrb	r2, [r7, #23]
 8016978:	54ca      	strb	r2, [r1, r3]
	dcom[++us_pt] = STOP;
 801697a:	8abb      	ldrh	r3, [r7, #20]
 801697c:	3301      	adds	r3, #1
 801697e:	82bb      	strh	r3, [r7, #20]
 8016980:	8abb      	ldrh	r3, [r7, #20]
 8016982:	4a0d      	ldr	r2, [pc, #52]	@ (80169b8 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 8016984:	2100      	movs	r1, #0
 8016986:	54d1      	strb	r1, [r2, r3]
	dcom[++us_pt] = CEND;
 8016988:	8abb      	ldrh	r3, [r7, #20]
 801698a:	3301      	adds	r3, #1
 801698c:	82bb      	strh	r3, [r7, #20]
 801698e:	8abb      	ldrh	r3, [r7, #20]
 8016990:	4a09      	ldr	r2, [pc, #36]	@ (80169b8 <MAP_makeCmdList_dijkstra_modoki+0x4a8>)
 8016992:	21fa      	movs	r1, #250	@ 0xfa
 8016994:	54d1      	strb	r1, [r2, r3]
	us_totalCmd = us_pt + 1;			// 
 8016996:	8abb      	ldrh	r3, [r7, #20]
 8016998:	3301      	adds	r3, #1
 801699a:	b29a      	uxth	r2, r3
 801699c:	4b07      	ldr	r3, [pc, #28]	@ (80169bc <MAP_makeCmdList_dijkstra_modoki+0x4ac>)
 801699e:	801a      	strh	r2, [r3, #0]


	/*  */
	*en_endDir = en_staDir;
 80169a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80169a2:	797a      	ldrb	r2, [r7, #5]
 80169a4:	701a      	strb	r2, [r3, #0]

}
 80169a6:	bf00      	nop
 80169a8:	3718      	adds	r7, #24
 80169aa:	46bd      	mov	sp, r7
 80169ac:	bc90      	pop	{r4, r7}
 80169ae:	4770      	bx	lr
 80169b0:	2001b5a0 	.word	0x2001b5a0
 80169b4:	2001ada0 	.word	0x2001ada0
 80169b8:	20017c48 	.word	0x20017c48
 80169bc:	2001ac48 	.word	0x2001ac48

080169c0 <FLASH_Lock>:
{
 80169c0:	b480      	push	{r7}
 80169c2:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 80169c4:	4b05      	ldr	r3, [pc, #20]	@ (80169dc <FLASH_Lock+0x1c>)
 80169c6:	695b      	ldr	r3, [r3, #20]
 80169c8:	4a04      	ldr	r2, [pc, #16]	@ (80169dc <FLASH_Lock+0x1c>)
 80169ca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80169ce:	6153      	str	r3, [r2, #20]
}
 80169d0:	bf00      	nop
 80169d2:	46bd      	mov	sp, r7
 80169d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169d8:	4770      	bx	lr
 80169da:	bf00      	nop
 80169dc:	40022000 	.word	0x40022000

080169e0 <FLASH_Unlock>:
{
 80169e0:	b480      	push	{r7}
 80169e2:	af00      	add	r7, sp, #0
	FLASH->KEYR = FLASH_KEY1;
 80169e4:	4b05      	ldr	r3, [pc, #20]	@ (80169fc <FLASH_Unlock+0x1c>)
 80169e6:	4a06      	ldr	r2, [pc, #24]	@ (8016a00 <FLASH_Unlock+0x20>)
 80169e8:	609a      	str	r2, [r3, #8]
	FLASH->KEYR = FLASH_KEY2;
 80169ea:	4b04      	ldr	r3, [pc, #16]	@ (80169fc <FLASH_Unlock+0x1c>)
 80169ec:	4a05      	ldr	r2, [pc, #20]	@ (8016a04 <FLASH_Unlock+0x24>)
 80169ee:	609a      	str	r2, [r3, #8]
}
 80169f0:	bf00      	nop
 80169f2:	46bd      	mov	sp, r7
 80169f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169f8:	4770      	bx	lr
 80169fa:	bf00      	nop
 80169fc:	40022000 	.word	0x40022000
 8016a00:	45670123 	.word	0x45670123
 8016a04:	cdef89ab 	.word	0xcdef89ab

08016a08 <Map_Write>:


#include "search/map_flash.h"

void Map_Write(void)
{
 8016a08:	b580      	push	{r7, lr}
 8016a0a:	b082      	sub	sp, #8
 8016a0c:	af00      	add	r7, sp, #0
	uint64_t *map_add;
	map_add = (uint64_t *)g_SysMap;
 8016a0e:	4b06      	ldr	r3, [pc, #24]	@ (8016a28 <Map_Write+0x20>)
 8016a10:	607b      	str	r3, [r7, #4]
	
	//DataFlash
//    FLASH_Erase(0x7F);  //reg127
	//DataFlash
    FLASH_WriteData(0x7F,(uint32_t)sta_add_127, map_add, 32*32);
 8016a12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016a16:	687a      	ldr	r2, [r7, #4]
 8016a18:	4904      	ldr	r1, [pc, #16]	@ (8016a2c <Map_Write+0x24>)
 8016a1a:	207f      	movs	r0, #127	@ 0x7f
 8016a1c:	f7eb f89a 	bl	8001b54 <FLASH_WriteData>
}
 8016a20:	bf00      	nop
 8016a22:	3708      	adds	r7, #8
 8016a24:	46bd      	mov	sp, r7
 8016a26:	bd80      	pop	{r7, pc}
 8016a28:	2001b5a0 	.word	0x2001b5a0
 8016a2c:	0807f800 	.word	0x0807f800

08016a30 <Map_Copy>:

void Map_Copy(void)
{
 8016a30:	b580      	push	{r7, lr}
 8016a32:	b084      	sub	sp, #16
 8016a34:	af00      	add	r7, sp, #0
    uint64_t *map_add;
    map_add = (uint64_t *)&g_SysMap;
 8016a36:	4b0f      	ldr	r3, [pc, #60]	@ (8016a74 <Map_Copy+0x44>)
 8016a38:	60fb      	str	r3, [r7, #12]
    uint32_t read_address = sta_add_127;
 8016a3a:	4b0f      	ldr	r3, [pc, #60]	@ (8016a78 <Map_Copy+0x48>)
 8016a3c:	60bb      	str	r3, [r7, #8]

    for (uint16_t i = 0;i<MAP_X_SIZE*MAP_Y_SIZE;i += 8){
 8016a3e:	2300      	movs	r3, #0
 8016a40:	80fb      	strh	r3, [r7, #6]
 8016a42:	e00d      	b.n	8016a60 <Map_Copy+0x30>
	    FLASH_ReadData(read_address, map_add, 8);
 8016a44:	2208      	movs	r2, #8
 8016a46:	68f9      	ldr	r1, [r7, #12]
 8016a48:	68b8      	ldr	r0, [r7, #8]
 8016a4a:	f7eb f8a9 	bl	8001ba0 <FLASH_ReadData>
	    read_address +=8;
 8016a4e:	68bb      	ldr	r3, [r7, #8]
 8016a50:	3308      	adds	r3, #8
 8016a52:	60bb      	str	r3, [r7, #8]
	    map_add++;
 8016a54:	68fb      	ldr	r3, [r7, #12]
 8016a56:	3308      	adds	r3, #8
 8016a58:	60fb      	str	r3, [r7, #12]
    for (uint16_t i = 0;i<MAP_X_SIZE*MAP_Y_SIZE;i += 8){
 8016a5a:	88fb      	ldrh	r3, [r7, #6]
 8016a5c:	3308      	adds	r3, #8
 8016a5e:	80fb      	strh	r3, [r7, #6]
 8016a60:	88fb      	ldrh	r3, [r7, #6]
 8016a62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8016a66:	d3ed      	bcc.n	8016a44 <Map_Copy+0x14>
    }
}
 8016a68:	bf00      	nop
 8016a6a:	bf00      	nop
 8016a6c:	3710      	adds	r7, #16
 8016a6e:	46bd      	mov	sp, r7
 8016a70:	bd80      	pop	{r7, pc}
 8016a72:	bf00      	nop
 8016a74:	2001b5a0 	.word	0x2001b5a0
 8016a78:	0807f800 	.word	0x0807f800

08016a7c <Map_Erase>:

void Map_Erase(void)
{
 8016a7c:	b580      	push	{r7, lr}
 8016a7e:	af00      	add	r7, sp, #0
	FLASH_Unlock();
 8016a80:	f7ff ffae 	bl	80169e0 <FLASH_Unlock>
	FLASH_Erase(0x7F);
 8016a84:	207f      	movs	r0, #127	@ 0x7f
 8016a86:	f7ea fff9 	bl	8001a7c <FLASH_Erase>
	FLASH_Lock();
 8016a8a:	f7ff ff99 	bl	80169c0 <FLASH_Lock>
}
 8016a8e:	bf00      	nop
 8016a90:	bd80      	pop	{r7, pc}
	...

08016a94 <Is_Known_Accel>:
uint8_t		g_MapDirection[MAP_Y_SIZE][MAP_X_SIZE];			///< 


bool			SearchFlag;

bool Is_Known_Accel(void){
 8016a94:	b480      	push	{r7}
 8016a96:	af00      	add	r7, sp, #0
	return st_Known.bl_known;
 8016a98:	4b03      	ldr	r3, [pc, #12]	@ (8016aa8 <Is_Known_Accel+0x14>)
 8016a9a:	785b      	ldrb	r3, [r3, #1]
}
 8016a9c:	4618      	mov	r0, r3
 8016a9e:	46bd      	mov	sp, r7
 8016aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016aa4:	4770      	bx	lr
 8016aa6:	bf00      	nop
 8016aa8:	2001ad98 	.word	0x2001ad98

08016aac <MAP_init>:

void MAP_init( void )
{
 8016aac:	b580      	push	{r7, lr}
 8016aae:	af00      	add	r7, sp, #0
//	uint8_t uc_dummy[ MAP_Y_SIZE ][ MAP_X_SIZE ];			// 

	/*  */
	en_Head		= NORTH;
 8016ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8016ae0 <MAP_init+0x34>)
 8016ab2:	2200      	movs	r2, #0
 8016ab4:	701a      	strb	r2, [r3, #0]
	mx		= 0;
 8016ab6:	4b0b      	ldr	r3, [pc, #44]	@ (8016ae4 <MAP_init+0x38>)
 8016ab8:	2200      	movs	r2, #0
 8016aba:	701a      	strb	r2, [r3, #0]
	my		= 0;
 8016abc:	4b0a      	ldr	r3, [pc, #40]	@ (8016ae8 <MAP_init+0x3c>)
 8016abe:	2200      	movs	r2, #0
 8016ac0:	701a      	strb	r2, [r3, #0]
	MAP_clearMap();
 8016ac2:	f000 f919 	bl	8016cf8 <MAP_clearMap>

	front_wall_miss = FALSE;
 8016ac6:	4b09      	ldr	r3, [pc, #36]	@ (8016aec <MAP_init+0x40>)
 8016ac8:	2200      	movs	r2, #0
 8016aca:	701a      	strb	r2, [r3, #0]
	
	/*  */
	f_MoveBackDist = 0;
 8016acc:	4b08      	ldr	r3, [pc, #32]	@ (8016af0 <MAP_init+0x44>)
 8016ace:	f04f 0200 	mov.w	r2, #0
 8016ad2:	601a      	str	r2, [r3, #0]
	uc_SlaCnt = 0;
 8016ad4:	4b07      	ldr	r3, [pc, #28]	@ (8016af4 <MAP_init+0x48>)
 8016ad6:	2200      	movs	r2, #0
 8016ad8:	701a      	strb	r2, [r3, #0]

}
 8016ada:	bf00      	nop
 8016adc:	bd80      	pop	{r7, pc}
 8016ade:	bf00      	nop
 8016ae0:	2001ad8a 	.word	0x2001ad8a
 8016ae4:	2001ad8c 	.word	0x2001ad8c
 8016ae8:	2001ad8b 	.word	0x2001ad8b
 8016aec:	2001ad9b 	.word	0x2001ad9b
 8016af0:	2001ad90 	.word	0x2001ad90
 8016af4:	2001ad94 	.word	0x2001ad94

08016af8 <MAP_Goal_init>:

void MAP_Goal_init( void )
{
 8016af8:	b480      	push	{r7}
 8016afa:	af00      	add	r7, sp, #0
	GOAL_MAP_X = GOAL_MAP_X_DEF;
 8016afc:	4b05      	ldr	r3, [pc, #20]	@ (8016b14 <MAP_Goal_init+0x1c>)
 8016afe:	2208      	movs	r2, #8
 8016b00:	701a      	strb	r2, [r3, #0]
	GOAL_MAP_Y = GOAL_MAP_Y_DEF;
 8016b02:	4b05      	ldr	r3, [pc, #20]	@ (8016b18 <MAP_Goal_init+0x20>)
 8016b04:	2207      	movs	r2, #7
 8016b06:	701a      	strb	r2, [r3, #0]
}
 8016b08:	bf00      	nop
 8016b0a:	46bd      	mov	sp, r7
 8016b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b10:	4770      	bx	lr
 8016b12:	bf00      	nop
 8016b14:	2001ad95 	.word	0x2001ad95
 8016b18:	2001ad96 	.word	0x2001ad96

08016b1c <MAP_setPos>:

//	Storage_Clear( sizeof(g_SysMap), ADR_MAP );			// 
}

void MAP_setPos( uint8_t uc_x, uint8_t uc_y, enMAP_HEAD_DIR en_dir )
{
 8016b1c:	b580      	push	{r7, lr}
 8016b1e:	b082      	sub	sp, #8
 8016b20:	af00      	add	r7, sp, #0
 8016b22:	4603      	mov	r3, r0
 8016b24:	71fb      	strb	r3, [r7, #7]
 8016b26:	460b      	mov	r3, r1
 8016b28:	71bb      	strb	r3, [r7, #6]
 8016b2a:	4613      	mov	r3, r2
 8016b2c:	717b      	strb	r3, [r7, #5]
	mx		= uc_x;
 8016b2e:	4a09      	ldr	r2, [pc, #36]	@ (8016b54 <MAP_setPos+0x38>)
 8016b30:	79fb      	ldrb	r3, [r7, #7]
 8016b32:	7013      	strb	r3, [r2, #0]
	my		= uc_y;
 8016b34:	4a08      	ldr	r2, [pc, #32]	@ (8016b58 <MAP_setPos+0x3c>)
 8016b36:	79bb      	ldrb	r3, [r7, #6]
 8016b38:	7013      	strb	r3, [r2, #0]
	en_Head		= en_dir;
 8016b3a:	4a08      	ldr	r2, [pc, #32]	@ (8016b5c <MAP_setPos+0x40>)
 8016b3c:	797b      	ldrb	r3, [r7, #5]
 8016b3e:	7013      	strb	r3, [r2, #0]
	
	MAP_setCmdPos( uc_x, uc_y, en_dir );
 8016b40:	797a      	ldrb	r2, [r7, #5]
 8016b42:	79b9      	ldrb	r1, [r7, #6]
 8016b44:	79fb      	ldrb	r3, [r7, #7]
 8016b46:	4618      	mov	r0, r3
 8016b48:	f7fd fada 	bl	8014100 <MAP_setCmdPos>

}
 8016b4c:	bf00      	nop
 8016b4e:	3708      	adds	r7, #8
 8016b50:	46bd      	mov	sp, r7
 8016b52:	bd80      	pop	{r7, pc}
 8016b54:	2001ad8c 	.word	0x2001ad8c
 8016b58:	2001ad8b 	.word	0x2001ad8b
 8016b5c:	2001ad8a 	.word	0x2001ad8a

08016b60 <MAP_showLog>:

void MAP_showLog( void )
{
 8016b60:	b580      	push	{r7, lr}
 8016b62:	b082      	sub	sp, #8
 8016b64:	af00      	add	r7, sp, #0
	uint8_t	c_data;
	
	/* ---------- */
	/*    */
	/* ---------- */
	printf("\n\r  /* ---------- */   ");
 8016b66:	4857      	ldr	r0, [pc, #348]	@ (8016cc4 <MAP_showLog+0x164>)
 8016b68:	f007 f890 	bl	801dc8c <iprintf>
	printf("\n\r  /*    */   ");
 8016b6c:	4856      	ldr	r0, [pc, #344]	@ (8016cc8 <MAP_showLog+0x168>)
 8016b6e:	f007 f88d 	bl	801dc8c <iprintf>
	printf("\n\r  /* ---------- */   ");
 8016b72:	4854      	ldr	r0, [pc, #336]	@ (8016cc4 <MAP_showLog+0x164>)
 8016b74:	f007 f88a 	bl	801dc8c <iprintf>

	printf("\n\r     ");
 8016b78:	4854      	ldr	r0, [pc, #336]	@ (8016ccc <MAP_showLog+0x16c>)
 8016b7a:	f007 f887 	bl	801dc8c <iprintf>
	for( x=0; x<MAP_X_SIZE; x++){
 8016b7e:	2300      	movs	r3, #0
 8016b80:	80fb      	strh	r3, [r7, #6]
 8016b82:	e008      	b.n	8016b96 <MAP_showLog+0x36>
		printf("._");
 8016b84:	4852      	ldr	r0, [pc, #328]	@ (8016cd0 <MAP_showLog+0x170>)
 8016b86:	f007 f881 	bl	801dc8c <iprintf>
	for( x=0; x<MAP_X_SIZE; x++){
 8016b8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016b8e:	b29b      	uxth	r3, r3
 8016b90:	3301      	adds	r3, #1
 8016b92:	b29b      	uxth	r3, r3
 8016b94:	80fb      	strh	r3, [r7, #6]
 8016b96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016b9a:	2b1f      	cmp	r3, #31
 8016b9c:	ddf2      	ble.n	8016b84 <MAP_showLog+0x24>
	}
	printf(".\n\r");
 8016b9e:	484d      	ldr	r0, [pc, #308]	@ (8016cd4 <MAP_showLog+0x174>)
 8016ba0:	f007 f874 	bl	801dc8c <iprintf>
	
	for( y=MAP_Y_SIZE-1; y>-1; y-- ){
 8016ba4:	231f      	movs	r3, #31
 8016ba6:	80bb      	strh	r3, [r7, #4]
 8016ba8:	e05f      	b.n	8016c6a <MAP_showLog+0x10a>
		
		printf("   %2d",y);
 8016baa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8016bae:	4619      	mov	r1, r3
 8016bb0:	4849      	ldr	r0, [pc, #292]	@ (8016cd8 <MAP_showLog+0x178>)
 8016bb2:	f007 f86b 	bl	801dc8c <iprintf>
		for( x=0; x<MAP_X_SIZE; x++){
 8016bb6:	2300      	movs	r3, #0
 8016bb8:	80fb      	strh	r3, [r7, #6]
 8016bba:	e027      	b.n	8016c0c <MAP_showLog+0xac>
			c_data = (uint8_t)g_SysMap[y][x];
 8016bbc:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8016bc0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016bc4:	4945      	ldr	r1, [pc, #276]	@ (8016cdc <MAP_showLog+0x17c>)
 8016bc6:	0152      	lsls	r2, r2, #5
 8016bc8:	440a      	add	r2, r1
 8016bca:	4413      	add	r3, r2
 8016bcc:	781b      	ldrb	r3, [r3, #0]
 8016bce:	70fb      	strb	r3, [r7, #3]
			if ( ( c_data & 0x08 ) == 0 ){
 8016bd0:	78fb      	ldrb	r3, [r7, #3]
 8016bd2:	f003 0308 	and.w	r3, r3, #8
 8016bd6:	2b00      	cmp	r3, #0
 8016bd8:	d103      	bne.n	8016be2 <MAP_showLog+0x82>
				printf(".");
 8016bda:	202e      	movs	r0, #46	@ 0x2e
 8016bdc:	f007 f868 	bl	801dcb0 <putchar>
 8016be0:	e002      	b.n	8016be8 <MAP_showLog+0x88>
			}
			else{
				printf("|");
 8016be2:	207c      	movs	r0, #124	@ 0x7c
 8016be4:	f007 f864 	bl	801dcb0 <putchar>
			}
			if ( ( c_data & 0x04 ) == 0 ){
 8016be8:	78fb      	ldrb	r3, [r7, #3]
 8016bea:	f003 0304 	and.w	r3, r3, #4
 8016bee:	2b00      	cmp	r3, #0
 8016bf0:	d103      	bne.n	8016bfa <MAP_showLog+0x9a>
				printf(" ");
 8016bf2:	2020      	movs	r0, #32
 8016bf4:	f007 f85c 	bl	801dcb0 <putchar>
 8016bf8:	e002      	b.n	8016c00 <MAP_showLog+0xa0>
			}
			else{
				printf("_");
 8016bfa:	205f      	movs	r0, #95	@ 0x5f
 8016bfc:	f007 f858 	bl	801dcb0 <putchar>
		for( x=0; x<MAP_X_SIZE; x++){
 8016c00:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016c04:	b29b      	uxth	r3, r3
 8016c06:	3301      	adds	r3, #1
 8016c08:	b29b      	uxth	r3, r3
 8016c0a:	80fb      	strh	r3, [r7, #6]
 8016c0c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016c10:	2b1f      	cmp	r3, #31
 8016c12:	ddd3      	ble.n	8016bbc <MAP_showLog+0x5c>
			}
		}
		printf("|   ");
 8016c14:	4832      	ldr	r0, [pc, #200]	@ (8016ce0 <MAP_showLog+0x180>)
 8016c16:	f007 f839 	bl	801dc8c <iprintf>
		
		for( x=0; x<MAP_X_SIZE; x++ ){
 8016c1a:	2300      	movs	r3, #0
 8016c1c:	80fb      	strh	r3, [r7, #6]
 8016c1e:	e017      	b.n	8016c50 <MAP_showLog+0xf0>
			c_data = g_SysMap[y][x];
 8016c20:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8016c24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016c28:	492c      	ldr	r1, [pc, #176]	@ (8016cdc <MAP_showLog+0x17c>)
 8016c2a:	0152      	lsls	r2, r2, #5
 8016c2c:	440a      	add	r2, r1
 8016c2e:	4413      	add	r3, r2
 8016c30:	781b      	ldrb	r3, [r3, #0]
 8016c32:	70fb      	strb	r3, [r7, #3]
			c_data = c_data >> 4;
 8016c34:	78fb      	ldrb	r3, [r7, #3]
 8016c36:	091b      	lsrs	r3, r3, #4
 8016c38:	70fb      	strb	r3, [r7, #3]
			printf("%x", c_data);
 8016c3a:	78fb      	ldrb	r3, [r7, #3]
 8016c3c:	4619      	mov	r1, r3
 8016c3e:	4829      	ldr	r0, [pc, #164]	@ (8016ce4 <MAP_showLog+0x184>)
 8016c40:	f007 f824 	bl	801dc8c <iprintf>
		for( x=0; x<MAP_X_SIZE; x++ ){
 8016c44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016c48:	b29b      	uxth	r3, r3
 8016c4a:	3301      	adds	r3, #1
 8016c4c:	b29b      	uxth	r3, r3
 8016c4e:	80fb      	strh	r3, [r7, #6]
 8016c50:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016c54:	2b1f      	cmp	r3, #31
 8016c56:	dde3      	ble.n	8016c20 <MAP_showLog+0xc0>
		}
		
		printf("\n\r");
 8016c58:	4823      	ldr	r0, [pc, #140]	@ (8016ce8 <MAP_showLog+0x188>)
 8016c5a:	f007 f817 	bl	801dc8c <iprintf>
	for( y=MAP_Y_SIZE-1; y>-1; y-- ){
 8016c5e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8016c62:	b29b      	uxth	r3, r3
 8016c64:	3b01      	subs	r3, #1
 8016c66:	b29b      	uxth	r3, r3
 8016c68:	80bb      	strh	r3, [r7, #4]
 8016c6a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8016c6e:	2b00      	cmp	r3, #0
 8016c70:	da9b      	bge.n	8016baa <MAP_showLog+0x4a>
	}
	
	printf("     ");
 8016c72:	481e      	ldr	r0, [pc, #120]	@ (8016cec <MAP_showLog+0x18c>)
 8016c74:	f007 f80a 	bl	801dc8c <iprintf>
	for( x=0; x<MAP_X_SIZE; x++){
 8016c78:	2300      	movs	r3, #0
 8016c7a:	80fb      	strh	r3, [r7, #6]
 8016c7c:	e017      	b.n	8016cae <MAP_showLog+0x14e>
		printf("%2d",x%10);
 8016c7e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8016c82:	4b1b      	ldr	r3, [pc, #108]	@ (8016cf0 <MAP_showLog+0x190>)
 8016c84:	fb83 1302 	smull	r1, r3, r3, r2
 8016c88:	1099      	asrs	r1, r3, #2
 8016c8a:	17d3      	asrs	r3, r2, #31
 8016c8c:	1ac9      	subs	r1, r1, r3
 8016c8e:	460b      	mov	r3, r1
 8016c90:	009b      	lsls	r3, r3, #2
 8016c92:	440b      	add	r3, r1
 8016c94:	005b      	lsls	r3, r3, #1
 8016c96:	1ad3      	subs	r3, r2, r3
 8016c98:	b21b      	sxth	r3, r3
 8016c9a:	4619      	mov	r1, r3
 8016c9c:	4815      	ldr	r0, [pc, #84]	@ (8016cf4 <MAP_showLog+0x194>)
 8016c9e:	f006 fff5 	bl	801dc8c <iprintf>
	for( x=0; x<MAP_X_SIZE; x++){
 8016ca2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016ca6:	b29b      	uxth	r3, r3
 8016ca8:	3301      	adds	r3, #1
 8016caa:	b29b      	uxth	r3, r3
 8016cac:	80fb      	strh	r3, [r7, #6]
 8016cae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016cb2:	2b1f      	cmp	r3, #31
 8016cb4:	dde3      	ble.n	8016c7e <MAP_showLog+0x11e>
	}
	printf("\n\r");
 8016cb6:	480c      	ldr	r0, [pc, #48]	@ (8016ce8 <MAP_showLog+0x188>)
 8016cb8:	f006 ffe8 	bl	801dc8c <iprintf>

}
 8016cbc:	bf00      	nop
 8016cbe:	3708      	adds	r7, #8
 8016cc0:	46bd      	mov	sp, r7
 8016cc2:	bd80      	pop	{r7, pc}
 8016cc4:	08021d2c 	.word	0x08021d2c
 8016cc8:	08021d44 	.word	0x08021d44
 8016ccc:	08021d60 	.word	0x08021d60
 8016cd0:	08021d68 	.word	0x08021d68
 8016cd4:	08021d6c 	.word	0x08021d6c
 8016cd8:	08021d70 	.word	0x08021d70
 8016cdc:	2001b5a0 	.word	0x2001b5a0
 8016ce0:	08021d78 	.word	0x08021d78
 8016ce4:	08021d80 	.word	0x08021d80
 8016ce8:	08021d84 	.word	0x08021d84
 8016cec:	08021d88 	.word	0x08021d88
 8016cf0:	66666667 	.word	0x66666667
 8016cf4:	08021d90 	.word	0x08021d90

08016cf8 <MAP_clearMap>:
		printf("\n\r");
	}
}

void MAP_clearMap( void )
{
 8016cf8:	b480      	push	{r7}
 8016cfa:	b083      	sub	sp, #12
 8016cfc:	af00      	add	r7, sp, #0
	uint16_t	x, y;
	uint8_t	uc_data;

	/*  */
	for ( y = 0; y < MAP_Y_SIZE; y++){
 8016cfe:	2300      	movs	r3, #0
 8016d00:	80bb      	strh	r3, [r7, #4]
 8016d02:	e059      	b.n	8016db8 <MAP_clearMap+0xc0>
		for( x = 0; x < MAP_X_SIZE; x++){
 8016d04:	2300      	movs	r3, #0
 8016d06:	80fb      	strh	r3, [r7, #6]
 8016d08:	e050      	b.n	8016dac <MAP_clearMap+0xb4>
			uc_data = 0x00;
 8016d0a:	2300      	movs	r3, #0
 8016d0c:	70fb      	strb	r3, [r7, #3]
			if ( ( x == 0) && ( y == 0 ) ) uc_data = 0xfe;
 8016d0e:	88fb      	ldrh	r3, [r7, #6]
 8016d10:	2b00      	cmp	r3, #0
 8016d12:	d105      	bne.n	8016d20 <MAP_clearMap+0x28>
 8016d14:	88bb      	ldrh	r3, [r7, #4]
 8016d16:	2b00      	cmp	r3, #0
 8016d18:	d102      	bne.n	8016d20 <MAP_clearMap+0x28>
 8016d1a:	23fe      	movs	r3, #254	@ 0xfe
 8016d1c:	70fb      	strb	r3, [r7, #3]
 8016d1e:	e03a      	b.n	8016d96 <MAP_clearMap+0x9e>
			else if ( ( x == 1 ) && ( y == 0 ) ) uc_data = 0xcc;
 8016d20:	88fb      	ldrh	r3, [r7, #6]
 8016d22:	2b01      	cmp	r3, #1
 8016d24:	d105      	bne.n	8016d32 <MAP_clearMap+0x3a>
 8016d26:	88bb      	ldrh	r3, [r7, #4]
 8016d28:	2b00      	cmp	r3, #0
 8016d2a:	d102      	bne.n	8016d32 <MAP_clearMap+0x3a>
 8016d2c:	23cc      	movs	r3, #204	@ 0xcc
 8016d2e:	70fb      	strb	r3, [r7, #3]
 8016d30:	e031      	b.n	8016d96 <MAP_clearMap+0x9e>
			else if ( ( x == (MAP_X_SIZE-1) ) && ( y == 0 ) ) uc_data = 0x66;
 8016d32:	88fb      	ldrh	r3, [r7, #6]
 8016d34:	2b1f      	cmp	r3, #31
 8016d36:	d105      	bne.n	8016d44 <MAP_clearMap+0x4c>
 8016d38:	88bb      	ldrh	r3, [r7, #4]
 8016d3a:	2b00      	cmp	r3, #0
 8016d3c:	d102      	bne.n	8016d44 <MAP_clearMap+0x4c>
 8016d3e:	2366      	movs	r3, #102	@ 0x66
 8016d40:	70fb      	strb	r3, [r7, #3]
 8016d42:	e028      	b.n	8016d96 <MAP_clearMap+0x9e>
			else if ( ( x == 0 ) && ( y == (MAP_Y_SIZE-1) ) ) uc_data = 0x99;
 8016d44:	88fb      	ldrh	r3, [r7, #6]
 8016d46:	2b00      	cmp	r3, #0
 8016d48:	d105      	bne.n	8016d56 <MAP_clearMap+0x5e>
 8016d4a:	88bb      	ldrh	r3, [r7, #4]
 8016d4c:	2b1f      	cmp	r3, #31
 8016d4e:	d102      	bne.n	8016d56 <MAP_clearMap+0x5e>
 8016d50:	2399      	movs	r3, #153	@ 0x99
 8016d52:	70fb      	strb	r3, [r7, #3]
 8016d54:	e01f      	b.n	8016d96 <MAP_clearMap+0x9e>
			else if ( ( x == (MAP_X_SIZE-1) ) && ( y == (MAP_Y_SIZE-1) ) ) uc_data = 0x33;
 8016d56:	88fb      	ldrh	r3, [r7, #6]
 8016d58:	2b1f      	cmp	r3, #31
 8016d5a:	d105      	bne.n	8016d68 <MAP_clearMap+0x70>
 8016d5c:	88bb      	ldrh	r3, [r7, #4]
 8016d5e:	2b1f      	cmp	r3, #31
 8016d60:	d102      	bne.n	8016d68 <MAP_clearMap+0x70>
 8016d62:	2333      	movs	r3, #51	@ 0x33
 8016d64:	70fb      	strb	r3, [r7, #3]
 8016d66:	e016      	b.n	8016d96 <MAP_clearMap+0x9e>
			else if ( x == 0 ) uc_data = 0x88;
 8016d68:	88fb      	ldrh	r3, [r7, #6]
 8016d6a:	2b00      	cmp	r3, #0
 8016d6c:	d102      	bne.n	8016d74 <MAP_clearMap+0x7c>
 8016d6e:	2388      	movs	r3, #136	@ 0x88
 8016d70:	70fb      	strb	r3, [r7, #3]
 8016d72:	e010      	b.n	8016d96 <MAP_clearMap+0x9e>
			else if ( x == (MAP_X_SIZE-1) ) uc_data = 0x22;
 8016d74:	88fb      	ldrh	r3, [r7, #6]
 8016d76:	2b1f      	cmp	r3, #31
 8016d78:	d102      	bne.n	8016d80 <MAP_clearMap+0x88>
 8016d7a:	2322      	movs	r3, #34	@ 0x22
 8016d7c:	70fb      	strb	r3, [r7, #3]
 8016d7e:	e00a      	b.n	8016d96 <MAP_clearMap+0x9e>
			else if ( y == 0 ) uc_data = 0x44;
 8016d80:	88bb      	ldrh	r3, [r7, #4]
 8016d82:	2b00      	cmp	r3, #0
 8016d84:	d102      	bne.n	8016d8c <MAP_clearMap+0x94>
 8016d86:	2344      	movs	r3, #68	@ 0x44
 8016d88:	70fb      	strb	r3, [r7, #3]
 8016d8a:	e004      	b.n	8016d96 <MAP_clearMap+0x9e>
			else if ( y == (MAP_Y_SIZE-1) ) uc_data = 0x11;
 8016d8c:	88bb      	ldrh	r3, [r7, #4]
 8016d8e:	2b1f      	cmp	r3, #31
 8016d90:	d101      	bne.n	8016d96 <MAP_clearMap+0x9e>
 8016d92:	2311      	movs	r3, #17
 8016d94:	70fb      	strb	r3, [r7, #3]
			g_SysMap[y][x] = uc_data;
 8016d96:	88ba      	ldrh	r2, [r7, #4]
 8016d98:	88fb      	ldrh	r3, [r7, #6]
 8016d9a:	490c      	ldr	r1, [pc, #48]	@ (8016dcc <MAP_clearMap+0xd4>)
 8016d9c:	0152      	lsls	r2, r2, #5
 8016d9e:	440a      	add	r2, r1
 8016da0:	4413      	add	r3, r2
 8016da2:	78fa      	ldrb	r2, [r7, #3]
 8016da4:	701a      	strb	r2, [r3, #0]
		for( x = 0; x < MAP_X_SIZE; x++){
 8016da6:	88fb      	ldrh	r3, [r7, #6]
 8016da8:	3301      	adds	r3, #1
 8016daa:	80fb      	strh	r3, [r7, #6]
 8016dac:	88fb      	ldrh	r3, [r7, #6]
 8016dae:	2b1f      	cmp	r3, #31
 8016db0:	d9ab      	bls.n	8016d0a <MAP_clearMap+0x12>
	for ( y = 0; y < MAP_Y_SIZE; y++){
 8016db2:	88bb      	ldrh	r3, [r7, #4]
 8016db4:	3301      	adds	r3, #1
 8016db6:	80bb      	strh	r3, [r7, #4]
 8016db8:	88bb      	ldrh	r3, [r7, #4]
 8016dba:	2b1f      	cmp	r3, #31
 8016dbc:	d9a2      	bls.n	8016d04 <MAP_clearMap+0xc>
		}
	}

}
 8016dbe:	bf00      	nop
 8016dc0:	bf00      	nop
 8016dc2:	370c      	adds	r7, #12
 8016dc4:	46bd      	mov	sp, r7
 8016dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dca:	4770      	bx	lr
 8016dcc:	2001b5a0 	.word	0x2001b5a0

08016dd0 <MAP_getWallData>:

uint8_t MAP_getWallData( void )
{
 8016dd0:	b580      	push	{r7, lr}
 8016dd2:	b082      	sub	sp, #8
 8016dd4:	af00      	add	r7, sp, #0
	uint8_t	 uc_wall;

//	LED_offAll();			// debug

	// 
	uc_wall = 0;
 8016dd6:	2300      	movs	r3, #0
 8016dd8:	71fb      	strb	r3, [r7, #7]
	if( TRUE == DIST_isWall_FRONT() ){
 8016dda:	f7fc f9d1 	bl	8013180 <DIST_isWall_FRONT>
 8016dde:	4603      	mov	r3, r0
 8016de0:	2b00      	cmp	r3, #0
 8016de2:	d003      	beq.n	8016dec <MAP_getWallData+0x1c>
		uc_wall = uc_wall | 0x11;
 8016de4:	79fb      	ldrb	r3, [r7, #7]
 8016de6:	f043 0311 	orr.w	r3, r3, #17
 8016dea:	71fb      	strb	r3, [r7, #7]
//		LED_on(LED3);			// debug
//		LED_on(LED2);			// debug
	}
	if( TRUE == DIST_isWall_L_SIDE() ){
 8016dec:	f7fc f9fa 	bl	80131e4 <DIST_isWall_L_SIDE>
 8016df0:	4603      	mov	r3, r0
 8016df2:	2b00      	cmp	r3, #0
 8016df4:	d003      	beq.n	8016dfe <MAP_getWallData+0x2e>
//		LED_on(LED0);			// debug
		uc_wall = uc_wall | 0x88;
 8016df6:	79fb      	ldrb	r3, [r7, #7]
 8016df8:	f063 0377 	orn	r3, r3, #119	@ 0x77
 8016dfc:	71fb      	strb	r3, [r7, #7]
	}
	if( TRUE == DIST_isWall_R_SIDE() ){
 8016dfe:	f7fc f9db 	bl	80131b8 <DIST_isWall_R_SIDE>
 8016e02:	4603      	mov	r3, r0
 8016e04:	2b00      	cmp	r3, #0
 8016e06:	d003      	beq.n	8016e10 <MAP_getWallData+0x40>
//		LED_on(LED1);			// debug
		uc_wall = uc_wall | 0x22;
 8016e08:	79fb      	ldrb	r3, [r7, #7]
 8016e0a:	f043 0322 	orr.w	r3, r3, #34	@ 0x22
 8016e0e:	71fb      	strb	r3, [r7, #7]
	}
	if(DIST_getNowVal(DIST_SEN_L_SIDE)>L_SIDE_REF){
 8016e10:	2003      	movs	r0, #3
 8016e12:	f7fb fedd 	bl	8012bd0 <DIST_getNowVal>
 8016e16:	4603      	mov	r3, r0
 8016e18:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8016e1c:	dd02      	ble.n	8016e24 <MAP_getWallData+0x54>
		NearWall = 1;
 8016e1e:	4b16      	ldr	r3, [pc, #88]	@ (8016e78 <MAP_getWallData+0xa8>)
 8016e20:	2201      	movs	r2, #1
 8016e22:	701a      	strb	r2, [r3, #0]
	}
	if(DIST_getNowVal(DIST_SEN_R_SIDE)>R_SIDE_REF){
 8016e24:	2002      	movs	r0, #2
 8016e26:	f7fb fed3 	bl	8012bd0 <DIST_getNowVal>
 8016e2a:	4603      	mov	r3, r0
 8016e2c:	f5b3 7fa5 	cmp.w	r3, #330	@ 0x14a
 8016e30:	dd02      	ble.n	8016e38 <MAP_getWallData+0x68>
		NearWall = 1;
 8016e32:	4b11      	ldr	r3, [pc, #68]	@ (8016e78 <MAP_getWallData+0xa8>)
 8016e34:	2201      	movs	r2, #1
 8016e36:	701a      	strb	r2, [r3, #0]
	}

	// 
	if		( en_Head == EAST ){
 8016e38:	4b10      	ldr	r3, [pc, #64]	@ (8016e7c <MAP_getWallData+0xac>)
 8016e3a:	781b      	ldrb	r3, [r3, #0]
 8016e3c:	2b01      	cmp	r3, #1
 8016e3e:	d103      	bne.n	8016e48 <MAP_getWallData+0x78>
		uc_wall = uc_wall >> 3;
 8016e40:	79fb      	ldrb	r3, [r7, #7]
 8016e42:	08db      	lsrs	r3, r3, #3
 8016e44:	71fb      	strb	r3, [r7, #7]
 8016e46:	e00e      	b.n	8016e66 <MAP_getWallData+0x96>
	}
	else if ( en_Head == SOUTH ){
 8016e48:	4b0c      	ldr	r3, [pc, #48]	@ (8016e7c <MAP_getWallData+0xac>)
 8016e4a:	781b      	ldrb	r3, [r3, #0]
 8016e4c:	2b02      	cmp	r3, #2
 8016e4e:	d103      	bne.n	8016e58 <MAP_getWallData+0x88>
		uc_wall = uc_wall >> 2;
 8016e50:	79fb      	ldrb	r3, [r7, #7]
 8016e52:	089b      	lsrs	r3, r3, #2
 8016e54:	71fb      	strb	r3, [r7, #7]
 8016e56:	e006      	b.n	8016e66 <MAP_getWallData+0x96>
	}
	else if ( en_Head == WEST ){
 8016e58:	4b08      	ldr	r3, [pc, #32]	@ (8016e7c <MAP_getWallData+0xac>)
 8016e5a:	781b      	ldrb	r3, [r3, #0]
 8016e5c:	2b03      	cmp	r3, #3
 8016e5e:	d102      	bne.n	8016e66 <MAP_getWallData+0x96>
		uc_wall = uc_wall >> 1;
 8016e60:	79fb      	ldrb	r3, [r7, #7]
 8016e62:	085b      	lsrs	r3, r3, #1
 8016e64:	71fb      	strb	r3, [r7, #7]
	}

	//	
	return ( uc_wall | 0xf0 );
 8016e66:	79fb      	ldrb	r3, [r7, #7]
 8016e68:	f063 030f 	orn	r3, r3, #15
 8016e6c:	b2db      	uxtb	r3, r3
}
 8016e6e:	4618      	mov	r0, r3
 8016e70:	3708      	adds	r7, #8
 8016e72:	46bd      	mov	sp, r7
 8016e74:	bd80      	pop	{r7, pc}
 8016e76:	bf00      	nop
 8016e78:	2001ad9a 	.word	0x2001ad9a
 8016e7c:	2001ad8a 	.word	0x2001ad8a

08016e80 <MAP_makeMapData>:

void MAP_makeMapData( void )
{
 8016e80:	b580      	push	{r7, lr}
 8016e82:	b082      	sub	sp, #8
 8016e84:	af00      	add	r7, sp, #0
	uint8_t uc_wall;

	//	
	if ( ( mx == 0 ) && ( my == 0 ) ){
 8016e86:	4b66      	ldr	r3, [pc, #408]	@ (8017020 <MAP_makeMapData+0x1a0>)
 8016e88:	781b      	ldrb	r3, [r3, #0]
 8016e8a:	2b00      	cmp	r3, #0
 8016e8c:	d106      	bne.n	8016e9c <MAP_makeMapData+0x1c>
 8016e8e:	4b65      	ldr	r3, [pc, #404]	@ (8017024 <MAP_makeMapData+0x1a4>)
 8016e90:	781b      	ldrb	r3, [r3, #0]
 8016e92:	2b00      	cmp	r3, #0
 8016e94:	d102      	bne.n	8016e9c <MAP_makeMapData+0x1c>
		uc_wall = 0xfe;
 8016e96:	23fe      	movs	r3, #254	@ 0xfe
 8016e98:	71fb      	strb	r3, [r7, #7]
 8016e9a:	e003      	b.n	8016ea4 <MAP_makeMapData+0x24>
	}
	else{
		uc_wall = MAP_getWallData();
 8016e9c:	f7ff ff98 	bl	8016dd0 <MAP_getWallData>
 8016ea0:	4603      	mov	r3, r0
 8016ea2:	71fb      	strb	r3, [r7, #7]
	}
	g_SysMap[my][mx] = uc_wall;
 8016ea4:	4b5f      	ldr	r3, [pc, #380]	@ (8017024 <MAP_makeMapData+0x1a4>)
 8016ea6:	781b      	ldrb	r3, [r3, #0]
 8016ea8:	4618      	mov	r0, r3
 8016eaa:	4b5d      	ldr	r3, [pc, #372]	@ (8017020 <MAP_makeMapData+0x1a0>)
 8016eac:	781b      	ldrb	r3, [r3, #0]
 8016eae:	4619      	mov	r1, r3
 8016eb0:	4a5d      	ldr	r2, [pc, #372]	@ (8017028 <MAP_makeMapData+0x1a8>)
 8016eb2:	0143      	lsls	r3, r0, #5
 8016eb4:	4413      	add	r3, r2
 8016eb6:	440b      	add	r3, r1
 8016eb8:	79fa      	ldrb	r2, [r7, #7]
 8016eba:	701a      	strb	r2, [r3, #0]

	//	
	if ( mx != (MAP_X_SIZE-1) ){
 8016ebc:	4b58      	ldr	r3, [pc, #352]	@ (8017020 <MAP_makeMapData+0x1a0>)
 8016ebe:	781b      	ldrb	r3, [r3, #0]
 8016ec0:	2b1f      	cmp	r3, #31
 8016ec2:	d026      	beq.n	8016f12 <MAP_makeMapData+0x92>
		g_SysMap[my][mx+1] = ( g_SysMap[my][mx+1] & 0x77 ) | 0x80 | ( ( uc_wall << 2 ) & 0x08 );
 8016ec4:	4b57      	ldr	r3, [pc, #348]	@ (8017024 <MAP_makeMapData+0x1a4>)
 8016ec6:	781b      	ldrb	r3, [r3, #0]
 8016ec8:	461a      	mov	r2, r3
 8016eca:	4b55      	ldr	r3, [pc, #340]	@ (8017020 <MAP_makeMapData+0x1a0>)
 8016ecc:	781b      	ldrb	r3, [r3, #0]
 8016ece:	3301      	adds	r3, #1
 8016ed0:	4955      	ldr	r1, [pc, #340]	@ (8017028 <MAP_makeMapData+0x1a8>)
 8016ed2:	0152      	lsls	r2, r2, #5
 8016ed4:	440a      	add	r2, r1
 8016ed6:	4413      	add	r3, r2
 8016ed8:	781b      	ldrb	r3, [r3, #0]
 8016eda:	b25b      	sxtb	r3, r3
 8016edc:	f003 0377 	and.w	r3, r3, #119	@ 0x77
 8016ee0:	b25b      	sxtb	r3, r3
 8016ee2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016ee6:	b25a      	sxtb	r2, r3
 8016ee8:	79fb      	ldrb	r3, [r7, #7]
 8016eea:	009b      	lsls	r3, r3, #2
 8016eec:	b25b      	sxtb	r3, r3
 8016eee:	f003 0308 	and.w	r3, r3, #8
 8016ef2:	b25b      	sxtb	r3, r3
 8016ef4:	4313      	orrs	r3, r2
 8016ef6:	b259      	sxtb	r1, r3
 8016ef8:	4b4a      	ldr	r3, [pc, #296]	@ (8017024 <MAP_makeMapData+0x1a4>)
 8016efa:	781b      	ldrb	r3, [r3, #0]
 8016efc:	461a      	mov	r2, r3
 8016efe:	4b48      	ldr	r3, [pc, #288]	@ (8017020 <MAP_makeMapData+0x1a0>)
 8016f00:	781b      	ldrb	r3, [r3, #0]
 8016f02:	3301      	adds	r3, #1
 8016f04:	b2c8      	uxtb	r0, r1
 8016f06:	4948      	ldr	r1, [pc, #288]	@ (8017028 <MAP_makeMapData+0x1a8>)
 8016f08:	0152      	lsls	r2, r2, #5
 8016f0a:	440a      	add	r2, r1
 8016f0c:	4413      	add	r3, r2
 8016f0e:	4602      	mov	r2, r0
 8016f10:	701a      	strb	r2, [r3, #0]
	}
	if ( mx !=  0 ){
 8016f12:	4b43      	ldr	r3, [pc, #268]	@ (8017020 <MAP_makeMapData+0x1a0>)
 8016f14:	781b      	ldrb	r3, [r3, #0]
 8016f16:	2b00      	cmp	r3, #0
 8016f18:	d027      	beq.n	8016f6a <MAP_makeMapData+0xea>
		g_SysMap[my][mx-1] = ( g_SysMap[my][mx-1] & 0xdd ) | 0x20 | ( ( uc_wall >> 2 ) & 0x02 );
 8016f1a:	4b42      	ldr	r3, [pc, #264]	@ (8017024 <MAP_makeMapData+0x1a4>)
 8016f1c:	781b      	ldrb	r3, [r3, #0]
 8016f1e:	461a      	mov	r2, r3
 8016f20:	4b3f      	ldr	r3, [pc, #252]	@ (8017020 <MAP_makeMapData+0x1a0>)
 8016f22:	781b      	ldrb	r3, [r3, #0]
 8016f24:	3b01      	subs	r3, #1
 8016f26:	4940      	ldr	r1, [pc, #256]	@ (8017028 <MAP_makeMapData+0x1a8>)
 8016f28:	0152      	lsls	r2, r2, #5
 8016f2a:	440a      	add	r2, r1
 8016f2c:	4413      	add	r3, r2
 8016f2e:	781b      	ldrb	r3, [r3, #0]
 8016f30:	b25b      	sxtb	r3, r3
 8016f32:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8016f36:	b25b      	sxtb	r3, r3
 8016f38:	f043 0320 	orr.w	r3, r3, #32
 8016f3c:	b25a      	sxtb	r2, r3
 8016f3e:	79fb      	ldrb	r3, [r7, #7]
 8016f40:	089b      	lsrs	r3, r3, #2
 8016f42:	b2db      	uxtb	r3, r3
 8016f44:	b25b      	sxtb	r3, r3
 8016f46:	f003 0302 	and.w	r3, r3, #2
 8016f4a:	b25b      	sxtb	r3, r3
 8016f4c:	4313      	orrs	r3, r2
 8016f4e:	b259      	sxtb	r1, r3
 8016f50:	4b34      	ldr	r3, [pc, #208]	@ (8017024 <MAP_makeMapData+0x1a4>)
 8016f52:	781b      	ldrb	r3, [r3, #0]
 8016f54:	461a      	mov	r2, r3
 8016f56:	4b32      	ldr	r3, [pc, #200]	@ (8017020 <MAP_makeMapData+0x1a0>)
 8016f58:	781b      	ldrb	r3, [r3, #0]
 8016f5a:	3b01      	subs	r3, #1
 8016f5c:	b2c8      	uxtb	r0, r1
 8016f5e:	4932      	ldr	r1, [pc, #200]	@ (8017028 <MAP_makeMapData+0x1a8>)
 8016f60:	0152      	lsls	r2, r2, #5
 8016f62:	440a      	add	r2, r1
 8016f64:	4413      	add	r3, r2
 8016f66:	4602      	mov	r2, r0
 8016f68:	701a      	strb	r2, [r3, #0]
	}
	if ( my != (MAP_Y_SIZE-1) ){
 8016f6a:	4b2e      	ldr	r3, [pc, #184]	@ (8017024 <MAP_makeMapData+0x1a4>)
 8016f6c:	781b      	ldrb	r3, [r3, #0]
 8016f6e:	2b1f      	cmp	r3, #31
 8016f70:	d026      	beq.n	8016fc0 <MAP_makeMapData+0x140>
		g_SysMap[my+1][mx] = ( g_SysMap[my+1][mx] & 0xbb ) | 0x40 | ( ( uc_wall << 2 ) & 0x04 );
 8016f72:	4b2c      	ldr	r3, [pc, #176]	@ (8017024 <MAP_makeMapData+0x1a4>)
 8016f74:	781b      	ldrb	r3, [r3, #0]
 8016f76:	3301      	adds	r3, #1
 8016f78:	4a29      	ldr	r2, [pc, #164]	@ (8017020 <MAP_makeMapData+0x1a0>)
 8016f7a:	7812      	ldrb	r2, [r2, #0]
 8016f7c:	4611      	mov	r1, r2
 8016f7e:	4a2a      	ldr	r2, [pc, #168]	@ (8017028 <MAP_makeMapData+0x1a8>)
 8016f80:	015b      	lsls	r3, r3, #5
 8016f82:	4413      	add	r3, r2
 8016f84:	440b      	add	r3, r1
 8016f86:	781b      	ldrb	r3, [r3, #0]
 8016f88:	b25b      	sxtb	r3, r3
 8016f8a:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8016f8e:	b25b      	sxtb	r3, r3
 8016f90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016f94:	b25a      	sxtb	r2, r3
 8016f96:	79fb      	ldrb	r3, [r7, #7]
 8016f98:	009b      	lsls	r3, r3, #2
 8016f9a:	b25b      	sxtb	r3, r3
 8016f9c:	f003 0304 	and.w	r3, r3, #4
 8016fa0:	b25b      	sxtb	r3, r3
 8016fa2:	4313      	orrs	r3, r2
 8016fa4:	b259      	sxtb	r1, r3
 8016fa6:	4b1f      	ldr	r3, [pc, #124]	@ (8017024 <MAP_makeMapData+0x1a4>)
 8016fa8:	781b      	ldrb	r3, [r3, #0]
 8016faa:	3301      	adds	r3, #1
 8016fac:	4a1c      	ldr	r2, [pc, #112]	@ (8017020 <MAP_makeMapData+0x1a0>)
 8016fae:	7812      	ldrb	r2, [r2, #0]
 8016fb0:	4610      	mov	r0, r2
 8016fb2:	b2c9      	uxtb	r1, r1
 8016fb4:	4a1c      	ldr	r2, [pc, #112]	@ (8017028 <MAP_makeMapData+0x1a8>)
 8016fb6:	015b      	lsls	r3, r3, #5
 8016fb8:	4413      	add	r3, r2
 8016fba:	4403      	add	r3, r0
 8016fbc:	460a      	mov	r2, r1
 8016fbe:	701a      	strb	r2, [r3, #0]
	}
	if ( my !=  0 ){
 8016fc0:	4b18      	ldr	r3, [pc, #96]	@ (8017024 <MAP_makeMapData+0x1a4>)
 8016fc2:	781b      	ldrb	r3, [r3, #0]
 8016fc4:	2b00      	cmp	r3, #0
 8016fc6:	d027      	beq.n	8017018 <MAP_makeMapData+0x198>
		g_SysMap[my-1][mx] = ( g_SysMap[my-1][mx] & 0xee ) | 0x10 | ( ( uc_wall >> 2 ) & 0x01 );
 8016fc8:	4b16      	ldr	r3, [pc, #88]	@ (8017024 <MAP_makeMapData+0x1a4>)
 8016fca:	781b      	ldrb	r3, [r3, #0]
 8016fcc:	3b01      	subs	r3, #1
 8016fce:	4a14      	ldr	r2, [pc, #80]	@ (8017020 <MAP_makeMapData+0x1a0>)
 8016fd0:	7812      	ldrb	r2, [r2, #0]
 8016fd2:	4611      	mov	r1, r2
 8016fd4:	4a14      	ldr	r2, [pc, #80]	@ (8017028 <MAP_makeMapData+0x1a8>)
 8016fd6:	015b      	lsls	r3, r3, #5
 8016fd8:	4413      	add	r3, r2
 8016fda:	440b      	add	r3, r1
 8016fdc:	781b      	ldrb	r3, [r3, #0]
 8016fde:	b25b      	sxtb	r3, r3
 8016fe0:	f023 0311 	bic.w	r3, r3, #17
 8016fe4:	b25b      	sxtb	r3, r3
 8016fe6:	f043 0310 	orr.w	r3, r3, #16
 8016fea:	b25a      	sxtb	r2, r3
 8016fec:	79fb      	ldrb	r3, [r7, #7]
 8016fee:	089b      	lsrs	r3, r3, #2
 8016ff0:	b2db      	uxtb	r3, r3
 8016ff2:	b25b      	sxtb	r3, r3
 8016ff4:	f003 0301 	and.w	r3, r3, #1
 8016ff8:	b25b      	sxtb	r3, r3
 8016ffa:	4313      	orrs	r3, r2
 8016ffc:	b259      	sxtb	r1, r3
 8016ffe:	4b09      	ldr	r3, [pc, #36]	@ (8017024 <MAP_makeMapData+0x1a4>)
 8017000:	781b      	ldrb	r3, [r3, #0]
 8017002:	3b01      	subs	r3, #1
 8017004:	4a06      	ldr	r2, [pc, #24]	@ (8017020 <MAP_makeMapData+0x1a0>)
 8017006:	7812      	ldrb	r2, [r2, #0]
 8017008:	4610      	mov	r0, r2
 801700a:	b2c9      	uxtb	r1, r1
 801700c:	4a06      	ldr	r2, [pc, #24]	@ (8017028 <MAP_makeMapData+0x1a8>)
 801700e:	015b      	lsls	r3, r3, #5
 8017010:	4413      	add	r3, r2
 8017012:	4403      	add	r3, r0
 8017014:	460a      	mov	r2, r1
 8017016:	701a      	strb	r2, [r3, #0]
	}

}
 8017018:	bf00      	nop
 801701a:	3708      	adds	r7, #8
 801701c:	46bd      	mov	sp, r7
 801701e:	bd80      	pop	{r7, pc}
 8017020:	2001ad8c 	.word	0x2001ad8c
 8017024:	2001ad8b 	.word	0x2001ad8b
 8017028:	2001b5a0 	.word	0x2001b5a0

0801702c <MAP_get_refPos_WallData>:

uint8_t MAP_get_refPos_WallData( void )
{
 801702c:	b580      	push	{r7, lr}
 801702e:	b082      	sub	sp, #8
 8017030:	af00      	add	r7, sp, #0
	uint8_t	 uc_wall;

	// 
	uc_wall = 0;
 8017032:	2300      	movs	r3, #0
 8017034:	71fb      	strb	r3, [r7, #7]
	if( TRUE == DIST_isWall_FRONT() ){
 8017036:	f7fc f8a3 	bl	8013180 <DIST_isWall_FRONT>
 801703a:	4603      	mov	r3, r0
 801703c:	2b00      	cmp	r3, #0
 801703e:	d003      	beq.n	8017048 <MAP_get_refPos_WallData+0x1c>
		uc_wall = uc_wall | 0x11;
 8017040:	79fb      	ldrb	r3, [r7, #7]
 8017042:	f043 0311 	orr.w	r3, r3, #17
 8017046:	71fb      	strb	r3, [r7, #7]
	}
	MOT_turn(MOT_R90);
 8017048:	2000      	movs	r0, #0
 801704a:	f7f8 fd89 	bl	800fb60 <MOT_turn>
	if( TRUE == DIST_isWall_FRONT() ){
 801704e:	f7fc f897 	bl	8013180 <DIST_isWall_FRONT>
 8017052:	4603      	mov	r3, r0
 8017054:	2b00      	cmp	r3, #0
 8017056:	d003      	beq.n	8017060 <MAP_get_refPos_WallData+0x34>
		uc_wall = uc_wall | 0x22;
 8017058:	79fb      	ldrb	r3, [r7, #7]
 801705a:	f043 0322 	orr.w	r3, r3, #34	@ 0x22
 801705e:	71fb      	strb	r3, [r7, #7]
	}
	MOT_turn(MOT_R90);
 8017060:	2000      	movs	r0, #0
 8017062:	f7f8 fd7d 	bl	800fb60 <MOT_turn>
	if( TRUE == DIST_isWall_FRONT() ){
 8017066:	f7fc f88b 	bl	8013180 <DIST_isWall_FRONT>
 801706a:	4603      	mov	r3, r0
 801706c:	2b00      	cmp	r3, #0
 801706e:	d003      	beq.n	8017078 <MAP_get_refPos_WallData+0x4c>
		uc_wall = uc_wall | 0x44;
 8017070:	79fb      	ldrb	r3, [r7, #7]
 8017072:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8017076:	71fb      	strb	r3, [r7, #7]
	}
	MOT_turn(MOT_R90);
 8017078:	2000      	movs	r0, #0
 801707a:	f7f8 fd71 	bl	800fb60 <MOT_turn>
	if( TRUE == DIST_isWall_FRONT() ){
 801707e:	f7fc f87f 	bl	8013180 <DIST_isWall_FRONT>
 8017082:	4603      	mov	r3, r0
 8017084:	2b00      	cmp	r3, #0
 8017086:	d003      	beq.n	8017090 <MAP_get_refPos_WallData+0x64>
		uc_wall = uc_wall | 0x88;
 8017088:	79fb      	ldrb	r3, [r7, #7]
 801708a:	f063 0377 	orn	r3, r3, #119	@ 0x77
 801708e:	71fb      	strb	r3, [r7, #7]
	}
	MOT_turn(MOT_R90);
 8017090:	2000      	movs	r0, #0
 8017092:	f7f8 fd65 	bl	800fb60 <MOT_turn>

	// 
	if		( en_Head == EAST ){
 8017096:	4b0f      	ldr	r3, [pc, #60]	@ (80170d4 <MAP_get_refPos_WallData+0xa8>)
 8017098:	781b      	ldrb	r3, [r3, #0]
 801709a:	2b01      	cmp	r3, #1
 801709c:	d103      	bne.n	80170a6 <MAP_get_refPos_WallData+0x7a>
		uc_wall = uc_wall >> 3;
 801709e:	79fb      	ldrb	r3, [r7, #7]
 80170a0:	08db      	lsrs	r3, r3, #3
 80170a2:	71fb      	strb	r3, [r7, #7]
 80170a4:	e00e      	b.n	80170c4 <MAP_get_refPos_WallData+0x98>
	}
	else if ( en_Head == SOUTH ){
 80170a6:	4b0b      	ldr	r3, [pc, #44]	@ (80170d4 <MAP_get_refPos_WallData+0xa8>)
 80170a8:	781b      	ldrb	r3, [r3, #0]
 80170aa:	2b02      	cmp	r3, #2
 80170ac:	d103      	bne.n	80170b6 <MAP_get_refPos_WallData+0x8a>
		uc_wall = uc_wall >> 2;
 80170ae:	79fb      	ldrb	r3, [r7, #7]
 80170b0:	089b      	lsrs	r3, r3, #2
 80170b2:	71fb      	strb	r3, [r7, #7]
 80170b4:	e006      	b.n	80170c4 <MAP_get_refPos_WallData+0x98>
	}
	else if ( en_Head == WEST ){
 80170b6:	4b07      	ldr	r3, [pc, #28]	@ (80170d4 <MAP_get_refPos_WallData+0xa8>)
 80170b8:	781b      	ldrb	r3, [r3, #0]
 80170ba:	2b03      	cmp	r3, #3
 80170bc:	d102      	bne.n	80170c4 <MAP_get_refPos_WallData+0x98>
		uc_wall = uc_wall >> 1;
 80170be:	79fb      	ldrb	r3, [r7, #7]
 80170c0:	085b      	lsrs	r3, r3, #1
 80170c2:	71fb      	strb	r3, [r7, #7]
	}

	//	
	return ( uc_wall | 0xf0 );
 80170c4:	79fb      	ldrb	r3, [r7, #7]
 80170c6:	f063 030f 	orn	r3, r3, #15
 80170ca:	b2db      	uxtb	r3, r3
}
 80170cc:	4618      	mov	r0, r3
 80170ce:	3708      	adds	r7, #8
 80170d0:	46bd      	mov	sp, r7
 80170d2:	bd80      	pop	{r7, pc}
 80170d4:	2001ad8a 	.word	0x2001ad8a

080170d8 <MAP_make_refPos_MapData>:

void MAP_make_refPos_MapData(enMAP_HEAD_DIR en_head)
{
 80170d8:	b580      	push	{r7, lr}
 80170da:	b084      	sub	sp, #16
 80170dc:	af00      	add	r7, sp, #0
 80170de:	4603      	mov	r3, r0
 80170e0:	71fb      	strb	r3, [r7, #7]
	uint8_t uc_wall;

	//		
	uc_wall = MAP_get_refPos_WallData();
 80170e2:	f7ff ffa3 	bl	801702c <MAP_get_refPos_WallData>
 80170e6:	4603      	mov	r3, r0
 80170e8:	73fb      	strb	r3, [r7, #15]
	
	g_SysMap[my][mx] = uc_wall;
 80170ea:	4b5f      	ldr	r3, [pc, #380]	@ (8017268 <MAP_make_refPos_MapData+0x190>)
 80170ec:	781b      	ldrb	r3, [r3, #0]
 80170ee:	4618      	mov	r0, r3
 80170f0:	4b5e      	ldr	r3, [pc, #376]	@ (801726c <MAP_make_refPos_MapData+0x194>)
 80170f2:	781b      	ldrb	r3, [r3, #0]
 80170f4:	4619      	mov	r1, r3
 80170f6:	4a5e      	ldr	r2, [pc, #376]	@ (8017270 <MAP_make_refPos_MapData+0x198>)
 80170f8:	0143      	lsls	r3, r0, #5
 80170fa:	4413      	add	r3, r2
 80170fc:	440b      	add	r3, r1
 80170fe:	7bfa      	ldrb	r2, [r7, #15]
 8017100:	701a      	strb	r2, [r3, #0]

	//	
	if ( mx != (MAP_X_SIZE-1) ){
 8017102:	4b5a      	ldr	r3, [pc, #360]	@ (801726c <MAP_make_refPos_MapData+0x194>)
 8017104:	781b      	ldrb	r3, [r3, #0]
 8017106:	2b1f      	cmp	r3, #31
 8017108:	d026      	beq.n	8017158 <MAP_make_refPos_MapData+0x80>
		g_SysMap[my][mx+1] = ( g_SysMap[my][mx+1] & 0x77 ) | 0x80 | ( ( uc_wall << 2 ) & 0x08 );
 801710a:	4b57      	ldr	r3, [pc, #348]	@ (8017268 <MAP_make_refPos_MapData+0x190>)
 801710c:	781b      	ldrb	r3, [r3, #0]
 801710e:	461a      	mov	r2, r3
 8017110:	4b56      	ldr	r3, [pc, #344]	@ (801726c <MAP_make_refPos_MapData+0x194>)
 8017112:	781b      	ldrb	r3, [r3, #0]
 8017114:	3301      	adds	r3, #1
 8017116:	4956      	ldr	r1, [pc, #344]	@ (8017270 <MAP_make_refPos_MapData+0x198>)
 8017118:	0152      	lsls	r2, r2, #5
 801711a:	440a      	add	r2, r1
 801711c:	4413      	add	r3, r2
 801711e:	781b      	ldrb	r3, [r3, #0]
 8017120:	b25b      	sxtb	r3, r3
 8017122:	f003 0377 	and.w	r3, r3, #119	@ 0x77
 8017126:	b25b      	sxtb	r3, r3
 8017128:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801712c:	b25a      	sxtb	r2, r3
 801712e:	7bfb      	ldrb	r3, [r7, #15]
 8017130:	009b      	lsls	r3, r3, #2
 8017132:	b25b      	sxtb	r3, r3
 8017134:	f003 0308 	and.w	r3, r3, #8
 8017138:	b25b      	sxtb	r3, r3
 801713a:	4313      	orrs	r3, r2
 801713c:	b259      	sxtb	r1, r3
 801713e:	4b4a      	ldr	r3, [pc, #296]	@ (8017268 <MAP_make_refPos_MapData+0x190>)
 8017140:	781b      	ldrb	r3, [r3, #0]
 8017142:	461a      	mov	r2, r3
 8017144:	4b49      	ldr	r3, [pc, #292]	@ (801726c <MAP_make_refPos_MapData+0x194>)
 8017146:	781b      	ldrb	r3, [r3, #0]
 8017148:	3301      	adds	r3, #1
 801714a:	b2c8      	uxtb	r0, r1
 801714c:	4948      	ldr	r1, [pc, #288]	@ (8017270 <MAP_make_refPos_MapData+0x198>)
 801714e:	0152      	lsls	r2, r2, #5
 8017150:	440a      	add	r2, r1
 8017152:	4413      	add	r3, r2
 8017154:	4602      	mov	r2, r0
 8017156:	701a      	strb	r2, [r3, #0]
	}
	if ( mx !=  0 ){
 8017158:	4b44      	ldr	r3, [pc, #272]	@ (801726c <MAP_make_refPos_MapData+0x194>)
 801715a:	781b      	ldrb	r3, [r3, #0]
 801715c:	2b00      	cmp	r3, #0
 801715e:	d027      	beq.n	80171b0 <MAP_make_refPos_MapData+0xd8>
		g_SysMap[my][mx-1] = ( g_SysMap[my][mx-1] & 0xdd ) | 0x20 | ( ( uc_wall >> 2 ) & 0x02 );
 8017160:	4b41      	ldr	r3, [pc, #260]	@ (8017268 <MAP_make_refPos_MapData+0x190>)
 8017162:	781b      	ldrb	r3, [r3, #0]
 8017164:	461a      	mov	r2, r3
 8017166:	4b41      	ldr	r3, [pc, #260]	@ (801726c <MAP_make_refPos_MapData+0x194>)
 8017168:	781b      	ldrb	r3, [r3, #0]
 801716a:	3b01      	subs	r3, #1
 801716c:	4940      	ldr	r1, [pc, #256]	@ (8017270 <MAP_make_refPos_MapData+0x198>)
 801716e:	0152      	lsls	r2, r2, #5
 8017170:	440a      	add	r2, r1
 8017172:	4413      	add	r3, r2
 8017174:	781b      	ldrb	r3, [r3, #0]
 8017176:	b25b      	sxtb	r3, r3
 8017178:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 801717c:	b25b      	sxtb	r3, r3
 801717e:	f043 0320 	orr.w	r3, r3, #32
 8017182:	b25a      	sxtb	r2, r3
 8017184:	7bfb      	ldrb	r3, [r7, #15]
 8017186:	089b      	lsrs	r3, r3, #2
 8017188:	b2db      	uxtb	r3, r3
 801718a:	b25b      	sxtb	r3, r3
 801718c:	f003 0302 	and.w	r3, r3, #2
 8017190:	b25b      	sxtb	r3, r3
 8017192:	4313      	orrs	r3, r2
 8017194:	b259      	sxtb	r1, r3
 8017196:	4b34      	ldr	r3, [pc, #208]	@ (8017268 <MAP_make_refPos_MapData+0x190>)
 8017198:	781b      	ldrb	r3, [r3, #0]
 801719a:	461a      	mov	r2, r3
 801719c:	4b33      	ldr	r3, [pc, #204]	@ (801726c <MAP_make_refPos_MapData+0x194>)
 801719e:	781b      	ldrb	r3, [r3, #0]
 80171a0:	3b01      	subs	r3, #1
 80171a2:	b2c8      	uxtb	r0, r1
 80171a4:	4932      	ldr	r1, [pc, #200]	@ (8017270 <MAP_make_refPos_MapData+0x198>)
 80171a6:	0152      	lsls	r2, r2, #5
 80171a8:	440a      	add	r2, r1
 80171aa:	4413      	add	r3, r2
 80171ac:	4602      	mov	r2, r0
 80171ae:	701a      	strb	r2, [r3, #0]
	}
	if ( my != (MAP_Y_SIZE-1) ){
 80171b0:	4b2d      	ldr	r3, [pc, #180]	@ (8017268 <MAP_make_refPos_MapData+0x190>)
 80171b2:	781b      	ldrb	r3, [r3, #0]
 80171b4:	2b1f      	cmp	r3, #31
 80171b6:	d026      	beq.n	8017206 <MAP_make_refPos_MapData+0x12e>
		g_SysMap[my+1][mx] = ( g_SysMap[my+1][mx] & 0xbb ) | 0x40 | ( ( uc_wall << 2 ) & 0x04 );
 80171b8:	4b2b      	ldr	r3, [pc, #172]	@ (8017268 <MAP_make_refPos_MapData+0x190>)
 80171ba:	781b      	ldrb	r3, [r3, #0]
 80171bc:	3301      	adds	r3, #1
 80171be:	4a2b      	ldr	r2, [pc, #172]	@ (801726c <MAP_make_refPos_MapData+0x194>)
 80171c0:	7812      	ldrb	r2, [r2, #0]
 80171c2:	4611      	mov	r1, r2
 80171c4:	4a2a      	ldr	r2, [pc, #168]	@ (8017270 <MAP_make_refPos_MapData+0x198>)
 80171c6:	015b      	lsls	r3, r3, #5
 80171c8:	4413      	add	r3, r2
 80171ca:	440b      	add	r3, r1
 80171cc:	781b      	ldrb	r3, [r3, #0]
 80171ce:	b25b      	sxtb	r3, r3
 80171d0:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 80171d4:	b25b      	sxtb	r3, r3
 80171d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80171da:	b25a      	sxtb	r2, r3
 80171dc:	7bfb      	ldrb	r3, [r7, #15]
 80171de:	009b      	lsls	r3, r3, #2
 80171e0:	b25b      	sxtb	r3, r3
 80171e2:	f003 0304 	and.w	r3, r3, #4
 80171e6:	b25b      	sxtb	r3, r3
 80171e8:	4313      	orrs	r3, r2
 80171ea:	b259      	sxtb	r1, r3
 80171ec:	4b1e      	ldr	r3, [pc, #120]	@ (8017268 <MAP_make_refPos_MapData+0x190>)
 80171ee:	781b      	ldrb	r3, [r3, #0]
 80171f0:	3301      	adds	r3, #1
 80171f2:	4a1e      	ldr	r2, [pc, #120]	@ (801726c <MAP_make_refPos_MapData+0x194>)
 80171f4:	7812      	ldrb	r2, [r2, #0]
 80171f6:	4610      	mov	r0, r2
 80171f8:	b2c9      	uxtb	r1, r1
 80171fa:	4a1d      	ldr	r2, [pc, #116]	@ (8017270 <MAP_make_refPos_MapData+0x198>)
 80171fc:	015b      	lsls	r3, r3, #5
 80171fe:	4413      	add	r3, r2
 8017200:	4403      	add	r3, r0
 8017202:	460a      	mov	r2, r1
 8017204:	701a      	strb	r2, [r3, #0]
	}
	if ( my !=  0 ){
 8017206:	4b18      	ldr	r3, [pc, #96]	@ (8017268 <MAP_make_refPos_MapData+0x190>)
 8017208:	781b      	ldrb	r3, [r3, #0]
 801720a:	2b00      	cmp	r3, #0
 801720c:	d027      	beq.n	801725e <MAP_make_refPos_MapData+0x186>
		g_SysMap[my-1][mx] = ( g_SysMap[my-1][mx] & 0xee ) | 0x10 | ( ( uc_wall >> 2 ) & 0x01 );
 801720e:	4b16      	ldr	r3, [pc, #88]	@ (8017268 <MAP_make_refPos_MapData+0x190>)
 8017210:	781b      	ldrb	r3, [r3, #0]
 8017212:	3b01      	subs	r3, #1
 8017214:	4a15      	ldr	r2, [pc, #84]	@ (801726c <MAP_make_refPos_MapData+0x194>)
 8017216:	7812      	ldrb	r2, [r2, #0]
 8017218:	4611      	mov	r1, r2
 801721a:	4a15      	ldr	r2, [pc, #84]	@ (8017270 <MAP_make_refPos_MapData+0x198>)
 801721c:	015b      	lsls	r3, r3, #5
 801721e:	4413      	add	r3, r2
 8017220:	440b      	add	r3, r1
 8017222:	781b      	ldrb	r3, [r3, #0]
 8017224:	b25b      	sxtb	r3, r3
 8017226:	f023 0311 	bic.w	r3, r3, #17
 801722a:	b25b      	sxtb	r3, r3
 801722c:	f043 0310 	orr.w	r3, r3, #16
 8017230:	b25a      	sxtb	r2, r3
 8017232:	7bfb      	ldrb	r3, [r7, #15]
 8017234:	089b      	lsrs	r3, r3, #2
 8017236:	b2db      	uxtb	r3, r3
 8017238:	b25b      	sxtb	r3, r3
 801723a:	f003 0301 	and.w	r3, r3, #1
 801723e:	b25b      	sxtb	r3, r3
 8017240:	4313      	orrs	r3, r2
 8017242:	b259      	sxtb	r1, r3
 8017244:	4b08      	ldr	r3, [pc, #32]	@ (8017268 <MAP_make_refPos_MapData+0x190>)
 8017246:	781b      	ldrb	r3, [r3, #0]
 8017248:	3b01      	subs	r3, #1
 801724a:	4a08      	ldr	r2, [pc, #32]	@ (801726c <MAP_make_refPos_MapData+0x194>)
 801724c:	7812      	ldrb	r2, [r2, #0]
 801724e:	4610      	mov	r0, r2
 8017250:	b2c9      	uxtb	r1, r1
 8017252:	4a07      	ldr	r2, [pc, #28]	@ (8017270 <MAP_make_refPos_MapData+0x198>)
 8017254:	015b      	lsls	r3, r3, #5
 8017256:	4413      	add	r3, r2
 8017258:	4403      	add	r3, r0
 801725a:	460a      	mov	r2, r1
 801725c:	701a      	strb	r2, [r3, #0]
	}

}
 801725e:	bf00      	nop
 8017260:	3710      	adds	r7, #16
 8017262:	46bd      	mov	sp, r7
 8017264:	bd80      	pop	{r7, pc}
 8017266:	bf00      	nop
 8017268:	2001ad8b 	.word	0x2001ad8b
 801726c:	2001ad8c 	.word	0x2001ad8c
 8017270:	2001b5a0 	.word	0x2001b5a0

08017274 <setStep>:
	}
	while( uc_level != 0 );
	
}
*/
void setStep(const int8_t x, const int8_t y, const uint16_t step) {
 8017274:	b580      	push	{r7, lr}
 8017276:	b082      	sub	sp, #8
 8017278:	af00      	add	r7, sp, #0
 801727a:	4603      	mov	r3, r0
 801727c:	71fb      	strb	r3, [r7, #7]
 801727e:	460b      	mov	r3, r1
 8017280:	71bb      	strb	r3, [r7, #6]
 8017282:	4613      	mov	r3, r2
 8017284:	80bb      	strh	r3, [r7, #4]
	/* (x, y)  */
	if (x < 0 || y < 0 || x >= MAP_X_SIZE || y >= MAP_Y_SIZE) {
 8017286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801728a:	2b00      	cmp	r3, #0
 801728c:	db0b      	blt.n	80172a6 <setStep+0x32>
 801728e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017292:	2b00      	cmp	r3, #0
 8017294:	db07      	blt.n	80172a6 <setStep+0x32>
 8017296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801729a:	2b1f      	cmp	r3, #31
 801729c:	dc03      	bgt.n	80172a6 <setStep+0x32>
 801729e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80172a2:	2b1f      	cmp	r3, #31
 80172a4:	dd03      	ble.n	80172ae <setStep+0x3a>
		printf( "referred to out of field\r\n");
 80172a6:	4808      	ldr	r0, [pc, #32]	@ (80172c8 <setStep+0x54>)
 80172a8:	f006 fd60 	bl	801dd6c <puts>
		return;
 80172ac:	e009      	b.n	80172c2 <setStep+0x4e>
	}
	us_Cmap[y][x] = step;
 80172ae:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80172b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80172b6:	4905      	ldr	r1, [pc, #20]	@ (80172cc <setStep+0x58>)
 80172b8:	0152      	lsls	r2, r2, #5
 80172ba:	4413      	add	r3, r2
 80172bc:	88ba      	ldrh	r2, [r7, #4]
 80172be:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 80172c2:	3708      	adds	r7, #8
 80172c4:	46bd      	mov	sp, r7
 80172c6:	bd80      	pop	{r7, pc}
 80172c8:	08021dd8 	.word	0x08021dd8
 80172cc:	2001ada0 	.word	0x2001ada0

080172d0 <MAP_makeContourMap_queue>:

void  MAP_makeContourMap_queue(//queue
	uint8_t uc_goalX, 			///< [in] X
	uint8_t uc_goalY, 			///< [in] Y
	enMAP_ACT_MODE	en_type		///< [in] 
) {
 80172d0:	b590      	push	{r4, r7, lr}
 80172d2:	b0cd      	sub	sp, #308	@ 0x134
 80172d4:	af00      	add	r7, sp, #0
 80172d6:	4604      	mov	r4, r0
 80172d8:	4608      	mov	r0, r1
 80172da:	4611      	mov	r1, r2
 80172dc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80172e0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80172e4:	4622      	mov	r2, r4
 80172e6:	701a      	strb	r2, [r3, #0]
 80172e8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80172ec:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80172f0:	4602      	mov	r2, r0
 80172f2:	701a      	strb	r2, [r3, #0]
 80172f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80172f8:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80172fc:	460a      	mov	r2, r1
 80172fe:	701a      	strb	r2, [r3, #0]
	uint16_t		uc_level;		// 
	uint8_t		uc_wallData;	// 

	stPOSITION		st_pos;

	en_type = en_type;		// 
 8017300:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8017304:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8017308:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801730c:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8017310:	7812      	ldrb	r2, [r2, #0]
 8017312:	701a      	strb	r2, [r3, #0]

	queue_t queue;
	queue_t* pQueue = &queue;
 8017314:	f107 0310 	add.w	r3, r7, #16
 8017318:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128

	InitQueue(pQueue);
 801731c:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8017320:	f7ec fdfe 	bl	8003f20 <InitQueue>

	/*  */
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 8017324:	2300      	movs	r3, #0
 8017326:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
 801732a:	e014      	b.n	8017356 <MAP_makeContourMap_queue+0x86>
		us_Cmap[i / MAP_Y_SIZE][i & (MAP_X_SIZE - 1)] = MAP_SMAP_MAX_VAL - 1;
 801732c:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8017330:	095b      	lsrs	r3, r3, #5
 8017332:	b29b      	uxth	r3, r3
 8017334:	461a      	mov	r2, r3
 8017336:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 801733a:	f003 031f 	and.w	r3, r3, #31
 801733e:	49d7      	ldr	r1, [pc, #860]	@ (801769c <MAP_makeContourMap_queue+0x3cc>)
 8017340:	0152      	lsls	r2, r2, #5
 8017342:	4413      	add	r3, r2
 8017344:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8017348:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 801734c:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8017350:	3301      	adds	r3, #1
 8017352:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
 8017356:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 801735a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801735e:	d3e5      	bcc.n	801732c <MAP_makeContourMap_queue+0x5c>

//	std::queue<stPOSITION> q;
//	QueryPerformanceCounter(&start);

	/* 0 */
	setStep(uc_goalX, uc_goalY, 0);
 8017360:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8017364:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8017368:	f993 0000 	ldrsb.w	r0, [r3]
 801736c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8017370:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8017374:	f993 3000 	ldrsb.w	r3, [r3]
 8017378:	2200      	movs	r2, #0
 801737a:	4619      	mov	r1, r3
 801737c:	f7ff ff7a 	bl	8017274 <setStep>
	st_pos.x = uc_goalX;
 8017380:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8017384:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8017388:	781b      	ldrb	r3, [r3, #0]
 801738a:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
	st_pos.y = uc_goalY;
 801738e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8017392:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8017396:	781b      	ldrb	r3, [r3, #0]
 8017398:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
	st_pos.step = 0;
 801739c:	2300      	movs	r3, #0
 801739e:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

	EnQueue(pQueue,st_pos);
 80173a2:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 80173a6:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80173aa:	f7ec fde9 	bl	8003f80 <EnQueue>

	/*  */
	while (pQueue->flag != EMPTY) {
 80173ae:	e167      	b.n	8017680 <MAP_makeContourMap_queue+0x3b0>
		const stPOSITION focus = DeQueue(pQueue);
 80173b0:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80173b4:	f7ec fe20 	bl	8003ff8 <DeQueue>
 80173b8:	4602      	mov	r2, r0
 80173ba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80173be:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80173c2:	601a      	str	r2, [r3, #0]
//		q.pop();
		const uint16_t focus_step = focus.step;
 80173c4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80173c8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80173cc:	885b      	ldrh	r3, [r3, #2]
 80173ce:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
		x = focus.x;
 80173d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80173d6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80173da:	781b      	ldrb	r3, [r3, #0]
 80173dc:	f8a7 3124 	strh.w	r3, [r7, #292]	@ 0x124
		y = focus.y;
 80173e0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80173e4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80173e8:	785b      	ldrb	r3, [r3, #1]
 80173ea:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122
		stPOSITION next = focus;
 80173ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80173f2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80173f6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80173fa:	f5a2 7292 	sub.w	r2, r2, #292	@ 0x124
 80173fe:	6812      	ldr	r2, [r2, #0]
 8017400:	601a      	str	r2, [r3, #0]
		uc_wallData = g_SysMap[y][x];
 8017402:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8017406:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 801740a:	49a5      	ldr	r1, [pc, #660]	@ (80176a0 <MAP_makeContourMap_queue+0x3d0>)
 801740c:	0152      	lsls	r2, r2, #5
 801740e:	440a      	add	r2, r1
 8017410:	4413      	add	r3, r2
 8017412:	781b      	ldrb	r3, [r3, #0]
 8017414:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121

		if (((uc_wallData & 0x01) == 0x00) && (y != (MAP_Y_SIZE - 1))) {
 8017418:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 801741c:	f003 0301 	and.w	r3, r3, #1
 8017420:	2b00      	cmp	r3, #0
 8017422:	d146      	bne.n	80174b2 <MAP_makeContourMap_queue+0x1e2>
 8017424:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8017428:	2b1f      	cmp	r3, #31
 801742a:	d042      	beq.n	80174b2 <MAP_makeContourMap_queue+0x1e2>
			if (us_Cmap[y + 1][x] > focus_step + 1) {
 801742c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8017430:	1c5a      	adds	r2, r3, #1
 8017432:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8017436:	4999      	ldr	r1, [pc, #612]	@ (801769c <MAP_makeContourMap_queue+0x3cc>)
 8017438:	0152      	lsls	r2, r2, #5
 801743a:	4413      	add	r3, r2
 801743c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8017440:	461a      	mov	r2, r3
 8017442:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8017446:	3301      	adds	r3, #1
 8017448:	429a      	cmp	r2, r3
 801744a:	dd32      	ble.n	80174b2 <MAP_makeContourMap_queue+0x1e2>
				next.step = focus_step + 1;
 801744c:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8017450:	3301      	adds	r3, #1
 8017452:	b29a      	uxth	r2, r3
 8017454:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8017458:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 801745c:	805a      	strh	r2, [r3, #2]
				us_Cmap[y + 1][x] = focus_step + 1;
 801745e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8017462:	1c5a      	adds	r2, r3, #1
 8017464:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8017468:	f8b7 1126 	ldrh.w	r1, [r7, #294]	@ 0x126
 801746c:	3101      	adds	r1, #1
 801746e:	b288      	uxth	r0, r1
 8017470:	498a      	ldr	r1, [pc, #552]	@ (801769c <MAP_makeContourMap_queue+0x3cc>)
 8017472:	0152      	lsls	r2, r2, #5
 8017474:	4413      	add	r3, r2
 8017476:	4602      	mov	r2, r0
 8017478:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 801747c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8017480:	b2da      	uxtb	r2, r3
 8017482:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8017486:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 801748a:	701a      	strb	r2, [r3, #0]
				next.y = y + 1;
 801748c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8017490:	b2db      	uxtb	r3, r3
 8017492:	3301      	adds	r3, #1
 8017494:	b2da      	uxtb	r2, r3
 8017496:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801749a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 801749e:	705a      	strb	r2, [r3, #1]
				EnQueue(pQueue,next);
 80174a0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80174a4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80174a8:	6819      	ldr	r1, [r3, #0]
 80174aa:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80174ae:	f7ec fd67 	bl	8003f80 <EnQueue>
			}
		}
		if (((uc_wallData & 0x02) == 0x00) && (x != (MAP_X_SIZE - 1))) {
 80174b2:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 80174b6:	f003 0302 	and.w	r3, r3, #2
 80174ba:	2b00      	cmp	r3, #0
 80174bc:	d146      	bne.n	801754c <MAP_makeContourMap_queue+0x27c>
 80174be:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 80174c2:	2b1f      	cmp	r3, #31
 80174c4:	d042      	beq.n	801754c <MAP_makeContourMap_queue+0x27c>
			if (us_Cmap[y][x + 1] > focus_step + 1) {
 80174c6:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 80174ca:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 80174ce:	3301      	adds	r3, #1
 80174d0:	4972      	ldr	r1, [pc, #456]	@ (801769c <MAP_makeContourMap_queue+0x3cc>)
 80174d2:	0152      	lsls	r2, r2, #5
 80174d4:	4413      	add	r3, r2
 80174d6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80174da:	461a      	mov	r2, r3
 80174dc:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80174e0:	3301      	adds	r3, #1
 80174e2:	429a      	cmp	r2, r3
 80174e4:	dd32      	ble.n	801754c <MAP_makeContourMap_queue+0x27c>
				next.step = focus_step + 1;
 80174e6:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80174ea:	3301      	adds	r3, #1
 80174ec:	b29a      	uxth	r2, r3
 80174ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80174f2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80174f6:	805a      	strh	r2, [r3, #2]
				us_Cmap[y][x + 1] = focus_step + 1;
 80174f8:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 80174fc:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8017500:	3301      	adds	r3, #1
 8017502:	f8b7 1126 	ldrh.w	r1, [r7, #294]	@ 0x126
 8017506:	3101      	adds	r1, #1
 8017508:	b288      	uxth	r0, r1
 801750a:	4964      	ldr	r1, [pc, #400]	@ (801769c <MAP_makeContourMap_queue+0x3cc>)
 801750c:	0152      	lsls	r2, r2, #5
 801750e:	4413      	add	r3, r2
 8017510:	4602      	mov	r2, r0
 8017512:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x + 1;
 8017516:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 801751a:	b2db      	uxtb	r3, r3
 801751c:	3301      	adds	r3, #1
 801751e:	b2da      	uxtb	r2, r3
 8017520:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8017524:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8017528:	701a      	strb	r2, [r3, #0]
				next.y = y;
 801752a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 801752e:	b2da      	uxtb	r2, r3
 8017530:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8017534:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8017538:	705a      	strb	r2, [r3, #1]
				EnQueue(pQueue, next);
 801753a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801753e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8017542:	6819      	ldr	r1, [r3, #0]
 8017544:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8017548:	f7ec fd1a 	bl	8003f80 <EnQueue>
			}
		}
		if (((uc_wallData & 0x04) == 0x00) && (y != 0)) {
 801754c:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8017550:	f003 0304 	and.w	r3, r3, #4
 8017554:	2b00      	cmp	r3, #0
 8017556:	d146      	bne.n	80175e6 <MAP_makeContourMap_queue+0x316>
 8017558:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 801755c:	2b00      	cmp	r3, #0
 801755e:	d042      	beq.n	80175e6 <MAP_makeContourMap_queue+0x316>
			if (us_Cmap[y - 1][x] > focus_step + 1) {
 8017560:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8017564:	1e5a      	subs	r2, r3, #1
 8017566:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 801756a:	494c      	ldr	r1, [pc, #304]	@ (801769c <MAP_makeContourMap_queue+0x3cc>)
 801756c:	0152      	lsls	r2, r2, #5
 801756e:	4413      	add	r3, r2
 8017570:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8017574:	461a      	mov	r2, r3
 8017576:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 801757a:	3301      	adds	r3, #1
 801757c:	429a      	cmp	r2, r3
 801757e:	dd32      	ble.n	80175e6 <MAP_makeContourMap_queue+0x316>
				next.step = focus_step + 1;
 8017580:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8017584:	3301      	adds	r3, #1
 8017586:	b29a      	uxth	r2, r3
 8017588:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801758c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8017590:	805a      	strh	r2, [r3, #2]
				us_Cmap[y - 1][x] = focus_step + 1;
 8017592:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8017596:	1e5a      	subs	r2, r3, #1
 8017598:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 801759c:	f8b7 1126 	ldrh.w	r1, [r7, #294]	@ 0x126
 80175a0:	3101      	adds	r1, #1
 80175a2:	b288      	uxth	r0, r1
 80175a4:	493d      	ldr	r1, [pc, #244]	@ (801769c <MAP_makeContourMap_queue+0x3cc>)
 80175a6:	0152      	lsls	r2, r2, #5
 80175a8:	4413      	add	r3, r2
 80175aa:	4602      	mov	r2, r0
 80175ac:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 80175b0:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 80175b4:	b2da      	uxtb	r2, r3
 80175b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80175ba:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80175be:	701a      	strb	r2, [r3, #0]
				next.y = y - 1;
 80175c0:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80175c4:	b2db      	uxtb	r3, r3
 80175c6:	3b01      	subs	r3, #1
 80175c8:	b2da      	uxtb	r2, r3
 80175ca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80175ce:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80175d2:	705a      	strb	r2, [r3, #1]
				EnQueue(pQueue, next);
 80175d4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80175d8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80175dc:	6819      	ldr	r1, [r3, #0]
 80175de:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80175e2:	f7ec fccd 	bl	8003f80 <EnQueue>
			}
		}
		if (((uc_wallData & 0x08) == 0x00) && (x != 0)) {
 80175e6:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 80175ea:	f003 0308 	and.w	r3, r3, #8
 80175ee:	2b00      	cmp	r3, #0
 80175f0:	d146      	bne.n	8017680 <MAP_makeContourMap_queue+0x3b0>
 80175f2:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 80175f6:	2b00      	cmp	r3, #0
 80175f8:	d042      	beq.n	8017680 <MAP_makeContourMap_queue+0x3b0>
			if (us_Cmap[y][x - 1] > focus_step + 1) {
 80175fa:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 80175fe:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8017602:	3b01      	subs	r3, #1
 8017604:	4925      	ldr	r1, [pc, #148]	@ (801769c <MAP_makeContourMap_queue+0x3cc>)
 8017606:	0152      	lsls	r2, r2, #5
 8017608:	4413      	add	r3, r2
 801760a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801760e:	461a      	mov	r2, r3
 8017610:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8017614:	3301      	adds	r3, #1
 8017616:	429a      	cmp	r2, r3
 8017618:	dd32      	ble.n	8017680 <MAP_makeContourMap_queue+0x3b0>
				next.step = focus_step + 1;
 801761a:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 801761e:	3301      	adds	r3, #1
 8017620:	b29a      	uxth	r2, r3
 8017622:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8017626:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 801762a:	805a      	strh	r2, [r3, #2]
				us_Cmap[y][x - 1] = focus_step + 1;
 801762c:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8017630:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8017634:	3b01      	subs	r3, #1
 8017636:	f8b7 1126 	ldrh.w	r1, [r7, #294]	@ 0x126
 801763a:	3101      	adds	r1, #1
 801763c:	b288      	uxth	r0, r1
 801763e:	4917      	ldr	r1, [pc, #92]	@ (801769c <MAP_makeContourMap_queue+0x3cc>)
 8017640:	0152      	lsls	r2, r2, #5
 8017642:	4413      	add	r3, r2
 8017644:	4602      	mov	r2, r0
 8017646:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x - 1;
 801764a:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 801764e:	b2db      	uxtb	r3, r3
 8017650:	3b01      	subs	r3, #1
 8017652:	b2da      	uxtb	r2, r3
 8017654:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8017658:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 801765c:	701a      	strb	r2, [r3, #0]
				next.y = y;
 801765e:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8017662:	b2da      	uxtb	r2, r3
 8017664:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8017668:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 801766c:	705a      	strb	r2, [r3, #1]
				EnQueue(pQueue, next);
 801766e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8017672:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8017676:	6819      	ldr	r1, [r3, #0]
 8017678:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 801767c:	f7ec fc80 	bl	8003f80 <EnQueue>
	while (pQueue->flag != EMPTY) {
 8017680:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8017684:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8017688:	2b00      	cmp	r3, #0
 801768a:	f47f ae91 	bne.w	80173b0 <MAP_makeContourMap_queue+0xe0>
			}
		}

	}

}
 801768e:	bf00      	nop
 8017690:	bf00      	nop
 8017692:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8017696:	46bd      	mov	sp, r7
 8017698:	bd90      	pop	{r4, r7, pc}
 801769a:	bf00      	nop
 801769c:	2001ada0 	.word	0x2001ada0
 80176a0:	2001b5a0 	.word	0x2001b5a0

080176a4 <MAP_makeContourMap_run>:

void  MAP_makeContourMap_run( //
	uint8_t uc_goalX, 			///< [in] X
	uint8_t uc_goalY, 			///< [in] Y
	enMAP_ACT_MODE	en_type		///< [in] 
) {
 80176a4:	b480      	push	{r7}
 80176a6:	b087      	sub	sp, #28
 80176a8:	af00      	add	r7, sp, #0
 80176aa:	4603      	mov	r3, r0
 80176ac:	71fb      	strb	r3, [r7, #7]
 80176ae:	460b      	mov	r3, r1
 80176b0:	71bb      	strb	r3, [r7, #6]
 80176b2:	4613      	mov	r3, r2
 80176b4:	717b      	strb	r3, [r7, #5]
	uint8_t		uc_wallData;	// 

	en_type = en_type;		// 

	/*  */
	for ( i = 0; i < MAP_SMAP_MAX_VAL; i++ ){
 80176b6:	2300      	movs	r3, #0
 80176b8:	827b      	strh	r3, [r7, #18]
 80176ba:	e010      	b.n	80176de <MAP_makeContourMap_run+0x3a>
		us_Cmap[ i / MAP_Y_SIZE][ i & (MAP_X_SIZE-1) ] = MAP_SMAP_MAX_VAL - 1;
 80176bc:	8a7b      	ldrh	r3, [r7, #18]
 80176be:	095b      	lsrs	r3, r3, #5
 80176c0:	b29b      	uxth	r3, r3
 80176c2:	461a      	mov	r2, r3
 80176c4:	8a7b      	ldrh	r3, [r7, #18]
 80176c6:	f003 031f 	and.w	r3, r3, #31
 80176ca:	4997      	ldr	r1, [pc, #604]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 80176cc:	0152      	lsls	r2, r2, #5
 80176ce:	4413      	add	r3, r2
 80176d0:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80176d4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for ( i = 0; i < MAP_SMAP_MAX_VAL; i++ ){
 80176d8:	8a7b      	ldrh	r3, [r7, #18]
 80176da:	3301      	adds	r3, #1
 80176dc:	827b      	strh	r3, [r7, #18]
 80176de:	8a7b      	ldrh	r3, [r7, #18]
 80176e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80176e4:	d3ea      	bcc.n	80176bc <MAP_makeContourMap_run+0x18>
	}
	/* 0 */
	us_Cmap[uc_goalY][uc_goalX] = 0;
 80176e6:	79ba      	ldrb	r2, [r7, #6]
 80176e8:	79fb      	ldrb	r3, [r7, #7]
 80176ea:	498f      	ldr	r1, [pc, #572]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 80176ec:	0152      	lsls	r2, r2, #5
 80176ee:	4413      	add	r3, r2
 80176f0:	2200      	movs	r2, #0
 80176f2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	if (GOAL_SIZE == 4) {
 80176f6:	4b8d      	ldr	r3, [pc, #564]	@ (801792c <MAP_makeContourMap_run+0x288>)
 80176f8:	781b      	ldrb	r3, [r3, #0]
 80176fa:	2b04      	cmp	r3, #4
 80176fc:	d11c      	bne.n	8017738 <MAP_makeContourMap_run+0x94>
		us_Cmap[uc_goalY + 1][uc_goalX] = 0;
 80176fe:	79bb      	ldrb	r3, [r7, #6]
 8017700:	1c5a      	adds	r2, r3, #1
 8017702:	79fb      	ldrb	r3, [r7, #7]
 8017704:	4988      	ldr	r1, [pc, #544]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 8017706:	0152      	lsls	r2, r2, #5
 8017708:	4413      	add	r3, r2
 801770a:	2200      	movs	r2, #0
 801770c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY][uc_goalX + 1] = 0;
 8017710:	79ba      	ldrb	r2, [r7, #6]
 8017712:	79fb      	ldrb	r3, [r7, #7]
 8017714:	3301      	adds	r3, #1
 8017716:	4984      	ldr	r1, [pc, #528]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 8017718:	0152      	lsls	r2, r2, #5
 801771a:	4413      	add	r3, r2
 801771c:	2200      	movs	r2, #0
 801771e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY + 1][uc_goalX + 1] = 0;
 8017722:	79bb      	ldrb	r3, [r7, #6]
 8017724:	1c5a      	adds	r2, r3, #1
 8017726:	79fb      	ldrb	r3, [r7, #7]
 8017728:	3301      	adds	r3, #1
 801772a:	497f      	ldr	r1, [pc, #508]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 801772c:	0152      	lsls	r2, r2, #5
 801772e:	4413      	add	r3, r2
 8017730:	2200      	movs	r2, #0
 8017732:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8017736:	e04f      	b.n	80177d8 <MAP_makeContourMap_run+0x134>
	}
	else if (GOAL_SIZE == 9){
 8017738:	4b7c      	ldr	r3, [pc, #496]	@ (801792c <MAP_makeContourMap_run+0x288>)
 801773a:	781b      	ldrb	r3, [r3, #0]
 801773c:	2b09      	cmp	r3, #9
 801773e:	d14b      	bne.n	80177d8 <MAP_makeContourMap_run+0x134>
		us_Cmap[uc_goalY+1][uc_goalX] = 0;
 8017740:	79bb      	ldrb	r3, [r7, #6]
 8017742:	1c5a      	adds	r2, r3, #1
 8017744:	79fb      	ldrb	r3, [r7, #7]
 8017746:	4978      	ldr	r1, [pc, #480]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 8017748:	0152      	lsls	r2, r2, #5
 801774a:	4413      	add	r3, r2
 801774c:	2200      	movs	r2, #0
 801774e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY][uc_goalX+1] = 0;
 8017752:	79ba      	ldrb	r2, [r7, #6]
 8017754:	79fb      	ldrb	r3, [r7, #7]
 8017756:	3301      	adds	r3, #1
 8017758:	4973      	ldr	r1, [pc, #460]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 801775a:	0152      	lsls	r2, r2, #5
 801775c:	4413      	add	r3, r2
 801775e:	2200      	movs	r2, #0
 8017760:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY+1][uc_goalX+1] = 0;
 8017764:	79bb      	ldrb	r3, [r7, #6]
 8017766:	1c5a      	adds	r2, r3, #1
 8017768:	79fb      	ldrb	r3, [r7, #7]
 801776a:	3301      	adds	r3, #1
 801776c:	496e      	ldr	r1, [pc, #440]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 801776e:	0152      	lsls	r2, r2, #5
 8017770:	4413      	add	r3, r2
 8017772:	2200      	movs	r2, #0
 8017774:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY+2][uc_goalX] = 0;
 8017778:	79bb      	ldrb	r3, [r7, #6]
 801777a:	1c9a      	adds	r2, r3, #2
 801777c:	79fb      	ldrb	r3, [r7, #7]
 801777e:	496a      	ldr	r1, [pc, #424]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 8017780:	0152      	lsls	r2, r2, #5
 8017782:	4413      	add	r3, r2
 8017784:	2200      	movs	r2, #0
 8017786:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY+2][uc_goalX+1] = 0;
 801778a:	79bb      	ldrb	r3, [r7, #6]
 801778c:	1c9a      	adds	r2, r3, #2
 801778e:	79fb      	ldrb	r3, [r7, #7]
 8017790:	3301      	adds	r3, #1
 8017792:	4965      	ldr	r1, [pc, #404]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 8017794:	0152      	lsls	r2, r2, #5
 8017796:	4413      	add	r3, r2
 8017798:	2200      	movs	r2, #0
 801779a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY][uc_goalX+2] = 0;
 801779e:	79ba      	ldrb	r2, [r7, #6]
 80177a0:	79fb      	ldrb	r3, [r7, #7]
 80177a2:	3302      	adds	r3, #2
 80177a4:	4960      	ldr	r1, [pc, #384]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 80177a6:	0152      	lsls	r2, r2, #5
 80177a8:	4413      	add	r3, r2
 80177aa:	2200      	movs	r2, #0
 80177ac:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY+1][uc_goalX+2] = 0;
 80177b0:	79bb      	ldrb	r3, [r7, #6]
 80177b2:	1c5a      	adds	r2, r3, #1
 80177b4:	79fb      	ldrb	r3, [r7, #7]
 80177b6:	3302      	adds	r3, #2
 80177b8:	495b      	ldr	r1, [pc, #364]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 80177ba:	0152      	lsls	r2, r2, #5
 80177bc:	4413      	add	r3, r2
 80177be:	2200      	movs	r2, #0
 80177c0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY+2][uc_goalX+2] = 0;
 80177c4:	79bb      	ldrb	r3, [r7, #6]
 80177c6:	1c9a      	adds	r2, r3, #2
 80177c8:	79fb      	ldrb	r3, [r7, #7]
 80177ca:	3302      	adds	r3, #2
 80177cc:	4956      	ldr	r1, [pc, #344]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 80177ce:	0152      	lsls	r2, r2, #5
 80177d0:	4413      	add	r3, r2
 80177d2:	2200      	movs	r2, #0
 80177d4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	}

	/*  */
	uc_dase = 0;
 80177d8:	2300      	movs	r3, #0
 80177da:	823b      	strh	r3, [r7, #16]
	do{
		uc_level = 0;
 80177dc:	2300      	movs	r3, #0
 80177de:	81fb      	strh	r3, [r7, #14]
		uc_new = uc_dase + 1;
 80177e0:	8a3b      	ldrh	r3, [r7, #16]
 80177e2:	3301      	adds	r3, #1
 80177e4:	81bb      	strh	r3, [r7, #12]
		for ( y = 0; y < MAP_Y_SIZE; y++ ){
 80177e6:	2300      	movs	r3, #0
 80177e8:	82bb      	strh	r3, [r7, #20]
 80177ea:	e12d      	b.n	8017a48 <MAP_makeContourMap_run+0x3a4>
			for ( x = 0; x < MAP_X_SIZE; x++ ){
 80177ec:	2300      	movs	r3, #0
 80177ee:	82fb      	strh	r3, [r7, #22]
 80177f0:	e123      	b.n	8017a3a <MAP_makeContourMap_run+0x396>
				if ( us_Cmap[y][x] == uc_dase ){
 80177f2:	8aba      	ldrh	r2, [r7, #20]
 80177f4:	8afb      	ldrh	r3, [r7, #22]
 80177f6:	494c      	ldr	r1, [pc, #304]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 80177f8:	0152      	lsls	r2, r2, #5
 80177fa:	4413      	add	r3, r2
 80177fc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8017800:	8a3a      	ldrh	r2, [r7, #16]
 8017802:	429a      	cmp	r2, r3
 8017804:	f040 8116 	bne.w	8017a34 <MAP_makeContourMap_run+0x390>
					uc_wallData = g_SysMap[y][x];
 8017808:	8aba      	ldrh	r2, [r7, #20]
 801780a:	8afb      	ldrh	r3, [r7, #22]
 801780c:	4948      	ldr	r1, [pc, #288]	@ (8017930 <MAP_makeContourMap_run+0x28c>)
 801780e:	0152      	lsls	r2, r2, #5
 8017810:	440a      	add	r2, r1
 8017812:	4413      	add	r3, r2
 8017814:	781b      	ldrb	r3, [r3, #0]
 8017816:	72fb      	strb	r3, [r7, #11]
					/*  */
					if( SEARCH == en_type ){
 8017818:	797b      	ldrb	r3, [r7, #5]
 801781a:	2b00      	cmp	r3, #0
 801781c:	f040 808a 	bne.w	8017934 <MAP_makeContourMap_run+0x290>
						if ( ( ( uc_wallData & 0x01 ) == 0x00 ) && ( y != (MAP_Y_SIZE-1) ) ){
 8017820:	7afb      	ldrb	r3, [r7, #11]
 8017822:	f003 0301 	and.w	r3, r3, #1
 8017826:	2b00      	cmp	r3, #0
 8017828:	d11a      	bne.n	8017860 <MAP_makeContourMap_run+0x1bc>
 801782a:	8abb      	ldrh	r3, [r7, #20]
 801782c:	2b1f      	cmp	r3, #31
 801782e:	d017      	beq.n	8017860 <MAP_makeContourMap_run+0x1bc>
							if ( us_Cmap[y+1][x] == MAP_SMAP_MAX_VAL - 1 ){
 8017830:	8abb      	ldrh	r3, [r7, #20]
 8017832:	1c5a      	adds	r2, r3, #1
 8017834:	8afb      	ldrh	r3, [r7, #22]
 8017836:	493c      	ldr	r1, [pc, #240]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 8017838:	0152      	lsls	r2, r2, #5
 801783a:	4413      	add	r3, r2
 801783c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8017840:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8017844:	4293      	cmp	r3, r2
 8017846:	d10b      	bne.n	8017860 <MAP_makeContourMap_run+0x1bc>
								us_Cmap[y+1][x] = uc_new;
 8017848:	8abb      	ldrh	r3, [r7, #20]
 801784a:	1c5a      	adds	r2, r3, #1
 801784c:	8afb      	ldrh	r3, [r7, #22]
 801784e:	4936      	ldr	r1, [pc, #216]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 8017850:	0152      	lsls	r2, r2, #5
 8017852:	4413      	add	r3, r2
 8017854:	89ba      	ldrh	r2, [r7, #12]
 8017856:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 801785a:	89fb      	ldrh	r3, [r7, #14]
 801785c:	3301      	adds	r3, #1
 801785e:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x02 ) == 0x00 ) && ( x != (MAP_X_SIZE-1) ) ){
 8017860:	7afb      	ldrb	r3, [r7, #11]
 8017862:	f003 0302 	and.w	r3, r3, #2
 8017866:	2b00      	cmp	r3, #0
 8017868:	d11a      	bne.n	80178a0 <MAP_makeContourMap_run+0x1fc>
 801786a:	8afb      	ldrh	r3, [r7, #22]
 801786c:	2b1f      	cmp	r3, #31
 801786e:	d017      	beq.n	80178a0 <MAP_makeContourMap_run+0x1fc>
							if ( us_Cmap[y][x+1] == MAP_SMAP_MAX_VAL - 1 ){
 8017870:	8aba      	ldrh	r2, [r7, #20]
 8017872:	8afb      	ldrh	r3, [r7, #22]
 8017874:	3301      	adds	r3, #1
 8017876:	492c      	ldr	r1, [pc, #176]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 8017878:	0152      	lsls	r2, r2, #5
 801787a:	4413      	add	r3, r2
 801787c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8017880:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8017884:	4293      	cmp	r3, r2
 8017886:	d10b      	bne.n	80178a0 <MAP_makeContourMap_run+0x1fc>
								us_Cmap[y][x+1] = uc_new;
 8017888:	8aba      	ldrh	r2, [r7, #20]
 801788a:	8afb      	ldrh	r3, [r7, #22]
 801788c:	3301      	adds	r3, #1
 801788e:	4926      	ldr	r1, [pc, #152]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 8017890:	0152      	lsls	r2, r2, #5
 8017892:	4413      	add	r3, r2
 8017894:	89ba      	ldrh	r2, [r7, #12]
 8017896:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 801789a:	89fb      	ldrh	r3, [r7, #14]
 801789c:	3301      	adds	r3, #1
 801789e:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x04 ) == 0x00 ) && ( y != 0 ) ){
 80178a0:	7afb      	ldrb	r3, [r7, #11]
 80178a2:	f003 0304 	and.w	r3, r3, #4
 80178a6:	2b00      	cmp	r3, #0
 80178a8:	d11a      	bne.n	80178e0 <MAP_makeContourMap_run+0x23c>
 80178aa:	8abb      	ldrh	r3, [r7, #20]
 80178ac:	2b00      	cmp	r3, #0
 80178ae:	d017      	beq.n	80178e0 <MAP_makeContourMap_run+0x23c>
							if ( us_Cmap[y-1][x] == MAP_SMAP_MAX_VAL - 1 ){
 80178b0:	8abb      	ldrh	r3, [r7, #20]
 80178b2:	1e5a      	subs	r2, r3, #1
 80178b4:	8afb      	ldrh	r3, [r7, #22]
 80178b6:	491c      	ldr	r1, [pc, #112]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 80178b8:	0152      	lsls	r2, r2, #5
 80178ba:	4413      	add	r3, r2
 80178bc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80178c0:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80178c4:	4293      	cmp	r3, r2
 80178c6:	d10b      	bne.n	80178e0 <MAP_makeContourMap_run+0x23c>
								us_Cmap[y-1][x] = uc_new;
 80178c8:	8abb      	ldrh	r3, [r7, #20]
 80178ca:	1e5a      	subs	r2, r3, #1
 80178cc:	8afb      	ldrh	r3, [r7, #22]
 80178ce:	4916      	ldr	r1, [pc, #88]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 80178d0:	0152      	lsls	r2, r2, #5
 80178d2:	4413      	add	r3, r2
 80178d4:	89ba      	ldrh	r2, [r7, #12]
 80178d6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 80178da:	89fb      	ldrh	r3, [r7, #14]
 80178dc:	3301      	adds	r3, #1
 80178de:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x08 ) == 0x00 ) && ( x != 0 ) ){
 80178e0:	7afb      	ldrb	r3, [r7, #11]
 80178e2:	f003 0308 	and.w	r3, r3, #8
 80178e6:	2b00      	cmp	r3, #0
 80178e8:	f040 80a4 	bne.w	8017a34 <MAP_makeContourMap_run+0x390>
 80178ec:	8afb      	ldrh	r3, [r7, #22]
 80178ee:	2b00      	cmp	r3, #0
 80178f0:	f000 80a0 	beq.w	8017a34 <MAP_makeContourMap_run+0x390>
							if ( us_Cmap[y][x-1] == MAP_SMAP_MAX_VAL - 1 ){
 80178f4:	8aba      	ldrh	r2, [r7, #20]
 80178f6:	8afb      	ldrh	r3, [r7, #22]
 80178f8:	3b01      	subs	r3, #1
 80178fa:	490b      	ldr	r1, [pc, #44]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 80178fc:	0152      	lsls	r2, r2, #5
 80178fe:	4413      	add	r3, r2
 8017900:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8017904:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8017908:	4293      	cmp	r3, r2
 801790a:	f040 8093 	bne.w	8017a34 <MAP_makeContourMap_run+0x390>
								us_Cmap[y][x-1] = uc_new;
 801790e:	8aba      	ldrh	r2, [r7, #20]
 8017910:	8afb      	ldrh	r3, [r7, #22]
 8017912:	3b01      	subs	r3, #1
 8017914:	4904      	ldr	r1, [pc, #16]	@ (8017928 <MAP_makeContourMap_run+0x284>)
 8017916:	0152      	lsls	r2, r2, #5
 8017918:	4413      	add	r3, r2
 801791a:	89ba      	ldrh	r2, [r7, #12]
 801791c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 8017920:	89fb      	ldrh	r3, [r7, #14]
 8017922:	3301      	adds	r3, #1
 8017924:	81fb      	strh	r3, [r7, #14]
 8017926:	e085      	b.n	8017a34 <MAP_makeContourMap_run+0x390>
 8017928:	2001ada0 	.word	0x2001ada0
 801792c:	2001ad97 	.word	0x2001ad97
 8017930:	2001b5a0 	.word	0x2001b5a0
							}
						}
					}
					/*  */
					else{
						if ( ( ( uc_wallData & 0x11 ) == 0x10 ) && ( y != (MAP_Y_SIZE-1) ) ){
 8017934:	7afb      	ldrb	r3, [r7, #11]
 8017936:	f003 0311 	and.w	r3, r3, #17
 801793a:	2b10      	cmp	r3, #16
 801793c:	d11a      	bne.n	8017974 <MAP_makeContourMap_run+0x2d0>
 801793e:	8abb      	ldrh	r3, [r7, #20]
 8017940:	2b1f      	cmp	r3, #31
 8017942:	d017      	beq.n	8017974 <MAP_makeContourMap_run+0x2d0>
							if ( us_Cmap[y+1][x] == MAP_SMAP_MAX_VAL - 1 ){
 8017944:	8abb      	ldrh	r3, [r7, #20]
 8017946:	1c5a      	adds	r2, r3, #1
 8017948:	8afb      	ldrh	r3, [r7, #22]
 801794a:	4948      	ldr	r1, [pc, #288]	@ (8017a6c <MAP_makeContourMap_run+0x3c8>)
 801794c:	0152      	lsls	r2, r2, #5
 801794e:	4413      	add	r3, r2
 8017950:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8017954:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8017958:	4293      	cmp	r3, r2
 801795a:	d10b      	bne.n	8017974 <MAP_makeContourMap_run+0x2d0>
								us_Cmap[y+1][x] = uc_new;
 801795c:	8abb      	ldrh	r3, [r7, #20]
 801795e:	1c5a      	adds	r2, r3, #1
 8017960:	8afb      	ldrh	r3, [r7, #22]
 8017962:	4942      	ldr	r1, [pc, #264]	@ (8017a6c <MAP_makeContourMap_run+0x3c8>)
 8017964:	0152      	lsls	r2, r2, #5
 8017966:	4413      	add	r3, r2
 8017968:	89ba      	ldrh	r2, [r7, #12]
 801796a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 801796e:	89fb      	ldrh	r3, [r7, #14]
 8017970:	3301      	adds	r3, #1
 8017972:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x22 ) == 0x20 ) && ( x != (MAP_X_SIZE-1) ) ){
 8017974:	7afb      	ldrb	r3, [r7, #11]
 8017976:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 801797a:	2b20      	cmp	r3, #32
 801797c:	d11a      	bne.n	80179b4 <MAP_makeContourMap_run+0x310>
 801797e:	8afb      	ldrh	r3, [r7, #22]
 8017980:	2b1f      	cmp	r3, #31
 8017982:	d017      	beq.n	80179b4 <MAP_makeContourMap_run+0x310>
							if ( us_Cmap[y][x+1] == MAP_SMAP_MAX_VAL - 1 ){
 8017984:	8aba      	ldrh	r2, [r7, #20]
 8017986:	8afb      	ldrh	r3, [r7, #22]
 8017988:	3301      	adds	r3, #1
 801798a:	4938      	ldr	r1, [pc, #224]	@ (8017a6c <MAP_makeContourMap_run+0x3c8>)
 801798c:	0152      	lsls	r2, r2, #5
 801798e:	4413      	add	r3, r2
 8017990:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8017994:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8017998:	4293      	cmp	r3, r2
 801799a:	d10b      	bne.n	80179b4 <MAP_makeContourMap_run+0x310>
								us_Cmap[y][x+1] = uc_new;
 801799c:	8aba      	ldrh	r2, [r7, #20]
 801799e:	8afb      	ldrh	r3, [r7, #22]
 80179a0:	3301      	adds	r3, #1
 80179a2:	4932      	ldr	r1, [pc, #200]	@ (8017a6c <MAP_makeContourMap_run+0x3c8>)
 80179a4:	0152      	lsls	r2, r2, #5
 80179a6:	4413      	add	r3, r2
 80179a8:	89ba      	ldrh	r2, [r7, #12]
 80179aa:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 80179ae:	89fb      	ldrh	r3, [r7, #14]
 80179b0:	3301      	adds	r3, #1
 80179b2:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x44 ) == 0x40 ) && ( y != 0 ) ){
 80179b4:	7afb      	ldrb	r3, [r7, #11]
 80179b6:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80179ba:	2b40      	cmp	r3, #64	@ 0x40
 80179bc:	d11a      	bne.n	80179f4 <MAP_makeContourMap_run+0x350>
 80179be:	8abb      	ldrh	r3, [r7, #20]
 80179c0:	2b00      	cmp	r3, #0
 80179c2:	d017      	beq.n	80179f4 <MAP_makeContourMap_run+0x350>
							if ( us_Cmap[y-1][x] == MAP_SMAP_MAX_VAL - 1 ){
 80179c4:	8abb      	ldrh	r3, [r7, #20]
 80179c6:	1e5a      	subs	r2, r3, #1
 80179c8:	8afb      	ldrh	r3, [r7, #22]
 80179ca:	4928      	ldr	r1, [pc, #160]	@ (8017a6c <MAP_makeContourMap_run+0x3c8>)
 80179cc:	0152      	lsls	r2, r2, #5
 80179ce:	4413      	add	r3, r2
 80179d0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80179d4:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80179d8:	4293      	cmp	r3, r2
 80179da:	d10b      	bne.n	80179f4 <MAP_makeContourMap_run+0x350>
								us_Cmap[y-1][x] = uc_new;
 80179dc:	8abb      	ldrh	r3, [r7, #20]
 80179de:	1e5a      	subs	r2, r3, #1
 80179e0:	8afb      	ldrh	r3, [r7, #22]
 80179e2:	4922      	ldr	r1, [pc, #136]	@ (8017a6c <MAP_makeContourMap_run+0x3c8>)
 80179e4:	0152      	lsls	r2, r2, #5
 80179e6:	4413      	add	r3, r2
 80179e8:	89ba      	ldrh	r2, [r7, #12]
 80179ea:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 80179ee:	89fb      	ldrh	r3, [r7, #14]
 80179f0:	3301      	adds	r3, #1
 80179f2:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x88 ) == 0x80 ) && ( x != 0 ) ){
 80179f4:	7afb      	ldrb	r3, [r7, #11]
 80179f6:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 80179fa:	2b80      	cmp	r3, #128	@ 0x80
 80179fc:	d11a      	bne.n	8017a34 <MAP_makeContourMap_run+0x390>
 80179fe:	8afb      	ldrh	r3, [r7, #22]
 8017a00:	2b00      	cmp	r3, #0
 8017a02:	d017      	beq.n	8017a34 <MAP_makeContourMap_run+0x390>
							if ( us_Cmap[y][x-1] == MAP_SMAP_MAX_VAL - 1 ){
 8017a04:	8aba      	ldrh	r2, [r7, #20]
 8017a06:	8afb      	ldrh	r3, [r7, #22]
 8017a08:	3b01      	subs	r3, #1
 8017a0a:	4918      	ldr	r1, [pc, #96]	@ (8017a6c <MAP_makeContourMap_run+0x3c8>)
 8017a0c:	0152      	lsls	r2, r2, #5
 8017a0e:	4413      	add	r3, r2
 8017a10:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8017a14:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8017a18:	4293      	cmp	r3, r2
 8017a1a:	d10b      	bne.n	8017a34 <MAP_makeContourMap_run+0x390>
								us_Cmap[y][x-1] = uc_new;
 8017a1c:	8aba      	ldrh	r2, [r7, #20]
 8017a1e:	8afb      	ldrh	r3, [r7, #22]
 8017a20:	3b01      	subs	r3, #1
 8017a22:	4912      	ldr	r1, [pc, #72]	@ (8017a6c <MAP_makeContourMap_run+0x3c8>)
 8017a24:	0152      	lsls	r2, r2, #5
 8017a26:	4413      	add	r3, r2
 8017a28:	89ba      	ldrh	r2, [r7, #12]
 8017a2a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 8017a2e:	89fb      	ldrh	r3, [r7, #14]
 8017a30:	3301      	adds	r3, #1
 8017a32:	81fb      	strh	r3, [r7, #14]
			for ( x = 0; x < MAP_X_SIZE; x++ ){
 8017a34:	8afb      	ldrh	r3, [r7, #22]
 8017a36:	3301      	adds	r3, #1
 8017a38:	82fb      	strh	r3, [r7, #22]
 8017a3a:	8afb      	ldrh	r3, [r7, #22]
 8017a3c:	2b1f      	cmp	r3, #31
 8017a3e:	f67f aed8 	bls.w	80177f2 <MAP_makeContourMap_run+0x14e>
		for ( y = 0; y < MAP_Y_SIZE; y++ ){
 8017a42:	8abb      	ldrh	r3, [r7, #20]
 8017a44:	3301      	adds	r3, #1
 8017a46:	82bb      	strh	r3, [r7, #20]
 8017a48:	8abb      	ldrh	r3, [r7, #20]
 8017a4a:	2b1f      	cmp	r3, #31
 8017a4c:	f67f aece 	bls.w	80177ec <MAP_makeContourMap_run+0x148>
						}
					}
				}
			}
		}
		uc_dase = uc_dase + 1;
 8017a50:	8a3b      	ldrh	r3, [r7, #16]
 8017a52:	3301      	adds	r3, #1
 8017a54:	823b      	strh	r3, [r7, #16]
	}
	while( uc_level != 0 );
 8017a56:	89fb      	ldrh	r3, [r7, #14]
 8017a58:	2b00      	cmp	r3, #0
 8017a5a:	f47f aebf 	bne.w	80177dc <MAP_makeContourMap_run+0x138>
	
}
 8017a5e:	bf00      	nop
 8017a60:	bf00      	nop
 8017a62:	371c      	adds	r7, #28
 8017a64:	46bd      	mov	sp, r7
 8017a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a6a:	4770      	bx	lr
 8017a6c:	2001ada0 	.word	0x2001ada0

08017a70 <MAP_calcMouseDir>:

void MAP_calcMouseDir( 
	enMAP_SEARCH_TYPE	en_calcType,	///< [in] 
	enMAP_HEAD_DIR* 	p_head			///< [out] 
){
 8017a70:	b480      	push	{r7}
 8017a72:	b085      	sub	sp, #20
 8017a74:	af00      	add	r7, sp, #0
 8017a76:	4603      	mov	r3, r0
 8017a78:	6039      	str	r1, [r7, #0]
 8017a7a:	71fb      	strb	r3, [r7, #7]
	uint16_t		us_new;
	enMAP_HEAD_DIR	en_tmpHead;

	/*  */
	// MAP
	if( CONTOUR_SYSTEM == en_calcType ){
 8017a7c:	79fb      	ldrb	r3, [r7, #7]
 8017a7e:	2b00      	cmp	r3, #0
 8017a80:	f040 80ee 	bne.w	8017c60 <MAP_calcMouseDir+0x1f0>
		// 4
		// 
		// , , , ,
		uc_wall = g_SysMap[my][mx];
 8017a84:	4b7b      	ldr	r3, [pc, #492]	@ (8017c74 <MAP_calcMouseDir+0x204>)
 8017a86:	781b      	ldrb	r3, [r3, #0]
 8017a88:	4618      	mov	r0, r3
 8017a8a:	4b7b      	ldr	r3, [pc, #492]	@ (8017c78 <MAP_calcMouseDir+0x208>)
 8017a8c:	781b      	ldrb	r3, [r3, #0]
 8017a8e:	4619      	mov	r1, r3
 8017a90:	4a7a      	ldr	r2, [pc, #488]	@ (8017c7c <MAP_calcMouseDir+0x20c>)
 8017a92:	0143      	lsls	r3, r0, #5
 8017a94:	4413      	add	r3, r2
 8017a96:	440b      	add	r3, r1
 8017a98:	781b      	ldrb	r3, [r3, #0]
 8017a9a:	72bb      	strb	r3, [r7, #10]
		us_base = MAP_SMAP_MAX_PRI_VAL;					// 16[]16[]4[]
 8017a9c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8017aa0:	81fb      	strh	r3, [r7, #14]

		/* 4 */
		//	
		if ( ( uc_wall & 1 ) == 0 ){
 8017aa2:	7abb      	ldrb	r3, [r7, #10]
 8017aa4:	f003 0301 	and.w	r3, r3, #1
 8017aa8:	2b00      	cmp	r3, #0
 8017aaa:	d12f      	bne.n	8017b0c <MAP_calcMouseDir+0x9c>
			us_new = us_Cmap[my+1][mx] * 4 + 4;
 8017aac:	4b71      	ldr	r3, [pc, #452]	@ (8017c74 <MAP_calcMouseDir+0x204>)
 8017aae:	781b      	ldrb	r3, [r3, #0]
 8017ab0:	3301      	adds	r3, #1
 8017ab2:	4a71      	ldr	r2, [pc, #452]	@ (8017c78 <MAP_calcMouseDir+0x208>)
 8017ab4:	7812      	ldrb	r2, [r2, #0]
 8017ab6:	4611      	mov	r1, r2
 8017ab8:	4a71      	ldr	r2, [pc, #452]	@ (8017c80 <MAP_calcMouseDir+0x210>)
 8017aba:	015b      	lsls	r3, r3, #5
 8017abc:	440b      	add	r3, r1
 8017abe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017ac2:	3301      	adds	r3, #1
 8017ac4:	b29b      	uxth	r3, r3
 8017ac6:	009b      	lsls	r3, r3, #2
 8017ac8:	81bb      	strh	r3, [r7, #12]
			if ( ( g_SysMap[my+1][mx] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 8017aca:	4b6a      	ldr	r3, [pc, #424]	@ (8017c74 <MAP_calcMouseDir+0x204>)
 8017acc:	781b      	ldrb	r3, [r3, #0]
 8017ace:	3301      	adds	r3, #1
 8017ad0:	4a69      	ldr	r2, [pc, #420]	@ (8017c78 <MAP_calcMouseDir+0x208>)
 8017ad2:	7812      	ldrb	r2, [r2, #0]
 8017ad4:	4611      	mov	r1, r2
 8017ad6:	4a69      	ldr	r2, [pc, #420]	@ (8017c7c <MAP_calcMouseDir+0x20c>)
 8017ad8:	015b      	lsls	r3, r3, #5
 8017ada:	4413      	add	r3, r2
 8017adc:	440b      	add	r3, r1
 8017ade:	781b      	ldrb	r3, [r3, #0]
 8017ae0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017ae4:	2bf0      	cmp	r3, #240	@ 0xf0
 8017ae6:	d002      	beq.n	8017aee <MAP_calcMouseDir+0x7e>
 8017ae8:	89bb      	ldrh	r3, [r7, #12]
 8017aea:	3b02      	subs	r3, #2
 8017aec:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == NORTH ) us_new = us_new - 1;
 8017aee:	4b65      	ldr	r3, [pc, #404]	@ (8017c84 <MAP_calcMouseDir+0x214>)
 8017af0:	781b      	ldrb	r3, [r3, #0]
 8017af2:	2b00      	cmp	r3, #0
 8017af4:	d102      	bne.n	8017afc <MAP_calcMouseDir+0x8c>
 8017af6:	89bb      	ldrh	r3, [r7, #12]
 8017af8:	3b01      	subs	r3, #1
 8017afa:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 8017afc:	89ba      	ldrh	r2, [r7, #12]
 8017afe:	89fb      	ldrh	r3, [r7, #14]
 8017b00:	429a      	cmp	r2, r3
 8017b02:	d203      	bcs.n	8017b0c <MAP_calcMouseDir+0x9c>
				us_base = us_new;
 8017b04:	89bb      	ldrh	r3, [r7, #12]
 8017b06:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = NORTH;
 8017b08:	2300      	movs	r3, #0
 8017b0a:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	
		if ( ( uc_wall & 2 ) == 0 ){
 8017b0c:	7abb      	ldrb	r3, [r7, #10]
 8017b0e:	f003 0302 	and.w	r3, r3, #2
 8017b12:	2b00      	cmp	r3, #0
 8017b14:	d12f      	bne.n	8017b76 <MAP_calcMouseDir+0x106>
			us_new = us_Cmap[my][mx+1] * 4 + 4;
 8017b16:	4b57      	ldr	r3, [pc, #348]	@ (8017c74 <MAP_calcMouseDir+0x204>)
 8017b18:	781b      	ldrb	r3, [r3, #0]
 8017b1a:	461a      	mov	r2, r3
 8017b1c:	4b56      	ldr	r3, [pc, #344]	@ (8017c78 <MAP_calcMouseDir+0x208>)
 8017b1e:	781b      	ldrb	r3, [r3, #0]
 8017b20:	3301      	adds	r3, #1
 8017b22:	4957      	ldr	r1, [pc, #348]	@ (8017c80 <MAP_calcMouseDir+0x210>)
 8017b24:	0152      	lsls	r2, r2, #5
 8017b26:	4413      	add	r3, r2
 8017b28:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8017b2c:	3301      	adds	r3, #1
 8017b2e:	b29b      	uxth	r3, r3
 8017b30:	009b      	lsls	r3, r3, #2
 8017b32:	81bb      	strh	r3, [r7, #12]
			if ( ( g_SysMap[my][mx+1] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 8017b34:	4b4f      	ldr	r3, [pc, #316]	@ (8017c74 <MAP_calcMouseDir+0x204>)
 8017b36:	781b      	ldrb	r3, [r3, #0]
 8017b38:	461a      	mov	r2, r3
 8017b3a:	4b4f      	ldr	r3, [pc, #316]	@ (8017c78 <MAP_calcMouseDir+0x208>)
 8017b3c:	781b      	ldrb	r3, [r3, #0]
 8017b3e:	3301      	adds	r3, #1
 8017b40:	494e      	ldr	r1, [pc, #312]	@ (8017c7c <MAP_calcMouseDir+0x20c>)
 8017b42:	0152      	lsls	r2, r2, #5
 8017b44:	440a      	add	r2, r1
 8017b46:	4413      	add	r3, r2
 8017b48:	781b      	ldrb	r3, [r3, #0]
 8017b4a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017b4e:	2bf0      	cmp	r3, #240	@ 0xf0
 8017b50:	d002      	beq.n	8017b58 <MAP_calcMouseDir+0xe8>
 8017b52:	89bb      	ldrh	r3, [r7, #12]
 8017b54:	3b02      	subs	r3, #2
 8017b56:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == EAST) us_new = us_new - 1;
 8017b58:	4b4a      	ldr	r3, [pc, #296]	@ (8017c84 <MAP_calcMouseDir+0x214>)
 8017b5a:	781b      	ldrb	r3, [r3, #0]
 8017b5c:	2b01      	cmp	r3, #1
 8017b5e:	d102      	bne.n	8017b66 <MAP_calcMouseDir+0xf6>
 8017b60:	89bb      	ldrh	r3, [r7, #12]
 8017b62:	3b01      	subs	r3, #1
 8017b64:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 8017b66:	89ba      	ldrh	r2, [r7, #12]
 8017b68:	89fb      	ldrh	r3, [r7, #14]
 8017b6a:	429a      	cmp	r2, r3
 8017b6c:	d203      	bcs.n	8017b76 <MAP_calcMouseDir+0x106>
				us_base = us_new;
 8017b6e:	89bb      	ldrh	r3, [r7, #12]
 8017b70:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = EAST;
 8017b72:	2301      	movs	r3, #1
 8017b74:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	
		if ( ( uc_wall & 4 ) == 0 ){
 8017b76:	7abb      	ldrb	r3, [r7, #10]
 8017b78:	f003 0304 	and.w	r3, r3, #4
 8017b7c:	2b00      	cmp	r3, #0
 8017b7e:	d12f      	bne.n	8017be0 <MAP_calcMouseDir+0x170>
			us_new = us_Cmap[my-1][mx] * 4 + 4;
 8017b80:	4b3c      	ldr	r3, [pc, #240]	@ (8017c74 <MAP_calcMouseDir+0x204>)
 8017b82:	781b      	ldrb	r3, [r3, #0]
 8017b84:	3b01      	subs	r3, #1
 8017b86:	4a3c      	ldr	r2, [pc, #240]	@ (8017c78 <MAP_calcMouseDir+0x208>)
 8017b88:	7812      	ldrb	r2, [r2, #0]
 8017b8a:	4611      	mov	r1, r2
 8017b8c:	4a3c      	ldr	r2, [pc, #240]	@ (8017c80 <MAP_calcMouseDir+0x210>)
 8017b8e:	015b      	lsls	r3, r3, #5
 8017b90:	440b      	add	r3, r1
 8017b92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8017b96:	3301      	adds	r3, #1
 8017b98:	b29b      	uxth	r3, r3
 8017b9a:	009b      	lsls	r3, r3, #2
 8017b9c:	81bb      	strh	r3, [r7, #12]
			if ( ( g_SysMap[my-1][mx] & 0xf0 ) != 0xf0) us_new = us_new - 2;
 8017b9e:	4b35      	ldr	r3, [pc, #212]	@ (8017c74 <MAP_calcMouseDir+0x204>)
 8017ba0:	781b      	ldrb	r3, [r3, #0]
 8017ba2:	3b01      	subs	r3, #1
 8017ba4:	4a34      	ldr	r2, [pc, #208]	@ (8017c78 <MAP_calcMouseDir+0x208>)
 8017ba6:	7812      	ldrb	r2, [r2, #0]
 8017ba8:	4611      	mov	r1, r2
 8017baa:	4a34      	ldr	r2, [pc, #208]	@ (8017c7c <MAP_calcMouseDir+0x20c>)
 8017bac:	015b      	lsls	r3, r3, #5
 8017bae:	4413      	add	r3, r2
 8017bb0:	440b      	add	r3, r1
 8017bb2:	781b      	ldrb	r3, [r3, #0]
 8017bb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017bb8:	2bf0      	cmp	r3, #240	@ 0xf0
 8017bba:	d002      	beq.n	8017bc2 <MAP_calcMouseDir+0x152>
 8017bbc:	89bb      	ldrh	r3, [r7, #12]
 8017bbe:	3b02      	subs	r3, #2
 8017bc0:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == SOUTH ) us_new = us_new - 1;
 8017bc2:	4b30      	ldr	r3, [pc, #192]	@ (8017c84 <MAP_calcMouseDir+0x214>)
 8017bc4:	781b      	ldrb	r3, [r3, #0]
 8017bc6:	2b02      	cmp	r3, #2
 8017bc8:	d102      	bne.n	8017bd0 <MAP_calcMouseDir+0x160>
 8017bca:	89bb      	ldrh	r3, [r7, #12]
 8017bcc:	3b01      	subs	r3, #1
 8017bce:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 8017bd0:	89ba      	ldrh	r2, [r7, #12]
 8017bd2:	89fb      	ldrh	r3, [r7, #14]
 8017bd4:	429a      	cmp	r2, r3
 8017bd6:	d203      	bcs.n	8017be0 <MAP_calcMouseDir+0x170>
				us_base = us_new;
 8017bd8:	89bb      	ldrh	r3, [r7, #12]
 8017bda:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = SOUTH;
 8017bdc:	2302      	movs	r3, #2
 8017bde:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	
		if ( ( uc_wall & 8 ) == 0 ){
 8017be0:	7abb      	ldrb	r3, [r7, #10]
 8017be2:	f003 0308 	and.w	r3, r3, #8
 8017be6:	2b00      	cmp	r3, #0
 8017be8:	d12f      	bne.n	8017c4a <MAP_calcMouseDir+0x1da>
			us_new = us_Cmap[my][mx-1] * 4 + 4;
 8017bea:	4b22      	ldr	r3, [pc, #136]	@ (8017c74 <MAP_calcMouseDir+0x204>)
 8017bec:	781b      	ldrb	r3, [r3, #0]
 8017bee:	461a      	mov	r2, r3
 8017bf0:	4b21      	ldr	r3, [pc, #132]	@ (8017c78 <MAP_calcMouseDir+0x208>)
 8017bf2:	781b      	ldrb	r3, [r3, #0]
 8017bf4:	3b01      	subs	r3, #1
 8017bf6:	4922      	ldr	r1, [pc, #136]	@ (8017c80 <MAP_calcMouseDir+0x210>)
 8017bf8:	0152      	lsls	r2, r2, #5
 8017bfa:	4413      	add	r3, r2
 8017bfc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8017c00:	3301      	adds	r3, #1
 8017c02:	b29b      	uxth	r3, r3
 8017c04:	009b      	lsls	r3, r3, #2
 8017c06:	81bb      	strh	r3, [r7, #12]
			if ( ( g_SysMap[my][mx-1] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 8017c08:	4b1a      	ldr	r3, [pc, #104]	@ (8017c74 <MAP_calcMouseDir+0x204>)
 8017c0a:	781b      	ldrb	r3, [r3, #0]
 8017c0c:	461a      	mov	r2, r3
 8017c0e:	4b1a      	ldr	r3, [pc, #104]	@ (8017c78 <MAP_calcMouseDir+0x208>)
 8017c10:	781b      	ldrb	r3, [r3, #0]
 8017c12:	3b01      	subs	r3, #1
 8017c14:	4919      	ldr	r1, [pc, #100]	@ (8017c7c <MAP_calcMouseDir+0x20c>)
 8017c16:	0152      	lsls	r2, r2, #5
 8017c18:	440a      	add	r2, r1
 8017c1a:	4413      	add	r3, r2
 8017c1c:	781b      	ldrb	r3, [r3, #0]
 8017c1e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017c22:	2bf0      	cmp	r3, #240	@ 0xf0
 8017c24:	d002      	beq.n	8017c2c <MAP_calcMouseDir+0x1bc>
 8017c26:	89bb      	ldrh	r3, [r7, #12]
 8017c28:	3b02      	subs	r3, #2
 8017c2a:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == WEST ) us_new = us_new - 1;
 8017c2c:	4b15      	ldr	r3, [pc, #84]	@ (8017c84 <MAP_calcMouseDir+0x214>)
 8017c2e:	781b      	ldrb	r3, [r3, #0]
 8017c30:	2b03      	cmp	r3, #3
 8017c32:	d102      	bne.n	8017c3a <MAP_calcMouseDir+0x1ca>
 8017c34:	89bb      	ldrh	r3, [r7, #12]
 8017c36:	3b01      	subs	r3, #1
 8017c38:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 8017c3a:	89ba      	ldrh	r2, [r7, #12]
 8017c3c:	89fb      	ldrh	r3, [r7, #14]
 8017c3e:	429a      	cmp	r2, r3
 8017c40:	d203      	bcs.n	8017c4a <MAP_calcMouseDir+0x1da>
				us_base = us_new;
 8017c42:	89bb      	ldrh	r3, [r7, #12]
 8017c44:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = WEST;
 8017c46:	2303      	movs	r3, #3
 8017c48:	72fb      	strb	r3, [r7, #11]
			}
		}
		
		*p_head = (enMAP_HEAD_DIR)( (en_tmpHead - en_Head) & 3 );		// 
 8017c4a:	4b0e      	ldr	r3, [pc, #56]	@ (8017c84 <MAP_calcMouseDir+0x214>)
 8017c4c:	781b      	ldrb	r3, [r3, #0]
 8017c4e:	7afa      	ldrb	r2, [r7, #11]
 8017c50:	1ad3      	subs	r3, r2, r3
 8017c52:	b2db      	uxtb	r3, r3
 8017c54:	f003 0303 	and.w	r3, r3, #3
 8017c58:	b2da      	uxtb	r2, r3
 8017c5a:	683b      	ldr	r3, [r7, #0]
 8017c5c:	701a      	strb	r2, [r3, #0]
	// 
	else{
		*p_head = (enMAP_HEAD_DIR)0;
	}

}
 8017c5e:	e002      	b.n	8017c66 <MAP_calcMouseDir+0x1f6>
		*p_head = (enMAP_HEAD_DIR)0;
 8017c60:	683b      	ldr	r3, [r7, #0]
 8017c62:	2200      	movs	r2, #0
 8017c64:	701a      	strb	r2, [r3, #0]
}
 8017c66:	bf00      	nop
 8017c68:	3714      	adds	r7, #20
 8017c6a:	46bd      	mov	sp, r7
 8017c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c70:	4770      	bx	lr
 8017c72:	bf00      	nop
 8017c74:	2001ad8b 	.word	0x2001ad8b
 8017c78:	2001ad8c 	.word	0x2001ad8c
 8017c7c:	2001b5a0 	.word	0x2001b5a0
 8017c80:	2001ada0 	.word	0x2001ada0
 8017c84:	2001ad8a 	.word	0x2001ad8a

08017c88 <MAP_refMousePos>:

void MAP_refMousePos( 
	enMAP_HEAD_DIR 			en_head			///< [in] 
){
 8017c88:	b480      	push	{r7}
 8017c8a:	b083      	sub	sp, #12
 8017c8c:	af00      	add	r7, sp, #0
 8017c8e:	4603      	mov	r3, r0
 8017c90:	71fb      	strb	r3, [r7, #7]
	switch( en_head ){
 8017c92:	79fb      	ldrb	r3, [r7, #7]
 8017c94:	2b03      	cmp	r3, #3
 8017c96:	d827      	bhi.n	8017ce8 <MAP_refMousePos+0x60>
 8017c98:	a201      	add	r2, pc, #4	@ (adr r2, 8017ca0 <MAP_refMousePos+0x18>)
 8017c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017c9e:	bf00      	nop
 8017ca0:	08017cb1 	.word	0x08017cb1
 8017ca4:	08017cbf 	.word	0x08017cbf
 8017ca8:	08017ccd 	.word	0x08017ccd
 8017cac:	08017cdb 	.word	0x08017cdb
		case NORTH:
			my = my + 1;
 8017cb0:	4b11      	ldr	r3, [pc, #68]	@ (8017cf8 <MAP_refMousePos+0x70>)
 8017cb2:	781b      	ldrb	r3, [r3, #0]
 8017cb4:	3301      	adds	r3, #1
 8017cb6:	b2da      	uxtb	r2, r3
 8017cb8:	4b0f      	ldr	r3, [pc, #60]	@ (8017cf8 <MAP_refMousePos+0x70>)
 8017cba:	701a      	strb	r2, [r3, #0]
			break;
 8017cbc:	e015      	b.n	8017cea <MAP_refMousePos+0x62>
		case EAST:
			mx = mx + 1;
 8017cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8017cfc <MAP_refMousePos+0x74>)
 8017cc0:	781b      	ldrb	r3, [r3, #0]
 8017cc2:	3301      	adds	r3, #1
 8017cc4:	b2da      	uxtb	r2, r3
 8017cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8017cfc <MAP_refMousePos+0x74>)
 8017cc8:	701a      	strb	r2, [r3, #0]
			break;
 8017cca:	e00e      	b.n	8017cea <MAP_refMousePos+0x62>
		case SOUTH:
			my = my - 1;
 8017ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8017cf8 <MAP_refMousePos+0x70>)
 8017cce:	781b      	ldrb	r3, [r3, #0]
 8017cd0:	3b01      	subs	r3, #1
 8017cd2:	b2da      	uxtb	r2, r3
 8017cd4:	4b08      	ldr	r3, [pc, #32]	@ (8017cf8 <MAP_refMousePos+0x70>)
 8017cd6:	701a      	strb	r2, [r3, #0]
			break;
 8017cd8:	e007      	b.n	8017cea <MAP_refMousePos+0x62>
		case WEST:
			mx = mx - 1;
 8017cda:	4b08      	ldr	r3, [pc, #32]	@ (8017cfc <MAP_refMousePos+0x74>)
 8017cdc:	781b      	ldrb	r3, [r3, #0]
 8017cde:	3b01      	subs	r3, #1
 8017ce0:	b2da      	uxtb	r2, r3
 8017ce2:	4b06      	ldr	r3, [pc, #24]	@ (8017cfc <MAP_refMousePos+0x74>)
 8017ce4:	701a      	strb	r2, [r3, #0]
			break;
 8017ce6:	e000      	b.n	8017cea <MAP_refMousePos+0x62>
		default:
			break;
 8017ce8:	bf00      	nop
	}
}
 8017cea:	bf00      	nop
 8017cec:	370c      	adds	r7, #12
 8017cee:	46bd      	mov	sp, r7
 8017cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017cf4:	4770      	bx	lr
 8017cf6:	bf00      	nop
 8017cf8:	2001ad8b 	.word	0x2001ad8b
 8017cfc:	2001ad8c 	.word	0x2001ad8c

08017d00 <MAP_moveNextBlock>:

void MAP_moveNextBlock( 
	enMAP_HEAD_DIR 	en_head,		///< [in] 
	bool*			p_type			///< [in] FALSE: TURE:
){
 8017d00:	b580      	push	{r7, lr}
 8017d02:	b082      	sub	sp, #8
 8017d04:	af00      	add	r7, sp, #0
 8017d06:	4603      	mov	r3, r0
 8017d08:	6039      	str	r1, [r7, #0]
 8017d0a:	71fb      	strb	r3, [r7, #7]
	*p_type = TRUE;
 8017d0c:	683b      	ldr	r3, [r7, #0]
 8017d0e:	2201      	movs	r2, #1
 8017d10:	701a      	strb	r2, [r3, #0]
	f_MoveBackDist = 0;				// 
 8017d12:	4b4d      	ldr	r3, [pc, #308]	@ (8017e48 <MAP_moveNextBlock+0x148>)
 8017d14:	f04f 0200 	mov.w	r2, #0
 8017d18:	601a      	str	r2, [r3, #0]
	
	/*  */
	switch( en_head ){
 8017d1a:	79fb      	ldrb	r3, [r7, #7]
 8017d1c:	2b03      	cmp	r3, #3
 8017d1e:	f200 8082 	bhi.w	8017e26 <MAP_moveNextBlock+0x126>
 8017d22:	a201      	add	r2, pc, #4	@ (adr r2, 8017d28 <MAP_moveNextBlock+0x28>)
 8017d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017d28:	08017d39 	.word	0x08017d39
 8017d2c:	08017d49 	.word	0x08017d49
 8017d30:	08017d71 	.word	0x08017d71
 8017d34:	08017d5d 	.word	0x08017d5d

		/*  */
		case NORTH:
			*p_type = FALSE;
 8017d38:	683b      	ldr	r3, [r7, #0]
 8017d3a:	2200      	movs	r2, #0
 8017d3c:	701a      	strb	r2, [r3, #0]
			MOT_goBlock_Const( 1 );				// 1
 8017d3e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8017d42:	f7f7 fd07 	bl	800f754 <MOT_goBlock_Const>
			break;
 8017d46:	e071      	b.n	8017e2c <MAP_moveNextBlock+0x12c>
		// 
		case EAST:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// 
 8017d48:	eddf 0a40 	vldr	s1, [pc, #256]	@ 8017e4c <MAP_moveNextBlock+0x14c>
 8017d4c:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8017d50:	f7f7 fcdc 	bl	800f70c <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R90);					// 90
 8017d54:	2000      	movs	r0, #0
 8017d56:	f7f7 ff03 	bl	800fb60 <MOT_turn>
			break;
 8017d5a:	e067      	b.n	8017e2c <MAP_moveNextBlock+0x12c>
		// 
		case WEST:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// 
 8017d5c:	eddf 0a3b 	vldr	s1, [pc, #236]	@ 8017e4c <MAP_moveNextBlock+0x14c>
 8017d60:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8017d64:	f7f7 fcd2 	bl	800f70c <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_L90);					// 90
 8017d68:	2001      	movs	r0, #1
 8017d6a:	f7f7 fef9 	bl	800fb60 <MOT_turn>
			break;
 8017d6e:	e05d      	b.n	8017e2c <MAP_moveNextBlock+0x12c>
		// 
		case SOUTH:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// 
 8017d70:	eddf 0a36 	vldr	s1, [pc, #216]	@ 8017e4c <MAP_moveNextBlock+0x14c>
 8017d74:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8017d78:	f7f7 fcc8 	bl	800f70c <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R180);					// 180
 8017d7c:	2002      	movs	r0, #2
 8017d7e:	f7f7 feef 	bl	800fb60 <MOT_turn>
			
			/*  */
			if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8017d82:	4b33      	ldr	r3, [pc, #204]	@ (8017e50 <MAP_moveNextBlock+0x150>)
 8017d84:	781b      	ldrb	r3, [r3, #0]
 8017d86:	2b00      	cmp	r3, #0
 8017d88:	d10e      	bne.n	8017da8 <MAP_moveNextBlock+0xa8>
 8017d8a:	4b32      	ldr	r3, [pc, #200]	@ (8017e54 <MAP_moveNextBlock+0x154>)
 8017d8c:	781b      	ldrb	r3, [r3, #0]
 8017d8e:	4618      	mov	r0, r3
 8017d90:	4b31      	ldr	r3, [pc, #196]	@ (8017e58 <MAP_moveNextBlock+0x158>)
 8017d92:	781b      	ldrb	r3, [r3, #0]
 8017d94:	4619      	mov	r1, r3
 8017d96:	4a31      	ldr	r2, [pc, #196]	@ (8017e5c <MAP_moveNextBlock+0x15c>)
 8017d98:	0143      	lsls	r3, r0, #5
 8017d9a:	4413      	add	r3, r2
 8017d9c:	440b      	add	r3, r1
 8017d9e:	781b      	ldrb	r3, [r3, #0]
 8017da0:	f003 0301 	and.w	r3, r3, #1
 8017da4:	2b00      	cmp	r3, #0
 8017da6:	d138      	bne.n	8017e1a <MAP_moveNextBlock+0x11a>
				( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8017da8:	4b29      	ldr	r3, [pc, #164]	@ (8017e50 <MAP_moveNextBlock+0x150>)
 8017daa:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8017dac:	2b01      	cmp	r3, #1
 8017dae:	d10e      	bne.n	8017dce <MAP_moveNextBlock+0xce>
				( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8017db0:	4b28      	ldr	r3, [pc, #160]	@ (8017e54 <MAP_moveNextBlock+0x154>)
 8017db2:	781b      	ldrb	r3, [r3, #0]
 8017db4:	4618      	mov	r0, r3
 8017db6:	4b28      	ldr	r3, [pc, #160]	@ (8017e58 <MAP_moveNextBlock+0x158>)
 8017db8:	781b      	ldrb	r3, [r3, #0]
 8017dba:	4619      	mov	r1, r3
 8017dbc:	4a27      	ldr	r2, [pc, #156]	@ (8017e5c <MAP_moveNextBlock+0x15c>)
 8017dbe:	0143      	lsls	r3, r0, #5
 8017dc0:	4413      	add	r3, r2
 8017dc2:	440b      	add	r3, r1
 8017dc4:	781b      	ldrb	r3, [r3, #0]
 8017dc6:	f003 0302 	and.w	r3, r3, #2
 8017dca:	2b00      	cmp	r3, #0
 8017dcc:	d125      	bne.n	8017e1a <MAP_moveNextBlock+0x11a>
				( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8017dce:	4b20      	ldr	r3, [pc, #128]	@ (8017e50 <MAP_moveNextBlock+0x150>)
 8017dd0:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8017dd2:	2b02      	cmp	r3, #2
 8017dd4:	d10e      	bne.n	8017df4 <MAP_moveNextBlock+0xf4>
				( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8017dd6:	4b1f      	ldr	r3, [pc, #124]	@ (8017e54 <MAP_moveNextBlock+0x154>)
 8017dd8:	781b      	ldrb	r3, [r3, #0]
 8017dda:	4618      	mov	r0, r3
 8017ddc:	4b1e      	ldr	r3, [pc, #120]	@ (8017e58 <MAP_moveNextBlock+0x158>)
 8017dde:	781b      	ldrb	r3, [r3, #0]
 8017de0:	4619      	mov	r1, r3
 8017de2:	4a1e      	ldr	r2, [pc, #120]	@ (8017e5c <MAP_moveNextBlock+0x15c>)
 8017de4:	0143      	lsls	r3, r0, #5
 8017de6:	4413      	add	r3, r2
 8017de8:	440b      	add	r3, r1
 8017dea:	781b      	ldrb	r3, [r3, #0]
 8017dec:	f003 0304 	and.w	r3, r3, #4
 8017df0:	2b00      	cmp	r3, #0
 8017df2:	d112      	bne.n	8017e1a <MAP_moveNextBlock+0x11a>
				( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 8017df4:	4b16      	ldr	r3, [pc, #88]	@ (8017e50 <MAP_moveNextBlock+0x150>)
 8017df6:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8017df8:	2b03      	cmp	r3, #3
 8017dfa:	d116      	bne.n	8017e2a <MAP_moveNextBlock+0x12a>
				( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 8017dfc:	4b15      	ldr	r3, [pc, #84]	@ (8017e54 <MAP_moveNextBlock+0x154>)
 8017dfe:	781b      	ldrb	r3, [r3, #0]
 8017e00:	4618      	mov	r0, r3
 8017e02:	4b15      	ldr	r3, [pc, #84]	@ (8017e58 <MAP_moveNextBlock+0x158>)
 8017e04:	781b      	ldrb	r3, [r3, #0]
 8017e06:	4619      	mov	r1, r3
 8017e08:	4a14      	ldr	r2, [pc, #80]	@ (8017e5c <MAP_moveNextBlock+0x15c>)
 8017e0a:	0143      	lsls	r3, r0, #5
 8017e0c:	4413      	add	r3, r2
 8017e0e:	440b      	add	r3, r1
 8017e10:	781b      	ldrb	r3, [r3, #0]
 8017e12:	f003 0308 	and.w	r3, r3, #8
 8017e16:	2b00      	cmp	r3, #0
 8017e18:	d007      	beq.n	8017e2a <MAP_moveNextBlock+0x12a>
			){
				MOT_goHitBackWall();					// 
 8017e1a:	f7f9 f9cb 	bl	80111b4 <MOT_goHitBackWall>
				f_MoveBackDist = MOVE_BACK_DIST;		// []
 8017e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8017e48 <MAP_moveNextBlock+0x148>)
 8017e20:	4a0f      	ldr	r2, [pc, #60]	@ (8017e60 <MAP_moveNextBlock+0x160>)
 8017e22:	601a      	str	r2, [r3, #0]
			}
			break;
 8017e24:	e001      	b.n	8017e2a <MAP_moveNextBlock+0x12a>
		default:
			break;
 8017e26:	bf00      	nop
 8017e28:	e000      	b.n	8017e2c <MAP_moveNextBlock+0x12c>
			break;
 8017e2a:	bf00      	nop
		MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);			// MAP			 MAP
		MAP_moveNextBlock(en_head, p_type);					// 
	}
	else{*/
		/*  */
		en_Head = (enMAP_HEAD_DIR)( (en_Head + en_head) & (MAP_HEAD_DIR_MAX-1) );
 8017e2c:	4b08      	ldr	r3, [pc, #32]	@ (8017e50 <MAP_moveNextBlock+0x150>)
 8017e2e:	781a      	ldrb	r2, [r3, #0]
 8017e30:	79fb      	ldrb	r3, [r7, #7]
 8017e32:	4413      	add	r3, r2
 8017e34:	b2db      	uxtb	r3, r3
 8017e36:	f003 0303 	and.w	r3, r3, #3
 8017e3a:	b2da      	uxtb	r2, r3
 8017e3c:	4b04      	ldr	r3, [pc, #16]	@ (8017e50 <MAP_moveNextBlock+0x150>)
 8017e3e:	701a      	strb	r2, [r3, #0]
//	}
}
 8017e40:	bf00      	nop
 8017e42:	3708      	adds	r7, #8
 8017e44:	46bd      	mov	sp, r7
 8017e46:	bd80      	pop	{r7, pc}
 8017e48:	2001ad90 	.word	0x2001ad90
 8017e4c:	00000000 	.word	0x00000000
 8017e50:	2001ad8a 	.word	0x2001ad8a
 8017e54:	2001ad8b 	.word	0x2001ad8b
 8017e58:	2001ad8c 	.word	0x2001ad8c
 8017e5c:	2001b5a0 	.word	0x2001b5a0
 8017e60:	3e6b851f 	.word	0x3e6b851f

08017e64 <MAP_moveNextBlock_Sla>:

void MAP_moveNextBlock_Sla( 
	enMAP_HEAD_DIR 	en_head,		///< [in] 
	bool*			p_type,			///< [in] FALSE: TURE:
	bool			bl_resume		///< [in] FALSE: TURE:
){
 8017e64:	b580      	push	{r7, lr}
 8017e66:	b082      	sub	sp, #8
 8017e68:	af00      	add	r7, sp, #0
 8017e6a:	4603      	mov	r3, r0
 8017e6c:	6039      	str	r1, [r7, #0]
 8017e6e:	71fb      	strb	r3, [r7, #7]
 8017e70:	4613      	mov	r3, r2
 8017e72:	71bb      	strb	r3, [r7, #6]
	*p_type = FALSE;
 8017e74:	683b      	ldr	r3, [r7, #0]
 8017e76:	2200      	movs	r2, #0
 8017e78:	701a      	strb	r2, [r3, #0]
	f_MoveBackDist = 0;				// 
 8017e7a:	4b7e      	ldr	r3, [pc, #504]	@ (8018074 <MAP_moveNextBlock_Sla+0x210>)
 8017e7c:	f04f 0200 	mov.w	r2, #0
 8017e80:	601a      	str	r2, [r3, #0]
	
	/*  */
	switch( en_head ){
 8017e82:	79fb      	ldrb	r3, [r7, #7]
 8017e84:	2b03      	cmp	r3, #3
 8017e86:	f200 8244 	bhi.w	8018312 <MAP_moveNextBlock_Sla+0x4ae>
 8017e8a:	a201      	add	r2, pc, #4	@ (adr r2, 8017e90 <MAP_moveNextBlock_Sla+0x2c>)
 8017e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017e90:	08017ea1 	.word	0x08017ea1
 8017e94:	08017ec5 	.word	0x08017ec5
 8017e98:	08018251 	.word	0x08018251
 8017e9c:	080180a1 	.word	0x080180a1

		// 
		case NORTH:
			
			/*  */
			if( bl_resume == FALSE ){
 8017ea0:	79bb      	ldrb	r3, [r7, #6]
 8017ea2:	f083 0301 	eor.w	r3, r3, #1
 8017ea6:	b2db      	uxtb	r3, r3
 8017ea8:	2b00      	cmp	r3, #0
 8017eaa:	d004      	beq.n	8017eb6 <MAP_moveNextBlock_Sla+0x52>
		
				MOT_goBlock_Const( 1 );					// 1
 8017eac:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8017eb0:	f7f7 fc50 	bl	800f754 <MOT_goBlock_Const>
			/*  */
			else{
				MOT_goBlock_FinSpeed( 1.0f, SEARCH_SPEED );		// ()
//				uc_SlaCnt = 0;									// 
			}
			break;
 8017eb4:	e22e      	b.n	8018314 <MAP_moveNextBlock_Sla+0x4b0>
				MOT_goBlock_FinSpeed( 1.0f, SEARCH_SPEED );		// ()
 8017eb6:	eddf 0a70 	vldr	s1, [pc, #448]	@ 8018078 <MAP_moveNextBlock_Sla+0x214>
 8017eba:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8017ebe:	f7f7 fc25 	bl	800f70c <MOT_goBlock_FinSpeed>
			break;
 8017ec2:	e227      	b.n	8018314 <MAP_moveNextBlock_Sla+0x4b0>

		// 
		case EAST:
			if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8017ec4:	4b6d      	ldr	r3, [pc, #436]	@ (801807c <MAP_moveNextBlock_Sla+0x218>)
 8017ec6:	781b      	ldrb	r3, [r3, #0]
 8017ec8:	2b00      	cmp	r3, #0
 8017eca:	d10e      	bne.n	8017eea <MAP_moveNextBlock_Sla+0x86>
 8017ecc:	4b6c      	ldr	r3, [pc, #432]	@ (8018080 <MAP_moveNextBlock_Sla+0x21c>)
 8017ece:	781b      	ldrb	r3, [r3, #0]
 8017ed0:	4618      	mov	r0, r3
 8017ed2:	4b6c      	ldr	r3, [pc, #432]	@ (8018084 <MAP_moveNextBlock_Sla+0x220>)
 8017ed4:	781b      	ldrb	r3, [r3, #0]
 8017ed6:	4619      	mov	r1, r3
 8017ed8:	4a6b      	ldr	r2, [pc, #428]	@ (8018088 <MAP_moveNextBlock_Sla+0x224>)
 8017eda:	0143      	lsls	r3, r0, #5
 8017edc:	4413      	add	r3, r2
 8017ede:	440b      	add	r3, r1
 8017ee0:	781b      	ldrb	r3, [r3, #0]
 8017ee2:	f003 0302 	and.w	r3, r3, #2
 8017ee6:	2b00      	cmp	r3, #0
 8017ee8:	d138      	bne.n	8017f5c <MAP_moveNextBlock_Sla+0xf8>
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8017eea:	4b64      	ldr	r3, [pc, #400]	@ (801807c <MAP_moveNextBlock_Sla+0x218>)
 8017eec:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8017eee:	2b01      	cmp	r3, #1
 8017ef0:	d10e      	bne.n	8017f10 <MAP_moveNextBlock_Sla+0xac>
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8017ef2:	4b63      	ldr	r3, [pc, #396]	@ (8018080 <MAP_moveNextBlock_Sla+0x21c>)
 8017ef4:	781b      	ldrb	r3, [r3, #0]
 8017ef6:	4618      	mov	r0, r3
 8017ef8:	4b62      	ldr	r3, [pc, #392]	@ (8018084 <MAP_moveNextBlock_Sla+0x220>)
 8017efa:	781b      	ldrb	r3, [r3, #0]
 8017efc:	4619      	mov	r1, r3
 8017efe:	4a62      	ldr	r2, [pc, #392]	@ (8018088 <MAP_moveNextBlock_Sla+0x224>)
 8017f00:	0143      	lsls	r3, r0, #5
 8017f02:	4413      	add	r3, r2
 8017f04:	440b      	add	r3, r1
 8017f06:	781b      	ldrb	r3, [r3, #0]
 8017f08:	f003 0304 	and.w	r3, r3, #4
 8017f0c:	2b00      	cmp	r3, #0
 8017f0e:	d125      	bne.n	8017f5c <MAP_moveNextBlock_Sla+0xf8>
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8017f10:	4b5a      	ldr	r3, [pc, #360]	@ (801807c <MAP_moveNextBlock_Sla+0x218>)
 8017f12:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8017f14:	2b02      	cmp	r3, #2
 8017f16:	d10e      	bne.n	8017f36 <MAP_moveNextBlock_Sla+0xd2>
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8017f18:	4b59      	ldr	r3, [pc, #356]	@ (8018080 <MAP_moveNextBlock_Sla+0x21c>)
 8017f1a:	781b      	ldrb	r3, [r3, #0]
 8017f1c:	4618      	mov	r0, r3
 8017f1e:	4b59      	ldr	r3, [pc, #356]	@ (8018084 <MAP_moveNextBlock_Sla+0x220>)
 8017f20:	781b      	ldrb	r3, [r3, #0]
 8017f22:	4619      	mov	r1, r3
 8017f24:	4a58      	ldr	r2, [pc, #352]	@ (8018088 <MAP_moveNextBlock_Sla+0x224>)
 8017f26:	0143      	lsls	r3, r0, #5
 8017f28:	4413      	add	r3, r2
 8017f2a:	440b      	add	r3, r1
 8017f2c:	781b      	ldrb	r3, [r3, #0]
 8017f2e:	f003 0308 	and.w	r3, r3, #8
 8017f32:	2b00      	cmp	r3, #0
 8017f34:	d112      	bne.n	8017f5c <MAP_moveNextBlock_Sla+0xf8>
					( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) ) 			// 
 8017f36:	4b51      	ldr	r3, [pc, #324]	@ (801807c <MAP_moveNextBlock_Sla+0x218>)
 8017f38:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8017f3a:	2b03      	cmp	r3, #3
 8017f3c:	d112      	bne.n	8017f64 <MAP_moveNextBlock_Sla+0x100>
					( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) ) 			// 
 8017f3e:	4b50      	ldr	r3, [pc, #320]	@ (8018080 <MAP_moveNextBlock_Sla+0x21c>)
 8017f40:	781b      	ldrb	r3, [r3, #0]
 8017f42:	4618      	mov	r0, r3
 8017f44:	4b4f      	ldr	r3, [pc, #316]	@ (8018084 <MAP_moveNextBlock_Sla+0x220>)
 8017f46:	781b      	ldrb	r3, [r3, #0]
 8017f48:	4619      	mov	r1, r3
 8017f4a:	4a4f      	ldr	r2, [pc, #316]	@ (8018088 <MAP_moveNextBlock_Sla+0x224>)
 8017f4c:	0143      	lsls	r3, r0, #5
 8017f4e:	4413      	add	r3, r2
 8017f50:	440b      	add	r3, r1
 8017f52:	781b      	ldrb	r3, [r3, #0]
 8017f54:	f003 0301 	and.w	r3, r3, #1
 8017f58:	2b00      	cmp	r3, #0
 8017f5a:	d003      	beq.n	8017f64 <MAP_moveNextBlock_Sla+0x100>
				){
				uc_DistControl = 0.01;
 8017f5c:	4b4b      	ldr	r3, [pc, #300]	@ (801808c <MAP_moveNextBlock_Sla+0x228>)
 8017f5e:	2200      	movs	r2, #0
 8017f60:	701a      	strb	r2, [r3, #0]
 8017f62:	e002      	b.n	8017f6a <MAP_moveNextBlock_Sla+0x106>
				}
			else{
				uc_DistControl = 0;
 8017f64:	4b49      	ldr	r3, [pc, #292]	@ (801808c <MAP_moveNextBlock_Sla+0x228>)
 8017f66:	2200      	movs	r2, #0
 8017f68:	701a      	strb	r2, [r3, #0]
			}
			if( uc_SlaCnt < SLA_Count ){
 8017f6a:	4b49      	ldr	r3, [pc, #292]	@ (8018090 <MAP_moveNextBlock_Sla+0x22c>)
 8017f6c:	781a      	ldrb	r2, [r3, #0]
 8017f6e:	4b49      	ldr	r3, [pc, #292]	@ (8018094 <MAP_moveNextBlock_Sla+0x230>)
 8017f70:	781b      	ldrb	r3, [r3, #0]
 8017f72:	429a      	cmp	r2, r3
 8017f74:	d20e      	bcs.n	8017f94 <MAP_moveNextBlock_Sla+0x130>
				MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
 8017f76:	2000      	movs	r0, #0
 8017f78:	f7eb ffbe 	bl	8003ef8 <PARAM_getSra>
 8017f7c:	4603      	mov	r3, r0
 8017f7e:	4619      	mov	r1, r3
 8017f80:	2000      	movs	r0, #0
 8017f82:	f7f9 f979 	bl	8011278 <MOT_goSla>
				uc_SlaCnt++;
 8017f86:	4b42      	ldr	r3, [pc, #264]	@ (8018090 <MAP_moveNextBlock_Sla+0x22c>)
 8017f88:	781b      	ldrb	r3, [r3, #0]
 8017f8a:	3301      	adds	r3, #1
 8017f8c:	b2da      	uxtb	r2, r3
 8017f8e:	4b40      	ldr	r3, [pc, #256]	@ (8018090 <MAP_moveNextBlock_Sla+0x22c>)
 8017f90:	701a      	strb	r2, [r3, #0]
				else{
					MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
					uc_SlaCnt++;
				}
			}
			break;
 8017f92:	e1bf      	b.n	8018314 <MAP_moveNextBlock_Sla+0x4b0>
				if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8017f94:	4b39      	ldr	r3, [pc, #228]	@ (801807c <MAP_moveNextBlock_Sla+0x218>)
 8017f96:	781b      	ldrb	r3, [r3, #0]
 8017f98:	2b00      	cmp	r3, #0
 8017f9a:	d10e      	bne.n	8017fba <MAP_moveNextBlock_Sla+0x156>
 8017f9c:	4b38      	ldr	r3, [pc, #224]	@ (8018080 <MAP_moveNextBlock_Sla+0x21c>)
 8017f9e:	781b      	ldrb	r3, [r3, #0]
 8017fa0:	4618      	mov	r0, r3
 8017fa2:	4b38      	ldr	r3, [pc, #224]	@ (8018084 <MAP_moveNextBlock_Sla+0x220>)
 8017fa4:	781b      	ldrb	r3, [r3, #0]
 8017fa6:	4619      	mov	r1, r3
 8017fa8:	4a37      	ldr	r2, [pc, #220]	@ (8018088 <MAP_moveNextBlock_Sla+0x224>)
 8017faa:	0143      	lsls	r3, r0, #5
 8017fac:	4413      	add	r3, r2
 8017fae:	440b      	add	r3, r1
 8017fb0:	781b      	ldrb	r3, [r3, #0]
 8017fb2:	f003 0308 	and.w	r3, r3, #8
 8017fb6:	2b00      	cmp	r3, #0
 8017fb8:	d138      	bne.n	801802c <MAP_moveNextBlock_Sla+0x1c8>
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8017fba:	4b30      	ldr	r3, [pc, #192]	@ (801807c <MAP_moveNextBlock_Sla+0x218>)
 8017fbc:	781b      	ldrb	r3, [r3, #0]
				if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8017fbe:	2b01      	cmp	r3, #1
 8017fc0:	d10e      	bne.n	8017fe0 <MAP_moveNextBlock_Sla+0x17c>
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8017fc2:	4b2f      	ldr	r3, [pc, #188]	@ (8018080 <MAP_moveNextBlock_Sla+0x21c>)
 8017fc4:	781b      	ldrb	r3, [r3, #0]
 8017fc6:	4618      	mov	r0, r3
 8017fc8:	4b2e      	ldr	r3, [pc, #184]	@ (8018084 <MAP_moveNextBlock_Sla+0x220>)
 8017fca:	781b      	ldrb	r3, [r3, #0]
 8017fcc:	4619      	mov	r1, r3
 8017fce:	4a2e      	ldr	r2, [pc, #184]	@ (8018088 <MAP_moveNextBlock_Sla+0x224>)
 8017fd0:	0143      	lsls	r3, r0, #5
 8017fd2:	4413      	add	r3, r2
 8017fd4:	440b      	add	r3, r1
 8017fd6:	781b      	ldrb	r3, [r3, #0]
 8017fd8:	f003 0301 	and.w	r3, r3, #1
 8017fdc:	2b00      	cmp	r3, #0
 8017fde:	d125      	bne.n	801802c <MAP_moveNextBlock_Sla+0x1c8>
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8017fe0:	4b26      	ldr	r3, [pc, #152]	@ (801807c <MAP_moveNextBlock_Sla+0x218>)
 8017fe2:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8017fe4:	2b02      	cmp	r3, #2
 8017fe6:	d10e      	bne.n	8018006 <MAP_moveNextBlock_Sla+0x1a2>
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8017fe8:	4b25      	ldr	r3, [pc, #148]	@ (8018080 <MAP_moveNextBlock_Sla+0x21c>)
 8017fea:	781b      	ldrb	r3, [r3, #0]
 8017fec:	4618      	mov	r0, r3
 8017fee:	4b25      	ldr	r3, [pc, #148]	@ (8018084 <MAP_moveNextBlock_Sla+0x220>)
 8017ff0:	781b      	ldrb	r3, [r3, #0]
 8017ff2:	4619      	mov	r1, r3
 8017ff4:	4a24      	ldr	r2, [pc, #144]	@ (8018088 <MAP_moveNextBlock_Sla+0x224>)
 8017ff6:	0143      	lsls	r3, r0, #5
 8017ff8:	4413      	add	r3, r2
 8017ffa:	440b      	add	r3, r1
 8017ffc:	781b      	ldrb	r3, [r3, #0]
 8017ffe:	f003 0302 	and.w	r3, r3, #2
 8018002:	2b00      	cmp	r3, #0
 8018004:	d112      	bne.n	801802c <MAP_moveNextBlock_Sla+0x1c8>
					( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 8018006:	4b1d      	ldr	r3, [pc, #116]	@ (801807c <MAP_moveNextBlock_Sla+0x218>)
 8018008:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 801800a:	2b03      	cmp	r3, #3
 801800c:	d123      	bne.n	8018056 <MAP_moveNextBlock_Sla+0x1f2>
					( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 801800e:	4b1c      	ldr	r3, [pc, #112]	@ (8018080 <MAP_moveNextBlock_Sla+0x21c>)
 8018010:	781b      	ldrb	r3, [r3, #0]
 8018012:	4618      	mov	r0, r3
 8018014:	4b1b      	ldr	r3, [pc, #108]	@ (8018084 <MAP_moveNextBlock_Sla+0x220>)
 8018016:	781b      	ldrb	r3, [r3, #0]
 8018018:	4619      	mov	r1, r3
 801801a:	4a1b      	ldr	r2, [pc, #108]	@ (8018088 <MAP_moveNextBlock_Sla+0x224>)
 801801c:	0143      	lsls	r3, r0, #5
 801801e:	4413      	add	r3, r2
 8018020:	440b      	add	r3, r1
 8018022:	781b      	ldrb	r3, [r3, #0]
 8018024:	f003 0304 	and.w	r3, r3, #4
 8018028:	2b00      	cmp	r3, #0
 801802a:	d014      	beq.n	8018056 <MAP_moveNextBlock_Sla+0x1f2>
					MOT_goBlock_FinSpeed( 0.5, 0 );			// 
 801802c:	eddf 0a1a 	vldr	s1, [pc, #104]	@ 8018098 <MAP_moveNextBlock_Sla+0x234>
 8018030:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8018034:	f7f7 fb6a 	bl	800f70c <MOT_goBlock_FinSpeed>
					MOT_turn(MOT_R90);						// 90
 8018038:	2000      	movs	r0, #0
 801803a:	f7f7 fd91 	bl	800fb60 <MOT_turn>
					uc_SlaCnt = 0;
 801803e:	4b14      	ldr	r3, [pc, #80]	@ (8018090 <MAP_moveNextBlock_Sla+0x22c>)
 8018040:	2200      	movs	r2, #0
 8018042:	701a      	strb	r2, [r3, #0]
					MOT_goHitBackWall();					// 
 8018044:	f7f9 f8b6 	bl	80111b4 <MOT_goHitBackWall>
					f_MoveBackDist = MOVE_BACK_DIST;		// []
 8018048:	4b0a      	ldr	r3, [pc, #40]	@ (8018074 <MAP_moveNextBlock_Sla+0x210>)
 801804a:	4a14      	ldr	r2, [pc, #80]	@ (801809c <MAP_moveNextBlock_Sla+0x238>)
 801804c:	601a      	str	r2, [r3, #0]
					*p_type = TRUE;							// 
 801804e:	683b      	ldr	r3, [r7, #0]
 8018050:	2201      	movs	r2, #1
 8018052:	701a      	strb	r2, [r3, #0]
			break;
 8018054:	e15e      	b.n	8018314 <MAP_moveNextBlock_Sla+0x4b0>
					MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
 8018056:	2000      	movs	r0, #0
 8018058:	f7eb ff4e 	bl	8003ef8 <PARAM_getSra>
 801805c:	4603      	mov	r3, r0
 801805e:	4619      	mov	r1, r3
 8018060:	2000      	movs	r0, #0
 8018062:	f7f9 f909 	bl	8011278 <MOT_goSla>
					uc_SlaCnt++;
 8018066:	4b0a      	ldr	r3, [pc, #40]	@ (8018090 <MAP_moveNextBlock_Sla+0x22c>)
 8018068:	781b      	ldrb	r3, [r3, #0]
 801806a:	3301      	adds	r3, #1
 801806c:	b2da      	uxtb	r2, r3
 801806e:	4b08      	ldr	r3, [pc, #32]	@ (8018090 <MAP_moveNextBlock_Sla+0x22c>)
 8018070:	701a      	strb	r2, [r3, #0]
			break;
 8018072:	e14f      	b.n	8018314 <MAP_moveNextBlock_Sla+0x4b0>
 8018074:	2001ad90 	.word	0x2001ad90
 8018078:	3e99999a 	.word	0x3e99999a
 801807c:	2001ad8a 	.word	0x2001ad8a
 8018080:	2001ad8b 	.word	0x2001ad8b
 8018084:	2001ad8c 	.word	0x2001ad8c
 8018088:	2001b5a0 	.word	0x2001b5a0
 801808c:	20000400 	.word	0x20000400
 8018090:	2001ad94 	.word	0x2001ad94
 8018094:	2000001c 	.word	0x2000001c
 8018098:	00000000 	.word	0x00000000
 801809c:	3e6b851f 	.word	0x3e6b851f

		// 
		case WEST:
			if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 80180a0:	4ba3      	ldr	r3, [pc, #652]	@ (8018330 <MAP_moveNextBlock_Sla+0x4cc>)
 80180a2:	781b      	ldrb	r3, [r3, #0]
 80180a4:	2b00      	cmp	r3, #0
 80180a6:	d10e      	bne.n	80180c6 <MAP_moveNextBlock_Sla+0x262>
 80180a8:	4ba2      	ldr	r3, [pc, #648]	@ (8018334 <MAP_moveNextBlock_Sla+0x4d0>)
 80180aa:	781b      	ldrb	r3, [r3, #0]
 80180ac:	4618      	mov	r0, r3
 80180ae:	4ba2      	ldr	r3, [pc, #648]	@ (8018338 <MAP_moveNextBlock_Sla+0x4d4>)
 80180b0:	781b      	ldrb	r3, [r3, #0]
 80180b2:	4619      	mov	r1, r3
 80180b4:	4aa1      	ldr	r2, [pc, #644]	@ (801833c <MAP_moveNextBlock_Sla+0x4d8>)
 80180b6:	0143      	lsls	r3, r0, #5
 80180b8:	4413      	add	r3, r2
 80180ba:	440b      	add	r3, r1
 80180bc:	781b      	ldrb	r3, [r3, #0]
 80180be:	f003 0308 	and.w	r3, r3, #8
 80180c2:	2b00      	cmp	r3, #0
 80180c4:	d138      	bne.n	8018138 <MAP_moveNextBlock_Sla+0x2d4>
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 80180c6:	4b9a      	ldr	r3, [pc, #616]	@ (8018330 <MAP_moveNextBlock_Sla+0x4cc>)
 80180c8:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 80180ca:	2b01      	cmp	r3, #1
 80180cc:	d10e      	bne.n	80180ec <MAP_moveNextBlock_Sla+0x288>
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 80180ce:	4b99      	ldr	r3, [pc, #612]	@ (8018334 <MAP_moveNextBlock_Sla+0x4d0>)
 80180d0:	781b      	ldrb	r3, [r3, #0]
 80180d2:	4618      	mov	r0, r3
 80180d4:	4b98      	ldr	r3, [pc, #608]	@ (8018338 <MAP_moveNextBlock_Sla+0x4d4>)
 80180d6:	781b      	ldrb	r3, [r3, #0]
 80180d8:	4619      	mov	r1, r3
 80180da:	4a98      	ldr	r2, [pc, #608]	@ (801833c <MAP_moveNextBlock_Sla+0x4d8>)
 80180dc:	0143      	lsls	r3, r0, #5
 80180de:	4413      	add	r3, r2
 80180e0:	440b      	add	r3, r1
 80180e2:	781b      	ldrb	r3, [r3, #0]
 80180e4:	f003 0301 	and.w	r3, r3, #1
 80180e8:	2b00      	cmp	r3, #0
 80180ea:	d125      	bne.n	8018138 <MAP_moveNextBlock_Sla+0x2d4>
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 80180ec:	4b90      	ldr	r3, [pc, #576]	@ (8018330 <MAP_moveNextBlock_Sla+0x4cc>)
 80180ee:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 80180f0:	2b02      	cmp	r3, #2
 80180f2:	d10e      	bne.n	8018112 <MAP_moveNextBlock_Sla+0x2ae>
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 80180f4:	4b8f      	ldr	r3, [pc, #572]	@ (8018334 <MAP_moveNextBlock_Sla+0x4d0>)
 80180f6:	781b      	ldrb	r3, [r3, #0]
 80180f8:	4618      	mov	r0, r3
 80180fa:	4b8f      	ldr	r3, [pc, #572]	@ (8018338 <MAP_moveNextBlock_Sla+0x4d4>)
 80180fc:	781b      	ldrb	r3, [r3, #0]
 80180fe:	4619      	mov	r1, r3
 8018100:	4a8e      	ldr	r2, [pc, #568]	@ (801833c <MAP_moveNextBlock_Sla+0x4d8>)
 8018102:	0143      	lsls	r3, r0, #5
 8018104:	4413      	add	r3, r2
 8018106:	440b      	add	r3, r1
 8018108:	781b      	ldrb	r3, [r3, #0]
 801810a:	f003 0302 	and.w	r3, r3, #2
 801810e:	2b00      	cmp	r3, #0
 8018110:	d112      	bne.n	8018138 <MAP_moveNextBlock_Sla+0x2d4>
					( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 8018112:	4b87      	ldr	r3, [pc, #540]	@ (8018330 <MAP_moveNextBlock_Sla+0x4cc>)
 8018114:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018116:	2b03      	cmp	r3, #3
 8018118:	d112      	bne.n	8018140 <MAP_moveNextBlock_Sla+0x2dc>
					( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 801811a:	4b86      	ldr	r3, [pc, #536]	@ (8018334 <MAP_moveNextBlock_Sla+0x4d0>)
 801811c:	781b      	ldrb	r3, [r3, #0]
 801811e:	4618      	mov	r0, r3
 8018120:	4b85      	ldr	r3, [pc, #532]	@ (8018338 <MAP_moveNextBlock_Sla+0x4d4>)
 8018122:	781b      	ldrb	r3, [r3, #0]
 8018124:	4619      	mov	r1, r3
 8018126:	4a85      	ldr	r2, [pc, #532]	@ (801833c <MAP_moveNextBlock_Sla+0x4d8>)
 8018128:	0143      	lsls	r3, r0, #5
 801812a:	4413      	add	r3, r2
 801812c:	440b      	add	r3, r1
 801812e:	781b      	ldrb	r3, [r3, #0]
 8018130:	f003 0304 	and.w	r3, r3, #4
 8018134:	2b00      	cmp	r3, #0
 8018136:	d003      	beq.n	8018140 <MAP_moveNextBlock_Sla+0x2dc>
				){
				uc_DistControl = 0.01;
 8018138:	4b81      	ldr	r3, [pc, #516]	@ (8018340 <MAP_moveNextBlock_Sla+0x4dc>)
 801813a:	2200      	movs	r2, #0
 801813c:	701a      	strb	r2, [r3, #0]
 801813e:	e002      	b.n	8018146 <MAP_moveNextBlock_Sla+0x2e2>
				}
			else{
				uc_DistControl = 0;
 8018140:	4b7f      	ldr	r3, [pc, #508]	@ (8018340 <MAP_moveNextBlock_Sla+0x4dc>)
 8018142:	2200      	movs	r2, #0
 8018144:	701a      	strb	r2, [r3, #0]
			}
			if( uc_SlaCnt < SLA_Count ){
 8018146:	4b7f      	ldr	r3, [pc, #508]	@ (8018344 <MAP_moveNextBlock_Sla+0x4e0>)
 8018148:	781a      	ldrb	r2, [r3, #0]
 801814a:	4b7f      	ldr	r3, [pc, #508]	@ (8018348 <MAP_moveNextBlock_Sla+0x4e4>)
 801814c:	781b      	ldrb	r3, [r3, #0]
 801814e:	429a      	cmp	r2, r3
 8018150:	d20e      	bcs.n	8018170 <MAP_moveNextBlock_Sla+0x30c>
				MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// 
 8018152:	2000      	movs	r0, #0
 8018154:	f7eb fed0 	bl	8003ef8 <PARAM_getSra>
 8018158:	4603      	mov	r3, r0
 801815a:	4619      	mov	r1, r3
 801815c:	2001      	movs	r0, #1
 801815e:	f7f9 f88b 	bl	8011278 <MOT_goSla>
				uc_SlaCnt++;
 8018162:	4b78      	ldr	r3, [pc, #480]	@ (8018344 <MAP_moveNextBlock_Sla+0x4e0>)
 8018164:	781b      	ldrb	r3, [r3, #0]
 8018166:	3301      	adds	r3, #1
 8018168:	b2da      	uxtb	r2, r3
 801816a:	4b76      	ldr	r3, [pc, #472]	@ (8018344 <MAP_moveNextBlock_Sla+0x4e0>)
 801816c:	701a      	strb	r2, [r3, #0]
				else{
					MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// 
					uc_SlaCnt++;
				}
			}
			break;
 801816e:	e0d1      	b.n	8018314 <MAP_moveNextBlock_Sla+0x4b0>
				if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018170:	4b6f      	ldr	r3, [pc, #444]	@ (8018330 <MAP_moveNextBlock_Sla+0x4cc>)
 8018172:	781b      	ldrb	r3, [r3, #0]
 8018174:	2b00      	cmp	r3, #0
 8018176:	d10e      	bne.n	8018196 <MAP_moveNextBlock_Sla+0x332>
 8018178:	4b6e      	ldr	r3, [pc, #440]	@ (8018334 <MAP_moveNextBlock_Sla+0x4d0>)
 801817a:	781b      	ldrb	r3, [r3, #0]
 801817c:	4618      	mov	r0, r3
 801817e:	4b6e      	ldr	r3, [pc, #440]	@ (8018338 <MAP_moveNextBlock_Sla+0x4d4>)
 8018180:	781b      	ldrb	r3, [r3, #0]
 8018182:	4619      	mov	r1, r3
 8018184:	4a6d      	ldr	r2, [pc, #436]	@ (801833c <MAP_moveNextBlock_Sla+0x4d8>)
 8018186:	0143      	lsls	r3, r0, #5
 8018188:	4413      	add	r3, r2
 801818a:	440b      	add	r3, r1
 801818c:	781b      	ldrb	r3, [r3, #0]
 801818e:	f003 0302 	and.w	r3, r3, #2
 8018192:	2b00      	cmp	r3, #0
 8018194:	d138      	bne.n	8018208 <MAP_moveNextBlock_Sla+0x3a4>
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8018196:	4b66      	ldr	r3, [pc, #408]	@ (8018330 <MAP_moveNextBlock_Sla+0x4cc>)
 8018198:	781b      	ldrb	r3, [r3, #0]
				if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 801819a:	2b01      	cmp	r3, #1
 801819c:	d10e      	bne.n	80181bc <MAP_moveNextBlock_Sla+0x358>
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 801819e:	4b65      	ldr	r3, [pc, #404]	@ (8018334 <MAP_moveNextBlock_Sla+0x4d0>)
 80181a0:	781b      	ldrb	r3, [r3, #0]
 80181a2:	4618      	mov	r0, r3
 80181a4:	4b64      	ldr	r3, [pc, #400]	@ (8018338 <MAP_moveNextBlock_Sla+0x4d4>)
 80181a6:	781b      	ldrb	r3, [r3, #0]
 80181a8:	4619      	mov	r1, r3
 80181aa:	4a64      	ldr	r2, [pc, #400]	@ (801833c <MAP_moveNextBlock_Sla+0x4d8>)
 80181ac:	0143      	lsls	r3, r0, #5
 80181ae:	4413      	add	r3, r2
 80181b0:	440b      	add	r3, r1
 80181b2:	781b      	ldrb	r3, [r3, #0]
 80181b4:	f003 0304 	and.w	r3, r3, #4
 80181b8:	2b00      	cmp	r3, #0
 80181ba:	d125      	bne.n	8018208 <MAP_moveNextBlock_Sla+0x3a4>
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 80181bc:	4b5c      	ldr	r3, [pc, #368]	@ (8018330 <MAP_moveNextBlock_Sla+0x4cc>)
 80181be:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 80181c0:	2b02      	cmp	r3, #2
 80181c2:	d10e      	bne.n	80181e2 <MAP_moveNextBlock_Sla+0x37e>
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 80181c4:	4b5b      	ldr	r3, [pc, #364]	@ (8018334 <MAP_moveNextBlock_Sla+0x4d0>)
 80181c6:	781b      	ldrb	r3, [r3, #0]
 80181c8:	4618      	mov	r0, r3
 80181ca:	4b5b      	ldr	r3, [pc, #364]	@ (8018338 <MAP_moveNextBlock_Sla+0x4d4>)
 80181cc:	781b      	ldrb	r3, [r3, #0]
 80181ce:	4619      	mov	r1, r3
 80181d0:	4a5a      	ldr	r2, [pc, #360]	@ (801833c <MAP_moveNextBlock_Sla+0x4d8>)
 80181d2:	0143      	lsls	r3, r0, #5
 80181d4:	4413      	add	r3, r2
 80181d6:	440b      	add	r3, r1
 80181d8:	781b      	ldrb	r3, [r3, #0]
 80181da:	f003 0308 	and.w	r3, r3, #8
 80181de:	2b00      	cmp	r3, #0
 80181e0:	d112      	bne.n	8018208 <MAP_moveNextBlock_Sla+0x3a4>
					( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) ) 			// 
 80181e2:	4b53      	ldr	r3, [pc, #332]	@ (8018330 <MAP_moveNextBlock_Sla+0x4cc>)
 80181e4:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 80181e6:	2b03      	cmp	r3, #3
 80181e8:	d123      	bne.n	8018232 <MAP_moveNextBlock_Sla+0x3ce>
					( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) ) 			// 
 80181ea:	4b52      	ldr	r3, [pc, #328]	@ (8018334 <MAP_moveNextBlock_Sla+0x4d0>)
 80181ec:	781b      	ldrb	r3, [r3, #0]
 80181ee:	4618      	mov	r0, r3
 80181f0:	4b51      	ldr	r3, [pc, #324]	@ (8018338 <MAP_moveNextBlock_Sla+0x4d4>)
 80181f2:	781b      	ldrb	r3, [r3, #0]
 80181f4:	4619      	mov	r1, r3
 80181f6:	4a51      	ldr	r2, [pc, #324]	@ (801833c <MAP_moveNextBlock_Sla+0x4d8>)
 80181f8:	0143      	lsls	r3, r0, #5
 80181fa:	4413      	add	r3, r2
 80181fc:	440b      	add	r3, r1
 80181fe:	781b      	ldrb	r3, [r3, #0]
 8018200:	f003 0301 	and.w	r3, r3, #1
 8018204:	2b00      	cmp	r3, #0
 8018206:	d014      	beq.n	8018232 <MAP_moveNextBlock_Sla+0x3ce>
					MOT_goBlock_FinSpeed( 0.5, 0 );		// 
 8018208:	eddf 0a50 	vldr	s1, [pc, #320]	@ 801834c <MAP_moveNextBlock_Sla+0x4e8>
 801820c:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8018210:	f7f7 fa7c 	bl	800f70c <MOT_goBlock_FinSpeed>
					MOT_turn(MOT_L90);					// 90
 8018214:	2001      	movs	r0, #1
 8018216:	f7f7 fca3 	bl	800fb60 <MOT_turn>
					uc_SlaCnt = 0;
 801821a:	4b4a      	ldr	r3, [pc, #296]	@ (8018344 <MAP_moveNextBlock_Sla+0x4e0>)
 801821c:	2200      	movs	r2, #0
 801821e:	701a      	strb	r2, [r3, #0]
					MOT_goHitBackWall();					// 
 8018220:	f7f8 ffc8 	bl	80111b4 <MOT_goHitBackWall>
					f_MoveBackDist = MOVE_BACK_DIST;		// []
 8018224:	4b4a      	ldr	r3, [pc, #296]	@ (8018350 <MAP_moveNextBlock_Sla+0x4ec>)
 8018226:	4a4b      	ldr	r2, [pc, #300]	@ (8018354 <MAP_moveNextBlock_Sla+0x4f0>)
 8018228:	601a      	str	r2, [r3, #0]
					*p_type = TRUE;							// 
 801822a:	683b      	ldr	r3, [r7, #0]
 801822c:	2201      	movs	r2, #1
 801822e:	701a      	strb	r2, [r3, #0]
			break;
 8018230:	e070      	b.n	8018314 <MAP_moveNextBlock_Sla+0x4b0>
					MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// 
 8018232:	2000      	movs	r0, #0
 8018234:	f7eb fe60 	bl	8003ef8 <PARAM_getSra>
 8018238:	4603      	mov	r3, r0
 801823a:	4619      	mov	r1, r3
 801823c:	2001      	movs	r0, #1
 801823e:	f7f9 f81b 	bl	8011278 <MOT_goSla>
					uc_SlaCnt++;
 8018242:	4b40      	ldr	r3, [pc, #256]	@ (8018344 <MAP_moveNextBlock_Sla+0x4e0>)
 8018244:	781b      	ldrb	r3, [r3, #0]
 8018246:	3301      	adds	r3, #1
 8018248:	b2da      	uxtb	r2, r3
 801824a:	4b3e      	ldr	r3, [pc, #248]	@ (8018344 <MAP_moveNextBlock_Sla+0x4e0>)
 801824c:	701a      	strb	r2, [r3, #0]
			break;
 801824e:	e061      	b.n	8018314 <MAP_moveNextBlock_Sla+0x4b0>

		// 
		case SOUTH:
			MOT_goBlock_FinSpeed( 0.5, 0 );			// 
 8018250:	eddf 0a3e 	vldr	s1, [pc, #248]	@ 801834c <MAP_moveNextBlock_Sla+0x4e8>
 8018254:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8018258:	f7f7 fa58 	bl	800f70c <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R180);									// 180
 801825c:	2002      	movs	r0, #2
 801825e:	f7f7 fc7f 	bl	800fb60 <MOT_turn>
			uc_SlaCnt = 0;
 8018262:	4b38      	ldr	r3, [pc, #224]	@ (8018344 <MAP_moveNextBlock_Sla+0x4e0>)
 8018264:	2200      	movs	r2, #0
 8018266:	701a      	strb	r2, [r3, #0]
			
			/*  */
			if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8018268:	4b31      	ldr	r3, [pc, #196]	@ (8018330 <MAP_moveNextBlock_Sla+0x4cc>)
 801826a:	781b      	ldrb	r3, [r3, #0]
 801826c:	2b00      	cmp	r3, #0
 801826e:	d10e      	bne.n	801828e <MAP_moveNextBlock_Sla+0x42a>
 8018270:	4b30      	ldr	r3, [pc, #192]	@ (8018334 <MAP_moveNextBlock_Sla+0x4d0>)
 8018272:	781b      	ldrb	r3, [r3, #0]
 8018274:	4618      	mov	r0, r3
 8018276:	4b30      	ldr	r3, [pc, #192]	@ (8018338 <MAP_moveNextBlock_Sla+0x4d4>)
 8018278:	781b      	ldrb	r3, [r3, #0]
 801827a:	4619      	mov	r1, r3
 801827c:	4a2f      	ldr	r2, [pc, #188]	@ (801833c <MAP_moveNextBlock_Sla+0x4d8>)
 801827e:	0143      	lsls	r3, r0, #5
 8018280:	4413      	add	r3, r2
 8018282:	440b      	add	r3, r1
 8018284:	781b      	ldrb	r3, [r3, #0]
 8018286:	f003 0301 	and.w	r3, r3, #1
 801828a:	2b00      	cmp	r3, #0
 801828c:	d138      	bne.n	8018300 <MAP_moveNextBlock_Sla+0x49c>
				( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 801828e:	4b28      	ldr	r3, [pc, #160]	@ (8018330 <MAP_moveNextBlock_Sla+0x4cc>)
 8018290:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8018292:	2b01      	cmp	r3, #1
 8018294:	d10e      	bne.n	80182b4 <MAP_moveNextBlock_Sla+0x450>
				( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018296:	4b27      	ldr	r3, [pc, #156]	@ (8018334 <MAP_moveNextBlock_Sla+0x4d0>)
 8018298:	781b      	ldrb	r3, [r3, #0]
 801829a:	4618      	mov	r0, r3
 801829c:	4b26      	ldr	r3, [pc, #152]	@ (8018338 <MAP_moveNextBlock_Sla+0x4d4>)
 801829e:	781b      	ldrb	r3, [r3, #0]
 80182a0:	4619      	mov	r1, r3
 80182a2:	4a26      	ldr	r2, [pc, #152]	@ (801833c <MAP_moveNextBlock_Sla+0x4d8>)
 80182a4:	0143      	lsls	r3, r0, #5
 80182a6:	4413      	add	r3, r2
 80182a8:	440b      	add	r3, r1
 80182aa:	781b      	ldrb	r3, [r3, #0]
 80182ac:	f003 0302 	and.w	r3, r3, #2
 80182b0:	2b00      	cmp	r3, #0
 80182b2:	d125      	bne.n	8018300 <MAP_moveNextBlock_Sla+0x49c>
				( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 80182b4:	4b1e      	ldr	r3, [pc, #120]	@ (8018330 <MAP_moveNextBlock_Sla+0x4cc>)
 80182b6:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 80182b8:	2b02      	cmp	r3, #2
 80182ba:	d10e      	bne.n	80182da <MAP_moveNextBlock_Sla+0x476>
				( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 80182bc:	4b1d      	ldr	r3, [pc, #116]	@ (8018334 <MAP_moveNextBlock_Sla+0x4d0>)
 80182be:	781b      	ldrb	r3, [r3, #0]
 80182c0:	4618      	mov	r0, r3
 80182c2:	4b1d      	ldr	r3, [pc, #116]	@ (8018338 <MAP_moveNextBlock_Sla+0x4d4>)
 80182c4:	781b      	ldrb	r3, [r3, #0]
 80182c6:	4619      	mov	r1, r3
 80182c8:	4a1c      	ldr	r2, [pc, #112]	@ (801833c <MAP_moveNextBlock_Sla+0x4d8>)
 80182ca:	0143      	lsls	r3, r0, #5
 80182cc:	4413      	add	r3, r2
 80182ce:	440b      	add	r3, r1
 80182d0:	781b      	ldrb	r3, [r3, #0]
 80182d2:	f003 0304 	and.w	r3, r3, #4
 80182d6:	2b00      	cmp	r3, #0
 80182d8:	d112      	bne.n	8018300 <MAP_moveNextBlock_Sla+0x49c>
				( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 80182da:	4b15      	ldr	r3, [pc, #84]	@ (8018330 <MAP_moveNextBlock_Sla+0x4cc>)
 80182dc:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 80182de:	2b03      	cmp	r3, #3
 80182e0:	d113      	bne.n	801830a <MAP_moveNextBlock_Sla+0x4a6>
				( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 80182e2:	4b14      	ldr	r3, [pc, #80]	@ (8018334 <MAP_moveNextBlock_Sla+0x4d0>)
 80182e4:	781b      	ldrb	r3, [r3, #0]
 80182e6:	4618      	mov	r0, r3
 80182e8:	4b13      	ldr	r3, [pc, #76]	@ (8018338 <MAP_moveNextBlock_Sla+0x4d4>)
 80182ea:	781b      	ldrb	r3, [r3, #0]
 80182ec:	4619      	mov	r1, r3
 80182ee:	4a13      	ldr	r2, [pc, #76]	@ (801833c <MAP_moveNextBlock_Sla+0x4d8>)
 80182f0:	0143      	lsls	r3, r0, #5
 80182f2:	4413      	add	r3, r2
 80182f4:	440b      	add	r3, r1
 80182f6:	781b      	ldrb	r3, [r3, #0]
 80182f8:	f003 0308 	and.w	r3, r3, #8
 80182fc:	2b00      	cmp	r3, #0
 80182fe:	d004      	beq.n	801830a <MAP_moveNextBlock_Sla+0x4a6>
			){
				MOT_goHitBackWall();					// 
 8018300:	f7f8 ff58 	bl	80111b4 <MOT_goHitBackWall>
				f_MoveBackDist = MOVE_BACK_DIST;		// []
 8018304:	4b12      	ldr	r3, [pc, #72]	@ (8018350 <MAP_moveNextBlock_Sla+0x4ec>)
 8018306:	4a13      	ldr	r2, [pc, #76]	@ (8018354 <MAP_moveNextBlock_Sla+0x4f0>)
 8018308:	601a      	str	r2, [r3, #0]
			}
			*p_type = TRUE;								// 
 801830a:	683b      	ldr	r3, [r7, #0]
 801830c:	2201      	movs	r2, #1
 801830e:	701a      	strb	r2, [r3, #0]
			break;
 8018310:	e000      	b.n	8018314 <MAP_moveNextBlock_Sla+0x4b0>
			
		default:
			break;
 8018312:	bf00      	nop
		MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);			// MAP			 MAP
		MAP_moveNextBlock_Sla(en_head, p_type, TRUE );		// 
	}
	else{*/
		/*  */
		en_Head = (enMAP_HEAD_DIR)( (en_Head + en_head) & (MAP_HEAD_DIR_MAX-1) );
 8018314:	4b06      	ldr	r3, [pc, #24]	@ (8018330 <MAP_moveNextBlock_Sla+0x4cc>)
 8018316:	781a      	ldrb	r2, [r3, #0]
 8018318:	79fb      	ldrb	r3, [r7, #7]
 801831a:	4413      	add	r3, r2
 801831c:	b2db      	uxtb	r3, r3
 801831e:	f003 0303 	and.w	r3, r3, #3
 8018322:	b2da      	uxtb	r2, r3
 8018324:	4b02      	ldr	r3, [pc, #8]	@ (8018330 <MAP_moveNextBlock_Sla+0x4cc>)
 8018326:	701a      	strb	r2, [r3, #0]
//	}
}
 8018328:	bf00      	nop
 801832a:	3708      	adds	r7, #8
 801832c:	46bd      	mov	sp, r7
 801832e:	bd80      	pop	{r7, pc}
 8018330:	2001ad8a 	.word	0x2001ad8a
 8018334:	2001ad8b 	.word	0x2001ad8b
 8018338:	2001ad8c 	.word	0x2001ad8c
 801833c:	2001b5a0 	.word	0x2001b5a0
 8018340:	20000400 	.word	0x20000400
 8018344:	2001ad94 	.word	0x2001ad94
 8018348:	2000001c 	.word	0x2000001c
 801834c:	00000000 	.word	0x00000000
 8018350:	2001ad90 	.word	0x2001ad90
 8018354:	3e6b851f 	.word	0x3e6b851f

08018358 <MAP_moveNextBlock_frontmiss>:

void MAP_moveNextBlock_frontmiss( 
	enMAP_HEAD_DIR 	en_head,		///< [in] 
	bool*			p_type			///< [in] FALSE: TURE:
){
 8018358:	b580      	push	{r7, lr}
 801835a:	b082      	sub	sp, #8
 801835c:	af00      	add	r7, sp, #0
 801835e:	4603      	mov	r3, r0
 8018360:	6039      	str	r1, [r7, #0]
 8018362:	71fb      	strb	r3, [r7, #7]
	*p_type = FALSE;
 8018364:	683b      	ldr	r3, [r7, #0]
 8018366:	2200      	movs	r2, #0
 8018368:	701a      	strb	r2, [r3, #0]
	f_MoveBackDist = 0;				// 
 801836a:	4b23      	ldr	r3, [pc, #140]	@ (80183f8 <MAP_moveNextBlock_frontmiss+0xa0>)
 801836c:	f04f 0200 	mov.w	r2, #0
 8018370:	601a      	str	r2, [r3, #0]
	
	/*  */
	switch( en_head ){
 8018372:	79fb      	ldrb	r3, [r7, #7]
 8018374:	2b03      	cmp	r3, #3
 8018376:	d830      	bhi.n	80183da <MAP_moveNextBlock_frontmiss+0x82>
 8018378:	a201      	add	r2, pc, #4	@ (adr r2, 8018380 <MAP_moveNextBlock_frontmiss+0x28>)
 801837a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801837e:	bf00      	nop
 8018380:	08018391 	.word	0x08018391
 8018384:	0801839f 	.word	0x0801839f
 8018388:	080183c7 	.word	0x080183c7
 801838c:	080183b3 	.word	0x080183b3

		/*  */
		case NORTH:
			MOT_goBlock_FinSpeed( 0.5, SEARCH_SPEED );				// 1
 8018390:	eddf 0a1a 	vldr	s1, [pc, #104]	@ 80183fc <MAP_moveNextBlock_frontmiss+0xa4>
 8018394:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8018398:	f7f7 f9b8 	bl	800f70c <MOT_goBlock_FinSpeed>
			break;
 801839c:	e01e      	b.n	80183dc <MAP_moveNextBlock_frontmiss+0x84>
		// 
		case EAST:
			MOT_turn(MOT_R90);					// 90
 801839e:	2000      	movs	r0, #0
 80183a0:	f7f7 fbde 	bl	800fb60 <MOT_turn>
			MOT_goBlock_FinSpeed( 0.5, SEARCH_SPEED );		// 
 80183a4:	eddf 0a15 	vldr	s1, [pc, #84]	@ 80183fc <MAP_moveNextBlock_frontmiss+0xa4>
 80183a8:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 80183ac:	f7f7 f9ae 	bl	800f70c <MOT_goBlock_FinSpeed>
			break;
 80183b0:	e014      	b.n	80183dc <MAP_moveNextBlock_frontmiss+0x84>
		// 
		case WEST:
			MOT_turn(MOT_L90);					// 90
 80183b2:	2001      	movs	r0, #1
 80183b4:	f7f7 fbd4 	bl	800fb60 <MOT_turn>
			MOT_goBlock_FinSpeed( 0.5, SEARCH_SPEED );		// 
 80183b8:	eddf 0a10 	vldr	s1, [pc, #64]	@ 80183fc <MAP_moveNextBlock_frontmiss+0xa4>
 80183bc:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 80183c0:	f7f7 f9a4 	bl	800f70c <MOT_goBlock_FinSpeed>
			break;
 80183c4:	e00a      	b.n	80183dc <MAP_moveNextBlock_frontmiss+0x84>
		// 
		case SOUTH:
			MOT_turn(MOT_R180);					// 180
 80183c6:	2002      	movs	r0, #2
 80183c8:	f7f7 fbca 	bl	800fb60 <MOT_turn>
			MOT_goBlock_FinSpeed( 0.5, SEARCH_SPEED );		// 
 80183cc:	eddf 0a0b 	vldr	s1, [pc, #44]	@ 80183fc <MAP_moveNextBlock_frontmiss+0xa4>
 80183d0:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 80183d4:	f7f7 f99a 	bl	800f70c <MOT_goBlock_FinSpeed>
			break;
 80183d8:	e000      	b.n	80183dc <MAP_moveNextBlock_frontmiss+0x84>
		default:
			break;
 80183da:	bf00      	nop
	}

	en_Head = (enMAP_HEAD_DIR)( (en_Head + en_head) & (MAP_HEAD_DIR_MAX-1) );
 80183dc:	4b08      	ldr	r3, [pc, #32]	@ (8018400 <MAP_moveNextBlock_frontmiss+0xa8>)
 80183de:	781a      	ldrb	r2, [r3, #0]
 80183e0:	79fb      	ldrb	r3, [r7, #7]
 80183e2:	4413      	add	r3, r2
 80183e4:	b2db      	uxtb	r3, r3
 80183e6:	f003 0303 	and.w	r3, r3, #3
 80183ea:	b2da      	uxtb	r2, r3
 80183ec:	4b04      	ldr	r3, [pc, #16]	@ (8018400 <MAP_moveNextBlock_frontmiss+0xa8>)
 80183ee:	701a      	strb	r2, [r3, #0]

}
 80183f0:	bf00      	nop
 80183f2:	3708      	adds	r7, #8
 80183f4:	46bd      	mov	sp, r7
 80183f6:	bd80      	pop	{r7, pc}
 80183f8:	2001ad90 	.word	0x2001ad90
 80183fc:	3e99999a 	.word	0x3e99999a
 8018400:	2001ad8a 	.word	0x2001ad8a

08018404 <MAP_actGoal>:

void MAP_actGoal( void )
{	
 8018404:	b580      	push	{r7, lr}
 8018406:	af00      	add	r7, sp, #0
	MOT_goBlock_FinSpeed( 0.5, 0 );			// 
 8018408:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 8018448 <MAP_actGoal+0x44>
 801840c:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8018410:	f7f7 f97c 	bl	800f70c <MOT_goBlock_FinSpeed>
	LL_mDelay(500);
 8018414:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8018418:	f003 fb42 	bl	801baa0 <LL_mDelay>
	MOT_turn(MOT_R180);										// 180
 801841c:	2002      	movs	r0, #2
 801841e:	f7f7 fb9f 	bl	800fb60 <MOT_turn>
	LL_mDelay(500);
 8018422:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8018426:	f003 fb3b 	bl	801baa0 <LL_mDelay>
	
//	MAP_SaveMapData();						// 
	log_flag_off();
 801842a:	f7f1 fd73 	bl	8009f14 <log_flag_off>
	MAP_actGoalLED();
 801842e:	f000 f80f 	bl	8018450 <MAP_actGoalLED>
	
	en_Head = (enMAP_HEAD_DIR)( (en_Head + 2) & (MAP_HEAD_DIR_MAX-1) );			//	
 8018432:	4b06      	ldr	r3, [pc, #24]	@ (801844c <MAP_actGoal+0x48>)
 8018434:	781b      	ldrb	r3, [r3, #0]
 8018436:	3302      	adds	r3, #2
 8018438:	b2db      	uxtb	r3, r3
 801843a:	f003 0303 	and.w	r3, r3, #3
 801843e:	b2da      	uxtb	r2, r3
 8018440:	4b02      	ldr	r3, [pc, #8]	@ (801844c <MAP_actGoal+0x48>)
 8018442:	701a      	strb	r2, [r3, #0]

}
 8018444:	bf00      	nop
 8018446:	bd80      	pop	{r7, pc}
 8018448:	00000000 	.word	0x00000000
 801844c:	2001ad8a 	.word	0x2001ad8a

08018450 <MAP_actGoalLED>:

void MAP_actGoalLED( void )
{
 8018450:	b580      	push	{r7, lr}
 8018452:	b082      	sub	sp, #8
 8018454:	af00      	add	r7, sp, #0
	int i;
	for(i = 0;i<2;i++)
 8018456:	2300      	movs	r3, #0
 8018458:	607b      	str	r3, [r7, #4]
 801845a:	e020      	b.n	801849e <MAP_actGoalLED+0x4e>
	{
		SetLED(0x02);
 801845c:	2002      	movs	r0, #2
 801845e:	f7e9 fd3b 	bl	8001ed8 <SetLED>
		LL_mDelay(100);
 8018462:	2064      	movs	r0, #100	@ 0x64
 8018464:	f003 fb1c 	bl	801baa0 <LL_mDelay>
		SetLED(0x04);
 8018468:	2004      	movs	r0, #4
 801846a:	f7e9 fd35 	bl	8001ed8 <SetLED>
		LL_mDelay(100);
 801846e:	2064      	movs	r0, #100	@ 0x64
 8018470:	f003 fb16 	bl	801baa0 <LL_mDelay>
		SetLED(0x08);
 8018474:	2008      	movs	r0, #8
 8018476:	f7e9 fd2f 	bl	8001ed8 <SetLED>
		LL_mDelay(100);
 801847a:	2064      	movs	r0, #100	@ 0x64
 801847c:	f003 fb10 	bl	801baa0 <LL_mDelay>
		SetLED(0x04);
 8018480:	2004      	movs	r0, #4
 8018482:	f7e9 fd29 	bl	8001ed8 <SetLED>
		LL_mDelay(100);
 8018486:	2064      	movs	r0, #100	@ 0x64
 8018488:	f003 fb0a 	bl	801baa0 <LL_mDelay>
		SetLED(0x02);
 801848c:	2002      	movs	r0, #2
 801848e:	f7e9 fd23 	bl	8001ed8 <SetLED>
		LL_mDelay(100);
 8018492:	2064      	movs	r0, #100	@ 0x64
 8018494:	f003 fb04 	bl	801baa0 <LL_mDelay>
	for(i = 0;i<2;i++)
 8018498:	687b      	ldr	r3, [r7, #4]
 801849a:	3301      	adds	r3, #1
 801849c:	607b      	str	r3, [r7, #4]
 801849e:	687b      	ldr	r3, [r7, #4]
 80184a0:	2b01      	cmp	r3, #1
 80184a2:	dddb      	ble.n	801845c <MAP_actGoalLED+0xc>
	}
	LL_mDelay(100);
 80184a4:	2064      	movs	r0, #100	@ 0x64
 80184a6:	f003 fafb 	bl	801baa0 <LL_mDelay>
	Map_Write();
 80184aa:	f7fe faad 	bl	8016a08 <Map_Write>
	SetLED(0x00);
 80184ae:	2000      	movs	r0, #0
 80184b0:	f7e9 fd12 	bl	8001ed8 <SetLED>
}
 80184b4:	bf00      	nop
 80184b6:	3708      	adds	r7, #8
 80184b8:	46bd      	mov	sp, r7
 80184ba:	bd80      	pop	{r7, pc}

080184bc <MAP_Goalsize>:

void MAP_Goalsize(int size)
{
 80184bc:	b480      	push	{r7}
 80184be:	b083      	sub	sp, #12
 80184c0:	af00      	add	r7, sp, #0
 80184c2:	6078      	str	r0, [r7, #4]
	GOAL_SIZE= size;
 80184c4:	687b      	ldr	r3, [r7, #4]
 80184c6:	b2da      	uxtb	r2, r3
 80184c8:	4b13      	ldr	r3, [pc, #76]	@ (8018518 <MAP_Goalsize+0x5c>)
 80184ca:	701a      	strb	r2, [r3, #0]
	if (size == 4) {
 80184cc:	687b      	ldr	r3, [r7, #4]
 80184ce:	2b04      	cmp	r3, #4
 80184d0:	d10c      	bne.n	80184ec <MAP_Goalsize+0x30>
		uc_max_x = uc_max_x + 1;
 80184d2:	4b12      	ldr	r3, [pc, #72]	@ (801851c <MAP_Goalsize+0x60>)
 80184d4:	781b      	ldrb	r3, [r3, #0]
 80184d6:	3301      	adds	r3, #1
 80184d8:	b2da      	uxtb	r2, r3
 80184da:	4b10      	ldr	r3, [pc, #64]	@ (801851c <MAP_Goalsize+0x60>)
 80184dc:	701a      	strb	r2, [r3, #0]
		uc_max_y = uc_max_y + 1;
 80184de:	4b10      	ldr	r3, [pc, #64]	@ (8018520 <MAP_Goalsize+0x64>)
 80184e0:	781b      	ldrb	r3, [r3, #0]
 80184e2:	3301      	adds	r3, #1
 80184e4:	b2da      	uxtb	r2, r3
 80184e6:	4b0e      	ldr	r3, [pc, #56]	@ (8018520 <MAP_Goalsize+0x64>)
 80184e8:	701a      	strb	r2, [r3, #0]
	}
	else if (size == 9) {
		uc_max_x = uc_max_x + 2;
		uc_max_y = uc_max_y + 2;
	}
}
 80184ea:	e00e      	b.n	801850a <MAP_Goalsize+0x4e>
	else if (size == 9) {
 80184ec:	687b      	ldr	r3, [r7, #4]
 80184ee:	2b09      	cmp	r3, #9
 80184f0:	d10b      	bne.n	801850a <MAP_Goalsize+0x4e>
		uc_max_x = uc_max_x + 2;
 80184f2:	4b0a      	ldr	r3, [pc, #40]	@ (801851c <MAP_Goalsize+0x60>)
 80184f4:	781b      	ldrb	r3, [r3, #0]
 80184f6:	3302      	adds	r3, #2
 80184f8:	b2da      	uxtb	r2, r3
 80184fa:	4b08      	ldr	r3, [pc, #32]	@ (801851c <MAP_Goalsize+0x60>)
 80184fc:	701a      	strb	r2, [r3, #0]
		uc_max_y = uc_max_y + 2;
 80184fe:	4b08      	ldr	r3, [pc, #32]	@ (8018520 <MAP_Goalsize+0x64>)
 8018500:	781b      	ldrb	r3, [r3, #0]
 8018502:	3302      	adds	r3, #2
 8018504:	b2da      	uxtb	r2, r3
 8018506:	4b06      	ldr	r3, [pc, #24]	@ (8018520 <MAP_Goalsize+0x64>)
 8018508:	701a      	strb	r2, [r3, #0]
}
 801850a:	bf00      	nop
 801850c:	370c      	adds	r7, #12
 801850e:	46bd      	mov	sp, r7
 8018510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018514:	4770      	bx	lr
 8018516:	bf00      	nop
 8018518:	2001ad97 	.word	0x2001ad97
 801851c:	2000001a 	.word	0x2000001a
 8018520:	2000001b 	.word	0x2000001b

08018524 <MAP_makeReturnContourMap>:

void  MAP_makeReturnContourMap(uint8_t uc_staX,uint8_t uc_staY) 
{
 8018524:	b580      	push	{r7, lr}
 8018526:	b0cc      	sub	sp, #304	@ 0x130
 8018528:	af00      	add	r7, sp, #0
 801852a:	4602      	mov	r2, r0
 801852c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018530:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8018534:	701a      	strb	r2, [r3, #0]
 8018536:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801853a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 801853e:	460a      	mov	r2, r1
 8018540:	701a      	strb	r2, [r3, #0]
	uint16_t		uc_level;		// 
	uint8_t		uc_wallData;	// 

	stPOSITION		st_pos;
	queue_t queue;
	queue_t* pQueue = &queue;
 8018542:	f107 0310 	add.w	r3, r7, #16
 8018546:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128

	InitQueue(pQueue);
 801854a:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 801854e:	f7eb fce7 	bl	8003f20 <InitQueue>

	/*  */
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 8018552:	2300      	movs	r3, #0
 8018554:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
 8018558:	e014      	b.n	8018584 <MAP_makeReturnContourMap+0x60>
		us_Cmap[i / MAP_Y_SIZE][i & (MAP_X_SIZE - 1)] = MAP_SMAP_MAX_VAL - 1;
 801855a:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 801855e:	095b      	lsrs	r3, r3, #5
 8018560:	b29b      	uxth	r3, r3
 8018562:	461a      	mov	r2, r3
 8018564:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8018568:	f003 031f 	and.w	r3, r3, #31
 801856c:	49cd      	ldr	r1, [pc, #820]	@ (80188a4 <MAP_makeReturnContourMap+0x380>)
 801856e:	0152      	lsls	r2, r2, #5
 8018570:	4413      	add	r3, r2
 8018572:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8018576:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 801857a:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 801857e:	3301      	adds	r3, #1
 8018580:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
 8018584:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8018588:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801858c:	d3e5      	bcc.n	801855a <MAP_makeReturnContourMap+0x36>
	}
	/* 0 */
//	us_Cmap[0][0] = 0;
	setStep(0, 0, 0);
 801858e:	2200      	movs	r2, #0
 8018590:	2100      	movs	r1, #0
 8018592:	2000      	movs	r0, #0
 8018594:	f7fe fe6e 	bl	8017274 <setStep>
	st_pos.x = 0;
 8018598:	2300      	movs	r3, #0
 801859a:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
	st_pos.y = 0;
 801859e:	2300      	movs	r3, #0
 80185a0:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
	st_pos.step = 0;
 80185a4:	2300      	movs	r3, #0
 80185a6:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

	EnQueue(pQueue,st_pos);
 80185aa:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 80185ae:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80185b2:	f7eb fce5 	bl	8003f80 <EnQueue>

	/*  */
	while (pQueue->flag != EMPTY) {
 80185b6:	e167      	b.n	8018888 <MAP_makeReturnContourMap+0x364>
		const stPOSITION focus = DeQueue(pQueue);
 80185b8:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80185bc:	f7eb fd1c 	bl	8003ff8 <DeQueue>
 80185c0:	4602      	mov	r2, r0
 80185c2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80185c6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80185ca:	601a      	str	r2, [r3, #0]
//		q.pop();
		const uint16_t focus_step = focus.step;
 80185cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80185d0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80185d4:	885b      	ldrh	r3, [r3, #2]
 80185d6:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
		x = focus.x;
 80185da:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80185de:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80185e2:	781b      	ldrb	r3, [r3, #0]
 80185e4:	f8a7 3124 	strh.w	r3, [r7, #292]	@ 0x124
		y = focus.y;
 80185e8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80185ec:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80185f0:	785b      	ldrb	r3, [r3, #1]
 80185f2:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122
		stPOSITION next = focus;
 80185f6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80185fa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80185fe:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8018602:	f5a2 7292 	sub.w	r2, r2, #292	@ 0x124
 8018606:	6812      	ldr	r2, [r2, #0]
 8018608:	601a      	str	r2, [r3, #0]
		uc_wallData = g_SysMap[y][x];
 801860a:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 801860e:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8018612:	49a5      	ldr	r1, [pc, #660]	@ (80188a8 <MAP_makeReturnContourMap+0x384>)
 8018614:	0152      	lsls	r2, r2, #5
 8018616:	440a      	add	r2, r1
 8018618:	4413      	add	r3, r2
 801861a:	781b      	ldrb	r3, [r3, #0]
 801861c:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121

		if (((uc_wallData & 0x01) == 0x00) && (y != (MAP_Y_SIZE - 1))) {
 8018620:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8018624:	f003 0301 	and.w	r3, r3, #1
 8018628:	2b00      	cmp	r3, #0
 801862a:	d146      	bne.n	80186ba <MAP_makeReturnContourMap+0x196>
 801862c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8018630:	2b1f      	cmp	r3, #31
 8018632:	d042      	beq.n	80186ba <MAP_makeReturnContourMap+0x196>
			if (us_Cmap[y + 1][x] > focus_step + 1) {
 8018634:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8018638:	1c5a      	adds	r2, r3, #1
 801863a:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 801863e:	4999      	ldr	r1, [pc, #612]	@ (80188a4 <MAP_makeReturnContourMap+0x380>)
 8018640:	0152      	lsls	r2, r2, #5
 8018642:	4413      	add	r3, r2
 8018644:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8018648:	461a      	mov	r2, r3
 801864a:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 801864e:	3301      	adds	r3, #1
 8018650:	429a      	cmp	r2, r3
 8018652:	dd32      	ble.n	80186ba <MAP_makeReturnContourMap+0x196>
				next.step = focus_step + 1;
 8018654:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8018658:	3301      	adds	r3, #1
 801865a:	b29a      	uxth	r2, r3
 801865c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018660:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8018664:	805a      	strh	r2, [r3, #2]
				us_Cmap[y + 1][x] = focus_step + 1;
 8018666:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 801866a:	1c5a      	adds	r2, r3, #1
 801866c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8018670:	f8b7 1126 	ldrh.w	r1, [r7, #294]	@ 0x126
 8018674:	3101      	adds	r1, #1
 8018676:	b288      	uxth	r0, r1
 8018678:	498a      	ldr	r1, [pc, #552]	@ (80188a4 <MAP_makeReturnContourMap+0x380>)
 801867a:	0152      	lsls	r2, r2, #5
 801867c:	4413      	add	r3, r2
 801867e:	4602      	mov	r2, r0
 8018680:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 8018684:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8018688:	b2da      	uxtb	r2, r3
 801868a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801868e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8018692:	701a      	strb	r2, [r3, #0]
				next.y = y + 1;
 8018694:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8018698:	b2db      	uxtb	r3, r3
 801869a:	3301      	adds	r3, #1
 801869c:	b2da      	uxtb	r2, r3
 801869e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80186a2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80186a6:	705a      	strb	r2, [r3, #1]
				EnQueue(pQueue,next);
 80186a8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80186ac:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80186b0:	6819      	ldr	r1, [r3, #0]
 80186b2:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80186b6:	f7eb fc63 	bl	8003f80 <EnQueue>
			}
		}
		if (((uc_wallData & 0x02) == 0x00) && (x != (MAP_X_SIZE - 1))) {
 80186ba:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 80186be:	f003 0302 	and.w	r3, r3, #2
 80186c2:	2b00      	cmp	r3, #0
 80186c4:	d146      	bne.n	8018754 <MAP_makeReturnContourMap+0x230>
 80186c6:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 80186ca:	2b1f      	cmp	r3, #31
 80186cc:	d042      	beq.n	8018754 <MAP_makeReturnContourMap+0x230>
			if (us_Cmap[y][x + 1] > focus_step + 1) {
 80186ce:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 80186d2:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 80186d6:	3301      	adds	r3, #1
 80186d8:	4972      	ldr	r1, [pc, #456]	@ (80188a4 <MAP_makeReturnContourMap+0x380>)
 80186da:	0152      	lsls	r2, r2, #5
 80186dc:	4413      	add	r3, r2
 80186de:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80186e2:	461a      	mov	r2, r3
 80186e4:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80186e8:	3301      	adds	r3, #1
 80186ea:	429a      	cmp	r2, r3
 80186ec:	dd32      	ble.n	8018754 <MAP_makeReturnContourMap+0x230>
				next.step = focus_step + 1;
 80186ee:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80186f2:	3301      	adds	r3, #1
 80186f4:	b29a      	uxth	r2, r3
 80186f6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80186fa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80186fe:	805a      	strh	r2, [r3, #2]
				us_Cmap[y][x + 1] = focus_step + 1;
 8018700:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8018704:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8018708:	3301      	adds	r3, #1
 801870a:	f8b7 1126 	ldrh.w	r1, [r7, #294]	@ 0x126
 801870e:	3101      	adds	r1, #1
 8018710:	b288      	uxth	r0, r1
 8018712:	4964      	ldr	r1, [pc, #400]	@ (80188a4 <MAP_makeReturnContourMap+0x380>)
 8018714:	0152      	lsls	r2, r2, #5
 8018716:	4413      	add	r3, r2
 8018718:	4602      	mov	r2, r0
 801871a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x + 1;
 801871e:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8018722:	b2db      	uxtb	r3, r3
 8018724:	3301      	adds	r3, #1
 8018726:	b2da      	uxtb	r2, r3
 8018728:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801872c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8018730:	701a      	strb	r2, [r3, #0]
				next.y = y;
 8018732:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8018736:	b2da      	uxtb	r2, r3
 8018738:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801873c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8018740:	705a      	strb	r2, [r3, #1]
				EnQueue(pQueue, next);
 8018742:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018746:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 801874a:	6819      	ldr	r1, [r3, #0]
 801874c:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8018750:	f7eb fc16 	bl	8003f80 <EnQueue>
			}
		}
		if (((uc_wallData & 0x04) == 0x00) && (y != 0)) {
 8018754:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8018758:	f003 0304 	and.w	r3, r3, #4
 801875c:	2b00      	cmp	r3, #0
 801875e:	d146      	bne.n	80187ee <MAP_makeReturnContourMap+0x2ca>
 8018760:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8018764:	2b00      	cmp	r3, #0
 8018766:	d042      	beq.n	80187ee <MAP_makeReturnContourMap+0x2ca>
			if (us_Cmap[y - 1][x] > focus_step + 1) {
 8018768:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 801876c:	1e5a      	subs	r2, r3, #1
 801876e:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8018772:	494c      	ldr	r1, [pc, #304]	@ (80188a4 <MAP_makeReturnContourMap+0x380>)
 8018774:	0152      	lsls	r2, r2, #5
 8018776:	4413      	add	r3, r2
 8018778:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801877c:	461a      	mov	r2, r3
 801877e:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8018782:	3301      	adds	r3, #1
 8018784:	429a      	cmp	r2, r3
 8018786:	dd32      	ble.n	80187ee <MAP_makeReturnContourMap+0x2ca>
				next.step = focus_step + 1;
 8018788:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 801878c:	3301      	adds	r3, #1
 801878e:	b29a      	uxth	r2, r3
 8018790:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018794:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8018798:	805a      	strh	r2, [r3, #2]
				us_Cmap[y - 1][x] = focus_step + 1;
 801879a:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 801879e:	1e5a      	subs	r2, r3, #1
 80187a0:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 80187a4:	f8b7 1126 	ldrh.w	r1, [r7, #294]	@ 0x126
 80187a8:	3101      	adds	r1, #1
 80187aa:	b288      	uxth	r0, r1
 80187ac:	493d      	ldr	r1, [pc, #244]	@ (80188a4 <MAP_makeReturnContourMap+0x380>)
 80187ae:	0152      	lsls	r2, r2, #5
 80187b0:	4413      	add	r3, r2
 80187b2:	4602      	mov	r2, r0
 80187b4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 80187b8:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 80187bc:	b2da      	uxtb	r2, r3
 80187be:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80187c2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80187c6:	701a      	strb	r2, [r3, #0]
				next.y = y - 1;
 80187c8:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80187cc:	b2db      	uxtb	r3, r3
 80187ce:	3b01      	subs	r3, #1
 80187d0:	b2da      	uxtb	r2, r3
 80187d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80187d6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80187da:	705a      	strb	r2, [r3, #1]
				EnQueue(pQueue, next);
 80187dc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80187e0:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80187e4:	6819      	ldr	r1, [r3, #0]
 80187e6:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80187ea:	f7eb fbc9 	bl	8003f80 <EnQueue>
			}
		}
		if (((uc_wallData & 0x08) == 0x00) && (x != 0)) {
 80187ee:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 80187f2:	f003 0308 	and.w	r3, r3, #8
 80187f6:	2b00      	cmp	r3, #0
 80187f8:	d146      	bne.n	8018888 <MAP_makeReturnContourMap+0x364>
 80187fa:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 80187fe:	2b00      	cmp	r3, #0
 8018800:	d042      	beq.n	8018888 <MAP_makeReturnContourMap+0x364>
			if (us_Cmap[y][x - 1] > focus_step + 1) {
 8018802:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8018806:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 801880a:	3b01      	subs	r3, #1
 801880c:	4925      	ldr	r1, [pc, #148]	@ (80188a4 <MAP_makeReturnContourMap+0x380>)
 801880e:	0152      	lsls	r2, r2, #5
 8018810:	4413      	add	r3, r2
 8018812:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8018816:	461a      	mov	r2, r3
 8018818:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 801881c:	3301      	adds	r3, #1
 801881e:	429a      	cmp	r2, r3
 8018820:	dd32      	ble.n	8018888 <MAP_makeReturnContourMap+0x364>
				next.step = focus_step + 1;
 8018822:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8018826:	3301      	adds	r3, #1
 8018828:	b29a      	uxth	r2, r3
 801882a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801882e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8018832:	805a      	strh	r2, [r3, #2]
				us_Cmap[y][x - 1] = focus_step + 1;
 8018834:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8018838:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 801883c:	3b01      	subs	r3, #1
 801883e:	f8b7 1126 	ldrh.w	r1, [r7, #294]	@ 0x126
 8018842:	3101      	adds	r1, #1
 8018844:	b288      	uxth	r0, r1
 8018846:	4917      	ldr	r1, [pc, #92]	@ (80188a4 <MAP_makeReturnContourMap+0x380>)
 8018848:	0152      	lsls	r2, r2, #5
 801884a:	4413      	add	r3, r2
 801884c:	4602      	mov	r2, r0
 801884e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x - 1;
 8018852:	f8b7 3124 	ldrh.w	r3, [r7, #292]	@ 0x124
 8018856:	b2db      	uxtb	r3, r3
 8018858:	3b01      	subs	r3, #1
 801885a:	b2da      	uxtb	r2, r3
 801885c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018860:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8018864:	701a      	strb	r2, [r3, #0]
				next.y = y;
 8018866:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 801886a:	b2da      	uxtb	r2, r3
 801886c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018870:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8018874:	705a      	strb	r2, [r3, #1]
				EnQueue(pQueue, next);
 8018876:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801887a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 801887e:	6819      	ldr	r1, [r3, #0]
 8018880:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8018884:	f7eb fb7c 	bl	8003f80 <EnQueue>
	while (pQueue->flag != EMPTY) {
 8018888:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801888c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8018890:	2b00      	cmp	r3, #0
 8018892:	f47f ae91 	bne.w	80185b8 <MAP_makeReturnContourMap+0x94>
			}
		}

	}

}
 8018896:	bf00      	nop
 8018898:	bf00      	nop
 801889a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 801889e:	46bd      	mov	sp, r7
 80188a0:	bd80      	pop	{r7, pc}
 80188a2:	bf00      	nop
 80188a4:	2001ada0 	.word	0x2001ada0
 80188a8:	2001b5a0 	.word	0x2001b5a0

080188ac <MAP_KnownAcc>:

bool MAP_KnownAcc(void) {
 80188ac:	b480      	push	{r7}
 80188ae:	b083      	sub	sp, #12
 80188b0:	af00      	add	r7, sp, #0

	bool	bl_acc = FALSE;
 80188b2:	2300      	movs	r3, #0
 80188b4:	71fb      	strb	r3, [r7, #7]
	switch (en_Head) {
 80188b6:	4b33      	ldr	r3, [pc, #204]	@ (8018984 <MAP_KnownAcc+0xd8>)
 80188b8:	781b      	ldrb	r3, [r3, #0]
 80188ba:	2b03      	cmp	r3, #3
 80188bc:	d852      	bhi.n	8018964 <MAP_KnownAcc+0xb8>
 80188be:	a201      	add	r2, pc, #4	@ (adr r2, 80188c4 <MAP_KnownAcc+0x18>)
 80188c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80188c4:	080188d5 	.word	0x080188d5
 80188c8:	080188f9 	.word	0x080188f9
 80188cc:	0801891d 	.word	0x0801891d
 80188d0:	08018941 	.word	0x08018941
	case NORTH:
		if ((g_SysMap[my + 1][mx] & 0xf1) == 0xf0) {
 80188d4:	4b2c      	ldr	r3, [pc, #176]	@ (8018988 <MAP_KnownAcc+0xdc>)
 80188d6:	781b      	ldrb	r3, [r3, #0]
 80188d8:	3301      	adds	r3, #1
 80188da:	4a2c      	ldr	r2, [pc, #176]	@ (801898c <MAP_KnownAcc+0xe0>)
 80188dc:	7812      	ldrb	r2, [r2, #0]
 80188de:	4611      	mov	r1, r2
 80188e0:	4a2b      	ldr	r2, [pc, #172]	@ (8018990 <MAP_KnownAcc+0xe4>)
 80188e2:	015b      	lsls	r3, r3, #5
 80188e4:	4413      	add	r3, r2
 80188e6:	440b      	add	r3, r1
 80188e8:	781b      	ldrb	r3, [r3, #0]
 80188ea:	f003 03f1 	and.w	r3, r3, #241	@ 0xf1
 80188ee:	2bf0      	cmp	r3, #240	@ 0xf0
 80188f0:	d13a      	bne.n	8018968 <MAP_KnownAcc+0xbc>
			bl_acc = TRUE;
 80188f2:	2301      	movs	r3, #1
 80188f4:	71fb      	strb	r3, [r7, #7]
		}

		break;
 80188f6:	e037      	b.n	8018968 <MAP_KnownAcc+0xbc>

	case EAST:
		if ((g_SysMap[my][mx + 1] & 0xf2) == 0xf0) {
 80188f8:	4b23      	ldr	r3, [pc, #140]	@ (8018988 <MAP_KnownAcc+0xdc>)
 80188fa:	781b      	ldrb	r3, [r3, #0]
 80188fc:	461a      	mov	r2, r3
 80188fe:	4b23      	ldr	r3, [pc, #140]	@ (801898c <MAP_KnownAcc+0xe0>)
 8018900:	781b      	ldrb	r3, [r3, #0]
 8018902:	3301      	adds	r3, #1
 8018904:	4922      	ldr	r1, [pc, #136]	@ (8018990 <MAP_KnownAcc+0xe4>)
 8018906:	0152      	lsls	r2, r2, #5
 8018908:	440a      	add	r2, r1
 801890a:	4413      	add	r3, r2
 801890c:	781b      	ldrb	r3, [r3, #0]
 801890e:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8018912:	2bf0      	cmp	r3, #240	@ 0xf0
 8018914:	d12a      	bne.n	801896c <MAP_KnownAcc+0xc0>
			bl_acc = TRUE;
 8018916:	2301      	movs	r3, #1
 8018918:	71fb      	strb	r3, [r7, #7]
		}
		break;
 801891a:	e027      	b.n	801896c <MAP_KnownAcc+0xc0>

	case SOUTH:
		if ((g_SysMap[my - 1][mx] & 0xf4) == 0xf0) {
 801891c:	4b1a      	ldr	r3, [pc, #104]	@ (8018988 <MAP_KnownAcc+0xdc>)
 801891e:	781b      	ldrb	r3, [r3, #0]
 8018920:	3b01      	subs	r3, #1
 8018922:	4a1a      	ldr	r2, [pc, #104]	@ (801898c <MAP_KnownAcc+0xe0>)
 8018924:	7812      	ldrb	r2, [r2, #0]
 8018926:	4611      	mov	r1, r2
 8018928:	4a19      	ldr	r2, [pc, #100]	@ (8018990 <MAP_KnownAcc+0xe4>)
 801892a:	015b      	lsls	r3, r3, #5
 801892c:	4413      	add	r3, r2
 801892e:	440b      	add	r3, r1
 8018930:	781b      	ldrb	r3, [r3, #0]
 8018932:	f003 03f4 	and.w	r3, r3, #244	@ 0xf4
 8018936:	2bf0      	cmp	r3, #240	@ 0xf0
 8018938:	d11a      	bne.n	8018970 <MAP_KnownAcc+0xc4>
			bl_acc = TRUE;
 801893a:	2301      	movs	r3, #1
 801893c:	71fb      	strb	r3, [r7, #7]
		}
		break;
 801893e:	e017      	b.n	8018970 <MAP_KnownAcc+0xc4>

	case WEST:
		if ((g_SysMap[my][mx - 1] & 0xf8) == 0xf0) {
 8018940:	4b11      	ldr	r3, [pc, #68]	@ (8018988 <MAP_KnownAcc+0xdc>)
 8018942:	781b      	ldrb	r3, [r3, #0]
 8018944:	461a      	mov	r2, r3
 8018946:	4b11      	ldr	r3, [pc, #68]	@ (801898c <MAP_KnownAcc+0xe0>)
 8018948:	781b      	ldrb	r3, [r3, #0]
 801894a:	3b01      	subs	r3, #1
 801894c:	4910      	ldr	r1, [pc, #64]	@ (8018990 <MAP_KnownAcc+0xe4>)
 801894e:	0152      	lsls	r2, r2, #5
 8018950:	440a      	add	r2, r1
 8018952:	4413      	add	r3, r2
 8018954:	781b      	ldrb	r3, [r3, #0]
 8018956:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 801895a:	2bf0      	cmp	r3, #240	@ 0xf0
 801895c:	d10a      	bne.n	8018974 <MAP_KnownAcc+0xc8>
			bl_acc = TRUE;
 801895e:	2301      	movs	r3, #1
 8018960:	71fb      	strb	r3, [r7, #7]
		}
		break;
 8018962:	e007      	b.n	8018974 <MAP_KnownAcc+0xc8>

	default:
		break;
 8018964:	bf00      	nop
 8018966:	e006      	b.n	8018976 <MAP_KnownAcc+0xca>
		break;
 8018968:	bf00      	nop
 801896a:	e004      	b.n	8018976 <MAP_KnownAcc+0xca>
		break;
 801896c:	bf00      	nop
 801896e:	e002      	b.n	8018976 <MAP_KnownAcc+0xca>
		break;
 8018970:	bf00      	nop
 8018972:	e000      	b.n	8018976 <MAP_KnownAcc+0xca>
		break;
 8018974:	bf00      	nop
	}
	return	bl_acc;
 8018976:	79fb      	ldrb	r3, [r7, #7]
}
 8018978:	4618      	mov	r0, r3
 801897a:	370c      	adds	r7, #12
 801897c:	46bd      	mov	sp, r7
 801897e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018982:	4770      	bx	lr
 8018984:	2001ad8a 	.word	0x2001ad8a
 8018988:	2001ad8b 	.word	0x2001ad8b
 801898c:	2001ad8c 	.word	0x2001ad8c
 8018990:	2001b5a0 	.word	0x2001b5a0

08018994 <MAP_moveNextBlock_acc>:

void MAP_moveNextBlock_acc(enMAP_HEAD_DIR en_head, bool* p_type)
{
 8018994:	b580      	push	{r7, lr}
 8018996:	b082      	sub	sp, #8
 8018998:	af00      	add	r7, sp, #0
 801899a:	4603      	mov	r3, r0
 801899c:	6039      	str	r1, [r7, #0]
 801899e:	71fb      	strb	r3, [r7, #7]
	*p_type = FALSE;
 80189a0:	683b      	ldr	r3, [r7, #0]
 80189a2:	2200      	movs	r2, #0
 80189a4:	701a      	strb	r2, [r3, #0]
	f_MoveBackDist = 0;
 80189a6:	4ba6      	ldr	r3, [pc, #664]	@ (8018c40 <MAP_moveNextBlock_acc+0x2ac>)
 80189a8:	f04f 0200 	mov.w	r2, #0
 80189ac:	601a      	str	r2, [r3, #0]

	/*  */
	switch (en_head) {
 80189ae:	79fb      	ldrb	r3, [r7, #7]
 80189b0:	2b03      	cmp	r3, #3
 80189b2:	f200 85b9 	bhi.w	8019528 <MAP_moveNextBlock_acc+0xb94>
 80189b6:	a201      	add	r2, pc, #4	@ (adr r2, 80189bc <MAP_moveNextBlock_acc+0x28>)
 80189b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80189bc:	080189cd 	.word	0x080189cd
 80189c0:	08018a4d 	.word	0x08018a4d
 80189c4:	080190b5 	.word	0x080190b5
 80189c8:	08018d77 	.word	0x08018d77

		/*  */
	case NORTH:
//		*p_type = FALSE;
//		LED = LED6;
		if (MAP_KnownAcc() == FALSE) {					// 
 80189cc:	f7ff ff6e 	bl	80188ac <MAP_KnownAcc>
 80189d0:	4603      	mov	r3, r0
 80189d2:	f083 0301 	eor.w	r3, r3, #1
 80189d6:	b2db      	uxtb	r3, r3
 80189d8:	2b00      	cmp	r3, #0
 80189da:	d02c      	beq.n	8018a36 <MAP_moveNextBlock_acc+0xa2>
			if (st_Known.bl_known == TRUE){
 80189dc:	4b99      	ldr	r3, [pc, #612]	@ (8018c44 <MAP_moveNextBlock_acc+0x2b0>)
 80189de:	785b      	ldrb	r3, [r3, #1]
 80189e0:	2b00      	cmp	r3, #0
 80189e2:	d01c      	beq.n	8018a1e <MAP_moveNextBlock_acc+0x8a>
				if (st_Known.uc_strCnt < 2) {
 80189e4:	4b97      	ldr	r3, [pc, #604]	@ (8018c44 <MAP_moveNextBlock_acc+0x2b0>)
 80189e6:	781b      	ldrb	r3, [r3, #0]
 80189e8:	2b01      	cmp	r3, #1
 80189ea:	d804      	bhi.n	80189f6 <MAP_moveNextBlock_acc+0x62>
					MOT_goBlock_Const(1);					// 1
 80189ec:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80189f0:	f7f6 feb0 	bl	800f754 <MOT_goBlock_Const>
 80189f4:	e013      	b.n	8018a1e <MAP_moveNextBlock_acc+0x8a>
				}
				else {
					MOT_setTrgtSpeed(MAP_KNOWN_ACC_SPEED);									// 	
 80189f6:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 80189fa:	f7f8 fbb5 	bl	8011168 <MOT_setTrgtSpeed>
					MOT_goBlock_FinSpeed((float)(st_Known.uc_strCnt), SEARCH_SPEED);				// n
 80189fe:	4b91      	ldr	r3, [pc, #580]	@ (8018c44 <MAP_moveNextBlock_acc+0x2b0>)
 8018a00:	781b      	ldrb	r3, [r3, #0]
 8018a02:	ee07 3a90 	vmov	s15, r3
 8018a06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018a0a:	eddf 0a8f 	vldr	s1, [pc, #572]	@ 8018c48 <MAP_moveNextBlock_acc+0x2b4>
 8018a0e:	eeb0 0a67 	vmov.f32	s0, s15
 8018a12:	f7f6 fe7b 	bl	800f70c <MOT_goBlock_FinSpeed>
					MOT_setTrgtSpeed(SEARCH_SPEED);										// 
 8018a16:	ed9f 0a8c 	vldr	s0, [pc, #560]	@ 8018c48 <MAP_moveNextBlock_acc+0x2b4>
 8018a1a:	f7f8 fba5 	bl	8011168 <MOT_setTrgtSpeed>
				}
			}
			MOT_goBlock_Const(1);	////////////////////
 8018a1e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8018a22:	f7f6 fe97 	bl	800f754 <MOT_goBlock_Const>
			st_Known.uc_strCnt = 0;
 8018a26:	4b87      	ldr	r3, [pc, #540]	@ (8018c44 <MAP_moveNextBlock_acc+0x2b0>)
 8018a28:	2200      	movs	r2, #0
 8018a2a:	701a      	strb	r2, [r3, #0]
			st_Known.bl_known = FALSE;
 8018a2c:	4b85      	ldr	r3, [pc, #532]	@ (8018c44 <MAP_moveNextBlock_acc+0x2b0>)
 8018a2e:	2200      	movs	r2, #0
 8018a30:	705a      	strb	r2, [r3, #1]

			st_Known.uc_strCnt++;			// 
			st_Known.bl_known = TRUE;
		}

		break;
 8018a32:	f000 bd7a 	b.w	801952a <MAP_moveNextBlock_acc+0xb96>
			st_Known.uc_strCnt++;			// 
 8018a36:	4b83      	ldr	r3, [pc, #524]	@ (8018c44 <MAP_moveNextBlock_acc+0x2b0>)
 8018a38:	781b      	ldrb	r3, [r3, #0]
 8018a3a:	3301      	adds	r3, #1
 8018a3c:	b2da      	uxtb	r2, r3
 8018a3e:	4b81      	ldr	r3, [pc, #516]	@ (8018c44 <MAP_moveNextBlock_acc+0x2b0>)
 8018a40:	701a      	strb	r2, [r3, #0]
			st_Known.bl_known = TRUE;
 8018a42:	4b80      	ldr	r3, [pc, #512]	@ (8018c44 <MAP_moveNextBlock_acc+0x2b0>)
 8018a44:	2201      	movs	r2, #1
 8018a46:	705a      	strb	r2, [r3, #1]
		break;
 8018a48:	f000 bd6f 	b.w	801952a <MAP_moveNextBlock_acc+0xb96>

		/*  */
	case EAST:
//		LED = LED8;
		if (st_Known.bl_known == TRUE) {		// 
 8018a4c:	4b7d      	ldr	r3, [pc, #500]	@ (8018c44 <MAP_moveNextBlock_acc+0x2b0>)
 8018a4e:	785b      	ldrb	r3, [r3, #1]
 8018a50:	2b00      	cmp	r3, #0
 8018a52:	d022      	beq.n	8018a9a <MAP_moveNextBlock_acc+0x106>
			if (st_Known.uc_strCnt < 2) {
 8018a54:	4b7b      	ldr	r3, [pc, #492]	@ (8018c44 <MAP_moveNextBlock_acc+0x2b0>)
 8018a56:	781b      	ldrb	r3, [r3, #0]
 8018a58:	2b01      	cmp	r3, #1
 8018a5a:	d804      	bhi.n	8018a66 <MAP_moveNextBlock_acc+0xd2>
				MOT_goBlock_Const(1);					// 1
 8018a5c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8018a60:	f7f6 fe78 	bl	800f754 <MOT_goBlock_Const>
 8018a64:	e013      	b.n	8018a8e <MAP_moveNextBlock_acc+0xfa>
			}
			else {
//				LED = LED_ALL_ON;
				MOT_setTrgtSpeed(MAP_KNOWN_ACC_SPEED);									// 	
 8018a66:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8018a6a:	f7f8 fb7d 	bl	8011168 <MOT_setTrgtSpeed>
				MOT_goBlock_FinSpeed((float)(st_Known.uc_strCnt), SEARCH_SPEED);				// n
 8018a6e:	4b75      	ldr	r3, [pc, #468]	@ (8018c44 <MAP_moveNextBlock_acc+0x2b0>)
 8018a70:	781b      	ldrb	r3, [r3, #0]
 8018a72:	ee07 3a90 	vmov	s15, r3
 8018a76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018a7a:	eddf 0a73 	vldr	s1, [pc, #460]	@ 8018c48 <MAP_moveNextBlock_acc+0x2b4>
 8018a7e:	eeb0 0a67 	vmov.f32	s0, s15
 8018a82:	f7f6 fe43 	bl	800f70c <MOT_goBlock_FinSpeed>
				MOT_setTrgtSpeed(SEARCH_SPEED);										// 
 8018a86:	ed9f 0a70 	vldr	s0, [pc, #448]	@ 8018c48 <MAP_moveNextBlock_acc+0x2b4>
 8018a8a:	f7f8 fb6d 	bl	8011168 <MOT_setTrgtSpeed>
//				LED = LED_ALL_OFF;
			}
			st_Known.uc_strCnt = 0;		/////////////////////////////////////////
 8018a8e:	4b6d      	ldr	r3, [pc, #436]	@ (8018c44 <MAP_moveNextBlock_acc+0x2b0>)
 8018a90:	2200      	movs	r2, #0
 8018a92:	701a      	strb	r2, [r3, #0]
			st_Known.bl_known = FALSE;
 8018a94:	4b6b      	ldr	r3, [pc, #428]	@ (8018c44 <MAP_moveNextBlock_acc+0x2b0>)
 8018a96:	2200      	movs	r2, #0
 8018a98:	705a      	strb	r2, [r3, #1]
		}

		if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018a9a:	4b6c      	ldr	r3, [pc, #432]	@ (8018c4c <MAP_moveNextBlock_acc+0x2b8>)
 8018a9c:	781b      	ldrb	r3, [r3, #0]
 8018a9e:	2b00      	cmp	r3, #0
 8018aa0:	d10e      	bne.n	8018ac0 <MAP_moveNextBlock_acc+0x12c>
 8018aa2:	4b6b      	ldr	r3, [pc, #428]	@ (8018c50 <MAP_moveNextBlock_acc+0x2bc>)
 8018aa4:	781b      	ldrb	r3, [r3, #0]
 8018aa6:	4618      	mov	r0, r3
 8018aa8:	4b6a      	ldr	r3, [pc, #424]	@ (8018c54 <MAP_moveNextBlock_acc+0x2c0>)
 8018aaa:	781b      	ldrb	r3, [r3, #0]
 8018aac:	4619      	mov	r1, r3
 8018aae:	4a6a      	ldr	r2, [pc, #424]	@ (8018c58 <MAP_moveNextBlock_acc+0x2c4>)
 8018ab0:	0143      	lsls	r3, r0, #5
 8018ab2:	4413      	add	r3, r2
 8018ab4:	440b      	add	r3, r1
 8018ab6:	781b      	ldrb	r3, [r3, #0]
 8018ab8:	f003 0302 	and.w	r3, r3, #2
 8018abc:	2b00      	cmp	r3, #0
 8018abe:	d138      	bne.n	8018b32 <MAP_moveNextBlock_acc+0x19e>
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8018ac0:	4b62      	ldr	r3, [pc, #392]	@ (8018c4c <MAP_moveNextBlock_acc+0x2b8>)
 8018ac2:	781b      	ldrb	r3, [r3, #0]
		if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018ac4:	2b01      	cmp	r3, #1
 8018ac6:	d10e      	bne.n	8018ae6 <MAP_moveNextBlock_acc+0x152>
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8018ac8:	4b61      	ldr	r3, [pc, #388]	@ (8018c50 <MAP_moveNextBlock_acc+0x2bc>)
 8018aca:	781b      	ldrb	r3, [r3, #0]
 8018acc:	4618      	mov	r0, r3
 8018ace:	4b61      	ldr	r3, [pc, #388]	@ (8018c54 <MAP_moveNextBlock_acc+0x2c0>)
 8018ad0:	781b      	ldrb	r3, [r3, #0]
 8018ad2:	4619      	mov	r1, r3
 8018ad4:	4a60      	ldr	r2, [pc, #384]	@ (8018c58 <MAP_moveNextBlock_acc+0x2c4>)
 8018ad6:	0143      	lsls	r3, r0, #5
 8018ad8:	4413      	add	r3, r2
 8018ada:	440b      	add	r3, r1
 8018adc:	781b      	ldrb	r3, [r3, #0]
 8018ade:	f003 0304 	and.w	r3, r3, #4
 8018ae2:	2b00      	cmp	r3, #0
 8018ae4:	d125      	bne.n	8018b32 <MAP_moveNextBlock_acc+0x19e>
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8018ae6:	4b59      	ldr	r3, [pc, #356]	@ (8018c4c <MAP_moveNextBlock_acc+0x2b8>)
 8018ae8:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8018aea:	2b02      	cmp	r3, #2
 8018aec:	d10e      	bne.n	8018b0c <MAP_moveNextBlock_acc+0x178>
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8018aee:	4b58      	ldr	r3, [pc, #352]	@ (8018c50 <MAP_moveNextBlock_acc+0x2bc>)
 8018af0:	781b      	ldrb	r3, [r3, #0]
 8018af2:	4618      	mov	r0, r3
 8018af4:	4b57      	ldr	r3, [pc, #348]	@ (8018c54 <MAP_moveNextBlock_acc+0x2c0>)
 8018af6:	781b      	ldrb	r3, [r3, #0]
 8018af8:	4619      	mov	r1, r3
 8018afa:	4a57      	ldr	r2, [pc, #348]	@ (8018c58 <MAP_moveNextBlock_acc+0x2c4>)
 8018afc:	0143      	lsls	r3, r0, #5
 8018afe:	4413      	add	r3, r2
 8018b00:	440b      	add	r3, r1
 8018b02:	781b      	ldrb	r3, [r3, #0]
 8018b04:	f003 0308 	and.w	r3, r3, #8
 8018b08:	2b00      	cmp	r3, #0
 8018b0a:	d112      	bne.n	8018b32 <MAP_moveNextBlock_acc+0x19e>
					( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) ) 			// 
 8018b0c:	4b4f      	ldr	r3, [pc, #316]	@ (8018c4c <MAP_moveNextBlock_acc+0x2b8>)
 8018b0e:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8018b10:	2b03      	cmp	r3, #3
 8018b12:	d112      	bne.n	8018b3a <MAP_moveNextBlock_acc+0x1a6>
					( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) ) 			// 
 8018b14:	4b4e      	ldr	r3, [pc, #312]	@ (8018c50 <MAP_moveNextBlock_acc+0x2bc>)
 8018b16:	781b      	ldrb	r3, [r3, #0]
 8018b18:	4618      	mov	r0, r3
 8018b1a:	4b4e      	ldr	r3, [pc, #312]	@ (8018c54 <MAP_moveNextBlock_acc+0x2c0>)
 8018b1c:	781b      	ldrb	r3, [r3, #0]
 8018b1e:	4619      	mov	r1, r3
 8018b20:	4a4d      	ldr	r2, [pc, #308]	@ (8018c58 <MAP_moveNextBlock_acc+0x2c4>)
 8018b22:	0143      	lsls	r3, r0, #5
 8018b24:	4413      	add	r3, r2
 8018b26:	440b      	add	r3, r1
 8018b28:	781b      	ldrb	r3, [r3, #0]
 8018b2a:	f003 0301 	and.w	r3, r3, #1
 8018b2e:	2b00      	cmp	r3, #0
 8018b30:	d003      	beq.n	8018b3a <MAP_moveNextBlock_acc+0x1a6>
			){
			uc_DistControl = 0.02;
 8018b32:	4b4a      	ldr	r3, [pc, #296]	@ (8018c5c <MAP_moveNextBlock_acc+0x2c8>)
 8018b34:	2200      	movs	r2, #0
 8018b36:	701a      	strb	r2, [r3, #0]
 8018b38:	e002      	b.n	8018b40 <MAP_moveNextBlock_acc+0x1ac>
			}
		else{
			uc_DistControl = 0;
 8018b3a:	4b48      	ldr	r3, [pc, #288]	@ (8018c5c <MAP_moveNextBlock_acc+0x2c8>)
 8018b3c:	2200      	movs	r2, #0
 8018b3e:	701a      	strb	r2, [r3, #0]
		}
		if( uc_SlaCnt < SLA_Count ){
 8018b40:	4b47      	ldr	r3, [pc, #284]	@ (8018c60 <MAP_moveNextBlock_acc+0x2cc>)
 8018b42:	781a      	ldrb	r2, [r3, #0]
 8018b44:	4b47      	ldr	r3, [pc, #284]	@ (8018c64 <MAP_moveNextBlock_acc+0x2d0>)
 8018b46:	781b      	ldrb	r3, [r3, #0]
 8018b48:	429a      	cmp	r2, r3
 8018b4a:	d20f      	bcs.n	8018b6c <MAP_moveNextBlock_acc+0x1d8>
				MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
 8018b4c:	2000      	movs	r0, #0
 8018b4e:	f7eb f9d3 	bl	8003ef8 <PARAM_getSra>
 8018b52:	4603      	mov	r3, r0
 8018b54:	4619      	mov	r1, r3
 8018b56:	2000      	movs	r0, #0
 8018b58:	f7f8 fb8e 	bl	8011278 <MOT_goSla>
				uc_SlaCnt++;
 8018b5c:	4b40      	ldr	r3, [pc, #256]	@ (8018c60 <MAP_moveNextBlock_acc+0x2cc>)
 8018b5e:	781b      	ldrb	r3, [r3, #0]
 8018b60:	3301      	adds	r3, #1
 8018b62:	b2da      	uxtb	r2, r3
 8018b64:	4b3e      	ldr	r3, [pc, #248]	@ (8018c60 <MAP_moveNextBlock_acc+0x2cc>)
 8018b66:	701a      	strb	r2, [r3, #0]
						MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
						uc_SlaCnt++;
					}
				}
			}
		break;
 8018b68:	f000 bcdf 	b.w	801952a <MAP_moveNextBlock_acc+0xb96>
				if(WallHitFlag == 0){
 8018b6c:	4b3e      	ldr	r3, [pc, #248]	@ (8018c68 <MAP_moveNextBlock_acc+0x2d4>)
 8018b6e:	781b      	ldrb	r3, [r3, #0]
 8018b70:	2b00      	cmp	r3, #0
 8018b72:	f040 808f 	bne.w	8018c94 <MAP_moveNextBlock_acc+0x300>
					f_MoveBackDist = 0;
 8018b76:	4b32      	ldr	r3, [pc, #200]	@ (8018c40 <MAP_moveNextBlock_acc+0x2ac>)
 8018b78:	f04f 0200 	mov.w	r2, #0
 8018b7c:	601a      	str	r2, [r3, #0]
					if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8018b7e:	4b33      	ldr	r3, [pc, #204]	@ (8018c4c <MAP_moveNextBlock_acc+0x2b8>)
 8018b80:	781b      	ldrb	r3, [r3, #0]
 8018b82:	2b00      	cmp	r3, #0
 8018b84:	d10e      	bne.n	8018ba4 <MAP_moveNextBlock_acc+0x210>
 8018b86:	4b32      	ldr	r3, [pc, #200]	@ (8018c50 <MAP_moveNextBlock_acc+0x2bc>)
 8018b88:	781b      	ldrb	r3, [r3, #0]
 8018b8a:	4618      	mov	r0, r3
 8018b8c:	4b31      	ldr	r3, [pc, #196]	@ (8018c54 <MAP_moveNextBlock_acc+0x2c0>)
 8018b8e:	781b      	ldrb	r3, [r3, #0]
 8018b90:	4619      	mov	r1, r3
 8018b92:	4a31      	ldr	r2, [pc, #196]	@ (8018c58 <MAP_moveNextBlock_acc+0x2c4>)
 8018b94:	0143      	lsls	r3, r0, #5
 8018b96:	4413      	add	r3, r2
 8018b98:	440b      	add	r3, r1
 8018b9a:	781b      	ldrb	r3, [r3, #0]
 8018b9c:	f003 0308 	and.w	r3, r3, #8
 8018ba0:	2b00      	cmp	r3, #0
 8018ba2:	d138      	bne.n	8018c16 <MAP_moveNextBlock_acc+0x282>
						( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8018ba4:	4b29      	ldr	r3, [pc, #164]	@ (8018c4c <MAP_moveNextBlock_acc+0x2b8>)
 8018ba6:	781b      	ldrb	r3, [r3, #0]
					if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8018ba8:	2b01      	cmp	r3, #1
 8018baa:	d10e      	bne.n	8018bca <MAP_moveNextBlock_acc+0x236>
						( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8018bac:	4b28      	ldr	r3, [pc, #160]	@ (8018c50 <MAP_moveNextBlock_acc+0x2bc>)
 8018bae:	781b      	ldrb	r3, [r3, #0]
 8018bb0:	4618      	mov	r0, r3
 8018bb2:	4b28      	ldr	r3, [pc, #160]	@ (8018c54 <MAP_moveNextBlock_acc+0x2c0>)
 8018bb4:	781b      	ldrb	r3, [r3, #0]
 8018bb6:	4619      	mov	r1, r3
 8018bb8:	4a27      	ldr	r2, [pc, #156]	@ (8018c58 <MAP_moveNextBlock_acc+0x2c4>)
 8018bba:	0143      	lsls	r3, r0, #5
 8018bbc:	4413      	add	r3, r2
 8018bbe:	440b      	add	r3, r1
 8018bc0:	781b      	ldrb	r3, [r3, #0]
 8018bc2:	f003 0301 	and.w	r3, r3, #1
 8018bc6:	2b00      	cmp	r3, #0
 8018bc8:	d125      	bne.n	8018c16 <MAP_moveNextBlock_acc+0x282>
						( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018bca:	4b20      	ldr	r3, [pc, #128]	@ (8018c4c <MAP_moveNextBlock_acc+0x2b8>)
 8018bcc:	781b      	ldrb	r3, [r3, #0]
						( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8018bce:	2b02      	cmp	r3, #2
 8018bd0:	d10e      	bne.n	8018bf0 <MAP_moveNextBlock_acc+0x25c>
						( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018bd2:	4b1f      	ldr	r3, [pc, #124]	@ (8018c50 <MAP_moveNextBlock_acc+0x2bc>)
 8018bd4:	781b      	ldrb	r3, [r3, #0]
 8018bd6:	4618      	mov	r0, r3
 8018bd8:	4b1e      	ldr	r3, [pc, #120]	@ (8018c54 <MAP_moveNextBlock_acc+0x2c0>)
 8018bda:	781b      	ldrb	r3, [r3, #0]
 8018bdc:	4619      	mov	r1, r3
 8018bde:	4a1e      	ldr	r2, [pc, #120]	@ (8018c58 <MAP_moveNextBlock_acc+0x2c4>)
 8018be0:	0143      	lsls	r3, r0, #5
 8018be2:	4413      	add	r3, r2
 8018be4:	440b      	add	r3, r1
 8018be6:	781b      	ldrb	r3, [r3, #0]
 8018be8:	f003 0302 	and.w	r3, r3, #2
 8018bec:	2b00      	cmp	r3, #0
 8018bee:	d112      	bne.n	8018c16 <MAP_moveNextBlock_acc+0x282>
						( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 8018bf0:	4b16      	ldr	r3, [pc, #88]	@ (8018c4c <MAP_moveNextBlock_acc+0x2b8>)
 8018bf2:	781b      	ldrb	r3, [r3, #0]
						( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018bf4:	2b03      	cmp	r3, #3
 8018bf6:	d13d      	bne.n	8018c74 <MAP_moveNextBlock_acc+0x2e0>
						( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 8018bf8:	4b15      	ldr	r3, [pc, #84]	@ (8018c50 <MAP_moveNextBlock_acc+0x2bc>)
 8018bfa:	781b      	ldrb	r3, [r3, #0]
 8018bfc:	4618      	mov	r0, r3
 8018bfe:	4b15      	ldr	r3, [pc, #84]	@ (8018c54 <MAP_moveNextBlock_acc+0x2c0>)
 8018c00:	781b      	ldrb	r3, [r3, #0]
 8018c02:	4619      	mov	r1, r3
 8018c04:	4a14      	ldr	r2, [pc, #80]	@ (8018c58 <MAP_moveNextBlock_acc+0x2c4>)
 8018c06:	0143      	lsls	r3, r0, #5
 8018c08:	4413      	add	r3, r2
 8018c0a:	440b      	add	r3, r1
 8018c0c:	781b      	ldrb	r3, [r3, #0]
 8018c0e:	f003 0304 	and.w	r3, r3, #4
 8018c12:	2b00      	cmp	r3, #0
 8018c14:	d02e      	beq.n	8018c74 <MAP_moveNextBlock_acc+0x2e0>
						MOT_goBlock_FinSpeed( 0.5, 0 );			// 
 8018c16:	eddf 0a15 	vldr	s1, [pc, #84]	@ 8018c6c <MAP_moveNextBlock_acc+0x2d8>
 8018c1a:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8018c1e:	f7f6 fd75 	bl	800f70c <MOT_goBlock_FinSpeed>
						MOT_turn(MOT_R90);						// 90
 8018c22:	2000      	movs	r0, #0
 8018c24:	f7f6 ff9c 	bl	800fb60 <MOT_turn>
						uc_SlaCnt = 0;
 8018c28:	4b0d      	ldr	r3, [pc, #52]	@ (8018c60 <MAP_moveNextBlock_acc+0x2cc>)
 8018c2a:	2200      	movs	r2, #0
 8018c2c:	701a      	strb	r2, [r3, #0]
						MOT_goHitBackWall();					// 
 8018c2e:	f7f8 fac1 	bl	80111b4 <MOT_goHitBackWall>
						f_MoveBackDist = MOVE_BACK_DIST;		// []
 8018c32:	4b03      	ldr	r3, [pc, #12]	@ (8018c40 <MAP_moveNextBlock_acc+0x2ac>)
 8018c34:	4a0e      	ldr	r2, [pc, #56]	@ (8018c70 <MAP_moveNextBlock_acc+0x2dc>)
 8018c36:	601a      	str	r2, [r3, #0]
						*p_type = TRUE;							// 
 8018c38:	683b      	ldr	r3, [r7, #0]
 8018c3a:	2201      	movs	r2, #1
 8018c3c:	701a      	strb	r2, [r3, #0]
 8018c3e:	e099      	b.n	8018d74 <MAP_moveNextBlock_acc+0x3e0>
 8018c40:	2001ad90 	.word	0x2001ad90
 8018c44:	2001ad98 	.word	0x2001ad98
 8018c48:	3e99999a 	.word	0x3e99999a
 8018c4c:	2001ad8a 	.word	0x2001ad8a
 8018c50:	2001ad8b 	.word	0x2001ad8b
 8018c54:	2001ad8c 	.word	0x2001ad8c
 8018c58:	2001b5a0 	.word	0x2001b5a0
 8018c5c:	20000400 	.word	0x20000400
 8018c60:	2001ad94 	.word	0x2001ad94
 8018c64:	2000001c 	.word	0x2000001c
 8018c68:	20017b29 	.word	0x20017b29
 8018c6c:	00000000 	.word	0x00000000
 8018c70:	3e6b851f 	.word	0x3e6b851f
						MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
 8018c74:	2000      	movs	r0, #0
 8018c76:	f7eb f93f 	bl	8003ef8 <PARAM_getSra>
 8018c7a:	4603      	mov	r3, r0
 8018c7c:	4619      	mov	r1, r3
 8018c7e:	2000      	movs	r0, #0
 8018c80:	f7f8 fafa 	bl	8011278 <MOT_goSla>
						uc_SlaCnt++;
 8018c84:	4b83      	ldr	r3, [pc, #524]	@ (8018e94 <MAP_moveNextBlock_acc+0x500>)
 8018c86:	781b      	ldrb	r3, [r3, #0]
 8018c88:	3301      	adds	r3, #1
 8018c8a:	b2da      	uxtb	r2, r3
 8018c8c:	4b81      	ldr	r3, [pc, #516]	@ (8018e94 <MAP_moveNextBlock_acc+0x500>)
 8018c8e:	701a      	strb	r2, [r3, #0]
		break;
 8018c90:	f000 bc4b 	b.w	801952a <MAP_moveNextBlock_acc+0xb96>
					if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8018c94:	4b80      	ldr	r3, [pc, #512]	@ (8018e98 <MAP_moveNextBlock_acc+0x504>)
 8018c96:	781b      	ldrb	r3, [r3, #0]
 8018c98:	2b00      	cmp	r3, #0
 8018c9a:	d10e      	bne.n	8018cba <MAP_moveNextBlock_acc+0x326>
 8018c9c:	4b7f      	ldr	r3, [pc, #508]	@ (8018e9c <MAP_moveNextBlock_acc+0x508>)
 8018c9e:	781b      	ldrb	r3, [r3, #0]
 8018ca0:	4618      	mov	r0, r3
 8018ca2:	4b7f      	ldr	r3, [pc, #508]	@ (8018ea0 <MAP_moveNextBlock_acc+0x50c>)
 8018ca4:	781b      	ldrb	r3, [r3, #0]
 8018ca6:	4619      	mov	r1, r3
 8018ca8:	4a7e      	ldr	r2, [pc, #504]	@ (8018ea4 <MAP_moveNextBlock_acc+0x510>)
 8018caa:	0143      	lsls	r3, r0, #5
 8018cac:	4413      	add	r3, r2
 8018cae:	440b      	add	r3, r1
 8018cb0:	781b      	ldrb	r3, [r3, #0]
 8018cb2:	f003 0301 	and.w	r3, r3, #1
 8018cb6:	2b00      	cmp	r3, #0
 8018cb8:	d138      	bne.n	8018d2c <MAP_moveNextBlock_acc+0x398>
						( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018cba:	4b77      	ldr	r3, [pc, #476]	@ (8018e98 <MAP_moveNextBlock_acc+0x504>)
 8018cbc:	781b      	ldrb	r3, [r3, #0]
					if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8018cbe:	2b01      	cmp	r3, #1
 8018cc0:	d10e      	bne.n	8018ce0 <MAP_moveNextBlock_acc+0x34c>
						( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018cc2:	4b76      	ldr	r3, [pc, #472]	@ (8018e9c <MAP_moveNextBlock_acc+0x508>)
 8018cc4:	781b      	ldrb	r3, [r3, #0]
 8018cc6:	4618      	mov	r0, r3
 8018cc8:	4b75      	ldr	r3, [pc, #468]	@ (8018ea0 <MAP_moveNextBlock_acc+0x50c>)
 8018cca:	781b      	ldrb	r3, [r3, #0]
 8018ccc:	4619      	mov	r1, r3
 8018cce:	4a75      	ldr	r2, [pc, #468]	@ (8018ea4 <MAP_moveNextBlock_acc+0x510>)
 8018cd0:	0143      	lsls	r3, r0, #5
 8018cd2:	4413      	add	r3, r2
 8018cd4:	440b      	add	r3, r1
 8018cd6:	781b      	ldrb	r3, [r3, #0]
 8018cd8:	f003 0302 	and.w	r3, r3, #2
 8018cdc:	2b00      	cmp	r3, #0
 8018cde:	d125      	bne.n	8018d2c <MAP_moveNextBlock_acc+0x398>
						( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8018ce0:	4b6d      	ldr	r3, [pc, #436]	@ (8018e98 <MAP_moveNextBlock_acc+0x504>)
 8018ce2:	781b      	ldrb	r3, [r3, #0]
						( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018ce4:	2b02      	cmp	r3, #2
 8018ce6:	d10e      	bne.n	8018d06 <MAP_moveNextBlock_acc+0x372>
						( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8018ce8:	4b6c      	ldr	r3, [pc, #432]	@ (8018e9c <MAP_moveNextBlock_acc+0x508>)
 8018cea:	781b      	ldrb	r3, [r3, #0]
 8018cec:	4618      	mov	r0, r3
 8018cee:	4b6c      	ldr	r3, [pc, #432]	@ (8018ea0 <MAP_moveNextBlock_acc+0x50c>)
 8018cf0:	781b      	ldrb	r3, [r3, #0]
 8018cf2:	4619      	mov	r1, r3
 8018cf4:	4a6b      	ldr	r2, [pc, #428]	@ (8018ea4 <MAP_moveNextBlock_acc+0x510>)
 8018cf6:	0143      	lsls	r3, r0, #5
 8018cf8:	4413      	add	r3, r2
 8018cfa:	440b      	add	r3, r1
 8018cfc:	781b      	ldrb	r3, [r3, #0]
 8018cfe:	f003 0304 	and.w	r3, r3, #4
 8018d02:	2b00      	cmp	r3, #0
 8018d04:	d112      	bne.n	8018d2c <MAP_moveNextBlock_acc+0x398>
						( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 8018d06:	4b64      	ldr	r3, [pc, #400]	@ (8018e98 <MAP_moveNextBlock_acc+0x504>)
 8018d08:	781b      	ldrb	r3, [r3, #0]
						( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8018d0a:	2b03      	cmp	r3, #3
 8018d0c:	d123      	bne.n	8018d56 <MAP_moveNextBlock_acc+0x3c2>
						( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 8018d0e:	4b63      	ldr	r3, [pc, #396]	@ (8018e9c <MAP_moveNextBlock_acc+0x508>)
 8018d10:	781b      	ldrb	r3, [r3, #0]
 8018d12:	4618      	mov	r0, r3
 8018d14:	4b62      	ldr	r3, [pc, #392]	@ (8018ea0 <MAP_moveNextBlock_acc+0x50c>)
 8018d16:	781b      	ldrb	r3, [r3, #0]
 8018d18:	4619      	mov	r1, r3
 8018d1a:	4a62      	ldr	r2, [pc, #392]	@ (8018ea4 <MAP_moveNextBlock_acc+0x510>)
 8018d1c:	0143      	lsls	r3, r0, #5
 8018d1e:	4413      	add	r3, r2
 8018d20:	440b      	add	r3, r1
 8018d22:	781b      	ldrb	r3, [r3, #0]
 8018d24:	f003 0308 	and.w	r3, r3, #8
 8018d28:	2b00      	cmp	r3, #0
 8018d2a:	d014      	beq.n	8018d56 <MAP_moveNextBlock_acc+0x3c2>
						MOT_goBlock_FinSpeed( 0.5, 0 );			// 
 8018d2c:	eddf 0a5e 	vldr	s1, [pc, #376]	@ 8018ea8 <MAP_moveNextBlock_acc+0x514>
 8018d30:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8018d34:	f7f6 fcea 	bl	800f70c <MOT_goBlock_FinSpeed>
						LL_mDelay(100);
 8018d38:	2064      	movs	r0, #100	@ 0x64
 8018d3a:	f002 feb1 	bl	801baa0 <LL_mDelay>
						DIST_Front_Wall_correction();
 8018d3e:	f7f9 fdbb 	bl	80128b8 <DIST_Front_Wall_correction>
						MOT_turn(MOT_R90);						// 90
 8018d42:	2000      	movs	r0, #0
 8018d44:	f7f6 ff0c 	bl	800fb60 <MOT_turn>
						uc_SlaCnt = 0;
 8018d48:	4b52      	ldr	r3, [pc, #328]	@ (8018e94 <MAP_moveNextBlock_acc+0x500>)
 8018d4a:	2200      	movs	r2, #0
 8018d4c:	701a      	strb	r2, [r3, #0]
						*p_type = TRUE;								// 
 8018d4e:	683b      	ldr	r3, [r7, #0]
 8018d50:	2201      	movs	r2, #1
 8018d52:	701a      	strb	r2, [r3, #0]
 8018d54:	e00e      	b.n	8018d74 <MAP_moveNextBlock_acc+0x3e0>
						MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
 8018d56:	2000      	movs	r0, #0
 8018d58:	f7eb f8ce 	bl	8003ef8 <PARAM_getSra>
 8018d5c:	4603      	mov	r3, r0
 8018d5e:	4619      	mov	r1, r3
 8018d60:	2000      	movs	r0, #0
 8018d62:	f7f8 fa89 	bl	8011278 <MOT_goSla>
						uc_SlaCnt++;
 8018d66:	4b4b      	ldr	r3, [pc, #300]	@ (8018e94 <MAP_moveNextBlock_acc+0x500>)
 8018d68:	781b      	ldrb	r3, [r3, #0]
 8018d6a:	3301      	adds	r3, #1
 8018d6c:	b2da      	uxtb	r2, r3
 8018d6e:	4b49      	ldr	r3, [pc, #292]	@ (8018e94 <MAP_moveNextBlock_acc+0x500>)
 8018d70:	701a      	strb	r2, [r3, #0]
		break;
 8018d72:	e3da      	b.n	801952a <MAP_moveNextBlock_acc+0xb96>
 8018d74:	e3d9      	b.n	801952a <MAP_moveNextBlock_acc+0xb96>

		/*  */
	case WEST:
		if (st_Known.bl_known == TRUE) {		// 
 8018d76:	4b4d      	ldr	r3, [pc, #308]	@ (8018eac <MAP_moveNextBlock_acc+0x518>)
 8018d78:	785b      	ldrb	r3, [r3, #1]
 8018d7a:	2b00      	cmp	r3, #0
 8018d7c:	d022      	beq.n	8018dc4 <MAP_moveNextBlock_acc+0x430>
			if (st_Known.uc_strCnt < 2) {
 8018d7e:	4b4b      	ldr	r3, [pc, #300]	@ (8018eac <MAP_moveNextBlock_acc+0x518>)
 8018d80:	781b      	ldrb	r3, [r3, #0]
 8018d82:	2b01      	cmp	r3, #1
 8018d84:	d804      	bhi.n	8018d90 <MAP_moveNextBlock_acc+0x3fc>
				MOT_goBlock_Const(1);					// 1
 8018d86:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8018d8a:	f7f6 fce3 	bl	800f754 <MOT_goBlock_Const>
 8018d8e:	e013      	b.n	8018db8 <MAP_moveNextBlock_acc+0x424>
			}
			else {
//				LED = LED_ALL_ON;
				MOT_setTrgtSpeed(MAP_KNOWN_ACC_SPEED);									// 	
 8018d90:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8018d94:	f7f8 f9e8 	bl	8011168 <MOT_setTrgtSpeed>
				MOT_goBlock_FinSpeed((float)(st_Known.uc_strCnt), SEARCH_SPEED);		// n
 8018d98:	4b44      	ldr	r3, [pc, #272]	@ (8018eac <MAP_moveNextBlock_acc+0x518>)
 8018d9a:	781b      	ldrb	r3, [r3, #0]
 8018d9c:	ee07 3a90 	vmov	s15, r3
 8018da0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018da4:	eddf 0a42 	vldr	s1, [pc, #264]	@ 8018eb0 <MAP_moveNextBlock_acc+0x51c>
 8018da8:	eeb0 0a67 	vmov.f32	s0, s15
 8018dac:	f7f6 fcae 	bl	800f70c <MOT_goBlock_FinSpeed>
				MOT_setTrgtSpeed(SEARCH_SPEED);										// 
 8018db0:	ed9f 0a3f 	vldr	s0, [pc, #252]	@ 8018eb0 <MAP_moveNextBlock_acc+0x51c>
 8018db4:	f7f8 f9d8 	bl	8011168 <MOT_setTrgtSpeed>
//				LED = LED_ALL_OFF;
			}
			st_Known.uc_strCnt = 0;			//////////////////////////////////////
 8018db8:	4b3c      	ldr	r3, [pc, #240]	@ (8018eac <MAP_moveNextBlock_acc+0x518>)
 8018dba:	2200      	movs	r2, #0
 8018dbc:	701a      	strb	r2, [r3, #0]
			st_Known.bl_known = FALSE;
 8018dbe:	4b3b      	ldr	r3, [pc, #236]	@ (8018eac <MAP_moveNextBlock_acc+0x518>)
 8018dc0:	2200      	movs	r2, #0
 8018dc2:	705a      	strb	r2, [r3, #1]
		}

		if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8018dc4:	4b34      	ldr	r3, [pc, #208]	@ (8018e98 <MAP_moveNextBlock_acc+0x504>)
 8018dc6:	781b      	ldrb	r3, [r3, #0]
 8018dc8:	2b00      	cmp	r3, #0
 8018dca:	d10e      	bne.n	8018dea <MAP_moveNextBlock_acc+0x456>
 8018dcc:	4b33      	ldr	r3, [pc, #204]	@ (8018e9c <MAP_moveNextBlock_acc+0x508>)
 8018dce:	781b      	ldrb	r3, [r3, #0]
 8018dd0:	4618      	mov	r0, r3
 8018dd2:	4b33      	ldr	r3, [pc, #204]	@ (8018ea0 <MAP_moveNextBlock_acc+0x50c>)
 8018dd4:	781b      	ldrb	r3, [r3, #0]
 8018dd6:	4619      	mov	r1, r3
 8018dd8:	4a32      	ldr	r2, [pc, #200]	@ (8018ea4 <MAP_moveNextBlock_acc+0x510>)
 8018dda:	0143      	lsls	r3, r0, #5
 8018ddc:	4413      	add	r3, r2
 8018dde:	440b      	add	r3, r1
 8018de0:	781b      	ldrb	r3, [r3, #0]
 8018de2:	f003 0308 	and.w	r3, r3, #8
 8018de6:	2b00      	cmp	r3, #0
 8018de8:	d138      	bne.n	8018e5c <MAP_moveNextBlock_acc+0x4c8>
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8018dea:	4b2b      	ldr	r3, [pc, #172]	@ (8018e98 <MAP_moveNextBlock_acc+0x504>)
 8018dec:	781b      	ldrb	r3, [r3, #0]
		if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8018dee:	2b01      	cmp	r3, #1
 8018df0:	d10e      	bne.n	8018e10 <MAP_moveNextBlock_acc+0x47c>
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8018df2:	4b2a      	ldr	r3, [pc, #168]	@ (8018e9c <MAP_moveNextBlock_acc+0x508>)
 8018df4:	781b      	ldrb	r3, [r3, #0]
 8018df6:	4618      	mov	r0, r3
 8018df8:	4b29      	ldr	r3, [pc, #164]	@ (8018ea0 <MAP_moveNextBlock_acc+0x50c>)
 8018dfa:	781b      	ldrb	r3, [r3, #0]
 8018dfc:	4619      	mov	r1, r3
 8018dfe:	4a29      	ldr	r2, [pc, #164]	@ (8018ea4 <MAP_moveNextBlock_acc+0x510>)
 8018e00:	0143      	lsls	r3, r0, #5
 8018e02:	4413      	add	r3, r2
 8018e04:	440b      	add	r3, r1
 8018e06:	781b      	ldrb	r3, [r3, #0]
 8018e08:	f003 0301 	and.w	r3, r3, #1
 8018e0c:	2b00      	cmp	r3, #0
 8018e0e:	d125      	bne.n	8018e5c <MAP_moveNextBlock_acc+0x4c8>
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018e10:	4b21      	ldr	r3, [pc, #132]	@ (8018e98 <MAP_moveNextBlock_acc+0x504>)
 8018e12:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8018e14:	2b02      	cmp	r3, #2
 8018e16:	d10e      	bne.n	8018e36 <MAP_moveNextBlock_acc+0x4a2>
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018e18:	4b20      	ldr	r3, [pc, #128]	@ (8018e9c <MAP_moveNextBlock_acc+0x508>)
 8018e1a:	781b      	ldrb	r3, [r3, #0]
 8018e1c:	4618      	mov	r0, r3
 8018e1e:	4b20      	ldr	r3, [pc, #128]	@ (8018ea0 <MAP_moveNextBlock_acc+0x50c>)
 8018e20:	781b      	ldrb	r3, [r3, #0]
 8018e22:	4619      	mov	r1, r3
 8018e24:	4a1f      	ldr	r2, [pc, #124]	@ (8018ea4 <MAP_moveNextBlock_acc+0x510>)
 8018e26:	0143      	lsls	r3, r0, #5
 8018e28:	4413      	add	r3, r2
 8018e2a:	440b      	add	r3, r1
 8018e2c:	781b      	ldrb	r3, [r3, #0]
 8018e2e:	f003 0302 	and.w	r3, r3, #2
 8018e32:	2b00      	cmp	r3, #0
 8018e34:	d112      	bne.n	8018e5c <MAP_moveNextBlock_acc+0x4c8>
					( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 8018e36:	4b18      	ldr	r3, [pc, #96]	@ (8018e98 <MAP_moveNextBlock_acc+0x504>)
 8018e38:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018e3a:	2b03      	cmp	r3, #3
 8018e3c:	d112      	bne.n	8018e64 <MAP_moveNextBlock_acc+0x4d0>
					( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) ) 			// 
 8018e3e:	4b17      	ldr	r3, [pc, #92]	@ (8018e9c <MAP_moveNextBlock_acc+0x508>)
 8018e40:	781b      	ldrb	r3, [r3, #0]
 8018e42:	4618      	mov	r0, r3
 8018e44:	4b16      	ldr	r3, [pc, #88]	@ (8018ea0 <MAP_moveNextBlock_acc+0x50c>)
 8018e46:	781b      	ldrb	r3, [r3, #0]
 8018e48:	4619      	mov	r1, r3
 8018e4a:	4a16      	ldr	r2, [pc, #88]	@ (8018ea4 <MAP_moveNextBlock_acc+0x510>)
 8018e4c:	0143      	lsls	r3, r0, #5
 8018e4e:	4413      	add	r3, r2
 8018e50:	440b      	add	r3, r1
 8018e52:	781b      	ldrb	r3, [r3, #0]
 8018e54:	f003 0304 	and.w	r3, r3, #4
 8018e58:	2b00      	cmp	r3, #0
 8018e5a:	d003      	beq.n	8018e64 <MAP_moveNextBlock_acc+0x4d0>
			){
			uc_DistControl = 0.02;
 8018e5c:	4b15      	ldr	r3, [pc, #84]	@ (8018eb4 <MAP_moveNextBlock_acc+0x520>)
 8018e5e:	2200      	movs	r2, #0
 8018e60:	701a      	strb	r2, [r3, #0]
 8018e62:	e002      	b.n	8018e6a <MAP_moveNextBlock_acc+0x4d6>
			}
		else{
			uc_DistControl = 0;
 8018e64:	4b13      	ldr	r3, [pc, #76]	@ (8018eb4 <MAP_moveNextBlock_acc+0x520>)
 8018e66:	2200      	movs	r2, #0
 8018e68:	701a      	strb	r2, [r3, #0]
		}

		if( uc_SlaCnt < SLA_Count ){
 8018e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8018e94 <MAP_moveNextBlock_acc+0x500>)
 8018e6c:	781a      	ldrb	r2, [r3, #0]
 8018e6e:	4b12      	ldr	r3, [pc, #72]	@ (8018eb8 <MAP_moveNextBlock_acc+0x524>)
 8018e70:	781b      	ldrb	r3, [r3, #0]
 8018e72:	429a      	cmp	r2, r3
 8018e74:	d222      	bcs.n	8018ebc <MAP_moveNextBlock_acc+0x528>
				MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// 
 8018e76:	2000      	movs	r0, #0
 8018e78:	f7eb f83e 	bl	8003ef8 <PARAM_getSra>
 8018e7c:	4603      	mov	r3, r0
 8018e7e:	4619      	mov	r1, r3
 8018e80:	2001      	movs	r0, #1
 8018e82:	f7f8 f9f9 	bl	8011278 <MOT_goSla>
				uc_SlaCnt++;
 8018e86:	4b03      	ldr	r3, [pc, #12]	@ (8018e94 <MAP_moveNextBlock_acc+0x500>)
 8018e88:	781b      	ldrb	r3, [r3, #0]
 8018e8a:	3301      	adds	r3, #1
 8018e8c:	b2da      	uxtb	r2, r3
 8018e8e:	4b01      	ldr	r3, [pc, #4]	@ (8018e94 <MAP_moveNextBlock_acc+0x500>)
 8018e90:	701a      	strb	r2, [r3, #0]
						MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
						uc_SlaCnt++;
					}
				}
			}
		break;
 8018e92:	e34a      	b.n	801952a <MAP_moveNextBlock_acc+0xb96>
 8018e94:	2001ad94 	.word	0x2001ad94
 8018e98:	2001ad8a 	.word	0x2001ad8a
 8018e9c:	2001ad8b 	.word	0x2001ad8b
 8018ea0:	2001ad8c 	.word	0x2001ad8c
 8018ea4:	2001b5a0 	.word	0x2001b5a0
 8018ea8:	00000000 	.word	0x00000000
 8018eac:	2001ad98 	.word	0x2001ad98
 8018eb0:	3e99999a 	.word	0x3e99999a
 8018eb4:	20000400 	.word	0x20000400
 8018eb8:	2000001c 	.word	0x2000001c
				if(WallHitFlag == 0){
 8018ebc:	4b74      	ldr	r3, [pc, #464]	@ (8019090 <MAP_moveNextBlock_acc+0x6fc>)
 8018ebe:	781b      	ldrb	r3, [r3, #0]
 8018ec0:	2b00      	cmp	r3, #0
 8018ec2:	d173      	bne.n	8018fac <MAP_moveNextBlock_acc+0x618>
					f_MoveBackDist = 0;
 8018ec4:	4b73      	ldr	r3, [pc, #460]	@ (8019094 <MAP_moveNextBlock_acc+0x700>)
 8018ec6:	f04f 0200 	mov.w	r2, #0
 8018eca:	601a      	str	r2, [r3, #0]
					if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018ecc:	4b72      	ldr	r3, [pc, #456]	@ (8019098 <MAP_moveNextBlock_acc+0x704>)
 8018ece:	781b      	ldrb	r3, [r3, #0]
 8018ed0:	2b00      	cmp	r3, #0
 8018ed2:	d10e      	bne.n	8018ef2 <MAP_moveNextBlock_acc+0x55e>
 8018ed4:	4b71      	ldr	r3, [pc, #452]	@ (801909c <MAP_moveNextBlock_acc+0x708>)
 8018ed6:	781b      	ldrb	r3, [r3, #0]
 8018ed8:	4618      	mov	r0, r3
 8018eda:	4b71      	ldr	r3, [pc, #452]	@ (80190a0 <MAP_moveNextBlock_acc+0x70c>)
 8018edc:	781b      	ldrb	r3, [r3, #0]
 8018ede:	4619      	mov	r1, r3
 8018ee0:	4a70      	ldr	r2, [pc, #448]	@ (80190a4 <MAP_moveNextBlock_acc+0x710>)
 8018ee2:	0143      	lsls	r3, r0, #5
 8018ee4:	4413      	add	r3, r2
 8018ee6:	440b      	add	r3, r1
 8018ee8:	781b      	ldrb	r3, [r3, #0]
 8018eea:	f003 0302 	and.w	r3, r3, #2
 8018eee:	2b00      	cmp	r3, #0
 8018ef0:	d138      	bne.n	8018f64 <MAP_moveNextBlock_acc+0x5d0>
						( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8018ef2:	4b69      	ldr	r3, [pc, #420]	@ (8019098 <MAP_moveNextBlock_acc+0x704>)
 8018ef4:	781b      	ldrb	r3, [r3, #0]
					if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018ef6:	2b01      	cmp	r3, #1
 8018ef8:	d10e      	bne.n	8018f18 <MAP_moveNextBlock_acc+0x584>
						( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8018efa:	4b68      	ldr	r3, [pc, #416]	@ (801909c <MAP_moveNextBlock_acc+0x708>)
 8018efc:	781b      	ldrb	r3, [r3, #0]
 8018efe:	4618      	mov	r0, r3
 8018f00:	4b67      	ldr	r3, [pc, #412]	@ (80190a0 <MAP_moveNextBlock_acc+0x70c>)
 8018f02:	781b      	ldrb	r3, [r3, #0]
 8018f04:	4619      	mov	r1, r3
 8018f06:	4a67      	ldr	r2, [pc, #412]	@ (80190a4 <MAP_moveNextBlock_acc+0x710>)
 8018f08:	0143      	lsls	r3, r0, #5
 8018f0a:	4413      	add	r3, r2
 8018f0c:	440b      	add	r3, r1
 8018f0e:	781b      	ldrb	r3, [r3, #0]
 8018f10:	f003 0304 	and.w	r3, r3, #4
 8018f14:	2b00      	cmp	r3, #0
 8018f16:	d125      	bne.n	8018f64 <MAP_moveNextBlock_acc+0x5d0>
						( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8018f18:	4b5f      	ldr	r3, [pc, #380]	@ (8019098 <MAP_moveNextBlock_acc+0x704>)
 8018f1a:	781b      	ldrb	r3, [r3, #0]
						( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8018f1c:	2b02      	cmp	r3, #2
 8018f1e:	d10e      	bne.n	8018f3e <MAP_moveNextBlock_acc+0x5aa>
						( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8018f20:	4b5e      	ldr	r3, [pc, #376]	@ (801909c <MAP_moveNextBlock_acc+0x708>)
 8018f22:	781b      	ldrb	r3, [r3, #0]
 8018f24:	4618      	mov	r0, r3
 8018f26:	4b5e      	ldr	r3, [pc, #376]	@ (80190a0 <MAP_moveNextBlock_acc+0x70c>)
 8018f28:	781b      	ldrb	r3, [r3, #0]
 8018f2a:	4619      	mov	r1, r3
 8018f2c:	4a5d      	ldr	r2, [pc, #372]	@ (80190a4 <MAP_moveNextBlock_acc+0x710>)
 8018f2e:	0143      	lsls	r3, r0, #5
 8018f30:	4413      	add	r3, r2
 8018f32:	440b      	add	r3, r1
 8018f34:	781b      	ldrb	r3, [r3, #0]
 8018f36:	f003 0308 	and.w	r3, r3, #8
 8018f3a:	2b00      	cmp	r3, #0
 8018f3c:	d112      	bne.n	8018f64 <MAP_moveNextBlock_acc+0x5d0>
						( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) ) 			// 
 8018f3e:	4b56      	ldr	r3, [pc, #344]	@ (8019098 <MAP_moveNextBlock_acc+0x704>)
 8018f40:	781b      	ldrb	r3, [r3, #0]
						( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) )  ||		// 
 8018f42:	2b03      	cmp	r3, #3
 8018f44:	d123      	bne.n	8018f8e <MAP_moveNextBlock_acc+0x5fa>
						( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) ) 			// 
 8018f46:	4b55      	ldr	r3, [pc, #340]	@ (801909c <MAP_moveNextBlock_acc+0x708>)
 8018f48:	781b      	ldrb	r3, [r3, #0]
 8018f4a:	4618      	mov	r0, r3
 8018f4c:	4b54      	ldr	r3, [pc, #336]	@ (80190a0 <MAP_moveNextBlock_acc+0x70c>)
 8018f4e:	781b      	ldrb	r3, [r3, #0]
 8018f50:	4619      	mov	r1, r3
 8018f52:	4a54      	ldr	r2, [pc, #336]	@ (80190a4 <MAP_moveNextBlock_acc+0x710>)
 8018f54:	0143      	lsls	r3, r0, #5
 8018f56:	4413      	add	r3, r2
 8018f58:	440b      	add	r3, r1
 8018f5a:	781b      	ldrb	r3, [r3, #0]
 8018f5c:	f003 0301 	and.w	r3, r3, #1
 8018f60:	2b00      	cmp	r3, #0
 8018f62:	d014      	beq.n	8018f8e <MAP_moveNextBlock_acc+0x5fa>
						MOT_goBlock_FinSpeed( 0.5, 0 );		// 
 8018f64:	eddf 0a52 	vldr	s1, [pc, #328]	@ 80190b0 <MAP_moveNextBlock_acc+0x71c>
 8018f68:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8018f6c:	f7f6 fbce 	bl	800f70c <MOT_goBlock_FinSpeed>
						MOT_turn(MOT_L90);					// 90
 8018f70:	2001      	movs	r0, #1
 8018f72:	f7f6 fdf5 	bl	800fb60 <MOT_turn>
						uc_SlaCnt = 0;
 8018f76:	4b4c      	ldr	r3, [pc, #304]	@ (80190a8 <MAP_moveNextBlock_acc+0x714>)
 8018f78:	2200      	movs	r2, #0
 8018f7a:	701a      	strb	r2, [r3, #0]
						MOT_goHitBackWall();					// 
 8018f7c:	f7f8 f91a 	bl	80111b4 <MOT_goHitBackWall>
						f_MoveBackDist = MOVE_BACK_DIST;		// []
 8018f80:	4b44      	ldr	r3, [pc, #272]	@ (8019094 <MAP_moveNextBlock_acc+0x700>)
 8018f82:	4a4a      	ldr	r2, [pc, #296]	@ (80190ac <MAP_moveNextBlock_acc+0x718>)
 8018f84:	601a      	str	r2, [r3, #0]
						*p_type = TRUE;							// 
 8018f86:	683b      	ldr	r3, [r7, #0]
 8018f88:	2201      	movs	r2, #1
 8018f8a:	701a      	strb	r2, [r3, #0]
 8018f8c:	e07e      	b.n	801908c <MAP_moveNextBlock_acc+0x6f8>
						MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// 
 8018f8e:	2000      	movs	r0, #0
 8018f90:	f7ea ffb2 	bl	8003ef8 <PARAM_getSra>
 8018f94:	4603      	mov	r3, r0
 8018f96:	4619      	mov	r1, r3
 8018f98:	2001      	movs	r0, #1
 8018f9a:	f7f8 f96d 	bl	8011278 <MOT_goSla>
						uc_SlaCnt++;
 8018f9e:	4b42      	ldr	r3, [pc, #264]	@ (80190a8 <MAP_moveNextBlock_acc+0x714>)
 8018fa0:	781b      	ldrb	r3, [r3, #0]
 8018fa2:	3301      	adds	r3, #1
 8018fa4:	b2da      	uxtb	r2, r3
 8018fa6:	4b40      	ldr	r3, [pc, #256]	@ (80190a8 <MAP_moveNextBlock_acc+0x714>)
 8018fa8:	701a      	strb	r2, [r3, #0]
		break;
 8018faa:	e2be      	b.n	801952a <MAP_moveNextBlock_acc+0xb96>
					if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8018fac:	4b3a      	ldr	r3, [pc, #232]	@ (8019098 <MAP_moveNextBlock_acc+0x704>)
 8018fae:	781b      	ldrb	r3, [r3, #0]
 8018fb0:	2b00      	cmp	r3, #0
 8018fb2:	d10e      	bne.n	8018fd2 <MAP_moveNextBlock_acc+0x63e>
 8018fb4:	4b39      	ldr	r3, [pc, #228]	@ (801909c <MAP_moveNextBlock_acc+0x708>)
 8018fb6:	781b      	ldrb	r3, [r3, #0]
 8018fb8:	4618      	mov	r0, r3
 8018fba:	4b39      	ldr	r3, [pc, #228]	@ (80190a0 <MAP_moveNextBlock_acc+0x70c>)
 8018fbc:	781b      	ldrb	r3, [r3, #0]
 8018fbe:	4619      	mov	r1, r3
 8018fc0:	4a38      	ldr	r2, [pc, #224]	@ (80190a4 <MAP_moveNextBlock_acc+0x710>)
 8018fc2:	0143      	lsls	r3, r0, #5
 8018fc4:	4413      	add	r3, r2
 8018fc6:	440b      	add	r3, r1
 8018fc8:	781b      	ldrb	r3, [r3, #0]
 8018fca:	f003 0301 	and.w	r3, r3, #1
 8018fce:	2b00      	cmp	r3, #0
 8018fd0:	d138      	bne.n	8019044 <MAP_moveNextBlock_acc+0x6b0>
						( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018fd2:	4b31      	ldr	r3, [pc, #196]	@ (8019098 <MAP_moveNextBlock_acc+0x704>)
 8018fd4:	781b      	ldrb	r3, [r3, #0]
					if( ( ( en_Head == NORTH ) && ( ( g_SysMap[my][mx] & 0x01 ) != 0 ) )  ||		// 
 8018fd6:	2b01      	cmp	r3, #1
 8018fd8:	d10e      	bne.n	8018ff8 <MAP_moveNextBlock_acc+0x664>
						( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018fda:	4b30      	ldr	r3, [pc, #192]	@ (801909c <MAP_moveNextBlock_acc+0x708>)
 8018fdc:	781b      	ldrb	r3, [r3, #0]
 8018fde:	4618      	mov	r0, r3
 8018fe0:	4b2f      	ldr	r3, [pc, #188]	@ (80190a0 <MAP_moveNextBlock_acc+0x70c>)
 8018fe2:	781b      	ldrb	r3, [r3, #0]
 8018fe4:	4619      	mov	r1, r3
 8018fe6:	4a2f      	ldr	r2, [pc, #188]	@ (80190a4 <MAP_moveNextBlock_acc+0x710>)
 8018fe8:	0143      	lsls	r3, r0, #5
 8018fea:	4413      	add	r3, r2
 8018fec:	440b      	add	r3, r1
 8018fee:	781b      	ldrb	r3, [r3, #0]
 8018ff0:	f003 0302 	and.w	r3, r3, #2
 8018ff4:	2b00      	cmp	r3, #0
 8018ff6:	d125      	bne.n	8019044 <MAP_moveNextBlock_acc+0x6b0>
						( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8018ff8:	4b27      	ldr	r3, [pc, #156]	@ (8019098 <MAP_moveNextBlock_acc+0x704>)
 8018ffa:	781b      	ldrb	r3, [r3, #0]
						( ( en_Head == EAST  ) && ( ( g_SysMap[my][mx] & 0x02 ) != 0 ) )  ||		// 
 8018ffc:	2b02      	cmp	r3, #2
 8018ffe:	d10e      	bne.n	801901e <MAP_moveNextBlock_acc+0x68a>
						( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8019000:	4b26      	ldr	r3, [pc, #152]	@ (801909c <MAP_moveNextBlock_acc+0x708>)
 8019002:	781b      	ldrb	r3, [r3, #0]
 8019004:	4618      	mov	r0, r3
 8019006:	4b26      	ldr	r3, [pc, #152]	@ (80190a0 <MAP_moveNextBlock_acc+0x70c>)
 8019008:	781b      	ldrb	r3, [r3, #0]
 801900a:	4619      	mov	r1, r3
 801900c:	4a25      	ldr	r2, [pc, #148]	@ (80190a4 <MAP_moveNextBlock_acc+0x710>)
 801900e:	0143      	lsls	r3, r0, #5
 8019010:	4413      	add	r3, r2
 8019012:	440b      	add	r3, r1
 8019014:	781b      	ldrb	r3, [r3, #0]
 8019016:	f003 0304 	and.w	r3, r3, #4
 801901a:	2b00      	cmp	r3, #0
 801901c:	d112      	bne.n	8019044 <MAP_moveNextBlock_acc+0x6b0>
						( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 801901e:	4b1e      	ldr	r3, [pc, #120]	@ (8019098 <MAP_moveNextBlock_acc+0x704>)
 8019020:	781b      	ldrb	r3, [r3, #0]
						( ( en_Head == SOUTH ) && ( ( g_SysMap[my][mx] & 0x04 ) != 0 ) )  ||		// 
 8019022:	2b03      	cmp	r3, #3
 8019024:	d123      	bne.n	801906e <MAP_moveNextBlock_acc+0x6da>
						( ( en_Head == WEST  ) && ( ( g_SysMap[my][mx] & 0x08 ) != 0 ) ) 			// 
 8019026:	4b1d      	ldr	r3, [pc, #116]	@ (801909c <MAP_moveNextBlock_acc+0x708>)
 8019028:	781b      	ldrb	r3, [r3, #0]
 801902a:	4618      	mov	r0, r3
 801902c:	4b1c      	ldr	r3, [pc, #112]	@ (80190a0 <MAP_moveNextBlock_acc+0x70c>)
 801902e:	781b      	ldrb	r3, [r3, #0]
 8019030:	4619      	mov	r1, r3
 8019032:	4a1c      	ldr	r2, [pc, #112]	@ (80190a4 <MAP_moveNextBlock_acc+0x710>)
 8019034:	0143      	lsls	r3, r0, #5
 8019036:	4413      	add	r3, r2
 8019038:	440b      	add	r3, r1
 801903a:	781b      	ldrb	r3, [r3, #0]
 801903c:	f003 0308 	and.w	r3, r3, #8
 8019040:	2b00      	cmp	r3, #0
 8019042:	d014      	beq.n	801906e <MAP_moveNextBlock_acc+0x6da>
						MOT_goBlock_FinSpeed( 0.5, 0 );			// 
 8019044:	eddf 0a1a 	vldr	s1, [pc, #104]	@ 80190b0 <MAP_moveNextBlock_acc+0x71c>
 8019048:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 801904c:	f7f6 fb5e 	bl	800f70c <MOT_goBlock_FinSpeed>
						LL_mDelay(100);
 8019050:	2064      	movs	r0, #100	@ 0x64
 8019052:	f002 fd25 	bl	801baa0 <LL_mDelay>
						DIST_Front_Wall_correction();
 8019056:	f7f9 fc2f 	bl	80128b8 <DIST_Front_Wall_correction>
						MOT_turn(MOT_L90);						// 90
 801905a:	2001      	movs	r0, #1
 801905c:	f7f6 fd80 	bl	800fb60 <MOT_turn>
						uc_SlaCnt = 0;
 8019060:	4b11      	ldr	r3, [pc, #68]	@ (80190a8 <MAP_moveNextBlock_acc+0x714>)
 8019062:	2200      	movs	r2, #0
 8019064:	701a      	strb	r2, [r3, #0]
						*p_type = TRUE;								// 
 8019066:	683b      	ldr	r3, [r7, #0]
 8019068:	2201      	movs	r2, #1
 801906a:	701a      	strb	r2, [r3, #0]
 801906c:	e00e      	b.n	801908c <MAP_moveNextBlock_acc+0x6f8>
						MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// 
 801906e:	2000      	movs	r0, #0
 8019070:	f7ea ff42 	bl	8003ef8 <PARAM_getSra>
 8019074:	4603      	mov	r3, r0
 8019076:	4619      	mov	r1, r3
 8019078:	2000      	movs	r0, #0
 801907a:	f7f8 f8fd 	bl	8011278 <MOT_goSla>
						uc_SlaCnt++;
 801907e:	4b0a      	ldr	r3, [pc, #40]	@ (80190a8 <MAP_moveNextBlock_acc+0x714>)
 8019080:	781b      	ldrb	r3, [r3, #0]
 8019082:	3301      	adds	r3, #1
 8019084:	b2da      	uxtb	r2, r3
 8019086:	4b08      	ldr	r3, [pc, #32]	@ (80190a8 <MAP_moveNextBlock_acc+0x714>)
 8019088:	701a      	strb	r2, [r3, #0]
		break;
 801908a:	e24e      	b.n	801952a <MAP_moveNextBlock_acc+0xb96>
 801908c:	e24d      	b.n	801952a <MAP_moveNextBlock_acc+0xb96>
 801908e:	bf00      	nop
 8019090:	20017b29 	.word	0x20017b29
 8019094:	2001ad90 	.word	0x2001ad90
 8019098:	2001ad8a 	.word	0x2001ad8a
 801909c:	2001ad8b 	.word	0x2001ad8b
 80190a0:	2001ad8c 	.word	0x2001ad8c
 80190a4:	2001b5a0 	.word	0x2001b5a0
 80190a8:	2001ad94 	.word	0x2001ad94
 80190ac:	3e6b851f 	.word	0x3e6b851f
 80190b0:	00000000 	.word	0x00000000

		/*  */
	case SOUTH:
//		LED = LED_ALL_ON;
		MOT_goBlock_FinSpeed(0.5, 0);			// 
 80190b4:	ed5f 0a02 	vldr	s1, [pc, #-8]	@ 80190b0 <MAP_moveNextBlock_acc+0x71c>
 80190b8:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 80190bc:	f7f6 fb26 	bl	800f70c <MOT_goBlock_FinSpeed>
		if(WallHitFlag == 0){
 80190c0:	4b86      	ldr	r3, [pc, #536]	@ (80192dc <MAP_moveNextBlock_acc+0x948>)
 80190c2:	781b      	ldrb	r3, [r3, #0]
 80190c4:	2b00      	cmp	r3, #0
 80190c6:	d15a      	bne.n	801917e <MAP_moveNextBlock_acc+0x7ea>
			MOT_turn(MOT_R180);									// 180
 80190c8:	2002      	movs	r0, #2
 80190ca:	f7f6 fd49 	bl	800fb60 <MOT_turn>
			uc_SlaCnt = 0;
 80190ce:	4b84      	ldr	r3, [pc, #528]	@ (80192e0 <MAP_moveNextBlock_acc+0x94c>)
 80190d0:	2200      	movs	r2, #0
 80190d2:	701a      	strb	r2, [r3, #0]

			/*  */
			if (((en_Head == NORTH) && ((g_SysMap[my][mx] & 0x01) != 0)) ||		// 
 80190d4:	4b83      	ldr	r3, [pc, #524]	@ (80192e4 <MAP_moveNextBlock_acc+0x950>)
 80190d6:	781b      	ldrb	r3, [r3, #0]
 80190d8:	2b00      	cmp	r3, #0
 80190da:	d10e      	bne.n	80190fa <MAP_moveNextBlock_acc+0x766>
 80190dc:	4b82      	ldr	r3, [pc, #520]	@ (80192e8 <MAP_moveNextBlock_acc+0x954>)
 80190de:	781b      	ldrb	r3, [r3, #0]
 80190e0:	4618      	mov	r0, r3
 80190e2:	4b82      	ldr	r3, [pc, #520]	@ (80192ec <MAP_moveNextBlock_acc+0x958>)
 80190e4:	781b      	ldrb	r3, [r3, #0]
 80190e6:	4619      	mov	r1, r3
 80190e8:	4a81      	ldr	r2, [pc, #516]	@ (80192f0 <MAP_moveNextBlock_acc+0x95c>)
 80190ea:	0143      	lsls	r3, r0, #5
 80190ec:	4413      	add	r3, r2
 80190ee:	440b      	add	r3, r1
 80190f0:	781b      	ldrb	r3, [r3, #0]
 80190f2:	f003 0301 	and.w	r3, r3, #1
 80190f6:	2b00      	cmp	r3, #0
 80190f8:	d138      	bne.n	801916c <MAP_moveNextBlock_acc+0x7d8>
				((en_Head == EAST) && ((g_SysMap[my][mx] & 0x02) != 0)) ||		// 
 80190fa:	4b7a      	ldr	r3, [pc, #488]	@ (80192e4 <MAP_moveNextBlock_acc+0x950>)
 80190fc:	781b      	ldrb	r3, [r3, #0]
			if (((en_Head == NORTH) && ((g_SysMap[my][mx] & 0x01) != 0)) ||		// 
 80190fe:	2b01      	cmp	r3, #1
 8019100:	d10e      	bne.n	8019120 <MAP_moveNextBlock_acc+0x78c>
				((en_Head == EAST) && ((g_SysMap[my][mx] & 0x02) != 0)) ||		// 
 8019102:	4b79      	ldr	r3, [pc, #484]	@ (80192e8 <MAP_moveNextBlock_acc+0x954>)
 8019104:	781b      	ldrb	r3, [r3, #0]
 8019106:	4618      	mov	r0, r3
 8019108:	4b78      	ldr	r3, [pc, #480]	@ (80192ec <MAP_moveNextBlock_acc+0x958>)
 801910a:	781b      	ldrb	r3, [r3, #0]
 801910c:	4619      	mov	r1, r3
 801910e:	4a78      	ldr	r2, [pc, #480]	@ (80192f0 <MAP_moveNextBlock_acc+0x95c>)
 8019110:	0143      	lsls	r3, r0, #5
 8019112:	4413      	add	r3, r2
 8019114:	440b      	add	r3, r1
 8019116:	781b      	ldrb	r3, [r3, #0]
 8019118:	f003 0302 	and.w	r3, r3, #2
 801911c:	2b00      	cmp	r3, #0
 801911e:	d125      	bne.n	801916c <MAP_moveNextBlock_acc+0x7d8>
				((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x04) != 0)) ||		// 
 8019120:	4b70      	ldr	r3, [pc, #448]	@ (80192e4 <MAP_moveNextBlock_acc+0x950>)
 8019122:	781b      	ldrb	r3, [r3, #0]
				((en_Head == EAST) && ((g_SysMap[my][mx] & 0x02) != 0)) ||		// 
 8019124:	2b02      	cmp	r3, #2
 8019126:	d10e      	bne.n	8019146 <MAP_moveNextBlock_acc+0x7b2>
				((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x04) != 0)) ||		// 
 8019128:	4b6f      	ldr	r3, [pc, #444]	@ (80192e8 <MAP_moveNextBlock_acc+0x954>)
 801912a:	781b      	ldrb	r3, [r3, #0]
 801912c:	4618      	mov	r0, r3
 801912e:	4b6f      	ldr	r3, [pc, #444]	@ (80192ec <MAP_moveNextBlock_acc+0x958>)
 8019130:	781b      	ldrb	r3, [r3, #0]
 8019132:	4619      	mov	r1, r3
 8019134:	4a6e      	ldr	r2, [pc, #440]	@ (80192f0 <MAP_moveNextBlock_acc+0x95c>)
 8019136:	0143      	lsls	r3, r0, #5
 8019138:	4413      	add	r3, r2
 801913a:	440b      	add	r3, r1
 801913c:	781b      	ldrb	r3, [r3, #0]
 801913e:	f003 0304 	and.w	r3, r3, #4
 8019142:	2b00      	cmp	r3, #0
 8019144:	d112      	bne.n	801916c <MAP_moveNextBlock_acc+0x7d8>
				((en_Head == WEST) && ((g_SysMap[my][mx] & 0x08) != 0)) 			// 
 8019146:	4b67      	ldr	r3, [pc, #412]	@ (80192e4 <MAP_moveNextBlock_acc+0x950>)
 8019148:	781b      	ldrb	r3, [r3, #0]
				((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x04) != 0)) ||		// 
 801914a:	2b03      	cmp	r3, #3
 801914c:	d113      	bne.n	8019176 <MAP_moveNextBlock_acc+0x7e2>
				((en_Head == WEST) && ((g_SysMap[my][mx] & 0x08) != 0)) 			// 
 801914e:	4b66      	ldr	r3, [pc, #408]	@ (80192e8 <MAP_moveNextBlock_acc+0x954>)
 8019150:	781b      	ldrb	r3, [r3, #0]
 8019152:	4618      	mov	r0, r3
 8019154:	4b65      	ldr	r3, [pc, #404]	@ (80192ec <MAP_moveNextBlock_acc+0x958>)
 8019156:	781b      	ldrb	r3, [r3, #0]
 8019158:	4619      	mov	r1, r3
 801915a:	4a65      	ldr	r2, [pc, #404]	@ (80192f0 <MAP_moveNextBlock_acc+0x95c>)
 801915c:	0143      	lsls	r3, r0, #5
 801915e:	4413      	add	r3, r2
 8019160:	440b      	add	r3, r1
 8019162:	781b      	ldrb	r3, [r3, #0]
 8019164:	f003 0308 	and.w	r3, r3, #8
 8019168:	2b00      	cmp	r3, #0
 801916a:	d004      	beq.n	8019176 <MAP_moveNextBlock_acc+0x7e2>
				) {
				MOT_goHitBackWall();					// 
 801916c:	f7f8 f822 	bl	80111b4 <MOT_goHitBackWall>
				f_MoveBackDist = MOVE_BACK_DIST;	// []
 8019170:	4b60      	ldr	r3, [pc, #384]	@ (80192f4 <MAP_moveNextBlock_acc+0x960>)
 8019172:	4a61      	ldr	r2, [pc, #388]	@ (80192f8 <MAP_moveNextBlock_acc+0x964>)
 8019174:	601a      	str	r2, [r3, #0]
			}
			*p_type = TRUE;								// 
 8019176:	683b      	ldr	r3, [r7, #0]
 8019178:	2201      	movs	r2, #1
 801917a:	701a      	strb	r2, [r3, #0]
				}
				
				*p_type = TRUE;								// 
			}
		}
		break;
 801917c:	e1d5      	b.n	801952a <MAP_moveNextBlock_acc+0xb96>
			uc_SlaCnt = 0;
 801917e:	4b58      	ldr	r3, [pc, #352]	@ (80192e0 <MAP_moveNextBlock_acc+0x94c>)
 8019180:	2200      	movs	r2, #0
 8019182:	701a      	strb	r2, [r3, #0]
			if (((en_Head == NORTH) && ((g_SysMap[my][mx] & 0x01) != 0)) ||		// 
 8019184:	4b57      	ldr	r3, [pc, #348]	@ (80192e4 <MAP_moveNextBlock_acc+0x950>)
 8019186:	781b      	ldrb	r3, [r3, #0]
 8019188:	2b00      	cmp	r3, #0
 801918a:	d10e      	bne.n	80191aa <MAP_moveNextBlock_acc+0x816>
 801918c:	4b56      	ldr	r3, [pc, #344]	@ (80192e8 <MAP_moveNextBlock_acc+0x954>)
 801918e:	781b      	ldrb	r3, [r3, #0]
 8019190:	4618      	mov	r0, r3
 8019192:	4b56      	ldr	r3, [pc, #344]	@ (80192ec <MAP_moveNextBlock_acc+0x958>)
 8019194:	781b      	ldrb	r3, [r3, #0]
 8019196:	4619      	mov	r1, r3
 8019198:	4a55      	ldr	r2, [pc, #340]	@ (80192f0 <MAP_moveNextBlock_acc+0x95c>)
 801919a:	0143      	lsls	r3, r0, #5
 801919c:	4413      	add	r3, r2
 801919e:	440b      	add	r3, r1
 80191a0:	781b      	ldrb	r3, [r3, #0]
 80191a2:	f003 0301 	and.w	r3, r3, #1
 80191a6:	2b00      	cmp	r3, #0
 80191a8:	d13a      	bne.n	8019220 <MAP_moveNextBlock_acc+0x88c>
				((en_Head == EAST) && ((g_SysMap[my][mx] & 0x02) != 0)) ||		// 
 80191aa:	4b4e      	ldr	r3, [pc, #312]	@ (80192e4 <MAP_moveNextBlock_acc+0x950>)
 80191ac:	781b      	ldrb	r3, [r3, #0]
			if (((en_Head == NORTH) && ((g_SysMap[my][mx] & 0x01) != 0)) ||		// 
 80191ae:	2b01      	cmp	r3, #1
 80191b0:	d10e      	bne.n	80191d0 <MAP_moveNextBlock_acc+0x83c>
				((en_Head == EAST) && ((g_SysMap[my][mx] & 0x02) != 0)) ||		// 
 80191b2:	4b4d      	ldr	r3, [pc, #308]	@ (80192e8 <MAP_moveNextBlock_acc+0x954>)
 80191b4:	781b      	ldrb	r3, [r3, #0]
 80191b6:	4618      	mov	r0, r3
 80191b8:	4b4c      	ldr	r3, [pc, #304]	@ (80192ec <MAP_moveNextBlock_acc+0x958>)
 80191ba:	781b      	ldrb	r3, [r3, #0]
 80191bc:	4619      	mov	r1, r3
 80191be:	4a4c      	ldr	r2, [pc, #304]	@ (80192f0 <MAP_moveNextBlock_acc+0x95c>)
 80191c0:	0143      	lsls	r3, r0, #5
 80191c2:	4413      	add	r3, r2
 80191c4:	440b      	add	r3, r1
 80191c6:	781b      	ldrb	r3, [r3, #0]
 80191c8:	f003 0302 	and.w	r3, r3, #2
 80191cc:	2b00      	cmp	r3, #0
 80191ce:	d127      	bne.n	8019220 <MAP_moveNextBlock_acc+0x88c>
				((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x04) != 0)) ||		// 
 80191d0:	4b44      	ldr	r3, [pc, #272]	@ (80192e4 <MAP_moveNextBlock_acc+0x950>)
 80191d2:	781b      	ldrb	r3, [r3, #0]
				((en_Head == EAST) && ((g_SysMap[my][mx] & 0x02) != 0)) ||		// 
 80191d4:	2b02      	cmp	r3, #2
 80191d6:	d10e      	bne.n	80191f6 <MAP_moveNextBlock_acc+0x862>
				((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x04) != 0)) ||		// 
 80191d8:	4b43      	ldr	r3, [pc, #268]	@ (80192e8 <MAP_moveNextBlock_acc+0x954>)
 80191da:	781b      	ldrb	r3, [r3, #0]
 80191dc:	4618      	mov	r0, r3
 80191de:	4b43      	ldr	r3, [pc, #268]	@ (80192ec <MAP_moveNextBlock_acc+0x958>)
 80191e0:	781b      	ldrb	r3, [r3, #0]
 80191e2:	4619      	mov	r1, r3
 80191e4:	4a42      	ldr	r2, [pc, #264]	@ (80192f0 <MAP_moveNextBlock_acc+0x95c>)
 80191e6:	0143      	lsls	r3, r0, #5
 80191e8:	4413      	add	r3, r2
 80191ea:	440b      	add	r3, r1
 80191ec:	781b      	ldrb	r3, [r3, #0]
 80191ee:	f003 0304 	and.w	r3, r3, #4
 80191f2:	2b00      	cmp	r3, #0
 80191f4:	d114      	bne.n	8019220 <MAP_moveNextBlock_acc+0x88c>
				((en_Head == WEST) && ((g_SysMap[my][mx] & 0x08) != 0)) 			// 
 80191f6:	4b3b      	ldr	r3, [pc, #236]	@ (80192e4 <MAP_moveNextBlock_acc+0x950>)
 80191f8:	781b      	ldrb	r3, [r3, #0]
				((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x04) != 0)) ||		// 
 80191fa:	2b03      	cmp	r3, #3
 80191fc:	f040 80dd 	bne.w	80193ba <MAP_moveNextBlock_acc+0xa26>
				((en_Head == WEST) && ((g_SysMap[my][mx] & 0x08) != 0)) 			// 
 8019200:	4b39      	ldr	r3, [pc, #228]	@ (80192e8 <MAP_moveNextBlock_acc+0x954>)
 8019202:	781b      	ldrb	r3, [r3, #0]
 8019204:	4618      	mov	r0, r3
 8019206:	4b39      	ldr	r3, [pc, #228]	@ (80192ec <MAP_moveNextBlock_acc+0x958>)
 8019208:	781b      	ldrb	r3, [r3, #0]
 801920a:	4619      	mov	r1, r3
 801920c:	4a38      	ldr	r2, [pc, #224]	@ (80192f0 <MAP_moveNextBlock_acc+0x95c>)
 801920e:	0143      	lsls	r3, r0, #5
 8019210:	4413      	add	r3, r2
 8019212:	440b      	add	r3, r1
 8019214:	781b      	ldrb	r3, [r3, #0]
 8019216:	f003 0308 	and.w	r3, r3, #8
 801921a:	2b00      	cmp	r3, #0
 801921c:	f000 80cd 	beq.w	80193ba <MAP_moveNextBlock_acc+0xa26>
					LL_mDelay(100);
 8019220:	2064      	movs	r0, #100	@ 0x64
 8019222:	f002 fc3d 	bl	801baa0 <LL_mDelay>
					DIST_Front_Wall_correction();
 8019226:	f7f9 fb47 	bl	80128b8 <DIST_Front_Wall_correction>
					if(((en_Head == NORTH) && ((g_SysMap[my][mx] & 0x02) != 0)) ||		// 
 801922a:	4b2e      	ldr	r3, [pc, #184]	@ (80192e4 <MAP_moveNextBlock_acc+0x950>)
 801922c:	781b      	ldrb	r3, [r3, #0]
 801922e:	2b00      	cmp	r3, #0
 8019230:	d10e      	bne.n	8019250 <MAP_moveNextBlock_acc+0x8bc>
 8019232:	4b2d      	ldr	r3, [pc, #180]	@ (80192e8 <MAP_moveNextBlock_acc+0x954>)
 8019234:	781b      	ldrb	r3, [r3, #0]
 8019236:	4618      	mov	r0, r3
 8019238:	4b2c      	ldr	r3, [pc, #176]	@ (80192ec <MAP_moveNextBlock_acc+0x958>)
 801923a:	781b      	ldrb	r3, [r3, #0]
 801923c:	4619      	mov	r1, r3
 801923e:	4a2c      	ldr	r2, [pc, #176]	@ (80192f0 <MAP_moveNextBlock_acc+0x95c>)
 8019240:	0143      	lsls	r3, r0, #5
 8019242:	4413      	add	r3, r2
 8019244:	440b      	add	r3, r1
 8019246:	781b      	ldrb	r3, [r3, #0]
 8019248:	f003 0302 	and.w	r3, r3, #2
 801924c:	2b00      	cmp	r3, #0
 801924e:	d138      	bne.n	80192c2 <MAP_moveNextBlock_acc+0x92e>
						((en_Head == EAST) && ((g_SysMap[my][mx] & 0x04) != 0)) ||		// 
 8019250:	4b24      	ldr	r3, [pc, #144]	@ (80192e4 <MAP_moveNextBlock_acc+0x950>)
 8019252:	781b      	ldrb	r3, [r3, #0]
					if(((en_Head == NORTH) && ((g_SysMap[my][mx] & 0x02) != 0)) ||		// 
 8019254:	2b01      	cmp	r3, #1
 8019256:	d10e      	bne.n	8019276 <MAP_moveNextBlock_acc+0x8e2>
						((en_Head == EAST) && ((g_SysMap[my][mx] & 0x04) != 0)) ||		// 
 8019258:	4b23      	ldr	r3, [pc, #140]	@ (80192e8 <MAP_moveNextBlock_acc+0x954>)
 801925a:	781b      	ldrb	r3, [r3, #0]
 801925c:	4618      	mov	r0, r3
 801925e:	4b23      	ldr	r3, [pc, #140]	@ (80192ec <MAP_moveNextBlock_acc+0x958>)
 8019260:	781b      	ldrb	r3, [r3, #0]
 8019262:	4619      	mov	r1, r3
 8019264:	4a22      	ldr	r2, [pc, #136]	@ (80192f0 <MAP_moveNextBlock_acc+0x95c>)
 8019266:	0143      	lsls	r3, r0, #5
 8019268:	4413      	add	r3, r2
 801926a:	440b      	add	r3, r1
 801926c:	781b      	ldrb	r3, [r3, #0]
 801926e:	f003 0304 	and.w	r3, r3, #4
 8019272:	2b00      	cmp	r3, #0
 8019274:	d125      	bne.n	80192c2 <MAP_moveNextBlock_acc+0x92e>
						((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x08) != 0)) ||		// 
 8019276:	4b1b      	ldr	r3, [pc, #108]	@ (80192e4 <MAP_moveNextBlock_acc+0x950>)
 8019278:	781b      	ldrb	r3, [r3, #0]
						((en_Head == EAST) && ((g_SysMap[my][mx] & 0x04) != 0)) ||		// 
 801927a:	2b02      	cmp	r3, #2
 801927c:	d10e      	bne.n	801929c <MAP_moveNextBlock_acc+0x908>
						((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x08) != 0)) ||		// 
 801927e:	4b1a      	ldr	r3, [pc, #104]	@ (80192e8 <MAP_moveNextBlock_acc+0x954>)
 8019280:	781b      	ldrb	r3, [r3, #0]
 8019282:	4618      	mov	r0, r3
 8019284:	4b19      	ldr	r3, [pc, #100]	@ (80192ec <MAP_moveNextBlock_acc+0x958>)
 8019286:	781b      	ldrb	r3, [r3, #0]
 8019288:	4619      	mov	r1, r3
 801928a:	4a19      	ldr	r2, [pc, #100]	@ (80192f0 <MAP_moveNextBlock_acc+0x95c>)
 801928c:	0143      	lsls	r3, r0, #5
 801928e:	4413      	add	r3, r2
 8019290:	440b      	add	r3, r1
 8019292:	781b      	ldrb	r3, [r3, #0]
 8019294:	f003 0308 	and.w	r3, r3, #8
 8019298:	2b00      	cmp	r3, #0
 801929a:	d112      	bne.n	80192c2 <MAP_moveNextBlock_acc+0x92e>
						((en_Head == WEST) && ((g_SysMap[my][mx] & 0x01) != 0)) 			// 
 801929c:	4b11      	ldr	r3, [pc, #68]	@ (80192e4 <MAP_moveNextBlock_acc+0x950>)
 801929e:	781b      	ldrb	r3, [r3, #0]
						((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x08) != 0)) ||		// 
 80192a0:	2b03      	cmp	r3, #3
 80192a2:	d12b      	bne.n	80192fc <MAP_moveNextBlock_acc+0x968>
						((en_Head == WEST) && ((g_SysMap[my][mx] & 0x01) != 0)) 			// 
 80192a4:	4b10      	ldr	r3, [pc, #64]	@ (80192e8 <MAP_moveNextBlock_acc+0x954>)
 80192a6:	781b      	ldrb	r3, [r3, #0]
 80192a8:	4618      	mov	r0, r3
 80192aa:	4b10      	ldr	r3, [pc, #64]	@ (80192ec <MAP_moveNextBlock_acc+0x958>)
 80192ac:	781b      	ldrb	r3, [r3, #0]
 80192ae:	4619      	mov	r1, r3
 80192b0:	4a0f      	ldr	r2, [pc, #60]	@ (80192f0 <MAP_moveNextBlock_acc+0x95c>)
 80192b2:	0143      	lsls	r3, r0, #5
 80192b4:	4413      	add	r3, r2
 80192b6:	440b      	add	r3, r1
 80192b8:	781b      	ldrb	r3, [r3, #0]
 80192ba:	f003 0301 	and.w	r3, r3, #1
 80192be:	2b00      	cmp	r3, #0
 80192c0:	d01c      	beq.n	80192fc <MAP_moveNextBlock_acc+0x968>
						MOT_turn(MOT_R90);									// 90
 80192c2:	2000      	movs	r0, #0
 80192c4:	f7f6 fc4c 	bl	800fb60 <MOT_turn>
						LL_mDelay(100);
 80192c8:	2064      	movs	r0, #100	@ 0x64
 80192ca:	f002 fbe9 	bl	801baa0 <LL_mDelay>
						DIST_Front_Wall_correction();
 80192ce:	f7f9 faf3 	bl	80128b8 <DIST_Front_Wall_correction>
						MOT_turn(MOT_R90);									// 90
 80192d2:	2000      	movs	r0, #0
 80192d4:	f7f6 fc44 	bl	800fb60 <MOT_turn>
 80192d8:	e06b      	b.n	80193b2 <MAP_moveNextBlock_acc+0xa1e>
 80192da:	bf00      	nop
 80192dc:	20017b29 	.word	0x20017b29
 80192e0:	2001ad94 	.word	0x2001ad94
 80192e4:	2001ad8a 	.word	0x2001ad8a
 80192e8:	2001ad8b 	.word	0x2001ad8b
 80192ec:	2001ad8c 	.word	0x2001ad8c
 80192f0:	2001b5a0 	.word	0x2001b5a0
 80192f4:	2001ad90 	.word	0x2001ad90
 80192f8:	3e6b851f 	.word	0x3e6b851f
					}else if(((en_Head == NORTH) && ((g_SysMap[my][mx] & 0x08) != 0)) ||		// 
 80192fc:	4b92      	ldr	r3, [pc, #584]	@ (8019548 <MAP_moveNextBlock_acc+0xbb4>)
 80192fe:	781b      	ldrb	r3, [r3, #0]
 8019300:	2b00      	cmp	r3, #0
 8019302:	d10e      	bne.n	8019322 <MAP_moveNextBlock_acc+0x98e>
 8019304:	4b91      	ldr	r3, [pc, #580]	@ (801954c <MAP_moveNextBlock_acc+0xbb8>)
 8019306:	781b      	ldrb	r3, [r3, #0]
 8019308:	4618      	mov	r0, r3
 801930a:	4b91      	ldr	r3, [pc, #580]	@ (8019550 <MAP_moveNextBlock_acc+0xbbc>)
 801930c:	781b      	ldrb	r3, [r3, #0]
 801930e:	4619      	mov	r1, r3
 8019310:	4a90      	ldr	r2, [pc, #576]	@ (8019554 <MAP_moveNextBlock_acc+0xbc0>)
 8019312:	0143      	lsls	r3, r0, #5
 8019314:	4413      	add	r3, r2
 8019316:	440b      	add	r3, r1
 8019318:	781b      	ldrb	r3, [r3, #0]
 801931a:	f003 0308 	and.w	r3, r3, #8
 801931e:	2b00      	cmp	r3, #0
 8019320:	d138      	bne.n	8019394 <MAP_moveNextBlock_acc+0xa00>
						((en_Head == EAST) && ((g_SysMap[my][mx] & 0x01) != 0)) ||		// 
 8019322:	4b89      	ldr	r3, [pc, #548]	@ (8019548 <MAP_moveNextBlock_acc+0xbb4>)
 8019324:	781b      	ldrb	r3, [r3, #0]
					}else if(((en_Head == NORTH) && ((g_SysMap[my][mx] & 0x08) != 0)) ||		// 
 8019326:	2b01      	cmp	r3, #1
 8019328:	d10e      	bne.n	8019348 <MAP_moveNextBlock_acc+0x9b4>
						((en_Head == EAST) && ((g_SysMap[my][mx] & 0x01) != 0)) ||		// 
 801932a:	4b88      	ldr	r3, [pc, #544]	@ (801954c <MAP_moveNextBlock_acc+0xbb8>)
 801932c:	781b      	ldrb	r3, [r3, #0]
 801932e:	4618      	mov	r0, r3
 8019330:	4b87      	ldr	r3, [pc, #540]	@ (8019550 <MAP_moveNextBlock_acc+0xbbc>)
 8019332:	781b      	ldrb	r3, [r3, #0]
 8019334:	4619      	mov	r1, r3
 8019336:	4a87      	ldr	r2, [pc, #540]	@ (8019554 <MAP_moveNextBlock_acc+0xbc0>)
 8019338:	0143      	lsls	r3, r0, #5
 801933a:	4413      	add	r3, r2
 801933c:	440b      	add	r3, r1
 801933e:	781b      	ldrb	r3, [r3, #0]
 8019340:	f003 0301 	and.w	r3, r3, #1
 8019344:	2b00      	cmp	r3, #0
 8019346:	d125      	bne.n	8019394 <MAP_moveNextBlock_acc+0xa00>
						((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x02) != 0)) ||		// 
 8019348:	4b7f      	ldr	r3, [pc, #508]	@ (8019548 <MAP_moveNextBlock_acc+0xbb4>)
 801934a:	781b      	ldrb	r3, [r3, #0]
						((en_Head == EAST) && ((g_SysMap[my][mx] & 0x01) != 0)) ||		// 
 801934c:	2b02      	cmp	r3, #2
 801934e:	d10e      	bne.n	801936e <MAP_moveNextBlock_acc+0x9da>
						((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x02) != 0)) ||		// 
 8019350:	4b7e      	ldr	r3, [pc, #504]	@ (801954c <MAP_moveNextBlock_acc+0xbb8>)
 8019352:	781b      	ldrb	r3, [r3, #0]
 8019354:	4618      	mov	r0, r3
 8019356:	4b7e      	ldr	r3, [pc, #504]	@ (8019550 <MAP_moveNextBlock_acc+0xbbc>)
 8019358:	781b      	ldrb	r3, [r3, #0]
 801935a:	4619      	mov	r1, r3
 801935c:	4a7d      	ldr	r2, [pc, #500]	@ (8019554 <MAP_moveNextBlock_acc+0xbc0>)
 801935e:	0143      	lsls	r3, r0, #5
 8019360:	4413      	add	r3, r2
 8019362:	440b      	add	r3, r1
 8019364:	781b      	ldrb	r3, [r3, #0]
 8019366:	f003 0302 	and.w	r3, r3, #2
 801936a:	2b00      	cmp	r3, #0
 801936c:	d112      	bne.n	8019394 <MAP_moveNextBlock_acc+0xa00>
						((en_Head == WEST) && ((g_SysMap[my][mx] & 0x04) != 0)) 			// 
 801936e:	4b76      	ldr	r3, [pc, #472]	@ (8019548 <MAP_moveNextBlock_acc+0xbb4>)
 8019370:	781b      	ldrb	r3, [r3, #0]
						((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x02) != 0)) ||		// 
 8019372:	2b03      	cmp	r3, #3
 8019374:	d11a      	bne.n	80193ac <MAP_moveNextBlock_acc+0xa18>
						((en_Head == WEST) && ((g_SysMap[my][mx] & 0x04) != 0)) 			// 
 8019376:	4b75      	ldr	r3, [pc, #468]	@ (801954c <MAP_moveNextBlock_acc+0xbb8>)
 8019378:	781b      	ldrb	r3, [r3, #0]
 801937a:	4618      	mov	r0, r3
 801937c:	4b74      	ldr	r3, [pc, #464]	@ (8019550 <MAP_moveNextBlock_acc+0xbbc>)
 801937e:	781b      	ldrb	r3, [r3, #0]
 8019380:	4619      	mov	r1, r3
 8019382:	4a74      	ldr	r2, [pc, #464]	@ (8019554 <MAP_moveNextBlock_acc+0xbc0>)
 8019384:	0143      	lsls	r3, r0, #5
 8019386:	4413      	add	r3, r2
 8019388:	440b      	add	r3, r1
 801938a:	781b      	ldrb	r3, [r3, #0]
 801938c:	f003 0304 	and.w	r3, r3, #4
 8019390:	2b00      	cmp	r3, #0
 8019392:	d00b      	beq.n	80193ac <MAP_moveNextBlock_acc+0xa18>
						MOT_turn(MOT_L90);									// 90
 8019394:	2001      	movs	r0, #1
 8019396:	f7f6 fbe3 	bl	800fb60 <MOT_turn>
						LL_mDelay(100);
 801939a:	2064      	movs	r0, #100	@ 0x64
 801939c:	f002 fb80 	bl	801baa0 <LL_mDelay>
						DIST_Front_Wall_correction();
 80193a0:	f7f9 fa8a 	bl	80128b8 <DIST_Front_Wall_correction>
						MOT_turn(MOT_L90);									// 90
 80193a4:	2001      	movs	r0, #1
 80193a6:	f7f6 fbdb 	bl	800fb60 <MOT_turn>
 80193aa:	e002      	b.n	80193b2 <MAP_moveNextBlock_acc+0xa1e>
						MOT_turn(MOT_R180);
 80193ac:	2002      	movs	r0, #2
 80193ae:	f7f6 fbd7 	bl	800fb60 <MOT_turn>
					*p_type = TRUE;								// 
 80193b2:	683b      	ldr	r3, [r7, #0]
 80193b4:	2201      	movs	r2, #1
 80193b6:	701a      	strb	r2, [r3, #0]
		break;
 80193b8:	e0b7      	b.n	801952a <MAP_moveNextBlock_acc+0xb96>
				if(((en_Head == NORTH) && ((g_SysMap[my][mx] & 0x02) != 0)) ||		// 
 80193ba:	4b63      	ldr	r3, [pc, #396]	@ (8019548 <MAP_moveNextBlock_acc+0xbb4>)
 80193bc:	781b      	ldrb	r3, [r3, #0]
 80193be:	2b00      	cmp	r3, #0
 80193c0:	d10e      	bne.n	80193e0 <MAP_moveNextBlock_acc+0xa4c>
 80193c2:	4b62      	ldr	r3, [pc, #392]	@ (801954c <MAP_moveNextBlock_acc+0xbb8>)
 80193c4:	781b      	ldrb	r3, [r3, #0]
 80193c6:	4618      	mov	r0, r3
 80193c8:	4b61      	ldr	r3, [pc, #388]	@ (8019550 <MAP_moveNextBlock_acc+0xbbc>)
 80193ca:	781b      	ldrb	r3, [r3, #0]
 80193cc:	4619      	mov	r1, r3
 80193ce:	4a61      	ldr	r2, [pc, #388]	@ (8019554 <MAP_moveNextBlock_acc+0xbc0>)
 80193d0:	0143      	lsls	r3, r0, #5
 80193d2:	4413      	add	r3, r2
 80193d4:	440b      	add	r3, r1
 80193d6:	781b      	ldrb	r3, [r3, #0]
 80193d8:	f003 0302 	and.w	r3, r3, #2
 80193dc:	2b00      	cmp	r3, #0
 80193de:	d138      	bne.n	8019452 <MAP_moveNextBlock_acc+0xabe>
					((en_Head == EAST) && ((g_SysMap[my][mx] & 0x04) != 0)) ||		// 
 80193e0:	4b59      	ldr	r3, [pc, #356]	@ (8019548 <MAP_moveNextBlock_acc+0xbb4>)
 80193e2:	781b      	ldrb	r3, [r3, #0]
				if(((en_Head == NORTH) && ((g_SysMap[my][mx] & 0x02) != 0)) ||		// 
 80193e4:	2b01      	cmp	r3, #1
 80193e6:	d10e      	bne.n	8019406 <MAP_moveNextBlock_acc+0xa72>
					((en_Head == EAST) && ((g_SysMap[my][mx] & 0x04) != 0)) ||		// 
 80193e8:	4b58      	ldr	r3, [pc, #352]	@ (801954c <MAP_moveNextBlock_acc+0xbb8>)
 80193ea:	781b      	ldrb	r3, [r3, #0]
 80193ec:	4618      	mov	r0, r3
 80193ee:	4b58      	ldr	r3, [pc, #352]	@ (8019550 <MAP_moveNextBlock_acc+0xbbc>)
 80193f0:	781b      	ldrb	r3, [r3, #0]
 80193f2:	4619      	mov	r1, r3
 80193f4:	4a57      	ldr	r2, [pc, #348]	@ (8019554 <MAP_moveNextBlock_acc+0xbc0>)
 80193f6:	0143      	lsls	r3, r0, #5
 80193f8:	4413      	add	r3, r2
 80193fa:	440b      	add	r3, r1
 80193fc:	781b      	ldrb	r3, [r3, #0]
 80193fe:	f003 0304 	and.w	r3, r3, #4
 8019402:	2b00      	cmp	r3, #0
 8019404:	d125      	bne.n	8019452 <MAP_moveNextBlock_acc+0xabe>
					((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x08) != 0)) ||		// 
 8019406:	4b50      	ldr	r3, [pc, #320]	@ (8019548 <MAP_moveNextBlock_acc+0xbb4>)
 8019408:	781b      	ldrb	r3, [r3, #0]
					((en_Head == EAST) && ((g_SysMap[my][mx] & 0x04) != 0)) ||		// 
 801940a:	2b02      	cmp	r3, #2
 801940c:	d10e      	bne.n	801942c <MAP_moveNextBlock_acc+0xa98>
					((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x08) != 0)) ||		// 
 801940e:	4b4f      	ldr	r3, [pc, #316]	@ (801954c <MAP_moveNextBlock_acc+0xbb8>)
 8019410:	781b      	ldrb	r3, [r3, #0]
 8019412:	4618      	mov	r0, r3
 8019414:	4b4e      	ldr	r3, [pc, #312]	@ (8019550 <MAP_moveNextBlock_acc+0xbbc>)
 8019416:	781b      	ldrb	r3, [r3, #0]
 8019418:	4619      	mov	r1, r3
 801941a:	4a4e      	ldr	r2, [pc, #312]	@ (8019554 <MAP_moveNextBlock_acc+0xbc0>)
 801941c:	0143      	lsls	r3, r0, #5
 801941e:	4413      	add	r3, r2
 8019420:	440b      	add	r3, r1
 8019422:	781b      	ldrb	r3, [r3, #0]
 8019424:	f003 0308 	and.w	r3, r3, #8
 8019428:	2b00      	cmp	r3, #0
 801942a:	d112      	bne.n	8019452 <MAP_moveNextBlock_acc+0xabe>
					((en_Head == WEST) && ((g_SysMap[my][mx] & 0x01) != 0)) 			// 
 801942c:	4b46      	ldr	r3, [pc, #280]	@ (8019548 <MAP_moveNextBlock_acc+0xbb4>)
 801942e:	781b      	ldrb	r3, [r3, #0]
					((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x08) != 0)) ||		// 
 8019430:	2b03      	cmp	r3, #3
 8019432:	d11a      	bne.n	801946a <MAP_moveNextBlock_acc+0xad6>
					((en_Head == WEST) && ((g_SysMap[my][mx] & 0x01) != 0)) 			// 
 8019434:	4b45      	ldr	r3, [pc, #276]	@ (801954c <MAP_moveNextBlock_acc+0xbb8>)
 8019436:	781b      	ldrb	r3, [r3, #0]
 8019438:	4618      	mov	r0, r3
 801943a:	4b45      	ldr	r3, [pc, #276]	@ (8019550 <MAP_moveNextBlock_acc+0xbbc>)
 801943c:	781b      	ldrb	r3, [r3, #0]
 801943e:	4619      	mov	r1, r3
 8019440:	4a44      	ldr	r2, [pc, #272]	@ (8019554 <MAP_moveNextBlock_acc+0xbc0>)
 8019442:	0143      	lsls	r3, r0, #5
 8019444:	4413      	add	r3, r2
 8019446:	440b      	add	r3, r1
 8019448:	781b      	ldrb	r3, [r3, #0]
 801944a:	f003 0301 	and.w	r3, r3, #1
 801944e:	2b00      	cmp	r3, #0
 8019450:	d00b      	beq.n	801946a <MAP_moveNextBlock_acc+0xad6>
					MOT_turn(MOT_R90);									// 90
 8019452:	2000      	movs	r0, #0
 8019454:	f7f6 fb84 	bl	800fb60 <MOT_turn>
					LL_mDelay(100);
 8019458:	2064      	movs	r0, #100	@ 0x64
 801945a:	f002 fb21 	bl	801baa0 <LL_mDelay>
					DIST_Front_Wall_correction();
 801945e:	f7f9 fa2b 	bl	80128b8 <DIST_Front_Wall_correction>
					MOT_turn(MOT_R90);									// 90
 8019462:	2000      	movs	r0, #0
 8019464:	f7f6 fb7c 	bl	800fb60 <MOT_turn>
 8019468:	e05a      	b.n	8019520 <MAP_moveNextBlock_acc+0xb8c>
				}else if(((en_Head == NORTH) && ((g_SysMap[my][mx] & 0x08) != 0)) ||		// 
 801946a:	4b37      	ldr	r3, [pc, #220]	@ (8019548 <MAP_moveNextBlock_acc+0xbb4>)
 801946c:	781b      	ldrb	r3, [r3, #0]
 801946e:	2b00      	cmp	r3, #0
 8019470:	d10e      	bne.n	8019490 <MAP_moveNextBlock_acc+0xafc>
 8019472:	4b36      	ldr	r3, [pc, #216]	@ (801954c <MAP_moveNextBlock_acc+0xbb8>)
 8019474:	781b      	ldrb	r3, [r3, #0]
 8019476:	4618      	mov	r0, r3
 8019478:	4b35      	ldr	r3, [pc, #212]	@ (8019550 <MAP_moveNextBlock_acc+0xbbc>)
 801947a:	781b      	ldrb	r3, [r3, #0]
 801947c:	4619      	mov	r1, r3
 801947e:	4a35      	ldr	r2, [pc, #212]	@ (8019554 <MAP_moveNextBlock_acc+0xbc0>)
 8019480:	0143      	lsls	r3, r0, #5
 8019482:	4413      	add	r3, r2
 8019484:	440b      	add	r3, r1
 8019486:	781b      	ldrb	r3, [r3, #0]
 8019488:	f003 0308 	and.w	r3, r3, #8
 801948c:	2b00      	cmp	r3, #0
 801948e:	d138      	bne.n	8019502 <MAP_moveNextBlock_acc+0xb6e>
					((en_Head == EAST) && ((g_SysMap[my][mx] & 0x01) != 0)) ||		// 
 8019490:	4b2d      	ldr	r3, [pc, #180]	@ (8019548 <MAP_moveNextBlock_acc+0xbb4>)
 8019492:	781b      	ldrb	r3, [r3, #0]
				}else if(((en_Head == NORTH) && ((g_SysMap[my][mx] & 0x08) != 0)) ||		// 
 8019494:	2b01      	cmp	r3, #1
 8019496:	d10e      	bne.n	80194b6 <MAP_moveNextBlock_acc+0xb22>
					((en_Head == EAST) && ((g_SysMap[my][mx] & 0x01) != 0)) ||		// 
 8019498:	4b2c      	ldr	r3, [pc, #176]	@ (801954c <MAP_moveNextBlock_acc+0xbb8>)
 801949a:	781b      	ldrb	r3, [r3, #0]
 801949c:	4618      	mov	r0, r3
 801949e:	4b2c      	ldr	r3, [pc, #176]	@ (8019550 <MAP_moveNextBlock_acc+0xbbc>)
 80194a0:	781b      	ldrb	r3, [r3, #0]
 80194a2:	4619      	mov	r1, r3
 80194a4:	4a2b      	ldr	r2, [pc, #172]	@ (8019554 <MAP_moveNextBlock_acc+0xbc0>)
 80194a6:	0143      	lsls	r3, r0, #5
 80194a8:	4413      	add	r3, r2
 80194aa:	440b      	add	r3, r1
 80194ac:	781b      	ldrb	r3, [r3, #0]
 80194ae:	f003 0301 	and.w	r3, r3, #1
 80194b2:	2b00      	cmp	r3, #0
 80194b4:	d125      	bne.n	8019502 <MAP_moveNextBlock_acc+0xb6e>
					((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x02) != 0)) ||		// 
 80194b6:	4b24      	ldr	r3, [pc, #144]	@ (8019548 <MAP_moveNextBlock_acc+0xbb4>)
 80194b8:	781b      	ldrb	r3, [r3, #0]
					((en_Head == EAST) && ((g_SysMap[my][mx] & 0x01) != 0)) ||		// 
 80194ba:	2b02      	cmp	r3, #2
 80194bc:	d10e      	bne.n	80194dc <MAP_moveNextBlock_acc+0xb48>
					((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x02) != 0)) ||		// 
 80194be:	4b23      	ldr	r3, [pc, #140]	@ (801954c <MAP_moveNextBlock_acc+0xbb8>)
 80194c0:	781b      	ldrb	r3, [r3, #0]
 80194c2:	4618      	mov	r0, r3
 80194c4:	4b22      	ldr	r3, [pc, #136]	@ (8019550 <MAP_moveNextBlock_acc+0xbbc>)
 80194c6:	781b      	ldrb	r3, [r3, #0]
 80194c8:	4619      	mov	r1, r3
 80194ca:	4a22      	ldr	r2, [pc, #136]	@ (8019554 <MAP_moveNextBlock_acc+0xbc0>)
 80194cc:	0143      	lsls	r3, r0, #5
 80194ce:	4413      	add	r3, r2
 80194d0:	440b      	add	r3, r1
 80194d2:	781b      	ldrb	r3, [r3, #0]
 80194d4:	f003 0302 	and.w	r3, r3, #2
 80194d8:	2b00      	cmp	r3, #0
 80194da:	d112      	bne.n	8019502 <MAP_moveNextBlock_acc+0xb6e>
					((en_Head == WEST) && ((g_SysMap[my][mx] & 0x04) != 0)) 			// 
 80194dc:	4b1a      	ldr	r3, [pc, #104]	@ (8019548 <MAP_moveNextBlock_acc+0xbb4>)
 80194de:	781b      	ldrb	r3, [r3, #0]
					((en_Head == SOUTH) && ((g_SysMap[my][mx] & 0x02) != 0)) ||		// 
 80194e0:	2b03      	cmp	r3, #3
 80194e2:	d11a      	bne.n	801951a <MAP_moveNextBlock_acc+0xb86>
					((en_Head == WEST) && ((g_SysMap[my][mx] & 0x04) != 0)) 			// 
 80194e4:	4b19      	ldr	r3, [pc, #100]	@ (801954c <MAP_moveNextBlock_acc+0xbb8>)
 80194e6:	781b      	ldrb	r3, [r3, #0]
 80194e8:	4618      	mov	r0, r3
 80194ea:	4b19      	ldr	r3, [pc, #100]	@ (8019550 <MAP_moveNextBlock_acc+0xbbc>)
 80194ec:	781b      	ldrb	r3, [r3, #0]
 80194ee:	4619      	mov	r1, r3
 80194f0:	4a18      	ldr	r2, [pc, #96]	@ (8019554 <MAP_moveNextBlock_acc+0xbc0>)
 80194f2:	0143      	lsls	r3, r0, #5
 80194f4:	4413      	add	r3, r2
 80194f6:	440b      	add	r3, r1
 80194f8:	781b      	ldrb	r3, [r3, #0]
 80194fa:	f003 0304 	and.w	r3, r3, #4
 80194fe:	2b00      	cmp	r3, #0
 8019500:	d00b      	beq.n	801951a <MAP_moveNextBlock_acc+0xb86>
					MOT_turn(MOT_L90);									// 90
 8019502:	2001      	movs	r0, #1
 8019504:	f7f6 fb2c 	bl	800fb60 <MOT_turn>
					LL_mDelay(100);
 8019508:	2064      	movs	r0, #100	@ 0x64
 801950a:	f002 fac9 	bl	801baa0 <LL_mDelay>
					DIST_Front_Wall_correction();
 801950e:	f7f9 f9d3 	bl	80128b8 <DIST_Front_Wall_correction>
					MOT_turn(MOT_L90);									// 90
 8019512:	2001      	movs	r0, #1
 8019514:	f7f6 fb24 	bl	800fb60 <MOT_turn>
 8019518:	e002      	b.n	8019520 <MAP_moveNextBlock_acc+0xb8c>
					MOT_turn(MOT_R180);
 801951a:	2002      	movs	r0, #2
 801951c:	f7f6 fb20 	bl	800fb60 <MOT_turn>
				*p_type = TRUE;								// 
 8019520:	683b      	ldr	r3, [r7, #0]
 8019522:	2201      	movs	r2, #1
 8019524:	701a      	strb	r2, [r3, #0]
		break;
 8019526:	e000      	b.n	801952a <MAP_moveNextBlock_acc+0xb96>

	default:
		break;
 8019528:	bf00      	nop
	}

	/*  */
//	en_Head = (enMAP_HEAD_DIR)( (en_Head + en_head) & (MAP_HEAD_DIR_MAX-1) );
	en_Head = (enMAP_HEAD_DIR)(((uint8_t)en_Head + (uint8_t)en_head) & (MAP_HEAD_DIR_MAX - 1));
 801952a:	4b07      	ldr	r3, [pc, #28]	@ (8019548 <MAP_moveNextBlock_acc+0xbb4>)
 801952c:	781a      	ldrb	r2, [r3, #0]
 801952e:	79fb      	ldrb	r3, [r7, #7]
 8019530:	4413      	add	r3, r2
 8019532:	b2db      	uxtb	r3, r3
 8019534:	f003 0303 	and.w	r3, r3, #3
 8019538:	b2da      	uxtb	r2, r3
 801953a:	4b03      	ldr	r3, [pc, #12]	@ (8019548 <MAP_moveNextBlock_acc+0xbb4>)
 801953c:	701a      	strb	r2, [r3, #0]
}
 801953e:	bf00      	nop
 8019540:	3708      	adds	r7, #8
 8019542:	46bd      	mov	sp, r7
 8019544:	bd80      	pop	{r7, pc}
 8019546:	bf00      	nop
 8019548:	2001ad8a 	.word	0x2001ad8a
 801954c:	2001ad8b 	.word	0x2001ad8b
 8019550:	2001ad8c 	.word	0x2001ad8c
 8019554:	2001b5a0 	.word	0x2001b5a0

08019558 <MAP_searchGoal>:
void MAP_searchGoal(
	uint8_t 			uc_trgX, 		///< [in] x
	uint8_t 			uc_trgY, 		///< [in] y 
	enMAP_ACT_MODE 	en_type, 		///< [in] 
	enSEARCH_MODE	en_search 		///< [in] 
){
 8019558:	b590      	push	{r4, r7, lr}
 801955a:	b087      	sub	sp, #28
 801955c:	af02      	add	r7, sp, #8
 801955e:	4604      	mov	r4, r0
 8019560:	4608      	mov	r0, r1
 8019562:	4611      	mov	r1, r2
 8019564:	461a      	mov	r2, r3
 8019566:	4623      	mov	r3, r4
 8019568:	71fb      	strb	r3, [r7, #7]
 801956a:	4603      	mov	r3, r0
 801956c:	71bb      	strb	r3, [r7, #6]
 801956e:	460b      	mov	r3, r1
 8019570:	717b      	strb	r3, [r7, #5]
 8019572:	4613      	mov	r3, r2
 8019574:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_head = NORTH;
 8019576:	2300      	movs	r3, #0
 8019578:	72fb      	strb	r3, [r7, #11]
	bool		bl_type = TRUE;			// FALSE: TURE:
 801957a:	2301      	movs	r3, #1
 801957c:	72bb      	strb	r3, [r7, #10]
	uint8_t uc_goalX;
	uint8_t uc_goalY;
	uint8_t uc_staX;
	uint8_t uc_staY;
	
	SearchFlag = TRUE;
 801957e:	4b95      	ldr	r3, [pc, #596]	@ (80197d4 <MAP_searchGoal+0x27c>)
 8019580:	2201      	movs	r2, #1
 8019582:	701a      	strb	r2, [r3, #0]

	if (en_search == SEARCH_RETURN){
 8019584:	793b      	ldrb	r3, [r7, #4]
 8019586:	2b03      	cmp	r3, #3
 8019588:	d122      	bne.n	80195d0 <MAP_searchGoal+0x78>
		uc_goalX = uc_trgX;
 801958a:	79fb      	ldrb	r3, [r7, #7]
 801958c:	73fb      	strb	r3, [r7, #15]
		uc_goalY = uc_trgY;
 801958e:	79bb      	ldrb	r3, [r7, #6]
 8019590:	733b      	strb	r3, [r7, #12]
		uc_staX = mx;
 8019592:	4b91      	ldr	r3, [pc, #580]	@ (80197d8 <MAP_searchGoal+0x280>)
 8019594:	781b      	ldrb	r3, [r3, #0]
 8019596:	73bb      	strb	r3, [r7, #14]
		uc_staY = my;
 8019598:	4b90      	ldr	r3, [pc, #576]	@ (80197dc <MAP_searchGoal+0x284>)
 801959a:	781b      	ldrb	r3, [r3, #0]
 801959c:	737b      	strb	r3, [r7, #13]
//		printf("mx%d,my%d\n", mx, my);
//		MAP_makeContourMap(uc_trgX, uc_trgY, en_type);
		MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
 801959e:	797a      	ldrb	r2, [r7, #5]
 80195a0:	79b9      	ldrb	r1, [r7, #6]
 80195a2:	79fb      	ldrb	r3, [r7, #7]
 80195a4:	4618      	mov	r0, r3
 80195a6:	f7fd fe93 	bl	80172d0 <MAP_makeContourMap_queue>
		MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 80195aa:	4b8d      	ldr	r3, [pc, #564]	@ (80197e0 <MAP_searchGoal+0x288>)
 80195ac:	781a      	ldrb	r2, [r3, #0]
 80195ae:	7bfc      	ldrb	r4, [r7, #15]
 80195b0:	7b79      	ldrb	r1, [r7, #13]
 80195b2:	7bb8      	ldrb	r0, [r7, #14]
 80195b4:	f107 0309 	add.w	r3, r7, #9
 80195b8:	9301      	str	r3, [sp, #4]
 80195ba:	7bfb      	ldrb	r3, [r7, #15]
 80195bc:	9300      	str	r3, [sp, #0]
 80195be:	4623      	mov	r3, r4
 80195c0:	f7fc fd8a 	bl	80160d8 <MAP_searchCmdList>
		uc_trgX = Return_X;
 80195c4:	4b87      	ldr	r3, [pc, #540]	@ (80197e4 <MAP_searchGoal+0x28c>)
 80195c6:	781b      	ldrb	r3, [r3, #0]
 80195c8:	71fb      	strb	r3, [r7, #7]
		uc_trgY = Return_Y;
 80195ca:	4b87      	ldr	r3, [pc, #540]	@ (80197e8 <MAP_searchGoal+0x290>)
 80195cc:	781b      	ldrb	r3, [r3, #0]
 80195ce:	71bb      	strb	r3, [r7, #6]
//		MAP_showcountLog();
	}

//	SYS_setDisable( SYS_MODE );				// 

	MOT_setTrgtSpeed(SEARCH_SPEED);		// 
 80195d0:	ed9f 0a86 	vldr	s0, [pc, #536]	@ 80197ec <MAP_searchGoal+0x294>
 80195d4:	f7f7 fdc8 	bl	8011168 <MOT_setTrgtSpeed>
	MOT_setNowSpeed( 0.0f );
 80195d8:	ed9f 0a85 	vldr	s0, [pc, #532]	@ 80197f0 <MAP_searchGoal+0x298>
 80195dc:	f7f7 fdda 	bl	8011194 <MOT_setNowSpeed>
	f_MoveBackDist = 0;
 80195e0:	4b84      	ldr	r3, [pc, #528]	@ (80197f4 <MAP_searchGoal+0x29c>)
 80195e2:	f04f 0200 	mov.w	r2, #0
 80195e6:	601a      	str	r2, [r3, #0]
	uc_SlaCnt = 0;
 80195e8:	4b83      	ldr	r3, [pc, #524]	@ (80197f8 <MAP_searchGoal+0x2a0>)
 80195ea:	2200      	movs	r2, #0
 80195ec:	701a      	strb	r2, [r3, #0]
	if(uc_trgX == GOAL_MAP_X && uc_trgY == GOAL_MAP_Y){
 80195ee:	4b83      	ldr	r3, [pc, #524]	@ (80197fc <MAP_searchGoal+0x2a4>)
 80195f0:	781b      	ldrb	r3, [r3, #0]
 80195f2:	79fa      	ldrb	r2, [r7, #7]
 80195f4:	429a      	cmp	r2, r3
 80195f6:	d107      	bne.n	8019608 <MAP_searchGoal+0xb0>
 80195f8:	4b81      	ldr	r3, [pc, #516]	@ (8019800 <MAP_searchGoal+0x2a8>)
 80195fa:	781b      	ldrb	r3, [r3, #0]
 80195fc:	79ba      	ldrb	r2, [r7, #6]
 80195fe:	429a      	cmp	r2, r3
 8019600:	d102      	bne.n	8019608 <MAP_searchGoal+0xb0>
		f_MoveBackDist = MOVE_BACK_DIST;
 8019602:	4b7c      	ldr	r3, [pc, #496]	@ (80197f4 <MAP_searchGoal+0x29c>)
 8019604:	4a7f      	ldr	r2, [pc, #508]	@ (8019804 <MAP_searchGoal+0x2ac>)
 8019606:	601a      	str	r2, [r3, #0]
	}
	
	log_flag_on();	//
 8019608:	f7f0 fc78 	bl	8009efc <log_flag_on>
	
	/*  */
	while(1){
		MAP_refMousePos( en_Head );								// 
 801960c:	4b74      	ldr	r3, [pc, #464]	@ (80197e0 <MAP_searchGoal+0x288>)
 801960e:	781b      	ldrb	r3, [r3, #0]
 8019610:	4618      	mov	r0, r3
 8019612:	f7fe fb39 	bl	8017c88 <MAP_refMousePos>
//		MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// 
		
		/*  */
		if( SEARCH_TURN == en_search ){
 8019616:	793b      	ldrb	r3, [r7, #4]
 8019618:	2b00      	cmp	r3, #0
 801961a:	d132      	bne.n	8019682 <MAP_searchGoal+0x12a>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// 
			MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
 801961c:	797a      	ldrb	r2, [r7, #5]
 801961e:	79b9      	ldrb	r1, [r7, #6]
 8019620:	79fb      	ldrb	r3, [r7, #7]
 8019622:	4618      	mov	r0, r3
 8019624:	f7fd fe54 	bl	80172d0 <MAP_makeContourMap_queue>
			if( TRUE == bl_type ){
 8019628:	7abb      	ldrb	r3, [r7, #10]
 801962a:	2b00      	cmp	r3, #0
 801962c:	d00c      	beq.n	8019648 <MAP_searchGoal+0xf0>
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// ()
 801962e:	4b71      	ldr	r3, [pc, #452]	@ (80197f4 <MAP_searchGoal+0x29c>)
 8019630:	edd3 7a00 	vldr	s15, [r3]
 8019634:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8019638:	ee77 7a87 	vadd.f32	s15, s15, s14
 801963c:	eddf 0a6b 	vldr	s1, [pc, #428]	@ 80197ec <MAP_searchGoal+0x294>
 8019640:	eeb0 0a67 	vmov.f32	s0, s15
 8019644:	f7f6 f862 	bl	800f70c <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();												// 			 
 8019648:	f7fd fc1a 	bl	8016e80 <MAP_makeMapData>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);						// MAP			 MAP
 801964c:	f107 030b 	add.w	r3, r7, #11
 8019650:	4619      	mov	r1, r3
 8019652:	2000      	movs	r0, #0
 8019654:	f7fe fa0c 	bl	8017a70 <MAP_calcMouseDir>
			
			/*  */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 8019658:	4b5f      	ldr	r3, [pc, #380]	@ (80197d8 <MAP_searchGoal+0x280>)
 801965a:	781b      	ldrb	r3, [r3, #0]
 801965c:	79fa      	ldrb	r2, [r7, #7]
 801965e:	429a      	cmp	r2, r3
 8019660:	d107      	bne.n	8019672 <MAP_searchGoal+0x11a>
 8019662:	4b5e      	ldr	r3, [pc, #376]	@ (80197dc <MAP_searchGoal+0x284>)
 8019664:	781b      	ldrb	r3, [r3, #0]
 8019666:	79ba      	ldrb	r2, [r7, #6]
 8019668:	429a      	cmp	r2, r3
 801966a:	d102      	bne.n	8019672 <MAP_searchGoal+0x11a>
				MAP_actGoal();										// 
 801966c:	f7fe feca 	bl	8018404 <MAP_actGoal>
				break;
 8019670:	e0a4      	b.n	80197bc <MAP_searchGoal+0x264>
			}
			else{
				MAP_moveNextBlock(en_head, &bl_type);				// 			 
 8019672:	7afb      	ldrb	r3, [r7, #11]
 8019674:	f107 020a 	add.w	r2, r7, #10
 8019678:	4611      	mov	r1, r2
 801967a:	4618      	mov	r0, r3
 801967c:	f7fe fb40 	bl	8017d00 <MAP_moveNextBlock>
 8019680:	e081      	b.n	8019786 <MAP_searchGoal+0x22e>
			}
		}
		/*  */
		else if( SEARCH_SLA == en_search ){
 8019682:	793b      	ldrb	r3, [r7, #4]
 8019684:	2b01      	cmp	r3, #1
 8019686:	d132      	bne.n	80196ee <MAP_searchGoal+0x196>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// 
			MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
 8019688:	797a      	ldrb	r2, [r7, #5]
 801968a:	79b9      	ldrb	r1, [r7, #6]
 801968c:	79fb      	ldrb	r3, [r7, #7]
 801968e:	4618      	mov	r0, r3
 8019690:	f7fd fe1e 	bl	80172d0 <MAP_makeContourMap_queue>
			if( TRUE == bl_type ){
 8019694:	7abb      	ldrb	r3, [r7, #10]
 8019696:	2b00      	cmp	r3, #0
 8019698:	d00c      	beq.n	80196b4 <MAP_searchGoal+0x15c>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// ()
 801969a:	4b56      	ldr	r3, [pc, #344]	@ (80197f4 <MAP_searchGoal+0x29c>)
 801969c:	edd3 7a00 	vldr	s15, [r3]
 80196a0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80196a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80196a8:	eddf 0a50 	vldr	s1, [pc, #320]	@ 80197ec <MAP_searchGoal+0x294>
 80196ac:	eeb0 0a67 	vmov.f32	s0, s15
 80196b0:	f7f6 f82c 	bl	800f70c <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();		// 
 80196b4:	f7fd fbe4 	bl	8016e80 <MAP_makeMapData>
			
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);				// MAP			 MAP
 80196b8:	f107 030b 	add.w	r3, r7, #11
 80196bc:	4619      	mov	r1, r3
 80196be:	2000      	movs	r0, #0
 80196c0:	f7fe f9d6 	bl	8017a70 <MAP_calcMouseDir>
			
			/*  */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 80196c4:	4b44      	ldr	r3, [pc, #272]	@ (80197d8 <MAP_searchGoal+0x280>)
 80196c6:	781b      	ldrb	r3, [r3, #0]
 80196c8:	79fa      	ldrb	r2, [r7, #7]
 80196ca:	429a      	cmp	r2, r3
 80196cc:	d107      	bne.n	80196de <MAP_searchGoal+0x186>
 80196ce:	4b43      	ldr	r3, [pc, #268]	@ (80197dc <MAP_searchGoal+0x284>)
 80196d0:	781b      	ldrb	r3, [r3, #0]
 80196d2:	79ba      	ldrb	r2, [r7, #6]
 80196d4:	429a      	cmp	r2, r3
 80196d6:	d102      	bne.n	80196de <MAP_searchGoal+0x186>
				MAP_actGoal();										// 
 80196d8:	f7fe fe94 	bl	8018404 <MAP_actGoal>
				break;
 80196dc:	e06e      	b.n	80197bc <MAP_searchGoal+0x264>
			}
			else{
				MAP_moveNextBlock_Sla(en_head, &bl_type, FALSE );	// 						 
 80196de:	7afb      	ldrb	r3, [r7, #11]
 80196e0:	f107 010a 	add.w	r1, r7, #10
 80196e4:	2200      	movs	r2, #0
 80196e6:	4618      	mov	r0, r3
 80196e8:	f7fe fbbc 	bl	8017e64 <MAP_moveNextBlock_Sla>
 80196ec:	e04b      	b.n	8019786 <MAP_searchGoal+0x22e>
//				MAP_moveNextBlock_acc(en_head, &bl_type);
			}
		}
		/*  */
		else if (SEARCH_RETURN == en_search) {
 80196ee:	793b      	ldrb	r3, [r7, #4]
 80196f0:	2b03      	cmp	r3, #3
 80196f2:	d148      	bne.n	8019786 <MAP_searchGoal+0x22e>
			
			if( TRUE == bl_type ){
 80196f4:	7abb      	ldrb	r3, [r7, #10]
 80196f6:	2b00      	cmp	r3, #0
 80196f8:	d00c      	beq.n	8019714 <MAP_searchGoal+0x1bc>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// ()
 80196fa:	4b3e      	ldr	r3, [pc, #248]	@ (80197f4 <MAP_searchGoal+0x29c>)
 80196fc:	edd3 7a00 	vldr	s15, [r3]
 8019700:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8019704:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019708:	eddf 0a38 	vldr	s1, [pc, #224]	@ 80197ec <MAP_searchGoal+0x294>
 801970c:	eeb0 0a67 	vmov.f32	s0, s15
 8019710:	f7f5 fffc 	bl	800f70c <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();		// 
 8019714:	f7fd fbb4 	bl	8016e80 <MAP_makeMapData>
						
			MAP_makeReturnContourMap(uc_staX,uc_staY);
 8019718:	7b7a      	ldrb	r2, [r7, #13]
 801971a:	7bbb      	ldrb	r3, [r7, #14]
 801971c:	4611      	mov	r1, r2
 801971e:	4618      	mov	r0, r3
 8019720:	f7fe ff00 	bl	8018524 <MAP_makeReturnContourMap>
			MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 8019724:	4b2e      	ldr	r3, [pc, #184]	@ (80197e0 <MAP_searchGoal+0x288>)
 8019726:	781a      	ldrb	r2, [r3, #0]
 8019728:	7bfc      	ldrb	r4, [r7, #15]
 801972a:	7b79      	ldrb	r1, [r7, #13]
 801972c:	7bb8      	ldrb	r0, [r7, #14]
 801972e:	f107 0309 	add.w	r3, r7, #9
 8019732:	9301      	str	r3, [sp, #4]
 8019734:	7bfb      	ldrb	r3, [r7, #15]
 8019736:	9300      	str	r3, [sp, #0]
 8019738:	4623      	mov	r3, r4
 801973a:	f7fc fccd 	bl	80160d8 <MAP_searchCmdList>
			uc_trgX = Return_X;
 801973e:	4b29      	ldr	r3, [pc, #164]	@ (80197e4 <MAP_searchGoal+0x28c>)
 8019740:	781b      	ldrb	r3, [r3, #0]
 8019742:	71fb      	strb	r3, [r7, #7]
			uc_trgY = Return_Y;
 8019744:	4b28      	ldr	r3, [pc, #160]	@ (80197e8 <MAP_searchGoal+0x290>)
 8019746:	781b      	ldrb	r3, [r3, #0]
 8019748:	71bb      	strb	r3, [r7, #6]
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// 
			MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
 801974a:	797a      	ldrb	r2, [r7, #5]
 801974c:	79b9      	ldrb	r1, [r7, #6]
 801974e:	79fb      	ldrb	r3, [r7, #7]
 8019750:	4618      	mov	r0, r3
 8019752:	f7fd fdbd 	bl	80172d0 <MAP_makeContourMap_queue>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);	
 8019756:	f107 030b 	add.w	r3, r7, #11
 801975a:	4619      	mov	r1, r3
 801975c:	2000      	movs	r0, #0
 801975e:	f7fe f987 	bl	8017a70 <MAP_calcMouseDir>
			/*  */
//			if ((us_Cmap[my][mx] == 0)||((g_SysMap[uc_trgY][uc_trgX]&0xf0) == 0xf0)) {
			if ((mx == 0)&&(my == 0)){
 8019762:	4b1d      	ldr	r3, [pc, #116]	@ (80197d8 <MAP_searchGoal+0x280>)
 8019764:	781b      	ldrb	r3, [r3, #0]
 8019766:	2b00      	cmp	r3, #0
 8019768:	d106      	bne.n	8019778 <MAP_searchGoal+0x220>
 801976a:	4b1c      	ldr	r3, [pc, #112]	@ (80197dc <MAP_searchGoal+0x284>)
 801976c:	781b      	ldrb	r3, [r3, #0]
 801976e:	2b00      	cmp	r3, #0
 8019770:	d102      	bne.n	8019778 <MAP_searchGoal+0x220>
				MAP_actGoal();
 8019772:	f7fe fe47 	bl	8018404 <MAP_actGoal>
				break;
 8019776:	e021      	b.n	80197bc <MAP_searchGoal+0x264>
			}
//			}
			else {
				MAP_moveNextBlock_Sla(en_head, &bl_type, FALSE);	// 			 
 8019778:	7afb      	ldrb	r3, [r7, #11]
 801977a:	f107 010a 	add.w	r1, r7, #10
 801977e:	2200      	movs	r2, #0
 8019780:	4618      	mov	r0, r3
 8019782:	f7fe fb6f 	bl	8017e64 <MAP_moveNextBlock_Sla>
//			LED_count(uc_trgY);
		}

		
		/*  */
		if( SYS_isOutOfCtrl() == TRUE ){
 8019786:	f7ef ffbb 	bl	8009700 <SYS_isOutOfCtrl>
 801978a:	4603      	mov	r3, r0
 801978c:	2b00      	cmp	r3, #0
 801978e:	f43f af3d 	beq.w	801960c <MAP_searchGoal+0xb4>
			CTRL_stop();
 8019792:	f7ec fecf 	bl	8006534 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 8019796:	2000      	movs	r0, #0
 8019798:	f7ef ffe4 	bl	8009764 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 801979c:	2001      	movs	r0, #1
 801979e:	f7ef ffe1 	bl	8009764 <DCM_brakeMot>
			
			/*  */
			en_Head		= NORTH;
 80197a2:	4b0f      	ldr	r3, [pc, #60]	@ (80197e0 <MAP_searchGoal+0x288>)
 80197a4:	2200      	movs	r2, #0
 80197a6:	701a      	strb	r2, [r3, #0]
			mx			= 0;
 80197a8:	4b0b      	ldr	r3, [pc, #44]	@ (80197d8 <MAP_searchGoal+0x280>)
 80197aa:	2200      	movs	r2, #0
 80197ac:	701a      	strb	r2, [r3, #0]
			my			= 0;
 80197ae:	4b0b      	ldr	r3, [pc, #44]	@ (80197dc <MAP_searchGoal+0x284>)
 80197b0:	2200      	movs	r2, #0
 80197b2:	701a      	strb	r2, [r3, #0]
			f_MoveBackDist = 0;
 80197b4:	4b0f      	ldr	r3, [pc, #60]	@ (80197f4 <MAP_searchGoal+0x29c>)
 80197b6:	f04f 0200 	mov.w	r2, #0
 80197ba:	601a      	str	r2, [r3, #0]
			
			// DCMC
			break;
		}
	}
	SearchFlag = FALSE;
 80197bc:	4b05      	ldr	r3, [pc, #20]	@ (80197d4 <MAP_searchGoal+0x27c>)
 80197be:	2200      	movs	r2, #0
 80197c0:	701a      	strb	r2, [r3, #0]
	LL_mDelay(1000);
 80197c2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80197c6:	f002 f96b 	bl	801baa0 <LL_mDelay>
//	SYS_setEnable( SYS_MODE );				// 
}
 80197ca:	bf00      	nop
 80197cc:	3714      	adds	r7, #20
 80197ce:	46bd      	mov	sp, r7
 80197d0:	bd90      	pop	{r4, r7, pc}
 80197d2:	bf00      	nop
 80197d4:	2001bda0 	.word	0x2001bda0
 80197d8:	2001ad8c 	.word	0x2001ad8c
 80197dc:	2001ad8b 	.word	0x2001ad8b
 80197e0:	2001ad8a 	.word	0x2001ad8a
 80197e4:	2001ad9c 	.word	0x2001ad9c
 80197e8:	2001ad9d 	.word	0x2001ad9d
 80197ec:	3e99999a 	.word	0x3e99999a
 80197f0:	00000000 	.word	0x00000000
 80197f4:	2001ad90 	.word	0x2001ad90
 80197f8:	2001ad94 	.word	0x2001ad94
 80197fc:	2001ad95 	.word	0x2001ad95
 8019800:	2001ad96 	.word	0x2001ad96
 8019804:	3e6b851f 	.word	0x3e6b851f

08019808 <MAP_searchGoalKnown>:
void MAP_searchGoalKnown(
	uint8_t 			uc_trgX, 		///< [in] x
	uint8_t 			uc_trgY, 		///< [in] y 
	enMAP_ACT_MODE 	en_type, 		///< [in] 
	enSEARCH_MODE	en_search 		///< [in] 
){
 8019808:	b590      	push	{r4, r7, lr}
 801980a:	b087      	sub	sp, #28
 801980c:	af02      	add	r7, sp, #8
 801980e:	4604      	mov	r4, r0
 8019810:	4608      	mov	r0, r1
 8019812:	4611      	mov	r1, r2
 8019814:	461a      	mov	r2, r3
 8019816:	4623      	mov	r3, r4
 8019818:	71fb      	strb	r3, [r7, #7]
 801981a:	4603      	mov	r3, r0
 801981c:	71bb      	strb	r3, [r7, #6]
 801981e:	460b      	mov	r3, r1
 8019820:	717b      	strb	r3, [r7, #5]
 8019822:	4613      	mov	r3, r2
 8019824:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_head = NORTH;
 8019826:	2300      	movs	r3, #0
 8019828:	72fb      	strb	r3, [r7, #11]
	bool		bl_type = TRUE;			// FALSE: TURE:
 801982a:	2301      	movs	r3, #1
 801982c:	72bb      	strb	r3, [r7, #10]
	uint8_t uc_goalX;
	uint8_t uc_goalY;
	uint8_t uc_staX;
	uint8_t uc_staY;
	
	SearchFlag = TRUE;
 801982e:	4b85      	ldr	r3, [pc, #532]	@ (8019a44 <MAP_searchGoalKnown+0x23c>)
 8019830:	2201      	movs	r2, #1
 8019832:	701a      	strb	r2, [r3, #0]

	if (en_search == SEARCH_RETURN){
 8019834:	793b      	ldrb	r3, [r7, #4]
 8019836:	2b03      	cmp	r3, #3
 8019838:	d122      	bne.n	8019880 <MAP_searchGoalKnown+0x78>
		uc_goalX = uc_trgX;
 801983a:	79fb      	ldrb	r3, [r7, #7]
 801983c:	73fb      	strb	r3, [r7, #15]
		uc_goalY = uc_trgY;
 801983e:	79bb      	ldrb	r3, [r7, #6]
 8019840:	733b      	strb	r3, [r7, #12]
		uc_staX = mx;
 8019842:	4b81      	ldr	r3, [pc, #516]	@ (8019a48 <MAP_searchGoalKnown+0x240>)
 8019844:	781b      	ldrb	r3, [r3, #0]
 8019846:	73bb      	strb	r3, [r7, #14]
		uc_staY = my;
 8019848:	4b80      	ldr	r3, [pc, #512]	@ (8019a4c <MAP_searchGoalKnown+0x244>)
 801984a:	781b      	ldrb	r3, [r3, #0]
 801984c:	737b      	strb	r3, [r7, #13]
//		printf("mx%d,my%d\n", mx, my);
//		MAP_makeContourMap(uc_trgX, uc_trgY, en_type);
		MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
 801984e:	797a      	ldrb	r2, [r7, #5]
 8019850:	79b9      	ldrb	r1, [r7, #6]
 8019852:	79fb      	ldrb	r3, [r7, #7]
 8019854:	4618      	mov	r0, r3
 8019856:	f7fd fd3b 	bl	80172d0 <MAP_makeContourMap_queue>
		MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 801985a:	4b7d      	ldr	r3, [pc, #500]	@ (8019a50 <MAP_searchGoalKnown+0x248>)
 801985c:	781a      	ldrb	r2, [r3, #0]
 801985e:	7bfc      	ldrb	r4, [r7, #15]
 8019860:	7b79      	ldrb	r1, [r7, #13]
 8019862:	7bb8      	ldrb	r0, [r7, #14]
 8019864:	f107 0309 	add.w	r3, r7, #9
 8019868:	9301      	str	r3, [sp, #4]
 801986a:	7bfb      	ldrb	r3, [r7, #15]
 801986c:	9300      	str	r3, [sp, #0]
 801986e:	4623      	mov	r3, r4
 8019870:	f7fc fc32 	bl	80160d8 <MAP_searchCmdList>
		uc_trgX = Return_X;
 8019874:	4b77      	ldr	r3, [pc, #476]	@ (8019a54 <MAP_searchGoalKnown+0x24c>)
 8019876:	781b      	ldrb	r3, [r3, #0]
 8019878:	71fb      	strb	r3, [r7, #7]
		uc_trgY = Return_Y;
 801987a:	4b77      	ldr	r3, [pc, #476]	@ (8019a58 <MAP_searchGoalKnown+0x250>)
 801987c:	781b      	ldrb	r3, [r3, #0]
 801987e:	71bb      	strb	r3, [r7, #6]
//		MAP_showcountLog();
	}

//	SYS_setDisable( SYS_MODE );				// 

	MOT_setTrgtSpeed(SEARCH_SPEED);		// 
 8019880:	ed9f 0a76 	vldr	s0, [pc, #472]	@ 8019a5c <MAP_searchGoalKnown+0x254>
 8019884:	f7f7 fc70 	bl	8011168 <MOT_setTrgtSpeed>
	MOT_setNowSpeed( 0.0f );
 8019888:	ed9f 0a75 	vldr	s0, [pc, #468]	@ 8019a60 <MAP_searchGoalKnown+0x258>
 801988c:	f7f7 fc82 	bl	8011194 <MOT_setNowSpeed>
	f_MoveBackDist = 0;
 8019890:	4b74      	ldr	r3, [pc, #464]	@ (8019a64 <MAP_searchGoalKnown+0x25c>)
 8019892:	f04f 0200 	mov.w	r2, #0
 8019896:	601a      	str	r2, [r3, #0]
	uc_SlaCnt = 0;
 8019898:	4b73      	ldr	r3, [pc, #460]	@ (8019a68 <MAP_searchGoalKnown+0x260>)
 801989a:	2200      	movs	r2, #0
 801989c:	701a      	strb	r2, [r3, #0]
	if(uc_trgX == GOAL_MAP_X && uc_trgY == GOAL_MAP_Y){
 801989e:	4b73      	ldr	r3, [pc, #460]	@ (8019a6c <MAP_searchGoalKnown+0x264>)
 80198a0:	781b      	ldrb	r3, [r3, #0]
 80198a2:	79fa      	ldrb	r2, [r7, #7]
 80198a4:	429a      	cmp	r2, r3
 80198a6:	d107      	bne.n	80198b8 <MAP_searchGoalKnown+0xb0>
 80198a8:	4b71      	ldr	r3, [pc, #452]	@ (8019a70 <MAP_searchGoalKnown+0x268>)
 80198aa:	781b      	ldrb	r3, [r3, #0]
 80198ac:	79ba      	ldrb	r2, [r7, #6]
 80198ae:	429a      	cmp	r2, r3
 80198b0:	d102      	bne.n	80198b8 <MAP_searchGoalKnown+0xb0>
		f_MoveBackDist = MOVE_BACK_DIST;
 80198b2:	4b6c      	ldr	r3, [pc, #432]	@ (8019a64 <MAP_searchGoalKnown+0x25c>)
 80198b4:	4a6f      	ldr	r2, [pc, #444]	@ (8019a74 <MAP_searchGoalKnown+0x26c>)
 80198b6:	601a      	str	r2, [r3, #0]
	}
	
	log_flag_on();	//
 80198b8:	f7f0 fb20 	bl	8009efc <log_flag_on>
	
	/*  */
	while(1){
		MAP_refMousePos( en_Head );								// 
 80198bc:	4b64      	ldr	r3, [pc, #400]	@ (8019a50 <MAP_searchGoalKnown+0x248>)
 80198be:	781b      	ldrb	r3, [r3, #0]
 80198c0:	4618      	mov	r0, r3
 80198c2:	f7fe f9e1 	bl	8017c88 <MAP_refMousePos>
//		MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// 
		
		/*  */
		if( SEARCH_TURN == en_search ){
 80198c6:	793b      	ldrb	r3, [r7, #4]
 80198c8:	2b00      	cmp	r3, #0
 80198ca:	d132      	bne.n	8019932 <MAP_searchGoalKnown+0x12a>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// 
//			MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
			if( TRUE == bl_type ){
 80198cc:	7abb      	ldrb	r3, [r7, #10]
 80198ce:	2b00      	cmp	r3, #0
 80198d0:	d00c      	beq.n	80198ec <MAP_searchGoalKnown+0xe4>
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// ()
 80198d2:	4b64      	ldr	r3, [pc, #400]	@ (8019a64 <MAP_searchGoalKnown+0x25c>)
 80198d4:	edd3 7a00 	vldr	s15, [r3]
 80198d8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80198dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80198e0:	eddf 0a5e 	vldr	s1, [pc, #376]	@ 8019a5c <MAP_searchGoalKnown+0x254>
 80198e4:	eeb0 0a67 	vmov.f32	s0, s15
 80198e8:	f7f5 ff10 	bl	800f70c <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();												// 			 
 80198ec:	f7fd fac8 	bl	8016e80 <MAP_makeMapData>
			MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
 80198f0:	797a      	ldrb	r2, [r7, #5]
 80198f2:	79b9      	ldrb	r1, [r7, #6]
 80198f4:	79fb      	ldrb	r3, [r7, #7]
 80198f6:	4618      	mov	r0, r3
 80198f8:	f7fd fcea 	bl	80172d0 <MAP_makeContourMap_queue>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);						// MAP			 MAP
 80198fc:	f107 030b 	add.w	r3, r7, #11
 8019900:	4619      	mov	r1, r3
 8019902:	2000      	movs	r0, #0
 8019904:	f7fe f8b4 	bl	8017a70 <MAP_calcMouseDir>
			
			/*  */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 8019908:	4b4f      	ldr	r3, [pc, #316]	@ (8019a48 <MAP_searchGoalKnown+0x240>)
 801990a:	781b      	ldrb	r3, [r3, #0]
 801990c:	79fa      	ldrb	r2, [r7, #7]
 801990e:	429a      	cmp	r2, r3
 8019910:	d107      	bne.n	8019922 <MAP_searchGoalKnown+0x11a>
 8019912:	4b4e      	ldr	r3, [pc, #312]	@ (8019a4c <MAP_searchGoalKnown+0x244>)
 8019914:	781b      	ldrb	r3, [r3, #0]
 8019916:	79ba      	ldrb	r2, [r7, #6]
 8019918:	429a      	cmp	r2, r3
 801991a:	d102      	bne.n	8019922 <MAP_searchGoalKnown+0x11a>
				MAP_actGoal();										// 
 801991c:	f7fe fd72 	bl	8018404 <MAP_actGoal>
				break;
 8019920:	e13c      	b.n	8019b9c <MAP_searchGoalKnown+0x394>
			}
			else{
				MAP_moveNextBlock(en_head, &bl_type);				// 			 
 8019922:	7afb      	ldrb	r3, [r7, #11]
 8019924:	f107 020a 	add.w	r2, r7, #10
 8019928:	4611      	mov	r1, r2
 801992a:	4618      	mov	r0, r3
 801992c:	f7fe f9e8 	bl	8017d00 <MAP_moveNextBlock>
 8019930:	e0ab      	b.n	8019a8a <MAP_searchGoalKnown+0x282>
			}
		}
		/*  */
		else if( SEARCH_SLA == en_search ){
 8019932:	793b      	ldrb	r3, [r7, #4]
 8019934:	2b01      	cmp	r3, #1
 8019936:	d139      	bne.n	80199ac <MAP_searchGoalKnown+0x1a4>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// 
//			MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
			if( TRUE == bl_type ){
 8019938:	7abb      	ldrb	r3, [r7, #10]
 801993a:	2b00      	cmp	r3, #0
 801993c:	d00c      	beq.n	8019958 <MAP_searchGoalKnown+0x150>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// ()
 801993e:	4b49      	ldr	r3, [pc, #292]	@ (8019a64 <MAP_searchGoalKnown+0x25c>)
 8019940:	edd3 7a00 	vldr	s15, [r3]
 8019944:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8019948:	ee77 7a87 	vadd.f32	s15, s15, s14
 801994c:	eddf 0a43 	vldr	s1, [pc, #268]	@ 8019a5c <MAP_searchGoalKnown+0x254>
 8019950:	eeb0 0a67 	vmov.f32	s0, s15
 8019954:	f7f5 feda 	bl	800f70c <MOT_goBlock_FinSpeed>
			}
			if (st_Known.bl_known != TRUE) {
 8019958:	4b47      	ldr	r3, [pc, #284]	@ (8019a78 <MAP_searchGoalKnown+0x270>)
 801995a:	785b      	ldrb	r3, [r3, #1]
 801995c:	f083 0301 	eor.w	r3, r3, #1
 8019960:	b2db      	uxtb	r3, r3
 8019962:	2b00      	cmp	r3, #0
 8019964:	d001      	beq.n	801996a <MAP_searchGoalKnown+0x162>
				MAP_makeMapData();		// 
 8019966:	f7fd fa8b 	bl	8016e80 <MAP_makeMapData>
			}
			MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
 801996a:	797a      	ldrb	r2, [r7, #5]
 801996c:	79b9      	ldrb	r1, [r7, #6]
 801996e:	79fb      	ldrb	r3, [r7, #7]
 8019970:	4618      	mov	r0, r3
 8019972:	f7fd fcad 	bl	80172d0 <MAP_makeContourMap_queue>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);			// MAP			 MAP
 8019976:	f107 030b 	add.w	r3, r7, #11
 801997a:	4619      	mov	r1, r3
 801997c:	2000      	movs	r0, #0
 801997e:	f7fe f877 	bl	8017a70 <MAP_calcMouseDir>
			
			/*  */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 8019982:	4b31      	ldr	r3, [pc, #196]	@ (8019a48 <MAP_searchGoalKnown+0x240>)
 8019984:	781b      	ldrb	r3, [r3, #0]
 8019986:	79fa      	ldrb	r2, [r7, #7]
 8019988:	429a      	cmp	r2, r3
 801998a:	d107      	bne.n	801999c <MAP_searchGoalKnown+0x194>
 801998c:	4b2f      	ldr	r3, [pc, #188]	@ (8019a4c <MAP_searchGoalKnown+0x244>)
 801998e:	781b      	ldrb	r3, [r3, #0]
 8019990:	79ba      	ldrb	r2, [r7, #6]
 8019992:	429a      	cmp	r2, r3
 8019994:	d102      	bne.n	801999c <MAP_searchGoalKnown+0x194>
				MAP_actGoal();									// 
 8019996:	f7fe fd35 	bl	8018404 <MAP_actGoal>
				break;
 801999a:	e0ff      	b.n	8019b9c <MAP_searchGoalKnown+0x394>
			}
			else{
//				MAP_moveNextBlock_Sla(en_head, &bl_type, FALSE );	// 			 
				MAP_moveNextBlock_acc(en_head, &bl_type);
 801999c:	7afb      	ldrb	r3, [r7, #11]
 801999e:	f107 020a 	add.w	r2, r7, #10
 80199a2:	4611      	mov	r1, r2
 80199a4:	4618      	mov	r0, r3
 80199a6:	f7fe fff5 	bl	8018994 <MAP_moveNextBlock_acc>
 80199aa:	e06e      	b.n	8019a8a <MAP_searchGoalKnown+0x282>
			}
		}
		/*  */
		else if (SEARCH_RETURN == en_search) {
 80199ac:	793b      	ldrb	r3, [r7, #4]
 80199ae:	2b03      	cmp	r3, #3
 80199b0:	d16b      	bne.n	8019a8a <MAP_searchGoalKnown+0x282>
			
			if( TRUE == bl_type ){
 80199b2:	7abb      	ldrb	r3, [r7, #10]
 80199b4:	2b00      	cmp	r3, #0
 80199b6:	d00c      	beq.n	80199d2 <MAP_searchGoalKnown+0x1ca>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// ()
 80199b8:	4b2a      	ldr	r3, [pc, #168]	@ (8019a64 <MAP_searchGoalKnown+0x25c>)
 80199ba:	edd3 7a00 	vldr	s15, [r3]
 80199be:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80199c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80199c6:	eddf 0a25 	vldr	s1, [pc, #148]	@ 8019a5c <MAP_searchGoalKnown+0x254>
 80199ca:	eeb0 0a67 	vmov.f32	s0, s15
 80199ce:	f7f5 fe9d 	bl	800f70c <MOT_goBlock_FinSpeed>
			}
			if (st_Known.bl_known != TRUE) {
 80199d2:	4b29      	ldr	r3, [pc, #164]	@ (8019a78 <MAP_searchGoalKnown+0x270>)
 80199d4:	785b      	ldrb	r3, [r3, #1]
 80199d6:	f083 0301 	eor.w	r3, r3, #1
 80199da:	b2db      	uxtb	r3, r3
 80199dc:	2b00      	cmp	r3, #0
 80199de:	d001      	beq.n	80199e4 <MAP_searchGoalKnown+0x1dc>
				MAP_makeMapData();		// 
 80199e0:	f7fd fa4e 	bl	8016e80 <MAP_makeMapData>
			}			
			MAP_makeReturnContourMap(uc_staX,uc_staY);
 80199e4:	7b7a      	ldrb	r2, [r7, #13]
 80199e6:	7bbb      	ldrb	r3, [r7, #14]
 80199e8:	4611      	mov	r1, r2
 80199ea:	4618      	mov	r0, r3
 80199ec:	f7fe fd9a 	bl	8018524 <MAP_makeReturnContourMap>
			MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 80199f0:	4b17      	ldr	r3, [pc, #92]	@ (8019a50 <MAP_searchGoalKnown+0x248>)
 80199f2:	781a      	ldrb	r2, [r3, #0]
 80199f4:	7bfc      	ldrb	r4, [r7, #15]
 80199f6:	7b79      	ldrb	r1, [r7, #13]
 80199f8:	7bb8      	ldrb	r0, [r7, #14]
 80199fa:	f107 0309 	add.w	r3, r7, #9
 80199fe:	9301      	str	r3, [sp, #4]
 8019a00:	7bfb      	ldrb	r3, [r7, #15]
 8019a02:	9300      	str	r3, [sp, #0]
 8019a04:	4623      	mov	r3, r4
 8019a06:	f7fc fb67 	bl	80160d8 <MAP_searchCmdList>
			uc_trgX = Return_X;
 8019a0a:	4b12      	ldr	r3, [pc, #72]	@ (8019a54 <MAP_searchGoalKnown+0x24c>)
 8019a0c:	781b      	ldrb	r3, [r3, #0]
 8019a0e:	71fb      	strb	r3, [r7, #7]
			uc_trgY = Return_Y;
 8019a10:	4b11      	ldr	r3, [pc, #68]	@ (8019a58 <MAP_searchGoalKnown+0x250>)
 8019a12:	781b      	ldrb	r3, [r3, #0]
 8019a14:	71bb      	strb	r3, [r7, #6]
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// 
			MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
 8019a16:	797a      	ldrb	r2, [r7, #5]
 8019a18:	79b9      	ldrb	r1, [r7, #6]
 8019a1a:	79fb      	ldrb	r3, [r7, #7]
 8019a1c:	4618      	mov	r0, r3
 8019a1e:	f7fd fc57 	bl	80172d0 <MAP_makeContourMap_queue>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);	
 8019a22:	f107 030b 	add.w	r3, r7, #11
 8019a26:	4619      	mov	r1, r3
 8019a28:	2000      	movs	r0, #0
 8019a2a:	f7fe f821 	bl	8017a70 <MAP_calcMouseDir>

			/*  */
//			if ((us_Cmap[my][mx] == 0)||((g_SysMap[uc_trgY][uc_trgX]&0xf0) == 0xf0)) {
			if ((mx == 0)&&(my == 0)){
 8019a2e:	4b06      	ldr	r3, [pc, #24]	@ (8019a48 <MAP_searchGoalKnown+0x240>)
 8019a30:	781b      	ldrb	r3, [r3, #0]
 8019a32:	2b00      	cmp	r3, #0
 8019a34:	d122      	bne.n	8019a7c <MAP_searchGoalKnown+0x274>
 8019a36:	4b05      	ldr	r3, [pc, #20]	@ (8019a4c <MAP_searchGoalKnown+0x244>)
 8019a38:	781b      	ldrb	r3, [r3, #0]
 8019a3a:	2b00      	cmp	r3, #0
 8019a3c:	d11e      	bne.n	8019a7c <MAP_searchGoalKnown+0x274>
				MAP_actGoal();
 8019a3e:	f7fe fce1 	bl	8018404 <MAP_actGoal>
				break;
 8019a42:	e0ab      	b.n	8019b9c <MAP_searchGoalKnown+0x394>
 8019a44:	2001bda0 	.word	0x2001bda0
 8019a48:	2001ad8c 	.word	0x2001ad8c
 8019a4c:	2001ad8b 	.word	0x2001ad8b
 8019a50:	2001ad8a 	.word	0x2001ad8a
 8019a54:	2001ad9c 	.word	0x2001ad9c
 8019a58:	2001ad9d 	.word	0x2001ad9d
 8019a5c:	3e99999a 	.word	0x3e99999a
 8019a60:	00000000 	.word	0x00000000
 8019a64:	2001ad90 	.word	0x2001ad90
 8019a68:	2001ad94 	.word	0x2001ad94
 8019a6c:	2001ad95 	.word	0x2001ad95
 8019a70:	2001ad96 	.word	0x2001ad96
 8019a74:	3e6b851f 	.word	0x3e6b851f
 8019a78:	2001ad98 	.word	0x2001ad98
			}
//			}
			else {
				MAP_moveNextBlock_acc(en_head, &bl_type);
 8019a7c:	7afb      	ldrb	r3, [r7, #11]
 8019a7e:	f107 020a 	add.w	r2, r7, #10
 8019a82:	4611      	mov	r1, r2
 8019a84:	4618      	mov	r0, r3
 8019a86:	f7fe ff85 	bl	8018994 <MAP_moveNextBlock_acc>
			}
//			LED_count(uc_trgY);
		}
		if(front_wall_miss == TRUE){
 8019a8a:	4b4a      	ldr	r3, [pc, #296]	@ (8019bb4 <MAP_searchGoalKnown+0x3ac>)
 8019a8c:	781b      	ldrb	r3, [r3, #0]
 8019a8e:	2b00      	cmp	r3, #0
 8019a90:	d03c      	beq.n	8019b0c <MAP_searchGoalKnown+0x304>
			MOT_turn(MOT_R180);
 8019a92:	2002      	movs	r0, #2
 8019a94:	f7f6 f864 	bl	800fb60 <MOT_turn>
			en_Head = (enMAP_HEAD_DIR)(((uint8_t)en_Head + 2) & (MAP_HEAD_DIR_MAX - 1));
 8019a98:	4b47      	ldr	r3, [pc, #284]	@ (8019bb8 <MAP_searchGoalKnown+0x3b0>)
 8019a9a:	781b      	ldrb	r3, [r3, #0]
 8019a9c:	3302      	adds	r3, #2
 8019a9e:	b2db      	uxtb	r3, r3
 8019aa0:	f003 0303 	and.w	r3, r3, #3
 8019aa4:	b2da      	uxtb	r2, r3
 8019aa6:	4b44      	ldr	r3, [pc, #272]	@ (8019bb8 <MAP_searchGoalKnown+0x3b0>)
 8019aa8:	701a      	strb	r2, [r3, #0]
			MOT_goHitBackWall();
 8019aaa:	f7f7 fb83 	bl	80111b4 <MOT_goHitBackWall>
			LL_mDelay(100);
 8019aae:	2064      	movs	r0, #100	@ 0x64
 8019ab0:	f001 fff6 	bl	801baa0 <LL_mDelay>
			MOT_setTrgtSpeed(SEARCH_SPEED/4.0);		// 
 8019ab4:	ed9f 0a41 	vldr	s0, [pc, #260]	@ 8019bbc <MAP_searchGoalKnown+0x3b4>
 8019ab8:	f7f7 fb56 	bl	8011168 <MOT_setTrgtSpeed>
			MOT_goBlock_FinSpeed( MOVE_BACK_DIST, 0.0 );// 
 8019abc:	eddf 0a40 	vldr	s1, [pc, #256]	@ 8019bc0 <MAP_searchGoalKnown+0x3b8>
 8019ac0:	ed9f 0a40 	vldr	s0, [pc, #256]	@ 8019bc4 <MAP_searchGoalKnown+0x3bc>
 8019ac4:	f7f5 fe22 	bl	800f70c <MOT_goBlock_FinSpeed>
			LL_mDelay(100);
 8019ac8:	2064      	movs	r0, #100	@ 0x64
 8019aca:	f001 ffe9 	bl	801baa0 <LL_mDelay>
			MOT_setTrgtSpeed(SEARCH_SPEED);		// 
 8019ace:	ed9f 0a3e 	vldr	s0, [pc, #248]	@ 8019bc8 <MAP_searchGoalKnown+0x3c0>
 8019ad2:	f7f7 fb49 	bl	8011168 <MOT_setTrgtSpeed>

			MAP_make_refPos_MapData(en_Head);
 8019ad6:	4b38      	ldr	r3, [pc, #224]	@ (8019bb8 <MAP_searchGoalKnown+0x3b0>)
 8019ad8:	781b      	ldrb	r3, [r3, #0]
 8019ada:	4618      	mov	r0, r3
 8019adc:	f7fd fafc 	bl	80170d8 <MAP_make_refPos_MapData>

			MAP_makeContourMap_queue(uc_trgX, uc_trgY, en_type);
 8019ae0:	797a      	ldrb	r2, [r7, #5]
 8019ae2:	79b9      	ldrb	r1, [r7, #6]
 8019ae4:	79fb      	ldrb	r3, [r7, #7]
 8019ae6:	4618      	mov	r0, r3
 8019ae8:	f7fd fbf2 	bl	80172d0 <MAP_makeContourMap_queue>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);			// MAP
 8019aec:	f107 030b 	add.w	r3, r7, #11
 8019af0:	4619      	mov	r1, r3
 8019af2:	2000      	movs	r0, #0
 8019af4:	f7fd ffbc 	bl	8017a70 <MAP_calcMouseDir>
			MAP_moveNextBlock_frontmiss(en_head, &bl_type);
 8019af8:	7afb      	ldrb	r3, [r7, #11]
 8019afa:	f107 020a 	add.w	r2, r7, #10
 8019afe:	4611      	mov	r1, r2
 8019b00:	4618      	mov	r0, r3
 8019b02:	f7fe fc29 	bl	8018358 <MAP_moveNextBlock_frontmiss>

			front_wall_miss = FALSE;
 8019b06:	4b2b      	ldr	r3, [pc, #172]	@ (8019bb4 <MAP_searchGoalKnown+0x3ac>)
 8019b08:	2200      	movs	r2, #0
 8019b0a:	701a      	strb	r2, [r3, #0]
		}

		if(Min_in>6){
 8019b0c:	4b2f      	ldr	r3, [pc, #188]	@ (8019bcc <MAP_searchGoalKnown+0x3c4>)
 8019b0e:	781b      	ldrb	r3, [r3, #0]
 8019b10:	b2db      	uxtb	r3, r3
 8019b12:	2b06      	cmp	r3, #6
 8019b14:	d927      	bls.n	8019b66 <MAP_searchGoalKnown+0x35e>
			MOT_goBlock_FinSpeed(0.5,0.0);
 8019b16:	eddf 0a2a 	vldr	s1, [pc, #168]	@ 8019bc0 <MAP_searchGoalKnown+0x3b8>
 8019b1a:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8019b1e:	f7f5 fdf5 	bl	800f70c <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R180);	
 8019b22:	2002      	movs	r0, #2
 8019b24:	f7f6 f81c 	bl	800fb60 <MOT_turn>
			LL_mDelay(200);
 8019b28:	20c8      	movs	r0, #200	@ 0xc8
 8019b2a:	f001 ffb9 	bl	801baa0 <LL_mDelay>
			MOT_turn(MOT_R180);	
 8019b2e:	2002      	movs	r0, #2
 8019b30:	f7f6 f816 	bl	800fb60 <MOT_turn>
			LL_mDelay(200);
 8019b34:	20c8      	movs	r0, #200	@ 0xc8
 8019b36:	f001 ffb3 	bl	801baa0 <LL_mDelay>
			CTRL_stop();
 8019b3a:	f7ec fcfb 	bl	8006534 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 8019b3e:	2000      	movs	r0, #0
 8019b40:	f7ef fe10 	bl	8009764 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 8019b44:	2001      	movs	r0, #1
 8019b46:	f7ef fe0d 	bl	8009764 <DCM_brakeMot>
			
			/*  */
			en_Head		= NORTH;
 8019b4a:	4b1b      	ldr	r3, [pc, #108]	@ (8019bb8 <MAP_searchGoalKnown+0x3b0>)
 8019b4c:	2200      	movs	r2, #0
 8019b4e:	701a      	strb	r2, [r3, #0]
			mx			= 0;
 8019b50:	4b1f      	ldr	r3, [pc, #124]	@ (8019bd0 <MAP_searchGoalKnown+0x3c8>)
 8019b52:	2200      	movs	r2, #0
 8019b54:	701a      	strb	r2, [r3, #0]
			my			= 0;
 8019b56:	4b1f      	ldr	r3, [pc, #124]	@ (8019bd4 <MAP_searchGoalKnown+0x3cc>)
 8019b58:	2200      	movs	r2, #0
 8019b5a:	701a      	strb	r2, [r3, #0]
			f_MoveBackDist = 0;
 8019b5c:	4b1e      	ldr	r3, [pc, #120]	@ (8019bd8 <MAP_searchGoalKnown+0x3d0>)
 8019b5e:	f04f 0200 	mov.w	r2, #0
 8019b62:	601a      	str	r2, [r3, #0]
			break;
 8019b64:	e01a      	b.n	8019b9c <MAP_searchGoalKnown+0x394>
		}
		
		/*  */
		if( SYS_isOutOfCtrl() == TRUE ){
 8019b66:	f7ef fdcb 	bl	8009700 <SYS_isOutOfCtrl>
 8019b6a:	4603      	mov	r3, r0
 8019b6c:	2b00      	cmp	r3, #0
 8019b6e:	f43f aea5 	beq.w	80198bc <MAP_searchGoalKnown+0xb4>
			CTRL_stop();
 8019b72:	f7ec fcdf 	bl	8006534 <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 8019b76:	2000      	movs	r0, #0
 8019b78:	f7ef fdf4 	bl	8009764 <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 8019b7c:	2001      	movs	r0, #1
 8019b7e:	f7ef fdf1 	bl	8009764 <DCM_brakeMot>
			
			/*  */
			en_Head		= NORTH;
 8019b82:	4b0d      	ldr	r3, [pc, #52]	@ (8019bb8 <MAP_searchGoalKnown+0x3b0>)
 8019b84:	2200      	movs	r2, #0
 8019b86:	701a      	strb	r2, [r3, #0]
			mx			= 0;
 8019b88:	4b11      	ldr	r3, [pc, #68]	@ (8019bd0 <MAP_searchGoalKnown+0x3c8>)
 8019b8a:	2200      	movs	r2, #0
 8019b8c:	701a      	strb	r2, [r3, #0]
			my			= 0;
 8019b8e:	4b11      	ldr	r3, [pc, #68]	@ (8019bd4 <MAP_searchGoalKnown+0x3cc>)
 8019b90:	2200      	movs	r2, #0
 8019b92:	701a      	strb	r2, [r3, #0]
			f_MoveBackDist = 0;
 8019b94:	4b10      	ldr	r3, [pc, #64]	@ (8019bd8 <MAP_searchGoalKnown+0x3d0>)
 8019b96:	f04f 0200 	mov.w	r2, #0
 8019b9a:	601a      	str	r2, [r3, #0]
			
			// DCMC
			break;
		}
	}
	SearchFlag = FALSE;
 8019b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8019bdc <MAP_searchGoalKnown+0x3d4>)
 8019b9e:	2200      	movs	r2, #0
 8019ba0:	701a      	strb	r2, [r3, #0]
	LL_mDelay(1000);
 8019ba2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8019ba6:	f001 ff7b 	bl	801baa0 <LL_mDelay>
//	SYS_setEnable( SYS_MODE );			// 

}
 8019baa:	bf00      	nop
 8019bac:	3714      	adds	r7, #20
 8019bae:	46bd      	mov	sp, r7
 8019bb0:	bd90      	pop	{r4, r7, pc}
 8019bb2:	bf00      	nop
 8019bb4:	2001ad9b 	.word	0x2001ad9b
 8019bb8:	2001ad8a 	.word	0x2001ad8a
 8019bbc:	3d99999a 	.word	0x3d99999a
 8019bc0:	00000000 	.word	0x00000000
 8019bc4:	3e6b851f 	.word	0x3e6b851f
 8019bc8:	3e99999a 	.word	0x3e99999a
 8019bcc:	20000217 	.word	0x20000217
 8019bd0:	2001ad8c 	.word	0x2001ad8c
 8019bd4:	2001ad8b 	.word	0x2001ad8b
 8019bd8:	2001ad90 	.word	0x2001ad90
 8019bdc:	2001bda0 	.word	0x2001bda0

08019be0 <MAP_clearMap_direction>:
//	SYS_setEnable( SYS_MODE );			// 

}

void MAP_clearMap_direction(void)
{
 8019be0:	b480      	push	{r7}
 8019be2:	b083      	sub	sp, #12
 8019be4:	af00      	add	r7, sp, #0
	uint16_t	x, y;
	uint8_t	uc_data;

	/*  */
	for (y = 0; y < MAP_Y_SIZE; y++) {
 8019be6:	2300      	movs	r3, #0
 8019be8:	80bb      	strh	r3, [r7, #4]
 8019bea:	e015      	b.n	8019c18 <MAP_clearMap_direction+0x38>
		for (x = 0; x < MAP_X_SIZE; x++) {
 8019bec:	2300      	movs	r3, #0
 8019bee:	80fb      	strh	r3, [r7, #6]
 8019bf0:	e00c      	b.n	8019c0c <MAP_clearMap_direction+0x2c>
			uc_data = 0x00;
 8019bf2:	2300      	movs	r3, #0
 8019bf4:	70fb      	strb	r3, [r7, #3]
			g_MapDirection[y][x] = uc_data;
 8019bf6:	88ba      	ldrh	r2, [r7, #4]
 8019bf8:	88fb      	ldrh	r3, [r7, #6]
 8019bfa:	490c      	ldr	r1, [pc, #48]	@ (8019c2c <MAP_clearMap_direction+0x4c>)
 8019bfc:	0152      	lsls	r2, r2, #5
 8019bfe:	440a      	add	r2, r1
 8019c00:	4413      	add	r3, r2
 8019c02:	78fa      	ldrb	r2, [r7, #3]
 8019c04:	701a      	strb	r2, [r3, #0]
		for (x = 0; x < MAP_X_SIZE; x++) {
 8019c06:	88fb      	ldrh	r3, [r7, #6]
 8019c08:	3301      	adds	r3, #1
 8019c0a:	80fb      	strh	r3, [r7, #6]
 8019c0c:	88fb      	ldrh	r3, [r7, #6]
 8019c0e:	2b1f      	cmp	r3, #31
 8019c10:	d9ef      	bls.n	8019bf2 <MAP_clearMap_direction+0x12>
	for (y = 0; y < MAP_Y_SIZE; y++) {
 8019c12:	88bb      	ldrh	r3, [r7, #4]
 8019c14:	3301      	adds	r3, #1
 8019c16:	80bb      	strh	r3, [r7, #4]
 8019c18:	88bb      	ldrh	r3, [r7, #4]
 8019c1a:	2b1f      	cmp	r3, #31
 8019c1c:	d9e6      	bls.n	8019bec <MAP_clearMap_direction+0xc>
		}
	}

}
 8019c1e:	bf00      	nop
 8019c20:	bf00      	nop
 8019c22:	370c      	adds	r7, #12
 8019c24:	46bd      	mov	sp, r7
 8019c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c2a:	4770      	bx	lr
 8019c2c:	2001b9a0 	.word	0x2001b9a0

08019c30 <MAP_makeContourMap_dijkstra_modoki>:

void  MAP_makeContourMap_dijkstra_modoki(
	uint8_t uc_goalX, 			///< [in] X
	uint8_t uc_goalY, 			///< [in] Y
	enMAP_ACT_MODE	en_type		///< [in] 
) {
 8019c30:	b580      	push	{r7, lr}
 8019c32:	b086      	sub	sp, #24
 8019c34:	af00      	add	r7, sp, #0
 8019c36:	4603      	mov	r3, r0
 8019c38:	71fb      	strb	r3, [r7, #7]
 8019c3a:	460b      	mov	r3, r1
 8019c3c:	71bb      	strb	r3, [r7, #6]
 8019c3e:	4613      	mov	r3, r2
 8019c40:	717b      	strb	r3, [r7, #5]
	uint16_t		uc_level;		// 
	uint8_t		uc_wallData;	// 

	en_type = en_type;		// 

	MAP_clearMap_direction();
 8019c42:	f7ff ffcd 	bl	8019be0 <MAP_clearMap_direction>

	/*  */
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 8019c46:	2300      	movs	r3, #0
 8019c48:	827b      	strh	r3, [r7, #18]
 8019c4a:	e010      	b.n	8019c6e <MAP_makeContourMap_dijkstra_modoki+0x3e>
		us_Cmap[i / MAP_Y_SIZE][i & (MAP_X_SIZE - 1)] = MAP_SMAP_MAX_VAL*4 - 1;
 8019c4c:	8a7b      	ldrh	r3, [r7, #18]
 8019c4e:	095b      	lsrs	r3, r3, #5
 8019c50:	b29b      	uxth	r3, r3
 8019c52:	461a      	mov	r2, r3
 8019c54:	8a7b      	ldrh	r3, [r7, #18]
 8019c56:	f003 031f 	and.w	r3, r3, #31
 8019c5a:	495e      	ldr	r1, [pc, #376]	@ (8019dd4 <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8019c5c:	0152      	lsls	r2, r2, #5
 8019c5e:	4413      	add	r3, r2
 8019c60:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8019c64:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 8019c68:	8a7b      	ldrh	r3, [r7, #18]
 8019c6a:	3301      	adds	r3, #1
 8019c6c:	827b      	strh	r3, [r7, #18]
 8019c6e:	8a7b      	ldrh	r3, [r7, #18]
 8019c70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8019c74:	d3ea      	bcc.n	8019c4c <MAP_makeContourMap_dijkstra_modoki+0x1c>
	}
	/* 0 */
	us_Cmap[uc_goalY][uc_goalX] = 0;
 8019c76:	79ba      	ldrb	r2, [r7, #6]
 8019c78:	79fb      	ldrb	r3, [r7, #7]
 8019c7a:	4956      	ldr	r1, [pc, #344]	@ (8019dd4 <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8019c7c:	0152      	lsls	r2, r2, #5
 8019c7e:	4413      	add	r3, r2
 8019c80:	2200      	movs	r2, #0
 8019c82:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	if (GOAL_SIZE == 4) {
 8019c86:	4b54      	ldr	r3, [pc, #336]	@ (8019dd8 <MAP_makeContourMap_dijkstra_modoki+0x1a8>)
 8019c88:	781b      	ldrb	r3, [r3, #0]
 8019c8a:	2b04      	cmp	r3, #4
 8019c8c:	d11c      	bne.n	8019cc8 <MAP_makeContourMap_dijkstra_modoki+0x98>
		us_Cmap[uc_goalY + 1][uc_goalX] = 0;
 8019c8e:	79bb      	ldrb	r3, [r7, #6]
 8019c90:	1c5a      	adds	r2, r3, #1
 8019c92:	79fb      	ldrb	r3, [r7, #7]
 8019c94:	494f      	ldr	r1, [pc, #316]	@ (8019dd4 <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8019c96:	0152      	lsls	r2, r2, #5
 8019c98:	4413      	add	r3, r2
 8019c9a:	2200      	movs	r2, #0
 8019c9c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY][uc_goalX + 1] = 0;
 8019ca0:	79ba      	ldrb	r2, [r7, #6]
 8019ca2:	79fb      	ldrb	r3, [r7, #7]
 8019ca4:	3301      	adds	r3, #1
 8019ca6:	494b      	ldr	r1, [pc, #300]	@ (8019dd4 <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8019ca8:	0152      	lsls	r2, r2, #5
 8019caa:	4413      	add	r3, r2
 8019cac:	2200      	movs	r2, #0
 8019cae:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY + 1][uc_goalX + 1] = 0;
 8019cb2:	79bb      	ldrb	r3, [r7, #6]
 8019cb4:	1c5a      	adds	r2, r3, #1
 8019cb6:	79fb      	ldrb	r3, [r7, #7]
 8019cb8:	3301      	adds	r3, #1
 8019cba:	4946      	ldr	r1, [pc, #280]	@ (8019dd4 <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8019cbc:	0152      	lsls	r2, r2, #5
 8019cbe:	4413      	add	r3, r2
 8019cc0:	2200      	movs	r2, #0
 8019cc2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8019cc6:	e04f      	b.n	8019d68 <MAP_makeContourMap_dijkstra_modoki+0x138>
	}
	else if (GOAL_SIZE == 9){
 8019cc8:	4b43      	ldr	r3, [pc, #268]	@ (8019dd8 <MAP_makeContourMap_dijkstra_modoki+0x1a8>)
 8019cca:	781b      	ldrb	r3, [r3, #0]
 8019ccc:	2b09      	cmp	r3, #9
 8019cce:	d14b      	bne.n	8019d68 <MAP_makeContourMap_dijkstra_modoki+0x138>
		us_Cmap[uc_goalY+1][uc_goalX] = 0;
 8019cd0:	79bb      	ldrb	r3, [r7, #6]
 8019cd2:	1c5a      	adds	r2, r3, #1
 8019cd4:	79fb      	ldrb	r3, [r7, #7]
 8019cd6:	493f      	ldr	r1, [pc, #252]	@ (8019dd4 <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8019cd8:	0152      	lsls	r2, r2, #5
 8019cda:	4413      	add	r3, r2
 8019cdc:	2200      	movs	r2, #0
 8019cde:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY][uc_goalX+1] = 0;
 8019ce2:	79ba      	ldrb	r2, [r7, #6]
 8019ce4:	79fb      	ldrb	r3, [r7, #7]
 8019ce6:	3301      	adds	r3, #1
 8019ce8:	493a      	ldr	r1, [pc, #232]	@ (8019dd4 <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8019cea:	0152      	lsls	r2, r2, #5
 8019cec:	4413      	add	r3, r2
 8019cee:	2200      	movs	r2, #0
 8019cf0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY+1][uc_goalX+1] = 0;
 8019cf4:	79bb      	ldrb	r3, [r7, #6]
 8019cf6:	1c5a      	adds	r2, r3, #1
 8019cf8:	79fb      	ldrb	r3, [r7, #7]
 8019cfa:	3301      	adds	r3, #1
 8019cfc:	4935      	ldr	r1, [pc, #212]	@ (8019dd4 <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8019cfe:	0152      	lsls	r2, r2, #5
 8019d00:	4413      	add	r3, r2
 8019d02:	2200      	movs	r2, #0
 8019d04:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY+2][uc_goalX] = 0;
 8019d08:	79bb      	ldrb	r3, [r7, #6]
 8019d0a:	1c9a      	adds	r2, r3, #2
 8019d0c:	79fb      	ldrb	r3, [r7, #7]
 8019d0e:	4931      	ldr	r1, [pc, #196]	@ (8019dd4 <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8019d10:	0152      	lsls	r2, r2, #5
 8019d12:	4413      	add	r3, r2
 8019d14:	2200      	movs	r2, #0
 8019d16:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY+2][uc_goalX+1] = 0;
 8019d1a:	79bb      	ldrb	r3, [r7, #6]
 8019d1c:	1c9a      	adds	r2, r3, #2
 8019d1e:	79fb      	ldrb	r3, [r7, #7]
 8019d20:	3301      	adds	r3, #1
 8019d22:	492c      	ldr	r1, [pc, #176]	@ (8019dd4 <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8019d24:	0152      	lsls	r2, r2, #5
 8019d26:	4413      	add	r3, r2
 8019d28:	2200      	movs	r2, #0
 8019d2a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY][uc_goalX+2] = 0;
 8019d2e:	79ba      	ldrb	r2, [r7, #6]
 8019d30:	79fb      	ldrb	r3, [r7, #7]
 8019d32:	3302      	adds	r3, #2
 8019d34:	4927      	ldr	r1, [pc, #156]	@ (8019dd4 <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8019d36:	0152      	lsls	r2, r2, #5
 8019d38:	4413      	add	r3, r2
 8019d3a:	2200      	movs	r2, #0
 8019d3c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY+1][uc_goalX+2] = 0;
 8019d40:	79bb      	ldrb	r3, [r7, #6]
 8019d42:	1c5a      	adds	r2, r3, #1
 8019d44:	79fb      	ldrb	r3, [r7, #7]
 8019d46:	3302      	adds	r3, #2
 8019d48:	4922      	ldr	r1, [pc, #136]	@ (8019dd4 <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8019d4a:	0152      	lsls	r2, r2, #5
 8019d4c:	4413      	add	r3, r2
 8019d4e:	2200      	movs	r2, #0
 8019d50:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_Cmap[uc_goalY+2][uc_goalX+2] = 0;
 8019d54:	79bb      	ldrb	r3, [r7, #6]
 8019d56:	1c9a      	adds	r2, r3, #2
 8019d58:	79fb      	ldrb	r3, [r7, #7]
 8019d5a:	3302      	adds	r3, #2
 8019d5c:	491d      	ldr	r1, [pc, #116]	@ (8019dd4 <MAP_makeContourMap_dijkstra_modoki+0x1a4>)
 8019d5e:	0152      	lsls	r2, r2, #5
 8019d60:	4413      	add	r3, r2
 8019d62:	2200      	movs	r2, #0
 8019d64:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	}

	if (mx > uc_max_x)uc_max_x = mx;
 8019d68:	4b1c      	ldr	r3, [pc, #112]	@ (8019ddc <MAP_makeContourMap_dijkstra_modoki+0x1ac>)
 8019d6a:	781a      	ldrb	r2, [r3, #0]
 8019d6c:	4b1c      	ldr	r3, [pc, #112]	@ (8019de0 <MAP_makeContourMap_dijkstra_modoki+0x1b0>)
 8019d6e:	781b      	ldrb	r3, [r3, #0]
 8019d70:	429a      	cmp	r2, r3
 8019d72:	d903      	bls.n	8019d7c <MAP_makeContourMap_dijkstra_modoki+0x14c>
 8019d74:	4b19      	ldr	r3, [pc, #100]	@ (8019ddc <MAP_makeContourMap_dijkstra_modoki+0x1ac>)
 8019d76:	781a      	ldrb	r2, [r3, #0]
 8019d78:	4b19      	ldr	r3, [pc, #100]	@ (8019de0 <MAP_makeContourMap_dijkstra_modoki+0x1b0>)
 8019d7a:	701a      	strb	r2, [r3, #0]
	if (my > uc_max_y)uc_max_y = my;
 8019d7c:	4b19      	ldr	r3, [pc, #100]	@ (8019de4 <MAP_makeContourMap_dijkstra_modoki+0x1b4>)
 8019d7e:	781a      	ldrb	r2, [r3, #0]
 8019d80:	4b19      	ldr	r3, [pc, #100]	@ (8019de8 <MAP_makeContourMap_dijkstra_modoki+0x1b8>)
 8019d82:	781b      	ldrb	r3, [r3, #0]
 8019d84:	429a      	cmp	r2, r3
 8019d86:	d903      	bls.n	8019d90 <MAP_makeContourMap_dijkstra_modoki+0x160>
 8019d88:	4b16      	ldr	r3, [pc, #88]	@ (8019de4 <MAP_makeContourMap_dijkstra_modoki+0x1b4>)
 8019d8a:	781a      	ldrb	r2, [r3, #0]
 8019d8c:	4b16      	ldr	r3, [pc, #88]	@ (8019de8 <MAP_makeContourMap_dijkstra_modoki+0x1b8>)
 8019d8e:	701a      	strb	r2, [r3, #0]
	uc_max_x = 32;
 8019d90:	4b13      	ldr	r3, [pc, #76]	@ (8019de0 <MAP_makeContourMap_dijkstra_modoki+0x1b0>)
 8019d92:	2220      	movs	r2, #32
 8019d94:	701a      	strb	r2, [r3, #0]
	uc_max_y = 32;
 8019d96:	4b14      	ldr	r3, [pc, #80]	@ (8019de8 <MAP_makeContourMap_dijkstra_modoki+0x1b8>)
 8019d98:	2220      	movs	r2, #32
 8019d9a:	701a      	strb	r2, [r3, #0]

	g_MapDirection[uc_goalY][uc_goalX] = 0xff;
 8019d9c:	79ba      	ldrb	r2, [r7, #6]
 8019d9e:	79fb      	ldrb	r3, [r7, #7]
 8019da0:	4912      	ldr	r1, [pc, #72]	@ (8019dec <MAP_makeContourMap_dijkstra_modoki+0x1bc>)
 8019da2:	0152      	lsls	r2, r2, #5
 8019da4:	440a      	add	r2, r1
 8019da6:	4413      	add	r3, r2
 8019da8:	22ff      	movs	r2, #255	@ 0xff
 8019daa:	701a      	strb	r2, [r3, #0]

	/*  */
	uc_dase = 0;
 8019dac:	2300      	movs	r3, #0
 8019dae:	823b      	strh	r3, [r7, #16]
	do {
		uc_level = 0;
 8019db0:	2300      	movs	r3, #0
 8019db2:	81bb      	strh	r3, [r7, #12]
		uc_new = uc_dase + 1;
 8019db4:	8a3b      	ldrh	r3, [r7, #16]
 8019db6:	3301      	adds	r3, #1
 8019db8:	81fb      	strh	r3, [r7, #14]
		for (y = 0; y < MAP_Y_SIZE; y++) {
 8019dba:	2300      	movs	r3, #0
 8019dbc:	82bb      	strh	r3, [r7, #20]
 8019dbe:	e1ea      	b.n	801a196 <MAP_makeContourMap_dijkstra_modoki+0x566>
			if (uc_max_y+1 < y) break;
 8019dc0:	4b09      	ldr	r3, [pc, #36]	@ (8019de8 <MAP_makeContourMap_dijkstra_modoki+0x1b8>)
 8019dc2:	781b      	ldrb	r3, [r3, #0]
 8019dc4:	1c5a      	adds	r2, r3, #1
 8019dc6:	8abb      	ldrh	r3, [r7, #20]
 8019dc8:	429a      	cmp	r2, r3
 8019dca:	f2c0 81e9 	blt.w	801a1a0 <MAP_makeContourMap_dijkstra_modoki+0x570>
			for (x = 0; x < MAP_X_SIZE; x++) {
 8019dce:	2300      	movs	r3, #0
 8019dd0:	82fb      	strh	r3, [r7, #22]
 8019dd2:	e1d7      	b.n	801a184 <MAP_makeContourMap_dijkstra_modoki+0x554>
 8019dd4:	2001ada0 	.word	0x2001ada0
 8019dd8:	2001ad97 	.word	0x2001ad97
 8019ddc:	2001ad8c 	.word	0x2001ad8c
 8019de0:	2000001a 	.word	0x2000001a
 8019de4:	2001ad8b 	.word	0x2001ad8b
 8019de8:	2000001b 	.word	0x2000001b
 8019dec:	2001b9a0 	.word	0x2001b9a0
				if (us_Cmap[y][x] == uc_dase) {
 8019df0:	8aba      	ldrh	r2, [r7, #20]
 8019df2:	8afb      	ldrh	r3, [r7, #22]
 8019df4:	49a0      	ldr	r1, [pc, #640]	@ (801a078 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 8019df6:	0152      	lsls	r2, r2, #5
 8019df8:	4413      	add	r3, r2
 8019dfa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8019dfe:	8a3a      	ldrh	r2, [r7, #16]
 8019e00:	429a      	cmp	r2, r3
 8019e02:	f040 81b4 	bne.w	801a16e <MAP_makeContourMap_dijkstra_modoki+0x53e>
					uc_wallData = g_SysMap[y][x];
 8019e06:	8aba      	ldrh	r2, [r7, #20]
 8019e08:	8afb      	ldrh	r3, [r7, #22]
 8019e0a:	499c      	ldr	r1, [pc, #624]	@ (801a07c <MAP_makeContourMap_dijkstra_modoki+0x44c>)
 8019e0c:	0152      	lsls	r2, r2, #5
 8019e0e:	440a      	add	r2, r1
 8019e10:	4413      	add	r3, r2
 8019e12:	781b      	ldrb	r3, [r3, #0]
 8019e14:	72fb      	strb	r3, [r7, #11]
					if (uc_max_x+1 < x) break;
 8019e16:	4b9a      	ldr	r3, [pc, #616]	@ (801a080 <MAP_makeContourMap_dijkstra_modoki+0x450>)
 8019e18:	781b      	ldrb	r3, [r3, #0]
 8019e1a:	1c5a      	adds	r2, r3, #1
 8019e1c:	8afb      	ldrh	r3, [r7, #22]
 8019e1e:	429a      	cmp	r2, r3
 8019e20:	f2c0 81b5 	blt.w	801a18e <MAP_makeContourMap_dijkstra_modoki+0x55e>
					/*  */
					if (SEARCH == en_type) {
 8019e24:	797b      	ldrb	r3, [r7, #5]
 8019e26:	2b00      	cmp	r3, #0
 8019e28:	f040 8084 	bne.w	8019f34 <MAP_makeContourMap_dijkstra_modoki+0x304>
						if (((uc_wallData & 0x01) == 0x00) && (y != (MAP_Y_SIZE - 1))) {
 8019e2c:	7afb      	ldrb	r3, [r7, #11]
 8019e2e:	f003 0301 	and.w	r3, r3, #1
 8019e32:	2b00      	cmp	r3, #0
 8019e34:	d11a      	bne.n	8019e6c <MAP_makeContourMap_dijkstra_modoki+0x23c>
 8019e36:	8abb      	ldrh	r3, [r7, #20]
 8019e38:	2b1f      	cmp	r3, #31
 8019e3a:	d017      	beq.n	8019e6c <MAP_makeContourMap_dijkstra_modoki+0x23c>
							if (us_Cmap[y + 1][x] == MAP_SMAP_MAX_VAL - 1) {
 8019e3c:	8abb      	ldrh	r3, [r7, #20]
 8019e3e:	1c5a      	adds	r2, r3, #1
 8019e40:	8afb      	ldrh	r3, [r7, #22]
 8019e42:	498d      	ldr	r1, [pc, #564]	@ (801a078 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 8019e44:	0152      	lsls	r2, r2, #5
 8019e46:	4413      	add	r3, r2
 8019e48:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8019e4c:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8019e50:	4293      	cmp	r3, r2
 8019e52:	d10b      	bne.n	8019e6c <MAP_makeContourMap_dijkstra_modoki+0x23c>
								us_Cmap[y + 1][x] = uc_new;
 8019e54:	8abb      	ldrh	r3, [r7, #20]
 8019e56:	1c5a      	adds	r2, r3, #1
 8019e58:	8afb      	ldrh	r3, [r7, #22]
 8019e5a:	4987      	ldr	r1, [pc, #540]	@ (801a078 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 8019e5c:	0152      	lsls	r2, r2, #5
 8019e5e:	4413      	add	r3, r2
 8019e60:	89fa      	ldrh	r2, [r7, #14]
 8019e62:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 8019e66:	89bb      	ldrh	r3, [r7, #12]
 8019e68:	3301      	adds	r3, #1
 8019e6a:	81bb      	strh	r3, [r7, #12]
							}
						}
						if (((uc_wallData & 0x02) == 0x00) && (x != (MAP_X_SIZE - 1))) {
 8019e6c:	7afb      	ldrb	r3, [r7, #11]
 8019e6e:	f003 0302 	and.w	r3, r3, #2
 8019e72:	2b00      	cmp	r3, #0
 8019e74:	d11a      	bne.n	8019eac <MAP_makeContourMap_dijkstra_modoki+0x27c>
 8019e76:	8afb      	ldrh	r3, [r7, #22]
 8019e78:	2b1f      	cmp	r3, #31
 8019e7a:	d017      	beq.n	8019eac <MAP_makeContourMap_dijkstra_modoki+0x27c>
							if (us_Cmap[y][x + 1] == MAP_SMAP_MAX_VAL - 1) {
 8019e7c:	8aba      	ldrh	r2, [r7, #20]
 8019e7e:	8afb      	ldrh	r3, [r7, #22]
 8019e80:	3301      	adds	r3, #1
 8019e82:	497d      	ldr	r1, [pc, #500]	@ (801a078 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 8019e84:	0152      	lsls	r2, r2, #5
 8019e86:	4413      	add	r3, r2
 8019e88:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8019e8c:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8019e90:	4293      	cmp	r3, r2
 8019e92:	d10b      	bne.n	8019eac <MAP_makeContourMap_dijkstra_modoki+0x27c>
								us_Cmap[y][x + 1] = uc_new;
 8019e94:	8aba      	ldrh	r2, [r7, #20]
 8019e96:	8afb      	ldrh	r3, [r7, #22]
 8019e98:	3301      	adds	r3, #1
 8019e9a:	4977      	ldr	r1, [pc, #476]	@ (801a078 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 8019e9c:	0152      	lsls	r2, r2, #5
 8019e9e:	4413      	add	r3, r2
 8019ea0:	89fa      	ldrh	r2, [r7, #14]
 8019ea2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 8019ea6:	89bb      	ldrh	r3, [r7, #12]
 8019ea8:	3301      	adds	r3, #1
 8019eaa:	81bb      	strh	r3, [r7, #12]
							}
						}
						if (((uc_wallData & 0x04) == 0x00) && (y != 0)) {
 8019eac:	7afb      	ldrb	r3, [r7, #11]
 8019eae:	f003 0304 	and.w	r3, r3, #4
 8019eb2:	2b00      	cmp	r3, #0
 8019eb4:	d11a      	bne.n	8019eec <MAP_makeContourMap_dijkstra_modoki+0x2bc>
 8019eb6:	8abb      	ldrh	r3, [r7, #20]
 8019eb8:	2b00      	cmp	r3, #0
 8019eba:	d017      	beq.n	8019eec <MAP_makeContourMap_dijkstra_modoki+0x2bc>
							if (us_Cmap[y - 1][x] == MAP_SMAP_MAX_VAL - 1) {
 8019ebc:	8abb      	ldrh	r3, [r7, #20]
 8019ebe:	1e5a      	subs	r2, r3, #1
 8019ec0:	8afb      	ldrh	r3, [r7, #22]
 8019ec2:	496d      	ldr	r1, [pc, #436]	@ (801a078 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 8019ec4:	0152      	lsls	r2, r2, #5
 8019ec6:	4413      	add	r3, r2
 8019ec8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8019ecc:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8019ed0:	4293      	cmp	r3, r2
 8019ed2:	d10b      	bne.n	8019eec <MAP_makeContourMap_dijkstra_modoki+0x2bc>
								us_Cmap[y - 1][x] = uc_new;
 8019ed4:	8abb      	ldrh	r3, [r7, #20]
 8019ed6:	1e5a      	subs	r2, r3, #1
 8019ed8:	8afb      	ldrh	r3, [r7, #22]
 8019eda:	4967      	ldr	r1, [pc, #412]	@ (801a078 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 8019edc:	0152      	lsls	r2, r2, #5
 8019ede:	4413      	add	r3, r2
 8019ee0:	89fa      	ldrh	r2, [r7, #14]
 8019ee2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 8019ee6:	89bb      	ldrh	r3, [r7, #12]
 8019ee8:	3301      	adds	r3, #1
 8019eea:	81bb      	strh	r3, [r7, #12]
							}
						}
						if (((uc_wallData & 0x08) == 0x00) && (x != 0)) {
 8019eec:	7afb      	ldrb	r3, [r7, #11]
 8019eee:	f003 0308 	and.w	r3, r3, #8
 8019ef2:	2b00      	cmp	r3, #0
 8019ef4:	f040 813b 	bne.w	801a16e <MAP_makeContourMap_dijkstra_modoki+0x53e>
 8019ef8:	8afb      	ldrh	r3, [r7, #22]
 8019efa:	2b00      	cmp	r3, #0
 8019efc:	f000 8137 	beq.w	801a16e <MAP_makeContourMap_dijkstra_modoki+0x53e>
							if (us_Cmap[y][x - 1] == MAP_SMAP_MAX_VAL - 1) {
 8019f00:	8aba      	ldrh	r2, [r7, #20]
 8019f02:	8afb      	ldrh	r3, [r7, #22]
 8019f04:	3b01      	subs	r3, #1
 8019f06:	495c      	ldr	r1, [pc, #368]	@ (801a078 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 8019f08:	0152      	lsls	r2, r2, #5
 8019f0a:	4413      	add	r3, r2
 8019f0c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8019f10:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8019f14:	4293      	cmp	r3, r2
 8019f16:	f040 812a 	bne.w	801a16e <MAP_makeContourMap_dijkstra_modoki+0x53e>
								us_Cmap[y][x - 1] = uc_new;
 8019f1a:	8aba      	ldrh	r2, [r7, #20]
 8019f1c:	8afb      	ldrh	r3, [r7, #22]
 8019f1e:	3b01      	subs	r3, #1
 8019f20:	4955      	ldr	r1, [pc, #340]	@ (801a078 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 8019f22:	0152      	lsls	r2, r2, #5
 8019f24:	4413      	add	r3, r2
 8019f26:	89fa      	ldrh	r2, [r7, #14]
 8019f28:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 8019f2c:	89bb      	ldrh	r3, [r7, #12]
 8019f2e:	3301      	adds	r3, #1
 8019f30:	81bb      	strh	r3, [r7, #12]
 8019f32:	e11c      	b.n	801a16e <MAP_makeContourMap_dijkstra_modoki+0x53e>
							}
						}
					}
					/*  */
					else {
						if (((uc_wallData & 0x11) == 0x10) && (y != (MAP_Y_SIZE - 1))) {
 8019f34:	7afb      	ldrb	r3, [r7, #11]
 8019f36:	f003 0311 	and.w	r3, r3, #17
 8019f3a:	2b10      	cmp	r3, #16
 8019f3c:	d13f      	bne.n	8019fbe <MAP_makeContourMap_dijkstra_modoki+0x38e>
 8019f3e:	8abb      	ldrh	r3, [r7, #20]
 8019f40:	2b1f      	cmp	r3, #31
 8019f42:	d03c      	beq.n	8019fbe <MAP_makeContourMap_dijkstra_modoki+0x38e>
							if((g_MapDirection[y][x]&0x10) == 0x10){
 8019f44:	8aba      	ldrh	r2, [r7, #20]
 8019f46:	8afb      	ldrh	r3, [r7, #22]
 8019f48:	494e      	ldr	r1, [pc, #312]	@ (801a084 <MAP_makeContourMap_dijkstra_modoki+0x454>)
 8019f4a:	0152      	lsls	r2, r2, #5
 8019f4c:	440a      	add	r2, r1
 8019f4e:	4413      	add	r3, r2
 8019f50:	781b      	ldrb	r3, [r3, #0]
 8019f52:	f003 0310 	and.w	r3, r3, #16
 8019f56:	2b00      	cmp	r3, #0
 8019f58:	d003      	beq.n	8019f62 <MAP_makeContourMap_dijkstra_modoki+0x332>
								uc_new = uc_dase + 1;
 8019f5a:	8a3b      	ldrh	r3, [r7, #16]
 8019f5c:	3301      	adds	r3, #1
 8019f5e:	81fb      	strh	r3, [r7, #14]
 8019f60:	e002      	b.n	8019f68 <MAP_makeContourMap_dijkstra_modoki+0x338>
							}else{
								uc_new = uc_dase + 2;
 8019f62:	8a3b      	ldrh	r3, [r7, #16]
 8019f64:	3302      	adds	r3, #2
 8019f66:	81fb      	strh	r3, [r7, #14]
							}
							if (us_Cmap[y + 1][x] > uc_new) {
 8019f68:	8abb      	ldrh	r3, [r7, #20]
 8019f6a:	1c5a      	adds	r2, r3, #1
 8019f6c:	8afb      	ldrh	r3, [r7, #22]
 8019f6e:	4942      	ldr	r1, [pc, #264]	@ (801a078 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 8019f70:	0152      	lsls	r2, r2, #5
 8019f72:	4413      	add	r3, r2
 8019f74:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8019f78:	89fa      	ldrh	r2, [r7, #14]
 8019f7a:	429a      	cmp	r2, r3
 8019f7c:	d21f      	bcs.n	8019fbe <MAP_makeContourMap_dijkstra_modoki+0x38e>
								us_Cmap[y + 1][x] = uc_new;
 8019f7e:	8abb      	ldrh	r3, [r7, #20]
 8019f80:	1c5a      	adds	r2, r3, #1
 8019f82:	8afb      	ldrh	r3, [r7, #22]
 8019f84:	493c      	ldr	r1, [pc, #240]	@ (801a078 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 8019f86:	0152      	lsls	r2, r2, #5
 8019f88:	4413      	add	r3, r2
 8019f8a:	89fa      	ldrh	r2, [r7, #14]
 8019f8c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								g_MapDirection[y+1][x] |= 0x10;
 8019f90:	8abb      	ldrh	r3, [r7, #20]
 8019f92:	1c5a      	adds	r2, r3, #1
 8019f94:	8afb      	ldrh	r3, [r7, #22]
 8019f96:	493b      	ldr	r1, [pc, #236]	@ (801a084 <MAP_makeContourMap_dijkstra_modoki+0x454>)
 8019f98:	0152      	lsls	r2, r2, #5
 8019f9a:	440a      	add	r2, r1
 8019f9c:	4413      	add	r3, r2
 8019f9e:	7819      	ldrb	r1, [r3, #0]
 8019fa0:	8abb      	ldrh	r3, [r7, #20]
 8019fa2:	1c5a      	adds	r2, r3, #1
 8019fa4:	8afb      	ldrh	r3, [r7, #22]
 8019fa6:	f041 0110 	orr.w	r1, r1, #16
 8019faa:	b2c8      	uxtb	r0, r1
 8019fac:	4935      	ldr	r1, [pc, #212]	@ (801a084 <MAP_makeContourMap_dijkstra_modoki+0x454>)
 8019fae:	0152      	lsls	r2, r2, #5
 8019fb0:	440a      	add	r2, r1
 8019fb2:	4413      	add	r3, r2
 8019fb4:	4602      	mov	r2, r0
 8019fb6:	701a      	strb	r2, [r3, #0]
								uc_level++;
 8019fb8:	89bb      	ldrh	r3, [r7, #12]
 8019fba:	3301      	adds	r3, #1
 8019fbc:	81bb      	strh	r3, [r7, #12]
							}
						}
						if (((uc_wallData & 0x22) == 0x20) && (x != (MAP_X_SIZE - 1))) {
 8019fbe:	7afb      	ldrb	r3, [r7, #11]
 8019fc0:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8019fc4:	2b20      	cmp	r3, #32
 8019fc6:	d13f      	bne.n	801a048 <MAP_makeContourMap_dijkstra_modoki+0x418>
 8019fc8:	8afb      	ldrh	r3, [r7, #22]
 8019fca:	2b1f      	cmp	r3, #31
 8019fcc:	d03c      	beq.n	801a048 <MAP_makeContourMap_dijkstra_modoki+0x418>
							if((g_MapDirection[y][x]&0x40) == 0x40){
 8019fce:	8aba      	ldrh	r2, [r7, #20]
 8019fd0:	8afb      	ldrh	r3, [r7, #22]
 8019fd2:	492c      	ldr	r1, [pc, #176]	@ (801a084 <MAP_makeContourMap_dijkstra_modoki+0x454>)
 8019fd4:	0152      	lsls	r2, r2, #5
 8019fd6:	440a      	add	r2, r1
 8019fd8:	4413      	add	r3, r2
 8019fda:	781b      	ldrb	r3, [r3, #0]
 8019fdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8019fe0:	2b00      	cmp	r3, #0
 8019fe2:	d003      	beq.n	8019fec <MAP_makeContourMap_dijkstra_modoki+0x3bc>
								uc_new = uc_dase + 1;
 8019fe4:	8a3b      	ldrh	r3, [r7, #16]
 8019fe6:	3301      	adds	r3, #1
 8019fe8:	81fb      	strh	r3, [r7, #14]
 8019fea:	e002      	b.n	8019ff2 <MAP_makeContourMap_dijkstra_modoki+0x3c2>
							}else{
								uc_new = uc_dase + 2;
 8019fec:	8a3b      	ldrh	r3, [r7, #16]
 8019fee:	3302      	adds	r3, #2
 8019ff0:	81fb      	strh	r3, [r7, #14]
							}
							if (us_Cmap[y][x + 1] > uc_new) {
 8019ff2:	8aba      	ldrh	r2, [r7, #20]
 8019ff4:	8afb      	ldrh	r3, [r7, #22]
 8019ff6:	3301      	adds	r3, #1
 8019ff8:	491f      	ldr	r1, [pc, #124]	@ (801a078 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 8019ffa:	0152      	lsls	r2, r2, #5
 8019ffc:	4413      	add	r3, r2
 8019ffe:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801a002:	89fa      	ldrh	r2, [r7, #14]
 801a004:	429a      	cmp	r2, r3
 801a006:	d21f      	bcs.n	801a048 <MAP_makeContourMap_dijkstra_modoki+0x418>
								us_Cmap[y][x + 1] = uc_new;
 801a008:	8aba      	ldrh	r2, [r7, #20]
 801a00a:	8afb      	ldrh	r3, [r7, #22]
 801a00c:	3301      	adds	r3, #1
 801a00e:	491a      	ldr	r1, [pc, #104]	@ (801a078 <MAP_makeContourMap_dijkstra_modoki+0x448>)
 801a010:	0152      	lsls	r2, r2, #5
 801a012:	4413      	add	r3, r2
 801a014:	89fa      	ldrh	r2, [r7, #14]
 801a016:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								g_MapDirection[y][x+1] |= 0x40;
 801a01a:	8aba      	ldrh	r2, [r7, #20]
 801a01c:	8afb      	ldrh	r3, [r7, #22]
 801a01e:	3301      	adds	r3, #1
 801a020:	4918      	ldr	r1, [pc, #96]	@ (801a084 <MAP_makeContourMap_dijkstra_modoki+0x454>)
 801a022:	0152      	lsls	r2, r2, #5
 801a024:	440a      	add	r2, r1
 801a026:	4413      	add	r3, r2
 801a028:	7819      	ldrb	r1, [r3, #0]
 801a02a:	8aba      	ldrh	r2, [r7, #20]
 801a02c:	8afb      	ldrh	r3, [r7, #22]
 801a02e:	3301      	adds	r3, #1
 801a030:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 801a034:	b2c8      	uxtb	r0, r1
 801a036:	4913      	ldr	r1, [pc, #76]	@ (801a084 <MAP_makeContourMap_dijkstra_modoki+0x454>)
 801a038:	0152      	lsls	r2, r2, #5
 801a03a:	440a      	add	r2, r1
 801a03c:	4413      	add	r3, r2
 801a03e:	4602      	mov	r2, r0
 801a040:	701a      	strb	r2, [r3, #0]
								uc_level++;
 801a042:	89bb      	ldrh	r3, [r7, #12]
 801a044:	3301      	adds	r3, #1
 801a046:	81bb      	strh	r3, [r7, #12]
							}
						}
						if (((uc_wallData & 0x44) == 0x40) && (y != 0)) {
 801a048:	7afb      	ldrb	r3, [r7, #11]
 801a04a:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 801a04e:	2b40      	cmp	r3, #64	@ 0x40
 801a050:	d148      	bne.n	801a0e4 <MAP_makeContourMap_dijkstra_modoki+0x4b4>
 801a052:	8abb      	ldrh	r3, [r7, #20]
 801a054:	2b00      	cmp	r3, #0
 801a056:	d045      	beq.n	801a0e4 <MAP_makeContourMap_dijkstra_modoki+0x4b4>
							if((g_MapDirection[y][x]&0x01) == 0x01){
 801a058:	8aba      	ldrh	r2, [r7, #20]
 801a05a:	8afb      	ldrh	r3, [r7, #22]
 801a05c:	4909      	ldr	r1, [pc, #36]	@ (801a084 <MAP_makeContourMap_dijkstra_modoki+0x454>)
 801a05e:	0152      	lsls	r2, r2, #5
 801a060:	440a      	add	r2, r1
 801a062:	4413      	add	r3, r2
 801a064:	781b      	ldrb	r3, [r3, #0]
 801a066:	f003 0301 	and.w	r3, r3, #1
 801a06a:	2b00      	cmp	r3, #0
 801a06c:	d00c      	beq.n	801a088 <MAP_makeContourMap_dijkstra_modoki+0x458>
								uc_new = uc_dase + 1;
 801a06e:	8a3b      	ldrh	r3, [r7, #16]
 801a070:	3301      	adds	r3, #1
 801a072:	81fb      	strh	r3, [r7, #14]
 801a074:	e00b      	b.n	801a08e <MAP_makeContourMap_dijkstra_modoki+0x45e>
 801a076:	bf00      	nop
 801a078:	2001ada0 	.word	0x2001ada0
 801a07c:	2001b5a0 	.word	0x2001b5a0
 801a080:	2000001a 	.word	0x2000001a
 801a084:	2001b9a0 	.word	0x2001b9a0
							}else{
								uc_new = uc_dase + 2;
 801a088:	8a3b      	ldrh	r3, [r7, #16]
 801a08a:	3302      	adds	r3, #2
 801a08c:	81fb      	strh	r3, [r7, #14]
							}
							if (us_Cmap[y - 1][x] > uc_new) {
 801a08e:	8abb      	ldrh	r3, [r7, #20]
 801a090:	1e5a      	subs	r2, r3, #1
 801a092:	8afb      	ldrh	r3, [r7, #22]
 801a094:	4949      	ldr	r1, [pc, #292]	@ (801a1bc <MAP_makeContourMap_dijkstra_modoki+0x58c>)
 801a096:	0152      	lsls	r2, r2, #5
 801a098:	4413      	add	r3, r2
 801a09a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801a09e:	89fa      	ldrh	r2, [r7, #14]
 801a0a0:	429a      	cmp	r2, r3
 801a0a2:	d21f      	bcs.n	801a0e4 <MAP_makeContourMap_dijkstra_modoki+0x4b4>
								us_Cmap[y - 1][x] = uc_new;
 801a0a4:	8abb      	ldrh	r3, [r7, #20]
 801a0a6:	1e5a      	subs	r2, r3, #1
 801a0a8:	8afb      	ldrh	r3, [r7, #22]
 801a0aa:	4944      	ldr	r1, [pc, #272]	@ (801a1bc <MAP_makeContourMap_dijkstra_modoki+0x58c>)
 801a0ac:	0152      	lsls	r2, r2, #5
 801a0ae:	4413      	add	r3, r2
 801a0b0:	89fa      	ldrh	r2, [r7, #14]
 801a0b2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								g_MapDirection[y-1][x] |= 0x01;
 801a0b6:	8abb      	ldrh	r3, [r7, #20]
 801a0b8:	1e5a      	subs	r2, r3, #1
 801a0ba:	8afb      	ldrh	r3, [r7, #22]
 801a0bc:	4940      	ldr	r1, [pc, #256]	@ (801a1c0 <MAP_makeContourMap_dijkstra_modoki+0x590>)
 801a0be:	0152      	lsls	r2, r2, #5
 801a0c0:	440a      	add	r2, r1
 801a0c2:	4413      	add	r3, r2
 801a0c4:	7819      	ldrb	r1, [r3, #0]
 801a0c6:	8abb      	ldrh	r3, [r7, #20]
 801a0c8:	1e5a      	subs	r2, r3, #1
 801a0ca:	8afb      	ldrh	r3, [r7, #22]
 801a0cc:	f041 0101 	orr.w	r1, r1, #1
 801a0d0:	b2c8      	uxtb	r0, r1
 801a0d2:	493b      	ldr	r1, [pc, #236]	@ (801a1c0 <MAP_makeContourMap_dijkstra_modoki+0x590>)
 801a0d4:	0152      	lsls	r2, r2, #5
 801a0d6:	440a      	add	r2, r1
 801a0d8:	4413      	add	r3, r2
 801a0da:	4602      	mov	r2, r0
 801a0dc:	701a      	strb	r2, [r3, #0]
								uc_level++;
 801a0de:	89bb      	ldrh	r3, [r7, #12]
 801a0e0:	3301      	adds	r3, #1
 801a0e2:	81bb      	strh	r3, [r7, #12]
							}
						}
						if (((uc_wallData & 0x88) == 0x80) && (x != 0)) {
 801a0e4:	7afb      	ldrb	r3, [r7, #11]
 801a0e6:	f003 0388 	and.w	r3, r3, #136	@ 0x88
 801a0ea:	2b80      	cmp	r3, #128	@ 0x80
 801a0ec:	d13f      	bne.n	801a16e <MAP_makeContourMap_dijkstra_modoki+0x53e>
 801a0ee:	8afb      	ldrh	r3, [r7, #22]
 801a0f0:	2b00      	cmp	r3, #0
 801a0f2:	d03c      	beq.n	801a16e <MAP_makeContourMap_dijkstra_modoki+0x53e>
							if((g_MapDirection[y][x]&0x04) == 0x04){
 801a0f4:	8aba      	ldrh	r2, [r7, #20]
 801a0f6:	8afb      	ldrh	r3, [r7, #22]
 801a0f8:	4931      	ldr	r1, [pc, #196]	@ (801a1c0 <MAP_makeContourMap_dijkstra_modoki+0x590>)
 801a0fa:	0152      	lsls	r2, r2, #5
 801a0fc:	440a      	add	r2, r1
 801a0fe:	4413      	add	r3, r2
 801a100:	781b      	ldrb	r3, [r3, #0]
 801a102:	f003 0304 	and.w	r3, r3, #4
 801a106:	2b00      	cmp	r3, #0
 801a108:	d003      	beq.n	801a112 <MAP_makeContourMap_dijkstra_modoki+0x4e2>
								uc_new = uc_dase + 1;
 801a10a:	8a3b      	ldrh	r3, [r7, #16]
 801a10c:	3301      	adds	r3, #1
 801a10e:	81fb      	strh	r3, [r7, #14]
 801a110:	e002      	b.n	801a118 <MAP_makeContourMap_dijkstra_modoki+0x4e8>
							}else{
								uc_new = uc_dase + 2;
 801a112:	8a3b      	ldrh	r3, [r7, #16]
 801a114:	3302      	adds	r3, #2
 801a116:	81fb      	strh	r3, [r7, #14]
							}
							if (us_Cmap[y][x - 1] > uc_new) {
 801a118:	8aba      	ldrh	r2, [r7, #20]
 801a11a:	8afb      	ldrh	r3, [r7, #22]
 801a11c:	3b01      	subs	r3, #1
 801a11e:	4927      	ldr	r1, [pc, #156]	@ (801a1bc <MAP_makeContourMap_dijkstra_modoki+0x58c>)
 801a120:	0152      	lsls	r2, r2, #5
 801a122:	4413      	add	r3, r2
 801a124:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 801a128:	89fa      	ldrh	r2, [r7, #14]
 801a12a:	429a      	cmp	r2, r3
 801a12c:	d21f      	bcs.n	801a16e <MAP_makeContourMap_dijkstra_modoki+0x53e>
								us_Cmap[y][x - 1] = uc_new;
 801a12e:	8aba      	ldrh	r2, [r7, #20]
 801a130:	8afb      	ldrh	r3, [r7, #22]
 801a132:	3b01      	subs	r3, #1
 801a134:	4921      	ldr	r1, [pc, #132]	@ (801a1bc <MAP_makeContourMap_dijkstra_modoki+0x58c>)
 801a136:	0152      	lsls	r2, r2, #5
 801a138:	4413      	add	r3, r2
 801a13a:	89fa      	ldrh	r2, [r7, #14]
 801a13c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								g_MapDirection[y][x-1] |= 0x04;
 801a140:	8aba      	ldrh	r2, [r7, #20]
 801a142:	8afb      	ldrh	r3, [r7, #22]
 801a144:	3b01      	subs	r3, #1
 801a146:	491e      	ldr	r1, [pc, #120]	@ (801a1c0 <MAP_makeContourMap_dijkstra_modoki+0x590>)
 801a148:	0152      	lsls	r2, r2, #5
 801a14a:	440a      	add	r2, r1
 801a14c:	4413      	add	r3, r2
 801a14e:	7819      	ldrb	r1, [r3, #0]
 801a150:	8aba      	ldrh	r2, [r7, #20]
 801a152:	8afb      	ldrh	r3, [r7, #22]
 801a154:	3b01      	subs	r3, #1
 801a156:	f041 0104 	orr.w	r1, r1, #4
 801a15a:	b2c8      	uxtb	r0, r1
 801a15c:	4918      	ldr	r1, [pc, #96]	@ (801a1c0 <MAP_makeContourMap_dijkstra_modoki+0x590>)
 801a15e:	0152      	lsls	r2, r2, #5
 801a160:	440a      	add	r2, r1
 801a162:	4413      	add	r3, r2
 801a164:	4602      	mov	r2, r0
 801a166:	701a      	strb	r2, [r3, #0]
								uc_level++;
 801a168:	89bb      	ldrh	r3, [r7, #12]
 801a16a:	3301      	adds	r3, #1
 801a16c:	81bb      	strh	r3, [r7, #12]
							}
						}
					}
				}
				if(uc_dase != 4095)uc_level++;
 801a16e:	8a3b      	ldrh	r3, [r7, #16]
 801a170:	f640 72ff 	movw	r2, #4095	@ 0xfff
 801a174:	4293      	cmp	r3, r2
 801a176:	d002      	beq.n	801a17e <MAP_makeContourMap_dijkstra_modoki+0x54e>
 801a178:	89bb      	ldrh	r3, [r7, #12]
 801a17a:	3301      	adds	r3, #1
 801a17c:	81bb      	strh	r3, [r7, #12]
			for (x = 0; x < MAP_X_SIZE; x++) {
 801a17e:	8afb      	ldrh	r3, [r7, #22]
 801a180:	3301      	adds	r3, #1
 801a182:	82fb      	strh	r3, [r7, #22]
 801a184:	8afb      	ldrh	r3, [r7, #22]
 801a186:	2b1f      	cmp	r3, #31
 801a188:	f67f ae32 	bls.w	8019df0 <MAP_makeContourMap_dijkstra_modoki+0x1c0>
 801a18c:	e000      	b.n	801a190 <MAP_makeContourMap_dijkstra_modoki+0x560>
					if (uc_max_x+1 < x) break;
 801a18e:	bf00      	nop
		for (y = 0; y < MAP_Y_SIZE; y++) {
 801a190:	8abb      	ldrh	r3, [r7, #20]
 801a192:	3301      	adds	r3, #1
 801a194:	82bb      	strh	r3, [r7, #20]
 801a196:	8abb      	ldrh	r3, [r7, #20]
 801a198:	2b1f      	cmp	r3, #31
 801a19a:	f67f ae11 	bls.w	8019dc0 <MAP_makeContourMap_dijkstra_modoki+0x190>
 801a19e:	e000      	b.n	801a1a2 <MAP_makeContourMap_dijkstra_modoki+0x572>
			if (uc_max_y+1 < y) break;
 801a1a0:	bf00      	nop
			}
		}
		uc_dase = uc_dase + 1;
 801a1a2:	8a3b      	ldrh	r3, [r7, #16]
 801a1a4:	3301      	adds	r3, #1
 801a1a6:	823b      	strh	r3, [r7, #16]
	} while (uc_level != 0);
 801a1a8:	89bb      	ldrh	r3, [r7, #12]
 801a1aa:	2b00      	cmp	r3, #0
 801a1ac:	f47f ae00 	bne.w	8019db0 <MAP_makeContourMap_dijkstra_modoki+0x180>

}
 801a1b0:	bf00      	nop
 801a1b2:	bf00      	nop
 801a1b4:	3718      	adds	r7, #24
 801a1b6:	46bd      	mov	sp, r7
 801a1b8:	bd80      	pop	{r7, pc}
 801a1ba:	bf00      	nop
 801a1bc:	2001ada0 	.word	0x2001ada0
 801a1c0:	2001b9a0 	.word	0x2001b9a0

0801a1c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 801a1c4:	480d      	ldr	r0, [pc, #52]	@ (801a1fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 801a1c6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 801a1c8:	f7ea fe44 	bl	8004e54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 801a1cc:	480c      	ldr	r0, [pc, #48]	@ (801a200 <LoopForever+0x6>)
  ldr r1, =_edata
 801a1ce:	490d      	ldr	r1, [pc, #52]	@ (801a204 <LoopForever+0xa>)
  ldr r2, =_sidata
 801a1d0:	4a0d      	ldr	r2, [pc, #52]	@ (801a208 <LoopForever+0xe>)
  movs r3, #0
 801a1d2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 801a1d4:	e002      	b.n	801a1dc <LoopCopyDataInit>

0801a1d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 801a1d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 801a1d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 801a1da:	3304      	adds	r3, #4

0801a1dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 801a1dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 801a1de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 801a1e0:	d3f9      	bcc.n	801a1d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 801a1e2:	4a0a      	ldr	r2, [pc, #40]	@ (801a20c <LoopForever+0x12>)
  ldr r4, =_ebss
 801a1e4:	4c0a      	ldr	r4, [pc, #40]	@ (801a210 <LoopForever+0x16>)
  movs r3, #0
 801a1e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 801a1e8:	e001      	b.n	801a1ee <LoopFillZerobss>

0801a1ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 801a1ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 801a1ec:	3204      	adds	r2, #4

0801a1ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 801a1ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 801a1f0:	d3fb      	bcc.n	801a1ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 801a1f2:	f003 ffcf 	bl	801e194 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 801a1f6:	f7e8 f9c1 	bl	800257c <main>

0801a1fa <LoopForever>:

LoopForever:
    b LoopForever
 801a1fa:	e7fe      	b.n	801a1fa <LoopForever>
  ldr   r0, =_estack
 801a1fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 801a200:	20000000 	.word	0x20000000
  ldr r1, =_edata
 801a204:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 801a208:	08022af8 	.word	0x08022af8
  ldr r2, =_sbss
 801a20c:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 801a210:	2001bef0 	.word	0x2001bef0

0801a214 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 801a214:	e7fe      	b.n	801a214 <ADC1_2_IRQHandler>

0801a216 <LL_ADC_REG_SetSequencerLength>:
{
 801a216:	b480      	push	{r7}
 801a218:	b083      	sub	sp, #12
 801a21a:	af00      	add	r7, sp, #0
 801a21c:	6078      	str	r0, [r7, #4]
 801a21e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 801a220:	687b      	ldr	r3, [r7, #4]
 801a222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801a224:	f023 020f 	bic.w	r2, r3, #15
 801a228:	683b      	ldr	r3, [r7, #0]
 801a22a:	431a      	orrs	r2, r3
 801a22c:	687b      	ldr	r3, [r7, #4]
 801a22e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 801a230:	bf00      	nop
 801a232:	370c      	adds	r7, #12
 801a234:	46bd      	mov	sp, r7
 801a236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a23a:	4770      	bx	lr

0801a23c <LL_ADC_IsEnabled>:
{
 801a23c:	b480      	push	{r7}
 801a23e:	b083      	sub	sp, #12
 801a240:	af00      	add	r7, sp, #0
 801a242:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 801a244:	687b      	ldr	r3, [r7, #4]
 801a246:	689b      	ldr	r3, [r3, #8]
 801a248:	f003 0301 	and.w	r3, r3, #1
 801a24c:	2b01      	cmp	r3, #1
 801a24e:	d101      	bne.n	801a254 <LL_ADC_IsEnabled+0x18>
 801a250:	2301      	movs	r3, #1
 801a252:	e000      	b.n	801a256 <LL_ADC_IsEnabled+0x1a>
 801a254:	2300      	movs	r3, #0
}
 801a256:	4618      	mov	r0, r3
 801a258:	370c      	adds	r7, #12
 801a25a:	46bd      	mov	sp, r7
 801a25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a260:	4770      	bx	lr
	...

0801a264 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, const LL_ADC_CommonInitTypeDef *pADC_CommonInitStruct)
{
 801a264:	b590      	push	{r4, r7, lr}
 801a266:	b085      	sub	sp, #20
 801a268:	af00      	add	r7, sp, #0
 801a26a:	6078      	str	r0, [r7, #4]
 801a26c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 801a26e:	2300      	movs	r3, #0
 801a270:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 801a272:	687b      	ldr	r3, [r7, #4]
 801a274:	4a27      	ldr	r2, [pc, #156]	@ (801a314 <LL_ADC_CommonInit+0xb0>)
 801a276:	4293      	cmp	r3, r2
 801a278:	d10f      	bne.n	801a29a <LL_ADC_CommonInit+0x36>
 801a27a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 801a27e:	f7ff ffdd 	bl	801a23c <LL_ADC_IsEnabled>
 801a282:	4604      	mov	r4, r0
 801a284:	4824      	ldr	r0, [pc, #144]	@ (801a318 <LL_ADC_CommonInit+0xb4>)
 801a286:	f7ff ffd9 	bl	801a23c <LL_ADC_IsEnabled>
 801a28a:	4603      	mov	r3, r0
 801a28c:	4323      	orrs	r3, r4
 801a28e:	2b00      	cmp	r3, #0
 801a290:	bf0c      	ite	eq
 801a292:	2301      	moveq	r3, #1
 801a294:	2300      	movne	r3, #0
 801a296:	b2db      	uxtb	r3, r3
 801a298:	e012      	b.n	801a2c0 <LL_ADC_CommonInit+0x5c>
 801a29a:	4820      	ldr	r0, [pc, #128]	@ (801a31c <LL_ADC_CommonInit+0xb8>)
 801a29c:	f7ff ffce 	bl	801a23c <LL_ADC_IsEnabled>
 801a2a0:	4604      	mov	r4, r0
 801a2a2:	481f      	ldr	r0, [pc, #124]	@ (801a320 <LL_ADC_CommonInit+0xbc>)
 801a2a4:	f7ff ffca 	bl	801a23c <LL_ADC_IsEnabled>
 801a2a8:	4603      	mov	r3, r0
 801a2aa:	431c      	orrs	r4, r3
 801a2ac:	481d      	ldr	r0, [pc, #116]	@ (801a324 <LL_ADC_CommonInit+0xc0>)
 801a2ae:	f7ff ffc5 	bl	801a23c <LL_ADC_IsEnabled>
 801a2b2:	4603      	mov	r3, r0
 801a2b4:	4323      	orrs	r3, r4
 801a2b6:	2b00      	cmp	r3, #0
 801a2b8:	bf0c      	ite	eq
 801a2ba:	2301      	moveq	r3, #1
 801a2bc:	2300      	movne	r3, #0
 801a2be:	b2db      	uxtb	r3, r3
 801a2c0:	2b00      	cmp	r3, #0
 801a2c2:	d020      	beq.n	801a306 <LL_ADC_CommonInit+0xa2>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (pADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 801a2c4:	683b      	ldr	r3, [r7, #0]
 801a2c6:	685b      	ldr	r3, [r3, #4]
 801a2c8:	2b00      	cmp	r3, #0
 801a2ca:	d012      	beq.n	801a2f2 <LL_ADC_CommonInit+0x8e>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 801a2cc:	687b      	ldr	r3, [r7, #4]
 801a2ce:	689a      	ldr	r2, [r3, #8]
 801a2d0:	4b15      	ldr	r3, [pc, #84]	@ (801a328 <LL_ADC_CommonInit+0xc4>)
 801a2d2:	4013      	ands	r3, r2
 801a2d4:	683a      	ldr	r2, [r7, #0]
 801a2d6:	6811      	ldr	r1, [r2, #0]
 801a2d8:	683a      	ldr	r2, [r7, #0]
 801a2da:	6852      	ldr	r2, [r2, #4]
 801a2dc:	4311      	orrs	r1, r2
 801a2de:	683a      	ldr	r2, [r7, #0]
 801a2e0:	6892      	ldr	r2, [r2, #8]
 801a2e2:	4311      	orrs	r1, r2
 801a2e4:	683a      	ldr	r2, [r7, #0]
 801a2e6:	68d2      	ldr	r2, [r2, #12]
 801a2e8:	430a      	orrs	r2, r1
 801a2ea:	431a      	orrs	r2, r3
 801a2ec:	687b      	ldr	r3, [r7, #4]
 801a2ee:	609a      	str	r2, [r3, #8]
 801a2f0:	e00b      	b.n	801a30a <LL_ADC_CommonInit+0xa6>
                 | pADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 801a2f2:	687b      	ldr	r3, [r7, #4]
 801a2f4:	689a      	ldr	r2, [r3, #8]
 801a2f6:	4b0c      	ldr	r3, [pc, #48]	@ (801a328 <LL_ADC_CommonInit+0xc4>)
 801a2f8:	4013      	ands	r3, r2
 801a2fa:	683a      	ldr	r2, [r7, #0]
 801a2fc:	6812      	ldr	r2, [r2, #0]
 801a2fe:	431a      	orrs	r2, r3
 801a300:	687b      	ldr	r3, [r7, #4]
 801a302:	609a      	str	r2, [r3, #8]
 801a304:	e001      	b.n	801a30a <LL_ADC_CommonInit+0xa6>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 801a306:	2301      	movs	r3, #1
 801a308:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 801a30a:	7bfb      	ldrb	r3, [r7, #15]
}
 801a30c:	4618      	mov	r0, r3
 801a30e:	3714      	adds	r7, #20
 801a310:	46bd      	mov	sp, r7
 801a312:	bd90      	pop	{r4, r7, pc}
 801a314:	50000300 	.word	0x50000300
 801a318:	50000100 	.word	0x50000100
 801a31c:	50000400 	.word	0x50000400
 801a320:	50000500 	.word	0x50000500
 801a324:	50000600 	.word	0x50000600
 801a328:	ffc030e0 	.word	0xffc030e0

0801a32c <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, const LL_ADC_InitTypeDef *pADC_InitStruct)
{
 801a32c:	b580      	push	{r7, lr}
 801a32e:	b084      	sub	sp, #16
 801a330:	af00      	add	r7, sp, #0
 801a332:	6078      	str	r0, [r7, #4]
 801a334:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 801a336:	2300      	movs	r3, #0
 801a338:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(pADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(pADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 801a33a:	6878      	ldr	r0, [r7, #4]
 801a33c:	f7ff ff7e 	bl	801a23c <LL_ADC_IsEnabled>
 801a340:	4603      	mov	r3, r0
 801a342:	2b00      	cmp	r3, #0
 801a344:	d111      	bne.n	801a36a <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 801a346:	687b      	ldr	r3, [r7, #4]
 801a348:	68db      	ldr	r3, [r3, #12]
 801a34a:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 801a34e:	f023 0318 	bic.w	r3, r3, #24
 801a352:	683a      	ldr	r2, [r7, #0]
 801a354:	6811      	ldr	r1, [r2, #0]
 801a356:	683a      	ldr	r2, [r7, #0]
 801a358:	6852      	ldr	r2, [r2, #4]
 801a35a:	4311      	orrs	r1, r2
 801a35c:	683a      	ldr	r2, [r7, #0]
 801a35e:	6892      	ldr	r2, [r2, #8]
 801a360:	430a      	orrs	r2, r1
 801a362:	431a      	orrs	r2, r3
 801a364:	687b      	ldr	r3, [r7, #4]
 801a366:	60da      	str	r2, [r3, #12]
 801a368:	e001      	b.n	801a36e <LL_ADC_Init+0x42>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 801a36a:	2301      	movs	r3, #1
 801a36c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 801a36e:	7bfb      	ldrb	r3, [r7, #15]
}
 801a370:	4618      	mov	r0, r3
 801a372:	3710      	adds	r7, #16
 801a374:	46bd      	mov	sp, r7
 801a376:	bd80      	pop	{r7, pc}

0801a378 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, const LL_ADC_REG_InitTypeDef *pADC_RegInitStruct)
{
 801a378:	b580      	push	{r7, lr}
 801a37a:	b084      	sub	sp, #16
 801a37c:	af00      	add	r7, sp, #0
 801a37e:	6078      	str	r0, [r7, #4]
 801a380:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 801a382:	2300      	movs	r3, #0
 801a384:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(pADC_RegInitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(pADC_RegInitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 801a386:	6878      	ldr	r0, [r7, #4]
 801a388:	f7ff ff58 	bl	801a23c <LL_ADC_IsEnabled>
 801a38c:	4603      	mov	r3, r0
 801a38e:	2b00      	cmp	r3, #0
 801a390:	d132      	bne.n	801a3f8 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (pADC_RegInitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 801a392:	683b      	ldr	r3, [r7, #0]
 801a394:	685b      	ldr	r3, [r3, #4]
 801a396:	2b00      	cmp	r3, #0
 801a398:	d015      	beq.n	801a3c6 <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 801a39a:	687b      	ldr	r3, [r7, #4]
 801a39c:	68da      	ldr	r2, [r3, #12]
 801a39e:	4b1a      	ldr	r3, [pc, #104]	@ (801a408 <LL_ADC_REG_Init+0x90>)
 801a3a0:	4013      	ands	r3, r2
 801a3a2:	683a      	ldr	r2, [r7, #0]
 801a3a4:	6811      	ldr	r1, [r2, #0]
 801a3a6:	683a      	ldr	r2, [r7, #0]
 801a3a8:	6892      	ldr	r2, [r2, #8]
 801a3aa:	4311      	orrs	r1, r2
 801a3ac:	683a      	ldr	r2, [r7, #0]
 801a3ae:	68d2      	ldr	r2, [r2, #12]
 801a3b0:	4311      	orrs	r1, r2
 801a3b2:	683a      	ldr	r2, [r7, #0]
 801a3b4:	6912      	ldr	r2, [r2, #16]
 801a3b6:	4311      	orrs	r1, r2
 801a3b8:	683a      	ldr	r2, [r7, #0]
 801a3ba:	6952      	ldr	r2, [r2, #20]
 801a3bc:	430a      	orrs	r2, r1
 801a3be:	431a      	orrs	r2, r3
 801a3c0:	687b      	ldr	r3, [r7, #4]
 801a3c2:	60da      	str	r2, [r3, #12]
 801a3c4:	e011      	b.n	801a3ea <LL_ADC_REG_Init+0x72>
                 | pADC_RegInitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 801a3c6:	687b      	ldr	r3, [r7, #4]
 801a3c8:	68da      	ldr	r2, [r3, #12]
 801a3ca:	4b0f      	ldr	r3, [pc, #60]	@ (801a408 <LL_ADC_REG_Init+0x90>)
 801a3cc:	4013      	ands	r3, r2
 801a3ce:	683a      	ldr	r2, [r7, #0]
 801a3d0:	6811      	ldr	r1, [r2, #0]
 801a3d2:	683a      	ldr	r2, [r7, #0]
 801a3d4:	68d2      	ldr	r2, [r2, #12]
 801a3d6:	4311      	orrs	r1, r2
 801a3d8:	683a      	ldr	r2, [r7, #0]
 801a3da:	6912      	ldr	r2, [r2, #16]
 801a3dc:	4311      	orrs	r1, r2
 801a3de:	683a      	ldr	r2, [r7, #0]
 801a3e0:	6952      	ldr	r2, [r2, #20]
 801a3e2:	430a      	orrs	r2, r1
 801a3e4:	431a      	orrs	r2, r3
 801a3e6:	687b      	ldr	r3, [r7, #4]
 801a3e8:	60da      	str	r2, [r3, #12]
                 | pADC_RegInitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, pADC_RegInitStruct->SequencerLength);
 801a3ea:	683b      	ldr	r3, [r7, #0]
 801a3ec:	685b      	ldr	r3, [r3, #4]
 801a3ee:	4619      	mov	r1, r3
 801a3f0:	6878      	ldr	r0, [r7, #4]
 801a3f2:	f7ff ff10 	bl	801a216 <LL_ADC_REG_SetSequencerLength>
 801a3f6:	e001      	b.n	801a3fc <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 801a3f8:	2301      	movs	r3, #1
 801a3fa:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 801a3fc:	7bfb      	ldrb	r3, [r7, #15]
}
 801a3fe:	4618      	mov	r0, r3
 801a400:	3710      	adds	r7, #16
 801a402:	46bd      	mov	sp, r7
 801a404:	bd80      	pop	{r7, pc}
 801a406:	bf00      	nop
 801a408:	fff0c01c 	.word	0xfff0c01c

0801a40c <LL_GPIO_SetPinMode>:
{
 801a40c:	b480      	push	{r7}
 801a40e:	b08b      	sub	sp, #44	@ 0x2c
 801a410:	af00      	add	r7, sp, #0
 801a412:	60f8      	str	r0, [r7, #12]
 801a414:	60b9      	str	r1, [r7, #8]
 801a416:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 801a418:	68fb      	ldr	r3, [r7, #12]
 801a41a:	681a      	ldr	r2, [r3, #0]
 801a41c:	68bb      	ldr	r3, [r7, #8]
 801a41e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801a420:	697b      	ldr	r3, [r7, #20]
 801a422:	fa93 f3a3 	rbit	r3, r3
 801a426:	613b      	str	r3, [r7, #16]
  return result;
 801a428:	693b      	ldr	r3, [r7, #16]
 801a42a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 801a42c:	69bb      	ldr	r3, [r7, #24]
 801a42e:	2b00      	cmp	r3, #0
 801a430:	d101      	bne.n	801a436 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 801a432:	2320      	movs	r3, #32
 801a434:	e003      	b.n	801a43e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 801a436:	69bb      	ldr	r3, [r7, #24]
 801a438:	fab3 f383 	clz	r3, r3
 801a43c:	b2db      	uxtb	r3, r3
 801a43e:	005b      	lsls	r3, r3, #1
 801a440:	2103      	movs	r1, #3
 801a442:	fa01 f303 	lsl.w	r3, r1, r3
 801a446:	43db      	mvns	r3, r3
 801a448:	401a      	ands	r2, r3
 801a44a:	68bb      	ldr	r3, [r7, #8]
 801a44c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801a44e:	6a3b      	ldr	r3, [r7, #32]
 801a450:	fa93 f3a3 	rbit	r3, r3
 801a454:	61fb      	str	r3, [r7, #28]
  return result;
 801a456:	69fb      	ldr	r3, [r7, #28]
 801a458:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 801a45a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a45c:	2b00      	cmp	r3, #0
 801a45e:	d101      	bne.n	801a464 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 801a460:	2320      	movs	r3, #32
 801a462:	e003      	b.n	801a46c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 801a464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a466:	fab3 f383 	clz	r3, r3
 801a46a:	b2db      	uxtb	r3, r3
 801a46c:	005b      	lsls	r3, r3, #1
 801a46e:	6879      	ldr	r1, [r7, #4]
 801a470:	fa01 f303 	lsl.w	r3, r1, r3
 801a474:	431a      	orrs	r2, r3
 801a476:	68fb      	ldr	r3, [r7, #12]
 801a478:	601a      	str	r2, [r3, #0]
}
 801a47a:	bf00      	nop
 801a47c:	372c      	adds	r7, #44	@ 0x2c
 801a47e:	46bd      	mov	sp, r7
 801a480:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a484:	4770      	bx	lr

0801a486 <LL_GPIO_SetPinOutputType>:
{
 801a486:	b480      	push	{r7}
 801a488:	b085      	sub	sp, #20
 801a48a:	af00      	add	r7, sp, #0
 801a48c:	60f8      	str	r0, [r7, #12]
 801a48e:	60b9      	str	r1, [r7, #8]
 801a490:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 801a492:	68fb      	ldr	r3, [r7, #12]
 801a494:	685a      	ldr	r2, [r3, #4]
 801a496:	68bb      	ldr	r3, [r7, #8]
 801a498:	43db      	mvns	r3, r3
 801a49a:	401a      	ands	r2, r3
 801a49c:	68bb      	ldr	r3, [r7, #8]
 801a49e:	6879      	ldr	r1, [r7, #4]
 801a4a0:	fb01 f303 	mul.w	r3, r1, r3
 801a4a4:	431a      	orrs	r2, r3
 801a4a6:	68fb      	ldr	r3, [r7, #12]
 801a4a8:	605a      	str	r2, [r3, #4]
}
 801a4aa:	bf00      	nop
 801a4ac:	3714      	adds	r7, #20
 801a4ae:	46bd      	mov	sp, r7
 801a4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a4b4:	4770      	bx	lr

0801a4b6 <LL_GPIO_SetPinSpeed>:
{
 801a4b6:	b480      	push	{r7}
 801a4b8:	b08b      	sub	sp, #44	@ 0x2c
 801a4ba:	af00      	add	r7, sp, #0
 801a4bc:	60f8      	str	r0, [r7, #12]
 801a4be:	60b9      	str	r1, [r7, #8]
 801a4c0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 801a4c2:	68fb      	ldr	r3, [r7, #12]
 801a4c4:	689a      	ldr	r2, [r3, #8]
 801a4c6:	68bb      	ldr	r3, [r7, #8]
 801a4c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801a4ca:	697b      	ldr	r3, [r7, #20]
 801a4cc:	fa93 f3a3 	rbit	r3, r3
 801a4d0:	613b      	str	r3, [r7, #16]
  return result;
 801a4d2:	693b      	ldr	r3, [r7, #16]
 801a4d4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 801a4d6:	69bb      	ldr	r3, [r7, #24]
 801a4d8:	2b00      	cmp	r3, #0
 801a4da:	d101      	bne.n	801a4e0 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 801a4dc:	2320      	movs	r3, #32
 801a4de:	e003      	b.n	801a4e8 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 801a4e0:	69bb      	ldr	r3, [r7, #24]
 801a4e2:	fab3 f383 	clz	r3, r3
 801a4e6:	b2db      	uxtb	r3, r3
 801a4e8:	005b      	lsls	r3, r3, #1
 801a4ea:	2103      	movs	r1, #3
 801a4ec:	fa01 f303 	lsl.w	r3, r1, r3
 801a4f0:	43db      	mvns	r3, r3
 801a4f2:	401a      	ands	r2, r3
 801a4f4:	68bb      	ldr	r3, [r7, #8]
 801a4f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801a4f8:	6a3b      	ldr	r3, [r7, #32]
 801a4fa:	fa93 f3a3 	rbit	r3, r3
 801a4fe:	61fb      	str	r3, [r7, #28]
  return result;
 801a500:	69fb      	ldr	r3, [r7, #28]
 801a502:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 801a504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a506:	2b00      	cmp	r3, #0
 801a508:	d101      	bne.n	801a50e <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 801a50a:	2320      	movs	r3, #32
 801a50c:	e003      	b.n	801a516 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 801a50e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a510:	fab3 f383 	clz	r3, r3
 801a514:	b2db      	uxtb	r3, r3
 801a516:	005b      	lsls	r3, r3, #1
 801a518:	6879      	ldr	r1, [r7, #4]
 801a51a:	fa01 f303 	lsl.w	r3, r1, r3
 801a51e:	431a      	orrs	r2, r3
 801a520:	68fb      	ldr	r3, [r7, #12]
 801a522:	609a      	str	r2, [r3, #8]
}
 801a524:	bf00      	nop
 801a526:	372c      	adds	r7, #44	@ 0x2c
 801a528:	46bd      	mov	sp, r7
 801a52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a52e:	4770      	bx	lr

0801a530 <LL_GPIO_SetPinPull>:
{
 801a530:	b480      	push	{r7}
 801a532:	b08b      	sub	sp, #44	@ 0x2c
 801a534:	af00      	add	r7, sp, #0
 801a536:	60f8      	str	r0, [r7, #12]
 801a538:	60b9      	str	r1, [r7, #8]
 801a53a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 801a53c:	68fb      	ldr	r3, [r7, #12]
 801a53e:	68da      	ldr	r2, [r3, #12]
 801a540:	68bb      	ldr	r3, [r7, #8]
 801a542:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801a544:	697b      	ldr	r3, [r7, #20]
 801a546:	fa93 f3a3 	rbit	r3, r3
 801a54a:	613b      	str	r3, [r7, #16]
  return result;
 801a54c:	693b      	ldr	r3, [r7, #16]
 801a54e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 801a550:	69bb      	ldr	r3, [r7, #24]
 801a552:	2b00      	cmp	r3, #0
 801a554:	d101      	bne.n	801a55a <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 801a556:	2320      	movs	r3, #32
 801a558:	e003      	b.n	801a562 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 801a55a:	69bb      	ldr	r3, [r7, #24]
 801a55c:	fab3 f383 	clz	r3, r3
 801a560:	b2db      	uxtb	r3, r3
 801a562:	005b      	lsls	r3, r3, #1
 801a564:	2103      	movs	r1, #3
 801a566:	fa01 f303 	lsl.w	r3, r1, r3
 801a56a:	43db      	mvns	r3, r3
 801a56c:	401a      	ands	r2, r3
 801a56e:	68bb      	ldr	r3, [r7, #8]
 801a570:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801a572:	6a3b      	ldr	r3, [r7, #32]
 801a574:	fa93 f3a3 	rbit	r3, r3
 801a578:	61fb      	str	r3, [r7, #28]
  return result;
 801a57a:	69fb      	ldr	r3, [r7, #28]
 801a57c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 801a57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a580:	2b00      	cmp	r3, #0
 801a582:	d101      	bne.n	801a588 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 801a584:	2320      	movs	r3, #32
 801a586:	e003      	b.n	801a590 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 801a588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a58a:	fab3 f383 	clz	r3, r3
 801a58e:	b2db      	uxtb	r3, r3
 801a590:	005b      	lsls	r3, r3, #1
 801a592:	6879      	ldr	r1, [r7, #4]
 801a594:	fa01 f303 	lsl.w	r3, r1, r3
 801a598:	431a      	orrs	r2, r3
 801a59a:	68fb      	ldr	r3, [r7, #12]
 801a59c:	60da      	str	r2, [r3, #12]
}
 801a59e:	bf00      	nop
 801a5a0:	372c      	adds	r7, #44	@ 0x2c
 801a5a2:	46bd      	mov	sp, r7
 801a5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a5a8:	4770      	bx	lr

0801a5aa <LL_GPIO_SetAFPin_0_7>:
{
 801a5aa:	b480      	push	{r7}
 801a5ac:	b08b      	sub	sp, #44	@ 0x2c
 801a5ae:	af00      	add	r7, sp, #0
 801a5b0:	60f8      	str	r0, [r7, #12]
 801a5b2:	60b9      	str	r1, [r7, #8]
 801a5b4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 801a5b6:	68fb      	ldr	r3, [r7, #12]
 801a5b8:	6a1a      	ldr	r2, [r3, #32]
 801a5ba:	68bb      	ldr	r3, [r7, #8]
 801a5bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801a5be:	697b      	ldr	r3, [r7, #20]
 801a5c0:	fa93 f3a3 	rbit	r3, r3
 801a5c4:	613b      	str	r3, [r7, #16]
  return result;
 801a5c6:	693b      	ldr	r3, [r7, #16]
 801a5c8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 801a5ca:	69bb      	ldr	r3, [r7, #24]
 801a5cc:	2b00      	cmp	r3, #0
 801a5ce:	d101      	bne.n	801a5d4 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 801a5d0:	2320      	movs	r3, #32
 801a5d2:	e003      	b.n	801a5dc <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 801a5d4:	69bb      	ldr	r3, [r7, #24]
 801a5d6:	fab3 f383 	clz	r3, r3
 801a5da:	b2db      	uxtb	r3, r3
 801a5dc:	009b      	lsls	r3, r3, #2
 801a5de:	210f      	movs	r1, #15
 801a5e0:	fa01 f303 	lsl.w	r3, r1, r3
 801a5e4:	43db      	mvns	r3, r3
 801a5e6:	401a      	ands	r2, r3
 801a5e8:	68bb      	ldr	r3, [r7, #8]
 801a5ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801a5ec:	6a3b      	ldr	r3, [r7, #32]
 801a5ee:	fa93 f3a3 	rbit	r3, r3
 801a5f2:	61fb      	str	r3, [r7, #28]
  return result;
 801a5f4:	69fb      	ldr	r3, [r7, #28]
 801a5f6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 801a5f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a5fa:	2b00      	cmp	r3, #0
 801a5fc:	d101      	bne.n	801a602 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 801a5fe:	2320      	movs	r3, #32
 801a600:	e003      	b.n	801a60a <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 801a602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a604:	fab3 f383 	clz	r3, r3
 801a608:	b2db      	uxtb	r3, r3
 801a60a:	009b      	lsls	r3, r3, #2
 801a60c:	6879      	ldr	r1, [r7, #4]
 801a60e:	fa01 f303 	lsl.w	r3, r1, r3
 801a612:	431a      	orrs	r2, r3
 801a614:	68fb      	ldr	r3, [r7, #12]
 801a616:	621a      	str	r2, [r3, #32]
}
 801a618:	bf00      	nop
 801a61a:	372c      	adds	r7, #44	@ 0x2c
 801a61c:	46bd      	mov	sp, r7
 801a61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a622:	4770      	bx	lr

0801a624 <LL_GPIO_SetAFPin_8_15>:
{
 801a624:	b480      	push	{r7}
 801a626:	b08b      	sub	sp, #44	@ 0x2c
 801a628:	af00      	add	r7, sp, #0
 801a62a:	60f8      	str	r0, [r7, #12]
 801a62c:	60b9      	str	r1, [r7, #8]
 801a62e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 801a630:	68fb      	ldr	r3, [r7, #12]
 801a632:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a634:	68bb      	ldr	r3, [r7, #8]
 801a636:	0a1b      	lsrs	r3, r3, #8
 801a638:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801a63a:	697b      	ldr	r3, [r7, #20]
 801a63c:	fa93 f3a3 	rbit	r3, r3
 801a640:	613b      	str	r3, [r7, #16]
  return result;
 801a642:	693b      	ldr	r3, [r7, #16]
 801a644:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 801a646:	69bb      	ldr	r3, [r7, #24]
 801a648:	2b00      	cmp	r3, #0
 801a64a:	d101      	bne.n	801a650 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 801a64c:	2320      	movs	r3, #32
 801a64e:	e003      	b.n	801a658 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 801a650:	69bb      	ldr	r3, [r7, #24]
 801a652:	fab3 f383 	clz	r3, r3
 801a656:	b2db      	uxtb	r3, r3
 801a658:	009b      	lsls	r3, r3, #2
 801a65a:	210f      	movs	r1, #15
 801a65c:	fa01 f303 	lsl.w	r3, r1, r3
 801a660:	43db      	mvns	r3, r3
 801a662:	401a      	ands	r2, r3
 801a664:	68bb      	ldr	r3, [r7, #8]
 801a666:	0a1b      	lsrs	r3, r3, #8
 801a668:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801a66a:	6a3b      	ldr	r3, [r7, #32]
 801a66c:	fa93 f3a3 	rbit	r3, r3
 801a670:	61fb      	str	r3, [r7, #28]
  return result;
 801a672:	69fb      	ldr	r3, [r7, #28]
 801a674:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 801a676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a678:	2b00      	cmp	r3, #0
 801a67a:	d101      	bne.n	801a680 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 801a67c:	2320      	movs	r3, #32
 801a67e:	e003      	b.n	801a688 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 801a680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a682:	fab3 f383 	clz	r3, r3
 801a686:	b2db      	uxtb	r3, r3
 801a688:	009b      	lsls	r3, r3, #2
 801a68a:	6879      	ldr	r1, [r7, #4]
 801a68c:	fa01 f303 	lsl.w	r3, r1, r3
 801a690:	431a      	orrs	r2, r3
 801a692:	68fb      	ldr	r3, [r7, #12]
 801a694:	625a      	str	r2, [r3, #36]	@ 0x24
}
 801a696:	bf00      	nop
 801a698:	372c      	adds	r7, #44	@ 0x2c
 801a69a:	46bd      	mov	sp, r7
 801a69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a6a0:	4770      	bx	lr

0801a6a2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 801a6a2:	b580      	push	{r7, lr}
 801a6a4:	b088      	sub	sp, #32
 801a6a6:	af00      	add	r7, sp, #0
 801a6a8:	6078      	str	r0, [r7, #4]
 801a6aa:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 801a6ac:	683b      	ldr	r3, [r7, #0]
 801a6ae:	681b      	ldr	r3, [r3, #0]
 801a6b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801a6b2:	693b      	ldr	r3, [r7, #16]
 801a6b4:	fa93 f3a3 	rbit	r3, r3
 801a6b8:	60fb      	str	r3, [r7, #12]
  return result;
 801a6ba:	68fb      	ldr	r3, [r7, #12]
 801a6bc:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 801a6be:	697b      	ldr	r3, [r7, #20]
 801a6c0:	2b00      	cmp	r3, #0
 801a6c2:	d101      	bne.n	801a6c8 <LL_GPIO_Init+0x26>
    return 32U;
 801a6c4:	2320      	movs	r3, #32
 801a6c6:	e003      	b.n	801a6d0 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 801a6c8:	697b      	ldr	r3, [r7, #20]
 801a6ca:	fab3 f383 	clz	r3, r3
 801a6ce:	b2db      	uxtb	r3, r3
 801a6d0:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 801a6d2:	e048      	b.n	801a766 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 801a6d4:	683b      	ldr	r3, [r7, #0]
 801a6d6:	681a      	ldr	r2, [r3, #0]
 801a6d8:	2101      	movs	r1, #1
 801a6da:	69fb      	ldr	r3, [r7, #28]
 801a6dc:	fa01 f303 	lsl.w	r3, r1, r3
 801a6e0:	4013      	ands	r3, r2
 801a6e2:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 801a6e4:	69bb      	ldr	r3, [r7, #24]
 801a6e6:	2b00      	cmp	r3, #0
 801a6e8:	d03a      	beq.n	801a760 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 801a6ea:	683b      	ldr	r3, [r7, #0]
 801a6ec:	685b      	ldr	r3, [r3, #4]
 801a6ee:	2b01      	cmp	r3, #1
 801a6f0:	d003      	beq.n	801a6fa <LL_GPIO_Init+0x58>
 801a6f2:	683b      	ldr	r3, [r7, #0]
 801a6f4:	685b      	ldr	r3, [r3, #4]
 801a6f6:	2b02      	cmp	r3, #2
 801a6f8:	d10e      	bne.n	801a718 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 801a6fa:	683b      	ldr	r3, [r7, #0]
 801a6fc:	689b      	ldr	r3, [r3, #8]
 801a6fe:	461a      	mov	r2, r3
 801a700:	69b9      	ldr	r1, [r7, #24]
 801a702:	6878      	ldr	r0, [r7, #4]
 801a704:	f7ff fed7 	bl	801a4b6 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 801a708:	683b      	ldr	r3, [r7, #0]
 801a70a:	6819      	ldr	r1, [r3, #0]
 801a70c:	683b      	ldr	r3, [r7, #0]
 801a70e:	68db      	ldr	r3, [r3, #12]
 801a710:	461a      	mov	r2, r3
 801a712:	6878      	ldr	r0, [r7, #4]
 801a714:	f7ff feb7 	bl	801a486 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 801a718:	683b      	ldr	r3, [r7, #0]
 801a71a:	691b      	ldr	r3, [r3, #16]
 801a71c:	461a      	mov	r2, r3
 801a71e:	69b9      	ldr	r1, [r7, #24]
 801a720:	6878      	ldr	r0, [r7, #4]
 801a722:	f7ff ff05 	bl	801a530 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 801a726:	683b      	ldr	r3, [r7, #0]
 801a728:	685b      	ldr	r3, [r3, #4]
 801a72a:	2b02      	cmp	r3, #2
 801a72c:	d111      	bne.n	801a752 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 801a72e:	69bb      	ldr	r3, [r7, #24]
 801a730:	2bff      	cmp	r3, #255	@ 0xff
 801a732:	d807      	bhi.n	801a744 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 801a734:	683b      	ldr	r3, [r7, #0]
 801a736:	695b      	ldr	r3, [r3, #20]
 801a738:	461a      	mov	r2, r3
 801a73a:	69b9      	ldr	r1, [r7, #24]
 801a73c:	6878      	ldr	r0, [r7, #4]
 801a73e:	f7ff ff34 	bl	801a5aa <LL_GPIO_SetAFPin_0_7>
 801a742:	e006      	b.n	801a752 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 801a744:	683b      	ldr	r3, [r7, #0]
 801a746:	695b      	ldr	r3, [r3, #20]
 801a748:	461a      	mov	r2, r3
 801a74a:	69b9      	ldr	r1, [r7, #24]
 801a74c:	6878      	ldr	r0, [r7, #4]
 801a74e:	f7ff ff69 	bl	801a624 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 801a752:	683b      	ldr	r3, [r7, #0]
 801a754:	685b      	ldr	r3, [r3, #4]
 801a756:	461a      	mov	r2, r3
 801a758:	69b9      	ldr	r1, [r7, #24]
 801a75a:	6878      	ldr	r0, [r7, #4]
 801a75c:	f7ff fe56 	bl	801a40c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 801a760:	69fb      	ldr	r3, [r7, #28]
 801a762:	3301      	adds	r3, #1
 801a764:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 801a766:	683b      	ldr	r3, [r7, #0]
 801a768:	681a      	ldr	r2, [r3, #0]
 801a76a:	69fb      	ldr	r3, [r7, #28]
 801a76c:	fa22 f303 	lsr.w	r3, r2, r3
 801a770:	2b00      	cmp	r3, #0
 801a772:	d1af      	bne.n	801a6d4 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 801a774:	2300      	movs	r3, #0
}
 801a776:	4618      	mov	r0, r3
 801a778:	3720      	adds	r7, #32
 801a77a:	46bd      	mov	sp, r7
 801a77c:	bd80      	pop	{r7, pc}
	...

0801a780 <LL_RCC_HSI_IsReady>:
{
 801a780:	b480      	push	{r7}
 801a782:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 801a784:	4b07      	ldr	r3, [pc, #28]	@ (801a7a4 <LL_RCC_HSI_IsReady+0x24>)
 801a786:	681b      	ldr	r3, [r3, #0]
 801a788:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801a78c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801a790:	d101      	bne.n	801a796 <LL_RCC_HSI_IsReady+0x16>
 801a792:	2301      	movs	r3, #1
 801a794:	e000      	b.n	801a798 <LL_RCC_HSI_IsReady+0x18>
 801a796:	2300      	movs	r3, #0
}
 801a798:	4618      	mov	r0, r3
 801a79a:	46bd      	mov	sp, r7
 801a79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a7a0:	4770      	bx	lr
 801a7a2:	bf00      	nop
 801a7a4:	40021000 	.word	0x40021000

0801a7a8 <LL_RCC_LSE_IsReady>:
{
 801a7a8:	b480      	push	{r7}
 801a7aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 801a7ac:	4b07      	ldr	r3, [pc, #28]	@ (801a7cc <LL_RCC_LSE_IsReady+0x24>)
 801a7ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801a7b2:	f003 0302 	and.w	r3, r3, #2
 801a7b6:	2b02      	cmp	r3, #2
 801a7b8:	d101      	bne.n	801a7be <LL_RCC_LSE_IsReady+0x16>
 801a7ba:	2301      	movs	r3, #1
 801a7bc:	e000      	b.n	801a7c0 <LL_RCC_LSE_IsReady+0x18>
 801a7be:	2300      	movs	r3, #0
}
 801a7c0:	4618      	mov	r0, r3
 801a7c2:	46bd      	mov	sp, r7
 801a7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a7c8:	4770      	bx	lr
 801a7ca:	bf00      	nop
 801a7cc:	40021000 	.word	0x40021000

0801a7d0 <LL_RCC_GetSysClkSource>:
{
 801a7d0:	b480      	push	{r7}
 801a7d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 801a7d4:	4b04      	ldr	r3, [pc, #16]	@ (801a7e8 <LL_RCC_GetSysClkSource+0x18>)
 801a7d6:	689b      	ldr	r3, [r3, #8]
 801a7d8:	f003 030c 	and.w	r3, r3, #12
}
 801a7dc:	4618      	mov	r0, r3
 801a7de:	46bd      	mov	sp, r7
 801a7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a7e4:	4770      	bx	lr
 801a7e6:	bf00      	nop
 801a7e8:	40021000 	.word	0x40021000

0801a7ec <LL_RCC_GetAHBPrescaler>:
{
 801a7ec:	b480      	push	{r7}
 801a7ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 801a7f0:	4b04      	ldr	r3, [pc, #16]	@ (801a804 <LL_RCC_GetAHBPrescaler+0x18>)
 801a7f2:	689b      	ldr	r3, [r3, #8]
 801a7f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 801a7f8:	4618      	mov	r0, r3
 801a7fa:	46bd      	mov	sp, r7
 801a7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a800:	4770      	bx	lr
 801a802:	bf00      	nop
 801a804:	40021000 	.word	0x40021000

0801a808 <LL_RCC_GetAPB1Prescaler>:
{
 801a808:	b480      	push	{r7}
 801a80a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 801a80c:	4b04      	ldr	r3, [pc, #16]	@ (801a820 <LL_RCC_GetAPB1Prescaler+0x18>)
 801a80e:	689b      	ldr	r3, [r3, #8]
 801a810:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 801a814:	4618      	mov	r0, r3
 801a816:	46bd      	mov	sp, r7
 801a818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a81c:	4770      	bx	lr
 801a81e:	bf00      	nop
 801a820:	40021000 	.word	0x40021000

0801a824 <LL_RCC_GetAPB2Prescaler>:
{
 801a824:	b480      	push	{r7}
 801a826:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 801a828:	4b04      	ldr	r3, [pc, #16]	@ (801a83c <LL_RCC_GetAPB2Prescaler+0x18>)
 801a82a:	689b      	ldr	r3, [r3, #8]
 801a82c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 801a830:	4618      	mov	r0, r3
 801a832:	46bd      	mov	sp, r7
 801a834:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a838:	4770      	bx	lr
 801a83a:	bf00      	nop
 801a83c:	40021000 	.word	0x40021000

0801a840 <LL_RCC_GetUSARTClockSource>:
{
 801a840:	b480      	push	{r7}
 801a842:	b083      	sub	sp, #12
 801a844:	af00      	add	r7, sp, #0
 801a846:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 801a848:	4b06      	ldr	r3, [pc, #24]	@ (801a864 <LL_RCC_GetUSARTClockSource+0x24>)
 801a84a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 801a84e:	687b      	ldr	r3, [r7, #4]
 801a850:	401a      	ands	r2, r3
 801a852:	687b      	ldr	r3, [r7, #4]
 801a854:	041b      	lsls	r3, r3, #16
 801a856:	4313      	orrs	r3, r2
}
 801a858:	4618      	mov	r0, r3
 801a85a:	370c      	adds	r7, #12
 801a85c:	46bd      	mov	sp, r7
 801a85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a862:	4770      	bx	lr
 801a864:	40021000 	.word	0x40021000

0801a868 <LL_RCC_GetUARTClockSource>:
{
 801a868:	b480      	push	{r7}
 801a86a:	b083      	sub	sp, #12
 801a86c:	af00      	add	r7, sp, #0
 801a86e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 801a870:	4b06      	ldr	r3, [pc, #24]	@ (801a88c <LL_RCC_GetUARTClockSource+0x24>)
 801a872:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 801a876:	687b      	ldr	r3, [r7, #4]
 801a878:	401a      	ands	r2, r3
 801a87a:	687b      	ldr	r3, [r7, #4]
 801a87c:	041b      	lsls	r3, r3, #16
 801a87e:	4313      	orrs	r3, r2
}
 801a880:	4618      	mov	r0, r3
 801a882:	370c      	adds	r7, #12
 801a884:	46bd      	mov	sp, r7
 801a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a88a:	4770      	bx	lr
 801a88c:	40021000 	.word	0x40021000

0801a890 <LL_RCC_PLL_GetMainSource>:
{
 801a890:	b480      	push	{r7}
 801a892:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 801a894:	4b04      	ldr	r3, [pc, #16]	@ (801a8a8 <LL_RCC_PLL_GetMainSource+0x18>)
 801a896:	68db      	ldr	r3, [r3, #12]
 801a898:	f003 0303 	and.w	r3, r3, #3
}
 801a89c:	4618      	mov	r0, r3
 801a89e:	46bd      	mov	sp, r7
 801a8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a8a4:	4770      	bx	lr
 801a8a6:	bf00      	nop
 801a8a8:	40021000 	.word	0x40021000

0801a8ac <LL_RCC_PLL_GetN>:
{
 801a8ac:	b480      	push	{r7}
 801a8ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 801a8b0:	4b04      	ldr	r3, [pc, #16]	@ (801a8c4 <LL_RCC_PLL_GetN+0x18>)
 801a8b2:	68db      	ldr	r3, [r3, #12]
 801a8b4:	0a1b      	lsrs	r3, r3, #8
 801a8b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 801a8ba:	4618      	mov	r0, r3
 801a8bc:	46bd      	mov	sp, r7
 801a8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a8c2:	4770      	bx	lr
 801a8c4:	40021000 	.word	0x40021000

0801a8c8 <LL_RCC_PLL_GetR>:
{
 801a8c8:	b480      	push	{r7}
 801a8ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 801a8cc:	4b04      	ldr	r3, [pc, #16]	@ (801a8e0 <LL_RCC_PLL_GetR+0x18>)
 801a8ce:	68db      	ldr	r3, [r3, #12]
 801a8d0:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
}
 801a8d4:	4618      	mov	r0, r3
 801a8d6:	46bd      	mov	sp, r7
 801a8d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a8dc:	4770      	bx	lr
 801a8de:	bf00      	nop
 801a8e0:	40021000 	.word	0x40021000

0801a8e4 <LL_RCC_PLL_GetDivider>:
{
 801a8e4:	b480      	push	{r7}
 801a8e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 801a8e8:	4b04      	ldr	r3, [pc, #16]	@ (801a8fc <LL_RCC_PLL_GetDivider+0x18>)
 801a8ea:	68db      	ldr	r3, [r3, #12]
 801a8ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 801a8f0:	4618      	mov	r0, r3
 801a8f2:	46bd      	mov	sp, r7
 801a8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a8f8:	4770      	bx	lr
 801a8fa:	bf00      	nop
 801a8fc:	40021000 	.word	0x40021000

0801a900 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 801a900:	b580      	push	{r7, lr}
 801a902:	b084      	sub	sp, #16
 801a904:	af00      	add	r7, sp, #0
 801a906:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 801a908:	2300      	movs	r3, #0
 801a90a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 801a90c:	687b      	ldr	r3, [r7, #4]
 801a90e:	2b03      	cmp	r3, #3
 801a910:	d132      	bne.n	801a978 <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 801a912:	6878      	ldr	r0, [r7, #4]
 801a914:	f7ff ff94 	bl	801a840 <LL_RCC_GetUSARTClockSource>
 801a918:	4603      	mov	r3, r0
 801a91a:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 801a91e:	d016      	beq.n	801a94e <LL_RCC_GetUSARTClockFreq+0x4e>
 801a920:	f1b3 1f03 	cmp.w	r3, #196611	@ 0x30003
 801a924:	d81c      	bhi.n	801a960 <LL_RCC_GetUSARTClockFreq+0x60>
 801a926:	4a51      	ldr	r2, [pc, #324]	@ (801aa6c <LL_RCC_GetUSARTClockFreq+0x16c>)
 801a928:	4293      	cmp	r3, r2
 801a92a:	d003      	beq.n	801a934 <LL_RCC_GetUSARTClockFreq+0x34>
 801a92c:	4a50      	ldr	r2, [pc, #320]	@ (801aa70 <LL_RCC_GetUSARTClockFreq+0x170>)
 801a92e:	4293      	cmp	r3, r2
 801a930:	d004      	beq.n	801a93c <LL_RCC_GetUSARTClockFreq+0x3c>
 801a932:	e015      	b.n	801a960 <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 801a934:	f000 f92e 	bl	801ab94 <RCC_GetSystemClockFreq>
 801a938:	60f8      	str	r0, [r7, #12]
        break;
 801a93a:	e092      	b.n	801aa62 <LL_RCC_GetUSARTClockFreq+0x162>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 801a93c:	f7ff ff20 	bl	801a780 <LL_RCC_HSI_IsReady>
 801a940:	4603      	mov	r3, r0
 801a942:	2b00      	cmp	r3, #0
 801a944:	f000 8082 	beq.w	801aa4c <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 801a948:	4b4a      	ldr	r3, [pc, #296]	@ (801aa74 <LL_RCC_GetUSARTClockFreq+0x174>)
 801a94a:	60fb      	str	r3, [r7, #12]
        }
        break;
 801a94c:	e07e      	b.n	801aa4c <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 801a94e:	f7ff ff2b 	bl	801a7a8 <LL_RCC_LSE_IsReady>
 801a952:	4603      	mov	r3, r0
 801a954:	2b00      	cmp	r3, #0
 801a956:	d07b      	beq.n	801aa50 <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 801a958:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801a95c:	60fb      	str	r3, [r7, #12]
        }
        break;
 801a95e:	e077      	b.n	801aa50 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 801a960:	f000 f918 	bl	801ab94 <RCC_GetSystemClockFreq>
 801a964:	4603      	mov	r3, r0
 801a966:	4618      	mov	r0, r3
 801a968:	f000 f93a 	bl	801abe0 <RCC_GetHCLKClockFreq>
 801a96c:	4603      	mov	r3, r0
 801a96e:	4618      	mov	r0, r3
 801a970:	f000 f964 	bl	801ac3c <RCC_GetPCLK2ClockFreq>
 801a974:	60f8      	str	r0, [r7, #12]
        break;
 801a976:	e074      	b.n	801aa62 <LL_RCC_GetUSARTClockFreq+0x162>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 801a978:	687b      	ldr	r3, [r7, #4]
 801a97a:	2b0c      	cmp	r3, #12
 801a97c:	d131      	bne.n	801a9e2 <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 801a97e:	6878      	ldr	r0, [r7, #4]
 801a980:	f7ff ff5e 	bl	801a840 <LL_RCC_GetUSARTClockSource>
 801a984:	4603      	mov	r3, r0
 801a986:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 801a98a:	d015      	beq.n	801a9b8 <LL_RCC_GetUSARTClockFreq+0xb8>
 801a98c:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 801a990:	d81b      	bhi.n	801a9ca <LL_RCC_GetUSARTClockFreq+0xca>
 801a992:	4a39      	ldr	r2, [pc, #228]	@ (801aa78 <LL_RCC_GetUSARTClockFreq+0x178>)
 801a994:	4293      	cmp	r3, r2
 801a996:	d003      	beq.n	801a9a0 <LL_RCC_GetUSARTClockFreq+0xa0>
 801a998:	4a38      	ldr	r2, [pc, #224]	@ (801aa7c <LL_RCC_GetUSARTClockFreq+0x17c>)
 801a99a:	4293      	cmp	r3, r2
 801a99c:	d004      	beq.n	801a9a8 <LL_RCC_GetUSARTClockFreq+0xa8>
 801a99e:	e014      	b.n	801a9ca <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 801a9a0:	f000 f8f8 	bl	801ab94 <RCC_GetSystemClockFreq>
 801a9a4:	60f8      	str	r0, [r7, #12]
        break;
 801a9a6:	e05c      	b.n	801aa62 <LL_RCC_GetUSARTClockFreq+0x162>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 801a9a8:	f7ff feea 	bl	801a780 <LL_RCC_HSI_IsReady>
 801a9ac:	4603      	mov	r3, r0
 801a9ae:	2b00      	cmp	r3, #0
 801a9b0:	d050      	beq.n	801aa54 <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 801a9b2:	4b30      	ldr	r3, [pc, #192]	@ (801aa74 <LL_RCC_GetUSARTClockFreq+0x174>)
 801a9b4:	60fb      	str	r3, [r7, #12]
        }
        break;
 801a9b6:	e04d      	b.n	801aa54 <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 801a9b8:	f7ff fef6 	bl	801a7a8 <LL_RCC_LSE_IsReady>
 801a9bc:	4603      	mov	r3, r0
 801a9be:	2b00      	cmp	r3, #0
 801a9c0:	d04a      	beq.n	801aa58 <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 801a9c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801a9c6:	60fb      	str	r3, [r7, #12]
        }
        break;
 801a9c8:	e046      	b.n	801aa58 <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 801a9ca:	f000 f8e3 	bl	801ab94 <RCC_GetSystemClockFreq>
 801a9ce:	4603      	mov	r3, r0
 801a9d0:	4618      	mov	r0, r3
 801a9d2:	f000 f905 	bl	801abe0 <RCC_GetHCLKClockFreq>
 801a9d6:	4603      	mov	r3, r0
 801a9d8:	4618      	mov	r0, r3
 801a9da:	f000 f919 	bl	801ac10 <RCC_GetPCLK1ClockFreq>
 801a9de:	60f8      	str	r0, [r7, #12]
        break;
 801a9e0:	e03f      	b.n	801aa62 <LL_RCC_GetUSARTClockFreq+0x162>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 801a9e2:	687b      	ldr	r3, [r7, #4]
 801a9e4:	2b30      	cmp	r3, #48	@ 0x30
 801a9e6:	d13c      	bne.n	801aa62 <LL_RCC_GetUSARTClockFreq+0x162>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 801a9e8:	6878      	ldr	r0, [r7, #4]
 801a9ea:	f7ff ff29 	bl	801a840 <LL_RCC_GetUSARTClockSource>
 801a9ee:	4603      	mov	r3, r0
 801a9f0:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 801a9f4:	d015      	beq.n	801aa22 <LL_RCC_GetUSARTClockFreq+0x122>
 801a9f6:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 801a9fa:	d81b      	bhi.n	801aa34 <LL_RCC_GetUSARTClockFreq+0x134>
 801a9fc:	4a20      	ldr	r2, [pc, #128]	@ (801aa80 <LL_RCC_GetUSARTClockFreq+0x180>)
 801a9fe:	4293      	cmp	r3, r2
 801aa00:	d003      	beq.n	801aa0a <LL_RCC_GetUSARTClockFreq+0x10a>
 801aa02:	4a20      	ldr	r2, [pc, #128]	@ (801aa84 <LL_RCC_GetUSARTClockFreq+0x184>)
 801aa04:	4293      	cmp	r3, r2
 801aa06:	d004      	beq.n	801aa12 <LL_RCC_GetUSARTClockFreq+0x112>
 801aa08:	e014      	b.n	801aa34 <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 801aa0a:	f000 f8c3 	bl	801ab94 <RCC_GetSystemClockFreq>
 801aa0e:	60f8      	str	r0, [r7, #12]
          break;
 801aa10:	e027      	b.n	801aa62 <LL_RCC_GetUSARTClockFreq+0x162>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 801aa12:	f7ff feb5 	bl	801a780 <LL_RCC_HSI_IsReady>
 801aa16:	4603      	mov	r3, r0
 801aa18:	2b00      	cmp	r3, #0
 801aa1a:	d01f      	beq.n	801aa5c <LL_RCC_GetUSARTClockFreq+0x15c>
          {
            usart_frequency = HSI_VALUE;
 801aa1c:	4b15      	ldr	r3, [pc, #84]	@ (801aa74 <LL_RCC_GetUSARTClockFreq+0x174>)
 801aa1e:	60fb      	str	r3, [r7, #12]
          }
          break;
 801aa20:	e01c      	b.n	801aa5c <LL_RCC_GetUSARTClockFreq+0x15c>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 801aa22:	f7ff fec1 	bl	801a7a8 <LL_RCC_LSE_IsReady>
 801aa26:	4603      	mov	r3, r0
 801aa28:	2b00      	cmp	r3, #0
 801aa2a:	d019      	beq.n	801aa60 <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = LSE_VALUE;
 801aa2c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801aa30:	60fb      	str	r3, [r7, #12]
          }
          break;
 801aa32:	e015      	b.n	801aa60 <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 801aa34:	f000 f8ae 	bl	801ab94 <RCC_GetSystemClockFreq>
 801aa38:	4603      	mov	r3, r0
 801aa3a:	4618      	mov	r0, r3
 801aa3c:	f000 f8d0 	bl	801abe0 <RCC_GetHCLKClockFreq>
 801aa40:	4603      	mov	r3, r0
 801aa42:	4618      	mov	r0, r3
 801aa44:	f000 f8e4 	bl	801ac10 <RCC_GetPCLK1ClockFreq>
 801aa48:	60f8      	str	r0, [r7, #12]
          break;
 801aa4a:	e00a      	b.n	801aa62 <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 801aa4c:	bf00      	nop
 801aa4e:	e008      	b.n	801aa62 <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 801aa50:	bf00      	nop
 801aa52:	e006      	b.n	801aa62 <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 801aa54:	bf00      	nop
 801aa56:	e004      	b.n	801aa62 <LL_RCC_GetUSARTClockFreq+0x162>
        break;
 801aa58:	bf00      	nop
 801aa5a:	e002      	b.n	801aa62 <LL_RCC_GetUSARTClockFreq+0x162>
          break;
 801aa5c:	bf00      	nop
 801aa5e:	e000      	b.n	801aa62 <LL_RCC_GetUSARTClockFreq+0x162>
          break;
 801aa60:	bf00      	nop
      }
    }
  }
  return usart_frequency;
 801aa62:	68fb      	ldr	r3, [r7, #12]
}
 801aa64:	4618      	mov	r0, r3
 801aa66:	3710      	adds	r7, #16
 801aa68:	46bd      	mov	sp, r7
 801aa6a:	bd80      	pop	{r7, pc}
 801aa6c:	00030001 	.word	0x00030001
 801aa70:	00030002 	.word	0x00030002
 801aa74:	00f42400 	.word	0x00f42400
 801aa78:	000c0004 	.word	0x000c0004
 801aa7c:	000c0008 	.word	0x000c0008
 801aa80:	00300010 	.word	0x00300010
 801aa84:	00300020 	.word	0x00300020

0801aa88 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 801aa88:	b580      	push	{r7, lr}
 801aa8a:	b084      	sub	sp, #16
 801aa8c:	af00      	add	r7, sp, #0
 801aa8e:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 801aa90:	2300      	movs	r3, #0
 801aa92:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 801aa94:	687b      	ldr	r3, [r7, #4]
 801aa96:	2bc0      	cmp	r3, #192	@ 0xc0
 801aa98:	d134      	bne.n	801ab04 <LL_RCC_GetUARTClockFreq+0x7c>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 801aa9a:	6878      	ldr	r0, [r7, #4]
 801aa9c:	f7ff fee4 	bl	801a868 <LL_RCC_GetUARTClockSource>
 801aaa0:	4603      	mov	r3, r0
 801aaa2:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 801aaa6:	d015      	beq.n	801aad4 <LL_RCC_GetUARTClockFreq+0x4c>
 801aaa8:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 801aaac:	d81b      	bhi.n	801aae6 <LL_RCC_GetUARTClockFreq+0x5e>
 801aaae:	4a34      	ldr	r2, [pc, #208]	@ (801ab80 <LL_RCC_GetUARTClockFreq+0xf8>)
 801aab0:	4293      	cmp	r3, r2
 801aab2:	d003      	beq.n	801aabc <LL_RCC_GetUARTClockFreq+0x34>
 801aab4:	4a33      	ldr	r2, [pc, #204]	@ (801ab84 <LL_RCC_GetUARTClockFreq+0xfc>)
 801aab6:	4293      	cmp	r3, r2
 801aab8:	d004      	beq.n	801aac4 <LL_RCC_GetUARTClockFreq+0x3c>
 801aaba:	e014      	b.n	801aae6 <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 801aabc:	f000 f86a 	bl	801ab94 <RCC_GetSystemClockFreq>
 801aac0:	60f8      	str	r0, [r7, #12]
        break;
 801aac2:	e01f      	b.n	801ab04 <LL_RCC_GetUARTClockFreq+0x7c>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 801aac4:	f7ff fe5c 	bl	801a780 <LL_RCC_HSI_IsReady>
 801aac8:	4603      	mov	r3, r0
 801aaca:	2b00      	cmp	r3, #0
 801aacc:	d017      	beq.n	801aafe <LL_RCC_GetUARTClockFreq+0x76>
        {
          uart_frequency = HSI_VALUE;
 801aace:	4b2e      	ldr	r3, [pc, #184]	@ (801ab88 <LL_RCC_GetUARTClockFreq+0x100>)
 801aad0:	60fb      	str	r3, [r7, #12]
        }
        break;
 801aad2:	e014      	b.n	801aafe <LL_RCC_GetUARTClockFreq+0x76>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 801aad4:	f7ff fe68 	bl	801a7a8 <LL_RCC_LSE_IsReady>
 801aad8:	4603      	mov	r3, r0
 801aada:	2b00      	cmp	r3, #0
 801aadc:	d011      	beq.n	801ab02 <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = LSE_VALUE;
 801aade:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801aae2:	60fb      	str	r3, [r7, #12]
        }
        break;
 801aae4:	e00d      	b.n	801ab02 <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 801aae6:	f000 f855 	bl	801ab94 <RCC_GetSystemClockFreq>
 801aaea:	4603      	mov	r3, r0
 801aaec:	4618      	mov	r0, r3
 801aaee:	f000 f877 	bl	801abe0 <RCC_GetHCLKClockFreq>
 801aaf2:	4603      	mov	r3, r0
 801aaf4:	4618      	mov	r0, r3
 801aaf6:	f000 f88b 	bl	801ac10 <RCC_GetPCLK1ClockFreq>
 801aafa:	60f8      	str	r0, [r7, #12]
        break;
 801aafc:	e002      	b.n	801ab04 <LL_RCC_GetUARTClockFreq+0x7c>
        break;
 801aafe:	bf00      	nop
 801ab00:	e000      	b.n	801ab04 <LL_RCC_GetUARTClockFreq+0x7c>
        break;
 801ab02:	bf00      	nop
    }
  }

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 801ab04:	687b      	ldr	r3, [r7, #4]
 801ab06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801ab0a:	d134      	bne.n	801ab76 <LL_RCC_GetUARTClockFreq+0xee>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 801ab0c:	6878      	ldr	r0, [r7, #4]
 801ab0e:	f7ff feab 	bl	801a868 <LL_RCC_GetUARTClockSource>
 801ab12:	4603      	mov	r3, r0
 801ab14:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 801ab18:	d015      	beq.n	801ab46 <LL_RCC_GetUARTClockFreq+0xbe>
 801ab1a:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 801ab1e:	d81b      	bhi.n	801ab58 <LL_RCC_GetUARTClockFreq+0xd0>
 801ab20:	4a1a      	ldr	r2, [pc, #104]	@ (801ab8c <LL_RCC_GetUARTClockFreq+0x104>)
 801ab22:	4293      	cmp	r3, r2
 801ab24:	d003      	beq.n	801ab2e <LL_RCC_GetUARTClockFreq+0xa6>
 801ab26:	4a1a      	ldr	r2, [pc, #104]	@ (801ab90 <LL_RCC_GetUARTClockFreq+0x108>)
 801ab28:	4293      	cmp	r3, r2
 801ab2a:	d004      	beq.n	801ab36 <LL_RCC_GetUARTClockFreq+0xae>
 801ab2c:	e014      	b.n	801ab58 <LL_RCC_GetUARTClockFreq+0xd0>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 801ab2e:	f000 f831 	bl	801ab94 <RCC_GetSystemClockFreq>
 801ab32:	60f8      	str	r0, [r7, #12]
        break;
 801ab34:	e01f      	b.n	801ab76 <LL_RCC_GetUARTClockFreq+0xee>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 801ab36:	f7ff fe23 	bl	801a780 <LL_RCC_HSI_IsReady>
 801ab3a:	4603      	mov	r3, r0
 801ab3c:	2b00      	cmp	r3, #0
 801ab3e:	d017      	beq.n	801ab70 <LL_RCC_GetUARTClockFreq+0xe8>
        {
          uart_frequency = HSI_VALUE;
 801ab40:	4b11      	ldr	r3, [pc, #68]	@ (801ab88 <LL_RCC_GetUARTClockFreq+0x100>)
 801ab42:	60fb      	str	r3, [r7, #12]
        }
        break;
 801ab44:	e014      	b.n	801ab70 <LL_RCC_GetUARTClockFreq+0xe8>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 801ab46:	f7ff fe2f 	bl	801a7a8 <LL_RCC_LSE_IsReady>
 801ab4a:	4603      	mov	r3, r0
 801ab4c:	2b00      	cmp	r3, #0
 801ab4e:	d011      	beq.n	801ab74 <LL_RCC_GetUARTClockFreq+0xec>
        {
          uart_frequency = LSE_VALUE;
 801ab50:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801ab54:	60fb      	str	r3, [r7, #12]
        }
        break;
 801ab56:	e00d      	b.n	801ab74 <LL_RCC_GetUARTClockFreq+0xec>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 801ab58:	f000 f81c 	bl	801ab94 <RCC_GetSystemClockFreq>
 801ab5c:	4603      	mov	r3, r0
 801ab5e:	4618      	mov	r0, r3
 801ab60:	f000 f83e 	bl	801abe0 <RCC_GetHCLKClockFreq>
 801ab64:	4603      	mov	r3, r0
 801ab66:	4618      	mov	r0, r3
 801ab68:	f000 f852 	bl	801ac10 <RCC_GetPCLK1ClockFreq>
 801ab6c:	60f8      	str	r0, [r7, #12]
        break;
 801ab6e:	e002      	b.n	801ab76 <LL_RCC_GetUARTClockFreq+0xee>
        break;
 801ab70:	bf00      	nop
 801ab72:	e000      	b.n	801ab76 <LL_RCC_GetUARTClockFreq+0xee>
        break;
 801ab74:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 801ab76:	68fb      	ldr	r3, [r7, #12]
}
 801ab78:	4618      	mov	r0, r3
 801ab7a:	3710      	adds	r7, #16
 801ab7c:	46bd      	mov	sp, r7
 801ab7e:	bd80      	pop	{r7, pc}
 801ab80:	00c00040 	.word	0x00c00040
 801ab84:	00c00080 	.word	0x00c00080
 801ab88:	00f42400 	.word	0x00f42400
 801ab8c:	03000100 	.word	0x03000100
 801ab90:	03000200 	.word	0x03000200

0801ab94 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 801ab94:	b580      	push	{r7, lr}
 801ab96:	b082      	sub	sp, #8
 801ab98:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 801ab9a:	f7ff fe19 	bl	801a7d0 <LL_RCC_GetSysClkSource>
 801ab9e:	4603      	mov	r3, r0
 801aba0:	2b0c      	cmp	r3, #12
 801aba2:	d00c      	beq.n	801abbe <RCC_GetSystemClockFreq+0x2a>
 801aba4:	2b0c      	cmp	r3, #12
 801aba6:	d80e      	bhi.n	801abc6 <RCC_GetSystemClockFreq+0x32>
 801aba8:	2b04      	cmp	r3, #4
 801abaa:	d002      	beq.n	801abb2 <RCC_GetSystemClockFreq+0x1e>
 801abac:	2b08      	cmp	r3, #8
 801abae:	d003      	beq.n	801abb8 <RCC_GetSystemClockFreq+0x24>
 801abb0:	e009      	b.n	801abc6 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 801abb2:	4b09      	ldr	r3, [pc, #36]	@ (801abd8 <RCC_GetSystemClockFreq+0x44>)
 801abb4:	607b      	str	r3, [r7, #4]
      break;
 801abb6:	e009      	b.n	801abcc <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 801abb8:	4b08      	ldr	r3, [pc, #32]	@ (801abdc <RCC_GetSystemClockFreq+0x48>)
 801abba:	607b      	str	r3, [r7, #4]
      break;
 801abbc:	e006      	b.n	801abcc <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 801abbe:	f000 f853 	bl	801ac68 <RCC_PLL_GetFreqDomain_SYS>
 801abc2:	6078      	str	r0, [r7, #4]
      break;
 801abc4:	e002      	b.n	801abcc <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 801abc6:	4b04      	ldr	r3, [pc, #16]	@ (801abd8 <RCC_GetSystemClockFreq+0x44>)
 801abc8:	607b      	str	r3, [r7, #4]
      break;
 801abca:	bf00      	nop
  }

  return frequency;
 801abcc:	687b      	ldr	r3, [r7, #4]
}
 801abce:	4618      	mov	r0, r3
 801abd0:	3708      	adds	r7, #8
 801abd2:	46bd      	mov	sp, r7
 801abd4:	bd80      	pop	{r7, pc}
 801abd6:	bf00      	nop
 801abd8:	00f42400 	.word	0x00f42400
 801abdc:	007a1200 	.word	0x007a1200

0801abe0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 801abe0:	b580      	push	{r7, lr}
 801abe2:	b082      	sub	sp, #8
 801abe4:	af00      	add	r7, sp, #0
 801abe6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 801abe8:	f7ff fe00 	bl	801a7ec <LL_RCC_GetAHBPrescaler>
 801abec:	4603      	mov	r3, r0
 801abee:	091b      	lsrs	r3, r3, #4
 801abf0:	f003 030f 	and.w	r3, r3, #15
 801abf4:	4a05      	ldr	r2, [pc, #20]	@ (801ac0c <RCC_GetHCLKClockFreq+0x2c>)
 801abf6:	5cd3      	ldrb	r3, [r2, r3]
 801abf8:	f003 031f 	and.w	r3, r3, #31
 801abfc:	687a      	ldr	r2, [r7, #4]
 801abfe:	fa22 f303 	lsr.w	r3, r2, r3
}
 801ac02:	4618      	mov	r0, r3
 801ac04:	3708      	adds	r7, #8
 801ac06:	46bd      	mov	sp, r7
 801ac08:	bd80      	pop	{r7, pc}
 801ac0a:	bf00      	nop
 801ac0c:	080221bc 	.word	0x080221bc

0801ac10 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 801ac10:	b580      	push	{r7, lr}
 801ac12:	b082      	sub	sp, #8
 801ac14:	af00      	add	r7, sp, #0
 801ac16:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 801ac18:	f7ff fdf6 	bl	801a808 <LL_RCC_GetAPB1Prescaler>
 801ac1c:	4603      	mov	r3, r0
 801ac1e:	0a1b      	lsrs	r3, r3, #8
 801ac20:	4a05      	ldr	r2, [pc, #20]	@ (801ac38 <RCC_GetPCLK1ClockFreq+0x28>)
 801ac22:	5cd3      	ldrb	r3, [r2, r3]
 801ac24:	f003 031f 	and.w	r3, r3, #31
 801ac28:	687a      	ldr	r2, [r7, #4]
 801ac2a:	fa22 f303 	lsr.w	r3, r2, r3
}
 801ac2e:	4618      	mov	r0, r3
 801ac30:	3708      	adds	r7, #8
 801ac32:	46bd      	mov	sp, r7
 801ac34:	bd80      	pop	{r7, pc}
 801ac36:	bf00      	nop
 801ac38:	080221cc 	.word	0x080221cc

0801ac3c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 801ac3c:	b580      	push	{r7, lr}
 801ac3e:	b082      	sub	sp, #8
 801ac40:	af00      	add	r7, sp, #0
 801ac42:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 801ac44:	f7ff fdee 	bl	801a824 <LL_RCC_GetAPB2Prescaler>
 801ac48:	4603      	mov	r3, r0
 801ac4a:	0adb      	lsrs	r3, r3, #11
 801ac4c:	4a05      	ldr	r2, [pc, #20]	@ (801ac64 <RCC_GetPCLK2ClockFreq+0x28>)
 801ac4e:	5cd3      	ldrb	r3, [r2, r3]
 801ac50:	f003 031f 	and.w	r3, r3, #31
 801ac54:	687a      	ldr	r2, [r7, #4]
 801ac56:	fa22 f303 	lsr.w	r3, r2, r3
}
 801ac5a:	4618      	mov	r0, r3
 801ac5c:	3708      	adds	r7, #8
 801ac5e:	46bd      	mov	sp, r7
 801ac60:	bd80      	pop	{r7, pc}
 801ac62:	bf00      	nop
 801ac64:	080221cc 	.word	0x080221cc

0801ac68 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 801ac68:	b590      	push	{r4, r7, lr}
 801ac6a:	b083      	sub	sp, #12
 801ac6c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 801ac6e:	f7ff fe0f 	bl	801a890 <LL_RCC_PLL_GetMainSource>
 801ac72:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 801ac74:	683b      	ldr	r3, [r7, #0]
 801ac76:	2b02      	cmp	r3, #2
 801ac78:	d003      	beq.n	801ac82 <RCC_PLL_GetFreqDomain_SYS+0x1a>
 801ac7a:	683b      	ldr	r3, [r7, #0]
 801ac7c:	2b03      	cmp	r3, #3
 801ac7e:	d003      	beq.n	801ac88 <RCC_PLL_GetFreqDomain_SYS+0x20>
 801ac80:	e005      	b.n	801ac8e <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 801ac82:	4b11      	ldr	r3, [pc, #68]	@ (801acc8 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 801ac84:	607b      	str	r3, [r7, #4]
      break;
 801ac86:	e005      	b.n	801ac94 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 801ac88:	4b10      	ldr	r3, [pc, #64]	@ (801accc <RCC_PLL_GetFreqDomain_SYS+0x64>)
 801ac8a:	607b      	str	r3, [r7, #4]
      break;
 801ac8c:	e002      	b.n	801ac94 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 801ac8e:	4b0e      	ldr	r3, [pc, #56]	@ (801acc8 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 801ac90:	607b      	str	r3, [r7, #4]
      break;
 801ac92:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 801ac94:	f7ff fe0a 	bl	801a8ac <LL_RCC_PLL_GetN>
 801ac98:	4602      	mov	r2, r0
 801ac9a:	687b      	ldr	r3, [r7, #4]
 801ac9c:	fb03 f402 	mul.w	r4, r3, r2
 801aca0:	f7ff fe20 	bl	801a8e4 <LL_RCC_PLL_GetDivider>
 801aca4:	4603      	mov	r3, r0
 801aca6:	091b      	lsrs	r3, r3, #4
 801aca8:	3301      	adds	r3, #1
 801acaa:	fbb4 f4f3 	udiv	r4, r4, r3
 801acae:	f7ff fe0b 	bl	801a8c8 <LL_RCC_PLL_GetR>
 801acb2:	4603      	mov	r3, r0
 801acb4:	0e5b      	lsrs	r3, r3, #25
 801acb6:	3301      	adds	r3, #1
 801acb8:	005b      	lsls	r3, r3, #1
 801acba:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 801acbe:	4618      	mov	r0, r3
 801acc0:	370c      	adds	r7, #12
 801acc2:	46bd      	mov	sp, r7
 801acc4:	bd90      	pop	{r4, r7, pc}
 801acc6:	bf00      	nop
 801acc8:	00f42400 	.word	0x00f42400
 801accc:	007a1200 	.word	0x007a1200

0801acd0 <LL_SPI_IsEnabled>:
{
 801acd0:	b480      	push	{r7}
 801acd2:	b083      	sub	sp, #12
 801acd4:	af00      	add	r7, sp, #0
 801acd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 801acd8:	687b      	ldr	r3, [r7, #4]
 801acda:	681b      	ldr	r3, [r3, #0]
 801acdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801ace0:	2b40      	cmp	r3, #64	@ 0x40
 801ace2:	d101      	bne.n	801ace8 <LL_SPI_IsEnabled+0x18>
 801ace4:	2301      	movs	r3, #1
 801ace6:	e000      	b.n	801acea <LL_SPI_IsEnabled+0x1a>
 801ace8:	2300      	movs	r3, #0
}
 801acea:	4618      	mov	r0, r3
 801acec:	370c      	adds	r7, #12
 801acee:	46bd      	mov	sp, r7
 801acf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801acf4:	4770      	bx	lr

0801acf6 <LL_SPI_SetRxFIFOThreshold>:
{
 801acf6:	b480      	push	{r7}
 801acf8:	b083      	sub	sp, #12
 801acfa:	af00      	add	r7, sp, #0
 801acfc:	6078      	str	r0, [r7, #4]
 801acfe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 801ad00:	687b      	ldr	r3, [r7, #4]
 801ad02:	685b      	ldr	r3, [r3, #4]
 801ad04:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801ad08:	683b      	ldr	r3, [r7, #0]
 801ad0a:	431a      	orrs	r2, r3
 801ad0c:	687b      	ldr	r3, [r7, #4]
 801ad0e:	605a      	str	r2, [r3, #4]
}
 801ad10:	bf00      	nop
 801ad12:	370c      	adds	r7, #12
 801ad14:	46bd      	mov	sp, r7
 801ad16:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad1a:	4770      	bx	lr

0801ad1c <LL_SPI_SetCRCPolynomial>:
{
 801ad1c:	b480      	push	{r7}
 801ad1e:	b083      	sub	sp, #12
 801ad20:	af00      	add	r7, sp, #0
 801ad22:	6078      	str	r0, [r7, #4]
 801ad24:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 801ad26:	683b      	ldr	r3, [r7, #0]
 801ad28:	b29b      	uxth	r3, r3
 801ad2a:	461a      	mov	r2, r3
 801ad2c:	687b      	ldr	r3, [r7, #4]
 801ad2e:	611a      	str	r2, [r3, #16]
}
 801ad30:	bf00      	nop
 801ad32:	370c      	adds	r7, #12
 801ad34:	46bd      	mov	sp, r7
 801ad36:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad3a:	4770      	bx	lr

0801ad3c <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 801ad3c:	b580      	push	{r7, lr}
 801ad3e:	b084      	sub	sp, #16
 801ad40:	af00      	add	r7, sp, #0
 801ad42:	6078      	str	r0, [r7, #4]
 801ad44:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 801ad46:	2301      	movs	r3, #1
 801ad48:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 801ad4a:	6878      	ldr	r0, [r7, #4]
 801ad4c:	f7ff ffc0 	bl	801acd0 <LL_SPI_IsEnabled>
 801ad50:	4603      	mov	r3, r0
 801ad52:	2b00      	cmp	r3, #0
 801ad54:	d145      	bne.n	801ade2 <LL_SPI_Init+0xa6>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 801ad56:	687b      	ldr	r3, [r7, #4]
 801ad58:	681b      	ldr	r3, [r3, #0]
 801ad5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801ad5e:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 801ad62:	683a      	ldr	r2, [r7, #0]
 801ad64:	6811      	ldr	r1, [r2, #0]
 801ad66:	683a      	ldr	r2, [r7, #0]
 801ad68:	6852      	ldr	r2, [r2, #4]
 801ad6a:	4311      	orrs	r1, r2
 801ad6c:	683a      	ldr	r2, [r7, #0]
 801ad6e:	68d2      	ldr	r2, [r2, #12]
 801ad70:	4311      	orrs	r1, r2
 801ad72:	683a      	ldr	r2, [r7, #0]
 801ad74:	6912      	ldr	r2, [r2, #16]
 801ad76:	4311      	orrs	r1, r2
 801ad78:	683a      	ldr	r2, [r7, #0]
 801ad7a:	6952      	ldr	r2, [r2, #20]
 801ad7c:	4311      	orrs	r1, r2
 801ad7e:	683a      	ldr	r2, [r7, #0]
 801ad80:	6992      	ldr	r2, [r2, #24]
 801ad82:	4311      	orrs	r1, r2
 801ad84:	683a      	ldr	r2, [r7, #0]
 801ad86:	69d2      	ldr	r2, [r2, #28]
 801ad88:	4311      	orrs	r1, r2
 801ad8a:	683a      	ldr	r2, [r7, #0]
 801ad8c:	6a12      	ldr	r2, [r2, #32]
 801ad8e:	430a      	orrs	r2, r1
 801ad90:	431a      	orrs	r2, r3
 801ad92:	687b      	ldr	r3, [r7, #4]
 801ad94:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 801ad96:	687b      	ldr	r3, [r7, #4]
 801ad98:	685b      	ldr	r3, [r3, #4]
 801ad9a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 801ad9e:	f023 0304 	bic.w	r3, r3, #4
 801ada2:	683a      	ldr	r2, [r7, #0]
 801ada4:	6891      	ldr	r1, [r2, #8]
 801ada6:	683a      	ldr	r2, [r7, #0]
 801ada8:	6952      	ldr	r2, [r2, #20]
 801adaa:	0c12      	lsrs	r2, r2, #16
 801adac:	430a      	orrs	r2, r1
 801adae:	431a      	orrs	r2, r3
 801adb0:	687b      	ldr	r3, [r7, #4]
 801adb2:	605a      	str	r2, [r3, #4]
               SPI_CR2_DS | SPI_CR2_SSOE,
               SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U));

    /* Set Rx FIFO to Quarter (1 Byte) in case of 8 Bits mode. No DataPacking by default */
    if (SPI_InitStruct->DataWidth < LL_SPI_DATAWIDTH_9BIT)
 801adb4:	683b      	ldr	r3, [r7, #0]
 801adb6:	689b      	ldr	r3, [r3, #8]
 801adb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801adbc:	d204      	bcs.n	801adc8 <LL_SPI_Init+0x8c>
    {
      LL_SPI_SetRxFIFOThreshold(SPIx, LL_SPI_RX_FIFO_TH_QUARTER);
 801adbe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801adc2:	6878      	ldr	r0, [r7, #4]
 801adc4:	f7ff ff97 	bl	801acf6 <LL_SPI_SetRxFIFOThreshold>

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 801adc8:	683b      	ldr	r3, [r7, #0]
 801adca:	6a1b      	ldr	r3, [r3, #32]
 801adcc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801add0:	d105      	bne.n	801adde <LL_SPI_Init+0xa2>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 801add2:	683b      	ldr	r3, [r7, #0]
 801add4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801add6:	4619      	mov	r1, r3
 801add8:	6878      	ldr	r0, [r7, #4]
 801adda:	f7ff ff9f 	bl	801ad1c <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 801adde:	2300      	movs	r3, #0
 801ade0:	73fb      	strb	r3, [r7, #15]
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 801ade2:	687b      	ldr	r3, [r7, #4]
 801ade4:	69db      	ldr	r3, [r3, #28]
 801ade6:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 801adea:	687b      	ldr	r3, [r7, #4]
 801adec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
 801adee:	7bfb      	ldrb	r3, [r7, #15]
}
 801adf0:	4618      	mov	r0, r3
 801adf2:	3710      	adds	r7, #16
 801adf4:	46bd      	mov	sp, r7
 801adf6:	bd80      	pop	{r7, pc}

0801adf8 <LL_TIM_SetPrescaler>:
{
 801adf8:	b480      	push	{r7}
 801adfa:	b083      	sub	sp, #12
 801adfc:	af00      	add	r7, sp, #0
 801adfe:	6078      	str	r0, [r7, #4]
 801ae00:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 801ae02:	687b      	ldr	r3, [r7, #4]
 801ae04:	683a      	ldr	r2, [r7, #0]
 801ae06:	629a      	str	r2, [r3, #40]	@ 0x28
}
 801ae08:	bf00      	nop
 801ae0a:	370c      	adds	r7, #12
 801ae0c:	46bd      	mov	sp, r7
 801ae0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae12:	4770      	bx	lr

0801ae14 <LL_TIM_SetAutoReload>:
{
 801ae14:	b480      	push	{r7}
 801ae16:	b083      	sub	sp, #12
 801ae18:	af00      	add	r7, sp, #0
 801ae1a:	6078      	str	r0, [r7, #4]
 801ae1c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 801ae1e:	687b      	ldr	r3, [r7, #4]
 801ae20:	683a      	ldr	r2, [r7, #0]
 801ae22:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 801ae24:	bf00      	nop
 801ae26:	370c      	adds	r7, #12
 801ae28:	46bd      	mov	sp, r7
 801ae2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae2e:	4770      	bx	lr

0801ae30 <LL_TIM_SetRepetitionCounter>:
{
 801ae30:	b480      	push	{r7}
 801ae32:	b083      	sub	sp, #12
 801ae34:	af00      	add	r7, sp, #0
 801ae36:	6078      	str	r0, [r7, #4]
 801ae38:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 801ae3a:	687b      	ldr	r3, [r7, #4]
 801ae3c:	683a      	ldr	r2, [r7, #0]
 801ae3e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 801ae40:	bf00      	nop
 801ae42:	370c      	adds	r7, #12
 801ae44:	46bd      	mov	sp, r7
 801ae46:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae4a:	4770      	bx	lr

0801ae4c <LL_TIM_OC_SetCompareCH1>:
{
 801ae4c:	b480      	push	{r7}
 801ae4e:	b083      	sub	sp, #12
 801ae50:	af00      	add	r7, sp, #0
 801ae52:	6078      	str	r0, [r7, #4]
 801ae54:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 801ae56:	687b      	ldr	r3, [r7, #4]
 801ae58:	683a      	ldr	r2, [r7, #0]
 801ae5a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 801ae5c:	bf00      	nop
 801ae5e:	370c      	adds	r7, #12
 801ae60:	46bd      	mov	sp, r7
 801ae62:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae66:	4770      	bx	lr

0801ae68 <LL_TIM_OC_SetCompareCH2>:
{
 801ae68:	b480      	push	{r7}
 801ae6a:	b083      	sub	sp, #12
 801ae6c:	af00      	add	r7, sp, #0
 801ae6e:	6078      	str	r0, [r7, #4]
 801ae70:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 801ae72:	687b      	ldr	r3, [r7, #4]
 801ae74:	683a      	ldr	r2, [r7, #0]
 801ae76:	639a      	str	r2, [r3, #56]	@ 0x38
}
 801ae78:	bf00      	nop
 801ae7a:	370c      	adds	r7, #12
 801ae7c:	46bd      	mov	sp, r7
 801ae7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae82:	4770      	bx	lr

0801ae84 <LL_TIM_OC_SetCompareCH3>:
{
 801ae84:	b480      	push	{r7}
 801ae86:	b083      	sub	sp, #12
 801ae88:	af00      	add	r7, sp, #0
 801ae8a:	6078      	str	r0, [r7, #4]
 801ae8c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 801ae8e:	687b      	ldr	r3, [r7, #4]
 801ae90:	683a      	ldr	r2, [r7, #0]
 801ae92:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 801ae94:	bf00      	nop
 801ae96:	370c      	adds	r7, #12
 801ae98:	46bd      	mov	sp, r7
 801ae9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae9e:	4770      	bx	lr

0801aea0 <LL_TIM_OC_SetCompareCH4>:
{
 801aea0:	b480      	push	{r7}
 801aea2:	b083      	sub	sp, #12
 801aea4:	af00      	add	r7, sp, #0
 801aea6:	6078      	str	r0, [r7, #4]
 801aea8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 801aeaa:	687b      	ldr	r3, [r7, #4]
 801aeac:	683a      	ldr	r2, [r7, #0]
 801aeae:	641a      	str	r2, [r3, #64]	@ 0x40
}
 801aeb0:	bf00      	nop
 801aeb2:	370c      	adds	r7, #12
 801aeb4:	46bd      	mov	sp, r7
 801aeb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aeba:	4770      	bx	lr

0801aebc <LL_TIM_OC_SetCompareCH5>:
{
 801aebc:	b480      	push	{r7}
 801aebe:	b083      	sub	sp, #12
 801aec0:	af00      	add	r7, sp, #0
 801aec2:	6078      	str	r0, [r7, #4]
 801aec4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 801aec6:	687b      	ldr	r3, [r7, #4]
 801aec8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801aeca:	687b      	ldr	r3, [r7, #4]
 801aecc:	683a      	ldr	r2, [r7, #0]
 801aece:	649a      	str	r2, [r3, #72]	@ 0x48
}
 801aed0:	bf00      	nop
 801aed2:	370c      	adds	r7, #12
 801aed4:	46bd      	mov	sp, r7
 801aed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aeda:	4770      	bx	lr

0801aedc <LL_TIM_OC_SetCompareCH6>:
{
 801aedc:	b480      	push	{r7}
 801aede:	b083      	sub	sp, #12
 801aee0:	af00      	add	r7, sp, #0
 801aee2:	6078      	str	r0, [r7, #4]
 801aee4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 801aee6:	687b      	ldr	r3, [r7, #4]
 801aee8:	683a      	ldr	r2, [r7, #0]
 801aeea:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 801aeec:	bf00      	nop
 801aeee:	370c      	adds	r7, #12
 801aef0:	46bd      	mov	sp, r7
 801aef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aef6:	4770      	bx	lr

0801aef8 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 801aef8:	b480      	push	{r7}
 801aefa:	b083      	sub	sp, #12
 801aefc:	af00      	add	r7, sp, #0
 801aefe:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 801af00:	687b      	ldr	r3, [r7, #4]
 801af02:	695b      	ldr	r3, [r3, #20]
 801af04:	f043 0201 	orr.w	r2, r3, #1
 801af08:	687b      	ldr	r3, [r7, #4]
 801af0a:	615a      	str	r2, [r3, #20]
}
 801af0c:	bf00      	nop
 801af0e:	370c      	adds	r7, #12
 801af10:	46bd      	mov	sp, r7
 801af12:	f85d 7b04 	ldr.w	r7, [sp], #4
 801af16:	4770      	bx	lr

0801af18 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 801af18:	b580      	push	{r7, lr}
 801af1a:	b084      	sub	sp, #16
 801af1c:	af00      	add	r7, sp, #0
 801af1e:	6078      	str	r0, [r7, #4]
 801af20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 801af22:	687b      	ldr	r3, [r7, #4]
 801af24:	681b      	ldr	r3, [r3, #0]
 801af26:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801af28:	687b      	ldr	r3, [r7, #4]
 801af2a:	4a43      	ldr	r2, [pc, #268]	@ (801b038 <LL_TIM_Init+0x120>)
 801af2c:	4293      	cmp	r3, r2
 801af2e:	d017      	beq.n	801af60 <LL_TIM_Init+0x48>
 801af30:	687b      	ldr	r3, [r7, #4]
 801af32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801af36:	d013      	beq.n	801af60 <LL_TIM_Init+0x48>
 801af38:	687b      	ldr	r3, [r7, #4]
 801af3a:	4a40      	ldr	r2, [pc, #256]	@ (801b03c <LL_TIM_Init+0x124>)
 801af3c:	4293      	cmp	r3, r2
 801af3e:	d00f      	beq.n	801af60 <LL_TIM_Init+0x48>
 801af40:	687b      	ldr	r3, [r7, #4]
 801af42:	4a3f      	ldr	r2, [pc, #252]	@ (801b040 <LL_TIM_Init+0x128>)
 801af44:	4293      	cmp	r3, r2
 801af46:	d00b      	beq.n	801af60 <LL_TIM_Init+0x48>
 801af48:	687b      	ldr	r3, [r7, #4]
 801af4a:	4a3e      	ldr	r2, [pc, #248]	@ (801b044 <LL_TIM_Init+0x12c>)
 801af4c:	4293      	cmp	r3, r2
 801af4e:	d007      	beq.n	801af60 <LL_TIM_Init+0x48>
 801af50:	687b      	ldr	r3, [r7, #4]
 801af52:	4a3d      	ldr	r2, [pc, #244]	@ (801b048 <LL_TIM_Init+0x130>)
 801af54:	4293      	cmp	r3, r2
 801af56:	d003      	beq.n	801af60 <LL_TIM_Init+0x48>
 801af58:	687b      	ldr	r3, [r7, #4]
 801af5a:	4a3c      	ldr	r2, [pc, #240]	@ (801b04c <LL_TIM_Init+0x134>)
 801af5c:	4293      	cmp	r3, r2
 801af5e:	d106      	bne.n	801af6e <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 801af60:	68fb      	ldr	r3, [r7, #12]
 801af62:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 801af66:	683b      	ldr	r3, [r7, #0]
 801af68:	685b      	ldr	r3, [r3, #4]
 801af6a:	4313      	orrs	r3, r2
 801af6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801af6e:	687b      	ldr	r3, [r7, #4]
 801af70:	4a31      	ldr	r2, [pc, #196]	@ (801b038 <LL_TIM_Init+0x120>)
 801af72:	4293      	cmp	r3, r2
 801af74:	d023      	beq.n	801afbe <LL_TIM_Init+0xa6>
 801af76:	687b      	ldr	r3, [r7, #4]
 801af78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801af7c:	d01f      	beq.n	801afbe <LL_TIM_Init+0xa6>
 801af7e:	687b      	ldr	r3, [r7, #4]
 801af80:	4a2e      	ldr	r2, [pc, #184]	@ (801b03c <LL_TIM_Init+0x124>)
 801af82:	4293      	cmp	r3, r2
 801af84:	d01b      	beq.n	801afbe <LL_TIM_Init+0xa6>
 801af86:	687b      	ldr	r3, [r7, #4]
 801af88:	4a2d      	ldr	r2, [pc, #180]	@ (801b040 <LL_TIM_Init+0x128>)
 801af8a:	4293      	cmp	r3, r2
 801af8c:	d017      	beq.n	801afbe <LL_TIM_Init+0xa6>
 801af8e:	687b      	ldr	r3, [r7, #4]
 801af90:	4a2c      	ldr	r2, [pc, #176]	@ (801b044 <LL_TIM_Init+0x12c>)
 801af92:	4293      	cmp	r3, r2
 801af94:	d013      	beq.n	801afbe <LL_TIM_Init+0xa6>
 801af96:	687b      	ldr	r3, [r7, #4]
 801af98:	4a2b      	ldr	r2, [pc, #172]	@ (801b048 <LL_TIM_Init+0x130>)
 801af9a:	4293      	cmp	r3, r2
 801af9c:	d00f      	beq.n	801afbe <LL_TIM_Init+0xa6>
 801af9e:	687b      	ldr	r3, [r7, #4]
 801afa0:	4a2b      	ldr	r2, [pc, #172]	@ (801b050 <LL_TIM_Init+0x138>)
 801afa2:	4293      	cmp	r3, r2
 801afa4:	d00b      	beq.n	801afbe <LL_TIM_Init+0xa6>
 801afa6:	687b      	ldr	r3, [r7, #4]
 801afa8:	4a2a      	ldr	r2, [pc, #168]	@ (801b054 <LL_TIM_Init+0x13c>)
 801afaa:	4293      	cmp	r3, r2
 801afac:	d007      	beq.n	801afbe <LL_TIM_Init+0xa6>
 801afae:	687b      	ldr	r3, [r7, #4]
 801afb0:	4a29      	ldr	r2, [pc, #164]	@ (801b058 <LL_TIM_Init+0x140>)
 801afb2:	4293      	cmp	r3, r2
 801afb4:	d003      	beq.n	801afbe <LL_TIM_Init+0xa6>
 801afb6:	687b      	ldr	r3, [r7, #4]
 801afb8:	4a24      	ldr	r2, [pc, #144]	@ (801b04c <LL_TIM_Init+0x134>)
 801afba:	4293      	cmp	r3, r2
 801afbc:	d106      	bne.n	801afcc <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 801afbe:	68fb      	ldr	r3, [r7, #12]
 801afc0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 801afc4:	683b      	ldr	r3, [r7, #0]
 801afc6:	68db      	ldr	r3, [r3, #12]
 801afc8:	4313      	orrs	r3, r2
 801afca:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 801afcc:	687b      	ldr	r3, [r7, #4]
 801afce:	68fa      	ldr	r2, [r7, #12]
 801afd0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 801afd2:	683b      	ldr	r3, [r7, #0]
 801afd4:	689b      	ldr	r3, [r3, #8]
 801afd6:	4619      	mov	r1, r3
 801afd8:	6878      	ldr	r0, [r7, #4]
 801afda:	f7ff ff1b 	bl	801ae14 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 801afde:	683b      	ldr	r3, [r7, #0]
 801afe0:	881b      	ldrh	r3, [r3, #0]
 801afe2:	4619      	mov	r1, r3
 801afe4:	6878      	ldr	r0, [r7, #4]
 801afe6:	f7ff ff07 	bl	801adf8 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801afea:	687b      	ldr	r3, [r7, #4]
 801afec:	4a12      	ldr	r2, [pc, #72]	@ (801b038 <LL_TIM_Init+0x120>)
 801afee:	4293      	cmp	r3, r2
 801aff0:	d013      	beq.n	801b01a <LL_TIM_Init+0x102>
 801aff2:	687b      	ldr	r3, [r7, #4]
 801aff4:	4a14      	ldr	r2, [pc, #80]	@ (801b048 <LL_TIM_Init+0x130>)
 801aff6:	4293      	cmp	r3, r2
 801aff8:	d00f      	beq.n	801b01a <LL_TIM_Init+0x102>
 801affa:	687b      	ldr	r3, [r7, #4]
 801affc:	4a14      	ldr	r2, [pc, #80]	@ (801b050 <LL_TIM_Init+0x138>)
 801affe:	4293      	cmp	r3, r2
 801b000:	d00b      	beq.n	801b01a <LL_TIM_Init+0x102>
 801b002:	687b      	ldr	r3, [r7, #4]
 801b004:	4a13      	ldr	r2, [pc, #76]	@ (801b054 <LL_TIM_Init+0x13c>)
 801b006:	4293      	cmp	r3, r2
 801b008:	d007      	beq.n	801b01a <LL_TIM_Init+0x102>
 801b00a:	687b      	ldr	r3, [r7, #4]
 801b00c:	4a12      	ldr	r2, [pc, #72]	@ (801b058 <LL_TIM_Init+0x140>)
 801b00e:	4293      	cmp	r3, r2
 801b010:	d003      	beq.n	801b01a <LL_TIM_Init+0x102>
 801b012:	687b      	ldr	r3, [r7, #4]
 801b014:	4a0d      	ldr	r2, [pc, #52]	@ (801b04c <LL_TIM_Init+0x134>)
 801b016:	4293      	cmp	r3, r2
 801b018:	d105      	bne.n	801b026 <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 801b01a:	683b      	ldr	r3, [r7, #0]
 801b01c:	691b      	ldr	r3, [r3, #16]
 801b01e:	4619      	mov	r1, r3
 801b020:	6878      	ldr	r0, [r7, #4]
 801b022:	f7ff ff05 	bl	801ae30 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 801b026:	6878      	ldr	r0, [r7, #4]
 801b028:	f7ff ff66 	bl	801aef8 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 801b02c:	2300      	movs	r3, #0
}
 801b02e:	4618      	mov	r0, r3
 801b030:	3710      	adds	r7, #16
 801b032:	46bd      	mov	sp, r7
 801b034:	bd80      	pop	{r7, pc}
 801b036:	bf00      	nop
 801b038:	40012c00 	.word	0x40012c00
 801b03c:	40000400 	.word	0x40000400
 801b040:	40000800 	.word	0x40000800
 801b044:	40000c00 	.word	0x40000c00
 801b048:	40013400 	.word	0x40013400
 801b04c:	40015000 	.word	0x40015000
 801b050:	40014000 	.word	0x40014000
 801b054:	40014400 	.word	0x40014400
 801b058:	40014800 	.word	0x40014800

0801b05c <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 801b05c:	b580      	push	{r7, lr}
 801b05e:	b086      	sub	sp, #24
 801b060:	af00      	add	r7, sp, #0
 801b062:	60f8      	str	r0, [r7, #12]
 801b064:	60b9      	str	r1, [r7, #8]
 801b066:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 801b068:	2301      	movs	r3, #1
 801b06a:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 801b06c:	68bb      	ldr	r3, [r7, #8]
 801b06e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801b072:	d045      	beq.n	801b100 <LL_TIM_OC_Init+0xa4>
 801b074:	68bb      	ldr	r3, [r7, #8]
 801b076:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801b07a:	d848      	bhi.n	801b10e <LL_TIM_OC_Init+0xb2>
 801b07c:	68bb      	ldr	r3, [r7, #8]
 801b07e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801b082:	d036      	beq.n	801b0f2 <LL_TIM_OC_Init+0x96>
 801b084:	68bb      	ldr	r3, [r7, #8]
 801b086:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801b08a:	d840      	bhi.n	801b10e <LL_TIM_OC_Init+0xb2>
 801b08c:	68bb      	ldr	r3, [r7, #8]
 801b08e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801b092:	d027      	beq.n	801b0e4 <LL_TIM_OC_Init+0x88>
 801b094:	68bb      	ldr	r3, [r7, #8]
 801b096:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801b09a:	d838      	bhi.n	801b10e <LL_TIM_OC_Init+0xb2>
 801b09c:	68bb      	ldr	r3, [r7, #8]
 801b09e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801b0a2:	d018      	beq.n	801b0d6 <LL_TIM_OC_Init+0x7a>
 801b0a4:	68bb      	ldr	r3, [r7, #8]
 801b0a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801b0aa:	d830      	bhi.n	801b10e <LL_TIM_OC_Init+0xb2>
 801b0ac:	68bb      	ldr	r3, [r7, #8]
 801b0ae:	2b01      	cmp	r3, #1
 801b0b0:	d003      	beq.n	801b0ba <LL_TIM_OC_Init+0x5e>
 801b0b2:	68bb      	ldr	r3, [r7, #8]
 801b0b4:	2b10      	cmp	r3, #16
 801b0b6:	d007      	beq.n	801b0c8 <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 801b0b8:	e029      	b.n	801b10e <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 801b0ba:	6879      	ldr	r1, [r7, #4]
 801b0bc:	68f8      	ldr	r0, [r7, #12]
 801b0be:	f000 f8ab 	bl	801b218 <OC1Config>
 801b0c2:	4603      	mov	r3, r0
 801b0c4:	75fb      	strb	r3, [r7, #23]
      break;
 801b0c6:	e023      	b.n	801b110 <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 801b0c8:	6879      	ldr	r1, [r7, #4]
 801b0ca:	68f8      	ldr	r0, [r7, #12]
 801b0cc:	f000 f92a 	bl	801b324 <OC2Config>
 801b0d0:	4603      	mov	r3, r0
 801b0d2:	75fb      	strb	r3, [r7, #23]
      break;
 801b0d4:	e01c      	b.n	801b110 <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 801b0d6:	6879      	ldr	r1, [r7, #4]
 801b0d8:	68f8      	ldr	r0, [r7, #12]
 801b0da:	f000 f9ad 	bl	801b438 <OC3Config>
 801b0de:	4603      	mov	r3, r0
 801b0e0:	75fb      	strb	r3, [r7, #23]
      break;
 801b0e2:	e015      	b.n	801b110 <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 801b0e4:	6879      	ldr	r1, [r7, #4]
 801b0e6:	68f8      	ldr	r0, [r7, #12]
 801b0e8:	f000 fa30 	bl	801b54c <OC4Config>
 801b0ec:	4603      	mov	r3, r0
 801b0ee:	75fb      	strb	r3, [r7, #23]
      break;
 801b0f0:	e00e      	b.n	801b110 <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 801b0f2:	6879      	ldr	r1, [r7, #4]
 801b0f4:	68f8      	ldr	r0, [r7, #12]
 801b0f6:	f000 fab3 	bl	801b660 <OC5Config>
 801b0fa:	4603      	mov	r3, r0
 801b0fc:	75fb      	strb	r3, [r7, #23]
      break;
 801b0fe:	e007      	b.n	801b110 <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 801b100:	6879      	ldr	r1, [r7, #4]
 801b102:	68f8      	ldr	r0, [r7, #12]
 801b104:	f000 fb16 	bl	801b734 <OC6Config>
 801b108:	4603      	mov	r3, r0
 801b10a:	75fb      	strb	r3, [r7, #23]
      break;
 801b10c:	e000      	b.n	801b110 <LL_TIM_OC_Init+0xb4>
      break;
 801b10e:	bf00      	nop
  }

  return result;
 801b110:	7dfb      	ldrb	r3, [r7, #23]
}
 801b112:	4618      	mov	r0, r3
 801b114:	3718      	adds	r7, #24
 801b116:	46bd      	mov	sp, r7
 801b118:	bd80      	pop	{r7, pc}
	...

0801b11c <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, const LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 801b11c:	b480      	push	{r7}
 801b11e:	b085      	sub	sp, #20
 801b120:	af00      	add	r7, sp, #0
 801b122:	6078      	str	r0, [r7, #4]
 801b124:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 801b126:	2300      	movs	r3, #0
 801b128:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 801b12a:	68fb      	ldr	r3, [r7, #12]
 801b12c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 801b130:	683a      	ldr	r2, [r7, #0]
 801b132:	7b12      	ldrb	r2, [r2, #12]
 801b134:	4313      	orrs	r3, r2
 801b136:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 801b138:	68fb      	ldr	r3, [r7, #12]
 801b13a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 801b13e:	683b      	ldr	r3, [r7, #0]
 801b140:	689b      	ldr	r3, [r3, #8]
 801b142:	4313      	orrs	r3, r2
 801b144:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 801b146:	68fb      	ldr	r3, [r7, #12]
 801b148:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 801b14c:	683b      	ldr	r3, [r7, #0]
 801b14e:	685b      	ldr	r3, [r3, #4]
 801b150:	4313      	orrs	r3, r2
 801b152:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 801b154:	68fb      	ldr	r3, [r7, #12]
 801b156:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 801b15a:	683b      	ldr	r3, [r7, #0]
 801b15c:	681b      	ldr	r3, [r3, #0]
 801b15e:	4313      	orrs	r3, r2
 801b160:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 801b162:	68fb      	ldr	r3, [r7, #12]
 801b164:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801b168:	683a      	ldr	r2, [r7, #0]
 801b16a:	89d2      	ldrh	r2, [r2, #14]
 801b16c:	4313      	orrs	r3, r2
 801b16e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 801b170:	68fb      	ldr	r3, [r7, #12]
 801b172:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 801b176:	683b      	ldr	r3, [r7, #0]
 801b178:	691b      	ldr	r3, [r3, #16]
 801b17a:	4313      	orrs	r3, r2
 801b17c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 801b17e:	68fb      	ldr	r3, [r7, #12]
 801b180:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 801b184:	683b      	ldr	r3, [r7, #0]
 801b186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801b188:	4313      	orrs	r3, r2
 801b18a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
 801b18c:	68fb      	ldr	r3, [r7, #12]
 801b18e:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 801b192:	683b      	ldr	r3, [r7, #0]
 801b194:	695b      	ldr	r3, [r3, #20]
 801b196:	4313      	orrs	r3, r2
 801b198:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, TIM_BDTRInitStruct->BreakAFMode);
 801b19a:	68fb      	ldr	r3, [r7, #12]
 801b19c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 801b1a0:	683b      	ldr	r3, [r7, #0]
 801b1a2:	699b      	ldr	r3, [r3, #24]
 801b1a4:	4313      	orrs	r3, r2
 801b1a6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(TIMx))
 801b1a8:	687b      	ldr	r3, [r7, #4]
 801b1aa:	4a18      	ldr	r2, [pc, #96]	@ (801b20c <LL_TIM_BDTR_Init+0xf0>)
 801b1ac:	4293      	cmp	r3, r2
 801b1ae:	d007      	beq.n	801b1c0 <LL_TIM_BDTR_Init+0xa4>
 801b1b0:	687b      	ldr	r3, [r7, #4]
 801b1b2:	4a17      	ldr	r2, [pc, #92]	@ (801b210 <LL_TIM_BDTR_Init+0xf4>)
 801b1b4:	4293      	cmp	r3, r2
 801b1b6:	d003      	beq.n	801b1c0 <LL_TIM_BDTR_Init+0xa4>
 801b1b8:	687b      	ldr	r3, [r7, #4]
 801b1ba:	4a16      	ldr	r2, [pc, #88]	@ (801b214 <LL_TIM_BDTR_Init+0xf8>)
 801b1bc:	4293      	cmp	r3, r2
 801b1be:	d11b      	bne.n	801b1f8 <LL_TIM_BDTR_Init+0xdc>
    assert_param(IS_LL_TIM_BREAK2_POLARITY(TIM_BDTRInitStruct->Break2Polarity));
    assert_param(IS_LL_TIM_BREAK2_FILTER(TIM_BDTRInitStruct->Break2Filter));
    assert_param(IS_LL_TIM_BREAK2_AFMODE(TIM_BDTRInitStruct->Break2AFMode));

    /* Set the BREAK2 input related BDTR bit-fields */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
 801b1c0:	68fb      	ldr	r3, [r7, #12]
 801b1c2:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 801b1c6:	683b      	ldr	r3, [r7, #0]
 801b1c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b1ca:	4313      	orrs	r3, r2
 801b1cc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 801b1ce:	68fb      	ldr	r3, [r7, #12]
 801b1d0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 801b1d4:	683b      	ldr	r3, [r7, #0]
 801b1d6:	69db      	ldr	r3, [r3, #28]
 801b1d8:	4313      	orrs	r3, r2
 801b1da:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 801b1dc:	68fb      	ldr	r3, [r7, #12]
 801b1de:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 801b1e2:	683b      	ldr	r3, [r7, #0]
 801b1e4:	6a1b      	ldr	r3, [r3, #32]
 801b1e6:	4313      	orrs	r3, r2
 801b1e8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);
 801b1ea:	68fb      	ldr	r3, [r7, #12]
 801b1ec:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 801b1f0:	683b      	ldr	r3, [r7, #0]
 801b1f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b1f4:	4313      	orrs	r3, r2
 801b1f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 801b1f8:	687b      	ldr	r3, [r7, #4]
 801b1fa:	68fa      	ldr	r2, [r7, #12]
 801b1fc:	645a      	str	r2, [r3, #68]	@ 0x44

  return SUCCESS;
 801b1fe:	2300      	movs	r3, #0
}
 801b200:	4618      	mov	r0, r3
 801b202:	3714      	adds	r7, #20
 801b204:	46bd      	mov	sp, r7
 801b206:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b20a:	4770      	bx	lr
 801b20c:	40012c00 	.word	0x40012c00
 801b210:	40013400 	.word	0x40013400
 801b214:	40015000 	.word	0x40015000

0801b218 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 801b218:	b580      	push	{r7, lr}
 801b21a:	b086      	sub	sp, #24
 801b21c:	af00      	add	r7, sp, #0
 801b21e:	6078      	str	r0, [r7, #4]
 801b220:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 801b222:	687b      	ldr	r3, [r7, #4]
 801b224:	6a1b      	ldr	r3, [r3, #32]
 801b226:	f023 0201 	bic.w	r2, r3, #1
 801b22a:	687b      	ldr	r3, [r7, #4]
 801b22c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 801b22e:	687b      	ldr	r3, [r7, #4]
 801b230:	6a1b      	ldr	r3, [r3, #32]
 801b232:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 801b234:	687b      	ldr	r3, [r7, #4]
 801b236:	685b      	ldr	r3, [r3, #4]
 801b238:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 801b23a:	687b      	ldr	r3, [r7, #4]
 801b23c:	699b      	ldr	r3, [r3, #24]
 801b23e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 801b240:	68fb      	ldr	r3, [r7, #12]
 801b242:	f023 0303 	bic.w	r3, r3, #3
 801b246:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 801b248:	68fb      	ldr	r3, [r7, #12]
 801b24a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801b24e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801b252:	683a      	ldr	r2, [r7, #0]
 801b254:	6812      	ldr	r2, [r2, #0]
 801b256:	4313      	orrs	r3, r2
 801b258:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 801b25a:	697b      	ldr	r3, [r7, #20]
 801b25c:	f023 0202 	bic.w	r2, r3, #2
 801b260:	683b      	ldr	r3, [r7, #0]
 801b262:	691b      	ldr	r3, [r3, #16]
 801b264:	4313      	orrs	r3, r2
 801b266:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 801b268:	697b      	ldr	r3, [r7, #20]
 801b26a:	f023 0201 	bic.w	r2, r3, #1
 801b26e:	683b      	ldr	r3, [r7, #0]
 801b270:	685b      	ldr	r3, [r3, #4]
 801b272:	4313      	orrs	r3, r2
 801b274:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801b276:	687b      	ldr	r3, [r7, #4]
 801b278:	4a24      	ldr	r2, [pc, #144]	@ (801b30c <OC1Config+0xf4>)
 801b27a:	4293      	cmp	r3, r2
 801b27c:	d013      	beq.n	801b2a6 <OC1Config+0x8e>
 801b27e:	687b      	ldr	r3, [r7, #4]
 801b280:	4a23      	ldr	r2, [pc, #140]	@ (801b310 <OC1Config+0xf8>)
 801b282:	4293      	cmp	r3, r2
 801b284:	d00f      	beq.n	801b2a6 <OC1Config+0x8e>
 801b286:	687b      	ldr	r3, [r7, #4]
 801b288:	4a22      	ldr	r2, [pc, #136]	@ (801b314 <OC1Config+0xfc>)
 801b28a:	4293      	cmp	r3, r2
 801b28c:	d00b      	beq.n	801b2a6 <OC1Config+0x8e>
 801b28e:	687b      	ldr	r3, [r7, #4]
 801b290:	4a21      	ldr	r2, [pc, #132]	@ (801b318 <OC1Config+0x100>)
 801b292:	4293      	cmp	r3, r2
 801b294:	d007      	beq.n	801b2a6 <OC1Config+0x8e>
 801b296:	687b      	ldr	r3, [r7, #4]
 801b298:	4a20      	ldr	r2, [pc, #128]	@ (801b31c <OC1Config+0x104>)
 801b29a:	4293      	cmp	r3, r2
 801b29c:	d003      	beq.n	801b2a6 <OC1Config+0x8e>
 801b29e:	687b      	ldr	r3, [r7, #4]
 801b2a0:	4a1f      	ldr	r2, [pc, #124]	@ (801b320 <OC1Config+0x108>)
 801b2a2:	4293      	cmp	r3, r2
 801b2a4:	d11e      	bne.n	801b2e4 <OC1Config+0xcc>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 801b2a6:	697b      	ldr	r3, [r7, #20]
 801b2a8:	f023 0208 	bic.w	r2, r3, #8
 801b2ac:	683b      	ldr	r3, [r7, #0]
 801b2ae:	695b      	ldr	r3, [r3, #20]
 801b2b0:	009b      	lsls	r3, r3, #2
 801b2b2:	4313      	orrs	r3, r2
 801b2b4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 801b2b6:	697b      	ldr	r3, [r7, #20]
 801b2b8:	f023 0204 	bic.w	r2, r3, #4
 801b2bc:	683b      	ldr	r3, [r7, #0]
 801b2be:	689b      	ldr	r3, [r3, #8]
 801b2c0:	009b      	lsls	r3, r3, #2
 801b2c2:	4313      	orrs	r3, r2
 801b2c4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 801b2c6:	693b      	ldr	r3, [r7, #16]
 801b2c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 801b2cc:	683b      	ldr	r3, [r7, #0]
 801b2ce:	699b      	ldr	r3, [r3, #24]
 801b2d0:	4313      	orrs	r3, r2
 801b2d2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 801b2d4:	693b      	ldr	r3, [r7, #16]
 801b2d6:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 801b2da:	683b      	ldr	r3, [r7, #0]
 801b2dc:	69db      	ldr	r3, [r3, #28]
 801b2de:	005b      	lsls	r3, r3, #1
 801b2e0:	4313      	orrs	r3, r2
 801b2e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 801b2e4:	687b      	ldr	r3, [r7, #4]
 801b2e6:	693a      	ldr	r2, [r7, #16]
 801b2e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 801b2ea:	687b      	ldr	r3, [r7, #4]
 801b2ec:	68fa      	ldr	r2, [r7, #12]
 801b2ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 801b2f0:	683b      	ldr	r3, [r7, #0]
 801b2f2:	68db      	ldr	r3, [r3, #12]
 801b2f4:	4619      	mov	r1, r3
 801b2f6:	6878      	ldr	r0, [r7, #4]
 801b2f8:	f7ff fda8 	bl	801ae4c <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 801b2fc:	687b      	ldr	r3, [r7, #4]
 801b2fe:	697a      	ldr	r2, [r7, #20]
 801b300:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 801b302:	2300      	movs	r3, #0
}
 801b304:	4618      	mov	r0, r3
 801b306:	3718      	adds	r7, #24
 801b308:	46bd      	mov	sp, r7
 801b30a:	bd80      	pop	{r7, pc}
 801b30c:	40012c00 	.word	0x40012c00
 801b310:	40013400 	.word	0x40013400
 801b314:	40014000 	.word	0x40014000
 801b318:	40014400 	.word	0x40014400
 801b31c:	40014800 	.word	0x40014800
 801b320:	40015000 	.word	0x40015000

0801b324 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 801b324:	b580      	push	{r7, lr}
 801b326:	b086      	sub	sp, #24
 801b328:	af00      	add	r7, sp, #0
 801b32a:	6078      	str	r0, [r7, #4]
 801b32c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 801b32e:	687b      	ldr	r3, [r7, #4]
 801b330:	6a1b      	ldr	r3, [r3, #32]
 801b332:	f023 0210 	bic.w	r2, r3, #16
 801b336:	687b      	ldr	r3, [r7, #4]
 801b338:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 801b33a:	687b      	ldr	r3, [r7, #4]
 801b33c:	6a1b      	ldr	r3, [r3, #32]
 801b33e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 801b340:	687b      	ldr	r3, [r7, #4]
 801b342:	685b      	ldr	r3, [r3, #4]
 801b344:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 801b346:	687b      	ldr	r3, [r7, #4]
 801b348:	699b      	ldr	r3, [r3, #24]
 801b34a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 801b34c:	68fb      	ldr	r3, [r7, #12]
 801b34e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801b352:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 801b354:	68fb      	ldr	r3, [r7, #12]
 801b356:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801b35a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801b35e:	683a      	ldr	r2, [r7, #0]
 801b360:	6812      	ldr	r2, [r2, #0]
 801b362:	0212      	lsls	r2, r2, #8
 801b364:	4313      	orrs	r3, r2
 801b366:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 801b368:	697b      	ldr	r3, [r7, #20]
 801b36a:	f023 0220 	bic.w	r2, r3, #32
 801b36e:	683b      	ldr	r3, [r7, #0]
 801b370:	691b      	ldr	r3, [r3, #16]
 801b372:	011b      	lsls	r3, r3, #4
 801b374:	4313      	orrs	r3, r2
 801b376:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 801b378:	697b      	ldr	r3, [r7, #20]
 801b37a:	f023 0210 	bic.w	r2, r3, #16
 801b37e:	683b      	ldr	r3, [r7, #0]
 801b380:	685b      	ldr	r3, [r3, #4]
 801b382:	011b      	lsls	r3, r3, #4
 801b384:	4313      	orrs	r3, r2
 801b386:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801b388:	687b      	ldr	r3, [r7, #4]
 801b38a:	4a25      	ldr	r2, [pc, #148]	@ (801b420 <OC2Config+0xfc>)
 801b38c:	4293      	cmp	r3, r2
 801b38e:	d013      	beq.n	801b3b8 <OC2Config+0x94>
 801b390:	687b      	ldr	r3, [r7, #4]
 801b392:	4a24      	ldr	r2, [pc, #144]	@ (801b424 <OC2Config+0x100>)
 801b394:	4293      	cmp	r3, r2
 801b396:	d00f      	beq.n	801b3b8 <OC2Config+0x94>
 801b398:	687b      	ldr	r3, [r7, #4]
 801b39a:	4a23      	ldr	r2, [pc, #140]	@ (801b428 <OC2Config+0x104>)
 801b39c:	4293      	cmp	r3, r2
 801b39e:	d00b      	beq.n	801b3b8 <OC2Config+0x94>
 801b3a0:	687b      	ldr	r3, [r7, #4]
 801b3a2:	4a22      	ldr	r2, [pc, #136]	@ (801b42c <OC2Config+0x108>)
 801b3a4:	4293      	cmp	r3, r2
 801b3a6:	d007      	beq.n	801b3b8 <OC2Config+0x94>
 801b3a8:	687b      	ldr	r3, [r7, #4]
 801b3aa:	4a21      	ldr	r2, [pc, #132]	@ (801b430 <OC2Config+0x10c>)
 801b3ac:	4293      	cmp	r3, r2
 801b3ae:	d003      	beq.n	801b3b8 <OC2Config+0x94>
 801b3b0:	687b      	ldr	r3, [r7, #4]
 801b3b2:	4a20      	ldr	r2, [pc, #128]	@ (801b434 <OC2Config+0x110>)
 801b3b4:	4293      	cmp	r3, r2
 801b3b6:	d11f      	bne.n	801b3f8 <OC2Config+0xd4>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 801b3b8:	697b      	ldr	r3, [r7, #20]
 801b3ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 801b3be:	683b      	ldr	r3, [r7, #0]
 801b3c0:	695b      	ldr	r3, [r3, #20]
 801b3c2:	019b      	lsls	r3, r3, #6
 801b3c4:	4313      	orrs	r3, r2
 801b3c6:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 801b3c8:	697b      	ldr	r3, [r7, #20]
 801b3ca:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 801b3ce:	683b      	ldr	r3, [r7, #0]
 801b3d0:	689b      	ldr	r3, [r3, #8]
 801b3d2:	019b      	lsls	r3, r3, #6
 801b3d4:	4313      	orrs	r3, r2
 801b3d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 801b3d8:	693b      	ldr	r3, [r7, #16]
 801b3da:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 801b3de:	683b      	ldr	r3, [r7, #0]
 801b3e0:	699b      	ldr	r3, [r3, #24]
 801b3e2:	009b      	lsls	r3, r3, #2
 801b3e4:	4313      	orrs	r3, r2
 801b3e6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 801b3e8:	693b      	ldr	r3, [r7, #16]
 801b3ea:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 801b3ee:	683b      	ldr	r3, [r7, #0]
 801b3f0:	69db      	ldr	r3, [r3, #28]
 801b3f2:	00db      	lsls	r3, r3, #3
 801b3f4:	4313      	orrs	r3, r2
 801b3f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 801b3f8:	687b      	ldr	r3, [r7, #4]
 801b3fa:	693a      	ldr	r2, [r7, #16]
 801b3fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 801b3fe:	687b      	ldr	r3, [r7, #4]
 801b400:	68fa      	ldr	r2, [r7, #12]
 801b402:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 801b404:	683b      	ldr	r3, [r7, #0]
 801b406:	68db      	ldr	r3, [r3, #12]
 801b408:	4619      	mov	r1, r3
 801b40a:	6878      	ldr	r0, [r7, #4]
 801b40c:	f7ff fd2c 	bl	801ae68 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 801b410:	687b      	ldr	r3, [r7, #4]
 801b412:	697a      	ldr	r2, [r7, #20]
 801b414:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 801b416:	2300      	movs	r3, #0
}
 801b418:	4618      	mov	r0, r3
 801b41a:	3718      	adds	r7, #24
 801b41c:	46bd      	mov	sp, r7
 801b41e:	bd80      	pop	{r7, pc}
 801b420:	40012c00 	.word	0x40012c00
 801b424:	40013400 	.word	0x40013400
 801b428:	40014000 	.word	0x40014000
 801b42c:	40014400 	.word	0x40014400
 801b430:	40014800 	.word	0x40014800
 801b434:	40015000 	.word	0x40015000

0801b438 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 801b438:	b580      	push	{r7, lr}
 801b43a:	b086      	sub	sp, #24
 801b43c:	af00      	add	r7, sp, #0
 801b43e:	6078      	str	r0, [r7, #4]
 801b440:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 801b442:	687b      	ldr	r3, [r7, #4]
 801b444:	6a1b      	ldr	r3, [r3, #32]
 801b446:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 801b44a:	687b      	ldr	r3, [r7, #4]
 801b44c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 801b44e:	687b      	ldr	r3, [r7, #4]
 801b450:	6a1b      	ldr	r3, [r3, #32]
 801b452:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 801b454:	687b      	ldr	r3, [r7, #4]
 801b456:	685b      	ldr	r3, [r3, #4]
 801b458:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 801b45a:	687b      	ldr	r3, [r7, #4]
 801b45c:	69db      	ldr	r3, [r3, #28]
 801b45e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 801b460:	68fb      	ldr	r3, [r7, #12]
 801b462:	f023 0303 	bic.w	r3, r3, #3
 801b466:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 801b468:	68fb      	ldr	r3, [r7, #12]
 801b46a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801b46e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801b472:	683a      	ldr	r2, [r7, #0]
 801b474:	6812      	ldr	r2, [r2, #0]
 801b476:	4313      	orrs	r3, r2
 801b478:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 801b47a:	697b      	ldr	r3, [r7, #20]
 801b47c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 801b480:	683b      	ldr	r3, [r7, #0]
 801b482:	691b      	ldr	r3, [r3, #16]
 801b484:	021b      	lsls	r3, r3, #8
 801b486:	4313      	orrs	r3, r2
 801b488:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 801b48a:	697b      	ldr	r3, [r7, #20]
 801b48c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 801b490:	683b      	ldr	r3, [r7, #0]
 801b492:	685b      	ldr	r3, [r3, #4]
 801b494:	021b      	lsls	r3, r3, #8
 801b496:	4313      	orrs	r3, r2
 801b498:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801b49a:	687b      	ldr	r3, [r7, #4]
 801b49c:	4a25      	ldr	r2, [pc, #148]	@ (801b534 <OC3Config+0xfc>)
 801b49e:	4293      	cmp	r3, r2
 801b4a0:	d013      	beq.n	801b4ca <OC3Config+0x92>
 801b4a2:	687b      	ldr	r3, [r7, #4]
 801b4a4:	4a24      	ldr	r2, [pc, #144]	@ (801b538 <OC3Config+0x100>)
 801b4a6:	4293      	cmp	r3, r2
 801b4a8:	d00f      	beq.n	801b4ca <OC3Config+0x92>
 801b4aa:	687b      	ldr	r3, [r7, #4]
 801b4ac:	4a23      	ldr	r2, [pc, #140]	@ (801b53c <OC3Config+0x104>)
 801b4ae:	4293      	cmp	r3, r2
 801b4b0:	d00b      	beq.n	801b4ca <OC3Config+0x92>
 801b4b2:	687b      	ldr	r3, [r7, #4]
 801b4b4:	4a22      	ldr	r2, [pc, #136]	@ (801b540 <OC3Config+0x108>)
 801b4b6:	4293      	cmp	r3, r2
 801b4b8:	d007      	beq.n	801b4ca <OC3Config+0x92>
 801b4ba:	687b      	ldr	r3, [r7, #4]
 801b4bc:	4a21      	ldr	r2, [pc, #132]	@ (801b544 <OC3Config+0x10c>)
 801b4be:	4293      	cmp	r3, r2
 801b4c0:	d003      	beq.n	801b4ca <OC3Config+0x92>
 801b4c2:	687b      	ldr	r3, [r7, #4]
 801b4c4:	4a20      	ldr	r2, [pc, #128]	@ (801b548 <OC3Config+0x110>)
 801b4c6:	4293      	cmp	r3, r2
 801b4c8:	d11f      	bne.n	801b50a <OC3Config+0xd2>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 801b4ca:	697b      	ldr	r3, [r7, #20]
 801b4cc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 801b4d0:	683b      	ldr	r3, [r7, #0]
 801b4d2:	695b      	ldr	r3, [r3, #20]
 801b4d4:	029b      	lsls	r3, r3, #10
 801b4d6:	4313      	orrs	r3, r2
 801b4d8:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 801b4da:	697b      	ldr	r3, [r7, #20]
 801b4dc:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 801b4e0:	683b      	ldr	r3, [r7, #0]
 801b4e2:	689b      	ldr	r3, [r3, #8]
 801b4e4:	029b      	lsls	r3, r3, #10
 801b4e6:	4313      	orrs	r3, r2
 801b4e8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 801b4ea:	693b      	ldr	r3, [r7, #16]
 801b4ec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801b4f0:	683b      	ldr	r3, [r7, #0]
 801b4f2:	699b      	ldr	r3, [r3, #24]
 801b4f4:	011b      	lsls	r3, r3, #4
 801b4f6:	4313      	orrs	r3, r2
 801b4f8:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 801b4fa:	693b      	ldr	r3, [r7, #16]
 801b4fc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 801b500:	683b      	ldr	r3, [r7, #0]
 801b502:	69db      	ldr	r3, [r3, #28]
 801b504:	015b      	lsls	r3, r3, #5
 801b506:	4313      	orrs	r3, r2
 801b508:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 801b50a:	687b      	ldr	r3, [r7, #4]
 801b50c:	693a      	ldr	r2, [r7, #16]
 801b50e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 801b510:	687b      	ldr	r3, [r7, #4]
 801b512:	68fa      	ldr	r2, [r7, #12]
 801b514:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 801b516:	683b      	ldr	r3, [r7, #0]
 801b518:	68db      	ldr	r3, [r3, #12]
 801b51a:	4619      	mov	r1, r3
 801b51c:	6878      	ldr	r0, [r7, #4]
 801b51e:	f7ff fcb1 	bl	801ae84 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 801b522:	687b      	ldr	r3, [r7, #4]
 801b524:	697a      	ldr	r2, [r7, #20]
 801b526:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 801b528:	2300      	movs	r3, #0
}
 801b52a:	4618      	mov	r0, r3
 801b52c:	3718      	adds	r7, #24
 801b52e:	46bd      	mov	sp, r7
 801b530:	bd80      	pop	{r7, pc}
 801b532:	bf00      	nop
 801b534:	40012c00 	.word	0x40012c00
 801b538:	40013400 	.word	0x40013400
 801b53c:	40014000 	.word	0x40014000
 801b540:	40014400 	.word	0x40014400
 801b544:	40014800 	.word	0x40014800
 801b548:	40015000 	.word	0x40015000

0801b54c <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 801b54c:	b580      	push	{r7, lr}
 801b54e:	b086      	sub	sp, #24
 801b550:	af00      	add	r7, sp, #0
 801b552:	6078      	str	r0, [r7, #4]
 801b554:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 801b556:	687b      	ldr	r3, [r7, #4]
 801b558:	6a1b      	ldr	r3, [r3, #32]
 801b55a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801b55e:	687b      	ldr	r3, [r7, #4]
 801b560:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 801b562:	687b      	ldr	r3, [r7, #4]
 801b564:	6a1b      	ldr	r3, [r3, #32]
 801b566:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 801b568:	687b      	ldr	r3, [r7, #4]
 801b56a:	685b      	ldr	r3, [r3, #4]
 801b56c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 801b56e:	687b      	ldr	r3, [r7, #4]
 801b570:	69db      	ldr	r3, [r3, #28]
 801b572:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 801b574:	68fb      	ldr	r3, [r7, #12]
 801b576:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801b57a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 801b57c:	68fb      	ldr	r3, [r7, #12]
 801b57e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801b582:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801b586:	683a      	ldr	r2, [r7, #0]
 801b588:	6812      	ldr	r2, [r2, #0]
 801b58a:	0212      	lsls	r2, r2, #8
 801b58c:	4313      	orrs	r3, r2
 801b58e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 801b590:	697b      	ldr	r3, [r7, #20]
 801b592:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 801b596:	683b      	ldr	r3, [r7, #0]
 801b598:	691b      	ldr	r3, [r3, #16]
 801b59a:	031b      	lsls	r3, r3, #12
 801b59c:	4313      	orrs	r3, r2
 801b59e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 801b5a0:	697b      	ldr	r3, [r7, #20]
 801b5a2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801b5a6:	683b      	ldr	r3, [r7, #0]
 801b5a8:	685b      	ldr	r3, [r3, #4]
 801b5aa:	031b      	lsls	r3, r3, #12
 801b5ac:	4313      	orrs	r3, r2
 801b5ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801b5b0:	687b      	ldr	r3, [r7, #4]
 801b5b2:	4a25      	ldr	r2, [pc, #148]	@ (801b648 <OC4Config+0xfc>)
 801b5b4:	4293      	cmp	r3, r2
 801b5b6:	d013      	beq.n	801b5e0 <OC4Config+0x94>
 801b5b8:	687b      	ldr	r3, [r7, #4]
 801b5ba:	4a24      	ldr	r2, [pc, #144]	@ (801b64c <OC4Config+0x100>)
 801b5bc:	4293      	cmp	r3, r2
 801b5be:	d00f      	beq.n	801b5e0 <OC4Config+0x94>
 801b5c0:	687b      	ldr	r3, [r7, #4]
 801b5c2:	4a23      	ldr	r2, [pc, #140]	@ (801b650 <OC4Config+0x104>)
 801b5c4:	4293      	cmp	r3, r2
 801b5c6:	d00b      	beq.n	801b5e0 <OC4Config+0x94>
 801b5c8:	687b      	ldr	r3, [r7, #4]
 801b5ca:	4a22      	ldr	r2, [pc, #136]	@ (801b654 <OC4Config+0x108>)
 801b5cc:	4293      	cmp	r3, r2
 801b5ce:	d007      	beq.n	801b5e0 <OC4Config+0x94>
 801b5d0:	687b      	ldr	r3, [r7, #4]
 801b5d2:	4a21      	ldr	r2, [pc, #132]	@ (801b658 <OC4Config+0x10c>)
 801b5d4:	4293      	cmp	r3, r2
 801b5d6:	d003      	beq.n	801b5e0 <OC4Config+0x94>
 801b5d8:	687b      	ldr	r3, [r7, #4]
 801b5da:	4a20      	ldr	r2, [pc, #128]	@ (801b65c <OC4Config+0x110>)
 801b5dc:	4293      	cmp	r3, r2
 801b5de:	d11f      	bne.n	801b620 <OC4Config+0xd4>
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 801b5e0:	697b      	ldr	r3, [r7, #20]
 801b5e2:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 801b5e6:	683b      	ldr	r3, [r7, #0]
 801b5e8:	695b      	ldr	r3, [r3, #20]
 801b5ea:	039b      	lsls	r3, r3, #14
 801b5ec:	4313      	orrs	r3, r2
 801b5ee:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 801b5f0:	697b      	ldr	r3, [r7, #20]
 801b5f2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 801b5f6:	683b      	ldr	r3, [r7, #0]
 801b5f8:	689b      	ldr	r3, [r3, #8]
 801b5fa:	039b      	lsls	r3, r3, #14
 801b5fc:	4313      	orrs	r3, r2
 801b5fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 801b600:	693b      	ldr	r3, [r7, #16]
 801b602:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 801b606:	683b      	ldr	r3, [r7, #0]
 801b608:	699b      	ldr	r3, [r3, #24]
 801b60a:	019b      	lsls	r3, r3, #6
 801b60c:	4313      	orrs	r3, r2
 801b60e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 801b610:	693b      	ldr	r3, [r7, #16]
 801b612:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 801b616:	683b      	ldr	r3, [r7, #0]
 801b618:	69db      	ldr	r3, [r3, #28]
 801b61a:	01db      	lsls	r3, r3, #7
 801b61c:	4313      	orrs	r3, r2
 801b61e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 801b620:	687b      	ldr	r3, [r7, #4]
 801b622:	693a      	ldr	r2, [r7, #16]
 801b624:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 801b626:	687b      	ldr	r3, [r7, #4]
 801b628:	68fa      	ldr	r2, [r7, #12]
 801b62a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 801b62c:	683b      	ldr	r3, [r7, #0]
 801b62e:	68db      	ldr	r3, [r3, #12]
 801b630:	4619      	mov	r1, r3
 801b632:	6878      	ldr	r0, [r7, #4]
 801b634:	f7ff fc34 	bl	801aea0 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 801b638:	687b      	ldr	r3, [r7, #4]
 801b63a:	697a      	ldr	r2, [r7, #20]
 801b63c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 801b63e:	2300      	movs	r3, #0
}
 801b640:	4618      	mov	r0, r3
 801b642:	3718      	adds	r7, #24
 801b644:	46bd      	mov	sp, r7
 801b646:	bd80      	pop	{r7, pc}
 801b648:	40012c00 	.word	0x40012c00
 801b64c:	40013400 	.word	0x40013400
 801b650:	40014000 	.word	0x40014000
 801b654:	40014400 	.word	0x40014400
 801b658:	40014800 	.word	0x40014800
 801b65c:	40015000 	.word	0x40015000

0801b660 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 801b660:	b580      	push	{r7, lr}
 801b662:	b084      	sub	sp, #16
 801b664:	af00      	add	r7, sp, #0
 801b666:	6078      	str	r0, [r7, #4]
 801b668:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 801b66a:	687b      	ldr	r3, [r7, #4]
 801b66c:	6a1b      	ldr	r3, [r3, #32]
 801b66e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801b672:	687b      	ldr	r3, [r7, #4]
 801b674:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 801b676:	687b      	ldr	r3, [r7, #4]
 801b678:	6a1b      	ldr	r3, [r3, #32]
 801b67a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 801b67c:	687b      	ldr	r3, [r7, #4]
 801b67e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801b680:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 801b682:	68bb      	ldr	r3, [r7, #8]
 801b684:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801b688:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801b68c:	683a      	ldr	r2, [r7, #0]
 801b68e:	6812      	ldr	r2, [r2, #0]
 801b690:	4313      	orrs	r3, r2
 801b692:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 801b694:	68fb      	ldr	r3, [r7, #12]
 801b696:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 801b69a:	683b      	ldr	r3, [r7, #0]
 801b69c:	691b      	ldr	r3, [r3, #16]
 801b69e:	041b      	lsls	r3, r3, #16
 801b6a0:	4313      	orrs	r3, r2
 801b6a2:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 801b6a4:	68fb      	ldr	r3, [r7, #12]
 801b6a6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801b6aa:	683b      	ldr	r3, [r7, #0]
 801b6ac:	685b      	ldr	r3, [r3, #4]
 801b6ae:	041b      	lsls	r3, r3, #16
 801b6b0:	4313      	orrs	r3, r2
 801b6b2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801b6b4:	687b      	ldr	r3, [r7, #4]
 801b6b6:	4a19      	ldr	r2, [pc, #100]	@ (801b71c <OC5Config+0xbc>)
 801b6b8:	4293      	cmp	r3, r2
 801b6ba:	d013      	beq.n	801b6e4 <OC5Config+0x84>
 801b6bc:	687b      	ldr	r3, [r7, #4]
 801b6be:	4a18      	ldr	r2, [pc, #96]	@ (801b720 <OC5Config+0xc0>)
 801b6c0:	4293      	cmp	r3, r2
 801b6c2:	d00f      	beq.n	801b6e4 <OC5Config+0x84>
 801b6c4:	687b      	ldr	r3, [r7, #4]
 801b6c6:	4a17      	ldr	r2, [pc, #92]	@ (801b724 <OC5Config+0xc4>)
 801b6c8:	4293      	cmp	r3, r2
 801b6ca:	d00b      	beq.n	801b6e4 <OC5Config+0x84>
 801b6cc:	687b      	ldr	r3, [r7, #4]
 801b6ce:	4a16      	ldr	r2, [pc, #88]	@ (801b728 <OC5Config+0xc8>)
 801b6d0:	4293      	cmp	r3, r2
 801b6d2:	d007      	beq.n	801b6e4 <OC5Config+0x84>
 801b6d4:	687b      	ldr	r3, [r7, #4]
 801b6d6:	4a15      	ldr	r2, [pc, #84]	@ (801b72c <OC5Config+0xcc>)
 801b6d8:	4293      	cmp	r3, r2
 801b6da:	d003      	beq.n	801b6e4 <OC5Config+0x84>
 801b6dc:	687b      	ldr	r3, [r7, #4]
 801b6de:	4a14      	ldr	r2, [pc, #80]	@ (801b730 <OC5Config+0xd0>)
 801b6e0:	4293      	cmp	r3, r2
 801b6e2:	d109      	bne.n	801b6f8 <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 801b6e4:	687b      	ldr	r3, [r7, #4]
 801b6e6:	685b      	ldr	r3, [r3, #4]
 801b6e8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801b6ec:	683b      	ldr	r3, [r7, #0]
 801b6ee:	699b      	ldr	r3, [r3, #24]
 801b6f0:	021b      	lsls	r3, r3, #8
 801b6f2:	431a      	orrs	r2, r3
 801b6f4:	687b      	ldr	r3, [r7, #4]
 801b6f6:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 801b6f8:	687b      	ldr	r3, [r7, #4]
 801b6fa:	68ba      	ldr	r2, [r7, #8]
 801b6fc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 801b6fe:	683b      	ldr	r3, [r7, #0]
 801b700:	68db      	ldr	r3, [r3, #12]
 801b702:	4619      	mov	r1, r3
 801b704:	6878      	ldr	r0, [r7, #4]
 801b706:	f7ff fbd9 	bl	801aebc <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 801b70a:	687b      	ldr	r3, [r7, #4]
 801b70c:	68fa      	ldr	r2, [r7, #12]
 801b70e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 801b710:	2300      	movs	r3, #0
}
 801b712:	4618      	mov	r0, r3
 801b714:	3710      	adds	r7, #16
 801b716:	46bd      	mov	sp, r7
 801b718:	bd80      	pop	{r7, pc}
 801b71a:	bf00      	nop
 801b71c:	40012c00 	.word	0x40012c00
 801b720:	40013400 	.word	0x40013400
 801b724:	40014000 	.word	0x40014000
 801b728:	40014400 	.word	0x40014400
 801b72c:	40014800 	.word	0x40014800
 801b730:	40015000 	.word	0x40015000

0801b734 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 801b734:	b580      	push	{r7, lr}
 801b736:	b084      	sub	sp, #16
 801b738:	af00      	add	r7, sp, #0
 801b73a:	6078      	str	r0, [r7, #4]
 801b73c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 801b73e:	687b      	ldr	r3, [r7, #4]
 801b740:	6a1b      	ldr	r3, [r3, #32]
 801b742:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 801b746:	687b      	ldr	r3, [r7, #4]
 801b748:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 801b74a:	687b      	ldr	r3, [r7, #4]
 801b74c:	6a1b      	ldr	r3, [r3, #32]
 801b74e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 801b750:	687b      	ldr	r3, [r7, #4]
 801b752:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801b754:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 801b756:	68bb      	ldr	r3, [r7, #8]
 801b758:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801b75c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801b760:	683a      	ldr	r2, [r7, #0]
 801b762:	6812      	ldr	r2, [r2, #0]
 801b764:	0212      	lsls	r2, r2, #8
 801b766:	4313      	orrs	r3, r2
 801b768:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 801b76a:	68fb      	ldr	r3, [r7, #12]
 801b76c:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 801b770:	683b      	ldr	r3, [r7, #0]
 801b772:	691b      	ldr	r3, [r3, #16]
 801b774:	051b      	lsls	r3, r3, #20
 801b776:	4313      	orrs	r3, r2
 801b778:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 801b77a:	68fb      	ldr	r3, [r7, #12]
 801b77c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 801b780:	683b      	ldr	r3, [r7, #0]
 801b782:	685b      	ldr	r3, [r3, #4]
 801b784:	051b      	lsls	r3, r3, #20
 801b786:	4313      	orrs	r3, r2
 801b788:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801b78a:	687b      	ldr	r3, [r7, #4]
 801b78c:	4a18      	ldr	r2, [pc, #96]	@ (801b7f0 <OC6Config+0xbc>)
 801b78e:	4293      	cmp	r3, r2
 801b790:	d013      	beq.n	801b7ba <OC6Config+0x86>
 801b792:	687b      	ldr	r3, [r7, #4]
 801b794:	4a17      	ldr	r2, [pc, #92]	@ (801b7f4 <OC6Config+0xc0>)
 801b796:	4293      	cmp	r3, r2
 801b798:	d00f      	beq.n	801b7ba <OC6Config+0x86>
 801b79a:	687b      	ldr	r3, [r7, #4]
 801b79c:	4a16      	ldr	r2, [pc, #88]	@ (801b7f8 <OC6Config+0xc4>)
 801b79e:	4293      	cmp	r3, r2
 801b7a0:	d00b      	beq.n	801b7ba <OC6Config+0x86>
 801b7a2:	687b      	ldr	r3, [r7, #4]
 801b7a4:	4a15      	ldr	r2, [pc, #84]	@ (801b7fc <OC6Config+0xc8>)
 801b7a6:	4293      	cmp	r3, r2
 801b7a8:	d007      	beq.n	801b7ba <OC6Config+0x86>
 801b7aa:	687b      	ldr	r3, [r7, #4]
 801b7ac:	4a14      	ldr	r2, [pc, #80]	@ (801b800 <OC6Config+0xcc>)
 801b7ae:	4293      	cmp	r3, r2
 801b7b0:	d003      	beq.n	801b7ba <OC6Config+0x86>
 801b7b2:	687b      	ldr	r3, [r7, #4]
 801b7b4:	4a13      	ldr	r2, [pc, #76]	@ (801b804 <OC6Config+0xd0>)
 801b7b6:	4293      	cmp	r3, r2
 801b7b8:	d109      	bne.n	801b7ce <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 801b7ba:	687b      	ldr	r3, [r7, #4]
 801b7bc:	685b      	ldr	r3, [r3, #4]
 801b7be:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 801b7c2:	683b      	ldr	r3, [r7, #0]
 801b7c4:	699b      	ldr	r3, [r3, #24]
 801b7c6:	029b      	lsls	r3, r3, #10
 801b7c8:	431a      	orrs	r2, r3
 801b7ca:	687b      	ldr	r3, [r7, #4]
 801b7cc:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 801b7ce:	687b      	ldr	r3, [r7, #4]
 801b7d0:	68ba      	ldr	r2, [r7, #8]
 801b7d2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 801b7d4:	683b      	ldr	r3, [r7, #0]
 801b7d6:	68db      	ldr	r3, [r3, #12]
 801b7d8:	4619      	mov	r1, r3
 801b7da:	6878      	ldr	r0, [r7, #4]
 801b7dc:	f7ff fb7e 	bl	801aedc <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 801b7e0:	687b      	ldr	r3, [r7, #4]
 801b7e2:	68fa      	ldr	r2, [r7, #12]
 801b7e4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 801b7e6:	2300      	movs	r3, #0
}
 801b7e8:	4618      	mov	r0, r3
 801b7ea:	3710      	adds	r7, #16
 801b7ec:	46bd      	mov	sp, r7
 801b7ee:	bd80      	pop	{r7, pc}
 801b7f0:	40012c00 	.word	0x40012c00
 801b7f4:	40013400 	.word	0x40013400
 801b7f8:	40014000 	.word	0x40014000
 801b7fc:	40014400 	.word	0x40014400
 801b800:	40014800 	.word	0x40014800
 801b804:	40015000 	.word	0x40015000

0801b808 <LL_USART_IsEnabled>:
{
 801b808:	b480      	push	{r7}
 801b80a:	b083      	sub	sp, #12
 801b80c:	af00      	add	r7, sp, #0
 801b80e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 801b810:	687b      	ldr	r3, [r7, #4]
 801b812:	681b      	ldr	r3, [r3, #0]
 801b814:	f003 0301 	and.w	r3, r3, #1
 801b818:	2b01      	cmp	r3, #1
 801b81a:	d101      	bne.n	801b820 <LL_USART_IsEnabled+0x18>
 801b81c:	2301      	movs	r3, #1
 801b81e:	e000      	b.n	801b822 <LL_USART_IsEnabled+0x1a>
 801b820:	2300      	movs	r3, #0
}
 801b822:	4618      	mov	r0, r3
 801b824:	370c      	adds	r7, #12
 801b826:	46bd      	mov	sp, r7
 801b828:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b82c:	4770      	bx	lr

0801b82e <LL_USART_SetPrescaler>:
{
 801b82e:	b480      	push	{r7}
 801b830:	b083      	sub	sp, #12
 801b832:	af00      	add	r7, sp, #0
 801b834:	6078      	str	r0, [r7, #4]
 801b836:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 801b838:	687b      	ldr	r3, [r7, #4]
 801b83a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801b83c:	f023 030f 	bic.w	r3, r3, #15
 801b840:	683a      	ldr	r2, [r7, #0]
 801b842:	b292      	uxth	r2, r2
 801b844:	431a      	orrs	r2, r3
 801b846:	687b      	ldr	r3, [r7, #4]
 801b848:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 801b84a:	bf00      	nop
 801b84c:	370c      	adds	r7, #12
 801b84e:	46bd      	mov	sp, r7
 801b850:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b854:	4770      	bx	lr

0801b856 <LL_USART_SetStopBitsLength>:
{
 801b856:	b480      	push	{r7}
 801b858:	b083      	sub	sp, #12
 801b85a:	af00      	add	r7, sp, #0
 801b85c:	6078      	str	r0, [r7, #4]
 801b85e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 801b860:	687b      	ldr	r3, [r7, #4]
 801b862:	685b      	ldr	r3, [r3, #4]
 801b864:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 801b868:	683b      	ldr	r3, [r7, #0]
 801b86a:	431a      	orrs	r2, r3
 801b86c:	687b      	ldr	r3, [r7, #4]
 801b86e:	605a      	str	r2, [r3, #4]
}
 801b870:	bf00      	nop
 801b872:	370c      	adds	r7, #12
 801b874:	46bd      	mov	sp, r7
 801b876:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b87a:	4770      	bx	lr

0801b87c <LL_USART_SetHWFlowCtrl>:
{
 801b87c:	b480      	push	{r7}
 801b87e:	b083      	sub	sp, #12
 801b880:	af00      	add	r7, sp, #0
 801b882:	6078      	str	r0, [r7, #4]
 801b884:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 801b886:	687b      	ldr	r3, [r7, #4]
 801b888:	689b      	ldr	r3, [r3, #8]
 801b88a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 801b88e:	683b      	ldr	r3, [r7, #0]
 801b890:	431a      	orrs	r2, r3
 801b892:	687b      	ldr	r3, [r7, #4]
 801b894:	609a      	str	r2, [r3, #8]
}
 801b896:	bf00      	nop
 801b898:	370c      	adds	r7, #12
 801b89a:	46bd      	mov	sp, r7
 801b89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b8a0:	4770      	bx	lr
	...

0801b8a4 <LL_USART_SetBaudRate>:
{
 801b8a4:	b480      	push	{r7}
 801b8a6:	b087      	sub	sp, #28
 801b8a8:	af00      	add	r7, sp, #0
 801b8aa:	60f8      	str	r0, [r7, #12]
 801b8ac:	60b9      	str	r1, [r7, #8]
 801b8ae:	607a      	str	r2, [r7, #4]
 801b8b0:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 801b8b2:	687b      	ldr	r3, [r7, #4]
 801b8b4:	2b0b      	cmp	r3, #11
 801b8b6:	d83c      	bhi.n	801b932 <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 801b8b8:	6a3b      	ldr	r3, [r7, #32]
 801b8ba:	2b00      	cmp	r3, #0
 801b8bc:	d039      	beq.n	801b932 <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 801b8be:	683b      	ldr	r3, [r7, #0]
 801b8c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801b8c4:	d122      	bne.n	801b90c <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 801b8c6:	687b      	ldr	r3, [r7, #4]
 801b8c8:	b2db      	uxtb	r3, r3
 801b8ca:	461a      	mov	r2, r3
 801b8cc:	4b1c      	ldr	r3, [pc, #112]	@ (801b940 <LL_USART_SetBaudRate+0x9c>)
 801b8ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b8d2:	68ba      	ldr	r2, [r7, #8]
 801b8d4:	fbb2 f3f3 	udiv	r3, r2, r3
 801b8d8:	005a      	lsls	r2, r3, #1
 801b8da:	6a3b      	ldr	r3, [r7, #32]
 801b8dc:	085b      	lsrs	r3, r3, #1
 801b8de:	441a      	add	r2, r3
 801b8e0:	6a3b      	ldr	r3, [r7, #32]
 801b8e2:	fbb2 f3f3 	udiv	r3, r2, r3
 801b8e6:	b29b      	uxth	r3, r3
 801b8e8:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 801b8ea:	697a      	ldr	r2, [r7, #20]
 801b8ec:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 801b8f0:	4013      	ands	r3, r2
 801b8f2:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801b8f4:	697b      	ldr	r3, [r7, #20]
 801b8f6:	085b      	lsrs	r3, r3, #1
 801b8f8:	b29b      	uxth	r3, r3
 801b8fa:	f003 0307 	and.w	r3, r3, #7
 801b8fe:	693a      	ldr	r2, [r7, #16]
 801b900:	4313      	orrs	r3, r2
 801b902:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 801b904:	68fb      	ldr	r3, [r7, #12]
 801b906:	693a      	ldr	r2, [r7, #16]
 801b908:	60da      	str	r2, [r3, #12]
}
 801b90a:	e012      	b.n	801b932 <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 801b90c:	687b      	ldr	r3, [r7, #4]
 801b90e:	b2db      	uxtb	r3, r3
 801b910:	461a      	mov	r2, r3
 801b912:	4b0b      	ldr	r3, [pc, #44]	@ (801b940 <LL_USART_SetBaudRate+0x9c>)
 801b914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b918:	68ba      	ldr	r2, [r7, #8]
 801b91a:	fbb2 f2f3 	udiv	r2, r2, r3
 801b91e:	6a3b      	ldr	r3, [r7, #32]
 801b920:	085b      	lsrs	r3, r3, #1
 801b922:	441a      	add	r2, r3
 801b924:	6a3b      	ldr	r3, [r7, #32]
 801b926:	fbb2 f3f3 	udiv	r3, r2, r3
 801b92a:	b29b      	uxth	r3, r3
 801b92c:	461a      	mov	r2, r3
 801b92e:	68fb      	ldr	r3, [r7, #12]
 801b930:	60da      	str	r2, [r3, #12]
}
 801b932:	bf00      	nop
 801b934:	371c      	adds	r7, #28
 801b936:	46bd      	mov	sp, r7
 801b938:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b93c:	4770      	bx	lr
 801b93e:	bf00      	nop
 801b940:	080224ac 	.word	0x080224ac

0801b944 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 801b944:	b580      	push	{r7, lr}
 801b946:	b086      	sub	sp, #24
 801b948:	af02      	add	r7, sp, #8
 801b94a:	6078      	str	r0, [r7, #4]
 801b94c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 801b94e:	2301      	movs	r3, #1
 801b950:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 801b952:	2300      	movs	r3, #0
 801b954:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 801b956:	6878      	ldr	r0, [r7, #4]
 801b958:	f7ff ff56 	bl	801b808 <LL_USART_IsEnabled>
 801b95c:	4603      	mov	r3, r0
 801b95e:	2b00      	cmp	r3, #0
 801b960:	d165      	bne.n	801ba2e <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 801b962:	687b      	ldr	r3, [r7, #4]
 801b964:	681a      	ldr	r2, [r3, #0]
 801b966:	4b34      	ldr	r3, [pc, #208]	@ (801ba38 <LL_USART_Init+0xf4>)
 801b968:	4013      	ands	r3, r2
 801b96a:	683a      	ldr	r2, [r7, #0]
 801b96c:	6891      	ldr	r1, [r2, #8]
 801b96e:	683a      	ldr	r2, [r7, #0]
 801b970:	6912      	ldr	r2, [r2, #16]
 801b972:	4311      	orrs	r1, r2
 801b974:	683a      	ldr	r2, [r7, #0]
 801b976:	6952      	ldr	r2, [r2, #20]
 801b978:	4311      	orrs	r1, r2
 801b97a:	683a      	ldr	r2, [r7, #0]
 801b97c:	69d2      	ldr	r2, [r2, #28]
 801b97e:	430a      	orrs	r2, r1
 801b980:	431a      	orrs	r2, r3
 801b982:	687b      	ldr	r3, [r7, #4]
 801b984:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 801b986:	683b      	ldr	r3, [r7, #0]
 801b988:	68db      	ldr	r3, [r3, #12]
 801b98a:	4619      	mov	r1, r3
 801b98c:	6878      	ldr	r0, [r7, #4]
 801b98e:	f7ff ff62 	bl	801b856 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 801b992:	683b      	ldr	r3, [r7, #0]
 801b994:	699b      	ldr	r3, [r3, #24]
 801b996:	4619      	mov	r1, r3
 801b998:	6878      	ldr	r0, [r7, #4]
 801b99a:	f7ff ff6f 	bl	801b87c <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 801b99e:	687b      	ldr	r3, [r7, #4]
 801b9a0:	4a26      	ldr	r2, [pc, #152]	@ (801ba3c <LL_USART_Init+0xf8>)
 801b9a2:	4293      	cmp	r3, r2
 801b9a4:	d104      	bne.n	801b9b0 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 801b9a6:	2003      	movs	r0, #3
 801b9a8:	f7fe ffaa 	bl	801a900 <LL_RCC_GetUSARTClockFreq>
 801b9ac:	60b8      	str	r0, [r7, #8]
 801b9ae:	e023      	b.n	801b9f8 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 801b9b0:	687b      	ldr	r3, [r7, #4]
 801b9b2:	4a23      	ldr	r2, [pc, #140]	@ (801ba40 <LL_USART_Init+0xfc>)
 801b9b4:	4293      	cmp	r3, r2
 801b9b6:	d104      	bne.n	801b9c2 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 801b9b8:	200c      	movs	r0, #12
 801b9ba:	f7fe ffa1 	bl	801a900 <LL_RCC_GetUSARTClockFreq>
 801b9be:	60b8      	str	r0, [r7, #8]
 801b9c0:	e01a      	b.n	801b9f8 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 801b9c2:	687b      	ldr	r3, [r7, #4]
 801b9c4:	4a1f      	ldr	r2, [pc, #124]	@ (801ba44 <LL_USART_Init+0x100>)
 801b9c6:	4293      	cmp	r3, r2
 801b9c8:	d104      	bne.n	801b9d4 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 801b9ca:	2030      	movs	r0, #48	@ 0x30
 801b9cc:	f7fe ff98 	bl	801a900 <LL_RCC_GetUSARTClockFreq>
 801b9d0:	60b8      	str	r0, [r7, #8]
 801b9d2:	e011      	b.n	801b9f8 <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 801b9d4:	687b      	ldr	r3, [r7, #4]
 801b9d6:	4a1c      	ldr	r2, [pc, #112]	@ (801ba48 <LL_USART_Init+0x104>)
 801b9d8:	4293      	cmp	r3, r2
 801b9da:	d104      	bne.n	801b9e6 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 801b9dc:	20c0      	movs	r0, #192	@ 0xc0
 801b9de:	f7ff f853 	bl	801aa88 <LL_RCC_GetUARTClockFreq>
 801b9e2:	60b8      	str	r0, [r7, #8]
 801b9e4:	e008      	b.n	801b9f8 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 801b9e6:	687b      	ldr	r3, [r7, #4]
 801b9e8:	4a18      	ldr	r2, [pc, #96]	@ (801ba4c <LL_USART_Init+0x108>)
 801b9ea:	4293      	cmp	r3, r2
 801b9ec:	d104      	bne.n	801b9f8 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 801b9ee:	f44f 7040 	mov.w	r0, #768	@ 0x300
 801b9f2:	f7ff f849 	bl	801aa88 <LL_RCC_GetUARTClockFreq>
 801b9f6:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 801b9f8:	68bb      	ldr	r3, [r7, #8]
 801b9fa:	2b00      	cmp	r3, #0
 801b9fc:	d011      	beq.n	801ba22 <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 801b9fe:	683b      	ldr	r3, [r7, #0]
 801ba00:	685b      	ldr	r3, [r3, #4]
 801ba02:	2b00      	cmp	r3, #0
 801ba04:	d00d      	beq.n	801ba22 <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 801ba06:	2300      	movs	r3, #0
 801ba08:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->PrescalerValue,
 801ba0a:	683b      	ldr	r3, [r7, #0]
 801ba0c:	681a      	ldr	r2, [r3, #0]
                           USART_InitStruct->OverSampling,
 801ba0e:	683b      	ldr	r3, [r7, #0]
 801ba10:	69d9      	ldr	r1, [r3, #28]
                           USART_InitStruct->BaudRate);
 801ba12:	683b      	ldr	r3, [r7, #0]
 801ba14:	685b      	ldr	r3, [r3, #4]
      LL_USART_SetBaudRate(USARTx,
 801ba16:	9300      	str	r3, [sp, #0]
 801ba18:	460b      	mov	r3, r1
 801ba1a:	68b9      	ldr	r1, [r7, #8]
 801ba1c:	6878      	ldr	r0, [r7, #4]
 801ba1e:	f7ff ff41 	bl	801b8a4 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 801ba22:	683b      	ldr	r3, [r7, #0]
 801ba24:	681b      	ldr	r3, [r3, #0]
 801ba26:	4619      	mov	r1, r3
 801ba28:	6878      	ldr	r0, [r7, #4]
 801ba2a:	f7ff ff00 	bl	801b82e <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 801ba2e:	7bfb      	ldrb	r3, [r7, #15]
}
 801ba30:	4618      	mov	r0, r3
 801ba32:	3710      	adds	r7, #16
 801ba34:	46bd      	mov	sp, r7
 801ba36:	bd80      	pop	{r7, pc}
 801ba38:	efff69f3 	.word	0xefff69f3
 801ba3c:	40013800 	.word	0x40013800
 801ba40:	40004400 	.word	0x40004400
 801ba44:	40004800 	.word	0x40004800
 801ba48:	40004c00 	.word	0x40004c00
 801ba4c:	40005000 	.word	0x40005000

0801ba50 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 801ba50:	b480      	push	{r7}
 801ba52:	b083      	sub	sp, #12
 801ba54:	af00      	add	r7, sp, #0
 801ba56:	6078      	str	r0, [r7, #4]
 801ba58:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 801ba5a:	687a      	ldr	r2, [r7, #4]
 801ba5c:	683b      	ldr	r3, [r7, #0]
 801ba5e:	fbb2 f3f3 	udiv	r3, r2, r3
 801ba62:	4a07      	ldr	r2, [pc, #28]	@ (801ba80 <LL_InitTick+0x30>)
 801ba64:	3b01      	subs	r3, #1
 801ba66:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 801ba68:	4b05      	ldr	r3, [pc, #20]	@ (801ba80 <LL_InitTick+0x30>)
 801ba6a:	2200      	movs	r2, #0
 801ba6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 801ba6e:	4b04      	ldr	r3, [pc, #16]	@ (801ba80 <LL_InitTick+0x30>)
 801ba70:	2205      	movs	r2, #5
 801ba72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 801ba74:	bf00      	nop
 801ba76:	370c      	adds	r7, #12
 801ba78:	46bd      	mov	sp, r7
 801ba7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ba7e:	4770      	bx	lr
 801ba80:	e000e010 	.word	0xe000e010

0801ba84 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 801ba84:	b580      	push	{r7, lr}
 801ba86:	b082      	sub	sp, #8
 801ba88:	af00      	add	r7, sp, #0
 801ba8a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 801ba8c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801ba90:	6878      	ldr	r0, [r7, #4]
 801ba92:	f7ff ffdd 	bl	801ba50 <LL_InitTick>
}
 801ba96:	bf00      	nop
 801ba98:	3708      	adds	r7, #8
 801ba9a:	46bd      	mov	sp, r7
 801ba9c:	bd80      	pop	{r7, pc}
	...

0801baa0 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 801baa0:	b480      	push	{r7}
 801baa2:	b085      	sub	sp, #20
 801baa4:	af00      	add	r7, sp, #0
 801baa6:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 801baa8:	4b10      	ldr	r3, [pc, #64]	@ (801baec <LL_mDelay+0x4c>)
 801baaa:	681b      	ldr	r3, [r3, #0]
 801baac:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 801baae:	68bb      	ldr	r3, [r7, #8]
  tmpDelay = Delay;
 801bab0:	687b      	ldr	r3, [r7, #4]
 801bab2:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 801bab4:	68fb      	ldr	r3, [r7, #12]
 801bab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 801baba:	d00c      	beq.n	801bad6 <LL_mDelay+0x36>
  {
    tmpDelay++;
 801babc:	68fb      	ldr	r3, [r7, #12]
 801babe:	3301      	adds	r3, #1
 801bac0:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 801bac2:	e008      	b.n	801bad6 <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 801bac4:	4b09      	ldr	r3, [pc, #36]	@ (801baec <LL_mDelay+0x4c>)
 801bac6:	681b      	ldr	r3, [r3, #0]
 801bac8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801bacc:	2b00      	cmp	r3, #0
 801bace:	d002      	beq.n	801bad6 <LL_mDelay+0x36>
    {
      tmpDelay--;
 801bad0:	68fb      	ldr	r3, [r7, #12]
 801bad2:	3b01      	subs	r3, #1
 801bad4:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 801bad6:	68fb      	ldr	r3, [r7, #12]
 801bad8:	2b00      	cmp	r3, #0
 801bada:	d1f3      	bne.n	801bac4 <LL_mDelay+0x24>
    }
  }
}
 801badc:	bf00      	nop
 801bade:	bf00      	nop
 801bae0:	3714      	adds	r7, #20
 801bae2:	46bd      	mov	sp, r7
 801bae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bae8:	4770      	bx	lr
 801baea:	bf00      	nop
 801baec:	e000e010 	.word	0xe000e010

0801baf0 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 801baf0:	b480      	push	{r7}
 801baf2:	b083      	sub	sp, #12
 801baf4:	af00      	add	r7, sp, #0
 801baf6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 801baf8:	4a04      	ldr	r2, [pc, #16]	@ (801bb0c <LL_SetSystemCoreClock+0x1c>)
 801bafa:	687b      	ldr	r3, [r7, #4]
 801bafc:	6013      	str	r3, [r2, #0]
}
 801bafe:	bf00      	nop
 801bb00:	370c      	adds	r7, #12
 801bb02:	46bd      	mov	sp, r7
 801bb04:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bb08:	4770      	bx	lr
 801bb0a:	bf00      	nop
 801bb0c:	20000004 	.word	0x20000004

0801bb10 <sqrt>:
 801bb10:	b538      	push	{r3, r4, r5, lr}
 801bb12:	ed2d 8b02 	vpush	{d8}
 801bb16:	ec55 4b10 	vmov	r4, r5, d0
 801bb1a:	f000 f8cd 	bl	801bcb8 <__ieee754_sqrt>
 801bb1e:	4622      	mov	r2, r4
 801bb20:	462b      	mov	r3, r5
 801bb22:	4620      	mov	r0, r4
 801bb24:	4629      	mov	r1, r5
 801bb26:	eeb0 8a40 	vmov.f32	s16, s0
 801bb2a:	eef0 8a60 	vmov.f32	s17, s1
 801bb2e:	f7e5 f825 	bl	8000b7c <__aeabi_dcmpun>
 801bb32:	b990      	cbnz	r0, 801bb5a <sqrt+0x4a>
 801bb34:	2200      	movs	r2, #0
 801bb36:	2300      	movs	r3, #0
 801bb38:	4620      	mov	r0, r4
 801bb3a:	4629      	mov	r1, r5
 801bb3c:	f7e4 fff6 	bl	8000b2c <__aeabi_dcmplt>
 801bb40:	b158      	cbz	r0, 801bb5a <sqrt+0x4a>
 801bb42:	f002 fb21 	bl	801e188 <__errno>
 801bb46:	2321      	movs	r3, #33	@ 0x21
 801bb48:	6003      	str	r3, [r0, #0]
 801bb4a:	2200      	movs	r2, #0
 801bb4c:	2300      	movs	r3, #0
 801bb4e:	4610      	mov	r0, r2
 801bb50:	4619      	mov	r1, r3
 801bb52:	f7e4 fea3 	bl	800089c <__aeabi_ddiv>
 801bb56:	ec41 0b18 	vmov	d8, r0, r1
 801bb5a:	eeb0 0a48 	vmov.f32	s0, s16
 801bb5e:	eef0 0a68 	vmov.f32	s1, s17
 801bb62:	ecbd 8b02 	vpop	{d8}
 801bb66:	bd38      	pop	{r3, r4, r5, pc}

0801bb68 <cos>:
 801bb68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801bb6a:	ec53 2b10 	vmov	r2, r3, d0
 801bb6e:	4826      	ldr	r0, [pc, #152]	@ (801bc08 <cos+0xa0>)
 801bb70:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801bb74:	4281      	cmp	r1, r0
 801bb76:	d806      	bhi.n	801bb86 <cos+0x1e>
 801bb78:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801bc00 <cos+0x98>
 801bb7c:	b005      	add	sp, #20
 801bb7e:	f85d eb04 	ldr.w	lr, [sp], #4
 801bb82:	f000 b975 	b.w	801be70 <__kernel_cos>
 801bb86:	4821      	ldr	r0, [pc, #132]	@ (801bc0c <cos+0xa4>)
 801bb88:	4281      	cmp	r1, r0
 801bb8a:	d908      	bls.n	801bb9e <cos+0x36>
 801bb8c:	4610      	mov	r0, r2
 801bb8e:	4619      	mov	r1, r3
 801bb90:	f7e4 fba2 	bl	80002d8 <__aeabi_dsub>
 801bb94:	ec41 0b10 	vmov	d0, r0, r1
 801bb98:	b005      	add	sp, #20
 801bb9a:	f85d fb04 	ldr.w	pc, [sp], #4
 801bb9e:	4668      	mov	r0, sp
 801bba0:	f000 faea 	bl	801c178 <__ieee754_rem_pio2>
 801bba4:	f000 0003 	and.w	r0, r0, #3
 801bba8:	2801      	cmp	r0, #1
 801bbaa:	d00b      	beq.n	801bbc4 <cos+0x5c>
 801bbac:	2802      	cmp	r0, #2
 801bbae:	d015      	beq.n	801bbdc <cos+0x74>
 801bbb0:	b9d8      	cbnz	r0, 801bbea <cos+0x82>
 801bbb2:	ed9d 1b02 	vldr	d1, [sp, #8]
 801bbb6:	ed9d 0b00 	vldr	d0, [sp]
 801bbba:	f000 f959 	bl	801be70 <__kernel_cos>
 801bbbe:	ec51 0b10 	vmov	r0, r1, d0
 801bbc2:	e7e7      	b.n	801bb94 <cos+0x2c>
 801bbc4:	ed9d 1b02 	vldr	d1, [sp, #8]
 801bbc8:	ed9d 0b00 	vldr	d0, [sp]
 801bbcc:	f000 fa18 	bl	801c000 <__kernel_sin>
 801bbd0:	ec53 2b10 	vmov	r2, r3, d0
 801bbd4:	4610      	mov	r0, r2
 801bbd6:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801bbda:	e7db      	b.n	801bb94 <cos+0x2c>
 801bbdc:	ed9d 1b02 	vldr	d1, [sp, #8]
 801bbe0:	ed9d 0b00 	vldr	d0, [sp]
 801bbe4:	f000 f944 	bl	801be70 <__kernel_cos>
 801bbe8:	e7f2      	b.n	801bbd0 <cos+0x68>
 801bbea:	ed9d 1b02 	vldr	d1, [sp, #8]
 801bbee:	ed9d 0b00 	vldr	d0, [sp]
 801bbf2:	2001      	movs	r0, #1
 801bbf4:	f000 fa04 	bl	801c000 <__kernel_sin>
 801bbf8:	e7e1      	b.n	801bbbe <cos+0x56>
 801bbfa:	bf00      	nop
 801bbfc:	f3af 8000 	nop.w
	...
 801bc08:	3fe921fb 	.word	0x3fe921fb
 801bc0c:	7fefffff 	.word	0x7fefffff

0801bc10 <sin>:
 801bc10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801bc12:	ec53 2b10 	vmov	r2, r3, d0
 801bc16:	4826      	ldr	r0, [pc, #152]	@ (801bcb0 <sin+0xa0>)
 801bc18:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801bc1c:	4281      	cmp	r1, r0
 801bc1e:	d807      	bhi.n	801bc30 <sin+0x20>
 801bc20:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801bca8 <sin+0x98>
 801bc24:	2000      	movs	r0, #0
 801bc26:	b005      	add	sp, #20
 801bc28:	f85d eb04 	ldr.w	lr, [sp], #4
 801bc2c:	f000 b9e8 	b.w	801c000 <__kernel_sin>
 801bc30:	4820      	ldr	r0, [pc, #128]	@ (801bcb4 <sin+0xa4>)
 801bc32:	4281      	cmp	r1, r0
 801bc34:	d908      	bls.n	801bc48 <sin+0x38>
 801bc36:	4610      	mov	r0, r2
 801bc38:	4619      	mov	r1, r3
 801bc3a:	f7e4 fb4d 	bl	80002d8 <__aeabi_dsub>
 801bc3e:	ec41 0b10 	vmov	d0, r0, r1
 801bc42:	b005      	add	sp, #20
 801bc44:	f85d fb04 	ldr.w	pc, [sp], #4
 801bc48:	4668      	mov	r0, sp
 801bc4a:	f000 fa95 	bl	801c178 <__ieee754_rem_pio2>
 801bc4e:	f000 0003 	and.w	r0, r0, #3
 801bc52:	2801      	cmp	r0, #1
 801bc54:	d00c      	beq.n	801bc70 <sin+0x60>
 801bc56:	2802      	cmp	r0, #2
 801bc58:	d011      	beq.n	801bc7e <sin+0x6e>
 801bc5a:	b9e8      	cbnz	r0, 801bc98 <sin+0x88>
 801bc5c:	ed9d 1b02 	vldr	d1, [sp, #8]
 801bc60:	ed9d 0b00 	vldr	d0, [sp]
 801bc64:	2001      	movs	r0, #1
 801bc66:	f000 f9cb 	bl	801c000 <__kernel_sin>
 801bc6a:	ec51 0b10 	vmov	r0, r1, d0
 801bc6e:	e7e6      	b.n	801bc3e <sin+0x2e>
 801bc70:	ed9d 1b02 	vldr	d1, [sp, #8]
 801bc74:	ed9d 0b00 	vldr	d0, [sp]
 801bc78:	f000 f8fa 	bl	801be70 <__kernel_cos>
 801bc7c:	e7f5      	b.n	801bc6a <sin+0x5a>
 801bc7e:	ed9d 1b02 	vldr	d1, [sp, #8]
 801bc82:	ed9d 0b00 	vldr	d0, [sp]
 801bc86:	2001      	movs	r0, #1
 801bc88:	f000 f9ba 	bl	801c000 <__kernel_sin>
 801bc8c:	ec53 2b10 	vmov	r2, r3, d0
 801bc90:	4610      	mov	r0, r2
 801bc92:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801bc96:	e7d2      	b.n	801bc3e <sin+0x2e>
 801bc98:	ed9d 1b02 	vldr	d1, [sp, #8]
 801bc9c:	ed9d 0b00 	vldr	d0, [sp]
 801bca0:	f000 f8e6 	bl	801be70 <__kernel_cos>
 801bca4:	e7f2      	b.n	801bc8c <sin+0x7c>
 801bca6:	bf00      	nop
	...
 801bcb0:	3fe921fb 	.word	0x3fe921fb
 801bcb4:	7fefffff 	.word	0x7fefffff

0801bcb8 <__ieee754_sqrt>:
 801bcb8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bcbc:	4a68      	ldr	r2, [pc, #416]	@ (801be60 <__ieee754_sqrt+0x1a8>)
 801bcbe:	ec55 4b10 	vmov	r4, r5, d0
 801bcc2:	43aa      	bics	r2, r5
 801bcc4:	462b      	mov	r3, r5
 801bcc6:	4621      	mov	r1, r4
 801bcc8:	d110      	bne.n	801bcec <__ieee754_sqrt+0x34>
 801bcca:	4622      	mov	r2, r4
 801bccc:	4620      	mov	r0, r4
 801bcce:	4629      	mov	r1, r5
 801bcd0:	f7e4 fcba 	bl	8000648 <__aeabi_dmul>
 801bcd4:	4602      	mov	r2, r0
 801bcd6:	460b      	mov	r3, r1
 801bcd8:	4620      	mov	r0, r4
 801bcda:	4629      	mov	r1, r5
 801bcdc:	f7e4 fafe 	bl	80002dc <__adddf3>
 801bce0:	4604      	mov	r4, r0
 801bce2:	460d      	mov	r5, r1
 801bce4:	ec45 4b10 	vmov	d0, r4, r5
 801bce8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bcec:	2d00      	cmp	r5, #0
 801bcee:	dc0e      	bgt.n	801bd0e <__ieee754_sqrt+0x56>
 801bcf0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801bcf4:	4322      	orrs	r2, r4
 801bcf6:	d0f5      	beq.n	801bce4 <__ieee754_sqrt+0x2c>
 801bcf8:	b19d      	cbz	r5, 801bd22 <__ieee754_sqrt+0x6a>
 801bcfa:	4622      	mov	r2, r4
 801bcfc:	4620      	mov	r0, r4
 801bcfe:	4629      	mov	r1, r5
 801bd00:	f7e4 faea 	bl	80002d8 <__aeabi_dsub>
 801bd04:	4602      	mov	r2, r0
 801bd06:	460b      	mov	r3, r1
 801bd08:	f7e4 fdc8 	bl	800089c <__aeabi_ddiv>
 801bd0c:	e7e8      	b.n	801bce0 <__ieee754_sqrt+0x28>
 801bd0e:	152a      	asrs	r2, r5, #20
 801bd10:	d115      	bne.n	801bd3e <__ieee754_sqrt+0x86>
 801bd12:	2000      	movs	r0, #0
 801bd14:	e009      	b.n	801bd2a <__ieee754_sqrt+0x72>
 801bd16:	0acb      	lsrs	r3, r1, #11
 801bd18:	3a15      	subs	r2, #21
 801bd1a:	0549      	lsls	r1, r1, #21
 801bd1c:	2b00      	cmp	r3, #0
 801bd1e:	d0fa      	beq.n	801bd16 <__ieee754_sqrt+0x5e>
 801bd20:	e7f7      	b.n	801bd12 <__ieee754_sqrt+0x5a>
 801bd22:	462a      	mov	r2, r5
 801bd24:	e7fa      	b.n	801bd1c <__ieee754_sqrt+0x64>
 801bd26:	005b      	lsls	r3, r3, #1
 801bd28:	3001      	adds	r0, #1
 801bd2a:	02dc      	lsls	r4, r3, #11
 801bd2c:	d5fb      	bpl.n	801bd26 <__ieee754_sqrt+0x6e>
 801bd2e:	1e44      	subs	r4, r0, #1
 801bd30:	1b12      	subs	r2, r2, r4
 801bd32:	f1c0 0420 	rsb	r4, r0, #32
 801bd36:	fa21 f404 	lsr.w	r4, r1, r4
 801bd3a:	4323      	orrs	r3, r4
 801bd3c:	4081      	lsls	r1, r0
 801bd3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801bd42:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 801bd46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801bd4a:	07d2      	lsls	r2, r2, #31
 801bd4c:	bf5c      	itt	pl
 801bd4e:	005b      	lslpl	r3, r3, #1
 801bd50:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801bd54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801bd58:	bf58      	it	pl
 801bd5a:	0049      	lslpl	r1, r1, #1
 801bd5c:	2600      	movs	r6, #0
 801bd5e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801bd62:	106d      	asrs	r5, r5, #1
 801bd64:	0049      	lsls	r1, r1, #1
 801bd66:	2016      	movs	r0, #22
 801bd68:	4632      	mov	r2, r6
 801bd6a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801bd6e:	1917      	adds	r7, r2, r4
 801bd70:	429f      	cmp	r7, r3
 801bd72:	bfde      	ittt	le
 801bd74:	193a      	addle	r2, r7, r4
 801bd76:	1bdb      	suble	r3, r3, r7
 801bd78:	1936      	addle	r6, r6, r4
 801bd7a:	0fcf      	lsrs	r7, r1, #31
 801bd7c:	3801      	subs	r0, #1
 801bd7e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 801bd82:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801bd86:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801bd8a:	d1f0      	bne.n	801bd6e <__ieee754_sqrt+0xb6>
 801bd8c:	4604      	mov	r4, r0
 801bd8e:	2720      	movs	r7, #32
 801bd90:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801bd94:	429a      	cmp	r2, r3
 801bd96:	eb00 0e0c 	add.w	lr, r0, ip
 801bd9a:	db02      	blt.n	801bda2 <__ieee754_sqrt+0xea>
 801bd9c:	d113      	bne.n	801bdc6 <__ieee754_sqrt+0x10e>
 801bd9e:	458e      	cmp	lr, r1
 801bda0:	d811      	bhi.n	801bdc6 <__ieee754_sqrt+0x10e>
 801bda2:	f1be 0f00 	cmp.w	lr, #0
 801bda6:	eb0e 000c 	add.w	r0, lr, ip
 801bdaa:	da42      	bge.n	801be32 <__ieee754_sqrt+0x17a>
 801bdac:	2800      	cmp	r0, #0
 801bdae:	db40      	blt.n	801be32 <__ieee754_sqrt+0x17a>
 801bdb0:	f102 0801 	add.w	r8, r2, #1
 801bdb4:	1a9b      	subs	r3, r3, r2
 801bdb6:	458e      	cmp	lr, r1
 801bdb8:	bf88      	it	hi
 801bdba:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801bdbe:	eba1 010e 	sub.w	r1, r1, lr
 801bdc2:	4464      	add	r4, ip
 801bdc4:	4642      	mov	r2, r8
 801bdc6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801bdca:	3f01      	subs	r7, #1
 801bdcc:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801bdd0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801bdd4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801bdd8:	d1dc      	bne.n	801bd94 <__ieee754_sqrt+0xdc>
 801bdda:	4319      	orrs	r1, r3
 801bddc:	d01b      	beq.n	801be16 <__ieee754_sqrt+0x15e>
 801bdde:	f8df a084 	ldr.w	sl, [pc, #132]	@ 801be64 <__ieee754_sqrt+0x1ac>
 801bde2:	f8df b084 	ldr.w	fp, [pc, #132]	@ 801be68 <__ieee754_sqrt+0x1b0>
 801bde6:	e9da 0100 	ldrd	r0, r1, [sl]
 801bdea:	e9db 2300 	ldrd	r2, r3, [fp]
 801bdee:	f7e4 fa73 	bl	80002d8 <__aeabi_dsub>
 801bdf2:	e9da 8900 	ldrd	r8, r9, [sl]
 801bdf6:	4602      	mov	r2, r0
 801bdf8:	460b      	mov	r3, r1
 801bdfa:	4640      	mov	r0, r8
 801bdfc:	4649      	mov	r1, r9
 801bdfe:	f7e4 fe9f 	bl	8000b40 <__aeabi_dcmple>
 801be02:	b140      	cbz	r0, 801be16 <__ieee754_sqrt+0x15e>
 801be04:	f1b4 3fff 	cmp.w	r4, #4294967295
 801be08:	e9da 0100 	ldrd	r0, r1, [sl]
 801be0c:	e9db 2300 	ldrd	r2, r3, [fp]
 801be10:	d111      	bne.n	801be36 <__ieee754_sqrt+0x17e>
 801be12:	3601      	adds	r6, #1
 801be14:	463c      	mov	r4, r7
 801be16:	1072      	asrs	r2, r6, #1
 801be18:	0863      	lsrs	r3, r4, #1
 801be1a:	07f1      	lsls	r1, r6, #31
 801be1c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 801be20:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 801be24:	bf48      	it	mi
 801be26:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 801be2a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 801be2e:	4618      	mov	r0, r3
 801be30:	e756      	b.n	801bce0 <__ieee754_sqrt+0x28>
 801be32:	4690      	mov	r8, r2
 801be34:	e7be      	b.n	801bdb4 <__ieee754_sqrt+0xfc>
 801be36:	f7e4 fa51 	bl	80002dc <__adddf3>
 801be3a:	e9da 8900 	ldrd	r8, r9, [sl]
 801be3e:	4602      	mov	r2, r0
 801be40:	460b      	mov	r3, r1
 801be42:	4640      	mov	r0, r8
 801be44:	4649      	mov	r1, r9
 801be46:	f7e4 fe71 	bl	8000b2c <__aeabi_dcmplt>
 801be4a:	b120      	cbz	r0, 801be56 <__ieee754_sqrt+0x19e>
 801be4c:	1ca0      	adds	r0, r4, #2
 801be4e:	bf08      	it	eq
 801be50:	3601      	addeq	r6, #1
 801be52:	3402      	adds	r4, #2
 801be54:	e7df      	b.n	801be16 <__ieee754_sqrt+0x15e>
 801be56:	1c63      	adds	r3, r4, #1
 801be58:	f023 0401 	bic.w	r4, r3, #1
 801be5c:	e7db      	b.n	801be16 <__ieee754_sqrt+0x15e>
 801be5e:	bf00      	nop
 801be60:	7ff00000 	.word	0x7ff00000
 801be64:	20000028 	.word	0x20000028
 801be68:	20000020 	.word	0x20000020
 801be6c:	00000000 	.word	0x00000000

0801be70 <__kernel_cos>:
 801be70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801be74:	ec57 6b10 	vmov	r6, r7, d0
 801be78:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801be7c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 801be80:	ed8d 1b00 	vstr	d1, [sp]
 801be84:	d206      	bcs.n	801be94 <__kernel_cos+0x24>
 801be86:	4630      	mov	r0, r6
 801be88:	4639      	mov	r1, r7
 801be8a:	f7e4 fe8d 	bl	8000ba8 <__aeabi_d2iz>
 801be8e:	2800      	cmp	r0, #0
 801be90:	f000 8088 	beq.w	801bfa4 <__kernel_cos+0x134>
 801be94:	4632      	mov	r2, r6
 801be96:	463b      	mov	r3, r7
 801be98:	4630      	mov	r0, r6
 801be9a:	4639      	mov	r1, r7
 801be9c:	f7e4 fbd4 	bl	8000648 <__aeabi_dmul>
 801bea0:	4b51      	ldr	r3, [pc, #324]	@ (801bfe8 <__kernel_cos+0x178>)
 801bea2:	2200      	movs	r2, #0
 801bea4:	4604      	mov	r4, r0
 801bea6:	460d      	mov	r5, r1
 801bea8:	f7e4 fbce 	bl	8000648 <__aeabi_dmul>
 801beac:	a340      	add	r3, pc, #256	@ (adr r3, 801bfb0 <__kernel_cos+0x140>)
 801beae:	e9d3 2300 	ldrd	r2, r3, [r3]
 801beb2:	4682      	mov	sl, r0
 801beb4:	468b      	mov	fp, r1
 801beb6:	4620      	mov	r0, r4
 801beb8:	4629      	mov	r1, r5
 801beba:	f7e4 fbc5 	bl	8000648 <__aeabi_dmul>
 801bebe:	a33e      	add	r3, pc, #248	@ (adr r3, 801bfb8 <__kernel_cos+0x148>)
 801bec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bec4:	f7e4 fa0a 	bl	80002dc <__adddf3>
 801bec8:	4622      	mov	r2, r4
 801beca:	462b      	mov	r3, r5
 801becc:	f7e4 fbbc 	bl	8000648 <__aeabi_dmul>
 801bed0:	a33b      	add	r3, pc, #236	@ (adr r3, 801bfc0 <__kernel_cos+0x150>)
 801bed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bed6:	f7e4 f9ff 	bl	80002d8 <__aeabi_dsub>
 801beda:	4622      	mov	r2, r4
 801bedc:	462b      	mov	r3, r5
 801bede:	f7e4 fbb3 	bl	8000648 <__aeabi_dmul>
 801bee2:	a339      	add	r3, pc, #228	@ (adr r3, 801bfc8 <__kernel_cos+0x158>)
 801bee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bee8:	f7e4 f9f8 	bl	80002dc <__adddf3>
 801beec:	4622      	mov	r2, r4
 801beee:	462b      	mov	r3, r5
 801bef0:	f7e4 fbaa 	bl	8000648 <__aeabi_dmul>
 801bef4:	a336      	add	r3, pc, #216	@ (adr r3, 801bfd0 <__kernel_cos+0x160>)
 801bef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801befa:	f7e4 f9ed 	bl	80002d8 <__aeabi_dsub>
 801befe:	4622      	mov	r2, r4
 801bf00:	462b      	mov	r3, r5
 801bf02:	f7e4 fba1 	bl	8000648 <__aeabi_dmul>
 801bf06:	a334      	add	r3, pc, #208	@ (adr r3, 801bfd8 <__kernel_cos+0x168>)
 801bf08:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bf0c:	f7e4 f9e6 	bl	80002dc <__adddf3>
 801bf10:	4622      	mov	r2, r4
 801bf12:	462b      	mov	r3, r5
 801bf14:	f7e4 fb98 	bl	8000648 <__aeabi_dmul>
 801bf18:	4622      	mov	r2, r4
 801bf1a:	462b      	mov	r3, r5
 801bf1c:	f7e4 fb94 	bl	8000648 <__aeabi_dmul>
 801bf20:	e9dd 2300 	ldrd	r2, r3, [sp]
 801bf24:	4604      	mov	r4, r0
 801bf26:	460d      	mov	r5, r1
 801bf28:	4630      	mov	r0, r6
 801bf2a:	4639      	mov	r1, r7
 801bf2c:	f7e4 fb8c 	bl	8000648 <__aeabi_dmul>
 801bf30:	460b      	mov	r3, r1
 801bf32:	4602      	mov	r2, r0
 801bf34:	4629      	mov	r1, r5
 801bf36:	4620      	mov	r0, r4
 801bf38:	f7e4 f9ce 	bl	80002d8 <__aeabi_dsub>
 801bf3c:	4b2b      	ldr	r3, [pc, #172]	@ (801bfec <__kernel_cos+0x17c>)
 801bf3e:	4598      	cmp	r8, r3
 801bf40:	4606      	mov	r6, r0
 801bf42:	460f      	mov	r7, r1
 801bf44:	d810      	bhi.n	801bf68 <__kernel_cos+0xf8>
 801bf46:	4602      	mov	r2, r0
 801bf48:	460b      	mov	r3, r1
 801bf4a:	4650      	mov	r0, sl
 801bf4c:	4659      	mov	r1, fp
 801bf4e:	f7e4 f9c3 	bl	80002d8 <__aeabi_dsub>
 801bf52:	460b      	mov	r3, r1
 801bf54:	4926      	ldr	r1, [pc, #152]	@ (801bff0 <__kernel_cos+0x180>)
 801bf56:	4602      	mov	r2, r0
 801bf58:	2000      	movs	r0, #0
 801bf5a:	f7e4 f9bd 	bl	80002d8 <__aeabi_dsub>
 801bf5e:	ec41 0b10 	vmov	d0, r0, r1
 801bf62:	b003      	add	sp, #12
 801bf64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bf68:	4b22      	ldr	r3, [pc, #136]	@ (801bff4 <__kernel_cos+0x184>)
 801bf6a:	4921      	ldr	r1, [pc, #132]	@ (801bff0 <__kernel_cos+0x180>)
 801bf6c:	4598      	cmp	r8, r3
 801bf6e:	bf8c      	ite	hi
 801bf70:	4d21      	ldrhi	r5, [pc, #132]	@ (801bff8 <__kernel_cos+0x188>)
 801bf72:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801bf76:	2400      	movs	r4, #0
 801bf78:	4622      	mov	r2, r4
 801bf7a:	462b      	mov	r3, r5
 801bf7c:	2000      	movs	r0, #0
 801bf7e:	f7e4 f9ab 	bl	80002d8 <__aeabi_dsub>
 801bf82:	4622      	mov	r2, r4
 801bf84:	4680      	mov	r8, r0
 801bf86:	4689      	mov	r9, r1
 801bf88:	462b      	mov	r3, r5
 801bf8a:	4650      	mov	r0, sl
 801bf8c:	4659      	mov	r1, fp
 801bf8e:	f7e4 f9a3 	bl	80002d8 <__aeabi_dsub>
 801bf92:	4632      	mov	r2, r6
 801bf94:	463b      	mov	r3, r7
 801bf96:	f7e4 f99f 	bl	80002d8 <__aeabi_dsub>
 801bf9a:	4602      	mov	r2, r0
 801bf9c:	460b      	mov	r3, r1
 801bf9e:	4640      	mov	r0, r8
 801bfa0:	4649      	mov	r1, r9
 801bfa2:	e7da      	b.n	801bf5a <__kernel_cos+0xea>
 801bfa4:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 801bfe0 <__kernel_cos+0x170>
 801bfa8:	e7db      	b.n	801bf62 <__kernel_cos+0xf2>
 801bfaa:	bf00      	nop
 801bfac:	f3af 8000 	nop.w
 801bfb0:	be8838d4 	.word	0xbe8838d4
 801bfb4:	bda8fae9 	.word	0xbda8fae9
 801bfb8:	bdb4b1c4 	.word	0xbdb4b1c4
 801bfbc:	3e21ee9e 	.word	0x3e21ee9e
 801bfc0:	809c52ad 	.word	0x809c52ad
 801bfc4:	3e927e4f 	.word	0x3e927e4f
 801bfc8:	19cb1590 	.word	0x19cb1590
 801bfcc:	3efa01a0 	.word	0x3efa01a0
 801bfd0:	16c15177 	.word	0x16c15177
 801bfd4:	3f56c16c 	.word	0x3f56c16c
 801bfd8:	5555554c 	.word	0x5555554c
 801bfdc:	3fa55555 	.word	0x3fa55555
 801bfe0:	00000000 	.word	0x00000000
 801bfe4:	3ff00000 	.word	0x3ff00000
 801bfe8:	3fe00000 	.word	0x3fe00000
 801bfec:	3fd33332 	.word	0x3fd33332
 801bff0:	3ff00000 	.word	0x3ff00000
 801bff4:	3fe90000 	.word	0x3fe90000
 801bff8:	3fd20000 	.word	0x3fd20000
 801bffc:	00000000 	.word	0x00000000

0801c000 <__kernel_sin>:
 801c000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c004:	ec55 4b10 	vmov	r4, r5, d0
 801c008:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801c00c:	b085      	sub	sp, #20
 801c00e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801c012:	ed8d 1b02 	vstr	d1, [sp, #8]
 801c016:	4680      	mov	r8, r0
 801c018:	d205      	bcs.n	801c026 <__kernel_sin+0x26>
 801c01a:	4620      	mov	r0, r4
 801c01c:	4629      	mov	r1, r5
 801c01e:	f7e4 fdc3 	bl	8000ba8 <__aeabi_d2iz>
 801c022:	2800      	cmp	r0, #0
 801c024:	d052      	beq.n	801c0cc <__kernel_sin+0xcc>
 801c026:	4622      	mov	r2, r4
 801c028:	462b      	mov	r3, r5
 801c02a:	4620      	mov	r0, r4
 801c02c:	4629      	mov	r1, r5
 801c02e:	f7e4 fb0b 	bl	8000648 <__aeabi_dmul>
 801c032:	4682      	mov	sl, r0
 801c034:	468b      	mov	fp, r1
 801c036:	4602      	mov	r2, r0
 801c038:	460b      	mov	r3, r1
 801c03a:	4620      	mov	r0, r4
 801c03c:	4629      	mov	r1, r5
 801c03e:	f7e4 fb03 	bl	8000648 <__aeabi_dmul>
 801c042:	a342      	add	r3, pc, #264	@ (adr r3, 801c14c <__kernel_sin+0x14c>)
 801c044:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c048:	e9cd 0100 	strd	r0, r1, [sp]
 801c04c:	4650      	mov	r0, sl
 801c04e:	4659      	mov	r1, fp
 801c050:	f7e4 fafa 	bl	8000648 <__aeabi_dmul>
 801c054:	a33f      	add	r3, pc, #252	@ (adr r3, 801c154 <__kernel_sin+0x154>)
 801c056:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c05a:	f7e4 f93d 	bl	80002d8 <__aeabi_dsub>
 801c05e:	4652      	mov	r2, sl
 801c060:	465b      	mov	r3, fp
 801c062:	f7e4 faf1 	bl	8000648 <__aeabi_dmul>
 801c066:	a33d      	add	r3, pc, #244	@ (adr r3, 801c15c <__kernel_sin+0x15c>)
 801c068:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c06c:	f7e4 f936 	bl	80002dc <__adddf3>
 801c070:	4652      	mov	r2, sl
 801c072:	465b      	mov	r3, fp
 801c074:	f7e4 fae8 	bl	8000648 <__aeabi_dmul>
 801c078:	a33a      	add	r3, pc, #232	@ (adr r3, 801c164 <__kernel_sin+0x164>)
 801c07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c07e:	f7e4 f92b 	bl	80002d8 <__aeabi_dsub>
 801c082:	4652      	mov	r2, sl
 801c084:	465b      	mov	r3, fp
 801c086:	f7e4 fadf 	bl	8000648 <__aeabi_dmul>
 801c08a:	a338      	add	r3, pc, #224	@ (adr r3, 801c16c <__kernel_sin+0x16c>)
 801c08c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c090:	f7e4 f924 	bl	80002dc <__adddf3>
 801c094:	4606      	mov	r6, r0
 801c096:	460f      	mov	r7, r1
 801c098:	f1b8 0f00 	cmp.w	r8, #0
 801c09c:	d11b      	bne.n	801c0d6 <__kernel_sin+0xd6>
 801c09e:	4602      	mov	r2, r0
 801c0a0:	460b      	mov	r3, r1
 801c0a2:	4650      	mov	r0, sl
 801c0a4:	4659      	mov	r1, fp
 801c0a6:	f7e4 facf 	bl	8000648 <__aeabi_dmul>
 801c0aa:	a325      	add	r3, pc, #148	@ (adr r3, 801c140 <__kernel_sin+0x140>)
 801c0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c0b0:	f7e4 f912 	bl	80002d8 <__aeabi_dsub>
 801c0b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 801c0b8:	f7e4 fac6 	bl	8000648 <__aeabi_dmul>
 801c0bc:	4602      	mov	r2, r0
 801c0be:	460b      	mov	r3, r1
 801c0c0:	4620      	mov	r0, r4
 801c0c2:	4629      	mov	r1, r5
 801c0c4:	f7e4 f90a 	bl	80002dc <__adddf3>
 801c0c8:	4604      	mov	r4, r0
 801c0ca:	460d      	mov	r5, r1
 801c0cc:	ec45 4b10 	vmov	d0, r4, r5
 801c0d0:	b005      	add	sp, #20
 801c0d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c0d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c0da:	4b1b      	ldr	r3, [pc, #108]	@ (801c148 <__kernel_sin+0x148>)
 801c0dc:	2200      	movs	r2, #0
 801c0de:	f7e4 fab3 	bl	8000648 <__aeabi_dmul>
 801c0e2:	4632      	mov	r2, r6
 801c0e4:	4680      	mov	r8, r0
 801c0e6:	4689      	mov	r9, r1
 801c0e8:	463b      	mov	r3, r7
 801c0ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c0ee:	f7e4 faab 	bl	8000648 <__aeabi_dmul>
 801c0f2:	4602      	mov	r2, r0
 801c0f4:	460b      	mov	r3, r1
 801c0f6:	4640      	mov	r0, r8
 801c0f8:	4649      	mov	r1, r9
 801c0fa:	f7e4 f8ed 	bl	80002d8 <__aeabi_dsub>
 801c0fe:	4652      	mov	r2, sl
 801c100:	465b      	mov	r3, fp
 801c102:	f7e4 faa1 	bl	8000648 <__aeabi_dmul>
 801c106:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801c10a:	f7e4 f8e5 	bl	80002d8 <__aeabi_dsub>
 801c10e:	a30c      	add	r3, pc, #48	@ (adr r3, 801c140 <__kernel_sin+0x140>)
 801c110:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c114:	4606      	mov	r6, r0
 801c116:	460f      	mov	r7, r1
 801c118:	e9dd 0100 	ldrd	r0, r1, [sp]
 801c11c:	f7e4 fa94 	bl	8000648 <__aeabi_dmul>
 801c120:	4602      	mov	r2, r0
 801c122:	460b      	mov	r3, r1
 801c124:	4630      	mov	r0, r6
 801c126:	4639      	mov	r1, r7
 801c128:	f7e4 f8d8 	bl	80002dc <__adddf3>
 801c12c:	4602      	mov	r2, r0
 801c12e:	460b      	mov	r3, r1
 801c130:	4620      	mov	r0, r4
 801c132:	4629      	mov	r1, r5
 801c134:	f7e4 f8d0 	bl	80002d8 <__aeabi_dsub>
 801c138:	e7c6      	b.n	801c0c8 <__kernel_sin+0xc8>
 801c13a:	bf00      	nop
 801c13c:	f3af 8000 	nop.w
 801c140:	55555549 	.word	0x55555549
 801c144:	3fc55555 	.word	0x3fc55555
 801c148:	3fe00000 	.word	0x3fe00000
 801c14c:	5acfd57c 	.word	0x5acfd57c
 801c150:	3de5d93a 	.word	0x3de5d93a
 801c154:	8a2b9ceb 	.word	0x8a2b9ceb
 801c158:	3e5ae5e6 	.word	0x3e5ae5e6
 801c15c:	57b1fe7d 	.word	0x57b1fe7d
 801c160:	3ec71de3 	.word	0x3ec71de3
 801c164:	19c161d5 	.word	0x19c161d5
 801c168:	3f2a01a0 	.word	0x3f2a01a0
 801c16c:	1110f8a6 	.word	0x1110f8a6
 801c170:	3f811111 	.word	0x3f811111
 801c174:	00000000 	.word	0x00000000

0801c178 <__ieee754_rem_pio2>:
 801c178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c17c:	ec57 6b10 	vmov	r6, r7, d0
 801c180:	4bc5      	ldr	r3, [pc, #788]	@ (801c498 <__ieee754_rem_pio2+0x320>)
 801c182:	b08d      	sub	sp, #52	@ 0x34
 801c184:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801c188:	4598      	cmp	r8, r3
 801c18a:	4604      	mov	r4, r0
 801c18c:	9704      	str	r7, [sp, #16]
 801c18e:	d807      	bhi.n	801c1a0 <__ieee754_rem_pio2+0x28>
 801c190:	2200      	movs	r2, #0
 801c192:	2300      	movs	r3, #0
 801c194:	ed80 0b00 	vstr	d0, [r0]
 801c198:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801c19c:	2500      	movs	r5, #0
 801c19e:	e028      	b.n	801c1f2 <__ieee754_rem_pio2+0x7a>
 801c1a0:	4bbe      	ldr	r3, [pc, #760]	@ (801c49c <__ieee754_rem_pio2+0x324>)
 801c1a2:	4598      	cmp	r8, r3
 801c1a4:	d878      	bhi.n	801c298 <__ieee754_rem_pio2+0x120>
 801c1a6:	9b04      	ldr	r3, [sp, #16]
 801c1a8:	4dbd      	ldr	r5, [pc, #756]	@ (801c4a0 <__ieee754_rem_pio2+0x328>)
 801c1aa:	2b00      	cmp	r3, #0
 801c1ac:	4630      	mov	r0, r6
 801c1ae:	a3ac      	add	r3, pc, #688	@ (adr r3, 801c460 <__ieee754_rem_pio2+0x2e8>)
 801c1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c1b4:	4639      	mov	r1, r7
 801c1b6:	dd38      	ble.n	801c22a <__ieee754_rem_pio2+0xb2>
 801c1b8:	f7e4 f88e 	bl	80002d8 <__aeabi_dsub>
 801c1bc:	45a8      	cmp	r8, r5
 801c1be:	4606      	mov	r6, r0
 801c1c0:	460f      	mov	r7, r1
 801c1c2:	d01a      	beq.n	801c1fa <__ieee754_rem_pio2+0x82>
 801c1c4:	a3a8      	add	r3, pc, #672	@ (adr r3, 801c468 <__ieee754_rem_pio2+0x2f0>)
 801c1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c1ca:	f7e4 f885 	bl	80002d8 <__aeabi_dsub>
 801c1ce:	4602      	mov	r2, r0
 801c1d0:	460b      	mov	r3, r1
 801c1d2:	4680      	mov	r8, r0
 801c1d4:	4689      	mov	r9, r1
 801c1d6:	4630      	mov	r0, r6
 801c1d8:	4639      	mov	r1, r7
 801c1da:	f7e4 f87d 	bl	80002d8 <__aeabi_dsub>
 801c1de:	a3a2      	add	r3, pc, #648	@ (adr r3, 801c468 <__ieee754_rem_pio2+0x2f0>)
 801c1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c1e4:	f7e4 f878 	bl	80002d8 <__aeabi_dsub>
 801c1e8:	e9c4 8900 	strd	r8, r9, [r4]
 801c1ec:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801c1f0:	2501      	movs	r5, #1
 801c1f2:	4628      	mov	r0, r5
 801c1f4:	b00d      	add	sp, #52	@ 0x34
 801c1f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c1fa:	a39d      	add	r3, pc, #628	@ (adr r3, 801c470 <__ieee754_rem_pio2+0x2f8>)
 801c1fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c200:	f7e4 f86a 	bl	80002d8 <__aeabi_dsub>
 801c204:	a39c      	add	r3, pc, #624	@ (adr r3, 801c478 <__ieee754_rem_pio2+0x300>)
 801c206:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c20a:	4606      	mov	r6, r0
 801c20c:	460f      	mov	r7, r1
 801c20e:	f7e4 f863 	bl	80002d8 <__aeabi_dsub>
 801c212:	4602      	mov	r2, r0
 801c214:	460b      	mov	r3, r1
 801c216:	4680      	mov	r8, r0
 801c218:	4689      	mov	r9, r1
 801c21a:	4630      	mov	r0, r6
 801c21c:	4639      	mov	r1, r7
 801c21e:	f7e4 f85b 	bl	80002d8 <__aeabi_dsub>
 801c222:	a395      	add	r3, pc, #596	@ (adr r3, 801c478 <__ieee754_rem_pio2+0x300>)
 801c224:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c228:	e7dc      	b.n	801c1e4 <__ieee754_rem_pio2+0x6c>
 801c22a:	f7e4 f857 	bl	80002dc <__adddf3>
 801c22e:	45a8      	cmp	r8, r5
 801c230:	4606      	mov	r6, r0
 801c232:	460f      	mov	r7, r1
 801c234:	d018      	beq.n	801c268 <__ieee754_rem_pio2+0xf0>
 801c236:	a38c      	add	r3, pc, #560	@ (adr r3, 801c468 <__ieee754_rem_pio2+0x2f0>)
 801c238:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c23c:	f7e4 f84e 	bl	80002dc <__adddf3>
 801c240:	4602      	mov	r2, r0
 801c242:	460b      	mov	r3, r1
 801c244:	4680      	mov	r8, r0
 801c246:	4689      	mov	r9, r1
 801c248:	4630      	mov	r0, r6
 801c24a:	4639      	mov	r1, r7
 801c24c:	f7e4 f844 	bl	80002d8 <__aeabi_dsub>
 801c250:	a385      	add	r3, pc, #532	@ (adr r3, 801c468 <__ieee754_rem_pio2+0x2f0>)
 801c252:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c256:	f7e4 f841 	bl	80002dc <__adddf3>
 801c25a:	f04f 35ff 	mov.w	r5, #4294967295
 801c25e:	e9c4 8900 	strd	r8, r9, [r4]
 801c262:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801c266:	e7c4      	b.n	801c1f2 <__ieee754_rem_pio2+0x7a>
 801c268:	a381      	add	r3, pc, #516	@ (adr r3, 801c470 <__ieee754_rem_pio2+0x2f8>)
 801c26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c26e:	f7e4 f835 	bl	80002dc <__adddf3>
 801c272:	a381      	add	r3, pc, #516	@ (adr r3, 801c478 <__ieee754_rem_pio2+0x300>)
 801c274:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c278:	4606      	mov	r6, r0
 801c27a:	460f      	mov	r7, r1
 801c27c:	f7e4 f82e 	bl	80002dc <__adddf3>
 801c280:	4602      	mov	r2, r0
 801c282:	460b      	mov	r3, r1
 801c284:	4680      	mov	r8, r0
 801c286:	4689      	mov	r9, r1
 801c288:	4630      	mov	r0, r6
 801c28a:	4639      	mov	r1, r7
 801c28c:	f7e4 f824 	bl	80002d8 <__aeabi_dsub>
 801c290:	a379      	add	r3, pc, #484	@ (adr r3, 801c478 <__ieee754_rem_pio2+0x300>)
 801c292:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c296:	e7de      	b.n	801c256 <__ieee754_rem_pio2+0xde>
 801c298:	4b82      	ldr	r3, [pc, #520]	@ (801c4a4 <__ieee754_rem_pio2+0x32c>)
 801c29a:	4598      	cmp	r8, r3
 801c29c:	f200 80d1 	bhi.w	801c442 <__ieee754_rem_pio2+0x2ca>
 801c2a0:	f000 f966 	bl	801c570 <fabs>
 801c2a4:	ec57 6b10 	vmov	r6, r7, d0
 801c2a8:	a375      	add	r3, pc, #468	@ (adr r3, 801c480 <__ieee754_rem_pio2+0x308>)
 801c2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c2ae:	4630      	mov	r0, r6
 801c2b0:	4639      	mov	r1, r7
 801c2b2:	f7e4 f9c9 	bl	8000648 <__aeabi_dmul>
 801c2b6:	4b7c      	ldr	r3, [pc, #496]	@ (801c4a8 <__ieee754_rem_pio2+0x330>)
 801c2b8:	2200      	movs	r2, #0
 801c2ba:	f7e4 f80f 	bl	80002dc <__adddf3>
 801c2be:	f7e4 fc73 	bl	8000ba8 <__aeabi_d2iz>
 801c2c2:	4605      	mov	r5, r0
 801c2c4:	f7e4 f956 	bl	8000574 <__aeabi_i2d>
 801c2c8:	4602      	mov	r2, r0
 801c2ca:	460b      	mov	r3, r1
 801c2cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801c2d0:	a363      	add	r3, pc, #396	@ (adr r3, 801c460 <__ieee754_rem_pio2+0x2e8>)
 801c2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c2d6:	f7e4 f9b7 	bl	8000648 <__aeabi_dmul>
 801c2da:	4602      	mov	r2, r0
 801c2dc:	460b      	mov	r3, r1
 801c2de:	4630      	mov	r0, r6
 801c2e0:	4639      	mov	r1, r7
 801c2e2:	f7e3 fff9 	bl	80002d8 <__aeabi_dsub>
 801c2e6:	a360      	add	r3, pc, #384	@ (adr r3, 801c468 <__ieee754_rem_pio2+0x2f0>)
 801c2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c2ec:	4682      	mov	sl, r0
 801c2ee:	468b      	mov	fp, r1
 801c2f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c2f4:	f7e4 f9a8 	bl	8000648 <__aeabi_dmul>
 801c2f8:	2d1f      	cmp	r5, #31
 801c2fa:	4606      	mov	r6, r0
 801c2fc:	460f      	mov	r7, r1
 801c2fe:	dc0c      	bgt.n	801c31a <__ieee754_rem_pio2+0x1a2>
 801c300:	4b6a      	ldr	r3, [pc, #424]	@ (801c4ac <__ieee754_rem_pio2+0x334>)
 801c302:	1e6a      	subs	r2, r5, #1
 801c304:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c308:	4543      	cmp	r3, r8
 801c30a:	d006      	beq.n	801c31a <__ieee754_rem_pio2+0x1a2>
 801c30c:	4632      	mov	r2, r6
 801c30e:	463b      	mov	r3, r7
 801c310:	4650      	mov	r0, sl
 801c312:	4659      	mov	r1, fp
 801c314:	f7e3 ffe0 	bl	80002d8 <__aeabi_dsub>
 801c318:	e00e      	b.n	801c338 <__ieee754_rem_pio2+0x1c0>
 801c31a:	463b      	mov	r3, r7
 801c31c:	4632      	mov	r2, r6
 801c31e:	4650      	mov	r0, sl
 801c320:	4659      	mov	r1, fp
 801c322:	f7e3 ffd9 	bl	80002d8 <__aeabi_dsub>
 801c326:	ea4f 5328 	mov.w	r3, r8, asr #20
 801c32a:	9305      	str	r3, [sp, #20]
 801c32c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801c330:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801c334:	2b10      	cmp	r3, #16
 801c336:	dc02      	bgt.n	801c33e <__ieee754_rem_pio2+0x1c6>
 801c338:	e9c4 0100 	strd	r0, r1, [r4]
 801c33c:	e039      	b.n	801c3b2 <__ieee754_rem_pio2+0x23a>
 801c33e:	a34c      	add	r3, pc, #304	@ (adr r3, 801c470 <__ieee754_rem_pio2+0x2f8>)
 801c340:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c344:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c348:	f7e4 f97e 	bl	8000648 <__aeabi_dmul>
 801c34c:	4606      	mov	r6, r0
 801c34e:	460f      	mov	r7, r1
 801c350:	4602      	mov	r2, r0
 801c352:	460b      	mov	r3, r1
 801c354:	4650      	mov	r0, sl
 801c356:	4659      	mov	r1, fp
 801c358:	f7e3 ffbe 	bl	80002d8 <__aeabi_dsub>
 801c35c:	4602      	mov	r2, r0
 801c35e:	460b      	mov	r3, r1
 801c360:	4680      	mov	r8, r0
 801c362:	4689      	mov	r9, r1
 801c364:	4650      	mov	r0, sl
 801c366:	4659      	mov	r1, fp
 801c368:	f7e3 ffb6 	bl	80002d8 <__aeabi_dsub>
 801c36c:	4632      	mov	r2, r6
 801c36e:	463b      	mov	r3, r7
 801c370:	f7e3 ffb2 	bl	80002d8 <__aeabi_dsub>
 801c374:	a340      	add	r3, pc, #256	@ (adr r3, 801c478 <__ieee754_rem_pio2+0x300>)
 801c376:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c37a:	4606      	mov	r6, r0
 801c37c:	460f      	mov	r7, r1
 801c37e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c382:	f7e4 f961 	bl	8000648 <__aeabi_dmul>
 801c386:	4632      	mov	r2, r6
 801c388:	463b      	mov	r3, r7
 801c38a:	f7e3 ffa5 	bl	80002d8 <__aeabi_dsub>
 801c38e:	4602      	mov	r2, r0
 801c390:	460b      	mov	r3, r1
 801c392:	4606      	mov	r6, r0
 801c394:	460f      	mov	r7, r1
 801c396:	4640      	mov	r0, r8
 801c398:	4649      	mov	r1, r9
 801c39a:	f7e3 ff9d 	bl	80002d8 <__aeabi_dsub>
 801c39e:	9a05      	ldr	r2, [sp, #20]
 801c3a0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801c3a4:	1ad3      	subs	r3, r2, r3
 801c3a6:	2b31      	cmp	r3, #49	@ 0x31
 801c3a8:	dc20      	bgt.n	801c3ec <__ieee754_rem_pio2+0x274>
 801c3aa:	e9c4 0100 	strd	r0, r1, [r4]
 801c3ae:	46c2      	mov	sl, r8
 801c3b0:	46cb      	mov	fp, r9
 801c3b2:	e9d4 8900 	ldrd	r8, r9, [r4]
 801c3b6:	4650      	mov	r0, sl
 801c3b8:	4642      	mov	r2, r8
 801c3ba:	464b      	mov	r3, r9
 801c3bc:	4659      	mov	r1, fp
 801c3be:	f7e3 ff8b 	bl	80002d8 <__aeabi_dsub>
 801c3c2:	463b      	mov	r3, r7
 801c3c4:	4632      	mov	r2, r6
 801c3c6:	f7e3 ff87 	bl	80002d8 <__aeabi_dsub>
 801c3ca:	9b04      	ldr	r3, [sp, #16]
 801c3cc:	2b00      	cmp	r3, #0
 801c3ce:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801c3d2:	f6bf af0e 	bge.w	801c1f2 <__ieee754_rem_pio2+0x7a>
 801c3d6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801c3da:	6063      	str	r3, [r4, #4]
 801c3dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801c3e0:	f8c4 8000 	str.w	r8, [r4]
 801c3e4:	60a0      	str	r0, [r4, #8]
 801c3e6:	60e3      	str	r3, [r4, #12]
 801c3e8:	426d      	negs	r5, r5
 801c3ea:	e702      	b.n	801c1f2 <__ieee754_rem_pio2+0x7a>
 801c3ec:	a326      	add	r3, pc, #152	@ (adr r3, 801c488 <__ieee754_rem_pio2+0x310>)
 801c3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c3f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c3f6:	f7e4 f927 	bl	8000648 <__aeabi_dmul>
 801c3fa:	4606      	mov	r6, r0
 801c3fc:	460f      	mov	r7, r1
 801c3fe:	4602      	mov	r2, r0
 801c400:	460b      	mov	r3, r1
 801c402:	4640      	mov	r0, r8
 801c404:	4649      	mov	r1, r9
 801c406:	f7e3 ff67 	bl	80002d8 <__aeabi_dsub>
 801c40a:	4602      	mov	r2, r0
 801c40c:	460b      	mov	r3, r1
 801c40e:	4682      	mov	sl, r0
 801c410:	468b      	mov	fp, r1
 801c412:	4640      	mov	r0, r8
 801c414:	4649      	mov	r1, r9
 801c416:	f7e3 ff5f 	bl	80002d8 <__aeabi_dsub>
 801c41a:	4632      	mov	r2, r6
 801c41c:	463b      	mov	r3, r7
 801c41e:	f7e3 ff5b 	bl	80002d8 <__aeabi_dsub>
 801c422:	a31b      	add	r3, pc, #108	@ (adr r3, 801c490 <__ieee754_rem_pio2+0x318>)
 801c424:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c428:	4606      	mov	r6, r0
 801c42a:	460f      	mov	r7, r1
 801c42c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c430:	f7e4 f90a 	bl	8000648 <__aeabi_dmul>
 801c434:	4632      	mov	r2, r6
 801c436:	463b      	mov	r3, r7
 801c438:	f7e3 ff4e 	bl	80002d8 <__aeabi_dsub>
 801c43c:	4606      	mov	r6, r0
 801c43e:	460f      	mov	r7, r1
 801c440:	e764      	b.n	801c30c <__ieee754_rem_pio2+0x194>
 801c442:	4b1b      	ldr	r3, [pc, #108]	@ (801c4b0 <__ieee754_rem_pio2+0x338>)
 801c444:	4598      	cmp	r8, r3
 801c446:	d935      	bls.n	801c4b4 <__ieee754_rem_pio2+0x33c>
 801c448:	4632      	mov	r2, r6
 801c44a:	463b      	mov	r3, r7
 801c44c:	4630      	mov	r0, r6
 801c44e:	4639      	mov	r1, r7
 801c450:	f7e3 ff42 	bl	80002d8 <__aeabi_dsub>
 801c454:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801c458:	e9c4 0100 	strd	r0, r1, [r4]
 801c45c:	e69e      	b.n	801c19c <__ieee754_rem_pio2+0x24>
 801c45e:	bf00      	nop
 801c460:	54400000 	.word	0x54400000
 801c464:	3ff921fb 	.word	0x3ff921fb
 801c468:	1a626331 	.word	0x1a626331
 801c46c:	3dd0b461 	.word	0x3dd0b461
 801c470:	1a600000 	.word	0x1a600000
 801c474:	3dd0b461 	.word	0x3dd0b461
 801c478:	2e037073 	.word	0x2e037073
 801c47c:	3ba3198a 	.word	0x3ba3198a
 801c480:	6dc9c883 	.word	0x6dc9c883
 801c484:	3fe45f30 	.word	0x3fe45f30
 801c488:	2e000000 	.word	0x2e000000
 801c48c:	3ba3198a 	.word	0x3ba3198a
 801c490:	252049c1 	.word	0x252049c1
 801c494:	397b839a 	.word	0x397b839a
 801c498:	3fe921fb 	.word	0x3fe921fb
 801c49c:	4002d97b 	.word	0x4002d97b
 801c4a0:	3ff921fb 	.word	0x3ff921fb
 801c4a4:	413921fb 	.word	0x413921fb
 801c4a8:	3fe00000 	.word	0x3fe00000
 801c4ac:	080224dc 	.word	0x080224dc
 801c4b0:	7fefffff 	.word	0x7fefffff
 801c4b4:	ea4f 5528 	mov.w	r5, r8, asr #20
 801c4b8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801c4bc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 801c4c0:	4630      	mov	r0, r6
 801c4c2:	460f      	mov	r7, r1
 801c4c4:	f7e4 fb70 	bl	8000ba8 <__aeabi_d2iz>
 801c4c8:	f7e4 f854 	bl	8000574 <__aeabi_i2d>
 801c4cc:	4602      	mov	r2, r0
 801c4ce:	460b      	mov	r3, r1
 801c4d0:	4630      	mov	r0, r6
 801c4d2:	4639      	mov	r1, r7
 801c4d4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801c4d8:	f7e3 fefe 	bl	80002d8 <__aeabi_dsub>
 801c4dc:	4b22      	ldr	r3, [pc, #136]	@ (801c568 <__ieee754_rem_pio2+0x3f0>)
 801c4de:	2200      	movs	r2, #0
 801c4e0:	f7e4 f8b2 	bl	8000648 <__aeabi_dmul>
 801c4e4:	460f      	mov	r7, r1
 801c4e6:	4606      	mov	r6, r0
 801c4e8:	f7e4 fb5e 	bl	8000ba8 <__aeabi_d2iz>
 801c4ec:	f7e4 f842 	bl	8000574 <__aeabi_i2d>
 801c4f0:	4602      	mov	r2, r0
 801c4f2:	460b      	mov	r3, r1
 801c4f4:	4630      	mov	r0, r6
 801c4f6:	4639      	mov	r1, r7
 801c4f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801c4fc:	f7e3 feec 	bl	80002d8 <__aeabi_dsub>
 801c500:	4b19      	ldr	r3, [pc, #100]	@ (801c568 <__ieee754_rem_pio2+0x3f0>)
 801c502:	2200      	movs	r2, #0
 801c504:	f7e4 f8a0 	bl	8000648 <__aeabi_dmul>
 801c508:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801c50c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 801c510:	f04f 0803 	mov.w	r8, #3
 801c514:	2600      	movs	r6, #0
 801c516:	2700      	movs	r7, #0
 801c518:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801c51c:	4632      	mov	r2, r6
 801c51e:	463b      	mov	r3, r7
 801c520:	46c2      	mov	sl, r8
 801c522:	f108 38ff 	add.w	r8, r8, #4294967295
 801c526:	f7e4 faf7 	bl	8000b18 <__aeabi_dcmpeq>
 801c52a:	2800      	cmp	r0, #0
 801c52c:	d1f4      	bne.n	801c518 <__ieee754_rem_pio2+0x3a0>
 801c52e:	4b0f      	ldr	r3, [pc, #60]	@ (801c56c <__ieee754_rem_pio2+0x3f4>)
 801c530:	9301      	str	r3, [sp, #4]
 801c532:	2302      	movs	r3, #2
 801c534:	9300      	str	r3, [sp, #0]
 801c536:	462a      	mov	r2, r5
 801c538:	4653      	mov	r3, sl
 801c53a:	4621      	mov	r1, r4
 801c53c:	a806      	add	r0, sp, #24
 801c53e:	f000 f81f 	bl	801c580 <__kernel_rem_pio2>
 801c542:	9b04      	ldr	r3, [sp, #16]
 801c544:	2b00      	cmp	r3, #0
 801c546:	4605      	mov	r5, r0
 801c548:	f6bf ae53 	bge.w	801c1f2 <__ieee754_rem_pio2+0x7a>
 801c54c:	e9d4 2100 	ldrd	r2, r1, [r4]
 801c550:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801c554:	e9c4 2300 	strd	r2, r3, [r4]
 801c558:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801c55c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801c560:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801c564:	e740      	b.n	801c3e8 <__ieee754_rem_pio2+0x270>
 801c566:	bf00      	nop
 801c568:	41700000 	.word	0x41700000
 801c56c:	0802255c 	.word	0x0802255c

0801c570 <fabs>:
 801c570:	ec51 0b10 	vmov	r0, r1, d0
 801c574:	4602      	mov	r2, r0
 801c576:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801c57a:	ec43 2b10 	vmov	d0, r2, r3
 801c57e:	4770      	bx	lr

0801c580 <__kernel_rem_pio2>:
 801c580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c584:	ed2d 8b02 	vpush	{d8}
 801c588:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801c58c:	f112 0f14 	cmn.w	r2, #20
 801c590:	9306      	str	r3, [sp, #24]
 801c592:	9104      	str	r1, [sp, #16]
 801c594:	4bbe      	ldr	r3, [pc, #760]	@ (801c890 <__kernel_rem_pio2+0x310>)
 801c596:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 801c598:	9008      	str	r0, [sp, #32]
 801c59a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801c59e:	9300      	str	r3, [sp, #0]
 801c5a0:	9b06      	ldr	r3, [sp, #24]
 801c5a2:	f103 33ff 	add.w	r3, r3, #4294967295
 801c5a6:	bfa8      	it	ge
 801c5a8:	1ed4      	subge	r4, r2, #3
 801c5aa:	9305      	str	r3, [sp, #20]
 801c5ac:	bfb2      	itee	lt
 801c5ae:	2400      	movlt	r4, #0
 801c5b0:	2318      	movge	r3, #24
 801c5b2:	fb94 f4f3 	sdivge	r4, r4, r3
 801c5b6:	f06f 0317 	mvn.w	r3, #23
 801c5ba:	fb04 3303 	mla	r3, r4, r3, r3
 801c5be:	eb03 0b02 	add.w	fp, r3, r2
 801c5c2:	9b00      	ldr	r3, [sp, #0]
 801c5c4:	9a05      	ldr	r2, [sp, #20]
 801c5c6:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 801c880 <__kernel_rem_pio2+0x300>
 801c5ca:	eb03 0802 	add.w	r8, r3, r2
 801c5ce:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801c5d0:	1aa7      	subs	r7, r4, r2
 801c5d2:	ae20      	add	r6, sp, #128	@ 0x80
 801c5d4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801c5d8:	2500      	movs	r5, #0
 801c5da:	4545      	cmp	r5, r8
 801c5dc:	dd13      	ble.n	801c606 <__kernel_rem_pio2+0x86>
 801c5de:	9b06      	ldr	r3, [sp, #24]
 801c5e0:	aa20      	add	r2, sp, #128	@ 0x80
 801c5e2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801c5e6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801c5ea:	f04f 0800 	mov.w	r8, #0
 801c5ee:	9b00      	ldr	r3, [sp, #0]
 801c5f0:	4598      	cmp	r8, r3
 801c5f2:	dc31      	bgt.n	801c658 <__kernel_rem_pio2+0xd8>
 801c5f4:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 801c880 <__kernel_rem_pio2+0x300>
 801c5f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801c5fc:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c600:	462f      	mov	r7, r5
 801c602:	2600      	movs	r6, #0
 801c604:	e01b      	b.n	801c63e <__kernel_rem_pio2+0xbe>
 801c606:	42ef      	cmn	r7, r5
 801c608:	d407      	bmi.n	801c61a <__kernel_rem_pio2+0x9a>
 801c60a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801c60e:	f7e3 ffb1 	bl	8000574 <__aeabi_i2d>
 801c612:	e8e6 0102 	strd	r0, r1, [r6], #8
 801c616:	3501      	adds	r5, #1
 801c618:	e7df      	b.n	801c5da <__kernel_rem_pio2+0x5a>
 801c61a:	ec51 0b18 	vmov	r0, r1, d8
 801c61e:	e7f8      	b.n	801c612 <__kernel_rem_pio2+0x92>
 801c620:	e9d7 2300 	ldrd	r2, r3, [r7]
 801c624:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801c628:	f7e4 f80e 	bl	8000648 <__aeabi_dmul>
 801c62c:	4602      	mov	r2, r0
 801c62e:	460b      	mov	r3, r1
 801c630:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c634:	f7e3 fe52 	bl	80002dc <__adddf3>
 801c638:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c63c:	3601      	adds	r6, #1
 801c63e:	9b05      	ldr	r3, [sp, #20]
 801c640:	429e      	cmp	r6, r3
 801c642:	f1a7 0708 	sub.w	r7, r7, #8
 801c646:	ddeb      	ble.n	801c620 <__kernel_rem_pio2+0xa0>
 801c648:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c64c:	f108 0801 	add.w	r8, r8, #1
 801c650:	ecaa 7b02 	vstmia	sl!, {d7}
 801c654:	3508      	adds	r5, #8
 801c656:	e7ca      	b.n	801c5ee <__kernel_rem_pio2+0x6e>
 801c658:	9b00      	ldr	r3, [sp, #0]
 801c65a:	f8dd 8000 	ldr.w	r8, [sp]
 801c65e:	aa0c      	add	r2, sp, #48	@ 0x30
 801c660:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801c664:	930a      	str	r3, [sp, #40]	@ 0x28
 801c666:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801c668:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801c66c:	9309      	str	r3, [sp, #36]	@ 0x24
 801c66e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801c672:	930b      	str	r3, [sp, #44]	@ 0x2c
 801c674:	ab98      	add	r3, sp, #608	@ 0x260
 801c676:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801c67a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801c67e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c682:	ac0c      	add	r4, sp, #48	@ 0x30
 801c684:	ab70      	add	r3, sp, #448	@ 0x1c0
 801c686:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801c68a:	46a1      	mov	r9, r4
 801c68c:	46c2      	mov	sl, r8
 801c68e:	f1ba 0f00 	cmp.w	sl, #0
 801c692:	f1a5 0508 	sub.w	r5, r5, #8
 801c696:	dc77      	bgt.n	801c788 <__kernel_rem_pio2+0x208>
 801c698:	4658      	mov	r0, fp
 801c69a:	ed9d 0b02 	vldr	d0, [sp, #8]
 801c69e:	f000 fac7 	bl	801cc30 <scalbn>
 801c6a2:	ec57 6b10 	vmov	r6, r7, d0
 801c6a6:	2200      	movs	r2, #0
 801c6a8:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801c6ac:	4630      	mov	r0, r6
 801c6ae:	4639      	mov	r1, r7
 801c6b0:	f7e3 ffca 	bl	8000648 <__aeabi_dmul>
 801c6b4:	ec41 0b10 	vmov	d0, r0, r1
 801c6b8:	f000 fb3a 	bl	801cd30 <floor>
 801c6bc:	4b75      	ldr	r3, [pc, #468]	@ (801c894 <__kernel_rem_pio2+0x314>)
 801c6be:	ec51 0b10 	vmov	r0, r1, d0
 801c6c2:	2200      	movs	r2, #0
 801c6c4:	f7e3 ffc0 	bl	8000648 <__aeabi_dmul>
 801c6c8:	4602      	mov	r2, r0
 801c6ca:	460b      	mov	r3, r1
 801c6cc:	4630      	mov	r0, r6
 801c6ce:	4639      	mov	r1, r7
 801c6d0:	f7e3 fe02 	bl	80002d8 <__aeabi_dsub>
 801c6d4:	460f      	mov	r7, r1
 801c6d6:	4606      	mov	r6, r0
 801c6d8:	f7e4 fa66 	bl	8000ba8 <__aeabi_d2iz>
 801c6dc:	9002      	str	r0, [sp, #8]
 801c6de:	f7e3 ff49 	bl	8000574 <__aeabi_i2d>
 801c6e2:	4602      	mov	r2, r0
 801c6e4:	460b      	mov	r3, r1
 801c6e6:	4630      	mov	r0, r6
 801c6e8:	4639      	mov	r1, r7
 801c6ea:	f7e3 fdf5 	bl	80002d8 <__aeabi_dsub>
 801c6ee:	f1bb 0f00 	cmp.w	fp, #0
 801c6f2:	4606      	mov	r6, r0
 801c6f4:	460f      	mov	r7, r1
 801c6f6:	dd6c      	ble.n	801c7d2 <__kernel_rem_pio2+0x252>
 801c6f8:	f108 31ff 	add.w	r1, r8, #4294967295
 801c6fc:	ab0c      	add	r3, sp, #48	@ 0x30
 801c6fe:	9d02      	ldr	r5, [sp, #8]
 801c700:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801c704:	f1cb 0018 	rsb	r0, fp, #24
 801c708:	fa43 f200 	asr.w	r2, r3, r0
 801c70c:	4415      	add	r5, r2
 801c70e:	4082      	lsls	r2, r0
 801c710:	1a9b      	subs	r3, r3, r2
 801c712:	aa0c      	add	r2, sp, #48	@ 0x30
 801c714:	9502      	str	r5, [sp, #8]
 801c716:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801c71a:	f1cb 0217 	rsb	r2, fp, #23
 801c71e:	fa43 f902 	asr.w	r9, r3, r2
 801c722:	f1b9 0f00 	cmp.w	r9, #0
 801c726:	dd64      	ble.n	801c7f2 <__kernel_rem_pio2+0x272>
 801c728:	9b02      	ldr	r3, [sp, #8]
 801c72a:	2200      	movs	r2, #0
 801c72c:	3301      	adds	r3, #1
 801c72e:	9302      	str	r3, [sp, #8]
 801c730:	4615      	mov	r5, r2
 801c732:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801c736:	4590      	cmp	r8, r2
 801c738:	f300 80b8 	bgt.w	801c8ac <__kernel_rem_pio2+0x32c>
 801c73c:	f1bb 0f00 	cmp.w	fp, #0
 801c740:	dd07      	ble.n	801c752 <__kernel_rem_pio2+0x1d2>
 801c742:	f1bb 0f01 	cmp.w	fp, #1
 801c746:	f000 80bf 	beq.w	801c8c8 <__kernel_rem_pio2+0x348>
 801c74a:	f1bb 0f02 	cmp.w	fp, #2
 801c74e:	f000 80c6 	beq.w	801c8de <__kernel_rem_pio2+0x35e>
 801c752:	f1b9 0f02 	cmp.w	r9, #2
 801c756:	d14c      	bne.n	801c7f2 <__kernel_rem_pio2+0x272>
 801c758:	4632      	mov	r2, r6
 801c75a:	463b      	mov	r3, r7
 801c75c:	494e      	ldr	r1, [pc, #312]	@ (801c898 <__kernel_rem_pio2+0x318>)
 801c75e:	2000      	movs	r0, #0
 801c760:	f7e3 fdba 	bl	80002d8 <__aeabi_dsub>
 801c764:	4606      	mov	r6, r0
 801c766:	460f      	mov	r7, r1
 801c768:	2d00      	cmp	r5, #0
 801c76a:	d042      	beq.n	801c7f2 <__kernel_rem_pio2+0x272>
 801c76c:	4658      	mov	r0, fp
 801c76e:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 801c888 <__kernel_rem_pio2+0x308>
 801c772:	f000 fa5d 	bl	801cc30 <scalbn>
 801c776:	4630      	mov	r0, r6
 801c778:	4639      	mov	r1, r7
 801c77a:	ec53 2b10 	vmov	r2, r3, d0
 801c77e:	f7e3 fdab 	bl	80002d8 <__aeabi_dsub>
 801c782:	4606      	mov	r6, r0
 801c784:	460f      	mov	r7, r1
 801c786:	e034      	b.n	801c7f2 <__kernel_rem_pio2+0x272>
 801c788:	4b44      	ldr	r3, [pc, #272]	@ (801c89c <__kernel_rem_pio2+0x31c>)
 801c78a:	2200      	movs	r2, #0
 801c78c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c790:	f7e3 ff5a 	bl	8000648 <__aeabi_dmul>
 801c794:	f7e4 fa08 	bl	8000ba8 <__aeabi_d2iz>
 801c798:	f7e3 feec 	bl	8000574 <__aeabi_i2d>
 801c79c:	4b40      	ldr	r3, [pc, #256]	@ (801c8a0 <__kernel_rem_pio2+0x320>)
 801c79e:	2200      	movs	r2, #0
 801c7a0:	4606      	mov	r6, r0
 801c7a2:	460f      	mov	r7, r1
 801c7a4:	f7e3 ff50 	bl	8000648 <__aeabi_dmul>
 801c7a8:	4602      	mov	r2, r0
 801c7aa:	460b      	mov	r3, r1
 801c7ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c7b0:	f7e3 fd92 	bl	80002d8 <__aeabi_dsub>
 801c7b4:	f7e4 f9f8 	bl	8000ba8 <__aeabi_d2iz>
 801c7b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 801c7bc:	f849 0b04 	str.w	r0, [r9], #4
 801c7c0:	4639      	mov	r1, r7
 801c7c2:	4630      	mov	r0, r6
 801c7c4:	f7e3 fd8a 	bl	80002dc <__adddf3>
 801c7c8:	f10a 3aff 	add.w	sl, sl, #4294967295
 801c7cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c7d0:	e75d      	b.n	801c68e <__kernel_rem_pio2+0x10e>
 801c7d2:	d107      	bne.n	801c7e4 <__kernel_rem_pio2+0x264>
 801c7d4:	f108 33ff 	add.w	r3, r8, #4294967295
 801c7d8:	aa0c      	add	r2, sp, #48	@ 0x30
 801c7da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801c7de:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801c7e2:	e79e      	b.n	801c722 <__kernel_rem_pio2+0x1a2>
 801c7e4:	4b2f      	ldr	r3, [pc, #188]	@ (801c8a4 <__kernel_rem_pio2+0x324>)
 801c7e6:	2200      	movs	r2, #0
 801c7e8:	f7e4 f9b4 	bl	8000b54 <__aeabi_dcmpge>
 801c7ec:	2800      	cmp	r0, #0
 801c7ee:	d143      	bne.n	801c878 <__kernel_rem_pio2+0x2f8>
 801c7f0:	4681      	mov	r9, r0
 801c7f2:	2200      	movs	r2, #0
 801c7f4:	2300      	movs	r3, #0
 801c7f6:	4630      	mov	r0, r6
 801c7f8:	4639      	mov	r1, r7
 801c7fa:	f7e4 f98d 	bl	8000b18 <__aeabi_dcmpeq>
 801c7fe:	2800      	cmp	r0, #0
 801c800:	f000 80bf 	beq.w	801c982 <__kernel_rem_pio2+0x402>
 801c804:	f108 33ff 	add.w	r3, r8, #4294967295
 801c808:	2200      	movs	r2, #0
 801c80a:	9900      	ldr	r1, [sp, #0]
 801c80c:	428b      	cmp	r3, r1
 801c80e:	da6e      	bge.n	801c8ee <__kernel_rem_pio2+0x36e>
 801c810:	2a00      	cmp	r2, #0
 801c812:	f000 8089 	beq.w	801c928 <__kernel_rem_pio2+0x3a8>
 801c816:	f108 38ff 	add.w	r8, r8, #4294967295
 801c81a:	ab0c      	add	r3, sp, #48	@ 0x30
 801c81c:	f1ab 0b18 	sub.w	fp, fp, #24
 801c820:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 801c824:	2b00      	cmp	r3, #0
 801c826:	d0f6      	beq.n	801c816 <__kernel_rem_pio2+0x296>
 801c828:	4658      	mov	r0, fp
 801c82a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 801c888 <__kernel_rem_pio2+0x308>
 801c82e:	f000 f9ff 	bl	801cc30 <scalbn>
 801c832:	f108 0301 	add.w	r3, r8, #1
 801c836:	00da      	lsls	r2, r3, #3
 801c838:	9205      	str	r2, [sp, #20]
 801c83a:	ec55 4b10 	vmov	r4, r5, d0
 801c83e:	aa70      	add	r2, sp, #448	@ 0x1c0
 801c840:	f8df b058 	ldr.w	fp, [pc, #88]	@ 801c89c <__kernel_rem_pio2+0x31c>
 801c844:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 801c848:	4646      	mov	r6, r8
 801c84a:	f04f 0a00 	mov.w	sl, #0
 801c84e:	2e00      	cmp	r6, #0
 801c850:	f280 80cf 	bge.w	801c9f2 <__kernel_rem_pio2+0x472>
 801c854:	4644      	mov	r4, r8
 801c856:	2c00      	cmp	r4, #0
 801c858:	f2c0 80fd 	blt.w	801ca56 <__kernel_rem_pio2+0x4d6>
 801c85c:	4b12      	ldr	r3, [pc, #72]	@ (801c8a8 <__kernel_rem_pio2+0x328>)
 801c85e:	461f      	mov	r7, r3
 801c860:	ab70      	add	r3, sp, #448	@ 0x1c0
 801c862:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801c866:	9306      	str	r3, [sp, #24]
 801c868:	f04f 0a00 	mov.w	sl, #0
 801c86c:	f04f 0b00 	mov.w	fp, #0
 801c870:	2600      	movs	r6, #0
 801c872:	eba8 0504 	sub.w	r5, r8, r4
 801c876:	e0e2      	b.n	801ca3e <__kernel_rem_pio2+0x4be>
 801c878:	f04f 0902 	mov.w	r9, #2
 801c87c:	e754      	b.n	801c728 <__kernel_rem_pio2+0x1a8>
 801c87e:	bf00      	nop
	...
 801c88c:	3ff00000 	.word	0x3ff00000
 801c890:	080226a8 	.word	0x080226a8
 801c894:	40200000 	.word	0x40200000
 801c898:	3ff00000 	.word	0x3ff00000
 801c89c:	3e700000 	.word	0x3e700000
 801c8a0:	41700000 	.word	0x41700000
 801c8a4:	3fe00000 	.word	0x3fe00000
 801c8a8:	08022668 	.word	0x08022668
 801c8ac:	f854 3b04 	ldr.w	r3, [r4], #4
 801c8b0:	b945      	cbnz	r5, 801c8c4 <__kernel_rem_pio2+0x344>
 801c8b2:	b123      	cbz	r3, 801c8be <__kernel_rem_pio2+0x33e>
 801c8b4:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801c8b8:	f844 3c04 	str.w	r3, [r4, #-4]
 801c8bc:	2301      	movs	r3, #1
 801c8be:	3201      	adds	r2, #1
 801c8c0:	461d      	mov	r5, r3
 801c8c2:	e738      	b.n	801c736 <__kernel_rem_pio2+0x1b6>
 801c8c4:	1acb      	subs	r3, r1, r3
 801c8c6:	e7f7      	b.n	801c8b8 <__kernel_rem_pio2+0x338>
 801c8c8:	f108 32ff 	add.w	r2, r8, #4294967295
 801c8cc:	ab0c      	add	r3, sp, #48	@ 0x30
 801c8ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c8d2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801c8d6:	a90c      	add	r1, sp, #48	@ 0x30
 801c8d8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801c8dc:	e739      	b.n	801c752 <__kernel_rem_pio2+0x1d2>
 801c8de:	f108 32ff 	add.w	r2, r8, #4294967295
 801c8e2:	ab0c      	add	r3, sp, #48	@ 0x30
 801c8e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c8e8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801c8ec:	e7f3      	b.n	801c8d6 <__kernel_rem_pio2+0x356>
 801c8ee:	a90c      	add	r1, sp, #48	@ 0x30
 801c8f0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801c8f4:	3b01      	subs	r3, #1
 801c8f6:	430a      	orrs	r2, r1
 801c8f8:	e787      	b.n	801c80a <__kernel_rem_pio2+0x28a>
 801c8fa:	3401      	adds	r4, #1
 801c8fc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801c900:	2a00      	cmp	r2, #0
 801c902:	d0fa      	beq.n	801c8fa <__kernel_rem_pio2+0x37a>
 801c904:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c906:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801c90a:	eb0d 0503 	add.w	r5, sp, r3
 801c90e:	9b06      	ldr	r3, [sp, #24]
 801c910:	aa20      	add	r2, sp, #128	@ 0x80
 801c912:	4443      	add	r3, r8
 801c914:	f108 0701 	add.w	r7, r8, #1
 801c918:	3d98      	subs	r5, #152	@ 0x98
 801c91a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801c91e:	4444      	add	r4, r8
 801c920:	42bc      	cmp	r4, r7
 801c922:	da04      	bge.n	801c92e <__kernel_rem_pio2+0x3ae>
 801c924:	46a0      	mov	r8, r4
 801c926:	e6a2      	b.n	801c66e <__kernel_rem_pio2+0xee>
 801c928:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c92a:	2401      	movs	r4, #1
 801c92c:	e7e6      	b.n	801c8fc <__kernel_rem_pio2+0x37c>
 801c92e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c930:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801c934:	f7e3 fe1e 	bl	8000574 <__aeabi_i2d>
 801c938:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 801cc00 <__kernel_rem_pio2+0x680>
 801c93c:	e8e6 0102 	strd	r0, r1, [r6], #8
 801c940:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c944:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801c948:	46b2      	mov	sl, r6
 801c94a:	f04f 0800 	mov.w	r8, #0
 801c94e:	9b05      	ldr	r3, [sp, #20]
 801c950:	4598      	cmp	r8, r3
 801c952:	dd05      	ble.n	801c960 <__kernel_rem_pio2+0x3e0>
 801c954:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c958:	3701      	adds	r7, #1
 801c95a:	eca5 7b02 	vstmia	r5!, {d7}
 801c95e:	e7df      	b.n	801c920 <__kernel_rem_pio2+0x3a0>
 801c960:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801c964:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801c968:	f7e3 fe6e 	bl	8000648 <__aeabi_dmul>
 801c96c:	4602      	mov	r2, r0
 801c96e:	460b      	mov	r3, r1
 801c970:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c974:	f7e3 fcb2 	bl	80002dc <__adddf3>
 801c978:	f108 0801 	add.w	r8, r8, #1
 801c97c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c980:	e7e5      	b.n	801c94e <__kernel_rem_pio2+0x3ce>
 801c982:	f1cb 0000 	rsb	r0, fp, #0
 801c986:	ec47 6b10 	vmov	d0, r6, r7
 801c98a:	f000 f951 	bl	801cc30 <scalbn>
 801c98e:	ec55 4b10 	vmov	r4, r5, d0
 801c992:	4b9d      	ldr	r3, [pc, #628]	@ (801cc08 <__kernel_rem_pio2+0x688>)
 801c994:	2200      	movs	r2, #0
 801c996:	4620      	mov	r0, r4
 801c998:	4629      	mov	r1, r5
 801c99a:	f7e4 f8db 	bl	8000b54 <__aeabi_dcmpge>
 801c99e:	b300      	cbz	r0, 801c9e2 <__kernel_rem_pio2+0x462>
 801c9a0:	4b9a      	ldr	r3, [pc, #616]	@ (801cc0c <__kernel_rem_pio2+0x68c>)
 801c9a2:	2200      	movs	r2, #0
 801c9a4:	4620      	mov	r0, r4
 801c9a6:	4629      	mov	r1, r5
 801c9a8:	f7e3 fe4e 	bl	8000648 <__aeabi_dmul>
 801c9ac:	f7e4 f8fc 	bl	8000ba8 <__aeabi_d2iz>
 801c9b0:	4606      	mov	r6, r0
 801c9b2:	f7e3 fddf 	bl	8000574 <__aeabi_i2d>
 801c9b6:	4b94      	ldr	r3, [pc, #592]	@ (801cc08 <__kernel_rem_pio2+0x688>)
 801c9b8:	2200      	movs	r2, #0
 801c9ba:	f7e3 fe45 	bl	8000648 <__aeabi_dmul>
 801c9be:	460b      	mov	r3, r1
 801c9c0:	4602      	mov	r2, r0
 801c9c2:	4629      	mov	r1, r5
 801c9c4:	4620      	mov	r0, r4
 801c9c6:	f7e3 fc87 	bl	80002d8 <__aeabi_dsub>
 801c9ca:	f7e4 f8ed 	bl	8000ba8 <__aeabi_d2iz>
 801c9ce:	ab0c      	add	r3, sp, #48	@ 0x30
 801c9d0:	f10b 0b18 	add.w	fp, fp, #24
 801c9d4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801c9d8:	f108 0801 	add.w	r8, r8, #1
 801c9dc:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801c9e0:	e722      	b.n	801c828 <__kernel_rem_pio2+0x2a8>
 801c9e2:	4620      	mov	r0, r4
 801c9e4:	4629      	mov	r1, r5
 801c9e6:	f7e4 f8df 	bl	8000ba8 <__aeabi_d2iz>
 801c9ea:	ab0c      	add	r3, sp, #48	@ 0x30
 801c9ec:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801c9f0:	e71a      	b.n	801c828 <__kernel_rem_pio2+0x2a8>
 801c9f2:	ab0c      	add	r3, sp, #48	@ 0x30
 801c9f4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801c9f8:	f7e3 fdbc 	bl	8000574 <__aeabi_i2d>
 801c9fc:	4622      	mov	r2, r4
 801c9fe:	462b      	mov	r3, r5
 801ca00:	f7e3 fe22 	bl	8000648 <__aeabi_dmul>
 801ca04:	4652      	mov	r2, sl
 801ca06:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801ca0a:	465b      	mov	r3, fp
 801ca0c:	4620      	mov	r0, r4
 801ca0e:	4629      	mov	r1, r5
 801ca10:	f7e3 fe1a 	bl	8000648 <__aeabi_dmul>
 801ca14:	3e01      	subs	r6, #1
 801ca16:	4604      	mov	r4, r0
 801ca18:	460d      	mov	r5, r1
 801ca1a:	e718      	b.n	801c84e <__kernel_rem_pio2+0x2ce>
 801ca1c:	9906      	ldr	r1, [sp, #24]
 801ca1e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801ca22:	9106      	str	r1, [sp, #24]
 801ca24:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 801ca28:	f7e3 fe0e 	bl	8000648 <__aeabi_dmul>
 801ca2c:	4602      	mov	r2, r0
 801ca2e:	460b      	mov	r3, r1
 801ca30:	4650      	mov	r0, sl
 801ca32:	4659      	mov	r1, fp
 801ca34:	f7e3 fc52 	bl	80002dc <__adddf3>
 801ca38:	3601      	adds	r6, #1
 801ca3a:	4682      	mov	sl, r0
 801ca3c:	468b      	mov	fp, r1
 801ca3e:	9b00      	ldr	r3, [sp, #0]
 801ca40:	429e      	cmp	r6, r3
 801ca42:	dc01      	bgt.n	801ca48 <__kernel_rem_pio2+0x4c8>
 801ca44:	42b5      	cmp	r5, r6
 801ca46:	dae9      	bge.n	801ca1c <__kernel_rem_pio2+0x49c>
 801ca48:	ab48      	add	r3, sp, #288	@ 0x120
 801ca4a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801ca4e:	e9c5 ab00 	strd	sl, fp, [r5]
 801ca52:	3c01      	subs	r4, #1
 801ca54:	e6ff      	b.n	801c856 <__kernel_rem_pio2+0x2d6>
 801ca56:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801ca58:	2b02      	cmp	r3, #2
 801ca5a:	dc0b      	bgt.n	801ca74 <__kernel_rem_pio2+0x4f4>
 801ca5c:	2b00      	cmp	r3, #0
 801ca5e:	dc39      	bgt.n	801cad4 <__kernel_rem_pio2+0x554>
 801ca60:	d05d      	beq.n	801cb1e <__kernel_rem_pio2+0x59e>
 801ca62:	9b02      	ldr	r3, [sp, #8]
 801ca64:	f003 0007 	and.w	r0, r3, #7
 801ca68:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 801ca6c:	ecbd 8b02 	vpop	{d8}
 801ca70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ca74:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801ca76:	2b03      	cmp	r3, #3
 801ca78:	d1f3      	bne.n	801ca62 <__kernel_rem_pio2+0x4e2>
 801ca7a:	9b05      	ldr	r3, [sp, #20]
 801ca7c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801ca80:	eb0d 0403 	add.w	r4, sp, r3
 801ca84:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 801ca88:	4625      	mov	r5, r4
 801ca8a:	46c2      	mov	sl, r8
 801ca8c:	f1ba 0f00 	cmp.w	sl, #0
 801ca90:	f1a5 0508 	sub.w	r5, r5, #8
 801ca94:	dc6b      	bgt.n	801cb6e <__kernel_rem_pio2+0x5ee>
 801ca96:	4645      	mov	r5, r8
 801ca98:	2d01      	cmp	r5, #1
 801ca9a:	f1a4 0408 	sub.w	r4, r4, #8
 801ca9e:	f300 8087 	bgt.w	801cbb0 <__kernel_rem_pio2+0x630>
 801caa2:	9c05      	ldr	r4, [sp, #20]
 801caa4:	ab48      	add	r3, sp, #288	@ 0x120
 801caa6:	441c      	add	r4, r3
 801caa8:	2000      	movs	r0, #0
 801caaa:	2100      	movs	r1, #0
 801caac:	f1b8 0f01 	cmp.w	r8, #1
 801cab0:	f300 809c 	bgt.w	801cbec <__kernel_rem_pio2+0x66c>
 801cab4:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 801cab8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 801cabc:	f1b9 0f00 	cmp.w	r9, #0
 801cac0:	f040 80a6 	bne.w	801cc10 <__kernel_rem_pio2+0x690>
 801cac4:	9b04      	ldr	r3, [sp, #16]
 801cac6:	e9c3 7800 	strd	r7, r8, [r3]
 801caca:	e9c3 5602 	strd	r5, r6, [r3, #8]
 801cace:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801cad2:	e7c6      	b.n	801ca62 <__kernel_rem_pio2+0x4e2>
 801cad4:	9d05      	ldr	r5, [sp, #20]
 801cad6:	ab48      	add	r3, sp, #288	@ 0x120
 801cad8:	441d      	add	r5, r3
 801cada:	4644      	mov	r4, r8
 801cadc:	2000      	movs	r0, #0
 801cade:	2100      	movs	r1, #0
 801cae0:	2c00      	cmp	r4, #0
 801cae2:	da35      	bge.n	801cb50 <__kernel_rem_pio2+0x5d0>
 801cae4:	f1b9 0f00 	cmp.w	r9, #0
 801cae8:	d038      	beq.n	801cb5c <__kernel_rem_pio2+0x5dc>
 801caea:	4602      	mov	r2, r0
 801caec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801caf0:	9c04      	ldr	r4, [sp, #16]
 801caf2:	e9c4 2300 	strd	r2, r3, [r4]
 801caf6:	4602      	mov	r2, r0
 801caf8:	460b      	mov	r3, r1
 801cafa:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801cafe:	f7e3 fbeb 	bl	80002d8 <__aeabi_dsub>
 801cb02:	ad4a      	add	r5, sp, #296	@ 0x128
 801cb04:	2401      	movs	r4, #1
 801cb06:	45a0      	cmp	r8, r4
 801cb08:	da2b      	bge.n	801cb62 <__kernel_rem_pio2+0x5e2>
 801cb0a:	f1b9 0f00 	cmp.w	r9, #0
 801cb0e:	d002      	beq.n	801cb16 <__kernel_rem_pio2+0x596>
 801cb10:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801cb14:	4619      	mov	r1, r3
 801cb16:	9b04      	ldr	r3, [sp, #16]
 801cb18:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801cb1c:	e7a1      	b.n	801ca62 <__kernel_rem_pio2+0x4e2>
 801cb1e:	9c05      	ldr	r4, [sp, #20]
 801cb20:	ab48      	add	r3, sp, #288	@ 0x120
 801cb22:	441c      	add	r4, r3
 801cb24:	2000      	movs	r0, #0
 801cb26:	2100      	movs	r1, #0
 801cb28:	f1b8 0f00 	cmp.w	r8, #0
 801cb2c:	da09      	bge.n	801cb42 <__kernel_rem_pio2+0x5c2>
 801cb2e:	f1b9 0f00 	cmp.w	r9, #0
 801cb32:	d002      	beq.n	801cb3a <__kernel_rem_pio2+0x5ba>
 801cb34:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801cb38:	4619      	mov	r1, r3
 801cb3a:	9b04      	ldr	r3, [sp, #16]
 801cb3c:	e9c3 0100 	strd	r0, r1, [r3]
 801cb40:	e78f      	b.n	801ca62 <__kernel_rem_pio2+0x4e2>
 801cb42:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801cb46:	f7e3 fbc9 	bl	80002dc <__adddf3>
 801cb4a:	f108 38ff 	add.w	r8, r8, #4294967295
 801cb4e:	e7eb      	b.n	801cb28 <__kernel_rem_pio2+0x5a8>
 801cb50:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801cb54:	f7e3 fbc2 	bl	80002dc <__adddf3>
 801cb58:	3c01      	subs	r4, #1
 801cb5a:	e7c1      	b.n	801cae0 <__kernel_rem_pio2+0x560>
 801cb5c:	4602      	mov	r2, r0
 801cb5e:	460b      	mov	r3, r1
 801cb60:	e7c6      	b.n	801caf0 <__kernel_rem_pio2+0x570>
 801cb62:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801cb66:	f7e3 fbb9 	bl	80002dc <__adddf3>
 801cb6a:	3401      	adds	r4, #1
 801cb6c:	e7cb      	b.n	801cb06 <__kernel_rem_pio2+0x586>
 801cb6e:	ed95 7b00 	vldr	d7, [r5]
 801cb72:	ed8d 7b00 	vstr	d7, [sp]
 801cb76:	ed95 7b02 	vldr	d7, [r5, #8]
 801cb7a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801cb7e:	ec53 2b17 	vmov	r2, r3, d7
 801cb82:	ed8d 7b06 	vstr	d7, [sp, #24]
 801cb86:	f7e3 fba9 	bl	80002dc <__adddf3>
 801cb8a:	4602      	mov	r2, r0
 801cb8c:	460b      	mov	r3, r1
 801cb8e:	4606      	mov	r6, r0
 801cb90:	460f      	mov	r7, r1
 801cb92:	e9dd 0100 	ldrd	r0, r1, [sp]
 801cb96:	f7e3 fb9f 	bl	80002d8 <__aeabi_dsub>
 801cb9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801cb9e:	f7e3 fb9d 	bl	80002dc <__adddf3>
 801cba2:	f10a 3aff 	add.w	sl, sl, #4294967295
 801cba6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801cbaa:	e9c5 6700 	strd	r6, r7, [r5]
 801cbae:	e76d      	b.n	801ca8c <__kernel_rem_pio2+0x50c>
 801cbb0:	ed94 7b00 	vldr	d7, [r4]
 801cbb4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 801cbb8:	ec51 0b17 	vmov	r0, r1, d7
 801cbbc:	4652      	mov	r2, sl
 801cbbe:	465b      	mov	r3, fp
 801cbc0:	ed8d 7b00 	vstr	d7, [sp]
 801cbc4:	f7e3 fb8a 	bl	80002dc <__adddf3>
 801cbc8:	4602      	mov	r2, r0
 801cbca:	460b      	mov	r3, r1
 801cbcc:	4606      	mov	r6, r0
 801cbce:	460f      	mov	r7, r1
 801cbd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 801cbd4:	f7e3 fb80 	bl	80002d8 <__aeabi_dsub>
 801cbd8:	4652      	mov	r2, sl
 801cbda:	465b      	mov	r3, fp
 801cbdc:	f7e3 fb7e 	bl	80002dc <__adddf3>
 801cbe0:	3d01      	subs	r5, #1
 801cbe2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801cbe6:	e9c4 6700 	strd	r6, r7, [r4]
 801cbea:	e755      	b.n	801ca98 <__kernel_rem_pio2+0x518>
 801cbec:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801cbf0:	f7e3 fb74 	bl	80002dc <__adddf3>
 801cbf4:	f108 38ff 	add.w	r8, r8, #4294967295
 801cbf8:	e758      	b.n	801caac <__kernel_rem_pio2+0x52c>
 801cbfa:	bf00      	nop
 801cbfc:	f3af 8000 	nop.w
	...
 801cc08:	41700000 	.word	0x41700000
 801cc0c:	3e700000 	.word	0x3e700000
 801cc10:	9b04      	ldr	r3, [sp, #16]
 801cc12:	9a04      	ldr	r2, [sp, #16]
 801cc14:	601f      	str	r7, [r3, #0]
 801cc16:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 801cc1a:	605c      	str	r4, [r3, #4]
 801cc1c:	609d      	str	r5, [r3, #8]
 801cc1e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801cc22:	60d3      	str	r3, [r2, #12]
 801cc24:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801cc28:	6110      	str	r0, [r2, #16]
 801cc2a:	6153      	str	r3, [r2, #20]
 801cc2c:	e719      	b.n	801ca62 <__kernel_rem_pio2+0x4e2>
 801cc2e:	bf00      	nop

0801cc30 <scalbn>:
 801cc30:	b570      	push	{r4, r5, r6, lr}
 801cc32:	ec55 4b10 	vmov	r4, r5, d0
 801cc36:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801cc3a:	4606      	mov	r6, r0
 801cc3c:	462b      	mov	r3, r5
 801cc3e:	b991      	cbnz	r1, 801cc66 <scalbn+0x36>
 801cc40:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801cc44:	4323      	orrs	r3, r4
 801cc46:	d03d      	beq.n	801ccc4 <scalbn+0x94>
 801cc48:	4b35      	ldr	r3, [pc, #212]	@ (801cd20 <scalbn+0xf0>)
 801cc4a:	4620      	mov	r0, r4
 801cc4c:	4629      	mov	r1, r5
 801cc4e:	2200      	movs	r2, #0
 801cc50:	f7e3 fcfa 	bl	8000648 <__aeabi_dmul>
 801cc54:	4b33      	ldr	r3, [pc, #204]	@ (801cd24 <scalbn+0xf4>)
 801cc56:	429e      	cmp	r6, r3
 801cc58:	4604      	mov	r4, r0
 801cc5a:	460d      	mov	r5, r1
 801cc5c:	da0f      	bge.n	801cc7e <scalbn+0x4e>
 801cc5e:	a328      	add	r3, pc, #160	@ (adr r3, 801cd00 <scalbn+0xd0>)
 801cc60:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc64:	e01e      	b.n	801cca4 <scalbn+0x74>
 801cc66:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801cc6a:	4291      	cmp	r1, r2
 801cc6c:	d10b      	bne.n	801cc86 <scalbn+0x56>
 801cc6e:	4622      	mov	r2, r4
 801cc70:	4620      	mov	r0, r4
 801cc72:	4629      	mov	r1, r5
 801cc74:	f7e3 fb32 	bl	80002dc <__adddf3>
 801cc78:	4604      	mov	r4, r0
 801cc7a:	460d      	mov	r5, r1
 801cc7c:	e022      	b.n	801ccc4 <scalbn+0x94>
 801cc7e:	460b      	mov	r3, r1
 801cc80:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801cc84:	3936      	subs	r1, #54	@ 0x36
 801cc86:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801cc8a:	4296      	cmp	r6, r2
 801cc8c:	dd0d      	ble.n	801ccaa <scalbn+0x7a>
 801cc8e:	2d00      	cmp	r5, #0
 801cc90:	a11d      	add	r1, pc, #116	@ (adr r1, 801cd08 <scalbn+0xd8>)
 801cc92:	e9d1 0100 	ldrd	r0, r1, [r1]
 801cc96:	da02      	bge.n	801cc9e <scalbn+0x6e>
 801cc98:	a11d      	add	r1, pc, #116	@ (adr r1, 801cd10 <scalbn+0xe0>)
 801cc9a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801cc9e:	a31a      	add	r3, pc, #104	@ (adr r3, 801cd08 <scalbn+0xd8>)
 801cca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cca4:	f7e3 fcd0 	bl	8000648 <__aeabi_dmul>
 801cca8:	e7e6      	b.n	801cc78 <scalbn+0x48>
 801ccaa:	1872      	adds	r2, r6, r1
 801ccac:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 801ccb0:	428a      	cmp	r2, r1
 801ccb2:	dcec      	bgt.n	801cc8e <scalbn+0x5e>
 801ccb4:	2a00      	cmp	r2, #0
 801ccb6:	dd08      	ble.n	801ccca <scalbn+0x9a>
 801ccb8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801ccbc:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 801ccc0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801ccc4:	ec45 4b10 	vmov	d0, r4, r5
 801ccc8:	bd70      	pop	{r4, r5, r6, pc}
 801ccca:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801ccce:	da08      	bge.n	801cce2 <scalbn+0xb2>
 801ccd0:	2d00      	cmp	r5, #0
 801ccd2:	a10b      	add	r1, pc, #44	@ (adr r1, 801cd00 <scalbn+0xd0>)
 801ccd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ccd8:	dac1      	bge.n	801cc5e <scalbn+0x2e>
 801ccda:	a10f      	add	r1, pc, #60	@ (adr r1, 801cd18 <scalbn+0xe8>)
 801ccdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 801cce0:	e7bd      	b.n	801cc5e <scalbn+0x2e>
 801cce2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801cce6:	3236      	adds	r2, #54	@ 0x36
 801cce8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 801ccec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801ccf0:	4620      	mov	r0, r4
 801ccf2:	4b0d      	ldr	r3, [pc, #52]	@ (801cd28 <scalbn+0xf8>)
 801ccf4:	4629      	mov	r1, r5
 801ccf6:	2200      	movs	r2, #0
 801ccf8:	e7d4      	b.n	801cca4 <scalbn+0x74>
 801ccfa:	bf00      	nop
 801ccfc:	f3af 8000 	nop.w
 801cd00:	c2f8f359 	.word	0xc2f8f359
 801cd04:	01a56e1f 	.word	0x01a56e1f
 801cd08:	8800759c 	.word	0x8800759c
 801cd0c:	7e37e43c 	.word	0x7e37e43c
 801cd10:	8800759c 	.word	0x8800759c
 801cd14:	fe37e43c 	.word	0xfe37e43c
 801cd18:	c2f8f359 	.word	0xc2f8f359
 801cd1c:	81a56e1f 	.word	0x81a56e1f
 801cd20:	43500000 	.word	0x43500000
 801cd24:	ffff3cb0 	.word	0xffff3cb0
 801cd28:	3c900000 	.word	0x3c900000
 801cd2c:	00000000 	.word	0x00000000

0801cd30 <floor>:
 801cd30:	ec51 0b10 	vmov	r0, r1, d0
 801cd34:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801cd38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cd3c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 801cd40:	2e13      	cmp	r6, #19
 801cd42:	460c      	mov	r4, r1
 801cd44:	4605      	mov	r5, r0
 801cd46:	4680      	mov	r8, r0
 801cd48:	dc34      	bgt.n	801cdb4 <floor+0x84>
 801cd4a:	2e00      	cmp	r6, #0
 801cd4c:	da17      	bge.n	801cd7e <floor+0x4e>
 801cd4e:	a332      	add	r3, pc, #200	@ (adr r3, 801ce18 <floor+0xe8>)
 801cd50:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cd54:	f7e3 fac2 	bl	80002dc <__adddf3>
 801cd58:	2200      	movs	r2, #0
 801cd5a:	2300      	movs	r3, #0
 801cd5c:	f7e3 ff04 	bl	8000b68 <__aeabi_dcmpgt>
 801cd60:	b150      	cbz	r0, 801cd78 <floor+0x48>
 801cd62:	2c00      	cmp	r4, #0
 801cd64:	da55      	bge.n	801ce12 <floor+0xe2>
 801cd66:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801cd6a:	432c      	orrs	r4, r5
 801cd6c:	2500      	movs	r5, #0
 801cd6e:	42ac      	cmp	r4, r5
 801cd70:	4c2b      	ldr	r4, [pc, #172]	@ (801ce20 <floor+0xf0>)
 801cd72:	bf08      	it	eq
 801cd74:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801cd78:	4621      	mov	r1, r4
 801cd7a:	4628      	mov	r0, r5
 801cd7c:	e023      	b.n	801cdc6 <floor+0x96>
 801cd7e:	4f29      	ldr	r7, [pc, #164]	@ (801ce24 <floor+0xf4>)
 801cd80:	4137      	asrs	r7, r6
 801cd82:	ea01 0307 	and.w	r3, r1, r7
 801cd86:	4303      	orrs	r3, r0
 801cd88:	d01d      	beq.n	801cdc6 <floor+0x96>
 801cd8a:	a323      	add	r3, pc, #140	@ (adr r3, 801ce18 <floor+0xe8>)
 801cd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cd90:	f7e3 faa4 	bl	80002dc <__adddf3>
 801cd94:	2200      	movs	r2, #0
 801cd96:	2300      	movs	r3, #0
 801cd98:	f7e3 fee6 	bl	8000b68 <__aeabi_dcmpgt>
 801cd9c:	2800      	cmp	r0, #0
 801cd9e:	d0eb      	beq.n	801cd78 <floor+0x48>
 801cda0:	2c00      	cmp	r4, #0
 801cda2:	bfbe      	ittt	lt
 801cda4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801cda8:	4133      	asrlt	r3, r6
 801cdaa:	18e4      	addlt	r4, r4, r3
 801cdac:	ea24 0407 	bic.w	r4, r4, r7
 801cdb0:	2500      	movs	r5, #0
 801cdb2:	e7e1      	b.n	801cd78 <floor+0x48>
 801cdb4:	2e33      	cmp	r6, #51	@ 0x33
 801cdb6:	dd0a      	ble.n	801cdce <floor+0x9e>
 801cdb8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801cdbc:	d103      	bne.n	801cdc6 <floor+0x96>
 801cdbe:	4602      	mov	r2, r0
 801cdc0:	460b      	mov	r3, r1
 801cdc2:	f7e3 fa8b 	bl	80002dc <__adddf3>
 801cdc6:	ec41 0b10 	vmov	d0, r0, r1
 801cdca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cdce:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801cdd2:	f04f 37ff 	mov.w	r7, #4294967295
 801cdd6:	40df      	lsrs	r7, r3
 801cdd8:	4207      	tst	r7, r0
 801cdda:	d0f4      	beq.n	801cdc6 <floor+0x96>
 801cddc:	a30e      	add	r3, pc, #56	@ (adr r3, 801ce18 <floor+0xe8>)
 801cdde:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cde2:	f7e3 fa7b 	bl	80002dc <__adddf3>
 801cde6:	2200      	movs	r2, #0
 801cde8:	2300      	movs	r3, #0
 801cdea:	f7e3 febd 	bl	8000b68 <__aeabi_dcmpgt>
 801cdee:	2800      	cmp	r0, #0
 801cdf0:	d0c2      	beq.n	801cd78 <floor+0x48>
 801cdf2:	2c00      	cmp	r4, #0
 801cdf4:	da0a      	bge.n	801ce0c <floor+0xdc>
 801cdf6:	2e14      	cmp	r6, #20
 801cdf8:	d101      	bne.n	801cdfe <floor+0xce>
 801cdfa:	3401      	adds	r4, #1
 801cdfc:	e006      	b.n	801ce0c <floor+0xdc>
 801cdfe:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801ce02:	2301      	movs	r3, #1
 801ce04:	40b3      	lsls	r3, r6
 801ce06:	441d      	add	r5, r3
 801ce08:	4545      	cmp	r5, r8
 801ce0a:	d3f6      	bcc.n	801cdfa <floor+0xca>
 801ce0c:	ea25 0507 	bic.w	r5, r5, r7
 801ce10:	e7b2      	b.n	801cd78 <floor+0x48>
 801ce12:	2500      	movs	r5, #0
 801ce14:	462c      	mov	r4, r5
 801ce16:	e7af      	b.n	801cd78 <floor+0x48>
 801ce18:	8800759c 	.word	0x8800759c
 801ce1c:	7e37e43c 	.word	0x7e37e43c
 801ce20:	bff00000 	.word	0xbff00000
 801ce24:	000fffff 	.word	0x000fffff

0801ce28 <abs>:
 801ce28:	2800      	cmp	r0, #0
 801ce2a:	bfb8      	it	lt
 801ce2c:	4240      	neglt	r0, r0
 801ce2e:	4770      	bx	lr

0801ce30 <__cvt>:
 801ce30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ce34:	ec57 6b10 	vmov	r6, r7, d0
 801ce38:	2f00      	cmp	r7, #0
 801ce3a:	460c      	mov	r4, r1
 801ce3c:	4619      	mov	r1, r3
 801ce3e:	463b      	mov	r3, r7
 801ce40:	bfbb      	ittet	lt
 801ce42:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801ce46:	461f      	movlt	r7, r3
 801ce48:	2300      	movge	r3, #0
 801ce4a:	232d      	movlt	r3, #45	@ 0x2d
 801ce4c:	700b      	strb	r3, [r1, #0]
 801ce4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801ce50:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801ce54:	4691      	mov	r9, r2
 801ce56:	f023 0820 	bic.w	r8, r3, #32
 801ce5a:	bfbc      	itt	lt
 801ce5c:	4632      	movlt	r2, r6
 801ce5e:	4616      	movlt	r6, r2
 801ce60:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801ce64:	d005      	beq.n	801ce72 <__cvt+0x42>
 801ce66:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801ce6a:	d100      	bne.n	801ce6e <__cvt+0x3e>
 801ce6c:	3401      	adds	r4, #1
 801ce6e:	2102      	movs	r1, #2
 801ce70:	e000      	b.n	801ce74 <__cvt+0x44>
 801ce72:	2103      	movs	r1, #3
 801ce74:	ab03      	add	r3, sp, #12
 801ce76:	9301      	str	r3, [sp, #4]
 801ce78:	ab02      	add	r3, sp, #8
 801ce7a:	9300      	str	r3, [sp, #0]
 801ce7c:	ec47 6b10 	vmov	d0, r6, r7
 801ce80:	4653      	mov	r3, sl
 801ce82:	4622      	mov	r2, r4
 801ce84:	f001 fa4c 	bl	801e320 <_dtoa_r>
 801ce88:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801ce8c:	4605      	mov	r5, r0
 801ce8e:	d119      	bne.n	801cec4 <__cvt+0x94>
 801ce90:	f019 0f01 	tst.w	r9, #1
 801ce94:	d00e      	beq.n	801ceb4 <__cvt+0x84>
 801ce96:	eb00 0904 	add.w	r9, r0, r4
 801ce9a:	2200      	movs	r2, #0
 801ce9c:	2300      	movs	r3, #0
 801ce9e:	4630      	mov	r0, r6
 801cea0:	4639      	mov	r1, r7
 801cea2:	f7e3 fe39 	bl	8000b18 <__aeabi_dcmpeq>
 801cea6:	b108      	cbz	r0, 801ceac <__cvt+0x7c>
 801cea8:	f8cd 900c 	str.w	r9, [sp, #12]
 801ceac:	2230      	movs	r2, #48	@ 0x30
 801ceae:	9b03      	ldr	r3, [sp, #12]
 801ceb0:	454b      	cmp	r3, r9
 801ceb2:	d31e      	bcc.n	801cef2 <__cvt+0xc2>
 801ceb4:	9b03      	ldr	r3, [sp, #12]
 801ceb6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801ceb8:	1b5b      	subs	r3, r3, r5
 801ceba:	4628      	mov	r0, r5
 801cebc:	6013      	str	r3, [r2, #0]
 801cebe:	b004      	add	sp, #16
 801cec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801cec4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801cec8:	eb00 0904 	add.w	r9, r0, r4
 801cecc:	d1e5      	bne.n	801ce9a <__cvt+0x6a>
 801cece:	7803      	ldrb	r3, [r0, #0]
 801ced0:	2b30      	cmp	r3, #48	@ 0x30
 801ced2:	d10a      	bne.n	801ceea <__cvt+0xba>
 801ced4:	2200      	movs	r2, #0
 801ced6:	2300      	movs	r3, #0
 801ced8:	4630      	mov	r0, r6
 801ceda:	4639      	mov	r1, r7
 801cedc:	f7e3 fe1c 	bl	8000b18 <__aeabi_dcmpeq>
 801cee0:	b918      	cbnz	r0, 801ceea <__cvt+0xba>
 801cee2:	f1c4 0401 	rsb	r4, r4, #1
 801cee6:	f8ca 4000 	str.w	r4, [sl]
 801ceea:	f8da 3000 	ldr.w	r3, [sl]
 801ceee:	4499      	add	r9, r3
 801cef0:	e7d3      	b.n	801ce9a <__cvt+0x6a>
 801cef2:	1c59      	adds	r1, r3, #1
 801cef4:	9103      	str	r1, [sp, #12]
 801cef6:	701a      	strb	r2, [r3, #0]
 801cef8:	e7d9      	b.n	801ceae <__cvt+0x7e>

0801cefa <__exponent>:
 801cefa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801cefc:	2900      	cmp	r1, #0
 801cefe:	bfba      	itte	lt
 801cf00:	4249      	neglt	r1, r1
 801cf02:	232d      	movlt	r3, #45	@ 0x2d
 801cf04:	232b      	movge	r3, #43	@ 0x2b
 801cf06:	2909      	cmp	r1, #9
 801cf08:	7002      	strb	r2, [r0, #0]
 801cf0a:	7043      	strb	r3, [r0, #1]
 801cf0c:	dd29      	ble.n	801cf62 <__exponent+0x68>
 801cf0e:	f10d 0307 	add.w	r3, sp, #7
 801cf12:	461d      	mov	r5, r3
 801cf14:	270a      	movs	r7, #10
 801cf16:	461a      	mov	r2, r3
 801cf18:	fbb1 f6f7 	udiv	r6, r1, r7
 801cf1c:	fb07 1416 	mls	r4, r7, r6, r1
 801cf20:	3430      	adds	r4, #48	@ 0x30
 801cf22:	f802 4c01 	strb.w	r4, [r2, #-1]
 801cf26:	460c      	mov	r4, r1
 801cf28:	2c63      	cmp	r4, #99	@ 0x63
 801cf2a:	f103 33ff 	add.w	r3, r3, #4294967295
 801cf2e:	4631      	mov	r1, r6
 801cf30:	dcf1      	bgt.n	801cf16 <__exponent+0x1c>
 801cf32:	3130      	adds	r1, #48	@ 0x30
 801cf34:	1e94      	subs	r4, r2, #2
 801cf36:	f803 1c01 	strb.w	r1, [r3, #-1]
 801cf3a:	1c41      	adds	r1, r0, #1
 801cf3c:	4623      	mov	r3, r4
 801cf3e:	42ab      	cmp	r3, r5
 801cf40:	d30a      	bcc.n	801cf58 <__exponent+0x5e>
 801cf42:	f10d 0309 	add.w	r3, sp, #9
 801cf46:	1a9b      	subs	r3, r3, r2
 801cf48:	42ac      	cmp	r4, r5
 801cf4a:	bf88      	it	hi
 801cf4c:	2300      	movhi	r3, #0
 801cf4e:	3302      	adds	r3, #2
 801cf50:	4403      	add	r3, r0
 801cf52:	1a18      	subs	r0, r3, r0
 801cf54:	b003      	add	sp, #12
 801cf56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801cf58:	f813 6b01 	ldrb.w	r6, [r3], #1
 801cf5c:	f801 6f01 	strb.w	r6, [r1, #1]!
 801cf60:	e7ed      	b.n	801cf3e <__exponent+0x44>
 801cf62:	2330      	movs	r3, #48	@ 0x30
 801cf64:	3130      	adds	r1, #48	@ 0x30
 801cf66:	7083      	strb	r3, [r0, #2]
 801cf68:	70c1      	strb	r1, [r0, #3]
 801cf6a:	1d03      	adds	r3, r0, #4
 801cf6c:	e7f1      	b.n	801cf52 <__exponent+0x58>
	...

0801cf70 <_printf_float>:
 801cf70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cf74:	b08d      	sub	sp, #52	@ 0x34
 801cf76:	460c      	mov	r4, r1
 801cf78:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801cf7c:	4616      	mov	r6, r2
 801cf7e:	461f      	mov	r7, r3
 801cf80:	4605      	mov	r5, r0
 801cf82:	f001 f8b7 	bl	801e0f4 <_localeconv_r>
 801cf86:	6803      	ldr	r3, [r0, #0]
 801cf88:	9304      	str	r3, [sp, #16]
 801cf8a:	4618      	mov	r0, r3
 801cf8c:	f7e3 f998 	bl	80002c0 <strlen>
 801cf90:	2300      	movs	r3, #0
 801cf92:	930a      	str	r3, [sp, #40]	@ 0x28
 801cf94:	f8d8 3000 	ldr.w	r3, [r8]
 801cf98:	9005      	str	r0, [sp, #20]
 801cf9a:	3307      	adds	r3, #7
 801cf9c:	f023 0307 	bic.w	r3, r3, #7
 801cfa0:	f103 0208 	add.w	r2, r3, #8
 801cfa4:	f894 a018 	ldrb.w	sl, [r4, #24]
 801cfa8:	f8d4 b000 	ldr.w	fp, [r4]
 801cfac:	f8c8 2000 	str.w	r2, [r8]
 801cfb0:	e9d3 8900 	ldrd	r8, r9, [r3]
 801cfb4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801cfb8:	9307      	str	r3, [sp, #28]
 801cfba:	f8cd 8018 	str.w	r8, [sp, #24]
 801cfbe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801cfc2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801cfc6:	4b9c      	ldr	r3, [pc, #624]	@ (801d238 <_printf_float+0x2c8>)
 801cfc8:	f04f 32ff 	mov.w	r2, #4294967295
 801cfcc:	f7e3 fdd6 	bl	8000b7c <__aeabi_dcmpun>
 801cfd0:	bb70      	cbnz	r0, 801d030 <_printf_float+0xc0>
 801cfd2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801cfd6:	4b98      	ldr	r3, [pc, #608]	@ (801d238 <_printf_float+0x2c8>)
 801cfd8:	f04f 32ff 	mov.w	r2, #4294967295
 801cfdc:	f7e3 fdb0 	bl	8000b40 <__aeabi_dcmple>
 801cfe0:	bb30      	cbnz	r0, 801d030 <_printf_float+0xc0>
 801cfe2:	2200      	movs	r2, #0
 801cfe4:	2300      	movs	r3, #0
 801cfe6:	4640      	mov	r0, r8
 801cfe8:	4649      	mov	r1, r9
 801cfea:	f7e3 fd9f 	bl	8000b2c <__aeabi_dcmplt>
 801cfee:	b110      	cbz	r0, 801cff6 <_printf_float+0x86>
 801cff0:	232d      	movs	r3, #45	@ 0x2d
 801cff2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801cff6:	4a91      	ldr	r2, [pc, #580]	@ (801d23c <_printf_float+0x2cc>)
 801cff8:	4b91      	ldr	r3, [pc, #580]	@ (801d240 <_printf_float+0x2d0>)
 801cffa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801cffe:	bf94      	ite	ls
 801d000:	4690      	movls	r8, r2
 801d002:	4698      	movhi	r8, r3
 801d004:	2303      	movs	r3, #3
 801d006:	6123      	str	r3, [r4, #16]
 801d008:	f02b 0304 	bic.w	r3, fp, #4
 801d00c:	6023      	str	r3, [r4, #0]
 801d00e:	f04f 0900 	mov.w	r9, #0
 801d012:	9700      	str	r7, [sp, #0]
 801d014:	4633      	mov	r3, r6
 801d016:	aa0b      	add	r2, sp, #44	@ 0x2c
 801d018:	4621      	mov	r1, r4
 801d01a:	4628      	mov	r0, r5
 801d01c:	f000 f9d2 	bl	801d3c4 <_printf_common>
 801d020:	3001      	adds	r0, #1
 801d022:	f040 808d 	bne.w	801d140 <_printf_float+0x1d0>
 801d026:	f04f 30ff 	mov.w	r0, #4294967295
 801d02a:	b00d      	add	sp, #52	@ 0x34
 801d02c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d030:	4642      	mov	r2, r8
 801d032:	464b      	mov	r3, r9
 801d034:	4640      	mov	r0, r8
 801d036:	4649      	mov	r1, r9
 801d038:	f7e3 fda0 	bl	8000b7c <__aeabi_dcmpun>
 801d03c:	b140      	cbz	r0, 801d050 <_printf_float+0xe0>
 801d03e:	464b      	mov	r3, r9
 801d040:	2b00      	cmp	r3, #0
 801d042:	bfbc      	itt	lt
 801d044:	232d      	movlt	r3, #45	@ 0x2d
 801d046:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801d04a:	4a7e      	ldr	r2, [pc, #504]	@ (801d244 <_printf_float+0x2d4>)
 801d04c:	4b7e      	ldr	r3, [pc, #504]	@ (801d248 <_printf_float+0x2d8>)
 801d04e:	e7d4      	b.n	801cffa <_printf_float+0x8a>
 801d050:	6863      	ldr	r3, [r4, #4]
 801d052:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801d056:	9206      	str	r2, [sp, #24]
 801d058:	1c5a      	adds	r2, r3, #1
 801d05a:	d13b      	bne.n	801d0d4 <_printf_float+0x164>
 801d05c:	2306      	movs	r3, #6
 801d05e:	6063      	str	r3, [r4, #4]
 801d060:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801d064:	2300      	movs	r3, #0
 801d066:	6022      	str	r2, [r4, #0]
 801d068:	9303      	str	r3, [sp, #12]
 801d06a:	ab0a      	add	r3, sp, #40	@ 0x28
 801d06c:	e9cd a301 	strd	sl, r3, [sp, #4]
 801d070:	ab09      	add	r3, sp, #36	@ 0x24
 801d072:	9300      	str	r3, [sp, #0]
 801d074:	6861      	ldr	r1, [r4, #4]
 801d076:	ec49 8b10 	vmov	d0, r8, r9
 801d07a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801d07e:	4628      	mov	r0, r5
 801d080:	f7ff fed6 	bl	801ce30 <__cvt>
 801d084:	9b06      	ldr	r3, [sp, #24]
 801d086:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801d088:	2b47      	cmp	r3, #71	@ 0x47
 801d08a:	4680      	mov	r8, r0
 801d08c:	d129      	bne.n	801d0e2 <_printf_float+0x172>
 801d08e:	1cc8      	adds	r0, r1, #3
 801d090:	db02      	blt.n	801d098 <_printf_float+0x128>
 801d092:	6863      	ldr	r3, [r4, #4]
 801d094:	4299      	cmp	r1, r3
 801d096:	dd41      	ble.n	801d11c <_printf_float+0x1ac>
 801d098:	f1aa 0a02 	sub.w	sl, sl, #2
 801d09c:	fa5f fa8a 	uxtb.w	sl, sl
 801d0a0:	3901      	subs	r1, #1
 801d0a2:	4652      	mov	r2, sl
 801d0a4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801d0a8:	9109      	str	r1, [sp, #36]	@ 0x24
 801d0aa:	f7ff ff26 	bl	801cefa <__exponent>
 801d0ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801d0b0:	1813      	adds	r3, r2, r0
 801d0b2:	2a01      	cmp	r2, #1
 801d0b4:	4681      	mov	r9, r0
 801d0b6:	6123      	str	r3, [r4, #16]
 801d0b8:	dc02      	bgt.n	801d0c0 <_printf_float+0x150>
 801d0ba:	6822      	ldr	r2, [r4, #0]
 801d0bc:	07d2      	lsls	r2, r2, #31
 801d0be:	d501      	bpl.n	801d0c4 <_printf_float+0x154>
 801d0c0:	3301      	adds	r3, #1
 801d0c2:	6123      	str	r3, [r4, #16]
 801d0c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801d0c8:	2b00      	cmp	r3, #0
 801d0ca:	d0a2      	beq.n	801d012 <_printf_float+0xa2>
 801d0cc:	232d      	movs	r3, #45	@ 0x2d
 801d0ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d0d2:	e79e      	b.n	801d012 <_printf_float+0xa2>
 801d0d4:	9a06      	ldr	r2, [sp, #24]
 801d0d6:	2a47      	cmp	r2, #71	@ 0x47
 801d0d8:	d1c2      	bne.n	801d060 <_printf_float+0xf0>
 801d0da:	2b00      	cmp	r3, #0
 801d0dc:	d1c0      	bne.n	801d060 <_printf_float+0xf0>
 801d0de:	2301      	movs	r3, #1
 801d0e0:	e7bd      	b.n	801d05e <_printf_float+0xee>
 801d0e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801d0e6:	d9db      	bls.n	801d0a0 <_printf_float+0x130>
 801d0e8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801d0ec:	d118      	bne.n	801d120 <_printf_float+0x1b0>
 801d0ee:	2900      	cmp	r1, #0
 801d0f0:	6863      	ldr	r3, [r4, #4]
 801d0f2:	dd0b      	ble.n	801d10c <_printf_float+0x19c>
 801d0f4:	6121      	str	r1, [r4, #16]
 801d0f6:	b913      	cbnz	r3, 801d0fe <_printf_float+0x18e>
 801d0f8:	6822      	ldr	r2, [r4, #0]
 801d0fa:	07d0      	lsls	r0, r2, #31
 801d0fc:	d502      	bpl.n	801d104 <_printf_float+0x194>
 801d0fe:	3301      	adds	r3, #1
 801d100:	440b      	add	r3, r1
 801d102:	6123      	str	r3, [r4, #16]
 801d104:	65a1      	str	r1, [r4, #88]	@ 0x58
 801d106:	f04f 0900 	mov.w	r9, #0
 801d10a:	e7db      	b.n	801d0c4 <_printf_float+0x154>
 801d10c:	b913      	cbnz	r3, 801d114 <_printf_float+0x1a4>
 801d10e:	6822      	ldr	r2, [r4, #0]
 801d110:	07d2      	lsls	r2, r2, #31
 801d112:	d501      	bpl.n	801d118 <_printf_float+0x1a8>
 801d114:	3302      	adds	r3, #2
 801d116:	e7f4      	b.n	801d102 <_printf_float+0x192>
 801d118:	2301      	movs	r3, #1
 801d11a:	e7f2      	b.n	801d102 <_printf_float+0x192>
 801d11c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801d120:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801d122:	4299      	cmp	r1, r3
 801d124:	db05      	blt.n	801d132 <_printf_float+0x1c2>
 801d126:	6823      	ldr	r3, [r4, #0]
 801d128:	6121      	str	r1, [r4, #16]
 801d12a:	07d8      	lsls	r0, r3, #31
 801d12c:	d5ea      	bpl.n	801d104 <_printf_float+0x194>
 801d12e:	1c4b      	adds	r3, r1, #1
 801d130:	e7e7      	b.n	801d102 <_printf_float+0x192>
 801d132:	2900      	cmp	r1, #0
 801d134:	bfd4      	ite	le
 801d136:	f1c1 0202 	rsble	r2, r1, #2
 801d13a:	2201      	movgt	r2, #1
 801d13c:	4413      	add	r3, r2
 801d13e:	e7e0      	b.n	801d102 <_printf_float+0x192>
 801d140:	6823      	ldr	r3, [r4, #0]
 801d142:	055a      	lsls	r2, r3, #21
 801d144:	d407      	bmi.n	801d156 <_printf_float+0x1e6>
 801d146:	6923      	ldr	r3, [r4, #16]
 801d148:	4642      	mov	r2, r8
 801d14a:	4631      	mov	r1, r6
 801d14c:	4628      	mov	r0, r5
 801d14e:	47b8      	blx	r7
 801d150:	3001      	adds	r0, #1
 801d152:	d12b      	bne.n	801d1ac <_printf_float+0x23c>
 801d154:	e767      	b.n	801d026 <_printf_float+0xb6>
 801d156:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801d15a:	f240 80dd 	bls.w	801d318 <_printf_float+0x3a8>
 801d15e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801d162:	2200      	movs	r2, #0
 801d164:	2300      	movs	r3, #0
 801d166:	f7e3 fcd7 	bl	8000b18 <__aeabi_dcmpeq>
 801d16a:	2800      	cmp	r0, #0
 801d16c:	d033      	beq.n	801d1d6 <_printf_float+0x266>
 801d16e:	4a37      	ldr	r2, [pc, #220]	@ (801d24c <_printf_float+0x2dc>)
 801d170:	2301      	movs	r3, #1
 801d172:	4631      	mov	r1, r6
 801d174:	4628      	mov	r0, r5
 801d176:	47b8      	blx	r7
 801d178:	3001      	adds	r0, #1
 801d17a:	f43f af54 	beq.w	801d026 <_printf_float+0xb6>
 801d17e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801d182:	4543      	cmp	r3, r8
 801d184:	db02      	blt.n	801d18c <_printf_float+0x21c>
 801d186:	6823      	ldr	r3, [r4, #0]
 801d188:	07d8      	lsls	r0, r3, #31
 801d18a:	d50f      	bpl.n	801d1ac <_printf_float+0x23c>
 801d18c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801d190:	4631      	mov	r1, r6
 801d192:	4628      	mov	r0, r5
 801d194:	47b8      	blx	r7
 801d196:	3001      	adds	r0, #1
 801d198:	f43f af45 	beq.w	801d026 <_printf_float+0xb6>
 801d19c:	f04f 0900 	mov.w	r9, #0
 801d1a0:	f108 38ff 	add.w	r8, r8, #4294967295
 801d1a4:	f104 0a1a 	add.w	sl, r4, #26
 801d1a8:	45c8      	cmp	r8, r9
 801d1aa:	dc09      	bgt.n	801d1c0 <_printf_float+0x250>
 801d1ac:	6823      	ldr	r3, [r4, #0]
 801d1ae:	079b      	lsls	r3, r3, #30
 801d1b0:	f100 8103 	bmi.w	801d3ba <_printf_float+0x44a>
 801d1b4:	68e0      	ldr	r0, [r4, #12]
 801d1b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d1b8:	4298      	cmp	r0, r3
 801d1ba:	bfb8      	it	lt
 801d1bc:	4618      	movlt	r0, r3
 801d1be:	e734      	b.n	801d02a <_printf_float+0xba>
 801d1c0:	2301      	movs	r3, #1
 801d1c2:	4652      	mov	r2, sl
 801d1c4:	4631      	mov	r1, r6
 801d1c6:	4628      	mov	r0, r5
 801d1c8:	47b8      	blx	r7
 801d1ca:	3001      	adds	r0, #1
 801d1cc:	f43f af2b 	beq.w	801d026 <_printf_float+0xb6>
 801d1d0:	f109 0901 	add.w	r9, r9, #1
 801d1d4:	e7e8      	b.n	801d1a8 <_printf_float+0x238>
 801d1d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d1d8:	2b00      	cmp	r3, #0
 801d1da:	dc39      	bgt.n	801d250 <_printf_float+0x2e0>
 801d1dc:	4a1b      	ldr	r2, [pc, #108]	@ (801d24c <_printf_float+0x2dc>)
 801d1de:	2301      	movs	r3, #1
 801d1e0:	4631      	mov	r1, r6
 801d1e2:	4628      	mov	r0, r5
 801d1e4:	47b8      	blx	r7
 801d1e6:	3001      	adds	r0, #1
 801d1e8:	f43f af1d 	beq.w	801d026 <_printf_float+0xb6>
 801d1ec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801d1f0:	ea59 0303 	orrs.w	r3, r9, r3
 801d1f4:	d102      	bne.n	801d1fc <_printf_float+0x28c>
 801d1f6:	6823      	ldr	r3, [r4, #0]
 801d1f8:	07d9      	lsls	r1, r3, #31
 801d1fa:	d5d7      	bpl.n	801d1ac <_printf_float+0x23c>
 801d1fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801d200:	4631      	mov	r1, r6
 801d202:	4628      	mov	r0, r5
 801d204:	47b8      	blx	r7
 801d206:	3001      	adds	r0, #1
 801d208:	f43f af0d 	beq.w	801d026 <_printf_float+0xb6>
 801d20c:	f04f 0a00 	mov.w	sl, #0
 801d210:	f104 0b1a 	add.w	fp, r4, #26
 801d214:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d216:	425b      	negs	r3, r3
 801d218:	4553      	cmp	r3, sl
 801d21a:	dc01      	bgt.n	801d220 <_printf_float+0x2b0>
 801d21c:	464b      	mov	r3, r9
 801d21e:	e793      	b.n	801d148 <_printf_float+0x1d8>
 801d220:	2301      	movs	r3, #1
 801d222:	465a      	mov	r2, fp
 801d224:	4631      	mov	r1, r6
 801d226:	4628      	mov	r0, r5
 801d228:	47b8      	blx	r7
 801d22a:	3001      	adds	r0, #1
 801d22c:	f43f aefb 	beq.w	801d026 <_printf_float+0xb6>
 801d230:	f10a 0a01 	add.w	sl, sl, #1
 801d234:	e7ee      	b.n	801d214 <_printf_float+0x2a4>
 801d236:	bf00      	nop
 801d238:	7fefffff 	.word	0x7fefffff
 801d23c:	080226b8 	.word	0x080226b8
 801d240:	080226bc 	.word	0x080226bc
 801d244:	080226c0 	.word	0x080226c0
 801d248:	080226c4 	.word	0x080226c4
 801d24c:	080226c8 	.word	0x080226c8
 801d250:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801d252:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801d256:	4553      	cmp	r3, sl
 801d258:	bfa8      	it	ge
 801d25a:	4653      	movge	r3, sl
 801d25c:	2b00      	cmp	r3, #0
 801d25e:	4699      	mov	r9, r3
 801d260:	dc36      	bgt.n	801d2d0 <_printf_float+0x360>
 801d262:	f04f 0b00 	mov.w	fp, #0
 801d266:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801d26a:	f104 021a 	add.w	r2, r4, #26
 801d26e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801d270:	9306      	str	r3, [sp, #24]
 801d272:	eba3 0309 	sub.w	r3, r3, r9
 801d276:	455b      	cmp	r3, fp
 801d278:	dc31      	bgt.n	801d2de <_printf_float+0x36e>
 801d27a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d27c:	459a      	cmp	sl, r3
 801d27e:	dc3a      	bgt.n	801d2f6 <_printf_float+0x386>
 801d280:	6823      	ldr	r3, [r4, #0]
 801d282:	07da      	lsls	r2, r3, #31
 801d284:	d437      	bmi.n	801d2f6 <_printf_float+0x386>
 801d286:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d288:	ebaa 0903 	sub.w	r9, sl, r3
 801d28c:	9b06      	ldr	r3, [sp, #24]
 801d28e:	ebaa 0303 	sub.w	r3, sl, r3
 801d292:	4599      	cmp	r9, r3
 801d294:	bfa8      	it	ge
 801d296:	4699      	movge	r9, r3
 801d298:	f1b9 0f00 	cmp.w	r9, #0
 801d29c:	dc33      	bgt.n	801d306 <_printf_float+0x396>
 801d29e:	f04f 0800 	mov.w	r8, #0
 801d2a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801d2a6:	f104 0b1a 	add.w	fp, r4, #26
 801d2aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d2ac:	ebaa 0303 	sub.w	r3, sl, r3
 801d2b0:	eba3 0309 	sub.w	r3, r3, r9
 801d2b4:	4543      	cmp	r3, r8
 801d2b6:	f77f af79 	ble.w	801d1ac <_printf_float+0x23c>
 801d2ba:	2301      	movs	r3, #1
 801d2bc:	465a      	mov	r2, fp
 801d2be:	4631      	mov	r1, r6
 801d2c0:	4628      	mov	r0, r5
 801d2c2:	47b8      	blx	r7
 801d2c4:	3001      	adds	r0, #1
 801d2c6:	f43f aeae 	beq.w	801d026 <_printf_float+0xb6>
 801d2ca:	f108 0801 	add.w	r8, r8, #1
 801d2ce:	e7ec      	b.n	801d2aa <_printf_float+0x33a>
 801d2d0:	4642      	mov	r2, r8
 801d2d2:	4631      	mov	r1, r6
 801d2d4:	4628      	mov	r0, r5
 801d2d6:	47b8      	blx	r7
 801d2d8:	3001      	adds	r0, #1
 801d2da:	d1c2      	bne.n	801d262 <_printf_float+0x2f2>
 801d2dc:	e6a3      	b.n	801d026 <_printf_float+0xb6>
 801d2de:	2301      	movs	r3, #1
 801d2e0:	4631      	mov	r1, r6
 801d2e2:	4628      	mov	r0, r5
 801d2e4:	9206      	str	r2, [sp, #24]
 801d2e6:	47b8      	blx	r7
 801d2e8:	3001      	adds	r0, #1
 801d2ea:	f43f ae9c 	beq.w	801d026 <_printf_float+0xb6>
 801d2ee:	9a06      	ldr	r2, [sp, #24]
 801d2f0:	f10b 0b01 	add.w	fp, fp, #1
 801d2f4:	e7bb      	b.n	801d26e <_printf_float+0x2fe>
 801d2f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801d2fa:	4631      	mov	r1, r6
 801d2fc:	4628      	mov	r0, r5
 801d2fe:	47b8      	blx	r7
 801d300:	3001      	adds	r0, #1
 801d302:	d1c0      	bne.n	801d286 <_printf_float+0x316>
 801d304:	e68f      	b.n	801d026 <_printf_float+0xb6>
 801d306:	9a06      	ldr	r2, [sp, #24]
 801d308:	464b      	mov	r3, r9
 801d30a:	4442      	add	r2, r8
 801d30c:	4631      	mov	r1, r6
 801d30e:	4628      	mov	r0, r5
 801d310:	47b8      	blx	r7
 801d312:	3001      	adds	r0, #1
 801d314:	d1c3      	bne.n	801d29e <_printf_float+0x32e>
 801d316:	e686      	b.n	801d026 <_printf_float+0xb6>
 801d318:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801d31c:	f1ba 0f01 	cmp.w	sl, #1
 801d320:	dc01      	bgt.n	801d326 <_printf_float+0x3b6>
 801d322:	07db      	lsls	r3, r3, #31
 801d324:	d536      	bpl.n	801d394 <_printf_float+0x424>
 801d326:	2301      	movs	r3, #1
 801d328:	4642      	mov	r2, r8
 801d32a:	4631      	mov	r1, r6
 801d32c:	4628      	mov	r0, r5
 801d32e:	47b8      	blx	r7
 801d330:	3001      	adds	r0, #1
 801d332:	f43f ae78 	beq.w	801d026 <_printf_float+0xb6>
 801d336:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801d33a:	4631      	mov	r1, r6
 801d33c:	4628      	mov	r0, r5
 801d33e:	47b8      	blx	r7
 801d340:	3001      	adds	r0, #1
 801d342:	f43f ae70 	beq.w	801d026 <_printf_float+0xb6>
 801d346:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801d34a:	2200      	movs	r2, #0
 801d34c:	2300      	movs	r3, #0
 801d34e:	f10a 3aff 	add.w	sl, sl, #4294967295
 801d352:	f7e3 fbe1 	bl	8000b18 <__aeabi_dcmpeq>
 801d356:	b9c0      	cbnz	r0, 801d38a <_printf_float+0x41a>
 801d358:	4653      	mov	r3, sl
 801d35a:	f108 0201 	add.w	r2, r8, #1
 801d35e:	4631      	mov	r1, r6
 801d360:	4628      	mov	r0, r5
 801d362:	47b8      	blx	r7
 801d364:	3001      	adds	r0, #1
 801d366:	d10c      	bne.n	801d382 <_printf_float+0x412>
 801d368:	e65d      	b.n	801d026 <_printf_float+0xb6>
 801d36a:	2301      	movs	r3, #1
 801d36c:	465a      	mov	r2, fp
 801d36e:	4631      	mov	r1, r6
 801d370:	4628      	mov	r0, r5
 801d372:	47b8      	blx	r7
 801d374:	3001      	adds	r0, #1
 801d376:	f43f ae56 	beq.w	801d026 <_printf_float+0xb6>
 801d37a:	f108 0801 	add.w	r8, r8, #1
 801d37e:	45d0      	cmp	r8, sl
 801d380:	dbf3      	blt.n	801d36a <_printf_float+0x3fa>
 801d382:	464b      	mov	r3, r9
 801d384:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801d388:	e6df      	b.n	801d14a <_printf_float+0x1da>
 801d38a:	f04f 0800 	mov.w	r8, #0
 801d38e:	f104 0b1a 	add.w	fp, r4, #26
 801d392:	e7f4      	b.n	801d37e <_printf_float+0x40e>
 801d394:	2301      	movs	r3, #1
 801d396:	4642      	mov	r2, r8
 801d398:	e7e1      	b.n	801d35e <_printf_float+0x3ee>
 801d39a:	2301      	movs	r3, #1
 801d39c:	464a      	mov	r2, r9
 801d39e:	4631      	mov	r1, r6
 801d3a0:	4628      	mov	r0, r5
 801d3a2:	47b8      	blx	r7
 801d3a4:	3001      	adds	r0, #1
 801d3a6:	f43f ae3e 	beq.w	801d026 <_printf_float+0xb6>
 801d3aa:	f108 0801 	add.w	r8, r8, #1
 801d3ae:	68e3      	ldr	r3, [r4, #12]
 801d3b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801d3b2:	1a5b      	subs	r3, r3, r1
 801d3b4:	4543      	cmp	r3, r8
 801d3b6:	dcf0      	bgt.n	801d39a <_printf_float+0x42a>
 801d3b8:	e6fc      	b.n	801d1b4 <_printf_float+0x244>
 801d3ba:	f04f 0800 	mov.w	r8, #0
 801d3be:	f104 0919 	add.w	r9, r4, #25
 801d3c2:	e7f4      	b.n	801d3ae <_printf_float+0x43e>

0801d3c4 <_printf_common>:
 801d3c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d3c8:	4616      	mov	r6, r2
 801d3ca:	4698      	mov	r8, r3
 801d3cc:	688a      	ldr	r2, [r1, #8]
 801d3ce:	690b      	ldr	r3, [r1, #16]
 801d3d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801d3d4:	4293      	cmp	r3, r2
 801d3d6:	bfb8      	it	lt
 801d3d8:	4613      	movlt	r3, r2
 801d3da:	6033      	str	r3, [r6, #0]
 801d3dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801d3e0:	4607      	mov	r7, r0
 801d3e2:	460c      	mov	r4, r1
 801d3e4:	b10a      	cbz	r2, 801d3ea <_printf_common+0x26>
 801d3e6:	3301      	adds	r3, #1
 801d3e8:	6033      	str	r3, [r6, #0]
 801d3ea:	6823      	ldr	r3, [r4, #0]
 801d3ec:	0699      	lsls	r1, r3, #26
 801d3ee:	bf42      	ittt	mi
 801d3f0:	6833      	ldrmi	r3, [r6, #0]
 801d3f2:	3302      	addmi	r3, #2
 801d3f4:	6033      	strmi	r3, [r6, #0]
 801d3f6:	6825      	ldr	r5, [r4, #0]
 801d3f8:	f015 0506 	ands.w	r5, r5, #6
 801d3fc:	d106      	bne.n	801d40c <_printf_common+0x48>
 801d3fe:	f104 0a19 	add.w	sl, r4, #25
 801d402:	68e3      	ldr	r3, [r4, #12]
 801d404:	6832      	ldr	r2, [r6, #0]
 801d406:	1a9b      	subs	r3, r3, r2
 801d408:	42ab      	cmp	r3, r5
 801d40a:	dc26      	bgt.n	801d45a <_printf_common+0x96>
 801d40c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801d410:	6822      	ldr	r2, [r4, #0]
 801d412:	3b00      	subs	r3, #0
 801d414:	bf18      	it	ne
 801d416:	2301      	movne	r3, #1
 801d418:	0692      	lsls	r2, r2, #26
 801d41a:	d42b      	bmi.n	801d474 <_printf_common+0xb0>
 801d41c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801d420:	4641      	mov	r1, r8
 801d422:	4638      	mov	r0, r7
 801d424:	47c8      	blx	r9
 801d426:	3001      	adds	r0, #1
 801d428:	d01e      	beq.n	801d468 <_printf_common+0xa4>
 801d42a:	6823      	ldr	r3, [r4, #0]
 801d42c:	6922      	ldr	r2, [r4, #16]
 801d42e:	f003 0306 	and.w	r3, r3, #6
 801d432:	2b04      	cmp	r3, #4
 801d434:	bf02      	ittt	eq
 801d436:	68e5      	ldreq	r5, [r4, #12]
 801d438:	6833      	ldreq	r3, [r6, #0]
 801d43a:	1aed      	subeq	r5, r5, r3
 801d43c:	68a3      	ldr	r3, [r4, #8]
 801d43e:	bf0c      	ite	eq
 801d440:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801d444:	2500      	movne	r5, #0
 801d446:	4293      	cmp	r3, r2
 801d448:	bfc4      	itt	gt
 801d44a:	1a9b      	subgt	r3, r3, r2
 801d44c:	18ed      	addgt	r5, r5, r3
 801d44e:	2600      	movs	r6, #0
 801d450:	341a      	adds	r4, #26
 801d452:	42b5      	cmp	r5, r6
 801d454:	d11a      	bne.n	801d48c <_printf_common+0xc8>
 801d456:	2000      	movs	r0, #0
 801d458:	e008      	b.n	801d46c <_printf_common+0xa8>
 801d45a:	2301      	movs	r3, #1
 801d45c:	4652      	mov	r2, sl
 801d45e:	4641      	mov	r1, r8
 801d460:	4638      	mov	r0, r7
 801d462:	47c8      	blx	r9
 801d464:	3001      	adds	r0, #1
 801d466:	d103      	bne.n	801d470 <_printf_common+0xac>
 801d468:	f04f 30ff 	mov.w	r0, #4294967295
 801d46c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d470:	3501      	adds	r5, #1
 801d472:	e7c6      	b.n	801d402 <_printf_common+0x3e>
 801d474:	18e1      	adds	r1, r4, r3
 801d476:	1c5a      	adds	r2, r3, #1
 801d478:	2030      	movs	r0, #48	@ 0x30
 801d47a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801d47e:	4422      	add	r2, r4
 801d480:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801d484:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801d488:	3302      	adds	r3, #2
 801d48a:	e7c7      	b.n	801d41c <_printf_common+0x58>
 801d48c:	2301      	movs	r3, #1
 801d48e:	4622      	mov	r2, r4
 801d490:	4641      	mov	r1, r8
 801d492:	4638      	mov	r0, r7
 801d494:	47c8      	blx	r9
 801d496:	3001      	adds	r0, #1
 801d498:	d0e6      	beq.n	801d468 <_printf_common+0xa4>
 801d49a:	3601      	adds	r6, #1
 801d49c:	e7d9      	b.n	801d452 <_printf_common+0x8e>
	...

0801d4a0 <_printf_i>:
 801d4a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801d4a4:	7e0f      	ldrb	r7, [r1, #24]
 801d4a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801d4a8:	2f78      	cmp	r7, #120	@ 0x78
 801d4aa:	4691      	mov	r9, r2
 801d4ac:	4680      	mov	r8, r0
 801d4ae:	460c      	mov	r4, r1
 801d4b0:	469a      	mov	sl, r3
 801d4b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801d4b6:	d807      	bhi.n	801d4c8 <_printf_i+0x28>
 801d4b8:	2f62      	cmp	r7, #98	@ 0x62
 801d4ba:	d80a      	bhi.n	801d4d2 <_printf_i+0x32>
 801d4bc:	2f00      	cmp	r7, #0
 801d4be:	f000 80d2 	beq.w	801d666 <_printf_i+0x1c6>
 801d4c2:	2f58      	cmp	r7, #88	@ 0x58
 801d4c4:	f000 80b9 	beq.w	801d63a <_printf_i+0x19a>
 801d4c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d4cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801d4d0:	e03a      	b.n	801d548 <_printf_i+0xa8>
 801d4d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801d4d6:	2b15      	cmp	r3, #21
 801d4d8:	d8f6      	bhi.n	801d4c8 <_printf_i+0x28>
 801d4da:	a101      	add	r1, pc, #4	@ (adr r1, 801d4e0 <_printf_i+0x40>)
 801d4dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801d4e0:	0801d539 	.word	0x0801d539
 801d4e4:	0801d54d 	.word	0x0801d54d
 801d4e8:	0801d4c9 	.word	0x0801d4c9
 801d4ec:	0801d4c9 	.word	0x0801d4c9
 801d4f0:	0801d4c9 	.word	0x0801d4c9
 801d4f4:	0801d4c9 	.word	0x0801d4c9
 801d4f8:	0801d54d 	.word	0x0801d54d
 801d4fc:	0801d4c9 	.word	0x0801d4c9
 801d500:	0801d4c9 	.word	0x0801d4c9
 801d504:	0801d4c9 	.word	0x0801d4c9
 801d508:	0801d4c9 	.word	0x0801d4c9
 801d50c:	0801d64d 	.word	0x0801d64d
 801d510:	0801d577 	.word	0x0801d577
 801d514:	0801d607 	.word	0x0801d607
 801d518:	0801d4c9 	.word	0x0801d4c9
 801d51c:	0801d4c9 	.word	0x0801d4c9
 801d520:	0801d66f 	.word	0x0801d66f
 801d524:	0801d4c9 	.word	0x0801d4c9
 801d528:	0801d577 	.word	0x0801d577
 801d52c:	0801d4c9 	.word	0x0801d4c9
 801d530:	0801d4c9 	.word	0x0801d4c9
 801d534:	0801d60f 	.word	0x0801d60f
 801d538:	6833      	ldr	r3, [r6, #0]
 801d53a:	1d1a      	adds	r2, r3, #4
 801d53c:	681b      	ldr	r3, [r3, #0]
 801d53e:	6032      	str	r2, [r6, #0]
 801d540:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801d544:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801d548:	2301      	movs	r3, #1
 801d54a:	e09d      	b.n	801d688 <_printf_i+0x1e8>
 801d54c:	6833      	ldr	r3, [r6, #0]
 801d54e:	6820      	ldr	r0, [r4, #0]
 801d550:	1d19      	adds	r1, r3, #4
 801d552:	6031      	str	r1, [r6, #0]
 801d554:	0606      	lsls	r6, r0, #24
 801d556:	d501      	bpl.n	801d55c <_printf_i+0xbc>
 801d558:	681d      	ldr	r5, [r3, #0]
 801d55a:	e003      	b.n	801d564 <_printf_i+0xc4>
 801d55c:	0645      	lsls	r5, r0, #25
 801d55e:	d5fb      	bpl.n	801d558 <_printf_i+0xb8>
 801d560:	f9b3 5000 	ldrsh.w	r5, [r3]
 801d564:	2d00      	cmp	r5, #0
 801d566:	da03      	bge.n	801d570 <_printf_i+0xd0>
 801d568:	232d      	movs	r3, #45	@ 0x2d
 801d56a:	426d      	negs	r5, r5
 801d56c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d570:	4859      	ldr	r0, [pc, #356]	@ (801d6d8 <_printf_i+0x238>)
 801d572:	230a      	movs	r3, #10
 801d574:	e011      	b.n	801d59a <_printf_i+0xfa>
 801d576:	6821      	ldr	r1, [r4, #0]
 801d578:	6833      	ldr	r3, [r6, #0]
 801d57a:	0608      	lsls	r0, r1, #24
 801d57c:	f853 5b04 	ldr.w	r5, [r3], #4
 801d580:	d402      	bmi.n	801d588 <_printf_i+0xe8>
 801d582:	0649      	lsls	r1, r1, #25
 801d584:	bf48      	it	mi
 801d586:	b2ad      	uxthmi	r5, r5
 801d588:	2f6f      	cmp	r7, #111	@ 0x6f
 801d58a:	4853      	ldr	r0, [pc, #332]	@ (801d6d8 <_printf_i+0x238>)
 801d58c:	6033      	str	r3, [r6, #0]
 801d58e:	bf14      	ite	ne
 801d590:	230a      	movne	r3, #10
 801d592:	2308      	moveq	r3, #8
 801d594:	2100      	movs	r1, #0
 801d596:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801d59a:	6866      	ldr	r6, [r4, #4]
 801d59c:	60a6      	str	r6, [r4, #8]
 801d59e:	2e00      	cmp	r6, #0
 801d5a0:	bfa2      	ittt	ge
 801d5a2:	6821      	ldrge	r1, [r4, #0]
 801d5a4:	f021 0104 	bicge.w	r1, r1, #4
 801d5a8:	6021      	strge	r1, [r4, #0]
 801d5aa:	b90d      	cbnz	r5, 801d5b0 <_printf_i+0x110>
 801d5ac:	2e00      	cmp	r6, #0
 801d5ae:	d04b      	beq.n	801d648 <_printf_i+0x1a8>
 801d5b0:	4616      	mov	r6, r2
 801d5b2:	fbb5 f1f3 	udiv	r1, r5, r3
 801d5b6:	fb03 5711 	mls	r7, r3, r1, r5
 801d5ba:	5dc7      	ldrb	r7, [r0, r7]
 801d5bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801d5c0:	462f      	mov	r7, r5
 801d5c2:	42bb      	cmp	r3, r7
 801d5c4:	460d      	mov	r5, r1
 801d5c6:	d9f4      	bls.n	801d5b2 <_printf_i+0x112>
 801d5c8:	2b08      	cmp	r3, #8
 801d5ca:	d10b      	bne.n	801d5e4 <_printf_i+0x144>
 801d5cc:	6823      	ldr	r3, [r4, #0]
 801d5ce:	07df      	lsls	r7, r3, #31
 801d5d0:	d508      	bpl.n	801d5e4 <_printf_i+0x144>
 801d5d2:	6923      	ldr	r3, [r4, #16]
 801d5d4:	6861      	ldr	r1, [r4, #4]
 801d5d6:	4299      	cmp	r1, r3
 801d5d8:	bfde      	ittt	le
 801d5da:	2330      	movle	r3, #48	@ 0x30
 801d5dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 801d5e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 801d5e4:	1b92      	subs	r2, r2, r6
 801d5e6:	6122      	str	r2, [r4, #16]
 801d5e8:	f8cd a000 	str.w	sl, [sp]
 801d5ec:	464b      	mov	r3, r9
 801d5ee:	aa03      	add	r2, sp, #12
 801d5f0:	4621      	mov	r1, r4
 801d5f2:	4640      	mov	r0, r8
 801d5f4:	f7ff fee6 	bl	801d3c4 <_printf_common>
 801d5f8:	3001      	adds	r0, #1
 801d5fa:	d14a      	bne.n	801d692 <_printf_i+0x1f2>
 801d5fc:	f04f 30ff 	mov.w	r0, #4294967295
 801d600:	b004      	add	sp, #16
 801d602:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d606:	6823      	ldr	r3, [r4, #0]
 801d608:	f043 0320 	orr.w	r3, r3, #32
 801d60c:	6023      	str	r3, [r4, #0]
 801d60e:	4833      	ldr	r0, [pc, #204]	@ (801d6dc <_printf_i+0x23c>)
 801d610:	2778      	movs	r7, #120	@ 0x78
 801d612:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801d616:	6823      	ldr	r3, [r4, #0]
 801d618:	6831      	ldr	r1, [r6, #0]
 801d61a:	061f      	lsls	r7, r3, #24
 801d61c:	f851 5b04 	ldr.w	r5, [r1], #4
 801d620:	d402      	bmi.n	801d628 <_printf_i+0x188>
 801d622:	065f      	lsls	r7, r3, #25
 801d624:	bf48      	it	mi
 801d626:	b2ad      	uxthmi	r5, r5
 801d628:	6031      	str	r1, [r6, #0]
 801d62a:	07d9      	lsls	r1, r3, #31
 801d62c:	bf44      	itt	mi
 801d62e:	f043 0320 	orrmi.w	r3, r3, #32
 801d632:	6023      	strmi	r3, [r4, #0]
 801d634:	b11d      	cbz	r5, 801d63e <_printf_i+0x19e>
 801d636:	2310      	movs	r3, #16
 801d638:	e7ac      	b.n	801d594 <_printf_i+0xf4>
 801d63a:	4827      	ldr	r0, [pc, #156]	@ (801d6d8 <_printf_i+0x238>)
 801d63c:	e7e9      	b.n	801d612 <_printf_i+0x172>
 801d63e:	6823      	ldr	r3, [r4, #0]
 801d640:	f023 0320 	bic.w	r3, r3, #32
 801d644:	6023      	str	r3, [r4, #0]
 801d646:	e7f6      	b.n	801d636 <_printf_i+0x196>
 801d648:	4616      	mov	r6, r2
 801d64a:	e7bd      	b.n	801d5c8 <_printf_i+0x128>
 801d64c:	6833      	ldr	r3, [r6, #0]
 801d64e:	6825      	ldr	r5, [r4, #0]
 801d650:	6961      	ldr	r1, [r4, #20]
 801d652:	1d18      	adds	r0, r3, #4
 801d654:	6030      	str	r0, [r6, #0]
 801d656:	062e      	lsls	r6, r5, #24
 801d658:	681b      	ldr	r3, [r3, #0]
 801d65a:	d501      	bpl.n	801d660 <_printf_i+0x1c0>
 801d65c:	6019      	str	r1, [r3, #0]
 801d65e:	e002      	b.n	801d666 <_printf_i+0x1c6>
 801d660:	0668      	lsls	r0, r5, #25
 801d662:	d5fb      	bpl.n	801d65c <_printf_i+0x1bc>
 801d664:	8019      	strh	r1, [r3, #0]
 801d666:	2300      	movs	r3, #0
 801d668:	6123      	str	r3, [r4, #16]
 801d66a:	4616      	mov	r6, r2
 801d66c:	e7bc      	b.n	801d5e8 <_printf_i+0x148>
 801d66e:	6833      	ldr	r3, [r6, #0]
 801d670:	1d1a      	adds	r2, r3, #4
 801d672:	6032      	str	r2, [r6, #0]
 801d674:	681e      	ldr	r6, [r3, #0]
 801d676:	6862      	ldr	r2, [r4, #4]
 801d678:	2100      	movs	r1, #0
 801d67a:	4630      	mov	r0, r6
 801d67c:	f7e2 fdd0 	bl	8000220 <memchr>
 801d680:	b108      	cbz	r0, 801d686 <_printf_i+0x1e6>
 801d682:	1b80      	subs	r0, r0, r6
 801d684:	6060      	str	r0, [r4, #4]
 801d686:	6863      	ldr	r3, [r4, #4]
 801d688:	6123      	str	r3, [r4, #16]
 801d68a:	2300      	movs	r3, #0
 801d68c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d690:	e7aa      	b.n	801d5e8 <_printf_i+0x148>
 801d692:	6923      	ldr	r3, [r4, #16]
 801d694:	4632      	mov	r2, r6
 801d696:	4649      	mov	r1, r9
 801d698:	4640      	mov	r0, r8
 801d69a:	47d0      	blx	sl
 801d69c:	3001      	adds	r0, #1
 801d69e:	d0ad      	beq.n	801d5fc <_printf_i+0x15c>
 801d6a0:	6823      	ldr	r3, [r4, #0]
 801d6a2:	079b      	lsls	r3, r3, #30
 801d6a4:	d413      	bmi.n	801d6ce <_printf_i+0x22e>
 801d6a6:	68e0      	ldr	r0, [r4, #12]
 801d6a8:	9b03      	ldr	r3, [sp, #12]
 801d6aa:	4298      	cmp	r0, r3
 801d6ac:	bfb8      	it	lt
 801d6ae:	4618      	movlt	r0, r3
 801d6b0:	e7a6      	b.n	801d600 <_printf_i+0x160>
 801d6b2:	2301      	movs	r3, #1
 801d6b4:	4632      	mov	r2, r6
 801d6b6:	4649      	mov	r1, r9
 801d6b8:	4640      	mov	r0, r8
 801d6ba:	47d0      	blx	sl
 801d6bc:	3001      	adds	r0, #1
 801d6be:	d09d      	beq.n	801d5fc <_printf_i+0x15c>
 801d6c0:	3501      	adds	r5, #1
 801d6c2:	68e3      	ldr	r3, [r4, #12]
 801d6c4:	9903      	ldr	r1, [sp, #12]
 801d6c6:	1a5b      	subs	r3, r3, r1
 801d6c8:	42ab      	cmp	r3, r5
 801d6ca:	dcf2      	bgt.n	801d6b2 <_printf_i+0x212>
 801d6cc:	e7eb      	b.n	801d6a6 <_printf_i+0x206>
 801d6ce:	2500      	movs	r5, #0
 801d6d0:	f104 0619 	add.w	r6, r4, #25
 801d6d4:	e7f5      	b.n	801d6c2 <_printf_i+0x222>
 801d6d6:	bf00      	nop
 801d6d8:	080226ca 	.word	0x080226ca
 801d6dc:	080226db 	.word	0x080226db

0801d6e0 <_scanf_float>:
 801d6e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d6e4:	b087      	sub	sp, #28
 801d6e6:	4617      	mov	r7, r2
 801d6e8:	9303      	str	r3, [sp, #12]
 801d6ea:	688b      	ldr	r3, [r1, #8]
 801d6ec:	1e5a      	subs	r2, r3, #1
 801d6ee:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801d6f2:	bf81      	itttt	hi
 801d6f4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801d6f8:	eb03 0b05 	addhi.w	fp, r3, r5
 801d6fc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801d700:	608b      	strhi	r3, [r1, #8]
 801d702:	680b      	ldr	r3, [r1, #0]
 801d704:	460a      	mov	r2, r1
 801d706:	f04f 0500 	mov.w	r5, #0
 801d70a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801d70e:	f842 3b1c 	str.w	r3, [r2], #28
 801d712:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801d716:	4680      	mov	r8, r0
 801d718:	460c      	mov	r4, r1
 801d71a:	bf98      	it	ls
 801d71c:	f04f 0b00 	movls.w	fp, #0
 801d720:	9201      	str	r2, [sp, #4]
 801d722:	4616      	mov	r6, r2
 801d724:	46aa      	mov	sl, r5
 801d726:	46a9      	mov	r9, r5
 801d728:	9502      	str	r5, [sp, #8]
 801d72a:	68a2      	ldr	r2, [r4, #8]
 801d72c:	b152      	cbz	r2, 801d744 <_scanf_float+0x64>
 801d72e:	683b      	ldr	r3, [r7, #0]
 801d730:	781b      	ldrb	r3, [r3, #0]
 801d732:	2b4e      	cmp	r3, #78	@ 0x4e
 801d734:	d864      	bhi.n	801d800 <_scanf_float+0x120>
 801d736:	2b40      	cmp	r3, #64	@ 0x40
 801d738:	d83c      	bhi.n	801d7b4 <_scanf_float+0xd4>
 801d73a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801d73e:	b2c8      	uxtb	r0, r1
 801d740:	280e      	cmp	r0, #14
 801d742:	d93a      	bls.n	801d7ba <_scanf_float+0xda>
 801d744:	f1b9 0f00 	cmp.w	r9, #0
 801d748:	d003      	beq.n	801d752 <_scanf_float+0x72>
 801d74a:	6823      	ldr	r3, [r4, #0]
 801d74c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801d750:	6023      	str	r3, [r4, #0]
 801d752:	f10a 3aff 	add.w	sl, sl, #4294967295
 801d756:	f1ba 0f01 	cmp.w	sl, #1
 801d75a:	f200 8117 	bhi.w	801d98c <_scanf_float+0x2ac>
 801d75e:	9b01      	ldr	r3, [sp, #4]
 801d760:	429e      	cmp	r6, r3
 801d762:	f200 8108 	bhi.w	801d976 <_scanf_float+0x296>
 801d766:	2001      	movs	r0, #1
 801d768:	b007      	add	sp, #28
 801d76a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d76e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801d772:	2a0d      	cmp	r2, #13
 801d774:	d8e6      	bhi.n	801d744 <_scanf_float+0x64>
 801d776:	a101      	add	r1, pc, #4	@ (adr r1, 801d77c <_scanf_float+0x9c>)
 801d778:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801d77c:	0801d8c3 	.word	0x0801d8c3
 801d780:	0801d745 	.word	0x0801d745
 801d784:	0801d745 	.word	0x0801d745
 801d788:	0801d745 	.word	0x0801d745
 801d78c:	0801d923 	.word	0x0801d923
 801d790:	0801d8fb 	.word	0x0801d8fb
 801d794:	0801d745 	.word	0x0801d745
 801d798:	0801d745 	.word	0x0801d745
 801d79c:	0801d8d1 	.word	0x0801d8d1
 801d7a0:	0801d745 	.word	0x0801d745
 801d7a4:	0801d745 	.word	0x0801d745
 801d7a8:	0801d745 	.word	0x0801d745
 801d7ac:	0801d745 	.word	0x0801d745
 801d7b0:	0801d889 	.word	0x0801d889
 801d7b4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801d7b8:	e7db      	b.n	801d772 <_scanf_float+0x92>
 801d7ba:	290e      	cmp	r1, #14
 801d7bc:	d8c2      	bhi.n	801d744 <_scanf_float+0x64>
 801d7be:	a001      	add	r0, pc, #4	@ (adr r0, 801d7c4 <_scanf_float+0xe4>)
 801d7c0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801d7c4:	0801d879 	.word	0x0801d879
 801d7c8:	0801d745 	.word	0x0801d745
 801d7cc:	0801d879 	.word	0x0801d879
 801d7d0:	0801d90f 	.word	0x0801d90f
 801d7d4:	0801d745 	.word	0x0801d745
 801d7d8:	0801d821 	.word	0x0801d821
 801d7dc:	0801d85f 	.word	0x0801d85f
 801d7e0:	0801d85f 	.word	0x0801d85f
 801d7e4:	0801d85f 	.word	0x0801d85f
 801d7e8:	0801d85f 	.word	0x0801d85f
 801d7ec:	0801d85f 	.word	0x0801d85f
 801d7f0:	0801d85f 	.word	0x0801d85f
 801d7f4:	0801d85f 	.word	0x0801d85f
 801d7f8:	0801d85f 	.word	0x0801d85f
 801d7fc:	0801d85f 	.word	0x0801d85f
 801d800:	2b6e      	cmp	r3, #110	@ 0x6e
 801d802:	d809      	bhi.n	801d818 <_scanf_float+0x138>
 801d804:	2b60      	cmp	r3, #96	@ 0x60
 801d806:	d8b2      	bhi.n	801d76e <_scanf_float+0x8e>
 801d808:	2b54      	cmp	r3, #84	@ 0x54
 801d80a:	d07b      	beq.n	801d904 <_scanf_float+0x224>
 801d80c:	2b59      	cmp	r3, #89	@ 0x59
 801d80e:	d199      	bne.n	801d744 <_scanf_float+0x64>
 801d810:	2d07      	cmp	r5, #7
 801d812:	d197      	bne.n	801d744 <_scanf_float+0x64>
 801d814:	2508      	movs	r5, #8
 801d816:	e02c      	b.n	801d872 <_scanf_float+0x192>
 801d818:	2b74      	cmp	r3, #116	@ 0x74
 801d81a:	d073      	beq.n	801d904 <_scanf_float+0x224>
 801d81c:	2b79      	cmp	r3, #121	@ 0x79
 801d81e:	e7f6      	b.n	801d80e <_scanf_float+0x12e>
 801d820:	6821      	ldr	r1, [r4, #0]
 801d822:	05c8      	lsls	r0, r1, #23
 801d824:	d51b      	bpl.n	801d85e <_scanf_float+0x17e>
 801d826:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801d82a:	6021      	str	r1, [r4, #0]
 801d82c:	f109 0901 	add.w	r9, r9, #1
 801d830:	f1bb 0f00 	cmp.w	fp, #0
 801d834:	d003      	beq.n	801d83e <_scanf_float+0x15e>
 801d836:	3201      	adds	r2, #1
 801d838:	f10b 3bff 	add.w	fp, fp, #4294967295
 801d83c:	60a2      	str	r2, [r4, #8]
 801d83e:	68a3      	ldr	r3, [r4, #8]
 801d840:	3b01      	subs	r3, #1
 801d842:	60a3      	str	r3, [r4, #8]
 801d844:	6923      	ldr	r3, [r4, #16]
 801d846:	3301      	adds	r3, #1
 801d848:	6123      	str	r3, [r4, #16]
 801d84a:	687b      	ldr	r3, [r7, #4]
 801d84c:	3b01      	subs	r3, #1
 801d84e:	2b00      	cmp	r3, #0
 801d850:	607b      	str	r3, [r7, #4]
 801d852:	f340 8087 	ble.w	801d964 <_scanf_float+0x284>
 801d856:	683b      	ldr	r3, [r7, #0]
 801d858:	3301      	adds	r3, #1
 801d85a:	603b      	str	r3, [r7, #0]
 801d85c:	e765      	b.n	801d72a <_scanf_float+0x4a>
 801d85e:	eb1a 0105 	adds.w	r1, sl, r5
 801d862:	f47f af6f 	bne.w	801d744 <_scanf_float+0x64>
 801d866:	6822      	ldr	r2, [r4, #0]
 801d868:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801d86c:	6022      	str	r2, [r4, #0]
 801d86e:	460d      	mov	r5, r1
 801d870:	468a      	mov	sl, r1
 801d872:	f806 3b01 	strb.w	r3, [r6], #1
 801d876:	e7e2      	b.n	801d83e <_scanf_float+0x15e>
 801d878:	6822      	ldr	r2, [r4, #0]
 801d87a:	0610      	lsls	r0, r2, #24
 801d87c:	f57f af62 	bpl.w	801d744 <_scanf_float+0x64>
 801d880:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801d884:	6022      	str	r2, [r4, #0]
 801d886:	e7f4      	b.n	801d872 <_scanf_float+0x192>
 801d888:	f1ba 0f00 	cmp.w	sl, #0
 801d88c:	d10e      	bne.n	801d8ac <_scanf_float+0x1cc>
 801d88e:	f1b9 0f00 	cmp.w	r9, #0
 801d892:	d10e      	bne.n	801d8b2 <_scanf_float+0x1d2>
 801d894:	6822      	ldr	r2, [r4, #0]
 801d896:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801d89a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801d89e:	d108      	bne.n	801d8b2 <_scanf_float+0x1d2>
 801d8a0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801d8a4:	6022      	str	r2, [r4, #0]
 801d8a6:	f04f 0a01 	mov.w	sl, #1
 801d8aa:	e7e2      	b.n	801d872 <_scanf_float+0x192>
 801d8ac:	f1ba 0f02 	cmp.w	sl, #2
 801d8b0:	d055      	beq.n	801d95e <_scanf_float+0x27e>
 801d8b2:	2d01      	cmp	r5, #1
 801d8b4:	d002      	beq.n	801d8bc <_scanf_float+0x1dc>
 801d8b6:	2d04      	cmp	r5, #4
 801d8b8:	f47f af44 	bne.w	801d744 <_scanf_float+0x64>
 801d8bc:	3501      	adds	r5, #1
 801d8be:	b2ed      	uxtb	r5, r5
 801d8c0:	e7d7      	b.n	801d872 <_scanf_float+0x192>
 801d8c2:	f1ba 0f01 	cmp.w	sl, #1
 801d8c6:	f47f af3d 	bne.w	801d744 <_scanf_float+0x64>
 801d8ca:	f04f 0a02 	mov.w	sl, #2
 801d8ce:	e7d0      	b.n	801d872 <_scanf_float+0x192>
 801d8d0:	b97d      	cbnz	r5, 801d8f2 <_scanf_float+0x212>
 801d8d2:	f1b9 0f00 	cmp.w	r9, #0
 801d8d6:	f47f af38 	bne.w	801d74a <_scanf_float+0x6a>
 801d8da:	6822      	ldr	r2, [r4, #0]
 801d8dc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801d8e0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801d8e4:	f040 8108 	bne.w	801daf8 <_scanf_float+0x418>
 801d8e8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801d8ec:	6022      	str	r2, [r4, #0]
 801d8ee:	2501      	movs	r5, #1
 801d8f0:	e7bf      	b.n	801d872 <_scanf_float+0x192>
 801d8f2:	2d03      	cmp	r5, #3
 801d8f4:	d0e2      	beq.n	801d8bc <_scanf_float+0x1dc>
 801d8f6:	2d05      	cmp	r5, #5
 801d8f8:	e7de      	b.n	801d8b8 <_scanf_float+0x1d8>
 801d8fa:	2d02      	cmp	r5, #2
 801d8fc:	f47f af22 	bne.w	801d744 <_scanf_float+0x64>
 801d900:	2503      	movs	r5, #3
 801d902:	e7b6      	b.n	801d872 <_scanf_float+0x192>
 801d904:	2d06      	cmp	r5, #6
 801d906:	f47f af1d 	bne.w	801d744 <_scanf_float+0x64>
 801d90a:	2507      	movs	r5, #7
 801d90c:	e7b1      	b.n	801d872 <_scanf_float+0x192>
 801d90e:	6822      	ldr	r2, [r4, #0]
 801d910:	0591      	lsls	r1, r2, #22
 801d912:	f57f af17 	bpl.w	801d744 <_scanf_float+0x64>
 801d916:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801d91a:	6022      	str	r2, [r4, #0]
 801d91c:	f8cd 9008 	str.w	r9, [sp, #8]
 801d920:	e7a7      	b.n	801d872 <_scanf_float+0x192>
 801d922:	6822      	ldr	r2, [r4, #0]
 801d924:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801d928:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801d92c:	d006      	beq.n	801d93c <_scanf_float+0x25c>
 801d92e:	0550      	lsls	r0, r2, #21
 801d930:	f57f af08 	bpl.w	801d744 <_scanf_float+0x64>
 801d934:	f1b9 0f00 	cmp.w	r9, #0
 801d938:	f000 80de 	beq.w	801daf8 <_scanf_float+0x418>
 801d93c:	0591      	lsls	r1, r2, #22
 801d93e:	bf58      	it	pl
 801d940:	9902      	ldrpl	r1, [sp, #8]
 801d942:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801d946:	bf58      	it	pl
 801d948:	eba9 0101 	subpl.w	r1, r9, r1
 801d94c:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801d950:	bf58      	it	pl
 801d952:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801d956:	6022      	str	r2, [r4, #0]
 801d958:	f04f 0900 	mov.w	r9, #0
 801d95c:	e789      	b.n	801d872 <_scanf_float+0x192>
 801d95e:	f04f 0a03 	mov.w	sl, #3
 801d962:	e786      	b.n	801d872 <_scanf_float+0x192>
 801d964:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801d968:	4639      	mov	r1, r7
 801d96a:	4640      	mov	r0, r8
 801d96c:	4798      	blx	r3
 801d96e:	2800      	cmp	r0, #0
 801d970:	f43f aedb 	beq.w	801d72a <_scanf_float+0x4a>
 801d974:	e6e6      	b.n	801d744 <_scanf_float+0x64>
 801d976:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801d97a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801d97e:	463a      	mov	r2, r7
 801d980:	4640      	mov	r0, r8
 801d982:	4798      	blx	r3
 801d984:	6923      	ldr	r3, [r4, #16]
 801d986:	3b01      	subs	r3, #1
 801d988:	6123      	str	r3, [r4, #16]
 801d98a:	e6e8      	b.n	801d75e <_scanf_float+0x7e>
 801d98c:	1e6b      	subs	r3, r5, #1
 801d98e:	2b06      	cmp	r3, #6
 801d990:	d824      	bhi.n	801d9dc <_scanf_float+0x2fc>
 801d992:	2d02      	cmp	r5, #2
 801d994:	d836      	bhi.n	801da04 <_scanf_float+0x324>
 801d996:	9b01      	ldr	r3, [sp, #4]
 801d998:	429e      	cmp	r6, r3
 801d99a:	f67f aee4 	bls.w	801d766 <_scanf_float+0x86>
 801d99e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801d9a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801d9a6:	463a      	mov	r2, r7
 801d9a8:	4640      	mov	r0, r8
 801d9aa:	4798      	blx	r3
 801d9ac:	6923      	ldr	r3, [r4, #16]
 801d9ae:	3b01      	subs	r3, #1
 801d9b0:	6123      	str	r3, [r4, #16]
 801d9b2:	e7f0      	b.n	801d996 <_scanf_float+0x2b6>
 801d9b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801d9b8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801d9bc:	463a      	mov	r2, r7
 801d9be:	4640      	mov	r0, r8
 801d9c0:	4798      	blx	r3
 801d9c2:	6923      	ldr	r3, [r4, #16]
 801d9c4:	3b01      	subs	r3, #1
 801d9c6:	6123      	str	r3, [r4, #16]
 801d9c8:	f10a 3aff 	add.w	sl, sl, #4294967295
 801d9cc:	fa5f fa8a 	uxtb.w	sl, sl
 801d9d0:	f1ba 0f02 	cmp.w	sl, #2
 801d9d4:	d1ee      	bne.n	801d9b4 <_scanf_float+0x2d4>
 801d9d6:	3d03      	subs	r5, #3
 801d9d8:	b2ed      	uxtb	r5, r5
 801d9da:	1b76      	subs	r6, r6, r5
 801d9dc:	6823      	ldr	r3, [r4, #0]
 801d9de:	05da      	lsls	r2, r3, #23
 801d9e0:	d530      	bpl.n	801da44 <_scanf_float+0x364>
 801d9e2:	055b      	lsls	r3, r3, #21
 801d9e4:	d511      	bpl.n	801da0a <_scanf_float+0x32a>
 801d9e6:	9b01      	ldr	r3, [sp, #4]
 801d9e8:	429e      	cmp	r6, r3
 801d9ea:	f67f aebc 	bls.w	801d766 <_scanf_float+0x86>
 801d9ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801d9f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801d9f6:	463a      	mov	r2, r7
 801d9f8:	4640      	mov	r0, r8
 801d9fa:	4798      	blx	r3
 801d9fc:	6923      	ldr	r3, [r4, #16]
 801d9fe:	3b01      	subs	r3, #1
 801da00:	6123      	str	r3, [r4, #16]
 801da02:	e7f0      	b.n	801d9e6 <_scanf_float+0x306>
 801da04:	46aa      	mov	sl, r5
 801da06:	46b3      	mov	fp, r6
 801da08:	e7de      	b.n	801d9c8 <_scanf_float+0x2e8>
 801da0a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801da0e:	6923      	ldr	r3, [r4, #16]
 801da10:	2965      	cmp	r1, #101	@ 0x65
 801da12:	f103 33ff 	add.w	r3, r3, #4294967295
 801da16:	f106 35ff 	add.w	r5, r6, #4294967295
 801da1a:	6123      	str	r3, [r4, #16]
 801da1c:	d00c      	beq.n	801da38 <_scanf_float+0x358>
 801da1e:	2945      	cmp	r1, #69	@ 0x45
 801da20:	d00a      	beq.n	801da38 <_scanf_float+0x358>
 801da22:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801da26:	463a      	mov	r2, r7
 801da28:	4640      	mov	r0, r8
 801da2a:	4798      	blx	r3
 801da2c:	6923      	ldr	r3, [r4, #16]
 801da2e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801da32:	3b01      	subs	r3, #1
 801da34:	1eb5      	subs	r5, r6, #2
 801da36:	6123      	str	r3, [r4, #16]
 801da38:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801da3c:	463a      	mov	r2, r7
 801da3e:	4640      	mov	r0, r8
 801da40:	4798      	blx	r3
 801da42:	462e      	mov	r6, r5
 801da44:	6822      	ldr	r2, [r4, #0]
 801da46:	f012 0210 	ands.w	r2, r2, #16
 801da4a:	d001      	beq.n	801da50 <_scanf_float+0x370>
 801da4c:	2000      	movs	r0, #0
 801da4e:	e68b      	b.n	801d768 <_scanf_float+0x88>
 801da50:	7032      	strb	r2, [r6, #0]
 801da52:	6823      	ldr	r3, [r4, #0]
 801da54:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801da58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801da5c:	d11c      	bne.n	801da98 <_scanf_float+0x3b8>
 801da5e:	9b02      	ldr	r3, [sp, #8]
 801da60:	454b      	cmp	r3, r9
 801da62:	eba3 0209 	sub.w	r2, r3, r9
 801da66:	d123      	bne.n	801dab0 <_scanf_float+0x3d0>
 801da68:	9901      	ldr	r1, [sp, #4]
 801da6a:	2200      	movs	r2, #0
 801da6c:	4640      	mov	r0, r8
 801da6e:	f002 fdcf 	bl	8020610 <_strtod_r>
 801da72:	9b03      	ldr	r3, [sp, #12]
 801da74:	6821      	ldr	r1, [r4, #0]
 801da76:	681b      	ldr	r3, [r3, #0]
 801da78:	f011 0f02 	tst.w	r1, #2
 801da7c:	ec57 6b10 	vmov	r6, r7, d0
 801da80:	f103 0204 	add.w	r2, r3, #4
 801da84:	d01f      	beq.n	801dac6 <_scanf_float+0x3e6>
 801da86:	9903      	ldr	r1, [sp, #12]
 801da88:	600a      	str	r2, [r1, #0]
 801da8a:	681b      	ldr	r3, [r3, #0]
 801da8c:	e9c3 6700 	strd	r6, r7, [r3]
 801da90:	68e3      	ldr	r3, [r4, #12]
 801da92:	3301      	adds	r3, #1
 801da94:	60e3      	str	r3, [r4, #12]
 801da96:	e7d9      	b.n	801da4c <_scanf_float+0x36c>
 801da98:	9b04      	ldr	r3, [sp, #16]
 801da9a:	2b00      	cmp	r3, #0
 801da9c:	d0e4      	beq.n	801da68 <_scanf_float+0x388>
 801da9e:	9905      	ldr	r1, [sp, #20]
 801daa0:	230a      	movs	r3, #10
 801daa2:	3101      	adds	r1, #1
 801daa4:	4640      	mov	r0, r8
 801daa6:	f002 fe33 	bl	8020710 <_strtol_r>
 801daaa:	9b04      	ldr	r3, [sp, #16]
 801daac:	9e05      	ldr	r6, [sp, #20]
 801daae:	1ac2      	subs	r2, r0, r3
 801dab0:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801dab4:	429e      	cmp	r6, r3
 801dab6:	bf28      	it	cs
 801dab8:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801dabc:	4910      	ldr	r1, [pc, #64]	@ (801db00 <_scanf_float+0x420>)
 801dabe:	4630      	mov	r0, r6
 801dac0:	f000 fa18 	bl	801def4 <siprintf>
 801dac4:	e7d0      	b.n	801da68 <_scanf_float+0x388>
 801dac6:	f011 0f04 	tst.w	r1, #4
 801daca:	9903      	ldr	r1, [sp, #12]
 801dacc:	600a      	str	r2, [r1, #0]
 801dace:	d1dc      	bne.n	801da8a <_scanf_float+0x3aa>
 801dad0:	681d      	ldr	r5, [r3, #0]
 801dad2:	4632      	mov	r2, r6
 801dad4:	463b      	mov	r3, r7
 801dad6:	4630      	mov	r0, r6
 801dad8:	4639      	mov	r1, r7
 801dada:	f7e3 f84f 	bl	8000b7c <__aeabi_dcmpun>
 801dade:	b128      	cbz	r0, 801daec <_scanf_float+0x40c>
 801dae0:	4808      	ldr	r0, [pc, #32]	@ (801db04 <_scanf_float+0x424>)
 801dae2:	f000 fb8d 	bl	801e200 <nanf>
 801dae6:	ed85 0a00 	vstr	s0, [r5]
 801daea:	e7d1      	b.n	801da90 <_scanf_float+0x3b0>
 801daec:	4630      	mov	r0, r6
 801daee:	4639      	mov	r1, r7
 801daf0:	f7e3 f8a2 	bl	8000c38 <__aeabi_d2f>
 801daf4:	6028      	str	r0, [r5, #0]
 801daf6:	e7cb      	b.n	801da90 <_scanf_float+0x3b0>
 801daf8:	f04f 0900 	mov.w	r9, #0
 801dafc:	e629      	b.n	801d752 <_scanf_float+0x72>
 801dafe:	bf00      	nop
 801db00:	080226ec 	.word	0x080226ec
 801db04:	08022a85 	.word	0x08022a85

0801db08 <std>:
 801db08:	2300      	movs	r3, #0
 801db0a:	b510      	push	{r4, lr}
 801db0c:	4604      	mov	r4, r0
 801db0e:	e9c0 3300 	strd	r3, r3, [r0]
 801db12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801db16:	6083      	str	r3, [r0, #8]
 801db18:	8181      	strh	r1, [r0, #12]
 801db1a:	6643      	str	r3, [r0, #100]	@ 0x64
 801db1c:	81c2      	strh	r2, [r0, #14]
 801db1e:	6183      	str	r3, [r0, #24]
 801db20:	4619      	mov	r1, r3
 801db22:	2208      	movs	r2, #8
 801db24:	305c      	adds	r0, #92	@ 0x5c
 801db26:	f000 fadd 	bl	801e0e4 <memset>
 801db2a:	4b0d      	ldr	r3, [pc, #52]	@ (801db60 <std+0x58>)
 801db2c:	6263      	str	r3, [r4, #36]	@ 0x24
 801db2e:	4b0d      	ldr	r3, [pc, #52]	@ (801db64 <std+0x5c>)
 801db30:	62a3      	str	r3, [r4, #40]	@ 0x28
 801db32:	4b0d      	ldr	r3, [pc, #52]	@ (801db68 <std+0x60>)
 801db34:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801db36:	4b0d      	ldr	r3, [pc, #52]	@ (801db6c <std+0x64>)
 801db38:	6323      	str	r3, [r4, #48]	@ 0x30
 801db3a:	4b0d      	ldr	r3, [pc, #52]	@ (801db70 <std+0x68>)
 801db3c:	6224      	str	r4, [r4, #32]
 801db3e:	429c      	cmp	r4, r3
 801db40:	d006      	beq.n	801db50 <std+0x48>
 801db42:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801db46:	4294      	cmp	r4, r2
 801db48:	d002      	beq.n	801db50 <std+0x48>
 801db4a:	33d0      	adds	r3, #208	@ 0xd0
 801db4c:	429c      	cmp	r4, r3
 801db4e:	d105      	bne.n	801db5c <std+0x54>
 801db50:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801db54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801db58:	f000 bb40 	b.w	801e1dc <__retarget_lock_init_recursive>
 801db5c:	bd10      	pop	{r4, pc}
 801db5e:	bf00      	nop
 801db60:	0801df35 	.word	0x0801df35
 801db64:	0801df57 	.word	0x0801df57
 801db68:	0801df8f 	.word	0x0801df8f
 801db6c:	0801dfb3 	.word	0x0801dfb3
 801db70:	2001bda4 	.word	0x2001bda4

0801db74 <stdio_exit_handler>:
 801db74:	4a02      	ldr	r2, [pc, #8]	@ (801db80 <stdio_exit_handler+0xc>)
 801db76:	4903      	ldr	r1, [pc, #12]	@ (801db84 <stdio_exit_handler+0x10>)
 801db78:	4803      	ldr	r0, [pc, #12]	@ (801db88 <stdio_exit_handler+0x14>)
 801db7a:	f000 b869 	b.w	801dc50 <_fwalk_sglue>
 801db7e:	bf00      	nop
 801db80:	20000030 	.word	0x20000030
 801db84:	08020d51 	.word	0x08020d51
 801db88:	20000040 	.word	0x20000040

0801db8c <cleanup_stdio>:
 801db8c:	6841      	ldr	r1, [r0, #4]
 801db8e:	4b0c      	ldr	r3, [pc, #48]	@ (801dbc0 <cleanup_stdio+0x34>)
 801db90:	4299      	cmp	r1, r3
 801db92:	b510      	push	{r4, lr}
 801db94:	4604      	mov	r4, r0
 801db96:	d001      	beq.n	801db9c <cleanup_stdio+0x10>
 801db98:	f003 f8da 	bl	8020d50 <_fflush_r>
 801db9c:	68a1      	ldr	r1, [r4, #8]
 801db9e:	4b09      	ldr	r3, [pc, #36]	@ (801dbc4 <cleanup_stdio+0x38>)
 801dba0:	4299      	cmp	r1, r3
 801dba2:	d002      	beq.n	801dbaa <cleanup_stdio+0x1e>
 801dba4:	4620      	mov	r0, r4
 801dba6:	f003 f8d3 	bl	8020d50 <_fflush_r>
 801dbaa:	68e1      	ldr	r1, [r4, #12]
 801dbac:	4b06      	ldr	r3, [pc, #24]	@ (801dbc8 <cleanup_stdio+0x3c>)
 801dbae:	4299      	cmp	r1, r3
 801dbb0:	d004      	beq.n	801dbbc <cleanup_stdio+0x30>
 801dbb2:	4620      	mov	r0, r4
 801dbb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801dbb8:	f003 b8ca 	b.w	8020d50 <_fflush_r>
 801dbbc:	bd10      	pop	{r4, pc}
 801dbbe:	bf00      	nop
 801dbc0:	2001bda4 	.word	0x2001bda4
 801dbc4:	2001be0c 	.word	0x2001be0c
 801dbc8:	2001be74 	.word	0x2001be74

0801dbcc <global_stdio_init.part.0>:
 801dbcc:	b510      	push	{r4, lr}
 801dbce:	4b0b      	ldr	r3, [pc, #44]	@ (801dbfc <global_stdio_init.part.0+0x30>)
 801dbd0:	4c0b      	ldr	r4, [pc, #44]	@ (801dc00 <global_stdio_init.part.0+0x34>)
 801dbd2:	4a0c      	ldr	r2, [pc, #48]	@ (801dc04 <global_stdio_init.part.0+0x38>)
 801dbd4:	601a      	str	r2, [r3, #0]
 801dbd6:	4620      	mov	r0, r4
 801dbd8:	2200      	movs	r2, #0
 801dbda:	2104      	movs	r1, #4
 801dbdc:	f7ff ff94 	bl	801db08 <std>
 801dbe0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801dbe4:	2201      	movs	r2, #1
 801dbe6:	2109      	movs	r1, #9
 801dbe8:	f7ff ff8e 	bl	801db08 <std>
 801dbec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801dbf0:	2202      	movs	r2, #2
 801dbf2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801dbf6:	2112      	movs	r1, #18
 801dbf8:	f7ff bf86 	b.w	801db08 <std>
 801dbfc:	2001bedc 	.word	0x2001bedc
 801dc00:	2001bda4 	.word	0x2001bda4
 801dc04:	0801db75 	.word	0x0801db75

0801dc08 <__sfp_lock_acquire>:
 801dc08:	4801      	ldr	r0, [pc, #4]	@ (801dc10 <__sfp_lock_acquire+0x8>)
 801dc0a:	f000 bae8 	b.w	801e1de <__retarget_lock_acquire_recursive>
 801dc0e:	bf00      	nop
 801dc10:	2001bee5 	.word	0x2001bee5

0801dc14 <__sfp_lock_release>:
 801dc14:	4801      	ldr	r0, [pc, #4]	@ (801dc1c <__sfp_lock_release+0x8>)
 801dc16:	f000 bae3 	b.w	801e1e0 <__retarget_lock_release_recursive>
 801dc1a:	bf00      	nop
 801dc1c:	2001bee5 	.word	0x2001bee5

0801dc20 <__sinit>:
 801dc20:	b510      	push	{r4, lr}
 801dc22:	4604      	mov	r4, r0
 801dc24:	f7ff fff0 	bl	801dc08 <__sfp_lock_acquire>
 801dc28:	6a23      	ldr	r3, [r4, #32]
 801dc2a:	b11b      	cbz	r3, 801dc34 <__sinit+0x14>
 801dc2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801dc30:	f7ff bff0 	b.w	801dc14 <__sfp_lock_release>
 801dc34:	4b04      	ldr	r3, [pc, #16]	@ (801dc48 <__sinit+0x28>)
 801dc36:	6223      	str	r3, [r4, #32]
 801dc38:	4b04      	ldr	r3, [pc, #16]	@ (801dc4c <__sinit+0x2c>)
 801dc3a:	681b      	ldr	r3, [r3, #0]
 801dc3c:	2b00      	cmp	r3, #0
 801dc3e:	d1f5      	bne.n	801dc2c <__sinit+0xc>
 801dc40:	f7ff ffc4 	bl	801dbcc <global_stdio_init.part.0>
 801dc44:	e7f2      	b.n	801dc2c <__sinit+0xc>
 801dc46:	bf00      	nop
 801dc48:	0801db8d 	.word	0x0801db8d
 801dc4c:	2001bedc 	.word	0x2001bedc

0801dc50 <_fwalk_sglue>:
 801dc50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801dc54:	4607      	mov	r7, r0
 801dc56:	4688      	mov	r8, r1
 801dc58:	4614      	mov	r4, r2
 801dc5a:	2600      	movs	r6, #0
 801dc5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801dc60:	f1b9 0901 	subs.w	r9, r9, #1
 801dc64:	d505      	bpl.n	801dc72 <_fwalk_sglue+0x22>
 801dc66:	6824      	ldr	r4, [r4, #0]
 801dc68:	2c00      	cmp	r4, #0
 801dc6a:	d1f7      	bne.n	801dc5c <_fwalk_sglue+0xc>
 801dc6c:	4630      	mov	r0, r6
 801dc6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801dc72:	89ab      	ldrh	r3, [r5, #12]
 801dc74:	2b01      	cmp	r3, #1
 801dc76:	d907      	bls.n	801dc88 <_fwalk_sglue+0x38>
 801dc78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801dc7c:	3301      	adds	r3, #1
 801dc7e:	d003      	beq.n	801dc88 <_fwalk_sglue+0x38>
 801dc80:	4629      	mov	r1, r5
 801dc82:	4638      	mov	r0, r7
 801dc84:	47c0      	blx	r8
 801dc86:	4306      	orrs	r6, r0
 801dc88:	3568      	adds	r5, #104	@ 0x68
 801dc8a:	e7e9      	b.n	801dc60 <_fwalk_sglue+0x10>

0801dc8c <iprintf>:
 801dc8c:	b40f      	push	{r0, r1, r2, r3}
 801dc8e:	b507      	push	{r0, r1, r2, lr}
 801dc90:	4906      	ldr	r1, [pc, #24]	@ (801dcac <iprintf+0x20>)
 801dc92:	ab04      	add	r3, sp, #16
 801dc94:	6808      	ldr	r0, [r1, #0]
 801dc96:	f853 2b04 	ldr.w	r2, [r3], #4
 801dc9a:	6881      	ldr	r1, [r0, #8]
 801dc9c:	9301      	str	r3, [sp, #4]
 801dc9e:	f002 febb 	bl	8020a18 <_vfiprintf_r>
 801dca2:	b003      	add	sp, #12
 801dca4:	f85d eb04 	ldr.w	lr, [sp], #4
 801dca8:	b004      	add	sp, #16
 801dcaa:	4770      	bx	lr
 801dcac:	2000003c 	.word	0x2000003c

0801dcb0 <putchar>:
 801dcb0:	4b02      	ldr	r3, [pc, #8]	@ (801dcbc <putchar+0xc>)
 801dcb2:	4601      	mov	r1, r0
 801dcb4:	6818      	ldr	r0, [r3, #0]
 801dcb6:	6882      	ldr	r2, [r0, #8]
 801dcb8:	f003 b8d4 	b.w	8020e64 <_putc_r>
 801dcbc:	2000003c 	.word	0x2000003c

0801dcc0 <_puts_r>:
 801dcc0:	6a03      	ldr	r3, [r0, #32]
 801dcc2:	b570      	push	{r4, r5, r6, lr}
 801dcc4:	6884      	ldr	r4, [r0, #8]
 801dcc6:	4605      	mov	r5, r0
 801dcc8:	460e      	mov	r6, r1
 801dcca:	b90b      	cbnz	r3, 801dcd0 <_puts_r+0x10>
 801dccc:	f7ff ffa8 	bl	801dc20 <__sinit>
 801dcd0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801dcd2:	07db      	lsls	r3, r3, #31
 801dcd4:	d405      	bmi.n	801dce2 <_puts_r+0x22>
 801dcd6:	89a3      	ldrh	r3, [r4, #12]
 801dcd8:	0598      	lsls	r0, r3, #22
 801dcda:	d402      	bmi.n	801dce2 <_puts_r+0x22>
 801dcdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801dcde:	f000 fa7e 	bl	801e1de <__retarget_lock_acquire_recursive>
 801dce2:	89a3      	ldrh	r3, [r4, #12]
 801dce4:	0719      	lsls	r1, r3, #28
 801dce6:	d502      	bpl.n	801dcee <_puts_r+0x2e>
 801dce8:	6923      	ldr	r3, [r4, #16]
 801dcea:	2b00      	cmp	r3, #0
 801dcec:	d135      	bne.n	801dd5a <_puts_r+0x9a>
 801dcee:	4621      	mov	r1, r4
 801dcf0:	4628      	mov	r0, r5
 801dcf2:	f000 f9a1 	bl	801e038 <__swsetup_r>
 801dcf6:	b380      	cbz	r0, 801dd5a <_puts_r+0x9a>
 801dcf8:	f04f 35ff 	mov.w	r5, #4294967295
 801dcfc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801dcfe:	07da      	lsls	r2, r3, #31
 801dd00:	d405      	bmi.n	801dd0e <_puts_r+0x4e>
 801dd02:	89a3      	ldrh	r3, [r4, #12]
 801dd04:	059b      	lsls	r3, r3, #22
 801dd06:	d402      	bmi.n	801dd0e <_puts_r+0x4e>
 801dd08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801dd0a:	f000 fa69 	bl	801e1e0 <__retarget_lock_release_recursive>
 801dd0e:	4628      	mov	r0, r5
 801dd10:	bd70      	pop	{r4, r5, r6, pc}
 801dd12:	2b00      	cmp	r3, #0
 801dd14:	da04      	bge.n	801dd20 <_puts_r+0x60>
 801dd16:	69a2      	ldr	r2, [r4, #24]
 801dd18:	429a      	cmp	r2, r3
 801dd1a:	dc17      	bgt.n	801dd4c <_puts_r+0x8c>
 801dd1c:	290a      	cmp	r1, #10
 801dd1e:	d015      	beq.n	801dd4c <_puts_r+0x8c>
 801dd20:	6823      	ldr	r3, [r4, #0]
 801dd22:	1c5a      	adds	r2, r3, #1
 801dd24:	6022      	str	r2, [r4, #0]
 801dd26:	7019      	strb	r1, [r3, #0]
 801dd28:	68a3      	ldr	r3, [r4, #8]
 801dd2a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801dd2e:	3b01      	subs	r3, #1
 801dd30:	60a3      	str	r3, [r4, #8]
 801dd32:	2900      	cmp	r1, #0
 801dd34:	d1ed      	bne.n	801dd12 <_puts_r+0x52>
 801dd36:	2b00      	cmp	r3, #0
 801dd38:	da11      	bge.n	801dd5e <_puts_r+0x9e>
 801dd3a:	4622      	mov	r2, r4
 801dd3c:	210a      	movs	r1, #10
 801dd3e:	4628      	mov	r0, r5
 801dd40:	f000 f93b 	bl	801dfba <__swbuf_r>
 801dd44:	3001      	adds	r0, #1
 801dd46:	d0d7      	beq.n	801dcf8 <_puts_r+0x38>
 801dd48:	250a      	movs	r5, #10
 801dd4a:	e7d7      	b.n	801dcfc <_puts_r+0x3c>
 801dd4c:	4622      	mov	r2, r4
 801dd4e:	4628      	mov	r0, r5
 801dd50:	f000 f933 	bl	801dfba <__swbuf_r>
 801dd54:	3001      	adds	r0, #1
 801dd56:	d1e7      	bne.n	801dd28 <_puts_r+0x68>
 801dd58:	e7ce      	b.n	801dcf8 <_puts_r+0x38>
 801dd5a:	3e01      	subs	r6, #1
 801dd5c:	e7e4      	b.n	801dd28 <_puts_r+0x68>
 801dd5e:	6823      	ldr	r3, [r4, #0]
 801dd60:	1c5a      	adds	r2, r3, #1
 801dd62:	6022      	str	r2, [r4, #0]
 801dd64:	220a      	movs	r2, #10
 801dd66:	701a      	strb	r2, [r3, #0]
 801dd68:	e7ee      	b.n	801dd48 <_puts_r+0x88>
	...

0801dd6c <puts>:
 801dd6c:	4b02      	ldr	r3, [pc, #8]	@ (801dd78 <puts+0xc>)
 801dd6e:	4601      	mov	r1, r0
 801dd70:	6818      	ldr	r0, [r3, #0]
 801dd72:	f7ff bfa5 	b.w	801dcc0 <_puts_r>
 801dd76:	bf00      	nop
 801dd78:	2000003c 	.word	0x2000003c

0801dd7c <setbuf>:
 801dd7c:	fab1 f281 	clz	r2, r1
 801dd80:	0952      	lsrs	r2, r2, #5
 801dd82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801dd86:	0052      	lsls	r2, r2, #1
 801dd88:	f000 b800 	b.w	801dd8c <setvbuf>

0801dd8c <setvbuf>:
 801dd8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801dd90:	461d      	mov	r5, r3
 801dd92:	4b57      	ldr	r3, [pc, #348]	@ (801def0 <setvbuf+0x164>)
 801dd94:	681f      	ldr	r7, [r3, #0]
 801dd96:	4604      	mov	r4, r0
 801dd98:	460e      	mov	r6, r1
 801dd9a:	4690      	mov	r8, r2
 801dd9c:	b127      	cbz	r7, 801dda8 <setvbuf+0x1c>
 801dd9e:	6a3b      	ldr	r3, [r7, #32]
 801dda0:	b913      	cbnz	r3, 801dda8 <setvbuf+0x1c>
 801dda2:	4638      	mov	r0, r7
 801dda4:	f7ff ff3c 	bl	801dc20 <__sinit>
 801dda8:	f1b8 0f02 	cmp.w	r8, #2
 801ddac:	d006      	beq.n	801ddbc <setvbuf+0x30>
 801ddae:	f1b8 0f01 	cmp.w	r8, #1
 801ddb2:	f200 809a 	bhi.w	801deea <setvbuf+0x15e>
 801ddb6:	2d00      	cmp	r5, #0
 801ddb8:	f2c0 8097 	blt.w	801deea <setvbuf+0x15e>
 801ddbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801ddbe:	07d9      	lsls	r1, r3, #31
 801ddc0:	d405      	bmi.n	801ddce <setvbuf+0x42>
 801ddc2:	89a3      	ldrh	r3, [r4, #12]
 801ddc4:	059a      	lsls	r2, r3, #22
 801ddc6:	d402      	bmi.n	801ddce <setvbuf+0x42>
 801ddc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ddca:	f000 fa08 	bl	801e1de <__retarget_lock_acquire_recursive>
 801ddce:	4621      	mov	r1, r4
 801ddd0:	4638      	mov	r0, r7
 801ddd2:	f002 ffbd 	bl	8020d50 <_fflush_r>
 801ddd6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ddd8:	b141      	cbz	r1, 801ddec <setvbuf+0x60>
 801ddda:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ddde:	4299      	cmp	r1, r3
 801dde0:	d002      	beq.n	801dde8 <setvbuf+0x5c>
 801dde2:	4638      	mov	r0, r7
 801dde4:	f001 f860 	bl	801eea8 <_free_r>
 801dde8:	2300      	movs	r3, #0
 801ddea:	6363      	str	r3, [r4, #52]	@ 0x34
 801ddec:	2300      	movs	r3, #0
 801ddee:	61a3      	str	r3, [r4, #24]
 801ddf0:	6063      	str	r3, [r4, #4]
 801ddf2:	89a3      	ldrh	r3, [r4, #12]
 801ddf4:	061b      	lsls	r3, r3, #24
 801ddf6:	d503      	bpl.n	801de00 <setvbuf+0x74>
 801ddf8:	6921      	ldr	r1, [r4, #16]
 801ddfa:	4638      	mov	r0, r7
 801ddfc:	f001 f854 	bl	801eea8 <_free_r>
 801de00:	89a3      	ldrh	r3, [r4, #12]
 801de02:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 801de06:	f023 0303 	bic.w	r3, r3, #3
 801de0a:	f1b8 0f02 	cmp.w	r8, #2
 801de0e:	81a3      	strh	r3, [r4, #12]
 801de10:	d061      	beq.n	801ded6 <setvbuf+0x14a>
 801de12:	ab01      	add	r3, sp, #4
 801de14:	466a      	mov	r2, sp
 801de16:	4621      	mov	r1, r4
 801de18:	4638      	mov	r0, r7
 801de1a:	f002 ffc1 	bl	8020da0 <__swhatbuf_r>
 801de1e:	89a3      	ldrh	r3, [r4, #12]
 801de20:	4318      	orrs	r0, r3
 801de22:	81a0      	strh	r0, [r4, #12]
 801de24:	bb2d      	cbnz	r5, 801de72 <setvbuf+0xe6>
 801de26:	9d00      	ldr	r5, [sp, #0]
 801de28:	4628      	mov	r0, r5
 801de2a:	f001 f887 	bl	801ef3c <malloc>
 801de2e:	4606      	mov	r6, r0
 801de30:	2800      	cmp	r0, #0
 801de32:	d152      	bne.n	801deda <setvbuf+0x14e>
 801de34:	f8dd 9000 	ldr.w	r9, [sp]
 801de38:	45a9      	cmp	r9, r5
 801de3a:	d140      	bne.n	801debe <setvbuf+0x132>
 801de3c:	f04f 35ff 	mov.w	r5, #4294967295
 801de40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801de44:	f043 0202 	orr.w	r2, r3, #2
 801de48:	81a2      	strh	r2, [r4, #12]
 801de4a:	2200      	movs	r2, #0
 801de4c:	60a2      	str	r2, [r4, #8]
 801de4e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 801de52:	6022      	str	r2, [r4, #0]
 801de54:	6122      	str	r2, [r4, #16]
 801de56:	2201      	movs	r2, #1
 801de58:	6162      	str	r2, [r4, #20]
 801de5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801de5c:	07d6      	lsls	r6, r2, #31
 801de5e:	d404      	bmi.n	801de6a <setvbuf+0xde>
 801de60:	0598      	lsls	r0, r3, #22
 801de62:	d402      	bmi.n	801de6a <setvbuf+0xde>
 801de64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801de66:	f000 f9bb 	bl	801e1e0 <__retarget_lock_release_recursive>
 801de6a:	4628      	mov	r0, r5
 801de6c:	b003      	add	sp, #12
 801de6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801de72:	2e00      	cmp	r6, #0
 801de74:	d0d8      	beq.n	801de28 <setvbuf+0x9c>
 801de76:	6a3b      	ldr	r3, [r7, #32]
 801de78:	b913      	cbnz	r3, 801de80 <setvbuf+0xf4>
 801de7a:	4638      	mov	r0, r7
 801de7c:	f7ff fed0 	bl	801dc20 <__sinit>
 801de80:	f1b8 0f01 	cmp.w	r8, #1
 801de84:	bf08      	it	eq
 801de86:	89a3      	ldrheq	r3, [r4, #12]
 801de88:	6026      	str	r6, [r4, #0]
 801de8a:	bf04      	itt	eq
 801de8c:	f043 0301 	orreq.w	r3, r3, #1
 801de90:	81a3      	strheq	r3, [r4, #12]
 801de92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801de96:	f013 0208 	ands.w	r2, r3, #8
 801de9a:	e9c4 6504 	strd	r6, r5, [r4, #16]
 801de9e:	d01e      	beq.n	801dede <setvbuf+0x152>
 801dea0:	07d9      	lsls	r1, r3, #31
 801dea2:	bf41      	itttt	mi
 801dea4:	2200      	movmi	r2, #0
 801dea6:	426d      	negmi	r5, r5
 801dea8:	60a2      	strmi	r2, [r4, #8]
 801deaa:	61a5      	strmi	r5, [r4, #24]
 801deac:	bf58      	it	pl
 801deae:	60a5      	strpl	r5, [r4, #8]
 801deb0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801deb2:	07d2      	lsls	r2, r2, #31
 801deb4:	d401      	bmi.n	801deba <setvbuf+0x12e>
 801deb6:	059b      	lsls	r3, r3, #22
 801deb8:	d513      	bpl.n	801dee2 <setvbuf+0x156>
 801deba:	2500      	movs	r5, #0
 801debc:	e7d5      	b.n	801de6a <setvbuf+0xde>
 801debe:	4648      	mov	r0, r9
 801dec0:	f001 f83c 	bl	801ef3c <malloc>
 801dec4:	4606      	mov	r6, r0
 801dec6:	2800      	cmp	r0, #0
 801dec8:	d0b8      	beq.n	801de3c <setvbuf+0xb0>
 801deca:	89a3      	ldrh	r3, [r4, #12]
 801decc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801ded0:	81a3      	strh	r3, [r4, #12]
 801ded2:	464d      	mov	r5, r9
 801ded4:	e7cf      	b.n	801de76 <setvbuf+0xea>
 801ded6:	2500      	movs	r5, #0
 801ded8:	e7b2      	b.n	801de40 <setvbuf+0xb4>
 801deda:	46a9      	mov	r9, r5
 801dedc:	e7f5      	b.n	801deca <setvbuf+0x13e>
 801dede:	60a2      	str	r2, [r4, #8]
 801dee0:	e7e6      	b.n	801deb0 <setvbuf+0x124>
 801dee2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801dee4:	f000 f97c 	bl	801e1e0 <__retarget_lock_release_recursive>
 801dee8:	e7e7      	b.n	801deba <setvbuf+0x12e>
 801deea:	f04f 35ff 	mov.w	r5, #4294967295
 801deee:	e7bc      	b.n	801de6a <setvbuf+0xde>
 801def0:	2000003c 	.word	0x2000003c

0801def4 <siprintf>:
 801def4:	b40e      	push	{r1, r2, r3}
 801def6:	b500      	push	{lr}
 801def8:	b09c      	sub	sp, #112	@ 0x70
 801defa:	ab1d      	add	r3, sp, #116	@ 0x74
 801defc:	9002      	str	r0, [sp, #8]
 801defe:	9006      	str	r0, [sp, #24]
 801df00:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801df04:	4809      	ldr	r0, [pc, #36]	@ (801df2c <siprintf+0x38>)
 801df06:	9107      	str	r1, [sp, #28]
 801df08:	9104      	str	r1, [sp, #16]
 801df0a:	4909      	ldr	r1, [pc, #36]	@ (801df30 <siprintf+0x3c>)
 801df0c:	f853 2b04 	ldr.w	r2, [r3], #4
 801df10:	9105      	str	r1, [sp, #20]
 801df12:	6800      	ldr	r0, [r0, #0]
 801df14:	9301      	str	r3, [sp, #4]
 801df16:	a902      	add	r1, sp, #8
 801df18:	f002 fc58 	bl	80207cc <_svfiprintf_r>
 801df1c:	9b02      	ldr	r3, [sp, #8]
 801df1e:	2200      	movs	r2, #0
 801df20:	701a      	strb	r2, [r3, #0]
 801df22:	b01c      	add	sp, #112	@ 0x70
 801df24:	f85d eb04 	ldr.w	lr, [sp], #4
 801df28:	b003      	add	sp, #12
 801df2a:	4770      	bx	lr
 801df2c:	2000003c 	.word	0x2000003c
 801df30:	ffff0208 	.word	0xffff0208

0801df34 <__sread>:
 801df34:	b510      	push	{r4, lr}
 801df36:	460c      	mov	r4, r1
 801df38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801df3c:	f000 f900 	bl	801e140 <_read_r>
 801df40:	2800      	cmp	r0, #0
 801df42:	bfab      	itete	ge
 801df44:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801df46:	89a3      	ldrhlt	r3, [r4, #12]
 801df48:	181b      	addge	r3, r3, r0
 801df4a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801df4e:	bfac      	ite	ge
 801df50:	6563      	strge	r3, [r4, #84]	@ 0x54
 801df52:	81a3      	strhlt	r3, [r4, #12]
 801df54:	bd10      	pop	{r4, pc}

0801df56 <__swrite>:
 801df56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801df5a:	461f      	mov	r7, r3
 801df5c:	898b      	ldrh	r3, [r1, #12]
 801df5e:	05db      	lsls	r3, r3, #23
 801df60:	4605      	mov	r5, r0
 801df62:	460c      	mov	r4, r1
 801df64:	4616      	mov	r6, r2
 801df66:	d505      	bpl.n	801df74 <__swrite+0x1e>
 801df68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801df6c:	2302      	movs	r3, #2
 801df6e:	2200      	movs	r2, #0
 801df70:	f000 f8d4 	bl	801e11c <_lseek_r>
 801df74:	89a3      	ldrh	r3, [r4, #12]
 801df76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801df7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801df7e:	81a3      	strh	r3, [r4, #12]
 801df80:	4632      	mov	r2, r6
 801df82:	463b      	mov	r3, r7
 801df84:	4628      	mov	r0, r5
 801df86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801df8a:	f000 b8eb 	b.w	801e164 <_write_r>

0801df8e <__sseek>:
 801df8e:	b510      	push	{r4, lr}
 801df90:	460c      	mov	r4, r1
 801df92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801df96:	f000 f8c1 	bl	801e11c <_lseek_r>
 801df9a:	1c43      	adds	r3, r0, #1
 801df9c:	89a3      	ldrh	r3, [r4, #12]
 801df9e:	bf15      	itete	ne
 801dfa0:	6560      	strne	r0, [r4, #84]	@ 0x54
 801dfa2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801dfa6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801dfaa:	81a3      	strheq	r3, [r4, #12]
 801dfac:	bf18      	it	ne
 801dfae:	81a3      	strhne	r3, [r4, #12]
 801dfb0:	bd10      	pop	{r4, pc}

0801dfb2 <__sclose>:
 801dfb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801dfb6:	f000 b8a1 	b.w	801e0fc <_close_r>

0801dfba <__swbuf_r>:
 801dfba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dfbc:	460e      	mov	r6, r1
 801dfbe:	4614      	mov	r4, r2
 801dfc0:	4605      	mov	r5, r0
 801dfc2:	b118      	cbz	r0, 801dfcc <__swbuf_r+0x12>
 801dfc4:	6a03      	ldr	r3, [r0, #32]
 801dfc6:	b90b      	cbnz	r3, 801dfcc <__swbuf_r+0x12>
 801dfc8:	f7ff fe2a 	bl	801dc20 <__sinit>
 801dfcc:	69a3      	ldr	r3, [r4, #24]
 801dfce:	60a3      	str	r3, [r4, #8]
 801dfd0:	89a3      	ldrh	r3, [r4, #12]
 801dfd2:	071a      	lsls	r2, r3, #28
 801dfd4:	d501      	bpl.n	801dfda <__swbuf_r+0x20>
 801dfd6:	6923      	ldr	r3, [r4, #16]
 801dfd8:	b943      	cbnz	r3, 801dfec <__swbuf_r+0x32>
 801dfda:	4621      	mov	r1, r4
 801dfdc:	4628      	mov	r0, r5
 801dfde:	f000 f82b 	bl	801e038 <__swsetup_r>
 801dfe2:	b118      	cbz	r0, 801dfec <__swbuf_r+0x32>
 801dfe4:	f04f 37ff 	mov.w	r7, #4294967295
 801dfe8:	4638      	mov	r0, r7
 801dfea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801dfec:	6823      	ldr	r3, [r4, #0]
 801dfee:	6922      	ldr	r2, [r4, #16]
 801dff0:	1a98      	subs	r0, r3, r2
 801dff2:	6963      	ldr	r3, [r4, #20]
 801dff4:	b2f6      	uxtb	r6, r6
 801dff6:	4283      	cmp	r3, r0
 801dff8:	4637      	mov	r7, r6
 801dffa:	dc05      	bgt.n	801e008 <__swbuf_r+0x4e>
 801dffc:	4621      	mov	r1, r4
 801dffe:	4628      	mov	r0, r5
 801e000:	f002 fea6 	bl	8020d50 <_fflush_r>
 801e004:	2800      	cmp	r0, #0
 801e006:	d1ed      	bne.n	801dfe4 <__swbuf_r+0x2a>
 801e008:	68a3      	ldr	r3, [r4, #8]
 801e00a:	3b01      	subs	r3, #1
 801e00c:	60a3      	str	r3, [r4, #8]
 801e00e:	6823      	ldr	r3, [r4, #0]
 801e010:	1c5a      	adds	r2, r3, #1
 801e012:	6022      	str	r2, [r4, #0]
 801e014:	701e      	strb	r6, [r3, #0]
 801e016:	6962      	ldr	r2, [r4, #20]
 801e018:	1c43      	adds	r3, r0, #1
 801e01a:	429a      	cmp	r2, r3
 801e01c:	d004      	beq.n	801e028 <__swbuf_r+0x6e>
 801e01e:	89a3      	ldrh	r3, [r4, #12]
 801e020:	07db      	lsls	r3, r3, #31
 801e022:	d5e1      	bpl.n	801dfe8 <__swbuf_r+0x2e>
 801e024:	2e0a      	cmp	r6, #10
 801e026:	d1df      	bne.n	801dfe8 <__swbuf_r+0x2e>
 801e028:	4621      	mov	r1, r4
 801e02a:	4628      	mov	r0, r5
 801e02c:	f002 fe90 	bl	8020d50 <_fflush_r>
 801e030:	2800      	cmp	r0, #0
 801e032:	d0d9      	beq.n	801dfe8 <__swbuf_r+0x2e>
 801e034:	e7d6      	b.n	801dfe4 <__swbuf_r+0x2a>
	...

0801e038 <__swsetup_r>:
 801e038:	b538      	push	{r3, r4, r5, lr}
 801e03a:	4b29      	ldr	r3, [pc, #164]	@ (801e0e0 <__swsetup_r+0xa8>)
 801e03c:	4605      	mov	r5, r0
 801e03e:	6818      	ldr	r0, [r3, #0]
 801e040:	460c      	mov	r4, r1
 801e042:	b118      	cbz	r0, 801e04c <__swsetup_r+0x14>
 801e044:	6a03      	ldr	r3, [r0, #32]
 801e046:	b90b      	cbnz	r3, 801e04c <__swsetup_r+0x14>
 801e048:	f7ff fdea 	bl	801dc20 <__sinit>
 801e04c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e050:	0719      	lsls	r1, r3, #28
 801e052:	d422      	bmi.n	801e09a <__swsetup_r+0x62>
 801e054:	06da      	lsls	r2, r3, #27
 801e056:	d407      	bmi.n	801e068 <__swsetup_r+0x30>
 801e058:	2209      	movs	r2, #9
 801e05a:	602a      	str	r2, [r5, #0]
 801e05c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e060:	81a3      	strh	r3, [r4, #12]
 801e062:	f04f 30ff 	mov.w	r0, #4294967295
 801e066:	e033      	b.n	801e0d0 <__swsetup_r+0x98>
 801e068:	0758      	lsls	r0, r3, #29
 801e06a:	d512      	bpl.n	801e092 <__swsetup_r+0x5a>
 801e06c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801e06e:	b141      	cbz	r1, 801e082 <__swsetup_r+0x4a>
 801e070:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801e074:	4299      	cmp	r1, r3
 801e076:	d002      	beq.n	801e07e <__swsetup_r+0x46>
 801e078:	4628      	mov	r0, r5
 801e07a:	f000 ff15 	bl	801eea8 <_free_r>
 801e07e:	2300      	movs	r3, #0
 801e080:	6363      	str	r3, [r4, #52]	@ 0x34
 801e082:	89a3      	ldrh	r3, [r4, #12]
 801e084:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801e088:	81a3      	strh	r3, [r4, #12]
 801e08a:	2300      	movs	r3, #0
 801e08c:	6063      	str	r3, [r4, #4]
 801e08e:	6923      	ldr	r3, [r4, #16]
 801e090:	6023      	str	r3, [r4, #0]
 801e092:	89a3      	ldrh	r3, [r4, #12]
 801e094:	f043 0308 	orr.w	r3, r3, #8
 801e098:	81a3      	strh	r3, [r4, #12]
 801e09a:	6923      	ldr	r3, [r4, #16]
 801e09c:	b94b      	cbnz	r3, 801e0b2 <__swsetup_r+0x7a>
 801e09e:	89a3      	ldrh	r3, [r4, #12]
 801e0a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801e0a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801e0a8:	d003      	beq.n	801e0b2 <__swsetup_r+0x7a>
 801e0aa:	4621      	mov	r1, r4
 801e0ac:	4628      	mov	r0, r5
 801e0ae:	f002 fe9d 	bl	8020dec <__smakebuf_r>
 801e0b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e0b6:	f013 0201 	ands.w	r2, r3, #1
 801e0ba:	d00a      	beq.n	801e0d2 <__swsetup_r+0x9a>
 801e0bc:	2200      	movs	r2, #0
 801e0be:	60a2      	str	r2, [r4, #8]
 801e0c0:	6962      	ldr	r2, [r4, #20]
 801e0c2:	4252      	negs	r2, r2
 801e0c4:	61a2      	str	r2, [r4, #24]
 801e0c6:	6922      	ldr	r2, [r4, #16]
 801e0c8:	b942      	cbnz	r2, 801e0dc <__swsetup_r+0xa4>
 801e0ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801e0ce:	d1c5      	bne.n	801e05c <__swsetup_r+0x24>
 801e0d0:	bd38      	pop	{r3, r4, r5, pc}
 801e0d2:	0799      	lsls	r1, r3, #30
 801e0d4:	bf58      	it	pl
 801e0d6:	6962      	ldrpl	r2, [r4, #20]
 801e0d8:	60a2      	str	r2, [r4, #8]
 801e0da:	e7f4      	b.n	801e0c6 <__swsetup_r+0x8e>
 801e0dc:	2000      	movs	r0, #0
 801e0de:	e7f7      	b.n	801e0d0 <__swsetup_r+0x98>
 801e0e0:	2000003c 	.word	0x2000003c

0801e0e4 <memset>:
 801e0e4:	4402      	add	r2, r0
 801e0e6:	4603      	mov	r3, r0
 801e0e8:	4293      	cmp	r3, r2
 801e0ea:	d100      	bne.n	801e0ee <memset+0xa>
 801e0ec:	4770      	bx	lr
 801e0ee:	f803 1b01 	strb.w	r1, [r3], #1
 801e0f2:	e7f9      	b.n	801e0e8 <memset+0x4>

0801e0f4 <_localeconv_r>:
 801e0f4:	4800      	ldr	r0, [pc, #0]	@ (801e0f8 <_localeconv_r+0x4>)
 801e0f6:	4770      	bx	lr
 801e0f8:	2000017c 	.word	0x2000017c

0801e0fc <_close_r>:
 801e0fc:	b538      	push	{r3, r4, r5, lr}
 801e0fe:	4d06      	ldr	r5, [pc, #24]	@ (801e118 <_close_r+0x1c>)
 801e100:	2300      	movs	r3, #0
 801e102:	4604      	mov	r4, r0
 801e104:	4608      	mov	r0, r1
 801e106:	602b      	str	r3, [r5, #0]
 801e108:	f7e6 fe3a 	bl	8004d80 <_close>
 801e10c:	1c43      	adds	r3, r0, #1
 801e10e:	d102      	bne.n	801e116 <_close_r+0x1a>
 801e110:	682b      	ldr	r3, [r5, #0]
 801e112:	b103      	cbz	r3, 801e116 <_close_r+0x1a>
 801e114:	6023      	str	r3, [r4, #0]
 801e116:	bd38      	pop	{r3, r4, r5, pc}
 801e118:	2001bee0 	.word	0x2001bee0

0801e11c <_lseek_r>:
 801e11c:	b538      	push	{r3, r4, r5, lr}
 801e11e:	4d07      	ldr	r5, [pc, #28]	@ (801e13c <_lseek_r+0x20>)
 801e120:	4604      	mov	r4, r0
 801e122:	4608      	mov	r0, r1
 801e124:	4611      	mov	r1, r2
 801e126:	2200      	movs	r2, #0
 801e128:	602a      	str	r2, [r5, #0]
 801e12a:	461a      	mov	r2, r3
 801e12c:	f7e6 fe4f 	bl	8004dce <_lseek>
 801e130:	1c43      	adds	r3, r0, #1
 801e132:	d102      	bne.n	801e13a <_lseek_r+0x1e>
 801e134:	682b      	ldr	r3, [r5, #0]
 801e136:	b103      	cbz	r3, 801e13a <_lseek_r+0x1e>
 801e138:	6023      	str	r3, [r4, #0]
 801e13a:	bd38      	pop	{r3, r4, r5, pc}
 801e13c:	2001bee0 	.word	0x2001bee0

0801e140 <_read_r>:
 801e140:	b538      	push	{r3, r4, r5, lr}
 801e142:	4d07      	ldr	r5, [pc, #28]	@ (801e160 <_read_r+0x20>)
 801e144:	4604      	mov	r4, r0
 801e146:	4608      	mov	r0, r1
 801e148:	4611      	mov	r1, r2
 801e14a:	2200      	movs	r2, #0
 801e14c:	602a      	str	r2, [r5, #0]
 801e14e:	461a      	mov	r2, r3
 801e150:	f7e6 fddd 	bl	8004d0e <_read>
 801e154:	1c43      	adds	r3, r0, #1
 801e156:	d102      	bne.n	801e15e <_read_r+0x1e>
 801e158:	682b      	ldr	r3, [r5, #0]
 801e15a:	b103      	cbz	r3, 801e15e <_read_r+0x1e>
 801e15c:	6023      	str	r3, [r4, #0]
 801e15e:	bd38      	pop	{r3, r4, r5, pc}
 801e160:	2001bee0 	.word	0x2001bee0

0801e164 <_write_r>:
 801e164:	b538      	push	{r3, r4, r5, lr}
 801e166:	4d07      	ldr	r5, [pc, #28]	@ (801e184 <_write_r+0x20>)
 801e168:	4604      	mov	r4, r0
 801e16a:	4608      	mov	r0, r1
 801e16c:	4611      	mov	r1, r2
 801e16e:	2200      	movs	r2, #0
 801e170:	602a      	str	r2, [r5, #0]
 801e172:	461a      	mov	r2, r3
 801e174:	f7e6 fde8 	bl	8004d48 <_write>
 801e178:	1c43      	adds	r3, r0, #1
 801e17a:	d102      	bne.n	801e182 <_write_r+0x1e>
 801e17c:	682b      	ldr	r3, [r5, #0]
 801e17e:	b103      	cbz	r3, 801e182 <_write_r+0x1e>
 801e180:	6023      	str	r3, [r4, #0]
 801e182:	bd38      	pop	{r3, r4, r5, pc}
 801e184:	2001bee0 	.word	0x2001bee0

0801e188 <__errno>:
 801e188:	4b01      	ldr	r3, [pc, #4]	@ (801e190 <__errno+0x8>)
 801e18a:	6818      	ldr	r0, [r3, #0]
 801e18c:	4770      	bx	lr
 801e18e:	bf00      	nop
 801e190:	2000003c 	.word	0x2000003c

0801e194 <__libc_init_array>:
 801e194:	b570      	push	{r4, r5, r6, lr}
 801e196:	4d0d      	ldr	r5, [pc, #52]	@ (801e1cc <__libc_init_array+0x38>)
 801e198:	4c0d      	ldr	r4, [pc, #52]	@ (801e1d0 <__libc_init_array+0x3c>)
 801e19a:	1b64      	subs	r4, r4, r5
 801e19c:	10a4      	asrs	r4, r4, #2
 801e19e:	2600      	movs	r6, #0
 801e1a0:	42a6      	cmp	r6, r4
 801e1a2:	d109      	bne.n	801e1b8 <__libc_init_array+0x24>
 801e1a4:	4d0b      	ldr	r5, [pc, #44]	@ (801e1d4 <__libc_init_array+0x40>)
 801e1a6:	4c0c      	ldr	r4, [pc, #48]	@ (801e1d8 <__libc_init_array+0x44>)
 801e1a8:	f003 fb14 	bl	80217d4 <_init>
 801e1ac:	1b64      	subs	r4, r4, r5
 801e1ae:	10a4      	asrs	r4, r4, #2
 801e1b0:	2600      	movs	r6, #0
 801e1b2:	42a6      	cmp	r6, r4
 801e1b4:	d105      	bne.n	801e1c2 <__libc_init_array+0x2e>
 801e1b6:	bd70      	pop	{r4, r5, r6, pc}
 801e1b8:	f855 3b04 	ldr.w	r3, [r5], #4
 801e1bc:	4798      	blx	r3
 801e1be:	3601      	adds	r6, #1
 801e1c0:	e7ee      	b.n	801e1a0 <__libc_init_array+0xc>
 801e1c2:	f855 3b04 	ldr.w	r3, [r5], #4
 801e1c6:	4798      	blx	r3
 801e1c8:	3601      	adds	r6, #1
 801e1ca:	e7f2      	b.n	801e1b2 <__libc_init_array+0x1e>
 801e1cc:	08022af0 	.word	0x08022af0
 801e1d0:	08022af0 	.word	0x08022af0
 801e1d4:	08022af0 	.word	0x08022af0
 801e1d8:	08022af4 	.word	0x08022af4

0801e1dc <__retarget_lock_init_recursive>:
 801e1dc:	4770      	bx	lr

0801e1de <__retarget_lock_acquire_recursive>:
 801e1de:	4770      	bx	lr

0801e1e0 <__retarget_lock_release_recursive>:
 801e1e0:	4770      	bx	lr

0801e1e2 <memcpy>:
 801e1e2:	440a      	add	r2, r1
 801e1e4:	4291      	cmp	r1, r2
 801e1e6:	f100 33ff 	add.w	r3, r0, #4294967295
 801e1ea:	d100      	bne.n	801e1ee <memcpy+0xc>
 801e1ec:	4770      	bx	lr
 801e1ee:	b510      	push	{r4, lr}
 801e1f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e1f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 801e1f8:	4291      	cmp	r1, r2
 801e1fa:	d1f9      	bne.n	801e1f0 <memcpy+0xe>
 801e1fc:	bd10      	pop	{r4, pc}
	...

0801e200 <nanf>:
 801e200:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801e208 <nanf+0x8>
 801e204:	4770      	bx	lr
 801e206:	bf00      	nop
 801e208:	7fc00000 	.word	0x7fc00000

0801e20c <quorem>:
 801e20c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e210:	6903      	ldr	r3, [r0, #16]
 801e212:	690c      	ldr	r4, [r1, #16]
 801e214:	42a3      	cmp	r3, r4
 801e216:	4607      	mov	r7, r0
 801e218:	db7e      	blt.n	801e318 <quorem+0x10c>
 801e21a:	3c01      	subs	r4, #1
 801e21c:	f101 0814 	add.w	r8, r1, #20
 801e220:	00a3      	lsls	r3, r4, #2
 801e222:	f100 0514 	add.w	r5, r0, #20
 801e226:	9300      	str	r3, [sp, #0]
 801e228:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801e22c:	9301      	str	r3, [sp, #4]
 801e22e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801e232:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801e236:	3301      	adds	r3, #1
 801e238:	429a      	cmp	r2, r3
 801e23a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801e23e:	fbb2 f6f3 	udiv	r6, r2, r3
 801e242:	d32e      	bcc.n	801e2a2 <quorem+0x96>
 801e244:	f04f 0a00 	mov.w	sl, #0
 801e248:	46c4      	mov	ip, r8
 801e24a:	46ae      	mov	lr, r5
 801e24c:	46d3      	mov	fp, sl
 801e24e:	f85c 3b04 	ldr.w	r3, [ip], #4
 801e252:	b298      	uxth	r0, r3
 801e254:	fb06 a000 	mla	r0, r6, r0, sl
 801e258:	0c02      	lsrs	r2, r0, #16
 801e25a:	0c1b      	lsrs	r3, r3, #16
 801e25c:	fb06 2303 	mla	r3, r6, r3, r2
 801e260:	f8de 2000 	ldr.w	r2, [lr]
 801e264:	b280      	uxth	r0, r0
 801e266:	b292      	uxth	r2, r2
 801e268:	1a12      	subs	r2, r2, r0
 801e26a:	445a      	add	r2, fp
 801e26c:	f8de 0000 	ldr.w	r0, [lr]
 801e270:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801e274:	b29b      	uxth	r3, r3
 801e276:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801e27a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801e27e:	b292      	uxth	r2, r2
 801e280:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801e284:	45e1      	cmp	r9, ip
 801e286:	f84e 2b04 	str.w	r2, [lr], #4
 801e28a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801e28e:	d2de      	bcs.n	801e24e <quorem+0x42>
 801e290:	9b00      	ldr	r3, [sp, #0]
 801e292:	58eb      	ldr	r3, [r5, r3]
 801e294:	b92b      	cbnz	r3, 801e2a2 <quorem+0x96>
 801e296:	9b01      	ldr	r3, [sp, #4]
 801e298:	3b04      	subs	r3, #4
 801e29a:	429d      	cmp	r5, r3
 801e29c:	461a      	mov	r2, r3
 801e29e:	d32f      	bcc.n	801e300 <quorem+0xf4>
 801e2a0:	613c      	str	r4, [r7, #16]
 801e2a2:	4638      	mov	r0, r7
 801e2a4:	f001 f9c4 	bl	801f630 <__mcmp>
 801e2a8:	2800      	cmp	r0, #0
 801e2aa:	db25      	blt.n	801e2f8 <quorem+0xec>
 801e2ac:	4629      	mov	r1, r5
 801e2ae:	2000      	movs	r0, #0
 801e2b0:	f858 2b04 	ldr.w	r2, [r8], #4
 801e2b4:	f8d1 c000 	ldr.w	ip, [r1]
 801e2b8:	fa1f fe82 	uxth.w	lr, r2
 801e2bc:	fa1f f38c 	uxth.w	r3, ip
 801e2c0:	eba3 030e 	sub.w	r3, r3, lr
 801e2c4:	4403      	add	r3, r0
 801e2c6:	0c12      	lsrs	r2, r2, #16
 801e2c8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801e2cc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801e2d0:	b29b      	uxth	r3, r3
 801e2d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801e2d6:	45c1      	cmp	r9, r8
 801e2d8:	f841 3b04 	str.w	r3, [r1], #4
 801e2dc:	ea4f 4022 	mov.w	r0, r2, asr #16
 801e2e0:	d2e6      	bcs.n	801e2b0 <quorem+0xa4>
 801e2e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801e2e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801e2ea:	b922      	cbnz	r2, 801e2f6 <quorem+0xea>
 801e2ec:	3b04      	subs	r3, #4
 801e2ee:	429d      	cmp	r5, r3
 801e2f0:	461a      	mov	r2, r3
 801e2f2:	d30b      	bcc.n	801e30c <quorem+0x100>
 801e2f4:	613c      	str	r4, [r7, #16]
 801e2f6:	3601      	adds	r6, #1
 801e2f8:	4630      	mov	r0, r6
 801e2fa:	b003      	add	sp, #12
 801e2fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e300:	6812      	ldr	r2, [r2, #0]
 801e302:	3b04      	subs	r3, #4
 801e304:	2a00      	cmp	r2, #0
 801e306:	d1cb      	bne.n	801e2a0 <quorem+0x94>
 801e308:	3c01      	subs	r4, #1
 801e30a:	e7c6      	b.n	801e29a <quorem+0x8e>
 801e30c:	6812      	ldr	r2, [r2, #0]
 801e30e:	3b04      	subs	r3, #4
 801e310:	2a00      	cmp	r2, #0
 801e312:	d1ef      	bne.n	801e2f4 <quorem+0xe8>
 801e314:	3c01      	subs	r4, #1
 801e316:	e7ea      	b.n	801e2ee <quorem+0xe2>
 801e318:	2000      	movs	r0, #0
 801e31a:	e7ee      	b.n	801e2fa <quorem+0xee>
 801e31c:	0000      	movs	r0, r0
	...

0801e320 <_dtoa_r>:
 801e320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e324:	69c7      	ldr	r7, [r0, #28]
 801e326:	b099      	sub	sp, #100	@ 0x64
 801e328:	ed8d 0b02 	vstr	d0, [sp, #8]
 801e32c:	ec55 4b10 	vmov	r4, r5, d0
 801e330:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 801e332:	9109      	str	r1, [sp, #36]	@ 0x24
 801e334:	4683      	mov	fp, r0
 801e336:	920e      	str	r2, [sp, #56]	@ 0x38
 801e338:	9313      	str	r3, [sp, #76]	@ 0x4c
 801e33a:	b97f      	cbnz	r7, 801e35c <_dtoa_r+0x3c>
 801e33c:	2010      	movs	r0, #16
 801e33e:	f000 fdfd 	bl	801ef3c <malloc>
 801e342:	4602      	mov	r2, r0
 801e344:	f8cb 001c 	str.w	r0, [fp, #28]
 801e348:	b920      	cbnz	r0, 801e354 <_dtoa_r+0x34>
 801e34a:	4ba7      	ldr	r3, [pc, #668]	@ (801e5e8 <_dtoa_r+0x2c8>)
 801e34c:	21ef      	movs	r1, #239	@ 0xef
 801e34e:	48a7      	ldr	r0, [pc, #668]	@ (801e5ec <_dtoa_r+0x2cc>)
 801e350:	f002 fe22 	bl	8020f98 <__assert_func>
 801e354:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801e358:	6007      	str	r7, [r0, #0]
 801e35a:	60c7      	str	r7, [r0, #12]
 801e35c:	f8db 301c 	ldr.w	r3, [fp, #28]
 801e360:	6819      	ldr	r1, [r3, #0]
 801e362:	b159      	cbz	r1, 801e37c <_dtoa_r+0x5c>
 801e364:	685a      	ldr	r2, [r3, #4]
 801e366:	604a      	str	r2, [r1, #4]
 801e368:	2301      	movs	r3, #1
 801e36a:	4093      	lsls	r3, r2
 801e36c:	608b      	str	r3, [r1, #8]
 801e36e:	4658      	mov	r0, fp
 801e370:	f000 feda 	bl	801f128 <_Bfree>
 801e374:	f8db 301c 	ldr.w	r3, [fp, #28]
 801e378:	2200      	movs	r2, #0
 801e37a:	601a      	str	r2, [r3, #0]
 801e37c:	1e2b      	subs	r3, r5, #0
 801e37e:	bfb9      	ittee	lt
 801e380:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801e384:	9303      	strlt	r3, [sp, #12]
 801e386:	2300      	movge	r3, #0
 801e388:	6033      	strge	r3, [r6, #0]
 801e38a:	9f03      	ldr	r7, [sp, #12]
 801e38c:	4b98      	ldr	r3, [pc, #608]	@ (801e5f0 <_dtoa_r+0x2d0>)
 801e38e:	bfbc      	itt	lt
 801e390:	2201      	movlt	r2, #1
 801e392:	6032      	strlt	r2, [r6, #0]
 801e394:	43bb      	bics	r3, r7
 801e396:	d112      	bne.n	801e3be <_dtoa_r+0x9e>
 801e398:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801e39a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801e39e:	6013      	str	r3, [r2, #0]
 801e3a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801e3a4:	4323      	orrs	r3, r4
 801e3a6:	f000 854d 	beq.w	801ee44 <_dtoa_r+0xb24>
 801e3aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801e3ac:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801e604 <_dtoa_r+0x2e4>
 801e3b0:	2b00      	cmp	r3, #0
 801e3b2:	f000 854f 	beq.w	801ee54 <_dtoa_r+0xb34>
 801e3b6:	f10a 0303 	add.w	r3, sl, #3
 801e3ba:	f000 bd49 	b.w	801ee50 <_dtoa_r+0xb30>
 801e3be:	ed9d 7b02 	vldr	d7, [sp, #8]
 801e3c2:	2200      	movs	r2, #0
 801e3c4:	ec51 0b17 	vmov	r0, r1, d7
 801e3c8:	2300      	movs	r3, #0
 801e3ca:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 801e3ce:	f7e2 fba3 	bl	8000b18 <__aeabi_dcmpeq>
 801e3d2:	4680      	mov	r8, r0
 801e3d4:	b158      	cbz	r0, 801e3ee <_dtoa_r+0xce>
 801e3d6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801e3d8:	2301      	movs	r3, #1
 801e3da:	6013      	str	r3, [r2, #0]
 801e3dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801e3de:	b113      	cbz	r3, 801e3e6 <_dtoa_r+0xc6>
 801e3e0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801e3e2:	4b84      	ldr	r3, [pc, #528]	@ (801e5f4 <_dtoa_r+0x2d4>)
 801e3e4:	6013      	str	r3, [r2, #0]
 801e3e6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 801e608 <_dtoa_r+0x2e8>
 801e3ea:	f000 bd33 	b.w	801ee54 <_dtoa_r+0xb34>
 801e3ee:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801e3f2:	aa16      	add	r2, sp, #88	@ 0x58
 801e3f4:	a917      	add	r1, sp, #92	@ 0x5c
 801e3f6:	4658      	mov	r0, fp
 801e3f8:	f001 fa3a 	bl	801f870 <__d2b>
 801e3fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 801e400:	4681      	mov	r9, r0
 801e402:	2e00      	cmp	r6, #0
 801e404:	d077      	beq.n	801e4f6 <_dtoa_r+0x1d6>
 801e406:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801e408:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 801e40c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801e410:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801e414:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 801e418:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801e41c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 801e420:	4619      	mov	r1, r3
 801e422:	2200      	movs	r2, #0
 801e424:	4b74      	ldr	r3, [pc, #464]	@ (801e5f8 <_dtoa_r+0x2d8>)
 801e426:	f7e1 ff57 	bl	80002d8 <__aeabi_dsub>
 801e42a:	a369      	add	r3, pc, #420	@ (adr r3, 801e5d0 <_dtoa_r+0x2b0>)
 801e42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e430:	f7e2 f90a 	bl	8000648 <__aeabi_dmul>
 801e434:	a368      	add	r3, pc, #416	@ (adr r3, 801e5d8 <_dtoa_r+0x2b8>)
 801e436:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e43a:	f7e1 ff4f 	bl	80002dc <__adddf3>
 801e43e:	4604      	mov	r4, r0
 801e440:	4630      	mov	r0, r6
 801e442:	460d      	mov	r5, r1
 801e444:	f7e2 f896 	bl	8000574 <__aeabi_i2d>
 801e448:	a365      	add	r3, pc, #404	@ (adr r3, 801e5e0 <_dtoa_r+0x2c0>)
 801e44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e44e:	f7e2 f8fb 	bl	8000648 <__aeabi_dmul>
 801e452:	4602      	mov	r2, r0
 801e454:	460b      	mov	r3, r1
 801e456:	4620      	mov	r0, r4
 801e458:	4629      	mov	r1, r5
 801e45a:	f7e1 ff3f 	bl	80002dc <__adddf3>
 801e45e:	4604      	mov	r4, r0
 801e460:	460d      	mov	r5, r1
 801e462:	f7e2 fba1 	bl	8000ba8 <__aeabi_d2iz>
 801e466:	2200      	movs	r2, #0
 801e468:	4607      	mov	r7, r0
 801e46a:	2300      	movs	r3, #0
 801e46c:	4620      	mov	r0, r4
 801e46e:	4629      	mov	r1, r5
 801e470:	f7e2 fb5c 	bl	8000b2c <__aeabi_dcmplt>
 801e474:	b140      	cbz	r0, 801e488 <_dtoa_r+0x168>
 801e476:	4638      	mov	r0, r7
 801e478:	f7e2 f87c 	bl	8000574 <__aeabi_i2d>
 801e47c:	4622      	mov	r2, r4
 801e47e:	462b      	mov	r3, r5
 801e480:	f7e2 fb4a 	bl	8000b18 <__aeabi_dcmpeq>
 801e484:	b900      	cbnz	r0, 801e488 <_dtoa_r+0x168>
 801e486:	3f01      	subs	r7, #1
 801e488:	2f16      	cmp	r7, #22
 801e48a:	d851      	bhi.n	801e530 <_dtoa_r+0x210>
 801e48c:	4b5b      	ldr	r3, [pc, #364]	@ (801e5fc <_dtoa_r+0x2dc>)
 801e48e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801e492:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e496:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801e49a:	f7e2 fb47 	bl	8000b2c <__aeabi_dcmplt>
 801e49e:	2800      	cmp	r0, #0
 801e4a0:	d048      	beq.n	801e534 <_dtoa_r+0x214>
 801e4a2:	3f01      	subs	r7, #1
 801e4a4:	2300      	movs	r3, #0
 801e4a6:	9312      	str	r3, [sp, #72]	@ 0x48
 801e4a8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801e4aa:	1b9b      	subs	r3, r3, r6
 801e4ac:	1e5a      	subs	r2, r3, #1
 801e4ae:	bf44      	itt	mi
 801e4b0:	f1c3 0801 	rsbmi	r8, r3, #1
 801e4b4:	2300      	movmi	r3, #0
 801e4b6:	9208      	str	r2, [sp, #32]
 801e4b8:	bf54      	ite	pl
 801e4ba:	f04f 0800 	movpl.w	r8, #0
 801e4be:	9308      	strmi	r3, [sp, #32]
 801e4c0:	2f00      	cmp	r7, #0
 801e4c2:	db39      	blt.n	801e538 <_dtoa_r+0x218>
 801e4c4:	9b08      	ldr	r3, [sp, #32]
 801e4c6:	970f      	str	r7, [sp, #60]	@ 0x3c
 801e4c8:	443b      	add	r3, r7
 801e4ca:	9308      	str	r3, [sp, #32]
 801e4cc:	2300      	movs	r3, #0
 801e4ce:	930a      	str	r3, [sp, #40]	@ 0x28
 801e4d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e4d2:	2b09      	cmp	r3, #9
 801e4d4:	d864      	bhi.n	801e5a0 <_dtoa_r+0x280>
 801e4d6:	2b05      	cmp	r3, #5
 801e4d8:	bfc4      	itt	gt
 801e4da:	3b04      	subgt	r3, #4
 801e4dc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 801e4de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e4e0:	f1a3 0302 	sub.w	r3, r3, #2
 801e4e4:	bfcc      	ite	gt
 801e4e6:	2400      	movgt	r4, #0
 801e4e8:	2401      	movle	r4, #1
 801e4ea:	2b03      	cmp	r3, #3
 801e4ec:	d863      	bhi.n	801e5b6 <_dtoa_r+0x296>
 801e4ee:	e8df f003 	tbb	[pc, r3]
 801e4f2:	372a      	.short	0x372a
 801e4f4:	5535      	.short	0x5535
 801e4f6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 801e4fa:	441e      	add	r6, r3
 801e4fc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801e500:	2b20      	cmp	r3, #32
 801e502:	bfc1      	itttt	gt
 801e504:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801e508:	409f      	lslgt	r7, r3
 801e50a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801e50e:	fa24 f303 	lsrgt.w	r3, r4, r3
 801e512:	bfd6      	itet	le
 801e514:	f1c3 0320 	rsble	r3, r3, #32
 801e518:	ea47 0003 	orrgt.w	r0, r7, r3
 801e51c:	fa04 f003 	lslle.w	r0, r4, r3
 801e520:	f7e2 f818 	bl	8000554 <__aeabi_ui2d>
 801e524:	2201      	movs	r2, #1
 801e526:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801e52a:	3e01      	subs	r6, #1
 801e52c:	9214      	str	r2, [sp, #80]	@ 0x50
 801e52e:	e777      	b.n	801e420 <_dtoa_r+0x100>
 801e530:	2301      	movs	r3, #1
 801e532:	e7b8      	b.n	801e4a6 <_dtoa_r+0x186>
 801e534:	9012      	str	r0, [sp, #72]	@ 0x48
 801e536:	e7b7      	b.n	801e4a8 <_dtoa_r+0x188>
 801e538:	427b      	negs	r3, r7
 801e53a:	930a      	str	r3, [sp, #40]	@ 0x28
 801e53c:	2300      	movs	r3, #0
 801e53e:	eba8 0807 	sub.w	r8, r8, r7
 801e542:	930f      	str	r3, [sp, #60]	@ 0x3c
 801e544:	e7c4      	b.n	801e4d0 <_dtoa_r+0x1b0>
 801e546:	2300      	movs	r3, #0
 801e548:	930b      	str	r3, [sp, #44]	@ 0x2c
 801e54a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e54c:	2b00      	cmp	r3, #0
 801e54e:	dc35      	bgt.n	801e5bc <_dtoa_r+0x29c>
 801e550:	2301      	movs	r3, #1
 801e552:	9300      	str	r3, [sp, #0]
 801e554:	9307      	str	r3, [sp, #28]
 801e556:	461a      	mov	r2, r3
 801e558:	920e      	str	r2, [sp, #56]	@ 0x38
 801e55a:	e00b      	b.n	801e574 <_dtoa_r+0x254>
 801e55c:	2301      	movs	r3, #1
 801e55e:	e7f3      	b.n	801e548 <_dtoa_r+0x228>
 801e560:	2300      	movs	r3, #0
 801e562:	930b      	str	r3, [sp, #44]	@ 0x2c
 801e564:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e566:	18fb      	adds	r3, r7, r3
 801e568:	9300      	str	r3, [sp, #0]
 801e56a:	3301      	adds	r3, #1
 801e56c:	2b01      	cmp	r3, #1
 801e56e:	9307      	str	r3, [sp, #28]
 801e570:	bfb8      	it	lt
 801e572:	2301      	movlt	r3, #1
 801e574:	f8db 001c 	ldr.w	r0, [fp, #28]
 801e578:	2100      	movs	r1, #0
 801e57a:	2204      	movs	r2, #4
 801e57c:	f102 0514 	add.w	r5, r2, #20
 801e580:	429d      	cmp	r5, r3
 801e582:	d91f      	bls.n	801e5c4 <_dtoa_r+0x2a4>
 801e584:	6041      	str	r1, [r0, #4]
 801e586:	4658      	mov	r0, fp
 801e588:	f000 fd8e 	bl	801f0a8 <_Balloc>
 801e58c:	4682      	mov	sl, r0
 801e58e:	2800      	cmp	r0, #0
 801e590:	d13c      	bne.n	801e60c <_dtoa_r+0x2ec>
 801e592:	4b1b      	ldr	r3, [pc, #108]	@ (801e600 <_dtoa_r+0x2e0>)
 801e594:	4602      	mov	r2, r0
 801e596:	f240 11af 	movw	r1, #431	@ 0x1af
 801e59a:	e6d8      	b.n	801e34e <_dtoa_r+0x2e>
 801e59c:	2301      	movs	r3, #1
 801e59e:	e7e0      	b.n	801e562 <_dtoa_r+0x242>
 801e5a0:	2401      	movs	r4, #1
 801e5a2:	2300      	movs	r3, #0
 801e5a4:	9309      	str	r3, [sp, #36]	@ 0x24
 801e5a6:	940b      	str	r4, [sp, #44]	@ 0x2c
 801e5a8:	f04f 33ff 	mov.w	r3, #4294967295
 801e5ac:	9300      	str	r3, [sp, #0]
 801e5ae:	9307      	str	r3, [sp, #28]
 801e5b0:	2200      	movs	r2, #0
 801e5b2:	2312      	movs	r3, #18
 801e5b4:	e7d0      	b.n	801e558 <_dtoa_r+0x238>
 801e5b6:	2301      	movs	r3, #1
 801e5b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 801e5ba:	e7f5      	b.n	801e5a8 <_dtoa_r+0x288>
 801e5bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e5be:	9300      	str	r3, [sp, #0]
 801e5c0:	9307      	str	r3, [sp, #28]
 801e5c2:	e7d7      	b.n	801e574 <_dtoa_r+0x254>
 801e5c4:	3101      	adds	r1, #1
 801e5c6:	0052      	lsls	r2, r2, #1
 801e5c8:	e7d8      	b.n	801e57c <_dtoa_r+0x25c>
 801e5ca:	bf00      	nop
 801e5cc:	f3af 8000 	nop.w
 801e5d0:	636f4361 	.word	0x636f4361
 801e5d4:	3fd287a7 	.word	0x3fd287a7
 801e5d8:	8b60c8b3 	.word	0x8b60c8b3
 801e5dc:	3fc68a28 	.word	0x3fc68a28
 801e5e0:	509f79fb 	.word	0x509f79fb
 801e5e4:	3fd34413 	.word	0x3fd34413
 801e5e8:	080226fe 	.word	0x080226fe
 801e5ec:	08022715 	.word	0x08022715
 801e5f0:	7ff00000 	.word	0x7ff00000
 801e5f4:	080226c9 	.word	0x080226c9
 801e5f8:	3ff80000 	.word	0x3ff80000
 801e5fc:	08022810 	.word	0x08022810
 801e600:	0802276d 	.word	0x0802276d
 801e604:	080226fa 	.word	0x080226fa
 801e608:	080226c8 	.word	0x080226c8
 801e60c:	f8db 301c 	ldr.w	r3, [fp, #28]
 801e610:	6018      	str	r0, [r3, #0]
 801e612:	9b07      	ldr	r3, [sp, #28]
 801e614:	2b0e      	cmp	r3, #14
 801e616:	f200 80a4 	bhi.w	801e762 <_dtoa_r+0x442>
 801e61a:	2c00      	cmp	r4, #0
 801e61c:	f000 80a1 	beq.w	801e762 <_dtoa_r+0x442>
 801e620:	2f00      	cmp	r7, #0
 801e622:	dd33      	ble.n	801e68c <_dtoa_r+0x36c>
 801e624:	4bad      	ldr	r3, [pc, #692]	@ (801e8dc <_dtoa_r+0x5bc>)
 801e626:	f007 020f 	and.w	r2, r7, #15
 801e62a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801e62e:	ed93 7b00 	vldr	d7, [r3]
 801e632:	05f8      	lsls	r0, r7, #23
 801e634:	ed8d 7b04 	vstr	d7, [sp, #16]
 801e638:	ea4f 1427 	mov.w	r4, r7, asr #4
 801e63c:	d516      	bpl.n	801e66c <_dtoa_r+0x34c>
 801e63e:	4ba8      	ldr	r3, [pc, #672]	@ (801e8e0 <_dtoa_r+0x5c0>)
 801e640:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801e644:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801e648:	f7e2 f928 	bl	800089c <__aeabi_ddiv>
 801e64c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e650:	f004 040f 	and.w	r4, r4, #15
 801e654:	2603      	movs	r6, #3
 801e656:	4da2      	ldr	r5, [pc, #648]	@ (801e8e0 <_dtoa_r+0x5c0>)
 801e658:	b954      	cbnz	r4, 801e670 <_dtoa_r+0x350>
 801e65a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801e65e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e662:	f7e2 f91b 	bl	800089c <__aeabi_ddiv>
 801e666:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e66a:	e028      	b.n	801e6be <_dtoa_r+0x39e>
 801e66c:	2602      	movs	r6, #2
 801e66e:	e7f2      	b.n	801e656 <_dtoa_r+0x336>
 801e670:	07e1      	lsls	r1, r4, #31
 801e672:	d508      	bpl.n	801e686 <_dtoa_r+0x366>
 801e674:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801e678:	e9d5 2300 	ldrd	r2, r3, [r5]
 801e67c:	f7e1 ffe4 	bl	8000648 <__aeabi_dmul>
 801e680:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801e684:	3601      	adds	r6, #1
 801e686:	1064      	asrs	r4, r4, #1
 801e688:	3508      	adds	r5, #8
 801e68a:	e7e5      	b.n	801e658 <_dtoa_r+0x338>
 801e68c:	f000 80d2 	beq.w	801e834 <_dtoa_r+0x514>
 801e690:	427c      	negs	r4, r7
 801e692:	4b92      	ldr	r3, [pc, #584]	@ (801e8dc <_dtoa_r+0x5bc>)
 801e694:	4d92      	ldr	r5, [pc, #584]	@ (801e8e0 <_dtoa_r+0x5c0>)
 801e696:	f004 020f 	and.w	r2, r4, #15
 801e69a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801e69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e6a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801e6a6:	f7e1 ffcf 	bl	8000648 <__aeabi_dmul>
 801e6aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e6ae:	1124      	asrs	r4, r4, #4
 801e6b0:	2300      	movs	r3, #0
 801e6b2:	2602      	movs	r6, #2
 801e6b4:	2c00      	cmp	r4, #0
 801e6b6:	f040 80b2 	bne.w	801e81e <_dtoa_r+0x4fe>
 801e6ba:	2b00      	cmp	r3, #0
 801e6bc:	d1d3      	bne.n	801e666 <_dtoa_r+0x346>
 801e6be:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801e6c0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801e6c4:	2b00      	cmp	r3, #0
 801e6c6:	f000 80b7 	beq.w	801e838 <_dtoa_r+0x518>
 801e6ca:	4b86      	ldr	r3, [pc, #536]	@ (801e8e4 <_dtoa_r+0x5c4>)
 801e6cc:	2200      	movs	r2, #0
 801e6ce:	4620      	mov	r0, r4
 801e6d0:	4629      	mov	r1, r5
 801e6d2:	f7e2 fa2b 	bl	8000b2c <__aeabi_dcmplt>
 801e6d6:	2800      	cmp	r0, #0
 801e6d8:	f000 80ae 	beq.w	801e838 <_dtoa_r+0x518>
 801e6dc:	9b07      	ldr	r3, [sp, #28]
 801e6de:	2b00      	cmp	r3, #0
 801e6e0:	f000 80aa 	beq.w	801e838 <_dtoa_r+0x518>
 801e6e4:	9b00      	ldr	r3, [sp, #0]
 801e6e6:	2b00      	cmp	r3, #0
 801e6e8:	dd37      	ble.n	801e75a <_dtoa_r+0x43a>
 801e6ea:	1e7b      	subs	r3, r7, #1
 801e6ec:	9304      	str	r3, [sp, #16]
 801e6ee:	4620      	mov	r0, r4
 801e6f0:	4b7d      	ldr	r3, [pc, #500]	@ (801e8e8 <_dtoa_r+0x5c8>)
 801e6f2:	2200      	movs	r2, #0
 801e6f4:	4629      	mov	r1, r5
 801e6f6:	f7e1 ffa7 	bl	8000648 <__aeabi_dmul>
 801e6fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e6fe:	9c00      	ldr	r4, [sp, #0]
 801e700:	3601      	adds	r6, #1
 801e702:	4630      	mov	r0, r6
 801e704:	f7e1 ff36 	bl	8000574 <__aeabi_i2d>
 801e708:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e70c:	f7e1 ff9c 	bl	8000648 <__aeabi_dmul>
 801e710:	4b76      	ldr	r3, [pc, #472]	@ (801e8ec <_dtoa_r+0x5cc>)
 801e712:	2200      	movs	r2, #0
 801e714:	f7e1 fde2 	bl	80002dc <__adddf3>
 801e718:	4605      	mov	r5, r0
 801e71a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801e71e:	2c00      	cmp	r4, #0
 801e720:	f040 808d 	bne.w	801e83e <_dtoa_r+0x51e>
 801e724:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e728:	4b71      	ldr	r3, [pc, #452]	@ (801e8f0 <_dtoa_r+0x5d0>)
 801e72a:	2200      	movs	r2, #0
 801e72c:	f7e1 fdd4 	bl	80002d8 <__aeabi_dsub>
 801e730:	4602      	mov	r2, r0
 801e732:	460b      	mov	r3, r1
 801e734:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801e738:	462a      	mov	r2, r5
 801e73a:	4633      	mov	r3, r6
 801e73c:	f7e2 fa14 	bl	8000b68 <__aeabi_dcmpgt>
 801e740:	2800      	cmp	r0, #0
 801e742:	f040 828b 	bne.w	801ec5c <_dtoa_r+0x93c>
 801e746:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e74a:	462a      	mov	r2, r5
 801e74c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801e750:	f7e2 f9ec 	bl	8000b2c <__aeabi_dcmplt>
 801e754:	2800      	cmp	r0, #0
 801e756:	f040 8128 	bne.w	801e9aa <_dtoa_r+0x68a>
 801e75a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 801e75e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801e762:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801e764:	2b00      	cmp	r3, #0
 801e766:	f2c0 815a 	blt.w	801ea1e <_dtoa_r+0x6fe>
 801e76a:	2f0e      	cmp	r7, #14
 801e76c:	f300 8157 	bgt.w	801ea1e <_dtoa_r+0x6fe>
 801e770:	4b5a      	ldr	r3, [pc, #360]	@ (801e8dc <_dtoa_r+0x5bc>)
 801e772:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801e776:	ed93 7b00 	vldr	d7, [r3]
 801e77a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e77c:	2b00      	cmp	r3, #0
 801e77e:	ed8d 7b00 	vstr	d7, [sp]
 801e782:	da03      	bge.n	801e78c <_dtoa_r+0x46c>
 801e784:	9b07      	ldr	r3, [sp, #28]
 801e786:	2b00      	cmp	r3, #0
 801e788:	f340 8101 	ble.w	801e98e <_dtoa_r+0x66e>
 801e78c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801e790:	4656      	mov	r6, sl
 801e792:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e796:	4620      	mov	r0, r4
 801e798:	4629      	mov	r1, r5
 801e79a:	f7e2 f87f 	bl	800089c <__aeabi_ddiv>
 801e79e:	f7e2 fa03 	bl	8000ba8 <__aeabi_d2iz>
 801e7a2:	4680      	mov	r8, r0
 801e7a4:	f7e1 fee6 	bl	8000574 <__aeabi_i2d>
 801e7a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e7ac:	f7e1 ff4c 	bl	8000648 <__aeabi_dmul>
 801e7b0:	4602      	mov	r2, r0
 801e7b2:	460b      	mov	r3, r1
 801e7b4:	4620      	mov	r0, r4
 801e7b6:	4629      	mov	r1, r5
 801e7b8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801e7bc:	f7e1 fd8c 	bl	80002d8 <__aeabi_dsub>
 801e7c0:	f806 4b01 	strb.w	r4, [r6], #1
 801e7c4:	9d07      	ldr	r5, [sp, #28]
 801e7c6:	eba6 040a 	sub.w	r4, r6, sl
 801e7ca:	42a5      	cmp	r5, r4
 801e7cc:	4602      	mov	r2, r0
 801e7ce:	460b      	mov	r3, r1
 801e7d0:	f040 8117 	bne.w	801ea02 <_dtoa_r+0x6e2>
 801e7d4:	f7e1 fd82 	bl	80002dc <__adddf3>
 801e7d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e7dc:	4604      	mov	r4, r0
 801e7de:	460d      	mov	r5, r1
 801e7e0:	f7e2 f9c2 	bl	8000b68 <__aeabi_dcmpgt>
 801e7e4:	2800      	cmp	r0, #0
 801e7e6:	f040 80f9 	bne.w	801e9dc <_dtoa_r+0x6bc>
 801e7ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 801e7ee:	4620      	mov	r0, r4
 801e7f0:	4629      	mov	r1, r5
 801e7f2:	f7e2 f991 	bl	8000b18 <__aeabi_dcmpeq>
 801e7f6:	b118      	cbz	r0, 801e800 <_dtoa_r+0x4e0>
 801e7f8:	f018 0f01 	tst.w	r8, #1
 801e7fc:	f040 80ee 	bne.w	801e9dc <_dtoa_r+0x6bc>
 801e800:	4649      	mov	r1, r9
 801e802:	4658      	mov	r0, fp
 801e804:	f000 fc90 	bl	801f128 <_Bfree>
 801e808:	2300      	movs	r3, #0
 801e80a:	7033      	strb	r3, [r6, #0]
 801e80c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801e80e:	3701      	adds	r7, #1
 801e810:	601f      	str	r7, [r3, #0]
 801e812:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801e814:	2b00      	cmp	r3, #0
 801e816:	f000 831d 	beq.w	801ee54 <_dtoa_r+0xb34>
 801e81a:	601e      	str	r6, [r3, #0]
 801e81c:	e31a      	b.n	801ee54 <_dtoa_r+0xb34>
 801e81e:	07e2      	lsls	r2, r4, #31
 801e820:	d505      	bpl.n	801e82e <_dtoa_r+0x50e>
 801e822:	e9d5 2300 	ldrd	r2, r3, [r5]
 801e826:	f7e1 ff0f 	bl	8000648 <__aeabi_dmul>
 801e82a:	3601      	adds	r6, #1
 801e82c:	2301      	movs	r3, #1
 801e82e:	1064      	asrs	r4, r4, #1
 801e830:	3508      	adds	r5, #8
 801e832:	e73f      	b.n	801e6b4 <_dtoa_r+0x394>
 801e834:	2602      	movs	r6, #2
 801e836:	e742      	b.n	801e6be <_dtoa_r+0x39e>
 801e838:	9c07      	ldr	r4, [sp, #28]
 801e83a:	9704      	str	r7, [sp, #16]
 801e83c:	e761      	b.n	801e702 <_dtoa_r+0x3e2>
 801e83e:	4b27      	ldr	r3, [pc, #156]	@ (801e8dc <_dtoa_r+0x5bc>)
 801e840:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801e842:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801e846:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801e84a:	4454      	add	r4, sl
 801e84c:	2900      	cmp	r1, #0
 801e84e:	d053      	beq.n	801e8f8 <_dtoa_r+0x5d8>
 801e850:	4928      	ldr	r1, [pc, #160]	@ (801e8f4 <_dtoa_r+0x5d4>)
 801e852:	2000      	movs	r0, #0
 801e854:	f7e2 f822 	bl	800089c <__aeabi_ddiv>
 801e858:	4633      	mov	r3, r6
 801e85a:	462a      	mov	r2, r5
 801e85c:	f7e1 fd3c 	bl	80002d8 <__aeabi_dsub>
 801e860:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801e864:	4656      	mov	r6, sl
 801e866:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e86a:	f7e2 f99d 	bl	8000ba8 <__aeabi_d2iz>
 801e86e:	4605      	mov	r5, r0
 801e870:	f7e1 fe80 	bl	8000574 <__aeabi_i2d>
 801e874:	4602      	mov	r2, r0
 801e876:	460b      	mov	r3, r1
 801e878:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e87c:	f7e1 fd2c 	bl	80002d8 <__aeabi_dsub>
 801e880:	3530      	adds	r5, #48	@ 0x30
 801e882:	4602      	mov	r2, r0
 801e884:	460b      	mov	r3, r1
 801e886:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801e88a:	f806 5b01 	strb.w	r5, [r6], #1
 801e88e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801e892:	f7e2 f94b 	bl	8000b2c <__aeabi_dcmplt>
 801e896:	2800      	cmp	r0, #0
 801e898:	d171      	bne.n	801e97e <_dtoa_r+0x65e>
 801e89a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e89e:	4911      	ldr	r1, [pc, #68]	@ (801e8e4 <_dtoa_r+0x5c4>)
 801e8a0:	2000      	movs	r0, #0
 801e8a2:	f7e1 fd19 	bl	80002d8 <__aeabi_dsub>
 801e8a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801e8aa:	f7e2 f93f 	bl	8000b2c <__aeabi_dcmplt>
 801e8ae:	2800      	cmp	r0, #0
 801e8b0:	f040 8095 	bne.w	801e9de <_dtoa_r+0x6be>
 801e8b4:	42a6      	cmp	r6, r4
 801e8b6:	f43f af50 	beq.w	801e75a <_dtoa_r+0x43a>
 801e8ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801e8be:	4b0a      	ldr	r3, [pc, #40]	@ (801e8e8 <_dtoa_r+0x5c8>)
 801e8c0:	2200      	movs	r2, #0
 801e8c2:	f7e1 fec1 	bl	8000648 <__aeabi_dmul>
 801e8c6:	4b08      	ldr	r3, [pc, #32]	@ (801e8e8 <_dtoa_r+0x5c8>)
 801e8c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801e8cc:	2200      	movs	r2, #0
 801e8ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e8d2:	f7e1 feb9 	bl	8000648 <__aeabi_dmul>
 801e8d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e8da:	e7c4      	b.n	801e866 <_dtoa_r+0x546>
 801e8dc:	08022810 	.word	0x08022810
 801e8e0:	080227e8 	.word	0x080227e8
 801e8e4:	3ff00000 	.word	0x3ff00000
 801e8e8:	40240000 	.word	0x40240000
 801e8ec:	401c0000 	.word	0x401c0000
 801e8f0:	40140000 	.word	0x40140000
 801e8f4:	3fe00000 	.word	0x3fe00000
 801e8f8:	4631      	mov	r1, r6
 801e8fa:	4628      	mov	r0, r5
 801e8fc:	f7e1 fea4 	bl	8000648 <__aeabi_dmul>
 801e900:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801e904:	9415      	str	r4, [sp, #84]	@ 0x54
 801e906:	4656      	mov	r6, sl
 801e908:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e90c:	f7e2 f94c 	bl	8000ba8 <__aeabi_d2iz>
 801e910:	4605      	mov	r5, r0
 801e912:	f7e1 fe2f 	bl	8000574 <__aeabi_i2d>
 801e916:	4602      	mov	r2, r0
 801e918:	460b      	mov	r3, r1
 801e91a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e91e:	f7e1 fcdb 	bl	80002d8 <__aeabi_dsub>
 801e922:	3530      	adds	r5, #48	@ 0x30
 801e924:	f806 5b01 	strb.w	r5, [r6], #1
 801e928:	4602      	mov	r2, r0
 801e92a:	460b      	mov	r3, r1
 801e92c:	42a6      	cmp	r6, r4
 801e92e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801e932:	f04f 0200 	mov.w	r2, #0
 801e936:	d124      	bne.n	801e982 <_dtoa_r+0x662>
 801e938:	4bac      	ldr	r3, [pc, #688]	@ (801ebec <_dtoa_r+0x8cc>)
 801e93a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801e93e:	f7e1 fccd 	bl	80002dc <__adddf3>
 801e942:	4602      	mov	r2, r0
 801e944:	460b      	mov	r3, r1
 801e946:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e94a:	f7e2 f90d 	bl	8000b68 <__aeabi_dcmpgt>
 801e94e:	2800      	cmp	r0, #0
 801e950:	d145      	bne.n	801e9de <_dtoa_r+0x6be>
 801e952:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801e956:	49a5      	ldr	r1, [pc, #660]	@ (801ebec <_dtoa_r+0x8cc>)
 801e958:	2000      	movs	r0, #0
 801e95a:	f7e1 fcbd 	bl	80002d8 <__aeabi_dsub>
 801e95e:	4602      	mov	r2, r0
 801e960:	460b      	mov	r3, r1
 801e962:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e966:	f7e2 f8e1 	bl	8000b2c <__aeabi_dcmplt>
 801e96a:	2800      	cmp	r0, #0
 801e96c:	f43f aef5 	beq.w	801e75a <_dtoa_r+0x43a>
 801e970:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801e972:	1e73      	subs	r3, r6, #1
 801e974:	9315      	str	r3, [sp, #84]	@ 0x54
 801e976:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801e97a:	2b30      	cmp	r3, #48	@ 0x30
 801e97c:	d0f8      	beq.n	801e970 <_dtoa_r+0x650>
 801e97e:	9f04      	ldr	r7, [sp, #16]
 801e980:	e73e      	b.n	801e800 <_dtoa_r+0x4e0>
 801e982:	4b9b      	ldr	r3, [pc, #620]	@ (801ebf0 <_dtoa_r+0x8d0>)
 801e984:	f7e1 fe60 	bl	8000648 <__aeabi_dmul>
 801e988:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e98c:	e7bc      	b.n	801e908 <_dtoa_r+0x5e8>
 801e98e:	d10c      	bne.n	801e9aa <_dtoa_r+0x68a>
 801e990:	4b98      	ldr	r3, [pc, #608]	@ (801ebf4 <_dtoa_r+0x8d4>)
 801e992:	2200      	movs	r2, #0
 801e994:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e998:	f7e1 fe56 	bl	8000648 <__aeabi_dmul>
 801e99c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e9a0:	f7e2 f8d8 	bl	8000b54 <__aeabi_dcmpge>
 801e9a4:	2800      	cmp	r0, #0
 801e9a6:	f000 8157 	beq.w	801ec58 <_dtoa_r+0x938>
 801e9aa:	2400      	movs	r4, #0
 801e9ac:	4625      	mov	r5, r4
 801e9ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801e9b0:	43db      	mvns	r3, r3
 801e9b2:	9304      	str	r3, [sp, #16]
 801e9b4:	4656      	mov	r6, sl
 801e9b6:	2700      	movs	r7, #0
 801e9b8:	4621      	mov	r1, r4
 801e9ba:	4658      	mov	r0, fp
 801e9bc:	f000 fbb4 	bl	801f128 <_Bfree>
 801e9c0:	2d00      	cmp	r5, #0
 801e9c2:	d0dc      	beq.n	801e97e <_dtoa_r+0x65e>
 801e9c4:	b12f      	cbz	r7, 801e9d2 <_dtoa_r+0x6b2>
 801e9c6:	42af      	cmp	r7, r5
 801e9c8:	d003      	beq.n	801e9d2 <_dtoa_r+0x6b2>
 801e9ca:	4639      	mov	r1, r7
 801e9cc:	4658      	mov	r0, fp
 801e9ce:	f000 fbab 	bl	801f128 <_Bfree>
 801e9d2:	4629      	mov	r1, r5
 801e9d4:	4658      	mov	r0, fp
 801e9d6:	f000 fba7 	bl	801f128 <_Bfree>
 801e9da:	e7d0      	b.n	801e97e <_dtoa_r+0x65e>
 801e9dc:	9704      	str	r7, [sp, #16]
 801e9de:	4633      	mov	r3, r6
 801e9e0:	461e      	mov	r6, r3
 801e9e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801e9e6:	2a39      	cmp	r2, #57	@ 0x39
 801e9e8:	d107      	bne.n	801e9fa <_dtoa_r+0x6da>
 801e9ea:	459a      	cmp	sl, r3
 801e9ec:	d1f8      	bne.n	801e9e0 <_dtoa_r+0x6c0>
 801e9ee:	9a04      	ldr	r2, [sp, #16]
 801e9f0:	3201      	adds	r2, #1
 801e9f2:	9204      	str	r2, [sp, #16]
 801e9f4:	2230      	movs	r2, #48	@ 0x30
 801e9f6:	f88a 2000 	strb.w	r2, [sl]
 801e9fa:	781a      	ldrb	r2, [r3, #0]
 801e9fc:	3201      	adds	r2, #1
 801e9fe:	701a      	strb	r2, [r3, #0]
 801ea00:	e7bd      	b.n	801e97e <_dtoa_r+0x65e>
 801ea02:	4b7b      	ldr	r3, [pc, #492]	@ (801ebf0 <_dtoa_r+0x8d0>)
 801ea04:	2200      	movs	r2, #0
 801ea06:	f7e1 fe1f 	bl	8000648 <__aeabi_dmul>
 801ea0a:	2200      	movs	r2, #0
 801ea0c:	2300      	movs	r3, #0
 801ea0e:	4604      	mov	r4, r0
 801ea10:	460d      	mov	r5, r1
 801ea12:	f7e2 f881 	bl	8000b18 <__aeabi_dcmpeq>
 801ea16:	2800      	cmp	r0, #0
 801ea18:	f43f aebb 	beq.w	801e792 <_dtoa_r+0x472>
 801ea1c:	e6f0      	b.n	801e800 <_dtoa_r+0x4e0>
 801ea1e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801ea20:	2a00      	cmp	r2, #0
 801ea22:	f000 80db 	beq.w	801ebdc <_dtoa_r+0x8bc>
 801ea26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ea28:	2a01      	cmp	r2, #1
 801ea2a:	f300 80bf 	bgt.w	801ebac <_dtoa_r+0x88c>
 801ea2e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801ea30:	2a00      	cmp	r2, #0
 801ea32:	f000 80b7 	beq.w	801eba4 <_dtoa_r+0x884>
 801ea36:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801ea3a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801ea3c:	4646      	mov	r6, r8
 801ea3e:	9a08      	ldr	r2, [sp, #32]
 801ea40:	2101      	movs	r1, #1
 801ea42:	441a      	add	r2, r3
 801ea44:	4658      	mov	r0, fp
 801ea46:	4498      	add	r8, r3
 801ea48:	9208      	str	r2, [sp, #32]
 801ea4a:	f000 fc6b 	bl	801f324 <__i2b>
 801ea4e:	4605      	mov	r5, r0
 801ea50:	b15e      	cbz	r6, 801ea6a <_dtoa_r+0x74a>
 801ea52:	9b08      	ldr	r3, [sp, #32]
 801ea54:	2b00      	cmp	r3, #0
 801ea56:	dd08      	ble.n	801ea6a <_dtoa_r+0x74a>
 801ea58:	42b3      	cmp	r3, r6
 801ea5a:	9a08      	ldr	r2, [sp, #32]
 801ea5c:	bfa8      	it	ge
 801ea5e:	4633      	movge	r3, r6
 801ea60:	eba8 0803 	sub.w	r8, r8, r3
 801ea64:	1af6      	subs	r6, r6, r3
 801ea66:	1ad3      	subs	r3, r2, r3
 801ea68:	9308      	str	r3, [sp, #32]
 801ea6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ea6c:	b1f3      	cbz	r3, 801eaac <_dtoa_r+0x78c>
 801ea6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801ea70:	2b00      	cmp	r3, #0
 801ea72:	f000 80b7 	beq.w	801ebe4 <_dtoa_r+0x8c4>
 801ea76:	b18c      	cbz	r4, 801ea9c <_dtoa_r+0x77c>
 801ea78:	4629      	mov	r1, r5
 801ea7a:	4622      	mov	r2, r4
 801ea7c:	4658      	mov	r0, fp
 801ea7e:	f000 fd11 	bl	801f4a4 <__pow5mult>
 801ea82:	464a      	mov	r2, r9
 801ea84:	4601      	mov	r1, r0
 801ea86:	4605      	mov	r5, r0
 801ea88:	4658      	mov	r0, fp
 801ea8a:	f000 fc61 	bl	801f350 <__multiply>
 801ea8e:	4649      	mov	r1, r9
 801ea90:	9004      	str	r0, [sp, #16]
 801ea92:	4658      	mov	r0, fp
 801ea94:	f000 fb48 	bl	801f128 <_Bfree>
 801ea98:	9b04      	ldr	r3, [sp, #16]
 801ea9a:	4699      	mov	r9, r3
 801ea9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ea9e:	1b1a      	subs	r2, r3, r4
 801eaa0:	d004      	beq.n	801eaac <_dtoa_r+0x78c>
 801eaa2:	4649      	mov	r1, r9
 801eaa4:	4658      	mov	r0, fp
 801eaa6:	f000 fcfd 	bl	801f4a4 <__pow5mult>
 801eaaa:	4681      	mov	r9, r0
 801eaac:	2101      	movs	r1, #1
 801eaae:	4658      	mov	r0, fp
 801eab0:	f000 fc38 	bl	801f324 <__i2b>
 801eab4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801eab6:	4604      	mov	r4, r0
 801eab8:	2b00      	cmp	r3, #0
 801eaba:	f000 81cf 	beq.w	801ee5c <_dtoa_r+0xb3c>
 801eabe:	461a      	mov	r2, r3
 801eac0:	4601      	mov	r1, r0
 801eac2:	4658      	mov	r0, fp
 801eac4:	f000 fcee 	bl	801f4a4 <__pow5mult>
 801eac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801eaca:	2b01      	cmp	r3, #1
 801eacc:	4604      	mov	r4, r0
 801eace:	f300 8095 	bgt.w	801ebfc <_dtoa_r+0x8dc>
 801ead2:	9b02      	ldr	r3, [sp, #8]
 801ead4:	2b00      	cmp	r3, #0
 801ead6:	f040 8087 	bne.w	801ebe8 <_dtoa_r+0x8c8>
 801eada:	9b03      	ldr	r3, [sp, #12]
 801eadc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801eae0:	2b00      	cmp	r3, #0
 801eae2:	f040 8089 	bne.w	801ebf8 <_dtoa_r+0x8d8>
 801eae6:	9b03      	ldr	r3, [sp, #12]
 801eae8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801eaec:	0d1b      	lsrs	r3, r3, #20
 801eaee:	051b      	lsls	r3, r3, #20
 801eaf0:	b12b      	cbz	r3, 801eafe <_dtoa_r+0x7de>
 801eaf2:	9b08      	ldr	r3, [sp, #32]
 801eaf4:	3301      	adds	r3, #1
 801eaf6:	9308      	str	r3, [sp, #32]
 801eaf8:	f108 0801 	add.w	r8, r8, #1
 801eafc:	2301      	movs	r3, #1
 801eafe:	930a      	str	r3, [sp, #40]	@ 0x28
 801eb00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801eb02:	2b00      	cmp	r3, #0
 801eb04:	f000 81b0 	beq.w	801ee68 <_dtoa_r+0xb48>
 801eb08:	6923      	ldr	r3, [r4, #16]
 801eb0a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801eb0e:	6918      	ldr	r0, [r3, #16]
 801eb10:	f000 fbbc 	bl	801f28c <__hi0bits>
 801eb14:	f1c0 0020 	rsb	r0, r0, #32
 801eb18:	9b08      	ldr	r3, [sp, #32]
 801eb1a:	4418      	add	r0, r3
 801eb1c:	f010 001f 	ands.w	r0, r0, #31
 801eb20:	d077      	beq.n	801ec12 <_dtoa_r+0x8f2>
 801eb22:	f1c0 0320 	rsb	r3, r0, #32
 801eb26:	2b04      	cmp	r3, #4
 801eb28:	dd6b      	ble.n	801ec02 <_dtoa_r+0x8e2>
 801eb2a:	9b08      	ldr	r3, [sp, #32]
 801eb2c:	f1c0 001c 	rsb	r0, r0, #28
 801eb30:	4403      	add	r3, r0
 801eb32:	4480      	add	r8, r0
 801eb34:	4406      	add	r6, r0
 801eb36:	9308      	str	r3, [sp, #32]
 801eb38:	f1b8 0f00 	cmp.w	r8, #0
 801eb3c:	dd05      	ble.n	801eb4a <_dtoa_r+0x82a>
 801eb3e:	4649      	mov	r1, r9
 801eb40:	4642      	mov	r2, r8
 801eb42:	4658      	mov	r0, fp
 801eb44:	f000 fd08 	bl	801f558 <__lshift>
 801eb48:	4681      	mov	r9, r0
 801eb4a:	9b08      	ldr	r3, [sp, #32]
 801eb4c:	2b00      	cmp	r3, #0
 801eb4e:	dd05      	ble.n	801eb5c <_dtoa_r+0x83c>
 801eb50:	4621      	mov	r1, r4
 801eb52:	461a      	mov	r2, r3
 801eb54:	4658      	mov	r0, fp
 801eb56:	f000 fcff 	bl	801f558 <__lshift>
 801eb5a:	4604      	mov	r4, r0
 801eb5c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801eb5e:	2b00      	cmp	r3, #0
 801eb60:	d059      	beq.n	801ec16 <_dtoa_r+0x8f6>
 801eb62:	4621      	mov	r1, r4
 801eb64:	4648      	mov	r0, r9
 801eb66:	f000 fd63 	bl	801f630 <__mcmp>
 801eb6a:	2800      	cmp	r0, #0
 801eb6c:	da53      	bge.n	801ec16 <_dtoa_r+0x8f6>
 801eb6e:	1e7b      	subs	r3, r7, #1
 801eb70:	9304      	str	r3, [sp, #16]
 801eb72:	4649      	mov	r1, r9
 801eb74:	2300      	movs	r3, #0
 801eb76:	220a      	movs	r2, #10
 801eb78:	4658      	mov	r0, fp
 801eb7a:	f000 faf7 	bl	801f16c <__multadd>
 801eb7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801eb80:	4681      	mov	r9, r0
 801eb82:	2b00      	cmp	r3, #0
 801eb84:	f000 8172 	beq.w	801ee6c <_dtoa_r+0xb4c>
 801eb88:	2300      	movs	r3, #0
 801eb8a:	4629      	mov	r1, r5
 801eb8c:	220a      	movs	r2, #10
 801eb8e:	4658      	mov	r0, fp
 801eb90:	f000 faec 	bl	801f16c <__multadd>
 801eb94:	9b00      	ldr	r3, [sp, #0]
 801eb96:	2b00      	cmp	r3, #0
 801eb98:	4605      	mov	r5, r0
 801eb9a:	dc67      	bgt.n	801ec6c <_dtoa_r+0x94c>
 801eb9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801eb9e:	2b02      	cmp	r3, #2
 801eba0:	dc41      	bgt.n	801ec26 <_dtoa_r+0x906>
 801eba2:	e063      	b.n	801ec6c <_dtoa_r+0x94c>
 801eba4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801eba6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801ebaa:	e746      	b.n	801ea3a <_dtoa_r+0x71a>
 801ebac:	9b07      	ldr	r3, [sp, #28]
 801ebae:	1e5c      	subs	r4, r3, #1
 801ebb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ebb2:	42a3      	cmp	r3, r4
 801ebb4:	bfbf      	itttt	lt
 801ebb6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 801ebb8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 801ebba:	940a      	strlt	r4, [sp, #40]	@ 0x28
 801ebbc:	1ae3      	sublt	r3, r4, r3
 801ebbe:	bfb4      	ite	lt
 801ebc0:	18d2      	addlt	r2, r2, r3
 801ebc2:	1b1c      	subge	r4, r3, r4
 801ebc4:	9b07      	ldr	r3, [sp, #28]
 801ebc6:	bfbc      	itt	lt
 801ebc8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 801ebca:	2400      	movlt	r4, #0
 801ebcc:	2b00      	cmp	r3, #0
 801ebce:	bfb5      	itete	lt
 801ebd0:	eba8 0603 	sublt.w	r6, r8, r3
 801ebd4:	9b07      	ldrge	r3, [sp, #28]
 801ebd6:	2300      	movlt	r3, #0
 801ebd8:	4646      	movge	r6, r8
 801ebda:	e730      	b.n	801ea3e <_dtoa_r+0x71e>
 801ebdc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801ebde:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 801ebe0:	4646      	mov	r6, r8
 801ebe2:	e735      	b.n	801ea50 <_dtoa_r+0x730>
 801ebe4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801ebe6:	e75c      	b.n	801eaa2 <_dtoa_r+0x782>
 801ebe8:	2300      	movs	r3, #0
 801ebea:	e788      	b.n	801eafe <_dtoa_r+0x7de>
 801ebec:	3fe00000 	.word	0x3fe00000
 801ebf0:	40240000 	.word	0x40240000
 801ebf4:	40140000 	.word	0x40140000
 801ebf8:	9b02      	ldr	r3, [sp, #8]
 801ebfa:	e780      	b.n	801eafe <_dtoa_r+0x7de>
 801ebfc:	2300      	movs	r3, #0
 801ebfe:	930a      	str	r3, [sp, #40]	@ 0x28
 801ec00:	e782      	b.n	801eb08 <_dtoa_r+0x7e8>
 801ec02:	d099      	beq.n	801eb38 <_dtoa_r+0x818>
 801ec04:	9a08      	ldr	r2, [sp, #32]
 801ec06:	331c      	adds	r3, #28
 801ec08:	441a      	add	r2, r3
 801ec0a:	4498      	add	r8, r3
 801ec0c:	441e      	add	r6, r3
 801ec0e:	9208      	str	r2, [sp, #32]
 801ec10:	e792      	b.n	801eb38 <_dtoa_r+0x818>
 801ec12:	4603      	mov	r3, r0
 801ec14:	e7f6      	b.n	801ec04 <_dtoa_r+0x8e4>
 801ec16:	9b07      	ldr	r3, [sp, #28]
 801ec18:	9704      	str	r7, [sp, #16]
 801ec1a:	2b00      	cmp	r3, #0
 801ec1c:	dc20      	bgt.n	801ec60 <_dtoa_r+0x940>
 801ec1e:	9300      	str	r3, [sp, #0]
 801ec20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ec22:	2b02      	cmp	r3, #2
 801ec24:	dd1e      	ble.n	801ec64 <_dtoa_r+0x944>
 801ec26:	9b00      	ldr	r3, [sp, #0]
 801ec28:	2b00      	cmp	r3, #0
 801ec2a:	f47f aec0 	bne.w	801e9ae <_dtoa_r+0x68e>
 801ec2e:	4621      	mov	r1, r4
 801ec30:	2205      	movs	r2, #5
 801ec32:	4658      	mov	r0, fp
 801ec34:	f000 fa9a 	bl	801f16c <__multadd>
 801ec38:	4601      	mov	r1, r0
 801ec3a:	4604      	mov	r4, r0
 801ec3c:	4648      	mov	r0, r9
 801ec3e:	f000 fcf7 	bl	801f630 <__mcmp>
 801ec42:	2800      	cmp	r0, #0
 801ec44:	f77f aeb3 	ble.w	801e9ae <_dtoa_r+0x68e>
 801ec48:	4656      	mov	r6, sl
 801ec4a:	2331      	movs	r3, #49	@ 0x31
 801ec4c:	f806 3b01 	strb.w	r3, [r6], #1
 801ec50:	9b04      	ldr	r3, [sp, #16]
 801ec52:	3301      	adds	r3, #1
 801ec54:	9304      	str	r3, [sp, #16]
 801ec56:	e6ae      	b.n	801e9b6 <_dtoa_r+0x696>
 801ec58:	9c07      	ldr	r4, [sp, #28]
 801ec5a:	9704      	str	r7, [sp, #16]
 801ec5c:	4625      	mov	r5, r4
 801ec5e:	e7f3      	b.n	801ec48 <_dtoa_r+0x928>
 801ec60:	9b07      	ldr	r3, [sp, #28]
 801ec62:	9300      	str	r3, [sp, #0]
 801ec64:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801ec66:	2b00      	cmp	r3, #0
 801ec68:	f000 8104 	beq.w	801ee74 <_dtoa_r+0xb54>
 801ec6c:	2e00      	cmp	r6, #0
 801ec6e:	dd05      	ble.n	801ec7c <_dtoa_r+0x95c>
 801ec70:	4629      	mov	r1, r5
 801ec72:	4632      	mov	r2, r6
 801ec74:	4658      	mov	r0, fp
 801ec76:	f000 fc6f 	bl	801f558 <__lshift>
 801ec7a:	4605      	mov	r5, r0
 801ec7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ec7e:	2b00      	cmp	r3, #0
 801ec80:	d05a      	beq.n	801ed38 <_dtoa_r+0xa18>
 801ec82:	6869      	ldr	r1, [r5, #4]
 801ec84:	4658      	mov	r0, fp
 801ec86:	f000 fa0f 	bl	801f0a8 <_Balloc>
 801ec8a:	4606      	mov	r6, r0
 801ec8c:	b928      	cbnz	r0, 801ec9a <_dtoa_r+0x97a>
 801ec8e:	4b84      	ldr	r3, [pc, #528]	@ (801eea0 <_dtoa_r+0xb80>)
 801ec90:	4602      	mov	r2, r0
 801ec92:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801ec96:	f7ff bb5a 	b.w	801e34e <_dtoa_r+0x2e>
 801ec9a:	692a      	ldr	r2, [r5, #16]
 801ec9c:	3202      	adds	r2, #2
 801ec9e:	0092      	lsls	r2, r2, #2
 801eca0:	f105 010c 	add.w	r1, r5, #12
 801eca4:	300c      	adds	r0, #12
 801eca6:	f7ff fa9c 	bl	801e1e2 <memcpy>
 801ecaa:	2201      	movs	r2, #1
 801ecac:	4631      	mov	r1, r6
 801ecae:	4658      	mov	r0, fp
 801ecb0:	f000 fc52 	bl	801f558 <__lshift>
 801ecb4:	f10a 0301 	add.w	r3, sl, #1
 801ecb8:	9307      	str	r3, [sp, #28]
 801ecba:	9b00      	ldr	r3, [sp, #0]
 801ecbc:	4453      	add	r3, sl
 801ecbe:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ecc0:	9b02      	ldr	r3, [sp, #8]
 801ecc2:	f003 0301 	and.w	r3, r3, #1
 801ecc6:	462f      	mov	r7, r5
 801ecc8:	930a      	str	r3, [sp, #40]	@ 0x28
 801ecca:	4605      	mov	r5, r0
 801eccc:	9b07      	ldr	r3, [sp, #28]
 801ecce:	4621      	mov	r1, r4
 801ecd0:	3b01      	subs	r3, #1
 801ecd2:	4648      	mov	r0, r9
 801ecd4:	9300      	str	r3, [sp, #0]
 801ecd6:	f7ff fa99 	bl	801e20c <quorem>
 801ecda:	4639      	mov	r1, r7
 801ecdc:	9002      	str	r0, [sp, #8]
 801ecde:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801ece2:	4648      	mov	r0, r9
 801ece4:	f000 fca4 	bl	801f630 <__mcmp>
 801ece8:	462a      	mov	r2, r5
 801ecea:	9008      	str	r0, [sp, #32]
 801ecec:	4621      	mov	r1, r4
 801ecee:	4658      	mov	r0, fp
 801ecf0:	f000 fcba 	bl	801f668 <__mdiff>
 801ecf4:	68c2      	ldr	r2, [r0, #12]
 801ecf6:	4606      	mov	r6, r0
 801ecf8:	bb02      	cbnz	r2, 801ed3c <_dtoa_r+0xa1c>
 801ecfa:	4601      	mov	r1, r0
 801ecfc:	4648      	mov	r0, r9
 801ecfe:	f000 fc97 	bl	801f630 <__mcmp>
 801ed02:	4602      	mov	r2, r0
 801ed04:	4631      	mov	r1, r6
 801ed06:	4658      	mov	r0, fp
 801ed08:	920e      	str	r2, [sp, #56]	@ 0x38
 801ed0a:	f000 fa0d 	bl	801f128 <_Bfree>
 801ed0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ed10:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801ed12:	9e07      	ldr	r6, [sp, #28]
 801ed14:	ea43 0102 	orr.w	r1, r3, r2
 801ed18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ed1a:	4319      	orrs	r1, r3
 801ed1c:	d110      	bne.n	801ed40 <_dtoa_r+0xa20>
 801ed1e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801ed22:	d029      	beq.n	801ed78 <_dtoa_r+0xa58>
 801ed24:	9b08      	ldr	r3, [sp, #32]
 801ed26:	2b00      	cmp	r3, #0
 801ed28:	dd02      	ble.n	801ed30 <_dtoa_r+0xa10>
 801ed2a:	9b02      	ldr	r3, [sp, #8]
 801ed2c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 801ed30:	9b00      	ldr	r3, [sp, #0]
 801ed32:	f883 8000 	strb.w	r8, [r3]
 801ed36:	e63f      	b.n	801e9b8 <_dtoa_r+0x698>
 801ed38:	4628      	mov	r0, r5
 801ed3a:	e7bb      	b.n	801ecb4 <_dtoa_r+0x994>
 801ed3c:	2201      	movs	r2, #1
 801ed3e:	e7e1      	b.n	801ed04 <_dtoa_r+0x9e4>
 801ed40:	9b08      	ldr	r3, [sp, #32]
 801ed42:	2b00      	cmp	r3, #0
 801ed44:	db04      	blt.n	801ed50 <_dtoa_r+0xa30>
 801ed46:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801ed48:	430b      	orrs	r3, r1
 801ed4a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801ed4c:	430b      	orrs	r3, r1
 801ed4e:	d120      	bne.n	801ed92 <_dtoa_r+0xa72>
 801ed50:	2a00      	cmp	r2, #0
 801ed52:	dded      	ble.n	801ed30 <_dtoa_r+0xa10>
 801ed54:	4649      	mov	r1, r9
 801ed56:	2201      	movs	r2, #1
 801ed58:	4658      	mov	r0, fp
 801ed5a:	f000 fbfd 	bl	801f558 <__lshift>
 801ed5e:	4621      	mov	r1, r4
 801ed60:	4681      	mov	r9, r0
 801ed62:	f000 fc65 	bl	801f630 <__mcmp>
 801ed66:	2800      	cmp	r0, #0
 801ed68:	dc03      	bgt.n	801ed72 <_dtoa_r+0xa52>
 801ed6a:	d1e1      	bne.n	801ed30 <_dtoa_r+0xa10>
 801ed6c:	f018 0f01 	tst.w	r8, #1
 801ed70:	d0de      	beq.n	801ed30 <_dtoa_r+0xa10>
 801ed72:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801ed76:	d1d8      	bne.n	801ed2a <_dtoa_r+0xa0a>
 801ed78:	9a00      	ldr	r2, [sp, #0]
 801ed7a:	2339      	movs	r3, #57	@ 0x39
 801ed7c:	7013      	strb	r3, [r2, #0]
 801ed7e:	4633      	mov	r3, r6
 801ed80:	461e      	mov	r6, r3
 801ed82:	3b01      	subs	r3, #1
 801ed84:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801ed88:	2a39      	cmp	r2, #57	@ 0x39
 801ed8a:	d052      	beq.n	801ee32 <_dtoa_r+0xb12>
 801ed8c:	3201      	adds	r2, #1
 801ed8e:	701a      	strb	r2, [r3, #0]
 801ed90:	e612      	b.n	801e9b8 <_dtoa_r+0x698>
 801ed92:	2a00      	cmp	r2, #0
 801ed94:	dd07      	ble.n	801eda6 <_dtoa_r+0xa86>
 801ed96:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801ed9a:	d0ed      	beq.n	801ed78 <_dtoa_r+0xa58>
 801ed9c:	9a00      	ldr	r2, [sp, #0]
 801ed9e:	f108 0301 	add.w	r3, r8, #1
 801eda2:	7013      	strb	r3, [r2, #0]
 801eda4:	e608      	b.n	801e9b8 <_dtoa_r+0x698>
 801eda6:	9b07      	ldr	r3, [sp, #28]
 801eda8:	9a07      	ldr	r2, [sp, #28]
 801edaa:	f803 8c01 	strb.w	r8, [r3, #-1]
 801edae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801edb0:	4293      	cmp	r3, r2
 801edb2:	d028      	beq.n	801ee06 <_dtoa_r+0xae6>
 801edb4:	4649      	mov	r1, r9
 801edb6:	2300      	movs	r3, #0
 801edb8:	220a      	movs	r2, #10
 801edba:	4658      	mov	r0, fp
 801edbc:	f000 f9d6 	bl	801f16c <__multadd>
 801edc0:	42af      	cmp	r7, r5
 801edc2:	4681      	mov	r9, r0
 801edc4:	f04f 0300 	mov.w	r3, #0
 801edc8:	f04f 020a 	mov.w	r2, #10
 801edcc:	4639      	mov	r1, r7
 801edce:	4658      	mov	r0, fp
 801edd0:	d107      	bne.n	801ede2 <_dtoa_r+0xac2>
 801edd2:	f000 f9cb 	bl	801f16c <__multadd>
 801edd6:	4607      	mov	r7, r0
 801edd8:	4605      	mov	r5, r0
 801edda:	9b07      	ldr	r3, [sp, #28]
 801eddc:	3301      	adds	r3, #1
 801edde:	9307      	str	r3, [sp, #28]
 801ede0:	e774      	b.n	801eccc <_dtoa_r+0x9ac>
 801ede2:	f000 f9c3 	bl	801f16c <__multadd>
 801ede6:	4629      	mov	r1, r5
 801ede8:	4607      	mov	r7, r0
 801edea:	2300      	movs	r3, #0
 801edec:	220a      	movs	r2, #10
 801edee:	4658      	mov	r0, fp
 801edf0:	f000 f9bc 	bl	801f16c <__multadd>
 801edf4:	4605      	mov	r5, r0
 801edf6:	e7f0      	b.n	801edda <_dtoa_r+0xaba>
 801edf8:	9b00      	ldr	r3, [sp, #0]
 801edfa:	2b00      	cmp	r3, #0
 801edfc:	bfcc      	ite	gt
 801edfe:	461e      	movgt	r6, r3
 801ee00:	2601      	movle	r6, #1
 801ee02:	4456      	add	r6, sl
 801ee04:	2700      	movs	r7, #0
 801ee06:	4649      	mov	r1, r9
 801ee08:	2201      	movs	r2, #1
 801ee0a:	4658      	mov	r0, fp
 801ee0c:	f000 fba4 	bl	801f558 <__lshift>
 801ee10:	4621      	mov	r1, r4
 801ee12:	4681      	mov	r9, r0
 801ee14:	f000 fc0c 	bl	801f630 <__mcmp>
 801ee18:	2800      	cmp	r0, #0
 801ee1a:	dcb0      	bgt.n	801ed7e <_dtoa_r+0xa5e>
 801ee1c:	d102      	bne.n	801ee24 <_dtoa_r+0xb04>
 801ee1e:	f018 0f01 	tst.w	r8, #1
 801ee22:	d1ac      	bne.n	801ed7e <_dtoa_r+0xa5e>
 801ee24:	4633      	mov	r3, r6
 801ee26:	461e      	mov	r6, r3
 801ee28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ee2c:	2a30      	cmp	r2, #48	@ 0x30
 801ee2e:	d0fa      	beq.n	801ee26 <_dtoa_r+0xb06>
 801ee30:	e5c2      	b.n	801e9b8 <_dtoa_r+0x698>
 801ee32:	459a      	cmp	sl, r3
 801ee34:	d1a4      	bne.n	801ed80 <_dtoa_r+0xa60>
 801ee36:	9b04      	ldr	r3, [sp, #16]
 801ee38:	3301      	adds	r3, #1
 801ee3a:	9304      	str	r3, [sp, #16]
 801ee3c:	2331      	movs	r3, #49	@ 0x31
 801ee3e:	f88a 3000 	strb.w	r3, [sl]
 801ee42:	e5b9      	b.n	801e9b8 <_dtoa_r+0x698>
 801ee44:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801ee46:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 801eea4 <_dtoa_r+0xb84>
 801ee4a:	b11b      	cbz	r3, 801ee54 <_dtoa_r+0xb34>
 801ee4c:	f10a 0308 	add.w	r3, sl, #8
 801ee50:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801ee52:	6013      	str	r3, [r2, #0]
 801ee54:	4650      	mov	r0, sl
 801ee56:	b019      	add	sp, #100	@ 0x64
 801ee58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ee5e:	2b01      	cmp	r3, #1
 801ee60:	f77f ae37 	ble.w	801ead2 <_dtoa_r+0x7b2>
 801ee64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801ee66:	930a      	str	r3, [sp, #40]	@ 0x28
 801ee68:	2001      	movs	r0, #1
 801ee6a:	e655      	b.n	801eb18 <_dtoa_r+0x7f8>
 801ee6c:	9b00      	ldr	r3, [sp, #0]
 801ee6e:	2b00      	cmp	r3, #0
 801ee70:	f77f aed6 	ble.w	801ec20 <_dtoa_r+0x900>
 801ee74:	4656      	mov	r6, sl
 801ee76:	4621      	mov	r1, r4
 801ee78:	4648      	mov	r0, r9
 801ee7a:	f7ff f9c7 	bl	801e20c <quorem>
 801ee7e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801ee82:	f806 8b01 	strb.w	r8, [r6], #1
 801ee86:	9b00      	ldr	r3, [sp, #0]
 801ee88:	eba6 020a 	sub.w	r2, r6, sl
 801ee8c:	4293      	cmp	r3, r2
 801ee8e:	ddb3      	ble.n	801edf8 <_dtoa_r+0xad8>
 801ee90:	4649      	mov	r1, r9
 801ee92:	2300      	movs	r3, #0
 801ee94:	220a      	movs	r2, #10
 801ee96:	4658      	mov	r0, fp
 801ee98:	f000 f968 	bl	801f16c <__multadd>
 801ee9c:	4681      	mov	r9, r0
 801ee9e:	e7ea      	b.n	801ee76 <_dtoa_r+0xb56>
 801eea0:	0802276d 	.word	0x0802276d
 801eea4:	080226f1 	.word	0x080226f1

0801eea8 <_free_r>:
 801eea8:	b538      	push	{r3, r4, r5, lr}
 801eeaa:	4605      	mov	r5, r0
 801eeac:	2900      	cmp	r1, #0
 801eeae:	d041      	beq.n	801ef34 <_free_r+0x8c>
 801eeb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801eeb4:	1f0c      	subs	r4, r1, #4
 801eeb6:	2b00      	cmp	r3, #0
 801eeb8:	bfb8      	it	lt
 801eeba:	18e4      	addlt	r4, r4, r3
 801eebc:	f000 f8e8 	bl	801f090 <__malloc_lock>
 801eec0:	4a1d      	ldr	r2, [pc, #116]	@ (801ef38 <_free_r+0x90>)
 801eec2:	6813      	ldr	r3, [r2, #0]
 801eec4:	b933      	cbnz	r3, 801eed4 <_free_r+0x2c>
 801eec6:	6063      	str	r3, [r4, #4]
 801eec8:	6014      	str	r4, [r2, #0]
 801eeca:	4628      	mov	r0, r5
 801eecc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801eed0:	f000 b8e4 	b.w	801f09c <__malloc_unlock>
 801eed4:	42a3      	cmp	r3, r4
 801eed6:	d908      	bls.n	801eeea <_free_r+0x42>
 801eed8:	6820      	ldr	r0, [r4, #0]
 801eeda:	1821      	adds	r1, r4, r0
 801eedc:	428b      	cmp	r3, r1
 801eede:	bf01      	itttt	eq
 801eee0:	6819      	ldreq	r1, [r3, #0]
 801eee2:	685b      	ldreq	r3, [r3, #4]
 801eee4:	1809      	addeq	r1, r1, r0
 801eee6:	6021      	streq	r1, [r4, #0]
 801eee8:	e7ed      	b.n	801eec6 <_free_r+0x1e>
 801eeea:	461a      	mov	r2, r3
 801eeec:	685b      	ldr	r3, [r3, #4]
 801eeee:	b10b      	cbz	r3, 801eef4 <_free_r+0x4c>
 801eef0:	42a3      	cmp	r3, r4
 801eef2:	d9fa      	bls.n	801eeea <_free_r+0x42>
 801eef4:	6811      	ldr	r1, [r2, #0]
 801eef6:	1850      	adds	r0, r2, r1
 801eef8:	42a0      	cmp	r0, r4
 801eefa:	d10b      	bne.n	801ef14 <_free_r+0x6c>
 801eefc:	6820      	ldr	r0, [r4, #0]
 801eefe:	4401      	add	r1, r0
 801ef00:	1850      	adds	r0, r2, r1
 801ef02:	4283      	cmp	r3, r0
 801ef04:	6011      	str	r1, [r2, #0]
 801ef06:	d1e0      	bne.n	801eeca <_free_r+0x22>
 801ef08:	6818      	ldr	r0, [r3, #0]
 801ef0a:	685b      	ldr	r3, [r3, #4]
 801ef0c:	6053      	str	r3, [r2, #4]
 801ef0e:	4408      	add	r0, r1
 801ef10:	6010      	str	r0, [r2, #0]
 801ef12:	e7da      	b.n	801eeca <_free_r+0x22>
 801ef14:	d902      	bls.n	801ef1c <_free_r+0x74>
 801ef16:	230c      	movs	r3, #12
 801ef18:	602b      	str	r3, [r5, #0]
 801ef1a:	e7d6      	b.n	801eeca <_free_r+0x22>
 801ef1c:	6820      	ldr	r0, [r4, #0]
 801ef1e:	1821      	adds	r1, r4, r0
 801ef20:	428b      	cmp	r3, r1
 801ef22:	bf04      	itt	eq
 801ef24:	6819      	ldreq	r1, [r3, #0]
 801ef26:	685b      	ldreq	r3, [r3, #4]
 801ef28:	6063      	str	r3, [r4, #4]
 801ef2a:	bf04      	itt	eq
 801ef2c:	1809      	addeq	r1, r1, r0
 801ef2e:	6021      	streq	r1, [r4, #0]
 801ef30:	6054      	str	r4, [r2, #4]
 801ef32:	e7ca      	b.n	801eeca <_free_r+0x22>
 801ef34:	bd38      	pop	{r3, r4, r5, pc}
 801ef36:	bf00      	nop
 801ef38:	2001beec 	.word	0x2001beec

0801ef3c <malloc>:
 801ef3c:	4b02      	ldr	r3, [pc, #8]	@ (801ef48 <malloc+0xc>)
 801ef3e:	4601      	mov	r1, r0
 801ef40:	6818      	ldr	r0, [r3, #0]
 801ef42:	f000 b825 	b.w	801ef90 <_malloc_r>
 801ef46:	bf00      	nop
 801ef48:	2000003c 	.word	0x2000003c

0801ef4c <sbrk_aligned>:
 801ef4c:	b570      	push	{r4, r5, r6, lr}
 801ef4e:	4e0f      	ldr	r6, [pc, #60]	@ (801ef8c <sbrk_aligned+0x40>)
 801ef50:	460c      	mov	r4, r1
 801ef52:	6831      	ldr	r1, [r6, #0]
 801ef54:	4605      	mov	r5, r0
 801ef56:	b911      	cbnz	r1, 801ef5e <sbrk_aligned+0x12>
 801ef58:	f002 f806 	bl	8020f68 <_sbrk_r>
 801ef5c:	6030      	str	r0, [r6, #0]
 801ef5e:	4621      	mov	r1, r4
 801ef60:	4628      	mov	r0, r5
 801ef62:	f002 f801 	bl	8020f68 <_sbrk_r>
 801ef66:	1c43      	adds	r3, r0, #1
 801ef68:	d103      	bne.n	801ef72 <sbrk_aligned+0x26>
 801ef6a:	f04f 34ff 	mov.w	r4, #4294967295
 801ef6e:	4620      	mov	r0, r4
 801ef70:	bd70      	pop	{r4, r5, r6, pc}
 801ef72:	1cc4      	adds	r4, r0, #3
 801ef74:	f024 0403 	bic.w	r4, r4, #3
 801ef78:	42a0      	cmp	r0, r4
 801ef7a:	d0f8      	beq.n	801ef6e <sbrk_aligned+0x22>
 801ef7c:	1a21      	subs	r1, r4, r0
 801ef7e:	4628      	mov	r0, r5
 801ef80:	f001 fff2 	bl	8020f68 <_sbrk_r>
 801ef84:	3001      	adds	r0, #1
 801ef86:	d1f2      	bne.n	801ef6e <sbrk_aligned+0x22>
 801ef88:	e7ef      	b.n	801ef6a <sbrk_aligned+0x1e>
 801ef8a:	bf00      	nop
 801ef8c:	2001bee8 	.word	0x2001bee8

0801ef90 <_malloc_r>:
 801ef90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ef94:	1ccd      	adds	r5, r1, #3
 801ef96:	f025 0503 	bic.w	r5, r5, #3
 801ef9a:	3508      	adds	r5, #8
 801ef9c:	2d0c      	cmp	r5, #12
 801ef9e:	bf38      	it	cc
 801efa0:	250c      	movcc	r5, #12
 801efa2:	2d00      	cmp	r5, #0
 801efa4:	4606      	mov	r6, r0
 801efa6:	db01      	blt.n	801efac <_malloc_r+0x1c>
 801efa8:	42a9      	cmp	r1, r5
 801efaa:	d904      	bls.n	801efb6 <_malloc_r+0x26>
 801efac:	230c      	movs	r3, #12
 801efae:	6033      	str	r3, [r6, #0]
 801efb0:	2000      	movs	r0, #0
 801efb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801efb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801f08c <_malloc_r+0xfc>
 801efba:	f000 f869 	bl	801f090 <__malloc_lock>
 801efbe:	f8d8 3000 	ldr.w	r3, [r8]
 801efc2:	461c      	mov	r4, r3
 801efc4:	bb44      	cbnz	r4, 801f018 <_malloc_r+0x88>
 801efc6:	4629      	mov	r1, r5
 801efc8:	4630      	mov	r0, r6
 801efca:	f7ff ffbf 	bl	801ef4c <sbrk_aligned>
 801efce:	1c43      	adds	r3, r0, #1
 801efd0:	4604      	mov	r4, r0
 801efd2:	d158      	bne.n	801f086 <_malloc_r+0xf6>
 801efd4:	f8d8 4000 	ldr.w	r4, [r8]
 801efd8:	4627      	mov	r7, r4
 801efda:	2f00      	cmp	r7, #0
 801efdc:	d143      	bne.n	801f066 <_malloc_r+0xd6>
 801efde:	2c00      	cmp	r4, #0
 801efe0:	d04b      	beq.n	801f07a <_malloc_r+0xea>
 801efe2:	6823      	ldr	r3, [r4, #0]
 801efe4:	4639      	mov	r1, r7
 801efe6:	4630      	mov	r0, r6
 801efe8:	eb04 0903 	add.w	r9, r4, r3
 801efec:	f001 ffbc 	bl	8020f68 <_sbrk_r>
 801eff0:	4581      	cmp	r9, r0
 801eff2:	d142      	bne.n	801f07a <_malloc_r+0xea>
 801eff4:	6821      	ldr	r1, [r4, #0]
 801eff6:	1a6d      	subs	r5, r5, r1
 801eff8:	4629      	mov	r1, r5
 801effa:	4630      	mov	r0, r6
 801effc:	f7ff ffa6 	bl	801ef4c <sbrk_aligned>
 801f000:	3001      	adds	r0, #1
 801f002:	d03a      	beq.n	801f07a <_malloc_r+0xea>
 801f004:	6823      	ldr	r3, [r4, #0]
 801f006:	442b      	add	r3, r5
 801f008:	6023      	str	r3, [r4, #0]
 801f00a:	f8d8 3000 	ldr.w	r3, [r8]
 801f00e:	685a      	ldr	r2, [r3, #4]
 801f010:	bb62      	cbnz	r2, 801f06c <_malloc_r+0xdc>
 801f012:	f8c8 7000 	str.w	r7, [r8]
 801f016:	e00f      	b.n	801f038 <_malloc_r+0xa8>
 801f018:	6822      	ldr	r2, [r4, #0]
 801f01a:	1b52      	subs	r2, r2, r5
 801f01c:	d420      	bmi.n	801f060 <_malloc_r+0xd0>
 801f01e:	2a0b      	cmp	r2, #11
 801f020:	d917      	bls.n	801f052 <_malloc_r+0xc2>
 801f022:	1961      	adds	r1, r4, r5
 801f024:	42a3      	cmp	r3, r4
 801f026:	6025      	str	r5, [r4, #0]
 801f028:	bf18      	it	ne
 801f02a:	6059      	strne	r1, [r3, #4]
 801f02c:	6863      	ldr	r3, [r4, #4]
 801f02e:	bf08      	it	eq
 801f030:	f8c8 1000 	streq.w	r1, [r8]
 801f034:	5162      	str	r2, [r4, r5]
 801f036:	604b      	str	r3, [r1, #4]
 801f038:	4630      	mov	r0, r6
 801f03a:	f000 f82f 	bl	801f09c <__malloc_unlock>
 801f03e:	f104 000b 	add.w	r0, r4, #11
 801f042:	1d23      	adds	r3, r4, #4
 801f044:	f020 0007 	bic.w	r0, r0, #7
 801f048:	1ac2      	subs	r2, r0, r3
 801f04a:	bf1c      	itt	ne
 801f04c:	1a1b      	subne	r3, r3, r0
 801f04e:	50a3      	strne	r3, [r4, r2]
 801f050:	e7af      	b.n	801efb2 <_malloc_r+0x22>
 801f052:	6862      	ldr	r2, [r4, #4]
 801f054:	42a3      	cmp	r3, r4
 801f056:	bf0c      	ite	eq
 801f058:	f8c8 2000 	streq.w	r2, [r8]
 801f05c:	605a      	strne	r2, [r3, #4]
 801f05e:	e7eb      	b.n	801f038 <_malloc_r+0xa8>
 801f060:	4623      	mov	r3, r4
 801f062:	6864      	ldr	r4, [r4, #4]
 801f064:	e7ae      	b.n	801efc4 <_malloc_r+0x34>
 801f066:	463c      	mov	r4, r7
 801f068:	687f      	ldr	r7, [r7, #4]
 801f06a:	e7b6      	b.n	801efda <_malloc_r+0x4a>
 801f06c:	461a      	mov	r2, r3
 801f06e:	685b      	ldr	r3, [r3, #4]
 801f070:	42a3      	cmp	r3, r4
 801f072:	d1fb      	bne.n	801f06c <_malloc_r+0xdc>
 801f074:	2300      	movs	r3, #0
 801f076:	6053      	str	r3, [r2, #4]
 801f078:	e7de      	b.n	801f038 <_malloc_r+0xa8>
 801f07a:	230c      	movs	r3, #12
 801f07c:	6033      	str	r3, [r6, #0]
 801f07e:	4630      	mov	r0, r6
 801f080:	f000 f80c 	bl	801f09c <__malloc_unlock>
 801f084:	e794      	b.n	801efb0 <_malloc_r+0x20>
 801f086:	6005      	str	r5, [r0, #0]
 801f088:	e7d6      	b.n	801f038 <_malloc_r+0xa8>
 801f08a:	bf00      	nop
 801f08c:	2001beec 	.word	0x2001beec

0801f090 <__malloc_lock>:
 801f090:	4801      	ldr	r0, [pc, #4]	@ (801f098 <__malloc_lock+0x8>)
 801f092:	f7ff b8a4 	b.w	801e1de <__retarget_lock_acquire_recursive>
 801f096:	bf00      	nop
 801f098:	2001bee4 	.word	0x2001bee4

0801f09c <__malloc_unlock>:
 801f09c:	4801      	ldr	r0, [pc, #4]	@ (801f0a4 <__malloc_unlock+0x8>)
 801f09e:	f7ff b89f 	b.w	801e1e0 <__retarget_lock_release_recursive>
 801f0a2:	bf00      	nop
 801f0a4:	2001bee4 	.word	0x2001bee4

0801f0a8 <_Balloc>:
 801f0a8:	b570      	push	{r4, r5, r6, lr}
 801f0aa:	69c6      	ldr	r6, [r0, #28]
 801f0ac:	4604      	mov	r4, r0
 801f0ae:	460d      	mov	r5, r1
 801f0b0:	b976      	cbnz	r6, 801f0d0 <_Balloc+0x28>
 801f0b2:	2010      	movs	r0, #16
 801f0b4:	f7ff ff42 	bl	801ef3c <malloc>
 801f0b8:	4602      	mov	r2, r0
 801f0ba:	61e0      	str	r0, [r4, #28]
 801f0bc:	b920      	cbnz	r0, 801f0c8 <_Balloc+0x20>
 801f0be:	4b18      	ldr	r3, [pc, #96]	@ (801f120 <_Balloc+0x78>)
 801f0c0:	4818      	ldr	r0, [pc, #96]	@ (801f124 <_Balloc+0x7c>)
 801f0c2:	216b      	movs	r1, #107	@ 0x6b
 801f0c4:	f001 ff68 	bl	8020f98 <__assert_func>
 801f0c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801f0cc:	6006      	str	r6, [r0, #0]
 801f0ce:	60c6      	str	r6, [r0, #12]
 801f0d0:	69e6      	ldr	r6, [r4, #28]
 801f0d2:	68f3      	ldr	r3, [r6, #12]
 801f0d4:	b183      	cbz	r3, 801f0f8 <_Balloc+0x50>
 801f0d6:	69e3      	ldr	r3, [r4, #28]
 801f0d8:	68db      	ldr	r3, [r3, #12]
 801f0da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801f0de:	b9b8      	cbnz	r0, 801f110 <_Balloc+0x68>
 801f0e0:	2101      	movs	r1, #1
 801f0e2:	fa01 f605 	lsl.w	r6, r1, r5
 801f0e6:	1d72      	adds	r2, r6, #5
 801f0e8:	0092      	lsls	r2, r2, #2
 801f0ea:	4620      	mov	r0, r4
 801f0ec:	f001 ff72 	bl	8020fd4 <_calloc_r>
 801f0f0:	b160      	cbz	r0, 801f10c <_Balloc+0x64>
 801f0f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801f0f6:	e00e      	b.n	801f116 <_Balloc+0x6e>
 801f0f8:	2221      	movs	r2, #33	@ 0x21
 801f0fa:	2104      	movs	r1, #4
 801f0fc:	4620      	mov	r0, r4
 801f0fe:	f001 ff69 	bl	8020fd4 <_calloc_r>
 801f102:	69e3      	ldr	r3, [r4, #28]
 801f104:	60f0      	str	r0, [r6, #12]
 801f106:	68db      	ldr	r3, [r3, #12]
 801f108:	2b00      	cmp	r3, #0
 801f10a:	d1e4      	bne.n	801f0d6 <_Balloc+0x2e>
 801f10c:	2000      	movs	r0, #0
 801f10e:	bd70      	pop	{r4, r5, r6, pc}
 801f110:	6802      	ldr	r2, [r0, #0]
 801f112:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801f116:	2300      	movs	r3, #0
 801f118:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801f11c:	e7f7      	b.n	801f10e <_Balloc+0x66>
 801f11e:	bf00      	nop
 801f120:	080226fe 	.word	0x080226fe
 801f124:	0802277e 	.word	0x0802277e

0801f128 <_Bfree>:
 801f128:	b570      	push	{r4, r5, r6, lr}
 801f12a:	69c6      	ldr	r6, [r0, #28]
 801f12c:	4605      	mov	r5, r0
 801f12e:	460c      	mov	r4, r1
 801f130:	b976      	cbnz	r6, 801f150 <_Bfree+0x28>
 801f132:	2010      	movs	r0, #16
 801f134:	f7ff ff02 	bl	801ef3c <malloc>
 801f138:	4602      	mov	r2, r0
 801f13a:	61e8      	str	r0, [r5, #28]
 801f13c:	b920      	cbnz	r0, 801f148 <_Bfree+0x20>
 801f13e:	4b09      	ldr	r3, [pc, #36]	@ (801f164 <_Bfree+0x3c>)
 801f140:	4809      	ldr	r0, [pc, #36]	@ (801f168 <_Bfree+0x40>)
 801f142:	218f      	movs	r1, #143	@ 0x8f
 801f144:	f001 ff28 	bl	8020f98 <__assert_func>
 801f148:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801f14c:	6006      	str	r6, [r0, #0]
 801f14e:	60c6      	str	r6, [r0, #12]
 801f150:	b13c      	cbz	r4, 801f162 <_Bfree+0x3a>
 801f152:	69eb      	ldr	r3, [r5, #28]
 801f154:	6862      	ldr	r2, [r4, #4]
 801f156:	68db      	ldr	r3, [r3, #12]
 801f158:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801f15c:	6021      	str	r1, [r4, #0]
 801f15e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801f162:	bd70      	pop	{r4, r5, r6, pc}
 801f164:	080226fe 	.word	0x080226fe
 801f168:	0802277e 	.word	0x0802277e

0801f16c <__multadd>:
 801f16c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f170:	690d      	ldr	r5, [r1, #16]
 801f172:	4607      	mov	r7, r0
 801f174:	460c      	mov	r4, r1
 801f176:	461e      	mov	r6, r3
 801f178:	f101 0c14 	add.w	ip, r1, #20
 801f17c:	2000      	movs	r0, #0
 801f17e:	f8dc 3000 	ldr.w	r3, [ip]
 801f182:	b299      	uxth	r1, r3
 801f184:	fb02 6101 	mla	r1, r2, r1, r6
 801f188:	0c1e      	lsrs	r6, r3, #16
 801f18a:	0c0b      	lsrs	r3, r1, #16
 801f18c:	fb02 3306 	mla	r3, r2, r6, r3
 801f190:	b289      	uxth	r1, r1
 801f192:	3001      	adds	r0, #1
 801f194:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801f198:	4285      	cmp	r5, r0
 801f19a:	f84c 1b04 	str.w	r1, [ip], #4
 801f19e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801f1a2:	dcec      	bgt.n	801f17e <__multadd+0x12>
 801f1a4:	b30e      	cbz	r6, 801f1ea <__multadd+0x7e>
 801f1a6:	68a3      	ldr	r3, [r4, #8]
 801f1a8:	42ab      	cmp	r3, r5
 801f1aa:	dc19      	bgt.n	801f1e0 <__multadd+0x74>
 801f1ac:	6861      	ldr	r1, [r4, #4]
 801f1ae:	4638      	mov	r0, r7
 801f1b0:	3101      	adds	r1, #1
 801f1b2:	f7ff ff79 	bl	801f0a8 <_Balloc>
 801f1b6:	4680      	mov	r8, r0
 801f1b8:	b928      	cbnz	r0, 801f1c6 <__multadd+0x5a>
 801f1ba:	4602      	mov	r2, r0
 801f1bc:	4b0c      	ldr	r3, [pc, #48]	@ (801f1f0 <__multadd+0x84>)
 801f1be:	480d      	ldr	r0, [pc, #52]	@ (801f1f4 <__multadd+0x88>)
 801f1c0:	21ba      	movs	r1, #186	@ 0xba
 801f1c2:	f001 fee9 	bl	8020f98 <__assert_func>
 801f1c6:	6922      	ldr	r2, [r4, #16]
 801f1c8:	3202      	adds	r2, #2
 801f1ca:	f104 010c 	add.w	r1, r4, #12
 801f1ce:	0092      	lsls	r2, r2, #2
 801f1d0:	300c      	adds	r0, #12
 801f1d2:	f7ff f806 	bl	801e1e2 <memcpy>
 801f1d6:	4621      	mov	r1, r4
 801f1d8:	4638      	mov	r0, r7
 801f1da:	f7ff ffa5 	bl	801f128 <_Bfree>
 801f1de:	4644      	mov	r4, r8
 801f1e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801f1e4:	3501      	adds	r5, #1
 801f1e6:	615e      	str	r6, [r3, #20]
 801f1e8:	6125      	str	r5, [r4, #16]
 801f1ea:	4620      	mov	r0, r4
 801f1ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f1f0:	0802276d 	.word	0x0802276d
 801f1f4:	0802277e 	.word	0x0802277e

0801f1f8 <__s2b>:
 801f1f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f1fc:	460c      	mov	r4, r1
 801f1fe:	4615      	mov	r5, r2
 801f200:	461f      	mov	r7, r3
 801f202:	2209      	movs	r2, #9
 801f204:	3308      	adds	r3, #8
 801f206:	4606      	mov	r6, r0
 801f208:	fb93 f3f2 	sdiv	r3, r3, r2
 801f20c:	2100      	movs	r1, #0
 801f20e:	2201      	movs	r2, #1
 801f210:	429a      	cmp	r2, r3
 801f212:	db09      	blt.n	801f228 <__s2b+0x30>
 801f214:	4630      	mov	r0, r6
 801f216:	f7ff ff47 	bl	801f0a8 <_Balloc>
 801f21a:	b940      	cbnz	r0, 801f22e <__s2b+0x36>
 801f21c:	4602      	mov	r2, r0
 801f21e:	4b19      	ldr	r3, [pc, #100]	@ (801f284 <__s2b+0x8c>)
 801f220:	4819      	ldr	r0, [pc, #100]	@ (801f288 <__s2b+0x90>)
 801f222:	21d3      	movs	r1, #211	@ 0xd3
 801f224:	f001 feb8 	bl	8020f98 <__assert_func>
 801f228:	0052      	lsls	r2, r2, #1
 801f22a:	3101      	adds	r1, #1
 801f22c:	e7f0      	b.n	801f210 <__s2b+0x18>
 801f22e:	9b08      	ldr	r3, [sp, #32]
 801f230:	6143      	str	r3, [r0, #20]
 801f232:	2d09      	cmp	r5, #9
 801f234:	f04f 0301 	mov.w	r3, #1
 801f238:	6103      	str	r3, [r0, #16]
 801f23a:	dd16      	ble.n	801f26a <__s2b+0x72>
 801f23c:	f104 0909 	add.w	r9, r4, #9
 801f240:	46c8      	mov	r8, r9
 801f242:	442c      	add	r4, r5
 801f244:	f818 3b01 	ldrb.w	r3, [r8], #1
 801f248:	4601      	mov	r1, r0
 801f24a:	3b30      	subs	r3, #48	@ 0x30
 801f24c:	220a      	movs	r2, #10
 801f24e:	4630      	mov	r0, r6
 801f250:	f7ff ff8c 	bl	801f16c <__multadd>
 801f254:	45a0      	cmp	r8, r4
 801f256:	d1f5      	bne.n	801f244 <__s2b+0x4c>
 801f258:	f1a5 0408 	sub.w	r4, r5, #8
 801f25c:	444c      	add	r4, r9
 801f25e:	1b2d      	subs	r5, r5, r4
 801f260:	1963      	adds	r3, r4, r5
 801f262:	42bb      	cmp	r3, r7
 801f264:	db04      	blt.n	801f270 <__s2b+0x78>
 801f266:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f26a:	340a      	adds	r4, #10
 801f26c:	2509      	movs	r5, #9
 801f26e:	e7f6      	b.n	801f25e <__s2b+0x66>
 801f270:	f814 3b01 	ldrb.w	r3, [r4], #1
 801f274:	4601      	mov	r1, r0
 801f276:	3b30      	subs	r3, #48	@ 0x30
 801f278:	220a      	movs	r2, #10
 801f27a:	4630      	mov	r0, r6
 801f27c:	f7ff ff76 	bl	801f16c <__multadd>
 801f280:	e7ee      	b.n	801f260 <__s2b+0x68>
 801f282:	bf00      	nop
 801f284:	0802276d 	.word	0x0802276d
 801f288:	0802277e 	.word	0x0802277e

0801f28c <__hi0bits>:
 801f28c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801f290:	4603      	mov	r3, r0
 801f292:	bf36      	itet	cc
 801f294:	0403      	lslcc	r3, r0, #16
 801f296:	2000      	movcs	r0, #0
 801f298:	2010      	movcc	r0, #16
 801f29a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801f29e:	bf3c      	itt	cc
 801f2a0:	021b      	lslcc	r3, r3, #8
 801f2a2:	3008      	addcc	r0, #8
 801f2a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801f2a8:	bf3c      	itt	cc
 801f2aa:	011b      	lslcc	r3, r3, #4
 801f2ac:	3004      	addcc	r0, #4
 801f2ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801f2b2:	bf3c      	itt	cc
 801f2b4:	009b      	lslcc	r3, r3, #2
 801f2b6:	3002      	addcc	r0, #2
 801f2b8:	2b00      	cmp	r3, #0
 801f2ba:	db05      	blt.n	801f2c8 <__hi0bits+0x3c>
 801f2bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801f2c0:	f100 0001 	add.w	r0, r0, #1
 801f2c4:	bf08      	it	eq
 801f2c6:	2020      	moveq	r0, #32
 801f2c8:	4770      	bx	lr

0801f2ca <__lo0bits>:
 801f2ca:	6803      	ldr	r3, [r0, #0]
 801f2cc:	4602      	mov	r2, r0
 801f2ce:	f013 0007 	ands.w	r0, r3, #7
 801f2d2:	d00b      	beq.n	801f2ec <__lo0bits+0x22>
 801f2d4:	07d9      	lsls	r1, r3, #31
 801f2d6:	d421      	bmi.n	801f31c <__lo0bits+0x52>
 801f2d8:	0798      	lsls	r0, r3, #30
 801f2da:	bf49      	itett	mi
 801f2dc:	085b      	lsrmi	r3, r3, #1
 801f2de:	089b      	lsrpl	r3, r3, #2
 801f2e0:	2001      	movmi	r0, #1
 801f2e2:	6013      	strmi	r3, [r2, #0]
 801f2e4:	bf5c      	itt	pl
 801f2e6:	6013      	strpl	r3, [r2, #0]
 801f2e8:	2002      	movpl	r0, #2
 801f2ea:	4770      	bx	lr
 801f2ec:	b299      	uxth	r1, r3
 801f2ee:	b909      	cbnz	r1, 801f2f4 <__lo0bits+0x2a>
 801f2f0:	0c1b      	lsrs	r3, r3, #16
 801f2f2:	2010      	movs	r0, #16
 801f2f4:	b2d9      	uxtb	r1, r3
 801f2f6:	b909      	cbnz	r1, 801f2fc <__lo0bits+0x32>
 801f2f8:	3008      	adds	r0, #8
 801f2fa:	0a1b      	lsrs	r3, r3, #8
 801f2fc:	0719      	lsls	r1, r3, #28
 801f2fe:	bf04      	itt	eq
 801f300:	091b      	lsreq	r3, r3, #4
 801f302:	3004      	addeq	r0, #4
 801f304:	0799      	lsls	r1, r3, #30
 801f306:	bf04      	itt	eq
 801f308:	089b      	lsreq	r3, r3, #2
 801f30a:	3002      	addeq	r0, #2
 801f30c:	07d9      	lsls	r1, r3, #31
 801f30e:	d403      	bmi.n	801f318 <__lo0bits+0x4e>
 801f310:	085b      	lsrs	r3, r3, #1
 801f312:	f100 0001 	add.w	r0, r0, #1
 801f316:	d003      	beq.n	801f320 <__lo0bits+0x56>
 801f318:	6013      	str	r3, [r2, #0]
 801f31a:	4770      	bx	lr
 801f31c:	2000      	movs	r0, #0
 801f31e:	4770      	bx	lr
 801f320:	2020      	movs	r0, #32
 801f322:	4770      	bx	lr

0801f324 <__i2b>:
 801f324:	b510      	push	{r4, lr}
 801f326:	460c      	mov	r4, r1
 801f328:	2101      	movs	r1, #1
 801f32a:	f7ff febd 	bl	801f0a8 <_Balloc>
 801f32e:	4602      	mov	r2, r0
 801f330:	b928      	cbnz	r0, 801f33e <__i2b+0x1a>
 801f332:	4b05      	ldr	r3, [pc, #20]	@ (801f348 <__i2b+0x24>)
 801f334:	4805      	ldr	r0, [pc, #20]	@ (801f34c <__i2b+0x28>)
 801f336:	f240 1145 	movw	r1, #325	@ 0x145
 801f33a:	f001 fe2d 	bl	8020f98 <__assert_func>
 801f33e:	2301      	movs	r3, #1
 801f340:	6144      	str	r4, [r0, #20]
 801f342:	6103      	str	r3, [r0, #16]
 801f344:	bd10      	pop	{r4, pc}
 801f346:	bf00      	nop
 801f348:	0802276d 	.word	0x0802276d
 801f34c:	0802277e 	.word	0x0802277e

0801f350 <__multiply>:
 801f350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f354:	4614      	mov	r4, r2
 801f356:	690a      	ldr	r2, [r1, #16]
 801f358:	6923      	ldr	r3, [r4, #16]
 801f35a:	429a      	cmp	r2, r3
 801f35c:	bfa8      	it	ge
 801f35e:	4623      	movge	r3, r4
 801f360:	460f      	mov	r7, r1
 801f362:	bfa4      	itt	ge
 801f364:	460c      	movge	r4, r1
 801f366:	461f      	movge	r7, r3
 801f368:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801f36c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801f370:	68a3      	ldr	r3, [r4, #8]
 801f372:	6861      	ldr	r1, [r4, #4]
 801f374:	eb0a 0609 	add.w	r6, sl, r9
 801f378:	42b3      	cmp	r3, r6
 801f37a:	b085      	sub	sp, #20
 801f37c:	bfb8      	it	lt
 801f37e:	3101      	addlt	r1, #1
 801f380:	f7ff fe92 	bl	801f0a8 <_Balloc>
 801f384:	b930      	cbnz	r0, 801f394 <__multiply+0x44>
 801f386:	4602      	mov	r2, r0
 801f388:	4b44      	ldr	r3, [pc, #272]	@ (801f49c <__multiply+0x14c>)
 801f38a:	4845      	ldr	r0, [pc, #276]	@ (801f4a0 <__multiply+0x150>)
 801f38c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801f390:	f001 fe02 	bl	8020f98 <__assert_func>
 801f394:	f100 0514 	add.w	r5, r0, #20
 801f398:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801f39c:	462b      	mov	r3, r5
 801f39e:	2200      	movs	r2, #0
 801f3a0:	4543      	cmp	r3, r8
 801f3a2:	d321      	bcc.n	801f3e8 <__multiply+0x98>
 801f3a4:	f107 0114 	add.w	r1, r7, #20
 801f3a8:	f104 0214 	add.w	r2, r4, #20
 801f3ac:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801f3b0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801f3b4:	9302      	str	r3, [sp, #8]
 801f3b6:	1b13      	subs	r3, r2, r4
 801f3b8:	3b15      	subs	r3, #21
 801f3ba:	f023 0303 	bic.w	r3, r3, #3
 801f3be:	3304      	adds	r3, #4
 801f3c0:	f104 0715 	add.w	r7, r4, #21
 801f3c4:	42ba      	cmp	r2, r7
 801f3c6:	bf38      	it	cc
 801f3c8:	2304      	movcc	r3, #4
 801f3ca:	9301      	str	r3, [sp, #4]
 801f3cc:	9b02      	ldr	r3, [sp, #8]
 801f3ce:	9103      	str	r1, [sp, #12]
 801f3d0:	428b      	cmp	r3, r1
 801f3d2:	d80c      	bhi.n	801f3ee <__multiply+0x9e>
 801f3d4:	2e00      	cmp	r6, #0
 801f3d6:	dd03      	ble.n	801f3e0 <__multiply+0x90>
 801f3d8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801f3dc:	2b00      	cmp	r3, #0
 801f3de:	d05b      	beq.n	801f498 <__multiply+0x148>
 801f3e0:	6106      	str	r6, [r0, #16]
 801f3e2:	b005      	add	sp, #20
 801f3e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f3e8:	f843 2b04 	str.w	r2, [r3], #4
 801f3ec:	e7d8      	b.n	801f3a0 <__multiply+0x50>
 801f3ee:	f8b1 a000 	ldrh.w	sl, [r1]
 801f3f2:	f1ba 0f00 	cmp.w	sl, #0
 801f3f6:	d024      	beq.n	801f442 <__multiply+0xf2>
 801f3f8:	f104 0e14 	add.w	lr, r4, #20
 801f3fc:	46a9      	mov	r9, r5
 801f3fe:	f04f 0c00 	mov.w	ip, #0
 801f402:	f85e 7b04 	ldr.w	r7, [lr], #4
 801f406:	f8d9 3000 	ldr.w	r3, [r9]
 801f40a:	fa1f fb87 	uxth.w	fp, r7
 801f40e:	b29b      	uxth	r3, r3
 801f410:	fb0a 330b 	mla	r3, sl, fp, r3
 801f414:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801f418:	f8d9 7000 	ldr.w	r7, [r9]
 801f41c:	4463      	add	r3, ip
 801f41e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801f422:	fb0a c70b 	mla	r7, sl, fp, ip
 801f426:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801f42a:	b29b      	uxth	r3, r3
 801f42c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801f430:	4572      	cmp	r2, lr
 801f432:	f849 3b04 	str.w	r3, [r9], #4
 801f436:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801f43a:	d8e2      	bhi.n	801f402 <__multiply+0xb2>
 801f43c:	9b01      	ldr	r3, [sp, #4]
 801f43e:	f845 c003 	str.w	ip, [r5, r3]
 801f442:	9b03      	ldr	r3, [sp, #12]
 801f444:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801f448:	3104      	adds	r1, #4
 801f44a:	f1b9 0f00 	cmp.w	r9, #0
 801f44e:	d021      	beq.n	801f494 <__multiply+0x144>
 801f450:	682b      	ldr	r3, [r5, #0]
 801f452:	f104 0c14 	add.w	ip, r4, #20
 801f456:	46ae      	mov	lr, r5
 801f458:	f04f 0a00 	mov.w	sl, #0
 801f45c:	f8bc b000 	ldrh.w	fp, [ip]
 801f460:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801f464:	fb09 770b 	mla	r7, r9, fp, r7
 801f468:	4457      	add	r7, sl
 801f46a:	b29b      	uxth	r3, r3
 801f46c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801f470:	f84e 3b04 	str.w	r3, [lr], #4
 801f474:	f85c 3b04 	ldr.w	r3, [ip], #4
 801f478:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801f47c:	f8be 3000 	ldrh.w	r3, [lr]
 801f480:	fb09 330a 	mla	r3, r9, sl, r3
 801f484:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801f488:	4562      	cmp	r2, ip
 801f48a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801f48e:	d8e5      	bhi.n	801f45c <__multiply+0x10c>
 801f490:	9f01      	ldr	r7, [sp, #4]
 801f492:	51eb      	str	r3, [r5, r7]
 801f494:	3504      	adds	r5, #4
 801f496:	e799      	b.n	801f3cc <__multiply+0x7c>
 801f498:	3e01      	subs	r6, #1
 801f49a:	e79b      	b.n	801f3d4 <__multiply+0x84>
 801f49c:	0802276d 	.word	0x0802276d
 801f4a0:	0802277e 	.word	0x0802277e

0801f4a4 <__pow5mult>:
 801f4a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f4a8:	4615      	mov	r5, r2
 801f4aa:	f012 0203 	ands.w	r2, r2, #3
 801f4ae:	4607      	mov	r7, r0
 801f4b0:	460e      	mov	r6, r1
 801f4b2:	d007      	beq.n	801f4c4 <__pow5mult+0x20>
 801f4b4:	4c25      	ldr	r4, [pc, #148]	@ (801f54c <__pow5mult+0xa8>)
 801f4b6:	3a01      	subs	r2, #1
 801f4b8:	2300      	movs	r3, #0
 801f4ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801f4be:	f7ff fe55 	bl	801f16c <__multadd>
 801f4c2:	4606      	mov	r6, r0
 801f4c4:	10ad      	asrs	r5, r5, #2
 801f4c6:	d03d      	beq.n	801f544 <__pow5mult+0xa0>
 801f4c8:	69fc      	ldr	r4, [r7, #28]
 801f4ca:	b97c      	cbnz	r4, 801f4ec <__pow5mult+0x48>
 801f4cc:	2010      	movs	r0, #16
 801f4ce:	f7ff fd35 	bl	801ef3c <malloc>
 801f4d2:	4602      	mov	r2, r0
 801f4d4:	61f8      	str	r0, [r7, #28]
 801f4d6:	b928      	cbnz	r0, 801f4e4 <__pow5mult+0x40>
 801f4d8:	4b1d      	ldr	r3, [pc, #116]	@ (801f550 <__pow5mult+0xac>)
 801f4da:	481e      	ldr	r0, [pc, #120]	@ (801f554 <__pow5mult+0xb0>)
 801f4dc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801f4e0:	f001 fd5a 	bl	8020f98 <__assert_func>
 801f4e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801f4e8:	6004      	str	r4, [r0, #0]
 801f4ea:	60c4      	str	r4, [r0, #12]
 801f4ec:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801f4f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801f4f4:	b94c      	cbnz	r4, 801f50a <__pow5mult+0x66>
 801f4f6:	f240 2171 	movw	r1, #625	@ 0x271
 801f4fa:	4638      	mov	r0, r7
 801f4fc:	f7ff ff12 	bl	801f324 <__i2b>
 801f500:	2300      	movs	r3, #0
 801f502:	f8c8 0008 	str.w	r0, [r8, #8]
 801f506:	4604      	mov	r4, r0
 801f508:	6003      	str	r3, [r0, #0]
 801f50a:	f04f 0900 	mov.w	r9, #0
 801f50e:	07eb      	lsls	r3, r5, #31
 801f510:	d50a      	bpl.n	801f528 <__pow5mult+0x84>
 801f512:	4631      	mov	r1, r6
 801f514:	4622      	mov	r2, r4
 801f516:	4638      	mov	r0, r7
 801f518:	f7ff ff1a 	bl	801f350 <__multiply>
 801f51c:	4631      	mov	r1, r6
 801f51e:	4680      	mov	r8, r0
 801f520:	4638      	mov	r0, r7
 801f522:	f7ff fe01 	bl	801f128 <_Bfree>
 801f526:	4646      	mov	r6, r8
 801f528:	106d      	asrs	r5, r5, #1
 801f52a:	d00b      	beq.n	801f544 <__pow5mult+0xa0>
 801f52c:	6820      	ldr	r0, [r4, #0]
 801f52e:	b938      	cbnz	r0, 801f540 <__pow5mult+0x9c>
 801f530:	4622      	mov	r2, r4
 801f532:	4621      	mov	r1, r4
 801f534:	4638      	mov	r0, r7
 801f536:	f7ff ff0b 	bl	801f350 <__multiply>
 801f53a:	6020      	str	r0, [r4, #0]
 801f53c:	f8c0 9000 	str.w	r9, [r0]
 801f540:	4604      	mov	r4, r0
 801f542:	e7e4      	b.n	801f50e <__pow5mult+0x6a>
 801f544:	4630      	mov	r0, r6
 801f546:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f54a:	bf00      	nop
 801f54c:	080227d8 	.word	0x080227d8
 801f550:	080226fe 	.word	0x080226fe
 801f554:	0802277e 	.word	0x0802277e

0801f558 <__lshift>:
 801f558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f55c:	460c      	mov	r4, r1
 801f55e:	6849      	ldr	r1, [r1, #4]
 801f560:	6923      	ldr	r3, [r4, #16]
 801f562:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801f566:	68a3      	ldr	r3, [r4, #8]
 801f568:	4607      	mov	r7, r0
 801f56a:	4691      	mov	r9, r2
 801f56c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801f570:	f108 0601 	add.w	r6, r8, #1
 801f574:	42b3      	cmp	r3, r6
 801f576:	db0b      	blt.n	801f590 <__lshift+0x38>
 801f578:	4638      	mov	r0, r7
 801f57a:	f7ff fd95 	bl	801f0a8 <_Balloc>
 801f57e:	4605      	mov	r5, r0
 801f580:	b948      	cbnz	r0, 801f596 <__lshift+0x3e>
 801f582:	4602      	mov	r2, r0
 801f584:	4b28      	ldr	r3, [pc, #160]	@ (801f628 <__lshift+0xd0>)
 801f586:	4829      	ldr	r0, [pc, #164]	@ (801f62c <__lshift+0xd4>)
 801f588:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801f58c:	f001 fd04 	bl	8020f98 <__assert_func>
 801f590:	3101      	adds	r1, #1
 801f592:	005b      	lsls	r3, r3, #1
 801f594:	e7ee      	b.n	801f574 <__lshift+0x1c>
 801f596:	2300      	movs	r3, #0
 801f598:	f100 0114 	add.w	r1, r0, #20
 801f59c:	f100 0210 	add.w	r2, r0, #16
 801f5a0:	4618      	mov	r0, r3
 801f5a2:	4553      	cmp	r3, sl
 801f5a4:	db33      	blt.n	801f60e <__lshift+0xb6>
 801f5a6:	6920      	ldr	r0, [r4, #16]
 801f5a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801f5ac:	f104 0314 	add.w	r3, r4, #20
 801f5b0:	f019 091f 	ands.w	r9, r9, #31
 801f5b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801f5b8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801f5bc:	d02b      	beq.n	801f616 <__lshift+0xbe>
 801f5be:	f1c9 0e20 	rsb	lr, r9, #32
 801f5c2:	468a      	mov	sl, r1
 801f5c4:	2200      	movs	r2, #0
 801f5c6:	6818      	ldr	r0, [r3, #0]
 801f5c8:	fa00 f009 	lsl.w	r0, r0, r9
 801f5cc:	4310      	orrs	r0, r2
 801f5ce:	f84a 0b04 	str.w	r0, [sl], #4
 801f5d2:	f853 2b04 	ldr.w	r2, [r3], #4
 801f5d6:	459c      	cmp	ip, r3
 801f5d8:	fa22 f20e 	lsr.w	r2, r2, lr
 801f5dc:	d8f3      	bhi.n	801f5c6 <__lshift+0x6e>
 801f5de:	ebac 0304 	sub.w	r3, ip, r4
 801f5e2:	3b15      	subs	r3, #21
 801f5e4:	f023 0303 	bic.w	r3, r3, #3
 801f5e8:	3304      	adds	r3, #4
 801f5ea:	f104 0015 	add.w	r0, r4, #21
 801f5ee:	4584      	cmp	ip, r0
 801f5f0:	bf38      	it	cc
 801f5f2:	2304      	movcc	r3, #4
 801f5f4:	50ca      	str	r2, [r1, r3]
 801f5f6:	b10a      	cbz	r2, 801f5fc <__lshift+0xa4>
 801f5f8:	f108 0602 	add.w	r6, r8, #2
 801f5fc:	3e01      	subs	r6, #1
 801f5fe:	4638      	mov	r0, r7
 801f600:	612e      	str	r6, [r5, #16]
 801f602:	4621      	mov	r1, r4
 801f604:	f7ff fd90 	bl	801f128 <_Bfree>
 801f608:	4628      	mov	r0, r5
 801f60a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f60e:	f842 0f04 	str.w	r0, [r2, #4]!
 801f612:	3301      	adds	r3, #1
 801f614:	e7c5      	b.n	801f5a2 <__lshift+0x4a>
 801f616:	3904      	subs	r1, #4
 801f618:	f853 2b04 	ldr.w	r2, [r3], #4
 801f61c:	f841 2f04 	str.w	r2, [r1, #4]!
 801f620:	459c      	cmp	ip, r3
 801f622:	d8f9      	bhi.n	801f618 <__lshift+0xc0>
 801f624:	e7ea      	b.n	801f5fc <__lshift+0xa4>
 801f626:	bf00      	nop
 801f628:	0802276d 	.word	0x0802276d
 801f62c:	0802277e 	.word	0x0802277e

0801f630 <__mcmp>:
 801f630:	690a      	ldr	r2, [r1, #16]
 801f632:	4603      	mov	r3, r0
 801f634:	6900      	ldr	r0, [r0, #16]
 801f636:	1a80      	subs	r0, r0, r2
 801f638:	b530      	push	{r4, r5, lr}
 801f63a:	d10e      	bne.n	801f65a <__mcmp+0x2a>
 801f63c:	3314      	adds	r3, #20
 801f63e:	3114      	adds	r1, #20
 801f640:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801f644:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801f648:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801f64c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801f650:	4295      	cmp	r5, r2
 801f652:	d003      	beq.n	801f65c <__mcmp+0x2c>
 801f654:	d205      	bcs.n	801f662 <__mcmp+0x32>
 801f656:	f04f 30ff 	mov.w	r0, #4294967295
 801f65a:	bd30      	pop	{r4, r5, pc}
 801f65c:	42a3      	cmp	r3, r4
 801f65e:	d3f3      	bcc.n	801f648 <__mcmp+0x18>
 801f660:	e7fb      	b.n	801f65a <__mcmp+0x2a>
 801f662:	2001      	movs	r0, #1
 801f664:	e7f9      	b.n	801f65a <__mcmp+0x2a>
	...

0801f668 <__mdiff>:
 801f668:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f66c:	4689      	mov	r9, r1
 801f66e:	4606      	mov	r6, r0
 801f670:	4611      	mov	r1, r2
 801f672:	4648      	mov	r0, r9
 801f674:	4614      	mov	r4, r2
 801f676:	f7ff ffdb 	bl	801f630 <__mcmp>
 801f67a:	1e05      	subs	r5, r0, #0
 801f67c:	d112      	bne.n	801f6a4 <__mdiff+0x3c>
 801f67e:	4629      	mov	r1, r5
 801f680:	4630      	mov	r0, r6
 801f682:	f7ff fd11 	bl	801f0a8 <_Balloc>
 801f686:	4602      	mov	r2, r0
 801f688:	b928      	cbnz	r0, 801f696 <__mdiff+0x2e>
 801f68a:	4b3f      	ldr	r3, [pc, #252]	@ (801f788 <__mdiff+0x120>)
 801f68c:	f240 2137 	movw	r1, #567	@ 0x237
 801f690:	483e      	ldr	r0, [pc, #248]	@ (801f78c <__mdiff+0x124>)
 801f692:	f001 fc81 	bl	8020f98 <__assert_func>
 801f696:	2301      	movs	r3, #1
 801f698:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801f69c:	4610      	mov	r0, r2
 801f69e:	b003      	add	sp, #12
 801f6a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f6a4:	bfbc      	itt	lt
 801f6a6:	464b      	movlt	r3, r9
 801f6a8:	46a1      	movlt	r9, r4
 801f6aa:	4630      	mov	r0, r6
 801f6ac:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801f6b0:	bfba      	itte	lt
 801f6b2:	461c      	movlt	r4, r3
 801f6b4:	2501      	movlt	r5, #1
 801f6b6:	2500      	movge	r5, #0
 801f6b8:	f7ff fcf6 	bl	801f0a8 <_Balloc>
 801f6bc:	4602      	mov	r2, r0
 801f6be:	b918      	cbnz	r0, 801f6c8 <__mdiff+0x60>
 801f6c0:	4b31      	ldr	r3, [pc, #196]	@ (801f788 <__mdiff+0x120>)
 801f6c2:	f240 2145 	movw	r1, #581	@ 0x245
 801f6c6:	e7e3      	b.n	801f690 <__mdiff+0x28>
 801f6c8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801f6cc:	6926      	ldr	r6, [r4, #16]
 801f6ce:	60c5      	str	r5, [r0, #12]
 801f6d0:	f109 0310 	add.w	r3, r9, #16
 801f6d4:	f109 0514 	add.w	r5, r9, #20
 801f6d8:	f104 0e14 	add.w	lr, r4, #20
 801f6dc:	f100 0b14 	add.w	fp, r0, #20
 801f6e0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801f6e4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801f6e8:	9301      	str	r3, [sp, #4]
 801f6ea:	46d9      	mov	r9, fp
 801f6ec:	f04f 0c00 	mov.w	ip, #0
 801f6f0:	9b01      	ldr	r3, [sp, #4]
 801f6f2:	f85e 0b04 	ldr.w	r0, [lr], #4
 801f6f6:	f853 af04 	ldr.w	sl, [r3, #4]!
 801f6fa:	9301      	str	r3, [sp, #4]
 801f6fc:	fa1f f38a 	uxth.w	r3, sl
 801f700:	4619      	mov	r1, r3
 801f702:	b283      	uxth	r3, r0
 801f704:	1acb      	subs	r3, r1, r3
 801f706:	0c00      	lsrs	r0, r0, #16
 801f708:	4463      	add	r3, ip
 801f70a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801f70e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801f712:	b29b      	uxth	r3, r3
 801f714:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801f718:	4576      	cmp	r6, lr
 801f71a:	f849 3b04 	str.w	r3, [r9], #4
 801f71e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801f722:	d8e5      	bhi.n	801f6f0 <__mdiff+0x88>
 801f724:	1b33      	subs	r3, r6, r4
 801f726:	3b15      	subs	r3, #21
 801f728:	f023 0303 	bic.w	r3, r3, #3
 801f72c:	3415      	adds	r4, #21
 801f72e:	3304      	adds	r3, #4
 801f730:	42a6      	cmp	r6, r4
 801f732:	bf38      	it	cc
 801f734:	2304      	movcc	r3, #4
 801f736:	441d      	add	r5, r3
 801f738:	445b      	add	r3, fp
 801f73a:	461e      	mov	r6, r3
 801f73c:	462c      	mov	r4, r5
 801f73e:	4544      	cmp	r4, r8
 801f740:	d30e      	bcc.n	801f760 <__mdiff+0xf8>
 801f742:	f108 0103 	add.w	r1, r8, #3
 801f746:	1b49      	subs	r1, r1, r5
 801f748:	f021 0103 	bic.w	r1, r1, #3
 801f74c:	3d03      	subs	r5, #3
 801f74e:	45a8      	cmp	r8, r5
 801f750:	bf38      	it	cc
 801f752:	2100      	movcc	r1, #0
 801f754:	440b      	add	r3, r1
 801f756:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801f75a:	b191      	cbz	r1, 801f782 <__mdiff+0x11a>
 801f75c:	6117      	str	r7, [r2, #16]
 801f75e:	e79d      	b.n	801f69c <__mdiff+0x34>
 801f760:	f854 1b04 	ldr.w	r1, [r4], #4
 801f764:	46e6      	mov	lr, ip
 801f766:	0c08      	lsrs	r0, r1, #16
 801f768:	fa1c fc81 	uxtah	ip, ip, r1
 801f76c:	4471      	add	r1, lr
 801f76e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801f772:	b289      	uxth	r1, r1
 801f774:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801f778:	f846 1b04 	str.w	r1, [r6], #4
 801f77c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801f780:	e7dd      	b.n	801f73e <__mdiff+0xd6>
 801f782:	3f01      	subs	r7, #1
 801f784:	e7e7      	b.n	801f756 <__mdiff+0xee>
 801f786:	bf00      	nop
 801f788:	0802276d 	.word	0x0802276d
 801f78c:	0802277e 	.word	0x0802277e

0801f790 <__ulp>:
 801f790:	b082      	sub	sp, #8
 801f792:	ed8d 0b00 	vstr	d0, [sp]
 801f796:	9a01      	ldr	r2, [sp, #4]
 801f798:	4b0f      	ldr	r3, [pc, #60]	@ (801f7d8 <__ulp+0x48>)
 801f79a:	4013      	ands	r3, r2
 801f79c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801f7a0:	2b00      	cmp	r3, #0
 801f7a2:	dc08      	bgt.n	801f7b6 <__ulp+0x26>
 801f7a4:	425b      	negs	r3, r3
 801f7a6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801f7aa:	ea4f 5223 	mov.w	r2, r3, asr #20
 801f7ae:	da04      	bge.n	801f7ba <__ulp+0x2a>
 801f7b0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801f7b4:	4113      	asrs	r3, r2
 801f7b6:	2200      	movs	r2, #0
 801f7b8:	e008      	b.n	801f7cc <__ulp+0x3c>
 801f7ba:	f1a2 0314 	sub.w	r3, r2, #20
 801f7be:	2b1e      	cmp	r3, #30
 801f7c0:	bfda      	itte	le
 801f7c2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801f7c6:	40da      	lsrle	r2, r3
 801f7c8:	2201      	movgt	r2, #1
 801f7ca:	2300      	movs	r3, #0
 801f7cc:	4619      	mov	r1, r3
 801f7ce:	4610      	mov	r0, r2
 801f7d0:	ec41 0b10 	vmov	d0, r0, r1
 801f7d4:	b002      	add	sp, #8
 801f7d6:	4770      	bx	lr
 801f7d8:	7ff00000 	.word	0x7ff00000

0801f7dc <__b2d>:
 801f7dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f7e0:	6906      	ldr	r6, [r0, #16]
 801f7e2:	f100 0814 	add.w	r8, r0, #20
 801f7e6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801f7ea:	1f37      	subs	r7, r6, #4
 801f7ec:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801f7f0:	4610      	mov	r0, r2
 801f7f2:	f7ff fd4b 	bl	801f28c <__hi0bits>
 801f7f6:	f1c0 0320 	rsb	r3, r0, #32
 801f7fa:	280a      	cmp	r0, #10
 801f7fc:	600b      	str	r3, [r1, #0]
 801f7fe:	491b      	ldr	r1, [pc, #108]	@ (801f86c <__b2d+0x90>)
 801f800:	dc15      	bgt.n	801f82e <__b2d+0x52>
 801f802:	f1c0 0c0b 	rsb	ip, r0, #11
 801f806:	fa22 f30c 	lsr.w	r3, r2, ip
 801f80a:	45b8      	cmp	r8, r7
 801f80c:	ea43 0501 	orr.w	r5, r3, r1
 801f810:	bf34      	ite	cc
 801f812:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801f816:	2300      	movcs	r3, #0
 801f818:	3015      	adds	r0, #21
 801f81a:	fa02 f000 	lsl.w	r0, r2, r0
 801f81e:	fa23 f30c 	lsr.w	r3, r3, ip
 801f822:	4303      	orrs	r3, r0
 801f824:	461c      	mov	r4, r3
 801f826:	ec45 4b10 	vmov	d0, r4, r5
 801f82a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f82e:	45b8      	cmp	r8, r7
 801f830:	bf3a      	itte	cc
 801f832:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801f836:	f1a6 0708 	subcc.w	r7, r6, #8
 801f83a:	2300      	movcs	r3, #0
 801f83c:	380b      	subs	r0, #11
 801f83e:	d012      	beq.n	801f866 <__b2d+0x8a>
 801f840:	f1c0 0120 	rsb	r1, r0, #32
 801f844:	fa23 f401 	lsr.w	r4, r3, r1
 801f848:	4082      	lsls	r2, r0
 801f84a:	4322      	orrs	r2, r4
 801f84c:	4547      	cmp	r7, r8
 801f84e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801f852:	bf8c      	ite	hi
 801f854:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801f858:	2200      	movls	r2, #0
 801f85a:	4083      	lsls	r3, r0
 801f85c:	40ca      	lsrs	r2, r1
 801f85e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801f862:	4313      	orrs	r3, r2
 801f864:	e7de      	b.n	801f824 <__b2d+0x48>
 801f866:	ea42 0501 	orr.w	r5, r2, r1
 801f86a:	e7db      	b.n	801f824 <__b2d+0x48>
 801f86c:	3ff00000 	.word	0x3ff00000

0801f870 <__d2b>:
 801f870:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801f874:	460f      	mov	r7, r1
 801f876:	2101      	movs	r1, #1
 801f878:	ec59 8b10 	vmov	r8, r9, d0
 801f87c:	4616      	mov	r6, r2
 801f87e:	f7ff fc13 	bl	801f0a8 <_Balloc>
 801f882:	4604      	mov	r4, r0
 801f884:	b930      	cbnz	r0, 801f894 <__d2b+0x24>
 801f886:	4602      	mov	r2, r0
 801f888:	4b23      	ldr	r3, [pc, #140]	@ (801f918 <__d2b+0xa8>)
 801f88a:	4824      	ldr	r0, [pc, #144]	@ (801f91c <__d2b+0xac>)
 801f88c:	f240 310f 	movw	r1, #783	@ 0x30f
 801f890:	f001 fb82 	bl	8020f98 <__assert_func>
 801f894:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801f898:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801f89c:	b10d      	cbz	r5, 801f8a2 <__d2b+0x32>
 801f89e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801f8a2:	9301      	str	r3, [sp, #4]
 801f8a4:	f1b8 0300 	subs.w	r3, r8, #0
 801f8a8:	d023      	beq.n	801f8f2 <__d2b+0x82>
 801f8aa:	4668      	mov	r0, sp
 801f8ac:	9300      	str	r3, [sp, #0]
 801f8ae:	f7ff fd0c 	bl	801f2ca <__lo0bits>
 801f8b2:	e9dd 1200 	ldrd	r1, r2, [sp]
 801f8b6:	b1d0      	cbz	r0, 801f8ee <__d2b+0x7e>
 801f8b8:	f1c0 0320 	rsb	r3, r0, #32
 801f8bc:	fa02 f303 	lsl.w	r3, r2, r3
 801f8c0:	430b      	orrs	r3, r1
 801f8c2:	40c2      	lsrs	r2, r0
 801f8c4:	6163      	str	r3, [r4, #20]
 801f8c6:	9201      	str	r2, [sp, #4]
 801f8c8:	9b01      	ldr	r3, [sp, #4]
 801f8ca:	61a3      	str	r3, [r4, #24]
 801f8cc:	2b00      	cmp	r3, #0
 801f8ce:	bf0c      	ite	eq
 801f8d0:	2201      	moveq	r2, #1
 801f8d2:	2202      	movne	r2, #2
 801f8d4:	6122      	str	r2, [r4, #16]
 801f8d6:	b1a5      	cbz	r5, 801f902 <__d2b+0x92>
 801f8d8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801f8dc:	4405      	add	r5, r0
 801f8de:	603d      	str	r5, [r7, #0]
 801f8e0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801f8e4:	6030      	str	r0, [r6, #0]
 801f8e6:	4620      	mov	r0, r4
 801f8e8:	b003      	add	sp, #12
 801f8ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f8ee:	6161      	str	r1, [r4, #20]
 801f8f0:	e7ea      	b.n	801f8c8 <__d2b+0x58>
 801f8f2:	a801      	add	r0, sp, #4
 801f8f4:	f7ff fce9 	bl	801f2ca <__lo0bits>
 801f8f8:	9b01      	ldr	r3, [sp, #4]
 801f8fa:	6163      	str	r3, [r4, #20]
 801f8fc:	3020      	adds	r0, #32
 801f8fe:	2201      	movs	r2, #1
 801f900:	e7e8      	b.n	801f8d4 <__d2b+0x64>
 801f902:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801f906:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801f90a:	6038      	str	r0, [r7, #0]
 801f90c:	6918      	ldr	r0, [r3, #16]
 801f90e:	f7ff fcbd 	bl	801f28c <__hi0bits>
 801f912:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801f916:	e7e5      	b.n	801f8e4 <__d2b+0x74>
 801f918:	0802276d 	.word	0x0802276d
 801f91c:	0802277e 	.word	0x0802277e

0801f920 <__ratio>:
 801f920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f924:	b085      	sub	sp, #20
 801f926:	e9cd 1000 	strd	r1, r0, [sp]
 801f92a:	a902      	add	r1, sp, #8
 801f92c:	f7ff ff56 	bl	801f7dc <__b2d>
 801f930:	9800      	ldr	r0, [sp, #0]
 801f932:	a903      	add	r1, sp, #12
 801f934:	ec55 4b10 	vmov	r4, r5, d0
 801f938:	f7ff ff50 	bl	801f7dc <__b2d>
 801f93c:	9b01      	ldr	r3, [sp, #4]
 801f93e:	6919      	ldr	r1, [r3, #16]
 801f940:	9b00      	ldr	r3, [sp, #0]
 801f942:	691b      	ldr	r3, [r3, #16]
 801f944:	1ac9      	subs	r1, r1, r3
 801f946:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801f94a:	1a9b      	subs	r3, r3, r2
 801f94c:	ec5b ab10 	vmov	sl, fp, d0
 801f950:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801f954:	2b00      	cmp	r3, #0
 801f956:	bfce      	itee	gt
 801f958:	462a      	movgt	r2, r5
 801f95a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801f95e:	465a      	movle	r2, fp
 801f960:	462f      	mov	r7, r5
 801f962:	46d9      	mov	r9, fp
 801f964:	bfcc      	ite	gt
 801f966:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801f96a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801f96e:	464b      	mov	r3, r9
 801f970:	4652      	mov	r2, sl
 801f972:	4620      	mov	r0, r4
 801f974:	4639      	mov	r1, r7
 801f976:	f7e0 ff91 	bl	800089c <__aeabi_ddiv>
 801f97a:	ec41 0b10 	vmov	d0, r0, r1
 801f97e:	b005      	add	sp, #20
 801f980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801f984 <__copybits>:
 801f984:	3901      	subs	r1, #1
 801f986:	b570      	push	{r4, r5, r6, lr}
 801f988:	1149      	asrs	r1, r1, #5
 801f98a:	6914      	ldr	r4, [r2, #16]
 801f98c:	3101      	adds	r1, #1
 801f98e:	f102 0314 	add.w	r3, r2, #20
 801f992:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801f996:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801f99a:	1f05      	subs	r5, r0, #4
 801f99c:	42a3      	cmp	r3, r4
 801f99e:	d30c      	bcc.n	801f9ba <__copybits+0x36>
 801f9a0:	1aa3      	subs	r3, r4, r2
 801f9a2:	3b11      	subs	r3, #17
 801f9a4:	f023 0303 	bic.w	r3, r3, #3
 801f9a8:	3211      	adds	r2, #17
 801f9aa:	42a2      	cmp	r2, r4
 801f9ac:	bf88      	it	hi
 801f9ae:	2300      	movhi	r3, #0
 801f9b0:	4418      	add	r0, r3
 801f9b2:	2300      	movs	r3, #0
 801f9b4:	4288      	cmp	r0, r1
 801f9b6:	d305      	bcc.n	801f9c4 <__copybits+0x40>
 801f9b8:	bd70      	pop	{r4, r5, r6, pc}
 801f9ba:	f853 6b04 	ldr.w	r6, [r3], #4
 801f9be:	f845 6f04 	str.w	r6, [r5, #4]!
 801f9c2:	e7eb      	b.n	801f99c <__copybits+0x18>
 801f9c4:	f840 3b04 	str.w	r3, [r0], #4
 801f9c8:	e7f4      	b.n	801f9b4 <__copybits+0x30>

0801f9ca <__any_on>:
 801f9ca:	f100 0214 	add.w	r2, r0, #20
 801f9ce:	6900      	ldr	r0, [r0, #16]
 801f9d0:	114b      	asrs	r3, r1, #5
 801f9d2:	4298      	cmp	r0, r3
 801f9d4:	b510      	push	{r4, lr}
 801f9d6:	db11      	blt.n	801f9fc <__any_on+0x32>
 801f9d8:	dd0a      	ble.n	801f9f0 <__any_on+0x26>
 801f9da:	f011 011f 	ands.w	r1, r1, #31
 801f9de:	d007      	beq.n	801f9f0 <__any_on+0x26>
 801f9e0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801f9e4:	fa24 f001 	lsr.w	r0, r4, r1
 801f9e8:	fa00 f101 	lsl.w	r1, r0, r1
 801f9ec:	428c      	cmp	r4, r1
 801f9ee:	d10b      	bne.n	801fa08 <__any_on+0x3e>
 801f9f0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801f9f4:	4293      	cmp	r3, r2
 801f9f6:	d803      	bhi.n	801fa00 <__any_on+0x36>
 801f9f8:	2000      	movs	r0, #0
 801f9fa:	bd10      	pop	{r4, pc}
 801f9fc:	4603      	mov	r3, r0
 801f9fe:	e7f7      	b.n	801f9f0 <__any_on+0x26>
 801fa00:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801fa04:	2900      	cmp	r1, #0
 801fa06:	d0f5      	beq.n	801f9f4 <__any_on+0x2a>
 801fa08:	2001      	movs	r0, #1
 801fa0a:	e7f6      	b.n	801f9fa <__any_on+0x30>

0801fa0c <sulp>:
 801fa0c:	b570      	push	{r4, r5, r6, lr}
 801fa0e:	4604      	mov	r4, r0
 801fa10:	460d      	mov	r5, r1
 801fa12:	ec45 4b10 	vmov	d0, r4, r5
 801fa16:	4616      	mov	r6, r2
 801fa18:	f7ff feba 	bl	801f790 <__ulp>
 801fa1c:	ec51 0b10 	vmov	r0, r1, d0
 801fa20:	b17e      	cbz	r6, 801fa42 <sulp+0x36>
 801fa22:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801fa26:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801fa2a:	2b00      	cmp	r3, #0
 801fa2c:	dd09      	ble.n	801fa42 <sulp+0x36>
 801fa2e:	051b      	lsls	r3, r3, #20
 801fa30:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801fa34:	2400      	movs	r4, #0
 801fa36:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801fa3a:	4622      	mov	r2, r4
 801fa3c:	462b      	mov	r3, r5
 801fa3e:	f7e0 fe03 	bl	8000648 <__aeabi_dmul>
 801fa42:	ec41 0b10 	vmov	d0, r0, r1
 801fa46:	bd70      	pop	{r4, r5, r6, pc}

0801fa48 <_strtod_l>:
 801fa48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fa4c:	b09f      	sub	sp, #124	@ 0x7c
 801fa4e:	460c      	mov	r4, r1
 801fa50:	9217      	str	r2, [sp, #92]	@ 0x5c
 801fa52:	2200      	movs	r2, #0
 801fa54:	921a      	str	r2, [sp, #104]	@ 0x68
 801fa56:	9005      	str	r0, [sp, #20]
 801fa58:	f04f 0a00 	mov.w	sl, #0
 801fa5c:	f04f 0b00 	mov.w	fp, #0
 801fa60:	460a      	mov	r2, r1
 801fa62:	9219      	str	r2, [sp, #100]	@ 0x64
 801fa64:	7811      	ldrb	r1, [r2, #0]
 801fa66:	292b      	cmp	r1, #43	@ 0x2b
 801fa68:	d04a      	beq.n	801fb00 <_strtod_l+0xb8>
 801fa6a:	d838      	bhi.n	801fade <_strtod_l+0x96>
 801fa6c:	290d      	cmp	r1, #13
 801fa6e:	d832      	bhi.n	801fad6 <_strtod_l+0x8e>
 801fa70:	2908      	cmp	r1, #8
 801fa72:	d832      	bhi.n	801fada <_strtod_l+0x92>
 801fa74:	2900      	cmp	r1, #0
 801fa76:	d03b      	beq.n	801faf0 <_strtod_l+0xa8>
 801fa78:	2200      	movs	r2, #0
 801fa7a:	920b      	str	r2, [sp, #44]	@ 0x2c
 801fa7c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801fa7e:	782a      	ldrb	r2, [r5, #0]
 801fa80:	2a30      	cmp	r2, #48	@ 0x30
 801fa82:	f040 80b3 	bne.w	801fbec <_strtod_l+0x1a4>
 801fa86:	786a      	ldrb	r2, [r5, #1]
 801fa88:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801fa8c:	2a58      	cmp	r2, #88	@ 0x58
 801fa8e:	d16e      	bne.n	801fb6e <_strtod_l+0x126>
 801fa90:	9302      	str	r3, [sp, #8]
 801fa92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801fa94:	9301      	str	r3, [sp, #4]
 801fa96:	ab1a      	add	r3, sp, #104	@ 0x68
 801fa98:	9300      	str	r3, [sp, #0]
 801fa9a:	4a8e      	ldr	r2, [pc, #568]	@ (801fcd4 <_strtod_l+0x28c>)
 801fa9c:	9805      	ldr	r0, [sp, #20]
 801fa9e:	ab1b      	add	r3, sp, #108	@ 0x6c
 801faa0:	a919      	add	r1, sp, #100	@ 0x64
 801faa2:	f001 fb13 	bl	80210cc <__gethex>
 801faa6:	f010 060f 	ands.w	r6, r0, #15
 801faaa:	4604      	mov	r4, r0
 801faac:	d005      	beq.n	801faba <_strtod_l+0x72>
 801faae:	2e06      	cmp	r6, #6
 801fab0:	d128      	bne.n	801fb04 <_strtod_l+0xbc>
 801fab2:	3501      	adds	r5, #1
 801fab4:	2300      	movs	r3, #0
 801fab6:	9519      	str	r5, [sp, #100]	@ 0x64
 801fab8:	930b      	str	r3, [sp, #44]	@ 0x2c
 801faba:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801fabc:	2b00      	cmp	r3, #0
 801fabe:	f040 858e 	bne.w	80205de <_strtod_l+0xb96>
 801fac2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801fac4:	b1cb      	cbz	r3, 801fafa <_strtod_l+0xb2>
 801fac6:	4652      	mov	r2, sl
 801fac8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801facc:	ec43 2b10 	vmov	d0, r2, r3
 801fad0:	b01f      	add	sp, #124	@ 0x7c
 801fad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fad6:	2920      	cmp	r1, #32
 801fad8:	d1ce      	bne.n	801fa78 <_strtod_l+0x30>
 801fada:	3201      	adds	r2, #1
 801fadc:	e7c1      	b.n	801fa62 <_strtod_l+0x1a>
 801fade:	292d      	cmp	r1, #45	@ 0x2d
 801fae0:	d1ca      	bne.n	801fa78 <_strtod_l+0x30>
 801fae2:	2101      	movs	r1, #1
 801fae4:	910b      	str	r1, [sp, #44]	@ 0x2c
 801fae6:	1c51      	adds	r1, r2, #1
 801fae8:	9119      	str	r1, [sp, #100]	@ 0x64
 801faea:	7852      	ldrb	r2, [r2, #1]
 801faec:	2a00      	cmp	r2, #0
 801faee:	d1c5      	bne.n	801fa7c <_strtod_l+0x34>
 801faf0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801faf2:	9419      	str	r4, [sp, #100]	@ 0x64
 801faf4:	2b00      	cmp	r3, #0
 801faf6:	f040 8570 	bne.w	80205da <_strtod_l+0xb92>
 801fafa:	4652      	mov	r2, sl
 801fafc:	465b      	mov	r3, fp
 801fafe:	e7e5      	b.n	801facc <_strtod_l+0x84>
 801fb00:	2100      	movs	r1, #0
 801fb02:	e7ef      	b.n	801fae4 <_strtod_l+0x9c>
 801fb04:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801fb06:	b13a      	cbz	r2, 801fb18 <_strtod_l+0xd0>
 801fb08:	2135      	movs	r1, #53	@ 0x35
 801fb0a:	a81c      	add	r0, sp, #112	@ 0x70
 801fb0c:	f7ff ff3a 	bl	801f984 <__copybits>
 801fb10:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801fb12:	9805      	ldr	r0, [sp, #20]
 801fb14:	f7ff fb08 	bl	801f128 <_Bfree>
 801fb18:	3e01      	subs	r6, #1
 801fb1a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801fb1c:	2e04      	cmp	r6, #4
 801fb1e:	d806      	bhi.n	801fb2e <_strtod_l+0xe6>
 801fb20:	e8df f006 	tbb	[pc, r6]
 801fb24:	201d0314 	.word	0x201d0314
 801fb28:	14          	.byte	0x14
 801fb29:	00          	.byte	0x00
 801fb2a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801fb2e:	05e1      	lsls	r1, r4, #23
 801fb30:	bf48      	it	mi
 801fb32:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801fb36:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801fb3a:	0d1b      	lsrs	r3, r3, #20
 801fb3c:	051b      	lsls	r3, r3, #20
 801fb3e:	2b00      	cmp	r3, #0
 801fb40:	d1bb      	bne.n	801faba <_strtod_l+0x72>
 801fb42:	f7fe fb21 	bl	801e188 <__errno>
 801fb46:	2322      	movs	r3, #34	@ 0x22
 801fb48:	6003      	str	r3, [r0, #0]
 801fb4a:	e7b6      	b.n	801faba <_strtod_l+0x72>
 801fb4c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 801fb50:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801fb54:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801fb58:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801fb5c:	e7e7      	b.n	801fb2e <_strtod_l+0xe6>
 801fb5e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 801fcdc <_strtod_l+0x294>
 801fb62:	e7e4      	b.n	801fb2e <_strtod_l+0xe6>
 801fb64:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801fb68:	f04f 3aff 	mov.w	sl, #4294967295
 801fb6c:	e7df      	b.n	801fb2e <_strtod_l+0xe6>
 801fb6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fb70:	1c5a      	adds	r2, r3, #1
 801fb72:	9219      	str	r2, [sp, #100]	@ 0x64
 801fb74:	785b      	ldrb	r3, [r3, #1]
 801fb76:	2b30      	cmp	r3, #48	@ 0x30
 801fb78:	d0f9      	beq.n	801fb6e <_strtod_l+0x126>
 801fb7a:	2b00      	cmp	r3, #0
 801fb7c:	d09d      	beq.n	801faba <_strtod_l+0x72>
 801fb7e:	2301      	movs	r3, #1
 801fb80:	9309      	str	r3, [sp, #36]	@ 0x24
 801fb82:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fb84:	930c      	str	r3, [sp, #48]	@ 0x30
 801fb86:	2300      	movs	r3, #0
 801fb88:	9308      	str	r3, [sp, #32]
 801fb8a:	930a      	str	r3, [sp, #40]	@ 0x28
 801fb8c:	461f      	mov	r7, r3
 801fb8e:	220a      	movs	r2, #10
 801fb90:	9819      	ldr	r0, [sp, #100]	@ 0x64
 801fb92:	7805      	ldrb	r5, [r0, #0]
 801fb94:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 801fb98:	b2d9      	uxtb	r1, r3
 801fb9a:	2909      	cmp	r1, #9
 801fb9c:	d928      	bls.n	801fbf0 <_strtod_l+0x1a8>
 801fb9e:	494e      	ldr	r1, [pc, #312]	@ (801fcd8 <_strtod_l+0x290>)
 801fba0:	2201      	movs	r2, #1
 801fba2:	f001 f9ad 	bl	8020f00 <strncmp>
 801fba6:	2800      	cmp	r0, #0
 801fba8:	d032      	beq.n	801fc10 <_strtod_l+0x1c8>
 801fbaa:	2000      	movs	r0, #0
 801fbac:	462a      	mov	r2, r5
 801fbae:	4681      	mov	r9, r0
 801fbb0:	463d      	mov	r5, r7
 801fbb2:	4603      	mov	r3, r0
 801fbb4:	2a65      	cmp	r2, #101	@ 0x65
 801fbb6:	d001      	beq.n	801fbbc <_strtod_l+0x174>
 801fbb8:	2a45      	cmp	r2, #69	@ 0x45
 801fbba:	d114      	bne.n	801fbe6 <_strtod_l+0x19e>
 801fbbc:	b91d      	cbnz	r5, 801fbc6 <_strtod_l+0x17e>
 801fbbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fbc0:	4302      	orrs	r2, r0
 801fbc2:	d095      	beq.n	801faf0 <_strtod_l+0xa8>
 801fbc4:	2500      	movs	r5, #0
 801fbc6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 801fbc8:	1c62      	adds	r2, r4, #1
 801fbca:	9219      	str	r2, [sp, #100]	@ 0x64
 801fbcc:	7862      	ldrb	r2, [r4, #1]
 801fbce:	2a2b      	cmp	r2, #43	@ 0x2b
 801fbd0:	d077      	beq.n	801fcc2 <_strtod_l+0x27a>
 801fbd2:	2a2d      	cmp	r2, #45	@ 0x2d
 801fbd4:	d07b      	beq.n	801fcce <_strtod_l+0x286>
 801fbd6:	f04f 0c00 	mov.w	ip, #0
 801fbda:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801fbde:	2909      	cmp	r1, #9
 801fbe0:	f240 8082 	bls.w	801fce8 <_strtod_l+0x2a0>
 801fbe4:	9419      	str	r4, [sp, #100]	@ 0x64
 801fbe6:	f04f 0800 	mov.w	r8, #0
 801fbea:	e0a2      	b.n	801fd32 <_strtod_l+0x2ea>
 801fbec:	2300      	movs	r3, #0
 801fbee:	e7c7      	b.n	801fb80 <_strtod_l+0x138>
 801fbf0:	2f08      	cmp	r7, #8
 801fbf2:	bfd5      	itete	le
 801fbf4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 801fbf6:	9908      	ldrgt	r1, [sp, #32]
 801fbf8:	fb02 3301 	mlale	r3, r2, r1, r3
 801fbfc:	fb02 3301 	mlagt	r3, r2, r1, r3
 801fc00:	f100 0001 	add.w	r0, r0, #1
 801fc04:	bfd4      	ite	le
 801fc06:	930a      	strle	r3, [sp, #40]	@ 0x28
 801fc08:	9308      	strgt	r3, [sp, #32]
 801fc0a:	3701      	adds	r7, #1
 801fc0c:	9019      	str	r0, [sp, #100]	@ 0x64
 801fc0e:	e7bf      	b.n	801fb90 <_strtod_l+0x148>
 801fc10:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fc12:	1c5a      	adds	r2, r3, #1
 801fc14:	9219      	str	r2, [sp, #100]	@ 0x64
 801fc16:	785a      	ldrb	r2, [r3, #1]
 801fc18:	b37f      	cbz	r7, 801fc7a <_strtod_l+0x232>
 801fc1a:	4681      	mov	r9, r0
 801fc1c:	463d      	mov	r5, r7
 801fc1e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801fc22:	2b09      	cmp	r3, #9
 801fc24:	d912      	bls.n	801fc4c <_strtod_l+0x204>
 801fc26:	2301      	movs	r3, #1
 801fc28:	e7c4      	b.n	801fbb4 <_strtod_l+0x16c>
 801fc2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fc2c:	1c5a      	adds	r2, r3, #1
 801fc2e:	9219      	str	r2, [sp, #100]	@ 0x64
 801fc30:	785a      	ldrb	r2, [r3, #1]
 801fc32:	3001      	adds	r0, #1
 801fc34:	2a30      	cmp	r2, #48	@ 0x30
 801fc36:	d0f8      	beq.n	801fc2a <_strtod_l+0x1e2>
 801fc38:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801fc3c:	2b08      	cmp	r3, #8
 801fc3e:	f200 84d3 	bhi.w	80205e8 <_strtod_l+0xba0>
 801fc42:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fc44:	930c      	str	r3, [sp, #48]	@ 0x30
 801fc46:	4681      	mov	r9, r0
 801fc48:	2000      	movs	r0, #0
 801fc4a:	4605      	mov	r5, r0
 801fc4c:	3a30      	subs	r2, #48	@ 0x30
 801fc4e:	f100 0301 	add.w	r3, r0, #1
 801fc52:	d02a      	beq.n	801fcaa <_strtod_l+0x262>
 801fc54:	4499      	add	r9, r3
 801fc56:	eb00 0c05 	add.w	ip, r0, r5
 801fc5a:	462b      	mov	r3, r5
 801fc5c:	210a      	movs	r1, #10
 801fc5e:	4563      	cmp	r3, ip
 801fc60:	d10d      	bne.n	801fc7e <_strtod_l+0x236>
 801fc62:	1c69      	adds	r1, r5, #1
 801fc64:	4401      	add	r1, r0
 801fc66:	4428      	add	r0, r5
 801fc68:	2808      	cmp	r0, #8
 801fc6a:	dc16      	bgt.n	801fc9a <_strtod_l+0x252>
 801fc6c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801fc6e:	230a      	movs	r3, #10
 801fc70:	fb03 2300 	mla	r3, r3, r0, r2
 801fc74:	930a      	str	r3, [sp, #40]	@ 0x28
 801fc76:	2300      	movs	r3, #0
 801fc78:	e018      	b.n	801fcac <_strtod_l+0x264>
 801fc7a:	4638      	mov	r0, r7
 801fc7c:	e7da      	b.n	801fc34 <_strtod_l+0x1ec>
 801fc7e:	2b08      	cmp	r3, #8
 801fc80:	f103 0301 	add.w	r3, r3, #1
 801fc84:	dc03      	bgt.n	801fc8e <_strtod_l+0x246>
 801fc86:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 801fc88:	434e      	muls	r6, r1
 801fc8a:	960a      	str	r6, [sp, #40]	@ 0x28
 801fc8c:	e7e7      	b.n	801fc5e <_strtod_l+0x216>
 801fc8e:	2b10      	cmp	r3, #16
 801fc90:	bfde      	ittt	le
 801fc92:	9e08      	ldrle	r6, [sp, #32]
 801fc94:	434e      	mulle	r6, r1
 801fc96:	9608      	strle	r6, [sp, #32]
 801fc98:	e7e1      	b.n	801fc5e <_strtod_l+0x216>
 801fc9a:	280f      	cmp	r0, #15
 801fc9c:	dceb      	bgt.n	801fc76 <_strtod_l+0x22e>
 801fc9e:	9808      	ldr	r0, [sp, #32]
 801fca0:	230a      	movs	r3, #10
 801fca2:	fb03 2300 	mla	r3, r3, r0, r2
 801fca6:	9308      	str	r3, [sp, #32]
 801fca8:	e7e5      	b.n	801fc76 <_strtod_l+0x22e>
 801fcaa:	4629      	mov	r1, r5
 801fcac:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801fcae:	1c50      	adds	r0, r2, #1
 801fcb0:	9019      	str	r0, [sp, #100]	@ 0x64
 801fcb2:	7852      	ldrb	r2, [r2, #1]
 801fcb4:	4618      	mov	r0, r3
 801fcb6:	460d      	mov	r5, r1
 801fcb8:	e7b1      	b.n	801fc1e <_strtod_l+0x1d6>
 801fcba:	f04f 0900 	mov.w	r9, #0
 801fcbe:	2301      	movs	r3, #1
 801fcc0:	e77d      	b.n	801fbbe <_strtod_l+0x176>
 801fcc2:	f04f 0c00 	mov.w	ip, #0
 801fcc6:	1ca2      	adds	r2, r4, #2
 801fcc8:	9219      	str	r2, [sp, #100]	@ 0x64
 801fcca:	78a2      	ldrb	r2, [r4, #2]
 801fccc:	e785      	b.n	801fbda <_strtod_l+0x192>
 801fcce:	f04f 0c01 	mov.w	ip, #1
 801fcd2:	e7f8      	b.n	801fcc6 <_strtod_l+0x27e>
 801fcd4:	080228f0 	.word	0x080228f0
 801fcd8:	080228d8 	.word	0x080228d8
 801fcdc:	7ff00000 	.word	0x7ff00000
 801fce0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801fce2:	1c51      	adds	r1, r2, #1
 801fce4:	9119      	str	r1, [sp, #100]	@ 0x64
 801fce6:	7852      	ldrb	r2, [r2, #1]
 801fce8:	2a30      	cmp	r2, #48	@ 0x30
 801fcea:	d0f9      	beq.n	801fce0 <_strtod_l+0x298>
 801fcec:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 801fcf0:	2908      	cmp	r1, #8
 801fcf2:	f63f af78 	bhi.w	801fbe6 <_strtod_l+0x19e>
 801fcf6:	3a30      	subs	r2, #48	@ 0x30
 801fcf8:	920e      	str	r2, [sp, #56]	@ 0x38
 801fcfa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801fcfc:	920f      	str	r2, [sp, #60]	@ 0x3c
 801fcfe:	f04f 080a 	mov.w	r8, #10
 801fd02:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801fd04:	1c56      	adds	r6, r2, #1
 801fd06:	9619      	str	r6, [sp, #100]	@ 0x64
 801fd08:	7852      	ldrb	r2, [r2, #1]
 801fd0a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801fd0e:	f1be 0f09 	cmp.w	lr, #9
 801fd12:	d939      	bls.n	801fd88 <_strtod_l+0x340>
 801fd14:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801fd16:	1a76      	subs	r6, r6, r1
 801fd18:	2e08      	cmp	r6, #8
 801fd1a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801fd1e:	dc03      	bgt.n	801fd28 <_strtod_l+0x2e0>
 801fd20:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801fd22:	4588      	cmp	r8, r1
 801fd24:	bfa8      	it	ge
 801fd26:	4688      	movge	r8, r1
 801fd28:	f1bc 0f00 	cmp.w	ip, #0
 801fd2c:	d001      	beq.n	801fd32 <_strtod_l+0x2ea>
 801fd2e:	f1c8 0800 	rsb	r8, r8, #0
 801fd32:	2d00      	cmp	r5, #0
 801fd34:	d14e      	bne.n	801fdd4 <_strtod_l+0x38c>
 801fd36:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801fd38:	4308      	orrs	r0, r1
 801fd3a:	f47f aebe 	bne.w	801faba <_strtod_l+0x72>
 801fd3e:	2b00      	cmp	r3, #0
 801fd40:	f47f aed6 	bne.w	801faf0 <_strtod_l+0xa8>
 801fd44:	2a69      	cmp	r2, #105	@ 0x69
 801fd46:	d028      	beq.n	801fd9a <_strtod_l+0x352>
 801fd48:	dc25      	bgt.n	801fd96 <_strtod_l+0x34e>
 801fd4a:	2a49      	cmp	r2, #73	@ 0x49
 801fd4c:	d025      	beq.n	801fd9a <_strtod_l+0x352>
 801fd4e:	2a4e      	cmp	r2, #78	@ 0x4e
 801fd50:	f47f aece 	bne.w	801faf0 <_strtod_l+0xa8>
 801fd54:	499b      	ldr	r1, [pc, #620]	@ (801ffc4 <_strtod_l+0x57c>)
 801fd56:	a819      	add	r0, sp, #100	@ 0x64
 801fd58:	f001 fbda 	bl	8021510 <__match>
 801fd5c:	2800      	cmp	r0, #0
 801fd5e:	f43f aec7 	beq.w	801faf0 <_strtod_l+0xa8>
 801fd62:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fd64:	781b      	ldrb	r3, [r3, #0]
 801fd66:	2b28      	cmp	r3, #40	@ 0x28
 801fd68:	d12e      	bne.n	801fdc8 <_strtod_l+0x380>
 801fd6a:	4997      	ldr	r1, [pc, #604]	@ (801ffc8 <_strtod_l+0x580>)
 801fd6c:	aa1c      	add	r2, sp, #112	@ 0x70
 801fd6e:	a819      	add	r0, sp, #100	@ 0x64
 801fd70:	f001 fbe2 	bl	8021538 <__hexnan>
 801fd74:	2805      	cmp	r0, #5
 801fd76:	d127      	bne.n	801fdc8 <_strtod_l+0x380>
 801fd78:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801fd7a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801fd7e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801fd82:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801fd86:	e698      	b.n	801faba <_strtod_l+0x72>
 801fd88:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801fd8a:	fb08 2101 	mla	r1, r8, r1, r2
 801fd8e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801fd92:	920e      	str	r2, [sp, #56]	@ 0x38
 801fd94:	e7b5      	b.n	801fd02 <_strtod_l+0x2ba>
 801fd96:	2a6e      	cmp	r2, #110	@ 0x6e
 801fd98:	e7da      	b.n	801fd50 <_strtod_l+0x308>
 801fd9a:	498c      	ldr	r1, [pc, #560]	@ (801ffcc <_strtod_l+0x584>)
 801fd9c:	a819      	add	r0, sp, #100	@ 0x64
 801fd9e:	f001 fbb7 	bl	8021510 <__match>
 801fda2:	2800      	cmp	r0, #0
 801fda4:	f43f aea4 	beq.w	801faf0 <_strtod_l+0xa8>
 801fda8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fdaa:	4989      	ldr	r1, [pc, #548]	@ (801ffd0 <_strtod_l+0x588>)
 801fdac:	3b01      	subs	r3, #1
 801fdae:	a819      	add	r0, sp, #100	@ 0x64
 801fdb0:	9319      	str	r3, [sp, #100]	@ 0x64
 801fdb2:	f001 fbad 	bl	8021510 <__match>
 801fdb6:	b910      	cbnz	r0, 801fdbe <_strtod_l+0x376>
 801fdb8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801fdba:	3301      	adds	r3, #1
 801fdbc:	9319      	str	r3, [sp, #100]	@ 0x64
 801fdbe:	f8df b220 	ldr.w	fp, [pc, #544]	@ 801ffe0 <_strtod_l+0x598>
 801fdc2:	f04f 0a00 	mov.w	sl, #0
 801fdc6:	e678      	b.n	801faba <_strtod_l+0x72>
 801fdc8:	4882      	ldr	r0, [pc, #520]	@ (801ffd4 <_strtod_l+0x58c>)
 801fdca:	f001 f8dd 	bl	8020f88 <nan>
 801fdce:	ec5b ab10 	vmov	sl, fp, d0
 801fdd2:	e672      	b.n	801faba <_strtod_l+0x72>
 801fdd4:	eba8 0309 	sub.w	r3, r8, r9
 801fdd8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801fdda:	9309      	str	r3, [sp, #36]	@ 0x24
 801fddc:	2f00      	cmp	r7, #0
 801fdde:	bf08      	it	eq
 801fde0:	462f      	moveq	r7, r5
 801fde2:	2d10      	cmp	r5, #16
 801fde4:	462c      	mov	r4, r5
 801fde6:	bfa8      	it	ge
 801fde8:	2410      	movge	r4, #16
 801fdea:	f7e0 fbb3 	bl	8000554 <__aeabi_ui2d>
 801fdee:	2d09      	cmp	r5, #9
 801fdf0:	4682      	mov	sl, r0
 801fdf2:	468b      	mov	fp, r1
 801fdf4:	dc13      	bgt.n	801fe1e <_strtod_l+0x3d6>
 801fdf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fdf8:	2b00      	cmp	r3, #0
 801fdfa:	f43f ae5e 	beq.w	801faba <_strtod_l+0x72>
 801fdfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fe00:	dd78      	ble.n	801fef4 <_strtod_l+0x4ac>
 801fe02:	2b16      	cmp	r3, #22
 801fe04:	dc5f      	bgt.n	801fec6 <_strtod_l+0x47e>
 801fe06:	4974      	ldr	r1, [pc, #464]	@ (801ffd8 <_strtod_l+0x590>)
 801fe08:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801fe0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801fe10:	4652      	mov	r2, sl
 801fe12:	465b      	mov	r3, fp
 801fe14:	f7e0 fc18 	bl	8000648 <__aeabi_dmul>
 801fe18:	4682      	mov	sl, r0
 801fe1a:	468b      	mov	fp, r1
 801fe1c:	e64d      	b.n	801faba <_strtod_l+0x72>
 801fe1e:	4b6e      	ldr	r3, [pc, #440]	@ (801ffd8 <_strtod_l+0x590>)
 801fe20:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801fe24:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 801fe28:	f7e0 fc0e 	bl	8000648 <__aeabi_dmul>
 801fe2c:	4682      	mov	sl, r0
 801fe2e:	9808      	ldr	r0, [sp, #32]
 801fe30:	468b      	mov	fp, r1
 801fe32:	f7e0 fb8f 	bl	8000554 <__aeabi_ui2d>
 801fe36:	4602      	mov	r2, r0
 801fe38:	460b      	mov	r3, r1
 801fe3a:	4650      	mov	r0, sl
 801fe3c:	4659      	mov	r1, fp
 801fe3e:	f7e0 fa4d 	bl	80002dc <__adddf3>
 801fe42:	2d0f      	cmp	r5, #15
 801fe44:	4682      	mov	sl, r0
 801fe46:	468b      	mov	fp, r1
 801fe48:	ddd5      	ble.n	801fdf6 <_strtod_l+0x3ae>
 801fe4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fe4c:	1b2c      	subs	r4, r5, r4
 801fe4e:	441c      	add	r4, r3
 801fe50:	2c00      	cmp	r4, #0
 801fe52:	f340 8096 	ble.w	801ff82 <_strtod_l+0x53a>
 801fe56:	f014 030f 	ands.w	r3, r4, #15
 801fe5a:	d00a      	beq.n	801fe72 <_strtod_l+0x42a>
 801fe5c:	495e      	ldr	r1, [pc, #376]	@ (801ffd8 <_strtod_l+0x590>)
 801fe5e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801fe62:	4652      	mov	r2, sl
 801fe64:	465b      	mov	r3, fp
 801fe66:	e9d1 0100 	ldrd	r0, r1, [r1]
 801fe6a:	f7e0 fbed 	bl	8000648 <__aeabi_dmul>
 801fe6e:	4682      	mov	sl, r0
 801fe70:	468b      	mov	fp, r1
 801fe72:	f034 040f 	bics.w	r4, r4, #15
 801fe76:	d073      	beq.n	801ff60 <_strtod_l+0x518>
 801fe78:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801fe7c:	dd48      	ble.n	801ff10 <_strtod_l+0x4c8>
 801fe7e:	2400      	movs	r4, #0
 801fe80:	46a0      	mov	r8, r4
 801fe82:	940a      	str	r4, [sp, #40]	@ 0x28
 801fe84:	46a1      	mov	r9, r4
 801fe86:	9a05      	ldr	r2, [sp, #20]
 801fe88:	f8df b154 	ldr.w	fp, [pc, #340]	@ 801ffe0 <_strtod_l+0x598>
 801fe8c:	2322      	movs	r3, #34	@ 0x22
 801fe8e:	6013      	str	r3, [r2, #0]
 801fe90:	f04f 0a00 	mov.w	sl, #0
 801fe94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801fe96:	2b00      	cmp	r3, #0
 801fe98:	f43f ae0f 	beq.w	801faba <_strtod_l+0x72>
 801fe9c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801fe9e:	9805      	ldr	r0, [sp, #20]
 801fea0:	f7ff f942 	bl	801f128 <_Bfree>
 801fea4:	9805      	ldr	r0, [sp, #20]
 801fea6:	4649      	mov	r1, r9
 801fea8:	f7ff f93e 	bl	801f128 <_Bfree>
 801feac:	9805      	ldr	r0, [sp, #20]
 801feae:	4641      	mov	r1, r8
 801feb0:	f7ff f93a 	bl	801f128 <_Bfree>
 801feb4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801feb6:	9805      	ldr	r0, [sp, #20]
 801feb8:	f7ff f936 	bl	801f128 <_Bfree>
 801febc:	9805      	ldr	r0, [sp, #20]
 801febe:	4621      	mov	r1, r4
 801fec0:	f7ff f932 	bl	801f128 <_Bfree>
 801fec4:	e5f9      	b.n	801faba <_strtod_l+0x72>
 801fec6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fec8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801fecc:	4293      	cmp	r3, r2
 801fece:	dbbc      	blt.n	801fe4a <_strtod_l+0x402>
 801fed0:	4c41      	ldr	r4, [pc, #260]	@ (801ffd8 <_strtod_l+0x590>)
 801fed2:	f1c5 050f 	rsb	r5, r5, #15
 801fed6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801feda:	4652      	mov	r2, sl
 801fedc:	465b      	mov	r3, fp
 801fede:	e9d1 0100 	ldrd	r0, r1, [r1]
 801fee2:	f7e0 fbb1 	bl	8000648 <__aeabi_dmul>
 801fee6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801fee8:	1b5d      	subs	r5, r3, r5
 801feea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801feee:	e9d4 2300 	ldrd	r2, r3, [r4]
 801fef2:	e78f      	b.n	801fe14 <_strtod_l+0x3cc>
 801fef4:	3316      	adds	r3, #22
 801fef6:	dba8      	blt.n	801fe4a <_strtod_l+0x402>
 801fef8:	4b37      	ldr	r3, [pc, #220]	@ (801ffd8 <_strtod_l+0x590>)
 801fefa:	eba9 0808 	sub.w	r8, r9, r8
 801fefe:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801ff02:	e9d8 2300 	ldrd	r2, r3, [r8]
 801ff06:	4650      	mov	r0, sl
 801ff08:	4659      	mov	r1, fp
 801ff0a:	f7e0 fcc7 	bl	800089c <__aeabi_ddiv>
 801ff0e:	e783      	b.n	801fe18 <_strtod_l+0x3d0>
 801ff10:	4b32      	ldr	r3, [pc, #200]	@ (801ffdc <_strtod_l+0x594>)
 801ff12:	9308      	str	r3, [sp, #32]
 801ff14:	2300      	movs	r3, #0
 801ff16:	1124      	asrs	r4, r4, #4
 801ff18:	4650      	mov	r0, sl
 801ff1a:	4659      	mov	r1, fp
 801ff1c:	461e      	mov	r6, r3
 801ff1e:	2c01      	cmp	r4, #1
 801ff20:	dc21      	bgt.n	801ff66 <_strtod_l+0x51e>
 801ff22:	b10b      	cbz	r3, 801ff28 <_strtod_l+0x4e0>
 801ff24:	4682      	mov	sl, r0
 801ff26:	468b      	mov	fp, r1
 801ff28:	492c      	ldr	r1, [pc, #176]	@ (801ffdc <_strtod_l+0x594>)
 801ff2a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801ff2e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801ff32:	4652      	mov	r2, sl
 801ff34:	465b      	mov	r3, fp
 801ff36:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ff3a:	f7e0 fb85 	bl	8000648 <__aeabi_dmul>
 801ff3e:	4b28      	ldr	r3, [pc, #160]	@ (801ffe0 <_strtod_l+0x598>)
 801ff40:	460a      	mov	r2, r1
 801ff42:	400b      	ands	r3, r1
 801ff44:	4927      	ldr	r1, [pc, #156]	@ (801ffe4 <_strtod_l+0x59c>)
 801ff46:	428b      	cmp	r3, r1
 801ff48:	4682      	mov	sl, r0
 801ff4a:	d898      	bhi.n	801fe7e <_strtod_l+0x436>
 801ff4c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 801ff50:	428b      	cmp	r3, r1
 801ff52:	bf86      	itte	hi
 801ff54:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 801ffe8 <_strtod_l+0x5a0>
 801ff58:	f04f 3aff 	movhi.w	sl, #4294967295
 801ff5c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 801ff60:	2300      	movs	r3, #0
 801ff62:	9308      	str	r3, [sp, #32]
 801ff64:	e07a      	b.n	802005c <_strtod_l+0x614>
 801ff66:	07e2      	lsls	r2, r4, #31
 801ff68:	d505      	bpl.n	801ff76 <_strtod_l+0x52e>
 801ff6a:	9b08      	ldr	r3, [sp, #32]
 801ff6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ff70:	f7e0 fb6a 	bl	8000648 <__aeabi_dmul>
 801ff74:	2301      	movs	r3, #1
 801ff76:	9a08      	ldr	r2, [sp, #32]
 801ff78:	3208      	adds	r2, #8
 801ff7a:	3601      	adds	r6, #1
 801ff7c:	1064      	asrs	r4, r4, #1
 801ff7e:	9208      	str	r2, [sp, #32]
 801ff80:	e7cd      	b.n	801ff1e <_strtod_l+0x4d6>
 801ff82:	d0ed      	beq.n	801ff60 <_strtod_l+0x518>
 801ff84:	4264      	negs	r4, r4
 801ff86:	f014 020f 	ands.w	r2, r4, #15
 801ff8a:	d00a      	beq.n	801ffa2 <_strtod_l+0x55a>
 801ff8c:	4b12      	ldr	r3, [pc, #72]	@ (801ffd8 <_strtod_l+0x590>)
 801ff8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801ff92:	4650      	mov	r0, sl
 801ff94:	4659      	mov	r1, fp
 801ff96:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ff9a:	f7e0 fc7f 	bl	800089c <__aeabi_ddiv>
 801ff9e:	4682      	mov	sl, r0
 801ffa0:	468b      	mov	fp, r1
 801ffa2:	1124      	asrs	r4, r4, #4
 801ffa4:	d0dc      	beq.n	801ff60 <_strtod_l+0x518>
 801ffa6:	2c1f      	cmp	r4, #31
 801ffa8:	dd20      	ble.n	801ffec <_strtod_l+0x5a4>
 801ffaa:	2400      	movs	r4, #0
 801ffac:	46a0      	mov	r8, r4
 801ffae:	940a      	str	r4, [sp, #40]	@ 0x28
 801ffb0:	46a1      	mov	r9, r4
 801ffb2:	9a05      	ldr	r2, [sp, #20]
 801ffb4:	2322      	movs	r3, #34	@ 0x22
 801ffb6:	f04f 0a00 	mov.w	sl, #0
 801ffba:	f04f 0b00 	mov.w	fp, #0
 801ffbe:	6013      	str	r3, [r2, #0]
 801ffc0:	e768      	b.n	801fe94 <_strtod_l+0x44c>
 801ffc2:	bf00      	nop
 801ffc4:	080226c5 	.word	0x080226c5
 801ffc8:	080228dc 	.word	0x080228dc
 801ffcc:	080226bd 	.word	0x080226bd
 801ffd0:	080226f4 	.word	0x080226f4
 801ffd4:	08022a85 	.word	0x08022a85
 801ffd8:	08022810 	.word	0x08022810
 801ffdc:	080227e8 	.word	0x080227e8
 801ffe0:	7ff00000 	.word	0x7ff00000
 801ffe4:	7ca00000 	.word	0x7ca00000
 801ffe8:	7fefffff 	.word	0x7fefffff
 801ffec:	f014 0310 	ands.w	r3, r4, #16
 801fff0:	bf18      	it	ne
 801fff2:	236a      	movne	r3, #106	@ 0x6a
 801fff4:	4ea9      	ldr	r6, [pc, #676]	@ (802029c <_strtod_l+0x854>)
 801fff6:	9308      	str	r3, [sp, #32]
 801fff8:	4650      	mov	r0, sl
 801fffa:	4659      	mov	r1, fp
 801fffc:	2300      	movs	r3, #0
 801fffe:	07e2      	lsls	r2, r4, #31
 8020000:	d504      	bpl.n	802000c <_strtod_l+0x5c4>
 8020002:	e9d6 2300 	ldrd	r2, r3, [r6]
 8020006:	f7e0 fb1f 	bl	8000648 <__aeabi_dmul>
 802000a:	2301      	movs	r3, #1
 802000c:	1064      	asrs	r4, r4, #1
 802000e:	f106 0608 	add.w	r6, r6, #8
 8020012:	d1f4      	bne.n	801fffe <_strtod_l+0x5b6>
 8020014:	b10b      	cbz	r3, 802001a <_strtod_l+0x5d2>
 8020016:	4682      	mov	sl, r0
 8020018:	468b      	mov	fp, r1
 802001a:	9b08      	ldr	r3, [sp, #32]
 802001c:	b1b3      	cbz	r3, 802004c <_strtod_l+0x604>
 802001e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8020022:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8020026:	2b00      	cmp	r3, #0
 8020028:	4659      	mov	r1, fp
 802002a:	dd0f      	ble.n	802004c <_strtod_l+0x604>
 802002c:	2b1f      	cmp	r3, #31
 802002e:	dd55      	ble.n	80200dc <_strtod_l+0x694>
 8020030:	2b34      	cmp	r3, #52	@ 0x34
 8020032:	bfde      	ittt	le
 8020034:	f04f 33ff 	movle.w	r3, #4294967295
 8020038:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 802003c:	4093      	lslle	r3, r2
 802003e:	f04f 0a00 	mov.w	sl, #0
 8020042:	bfcc      	ite	gt
 8020044:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8020048:	ea03 0b01 	andle.w	fp, r3, r1
 802004c:	2200      	movs	r2, #0
 802004e:	2300      	movs	r3, #0
 8020050:	4650      	mov	r0, sl
 8020052:	4659      	mov	r1, fp
 8020054:	f7e0 fd60 	bl	8000b18 <__aeabi_dcmpeq>
 8020058:	2800      	cmp	r0, #0
 802005a:	d1a6      	bne.n	801ffaa <_strtod_l+0x562>
 802005c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802005e:	9300      	str	r3, [sp, #0]
 8020060:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8020062:	9805      	ldr	r0, [sp, #20]
 8020064:	462b      	mov	r3, r5
 8020066:	463a      	mov	r2, r7
 8020068:	f7ff f8c6 	bl	801f1f8 <__s2b>
 802006c:	900a      	str	r0, [sp, #40]	@ 0x28
 802006e:	2800      	cmp	r0, #0
 8020070:	f43f af05 	beq.w	801fe7e <_strtod_l+0x436>
 8020074:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020076:	2a00      	cmp	r2, #0
 8020078:	eba9 0308 	sub.w	r3, r9, r8
 802007c:	bfa8      	it	ge
 802007e:	2300      	movge	r3, #0
 8020080:	9312      	str	r3, [sp, #72]	@ 0x48
 8020082:	2400      	movs	r4, #0
 8020084:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8020088:	9316      	str	r3, [sp, #88]	@ 0x58
 802008a:	46a0      	mov	r8, r4
 802008c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802008e:	9805      	ldr	r0, [sp, #20]
 8020090:	6859      	ldr	r1, [r3, #4]
 8020092:	f7ff f809 	bl	801f0a8 <_Balloc>
 8020096:	4681      	mov	r9, r0
 8020098:	2800      	cmp	r0, #0
 802009a:	f43f aef4 	beq.w	801fe86 <_strtod_l+0x43e>
 802009e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80200a0:	691a      	ldr	r2, [r3, #16]
 80200a2:	3202      	adds	r2, #2
 80200a4:	f103 010c 	add.w	r1, r3, #12
 80200a8:	0092      	lsls	r2, r2, #2
 80200aa:	300c      	adds	r0, #12
 80200ac:	f7fe f899 	bl	801e1e2 <memcpy>
 80200b0:	ec4b ab10 	vmov	d0, sl, fp
 80200b4:	9805      	ldr	r0, [sp, #20]
 80200b6:	aa1c      	add	r2, sp, #112	@ 0x70
 80200b8:	a91b      	add	r1, sp, #108	@ 0x6c
 80200ba:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80200be:	f7ff fbd7 	bl	801f870 <__d2b>
 80200c2:	901a      	str	r0, [sp, #104]	@ 0x68
 80200c4:	2800      	cmp	r0, #0
 80200c6:	f43f aede 	beq.w	801fe86 <_strtod_l+0x43e>
 80200ca:	9805      	ldr	r0, [sp, #20]
 80200cc:	2101      	movs	r1, #1
 80200ce:	f7ff f929 	bl	801f324 <__i2b>
 80200d2:	4680      	mov	r8, r0
 80200d4:	b948      	cbnz	r0, 80200ea <_strtod_l+0x6a2>
 80200d6:	f04f 0800 	mov.w	r8, #0
 80200da:	e6d4      	b.n	801fe86 <_strtod_l+0x43e>
 80200dc:	f04f 32ff 	mov.w	r2, #4294967295
 80200e0:	fa02 f303 	lsl.w	r3, r2, r3
 80200e4:	ea03 0a0a 	and.w	sl, r3, sl
 80200e8:	e7b0      	b.n	802004c <_strtod_l+0x604>
 80200ea:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80200ec:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80200ee:	2d00      	cmp	r5, #0
 80200f0:	bfab      	itete	ge
 80200f2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80200f4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80200f6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80200f8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80200fa:	bfac      	ite	ge
 80200fc:	18ef      	addge	r7, r5, r3
 80200fe:	1b5e      	sublt	r6, r3, r5
 8020100:	9b08      	ldr	r3, [sp, #32]
 8020102:	1aed      	subs	r5, r5, r3
 8020104:	4415      	add	r5, r2
 8020106:	4b66      	ldr	r3, [pc, #408]	@ (80202a0 <_strtod_l+0x858>)
 8020108:	3d01      	subs	r5, #1
 802010a:	429d      	cmp	r5, r3
 802010c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8020110:	da50      	bge.n	80201b4 <_strtod_l+0x76c>
 8020112:	1b5b      	subs	r3, r3, r5
 8020114:	2b1f      	cmp	r3, #31
 8020116:	eba2 0203 	sub.w	r2, r2, r3
 802011a:	f04f 0101 	mov.w	r1, #1
 802011e:	dc3d      	bgt.n	802019c <_strtod_l+0x754>
 8020120:	fa01 f303 	lsl.w	r3, r1, r3
 8020124:	9313      	str	r3, [sp, #76]	@ 0x4c
 8020126:	2300      	movs	r3, #0
 8020128:	9310      	str	r3, [sp, #64]	@ 0x40
 802012a:	18bd      	adds	r5, r7, r2
 802012c:	9b08      	ldr	r3, [sp, #32]
 802012e:	42af      	cmp	r7, r5
 8020130:	4416      	add	r6, r2
 8020132:	441e      	add	r6, r3
 8020134:	463b      	mov	r3, r7
 8020136:	bfa8      	it	ge
 8020138:	462b      	movge	r3, r5
 802013a:	42b3      	cmp	r3, r6
 802013c:	bfa8      	it	ge
 802013e:	4633      	movge	r3, r6
 8020140:	2b00      	cmp	r3, #0
 8020142:	bfc2      	ittt	gt
 8020144:	1aed      	subgt	r5, r5, r3
 8020146:	1af6      	subgt	r6, r6, r3
 8020148:	1aff      	subgt	r7, r7, r3
 802014a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 802014c:	2b00      	cmp	r3, #0
 802014e:	dd16      	ble.n	802017e <_strtod_l+0x736>
 8020150:	4641      	mov	r1, r8
 8020152:	9805      	ldr	r0, [sp, #20]
 8020154:	461a      	mov	r2, r3
 8020156:	f7ff f9a5 	bl	801f4a4 <__pow5mult>
 802015a:	4680      	mov	r8, r0
 802015c:	2800      	cmp	r0, #0
 802015e:	d0ba      	beq.n	80200d6 <_strtod_l+0x68e>
 8020160:	4601      	mov	r1, r0
 8020162:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8020164:	9805      	ldr	r0, [sp, #20]
 8020166:	f7ff f8f3 	bl	801f350 <__multiply>
 802016a:	900e      	str	r0, [sp, #56]	@ 0x38
 802016c:	2800      	cmp	r0, #0
 802016e:	f43f ae8a 	beq.w	801fe86 <_strtod_l+0x43e>
 8020172:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8020174:	9805      	ldr	r0, [sp, #20]
 8020176:	f7fe ffd7 	bl	801f128 <_Bfree>
 802017a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802017c:	931a      	str	r3, [sp, #104]	@ 0x68
 802017e:	2d00      	cmp	r5, #0
 8020180:	dc1d      	bgt.n	80201be <_strtod_l+0x776>
 8020182:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020184:	2b00      	cmp	r3, #0
 8020186:	dd23      	ble.n	80201d0 <_strtod_l+0x788>
 8020188:	4649      	mov	r1, r9
 802018a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 802018c:	9805      	ldr	r0, [sp, #20]
 802018e:	f7ff f989 	bl	801f4a4 <__pow5mult>
 8020192:	4681      	mov	r9, r0
 8020194:	b9e0      	cbnz	r0, 80201d0 <_strtod_l+0x788>
 8020196:	f04f 0900 	mov.w	r9, #0
 802019a:	e674      	b.n	801fe86 <_strtod_l+0x43e>
 802019c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80201a0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80201a4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80201a8:	35e2      	adds	r5, #226	@ 0xe2
 80201aa:	fa01 f305 	lsl.w	r3, r1, r5
 80201ae:	9310      	str	r3, [sp, #64]	@ 0x40
 80201b0:	9113      	str	r1, [sp, #76]	@ 0x4c
 80201b2:	e7ba      	b.n	802012a <_strtod_l+0x6e2>
 80201b4:	2300      	movs	r3, #0
 80201b6:	9310      	str	r3, [sp, #64]	@ 0x40
 80201b8:	2301      	movs	r3, #1
 80201ba:	9313      	str	r3, [sp, #76]	@ 0x4c
 80201bc:	e7b5      	b.n	802012a <_strtod_l+0x6e2>
 80201be:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80201c0:	9805      	ldr	r0, [sp, #20]
 80201c2:	462a      	mov	r2, r5
 80201c4:	f7ff f9c8 	bl	801f558 <__lshift>
 80201c8:	901a      	str	r0, [sp, #104]	@ 0x68
 80201ca:	2800      	cmp	r0, #0
 80201cc:	d1d9      	bne.n	8020182 <_strtod_l+0x73a>
 80201ce:	e65a      	b.n	801fe86 <_strtod_l+0x43e>
 80201d0:	2e00      	cmp	r6, #0
 80201d2:	dd07      	ble.n	80201e4 <_strtod_l+0x79c>
 80201d4:	4649      	mov	r1, r9
 80201d6:	9805      	ldr	r0, [sp, #20]
 80201d8:	4632      	mov	r2, r6
 80201da:	f7ff f9bd 	bl	801f558 <__lshift>
 80201de:	4681      	mov	r9, r0
 80201e0:	2800      	cmp	r0, #0
 80201e2:	d0d8      	beq.n	8020196 <_strtod_l+0x74e>
 80201e4:	2f00      	cmp	r7, #0
 80201e6:	dd08      	ble.n	80201fa <_strtod_l+0x7b2>
 80201e8:	4641      	mov	r1, r8
 80201ea:	9805      	ldr	r0, [sp, #20]
 80201ec:	463a      	mov	r2, r7
 80201ee:	f7ff f9b3 	bl	801f558 <__lshift>
 80201f2:	4680      	mov	r8, r0
 80201f4:	2800      	cmp	r0, #0
 80201f6:	f43f ae46 	beq.w	801fe86 <_strtod_l+0x43e>
 80201fa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80201fc:	9805      	ldr	r0, [sp, #20]
 80201fe:	464a      	mov	r2, r9
 8020200:	f7ff fa32 	bl	801f668 <__mdiff>
 8020204:	4604      	mov	r4, r0
 8020206:	2800      	cmp	r0, #0
 8020208:	f43f ae3d 	beq.w	801fe86 <_strtod_l+0x43e>
 802020c:	68c3      	ldr	r3, [r0, #12]
 802020e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8020210:	2300      	movs	r3, #0
 8020212:	60c3      	str	r3, [r0, #12]
 8020214:	4641      	mov	r1, r8
 8020216:	f7ff fa0b 	bl	801f630 <__mcmp>
 802021a:	2800      	cmp	r0, #0
 802021c:	da46      	bge.n	80202ac <_strtod_l+0x864>
 802021e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020220:	ea53 030a 	orrs.w	r3, r3, sl
 8020224:	d16c      	bne.n	8020300 <_strtod_l+0x8b8>
 8020226:	f3cb 0313 	ubfx	r3, fp, #0, #20
 802022a:	2b00      	cmp	r3, #0
 802022c:	d168      	bne.n	8020300 <_strtod_l+0x8b8>
 802022e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8020232:	0d1b      	lsrs	r3, r3, #20
 8020234:	051b      	lsls	r3, r3, #20
 8020236:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 802023a:	d961      	bls.n	8020300 <_strtod_l+0x8b8>
 802023c:	6963      	ldr	r3, [r4, #20]
 802023e:	b913      	cbnz	r3, 8020246 <_strtod_l+0x7fe>
 8020240:	6923      	ldr	r3, [r4, #16]
 8020242:	2b01      	cmp	r3, #1
 8020244:	dd5c      	ble.n	8020300 <_strtod_l+0x8b8>
 8020246:	4621      	mov	r1, r4
 8020248:	2201      	movs	r2, #1
 802024a:	9805      	ldr	r0, [sp, #20]
 802024c:	f7ff f984 	bl	801f558 <__lshift>
 8020250:	4641      	mov	r1, r8
 8020252:	4604      	mov	r4, r0
 8020254:	f7ff f9ec 	bl	801f630 <__mcmp>
 8020258:	2800      	cmp	r0, #0
 802025a:	dd51      	ble.n	8020300 <_strtod_l+0x8b8>
 802025c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8020260:	9a08      	ldr	r2, [sp, #32]
 8020262:	0d1b      	lsrs	r3, r3, #20
 8020264:	051b      	lsls	r3, r3, #20
 8020266:	2a00      	cmp	r2, #0
 8020268:	d06b      	beq.n	8020342 <_strtod_l+0x8fa>
 802026a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 802026e:	d868      	bhi.n	8020342 <_strtod_l+0x8fa>
 8020270:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8020274:	f67f ae9d 	bls.w	801ffb2 <_strtod_l+0x56a>
 8020278:	4b0a      	ldr	r3, [pc, #40]	@ (80202a4 <_strtod_l+0x85c>)
 802027a:	4650      	mov	r0, sl
 802027c:	4659      	mov	r1, fp
 802027e:	2200      	movs	r2, #0
 8020280:	f7e0 f9e2 	bl	8000648 <__aeabi_dmul>
 8020284:	4b08      	ldr	r3, [pc, #32]	@ (80202a8 <_strtod_l+0x860>)
 8020286:	400b      	ands	r3, r1
 8020288:	4682      	mov	sl, r0
 802028a:	468b      	mov	fp, r1
 802028c:	2b00      	cmp	r3, #0
 802028e:	f47f ae05 	bne.w	801fe9c <_strtod_l+0x454>
 8020292:	9a05      	ldr	r2, [sp, #20]
 8020294:	2322      	movs	r3, #34	@ 0x22
 8020296:	6013      	str	r3, [r2, #0]
 8020298:	e600      	b.n	801fe9c <_strtod_l+0x454>
 802029a:	bf00      	nop
 802029c:	08022908 	.word	0x08022908
 80202a0:	fffffc02 	.word	0xfffffc02
 80202a4:	39500000 	.word	0x39500000
 80202a8:	7ff00000 	.word	0x7ff00000
 80202ac:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80202b0:	d165      	bne.n	802037e <_strtod_l+0x936>
 80202b2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80202b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80202b8:	b35a      	cbz	r2, 8020312 <_strtod_l+0x8ca>
 80202ba:	4a9f      	ldr	r2, [pc, #636]	@ (8020538 <_strtod_l+0xaf0>)
 80202bc:	4293      	cmp	r3, r2
 80202be:	d12b      	bne.n	8020318 <_strtod_l+0x8d0>
 80202c0:	9b08      	ldr	r3, [sp, #32]
 80202c2:	4651      	mov	r1, sl
 80202c4:	b303      	cbz	r3, 8020308 <_strtod_l+0x8c0>
 80202c6:	4b9d      	ldr	r3, [pc, #628]	@ (802053c <_strtod_l+0xaf4>)
 80202c8:	465a      	mov	r2, fp
 80202ca:	4013      	ands	r3, r2
 80202cc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80202d0:	f04f 32ff 	mov.w	r2, #4294967295
 80202d4:	d81b      	bhi.n	802030e <_strtod_l+0x8c6>
 80202d6:	0d1b      	lsrs	r3, r3, #20
 80202d8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80202dc:	fa02 f303 	lsl.w	r3, r2, r3
 80202e0:	4299      	cmp	r1, r3
 80202e2:	d119      	bne.n	8020318 <_strtod_l+0x8d0>
 80202e4:	4b96      	ldr	r3, [pc, #600]	@ (8020540 <_strtod_l+0xaf8>)
 80202e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80202e8:	429a      	cmp	r2, r3
 80202ea:	d102      	bne.n	80202f2 <_strtod_l+0x8aa>
 80202ec:	3101      	adds	r1, #1
 80202ee:	f43f adca 	beq.w	801fe86 <_strtod_l+0x43e>
 80202f2:	4b92      	ldr	r3, [pc, #584]	@ (802053c <_strtod_l+0xaf4>)
 80202f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80202f6:	401a      	ands	r2, r3
 80202f8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80202fc:	f04f 0a00 	mov.w	sl, #0
 8020300:	9b08      	ldr	r3, [sp, #32]
 8020302:	2b00      	cmp	r3, #0
 8020304:	d1b8      	bne.n	8020278 <_strtod_l+0x830>
 8020306:	e5c9      	b.n	801fe9c <_strtod_l+0x454>
 8020308:	f04f 33ff 	mov.w	r3, #4294967295
 802030c:	e7e8      	b.n	80202e0 <_strtod_l+0x898>
 802030e:	4613      	mov	r3, r2
 8020310:	e7e6      	b.n	80202e0 <_strtod_l+0x898>
 8020312:	ea53 030a 	orrs.w	r3, r3, sl
 8020316:	d0a1      	beq.n	802025c <_strtod_l+0x814>
 8020318:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 802031a:	b1db      	cbz	r3, 8020354 <_strtod_l+0x90c>
 802031c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 802031e:	4213      	tst	r3, r2
 8020320:	d0ee      	beq.n	8020300 <_strtod_l+0x8b8>
 8020322:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020324:	9a08      	ldr	r2, [sp, #32]
 8020326:	4650      	mov	r0, sl
 8020328:	4659      	mov	r1, fp
 802032a:	b1bb      	cbz	r3, 802035c <_strtod_l+0x914>
 802032c:	f7ff fb6e 	bl	801fa0c <sulp>
 8020330:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8020334:	ec53 2b10 	vmov	r2, r3, d0
 8020338:	f7df ffd0 	bl	80002dc <__adddf3>
 802033c:	4682      	mov	sl, r0
 802033e:	468b      	mov	fp, r1
 8020340:	e7de      	b.n	8020300 <_strtod_l+0x8b8>
 8020342:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8020346:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 802034a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 802034e:	f04f 3aff 	mov.w	sl, #4294967295
 8020352:	e7d5      	b.n	8020300 <_strtod_l+0x8b8>
 8020354:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020356:	ea13 0f0a 	tst.w	r3, sl
 802035a:	e7e1      	b.n	8020320 <_strtod_l+0x8d8>
 802035c:	f7ff fb56 	bl	801fa0c <sulp>
 8020360:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8020364:	ec53 2b10 	vmov	r2, r3, d0
 8020368:	f7df ffb6 	bl	80002d8 <__aeabi_dsub>
 802036c:	2200      	movs	r2, #0
 802036e:	2300      	movs	r3, #0
 8020370:	4682      	mov	sl, r0
 8020372:	468b      	mov	fp, r1
 8020374:	f7e0 fbd0 	bl	8000b18 <__aeabi_dcmpeq>
 8020378:	2800      	cmp	r0, #0
 802037a:	d0c1      	beq.n	8020300 <_strtod_l+0x8b8>
 802037c:	e619      	b.n	801ffb2 <_strtod_l+0x56a>
 802037e:	4641      	mov	r1, r8
 8020380:	4620      	mov	r0, r4
 8020382:	f7ff facd 	bl	801f920 <__ratio>
 8020386:	ec57 6b10 	vmov	r6, r7, d0
 802038a:	2200      	movs	r2, #0
 802038c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8020390:	4630      	mov	r0, r6
 8020392:	4639      	mov	r1, r7
 8020394:	f7e0 fbd4 	bl	8000b40 <__aeabi_dcmple>
 8020398:	2800      	cmp	r0, #0
 802039a:	d06f      	beq.n	802047c <_strtod_l+0xa34>
 802039c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802039e:	2b00      	cmp	r3, #0
 80203a0:	d17a      	bne.n	8020498 <_strtod_l+0xa50>
 80203a2:	f1ba 0f00 	cmp.w	sl, #0
 80203a6:	d158      	bne.n	802045a <_strtod_l+0xa12>
 80203a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80203aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80203ae:	2b00      	cmp	r3, #0
 80203b0:	d15a      	bne.n	8020468 <_strtod_l+0xa20>
 80203b2:	4b64      	ldr	r3, [pc, #400]	@ (8020544 <_strtod_l+0xafc>)
 80203b4:	2200      	movs	r2, #0
 80203b6:	4630      	mov	r0, r6
 80203b8:	4639      	mov	r1, r7
 80203ba:	f7e0 fbb7 	bl	8000b2c <__aeabi_dcmplt>
 80203be:	2800      	cmp	r0, #0
 80203c0:	d159      	bne.n	8020476 <_strtod_l+0xa2e>
 80203c2:	4630      	mov	r0, r6
 80203c4:	4639      	mov	r1, r7
 80203c6:	4b60      	ldr	r3, [pc, #384]	@ (8020548 <_strtod_l+0xb00>)
 80203c8:	2200      	movs	r2, #0
 80203ca:	f7e0 f93d 	bl	8000648 <__aeabi_dmul>
 80203ce:	4606      	mov	r6, r0
 80203d0:	460f      	mov	r7, r1
 80203d2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80203d6:	9606      	str	r6, [sp, #24]
 80203d8:	9307      	str	r3, [sp, #28]
 80203da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80203de:	4d57      	ldr	r5, [pc, #348]	@ (802053c <_strtod_l+0xaf4>)
 80203e0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80203e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80203e6:	401d      	ands	r5, r3
 80203e8:	4b58      	ldr	r3, [pc, #352]	@ (802054c <_strtod_l+0xb04>)
 80203ea:	429d      	cmp	r5, r3
 80203ec:	f040 80b2 	bne.w	8020554 <_strtod_l+0xb0c>
 80203f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80203f2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80203f6:	ec4b ab10 	vmov	d0, sl, fp
 80203fa:	f7ff f9c9 	bl	801f790 <__ulp>
 80203fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8020402:	ec51 0b10 	vmov	r0, r1, d0
 8020406:	f7e0 f91f 	bl	8000648 <__aeabi_dmul>
 802040a:	4652      	mov	r2, sl
 802040c:	465b      	mov	r3, fp
 802040e:	f7df ff65 	bl	80002dc <__adddf3>
 8020412:	460b      	mov	r3, r1
 8020414:	4949      	ldr	r1, [pc, #292]	@ (802053c <_strtod_l+0xaf4>)
 8020416:	4a4e      	ldr	r2, [pc, #312]	@ (8020550 <_strtod_l+0xb08>)
 8020418:	4019      	ands	r1, r3
 802041a:	4291      	cmp	r1, r2
 802041c:	4682      	mov	sl, r0
 802041e:	d942      	bls.n	80204a6 <_strtod_l+0xa5e>
 8020420:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8020422:	4b47      	ldr	r3, [pc, #284]	@ (8020540 <_strtod_l+0xaf8>)
 8020424:	429a      	cmp	r2, r3
 8020426:	d103      	bne.n	8020430 <_strtod_l+0x9e8>
 8020428:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 802042a:	3301      	adds	r3, #1
 802042c:	f43f ad2b 	beq.w	801fe86 <_strtod_l+0x43e>
 8020430:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8020540 <_strtod_l+0xaf8>
 8020434:	f04f 3aff 	mov.w	sl, #4294967295
 8020438:	991a      	ldr	r1, [sp, #104]	@ 0x68
 802043a:	9805      	ldr	r0, [sp, #20]
 802043c:	f7fe fe74 	bl	801f128 <_Bfree>
 8020440:	9805      	ldr	r0, [sp, #20]
 8020442:	4649      	mov	r1, r9
 8020444:	f7fe fe70 	bl	801f128 <_Bfree>
 8020448:	9805      	ldr	r0, [sp, #20]
 802044a:	4641      	mov	r1, r8
 802044c:	f7fe fe6c 	bl	801f128 <_Bfree>
 8020450:	9805      	ldr	r0, [sp, #20]
 8020452:	4621      	mov	r1, r4
 8020454:	f7fe fe68 	bl	801f128 <_Bfree>
 8020458:	e618      	b.n	802008c <_strtod_l+0x644>
 802045a:	f1ba 0f01 	cmp.w	sl, #1
 802045e:	d103      	bne.n	8020468 <_strtod_l+0xa20>
 8020460:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020462:	2b00      	cmp	r3, #0
 8020464:	f43f ada5 	beq.w	801ffb2 <_strtod_l+0x56a>
 8020468:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8020518 <_strtod_l+0xad0>
 802046c:	4f35      	ldr	r7, [pc, #212]	@ (8020544 <_strtod_l+0xafc>)
 802046e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8020472:	2600      	movs	r6, #0
 8020474:	e7b1      	b.n	80203da <_strtod_l+0x992>
 8020476:	4f34      	ldr	r7, [pc, #208]	@ (8020548 <_strtod_l+0xb00>)
 8020478:	2600      	movs	r6, #0
 802047a:	e7aa      	b.n	80203d2 <_strtod_l+0x98a>
 802047c:	4b32      	ldr	r3, [pc, #200]	@ (8020548 <_strtod_l+0xb00>)
 802047e:	4630      	mov	r0, r6
 8020480:	4639      	mov	r1, r7
 8020482:	2200      	movs	r2, #0
 8020484:	f7e0 f8e0 	bl	8000648 <__aeabi_dmul>
 8020488:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802048a:	4606      	mov	r6, r0
 802048c:	460f      	mov	r7, r1
 802048e:	2b00      	cmp	r3, #0
 8020490:	d09f      	beq.n	80203d2 <_strtod_l+0x98a>
 8020492:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8020496:	e7a0      	b.n	80203da <_strtod_l+0x992>
 8020498:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8020520 <_strtod_l+0xad8>
 802049c:	ed8d 7b06 	vstr	d7, [sp, #24]
 80204a0:	ec57 6b17 	vmov	r6, r7, d7
 80204a4:	e799      	b.n	80203da <_strtod_l+0x992>
 80204a6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80204aa:	9b08      	ldr	r3, [sp, #32]
 80204ac:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80204b0:	2b00      	cmp	r3, #0
 80204b2:	d1c1      	bne.n	8020438 <_strtod_l+0x9f0>
 80204b4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80204b8:	0d1b      	lsrs	r3, r3, #20
 80204ba:	051b      	lsls	r3, r3, #20
 80204bc:	429d      	cmp	r5, r3
 80204be:	d1bb      	bne.n	8020438 <_strtod_l+0x9f0>
 80204c0:	4630      	mov	r0, r6
 80204c2:	4639      	mov	r1, r7
 80204c4:	f7e0 fc08 	bl	8000cd8 <__aeabi_d2lz>
 80204c8:	f7e0 f890 	bl	80005ec <__aeabi_l2d>
 80204cc:	4602      	mov	r2, r0
 80204ce:	460b      	mov	r3, r1
 80204d0:	4630      	mov	r0, r6
 80204d2:	4639      	mov	r1, r7
 80204d4:	f7df ff00 	bl	80002d8 <__aeabi_dsub>
 80204d8:	460b      	mov	r3, r1
 80204da:	4602      	mov	r2, r0
 80204dc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80204e0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80204e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80204e6:	ea46 060a 	orr.w	r6, r6, sl
 80204ea:	431e      	orrs	r6, r3
 80204ec:	d06f      	beq.n	80205ce <_strtod_l+0xb86>
 80204ee:	a30e      	add	r3, pc, #56	@ (adr r3, 8020528 <_strtod_l+0xae0>)
 80204f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80204f4:	f7e0 fb1a 	bl	8000b2c <__aeabi_dcmplt>
 80204f8:	2800      	cmp	r0, #0
 80204fa:	f47f accf 	bne.w	801fe9c <_strtod_l+0x454>
 80204fe:	a30c      	add	r3, pc, #48	@ (adr r3, 8020530 <_strtod_l+0xae8>)
 8020500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020504:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8020508:	f7e0 fb2e 	bl	8000b68 <__aeabi_dcmpgt>
 802050c:	2800      	cmp	r0, #0
 802050e:	d093      	beq.n	8020438 <_strtod_l+0x9f0>
 8020510:	e4c4      	b.n	801fe9c <_strtod_l+0x454>
 8020512:	bf00      	nop
 8020514:	f3af 8000 	nop.w
 8020518:	00000000 	.word	0x00000000
 802051c:	bff00000 	.word	0xbff00000
 8020520:	00000000 	.word	0x00000000
 8020524:	3ff00000 	.word	0x3ff00000
 8020528:	94a03595 	.word	0x94a03595
 802052c:	3fdfffff 	.word	0x3fdfffff
 8020530:	35afe535 	.word	0x35afe535
 8020534:	3fe00000 	.word	0x3fe00000
 8020538:	000fffff 	.word	0x000fffff
 802053c:	7ff00000 	.word	0x7ff00000
 8020540:	7fefffff 	.word	0x7fefffff
 8020544:	3ff00000 	.word	0x3ff00000
 8020548:	3fe00000 	.word	0x3fe00000
 802054c:	7fe00000 	.word	0x7fe00000
 8020550:	7c9fffff 	.word	0x7c9fffff
 8020554:	9b08      	ldr	r3, [sp, #32]
 8020556:	b323      	cbz	r3, 80205a2 <_strtod_l+0xb5a>
 8020558:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 802055c:	d821      	bhi.n	80205a2 <_strtod_l+0xb5a>
 802055e:	a328      	add	r3, pc, #160	@ (adr r3, 8020600 <_strtod_l+0xbb8>)
 8020560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020564:	4630      	mov	r0, r6
 8020566:	4639      	mov	r1, r7
 8020568:	f7e0 faea 	bl	8000b40 <__aeabi_dcmple>
 802056c:	b1a0      	cbz	r0, 8020598 <_strtod_l+0xb50>
 802056e:	4639      	mov	r1, r7
 8020570:	4630      	mov	r0, r6
 8020572:	f7e0 fb41 	bl	8000bf8 <__aeabi_d2uiz>
 8020576:	2801      	cmp	r0, #1
 8020578:	bf38      	it	cc
 802057a:	2001      	movcc	r0, #1
 802057c:	f7df ffea 	bl	8000554 <__aeabi_ui2d>
 8020580:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020582:	4606      	mov	r6, r0
 8020584:	460f      	mov	r7, r1
 8020586:	b9fb      	cbnz	r3, 80205c8 <_strtod_l+0xb80>
 8020588:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 802058c:	9014      	str	r0, [sp, #80]	@ 0x50
 802058e:	9315      	str	r3, [sp, #84]	@ 0x54
 8020590:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8020594:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8020598:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802059a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 802059e:	1b5b      	subs	r3, r3, r5
 80205a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80205a2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80205a6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80205aa:	f7ff f8f1 	bl	801f790 <__ulp>
 80205ae:	4650      	mov	r0, sl
 80205b0:	ec53 2b10 	vmov	r2, r3, d0
 80205b4:	4659      	mov	r1, fp
 80205b6:	f7e0 f847 	bl	8000648 <__aeabi_dmul>
 80205ba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80205be:	f7df fe8d 	bl	80002dc <__adddf3>
 80205c2:	4682      	mov	sl, r0
 80205c4:	468b      	mov	fp, r1
 80205c6:	e770      	b.n	80204aa <_strtod_l+0xa62>
 80205c8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80205cc:	e7e0      	b.n	8020590 <_strtod_l+0xb48>
 80205ce:	a30e      	add	r3, pc, #56	@ (adr r3, 8020608 <_strtod_l+0xbc0>)
 80205d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80205d4:	f7e0 faaa 	bl	8000b2c <__aeabi_dcmplt>
 80205d8:	e798      	b.n	802050c <_strtod_l+0xac4>
 80205da:	2300      	movs	r3, #0
 80205dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80205de:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80205e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80205e2:	6013      	str	r3, [r2, #0]
 80205e4:	f7ff ba6d 	b.w	801fac2 <_strtod_l+0x7a>
 80205e8:	2a65      	cmp	r2, #101	@ 0x65
 80205ea:	f43f ab66 	beq.w	801fcba <_strtod_l+0x272>
 80205ee:	2a45      	cmp	r2, #69	@ 0x45
 80205f0:	f43f ab63 	beq.w	801fcba <_strtod_l+0x272>
 80205f4:	2301      	movs	r3, #1
 80205f6:	f7ff bb9e 	b.w	801fd36 <_strtod_l+0x2ee>
 80205fa:	bf00      	nop
 80205fc:	f3af 8000 	nop.w
 8020600:	ffc00000 	.word	0xffc00000
 8020604:	41dfffff 	.word	0x41dfffff
 8020608:	94a03595 	.word	0x94a03595
 802060c:	3fcfffff 	.word	0x3fcfffff

08020610 <_strtod_r>:
 8020610:	4b01      	ldr	r3, [pc, #4]	@ (8020618 <_strtod_r+0x8>)
 8020612:	f7ff ba19 	b.w	801fa48 <_strtod_l>
 8020616:	bf00      	nop
 8020618:	2000008c 	.word	0x2000008c

0802061c <_strtol_l.constprop.0>:
 802061c:	2b24      	cmp	r3, #36	@ 0x24
 802061e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020622:	4686      	mov	lr, r0
 8020624:	4690      	mov	r8, r2
 8020626:	d801      	bhi.n	802062c <_strtol_l.constprop.0+0x10>
 8020628:	2b01      	cmp	r3, #1
 802062a:	d106      	bne.n	802063a <_strtol_l.constprop.0+0x1e>
 802062c:	f7fd fdac 	bl	801e188 <__errno>
 8020630:	2316      	movs	r3, #22
 8020632:	6003      	str	r3, [r0, #0]
 8020634:	2000      	movs	r0, #0
 8020636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802063a:	4834      	ldr	r0, [pc, #208]	@ (802070c <_strtol_l.constprop.0+0xf0>)
 802063c:	460d      	mov	r5, r1
 802063e:	462a      	mov	r2, r5
 8020640:	f815 4b01 	ldrb.w	r4, [r5], #1
 8020644:	5d06      	ldrb	r6, [r0, r4]
 8020646:	f016 0608 	ands.w	r6, r6, #8
 802064a:	d1f8      	bne.n	802063e <_strtol_l.constprop.0+0x22>
 802064c:	2c2d      	cmp	r4, #45	@ 0x2d
 802064e:	d12d      	bne.n	80206ac <_strtol_l.constprop.0+0x90>
 8020650:	782c      	ldrb	r4, [r5, #0]
 8020652:	2601      	movs	r6, #1
 8020654:	1c95      	adds	r5, r2, #2
 8020656:	f033 0210 	bics.w	r2, r3, #16
 802065a:	d109      	bne.n	8020670 <_strtol_l.constprop.0+0x54>
 802065c:	2c30      	cmp	r4, #48	@ 0x30
 802065e:	d12a      	bne.n	80206b6 <_strtol_l.constprop.0+0x9a>
 8020660:	782a      	ldrb	r2, [r5, #0]
 8020662:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8020666:	2a58      	cmp	r2, #88	@ 0x58
 8020668:	d125      	bne.n	80206b6 <_strtol_l.constprop.0+0x9a>
 802066a:	786c      	ldrb	r4, [r5, #1]
 802066c:	2310      	movs	r3, #16
 802066e:	3502      	adds	r5, #2
 8020670:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8020674:	f10c 3cff 	add.w	ip, ip, #4294967295
 8020678:	2200      	movs	r2, #0
 802067a:	fbbc f9f3 	udiv	r9, ip, r3
 802067e:	4610      	mov	r0, r2
 8020680:	fb03 ca19 	mls	sl, r3, r9, ip
 8020684:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8020688:	2f09      	cmp	r7, #9
 802068a:	d81b      	bhi.n	80206c4 <_strtol_l.constprop.0+0xa8>
 802068c:	463c      	mov	r4, r7
 802068e:	42a3      	cmp	r3, r4
 8020690:	dd27      	ble.n	80206e2 <_strtol_l.constprop.0+0xc6>
 8020692:	1c57      	adds	r7, r2, #1
 8020694:	d007      	beq.n	80206a6 <_strtol_l.constprop.0+0x8a>
 8020696:	4581      	cmp	r9, r0
 8020698:	d320      	bcc.n	80206dc <_strtol_l.constprop.0+0xc0>
 802069a:	d101      	bne.n	80206a0 <_strtol_l.constprop.0+0x84>
 802069c:	45a2      	cmp	sl, r4
 802069e:	db1d      	blt.n	80206dc <_strtol_l.constprop.0+0xc0>
 80206a0:	fb00 4003 	mla	r0, r0, r3, r4
 80206a4:	2201      	movs	r2, #1
 80206a6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80206aa:	e7eb      	b.n	8020684 <_strtol_l.constprop.0+0x68>
 80206ac:	2c2b      	cmp	r4, #43	@ 0x2b
 80206ae:	bf04      	itt	eq
 80206b0:	782c      	ldrbeq	r4, [r5, #0]
 80206b2:	1c95      	addeq	r5, r2, #2
 80206b4:	e7cf      	b.n	8020656 <_strtol_l.constprop.0+0x3a>
 80206b6:	2b00      	cmp	r3, #0
 80206b8:	d1da      	bne.n	8020670 <_strtol_l.constprop.0+0x54>
 80206ba:	2c30      	cmp	r4, #48	@ 0x30
 80206bc:	bf0c      	ite	eq
 80206be:	2308      	moveq	r3, #8
 80206c0:	230a      	movne	r3, #10
 80206c2:	e7d5      	b.n	8020670 <_strtol_l.constprop.0+0x54>
 80206c4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80206c8:	2f19      	cmp	r7, #25
 80206ca:	d801      	bhi.n	80206d0 <_strtol_l.constprop.0+0xb4>
 80206cc:	3c37      	subs	r4, #55	@ 0x37
 80206ce:	e7de      	b.n	802068e <_strtol_l.constprop.0+0x72>
 80206d0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80206d4:	2f19      	cmp	r7, #25
 80206d6:	d804      	bhi.n	80206e2 <_strtol_l.constprop.0+0xc6>
 80206d8:	3c57      	subs	r4, #87	@ 0x57
 80206da:	e7d8      	b.n	802068e <_strtol_l.constprop.0+0x72>
 80206dc:	f04f 32ff 	mov.w	r2, #4294967295
 80206e0:	e7e1      	b.n	80206a6 <_strtol_l.constprop.0+0x8a>
 80206e2:	1c53      	adds	r3, r2, #1
 80206e4:	d108      	bne.n	80206f8 <_strtol_l.constprop.0+0xdc>
 80206e6:	2322      	movs	r3, #34	@ 0x22
 80206e8:	f8ce 3000 	str.w	r3, [lr]
 80206ec:	4660      	mov	r0, ip
 80206ee:	f1b8 0f00 	cmp.w	r8, #0
 80206f2:	d0a0      	beq.n	8020636 <_strtol_l.constprop.0+0x1a>
 80206f4:	1e69      	subs	r1, r5, #1
 80206f6:	e006      	b.n	8020706 <_strtol_l.constprop.0+0xea>
 80206f8:	b106      	cbz	r6, 80206fc <_strtol_l.constprop.0+0xe0>
 80206fa:	4240      	negs	r0, r0
 80206fc:	f1b8 0f00 	cmp.w	r8, #0
 8020700:	d099      	beq.n	8020636 <_strtol_l.constprop.0+0x1a>
 8020702:	2a00      	cmp	r2, #0
 8020704:	d1f6      	bne.n	80206f4 <_strtol_l.constprop.0+0xd8>
 8020706:	f8c8 1000 	str.w	r1, [r8]
 802070a:	e794      	b.n	8020636 <_strtol_l.constprop.0+0x1a>
 802070c:	08022931 	.word	0x08022931

08020710 <_strtol_r>:
 8020710:	f7ff bf84 	b.w	802061c <_strtol_l.constprop.0>

08020714 <__ssputs_r>:
 8020714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020718:	688e      	ldr	r6, [r1, #8]
 802071a:	461f      	mov	r7, r3
 802071c:	42be      	cmp	r6, r7
 802071e:	680b      	ldr	r3, [r1, #0]
 8020720:	4682      	mov	sl, r0
 8020722:	460c      	mov	r4, r1
 8020724:	4690      	mov	r8, r2
 8020726:	d82d      	bhi.n	8020784 <__ssputs_r+0x70>
 8020728:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 802072c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8020730:	d026      	beq.n	8020780 <__ssputs_r+0x6c>
 8020732:	6965      	ldr	r5, [r4, #20]
 8020734:	6909      	ldr	r1, [r1, #16]
 8020736:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 802073a:	eba3 0901 	sub.w	r9, r3, r1
 802073e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8020742:	1c7b      	adds	r3, r7, #1
 8020744:	444b      	add	r3, r9
 8020746:	106d      	asrs	r5, r5, #1
 8020748:	429d      	cmp	r5, r3
 802074a:	bf38      	it	cc
 802074c:	461d      	movcc	r5, r3
 802074e:	0553      	lsls	r3, r2, #21
 8020750:	d527      	bpl.n	80207a2 <__ssputs_r+0x8e>
 8020752:	4629      	mov	r1, r5
 8020754:	f7fe fc1c 	bl	801ef90 <_malloc_r>
 8020758:	4606      	mov	r6, r0
 802075a:	b360      	cbz	r0, 80207b6 <__ssputs_r+0xa2>
 802075c:	6921      	ldr	r1, [r4, #16]
 802075e:	464a      	mov	r2, r9
 8020760:	f7fd fd3f 	bl	801e1e2 <memcpy>
 8020764:	89a3      	ldrh	r3, [r4, #12]
 8020766:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 802076a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802076e:	81a3      	strh	r3, [r4, #12]
 8020770:	6126      	str	r6, [r4, #16]
 8020772:	6165      	str	r5, [r4, #20]
 8020774:	444e      	add	r6, r9
 8020776:	eba5 0509 	sub.w	r5, r5, r9
 802077a:	6026      	str	r6, [r4, #0]
 802077c:	60a5      	str	r5, [r4, #8]
 802077e:	463e      	mov	r6, r7
 8020780:	42be      	cmp	r6, r7
 8020782:	d900      	bls.n	8020786 <__ssputs_r+0x72>
 8020784:	463e      	mov	r6, r7
 8020786:	6820      	ldr	r0, [r4, #0]
 8020788:	4632      	mov	r2, r6
 802078a:	4641      	mov	r1, r8
 802078c:	f000 fb9e 	bl	8020ecc <memmove>
 8020790:	68a3      	ldr	r3, [r4, #8]
 8020792:	1b9b      	subs	r3, r3, r6
 8020794:	60a3      	str	r3, [r4, #8]
 8020796:	6823      	ldr	r3, [r4, #0]
 8020798:	4433      	add	r3, r6
 802079a:	6023      	str	r3, [r4, #0]
 802079c:	2000      	movs	r0, #0
 802079e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80207a2:	462a      	mov	r2, r5
 80207a4:	f000 ff75 	bl	8021692 <_realloc_r>
 80207a8:	4606      	mov	r6, r0
 80207aa:	2800      	cmp	r0, #0
 80207ac:	d1e0      	bne.n	8020770 <__ssputs_r+0x5c>
 80207ae:	6921      	ldr	r1, [r4, #16]
 80207b0:	4650      	mov	r0, sl
 80207b2:	f7fe fb79 	bl	801eea8 <_free_r>
 80207b6:	230c      	movs	r3, #12
 80207b8:	f8ca 3000 	str.w	r3, [sl]
 80207bc:	89a3      	ldrh	r3, [r4, #12]
 80207be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80207c2:	81a3      	strh	r3, [r4, #12]
 80207c4:	f04f 30ff 	mov.w	r0, #4294967295
 80207c8:	e7e9      	b.n	802079e <__ssputs_r+0x8a>
	...

080207cc <_svfiprintf_r>:
 80207cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80207d0:	4698      	mov	r8, r3
 80207d2:	898b      	ldrh	r3, [r1, #12]
 80207d4:	061b      	lsls	r3, r3, #24
 80207d6:	b09d      	sub	sp, #116	@ 0x74
 80207d8:	4607      	mov	r7, r0
 80207da:	460d      	mov	r5, r1
 80207dc:	4614      	mov	r4, r2
 80207de:	d510      	bpl.n	8020802 <_svfiprintf_r+0x36>
 80207e0:	690b      	ldr	r3, [r1, #16]
 80207e2:	b973      	cbnz	r3, 8020802 <_svfiprintf_r+0x36>
 80207e4:	2140      	movs	r1, #64	@ 0x40
 80207e6:	f7fe fbd3 	bl	801ef90 <_malloc_r>
 80207ea:	6028      	str	r0, [r5, #0]
 80207ec:	6128      	str	r0, [r5, #16]
 80207ee:	b930      	cbnz	r0, 80207fe <_svfiprintf_r+0x32>
 80207f0:	230c      	movs	r3, #12
 80207f2:	603b      	str	r3, [r7, #0]
 80207f4:	f04f 30ff 	mov.w	r0, #4294967295
 80207f8:	b01d      	add	sp, #116	@ 0x74
 80207fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80207fe:	2340      	movs	r3, #64	@ 0x40
 8020800:	616b      	str	r3, [r5, #20]
 8020802:	2300      	movs	r3, #0
 8020804:	9309      	str	r3, [sp, #36]	@ 0x24
 8020806:	2320      	movs	r3, #32
 8020808:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 802080c:	f8cd 800c 	str.w	r8, [sp, #12]
 8020810:	2330      	movs	r3, #48	@ 0x30
 8020812:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80209b0 <_svfiprintf_r+0x1e4>
 8020816:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 802081a:	f04f 0901 	mov.w	r9, #1
 802081e:	4623      	mov	r3, r4
 8020820:	469a      	mov	sl, r3
 8020822:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020826:	b10a      	cbz	r2, 802082c <_svfiprintf_r+0x60>
 8020828:	2a25      	cmp	r2, #37	@ 0x25
 802082a:	d1f9      	bne.n	8020820 <_svfiprintf_r+0x54>
 802082c:	ebba 0b04 	subs.w	fp, sl, r4
 8020830:	d00b      	beq.n	802084a <_svfiprintf_r+0x7e>
 8020832:	465b      	mov	r3, fp
 8020834:	4622      	mov	r2, r4
 8020836:	4629      	mov	r1, r5
 8020838:	4638      	mov	r0, r7
 802083a:	f7ff ff6b 	bl	8020714 <__ssputs_r>
 802083e:	3001      	adds	r0, #1
 8020840:	f000 80a7 	beq.w	8020992 <_svfiprintf_r+0x1c6>
 8020844:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020846:	445a      	add	r2, fp
 8020848:	9209      	str	r2, [sp, #36]	@ 0x24
 802084a:	f89a 3000 	ldrb.w	r3, [sl]
 802084e:	2b00      	cmp	r3, #0
 8020850:	f000 809f 	beq.w	8020992 <_svfiprintf_r+0x1c6>
 8020854:	2300      	movs	r3, #0
 8020856:	f04f 32ff 	mov.w	r2, #4294967295
 802085a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802085e:	f10a 0a01 	add.w	sl, sl, #1
 8020862:	9304      	str	r3, [sp, #16]
 8020864:	9307      	str	r3, [sp, #28]
 8020866:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 802086a:	931a      	str	r3, [sp, #104]	@ 0x68
 802086c:	4654      	mov	r4, sl
 802086e:	2205      	movs	r2, #5
 8020870:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020874:	484e      	ldr	r0, [pc, #312]	@ (80209b0 <_svfiprintf_r+0x1e4>)
 8020876:	f7df fcd3 	bl	8000220 <memchr>
 802087a:	9a04      	ldr	r2, [sp, #16]
 802087c:	b9d8      	cbnz	r0, 80208b6 <_svfiprintf_r+0xea>
 802087e:	06d0      	lsls	r0, r2, #27
 8020880:	bf44      	itt	mi
 8020882:	2320      	movmi	r3, #32
 8020884:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020888:	0711      	lsls	r1, r2, #28
 802088a:	bf44      	itt	mi
 802088c:	232b      	movmi	r3, #43	@ 0x2b
 802088e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020892:	f89a 3000 	ldrb.w	r3, [sl]
 8020896:	2b2a      	cmp	r3, #42	@ 0x2a
 8020898:	d015      	beq.n	80208c6 <_svfiprintf_r+0xfa>
 802089a:	9a07      	ldr	r2, [sp, #28]
 802089c:	4654      	mov	r4, sl
 802089e:	2000      	movs	r0, #0
 80208a0:	f04f 0c0a 	mov.w	ip, #10
 80208a4:	4621      	mov	r1, r4
 80208a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80208aa:	3b30      	subs	r3, #48	@ 0x30
 80208ac:	2b09      	cmp	r3, #9
 80208ae:	d94b      	bls.n	8020948 <_svfiprintf_r+0x17c>
 80208b0:	b1b0      	cbz	r0, 80208e0 <_svfiprintf_r+0x114>
 80208b2:	9207      	str	r2, [sp, #28]
 80208b4:	e014      	b.n	80208e0 <_svfiprintf_r+0x114>
 80208b6:	eba0 0308 	sub.w	r3, r0, r8
 80208ba:	fa09 f303 	lsl.w	r3, r9, r3
 80208be:	4313      	orrs	r3, r2
 80208c0:	9304      	str	r3, [sp, #16]
 80208c2:	46a2      	mov	sl, r4
 80208c4:	e7d2      	b.n	802086c <_svfiprintf_r+0xa0>
 80208c6:	9b03      	ldr	r3, [sp, #12]
 80208c8:	1d19      	adds	r1, r3, #4
 80208ca:	681b      	ldr	r3, [r3, #0]
 80208cc:	9103      	str	r1, [sp, #12]
 80208ce:	2b00      	cmp	r3, #0
 80208d0:	bfbb      	ittet	lt
 80208d2:	425b      	neglt	r3, r3
 80208d4:	f042 0202 	orrlt.w	r2, r2, #2
 80208d8:	9307      	strge	r3, [sp, #28]
 80208da:	9307      	strlt	r3, [sp, #28]
 80208dc:	bfb8      	it	lt
 80208de:	9204      	strlt	r2, [sp, #16]
 80208e0:	7823      	ldrb	r3, [r4, #0]
 80208e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80208e4:	d10a      	bne.n	80208fc <_svfiprintf_r+0x130>
 80208e6:	7863      	ldrb	r3, [r4, #1]
 80208e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80208ea:	d132      	bne.n	8020952 <_svfiprintf_r+0x186>
 80208ec:	9b03      	ldr	r3, [sp, #12]
 80208ee:	1d1a      	adds	r2, r3, #4
 80208f0:	681b      	ldr	r3, [r3, #0]
 80208f2:	9203      	str	r2, [sp, #12]
 80208f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80208f8:	3402      	adds	r4, #2
 80208fa:	9305      	str	r3, [sp, #20]
 80208fc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80209c0 <_svfiprintf_r+0x1f4>
 8020900:	7821      	ldrb	r1, [r4, #0]
 8020902:	2203      	movs	r2, #3
 8020904:	4650      	mov	r0, sl
 8020906:	f7df fc8b 	bl	8000220 <memchr>
 802090a:	b138      	cbz	r0, 802091c <_svfiprintf_r+0x150>
 802090c:	9b04      	ldr	r3, [sp, #16]
 802090e:	eba0 000a 	sub.w	r0, r0, sl
 8020912:	2240      	movs	r2, #64	@ 0x40
 8020914:	4082      	lsls	r2, r0
 8020916:	4313      	orrs	r3, r2
 8020918:	3401      	adds	r4, #1
 802091a:	9304      	str	r3, [sp, #16]
 802091c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020920:	4824      	ldr	r0, [pc, #144]	@ (80209b4 <_svfiprintf_r+0x1e8>)
 8020922:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8020926:	2206      	movs	r2, #6
 8020928:	f7df fc7a 	bl	8000220 <memchr>
 802092c:	2800      	cmp	r0, #0
 802092e:	d036      	beq.n	802099e <_svfiprintf_r+0x1d2>
 8020930:	4b21      	ldr	r3, [pc, #132]	@ (80209b8 <_svfiprintf_r+0x1ec>)
 8020932:	bb1b      	cbnz	r3, 802097c <_svfiprintf_r+0x1b0>
 8020934:	9b03      	ldr	r3, [sp, #12]
 8020936:	3307      	adds	r3, #7
 8020938:	f023 0307 	bic.w	r3, r3, #7
 802093c:	3308      	adds	r3, #8
 802093e:	9303      	str	r3, [sp, #12]
 8020940:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020942:	4433      	add	r3, r6
 8020944:	9309      	str	r3, [sp, #36]	@ 0x24
 8020946:	e76a      	b.n	802081e <_svfiprintf_r+0x52>
 8020948:	fb0c 3202 	mla	r2, ip, r2, r3
 802094c:	460c      	mov	r4, r1
 802094e:	2001      	movs	r0, #1
 8020950:	e7a8      	b.n	80208a4 <_svfiprintf_r+0xd8>
 8020952:	2300      	movs	r3, #0
 8020954:	3401      	adds	r4, #1
 8020956:	9305      	str	r3, [sp, #20]
 8020958:	4619      	mov	r1, r3
 802095a:	f04f 0c0a 	mov.w	ip, #10
 802095e:	4620      	mov	r0, r4
 8020960:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020964:	3a30      	subs	r2, #48	@ 0x30
 8020966:	2a09      	cmp	r2, #9
 8020968:	d903      	bls.n	8020972 <_svfiprintf_r+0x1a6>
 802096a:	2b00      	cmp	r3, #0
 802096c:	d0c6      	beq.n	80208fc <_svfiprintf_r+0x130>
 802096e:	9105      	str	r1, [sp, #20]
 8020970:	e7c4      	b.n	80208fc <_svfiprintf_r+0x130>
 8020972:	fb0c 2101 	mla	r1, ip, r1, r2
 8020976:	4604      	mov	r4, r0
 8020978:	2301      	movs	r3, #1
 802097a:	e7f0      	b.n	802095e <_svfiprintf_r+0x192>
 802097c:	ab03      	add	r3, sp, #12
 802097e:	9300      	str	r3, [sp, #0]
 8020980:	462a      	mov	r2, r5
 8020982:	4b0e      	ldr	r3, [pc, #56]	@ (80209bc <_svfiprintf_r+0x1f0>)
 8020984:	a904      	add	r1, sp, #16
 8020986:	4638      	mov	r0, r7
 8020988:	f7fc faf2 	bl	801cf70 <_printf_float>
 802098c:	1c42      	adds	r2, r0, #1
 802098e:	4606      	mov	r6, r0
 8020990:	d1d6      	bne.n	8020940 <_svfiprintf_r+0x174>
 8020992:	89ab      	ldrh	r3, [r5, #12]
 8020994:	065b      	lsls	r3, r3, #25
 8020996:	f53f af2d 	bmi.w	80207f4 <_svfiprintf_r+0x28>
 802099a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802099c:	e72c      	b.n	80207f8 <_svfiprintf_r+0x2c>
 802099e:	ab03      	add	r3, sp, #12
 80209a0:	9300      	str	r3, [sp, #0]
 80209a2:	462a      	mov	r2, r5
 80209a4:	4b05      	ldr	r3, [pc, #20]	@ (80209bc <_svfiprintf_r+0x1f0>)
 80209a6:	a904      	add	r1, sp, #16
 80209a8:	4638      	mov	r0, r7
 80209aa:	f7fc fd79 	bl	801d4a0 <_printf_i>
 80209ae:	e7ed      	b.n	802098c <_svfiprintf_r+0x1c0>
 80209b0:	08022a31 	.word	0x08022a31
 80209b4:	08022a3b 	.word	0x08022a3b
 80209b8:	0801cf71 	.word	0x0801cf71
 80209bc:	08020715 	.word	0x08020715
 80209c0:	08022a37 	.word	0x08022a37

080209c4 <__sfputc_r>:
 80209c4:	6893      	ldr	r3, [r2, #8]
 80209c6:	3b01      	subs	r3, #1
 80209c8:	2b00      	cmp	r3, #0
 80209ca:	b410      	push	{r4}
 80209cc:	6093      	str	r3, [r2, #8]
 80209ce:	da08      	bge.n	80209e2 <__sfputc_r+0x1e>
 80209d0:	6994      	ldr	r4, [r2, #24]
 80209d2:	42a3      	cmp	r3, r4
 80209d4:	db01      	blt.n	80209da <__sfputc_r+0x16>
 80209d6:	290a      	cmp	r1, #10
 80209d8:	d103      	bne.n	80209e2 <__sfputc_r+0x1e>
 80209da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80209de:	f7fd baec 	b.w	801dfba <__swbuf_r>
 80209e2:	6813      	ldr	r3, [r2, #0]
 80209e4:	1c58      	adds	r0, r3, #1
 80209e6:	6010      	str	r0, [r2, #0]
 80209e8:	7019      	strb	r1, [r3, #0]
 80209ea:	4608      	mov	r0, r1
 80209ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80209f0:	4770      	bx	lr

080209f2 <__sfputs_r>:
 80209f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80209f4:	4606      	mov	r6, r0
 80209f6:	460f      	mov	r7, r1
 80209f8:	4614      	mov	r4, r2
 80209fa:	18d5      	adds	r5, r2, r3
 80209fc:	42ac      	cmp	r4, r5
 80209fe:	d101      	bne.n	8020a04 <__sfputs_r+0x12>
 8020a00:	2000      	movs	r0, #0
 8020a02:	e007      	b.n	8020a14 <__sfputs_r+0x22>
 8020a04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020a08:	463a      	mov	r2, r7
 8020a0a:	4630      	mov	r0, r6
 8020a0c:	f7ff ffda 	bl	80209c4 <__sfputc_r>
 8020a10:	1c43      	adds	r3, r0, #1
 8020a12:	d1f3      	bne.n	80209fc <__sfputs_r+0xa>
 8020a14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08020a18 <_vfiprintf_r>:
 8020a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020a1c:	460d      	mov	r5, r1
 8020a1e:	b09d      	sub	sp, #116	@ 0x74
 8020a20:	4614      	mov	r4, r2
 8020a22:	4698      	mov	r8, r3
 8020a24:	4606      	mov	r6, r0
 8020a26:	b118      	cbz	r0, 8020a30 <_vfiprintf_r+0x18>
 8020a28:	6a03      	ldr	r3, [r0, #32]
 8020a2a:	b90b      	cbnz	r3, 8020a30 <_vfiprintf_r+0x18>
 8020a2c:	f7fd f8f8 	bl	801dc20 <__sinit>
 8020a30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8020a32:	07d9      	lsls	r1, r3, #31
 8020a34:	d405      	bmi.n	8020a42 <_vfiprintf_r+0x2a>
 8020a36:	89ab      	ldrh	r3, [r5, #12]
 8020a38:	059a      	lsls	r2, r3, #22
 8020a3a:	d402      	bmi.n	8020a42 <_vfiprintf_r+0x2a>
 8020a3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8020a3e:	f7fd fbce 	bl	801e1de <__retarget_lock_acquire_recursive>
 8020a42:	89ab      	ldrh	r3, [r5, #12]
 8020a44:	071b      	lsls	r3, r3, #28
 8020a46:	d501      	bpl.n	8020a4c <_vfiprintf_r+0x34>
 8020a48:	692b      	ldr	r3, [r5, #16]
 8020a4a:	b99b      	cbnz	r3, 8020a74 <_vfiprintf_r+0x5c>
 8020a4c:	4629      	mov	r1, r5
 8020a4e:	4630      	mov	r0, r6
 8020a50:	f7fd faf2 	bl	801e038 <__swsetup_r>
 8020a54:	b170      	cbz	r0, 8020a74 <_vfiprintf_r+0x5c>
 8020a56:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8020a58:	07dc      	lsls	r4, r3, #31
 8020a5a:	d504      	bpl.n	8020a66 <_vfiprintf_r+0x4e>
 8020a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8020a60:	b01d      	add	sp, #116	@ 0x74
 8020a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020a66:	89ab      	ldrh	r3, [r5, #12]
 8020a68:	0598      	lsls	r0, r3, #22
 8020a6a:	d4f7      	bmi.n	8020a5c <_vfiprintf_r+0x44>
 8020a6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8020a6e:	f7fd fbb7 	bl	801e1e0 <__retarget_lock_release_recursive>
 8020a72:	e7f3      	b.n	8020a5c <_vfiprintf_r+0x44>
 8020a74:	2300      	movs	r3, #0
 8020a76:	9309      	str	r3, [sp, #36]	@ 0x24
 8020a78:	2320      	movs	r3, #32
 8020a7a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8020a7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8020a82:	2330      	movs	r3, #48	@ 0x30
 8020a84:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8020c34 <_vfiprintf_r+0x21c>
 8020a88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8020a8c:	f04f 0901 	mov.w	r9, #1
 8020a90:	4623      	mov	r3, r4
 8020a92:	469a      	mov	sl, r3
 8020a94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020a98:	b10a      	cbz	r2, 8020a9e <_vfiprintf_r+0x86>
 8020a9a:	2a25      	cmp	r2, #37	@ 0x25
 8020a9c:	d1f9      	bne.n	8020a92 <_vfiprintf_r+0x7a>
 8020a9e:	ebba 0b04 	subs.w	fp, sl, r4
 8020aa2:	d00b      	beq.n	8020abc <_vfiprintf_r+0xa4>
 8020aa4:	465b      	mov	r3, fp
 8020aa6:	4622      	mov	r2, r4
 8020aa8:	4629      	mov	r1, r5
 8020aaa:	4630      	mov	r0, r6
 8020aac:	f7ff ffa1 	bl	80209f2 <__sfputs_r>
 8020ab0:	3001      	adds	r0, #1
 8020ab2:	f000 80a7 	beq.w	8020c04 <_vfiprintf_r+0x1ec>
 8020ab6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020ab8:	445a      	add	r2, fp
 8020aba:	9209      	str	r2, [sp, #36]	@ 0x24
 8020abc:	f89a 3000 	ldrb.w	r3, [sl]
 8020ac0:	2b00      	cmp	r3, #0
 8020ac2:	f000 809f 	beq.w	8020c04 <_vfiprintf_r+0x1ec>
 8020ac6:	2300      	movs	r3, #0
 8020ac8:	f04f 32ff 	mov.w	r2, #4294967295
 8020acc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8020ad0:	f10a 0a01 	add.w	sl, sl, #1
 8020ad4:	9304      	str	r3, [sp, #16]
 8020ad6:	9307      	str	r3, [sp, #28]
 8020ad8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8020adc:	931a      	str	r3, [sp, #104]	@ 0x68
 8020ade:	4654      	mov	r4, sl
 8020ae0:	2205      	movs	r2, #5
 8020ae2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020ae6:	4853      	ldr	r0, [pc, #332]	@ (8020c34 <_vfiprintf_r+0x21c>)
 8020ae8:	f7df fb9a 	bl	8000220 <memchr>
 8020aec:	9a04      	ldr	r2, [sp, #16]
 8020aee:	b9d8      	cbnz	r0, 8020b28 <_vfiprintf_r+0x110>
 8020af0:	06d1      	lsls	r1, r2, #27
 8020af2:	bf44      	itt	mi
 8020af4:	2320      	movmi	r3, #32
 8020af6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020afa:	0713      	lsls	r3, r2, #28
 8020afc:	bf44      	itt	mi
 8020afe:	232b      	movmi	r3, #43	@ 0x2b
 8020b00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020b04:	f89a 3000 	ldrb.w	r3, [sl]
 8020b08:	2b2a      	cmp	r3, #42	@ 0x2a
 8020b0a:	d015      	beq.n	8020b38 <_vfiprintf_r+0x120>
 8020b0c:	9a07      	ldr	r2, [sp, #28]
 8020b0e:	4654      	mov	r4, sl
 8020b10:	2000      	movs	r0, #0
 8020b12:	f04f 0c0a 	mov.w	ip, #10
 8020b16:	4621      	mov	r1, r4
 8020b18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020b1c:	3b30      	subs	r3, #48	@ 0x30
 8020b1e:	2b09      	cmp	r3, #9
 8020b20:	d94b      	bls.n	8020bba <_vfiprintf_r+0x1a2>
 8020b22:	b1b0      	cbz	r0, 8020b52 <_vfiprintf_r+0x13a>
 8020b24:	9207      	str	r2, [sp, #28]
 8020b26:	e014      	b.n	8020b52 <_vfiprintf_r+0x13a>
 8020b28:	eba0 0308 	sub.w	r3, r0, r8
 8020b2c:	fa09 f303 	lsl.w	r3, r9, r3
 8020b30:	4313      	orrs	r3, r2
 8020b32:	9304      	str	r3, [sp, #16]
 8020b34:	46a2      	mov	sl, r4
 8020b36:	e7d2      	b.n	8020ade <_vfiprintf_r+0xc6>
 8020b38:	9b03      	ldr	r3, [sp, #12]
 8020b3a:	1d19      	adds	r1, r3, #4
 8020b3c:	681b      	ldr	r3, [r3, #0]
 8020b3e:	9103      	str	r1, [sp, #12]
 8020b40:	2b00      	cmp	r3, #0
 8020b42:	bfbb      	ittet	lt
 8020b44:	425b      	neglt	r3, r3
 8020b46:	f042 0202 	orrlt.w	r2, r2, #2
 8020b4a:	9307      	strge	r3, [sp, #28]
 8020b4c:	9307      	strlt	r3, [sp, #28]
 8020b4e:	bfb8      	it	lt
 8020b50:	9204      	strlt	r2, [sp, #16]
 8020b52:	7823      	ldrb	r3, [r4, #0]
 8020b54:	2b2e      	cmp	r3, #46	@ 0x2e
 8020b56:	d10a      	bne.n	8020b6e <_vfiprintf_r+0x156>
 8020b58:	7863      	ldrb	r3, [r4, #1]
 8020b5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8020b5c:	d132      	bne.n	8020bc4 <_vfiprintf_r+0x1ac>
 8020b5e:	9b03      	ldr	r3, [sp, #12]
 8020b60:	1d1a      	adds	r2, r3, #4
 8020b62:	681b      	ldr	r3, [r3, #0]
 8020b64:	9203      	str	r2, [sp, #12]
 8020b66:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8020b6a:	3402      	adds	r4, #2
 8020b6c:	9305      	str	r3, [sp, #20]
 8020b6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8020c44 <_vfiprintf_r+0x22c>
 8020b72:	7821      	ldrb	r1, [r4, #0]
 8020b74:	2203      	movs	r2, #3
 8020b76:	4650      	mov	r0, sl
 8020b78:	f7df fb52 	bl	8000220 <memchr>
 8020b7c:	b138      	cbz	r0, 8020b8e <_vfiprintf_r+0x176>
 8020b7e:	9b04      	ldr	r3, [sp, #16]
 8020b80:	eba0 000a 	sub.w	r0, r0, sl
 8020b84:	2240      	movs	r2, #64	@ 0x40
 8020b86:	4082      	lsls	r2, r0
 8020b88:	4313      	orrs	r3, r2
 8020b8a:	3401      	adds	r4, #1
 8020b8c:	9304      	str	r3, [sp, #16]
 8020b8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020b92:	4829      	ldr	r0, [pc, #164]	@ (8020c38 <_vfiprintf_r+0x220>)
 8020b94:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8020b98:	2206      	movs	r2, #6
 8020b9a:	f7df fb41 	bl	8000220 <memchr>
 8020b9e:	2800      	cmp	r0, #0
 8020ba0:	d03f      	beq.n	8020c22 <_vfiprintf_r+0x20a>
 8020ba2:	4b26      	ldr	r3, [pc, #152]	@ (8020c3c <_vfiprintf_r+0x224>)
 8020ba4:	bb1b      	cbnz	r3, 8020bee <_vfiprintf_r+0x1d6>
 8020ba6:	9b03      	ldr	r3, [sp, #12]
 8020ba8:	3307      	adds	r3, #7
 8020baa:	f023 0307 	bic.w	r3, r3, #7
 8020bae:	3308      	adds	r3, #8
 8020bb0:	9303      	str	r3, [sp, #12]
 8020bb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020bb4:	443b      	add	r3, r7
 8020bb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8020bb8:	e76a      	b.n	8020a90 <_vfiprintf_r+0x78>
 8020bba:	fb0c 3202 	mla	r2, ip, r2, r3
 8020bbe:	460c      	mov	r4, r1
 8020bc0:	2001      	movs	r0, #1
 8020bc2:	e7a8      	b.n	8020b16 <_vfiprintf_r+0xfe>
 8020bc4:	2300      	movs	r3, #0
 8020bc6:	3401      	adds	r4, #1
 8020bc8:	9305      	str	r3, [sp, #20]
 8020bca:	4619      	mov	r1, r3
 8020bcc:	f04f 0c0a 	mov.w	ip, #10
 8020bd0:	4620      	mov	r0, r4
 8020bd2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020bd6:	3a30      	subs	r2, #48	@ 0x30
 8020bd8:	2a09      	cmp	r2, #9
 8020bda:	d903      	bls.n	8020be4 <_vfiprintf_r+0x1cc>
 8020bdc:	2b00      	cmp	r3, #0
 8020bde:	d0c6      	beq.n	8020b6e <_vfiprintf_r+0x156>
 8020be0:	9105      	str	r1, [sp, #20]
 8020be2:	e7c4      	b.n	8020b6e <_vfiprintf_r+0x156>
 8020be4:	fb0c 2101 	mla	r1, ip, r1, r2
 8020be8:	4604      	mov	r4, r0
 8020bea:	2301      	movs	r3, #1
 8020bec:	e7f0      	b.n	8020bd0 <_vfiprintf_r+0x1b8>
 8020bee:	ab03      	add	r3, sp, #12
 8020bf0:	9300      	str	r3, [sp, #0]
 8020bf2:	462a      	mov	r2, r5
 8020bf4:	4b12      	ldr	r3, [pc, #72]	@ (8020c40 <_vfiprintf_r+0x228>)
 8020bf6:	a904      	add	r1, sp, #16
 8020bf8:	4630      	mov	r0, r6
 8020bfa:	f7fc f9b9 	bl	801cf70 <_printf_float>
 8020bfe:	4607      	mov	r7, r0
 8020c00:	1c78      	adds	r0, r7, #1
 8020c02:	d1d6      	bne.n	8020bb2 <_vfiprintf_r+0x19a>
 8020c04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8020c06:	07d9      	lsls	r1, r3, #31
 8020c08:	d405      	bmi.n	8020c16 <_vfiprintf_r+0x1fe>
 8020c0a:	89ab      	ldrh	r3, [r5, #12]
 8020c0c:	059a      	lsls	r2, r3, #22
 8020c0e:	d402      	bmi.n	8020c16 <_vfiprintf_r+0x1fe>
 8020c10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8020c12:	f7fd fae5 	bl	801e1e0 <__retarget_lock_release_recursive>
 8020c16:	89ab      	ldrh	r3, [r5, #12]
 8020c18:	065b      	lsls	r3, r3, #25
 8020c1a:	f53f af1f 	bmi.w	8020a5c <_vfiprintf_r+0x44>
 8020c1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020c20:	e71e      	b.n	8020a60 <_vfiprintf_r+0x48>
 8020c22:	ab03      	add	r3, sp, #12
 8020c24:	9300      	str	r3, [sp, #0]
 8020c26:	462a      	mov	r2, r5
 8020c28:	4b05      	ldr	r3, [pc, #20]	@ (8020c40 <_vfiprintf_r+0x228>)
 8020c2a:	a904      	add	r1, sp, #16
 8020c2c:	4630      	mov	r0, r6
 8020c2e:	f7fc fc37 	bl	801d4a0 <_printf_i>
 8020c32:	e7e4      	b.n	8020bfe <_vfiprintf_r+0x1e6>
 8020c34:	08022a31 	.word	0x08022a31
 8020c38:	08022a3b 	.word	0x08022a3b
 8020c3c:	0801cf71 	.word	0x0801cf71
 8020c40:	080209f3 	.word	0x080209f3
 8020c44:	08022a37 	.word	0x08022a37

08020c48 <__sflush_r>:
 8020c48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8020c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020c50:	0716      	lsls	r6, r2, #28
 8020c52:	4605      	mov	r5, r0
 8020c54:	460c      	mov	r4, r1
 8020c56:	d454      	bmi.n	8020d02 <__sflush_r+0xba>
 8020c58:	684b      	ldr	r3, [r1, #4]
 8020c5a:	2b00      	cmp	r3, #0
 8020c5c:	dc02      	bgt.n	8020c64 <__sflush_r+0x1c>
 8020c5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8020c60:	2b00      	cmp	r3, #0
 8020c62:	dd48      	ble.n	8020cf6 <__sflush_r+0xae>
 8020c64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8020c66:	2e00      	cmp	r6, #0
 8020c68:	d045      	beq.n	8020cf6 <__sflush_r+0xae>
 8020c6a:	2300      	movs	r3, #0
 8020c6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8020c70:	682f      	ldr	r7, [r5, #0]
 8020c72:	6a21      	ldr	r1, [r4, #32]
 8020c74:	602b      	str	r3, [r5, #0]
 8020c76:	d030      	beq.n	8020cda <__sflush_r+0x92>
 8020c78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8020c7a:	89a3      	ldrh	r3, [r4, #12]
 8020c7c:	0759      	lsls	r1, r3, #29
 8020c7e:	d505      	bpl.n	8020c8c <__sflush_r+0x44>
 8020c80:	6863      	ldr	r3, [r4, #4]
 8020c82:	1ad2      	subs	r2, r2, r3
 8020c84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8020c86:	b10b      	cbz	r3, 8020c8c <__sflush_r+0x44>
 8020c88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8020c8a:	1ad2      	subs	r2, r2, r3
 8020c8c:	2300      	movs	r3, #0
 8020c8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8020c90:	6a21      	ldr	r1, [r4, #32]
 8020c92:	4628      	mov	r0, r5
 8020c94:	47b0      	blx	r6
 8020c96:	1c43      	adds	r3, r0, #1
 8020c98:	89a3      	ldrh	r3, [r4, #12]
 8020c9a:	d106      	bne.n	8020caa <__sflush_r+0x62>
 8020c9c:	6829      	ldr	r1, [r5, #0]
 8020c9e:	291d      	cmp	r1, #29
 8020ca0:	d82b      	bhi.n	8020cfa <__sflush_r+0xb2>
 8020ca2:	4a2a      	ldr	r2, [pc, #168]	@ (8020d4c <__sflush_r+0x104>)
 8020ca4:	410a      	asrs	r2, r1
 8020ca6:	07d6      	lsls	r6, r2, #31
 8020ca8:	d427      	bmi.n	8020cfa <__sflush_r+0xb2>
 8020caa:	2200      	movs	r2, #0
 8020cac:	6062      	str	r2, [r4, #4]
 8020cae:	04d9      	lsls	r1, r3, #19
 8020cb0:	6922      	ldr	r2, [r4, #16]
 8020cb2:	6022      	str	r2, [r4, #0]
 8020cb4:	d504      	bpl.n	8020cc0 <__sflush_r+0x78>
 8020cb6:	1c42      	adds	r2, r0, #1
 8020cb8:	d101      	bne.n	8020cbe <__sflush_r+0x76>
 8020cba:	682b      	ldr	r3, [r5, #0]
 8020cbc:	b903      	cbnz	r3, 8020cc0 <__sflush_r+0x78>
 8020cbe:	6560      	str	r0, [r4, #84]	@ 0x54
 8020cc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8020cc2:	602f      	str	r7, [r5, #0]
 8020cc4:	b1b9      	cbz	r1, 8020cf6 <__sflush_r+0xae>
 8020cc6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8020cca:	4299      	cmp	r1, r3
 8020ccc:	d002      	beq.n	8020cd4 <__sflush_r+0x8c>
 8020cce:	4628      	mov	r0, r5
 8020cd0:	f7fe f8ea 	bl	801eea8 <_free_r>
 8020cd4:	2300      	movs	r3, #0
 8020cd6:	6363      	str	r3, [r4, #52]	@ 0x34
 8020cd8:	e00d      	b.n	8020cf6 <__sflush_r+0xae>
 8020cda:	2301      	movs	r3, #1
 8020cdc:	4628      	mov	r0, r5
 8020cde:	47b0      	blx	r6
 8020ce0:	4602      	mov	r2, r0
 8020ce2:	1c50      	adds	r0, r2, #1
 8020ce4:	d1c9      	bne.n	8020c7a <__sflush_r+0x32>
 8020ce6:	682b      	ldr	r3, [r5, #0]
 8020ce8:	2b00      	cmp	r3, #0
 8020cea:	d0c6      	beq.n	8020c7a <__sflush_r+0x32>
 8020cec:	2b1d      	cmp	r3, #29
 8020cee:	d001      	beq.n	8020cf4 <__sflush_r+0xac>
 8020cf0:	2b16      	cmp	r3, #22
 8020cf2:	d11e      	bne.n	8020d32 <__sflush_r+0xea>
 8020cf4:	602f      	str	r7, [r5, #0]
 8020cf6:	2000      	movs	r0, #0
 8020cf8:	e022      	b.n	8020d40 <__sflush_r+0xf8>
 8020cfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020cfe:	b21b      	sxth	r3, r3
 8020d00:	e01b      	b.n	8020d3a <__sflush_r+0xf2>
 8020d02:	690f      	ldr	r7, [r1, #16]
 8020d04:	2f00      	cmp	r7, #0
 8020d06:	d0f6      	beq.n	8020cf6 <__sflush_r+0xae>
 8020d08:	0793      	lsls	r3, r2, #30
 8020d0a:	680e      	ldr	r6, [r1, #0]
 8020d0c:	bf08      	it	eq
 8020d0e:	694b      	ldreq	r3, [r1, #20]
 8020d10:	600f      	str	r7, [r1, #0]
 8020d12:	bf18      	it	ne
 8020d14:	2300      	movne	r3, #0
 8020d16:	eba6 0807 	sub.w	r8, r6, r7
 8020d1a:	608b      	str	r3, [r1, #8]
 8020d1c:	f1b8 0f00 	cmp.w	r8, #0
 8020d20:	dde9      	ble.n	8020cf6 <__sflush_r+0xae>
 8020d22:	6a21      	ldr	r1, [r4, #32]
 8020d24:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8020d26:	4643      	mov	r3, r8
 8020d28:	463a      	mov	r2, r7
 8020d2a:	4628      	mov	r0, r5
 8020d2c:	47b0      	blx	r6
 8020d2e:	2800      	cmp	r0, #0
 8020d30:	dc08      	bgt.n	8020d44 <__sflush_r+0xfc>
 8020d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020d36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020d3a:	81a3      	strh	r3, [r4, #12]
 8020d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8020d40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020d44:	4407      	add	r7, r0
 8020d46:	eba8 0800 	sub.w	r8, r8, r0
 8020d4a:	e7e7      	b.n	8020d1c <__sflush_r+0xd4>
 8020d4c:	dfbffffe 	.word	0xdfbffffe

08020d50 <_fflush_r>:
 8020d50:	b538      	push	{r3, r4, r5, lr}
 8020d52:	690b      	ldr	r3, [r1, #16]
 8020d54:	4605      	mov	r5, r0
 8020d56:	460c      	mov	r4, r1
 8020d58:	b913      	cbnz	r3, 8020d60 <_fflush_r+0x10>
 8020d5a:	2500      	movs	r5, #0
 8020d5c:	4628      	mov	r0, r5
 8020d5e:	bd38      	pop	{r3, r4, r5, pc}
 8020d60:	b118      	cbz	r0, 8020d6a <_fflush_r+0x1a>
 8020d62:	6a03      	ldr	r3, [r0, #32]
 8020d64:	b90b      	cbnz	r3, 8020d6a <_fflush_r+0x1a>
 8020d66:	f7fc ff5b 	bl	801dc20 <__sinit>
 8020d6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020d6e:	2b00      	cmp	r3, #0
 8020d70:	d0f3      	beq.n	8020d5a <_fflush_r+0xa>
 8020d72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8020d74:	07d0      	lsls	r0, r2, #31
 8020d76:	d404      	bmi.n	8020d82 <_fflush_r+0x32>
 8020d78:	0599      	lsls	r1, r3, #22
 8020d7a:	d402      	bmi.n	8020d82 <_fflush_r+0x32>
 8020d7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8020d7e:	f7fd fa2e 	bl	801e1de <__retarget_lock_acquire_recursive>
 8020d82:	4628      	mov	r0, r5
 8020d84:	4621      	mov	r1, r4
 8020d86:	f7ff ff5f 	bl	8020c48 <__sflush_r>
 8020d8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8020d8c:	07da      	lsls	r2, r3, #31
 8020d8e:	4605      	mov	r5, r0
 8020d90:	d4e4      	bmi.n	8020d5c <_fflush_r+0xc>
 8020d92:	89a3      	ldrh	r3, [r4, #12]
 8020d94:	059b      	lsls	r3, r3, #22
 8020d96:	d4e1      	bmi.n	8020d5c <_fflush_r+0xc>
 8020d98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8020d9a:	f7fd fa21 	bl	801e1e0 <__retarget_lock_release_recursive>
 8020d9e:	e7dd      	b.n	8020d5c <_fflush_r+0xc>

08020da0 <__swhatbuf_r>:
 8020da0:	b570      	push	{r4, r5, r6, lr}
 8020da2:	460c      	mov	r4, r1
 8020da4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020da8:	2900      	cmp	r1, #0
 8020daa:	b096      	sub	sp, #88	@ 0x58
 8020dac:	4615      	mov	r5, r2
 8020dae:	461e      	mov	r6, r3
 8020db0:	da0d      	bge.n	8020dce <__swhatbuf_r+0x2e>
 8020db2:	89a3      	ldrh	r3, [r4, #12]
 8020db4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8020db8:	f04f 0100 	mov.w	r1, #0
 8020dbc:	bf14      	ite	ne
 8020dbe:	2340      	movne	r3, #64	@ 0x40
 8020dc0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8020dc4:	2000      	movs	r0, #0
 8020dc6:	6031      	str	r1, [r6, #0]
 8020dc8:	602b      	str	r3, [r5, #0]
 8020dca:	b016      	add	sp, #88	@ 0x58
 8020dcc:	bd70      	pop	{r4, r5, r6, pc}
 8020dce:	466a      	mov	r2, sp
 8020dd0:	f000 f8a8 	bl	8020f24 <_fstat_r>
 8020dd4:	2800      	cmp	r0, #0
 8020dd6:	dbec      	blt.n	8020db2 <__swhatbuf_r+0x12>
 8020dd8:	9901      	ldr	r1, [sp, #4]
 8020dda:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8020dde:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8020de2:	4259      	negs	r1, r3
 8020de4:	4159      	adcs	r1, r3
 8020de6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8020dea:	e7eb      	b.n	8020dc4 <__swhatbuf_r+0x24>

08020dec <__smakebuf_r>:
 8020dec:	898b      	ldrh	r3, [r1, #12]
 8020dee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8020df0:	079d      	lsls	r5, r3, #30
 8020df2:	4606      	mov	r6, r0
 8020df4:	460c      	mov	r4, r1
 8020df6:	d507      	bpl.n	8020e08 <__smakebuf_r+0x1c>
 8020df8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8020dfc:	6023      	str	r3, [r4, #0]
 8020dfe:	6123      	str	r3, [r4, #16]
 8020e00:	2301      	movs	r3, #1
 8020e02:	6163      	str	r3, [r4, #20]
 8020e04:	b003      	add	sp, #12
 8020e06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020e08:	ab01      	add	r3, sp, #4
 8020e0a:	466a      	mov	r2, sp
 8020e0c:	f7ff ffc8 	bl	8020da0 <__swhatbuf_r>
 8020e10:	9f00      	ldr	r7, [sp, #0]
 8020e12:	4605      	mov	r5, r0
 8020e14:	4639      	mov	r1, r7
 8020e16:	4630      	mov	r0, r6
 8020e18:	f7fe f8ba 	bl	801ef90 <_malloc_r>
 8020e1c:	b948      	cbnz	r0, 8020e32 <__smakebuf_r+0x46>
 8020e1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8020e22:	059a      	lsls	r2, r3, #22
 8020e24:	d4ee      	bmi.n	8020e04 <__smakebuf_r+0x18>
 8020e26:	f023 0303 	bic.w	r3, r3, #3
 8020e2a:	f043 0302 	orr.w	r3, r3, #2
 8020e2e:	81a3      	strh	r3, [r4, #12]
 8020e30:	e7e2      	b.n	8020df8 <__smakebuf_r+0xc>
 8020e32:	89a3      	ldrh	r3, [r4, #12]
 8020e34:	6020      	str	r0, [r4, #0]
 8020e36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8020e3a:	81a3      	strh	r3, [r4, #12]
 8020e3c:	9b01      	ldr	r3, [sp, #4]
 8020e3e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8020e42:	b15b      	cbz	r3, 8020e5c <__smakebuf_r+0x70>
 8020e44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020e48:	4630      	mov	r0, r6
 8020e4a:	f000 f87d 	bl	8020f48 <_isatty_r>
 8020e4e:	b128      	cbz	r0, 8020e5c <__smakebuf_r+0x70>
 8020e50:	89a3      	ldrh	r3, [r4, #12]
 8020e52:	f023 0303 	bic.w	r3, r3, #3
 8020e56:	f043 0301 	orr.w	r3, r3, #1
 8020e5a:	81a3      	strh	r3, [r4, #12]
 8020e5c:	89a3      	ldrh	r3, [r4, #12]
 8020e5e:	431d      	orrs	r5, r3
 8020e60:	81a5      	strh	r5, [r4, #12]
 8020e62:	e7cf      	b.n	8020e04 <__smakebuf_r+0x18>

08020e64 <_putc_r>:
 8020e64:	b570      	push	{r4, r5, r6, lr}
 8020e66:	460d      	mov	r5, r1
 8020e68:	4614      	mov	r4, r2
 8020e6a:	4606      	mov	r6, r0
 8020e6c:	b118      	cbz	r0, 8020e76 <_putc_r+0x12>
 8020e6e:	6a03      	ldr	r3, [r0, #32]
 8020e70:	b90b      	cbnz	r3, 8020e76 <_putc_r+0x12>
 8020e72:	f7fc fed5 	bl	801dc20 <__sinit>
 8020e76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8020e78:	07d8      	lsls	r0, r3, #31
 8020e7a:	d405      	bmi.n	8020e88 <_putc_r+0x24>
 8020e7c:	89a3      	ldrh	r3, [r4, #12]
 8020e7e:	0599      	lsls	r1, r3, #22
 8020e80:	d402      	bmi.n	8020e88 <_putc_r+0x24>
 8020e82:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8020e84:	f7fd f9ab 	bl	801e1de <__retarget_lock_acquire_recursive>
 8020e88:	68a3      	ldr	r3, [r4, #8]
 8020e8a:	3b01      	subs	r3, #1
 8020e8c:	2b00      	cmp	r3, #0
 8020e8e:	60a3      	str	r3, [r4, #8]
 8020e90:	da05      	bge.n	8020e9e <_putc_r+0x3a>
 8020e92:	69a2      	ldr	r2, [r4, #24]
 8020e94:	4293      	cmp	r3, r2
 8020e96:	db12      	blt.n	8020ebe <_putc_r+0x5a>
 8020e98:	b2eb      	uxtb	r3, r5
 8020e9a:	2b0a      	cmp	r3, #10
 8020e9c:	d00f      	beq.n	8020ebe <_putc_r+0x5a>
 8020e9e:	6823      	ldr	r3, [r4, #0]
 8020ea0:	1c5a      	adds	r2, r3, #1
 8020ea2:	6022      	str	r2, [r4, #0]
 8020ea4:	701d      	strb	r5, [r3, #0]
 8020ea6:	b2ed      	uxtb	r5, r5
 8020ea8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8020eaa:	07da      	lsls	r2, r3, #31
 8020eac:	d405      	bmi.n	8020eba <_putc_r+0x56>
 8020eae:	89a3      	ldrh	r3, [r4, #12]
 8020eb0:	059b      	lsls	r3, r3, #22
 8020eb2:	d402      	bmi.n	8020eba <_putc_r+0x56>
 8020eb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8020eb6:	f7fd f993 	bl	801e1e0 <__retarget_lock_release_recursive>
 8020eba:	4628      	mov	r0, r5
 8020ebc:	bd70      	pop	{r4, r5, r6, pc}
 8020ebe:	4629      	mov	r1, r5
 8020ec0:	4622      	mov	r2, r4
 8020ec2:	4630      	mov	r0, r6
 8020ec4:	f7fd f879 	bl	801dfba <__swbuf_r>
 8020ec8:	4605      	mov	r5, r0
 8020eca:	e7ed      	b.n	8020ea8 <_putc_r+0x44>

08020ecc <memmove>:
 8020ecc:	4288      	cmp	r0, r1
 8020ece:	b510      	push	{r4, lr}
 8020ed0:	eb01 0402 	add.w	r4, r1, r2
 8020ed4:	d902      	bls.n	8020edc <memmove+0x10>
 8020ed6:	4284      	cmp	r4, r0
 8020ed8:	4623      	mov	r3, r4
 8020eda:	d807      	bhi.n	8020eec <memmove+0x20>
 8020edc:	1e43      	subs	r3, r0, #1
 8020ede:	42a1      	cmp	r1, r4
 8020ee0:	d008      	beq.n	8020ef4 <memmove+0x28>
 8020ee2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8020ee6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8020eea:	e7f8      	b.n	8020ede <memmove+0x12>
 8020eec:	4402      	add	r2, r0
 8020eee:	4601      	mov	r1, r0
 8020ef0:	428a      	cmp	r2, r1
 8020ef2:	d100      	bne.n	8020ef6 <memmove+0x2a>
 8020ef4:	bd10      	pop	{r4, pc}
 8020ef6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8020efa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8020efe:	e7f7      	b.n	8020ef0 <memmove+0x24>

08020f00 <strncmp>:
 8020f00:	b510      	push	{r4, lr}
 8020f02:	b16a      	cbz	r2, 8020f20 <strncmp+0x20>
 8020f04:	3901      	subs	r1, #1
 8020f06:	1884      	adds	r4, r0, r2
 8020f08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020f0c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8020f10:	429a      	cmp	r2, r3
 8020f12:	d103      	bne.n	8020f1c <strncmp+0x1c>
 8020f14:	42a0      	cmp	r0, r4
 8020f16:	d001      	beq.n	8020f1c <strncmp+0x1c>
 8020f18:	2a00      	cmp	r2, #0
 8020f1a:	d1f5      	bne.n	8020f08 <strncmp+0x8>
 8020f1c:	1ad0      	subs	r0, r2, r3
 8020f1e:	bd10      	pop	{r4, pc}
 8020f20:	4610      	mov	r0, r2
 8020f22:	e7fc      	b.n	8020f1e <strncmp+0x1e>

08020f24 <_fstat_r>:
 8020f24:	b538      	push	{r3, r4, r5, lr}
 8020f26:	4d07      	ldr	r5, [pc, #28]	@ (8020f44 <_fstat_r+0x20>)
 8020f28:	2300      	movs	r3, #0
 8020f2a:	4604      	mov	r4, r0
 8020f2c:	4608      	mov	r0, r1
 8020f2e:	4611      	mov	r1, r2
 8020f30:	602b      	str	r3, [r5, #0]
 8020f32:	f7e3 ff31 	bl	8004d98 <_fstat>
 8020f36:	1c43      	adds	r3, r0, #1
 8020f38:	d102      	bne.n	8020f40 <_fstat_r+0x1c>
 8020f3a:	682b      	ldr	r3, [r5, #0]
 8020f3c:	b103      	cbz	r3, 8020f40 <_fstat_r+0x1c>
 8020f3e:	6023      	str	r3, [r4, #0]
 8020f40:	bd38      	pop	{r3, r4, r5, pc}
 8020f42:	bf00      	nop
 8020f44:	2001bee0 	.word	0x2001bee0

08020f48 <_isatty_r>:
 8020f48:	b538      	push	{r3, r4, r5, lr}
 8020f4a:	4d06      	ldr	r5, [pc, #24]	@ (8020f64 <_isatty_r+0x1c>)
 8020f4c:	2300      	movs	r3, #0
 8020f4e:	4604      	mov	r4, r0
 8020f50:	4608      	mov	r0, r1
 8020f52:	602b      	str	r3, [r5, #0]
 8020f54:	f7e3 ff30 	bl	8004db8 <_isatty>
 8020f58:	1c43      	adds	r3, r0, #1
 8020f5a:	d102      	bne.n	8020f62 <_isatty_r+0x1a>
 8020f5c:	682b      	ldr	r3, [r5, #0]
 8020f5e:	b103      	cbz	r3, 8020f62 <_isatty_r+0x1a>
 8020f60:	6023      	str	r3, [r4, #0]
 8020f62:	bd38      	pop	{r3, r4, r5, pc}
 8020f64:	2001bee0 	.word	0x2001bee0

08020f68 <_sbrk_r>:
 8020f68:	b538      	push	{r3, r4, r5, lr}
 8020f6a:	4d06      	ldr	r5, [pc, #24]	@ (8020f84 <_sbrk_r+0x1c>)
 8020f6c:	2300      	movs	r3, #0
 8020f6e:	4604      	mov	r4, r0
 8020f70:	4608      	mov	r0, r1
 8020f72:	602b      	str	r3, [r5, #0]
 8020f74:	f7e3 ff38 	bl	8004de8 <_sbrk>
 8020f78:	1c43      	adds	r3, r0, #1
 8020f7a:	d102      	bne.n	8020f82 <_sbrk_r+0x1a>
 8020f7c:	682b      	ldr	r3, [r5, #0]
 8020f7e:	b103      	cbz	r3, 8020f82 <_sbrk_r+0x1a>
 8020f80:	6023      	str	r3, [r4, #0]
 8020f82:	bd38      	pop	{r3, r4, r5, pc}
 8020f84:	2001bee0 	.word	0x2001bee0

08020f88 <nan>:
 8020f88:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8020f90 <nan+0x8>
 8020f8c:	4770      	bx	lr
 8020f8e:	bf00      	nop
 8020f90:	00000000 	.word	0x00000000
 8020f94:	7ff80000 	.word	0x7ff80000

08020f98 <__assert_func>:
 8020f98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8020f9a:	4614      	mov	r4, r2
 8020f9c:	461a      	mov	r2, r3
 8020f9e:	4b09      	ldr	r3, [pc, #36]	@ (8020fc4 <__assert_func+0x2c>)
 8020fa0:	681b      	ldr	r3, [r3, #0]
 8020fa2:	4605      	mov	r5, r0
 8020fa4:	68d8      	ldr	r0, [r3, #12]
 8020fa6:	b954      	cbnz	r4, 8020fbe <__assert_func+0x26>
 8020fa8:	4b07      	ldr	r3, [pc, #28]	@ (8020fc8 <__assert_func+0x30>)
 8020faa:	461c      	mov	r4, r3
 8020fac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8020fb0:	9100      	str	r1, [sp, #0]
 8020fb2:	462b      	mov	r3, r5
 8020fb4:	4905      	ldr	r1, [pc, #20]	@ (8020fcc <__assert_func+0x34>)
 8020fb6:	f000 fba7 	bl	8021708 <fiprintf>
 8020fba:	f000 fbb7 	bl	802172c <abort>
 8020fbe:	4b04      	ldr	r3, [pc, #16]	@ (8020fd0 <__assert_func+0x38>)
 8020fc0:	e7f4      	b.n	8020fac <__assert_func+0x14>
 8020fc2:	bf00      	nop
 8020fc4:	2000003c 	.word	0x2000003c
 8020fc8:	08022a85 	.word	0x08022a85
 8020fcc:	08022a57 	.word	0x08022a57
 8020fd0:	08022a4a 	.word	0x08022a4a

08020fd4 <_calloc_r>:
 8020fd4:	b570      	push	{r4, r5, r6, lr}
 8020fd6:	fba1 5402 	umull	r5, r4, r1, r2
 8020fda:	b93c      	cbnz	r4, 8020fec <_calloc_r+0x18>
 8020fdc:	4629      	mov	r1, r5
 8020fde:	f7fd ffd7 	bl	801ef90 <_malloc_r>
 8020fe2:	4606      	mov	r6, r0
 8020fe4:	b928      	cbnz	r0, 8020ff2 <_calloc_r+0x1e>
 8020fe6:	2600      	movs	r6, #0
 8020fe8:	4630      	mov	r0, r6
 8020fea:	bd70      	pop	{r4, r5, r6, pc}
 8020fec:	220c      	movs	r2, #12
 8020fee:	6002      	str	r2, [r0, #0]
 8020ff0:	e7f9      	b.n	8020fe6 <_calloc_r+0x12>
 8020ff2:	462a      	mov	r2, r5
 8020ff4:	4621      	mov	r1, r4
 8020ff6:	f7fd f875 	bl	801e0e4 <memset>
 8020ffa:	e7f5      	b.n	8020fe8 <_calloc_r+0x14>

08020ffc <rshift>:
 8020ffc:	6903      	ldr	r3, [r0, #16]
 8020ffe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8021002:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8021006:	ea4f 1261 	mov.w	r2, r1, asr #5
 802100a:	f100 0414 	add.w	r4, r0, #20
 802100e:	dd45      	ble.n	802109c <rshift+0xa0>
 8021010:	f011 011f 	ands.w	r1, r1, #31
 8021014:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8021018:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 802101c:	d10c      	bne.n	8021038 <rshift+0x3c>
 802101e:	f100 0710 	add.w	r7, r0, #16
 8021022:	4629      	mov	r1, r5
 8021024:	42b1      	cmp	r1, r6
 8021026:	d334      	bcc.n	8021092 <rshift+0x96>
 8021028:	1a9b      	subs	r3, r3, r2
 802102a:	009b      	lsls	r3, r3, #2
 802102c:	1eea      	subs	r2, r5, #3
 802102e:	4296      	cmp	r6, r2
 8021030:	bf38      	it	cc
 8021032:	2300      	movcc	r3, #0
 8021034:	4423      	add	r3, r4
 8021036:	e015      	b.n	8021064 <rshift+0x68>
 8021038:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 802103c:	f1c1 0820 	rsb	r8, r1, #32
 8021040:	40cf      	lsrs	r7, r1
 8021042:	f105 0e04 	add.w	lr, r5, #4
 8021046:	46a1      	mov	r9, r4
 8021048:	4576      	cmp	r6, lr
 802104a:	46f4      	mov	ip, lr
 802104c:	d815      	bhi.n	802107a <rshift+0x7e>
 802104e:	1a9a      	subs	r2, r3, r2
 8021050:	0092      	lsls	r2, r2, #2
 8021052:	3a04      	subs	r2, #4
 8021054:	3501      	adds	r5, #1
 8021056:	42ae      	cmp	r6, r5
 8021058:	bf38      	it	cc
 802105a:	2200      	movcc	r2, #0
 802105c:	18a3      	adds	r3, r4, r2
 802105e:	50a7      	str	r7, [r4, r2]
 8021060:	b107      	cbz	r7, 8021064 <rshift+0x68>
 8021062:	3304      	adds	r3, #4
 8021064:	1b1a      	subs	r2, r3, r4
 8021066:	42a3      	cmp	r3, r4
 8021068:	ea4f 02a2 	mov.w	r2, r2, asr #2
 802106c:	bf08      	it	eq
 802106e:	2300      	moveq	r3, #0
 8021070:	6102      	str	r2, [r0, #16]
 8021072:	bf08      	it	eq
 8021074:	6143      	streq	r3, [r0, #20]
 8021076:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802107a:	f8dc c000 	ldr.w	ip, [ip]
 802107e:	fa0c fc08 	lsl.w	ip, ip, r8
 8021082:	ea4c 0707 	orr.w	r7, ip, r7
 8021086:	f849 7b04 	str.w	r7, [r9], #4
 802108a:	f85e 7b04 	ldr.w	r7, [lr], #4
 802108e:	40cf      	lsrs	r7, r1
 8021090:	e7da      	b.n	8021048 <rshift+0x4c>
 8021092:	f851 cb04 	ldr.w	ip, [r1], #4
 8021096:	f847 cf04 	str.w	ip, [r7, #4]!
 802109a:	e7c3      	b.n	8021024 <rshift+0x28>
 802109c:	4623      	mov	r3, r4
 802109e:	e7e1      	b.n	8021064 <rshift+0x68>

080210a0 <__hexdig_fun>:
 80210a0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80210a4:	2b09      	cmp	r3, #9
 80210a6:	d802      	bhi.n	80210ae <__hexdig_fun+0xe>
 80210a8:	3820      	subs	r0, #32
 80210aa:	b2c0      	uxtb	r0, r0
 80210ac:	4770      	bx	lr
 80210ae:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80210b2:	2b05      	cmp	r3, #5
 80210b4:	d801      	bhi.n	80210ba <__hexdig_fun+0x1a>
 80210b6:	3847      	subs	r0, #71	@ 0x47
 80210b8:	e7f7      	b.n	80210aa <__hexdig_fun+0xa>
 80210ba:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80210be:	2b05      	cmp	r3, #5
 80210c0:	d801      	bhi.n	80210c6 <__hexdig_fun+0x26>
 80210c2:	3827      	subs	r0, #39	@ 0x27
 80210c4:	e7f1      	b.n	80210aa <__hexdig_fun+0xa>
 80210c6:	2000      	movs	r0, #0
 80210c8:	4770      	bx	lr
	...

080210cc <__gethex>:
 80210cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80210d0:	b085      	sub	sp, #20
 80210d2:	468a      	mov	sl, r1
 80210d4:	9302      	str	r3, [sp, #8]
 80210d6:	680b      	ldr	r3, [r1, #0]
 80210d8:	9001      	str	r0, [sp, #4]
 80210da:	4690      	mov	r8, r2
 80210dc:	1c9c      	adds	r4, r3, #2
 80210de:	46a1      	mov	r9, r4
 80210e0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80210e4:	2830      	cmp	r0, #48	@ 0x30
 80210e6:	d0fa      	beq.n	80210de <__gethex+0x12>
 80210e8:	eba9 0303 	sub.w	r3, r9, r3
 80210ec:	f1a3 0b02 	sub.w	fp, r3, #2
 80210f0:	f7ff ffd6 	bl	80210a0 <__hexdig_fun>
 80210f4:	4605      	mov	r5, r0
 80210f6:	2800      	cmp	r0, #0
 80210f8:	d168      	bne.n	80211cc <__gethex+0x100>
 80210fa:	49a0      	ldr	r1, [pc, #640]	@ (802137c <__gethex+0x2b0>)
 80210fc:	2201      	movs	r2, #1
 80210fe:	4648      	mov	r0, r9
 8021100:	f7ff fefe 	bl	8020f00 <strncmp>
 8021104:	4607      	mov	r7, r0
 8021106:	2800      	cmp	r0, #0
 8021108:	d167      	bne.n	80211da <__gethex+0x10e>
 802110a:	f899 0001 	ldrb.w	r0, [r9, #1]
 802110e:	4626      	mov	r6, r4
 8021110:	f7ff ffc6 	bl	80210a0 <__hexdig_fun>
 8021114:	2800      	cmp	r0, #0
 8021116:	d062      	beq.n	80211de <__gethex+0x112>
 8021118:	4623      	mov	r3, r4
 802111a:	7818      	ldrb	r0, [r3, #0]
 802111c:	2830      	cmp	r0, #48	@ 0x30
 802111e:	4699      	mov	r9, r3
 8021120:	f103 0301 	add.w	r3, r3, #1
 8021124:	d0f9      	beq.n	802111a <__gethex+0x4e>
 8021126:	f7ff ffbb 	bl	80210a0 <__hexdig_fun>
 802112a:	fab0 f580 	clz	r5, r0
 802112e:	096d      	lsrs	r5, r5, #5
 8021130:	f04f 0b01 	mov.w	fp, #1
 8021134:	464a      	mov	r2, r9
 8021136:	4616      	mov	r6, r2
 8021138:	3201      	adds	r2, #1
 802113a:	7830      	ldrb	r0, [r6, #0]
 802113c:	f7ff ffb0 	bl	80210a0 <__hexdig_fun>
 8021140:	2800      	cmp	r0, #0
 8021142:	d1f8      	bne.n	8021136 <__gethex+0x6a>
 8021144:	498d      	ldr	r1, [pc, #564]	@ (802137c <__gethex+0x2b0>)
 8021146:	2201      	movs	r2, #1
 8021148:	4630      	mov	r0, r6
 802114a:	f7ff fed9 	bl	8020f00 <strncmp>
 802114e:	2800      	cmp	r0, #0
 8021150:	d13f      	bne.n	80211d2 <__gethex+0x106>
 8021152:	b944      	cbnz	r4, 8021166 <__gethex+0x9a>
 8021154:	1c74      	adds	r4, r6, #1
 8021156:	4622      	mov	r2, r4
 8021158:	4616      	mov	r6, r2
 802115a:	3201      	adds	r2, #1
 802115c:	7830      	ldrb	r0, [r6, #0]
 802115e:	f7ff ff9f 	bl	80210a0 <__hexdig_fun>
 8021162:	2800      	cmp	r0, #0
 8021164:	d1f8      	bne.n	8021158 <__gethex+0x8c>
 8021166:	1ba4      	subs	r4, r4, r6
 8021168:	00a7      	lsls	r7, r4, #2
 802116a:	7833      	ldrb	r3, [r6, #0]
 802116c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8021170:	2b50      	cmp	r3, #80	@ 0x50
 8021172:	d13e      	bne.n	80211f2 <__gethex+0x126>
 8021174:	7873      	ldrb	r3, [r6, #1]
 8021176:	2b2b      	cmp	r3, #43	@ 0x2b
 8021178:	d033      	beq.n	80211e2 <__gethex+0x116>
 802117a:	2b2d      	cmp	r3, #45	@ 0x2d
 802117c:	d034      	beq.n	80211e8 <__gethex+0x11c>
 802117e:	1c71      	adds	r1, r6, #1
 8021180:	2400      	movs	r4, #0
 8021182:	7808      	ldrb	r0, [r1, #0]
 8021184:	f7ff ff8c 	bl	80210a0 <__hexdig_fun>
 8021188:	1e43      	subs	r3, r0, #1
 802118a:	b2db      	uxtb	r3, r3
 802118c:	2b18      	cmp	r3, #24
 802118e:	d830      	bhi.n	80211f2 <__gethex+0x126>
 8021190:	f1a0 0210 	sub.w	r2, r0, #16
 8021194:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8021198:	f7ff ff82 	bl	80210a0 <__hexdig_fun>
 802119c:	f100 3cff 	add.w	ip, r0, #4294967295
 80211a0:	fa5f fc8c 	uxtb.w	ip, ip
 80211a4:	f1bc 0f18 	cmp.w	ip, #24
 80211a8:	f04f 030a 	mov.w	r3, #10
 80211ac:	d91e      	bls.n	80211ec <__gethex+0x120>
 80211ae:	b104      	cbz	r4, 80211b2 <__gethex+0xe6>
 80211b0:	4252      	negs	r2, r2
 80211b2:	4417      	add	r7, r2
 80211b4:	f8ca 1000 	str.w	r1, [sl]
 80211b8:	b1ed      	cbz	r5, 80211f6 <__gethex+0x12a>
 80211ba:	f1bb 0f00 	cmp.w	fp, #0
 80211be:	bf0c      	ite	eq
 80211c0:	2506      	moveq	r5, #6
 80211c2:	2500      	movne	r5, #0
 80211c4:	4628      	mov	r0, r5
 80211c6:	b005      	add	sp, #20
 80211c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80211cc:	2500      	movs	r5, #0
 80211ce:	462c      	mov	r4, r5
 80211d0:	e7b0      	b.n	8021134 <__gethex+0x68>
 80211d2:	2c00      	cmp	r4, #0
 80211d4:	d1c7      	bne.n	8021166 <__gethex+0x9a>
 80211d6:	4627      	mov	r7, r4
 80211d8:	e7c7      	b.n	802116a <__gethex+0x9e>
 80211da:	464e      	mov	r6, r9
 80211dc:	462f      	mov	r7, r5
 80211de:	2501      	movs	r5, #1
 80211e0:	e7c3      	b.n	802116a <__gethex+0x9e>
 80211e2:	2400      	movs	r4, #0
 80211e4:	1cb1      	adds	r1, r6, #2
 80211e6:	e7cc      	b.n	8021182 <__gethex+0xb6>
 80211e8:	2401      	movs	r4, #1
 80211ea:	e7fb      	b.n	80211e4 <__gethex+0x118>
 80211ec:	fb03 0002 	mla	r0, r3, r2, r0
 80211f0:	e7ce      	b.n	8021190 <__gethex+0xc4>
 80211f2:	4631      	mov	r1, r6
 80211f4:	e7de      	b.n	80211b4 <__gethex+0xe8>
 80211f6:	eba6 0309 	sub.w	r3, r6, r9
 80211fa:	3b01      	subs	r3, #1
 80211fc:	4629      	mov	r1, r5
 80211fe:	2b07      	cmp	r3, #7
 8021200:	dc0a      	bgt.n	8021218 <__gethex+0x14c>
 8021202:	9801      	ldr	r0, [sp, #4]
 8021204:	f7fd ff50 	bl	801f0a8 <_Balloc>
 8021208:	4604      	mov	r4, r0
 802120a:	b940      	cbnz	r0, 802121e <__gethex+0x152>
 802120c:	4b5c      	ldr	r3, [pc, #368]	@ (8021380 <__gethex+0x2b4>)
 802120e:	4602      	mov	r2, r0
 8021210:	21e4      	movs	r1, #228	@ 0xe4
 8021212:	485c      	ldr	r0, [pc, #368]	@ (8021384 <__gethex+0x2b8>)
 8021214:	f7ff fec0 	bl	8020f98 <__assert_func>
 8021218:	3101      	adds	r1, #1
 802121a:	105b      	asrs	r3, r3, #1
 802121c:	e7ef      	b.n	80211fe <__gethex+0x132>
 802121e:	f100 0a14 	add.w	sl, r0, #20
 8021222:	2300      	movs	r3, #0
 8021224:	4655      	mov	r5, sl
 8021226:	469b      	mov	fp, r3
 8021228:	45b1      	cmp	r9, r6
 802122a:	d337      	bcc.n	802129c <__gethex+0x1d0>
 802122c:	f845 bb04 	str.w	fp, [r5], #4
 8021230:	eba5 050a 	sub.w	r5, r5, sl
 8021234:	10ad      	asrs	r5, r5, #2
 8021236:	6125      	str	r5, [r4, #16]
 8021238:	4658      	mov	r0, fp
 802123a:	f7fe f827 	bl	801f28c <__hi0bits>
 802123e:	016d      	lsls	r5, r5, #5
 8021240:	f8d8 6000 	ldr.w	r6, [r8]
 8021244:	1a2d      	subs	r5, r5, r0
 8021246:	42b5      	cmp	r5, r6
 8021248:	dd54      	ble.n	80212f4 <__gethex+0x228>
 802124a:	1bad      	subs	r5, r5, r6
 802124c:	4629      	mov	r1, r5
 802124e:	4620      	mov	r0, r4
 8021250:	f7fe fbbb 	bl	801f9ca <__any_on>
 8021254:	4681      	mov	r9, r0
 8021256:	b178      	cbz	r0, 8021278 <__gethex+0x1ac>
 8021258:	1e6b      	subs	r3, r5, #1
 802125a:	1159      	asrs	r1, r3, #5
 802125c:	f003 021f 	and.w	r2, r3, #31
 8021260:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8021264:	f04f 0901 	mov.w	r9, #1
 8021268:	fa09 f202 	lsl.w	r2, r9, r2
 802126c:	420a      	tst	r2, r1
 802126e:	d003      	beq.n	8021278 <__gethex+0x1ac>
 8021270:	454b      	cmp	r3, r9
 8021272:	dc36      	bgt.n	80212e2 <__gethex+0x216>
 8021274:	f04f 0902 	mov.w	r9, #2
 8021278:	4629      	mov	r1, r5
 802127a:	4620      	mov	r0, r4
 802127c:	f7ff febe 	bl	8020ffc <rshift>
 8021280:	442f      	add	r7, r5
 8021282:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8021286:	42bb      	cmp	r3, r7
 8021288:	da42      	bge.n	8021310 <__gethex+0x244>
 802128a:	9801      	ldr	r0, [sp, #4]
 802128c:	4621      	mov	r1, r4
 802128e:	f7fd ff4b 	bl	801f128 <_Bfree>
 8021292:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021294:	2300      	movs	r3, #0
 8021296:	6013      	str	r3, [r2, #0]
 8021298:	25a3      	movs	r5, #163	@ 0xa3
 802129a:	e793      	b.n	80211c4 <__gethex+0xf8>
 802129c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80212a0:	2a2e      	cmp	r2, #46	@ 0x2e
 80212a2:	d012      	beq.n	80212ca <__gethex+0x1fe>
 80212a4:	2b20      	cmp	r3, #32
 80212a6:	d104      	bne.n	80212b2 <__gethex+0x1e6>
 80212a8:	f845 bb04 	str.w	fp, [r5], #4
 80212ac:	f04f 0b00 	mov.w	fp, #0
 80212b0:	465b      	mov	r3, fp
 80212b2:	7830      	ldrb	r0, [r6, #0]
 80212b4:	9303      	str	r3, [sp, #12]
 80212b6:	f7ff fef3 	bl	80210a0 <__hexdig_fun>
 80212ba:	9b03      	ldr	r3, [sp, #12]
 80212bc:	f000 000f 	and.w	r0, r0, #15
 80212c0:	4098      	lsls	r0, r3
 80212c2:	ea4b 0b00 	orr.w	fp, fp, r0
 80212c6:	3304      	adds	r3, #4
 80212c8:	e7ae      	b.n	8021228 <__gethex+0x15c>
 80212ca:	45b1      	cmp	r9, r6
 80212cc:	d8ea      	bhi.n	80212a4 <__gethex+0x1d8>
 80212ce:	492b      	ldr	r1, [pc, #172]	@ (802137c <__gethex+0x2b0>)
 80212d0:	9303      	str	r3, [sp, #12]
 80212d2:	2201      	movs	r2, #1
 80212d4:	4630      	mov	r0, r6
 80212d6:	f7ff fe13 	bl	8020f00 <strncmp>
 80212da:	9b03      	ldr	r3, [sp, #12]
 80212dc:	2800      	cmp	r0, #0
 80212de:	d1e1      	bne.n	80212a4 <__gethex+0x1d8>
 80212e0:	e7a2      	b.n	8021228 <__gethex+0x15c>
 80212e2:	1ea9      	subs	r1, r5, #2
 80212e4:	4620      	mov	r0, r4
 80212e6:	f7fe fb70 	bl	801f9ca <__any_on>
 80212ea:	2800      	cmp	r0, #0
 80212ec:	d0c2      	beq.n	8021274 <__gethex+0x1a8>
 80212ee:	f04f 0903 	mov.w	r9, #3
 80212f2:	e7c1      	b.n	8021278 <__gethex+0x1ac>
 80212f4:	da09      	bge.n	802130a <__gethex+0x23e>
 80212f6:	1b75      	subs	r5, r6, r5
 80212f8:	4621      	mov	r1, r4
 80212fa:	9801      	ldr	r0, [sp, #4]
 80212fc:	462a      	mov	r2, r5
 80212fe:	f7fe f92b 	bl	801f558 <__lshift>
 8021302:	1b7f      	subs	r7, r7, r5
 8021304:	4604      	mov	r4, r0
 8021306:	f100 0a14 	add.w	sl, r0, #20
 802130a:	f04f 0900 	mov.w	r9, #0
 802130e:	e7b8      	b.n	8021282 <__gethex+0x1b6>
 8021310:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8021314:	42bd      	cmp	r5, r7
 8021316:	dd6f      	ble.n	80213f8 <__gethex+0x32c>
 8021318:	1bed      	subs	r5, r5, r7
 802131a:	42ae      	cmp	r6, r5
 802131c:	dc34      	bgt.n	8021388 <__gethex+0x2bc>
 802131e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8021322:	2b02      	cmp	r3, #2
 8021324:	d022      	beq.n	802136c <__gethex+0x2a0>
 8021326:	2b03      	cmp	r3, #3
 8021328:	d024      	beq.n	8021374 <__gethex+0x2a8>
 802132a:	2b01      	cmp	r3, #1
 802132c:	d115      	bne.n	802135a <__gethex+0x28e>
 802132e:	42ae      	cmp	r6, r5
 8021330:	d113      	bne.n	802135a <__gethex+0x28e>
 8021332:	2e01      	cmp	r6, #1
 8021334:	d10b      	bne.n	802134e <__gethex+0x282>
 8021336:	9a02      	ldr	r2, [sp, #8]
 8021338:	f8d8 3004 	ldr.w	r3, [r8, #4]
 802133c:	6013      	str	r3, [r2, #0]
 802133e:	2301      	movs	r3, #1
 8021340:	6123      	str	r3, [r4, #16]
 8021342:	f8ca 3000 	str.w	r3, [sl]
 8021346:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021348:	2562      	movs	r5, #98	@ 0x62
 802134a:	601c      	str	r4, [r3, #0]
 802134c:	e73a      	b.n	80211c4 <__gethex+0xf8>
 802134e:	1e71      	subs	r1, r6, #1
 8021350:	4620      	mov	r0, r4
 8021352:	f7fe fb3a 	bl	801f9ca <__any_on>
 8021356:	2800      	cmp	r0, #0
 8021358:	d1ed      	bne.n	8021336 <__gethex+0x26a>
 802135a:	9801      	ldr	r0, [sp, #4]
 802135c:	4621      	mov	r1, r4
 802135e:	f7fd fee3 	bl	801f128 <_Bfree>
 8021362:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021364:	2300      	movs	r3, #0
 8021366:	6013      	str	r3, [r2, #0]
 8021368:	2550      	movs	r5, #80	@ 0x50
 802136a:	e72b      	b.n	80211c4 <__gethex+0xf8>
 802136c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802136e:	2b00      	cmp	r3, #0
 8021370:	d1f3      	bne.n	802135a <__gethex+0x28e>
 8021372:	e7e0      	b.n	8021336 <__gethex+0x26a>
 8021374:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021376:	2b00      	cmp	r3, #0
 8021378:	d1dd      	bne.n	8021336 <__gethex+0x26a>
 802137a:	e7ee      	b.n	802135a <__gethex+0x28e>
 802137c:	080228d8 	.word	0x080228d8
 8021380:	0802276d 	.word	0x0802276d
 8021384:	08022a86 	.word	0x08022a86
 8021388:	1e6f      	subs	r7, r5, #1
 802138a:	f1b9 0f00 	cmp.w	r9, #0
 802138e:	d130      	bne.n	80213f2 <__gethex+0x326>
 8021390:	b127      	cbz	r7, 802139c <__gethex+0x2d0>
 8021392:	4639      	mov	r1, r7
 8021394:	4620      	mov	r0, r4
 8021396:	f7fe fb18 	bl	801f9ca <__any_on>
 802139a:	4681      	mov	r9, r0
 802139c:	117a      	asrs	r2, r7, #5
 802139e:	2301      	movs	r3, #1
 80213a0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80213a4:	f007 071f 	and.w	r7, r7, #31
 80213a8:	40bb      	lsls	r3, r7
 80213aa:	4213      	tst	r3, r2
 80213ac:	4629      	mov	r1, r5
 80213ae:	4620      	mov	r0, r4
 80213b0:	bf18      	it	ne
 80213b2:	f049 0902 	orrne.w	r9, r9, #2
 80213b6:	f7ff fe21 	bl	8020ffc <rshift>
 80213ba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80213be:	1b76      	subs	r6, r6, r5
 80213c0:	2502      	movs	r5, #2
 80213c2:	f1b9 0f00 	cmp.w	r9, #0
 80213c6:	d047      	beq.n	8021458 <__gethex+0x38c>
 80213c8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80213cc:	2b02      	cmp	r3, #2
 80213ce:	d015      	beq.n	80213fc <__gethex+0x330>
 80213d0:	2b03      	cmp	r3, #3
 80213d2:	d017      	beq.n	8021404 <__gethex+0x338>
 80213d4:	2b01      	cmp	r3, #1
 80213d6:	d109      	bne.n	80213ec <__gethex+0x320>
 80213d8:	f019 0f02 	tst.w	r9, #2
 80213dc:	d006      	beq.n	80213ec <__gethex+0x320>
 80213de:	f8da 3000 	ldr.w	r3, [sl]
 80213e2:	ea49 0903 	orr.w	r9, r9, r3
 80213e6:	f019 0f01 	tst.w	r9, #1
 80213ea:	d10e      	bne.n	802140a <__gethex+0x33e>
 80213ec:	f045 0510 	orr.w	r5, r5, #16
 80213f0:	e032      	b.n	8021458 <__gethex+0x38c>
 80213f2:	f04f 0901 	mov.w	r9, #1
 80213f6:	e7d1      	b.n	802139c <__gethex+0x2d0>
 80213f8:	2501      	movs	r5, #1
 80213fa:	e7e2      	b.n	80213c2 <__gethex+0x2f6>
 80213fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80213fe:	f1c3 0301 	rsb	r3, r3, #1
 8021402:	930f      	str	r3, [sp, #60]	@ 0x3c
 8021404:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021406:	2b00      	cmp	r3, #0
 8021408:	d0f0      	beq.n	80213ec <__gethex+0x320>
 802140a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 802140e:	f104 0314 	add.w	r3, r4, #20
 8021412:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8021416:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 802141a:	f04f 0c00 	mov.w	ip, #0
 802141e:	4618      	mov	r0, r3
 8021420:	f853 2b04 	ldr.w	r2, [r3], #4
 8021424:	f1b2 3fff 	cmp.w	r2, #4294967295
 8021428:	d01b      	beq.n	8021462 <__gethex+0x396>
 802142a:	3201      	adds	r2, #1
 802142c:	6002      	str	r2, [r0, #0]
 802142e:	2d02      	cmp	r5, #2
 8021430:	f104 0314 	add.w	r3, r4, #20
 8021434:	d13c      	bne.n	80214b0 <__gethex+0x3e4>
 8021436:	f8d8 2000 	ldr.w	r2, [r8]
 802143a:	3a01      	subs	r2, #1
 802143c:	42b2      	cmp	r2, r6
 802143e:	d109      	bne.n	8021454 <__gethex+0x388>
 8021440:	1171      	asrs	r1, r6, #5
 8021442:	2201      	movs	r2, #1
 8021444:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8021448:	f006 061f 	and.w	r6, r6, #31
 802144c:	fa02 f606 	lsl.w	r6, r2, r6
 8021450:	421e      	tst	r6, r3
 8021452:	d13a      	bne.n	80214ca <__gethex+0x3fe>
 8021454:	f045 0520 	orr.w	r5, r5, #32
 8021458:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802145a:	601c      	str	r4, [r3, #0]
 802145c:	9b02      	ldr	r3, [sp, #8]
 802145e:	601f      	str	r7, [r3, #0]
 8021460:	e6b0      	b.n	80211c4 <__gethex+0xf8>
 8021462:	4299      	cmp	r1, r3
 8021464:	f843 cc04 	str.w	ip, [r3, #-4]
 8021468:	d8d9      	bhi.n	802141e <__gethex+0x352>
 802146a:	68a3      	ldr	r3, [r4, #8]
 802146c:	459b      	cmp	fp, r3
 802146e:	db17      	blt.n	80214a0 <__gethex+0x3d4>
 8021470:	6861      	ldr	r1, [r4, #4]
 8021472:	9801      	ldr	r0, [sp, #4]
 8021474:	3101      	adds	r1, #1
 8021476:	f7fd fe17 	bl	801f0a8 <_Balloc>
 802147a:	4681      	mov	r9, r0
 802147c:	b918      	cbnz	r0, 8021486 <__gethex+0x3ba>
 802147e:	4b1a      	ldr	r3, [pc, #104]	@ (80214e8 <__gethex+0x41c>)
 8021480:	4602      	mov	r2, r0
 8021482:	2184      	movs	r1, #132	@ 0x84
 8021484:	e6c5      	b.n	8021212 <__gethex+0x146>
 8021486:	6922      	ldr	r2, [r4, #16]
 8021488:	3202      	adds	r2, #2
 802148a:	f104 010c 	add.w	r1, r4, #12
 802148e:	0092      	lsls	r2, r2, #2
 8021490:	300c      	adds	r0, #12
 8021492:	f7fc fea6 	bl	801e1e2 <memcpy>
 8021496:	4621      	mov	r1, r4
 8021498:	9801      	ldr	r0, [sp, #4]
 802149a:	f7fd fe45 	bl	801f128 <_Bfree>
 802149e:	464c      	mov	r4, r9
 80214a0:	6923      	ldr	r3, [r4, #16]
 80214a2:	1c5a      	adds	r2, r3, #1
 80214a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80214a8:	6122      	str	r2, [r4, #16]
 80214aa:	2201      	movs	r2, #1
 80214ac:	615a      	str	r2, [r3, #20]
 80214ae:	e7be      	b.n	802142e <__gethex+0x362>
 80214b0:	6922      	ldr	r2, [r4, #16]
 80214b2:	455a      	cmp	r2, fp
 80214b4:	dd0b      	ble.n	80214ce <__gethex+0x402>
 80214b6:	2101      	movs	r1, #1
 80214b8:	4620      	mov	r0, r4
 80214ba:	f7ff fd9f 	bl	8020ffc <rshift>
 80214be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80214c2:	3701      	adds	r7, #1
 80214c4:	42bb      	cmp	r3, r7
 80214c6:	f6ff aee0 	blt.w	802128a <__gethex+0x1be>
 80214ca:	2501      	movs	r5, #1
 80214cc:	e7c2      	b.n	8021454 <__gethex+0x388>
 80214ce:	f016 061f 	ands.w	r6, r6, #31
 80214d2:	d0fa      	beq.n	80214ca <__gethex+0x3fe>
 80214d4:	4453      	add	r3, sl
 80214d6:	f1c6 0620 	rsb	r6, r6, #32
 80214da:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80214de:	f7fd fed5 	bl	801f28c <__hi0bits>
 80214e2:	42b0      	cmp	r0, r6
 80214e4:	dbe7      	blt.n	80214b6 <__gethex+0x3ea>
 80214e6:	e7f0      	b.n	80214ca <__gethex+0x3fe>
 80214e8:	0802276d 	.word	0x0802276d

080214ec <L_shift>:
 80214ec:	f1c2 0208 	rsb	r2, r2, #8
 80214f0:	0092      	lsls	r2, r2, #2
 80214f2:	b570      	push	{r4, r5, r6, lr}
 80214f4:	f1c2 0620 	rsb	r6, r2, #32
 80214f8:	6843      	ldr	r3, [r0, #4]
 80214fa:	6804      	ldr	r4, [r0, #0]
 80214fc:	fa03 f506 	lsl.w	r5, r3, r6
 8021500:	432c      	orrs	r4, r5
 8021502:	40d3      	lsrs	r3, r2
 8021504:	6004      	str	r4, [r0, #0]
 8021506:	f840 3f04 	str.w	r3, [r0, #4]!
 802150a:	4288      	cmp	r0, r1
 802150c:	d3f4      	bcc.n	80214f8 <L_shift+0xc>
 802150e:	bd70      	pop	{r4, r5, r6, pc}

08021510 <__match>:
 8021510:	b530      	push	{r4, r5, lr}
 8021512:	6803      	ldr	r3, [r0, #0]
 8021514:	3301      	adds	r3, #1
 8021516:	f811 4b01 	ldrb.w	r4, [r1], #1
 802151a:	b914      	cbnz	r4, 8021522 <__match+0x12>
 802151c:	6003      	str	r3, [r0, #0]
 802151e:	2001      	movs	r0, #1
 8021520:	bd30      	pop	{r4, r5, pc}
 8021522:	f813 2b01 	ldrb.w	r2, [r3], #1
 8021526:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 802152a:	2d19      	cmp	r5, #25
 802152c:	bf98      	it	ls
 802152e:	3220      	addls	r2, #32
 8021530:	42a2      	cmp	r2, r4
 8021532:	d0f0      	beq.n	8021516 <__match+0x6>
 8021534:	2000      	movs	r0, #0
 8021536:	e7f3      	b.n	8021520 <__match+0x10>

08021538 <__hexnan>:
 8021538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802153c:	680b      	ldr	r3, [r1, #0]
 802153e:	6801      	ldr	r1, [r0, #0]
 8021540:	115e      	asrs	r6, r3, #5
 8021542:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8021546:	f013 031f 	ands.w	r3, r3, #31
 802154a:	b087      	sub	sp, #28
 802154c:	bf18      	it	ne
 802154e:	3604      	addne	r6, #4
 8021550:	2500      	movs	r5, #0
 8021552:	1f37      	subs	r7, r6, #4
 8021554:	4682      	mov	sl, r0
 8021556:	4690      	mov	r8, r2
 8021558:	9301      	str	r3, [sp, #4]
 802155a:	f846 5c04 	str.w	r5, [r6, #-4]
 802155e:	46b9      	mov	r9, r7
 8021560:	463c      	mov	r4, r7
 8021562:	9502      	str	r5, [sp, #8]
 8021564:	46ab      	mov	fp, r5
 8021566:	784a      	ldrb	r2, [r1, #1]
 8021568:	1c4b      	adds	r3, r1, #1
 802156a:	9303      	str	r3, [sp, #12]
 802156c:	b342      	cbz	r2, 80215c0 <__hexnan+0x88>
 802156e:	4610      	mov	r0, r2
 8021570:	9105      	str	r1, [sp, #20]
 8021572:	9204      	str	r2, [sp, #16]
 8021574:	f7ff fd94 	bl	80210a0 <__hexdig_fun>
 8021578:	2800      	cmp	r0, #0
 802157a:	d151      	bne.n	8021620 <__hexnan+0xe8>
 802157c:	9a04      	ldr	r2, [sp, #16]
 802157e:	9905      	ldr	r1, [sp, #20]
 8021580:	2a20      	cmp	r2, #32
 8021582:	d818      	bhi.n	80215b6 <__hexnan+0x7e>
 8021584:	9b02      	ldr	r3, [sp, #8]
 8021586:	459b      	cmp	fp, r3
 8021588:	dd13      	ble.n	80215b2 <__hexnan+0x7a>
 802158a:	454c      	cmp	r4, r9
 802158c:	d206      	bcs.n	802159c <__hexnan+0x64>
 802158e:	2d07      	cmp	r5, #7
 8021590:	dc04      	bgt.n	802159c <__hexnan+0x64>
 8021592:	462a      	mov	r2, r5
 8021594:	4649      	mov	r1, r9
 8021596:	4620      	mov	r0, r4
 8021598:	f7ff ffa8 	bl	80214ec <L_shift>
 802159c:	4544      	cmp	r4, r8
 802159e:	d952      	bls.n	8021646 <__hexnan+0x10e>
 80215a0:	2300      	movs	r3, #0
 80215a2:	f1a4 0904 	sub.w	r9, r4, #4
 80215a6:	f844 3c04 	str.w	r3, [r4, #-4]
 80215aa:	f8cd b008 	str.w	fp, [sp, #8]
 80215ae:	464c      	mov	r4, r9
 80215b0:	461d      	mov	r5, r3
 80215b2:	9903      	ldr	r1, [sp, #12]
 80215b4:	e7d7      	b.n	8021566 <__hexnan+0x2e>
 80215b6:	2a29      	cmp	r2, #41	@ 0x29
 80215b8:	d157      	bne.n	802166a <__hexnan+0x132>
 80215ba:	3102      	adds	r1, #2
 80215bc:	f8ca 1000 	str.w	r1, [sl]
 80215c0:	f1bb 0f00 	cmp.w	fp, #0
 80215c4:	d051      	beq.n	802166a <__hexnan+0x132>
 80215c6:	454c      	cmp	r4, r9
 80215c8:	d206      	bcs.n	80215d8 <__hexnan+0xa0>
 80215ca:	2d07      	cmp	r5, #7
 80215cc:	dc04      	bgt.n	80215d8 <__hexnan+0xa0>
 80215ce:	462a      	mov	r2, r5
 80215d0:	4649      	mov	r1, r9
 80215d2:	4620      	mov	r0, r4
 80215d4:	f7ff ff8a 	bl	80214ec <L_shift>
 80215d8:	4544      	cmp	r4, r8
 80215da:	d936      	bls.n	802164a <__hexnan+0x112>
 80215dc:	f1a8 0204 	sub.w	r2, r8, #4
 80215e0:	4623      	mov	r3, r4
 80215e2:	f853 1b04 	ldr.w	r1, [r3], #4
 80215e6:	f842 1f04 	str.w	r1, [r2, #4]!
 80215ea:	429f      	cmp	r7, r3
 80215ec:	d2f9      	bcs.n	80215e2 <__hexnan+0xaa>
 80215ee:	1b3b      	subs	r3, r7, r4
 80215f0:	f023 0303 	bic.w	r3, r3, #3
 80215f4:	3304      	adds	r3, #4
 80215f6:	3401      	adds	r4, #1
 80215f8:	3e03      	subs	r6, #3
 80215fa:	42b4      	cmp	r4, r6
 80215fc:	bf88      	it	hi
 80215fe:	2304      	movhi	r3, #4
 8021600:	4443      	add	r3, r8
 8021602:	2200      	movs	r2, #0
 8021604:	f843 2b04 	str.w	r2, [r3], #4
 8021608:	429f      	cmp	r7, r3
 802160a:	d2fb      	bcs.n	8021604 <__hexnan+0xcc>
 802160c:	683b      	ldr	r3, [r7, #0]
 802160e:	b91b      	cbnz	r3, 8021618 <__hexnan+0xe0>
 8021610:	4547      	cmp	r7, r8
 8021612:	d128      	bne.n	8021666 <__hexnan+0x12e>
 8021614:	2301      	movs	r3, #1
 8021616:	603b      	str	r3, [r7, #0]
 8021618:	2005      	movs	r0, #5
 802161a:	b007      	add	sp, #28
 802161c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021620:	3501      	adds	r5, #1
 8021622:	2d08      	cmp	r5, #8
 8021624:	f10b 0b01 	add.w	fp, fp, #1
 8021628:	dd06      	ble.n	8021638 <__hexnan+0x100>
 802162a:	4544      	cmp	r4, r8
 802162c:	d9c1      	bls.n	80215b2 <__hexnan+0x7a>
 802162e:	2300      	movs	r3, #0
 8021630:	f844 3c04 	str.w	r3, [r4, #-4]
 8021634:	2501      	movs	r5, #1
 8021636:	3c04      	subs	r4, #4
 8021638:	6822      	ldr	r2, [r4, #0]
 802163a:	f000 000f 	and.w	r0, r0, #15
 802163e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8021642:	6020      	str	r0, [r4, #0]
 8021644:	e7b5      	b.n	80215b2 <__hexnan+0x7a>
 8021646:	2508      	movs	r5, #8
 8021648:	e7b3      	b.n	80215b2 <__hexnan+0x7a>
 802164a:	9b01      	ldr	r3, [sp, #4]
 802164c:	2b00      	cmp	r3, #0
 802164e:	d0dd      	beq.n	802160c <__hexnan+0xd4>
 8021650:	f1c3 0320 	rsb	r3, r3, #32
 8021654:	f04f 32ff 	mov.w	r2, #4294967295
 8021658:	40da      	lsrs	r2, r3
 802165a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 802165e:	4013      	ands	r3, r2
 8021660:	f846 3c04 	str.w	r3, [r6, #-4]
 8021664:	e7d2      	b.n	802160c <__hexnan+0xd4>
 8021666:	3f04      	subs	r7, #4
 8021668:	e7d0      	b.n	802160c <__hexnan+0xd4>
 802166a:	2004      	movs	r0, #4
 802166c:	e7d5      	b.n	802161a <__hexnan+0xe2>

0802166e <__ascii_mbtowc>:
 802166e:	b082      	sub	sp, #8
 8021670:	b901      	cbnz	r1, 8021674 <__ascii_mbtowc+0x6>
 8021672:	a901      	add	r1, sp, #4
 8021674:	b142      	cbz	r2, 8021688 <__ascii_mbtowc+0x1a>
 8021676:	b14b      	cbz	r3, 802168c <__ascii_mbtowc+0x1e>
 8021678:	7813      	ldrb	r3, [r2, #0]
 802167a:	600b      	str	r3, [r1, #0]
 802167c:	7812      	ldrb	r2, [r2, #0]
 802167e:	1e10      	subs	r0, r2, #0
 8021680:	bf18      	it	ne
 8021682:	2001      	movne	r0, #1
 8021684:	b002      	add	sp, #8
 8021686:	4770      	bx	lr
 8021688:	4610      	mov	r0, r2
 802168a:	e7fb      	b.n	8021684 <__ascii_mbtowc+0x16>
 802168c:	f06f 0001 	mvn.w	r0, #1
 8021690:	e7f8      	b.n	8021684 <__ascii_mbtowc+0x16>

08021692 <_realloc_r>:
 8021692:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021696:	4680      	mov	r8, r0
 8021698:	4615      	mov	r5, r2
 802169a:	460c      	mov	r4, r1
 802169c:	b921      	cbnz	r1, 80216a8 <_realloc_r+0x16>
 802169e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80216a2:	4611      	mov	r1, r2
 80216a4:	f7fd bc74 	b.w	801ef90 <_malloc_r>
 80216a8:	b92a      	cbnz	r2, 80216b6 <_realloc_r+0x24>
 80216aa:	f7fd fbfd 	bl	801eea8 <_free_r>
 80216ae:	2400      	movs	r4, #0
 80216b0:	4620      	mov	r0, r4
 80216b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80216b6:	f000 f840 	bl	802173a <_malloc_usable_size_r>
 80216ba:	4285      	cmp	r5, r0
 80216bc:	4606      	mov	r6, r0
 80216be:	d802      	bhi.n	80216c6 <_realloc_r+0x34>
 80216c0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80216c4:	d8f4      	bhi.n	80216b0 <_realloc_r+0x1e>
 80216c6:	4629      	mov	r1, r5
 80216c8:	4640      	mov	r0, r8
 80216ca:	f7fd fc61 	bl	801ef90 <_malloc_r>
 80216ce:	4607      	mov	r7, r0
 80216d0:	2800      	cmp	r0, #0
 80216d2:	d0ec      	beq.n	80216ae <_realloc_r+0x1c>
 80216d4:	42b5      	cmp	r5, r6
 80216d6:	462a      	mov	r2, r5
 80216d8:	4621      	mov	r1, r4
 80216da:	bf28      	it	cs
 80216dc:	4632      	movcs	r2, r6
 80216de:	f7fc fd80 	bl	801e1e2 <memcpy>
 80216e2:	4621      	mov	r1, r4
 80216e4:	4640      	mov	r0, r8
 80216e6:	f7fd fbdf 	bl	801eea8 <_free_r>
 80216ea:	463c      	mov	r4, r7
 80216ec:	e7e0      	b.n	80216b0 <_realloc_r+0x1e>

080216ee <__ascii_wctomb>:
 80216ee:	4603      	mov	r3, r0
 80216f0:	4608      	mov	r0, r1
 80216f2:	b141      	cbz	r1, 8021706 <__ascii_wctomb+0x18>
 80216f4:	2aff      	cmp	r2, #255	@ 0xff
 80216f6:	d904      	bls.n	8021702 <__ascii_wctomb+0x14>
 80216f8:	228a      	movs	r2, #138	@ 0x8a
 80216fa:	601a      	str	r2, [r3, #0]
 80216fc:	f04f 30ff 	mov.w	r0, #4294967295
 8021700:	4770      	bx	lr
 8021702:	700a      	strb	r2, [r1, #0]
 8021704:	2001      	movs	r0, #1
 8021706:	4770      	bx	lr

08021708 <fiprintf>:
 8021708:	b40e      	push	{r1, r2, r3}
 802170a:	b503      	push	{r0, r1, lr}
 802170c:	4601      	mov	r1, r0
 802170e:	ab03      	add	r3, sp, #12
 8021710:	4805      	ldr	r0, [pc, #20]	@ (8021728 <fiprintf+0x20>)
 8021712:	f853 2b04 	ldr.w	r2, [r3], #4
 8021716:	6800      	ldr	r0, [r0, #0]
 8021718:	9301      	str	r3, [sp, #4]
 802171a:	f7ff f97d 	bl	8020a18 <_vfiprintf_r>
 802171e:	b002      	add	sp, #8
 8021720:	f85d eb04 	ldr.w	lr, [sp], #4
 8021724:	b003      	add	sp, #12
 8021726:	4770      	bx	lr
 8021728:	2000003c 	.word	0x2000003c

0802172c <abort>:
 802172c:	b508      	push	{r3, lr}
 802172e:	2006      	movs	r0, #6
 8021730:	f000 f834 	bl	802179c <raise>
 8021734:	2001      	movs	r0, #1
 8021736:	f7e3 fadf 	bl	8004cf8 <_exit>

0802173a <_malloc_usable_size_r>:
 802173a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802173e:	1f18      	subs	r0, r3, #4
 8021740:	2b00      	cmp	r3, #0
 8021742:	bfbc      	itt	lt
 8021744:	580b      	ldrlt	r3, [r1, r0]
 8021746:	18c0      	addlt	r0, r0, r3
 8021748:	4770      	bx	lr

0802174a <_raise_r>:
 802174a:	291f      	cmp	r1, #31
 802174c:	b538      	push	{r3, r4, r5, lr}
 802174e:	4605      	mov	r5, r0
 8021750:	460c      	mov	r4, r1
 8021752:	d904      	bls.n	802175e <_raise_r+0x14>
 8021754:	2316      	movs	r3, #22
 8021756:	6003      	str	r3, [r0, #0]
 8021758:	f04f 30ff 	mov.w	r0, #4294967295
 802175c:	bd38      	pop	{r3, r4, r5, pc}
 802175e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8021760:	b112      	cbz	r2, 8021768 <_raise_r+0x1e>
 8021762:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8021766:	b94b      	cbnz	r3, 802177c <_raise_r+0x32>
 8021768:	4628      	mov	r0, r5
 802176a:	f000 f831 	bl	80217d0 <_getpid_r>
 802176e:	4622      	mov	r2, r4
 8021770:	4601      	mov	r1, r0
 8021772:	4628      	mov	r0, r5
 8021774:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8021778:	f000 b818 	b.w	80217ac <_kill_r>
 802177c:	2b01      	cmp	r3, #1
 802177e:	d00a      	beq.n	8021796 <_raise_r+0x4c>
 8021780:	1c59      	adds	r1, r3, #1
 8021782:	d103      	bne.n	802178c <_raise_r+0x42>
 8021784:	2316      	movs	r3, #22
 8021786:	6003      	str	r3, [r0, #0]
 8021788:	2001      	movs	r0, #1
 802178a:	e7e7      	b.n	802175c <_raise_r+0x12>
 802178c:	2100      	movs	r1, #0
 802178e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8021792:	4620      	mov	r0, r4
 8021794:	4798      	blx	r3
 8021796:	2000      	movs	r0, #0
 8021798:	e7e0      	b.n	802175c <_raise_r+0x12>
	...

0802179c <raise>:
 802179c:	4b02      	ldr	r3, [pc, #8]	@ (80217a8 <raise+0xc>)
 802179e:	4601      	mov	r1, r0
 80217a0:	6818      	ldr	r0, [r3, #0]
 80217a2:	f7ff bfd2 	b.w	802174a <_raise_r>
 80217a6:	bf00      	nop
 80217a8:	2000003c 	.word	0x2000003c

080217ac <_kill_r>:
 80217ac:	b538      	push	{r3, r4, r5, lr}
 80217ae:	4d07      	ldr	r5, [pc, #28]	@ (80217cc <_kill_r+0x20>)
 80217b0:	2300      	movs	r3, #0
 80217b2:	4604      	mov	r4, r0
 80217b4:	4608      	mov	r0, r1
 80217b6:	4611      	mov	r1, r2
 80217b8:	602b      	str	r3, [r5, #0]
 80217ba:	f7e3 fa8d 	bl	8004cd8 <_kill>
 80217be:	1c43      	adds	r3, r0, #1
 80217c0:	d102      	bne.n	80217c8 <_kill_r+0x1c>
 80217c2:	682b      	ldr	r3, [r5, #0]
 80217c4:	b103      	cbz	r3, 80217c8 <_kill_r+0x1c>
 80217c6:	6023      	str	r3, [r4, #0]
 80217c8:	bd38      	pop	{r3, r4, r5, pc}
 80217ca:	bf00      	nop
 80217cc:	2001bee0 	.word	0x2001bee0

080217d0 <_getpid_r>:
 80217d0:	f7e3 ba7a 	b.w	8004cc8 <_getpid>

080217d4 <_init>:
 80217d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80217d6:	bf00      	nop
 80217d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80217da:	bc08      	pop	{r3}
 80217dc:	469e      	mov	lr, r3
 80217de:	4770      	bx	lr

080217e0 <_fini>:
 80217e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80217e2:	bf00      	nop
 80217e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80217e6:	bc08      	pop	{r3}
 80217e8:	469e      	mov	lr, r3
 80217ea:	4770      	bx	lr
