Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto c45cd522705046508566d3868993464d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB1_behav xil_defaultlib.TB1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port wrote_data [/home/gkmikros/Dropbox/CE435/lab4/lab4_verilog/lab4_verilong/lab4_verilong.srcs/sim_1/new/top_level_tb.v:125]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/gkmikros/Dropbox/CE435/lab4/lab4_verilog/lab4_verilong/lab4_verilong.srcs/sources_1/imports/lab4_verilog/top_level.v" Line 189. Module top_level doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/gkmikros/Dropbox/CE435/lab4/lab4_verilog/lab4_verilong/lab4_verilong.srcs/sources_1/imports/lab4_verilog/top_level.v" Line 189. Module top_level doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.TB1
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB1_behav
