# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AD9851_test.srcs/sources_1/new/AD9851_AM.vhd" \
"../../../../AD9851_test.srcs/sources_1/new/mycounter.vhd" \
"../../../../AD9851_test.srcs/sources_1/new/AD9851.vhd" \
"../../../../AD9851_test.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../../AD9851_test.ip_user_files/bd/design_1/ip/design_1_AD9851_AM_0_0/sim/design_1_AD9851_AM_0_0.vhd" \
"../../../../AD9851_test.ip_user_files/bd/design_1/ip/design_1_mycounter_0_0/sim/design_1_mycounter_0_0.vhd" \
"../../../../AD9851_test.ip_user_files/bd/design_1/ip/design_1_DivideBy2N_0_0/sim/design_1_DivideBy2N_0_0.vhd" \
"../../../../AD9851_test.ip_user_files/bd/design_1/ip/design_1_AD9851_0_0/sim/design_1_AD9851_0_0.vhd" \
"../../../../AD9851_test.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../AD9851_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
