<profile>

<section name = "Vitis HLS Report for 'loop_uhat_sparse'" level="0">
<item name = "Date">Fri Aug  2 15:04:20 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">sparsefpgaimp</item>
<item name = "Solution">loop_uhat_sparse_imp (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z007s-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.787 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271">loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1, 85247, 85247, 0.852 ms, 0.852 ms, 85247, 85247, no</column>
<column name="grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288">loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3, 17145, 17145, 0.171 ms, 0.171 ms, 17145, 17145, no</column>
<column name="grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320">loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6, 17052, 17052, 0.171 ms, 0.171 ms, 17052, 17052, no</column>
<column name="grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333">loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_pow_generic_double_s_fu_344">pow_generic_double_s, 87, 87, 0.870 us, 0.870 us, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_66_2">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_74_4">?, ?, ?, -, -, 17048, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 244, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">30, 99, 17375, 17063, -</column>
<column name="Memory">734, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 1193, -</column>
<column name="Register">-, -, 938, -, -</column>
<specialColumn name="Available">100, 66, 28800, 14400, 0</specialColumn>
<specialColumn name="Utilization (%)">764, 150, 63, 128, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_BUS_s_axi_U">CTRL_BUS_s_axi, 0, 0, 284, 488, 0</column>
<column name="dadddsub_64ns_64ns_64_7_full_dsp_1_U76">dadddsub_64ns_64ns_64_7_full_dsp_1, 0, 3, 630, 1141, 0</column>
<column name="dcmp_64ns_64ns_1_2_no_dsp_1_U78">dcmp_64ns_64ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="dmul_64ns_64ns_64_7_max_dsp_1_U77">dmul_64ns_64ns_64_7_max_dsp_1, 0, 11, 342, 586, 0</column>
<column name="grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271">loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1, 0, 0, 120, 159, 0</column>
<column name="grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288">loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3, 0, 0, 480, 110, 0</column>
<column name="grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333">loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, 0, 0, 526, 258, 0</column>
<column name="grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320">loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6, 0, 0, 172, 902, 0</column>
<column name="grp_pow_generic_double_s_fu_344">pow_generic_double_s, 30, 85, 14821, 13419, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="input_data_colIndex_U">input_data_colIndex_RAM_AUTO_1R1W, 30, 0, 0, 0, 17048, 15, 1, 255720</column>
<column name="input_data_rowStart_U">input_data_rowStart_RAM_AUTO_1R1W, 64, 0, 0, 0, 17048, 32, 1, 545536</column>
<column name="input_data_value_U">input_data_value_RAM_AUTO_1R1W, 128, 0, 0, 0, 17048, 64, 1, 1091072</column>
<column name="input_data_L_U">input_data_value_RAM_AUTO_1R1W, 128, 0, 0, 0, 17048, 64, 1, 1091072</column>
<column name="input_data_R_U">input_data_value_RAM_AUTO_1R1W, 128, 0, 0, 0, 17048, 64, 1, 1091072</column>
<column name="output_data_U">input_data_value_RAM_AUTO_1R1W, 128, 0, 0, 0, 17048, 64, 1, 1091072</column>
<column name="integral_U">input_data_value_RAM_AUTO_1R1W, 128, 0, 0, 0, 17048, 64, 1, 1091072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln78_fu_495_p2">+, 0, 0, 20, 15, 1</column>
<column name="and_ln66_1_fu_483_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln66_fu_478_p2">and, 0, 0, 2, 1, 1</column>
<column name="grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln66_1_fu_468_p2">icmp, 0, 0, 59, 52, 1</column>
<column name="icmp_ln66_2_fu_417_p2">icmp, 0, 0, 12, 11, 2</column>
<column name="icmp_ln66_3_fu_423_p2">icmp, 0, 0, 59, 52, 1</column>
<column name="icmp_ln66_fu_462_p2">icmp, 0, 0, 12, 11, 2</column>
<column name="icmp_ln74_fu_489_p2">icmp, 0, 0, 20, 15, 15</column>
<column name="icmp_ln77_fu_506_p2">icmp, 0, 0, 20, 15, 15</column>
<column name="or_ln66_1_fu_429_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln66_fu_474_p2">or, 0, 0, 2, 1, 1</column>
<column name="e_max_1_fu_522_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">715, 134, 1, 134</column>
<column name="error_1_fu_142">9, 2, 64, 128</column>
<column name="error_2_reg_259">9, 2, 64, 128</column>
<column name="grp_fu_374_ce">14, 3, 1, 3</column>
<column name="grp_fu_374_opcode">20, 4, 2, 8</column>
<column name="grp_fu_374_p0">25, 5, 64, 320</column>
<column name="grp_fu_374_p1">20, 4, 64, 256</column>
<column name="grp_fu_380_ce">14, 3, 1, 3</column>
<column name="grp_fu_380_p0">25, 5, 64, 320</column>
<column name="grp_fu_380_p1">25, 5, 64, 320</column>
<column name="grp_pow_generic_double_s_fu_344_ap_start">9, 2, 1, 2</column>
<column name="grp_pow_generic_double_s_fu_344_base_r">14, 3, 64, 192</column>
<column name="grp_pow_generic_double_s_fu_344_exp">14, 3, 64, 192</column>
<column name="i_3_reg_248">9, 2, 15, 30</column>
<column name="inStream_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="input_data_L_address0">14, 3, 15, 45</column>
<column name="input_data_L_ce0">14, 3, 1, 3</column>
<column name="input_data_L_we0">9, 2, 1, 2</column>
<column name="input_data_R_address0">14, 3, 15, 45</column>
<column name="input_data_R_ce0">14, 3, 1, 3</column>
<column name="input_data_R_we0">9, 2, 1, 2</column>
<column name="input_data_colIndex_address0">14, 3, 15, 45</column>
<column name="input_data_colIndex_ce0">14, 3, 1, 3</column>
<column name="input_data_colIndex_we0">9, 2, 1, 2</column>
<column name="input_data_rowStart_address0">14, 3, 15, 45</column>
<column name="input_data_rowStart_ce0">14, 3, 1, 3</column>
<column name="input_data_rowStart_we0">9, 2, 1, 2</column>
<column name="input_data_value_address0">14, 3, 15, 45</column>
<column name="input_data_value_ce0">14, 3, 1, 3</column>
<column name="input_data_value_we0">9, 2, 1, 2</column>
<column name="integral_address0">14, 3, 15, 45</column>
<column name="integral_ce0">14, 3, 1, 3</column>
<column name="integral_we0">9, 2, 1, 2</column>
<column name="output_data_address0">20, 4, 15, 60</column>
<column name="output_data_ce0">20, 4, 1, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ELEMENTS_read_reg_557">32, 0, 32, 0</column>
<column name="L_exp_read_reg_545">64, 0, 64, 0</column>
<column name="R_exp_read_reg_540">64, 0, 64, 0</column>
<column name="add_ln78_reg_592">15, 0, 15, 0</column>
<column name="ap_CS_fsm">133, 0, 133, 0</column>
<column name="e_max_1_reg_618">32, 0, 32, 0</column>
<column name="e_reg_623">32, 0, 32, 0</column>
<column name="error_1_fu_142">64, 0, 64, 0</column>
<column name="error_2_reg_259">64, 0, 64, 0</column>
<column name="grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pow_generic_double_s_fu_344_ap_start_reg">1, 0, 1, 0</column>
<column name="i_3_reg_248">15, 0, 15, 0</column>
<column name="icmp_ln66_1_reg_581">1, 0, 1, 0</column>
<column name="icmp_ln66_reg_576">1, 0, 1, 0</column>
<column name="icmp_ln77_reg_603">1, 0, 1, 0</column>
<column name="input_data_L_load_reg_638">64, 0, 64, 0</column>
<column name="or_ln66_1_reg_568">1, 0, 1, 0</column>
<column name="output_data_addr_reg_633">15, 0, 15, 0</column>
<column name="output_data_load_reg_648">64, 0, 64, 0</column>
<column name="reg_388">64, 0, 64, 0</column>
<column name="reg_394">64, 0, 64, 0</column>
<column name="tmp_7_reg_643">64, 0, 64, 0</column>
<column name="tol_read_reg_550">64, 0, 64, 0</column>
<column name="zext_ln74_reg_597">15, 0, 64, 49</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_BUS_AWVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWADDR">in, 6, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WDATA">in, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WSTRB">in, 4, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARADDR">in, 6, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RDATA">out, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, loop_uhat_sparse, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, loop_uhat_sparse, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, loop_uhat_sparse, return value</column>
<column name="inStream_TDATA">in, 64, axis, inStream_V_data_V, pointer</column>
<column name="inStream_TVALID">in, 1, axis, inStream_V_last_V, pointer</column>
<column name="inStream_TREADY">out, 1, axis, inStream_V_last_V, pointer</column>
<column name="inStream_TLAST">in, 1, axis, inStream_V_last_V, pointer</column>
<column name="inStream_TKEEP">in, 8, axis, inStream_V_keep_V, pointer</column>
<column name="inStream_TSTRB">in, 8, axis, inStream_V_strb_V, pointer</column>
<column name="outStream_TDATA">out, 64, axis, outStream_V_data_V, pointer</column>
<column name="outStream_TVALID">out, 1, axis, outStream_V_last_V, pointer</column>
<column name="outStream_TREADY">in, 1, axis, outStream_V_last_V, pointer</column>
<column name="outStream_TLAST">out, 1, axis, outStream_V_last_V, pointer</column>
<column name="outStream_TKEEP">out, 8, axis, outStream_V_keep_V, pointer</column>
<column name="outStream_TSTRB">out, 8, axis, outStream_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
