#-----------------------------------------------------------
# Vivado v2023.1.2 (64-bit)
# SW Build 3954437 on Wed Aug  9 23:07:21 MDT 2023
# IP Build 3954312 on Thu Aug 10 04:10:56 MDT 2023
# SharedData Build 3952698 on Tue Aug 08 21:36:00 MDT 2023
# Start of session at: Thu Jun 20 14:10:32 2024
# Process ID: 20400
# Current directory: C:/Users/rbocos/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10924
# Log file: C:/Users/rbocos/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/rbocos/AppData/Roaming/Xilinx/Vivado\vivado.jou
# Running On: bocos-ro, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 34065 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script 'C:/Users/rbocos/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
Set Board Part RepoPath: C:/Users/rbocos/Downloads/vivado-boards/new
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
source D:/Zybo-Z7-HW/scripts/checkout.tcl
# set idx [lsearch ${argv} "-r"]
# if {${idx} != -1} {
#     set repo_path [glob -nocomplain [file normalize [lindex ${argv} [expr {${idx}+1}]]]]
# } else {
#     # Default
#     set repo_path [file normalize [file dirname [info script]]/..]
# }
# set idx [lsearch ${argv} "-x"]
# if {${idx} != -1} {
#     set xpr_path [file normalize [lindex ${argv} [expr {${idx}+1}]]]
# } else {
#     # Default
#     set xpr_path [file join ${repo_path} proj [file tail $repo_path]].xpr]
# }
# set idx [lsearch ${argv} "-v"]
# if {${idx} != -1} {
#     set vivado_version [lindex ${argv} [expr {${idx}+1}]]
# } else {
#     # Default
#     set vivado_version [version -short]
# }
# set idx [lsearch ${argv} "-b"]
# if {${idx} != -1} {
#     set build_when_checked_out 1
# } else {
#     # Default
#     set build_when_checked_out 0
# }
# set idx [lsearch ${argv} "-no-block"]
# if {${idx} != -1} {
#     set wait_on_build 0
# } else {
#     # Default
#     set wait_on_build 1
# }
# set vivado_year [lindex [split $vivado_version "."] 0]
# set proj_name [file rootname [file tail $xpr_path]]
# puts "INFO: Creating new project \"$proj_name\" in [file dirname $xpr_path]"
INFO: Creating new project "Zybo-Z7-HW" in D:/Zybo-Z7-HW/proj
# create_project $proj_name [file dirname $xpr_path]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
# source $repo_path/project_info.tcl
## proc set_project_properties_post_create_project {proj_name} {
##     set project_obj [get_projects $proj_name]
##     set_property "part" "xc7z010clg400-1" $project_obj
##     set_property "board_part" "digilentinc.com:zybo-z7-10:part0:1.1" $project_obj
##     set_property "default_lib" "xil_defaultlib" $project_obj
##     set_property "simulator_language" "Mixed" $project_obj
##     set_property "target_language" "VHDL" $project_obj
## }
## proc set_project_properties_pre_add_repo {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
## proc set_project_properties_post_create_runs {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
# puts "INFO: Capturing board information from $repo_path/project_info.tcl"
INFO: Capturing board information from D:/Zybo-Z7-HW/project_info.tcl
# set_project_properties_post_create_project $proj_name
# set obj [get_projects $proj_name]
# set part_name [get_property "part" $obj]
# puts "INFO: Configuring project IP handling properties"
INFO: Configuring project IP handling properties
# set_property "corecontainer.enable" "0" $obj
# set_property "ip_cache_permissions" "read write" $obj
# set_property "ip_output_repo" "[file normalize "$repo_path/proj/cache"]" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#     puts "INFO: Creating sources_1 fileset"
#     create_fileset -srcset sources_1
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#     puts "INFO: Creating constrs_1 fileset"
#     create_fileset -constrset constrs_1
# }
# puts "INFO: capturing IP-related settings from $repo_path/project_info.tcl"
INFO: capturing IP-related settings from D:/Zybo-Z7-HW/project_info.tcl
# set_project_properties_pre_add_repo $proj_name
# puts "INFO: Setting IP repository paths"
INFO: Setting IP repository paths
# set obj [get_filesets sources_1]
# set_property "ip_repo_paths" "[file normalize $repo_path/repo]" $obj
# puts "INFO: Refreshing IP repositories"
INFO: Refreshing IP repositories
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Zybo-Z7-HW/repo'.
# puts "INFO: Adding HDL sources"
INFO: Adding HDL sources
# add_files -quiet -norecurse $repo_path/src/hdl
# puts "INFO: Adding XCI IP sources"
INFO: Adding XCI IP sources
# add_files -quiet [glob -nocomplain $repo_path/src/ip/*/*.xci]
# puts "INFO: Adding constraints"
INFO: Adding constraints
# add_files -quiet -norecurse -fileset constrs_1 $repo_path/src/constraints
# set ipi_tcl_files [glob -nocomplain "$repo_path/src/bd/*.tcl"]
# set ipi_bd_files [glob -nocomplain "$repo_path/src/bd/*/*.bd"]
# if {[llength $ipi_tcl_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one tcl script foudn in src/bd"
# } elseif {[llength $ipi_tcl_files] == 1} {
#     # Use TCL script to rebuild block design
#     puts "INFO: Rebuilding block design from script"
#     # Create local source directory for bd
#     if {[file exist "[file rootname $xpr_path].srcs"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1/bd"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1/bd"
#     }
#     # Force Non-Remote BD Flow
#     set origin_dir [pwd]
#     cd "[file rootname $xpr_path].srcs/sources_1"
#     set run_remote_bd_flow 0
#     if {[set result [catch { source [lindex $ipi_tcl_files 0] } resulttext]]} {
#         # remember global error state
#         set einfo $::errorInfo
#         set ecode $::errorCode
#         catch {cd $origin_dir}
#         return -code $result -errorcode $ecode -errorinfo $einfo $resulttext
#     }
#     cd $origin_dir
# } elseif {[llength $ipi_bd_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one bd file foudn in src/bd"
# } elseif {[llength $ipi_bd_files] == 1} {
#     # Add block design from .bd file and sources
#     puts "INFO: Rebuilding block design from BD fileset"
#     add_files -norecurse -quiet -fileset sources_1 [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     open_bd_design [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     set design_name [get_bd_designs]
#     set file "$repo_path/src/bd/$design_name/$design_name.bd"
#     set file [file normalize $file]
#     set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
#     if { ![get_property "is_locked" $file_obj] } {
#         set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
#     }
# }
INFO: Rebuilding block design from script
## _tcl::get_script_folder
## version -short
## get_projects -quiet
## current_bd_design -quiet
## get_bd_cells -quiet
INFO: [BD::TCL 103-2003] Currently there is no design <system> in project, so creating one...
Wrote  : <D:\Zybo-Z7-HW\proj\Zybo-Z7-HW.srcs\sources_1\bd\system\system.bd> 
INFO: [BD::TCL 103-2004] Making design <system> as current_bd_design.
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "system".
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
digilentinc.com:user:AXI_BayerToRGB:* digilentinc.com:user:AXI_GammaCorrection:* digilentinc.com:ip:MIPI_CSI_2_RX:* digilentinc.com:ip:MIPI_D_PHY_RX:* xilinx.com:ip:processing_system7:* digilentinc.com:ip:rgb2dvi:* xilinx.com:ip:proc_sys_reset:* xilinx.com:ip:xlconcat:* xilinx.com:ip:axi_vdma:* xilinx.com:ip:clk_wiz:* xilinx.com:ip:v_axi4s_vid_out:* xilinx.com:ip:v_tc:*  .
INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:  
DVIClocking  .
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Device 21-403] Loading part xc7z010clg400-1
Slave segment '/AXI_GammaCorrection_1/s_axil/reg0' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
Slave segment '/MIPI_CSI_2_RX_0/S_AXI_LITE/S_AXI_LITE_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C2_0000 [ 64K ]>.
Slave segment '/MIPI_D_PHY_RX_0/S_AXI_LITE/S_AXI_LITE_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C3_0000 [ 64K ]>.
Slave segment '/axi_vdma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4300_0000 [ 64K ]>.
Slave segment '/video_dynclk/s_axi_lite/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C4_0000 [ 64K ]>.
Slave segment '/vtg/ctrl/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x0000_0000 [ 1G ]>.
Slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x0000_0000 [ 1G ]>.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.2-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
Wrote  : <D:\Zybo-Z7-HW\proj\Zybo-Z7-HW.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [Coretcl 2-176] No IPs found
# foreach ip [get_ips -filter "IS_LOCKED==1"] {
#     upgrade_ip -vlnv [get_property UPGRADE_VERSIONS $ip] $ip
#     export_ip_user_files -of_objects $ip -no_script -sync -force -quiet
# }
# catch {
# 	# catch block prevents projects without a block design from erroring at this step
# 	set bd_name [get_bd_designs -of_objects [get_bd_cells /]]
# 	set bd_file [get_files $bd_name.bd]
# 	set wrapper_file [make_wrapper -files $bd_file -top -force]
# 	import_files -quiet -force -norecurse $wrapper_file
# 
# 	set obj [get_filesets sources_1]
# 	set_property "top" "${bd_name}_wrapper" $obj
# }
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/synth/system.vhd
VHDL Output written to : D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/hdl/system_wrapper.vhd
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     puts "INFO: Creating synth_1 run"
#     create_run -name synth_1 -part $part_name -flow {Vivado Synthesis $vivado_year} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#     set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#     set_property flow "Vivado Synthesis $vivado_year" [get_runs synth_1]
# }
# puts "INFO: Configuring synth_1 run"
INFO: Configuring synth_1 run
# set obj [get_runs synth_1]
# set_property "part" $part_name $obj
# puts "INFO: Setting current synthesis run"
INFO: Setting current synthesis run
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     puts "INFO: Creating impl_1 run"
#     create_run -name impl_1 -part $part_name -flow {Vivado Implementation $vivado_year} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#     set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#     set_property flow "Vivado Implementation $vivado_year" [get_runs impl_1]
# }
# puts "INFO: Configuring impl_1 run"
INFO: Configuring impl_1 run
# set obj [get_runs impl_1]
# set_property "part" $part_name $obj
# puts "INFO: Setting current implementation run"
INFO: Setting current implementation run
# current_run -implementation [get_runs impl_1]
# puts "INFO: capturing run settings from $repo_path/project_info.tcl"
INFO: capturing run settings from D:/Zybo-Z7-HW/project_info.tcl
# set_project_properties_post_create_runs $proj_name
# set post_build_script_path [file join ${repo_path} post_build.tcl]
# set post_build_script [glob -nocomplain ${post_build_script_path}]
# if {${build_when_checked_out}} {
#     launch_runs -to_step write_bitstream impl_1
#     # Wait until the project has been built if -no-block wasn't specified
#     if {${wait_on_build}} {
#         wait_on_run impl_1
#         puts "INFO: Build complete"
# 
#         # If it exists, run the post_build script. This can be used to export 
#         if {${post_build_script} ne ""} {
#             source ${post_build_script}
#         } else {
#             puts "INFO: No post_build script found"
#         }
#     } else {
#         if {${post_build_script} ne ""} {
#             puts "WARNING: Build launched but ${post_build_script} has not been run"
#             puts "         After the bitstream has been generated, run the command 'source ${post_build_script}'"
#         } else {
#             puts "INFO: No post_build script found"
#         }
#     }
# }
# puts "INFO: Project created: [file tail $proj_name]"
INFO: Project created: Zybo-Z7-HW
# puts "INFO: Exiting digilent_vivado_checkout"
INFO: Exiting digilent_vivado_checkout
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
close_project
source D:/Zybo-Z7-HW/scripts/checkout.tcl
# set idx [lsearch ${argv} "-r"]
# if {${idx} != -1} {
#     set repo_path [glob -nocomplain [file normalize [lindex ${argv} [expr {${idx}+1}]]]]
# } else {
#     # Default
#     set repo_path [file normalize [file dirname [info script]]/..]
# }
# set idx [lsearch ${argv} "-x"]
# if {${idx} != -1} {
#     set xpr_path [file normalize [lindex ${argv} [expr {${idx}+1}]]]
# } else {
#     # Default
#     set xpr_path [file join ${repo_path} proj [file tail $repo_path]].xpr]
# }
# set idx [lsearch ${argv} "-v"]
# if {${idx} != -1} {
#     set vivado_version [lindex ${argv} [expr {${idx}+1}]]
# } else {
#     # Default
#     set vivado_version [version -short]
# }
# set idx [lsearch ${argv} "-b"]
# if {${idx} != -1} {
#     set build_when_checked_out 1
# } else {
#     # Default
#     set build_when_checked_out 0
# }
# set idx [lsearch ${argv} "-no-block"]
# if {${idx} != -1} {
#     set wait_on_build 0
# } else {
#     # Default
#     set wait_on_build 1
# }
# set vivado_year [lindex [split $vivado_version "."] 0]
# set proj_name [file rootname [file tail $xpr_path]]
# puts "INFO: Creating new project \"$proj_name\" in [file dirname $xpr_path]"
INFO: Creating new project "Zybo-Z7-HW" in D:/Zybo-Z7-HW/proj
# create_project $proj_name [file dirname $xpr_path]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
# source $repo_path/project_info.tcl
## proc set_project_properties_post_create_project {proj_name} {
##     set project_obj [get_projects $proj_name]
##     set_property "part" "xc7z010clg400-1" $project_obj
##     set_property "board_part" "digilentinc.com:zybo-z7-10:part0:1.1" $project_obj
##     set_property "default_lib" "xil_defaultlib" $project_obj
##     set_property "simulator_language" "Mixed" $project_obj
##     set_property "target_language" "VHDL" $project_obj
## }
## proc set_project_properties_pre_add_repo {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
## proc set_project_properties_post_create_runs {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
# puts "INFO: Capturing board information from $repo_path/project_info.tcl"
INFO: Capturing board information from D:/Zybo-Z7-HW/project_info.tcl
# set_project_properties_post_create_project $proj_name
# set obj [get_projects $proj_name]
# set part_name [get_property "part" $obj]
# puts "INFO: Configuring project IP handling properties"
INFO: Configuring project IP handling properties
# set_property "corecontainer.enable" "0" $obj
# set_property "ip_cache_permissions" "read write" $obj
# set_property "ip_output_repo" "[file normalize "$repo_path/proj/cache"]" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#     puts "INFO: Creating sources_1 fileset"
#     create_fileset -srcset sources_1
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#     puts "INFO: Creating constrs_1 fileset"
#     create_fileset -constrset constrs_1
# }
# puts "INFO: capturing IP-related settings from $repo_path/project_info.tcl"
INFO: capturing IP-related settings from D:/Zybo-Z7-HW/project_info.tcl
# set_project_properties_pre_add_repo $proj_name
# puts "INFO: Setting IP repository paths"
INFO: Setting IP repository paths
# set obj [get_filesets sources_1]
# set_property "ip_repo_paths" "[file normalize $repo_path/repo]" $obj
# puts "INFO: Refreshing IP repositories"
INFO: Refreshing IP repositories
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Zybo-Z7-HW/repo'.
# puts "INFO: Adding HDL sources"
INFO: Adding HDL sources
# add_files -quiet -norecurse $repo_path/src/hdl
# puts "INFO: Adding XCI IP sources"
INFO: Adding XCI IP sources
# add_files -quiet [glob -nocomplain $repo_path/src/ip/*/*.xci]
# puts "INFO: Adding constraints"
INFO: Adding constraints
# add_files -quiet -norecurse -fileset constrs_1 $repo_path/src/constraints
# set ipi_tcl_files [glob -nocomplain "$repo_path/src/bd/*.tcl"]
# set ipi_bd_files [glob -nocomplain "$repo_path/src/bd/*/*.bd"]
# if {[llength $ipi_tcl_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one tcl script foudn in src/bd"
# } elseif {[llength $ipi_tcl_files] == 1} {
#     # Use TCL script to rebuild block design
#     puts "INFO: Rebuilding block design from script"
#     # Create local source directory for bd
#     if {[file exist "[file rootname $xpr_path].srcs"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1/bd"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1/bd"
#     }
#     # Force Non-Remote BD Flow
#     set origin_dir [pwd]
#     cd "[file rootname $xpr_path].srcs/sources_1"
#     set run_remote_bd_flow 0
#     if {[set result [catch { source [lindex $ipi_tcl_files 0] } resulttext]]} {
#         # remember global error state
#         set einfo $::errorInfo
#         set ecode $::errorCode
#         catch {cd $origin_dir}
#         return -code $result -errorcode $ecode -errorinfo $einfo $resulttext
#     }
#     cd $origin_dir
# } elseif {[llength $ipi_bd_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one bd file foudn in src/bd"
# } elseif {[llength $ipi_bd_files] == 1} {
#     # Add block design from .bd file and sources
#     puts "INFO: Rebuilding block design from BD fileset"
#     add_files -norecurse -quiet -fileset sources_1 [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     open_bd_design [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     set design_name [get_bd_designs]
#     set file "$repo_path/src/bd/$design_name/$design_name.bd"
#     set file [file normalize $file]
#     set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
#     if { ![get_property "is_locked" $file_obj] } {
#         set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
#     }
# }
INFO: Rebuilding block design from script
## _tcl::get_script_folder
## version -short
## get_projects -quiet
## current_bd_design -quiet
## get_bd_cells -quiet
INFO: [BD::TCL 103-2003] Currently there is no design <system> in project, so creating one...
Wrote  : <D:\Zybo-Z7-HW\proj\Zybo-Z7-HW.srcs\sources_1\bd\system\system.bd> 
INFO: [BD::TCL 103-2004] Making design <system> as current_bd_design.
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "system".
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
digilentinc.com:user:AXI_BayerToRGB:* digilentinc.com:user:AXI_GammaCorrection:* digilentinc.com:ip:MIPI_CSI_2_RX:* digilentinc.com:ip:MIPI_D_PHY_RX:* xilinx.com:ip:processing_system7:* digilentinc.com:ip:rgb2dvi:* xilinx.com:ip:proc_sys_reset:* xilinx.com:ip:xlconcat:* xilinx.com:ip:axi_vdma:* xilinx.com:ip:clk_wiz:* xilinx.com:ip:v_axi4s_vid_out:* xilinx.com:ip:v_tc:*  .
INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:  
DVIClocking  .
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/AXI_GammaCorrection_1/s_axil/reg0' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
Slave segment '/MIPI_CSI_2_RX_0/S_AXI_LITE/S_AXI_LITE_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C2_0000 [ 64K ]>.
Slave segment '/MIPI_D_PHY_RX_0/S_AXI_LITE/S_AXI_LITE_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C3_0000 [ 64K ]>.
Slave segment '/axi_vdma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4300_0000 [ 64K ]>.
Slave segment '/video_dynclk/s_axi_lite/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C4_0000 [ 64K ]>.
Slave segment '/vtg/ctrl/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x0000_0000 [ 1G ]>.
Slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x0000_0000 [ 1G ]>.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.2-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
Wrote  : <D:\Zybo-Z7-HW\proj\Zybo-Z7-HW.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [Coretcl 2-176] No IPs found
# foreach ip [get_ips -filter "IS_LOCKED==1"] {
#     upgrade_ip -vlnv [get_property UPGRADE_VERSIONS $ip] $ip
#     export_ip_user_files -of_objects $ip -no_script -sync -force -quiet
# }
# catch {
# 	# catch block prevents projects without a block design from erroring at this step
# 	set bd_name [get_bd_designs -of_objects [get_bd_cells /]]
# 	set bd_file [get_files $bd_name.bd]
# 	set wrapper_file [make_wrapper -files $bd_file -top -force]
# 	import_files -quiet -force -norecurse $wrapper_file
# 
# 	set obj [get_filesets sources_1]
# 	set_property "top" "${bd_name}_wrapper" $obj
# }
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/synth/system.vhd
VHDL Output written to : D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/hdl/system_wrapper.vhd
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     puts "INFO: Creating synth_1 run"
#     create_run -name synth_1 -part $part_name -flow {Vivado Synthesis $vivado_year} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#     set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#     set_property flow "Vivado Synthesis $vivado_year" [get_runs synth_1]
# }
# puts "INFO: Configuring synth_1 run"
INFO: Configuring synth_1 run
# set obj [get_runs synth_1]
# set_property "part" $part_name $obj
# puts "INFO: Setting current synthesis run"
INFO: Setting current synthesis run
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     puts "INFO: Creating impl_1 run"
#     create_run -name impl_1 -part $part_name -flow {Vivado Implementation $vivado_year} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#     set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#     set_property flow "Vivado Implementation $vivado_year" [get_runs impl_1]
# }
# puts "INFO: Configuring impl_1 run"
INFO: Configuring impl_1 run
# set obj [get_runs impl_1]
# set_property "part" $part_name $obj
# puts "INFO: Setting current implementation run"
INFO: Setting current implementation run
# current_run -implementation [get_runs impl_1]
# puts "INFO: capturing run settings from $repo_path/project_info.tcl"
INFO: capturing run settings from D:/Zybo-Z7-HW/project_info.tcl
# set_project_properties_post_create_runs $proj_name
# set post_build_script_path [file join ${repo_path} post_build.tcl]
# set post_build_script [glob -nocomplain ${post_build_script_path}]
# if {${build_when_checked_out}} {
#     launch_runs -to_step write_bitstream impl_1
#     # Wait until the project has been built if -no-block wasn't specified
#     if {${wait_on_build}} {
#         wait_on_run impl_1
#         puts "INFO: Build complete"
# 
#         # If it exists, run the post_build script. This can be used to export 
#         if {${post_build_script} ne ""} {
#             source ${post_build_script}
#         } else {
#             puts "INFO: No post_build script found"
#         }
#     } else {
#         if {${post_build_script} ne ""} {
#             puts "WARNING: Build launched but ${post_build_script} has not been run"
#             puts "         After the bitstream has been generated, run the command 'source ${post_build_script}'"
#         } else {
#             puts "INFO: No post_build script found"
#         }
#     }
# }
# puts "INFO: Project created: [file tail $proj_name]"
INFO: Project created: Zybo-Z7-HW
# puts "INFO: Exiting digilent_vivado_checkout"
INFO: Exiting digilent_vivado_checkout
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 9
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/synth/system.vhd
VHDL Output written to : D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_BayerToRGB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_GammaCorrection_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DVIClocking_1 .
CRITICAL WARNING: [IP_Flow 19-4965] IP cdc_fifo was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded cdc_fifo (FIFO Generator 13.2) from revision 4 to revision 8
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_rxclk was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_rxclk (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 13
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_rxclk_lane was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_rxclk_lane (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 13
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_vidclk was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_vidclk (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 13
CRITICAL WARNING: [IP_Flow 19-4965] IP line_buffer was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded line_buffer (AXI4-Stream Data FIFO 2.0) from revision 1 to revision 10
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_CSI_2_RX_0 .
INFO: [IP_Flow 19-3422] Upgraded ila_sfen_rxclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 13
INFO: [IP_Flow 19-3422] Upgraded ila_sfen_refclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 13
INFO: [IP_Flow 19-3422] Upgraded ila_scnn_refclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 13
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_D_PHY_RX_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_vid_clk_dyn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_dynclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vtg .
Exporting to file D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AXI_BayerToRGB_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AXI_GammaCorrection_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_DVIClocking_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_MIPI_CSI_2_RX_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_MIPI_D_PHY_RX_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_vdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rgb2dvi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_clk_wiz_0_50M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_vid_clk_dyn_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_video_dynclk_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_vtg_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AXI_BayerToRGB_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AXI_GammaCorrection_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_MIPI_D_PHY_RX_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_DVIClocking_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_MIPI_CSI_2_RX_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_clk_wiz_0_50M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_vid_clk_dyn_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_video_dynclk_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_vtg_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_vdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rgb2dvi_0_0
[Thu Jun 20 14:49:38 2024] Launched system_auto_pc_1_synth_1, system_auto_pc_0_synth_1, system_auto_pc_2_synth_1, system_v_axi4s_vid_out_0_0_synth_1, system_video_dynclk_0_synth_1, system_DVIClocking_1_0_synth_1, system_AXI_GammaCorrection_1_0_synth_1, system_AXI_BayerToRGB_0_0_synth_1, system_vtg_0_synth_1, system_rgb2dvi_0_0_synth_1, system_rst_vid_clk_dyn_0_synth_1, system_rst_clk_wiz_0_50M_0_synth_1, system_xbar_0_synth_1, system_axi_vdma_0_0_synth_1, system_clk_wiz_0_0_synth_1, system_processing_system7_0_0_synth_1, system_MIPI_CSI_2_RX_0_0_synth_1, system_MIPI_D_PHY_RX_0_0_synth_1, synth_1...
Run output will be captured here:
system_auto_pc_1_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_auto_pc_1_synth_1/runme.log
system_auto_pc_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_2_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_auto_pc_2_synth_1/runme.log
system_v_axi4s_vid_out_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_axi4s_vid_out_0_0_synth_1/runme.log
system_video_dynclk_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_video_dynclk_0_synth_1/runme.log
system_DVIClocking_1_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_DVIClocking_1_0_synth_1/runme.log
system_AXI_GammaCorrection_1_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_AXI_GammaCorrection_1_0_synth_1/runme.log
system_AXI_BayerToRGB_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_AXI_BayerToRGB_0_0_synth_1/runme.log
system_vtg_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_vtg_0_synth_1/runme.log
system_rgb2dvi_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_rgb2dvi_0_0_synth_1/runme.log
system_rst_vid_clk_dyn_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_rst_vid_clk_dyn_0_synth_1/runme.log
system_rst_clk_wiz_0_50M_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_rst_clk_wiz_0_50M_0_synth_1/runme.log
system_xbar_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_xbar_0_synth_1/runme.log
system_axi_vdma_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_axi_vdma_0_0_synth_1/runme.log
system_clk_wiz_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_clk_wiz_0_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_processing_system7_0_0_synth_1/runme.log
system_MIPI_CSI_2_RX_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_MIPI_CSI_2_RX_0_0_synth_1/runme.log
system_MIPI_D_PHY_RX_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_MIPI_D_PHY_RX_0_0_synth_1/runme.log
synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/synth_1/runme.log
[Thu Jun 20 14:49:38 2024] Launched impl_1...
Run output will be captured here: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2487.461 ; gain = 285.082
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.357 . Memory (MB): peak = 2553.938 ; gain = 27.355
INFO: [Netlist 29-17] Analyzing 1147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3262.805 ; gain = 6.293
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3262.805 ; gain = 6.293
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3262.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 14 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3410.473 ; gain = 889.418
open_report: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3579.066 ; gain = 168.594
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_project
i_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - video_dynclk
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - vtg
Successfully read diagram <system> from block design file <D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd>
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_rst_vid_clk_dyn_0 system_axi_vdma_0_0 system_axi_mem_intercon_0 system_axi_mem_intercon_1_0 system_clk_wiz_0_0 system_xlconcat_0_0 system_rst_clk_wiz_0_50M_0 system_video_dynclk_0 system_ps7_0_axi_periph_0 system_vtg_0 system_v_axi4s_vid_out_0_0}] -log ip_upgrade.log
Upgrading 'D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 29 to revision 32
INFO: [IP_Flow 19-3422] Upgraded system_axi_mem_intercon_1_0 (AXI Interconnect 2.1) from revision 29 to revision 32
INFO: [IP_Flow 19-3422] Upgraded system_axi_vdma_0_0 (AXI Video Direct Memory Access 6.3) from revision 16 to revision 19
INFO: [IP_Flow 19-3422] Upgraded system_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 12 to revision 14
INFO: [IP_Flow 19-3422] Upgraded system_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 29 to revision 32
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded system_rst_clk_wiz_0_50M_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded system_rst_vid_clk_dyn_0 (Processor System Reset 5.0) from revision 13 to revision 15
INFO: [IP_Flow 19-3422] Upgraded system_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 16 to revision 18
INFO: [IP_Flow 19-3422] Upgraded system_video_dynclk_0 (Clocking Wizard 6.0) from revision 12 to revision 14
INFO: [IP_Flow 19-3422] Upgraded system_vtg_0 (Video Timing Controller 6.2) from revision 6 to revision 8
INFO: [IP_Flow 19-3422] Upgraded system_xlconcat_0_0 (Concat 2.1) from revision 4 to revision 6
Wrote  : <D:\Zybo-Z7-HW\proj\Zybo-Z7-HW.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Zybo-Z7-HW/proj/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {system_rst_vid_clk_dyn_0 system_axi_vdma_0_0 system_axi_mem_intercon_0 system_axi_mem_intercon_1_0 system_clk_wiz_0_0 system_xlconcat_0_0 system_rst_clk_wiz_0_50M_0 system_video_dynclk_0 system_ps7_0_axi_periph_0 system_vtg_0 system_v_axi4s_vid_out_0_0}] -no_script -sync -force -quiet
update_module_reference [get_ips  system_DVIClocking_1_0]
Upgrading 'D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_DVIClocking_1_0 to use current project options
Wrote  : <D:\Zybo-Z7-HW\proj\Zybo-Z7-HW.srcs\sources_1\bd\system\system.bd> 
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.2-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
save_bd_design
Wrote  : <D:\Zybo-Z7-HW\proj\Zybo-Z7-HW.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : d:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/synth/system.vhd
VHDL Output written to : d:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : d:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_BayerToRGB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_GammaCorrection_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DVIClocking_1 .
CRITICAL WARNING: [IP_Flow 19-4965] IP cdc_fifo was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded cdc_fifo (FIFO Generator 13.2) from revision 4 to revision 10
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_rxclk was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_rxclk (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 15
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_rxclk_lane was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_rxclk_lane (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 15
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_vidclk was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_vidclk (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 15
CRITICAL WARNING: [IP_Flow 19-4965] IP line_buffer was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded line_buffer (AXI4-Stream Data FIFO 2.0) from revision 1 to revision 13
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_CSI_2_RX_0 .
INFO: [IP_Flow 19-3422] Upgraded ila_sfen_rxclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 15
INFO: [IP_Flow 19-3422] Upgraded ila_sfen_refclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 15
INFO: [IP_Flow 19-3422] Upgraded ila_scnn_refclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 15
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_D_PHY_RX_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_vid_clk_dyn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_dynclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vtg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File d:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AXI_BayerToRGB_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AXI_GammaCorrection_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_MIPI_CSI_2_RX_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_MIPI_D_PHY_RX_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_vdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rgb2dvi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_clk_wiz_0_50M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_vid_clk_dyn_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_video_dynclk_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_vtg_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AXI_BayerToRGB_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_MIPI_CSI_2_RX_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AXI_GammaCorrection_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_clk_wiz_0_50M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_vid_clk_dyn_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_video_dynclk_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_vtg_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_MIPI_D_PHY_RX_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_vdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rgb2dvi_0_0
[Thu Jun 20 14:14:13 2024] Launched system_AXI_GammaCorrection_1_0_synth_1, system_rgb2dvi_0_0_synth_1, system_AXI_BayerToRGB_0_0_synth_1, system_DVIClocking_1_0_synth_1, system_MIPI_CSI_2_RX_0_0_synth_1, system_MIPI_D_PHY_RX_0_0_synth_1, system_processing_system7_0_0_synth_1, system_rst_clk_wiz_0_50M_0_synth_1, system_rst_vid_clk_dyn_0_synth_1, system_video_dynclk_0_synth_1, system_vtg_0_synth_1, system_axi_vdma_0_0_synth_1, system_clk_wiz_0_0_synth_1, system_v_axi4s_vid_out_0_0_synth_1, system_auto_pc_2_synth_1, system_xbar_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
system_AXI_GammaCorrection_1_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_AXI_GammaCorrection_1_0_synth_1/runme.log
system_rgb2dvi_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_rgb2dvi_0_0_synth_1/runme.log
system_AXI_BayerToRGB_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_AXI_BayerToRGB_0_0_synth_1/runme.log
system_DVIClocking_1_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_DVIClocking_1_0_synth_1/runme.log
system_MIPI_CSI_2_RX_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_MIPI_CSI_2_RX_0_0_synth_1/runme.log
system_MIPI_D_PHY_RX_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_MIPI_D_PHY_RX_0_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_processing_system7_0_0_synth_1/runme.log
system_rst_clk_wiz_0_50M_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_rst_clk_wiz_0_50M_0_synth_1/runme.log
system_rst_vid_clk_dyn_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_rst_vid_clk_dyn_0_synth_1/runme.log
system_video_dynclk_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_video_dynclk_0_synth_1/runme.log
system_vtg_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_vtg_0_synth_1/runme.log
system_axi_vdma_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_axi_vdma_0_0_synth_1/runme.log
system_clk_wiz_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_clk_wiz_0_0_synth_1/runme.log
system_v_axi4s_vid_out_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_axi4s_vid_out_0_0_synth_1/runme.log
system_auto_pc_2_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_auto_pc_2_synth_1/runme.log
system_xbar_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_xbar_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_auto_pc_1_synth_1/runme.log
synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/synth_1/runme.log
[Thu Jun 20 14:14:14 2024] Launched impl_1...
Run output will be captured here: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2669.281 ; gain = 282.652
regenerate_bd_layout
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.333 . Memory (MB): peak = 2698.676 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2809.395 ; gain = 4.004
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3421.801 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3421.801 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.586 . Memory (MB): peak = 3424.891 ; gain = 3.090
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3424.891 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 3434.500 ; gain = 9.609
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.744 . Memory (MB): peak = 3434.500 ; gain = 12.699
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.744 . Memory (MB): peak = 3434.500 ; gain = 12.699
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3434.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 14 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3658.844 ; gain = 964.215
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_project
source D:/Zybo-Z7-HW/scripts/checkout.tcl
# set idx [lsearch ${argv} "-r"]
# if {${idx} != -1} {
#     set repo_path [glob -nocomplain [file normalize [lindex ${argv} [expr {${idx}+1}]]]]
# } else {
#     # Default
#     set repo_path [file normalize [file dirname [info script]]/..]
# }
# set idx [lsearch ${argv} "-x"]
# if {${idx} != -1} {
#     set xpr_path [file normalize [lindex ${argv} [expr {${idx}+1}]]]
# } else {
#     # Default
#     set xpr_path [file join ${repo_path} proj [file tail $repo_path]].xpr]
# }
# set idx [lsearch ${argv} "-v"]
# if {${idx} != -1} {
#     set vivado_version [lindex ${argv} [expr {${idx}+1}]]
# } else {
#     # Default
#     set vivado_version [version -short]
# }
# set idx [lsearch ${argv} "-b"]
# if {${idx} != -1} {
#     set build_when_checked_out 1
# } else {
#     # Default
#     set build_when_checked_out 0
# }
# set idx [lsearch ${argv} "-no-block"]
# if {${idx} != -1} {
#     set wait_on_build 0
# } else {
#     # Default
#     set wait_on_build 1
# }
# set vivado_year [lindex [split $vivado_version "."] 0]
# set proj_name [file rootname [file tail $xpr_path]]
# puts "INFO: Creating new project \"$proj_name\" in [file dirname $xpr_path]"
INFO: Creating new project "Zybo-Z7-HW" in D:/Zybo-Z7-HW/proj
# create_project $proj_name [file dirname $xpr_path]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
# source $repo_path/project_info.tcl
## proc set_project_properties_post_create_project {proj_name} {
##     set project_obj [get_projects $proj_name]
##     set_property "part" "xc7z010clg400-1" $project_obj
##     set_property "board_part" "digilentinc.com:zybo-z7-10:part0:1.1" $project_obj
##     set_property "default_lib" "xil_defaultlib" $project_obj
##     set_property "simulator_language" "Mixed" $project_obj
##     set_property "target_language" "VHDL" $project_obj
## }
## proc set_project_properties_pre_add_repo {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
## proc set_project_properties_post_create_runs {proj_name} {
##     set project_obj [get_projects $proj_name]
##     # default nothing
## }
# puts "INFO: Capturing board information from $repo_path/project_info.tcl"
INFO: Capturing board information from D:/Zybo-Z7-HW/project_info.tcl
# set_project_properties_post_create_project $proj_name
# set obj [get_projects $proj_name]
# set part_name [get_property "part" $obj]
# puts "INFO: Configuring project IP handling properties"
INFO: Configuring project IP handling properties
# set_property "corecontainer.enable" "0" $obj
# set_property "ip_cache_permissions" "read write" $obj
# set_property "ip_output_repo" "[file normalize "$repo_path/proj/cache"]" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#     puts "INFO: Creating sources_1 fileset"
#     create_fileset -srcset sources_1
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#     puts "INFO: Creating constrs_1 fileset"
#     create_fileset -constrset constrs_1
# }
# puts "INFO: capturing IP-related settings from $repo_path/project_info.tcl"
INFO: capturing IP-related settings from D:/Zybo-Z7-HW/project_info.tcl
# set_project_properties_pre_add_repo $proj_name
# puts "INFO: Setting IP repository paths"
INFO: Setting IP repository paths
# set obj [get_filesets sources_1]
# set_property "ip_repo_paths" "[file normalize $repo_path/repo]" $obj
# puts "INFO: Refreshing IP repositories"
INFO: Refreshing IP repositories
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Zybo-Z7-HW/repo'.
# puts "INFO: Adding HDL sources"
INFO: Adding HDL sources
# add_files -quiet -norecurse $repo_path/src/hdl
# puts "INFO: Adding XCI IP sources"
INFO: Adding XCI IP sources
# add_files -quiet [glob -nocomplain $repo_path/src/ip/*/*.xci]
# puts "INFO: Adding constraints"
INFO: Adding constraints
# add_files -quiet -norecurse -fileset constrs_1 $repo_path/src/constraints
# set ipi_tcl_files [glob -nocomplain "$repo_path/src/bd/*.tcl"]
# set ipi_bd_files [glob -nocomplain "$repo_path/src/bd/*/*.bd"]
# if {[llength $ipi_tcl_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one tcl script foudn in src/bd"
# } elseif {[llength $ipi_tcl_files] == 1} {
#     # Use TCL script to rebuild block design
#     puts "INFO: Rebuilding block design from script"
#     # Create local source directory for bd
#     if {[file exist "[file rootname $xpr_path].srcs"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1"
#     }
#     if {[file exist "[file rootname $xpr_path].srcs/sources_1/bd"] == 0} {
#         file mkdir "[file rootname $xpr_path].srcs/sources_1/bd"
#     }
#     # Force Non-Remote BD Flow
#     set origin_dir [pwd]
#     cd "[file rootname $xpr_path].srcs/sources_1"
#     set run_remote_bd_flow 0
#     if {[set result [catch { source [lindex $ipi_tcl_files 0] } resulttext]]} {
#         # remember global error state
#         set einfo $::errorInfo
#         set ecode $::errorCode
#         catch {cd $origin_dir}
#         return -code $result -errorcode $ecode -errorinfo $einfo $resulttext
#     }
#     cd $origin_dir
# } elseif {[llength $ipi_bd_files] > 1} {
#     # TODO: quit and log the error
#     puts "ERROR: This script cannot handle projects containing more than one block design! More than one bd file foudn in src/bd"
# } elseif {[llength $ipi_bd_files] == 1} {
#     # Add block design from .bd file and sources
#     puts "INFO: Rebuilding block design from BD fileset"
#     add_files -norecurse -quiet -fileset sources_1 [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     open_bd_design [glob -nocomplain $repo_path/src/bd/*/*.bd]
#     set design_name [get_bd_designs]
#     set file "$repo_path/src/bd/$design_name/$design_name.bd"
#     set file [file normalize $file]
#     set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
#     if { ![get_property "is_locked" $file_obj] } {
#         set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
#     }
# }
INFO: Rebuilding block design from script
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2024.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    common::send_gid_msg -ssname BD::TCL -id 2040 -severity "WARNING" "This script was generated using Vivado <$scripts_vivado_version> without IP versions in the create_bd_cell commands, but is now being run in <$current_vivado_version> of Vivado. There may have been major IP version changes between Vivado <$scripts_vivado_version> and <$current_vivado_version>, which could impact the parameter settings of the IPs."
## 
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xc7z010clg400-1
##    set_property BOARD_PART digilentinc.com:zybo-z7-10:part0:1.1 [current_project]
## }
## variable design_name
## set design_name system
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD::TCL 103-2003] Currently there is no design <system> in project, so creating one...
Wrote  : <D:\Zybo-Z7-HW\proj\Zybo-Z7-HW.srcs\sources_1\bd\system\system.bd> 
INFO: [BD::TCL 103-2004] Making design <system> as current_bd_design.
## common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "system".
## if { $nRet != 0 } {
##    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## digilentinc.com:user:AXI_BayerToRGB:*\
## digilentinc.com:user:AXI_GammaCorrection:*\
## digilentinc.com:ip:MIPI_CSI_2_RX:*\
## digilentinc.com:ip:MIPI_D_PHY_RX:*\
## xilinx.com:ip:processing_system7:*\
## digilentinc.com:ip:rgb2dvi:*\
## xilinx.com:ip:proc_sys_reset:*\
## xilinx.com:ip:xlconcat:*\
## xilinx.com:ip:axi_vdma:*\
## xilinx.com:ip:clk_wiz:*\
## xilinx.com:ip:v_axi4s_vid_out:*\
## xilinx.com:ip:v_tc:*\
## "
## 
##    set list_ips_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
digilentinc.com:user:AXI_BayerToRGB:* digilentinc.com:user:AXI_GammaCorrection:* digilentinc.com:ip:MIPI_CSI_2_RX:* digilentinc.com:ip:MIPI_D_PHY_RX:* xilinx.com:ip:processing_system7:* digilentinc.com:ip:rgb2dvi:* xilinx.com:ip:proc_sys_reset:* xilinx.com:ip:xlconcat:* xilinx.com:ip:axi_vdma:* xilinx.com:ip:clk_wiz:* xilinx.com:ip:v_axi4s_vid_out:* xilinx.com:ip:v_tc:*  .
## set bCheckModules 1
## if { $bCheckModules == 1 } {
##    set list_check_mods "\ 
## DVIClocking\
## "
## 
##    set list_mods_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."
## 
##    foreach mod_vlnv $list_check_mods {
##       if { [can_resolve_reference $mod_vlnv] == 0 } {
##          lappend list_mods_missing $mod_vlnv
##       }
##    }
## 
##    if { $list_mods_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
##       common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
##       set bCheckIPsPassed 0
##    }
## }
INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:  
DVIClocking  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
## 
##   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
## 
##   set cam_gpio [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 cam_gpio ]
## 
##   set cam_iic [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 cam_iic ]
## 
##   set dphy_hs_clock [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 dphy_hs_clock ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {336000000} \
##    ] $dphy_hs_clock
## 
##   set hdmi_tx [ create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:tmds_rtl:1.0 hdmi_tx ]
## 
## 
##   # Create ports
##   set dphy_clk_lp_n [ create_bd_port -dir I dphy_clk_lp_n ]
##   set dphy_clk_lp_p [ create_bd_port -dir I dphy_clk_lp_p ]
##   set dphy_data_hs_n [ create_bd_port -dir I -from 1 -to 0 dphy_data_hs_n ]
##   set dphy_data_hs_p [ create_bd_port -dir I -from 1 -to 0 dphy_data_hs_p ]
##   set dphy_data_lp_n [ create_bd_port -dir I -from 1 -to 0 dphy_data_lp_n ]
##   set dphy_data_lp_p [ create_bd_port -dir I -from 1 -to 0 dphy_data_lp_p ]
## 
##   # Create instance: AXI_BayerToRGB_0, and set properties
##   set AXI_BayerToRGB_0 [ create_bd_cell -type ip -vlnv digilentinc.com:user:AXI_BayerToRGB AXI_BayerToRGB_0 ]
## 
##   # Create instance: AXI_GammaCorrection_1, and set properties
##   set AXI_GammaCorrection_1 [ create_bd_cell -type ip -vlnv digilentinc.com:user:AXI_GammaCorrection AXI_GammaCorrection_1 ]
## 
##   # Create instance: DVIClocking_1, and set properties
##   set block_name DVIClocking
##   set block_cell_name DVIClocking_1
##   if { [catch {set DVIClocking_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
##      return 1
##    } elseif { $DVIClocking_1 eq "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
##      return 1
##    }
##   
##   # Create instance: MIPI_CSI_2_RX_0, and set properties
##   set MIPI_CSI_2_RX_0 [ create_bd_cell -type ip -vlnv digilentinc.com:ip:MIPI_CSI_2_RX MIPI_CSI_2_RX_0 ]
##   set_property -dict [list \
##     CONFIG.kDebug {false} \
##     CONFIG.kGenerateAXIL {true} \
##   ] $MIPI_CSI_2_RX_0
## 
## 
##   # Create instance: MIPI_D_PHY_RX_0, and set properties
##   set MIPI_D_PHY_RX_0 [ create_bd_cell -type ip -vlnv digilentinc.com:ip:MIPI_D_PHY_RX MIPI_D_PHY_RX_0 ]
##   set_property -dict [list \
##     CONFIG.kDebug {false} \
##     CONFIG.kGenerateAXIL {true} \
##     CONFIG.kLPFromLane0 {false} \
##     CONFIG.kNoOfDataLanes {2} \
##   ] $MIPI_D_PHY_RX_0
## 
## 
##   # Create instance: processing_system7_0, and set properties
##   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7 processing_system7_0 ]
##   set_property -dict [list \
##     CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
##     CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
##     CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
##     CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
##     CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
##     CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
##     CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {100.000000} \
##     CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
##     CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
##     CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
##     CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_CLK0_FREQ {100000000} \
##     CONFIG.PCW_CLK1_FREQ {10000000} \
##     CONFIG.PCW_CLK2_FREQ {10000000} \
##     CONFIG.PCW_CLK3_FREQ {10000000} \
##     CONFIG.PCW_DDR_RAM_HIGHADDR {0x3FFFFFFF} \
##     CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
##     CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
##     CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
##     CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
##     CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
##     CONFIG.PCW_ENET0_RESET_ENABLE {0} \
##     CONFIG.PCW_ENET_RESET_ENABLE {1} \
##     CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
##     CONFIG.PCW_EN_CLK1_PORT {0} \
##     CONFIG.PCW_EN_CLK2_PORT {0} \
##     CONFIG.PCW_EN_EMIO_CD_SDIO0 {1} \
##     CONFIG.PCW_EN_EMIO_ENET0 {0} \
##     CONFIG.PCW_EN_EMIO_GPIO {1} \
##     CONFIG.PCW_EN_EMIO_I2C0 {1} \
##     CONFIG.PCW_EN_ENET0 {1} \
##     CONFIG.PCW_EN_GPIO {1} \
##     CONFIG.PCW_EN_I2C0 {1} \
##     CONFIG.PCW_EN_QSPI {1} \
##     CONFIG.PCW_EN_SDIO0 {1} \
##     CONFIG.PCW_EN_UART1 {1} \
##     CONFIG.PCW_EN_USB0 {1} \
##     CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
##     CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200} \
##     CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {200} \
##     CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
##     CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} \
##     CONFIG.PCW_GPIO_EMIO_GPIO_IO {1} \
##     CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {1} \
##     CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
##     CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
##     CONFIG.PCW_I2C0_I2C0_IO {EMIO} \
##     CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_I2C0_RESET_ENABLE {0} \
##     CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {111.111115} \
##     CONFIG.PCW_I2C_RESET_ENABLE {1} \
##     CONFIG.PCW_I2C_RESET_SELECT {Share reset pin} \
##     CONFIG.PCW_IRQ_F2P_INTR {1} \
##     CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_0_PULLUP {enabled} \
##     CONFIG.PCW_MIO_0_SLEW {slow} \
##     CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_10_PULLUP {enabled} \
##     CONFIG.PCW_MIO_10_SLEW {slow} \
##     CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_11_PULLUP {enabled} \
##     CONFIG.PCW_MIO_11_SLEW {slow} \
##     CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_12_PULLUP {enabled} \
##     CONFIG.PCW_MIO_12_SLEW {slow} \
##     CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_13_PULLUP {enabled} \
##     CONFIG.PCW_MIO_13_SLEW {slow} \
##     CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_14_PULLUP {enabled} \
##     CONFIG.PCW_MIO_14_SLEW {slow} \
##     CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_15_PULLUP {enabled} \
##     CONFIG.PCW_MIO_15_SLEW {slow} \
##     CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_16_PULLUP {enabled} \
##     CONFIG.PCW_MIO_16_SLEW {slow} \
##     CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_17_PULLUP {enabled} \
##     CONFIG.PCW_MIO_17_SLEW {slow} \
##     CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_18_PULLUP {enabled} \
##     CONFIG.PCW_MIO_18_SLEW {slow} \
##     CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_19_PULLUP {enabled} \
##     CONFIG.PCW_MIO_19_SLEW {slow} \
##     CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_1_PULLUP {enabled} \
##     CONFIG.PCW_MIO_1_SLEW {slow} \
##     CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_20_PULLUP {enabled} \
##     CONFIG.PCW_MIO_20_SLEW {slow} \
##     CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_21_PULLUP {enabled} \
##     CONFIG.PCW_MIO_21_SLEW {slow} \
##     CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_22_PULLUP {enabled} \
##     CONFIG.PCW_MIO_22_SLEW {slow} \
##     CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_23_PULLUP {enabled} \
##     CONFIG.PCW_MIO_23_SLEW {slow} \
##     CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_24_PULLUP {enabled} \
##     CONFIG.PCW_MIO_24_SLEW {slow} \
##     CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_25_PULLUP {enabled} \
##     CONFIG.PCW_MIO_25_SLEW {slow} \
##     CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_26_PULLUP {enabled} \
##     CONFIG.PCW_MIO_26_SLEW {slow} \
##     CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_27_PULLUP {enabled} \
##     CONFIG.PCW_MIO_27_SLEW {slow} \
##     CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_28_PULLUP {enabled} \
##     CONFIG.PCW_MIO_28_SLEW {slow} \
##     CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_29_PULLUP {enabled} \
##     CONFIG.PCW_MIO_29_SLEW {slow} \
##     CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_2_SLEW {slow} \
##     CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_30_PULLUP {enabled} \
##     CONFIG.PCW_MIO_30_SLEW {slow} \
##     CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_31_PULLUP {enabled} \
##     CONFIG.PCW_MIO_31_SLEW {slow} \
##     CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_32_PULLUP {enabled} \
##     CONFIG.PCW_MIO_32_SLEW {slow} \
##     CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_33_PULLUP {enabled} \
##     CONFIG.PCW_MIO_33_SLEW {slow} \
##     CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_34_PULLUP {enabled} \
##     CONFIG.PCW_MIO_34_SLEW {slow} \
##     CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_35_PULLUP {enabled} \
##     CONFIG.PCW_MIO_35_SLEW {slow} \
##     CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_36_PULLUP {enabled} \
##     CONFIG.PCW_MIO_36_SLEW {slow} \
##     CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_37_PULLUP {enabled} \
##     CONFIG.PCW_MIO_37_SLEW {slow} \
##     CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_38_PULLUP {enabled} \
##     CONFIG.PCW_MIO_38_SLEW {slow} \
##     CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_39_PULLUP {enabled} \
##     CONFIG.PCW_MIO_39_SLEW {slow} \
##     CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_3_SLEW {slow} \
##     CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_40_PULLUP {enabled} \
##     CONFIG.PCW_MIO_40_SLEW {slow} \
##     CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_41_PULLUP {enabled} \
##     CONFIG.PCW_MIO_41_SLEW {slow} \
##     CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_42_PULLUP {enabled} \
##     CONFIG.PCW_MIO_42_SLEW {slow} \
##     CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_43_PULLUP {enabled} \
##     CONFIG.PCW_MIO_43_SLEW {slow} \
##     CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_44_PULLUP {enabled} \
##     CONFIG.PCW_MIO_44_SLEW {slow} \
##     CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_45_PULLUP {enabled} \
##     CONFIG.PCW_MIO_45_SLEW {slow} \
##     CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_46_PULLUP {enabled} \
##     CONFIG.PCW_MIO_46_SLEW {slow} \
##     CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_47_PULLUP {enabled} \
##     CONFIG.PCW_MIO_47_SLEW {slow} \
##     CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_48_PULLUP {enabled} \
##     CONFIG.PCW_MIO_48_SLEW {slow} \
##     CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_49_PULLUP {enabled} \
##     CONFIG.PCW_MIO_49_SLEW {slow} \
##     CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_4_SLEW {slow} \
##     CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_50_PULLUP {enabled} \
##     CONFIG.PCW_MIO_50_SLEW {slow} \
##     CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_51_PULLUP {enabled} \
##     CONFIG.PCW_MIO_51_SLEW {slow} \
##     CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_52_PULLUP {enabled} \
##     CONFIG.PCW_MIO_52_SLEW {slow} \
##     CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
##     CONFIG.PCW_MIO_53_PULLUP {enabled} \
##     CONFIG.PCW_MIO_53_SLEW {slow} \
##     CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_5_SLEW {slow} \
##     CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_6_SLEW {slow} \
##     CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_7_SLEW {slow} \
##     CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_8_SLEW {slow} \
##     CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
##     CONFIG.PCW_MIO_9_PULLUP {enabled} \
##     CONFIG.PCW_MIO_9_SLEW {slow} \
##     CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet\
## 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#UART 1#UART 1#GPIO#GPIO#Enet\
## 0#Enet 0} \
##     CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#gpio[47]#tx#rx#gpio[50]#gpio[51]#mdc#mdio}\
## \
##     CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
##     CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
##     CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
##     CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
##     CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
##     CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
##     CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
##     CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
##     CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
##     CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
##     CONFIG.PCW_SD0_GRP_CD_IO {EMIO} \
##     CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
##     CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
##     CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
##     CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {100} \
##     CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
##     CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
##     CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
##     CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} \
##     CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
##     CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
##     CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
##     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.176} \
##     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.159} \
##     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.162} \
##     CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.187} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {-0.073} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {-0.034} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.03} \
##     CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.082} \
##     CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K256M16 RE-125} \
##     CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
##     CONFIG.PCW_USB0_RESET_ENABLE {1} \
##     CONFIG.PCW_USB0_RESET_IO {MIO 46} \
##     CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
##     CONFIG.PCW_USB_RESET_ENABLE {1} \
##     CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
##     CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
##     CONFIG.PCW_USE_S_AXI_HP0 {1} \
##     CONFIG.PCW_USE_S_AXI_HP2 {1} \
##   ] $processing_system7_0
## 
## 
##   # Create instance: rgb2dvi_0, and set properties
##   set rgb2dvi_0 [ create_bd_cell -type ip -vlnv digilentinc.com:ip:rgb2dvi rgb2dvi_0 ]
##   set_property -dict [list \
##     CONFIG.kGenerateSerialClk {false} \
##     CONFIG.kRstActiveHigh {false} \
##   ] $rgb2dvi_0
## 
## 
##   # Create instance: rst_clk_wiz_0_50M, and set properties
##   set rst_clk_wiz_0_50M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset rst_clk_wiz_0_50M ]
## 
##   # Create instance: rst_vid_clk_dyn, and set properties
##   set rst_vid_clk_dyn [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset rst_vid_clk_dyn ]
## 
##   # Create instance: xlconcat_0, and set properties
##   set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat xlconcat_0 ]
##   set_property CONFIG.NUM_PORTS {3} $xlconcat_0
## 
## 
##   # Create instance: axi_mem_intercon, and set properties
##   set axi_mem_intercon [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect axi_mem_intercon ]
##   set_property -dict [list \
##     CONFIG.NUM_MI {1} \
##     CONFIG.SYNCHRONIZATION_STAGES {2} \
##   ] $axi_mem_intercon
## 
## 
##   # Create instance: axi_mem_intercon_1, and set properties
##   set axi_mem_intercon_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect axi_mem_intercon_1 ]
##   set_property -dict [list \
##     CONFIG.NUM_MI {1} \
##     CONFIG.SYNCHRONIZATION_STAGES {2} \
##   ] $axi_mem_intercon_1
## 
## 
##   # Create instance: axi_vdma_0, and set properties
##   set axi_vdma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma axi_vdma_0 ]
##   set_property -dict [list \
##     CONFIG.c_include_mm2s_dre {0} \
##     CONFIG.c_include_s2mm {1} \
##     CONFIG.c_m_axi_s2mm_data_width {64} \
##     CONFIG.c_m_axis_mm2s_tdata_width {24} \
##     CONFIG.c_mm2s_linebuffer_depth {1024} \
##     CONFIG.c_s2mm_genlock_mode {2} \
##     CONFIG.c_s2mm_linebuffer_depth {1024} \
##   ] $axi_vdma_0
## 
## 
##   # Create instance: clk_wiz_0, and set properties
##   set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz clk_wiz_0 ]
##   set_property -dict [list \
##     CONFIG.CLKOUT1_DRIVES {BUFG} \
##     CONFIG.CLKOUT1_JITTER {174.353} \
##     CONFIG.CLKOUT1_PHASE_ERROR {132.063} \
##     CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
##     CONFIG.CLKOUT2_DRIVES {BUFG} \
##     CONFIG.CLKOUT2_JITTER {139.594} \
##     CONFIG.CLKOUT2_PHASE_ERROR {132.063} \
##     CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {150} \
##     CONFIG.CLKOUT2_USED {true} \
##     CONFIG.CLKOUT3_DRIVES {BUFG} \
##     CONFIG.CLKOUT3_JITTER {132.221} \
##     CONFIG.CLKOUT3_PHASE_ERROR {132.063} \
##     CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {200} \
##     CONFIG.CLKOUT3_USED {true} \
##     CONFIG.CLKOUT4_DRIVES {BUFG} \
##     CONFIG.CLKOUT5_DRIVES {BUFG} \
##     CONFIG.CLKOUT6_DRIVES {BUFG} \
##     CONFIG.CLKOUT7_DRIVES {BUFG} \
##     CONFIG.CLK_OUT2_PORT {clk_out2} \
##     CONFIG.CLK_OUT3_PORT {clk_out3} \
##     CONFIG.MMCM_CLKFBOUT_MULT_F {6.000} \
##     CONFIG.MMCM_CLKIN1_PERIOD {10.0} \
##     CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
##     CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.000} \
##     CONFIG.MMCM_CLKOUT1_DIVIDE {4} \
##     CONFIG.MMCM_CLKOUT2_DIVIDE {3} \
##     CONFIG.MMCM_DIVCLK_DIVIDE {1} \
##     CONFIG.NUM_OUT_CLKS {3} \
##     CONFIG.PRIM_SOURCE {Global_buffer} \
##     CONFIG.RESET_PORT {reset} \
##     CONFIG.RESET_TYPE {ACTIVE_HIGH} \
##     CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
##     CONFIG.USE_PHASE_ALIGNMENT {true} \
##     CONFIG.USE_RESET {false} \
##   ] $clk_wiz_0
## 
## 
##   # Create instance: ps7_0_axi_periph, and set properties
##   set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect ps7_0_axi_periph ]
##   set_property -dict [list \
##     CONFIG.NUM_MI {6} \
##     CONFIG.SYNCHRONIZATION_STAGES {2} \
##   ] $ps7_0_axi_periph
## 
## 
##   # Create instance: v_axi4s_vid_out_0, and set properties
##   set v_axi4s_vid_out_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out v_axi4s_vid_out_0 ]
##   set_property -dict [list \
##     CONFIG.C_HAS_ASYNC_CLK {1} \
##     CONFIG.C_VTG_MASTER_SLAVE {1} \
##   ] $v_axi4s_vid_out_0
## 
## 
##   # Create instance: video_dynclk, and set properties
##   set video_dynclk [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz video_dynclk ]
##   set_property -dict [list \
##     CONFIG.CLKOUT1_DRIVES {No_buffer} \
##     CONFIG.CLKOUT1_JITTER {232.529} \
##     CONFIG.CLKOUT1_PHASE_ERROR {322.999} \
##     CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {742.5} \
##     CONFIG.CLKOUT2_DRIVES {BUFG} \
##     CONFIG.CLKOUT3_DRIVES {BUFG} \
##     CONFIG.CLKOUT4_DRIVES {BUFG} \
##     CONFIG.CLKOUT5_DRIVES {BUFG} \
##     CONFIG.CLKOUT6_DRIVES {BUFG} \
##     CONFIG.CLKOUT7_DRIVES {BUFG} \
##     CONFIG.CLK_OUT1_PORT {pxl_clk_5x} \
##     CONFIG.FEEDBACK_SOURCE {FDBK_ONCHIP} \
##     CONFIG.MMCM_CLKFBOUT_MULT_F {37.125} \
##     CONFIG.MMCM_CLKIN1_PERIOD {10.000} \
##     CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
##     CONFIG.MMCM_CLKOUT0_DIVIDE_F {1.000} \
##     CONFIG.MMCM_DIVCLK_DIVIDE {5} \
##     CONFIG.PRIM_SOURCE {No_buffer} \
##     CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
##     CONFIG.USE_DYN_RECONFIG {true} \
##     CONFIG.USE_FREQ_SYNTH {true} \
##     CONFIG.USE_PHASE_ALIGNMENT {false} \
##   ] $video_dynclk
## 
## 
##   # Create instance: vtg, and set properties
##   set vtg [ create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc vtg ]
##   set_property -dict [list \
##     CONFIG.VIDEO_MODE {720p} \
##     CONFIG.enable_detection {false} \
##   ] $vtg
## 
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net AXI_BayerToRGB_0_AXI_Stream_Master [get_bd_intf_pins AXI_BayerToRGB_0/AXI_Stream_Master] [get_bd_intf_pins AXI_GammaCorrection_1/s_axis_video]
##   connect_bd_intf_net -intf_net AXI_GammaCorrection_1_m_axis_video [get_bd_intf_pins AXI_GammaCorrection_1/m_axis_video] [get_bd_intf_pins axi_vdma_0/S_AXIS_S2MM]
##   connect_bd_intf_net -intf_net MIPI_CSI_2_RX_0_m_axis_video [get_bd_intf_pins AXI_BayerToRGB_0/AXI_Slave_Interface] [get_bd_intf_pins MIPI_CSI_2_RX_0/m_axis_video]
##   connect_bd_intf_net -intf_net MIPI_D_PHY_RX_0_D_PHY_PPI [get_bd_intf_pins MIPI_CSI_2_RX_0/rx_mipi_ppi] [get_bd_intf_pins MIPI_D_PHY_RX_0/D_PHY_PPI]
##   connect_bd_intf_net -intf_net axi_mem_intercon_1_M00_AXI [get_bd_intf_pins axi_mem_intercon_1/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
##   connect_bd_intf_net -intf_net axi_mem_intercon_M00_AXI [get_bd_intf_pins axi_mem_intercon/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
##   connect_bd_intf_net -intf_net axi_vdma_0_M_AXIS_MM2S [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
##   connect_bd_intf_net -intf_net axi_vdma_0_M_AXI_MM2S [get_bd_intf_pins axi_mem_intercon/S00_AXI] [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S]
##   connect_bd_intf_net -intf_net axi_vdma_0_M_AXI_S2MM [get_bd_intf_pins axi_mem_intercon_1/S00_AXI] [get_bd_intf_pins axi_vdma_0/M_AXI_S2MM]
##   connect_bd_intf_net -intf_net dphy_hs_clock_1 [get_bd_intf_ports dphy_hs_clock] [get_bd_intf_pins MIPI_D_PHY_RX_0/dphy_hs_clock]
##   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
##   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
##   connect_bd_intf_net -intf_net processing_system7_0_GPIO_0 [get_bd_intf_ports cam_gpio] [get_bd_intf_pins processing_system7_0/GPIO_0]
##   connect_bd_intf_net -intf_net processing_system7_0_IIC_0 [get_bd_intf_ports cam_iic] [get_bd_intf_pins processing_system7_0/IIC_0]
##   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
##   connect_bd_intf_net -intf_net ps7_0_axi_periph_M00_AXI [get_bd_intf_pins axi_vdma_0/S_AXI_LITE] [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
##   connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins ps7_0_axi_periph/M01_AXI] [get_bd_intf_pins video_dynclk/s_axi_lite]
##   connect_bd_intf_net -intf_net ps7_0_axi_periph_M02_AXI [get_bd_intf_pins ps7_0_axi_periph/M02_AXI] [get_bd_intf_pins vtg/ctrl]
##   connect_bd_intf_net -intf_net ps7_0_axi_periph_M03_AXI [get_bd_intf_pins MIPI_D_PHY_RX_0/S_AXI_LITE] [get_bd_intf_pins ps7_0_axi_periph/M03_AXI]
##   connect_bd_intf_net -intf_net ps7_0_axi_periph_M04_AXI [get_bd_intf_pins MIPI_CSI_2_RX_0/S_AXI_LITE] [get_bd_intf_pins ps7_0_axi_periph/M04_AXI]
##   connect_bd_intf_net -intf_net ps7_0_axi_periph_M05_AXI [get_bd_intf_pins AXI_GammaCorrection_1/s_axil] [get_bd_intf_pins ps7_0_axi_periph/M05_AXI]
##   connect_bd_intf_net -intf_net rgb2dvi_0_TMDS [get_bd_intf_ports hdmi_tx] [get_bd_intf_pins rgb2dvi_0/TMDS]
##   connect_bd_intf_net -intf_net v_axi4s_vid_out_0_vid_io_out [get_bd_intf_pins rgb2dvi_0/RGB] [get_bd_intf_pins v_axi4s_vid_out_0/vid_io_out]
##   connect_bd_intf_net -intf_net v_tc_0_vtiming_out [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in] [get_bd_intf_pins vtg/vtiming_out]
## 
##   # Create port connections
##   connect_bd_net -net DVIClocking_1_SerialClk [get_bd_pins DVIClocking_1/SerialClk] [get_bd_pins rgb2dvi_0/SerialClk]
##   connect_bd_net -net DVIClocking_1_aLockedOut [get_bd_pins DVIClocking_1/aLockedOut] [get_bd_pins rst_vid_clk_dyn/dcm_locked]
##   connect_bd_net -net MIPI_D_PHY_RX_0_RxByteClkHS [get_bd_pins MIPI_D_PHY_RX_0/RxByteClkHS] [get_bd_pins MIPI_CSI_2_RX_0/RxByteClkHS]
##   connect_bd_net -net PixelClk_Generator_clk_out1 [get_bd_pins DVIClocking_1/PixelClk] [get_bd_pins rgb2dvi_0/PixelClk] [get_bd_pins rst_vid_clk_dyn/slowest_sync_clk] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk] [get_bd_pins vtg/clk]
##   connect_bd_net -net axi_vdma_0_mm2s_introut [get_bd_pins axi_vdma_0/mm2s_introut] [get_bd_pins xlconcat_0/In1]
##   connect_bd_net -net axi_vdma_0_s2mm_introut [get_bd_pins axi_vdma_0/s2mm_introut] [get_bd_pins xlconcat_0/In2]
##   connect_bd_net -net clk_wiz_0_locked [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_0_50M/dcm_locked]
##   connect_bd_net -net dphy_clk_lp_n_1 [get_bd_ports dphy_clk_lp_n] [get_bd_pins MIPI_D_PHY_RX_0/dphy_clk_lp_n]
##   connect_bd_net -net dphy_clk_lp_p_1 [get_bd_ports dphy_clk_lp_p] [get_bd_pins MIPI_D_PHY_RX_0/dphy_clk_lp_p]
##   connect_bd_net -net dphy_data_hs_n_1 [get_bd_ports dphy_data_hs_n] [get_bd_pins MIPI_D_PHY_RX_0/dphy_data_hs_n]
##   connect_bd_net -net dphy_data_hs_p_1 [get_bd_ports dphy_data_hs_p] [get_bd_pins MIPI_D_PHY_RX_0/dphy_data_hs_p]
##   connect_bd_net -net dphy_data_lp_n_1 [get_bd_ports dphy_data_lp_n] [get_bd_pins MIPI_D_PHY_RX_0/dphy_data_lp_n]
##   connect_bd_net -net dphy_data_lp_p_1 [get_bd_ports dphy_data_lp_p] [get_bd_pins MIPI_D_PHY_RX_0/dphy_data_lp_p]
##   connect_bd_net -net mm_clk_150 [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins AXI_BayerToRGB_0/StreamClk] [get_bd_pins AXI_GammaCorrection_1/StreamClk] [get_bd_pins MIPI_CSI_2_RX_0/video_aclk] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP2_ACLK] [get_bd_pins axi_mem_intercon/ACLK] [get_bd_pins axi_mem_intercon/S00_ACLK] [get_bd_pins axi_mem_intercon/M00_ACLK] [get_bd_pins axi_mem_intercon_1/ACLK] [get_bd_pins axi_mem_intercon_1/S00_ACLK] [get_bd_pins axi_mem_intercon_1/M00_ACLK] [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk] [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk] [get_bd_pins axi_vdma_0/m_axi_s2mm_aclk] [get_bd_pins axi_vdma_0/s_axis_s2mm_aclk] [get_bd_pins v_axi4s_vid_out_0/aclk]
##   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins video_dynclk/clk_in1]
##   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_clk_wiz_0_50M/ext_reset_in] [get_bd_pins rst_vid_clk_dyn/ext_reset_in]
##   connect_bd_net -net ref_clk_200 [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins MIPI_D_PHY_RX_0/RefClk]
##   connect_bd_net -net rst_clk_wiz_0_50M_interconnect_aresetn [get_bd_pins rst_clk_wiz_0_50M/interconnect_aresetn] [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins axi_mem_intercon_1/ARESETN] [get_bd_pins ps7_0_axi_periph/ARESETN]
##   connect_bd_net -net rst_clk_wiz_0_50M_peripheral_aresetn [get_bd_pins rst_clk_wiz_0_50M/peripheral_aresetn] [get_bd_pins AXI_BayerToRGB_0/sStreamReset_n] [get_bd_pins AXI_GammaCorrection_1/aAxiLiteReset_n] [get_bd_pins AXI_GammaCorrection_1/sStreamReset_n] [get_bd_pins MIPI_CSI_2_RX_0/s_axi_lite_aresetn] [get_bd_pins MIPI_D_PHY_RX_0/s_axi_lite_aresetn] [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins axi_mem_intercon_1/S00_ARESETN] [get_bd_pins axi_mem_intercon_1/M00_ARESETN] [get_bd_pins axi_vdma_0/axi_resetn] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins ps7_0_axi_periph/M03_ARESETN] [get_bd_pins ps7_0_axi_periph/M04_ARESETN] [get_bd_pins ps7_0_axi_periph/M05_ARESETN] [get_bd_pins v_axi4s_vid_out_0/aresetn] [get_bd_pins video_dynclk/s_axi_aresetn] [get_bd_pins vtg/s_axi_aresetn]
##   connect_bd_net -net rst_clk_wiz_0_50M_peripheral_reset [get_bd_pins rst_clk_wiz_0_50M/peripheral_reset] [get_bd_pins MIPI_D_PHY_RX_0/aRst]
##   connect_bd_net -net rst_vid_clk_dyn_peripheral_aresetn [get_bd_pins rst_vid_clk_dyn/peripheral_aresetn] [get_bd_pins vtg/resetn]
##   connect_bd_net -net rst_vid_clk_dyn_peripheral_reset [get_bd_pins rst_vid_clk_dyn/peripheral_reset] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_reset]
##   connect_bd_net -net s_axil_clk_50 [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins AXI_GammaCorrection_1/AxiLiteClk] [get_bd_pins MIPI_CSI_2_RX_0/s_axi_lite_aclk] [get_bd_pins MIPI_D_PHY_RX_0/s_axi_lite_aclk] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins rst_clk_wiz_0_50M/slowest_sync_clk] [get_bd_pins axi_vdma_0/s_axi_lite_aclk] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins ps7_0_axi_periph/M04_ACLK] [get_bd_pins ps7_0_axi_periph/M05_ACLK] [get_bd_pins video_dynclk/s_axi_aclk] [get_bd_pins vtg/s_axi_aclk]
##   connect_bd_net -net v_axi4s_vid_out_0_locked [get_bd_pins v_axi4s_vid_out_0/locked] [get_bd_pins rgb2dvi_0/aRst_n]
##   connect_bd_net -net v_axi4s_vid_out_0_vtg_ce [get_bd_pins v_axi4s_vid_out_0/vtg_ce] [get_bd_pins vtg/gen_clken]
##   connect_bd_net -net v_tc_0_irq [get_bd_pins vtg/irq] [get_bd_pins xlconcat_0/In0]
##   connect_bd_net -net video_dynclk_locked [get_bd_pins video_dynclk/locked] [get_bd_pins DVIClocking_1/aLockedIn]
##   connect_bd_net -net video_dynclk_pxl_clk_5x [get_bd_pins video_dynclk/pxl_clk_5x] [get_bd_pins DVIClocking_1/PixelClk5X]
##   connect_bd_net -net xlconcat_0_dout [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
## 
##   # Create address segments
##   assign_bd_address -offset 0x43C10000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs AXI_GammaCorrection_1/s_axil/reg0] -force
##   assign_bd_address -offset 0x43C20000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs MIPI_CSI_2_RX_0/S_AXI_LITE/S_AXI_LITE_reg] -force
##   assign_bd_address -offset 0x43C30000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs MIPI_D_PHY_RX_0/S_AXI_LITE/S_AXI_LITE_reg] -force
##   assign_bd_address -offset 0x43000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_vdma_0/S_AXI_LITE/Reg] -force
##   assign_bd_address -offset 0x43C40000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs video_dynclk/s_axi_lite/Reg] -force
##   assign_bd_address -offset 0x43C00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs vtg/ctrl/Reg] -force
##   assign_bd_address -offset 0x00000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces axi_vdma_0/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
##   assign_bd_address -offset 0x00000000 -range 0x40000000 -target_address_space [get_bd_addr_spaces axi_vdma_0/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM] -force
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   validate_bd_design
##   save_bd_design
## }
## create_root_design ""
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/AXI_GammaCorrection_1/s_axil/reg0' is being assigned into address space '/processing_system7_0/Data' at <0x43C1_0000 [ 64K ]>.
Slave segment '/MIPI_CSI_2_RX_0/S_AXI_LITE/S_AXI_LITE_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C2_0000 [ 64K ]>.
Slave segment '/MIPI_D_PHY_RX_0/S_AXI_LITE/S_AXI_LITE_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C3_0000 [ 64K ]>.
Slave segment '/axi_vdma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4300_0000 [ 64K ]>.
Slave segment '/video_dynclk/s_axi_lite/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C4_0000 [ 64K ]>.
Slave segment '/vtg/ctrl/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_vdma_0/Data_MM2S' at <0x0000_0000 [ 1G ]>.
Slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/axi_vdma_0/Data_S2MM' at <0x0000_0000 [ 1G ]>.
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /video_dynclk clk_wiz propagate
INFO: [digilentinc.com:ip:MIPI_CSI_2_RX:1.2-17] /MIPI_CSI_2_RX_0Verified that video_aclk frequency can handle RxByteClkHS frequency. AXI-Stream bandwidth 600000000 Pix/s >= PPI bandwidth 134400000.0 Pix/s
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 50000000 propagated into CONFIG.C_S_AXI_LITE_FREQ_HZ
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 200000000 propagated into CONFIG.kRefClkFreqHz
INFO: [digilentinc.com:ip:MIPI_D_PHY_RX:1.3-17] /MIPI_D_PHY_RX_0FREQ_HZ of 84000000 propagated onto RxByteClkHS
Wrote  : <D:\Zybo-Z7-HW\proj\Zybo-Z7-HW.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [Coretcl 2-176] No IPs found
# foreach ip [get_ips -filter "IS_LOCKED==1"] {
#     upgrade_ip -vlnv [get_property UPGRADE_VERSIONS $ip] $ip
#     export_ip_user_files -of_objects $ip -no_script -sync -force -quiet
# }
# catch {
# 	# catch block prevents projects without a block design from erroring at this step
# 	set bd_name [get_bd_designs -of_objects [get_bd_cells /]]
# 	set bd_file [get_files $bd_name.bd]
# 	set wrapper_file [make_wrapper -files $bd_file -top -force]
# 	import_files -quiet -force -norecurse $wrapper_file
# 
# 	set obj [get_filesets sources_1]
# 	set_property "top" "${bd_name}_wrapper" $obj
# }
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/synth/system.vhd
VHDL Output written to : D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/hdl/system_wrapper.vhd
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     puts "INFO: Creating synth_1 run"
#     create_run -name synth_1 -part $part_name -flow {Vivado Synthesis $vivado_year} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#     set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#     set_property flow "Vivado Synthesis $vivado_year" [get_runs synth_1]
# }
# puts "INFO: Configuring synth_1 run"
INFO: Configuring synth_1 run
# set obj [get_runs synth_1]
# set_property "part" $part_name $obj
# puts "INFO: Setting current synthesis run"
INFO: Setting current synthesis run
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     puts "INFO: Creating impl_1 run"
#     create_run -name impl_1 -part $part_name -flow {Vivado Implementation $vivado_year} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#     set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#     set_property flow "Vivado Implementation $vivado_year" [get_runs impl_1]
# }
# puts "INFO: Configuring impl_1 run"
INFO: Configuring impl_1 run
# set obj [get_runs impl_1]
# set_property "part" $part_name $obj
# puts "INFO: Setting current implementation run"
INFO: Setting current implementation run
# current_run -implementation [get_runs impl_1]
# puts "INFO: capturing run settings from $repo_path/project_info.tcl"
INFO: capturing run settings from D:/Zybo-Z7-HW/project_info.tcl
# set_project_properties_post_create_runs $proj_name
# set post_build_script_path [file join ${repo_path} post_build.tcl]
# set post_build_script [glob -nocomplain ${post_build_script_path}]
# if {${build_when_checked_out}} {
#     launch_runs -to_step write_bitstream impl_1
#     # Wait until the project has been built if -no-block wasn't specified
#     if {${wait_on_build}} {
#         wait_on_run impl_1
#         puts "INFO: Build complete"
# 
#         # If it exists, run the post_build script. This can be used to export 
#         if {${post_build_script} ne ""} {
#             source ${post_build_script}
#         } else {
#             puts "INFO: No post_build script found"
#         }
#     } else {
#         if {${post_build_script} ne ""} {
#             puts "WARNING: Build launched but ${post_build_script} has not been run"
#             puts "         After the bitstream has been generated, run the command 'source ${post_build_script}'"
#         } else {
#             puts "INFO: No post_build script found"
#         }
#     }
# }
# puts "INFO: Project created: [file tail $proj_name]"
INFO: Project created: Zybo-Z7-HW
# puts "INFO: Exiting digilent_vivado_checkout"
INFO: Exiting digilent_vivado_checkout
update_compile_order -fileset sources_1
regenerate_bd_layout
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/synth/system.vhd
VHDL Output written to : D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_BayerToRGB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_GammaCorrection_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DVIClocking_1 .
CRITICAL WARNING: [IP_Flow 19-4965] IP cdc_fifo was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded cdc_fifo (FIFO Generator 13.2) from revision 4 to revision 10
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_rxclk was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_rxclk (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 15
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_rxclk_lane was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_rxclk_lane (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 15
CRITICAL WARNING: [IP_Flow 19-4965] IP ila_vidclk was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded ila_vidclk (ILA (Integrated Logic Analyzer) 6.2) from revision 9 to revision 15
CRITICAL WARNING: [IP_Flow 19-4965] IP line_buffer was packaged with board value 'em.avnet.com:zed:part0:1.4'. Current project's board value is 'digilentinc.com:zybo-z7-10:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded line_buffer (AXI4-Stream Data FIFO 2.0) from revision 1 to revision 13
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_CSI_2_RX_0 .
INFO: [IP_Flow 19-3422] Upgraded ila_sfen_rxclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 15
INFO: [IP_Flow 19-3422] Upgraded ila_sfen_refclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 15
INFO: [IP_Flow 19-3422] Upgraded ila_scnn_refclk (ILA (Integrated Logic Analyzer) 6.2) from revision 7 to revision 15
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPI_D_PHY_RX_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_vid_clk_dyn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_axi_vdma_0_0/system_axi_vdma_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_dynclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vtg .
Exporting to file D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AXI_BayerToRGB_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_AXI_GammaCorrection_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_MIPI_CSI_2_RX_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_MIPI_D_PHY_RX_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_vdma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rgb2dvi_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_clk_wiz_0_50M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_vid_clk_dyn_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_video_dynclk_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_vtg_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AXI_BayerToRGB_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_MIPI_CSI_2_RX_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_AXI_GammaCorrection_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_clk_wiz_0_50M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_vid_clk_dyn_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_v_axi4s_vid_out_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_video_dynclk_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_vtg_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_MIPI_D_PHY_RX_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_vdma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rgb2dvi_0_0
[Thu Jun 20 15:06:23 2024] Launched system_DVIClocking_1_0_synth_1, system_AXI_BayerToRGB_0_0_synth_1, system_auto_pc_1_synth_1, system_clk_wiz_0_0_synth_1, system_xbar_0_synth_1, system_rgb2dvi_0_0_synth_1, system_axi_vdma_0_0_synth_1, system_MIPI_CSI_2_RX_0_0_synth_1, system_auto_pc_0_synth_1, system_auto_pc_2_synth_1, system_v_axi4s_vid_out_0_0_synth_1, system_AXI_GammaCorrection_1_0_synth_1, system_rst_vid_clk_dyn_0_synth_1, system_MIPI_D_PHY_RX_0_0_synth_1, system_processing_system7_0_0_synth_1, system_rst_clk_wiz_0_50M_0_synth_1, system_video_dynclk_0_synth_1, system_vtg_0_synth_1, synth_1...
Run output will be captured here:
system_DVIClocking_1_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_DVIClocking_1_0_synth_1/runme.log
system_AXI_BayerToRGB_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_AXI_BayerToRGB_0_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_auto_pc_1_synth_1/runme.log
system_clk_wiz_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_clk_wiz_0_0_synth_1/runme.log
system_xbar_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_xbar_0_synth_1/runme.log
system_rgb2dvi_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_rgb2dvi_0_0_synth_1/runme.log
system_axi_vdma_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_axi_vdma_0_0_synth_1/runme.log
system_MIPI_CSI_2_RX_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_MIPI_CSI_2_RX_0_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_2_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_auto_pc_2_synth_1/runme.log
system_v_axi4s_vid_out_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_v_axi4s_vid_out_0_0_synth_1/runme.log
system_AXI_GammaCorrection_1_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_AXI_GammaCorrection_1_0_synth_1/runme.log
system_rst_vid_clk_dyn_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_rst_vid_clk_dyn_0_synth_1/runme.log
system_MIPI_D_PHY_RX_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_MIPI_D_PHY_RX_0_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_processing_system7_0_0_synth_1/runme.log
system_rst_clk_wiz_0_50M_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_rst_clk_wiz_0_50M_0_synth_1/runme.log
system_video_dynclk_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_video_dynclk_0_synth_1/runme.log
system_vtg_0_synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/system_vtg_0_synth_1/runme.log
synth_1: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/synth_1/runme.log
[Thu Jun 20 15:06:24 2024] Launched impl_1...
Run output will be captured here: D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 4372.617 ; gain = 0.000
report_ip_status -name ip_status 
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.351 . Memory (MB): peak = 4372.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.066 . Memory (MB): peak = 4372.617 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4372.617 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4372.617 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.610 . Memory (MB): peak = 4372.617 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4372.617 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 4372.617 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.809 . Memory (MB): peak = 4372.617 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.811 . Memory (MB): peak = 4372.617 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4372.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 14 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 4372.617 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {D:/Zybo-Z7-HW/proj/Zybo-Z7-HW.srcs/sources_1/bd/system/system.bd}
regenerate_bd_layout
regenerate_bd_layout
write_hw_platform -fixed -include_bit -force -file D:/Zybo-Z7-HW/hw_handoff/system_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Zybo-Z7-HW/hw_handoff/system_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Zybo-Z7-HW/hw_handoff/system_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2024.1/data/embeddedsw) loading 0 seconds
source D:/Zybo-Z7-HW/scripts/checkin.tcl
# set script_dir [file normalize [file dirname [info script]]]
# foreach arg $argv {
#     puts $arg
# }
# set idx [lsearch ${argv} "-r"]
# if {${idx} != -1} {
#     set repo_path [glob -nocomplain [file normalize [lindex ${argv} [expr {${idx}+1}]]]]
# } else {
#     # Default
#     set repo_path [file normalize [file join [file dirname [info script]] ..]]
# }
# set idx [lsearch ${argv} "-x"]
# if {${idx} != -1} {
#     set xpr_path [glob -nocomplain [file normalize [lindex ${argv} [expr {${idx}+1}]]]]
# } else {
#     # Default
#     set xpr_path [glob -nocomplain "${repo_path}/proj/*.xpr"]
# }
# if {[llength ${xpr_path}] != 1} {
#     puts "ERROR: XPR not found"
# } else {
#     set xpr_path [lindex ${xpr_path} 0]
# }
# set idx [lsearch ${argv} "-v"]
# if {${idx} != -1} {
#     set vivado_version [lindex ${argv}]
# } else {
#     set vivado_version [version -short]
# }
# set vivado_version [lindex $argv 2]
# set force_overwrite_info_script 0
# set proj_file [file tail $xpr_path]
# set proj_dir [file dirname $xpr_path]
# set proj_name [file rootname [file tail $proj_file]]
# puts "INFO: Checking project \"$proj_file\" into version control."
INFO: Checking project "Zybo-Z7-HW.xpr" into version control.
# set already_opened [get_projects -filter "DIRECTORY==$proj_dir && NAME==$proj_name"]
# if {[llength $already_opened] == 0} {
#     open_project $xpr_path
# } else {
#     current_project [lindex $already_opened 0]
# }
# set required_dirs [list                 \
#     $repo_path/proj                     \
#     $repo_path/hw_handoff               \
#     $repo_path/src                      \
#     $repo_path/src/bd                   \
#     $repo_path/src/constraints          \
#     $repo_path/src/ip                   \
#     $repo_path/src/hdl                  \
#     $repo_path/src/other                \
#     $repo_path/repo                     \
#     $repo_path/repo/local               \
# ]
# set required_files [list                \
#     $repo_path/proj/.keep               \
#     $repo_path/hw_handoff/.keep         \
#     $repo_path/src/bd/.keep             \
#     $repo_path/src/constraints/.keep    \
#     $repo_path/src/ip/.keep             \
#     $repo_path/src/hdl/.keep            \
#     $repo_path/src/other/.keep          \
#     $repo_path/repo/local/.keep         \
# ]
# set files [list]
# foreach d $required_dirs {
#     if {[file exists $d] == 0} {
#         file mkdir $d
#     }
# }
# foreach f $required_files {
#     if {[file exists $f] == 0} {
#         close [open $f "w"]
#     }
# }
# set bd_files [get_files -filter "NAME=~*.bd && NAME!~*/bd/*/ip/*"]
# if {[llength $bd_files] > 1} {
#     puts "ERROR: This script cannot handle projects containing more than one block design!"
# } elseif {[llength $bd_files] == 1} {
#     set bd_file [lindex $bd_files 0]
#     open_bd_design $bd_file
#     set bd_name [file tail [file rootname [get_property NAME $bd_file]]]
#     set script_name "$repo_path/src/bd/${bd_name}.tcl"
#     puts "INFO: Checking in ${script_name} to version control."
#     write_bd_tcl -force -no_ip_version -make_local $script_name
#     # TODO: Add support for "Add Module" IPI features (check in hdl files included in sources_1, but not any ip fileset)
# } else {
#     foreach source_file [get_files -of_objects [get_filesets sources_1]] {
#         set origin [get_property name $source_file]
#         set skip 0
#         if {[file extension $origin] == ".vhd"} {
#             set subdir hdl
#         } elseif {[file extension $origin] == ".v"} {
#             set subdir hdl
#         } elseif {[file extension $origin] == ".sv"} {
#             set subdir hdl
#         } elseif {[file extension $origin] != ".bd" && [file extension $origin] != ".xci"} {
#             set subdir other
#         } else {
#             set skip 1
#         }
#         
#         foreach ip [get_ips] {
#             set ip_dir [get_property IP_DIR $ip]
#             set source_length [string length $source_file]
#             set dir_length [string length $ip_dir]
#             if {$source_length >= $dir_length && [string range $source_file 0 $dir_length-1] == $ip_dir} {
#                 set skip 1
#             }
#         }
#         
#         if {$skip == 0} {
#             puts "INFO: Checking in [file tail $origin] to version control."
#             set target $repo_path/src/$subdir/[file tail $origin]
#             if {[file exists $target] == 0} { # TODO: this may not be safe; remind users to make sure to delete any unused files from version control
#                 file copy -force $origin $target
#             }
#         }
#     }
# 	
# #Convert each core container back to its original format
# 	foreach ip [get_ips] { 
# 	set ip_core_cont [get_property IP_CORE_CONTAINER $ip]
# 	if {[llength ${ip_core_cont}] != 0} {
# 		puts "INFO: Found $ip_core_cont for $ip"
# 		puts "Convert $ip currently in the core container format into the expanded form of the non-core container format"
# 		convert_ips -force -from_core_container [get_files  [get_property ip_file $ip]]
# 	}
# }
#     foreach ip [get_ips] {
#         set origin [get_property ip_file $ip]
#         set ipname [get_property name $ip]
#         set dir "$repo_path/src/ip/$ipname"
#         if {[file exists $dir] == 0} {
#             file mkdir $dir
#         }
#         set target $dir/[file tail $origin]
#         puts "INFO: Checking in [file tail $origin] to version control."
#         if {[file exists $target] == 0} {
#             # TODO: this may not be safe; remind users to make sure to delete any unused files from version control
#             file copy -force $origin $target
#         }
#     }
#     # TODO: foreach file in /src/ip, if it wasn't just checked in, delete it
# }
INFO: Checking in D:/Zybo-Z7-HW/src/bd/system.tcl to version control.
WARNING: [BD 41-2937] The design that will be created by this Tcl script contains the following user IPs:
/AXI_BayerToRGB_0, /AXI_GammaCorrection_1, /MIPI_CSI_2_RX_0, /MIPI_D_PHY_RX_0, /rgb2dvi_0
Please add the following user repository(s):
d:/Zybo-Z7-HW/repo
before sourcing this Tcl script or use write_project_tcl.
WARNING: [BD 41-2925] The design that will be created by this Tcl script contains the following module references: DVIClocking.
Please add the sources of those modules before sourcing this Tcl script or use write_project_tcl.
INFO: [BD 5-148] Tcl file written out <D:/Zybo-Z7-HW/src/bd/system.tcl>.

# foreach constraint_file [get_files -of_objects [get_filesets constrs_1]] {
#     set origin [get_property name $constraint_file]
#     set target $repo_path/src/constraints/[file tail $origin]
#     puts "INFO: Checking in [file tail $origin] to version control."
#         if {[file exists $target] == 0} { # TODO: this may not be safe; remind users to make sure to delete any unused files from version control
#         file copy -force $origin $target
#     }
# }
INFO: Checking in ZyboZ7_A.xdc to version control.
INFO: Checking in timing.xdc to version control.
INFO: Checking in auto.xdc to version control.
# if {[file exists $repo_path/project_info.tcl] == 0 || $force_overwrite_info_script != 0} {
#     set proj_obj [get_projects [file rootname $proj_file]]
#     
#     set board_part [current_board_part -quiet]
#     set part [get_property part $proj_obj]
#     set default_lib [get_property default_lib $proj_obj]
#     set simulator_language [get_property simulator_language $proj_obj]
#     set target_language [get_property target_language $proj_obj]
#     set directives "#Custom directives for synthesis and implementation"
# 
# 	#Fetch non-default synthesis and implementation settings
# 	foreach prop [list_property [get_runs synth_1] STEPS.*.ARGS.*] {
# 		set Dval [list_property_value -default $prop [get_runs synth_1]]
# 		set val [get_property $prop [get_runs synth_1]]
# 		if {$Dval!=$val} {
# 			append directives "\n\tset_property " $prop " " $val " \[get_runs synth_1\]"
#     }}
# 
# 	foreach prop [list_property [get_runs impl_1] STEPS.*.ARGS.*] {
# 		set Dval [list_property_value -default $prop [get_runs impl_1]]
# 		set val [get_property $prop [get_runs impl_1]]
# 		if {$Dval!=$val} {
# 			append directives "\n\tset_property " $prop " " $val " \[get_runs impl_1\]"
#     }}
# 
#     puts "INFO: Checking in project_info.tcl to version control."
#     
#     set var_map [list <part> $part                             \
#                       <default_lib> $default_lib               \
#                       <simulator_language> $simulator_language \
#                       <target_language> $target_language       \
#                       <directives> $directives \
#     ]
# 
# 	# Even if current_board_part is empty, the replacement must be made, otherwise placeholder will be considered a board name upon checkout
#     lappend var_map <board_part> $board_part
#     
#     set file_name $repo_path/project_info.tcl
#     set dfid [open $file_name "w"]
#     set sfid [open $script_dir/templates/project_info.tcl "r"]
#     
#     while { [gets $sfid line] >= 0 } {
#         puts $dfid [string map $var_map $line]
#     }
#     
#     close $dfid
#     close $sfid
# }
# set post_build_script [file join ${repo_path} post_build.tcl]
# if {[file exists ${post_build_script}] == 0} {
#     puts "WARNING: This repository does not contain a post_build script. creating one now."
#     set target ${post_build_script}
#     set origin [file join ${script_dir} templates post_build.tcl]
#     file copy -force ${origin} ${target}
# }
WARNING: This repository does not contain a post_build script. creating one now.
# set master_gitignore [file join $repo_path .gitignore]
# if {[file exists $master_gitignore] == 0} {
#     puts "WARNING: This repository does not contain a master gitignore. creating one now."
#     set target $master_gitignore
#     set origin $script_dir/templates/hw.gitignore
#     file copy -force $origin $target
# }
# puts "INFO: Project $proj_file has been checked into version control"
INFO: Project Zybo-Z7-HW.xpr has been checked into version control
archive_project D:/Zybo-Z7-HW/Zybo-Z7-10-Pcam-5C-hw.xpr.zip -temp_dir D:/Zybo-Z7-HW -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/Zybo-Z7-HW' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Zybo-Z7-HW/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_DVIClocking_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_AXI_BayerToRGB_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_auto_pc_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_rgb2dvi_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_axi_vdma_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_MIPI_CSI_2_RX_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_auto_pc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_auto_pc_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_v_axi4s_vid_out_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_AXI_GammaCorrection_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_rst_vid_clk_dyn_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_MIPI_D_PHY_RX_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_rst_clk_wiz_0_50M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_video_dynclk_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'system_vtg_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'system_DVIClocking_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_AXI_BayerToRGB_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_auto_pc_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_rgb2dvi_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axi_vdma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_MIPI_CSI_2_RX_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_auto_pc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_auto_pc_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_v_axi4s_vid_out_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_AXI_GammaCorrection_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_rst_vid_clk_dyn_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_MIPI_D_PHY_RX_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_rst_clk_wiz_0_50M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_video_dynclk_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_vtg_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_AXI_BayerToRGB_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_AXI_BayerToRGB_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_AXI_GammaCorrection_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_AXI_GammaCorrection_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_DVIClocking_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_DVIClocking_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_MIPI_CSI_2_RX_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_MIPI_CSI_2_RX_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_MIPI_D_PHY_RX_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_MIPI_D_PHY_RX_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_auto_pc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_auto_pc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_auto_pc_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_auto_pc_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_auto_pc_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_auto_pc_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_vdma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_vdma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_rgb2dvi_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_rgb2dvi_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_rst_clk_wiz_0_50M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_rst_clk_wiz_0_50M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_rst_vid_clk_dyn_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_rst_vid_clk_dyn_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_v_axi4s_vid_out_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_video_dynclk_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_video_dynclk_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_vtg_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_vtg_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
