Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 21 07:21:44 2021
| Host         : LAPTOP-0B5K97VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Req2_wrapper_timing_summary_routed.rpt -pb Req2_wrapper_timing_summary_routed.pb -rpx Req2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Req2_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: Req2_i/Req2Div_0/inst/clk_1hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.620        0.000                      0                   58        0.265        0.000                      0                   58        3.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.620        0.000                      0                   58        0.265        0.000                      0                   58        3.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 Req2_i/Req2Div_0/inst/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2Div_0/inst/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 2.070ns (46.740%)  route 2.359ns (53.260%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.733     5.367    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.518     5.885 r  Req2_i/Req2Div_0/inst/count_reg[18]/Q
                         net (fo=2, routed)           0.951     6.837    Req2_i/Req2Div_0/inst/count_reg[18]
    SLICE_X39Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.961 f  Req2_i/Req2Div_0/inst/clk_1hz_i_4/O
                         net (fo=25, routed)          1.407     8.368    Req2_i/Req2Div_0/inst/clk_1hz_i_4_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.492 r  Req2_i/Req2Div_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.492    Req2_i/Req2Div_0/inst/count[0]_i_6_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.005 r  Req2_i/Req2Div_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.005    Req2_i/Req2Div_0/inst/count_reg[0]_i_1_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.122 r  Req2_i/Req2Div_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.122    Req2_i/Req2Div_0/inst/count_reg[4]_i_1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.239 r  Req2_i/Req2Div_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    Req2_i/Req2Div_0/inst/count_reg[8]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.356 r  Req2_i/Req2Div_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.356    Req2_i/Req2Div_0/inst/count_reg[12]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.473 r  Req2_i/Req2Div_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.473    Req2_i/Req2Div_0/inst/count_reg[16]_i_1_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.796 r  Req2_i/Req2Div_0/inst/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.796    Req2_i/Req2Div_0/inst/count_reg[20]_i_1_n_6
    SLICE_X38Y64         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.557    14.915    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y64         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[21]/C
                         clock pessimism              0.428    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X38Y64         FDCE (Setup_fdce_C_D)        0.109    15.416    Req2_i/Req2Div_0/inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 Req2_i/Req2Div_0/inst/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2Div_0/inst/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 1.986ns (45.710%)  route 2.359ns (54.290%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.733     5.367    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.518     5.885 r  Req2_i/Req2Div_0/inst/count_reg[18]/Q
                         net (fo=2, routed)           0.951     6.837    Req2_i/Req2Div_0/inst/count_reg[18]
    SLICE_X39Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.961 f  Req2_i/Req2Div_0/inst/clk_1hz_i_4/O
                         net (fo=25, routed)          1.407     8.368    Req2_i/Req2Div_0/inst/clk_1hz_i_4_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.492 r  Req2_i/Req2Div_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.492    Req2_i/Req2Div_0/inst/count[0]_i_6_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.005 r  Req2_i/Req2Div_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.005    Req2_i/Req2Div_0/inst/count_reg[0]_i_1_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.122 r  Req2_i/Req2Div_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.122    Req2_i/Req2Div_0/inst/count_reg[4]_i_1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.239 r  Req2_i/Req2Div_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    Req2_i/Req2Div_0/inst/count_reg[8]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.356 r  Req2_i/Req2Div_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.356    Req2_i/Req2Div_0/inst/count_reg[12]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.473 r  Req2_i/Req2Div_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.473    Req2_i/Req2Div_0/inst/count_reg[16]_i_1_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.712 r  Req2_i/Req2Div_0/inst/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.712    Req2_i/Req2Div_0/inst/count_reg[20]_i_1_n_5
    SLICE_X38Y64         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.557    14.915    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y64         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[22]/C
                         clock pessimism              0.428    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X38Y64         FDCE (Setup_fdce_C_D)        0.109    15.416    Req2_i/Req2Div_0/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 Req2_i/Req2Div_0/inst/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2Div_0/inst/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 1.966ns (45.459%)  route 2.359ns (54.541%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.733     5.367    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.518     5.885 r  Req2_i/Req2Div_0/inst/count_reg[18]/Q
                         net (fo=2, routed)           0.951     6.837    Req2_i/Req2Div_0/inst/count_reg[18]
    SLICE_X39Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.961 f  Req2_i/Req2Div_0/inst/clk_1hz_i_4/O
                         net (fo=25, routed)          1.407     8.368    Req2_i/Req2Div_0/inst/clk_1hz_i_4_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.492 r  Req2_i/Req2Div_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.492    Req2_i/Req2Div_0/inst/count[0]_i_6_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.005 r  Req2_i/Req2Div_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.005    Req2_i/Req2Div_0/inst/count_reg[0]_i_1_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.122 r  Req2_i/Req2Div_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.122    Req2_i/Req2Div_0/inst/count_reg[4]_i_1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.239 r  Req2_i/Req2Div_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    Req2_i/Req2Div_0/inst/count_reg[8]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.356 r  Req2_i/Req2Div_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.356    Req2_i/Req2Div_0/inst/count_reg[12]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.473 r  Req2_i/Req2Div_0/inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.473    Req2_i/Req2Div_0/inst/count_reg[16]_i_1_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.692 r  Req2_i/Req2Div_0/inst/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.692    Req2_i/Req2Div_0/inst/count_reg[20]_i_1_n_7
    SLICE_X38Y64         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.557    14.915    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y64         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[20]/C
                         clock pessimism              0.428    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X38Y64         FDCE (Setup_fdce_C_D)        0.109    15.416    Req2_i/Req2Div_0/inst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 Req2_i/Req2Div_0/inst/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2Div_0/inst/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 1.953ns (45.295%)  route 2.359ns (54.705%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.733     5.367    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.518     5.885 r  Req2_i/Req2Div_0/inst/count_reg[18]/Q
                         net (fo=2, routed)           0.951     6.837    Req2_i/Req2Div_0/inst/count_reg[18]
    SLICE_X39Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.961 f  Req2_i/Req2Div_0/inst/clk_1hz_i_4/O
                         net (fo=25, routed)          1.407     8.368    Req2_i/Req2Div_0/inst/clk_1hz_i_4_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.492 r  Req2_i/Req2Div_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.492    Req2_i/Req2Div_0/inst/count[0]_i_6_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.005 r  Req2_i/Req2Div_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.005    Req2_i/Req2Div_0/inst/count_reg[0]_i_1_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.122 r  Req2_i/Req2Div_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.122    Req2_i/Req2Div_0/inst/count_reg[4]_i_1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.239 r  Req2_i/Req2Div_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    Req2_i/Req2Div_0/inst/count_reg[8]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.356 r  Req2_i/Req2Div_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.356    Req2_i/Req2Div_0/inst/count_reg[12]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.679 r  Req2_i/Req2Div_0/inst/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.679    Req2_i/Req2Div_0/inst/count_reg[16]_i_1_n_6
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.557    14.915    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[17]/C
                         clock pessimism              0.453    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X38Y63         FDCE (Setup_fdce_C_D)        0.109    15.441    Req2_i/Req2Div_0/inst/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 Req2_i/Req2Div_0/inst/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2Div_0/inst/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.945ns (45.193%)  route 2.359ns (54.807%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.733     5.367    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.518     5.885 r  Req2_i/Req2Div_0/inst/count_reg[18]/Q
                         net (fo=2, routed)           0.951     6.837    Req2_i/Req2Div_0/inst/count_reg[18]
    SLICE_X39Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.961 f  Req2_i/Req2Div_0/inst/clk_1hz_i_4/O
                         net (fo=25, routed)          1.407     8.368    Req2_i/Req2Div_0/inst/clk_1hz_i_4_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.492 r  Req2_i/Req2Div_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.492    Req2_i/Req2Div_0/inst/count[0]_i_6_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.005 r  Req2_i/Req2Div_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.005    Req2_i/Req2Div_0/inst/count_reg[0]_i_1_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.122 r  Req2_i/Req2Div_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.122    Req2_i/Req2Div_0/inst/count_reg[4]_i_1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.239 r  Req2_i/Req2Div_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    Req2_i/Req2Div_0/inst/count_reg[8]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.356 r  Req2_i/Req2Div_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.356    Req2_i/Req2Div_0/inst/count_reg[12]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.671 r  Req2_i/Req2Div_0/inst/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.671    Req2_i/Req2Div_0/inst/count_reg[16]_i_1_n_4
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.557    14.915    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[19]/C
                         clock pessimism              0.453    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X38Y63         FDCE (Setup_fdce_C_D)        0.109    15.441    Req2_i/Req2Div_0/inst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 Req2_i/Req2Div_0/inst/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2Div_0/inst/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.869ns (44.208%)  route 2.359ns (55.792%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.733     5.367    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.518     5.885 r  Req2_i/Req2Div_0/inst/count_reg[18]/Q
                         net (fo=2, routed)           0.951     6.837    Req2_i/Req2Div_0/inst/count_reg[18]
    SLICE_X39Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.961 f  Req2_i/Req2Div_0/inst/clk_1hz_i_4/O
                         net (fo=25, routed)          1.407     8.368    Req2_i/Req2Div_0/inst/clk_1hz_i_4_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.492 r  Req2_i/Req2Div_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.492    Req2_i/Req2Div_0/inst/count[0]_i_6_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.005 r  Req2_i/Req2Div_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.005    Req2_i/Req2Div_0/inst/count_reg[0]_i_1_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.122 r  Req2_i/Req2Div_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.122    Req2_i/Req2Div_0/inst/count_reg[4]_i_1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.239 r  Req2_i/Req2Div_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    Req2_i/Req2Div_0/inst/count_reg[8]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.356 r  Req2_i/Req2Div_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.356    Req2_i/Req2Div_0/inst/count_reg[12]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.595 r  Req2_i/Req2Div_0/inst/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.595    Req2_i/Req2Div_0/inst/count_reg[16]_i_1_n_5
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.557    14.915    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[18]/C
                         clock pessimism              0.453    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X38Y63         FDCE (Setup_fdce_C_D)        0.109    15.441    Req2_i/Req2Div_0/inst/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 Req2_i/Req2Div_0/inst/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2Div_0/inst/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 1.836ns (43.769%)  route 2.359ns (56.231%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.733     5.367    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.518     5.885 r  Req2_i/Req2Div_0/inst/count_reg[18]/Q
                         net (fo=2, routed)           0.951     6.837    Req2_i/Req2Div_0/inst/count_reg[18]
    SLICE_X39Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.961 f  Req2_i/Req2Div_0/inst/clk_1hz_i_4/O
                         net (fo=25, routed)          1.407     8.368    Req2_i/Req2Div_0/inst/clk_1hz_i_4_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.492 r  Req2_i/Req2Div_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.492    Req2_i/Req2Div_0/inst/count[0]_i_6_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.005 r  Req2_i/Req2Div_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.005    Req2_i/Req2Div_0/inst/count_reg[0]_i_1_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.122 r  Req2_i/Req2Div_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.122    Req2_i/Req2Div_0/inst/count_reg[4]_i_1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.239 r  Req2_i/Req2Div_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    Req2_i/Req2Div_0/inst/count_reg[8]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.562 r  Req2_i/Req2Div_0/inst/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.562    Req2_i/Req2Div_0/inst/count_reg[12]_i_1_n_6
    SLICE_X38Y62         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.558    14.916    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y62         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[13]/C
                         clock pessimism              0.428    15.343    
                         clock uncertainty           -0.035    15.308    
    SLICE_X38Y62         FDCE (Setup_fdce_C_D)        0.109    15.417    Req2_i/Req2Div_0/inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 Req2_i/Req2Div_0/inst/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2Div_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.828ns (43.661%)  route 2.359ns (56.339%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.733     5.367    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.518     5.885 r  Req2_i/Req2Div_0/inst/count_reg[18]/Q
                         net (fo=2, routed)           0.951     6.837    Req2_i/Req2Div_0/inst/count_reg[18]
    SLICE_X39Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.961 f  Req2_i/Req2Div_0/inst/clk_1hz_i_4/O
                         net (fo=25, routed)          1.407     8.368    Req2_i/Req2Div_0/inst/clk_1hz_i_4_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.492 r  Req2_i/Req2Div_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.492    Req2_i/Req2Div_0/inst/count[0]_i_6_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.005 r  Req2_i/Req2Div_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.005    Req2_i/Req2Div_0/inst/count_reg[0]_i_1_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.122 r  Req2_i/Req2Div_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.122    Req2_i/Req2Div_0/inst/count_reg[4]_i_1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.239 r  Req2_i/Req2Div_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    Req2_i/Req2Div_0/inst/count_reg[8]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.554 r  Req2_i/Req2Div_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.554    Req2_i/Req2Div_0/inst/count_reg[12]_i_1_n_4
    SLICE_X38Y62         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.558    14.916    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y62         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[15]/C
                         clock pessimism              0.428    15.343    
                         clock uncertainty           -0.035    15.308    
    SLICE_X38Y62         FDCE (Setup_fdce_C_D)        0.109    15.417    Req2_i/Req2Div_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 Req2_i/Req2Div_0/inst/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2Div_0/inst/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.849ns (43.942%)  route 2.359ns (56.058%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.733     5.367    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.518     5.885 r  Req2_i/Req2Div_0/inst/count_reg[18]/Q
                         net (fo=2, routed)           0.951     6.837    Req2_i/Req2Div_0/inst/count_reg[18]
    SLICE_X39Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.961 f  Req2_i/Req2Div_0/inst/clk_1hz_i_4/O
                         net (fo=25, routed)          1.407     8.368    Req2_i/Req2Div_0/inst/clk_1hz_i_4_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.492 r  Req2_i/Req2Div_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.492    Req2_i/Req2Div_0/inst/count[0]_i_6_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.005 r  Req2_i/Req2Div_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.005    Req2_i/Req2Div_0/inst/count_reg[0]_i_1_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.122 r  Req2_i/Req2Div_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.122    Req2_i/Req2Div_0/inst/count_reg[4]_i_1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.239 r  Req2_i/Req2Div_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    Req2_i/Req2Div_0/inst/count_reg[8]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.356 r  Req2_i/Req2Div_0/inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.356    Req2_i/Req2Div_0/inst/count_reg[12]_i_1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.575 r  Req2_i/Req2Div_0/inst/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.575    Req2_i/Req2Div_0/inst/count_reg[16]_i_1_n_7
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.557    14.915    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[16]/C
                         clock pessimism              0.453    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X38Y63         FDCE (Setup_fdce_C_D)        0.109    15.441    Req2_i/Req2Div_0/inst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 Req2_i/Req2Div_0/inst/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2Div_0/inst/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.752ns (42.620%)  route 2.359ns (57.380%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.733     5.367    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.518     5.885 r  Req2_i/Req2Div_0/inst/count_reg[18]/Q
                         net (fo=2, routed)           0.951     6.837    Req2_i/Req2Div_0/inst/count_reg[18]
    SLICE_X39Y64         LUT5 (Prop_lut5_I2_O)        0.124     6.961 f  Req2_i/Req2Div_0/inst/clk_1hz_i_4/O
                         net (fo=25, routed)          1.407     8.368    Req2_i/Req2Div_0/inst/clk_1hz_i_4_n_0
    SLICE_X38Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.492 r  Req2_i/Req2Div_0/inst/count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.492    Req2_i/Req2Div_0/inst/count[0]_i_6_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.005 r  Req2_i/Req2Div_0/inst/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.005    Req2_i/Req2Div_0/inst/count_reg[0]_i_1_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.122 r  Req2_i/Req2Div_0/inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.122    Req2_i/Req2Div_0/inst/count_reg[4]_i_1_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.239 r  Req2_i/Req2Div_0/inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.239    Req2_i/Req2Div_0/inst/count_reg[8]_i_1_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.478 r  Req2_i/Req2Div_0/inst/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.478    Req2_i/Req2Div_0/inst/count_reg[12]_i_1_n_5
    SLICE_X38Y62         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.558    14.916    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y62         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[14]/C
                         clock pessimism              0.428    15.343    
                         clock uncertainty           -0.035    15.308    
    SLICE_X38Y62         FDCE (Setup_fdce_C_D)        0.109    15.417    Req2_i/Req2Div_0/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.417    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Req2_i/Req2DispCounter_0/inst/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2DispCounter_0/inst/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.463    Req2_i/Req2DispCounter_0/inst/disp_clk
    SLICE_X42Y62         FDRE                                         r  Req2_i/Req2DispCounter_0/inst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  Req2_i/Req2DispCounter_0/inst/count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.753    Req2_i/Req2DispCounter_0/inst/count_reg[14]
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  Req2_i/Req2DispCounter_0/inst/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    Req2_i/Req2DispCounter_0/inst/count_reg[12]_i_1_n_5
    SLICE_X42Y62         FDRE                                         r  Req2_i/Req2DispCounter_0/inst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     1.979    Req2_i/Req2DispCounter_0/inst/disp_clk
    SLICE_X42Y62         FDRE                                         r  Req2_i/Req2DispCounter_0/inst/count_reg[14]/C
                         clock pessimism             -0.516     1.463    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.134     1.597    Req2_i/Req2DispCounter_0/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Req2_i/Req2DispCounter_0/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2DispCounter_0/inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.464    Req2_i/Req2DispCounter_0/inst/disp_clk
    SLICE_X42Y60         FDRE                                         r  Req2_i/Req2DispCounter_0/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  Req2_i/Req2DispCounter_0/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.754    Req2_i/Req2DispCounter_0/inst/count_reg[6]
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  Req2_i/Req2DispCounter_0/inst/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    Req2_i/Req2DispCounter_0/inst/count_reg[4]_i_1_n_5
    SLICE_X42Y60         FDRE                                         r  Req2_i/Req2DispCounter_0/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     1.981    Req2_i/Req2DispCounter_0/inst/disp_clk
    SLICE_X42Y60         FDRE                                         r  Req2_i/Req2DispCounter_0/inst/count_reg[6]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.134     1.598    Req2_i/Req2DispCounter_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Req2_i/Req2DispCounter_0/inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2DispCounter_0/inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.464    Req2_i/Req2DispCounter_0/inst/disp_clk
    SLICE_X42Y61         FDRE                                         r  Req2_i/Req2DispCounter_0/inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  Req2_i/Req2DispCounter_0/inst/count_reg[10]/Q
                         net (fo=2, routed)           0.127     1.755    Req2_i/Req2DispCounter_0/inst/count_reg[10]
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  Req2_i/Req2DispCounter_0/inst/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    Req2_i/Req2DispCounter_0/inst/count_reg[8]_i_1_n_5
    SLICE_X42Y61         FDRE                                         r  Req2_i/Req2DispCounter_0/inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     1.981    Req2_i/Req2DispCounter_0/inst/disp_clk
    SLICE_X42Y61         FDRE                                         r  Req2_i/Req2DispCounter_0/inst/count_reg[10]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.134     1.598    Req2_i/Req2DispCounter_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Req2_i/Req2DispCounter_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2DispCounter_0/inst/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.587     1.465    Req2_i/Req2DispCounter_0/inst/disp_clk
    SLICE_X42Y59         FDRE                                         r  Req2_i/Req2DispCounter_0/inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  Req2_i/Req2DispCounter_0/inst/count_reg[2]/Q
                         net (fo=3, routed)           0.139     1.768    Req2_i/Req2DispCounter_0/inst/count_reg[2]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  Req2_i/Req2DispCounter_0/inst/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.878    Req2_i/Req2DispCounter_0/inst/count_reg[0]_i_2_n_5
    SLICE_X42Y59         FDRE                                         r  Req2_i/Req2DispCounter_0/inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.857     1.982    Req2_i/Req2DispCounter_0/inst/disp_clk
    SLICE_X42Y59         FDRE                                         r  Req2_i/Req2DispCounter_0/inst/count_reg[2]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.134     1.599    Req2_i/Req2DispCounter_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Req2_i/Req2Div_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2Div_0/inst/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.463    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y59         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDCE (Prop_fdce_C_Q)         0.164     1.627 r  Req2_i/Req2Div_0/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.148     1.775    Req2_i/Req2Div_0/inst/count_reg[3]
    SLICE_X38Y59         LUT5 (Prop_lut5_I0_O)        0.045     1.820 r  Req2_i/Req2Div_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.820    Req2_i/Req2Div_0/inst/count[0]_i_3_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.884 r  Req2_i/Req2Div_0/inst/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    Req2_i/Req2Div_0/inst/count_reg[0]_i_1_n_4
    SLICE_X38Y59         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     1.980    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y59         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[3]/C
                         clock pessimism             -0.517     1.463    
    SLICE_X38Y59         FDCE (Hold_fdce_C_D)         0.134     1.597    Req2_i/Req2Div_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Req2_i/Req2Div_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2Div_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.584     1.462    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y60         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  Req2_i/Req2Div_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.148     1.774    Req2_i/Req2Div_0/inst/count_reg[7]
    SLICE_X38Y60         LUT5 (Prop_lut5_I0_O)        0.045     1.819 r  Req2_i/Req2Div_0/inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.819    Req2_i/Req2Div_0/inst/count[4]_i_2_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.883 r  Req2_i/Req2Div_0/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    Req2_i/Req2Div_0/inst/count_reg[4]_i_1_n_4
    SLICE_X38Y60         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     1.979    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y60         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[7]/C
                         clock pessimism             -0.517     1.462    
    SLICE_X38Y60         FDCE (Hold_fdce_C_D)         0.134     1.596    Req2_i/Req2Div_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Req2_i/Req2Div_0/inst/clk_1hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2Div_0/inst/clk_1hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.584     1.462    Req2_i/Req2Div_0/inst/clk
    SLICE_X39Y60         FDCE                                         r  Req2_i/Req2Div_0/inst/clk_1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  Req2_i/Req2Div_0/inst/clk_1hz_reg/Q
                         net (fo=19, routed)          0.193     1.796    Req2_i/Req2Div_0/inst/clk_1hz
    SLICE_X39Y60         LUT5 (Prop_lut5_I4_O)        0.045     1.841 r  Req2_i/Req2Div_0/inst/clk_1hz_i_1/O
                         net (fo=1, routed)           0.000     1.841    Req2_i/Req2Div_0/inst/clk_1hz_i_1_n_0
    SLICE_X39Y60         FDCE                                         r  Req2_i/Req2Div_0/inst/clk_1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     1.979    Req2_i/Req2Div_0/inst/clk
    SLICE_X39Y60         FDCE                                         r  Req2_i/Req2Div_0/inst/clk_1hz_reg/C
                         clock pessimism             -0.517     1.462    
    SLICE_X39Y60         FDCE (Hold_fdce_C_D)         0.091     1.553    Req2_i/Req2Div_0/inst/clk_1hz_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Req2_i/Req2Div_0/inst/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2Div_0/inst/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.582     1.460    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDCE (Prop_fdce_C_Q)         0.164     1.624 r  Req2_i/Req2Div_0/inst/count_reg[19]/Q
                         net (fo=2, routed)           0.149     1.773    Req2_i/Req2Div_0/inst/count_reg[19]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  Req2_i/Req2Div_0/inst/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.818    Req2_i/Req2Div_0/inst/count[16]_i_2_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.882 r  Req2_i/Req2Div_0/inst/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    Req2_i/Req2Div_0/inst/count_reg[16]_i_1_n_4
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.851     1.976    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y63         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[19]/C
                         clock pessimism             -0.516     1.460    
    SLICE_X38Y63         FDCE (Hold_fdce_C_D)         0.134     1.594    Req2_i/Req2Div_0/inst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Req2_i/Req2Div_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2Div_0/inst/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.584     1.462    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y61         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDCE (Prop_fdce_C_Q)         0.164     1.626 r  Req2_i/Req2Div_0/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.149     1.775    Req2_i/Req2Div_0/inst/count_reg[11]
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.045     1.820 r  Req2_i/Req2Div_0/inst/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.820    Req2_i/Req2Div_0/inst/count[8]_i_2_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.884 r  Req2_i/Req2Div_0/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    Req2_i/Req2Div_0/inst/count_reg[8]_i_1_n_4
    SLICE_X38Y61         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     1.979    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y61         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[11]/C
                         clock pessimism             -0.517     1.462    
    SLICE_X38Y61         FDCE (Hold_fdce_C_D)         0.134     1.596    Req2_i/Req2Div_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Req2_i/Req2Div_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Req2_i/Req2Div_0/inst/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.583     1.461    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y62         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164     1.625 r  Req2_i/Req2Div_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.774    Req2_i/Req2Div_0/inst/count_reg[15]
    SLICE_X38Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.819 r  Req2_i/Req2Div_0/inst/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.819    Req2_i/Req2Div_0/inst/count[12]_i_2_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.883 r  Req2_i/Req2Div_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    Req2_i/Req2Div_0/inst/count_reg[12]_i_1_n_4
    SLICE_X38Y62         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.852     1.977    Req2_i/Req2Div_0/inst/clk
    SLICE_X38Y62         FDCE                                         r  Req2_i/Req2Div_0/inst/count_reg[15]/C
                         clock pessimism             -0.516     1.461    
    SLICE_X38Y62         FDCE (Hold_fdce_C_D)         0.134     1.595    Req2_i/Req2Div_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y61    Req2_i/Req2DispCounter_0/inst/B0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y61    Req2_i/Req2DispCounter_0/inst/B1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y59    Req2_i/Req2DispCounter_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y61    Req2_i/Req2DispCounter_0/inst/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y61    Req2_i/Req2DispCounter_0/inst/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y62    Req2_i/Req2DispCounter_0/inst/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y62    Req2_i/Req2DispCounter_0/inst/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y62    Req2_i/Req2DispCounter_0/inst/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y62    Req2_i/Req2DispCounter_0/inst/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y61    Req2_i/Req2DispCounter_0/inst/B0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y61    Req2_i/Req2DispCounter_0/inst/B0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y61    Req2_i/Req2DispCounter_0/inst/B1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y61    Req2_i/Req2DispCounter_0/inst/B1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y59    Req2_i/Req2DispCounter_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y59    Req2_i/Req2DispCounter_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    Req2_i/Req2DispCounter_0/inst/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    Req2_i/Req2DispCounter_0/inst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    Req2_i/Req2DispCounter_0/inst/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y61    Req2_i/Req2DispCounter_0/inst/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y62    Req2_i/Req2DispCounter_0/inst/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y62    Req2_i/Req2DispCounter_0/inst/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y62    Req2_i/Req2DispCounter_0/inst/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y62    Req2_i/Req2DispCounter_0/inst/count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y62    Req2_i/Req2Div_0/inst/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y62    Req2_i/Req2Div_0/inst/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y62    Req2_i/Req2Div_0/inst/count_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y62    Req2_i/Req2Div_0/inst/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y63    Req2_i/Req2Div_0/inst/count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y63    Req2_i/Req2Div_0/inst/count_reg[16]/C



