;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-124
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT #0, #0
	DJN 0, 1
	SUB 0, 0
	DAT #0, #0
	CMP 0, 7
	CMP 0, 7
	SUB 0, 0
	DAT #-1, #-20
	MOV -7, <-20
	DAT #0, #0
	JMZ <-127, 100
	JMZ 0, #-20
	SUB 0, 0
	SUB @121, 103
	JMP @72, #200
	SUB 0, 0
	SLT 0, 4
	JMZ 0, #-20
	SUB @110, 0
	SUB 0, 7
	DJN -1, @-10
	ADD #102, -101
	SUB #121, 103
	DJN -1, @-10
	SUB @127, 106
	SUB <0, @401
	SUB 0, 7
	JMZ 0, #401
	SLT 0, 4
	JMZ 0, 1
	MOV -7, <-20
	DAT <121, #103
	JMZ 0, 1
	SUB <0, @401
	SUB <0, @401
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <332
	SPL 0, <332
	DJN -1, @-20
	SLT 210, 34
	SPL 0, <332
	SPL 0, <332
	ADD 270, 60
	ADD 270, 60
