// Seed: 1651041952
module module_0 (
    output wand id_0,
    output wor  id_1,
    output tri1 id_2,
    output tri1 id_3,
    input  wand id_4
);
  assign id_3 = ~id_4;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    inout tri0 id_2,
    input wand id_3,
    input wire id_4,
    input tri id_5,
    input supply0 id_6,
    output supply0 id_7,
    input uwire id_8,
    output tri id_9,
    output wand id_10,
    input wire id_11,
    input uwire id_12,
    input tri1 id_13,
    input tri id_14,
    input wand id_15,
    input wire id_16
);
  id_18(
      .id_0(1), .id_1(id_2), .id_2(1), .id_3(id_9), .id_4(1 !=? 1'b0), .id_5(1 == id_5)
  );
  wire id_19;
  wire id_20;
  wire id_21;
  module_0(
      id_0, id_2, id_7, id_2, id_3
  );
endmodule
