Classic Timing Analyzer report for Lab9
Tue Dec 16 13:09:55 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'TS'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+-------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                    ; To                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+-------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.597 ns                                       ; SC                      ; state:comb_3|state.0110 ; --         ; TS       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.991 ns                                       ; state:comb_3|A[6]       ; A[6]                    ; TS         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.008 ns                                      ; SC                      ; state:comb_3|state.1001 ; --         ; TS       ; 0            ;
; Clock Setup: 'TS'            ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.1001 ; state:comb_3|state.1010 ; TS         ; TS       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                         ;                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+-------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; TS              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'TS'                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.1001 ; state:comb_3|state.1010 ; TS         ; TS       ; None                        ; None                      ; 1.437 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.1010 ; state:comb_3|state.1011 ; TS         ; TS       ; None                        ; None                      ; 1.324 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.1001 ; state:comb_3|C[2]       ; TS         ; TS       ; None                        ; None                      ; 1.336 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.1001 ; state:comb_3|C[0]       ; TS         ; TS       ; None                        ; None                      ; 1.335 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0100 ; state:comb_3|A[6]       ; TS         ; TS       ; None                        ; None                      ; 1.333 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0100 ; state:comb_3|A[1]       ; TS         ; TS       ; None                        ; None                      ; 1.332 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0010 ; state:comb_3|A[7]       ; TS         ; TS       ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0000 ; state:comb_3|A[7]       ; TS         ; TS       ; None                        ; None                      ; 0.834 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0010 ; state:comb_3|A[5]       ; TS         ; TS       ; None                        ; None                      ; 0.828 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0110 ; state:comb_3|ST         ; TS         ; TS       ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0111 ; state:comb_3|B[2]       ; TS         ; TS       ; None                        ; None                      ; 0.730 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0101 ; state:comb_3|state.1001 ; TS         ; TS       ; None                        ; None                      ; 0.727 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0011 ; state:comb_3|A[5]       ; TS         ; TS       ; None                        ; None                      ; 0.707 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0011 ; state:comb_3|A[7]       ; TS         ; TS       ; None                        ; None                      ; 0.704 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0000 ; state:comb_3|A[3]       ; TS         ; TS       ; None                        ; None                      ; 0.665 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0000 ; state:comb_3|state.0001 ; TS         ; TS       ; None                        ; None                      ; 0.655 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.1001 ; state:comb_3|ST         ; TS         ; TS       ; None                        ; None                      ; 0.633 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0111 ; state:comb_3|state.1000 ; TS         ; TS       ; None                        ; None                      ; 0.620 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.1000 ; state:comb_3|state.0000 ; TS         ; TS       ; None                        ; None                      ; 0.611 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0110 ; state:comb_3|state.0111 ; TS         ; TS       ; None                        ; None                      ; 0.607 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0010 ; state:comb_3|state.0011 ; TS         ; TS       ; None                        ; None                      ; 0.556 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0000 ; state:comb_3|A[5]       ; TS         ; TS       ; None                        ; None                      ; 0.555 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0011 ; state:comb_3|state.0100 ; TS         ; TS       ; None                        ; None                      ; 0.553 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0100 ; state:comb_3|A[7]       ; TS         ; TS       ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0100 ; state:comb_3|state.0101 ; TS         ; TS       ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0100 ; state:comb_3|A[2]       ; TS         ; TS       ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0001 ; state:comb_3|state.0010 ; TS         ; TS       ; None                        ; None                      ; 0.529 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.1010 ; state:comb_3|C[1]       ; TS         ; TS       ; None                        ; None                      ; 0.529 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.1010 ; state:comb_3|C[2]       ; TS         ; TS       ; None                        ; None                      ; 0.528 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0111 ; state:comb_3|B[1]       ; TS         ; TS       ; None                        ; None                      ; 0.522 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0001 ; state:comb_3|A[4]       ; TS         ; TS       ; None                        ; None                      ; 0.511 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0011 ; state:comb_3|A[0]       ; TS         ; TS       ; None                        ; None                      ; 0.505 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0101 ; state:comb_3|state.0110 ; TS         ; TS       ; None                        ; None                      ; 0.506 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0110 ; state:comb_3|B[0]       ; TS         ; TS       ; None                        ; None                      ; 0.506 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0011 ; state:comb_3|A[2]       ; TS         ; TS       ; None                        ; None                      ; 0.452 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0011 ; state:comb_3|ST         ; TS         ; TS       ; None                        ; None                      ; 0.450 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0110 ; state:comb_3|B[2]       ; TS         ; TS       ; None                        ; None                      ; 0.447 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0001 ; state:comb_3|A[7]       ; TS         ; TS       ; None                        ; None                      ; 0.432 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.0001 ; state:comb_3|A[5]       ; TS         ; TS       ; None                        ; None                      ; 0.428 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; state:comb_3|state.1011 ; state:comb_3|state.0000 ; TS         ; TS       ; None                        ; None                      ; 0.413 ns                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+------+-------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                      ; To Clock ;
+-------+--------------+------------+------+-------------------------+----------+
; N/A   ; None         ; 3.597 ns   ; SC   ; state:comb_3|state.0110 ; TS       ;
; N/A   ; None         ; 3.247 ns   ; SC   ; state:comb_3|state.1001 ; TS       ;
+-------+--------------+------------+------+-------------------------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+-------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From              ; To   ; From Clock ;
+-------+--------------+------------+-------------------+------+------------+
; N/A   ; None         ; 7.991 ns   ; state:comb_3|A[6] ; A[6] ; TS         ;
; N/A   ; None         ; 7.508 ns   ; state:comb_3|A[4] ; A[4] ; TS         ;
; N/A   ; None         ; 7.443 ns   ; state:comb_3|A[5] ; A[5] ; TS         ;
; N/A   ; None         ; 6.535 ns   ; state:comb_3|A[2] ; A[2] ; TS         ;
; N/A   ; None         ; 6.463 ns   ; state:comb_3|B[1] ; B[1] ; TS         ;
; N/A   ; None         ; 6.090 ns   ; state:comb_3|B[0] ; B[0] ; TS         ;
; N/A   ; None         ; 5.752 ns   ; state:comb_3|A[7] ; A[7] ; TS         ;
; N/A   ; None         ; 5.421 ns   ; state:comb_3|B[2] ; B[2] ; TS         ;
; N/A   ; None         ; 5.240 ns   ; state:comb_3|C[0] ; C[0] ; TS         ;
; N/A   ; None         ; 5.239 ns   ; state:comb_3|C[2] ; C[2] ; TS         ;
; N/A   ; None         ; 5.185 ns   ; state:comb_3|ST   ; ST   ; TS         ;
; N/A   ; None         ; 5.037 ns   ; state:comb_3|C[1] ; C[1] ; TS         ;
; N/A   ; None         ; 5.017 ns   ; state:comb_3|A[3] ; A[3] ; TS         ;
; N/A   ; None         ; 5.008 ns   ; state:comb_3|A[0] ; A[0] ; TS         ;
; N/A   ; None         ; 4.992 ns   ; state:comb_3|A[1] ; A[1] ; TS         ;
+-------+--------------+------------+-------------------+------+------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+------+-------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                      ; To Clock ;
+---------------+-------------+-----------+------+-------------------------+----------+
; N/A           ; None        ; -3.008 ns ; SC   ; state:comb_3|state.1001 ; TS       ;
; N/A           ; None        ; -3.358 ns ; SC   ; state:comb_3|state.0110 ; TS       ;
+---------------+-------------+-----------+------+-------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 16 13:09:55 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab9 -c Lab9 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "TS" is an undefined clock
Info: Clock "TS" Internal fmax is restricted to 500.0 MHz between source register "state:comb_3|state.1001" and destination register "state:comb_3|state.1010"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.437 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y1_N1; Fanout = 4; REG Node = 'state:comb_3|state.1001'
            Info: 2: + IC(1.128 ns) + CELL(0.309 ns) = 1.437 ns; Loc. = LCFF_X29_Y1_N23; Fanout = 3; REG Node = 'state:comb_3|state.1010'
            Info: Total cell delay = 0.309 ns ( 21.50 % )
            Info: Total interconnect delay = 1.128 ns ( 78.50 % )
        Info: - Smallest clock skew is 0.015 ns
            Info: + Shortest clock path from clock "TS" to destination register is 2.487 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'TS'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'TS~clkctrl'
                Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X29_Y1_N23; Fanout = 3; REG Node = 'state:comb_3|state.1010'
                Info: Total cell delay = 1.472 ns ( 59.19 % )
                Info: Total interconnect delay = 1.015 ns ( 40.81 % )
            Info: - Longest clock path from clock "TS" to source register is 2.472 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'TS'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'TS~clkctrl'
                Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X14_Y1_N1; Fanout = 4; REG Node = 'state:comb_3|state.1001'
                Info: Total cell delay = 1.472 ns ( 59.55 % )
                Info: Total interconnect delay = 1.000 ns ( 40.45 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "state:comb_3|state.0110" (data pin = "SC", clock pin = "TS") is 3.597 ns
    Info: + Longest pin to register delay is 5.979 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A15; Fanout = 2; PIN Node = 'SC'
        Info: 2: + IC(4.610 ns) + CELL(0.357 ns) = 5.824 ns; Loc. = LCCOMB_X14_Y1_N26; Fanout = 1; COMB Node = 'state:comb_3|state~31'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.979 ns; Loc. = LCFF_X14_Y1_N27; Fanout = 4; REG Node = 'state:comb_3|state.0110'
        Info: Total cell delay = 1.369 ns ( 22.90 % )
        Info: Total interconnect delay = 4.610 ns ( 77.10 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "TS" to destination register is 2.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'TS'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'TS~clkctrl'
        Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X14_Y1_N27; Fanout = 4; REG Node = 'state:comb_3|state.0110'
        Info: Total cell delay = 1.472 ns ( 59.55 % )
        Info: Total interconnect delay = 1.000 ns ( 40.45 % )
Info: tco from clock "TS" to destination pin "A[6]" through register "state:comb_3|A[6]" is 7.991 ns
    Info: + Longest clock path from clock "TS" to source register is 2.490 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'TS'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'TS~clkctrl'
        Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X30_Y1_N17; Fanout = 1; REG Node = 'state:comb_3|A[6]'
        Info: Total cell delay = 1.472 ns ( 59.12 % )
        Info: Total interconnect delay = 1.018 ns ( 40.88 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y1_N17; Fanout = 1; REG Node = 'state:comb_3|A[6]'
        Info: 2: + IC(3.303 ns) + CELL(2.104 ns) = 5.407 ns; Loc. = PIN_K15; Fanout = 0; PIN Node = 'A[6]'
        Info: Total cell delay = 2.104 ns ( 38.91 % )
        Info: Total interconnect delay = 3.303 ns ( 61.09 % )
Info: th for register "state:comb_3|state.1001" (data pin = "SC", clock pin = "TS") is -3.008 ns
    Info: + Longest clock path from clock "TS" to destination register is 2.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'TS'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'TS~clkctrl'
        Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X14_Y1_N1; Fanout = 4; REG Node = 'state:comb_3|state.1001'
        Info: Total cell delay = 1.472 ns ( 59.55 % )
        Info: Total interconnect delay = 1.000 ns ( 40.45 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.629 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A15; Fanout = 2; PIN Node = 'SC'
        Info: 2: + IC(4.564 ns) + CELL(0.053 ns) = 5.474 ns; Loc. = LCCOMB_X14_Y1_N0; Fanout = 1; COMB Node = 'state:comb_3|state~32'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.629 ns; Loc. = LCFF_X14_Y1_N1; Fanout = 4; REG Node = 'state:comb_3|state.1001'
        Info: Total cell delay = 1.065 ns ( 18.92 % )
        Info: Total interconnect delay = 4.564 ns ( 81.08 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Tue Dec 16 13:09:55 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


