[OpenPhySyn] [2021-04-06 16:15:00.730] [info] Loaded 6 transforms.
[OpenPhySyn] [2021-04-06 16:15:05.960] [info] OpenPhySyn: 1.8.1
Warning: /openLANE_flow/designs/vm/runs/final/tmp/opt.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/vm/runs/final/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 438 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/vm/runs/final/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/vm/runs/final/tmp/placement/replace.def
Notice 0: Design: vm
Notice 0:     Created 14 pins.
Notice 0:     Created 298 components and 1220 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 95 nets and 300 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/vm/runs/final/tmp/placement/replace.def
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.01765
=============== Initial Reports =============
Startpoint: _154_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _160_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _154_/CLK (sky130_fd_sc_hd__dfxtp_4)
   0.66    0.66 v _154_/Q (sky130_fd_sc_hd__dfxtp_4)
   0.57    1.23 v _081_/X (sky130_fd_sc_hd__or2_4)
   0.96    2.19 v _084_/X (sky130_fd_sc_hd__or4_4)
   0.98    3.18 v _085_/X (sky130_fd_sc_hd__or4_4)
   0.21    3.39 ^ _086_/Y (sky130_fd_sc_hd__inv_2)
   0.23    3.63 ^ _103_/X (sky130_fd_sc_hd__a21o_4)
   0.16    3.79 v _104_/Y (sky130_fd_sc_hd__inv_2)
   0.25    4.04 v _105_/X (sky130_fd_sc_hd__o21a_4)
   0.76    4.80 v _107_/X (sky130_fd_sc_hd__or3_4)
   0.11    4.91 ^ _108_/Y (sky130_fd_sc_hd__inv_2)
   0.00    4.91 ^ _160_/D (sky130_fd_sc_hd__dfxtp_4)
           4.91   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _160_/CLK (sky130_fd_sc_hd__dfxtp_4)
  -0.15    9.85   library setup time
           9.85   data required time
---------------------------------------------------------
           9.85   data required time
          -4.91   data arrival time
---------------------------------------------------------
           4.94   slack (MET)


Capacitance violations: 0
Transition violations: 0
wns 0.00
tns 0.00
Initial area: 14864 um2
OpenPhySyn timing repair:
[OpenPhySyn] [2021-04-06 16:15:42.462] [info] Invoking repair_timing transform
[OpenPhySyn] [2021-04-06 16:15:42.497] [info] Buffer library: sky130_fd_sc_hd__buf_2, sky130_fd_sc_hd__buf_4, sky130_fd_sc_hd__buf_8
[OpenPhySyn] [2021-04-06 16:15:42.497] [info] Inverter library: None
[OpenPhySyn] [2021-04-06 16:15:42.497] [info] Buffering: enabled
[OpenPhySyn] [2021-04-06 16:15:42.498] [info] Driver sizing: enabled
[OpenPhySyn] [2021-04-06 16:15:42.498] [info] Pin-swapping: enabled
[OpenPhySyn] [2021-04-06 16:15:42.498] [info] Mode: Timing-Driven
[OpenPhySyn] [2021-04-06 16:15:42.498] [info] Iteration 1
[OpenPhySyn] [2021-04-06 16:15:42.744] [info] No more violations or cannot find more optimal buffer
[OpenPhySyn] [2021-04-06 16:15:42.745] [info] Runtime: 0s
[OpenPhySyn] [2021-04-06 16:15:42.745] [info] Buffers: 0
[OpenPhySyn] [2021-04-06 16:15:42.745] [info] Resize up: 0
[OpenPhySyn] [2021-04-06 16:15:42.745] [info] Resize down: 0
[OpenPhySyn] [2021-04-06 16:15:42.745] [info] Pin Swap: 0
[OpenPhySyn] [2021-04-06 16:15:42.745] [info] Buffered nets: 0
[OpenPhySyn] [2021-04-06 16:15:42.745] [info] Fanout violations: 0
[OpenPhySyn] [2021-04-06 16:15:42.745] [info] Transition violations: 0
[OpenPhySyn] [2021-04-06 16:15:42.745] [info] Capacitance violations: 0
[OpenPhySyn] [2021-04-06 16:15:42.745] [info] Slack gain: 0.0
[OpenPhySyn] [2021-04-06 16:15:42.745] [info] Initial area: 1486
[OpenPhySyn] [2021-04-06 16:15:42.746] [info] New area: 1486
[OpenPhySyn] [2021-04-06 16:15:42.746] [info] Finished repair_timing transform (0)
Added/updated 0 cells
=============== Final Reports =============
Startpoint: _154_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _160_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _154_/CLK (sky130_fd_sc_hd__dfxtp_4)
   0.66    0.66 v _154_/Q (sky130_fd_sc_hd__dfxtp_4)
   0.57    1.23 v _081_/X (sky130_fd_sc_hd__or2_4)
   0.96    2.19 v _084_/X (sky130_fd_sc_hd__or4_4)
   0.98    3.18 v _085_/X (sky130_fd_sc_hd__or4_4)
   0.21    3.39 ^ _086_/Y (sky130_fd_sc_hd__inv_2)
   0.23    3.63 ^ _103_/X (sky130_fd_sc_hd__a21o_4)
   0.16    3.79 v _104_/Y (sky130_fd_sc_hd__inv_2)
   0.25    4.04 v _105_/X (sky130_fd_sc_hd__o21a_4)
   0.76    4.80 v _107_/X (sky130_fd_sc_hd__or3_4)
   0.11    4.91 ^ _108_/Y (sky130_fd_sc_hd__inv_2)
   0.00    4.91 ^ _160_/D (sky130_fd_sc_hd__dfxtp_4)
           4.91   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ _160_/CLK (sky130_fd_sc_hd__dfxtp_4)
  -0.15    9.85   library setup time
           9.85   data required time
---------------------------------------------------------
           9.85   data required time
          -4.91   data arrival time
---------------------------------------------------------
           4.94   slack (MET)


Capacitance violations: 0
Transition violations: 0
wns 0.00
tns 0.00
Final area: 14864 um2
Export optimized design
