INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep 22 12:23:39 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bisection
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.090ns  (required time - arrival time)
  Source:                 addf2/ip/roundingAdder/X_1_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer0/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.783ns  (logic 2.558ns (20.011%)  route 10.225ns (79.989%))
  Logic Levels:           37  (CARRY4=13 LUT2=2 LUT4=3 LUT5=2 LUT6=17)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3039, unset)         0.537     0.537    addf2/ip/roundingAdder/clk
                         FDRE                                         r  addf2/ip/roundingAdder/X_1_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 r  addf2/ip/roundingAdder/X_1_d1_reg[3]/Q
                         net (fo=2, unplaced)         0.679     1.391    addf2/ip/roundingAdder/X_1_d1_reg_n_0_[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.303     1.694 r  addf2/ip/roundingAdder/outs_reg[2]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007     1.701    addf2/ip/roundingAdder/outs_reg[2]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.755 r  addf2/ip/roundingAdder/outs_reg[6]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.755    addf2/ip/roundingAdder/outs_reg[6]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.809 r  addf2/ip/roundingAdder/outs_reg[10]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.809    addf2/ip/roundingAdder/outs_reg[10]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.863 r  addf2/ip/roundingAdder/outs_reg[14]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.863    addf2/ip/roundingAdder/outs_reg[14]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.917 r  addf2/ip/roundingAdder/outs_reg[18]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.917    addf2/ip/roundingAdder/outs_reg[18]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.971 r  addf2/ip/roundingAdder/outs_reg[22]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.971    addf2/ip/roundingAdder/outs_reg[22]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.025 r  addf2/ip/roundingAdder/outs_reg[26]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.025    addf2/ip/roundingAdder/outs_reg[26]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.079 r  addf2/ip/roundingAdder/outs_reg[30]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.079    addf2/ip/roundingAdder/outs_reg[30]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     2.252 r  addf2/ip/roundingAdder/outs_reg[30]_i_3__0/O[1]
                         net (fo=12, unplaced)        0.399     2.651    addf2/ip/roundingAdder/RoundedExpFrac[33]
                         LUT6 (Prop_lut6_I3_O)        0.125     2.776 f  addf2/ip/roundingAdder/outs[30]_i_4/O
                         net (fo=11, unplaced)        0.316     3.092    addf2/ip/roundingAdder/outs[30]_i_4_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.135 f  addf2/ip/roundingAdder/outs[24]_i_1__3/O
                         net (fo=6, unplaced)         0.774     3.909    addf2/ip/roundingAdder/D[24]
                         LUT5 (Prop_lut5_I0_O)        0.043     3.952 f  addf2/ip/roundingAdder/ltOp_carry_i_18/O
                         net (fo=4, unplaced)         0.294     4.246    addf2/ip/roundingAdder/ltOp_carry_i_18_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043     4.289 r  addf2/ip/roundingAdder/ltOp_carry_i_16__0/O
                         net (fo=22, unplaced)        0.332     4.621    addf2/ip/roundingAdder/excRt_d8_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.664 f  addf2/ip/roundingAdder/ltOp_carry_i_15/O
                         net (fo=2, unplaced)         0.281     4.945    buffer9/control/ltOp_carry_1
                         LUT6 (Prop_lut6_I5_O)        0.043     4.988 r  buffer9/control/ltOp_carry_i_3/O
                         net (fo=1, unplaced)         0.497     5.485    cmpf0/operator/operator/ExpFracCmp/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     5.738 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.745    cmpf0/operator/operator/ExpFracCmp/ltOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.799 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.799    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.853 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     5.853    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.907 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__2/CO[3]
                         net (fo=2, unplaced)         0.639     6.546    addf2/ip/roundingAdder/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     6.589 f  addf2/ip/roundingAdder/reg_out0_i_4/O
                         net (fo=1, unplaced)         0.270     6.859    buffer9/control/reg_out1_i_3__1
                         LUT6 (Prop_lut6_I5_O)        0.043     6.902 r  buffer9/control/reg_out0_i_3/O
                         net (fo=3, unplaced)         0.288     7.190    fork14/control/generateBlocks[1].regblock/buffer14_outs
                         LUT6 (Prop_lut6_I2_O)        0.043     7.233 f  fork14/control/generateBlocks[1].regblock/reg_out0_i_2__0/O
                         net (fo=3, unplaced)         0.288     7.521    mulf3/one_slot_break_dv/fork14_outs_1_valid
                         LUT6 (Prop_lut6_I4_O)        0.043     7.564 f  mulf3/one_slot_break_dv/fullReg_i_5/O
                         net (fo=4, unplaced)         0.294     7.858    control_merge0/fork_valid/generateBlocks[1].regblock/select0_result_valid
                         LUT6 (Prop_lut6_I1_O)        0.043     7.901 f  control_merge0/fork_valid/generateBlocks[1].regblock/outputValid_i_6/O
                         net (fo=4, unplaced)         0.294     8.195    fork18/control/generateBlocks[2].regblock/condition_ready0_10
                         LUT5 (Prop_lut5_I4_O)        0.043     8.238 r  fork18/control/generateBlocks[2].regblock/Cin_1_d1_i_5__4/O
                         net (fo=4, unplaced)         0.294     8.532    fork18/control/generateBlocks[1].regblock/Mint[1]
                         LUT6 (Prop_lut6_I2_O)        0.043     8.575 f  fork18/control/generateBlocks[1].regblock/Cin_1_d1_i_1__5/O
                         net (fo=151, unplaced)       0.380     8.955    mulf3/one_slot_break_dv/one_slot_break_dv_ready_26
                         LUT6 (Prop_lut6_I0_O)        0.043     8.998 f  mulf3/one_slot_break_dv/transmitValue_i_3__7/O
                         net (fo=4, unplaced)         0.294     9.292    addf2/one_slot_break_dv/transmitValue_reg_0
                         LUT4 (Prop_lut4_I3_O)        0.043     9.335 r  addf2/one_slot_break_dv/Cin_1_d1_i_4__4/O
                         net (fo=3, unplaced)         0.425     9.760    mulf3/one_slot_break_dv/Mint_0[1]
                         LUT6 (Prop_lut6_I1_O)        0.043     9.803 f  mulf3/one_slot_break_dv/Cin_1_d1_i_1__4/O
                         net (fo=148, unplaced)       0.379    10.182    mulf3/one_slot_break_dv/subf0_result_ready
                         LUT2 (Prop_lut2_I0_O)        0.043    10.225 f  mulf3/one_slot_break_dv/Cin_1_d1_i_1__3/O
                         net (fo=378, unplaced)       0.403    10.628    mulf3/one_slot_break_dv/outputValid_reg_5
                         LUT6 (Prop_lut6_I0_O)        0.043    10.671 f  mulf3/one_slot_break_dv/transmitValue_i_2__25/O
                         net (fo=5, unplaced)         0.298    10.969    control_merge0/one_slot_break_r/control/Cin_1_d1_reg
                         LUT6 (Prop_lut6_I3_O)        0.043    11.012 r  control_merge0/one_slot_break_r/control/Cin_1_d1_i_5__2/O
                         net (fo=2, unplaced)         0.281    11.293    addf2/one_slot_break_dv/Cin_1_d1_reg_1
                         LUT6 (Prop_lut6_I4_O)        0.043    11.336 f  addf2/one_slot_break_dv/Cin_1_d1_i_1__6/O
                         net (fo=408, unplaced)       0.405    11.741    fork6/control/generateBlocks[1].regblock/Mint
                         LUT6 (Prop_lut6_I0_O)        0.043    11.784 f  fork6/control/generateBlocks[1].regblock/Cin_1_d1_i_1__7/O
                         net (fo=154, unplaced)       0.380    12.164    fork6/control/generateBlocks[1].regblock/outputValid_reg
                         LUT2 (Prop_lut2_I0_O)        0.043    12.207 f  fork6/control/generateBlocks[1].regblock/Cin_1_d1_i_1__1/O
                         net (fo=374, unplaced)       0.403    12.610    fork2/control/generateBlocks[0].regblock/one_slot_break_dv_ready
                         LUT6 (Prop_lut6_I4_O)        0.043    12.653 r  fork2/control/generateBlocks[0].regblock/fullReg_i_3__0/O
                         net (fo=2, unplaced)         0.281    12.934    control_merge0/one_slot_break_r/control/anyBlockStop_35
                         LUT4 (Prop_lut4_I2_O)        0.043    12.977 r  control_merge0/one_slot_break_r/control/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.343    13.320    buffer0/E[0]
                         FDRE                                         r  buffer0/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3039, unset)         0.510    10.510    buffer0/clk
                         FDRE                                         r  buffer0/dataReg_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_CE)      -0.245    10.230    buffer0/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                         -13.320    
  -------------------------------------------------------------------
                         slack                                 -3.090    




