

================================================================
== Vivado HLS Report for 'Linear_layer_ds0'
================================================================
* Date:           Thu Aug 31 04:11:03 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  42522699|  42522699| 0.425 sec | 0.425 sec |  42522699|  42522699|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+----------+----------+----------+-----------+-----------+------+----------+
        |                 |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1         |      9240|      9240|       770|          -|          -|    12|    no    |
        | + Loop 1.1      |       768|       768|         1|          -|          -|   768|    no    |
        |- l_gemm_i9      |  42485784|  42485784|   3540482|          -|          -|    12|    no    |
        | + l_j9          |   3540480|   3540480|      4610|          -|          -|   768|    no    |
        |  ++ l_S_k_0_k3  |      4608|      4608|         6|          -|          -|   768|    no    |
        |- l_bias_i10     |     27672|     27672|      2306|          -|          -|    12|    no    |
        | + l_j10         |      2304|      2304|         3|          -|          -|   768|    no    |
        +-----------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 12 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 6 
12 --> 13 
13 --> 14 12 
14 --> 15 
15 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:195]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%v106_0 = phi i4 [ 0, %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %v106, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'v106_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln195 = icmp eq i4 %v106_0, -4" [kernel.cpp:195]   --->   Operation 18 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%v106 = add i4 %v106_0, 1" [kernel.cpp:195]   --->   Operation 20 'add' 'v106' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln195, label %.preheader366.preheader, label %.preheader367.preheader" [kernel.cpp:195]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_54 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v106_0, i10 0)" [kernel.cpp:197]   --->   Operation 22 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i14 %tmp_54 to i15" [kernel.cpp:197]   --->   Operation 23 'zext' 'zext_ln203' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_55 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %v106_0, i8 0)" [kernel.cpp:197]   --->   Operation 24 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i12 %tmp_55 to i15" [kernel.cpp:197]   --->   Operation 25 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.81ns)   --->   "%sub_ln203 = sub i15 %zext_ln203, %zext_ln203_11" [kernel.cpp:197]   --->   Operation 26 'sub' 'sub_ln203' <Predicate = (!icmp_ln195)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader367" [kernel.cpp:196]   --->   Operation 27 'br' <Predicate = (!icmp_ln195)> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader366" [kernel.cpp:200]   --->   Operation 28 'br' <Predicate = (icmp_ln195)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%v107_0 = phi i10 [ %v107, %0 ], [ 0, %.preheader367.preheader ]"   --->   Operation 29 'phi' 'v107_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.77ns)   --->   "%icmp_ln196 = icmp eq i10 %v107_0, -256" [kernel.cpp:196]   --->   Operation 30 'icmp' 'icmp_ln196' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_410 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 31 'speclooptripcount' 'empty_410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.73ns)   --->   "%v107 = add i10 %v107_0, 1" [kernel.cpp:196]   --->   Operation 32 'add' 'v107' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln196, label %.loopexit.loopexit, label %0" [kernel.cpp:196]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i10 %v107_0 to i15" [kernel.cpp:197]   --->   Operation 34 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.94ns)   --->   "%add_ln203 = add i15 %sub_ln203, %zext_ln203_14" [kernel.cpp:197]   --->   Operation 35 'add' 'add_ln203' <Predicate = (!icmp_ln196)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i15 %add_ln203 to i64" [kernel.cpp:197]   --->   Operation 36 'sext' 'sext_ln203' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%v104_V_addr = getelementptr [9216 x i24]* %v104_V, i64 0, i64 %sext_ln203" [kernel.cpp:197]   --->   Operation 37 'getelementptr' 'v104_V_addr' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.25ns)   --->   "store i24 0, i24* %v104_V_addr, align 4" [kernel.cpp:197]   --->   Operation 38 'store' <Predicate = (!icmp_ln196)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader367" [kernel.cpp:196]   --->   Operation 39 'br' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 40 'br' <Predicate = (icmp_ln196)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.81>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%i9_0 = phi i4 [ %i9, %l_gemm_i9_end ], [ 0, %.preheader366.preheader ]"   --->   Operation 41 'phi' 'i9_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln200 = icmp eq i4 %i9_0, -4" [kernel.cpp:200]   --->   Operation 42 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_411 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 43 'speclooptripcount' 'empty_411' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.73ns)   --->   "%i9 = add i4 %i9_0, 1" [kernel.cpp:200]   --->   Operation 44 'add' 'i9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln200, label %.preheader.preheader, label %l_gemm_i9_begin" [kernel.cpp:200]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str22) nounwind" [kernel.cpp:200]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str22)" [kernel.cpp:200]   --->   Operation 47 'specregionbegin' 'tmp' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_56 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i9_0, i10 0)" [kernel.cpp:203]   --->   Operation 48 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i14 %tmp_56 to i15" [kernel.cpp:203]   --->   Operation 49 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_57 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i9_0, i8 0)" [kernel.cpp:203]   --->   Operation 50 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i12 %tmp_57 to i15" [kernel.cpp:203]   --->   Operation 51 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.81ns)   --->   "%sub_ln203_1 = sub i15 %zext_ln203_12, %zext_ln203_13" [kernel.cpp:203]   --->   Operation 52 'sub' 'sub_ln203_1' <Predicate = (!icmp_ln200)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:201]   --->   Operation 53 'br' <Predicate = (!icmp_ln200)> <Delay = 1.76>
ST_4 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:215]   --->   Operation 54 'br' <Predicate = (icmp_ln200)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 2.19>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%j9_0 = phi i10 [ 0, %l_gemm_i9_begin ], [ %j9, %l_j9_end ]"   --->   Operation 55 'phi' 'j9_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.77ns)   --->   "%icmp_ln201 = icmp eq i10 %j9_0, -256" [kernel.cpp:201]   --->   Operation 56 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_412 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 57 'speclooptripcount' 'empty_412' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.73ns)   --->   "%j9 = add i10 %j9_0, 1" [kernel.cpp:201]   --->   Operation 58 'add' 'j9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln201, label %l_gemm_i9_end, label %l_j9_begin" [kernel.cpp:201]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str23) nounwind" [kernel.cpp:201]   --->   Operation 60 'specloopname' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str23)" [kernel.cpp:201]   --->   Operation 61 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i10 %j9_0 to i15" [kernel.cpp:204]   --->   Operation 62 'zext' 'zext_ln204' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_60 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j9_0, i10 0)" [kernel.cpp:204]   --->   Operation 63 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i20 %tmp_60 to i21" [kernel.cpp:204]   --->   Operation 64 'zext' 'zext_ln204_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_61 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %j9_0, i8 0)" [kernel.cpp:204]   --->   Operation 65 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln204_2 = zext i18 %tmp_61 to i21" [kernel.cpp:204]   --->   Operation 66 'zext' 'zext_ln204_2' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.19ns)   --->   "%sub_ln204 = sub i21 %zext_ln204_1, %zext_ln204_2" [kernel.cpp:204]   --->   Operation 67 'sub' 'sub_ln204' <Predicate = (!icmp_ln201)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.94ns)   --->   "%add_ln208 = add i15 %sub_ln203_1, %zext_ln204" [kernel.cpp:208]   --->   Operation 68 'add' 'add_ln208' <Predicate = (!icmp_ln201)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln208 = sext i15 %add_ln208 to i64" [kernel.cpp:208]   --->   Operation 69 'sext' 'sext_ln208' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%v104_V_addr_1 = getelementptr [9216 x i24]* %v104_V, i64 0, i64 %sext_ln208" [kernel.cpp:208]   --->   Operation 70 'getelementptr' 'v104_V_addr_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:202]   --->   Operation 71 'br' <Predicate = (!icmp_ln201)> <Delay = 1.76>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_415 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str22, i32 %tmp)" [kernel.cpp:214]   --->   Operation 72 'specregionend' 'empty_415' <Predicate = (icmp_ln201)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader366" [kernel.cpp:200]   --->   Operation 73 'br' <Predicate = (icmp_ln201)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.47>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%k3_0 = phi i10 [ 0, %l_j9_begin ], [ %k3, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83 ]"   --->   Operation 74 'phi' 'k3_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.77ns)   --->   "%icmp_ln202 = icmp eq i10 %k3_0, -256" [kernel.cpp:202]   --->   Operation 75 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_413 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 76 'speclooptripcount' 'empty_413' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.73ns)   --->   "%k3 = add i10 %k3_0, 1" [kernel.cpp:202]   --->   Operation 77 'add' 'k3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln202, label %l_j9_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83" [kernel.cpp:202]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i10 %k3_0 to i21" [kernel.cpp:203]   --->   Operation 79 'zext' 'zext_ln203_15' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i10 %k3_0 to i15" [kernel.cpp:203]   --->   Operation 80 'zext' 'zext_ln203_16' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.94ns)   --->   "%add_ln203_2 = add i15 %zext_ln203_16, %sub_ln203_1" [kernel.cpp:203]   --->   Operation 81 'add' 'add_ln203_2' <Predicate = (!icmp_ln202)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (2.22ns)   --->   "%add_ln204 = add i21 %zext_ln203_15, %sub_ln204" [kernel.cpp:204]   --->   Operation 82 'add' 'add_ln204' <Predicate = (!icmp_ln202)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln204 = sext i21 %add_ln204 to i64" [kernel.cpp:204]   --->   Operation 83 'sext' 'sext_ln204' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%v102_V_addr = getelementptr [589824 x i24]* %v102_V, i64 0, i64 %sext_ln204" [kernel.cpp:204]   --->   Operation 84 'getelementptr' 'v102_V_addr' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_6 : Operation 85 [4/4] (3.25ns)   --->   "%v112_V = load i24* %v102_V_addr, align 4" [kernel.cpp:204]   --->   Operation 85 'load' 'v112_V' <Predicate = (!icmp_ln202)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%empty_414 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str23, i32 %tmp_3)" [kernel.cpp:213]   --->   Operation 86 'specregionend' 'empty_414' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:201]   --->   Operation 87 'br' <Predicate = (icmp_ln202)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 88 [3/4] (3.25ns)   --->   "%v112_V = load i24* %v102_V_addr, align 4" [kernel.cpp:204]   --->   Operation 88 'load' 'v112_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i15 %add_ln203_2 to i64" [kernel.cpp:203]   --->   Operation 89 'sext' 'sext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%v101_V_addr = getelementptr [9216 x i24]* %v101_V, i64 0, i64 %sext_ln203_1" [kernel.cpp:203]   --->   Operation 90 'getelementptr' 'v101_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (3.25ns)   --->   "%v111_V = load i24* %v101_V_addr, align 4" [kernel.cpp:203]   --->   Operation 91 'load' 'v111_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_8 : Operation 92 [2/4] (3.25ns)   --->   "%v112_V = load i24* %v102_V_addr, align 4" [kernel.cpp:204]   --->   Operation 92 'load' 'v112_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 93 [1/2] (3.25ns)   --->   "%v111_V = load i24* %v101_V_addr, align 4" [kernel.cpp:203]   --->   Operation 93 'load' 'v111_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_9 : Operation 94 [1/4] (3.25ns)   --->   "%v112_V = load i24* %v102_V_addr, align 4" [kernel.cpp:204]   --->   Operation 94 'load' 'v112_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_9 : Operation 95 [2/2] (3.25ns)   --->   "%v116_V = load i24* %v104_V_addr_1, align 4" [kernel.cpp:208]   --->   Operation 95 'load' 'v116_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 10 <SV = 8> <Delay = 8.51>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%v113_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v111_V, i16 0)" [kernel.cpp:205]   --->   Operation 96 'bitconcatenate' 'v113_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%v114_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v112_V, i16 0)" [kernel.cpp:206]   --->   Operation 97 'bitconcatenate' 'v114_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i40 %v113_V to i72" [kernel.cpp:207]   --->   Operation 98 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %v114_V to i72" [kernel.cpp:207]   --->   Operation 99 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (8.51ns)   --->   "%r_V = mul i72 %sext_ln1116, %sext_ln1118" [kernel.cpp:207]   --->   Operation 100 'mul' 'r_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/2] (3.25ns)   --->   "%v116_V = load i24* %v104_V_addr_1, align 4" [kernel.cpp:208]   --->   Operation 101 'load' 'v116_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%v117_V = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %r_V, i32 48, i32 71)" [kernel.cpp:209]   --->   Operation 102 'partselect' 'v117_V' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 5.56>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str24) nounwind" [kernel.cpp:202]   --->   Operation 103 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (2.31ns)   --->   "%v118_V = add i24 %v116_V, %v117_V" [kernel.cpp:210]   --->   Operation 104 'add' 'v118_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (3.25ns)   --->   "store i24 %v118_V, i24* %v104_V_addr_1, align 4" [kernel.cpp:211]   --->   Operation 105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:202]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 1.81>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%i10_0 = phi i4 [ %i10, %l_bias_i10_end ], [ 0, %.preheader.preheader ]"   --->   Operation 107 'phi' 'i10_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (1.30ns)   --->   "%icmp_ln215 = icmp eq i4 %i10_0, -4" [kernel.cpp:215]   --->   Operation 108 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%empty_416 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 109 'speclooptripcount' 'empty_416' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (1.73ns)   --->   "%i10 = add i4 %i10_0, 1" [kernel.cpp:215]   --->   Operation 110 'add' 'i10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln215, label %4, label %l_bias_i10_begin" [kernel.cpp:215]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str25) nounwind" [kernel.cpp:215]   --->   Operation 112 'specloopname' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str25)" [kernel.cpp:215]   --->   Operation 113 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_58 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i10_0, i10 0)" [kernel.cpp:218]   --->   Operation 114 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i14 %tmp_58 to i15" [kernel.cpp:218]   --->   Operation 115 'zext' 'zext_ln218' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_59 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i10_0, i8 0)" [kernel.cpp:218]   --->   Operation 116 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln218_1 = zext i12 %tmp_59 to i15" [kernel.cpp:218]   --->   Operation 117 'zext' 'zext_ln218_1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (1.81ns)   --->   "%sub_ln218 = sub i15 %zext_ln218, %zext_ln218_1" [kernel.cpp:218]   --->   Operation 118 'sub' 'sub_ln218' <Predicate = (!icmp_ln215)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:216]   --->   Operation 119 'br' <Predicate = (!icmp_ln215)> <Delay = 1.76>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:223]   --->   Operation 120 'ret' <Predicate = (icmp_ln215)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 5.19>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%j10_0 = phi i10 [ 0, %l_bias_i10_begin ], [ %j10, %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]"   --->   Operation 121 'phi' 'j10_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (1.77ns)   --->   "%icmp_ln216 = icmp eq i10 %j10_0, -256" [kernel.cpp:216]   --->   Operation 122 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%empty_417 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 123 'speclooptripcount' 'empty_417' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (1.73ns)   --->   "%j10 = add i10 %j10_0, 1" [kernel.cpp:216]   --->   Operation 124 'add' 'j10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %l_bias_i10_end, label %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [kernel.cpp:216]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i10 %j10_0 to i64" [kernel.cpp:217]   --->   Operation 126 'zext' 'zext_ln217' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln218_2 = zext i10 %j10_0 to i15" [kernel.cpp:218]   --->   Operation 127 'zext' 'zext_ln218_2' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (1.94ns)   --->   "%add_ln218 = add i15 %sub_ln218, %zext_ln218_2" [kernel.cpp:218]   --->   Operation 128 'add' 'add_ln218' <Predicate = (!icmp_ln216)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln218 = sext i15 %add_ln218 to i64" [kernel.cpp:218]   --->   Operation 129 'sext' 'sext_ln218' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%v104_V_addr_2 = getelementptr [9216 x i24]* %v104_V, i64 0, i64 %sext_ln218" [kernel.cpp:218]   --->   Operation 130 'getelementptr' 'v104_V_addr_2' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%v103_V_addr = getelementptr [768 x i24]* %v103_V, i64 0, i64 %zext_ln217" [kernel.cpp:217]   --->   Operation 131 'getelementptr' 'v103_V_addr' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_13 : Operation 132 [2/2] (3.25ns)   --->   "%v121_V = load i24* %v103_V_addr, align 4" [kernel.cpp:217]   --->   Operation 132 'load' 'v121_V' <Predicate = (!icmp_ln216)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_13 : Operation 133 [2/2] (3.25ns)   --->   "%v122_V = load i24* %v104_V_addr_2, align 4" [kernel.cpp:218]   --->   Operation 133 'load' 'v122_V' <Predicate = (!icmp_ln216)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%empty_418 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str25, i32 %tmp_s)" [kernel.cpp:222]   --->   Operation 134 'specregionend' 'empty_418' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:215]   --->   Operation 135 'br' <Predicate = (icmp_ln216)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 5.56>
ST_14 : Operation 136 [1/2] (3.25ns)   --->   "%v121_V = load i24* %v103_V_addr, align 4" [kernel.cpp:217]   --->   Operation 136 'load' 'v121_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_14 : Operation 137 [1/2] (3.25ns)   --->   "%v122_V = load i24* %v104_V_addr_2, align 4" [kernel.cpp:218]   --->   Operation 137 'load' 'v122_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_14 : Operation 138 [1/1] (2.31ns)   --->   "%v123_V = add i24 %v122_V, %v121_V" [kernel.cpp:219]   --->   Operation 138 'add' 'v123_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 3.25>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str26) nounwind" [kernel.cpp:216]   --->   Operation 139 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (3.25ns)   --->   "store i24 %v123_V, i24* %v104_V_addr_2, align 4" [kernel.cpp:220]   --->   Operation 140 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:216]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v106') with incoming values : ('v106', kernel.cpp:195) [7]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'phi' operation ('v106') with incoming values : ('v106', kernel.cpp:195) [7]  (0 ns)
	'sub' operation ('sub_ln203', kernel.cpp:197) [17]  (1.81 ns)

 <State 3>: 5.2ns
The critical path consists of the following:
	'phi' operation ('v107') with incoming values : ('v107', kernel.cpp:196) [20]  (0 ns)
	'add' operation ('add_ln203', kernel.cpp:197) [27]  (1.94 ns)
	'getelementptr' operation ('v104_V_addr', kernel.cpp:197) [29]  (0 ns)
	'store' operation ('store_ln197', kernel.cpp:197) of constant 0 on array 'v104_V' [30]  (3.25 ns)

 <State 4>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i9') with incoming values : ('i9', kernel.cpp:200) [37]  (0 ns)
	'sub' operation ('sub_ln203_1', kernel.cpp:203) [49]  (1.81 ns)

 <State 5>: 2.2ns
The critical path consists of the following:
	'phi' operation ('j9') with incoming values : ('j9', kernel.cpp:201) [52]  (0 ns)
	'sub' operation ('sub_ln204', kernel.cpp:204) [65]  (2.2 ns)

 <State 6>: 5.48ns
The critical path consists of the following:
	'phi' operation ('k3') with incoming values : ('k3', kernel.cpp:202) [71]  (0 ns)
	'add' operation ('add_ln204', kernel.cpp:204) [83]  (2.23 ns)
	'getelementptr' operation ('v102_V_addr', kernel.cpp:204) [85]  (0 ns)
	'load' operation ('v112.V', kernel.cpp:204) on array 'v102_V' [87]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('v112.V', kernel.cpp:204) on array 'v102_V' [87]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v101_V_addr', kernel.cpp:203) [82]  (0 ns)
	'load' operation ('v111.V', kernel.cpp:203) on array 'v101_V' [86]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('v111.V', kernel.cpp:203) on array 'v101_V' [86]  (3.25 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', kernel.cpp:207) [92]  (8.51 ns)

 <State 11>: 5.57ns
The critical path consists of the following:
	'add' operation ('v118.V', kernel.cpp:210) [95]  (2.31 ns)
	'store' operation ('store_ln211', kernel.cpp:211) of variable 'v118.V', kernel.cpp:210 on array 'v104_V' [96]  (3.25 ns)

 <State 12>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i10') with incoming values : ('i10', kernel.cpp:215) [107]  (0 ns)
	'sub' operation ('sub_ln218', kernel.cpp:218) [119]  (1.81 ns)

 <State 13>: 5.2ns
The critical path consists of the following:
	'phi' operation ('j10') with incoming values : ('j10', kernel.cpp:216) [122]  (0 ns)
	'add' operation ('add_ln218', kernel.cpp:218) [131]  (1.94 ns)
	'getelementptr' operation ('v104_V_addr_2', kernel.cpp:218) [133]  (0 ns)
	'load' operation ('v122.V', kernel.cpp:218) on array 'v104_V' [136]  (3.25 ns)

 <State 14>: 5.57ns
The critical path consists of the following:
	'load' operation ('v121.V', kernel.cpp:217) on array 'v103_V' [135]  (3.25 ns)
	'add' operation ('v123.V', kernel.cpp:219) [137]  (2.31 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln220', kernel.cpp:220) of variable 'v123.V', kernel.cpp:219 on array 'v104_V' [138]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
