// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
// Date        : Tue Aug 24 09:23:46 2021
// Host        : ugt-synth running 64-bit Ubuntu 16.04.7 LTS
// Command     : write_verilog -force -mode funcsim -rename_top rom_lut_calo_inv_dr_sq_3 -prefix
//               rom_lut_calo_inv_dr_sq_3_ rom_lut_calo_inv_dr_sq_3_sim_netlist.v
// Design      : rom_lut_calo_inv_dr_sq_3
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1927-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "rom_lut_calo_inv_dr_sq_3,blk_mem_gen_v8_4_4,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2019.2" *) 
(* NotValidForBitStream *)
module rom_lut_calo_inv_dr_sq_3
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [11:0]douta;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [11:0]NLW_U0_doutb_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.511199 mW" *) 
  (* C_FAMILY = "virtex7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "rom_lut_calo_inv_dr_sq_3.mem" *) 
  (* C_INIT_FILE_NAME = "rom_lut_calo_inv_dr_sq_3.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4096" *) 
  (* C_READ_DEPTH_B = "4096" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "12" *) 
  (* C_READ_WIDTH_B = "12" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "4096" *) 
  (* C_WRITE_DEPTH_B = "4096" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "12" *) 
  (* C_WRITE_WIDTH_B = "12" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[11:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[11:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

module rom_lut_calo_inv_dr_sq_3_blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[3:0]));
  rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[11:4]));
endmodule

module rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width
   (douta,
    clka,
    addra);
  output [3:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [3:0]douta;

  rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    addra);
  output [7:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta;

  rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

module rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    addra);
  output [3:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [3:0]douta;
  wire [15:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h1222111100FEDCBA87531EC963FC84FB61B5F92B4C4C4B18E38D26AD0256899A),
    .INIT_01(256'h11000FEEDCB9875320DB8630C951D84F94E82B4D5D5D4B17D38C158BE1356788),
    .INIT_02(256'h110FEDCBA875420EC9741EB730B72E93E82C5E7F8F7E5C28E38C158BE0245677),
    .INIT_03(256'h210FECB986420EB9641EA73FB73E94F93D7092B3B3A18E4AF59E269CF1356777),
    .INIT_04(256'h321FDCA8642FDA852FB841D840B61B60A3D6E7F7F7E5B17D27C048BE03567899),
    .INIT_05(256'h5420ECA7530DB851EB73FB72E94E93D71A3C5D5D4C29F6B16BF37BE13579ABBC),
    .INIT_06(256'h8631FCA752FC962FB73FB62D83D82C6F92B3C4C3A18F5B06BF48BF2579BDEEFF),
    .INIT_07(256'hB8630EB852EB840C940C72D83E82C6F92A3B4B3A18F5B16B059D0479CE012344),
    .INIT_08(256'hEB852FC952EB73FB72E94FA4F93D7092B4C4C4B2906C28D27BF37ADF24578999),
    .INIT_09(256'h2FB851EA73FB73FA61C72C71B5F92B4D6E6E6D4B28F5A05AE26AE1368ACDEF00),
    .INIT_0A(256'h63FC840D950C83FA50B60A5F92C5E709191907E5C28E38D26BE258BE02356677),
    .INIT_0B(256'hB73FB73FB72E94FA50A5F93D6092B4C5D5C4B2906C27D27B047BE1468ACDEFFF),
    .INIT_0C(256'h0C840B72E940B60B60A5F82C5E7091A2A1907E4B17D27C159D148BDF23567888),
    .INIT_0D(256'h61D94FB61C72D82D71B5F82B4D6F7F7F7E6D4A17D38D27C048CF257ACDF01222),
    .INIT_0E(256'hC72E94FA50B50A4F93C6F92B4D5E6E6D5C3A17E49F4AE38C037AD02568ABCCDD),
    .INIT_0F(256'h2D83E94FA4F93D71B5E81A3C4D5D5D5C4B28F5B17C16B048C0369CE024567888),
    .INIT_10(256'h94FA4FA4E93D71B4E71A3C4D5E6E6D5C3A17E4AF5AF49D159D0368BDF0133445),
    .INIT_11(256'h0B60B5FA4E82B5F81A3C5E6F7F7F6E5C3A07D39E39E27BF37AD0368ACDF00112),
    .INIT_12(256'h82D71C6093D70A3C5E70819191908F6D4A17D38E38D16AE258CE1468ABCDEFFF),
    .INIT_13(256'h0A4F92C6093C5F81A2B3C4C4C4B2A18E5B17D38E38C159D147BD02468ABCDDDE),
    .INIT_14(256'h93C60A3D6092B4D6E7F80807F7E5C3A07D39E49E38D159D147ADF24679ABCCDD),
    .INIT_15(256'h2B5F82B4D7091A3B4C4C4C4B3A18F6C39F5B06B059E26AE147ADF24679ABBCCC),
    .INIT_16(256'hB4E70A3C5E7F8191A2A291907E5C3906C28D38D26BF37BF258BE024689ABCCDD),
    .INIT_17(256'h4E7092B4D6E7F7080807F6E5C3A07D3AF5B06B049D269D147ADF14679ABCDDEE),
    .INIT_18(256'hE7092B4D5E6E7F7F7E6E5C3A18F5C28E39F49E37C048C0369CF13579ACDEEFFF),
    .INIT_19(256'h91A3C4D5E6E7F7E6E5D4B2907E4A17D28D38D26BF48BF369CF1468ABDEF01112),
    .INIT_1A(256'h3C5D6E6F7F7F7F6E5D4B2907D4A06C28D28D16BF37BF369CF2479BDE01233444),
    .INIT_1B(256'hE7F70808080807F6D5C3A07E4A06C28D38D27B048C037AD0368ADE0234567788),
    .INIT_1C(256'h92A2A2A2A2A1907F6D4B18E5B17D39E39E37C159D158CF258ACF1346789ABBBC),
    .INIT_1D(256'h5D5D5D5D4C3B2918F6C3A06D39F4AF5AF49E26BF36AE147ACF13579ACDEFF000),
    .INIT_1E(256'h19190807F6E5C3A18F5C28F5B16C17C16B049D159C037ADF2479BCEF12344555),
    .INIT_1F(256'hD5D4C4B2A18F6D4B18E5B17D39E49E49D27BF48CF36AD0358ACE02456789AAAA),
    .INIT_20(256'hA1908F7E5C3A18E5B28E4B06C17C27C05AE37BF36AD0369CE13578ABCDEF0000),
    .INIT_21(256'h7E5D4B2A17E5C29F6C28E4A05B05AF49D26BF36AE148BD03579BDF0234566677),
    .INIT_22(256'h4B2918F6C3A17E4A07D38E49F49E38D26BF37BF269CF258ACF134679ABCCDDEE),
    .INIT_23(256'h18F6D4B29F6C39F5C17D39E39E38D26BF38C037BE147AD02468ACEF012344555),
    .INIT_24(256'hF6D4A18F5C28F5B17D38E39E38D27B049D159C037AD0358ACF1246789ABCCDDD),
    .INIT_25(256'hD4A18E5C28F5B17D38E49E49E38C16AE37BE269D0369CE13579BCEF123344555),
    .INIT_26(256'hB28F6C29F5B17D39F4AF5AF49E37C049D158C0369DF257ACE0245789ABCDDEEE),
    .INIT_27(256'hA07D3A06C39E4A05B16B06B049E27BF37BF36AD0369CF1368ABDF01344566777),
    .INIT_28(256'h8F5B28E4A06C27D28D28D27B059E26AE26AE148BE1369BDF23578ABCDEFF0000),
    .INIT_29(256'h7E4A06C28E49F5AF5AF49E38C15AE26AE159CF268BE1358ACEF124567899AAAA),
    .INIT_2A(256'h7D39F5B16C27D28D27C16B049D16AE269D147BE1469CE02468ABDEF122344455),
    .INIT_2B(256'h6C28E4AF5A05B05B05AE38C15AE26AE259C0369CF2479BE0135689ABCDEEFFFF),
    .INIT_2C(256'h6C27D39E49F49E39E27C15AE27BF37BE259CF258BD02579BDF0234567899AAAA),
    .INIT_2D(256'h6C17D28D38D38D27C05AE37C048C047BE258CF1479CE13578ACDF01234455666),
    .INIT_2E(256'h6C17D27D27C27C15AF38C159E269D158BF258BE1368BDF135689BCDEFF011112),
    .INIT_2F(256'h7C27D27C27C16BF49D26BF37BF37BE259CF258BE03579BDF1345789ABCCDDDEE),
    .INIT_30(256'h7D27D27C16B05AF38C159E26AE159C036AD0358BD02468ACEF1235677899AAAA),
    .INIT_31(256'h8D38D27D16B059E37C048C048C037AE147AD0368BDF14579BCEF012345566777),
    .INIT_32(256'h9E49E38D27B059E27BF37BF37BE259CF369BE1368BDF13568ABCEF0112333444),
    .INIT_33(256'hB05AF49D27C059E26BF37BF26AD148BE147ACF2469BDF134679ABCDEFF011111),
    .INIT_34(256'hC16B05AE38C15AE26BF37AE269D037AD0368BE02579BDF1245789ABCDDEEFFFF),
    .INIT_35(256'hE38D16BF49D16AE37BF36AE259CF369CF247ACF1358ABDF12356789ABBCCDDDD),
    .INIT_36(256'h059E38C15AE27BF37BF37AE158CF258BE1469BE02468ACEF123467889AABBBBB),
    .INIT_37(256'h27B059E27BF38C048C037BE258CF258BE0368BDF13579BCEF12345678899AAAA),
    .INIT_38(256'h49E27BF48C159D159D048BF259CF258BE0358ACF13578ACDF012345677889999),
    .INIT_39(256'h7B049D16AE26AE26AE159CF369CF258BE0358ACE02468ABDEF02344566778888),
    .INIT_3A(256'h9E27BF48C048C048BF36AD047AD0369BE1358ACE024689BCEF01234556677788),
    .INIT_3B(256'hC159E26AE26AE269D148BE258BE1479CF1468ADF134689BCEF01234456677777),
    .INIT_3C(256'hF48C059D159C048BF269C0369CF258ADF2479BDF13568ABCEF01234556677777),
    .INIT_3D(256'h37BF37BF37BF26AD148BE158BE1369BE0357ACE024579ABDEF01234556677777),
    .INIT_3E(256'h6AE26AE26AE159C036AD0369CF258ADF2469BDF134689BCEF012345566778888),
    .INIT_3F(256'hAE26AE159D048BF259CF258BE1479CE1368ACE024679ACDE0123455677888899),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:4],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    addra);
  output [7:0]douta;
  input clka;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hBEBFBFC0C0C1C2C2C3C3C4C4C5C5C6C6C6C7C7C7C8C8C8C8C9C9C9C9C9C9C9C9),
    .INIT_01(256'hA2A3A4A5A6A7A8A9AAABABACADAEAFB0B1B2B3B4B5B5B6B7B8B9B9BABBBCBCBD),
    .INIT_02(256'hBBBCBCBDBEBEBFBFC0C0C1C1C2C2C3C3C3C4C4C4C5C5C5C5C5C6C6C6C6C6C6C6),
    .INIT_03(256'hA0A1A2A3A4A4A5A6A7A8A9AAABACADAEAFB0B0B1B2B3B4B5B5B6B7B8B8B9BABA),
    .INIT_04(256'hB8B9BABABBBBBCBCBDBDBEBEBFBFC0C0C0C1C1C1C2C2C2C2C2C3C3C3C3C3C3C3),
    .INIT_05(256'h9E9FA0A0A1A2A3A4A5A6A7A8A9AAABABACADAEAFB0B0B1B2B3B4B4B5B6B6B7B8),
    .INIT_06(256'hB6B6B7B8B8B9B9BABABBBBBCBCBCBDBDBDBEBEBEBFBFBFBFBFC0C0C0C0C0C0C0),
    .INIT_07(256'h9C9D9E9E9FA0A1A2A3A4A5A6A7A7A8A9AAABACACADAEAFAFB0B1B2B2B3B4B4B5),
    .INIT_08(256'hB3B4B4B5B5B6B6B7B7B8B8B9B9BABABABBBBBBBCBCBCBCBCBDBDBDBDBDBDBDBD),
    .INIT_09(256'h9A9B9C9C9D9E9FA0A1A2A3A3A4A5A6A7A8A8A9AAABACACADAEAFAFB0B1B1B2B3),
    .INIT_0A(256'hB1B1B2B2B3B3B4B4B5B5B6B6B6B7B7B8B8B8B8B9B9B9B9BABABABABABABABABA),
    .INIT_0B(256'h98999A9B9B9C9D9E9FA0A1A1A2A3A4A5A5A6A7A8A8A9AAABABACADADAEAFAFB0),
    .INIT_0C(256'hAEAFAFB0B0B1B1B2B2B3B3B3B4B4B5B5B5B5B6B6B6B6B7B7B7B7B7B7B7B7B7B7),
    .INIT_0D(256'h96979899999A9B9C9D9E9E9FA0A1A2A2A3A4A5A5A6A7A8A8A9AAAAABACACADAD),
    .INIT_0E(256'hACACADADAEAEAFAFB0B0B0B1B1B2B2B2B3B3B3B3B4B4B4B4B4B4B5B5B5B5B5B5),
    .INIT_0F(256'h949596979898999A9B9C9C9D9E9FA0A0A1A2A3A3A4A5A5A6A7A7A8A9A9AAAAAB),
    .INIT_10(256'hA9AAAAABABACACADADAEAEAEAFAFAFB0B0B0B0B1B1B1B1B1B2B2B2B2B2B2B2B2),
    .INIT_11(256'h9293949596969798999A9A9B9C9D9D9E9FA0A0A1A2A2A3A4A4A5A6A6A7A8A8A9),
    .INIT_12(256'hA7A7A8A8A9A9AAAAABABABACACADADADADAEAEAEAEAFAFAFAFAFAFAFAFAFB0B0),
    .INIT_13(256'h9191929394959596979898999A9B9B9C9D9E9E9FA0A0A1A2A2A3A3A4A5A5A6A6),
    .INIT_14(256'hA5A5A6A6A7A7A7A8A8A9A9A9AAAAAAABABABABACACACACACADADADADADADADAD),
    .INIT_15(256'h8F90909192939494959697979899999A9B9C9C9D9E9E9F9FA0A1A1A2A2A3A4A4),
    .INIT_16(256'hA2A3A3A4A4A5A5A6A6A6A7A7A7A8A8A8A9A9A9A9A9AAAAAAAAAAAAAAAAAAAAAA),
    .INIT_17(256'h8D8E8F8F909192929394959596979798999A9A9B9B9C9D9D9E9F9FA0A0A1A1A2),
    .INIT_18(256'hA0A1A1A2A2A2A3A3A4A4A4A5A5A5A6A6A6A6A7A7A7A7A7A7A8A8A8A8A8A8A8A8),
    .INIT_19(256'h8C8C8D8E8F8F9091919293949495969697989899999A9B9B9C9C9D9E9E9F9FA0),
    .INIT_1A(256'h9E9E9F9FA0A0A1A1A1A2A2A2A3A3A3A4A4A4A4A4A5A5A5A5A5A5A5A6A6A6A6A6),
    .INIT_1B(256'h8A8B8B8C8D8D8E8F909091929293949495969697979899999A9A9B9B9C9C9D9D),
    .INIT_1C(256'h9C9C9D9D9E9E9E9F9F9FA0A0A0A1A1A1A2A2A2A2A2A3A3A3A3A3A3A3A3A3A3A3),
    .INIT_1D(256'h88898A8A8B8C8C8D8E8F8F90919192929394949595969797989899999A9A9B9B),
    .INIT_1E(256'h9A9A9B9B9B9C9C9D9D9D9E9E9E9F9F9F9FA0A0A0A0A0A0A1A1A1A1A1A1A1A1A1),
    .INIT_1F(256'h87878889898A8B8B8C8D8D8E8F8F909191929293949495959696979798989999),
    .INIT_20(256'h98989999999A9A9A9B9B9B9C9C9C9D9D9D9D9E9E9E9E9E9E9E9F9F9F9F9F9F9F),
    .INIT_21(256'h858686878888898A8A8B8C8C8D8E8E8F8F909191929293939494959596969797),
    .INIT_22(256'h96969797979898989999999A9A9A9A9B9B9B9B9C9C9C9C9C9C9C9C9D9D9D9D9D),
    .INIT_23(256'h848485868687878889898A8B8B8C8C8D8E8E8F8F909091919292939394949595),
    .INIT_24(256'h94949595959696969797979898989899999999999A9A9A9A9A9A9A9A9A9A9A9A),
    .INIT_25(256'h8283838485858687878888898A8A8B8B8C8C8D8E8E8F8F909091919292929393),
    .INIT_26(256'h9292939393949494959595969696969797979797989898989898989898989898),
    .INIT_27(256'h8181828283848485868687878888898A8A8B8B8C8C8D8D8E8E8F8F9090919191),
    .INIT_28(256'h9090919191929292939393949494949595959595959696969696969696969696),
    .INIT_29(256'h7F8080818282838384858586868787888889898A8B8B8C8C8C8D8D8E8E8F8F90),
    .INIT_2A(256'h8E8E8F8F90909091919191929292929393939393939494949494949494949494),
    .INIT_2B(256'h7E7E7F7F8081818282838484858586868787888889898A8A8B8B8C8C8C8D8D8E),
    .INIT_2C(256'h8C8D8D8D8E8E8E8F8F8F8F909090909191919191929292929292929292929292),
    .INIT_2D(256'h7C7D7D7E7F7F80808181828283848485858686878788888989898A8A8B8B8C8C),
    .INIT_2E(256'h8A8B8B8C8C8C8D8D8D8D8E8E8E8E8F8F8F8F8F8F909090909090909090909090),
    .INIT_2F(256'h7B7B7C7D7D7E7E7F7F8080818182838384848585858686878788888989898A8A),
    .INIT_30(256'h8989898A8A8A8B8B8B8C8C8C8C8D8D8D8D8D8D8E8E8E8E8E8E8E8E8E8E8E8E8E),
    .INIT_31(256'h797A7B7B7C7C7D7D7E7E7F7F8080818182828383848485858686868787888888),
    .INIT_32(256'h8787888888898989898A8A8A8A8B8B8B8B8B8C8C8C8C8C8C8C8C8C8D8D8D8D8D),
    .INIT_33(256'h7879797A7A7B7B7C7C7D7D7E7E7F7F8080818182828383848484858586868687),
    .INIT_34(256'h85868686878787878888888889898989898A8A8A8A8A8A8A8B8B8B8B8B8B8B8B),
    .INIT_35(256'h7777787879797A7A7B7B7C7C7D7D7E7E7F7F8080818182828283838484848585),
    .INIT_36(256'h8484848585858686868687878787878888888888888889898989898989898989),
    .INIT_37(256'h75767677787879797A7A7B7B7C7C7C7D7D7E7E7F7F8080808181828282838383),
    .INIT_38(256'h8282838383848484848585858585868686868686878787878787878787878787),
    .INIT_39(256'h74757576767777787879797A7A7B7B7B7C7C7D7D7E7E7E7F7F80808081818182),
    .INIT_3A(256'h8081818182828282838383838484848484848585858585858585858585868686),
    .INIT_3B(256'h73737474757576767777787879797A7A7A7B7B7C7C7D7D7D7E7E7E7F7F7F8080),
    .INIT_3C(256'h7F7F808080808181818182828282828283838383838383838484848484848484),
    .INIT_3D(256'h7272737374747575757676777778787979797A7A7B7B7B7C7C7D7D7D7E7E7E7F),
    .INIT_3E(256'h7D7E7E7E7E7F7F7F7F8080808081818181818181828282828282828282828282),
    .INIT_3F(256'h7071717272737374747575757676777778787879797A7A7A7B7B7B7C7C7C7D7D),
    .INIT_40(256'h7C7C7C7D7D7D7D7E7E7E7E7F7F7F7F7F7F808080808080808080808081818181),
    .INIT_41(256'h6F7070717171727273737474757575767677777778787979797A7A7A7B7B7B7C),
    .INIT_42(256'h7A7B7B7B7B7C7C7C7C7D7D7D7D7D7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F7F),
    .INIT_43(256'h6E6E6F6F70707171727272737374747475757676767777787878797979797A7A),
    .INIT_44(256'h7979797A7A7A7A7B7B7B7B7B7C7C7C7C7C7C7D7D7D7D7D7D7D7D7D7D7D7D7D7D),
    .INIT_45(256'h6D6D6E6E6F6F6F70707171727272737374747475757576767677777778787879),
    .INIT_46(256'h7778787879797979797A7A7A7A7A7B7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C),
    .INIT_47(256'h6C6C6C6D6D6E6E6F6F6F70707171717272737373747474757575767676777777),
    .INIT_48(256'h7676777777777878787878797979797979797A7A7A7A7A7A7A7A7A7A7A7A7A7A),
    .INIT_49(256'h6A6B6B6C6C6D6D6D6E6E6F6F6F70707171717272727373737474747575757676),
    .INIT_4A(256'h7575757576767676777777777777787878787878787878797979797979797979),
    .INIT_4B(256'h696A6A6B6B6B6C6C6D6D6D6E6E6F6F6F70707071717172727273737374747474),
    .INIT_4C(256'h7374747474757575757575767676767676777777777777777777777777777777),
    .INIT_4D(256'h686969696A6A6B6B6B6C6C6D6D6D6E6E6E6F6F6F707070717171727272737373),
    .INIT_4E(256'h7272727373737374747474747475757575757575757676767676767676767676),
    .INIT_4F(256'h6768686869696A6A6A6B6B6B6C6C6D6D6D6E6E6E6F6F6F707070707171717172),
    .INIT_50(256'h7171717172727272727373737373737374747474747474747474747475757575),
    .INIT_51(256'h6666676768686869696A6A6A6B6B6B6C6C6C6D6D6D6E6E6E6F6F6F6F70707070),
    .INIT_52(256'h6F70707070707171717171727272727272727273737373737373737373737373),
    .INIT_53(256'h656566666767676868686969696A6A6A6B6B6B6C6C6C6D6D6D6E6E6E6E6F6F6F),
    .INIT_54(256'h6E6E6F6F6F6F6F70707070707071717171717171717171727272727272727272),
    .INIT_55(256'h646465656566666767676868686969696A6A6A6B6B6B6C6C6C6C6D6D6D6D6E6E),
    .INIT_56(256'h6D6D6D6E6E6E6E6E6E6F6F6F6F6F6F7070707070707070707070707070707070),
    .INIT_57(256'h63636464646565656666676767686868696969696A6A6A6B6B6B6B6C6C6C6C6D),
    .INIT_58(256'h6C6C6C6C6C6D6D6D6D6D6E6E6E6E6E6E6E6E6F6F6F6F6F6F6F6F6F6F6F6F6F6F),
    .INIT_59(256'h6262636363646464656565666666676767686868696969696A6A6A6A6B6B6B6B),
    .INIT_5A(256'h6A6B6B6B6B6B6C6C6C6C6C6C6D6D6D6D6D6D6D6D6D6E6E6E6E6E6E6E6E6E6E6E),
    .INIT_5B(256'h616162626263636364646465656566666667676767686868696969696A6A6A6A),
    .INIT_5C(256'h69696A6A6A6A6A6B6B6B6B6B6B6B6C6C6C6C6C6C6C6C6C6C6C6C6D6D6D6D6D6D),
    .INIT_5D(256'h6060616161626262636363646464656565656666666767676768686868696969),
    .INIT_5E(256'h68686869696969696A6A6A6A6A6A6A6A6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B),
    .INIT_5F(256'h5F5F606060616161626262636363636464646565656566666666676767676868),
    .INIT_60(256'h6767676868686868686969696969696969696A6A6A6A6A6A6A6A6A6A6A6A6A6A),
    .INIT_61(256'h5E5E5F5F5F606060616161626262626363636464646465656565666666666767),
    .INIT_62(256'h6666666667676767676767686868686868686868696969696969696969696969),
    .INIT_63(256'h5D5D5E5E5E5F5F5F606060616161616262626363636364646464656565656566),
    .INIT_64(256'h6565656565666666666666666767676767676767676768686868686868686868),
    .INIT_65(256'h5C5C5D5D5D5E5E5E5F5F5F606060606161616162626262636363636464646464),
    .INIT_66(256'h6464646464646565656565656566666666666666666666666666676767676767),
    .INIT_67(256'h5B5C5C5C5C5D5D5D5E5E5E5F5F5F5F6060606061616161626262626363636363),
    .INIT_68(256'h6363636363636464646464646464656565656565656565656565656565656565),
    .INIT_69(256'h5A5B5B5B5C5C5C5C5D5D5D5E5E5E5E5F5F5F5F60606060616161616262626262),
    .INIT_6A(256'h6162626262626263636363636363636464646464646464646464646464646464),
    .INIT_6B(256'h595A5A5A5B5B5B5B5C5C5C5D5D5D5D5E5E5E5E5F5F5F5F606060606061616161),
    .INIT_6C(256'h6061616161616162626262626262626263636363636363636363636363636363),
    .INIT_6D(256'h595959595A5A5A5B5B5B5B5C5C5C5C5D5D5D5D5E5E5E5E5F5F5F5F5F60606060),
    .INIT_6E(256'h5F60606060606060616161616161616161626262626262626262626262626262),
    .INIT_6F(256'h585858595959595A5A5A5A5B5B5B5C5C5C5C5D5D5D5D5D5E5E5E5E5E5F5F5F5F),
    .INIT_70(256'h5E5F5F5F5F5F5F5F606060606060606060616161616161616161616161616161),
    .INIT_71(256'h575757585858585959595A5A5A5A5B5B5B5B5C5C5C5C5C5D5D5D5D5D5E5E5E5E),
    .INIT_72(256'h5D5E5E5E5E5E5E5E5F5F5F5F5F5F5F5F5F5F6060606060606060606060606060),
    .INIT_73(256'h56565757575758585858595959595A5A5A5A5B5B5B5B5B5C5C5C5C5C5D5D5D5D),
    .INIT_74(256'h5C5D5D5D5D5D5D5D5E5E5E5E5E5E5E5E5E5E5F5F5F5F5F5F5F5F5F5F5F5F5F5F),
    .INIT_75(256'h5555565656565757575858585859595959595A5A5A5A5B5B5B5B5B5C5C5C5C5C),
    .INIT_76(256'h5B5C5C5C5C5C5C5C5D5D5D5D5D5D5D5D5D5D5E5E5E5E5E5E5E5E5E5E5E5E5E5E),
    .INIT_77(256'h545555555556565656575757575858585859595959595A5A5A5A5A5B5B5B5B5B),
    .INIT_78(256'h5A5B5B5B5B5B5B5B5C5C5C5C5C5C5C5C5C5C5D5D5D5D5D5D5D5D5D5D5D5D5D5D),
    .INIT_79(256'h5354545455555555565656565757575757585858585959595959595A5A5A5A5A),
    .INIT_7A(256'h5A5A5A5A5A5A5A5B5B5B5B5B5B5B5B5B5B5B5C5C5C5C5C5C5C5C5C5C5C5C5C5C),
    .INIT_7B(256'h5353535354545454555555555656565657575757575858585858595959595959),
    .INIT_7C(256'h595959595959595A5A5A5A5A5A5A5A5A5A5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B),
    .INIT_7D(256'h5252525353535354545454555555555656565656575757575757585858585858),
    .INIT_7E(256'h585858585858595959595959595959595A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A),
    .INIT_7F(256'h5151525252525353535354545454545555555555565656565657575757575758),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module rom_lut_calo_inv_dr_sq_3_blk_mem_gen_top
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  rom_lut_calo_inv_dr_sq_3_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.511199 mW" *) 
(* C_FAMILY = "virtex7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "rom_lut_calo_inv_dr_sq_3.mem" *) 
(* C_INIT_FILE_NAME = "rom_lut_calo_inv_dr_sq_3.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "4096" *) (* C_READ_DEPTH_B = "4096" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "12" *) (* C_READ_WIDTH_B = "12" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "1" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "4096" *) 
(* C_WRITE_DEPTH_B = "4096" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "12" *) (* C_WRITE_WIDTH_B = "12" *) (* C_XDEVICEFAMILY = "virtex7" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [11:0]dina;
  output [11:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [11:0]dinb;
  output [11:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [11:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [11:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

module rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4_synth
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  rom_lut_calo_inv_dr_sq_3_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
