{
    "rules": {
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv1.cpp.0.bc', '/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv1.cpp.0.bc.d']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-emit-llvm",
                "-MD",
                "-MF",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv1.cpp.0.bc.d",
                "-fhls",
                "-hls-syn-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/autopilot",
                "-vitis-hls=/work/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-hls-clock-period=10.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fhlstoplevel=conv2",
                "../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv1.cpp.0.bc"
            ],
            "exectime": 6.298845052719116,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv1.cpp.0.o', '/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv1.cpp.0.o.d']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-MD",
                "-MF",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv1.cpp.0.o.d",
                "-fhls-tb",
                "-hls-sim-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/include",
                "-vitis-hls=/work/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fslxskipfunctionbody",
                "-fhlstoplevel=conv2",
                "../AlexNet-FPGA-implementation/Conv1/src/conv1.cpp",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv1.cpp.0.o"
            ],
            "exectime": 6.482009410858154,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/testbench.cpp.0.o', '/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/testbench.cpp.0.o.d']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-MD",
                "-MF",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/testbench.cpp.0.o.d",
                "-fhls-tb",
                "-hls-sim-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/include",
                "-vitis-hls=/work/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fslxskipfunctionbody",
                "-fhlstoplevel=conv2",
                "/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/testbench.cpp",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/testbench.cpp.0.o"
            ],
            "exectime": 3.2344915866851807,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/syn_srcs.bc']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/llvm-link",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv1.cpp.0.bc",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv2.cpp.0.bc",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv3.cpp.0.bc",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv4.cpp.0.bc",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv5.cpp.0.bc",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/pad1.cpp.0.bc",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/norm1.cpp.0.bc",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/syn_srcs.bc"
            ],
            "exectime": 0.120635986328125,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/syn_srcs.opt.bc']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/opt",
                "-check-single-toplevel",
                "-make-non-toplevel-internal",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/syn_srcs.bc",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/syn_srcs.opt.bc"
            ],
            "exectime": 0.14058613777160645,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/app.exe']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang++",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/app.exe",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/testbench.cpp.0.o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv1.cpp.0.o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv2.cpp.0.o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv3.cpp.0.o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv4.cpp.0.o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv5.cpp.0.o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/norm1.cpp.0.o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/pad1.cpp.0.o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/syn_srcs.opt.bc",
                "-fhls",
                "-fhlstoplevel=conv2",
                "-Wl,--as-needed",
                "-L/work/Xilinx/Vitis/2024.2/lnx64/tools/dds_v6_0",
                "-lIp_dds_compiler_v6_0_bitacc_cmodel",
                "-Wl,--disable-new-dtags",
                "-Wl,-rpath=/work/Xilinx/Vitis/2024.2/lnx64/tools/dds_v6_0",
                "-L/work/Xilinx/Vitis/2024.2/lnx64/tools/fft_v9_1",
                "-lIp_xfft_v9_1_bitacc_cmodel",
                "-Wl,-rpath=/work/Xilinx/Vitis/2024.2/lnx64/tools/fft_v9_1",
                "-L/work/Xilinx/Vitis/2024.2/lnx64/tools/fir_v7_0",
                "-lIp_fir_compiler_v7_2_bitacc_cmodel",
                "-Wl,-rpath=/work/Xilinx/Vitis/2024.2/lnx64/tools/fir_v7_0",
                "-L/work/Xilinx/Vitis/2024.2/lnx64/tools/fpo_v7_1",
                "-lIp_floating_point_v7_1_bitacc_cmodel",
                "-Wl,-rpath=/work/Xilinx/Vitis/2024.2/lnx64/tools/fpo_v7_1",
                "-lm",
                "-L/work/Xilinx/Vitis/2024.2/lnx64/lib/csim",
                "-lhlsm-GCC46",
                "-Wl,-rpath=/work/Xilinx/Vitis/2024.2/lnx64/lib/csim",
                "-lhlsmc++-GCC46",
                "-lgmp",
                "-lmpfr",
                "-Wl,--no-as-needed",
                "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-Wl,--disable-new-dtags",
                "-Wl,-rpath=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib64",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-Wl,-mllvm,-profilerOutputDirectory=/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/profiler/0",
                "-fslxpthreads"
            ],
            "exectime": 1.284463882446289,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/instrument/app_0/hls_ir_info.json']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/irInfoDump",
                "--ir-module",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/instrument/app_0/project.symbols.bc",
                "--json-output",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/instrument/app_0/hls_ir_info.json",
                "--hw-function",
                "conv2"
            ],
            "exectime": 0.1278517246246338,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/instrument/app_0/binary_dependencies.json']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang-scan-deps",
                "--compilation-database=/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/instrument/app_0/compile_commands.json",
                "--format=vitiscxx",
                "--reuse-filemanager=false",
                "--output=/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/instrument/app_0/binary_dependencies.json"
            ],
            "exectime": 0.19743943214416504,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/bin/.tracing_stdout.txt', '/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/bin/.tracing_stderr.txt']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/rwd",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/app.exe"
            ],
            "exectime": 3.5159912109375,
            "cwd": "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/tracing/csim/build"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/instrument/app_0/annotated.bc']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/optimizer",
                "-DFGPass",
                "-outputDir",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/output",
                "-logDir",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/log",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/instrument/app_0/project.symbols.bc",
                "-staticFile",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/instrument/app_0/static.xml",
                "-traceFile",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/profiler/0/app_0_9/thread0000-trace.txt",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/instrument/app_0/annotated.bc"
            ],
            "exectime": 114.60332441329956,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/dataflow/0/taskgraph.json']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/parallelismSelector",
                "--basepath",
                "/primary/HLS/Alex_Net",
                "--fpga-part",
                "xczu7ev-fbvb900-3-e",
                "--device-totals",
                "/work/Xilinx/Vitis/2024.2/vcxx/data/platform/logic/fpga.devicetotals",
                "--clock-frequency",
                "100.0",
                "--out-dir",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/output",
                "--log-dir",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/log",
                "--objective",
                "none",
                "--performance-target",
                "target_both",
                "--max-array-optimization-factor",
                "1024",
                "--complete-partition-limit",
                "4",
                "--lut-constraint",
                "100.0",
                "--ff-constraint",
                "100.0",
                "--dsp-constraint",
                "100.0",
                "--bram-constraint",
                "100.0",
                "--uram-constraint",
                "100.0",
                "--max-iterations",
                "1000",
                "--max-iterations-branch-full-log",
                "20",
                "--ir-module",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/instrument/app_0/annotated.bc",
                "--df-id",
                "0",
                "--df-target",
                "%F226"
            ],
            "exectime": 4.906967878341675,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv2.cpp.0.bc', '/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv2.cpp.0.bc.d']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-emit-llvm",
                "-MD",
                "-MF",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv2.cpp.0.bc.d",
                "-fhls",
                "-hls-syn-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/autopilot",
                "-vitis-hls=/work/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-hls-clock-period=10.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fhlstoplevel=conv2",
                "../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv2.cpp.0.bc"
            ],
            "exectime": 3.803020715713501,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv3.cpp.0.bc', '/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv3.cpp.0.bc.d']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-emit-llvm",
                "-MD",
                "-MF",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv3.cpp.0.bc.d",
                "-fhls",
                "-hls-syn-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/autopilot",
                "-vitis-hls=/work/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-hls-clock-period=10.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fhlstoplevel=conv2",
                "../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv3.cpp.0.bc"
            ],
            "exectime": 5.0725414752960205,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv2.cpp.0.o', '/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv2.cpp.0.o.d']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-MD",
                "-MF",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv2.cpp.0.o.d",
                "-fhls-tb",
                "-hls-sim-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/include",
                "-vitis-hls=/work/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fslxskipfunctionbody",
                "-fhlstoplevel=conv2",
                "../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv2.cpp.0.o"
            ],
            "exectime": 4.592782020568848,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv3.cpp.0.o', '/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv3.cpp.0.o.d']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-MD",
                "-MF",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv3.cpp.0.o.d",
                "-fhls-tb",
                "-hls-sim-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/include",
                "-vitis-hls=/work/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fslxskipfunctionbody",
                "-fhlstoplevel=conv2",
                "../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv3.cpp.0.o"
            ],
            "exectime": 4.374584674835205,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/dataflow/1/taskgraph.json']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/parallelismSelector",
                "--basepath",
                "/primary/HLS/Alex_Net",
                "--fpga-part",
                "xczu7ev-fbvb900-3-e",
                "--device-totals",
                "/work/Xilinx/Vitis/2024.2/vcxx/data/platform/logic/fpga.devicetotals",
                "--clock-frequency",
                "100.0",
                "--out-dir",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/output",
                "--log-dir",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/log",
                "--objective",
                "none",
                "--performance-target",
                "target_both",
                "--max-array-optimization-factor",
                "1024",
                "--complete-partition-limit",
                "4",
                "--lut-constraint",
                "100.0",
                "--ff-constraint",
                "100.0",
                "--dsp-constraint",
                "100.0",
                "--bram-constraint",
                "100.0",
                "--uram-constraint",
                "100.0",
                "--max-iterations",
                "1000",
                "--max-iterations-branch-full-log",
                "20",
                "--ir-module",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/instrument/app_0/annotated.bc",
                "--df-id",
                "1",
                "--df-target",
                "%F238"
            ],
            "exectime": 6.113076210021973,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv5.cpp.0.bc', '/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv5.cpp.0.bc.d']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-emit-llvm",
                "-MD",
                "-MF",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv5.cpp.0.bc.d",
                "-fhls",
                "-hls-syn-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/autopilot",
                "-vitis-hls=/work/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-hls-clock-period=10.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fhlstoplevel=conv2",
                "../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv5.cpp.0.bc"
            ],
            "exectime": 4.8732898235321045,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv4.cpp.0.bc', '/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv4.cpp.0.bc.d']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-emit-llvm",
                "-MD",
                "-MF",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv4.cpp.0.bc.d",
                "-fhls",
                "-hls-syn-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/autopilot",
                "-vitis-hls=/work/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-hls-clock-period=10.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fhlstoplevel=conv2",
                "../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv4.cpp.0.bc"
            ],
            "exectime": 5.258016109466553,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv4.cpp.0.o', '/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv4.cpp.0.o.d']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-MD",
                "-MF",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv4.cpp.0.o.d",
                "-fhls-tb",
                "-hls-sim-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/include",
                "-vitis-hls=/work/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fslxskipfunctionbody",
                "-fhlstoplevel=conv2",
                "../AlexNet-FPGA-implementation/Conv4/src/conv4.cpp",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv4.cpp.0.o"
            ],
            "exectime": 3.9056429862976074,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv5.cpp.0.o', '/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv5.cpp.0.o.d']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-MD",
                "-MF",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv5.cpp.0.o.d",
                "-fhls-tb",
                "-hls-sim-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/include",
                "-vitis-hls=/work/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fslxskipfunctionbody",
                "-fhlstoplevel=conv2",
                "../AlexNet-FPGA-implementation/Conv5/src/conv5.cpp",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/conv5.cpp.0.o"
            ],
            "exectime": 3.823585033416748,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/dataflow/2/taskgraph.json']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/parallelismSelector",
                "--basepath",
                "/primary/HLS/Alex_Net",
                "--fpga-part",
                "xczu7ev-fbvb900-3-e",
                "--device-totals",
                "/work/Xilinx/Vitis/2024.2/vcxx/data/platform/logic/fpga.devicetotals",
                "--clock-frequency",
                "100.0",
                "--out-dir",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/output",
                "--log-dir",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/log",
                "--objective",
                "none",
                "--performance-target",
                "target_both",
                "--max-array-optimization-factor",
                "1024",
                "--complete-partition-limit",
                "4",
                "--lut-constraint",
                "100.0",
                "--ff-constraint",
                "100.0",
                "--dsp-constraint",
                "100.0",
                "--bram-constraint",
                "100.0",
                "--uram-constraint",
                "100.0",
                "--max-iterations",
                "1000",
                "--max-iterations-branch-full-log",
                "20",
                "--ir-module",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/instrument/app_0/annotated.bc",
                "--df-id",
                "2",
                "--df-target",
                "%F250"
            ],
            "exectime": 1.3412349224090576,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/pad1.cpp.0.bc', '/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/pad1.cpp.0.bc.d']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-emit-llvm",
                "-MD",
                "-MF",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/pad1.cpp.0.bc.d",
                "-fhls",
                "-hls-syn-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/autopilot",
                "-vitis-hls=/work/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-hls-clock-period=10.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fhlstoplevel=conv2",
                "../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/pad1.cpp.0.bc"
            ],
            "exectime": 3.895270586013794,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/norm1.cpp.0.bc', '/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/norm1.cpp.0.bc.d']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-emit-llvm",
                "-MD",
                "-MF",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/norm1.cpp.0.bc.d",
                "-fhls",
                "-hls-syn-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/autopilot",
                "-vitis-hls=/work/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-hls-clock-period=10.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fhlstoplevel=conv2",
                "../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/norm1.cpp.0.bc"
            ],
            "exectime": 4.17741847038269,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/norm1.cpp.0.o', '/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/norm1.cpp.0.o.d']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-MD",
                "-MF",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/norm1.cpp.0.o.d",
                "-fhls-tb",
                "-hls-sim-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/include",
                "-vitis-hls=/work/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fslxskipfunctionbody",
                "-fhlstoplevel=conv2",
                "../AlexNet-FPGA-implementation/Norm1/src/norm1.cpp",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/norm1.cpp.0.o"
            ],
            "exectime": 4.768112897872925,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/pad1.cpp.0.o', '/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/pad1.cpp.0.o.d']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/clang",
                "-c",
                "-MD",
                "-MF",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/pad1.cpp.0.o.d",
                "-fhls-tb",
                "-hls-sim-headers-dir=/work/Xilinx/Vitis/2024.2/vcxx/data/include",
                "-vitis-hls=/work/Xilinx/Vitis/2024.2",
                "--gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0",
                "-fslxtrace",
                "-fslx-compile-mode",
                "-fslxskipfunctionbody",
                "-fhlstoplevel=conv2",
                "../AlexNet-FPGA-implementation/Pad1/src/pad1.cpp",
                "-o",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/build/pad1.cpp.0.o"
            ],
            "exectime": 4.830138921737671,
            "cwd": "/primary/HLS/Alex_Net"
        },
        "['/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/dataflow/3/taskgraph.json']": {
            "command": [
                "/work/Xilinx/Vitis/2024.2/vcxx/libexec/parallelismSelector",
                "--basepath",
                "/primary/HLS/Alex_Net",
                "--fpga-part",
                "xczu7ev-fbvb900-3-e",
                "--device-totals",
                "/work/Xilinx/Vitis/2024.2/vcxx/data/platform/logic/fpga.devicetotals",
                "--clock-frequency",
                "100.0",
                "--out-dir",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/output",
                "--log-dir",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/log",
                "--objective",
                "none",
                "--performance-target",
                "target_both",
                "--max-array-optimization-factor",
                "1024",
                "--complete-partition-limit",
                "4",
                "--lut-constraint",
                "100.0",
                "--ff-constraint",
                "100.0",
                "--dsp-constraint",
                "100.0",
                "--bram-constraint",
                "100.0",
                "--uram-constraint",
                "100.0",
                "--max-iterations",
                "1000",
                "--max-iterations-branch-full-log",
                "20",
                "--ir-module",
                "/primary/HLS/Alex_Net/Alex_Net/hls/csim/code_analyzer/.internal/instrument/app_0/annotated.bc",
                "--df-id",
                "3",
                "--df-target",
                "%F263"
            ],
            "exectime": 1.2199552059173584,
            "cwd": "/primary/HLS/Alex_Net"
        }
    }
}