"""
v10 Model — Tree of VSMs: compressor + kernel-aware dispatcher.

Architecture:

  tokens (B, L) → [VSM-Compressor: ascending, 9 strides, proven]
                       → typed representations (B, L, d_model)
                 → [VSM-Dispatcher: descending, kernel-shaped S1 ops]
                       → enriched representations (B, L, d_model)
                 → [output_norm → tied embedding → logits]
                 → relational loss on Dolma prose

Tree of VSMs (Beer 1972):
  VSM-Compressor (ascending arm, 3 passes: L0↑, L1↑, L2_apex):
    S5: token embedding identity (Qwen3 BBPE)
    S4: StrideStack fine→coarse (intelligence — reads context)
    S3: phase gates (control — what to compress)
    S1: TernaryFFN prep/consolidate (operations — compression)
    S2: typed representations → feeds into dispatcher

  VSM-Dispatcher (descending arm, 2 passes: L1↓, L0↓):
    S5: kernel function identity (22 ops, 5 types — pre-wired)
    S4: StrideStack coarse→fine (intelligence — reads typed reps)
    S3: dispatch gates (control — which kernel pathways activate)
    S1: KernelDispatch/KernelIntegrate (operations — kernel-shaped)
    S2: enriched representations → LM head

Key design:
  The ascending arm compresses and types (proven in v6, φ-locking).
  The descending arm routes through kernel function pathways — NOT
  compression. Prior sessions (045/054/055/062/065) proved that giving
  the descending arm compression ops causes passthrough. The kernel
  provides the correct shape: dispatch/routing, not compression.

  The 22 kernel ops (from kernel.py, proven at 100% in v9) are pre-wired
  as architectural identity in the dispatcher VSM. The model discovers
  them as easy paths while training on prose — no need to learn
  composition through superpositions.

Output: tied embedding projection (weight sharing with input embed).

License: MIT
"""

from __future__ import annotations

from typing import Optional

import mlx.core as mx
import mlx.nn as nn

from config import V10Config
from ternary import TernaryLinear, TernaryEmbedding
from attention import StrideStack, TernaryFFN
from components import (
    S4Ternary,
    S3Ternary,
    MetaS4Ternary,
    MetaS3Ternary,
)
from kernel_dispatch import KernelDispatch, KernelIntegrate, N_OPS, N_TYPES


# ══════════════════════════════════════════════════════════════════
# V6Compressor — 5-pass bidirectional VSM
# ══════════════════════════════════════════════════════════════════


class V6Compressor(nn.Module):
    """Tree of VSMs: compressor (ascending) + dispatcher (descending).

    5 passes:
      L0_asc → L1_asc → L2_apex → L1_desc → L0_desc

    ASCENDING arm (VSM-Compressor, 3 passes) — shared weights:
      S1: TernaryFFN prep/consolidate (compression — proven in v6)
      S4: StrideStack fine→coarse (reads context across scales)
      Job: compress and type (proven: φ-locking, S3 differentiation)

    DESCENDING arm (VSM-Dispatcher, 2 passes) — own weights:
      S1: KernelDispatch/KernelIntegrate (kernel-shaped ops)
      S4: StrideStack coarse→fine (reads typed representations)
      Job: route through 22 kernel op pathways (NOT compression)

    The kernel ops (from kernel.py, proven at 100% in v9) are pre-wired
    as the dispatcher's S5 identity. The model discovers them as easy
    paths while training on prose. The ternary routing topology learns
    which positions benefit from which kernel op family.

    Per-pass S3 control: 5 separate S3Ternary instances.
    """

    REGISTER_NAMES = ("type", "scope", "role")
    N_PASSES = 5
    N_ASC_PASSES = 3   # L0↑, L1↑, L2_apex
    N_DESC_PASSES = 2  # L1↓, L0↓
    PASS_NAMES = ("L0_asc", "L1_asc", "L2_apex", "L1_desc", "L0_desc")

    def __init__(self, cfg: V10Config):
        super().__init__()
        self.cfg = cfg
        d = cfg.d_model
        d_reg = cfg.d_register
        n_reg = cfg.n_registers
        self.d_reg_real = d_reg * 2

        # ── S5: Identity ──────────────────────────────────────
        self.embed = TernaryEmbedding(cfg.vocab_size, d)
        self.pos_embed = TernaryEmbedding(cfg.max_seq_len, d)
        self.embed_norm = nn.RMSNorm(d)

        # Register bank 0: learnable real init
        self.register_inits = {
            f"reg_{name}": mx.zeros((self.d_reg_real,))
            for name in self.REGISTER_NAMES
        }

        # Register normalization — prevents unbounded accumulation → NaN
        self.register_norm = nn.RMSNorm(self.d_reg_real)

        # ── S1: Ascending ops (shared across L0↑, L1↑, L2_apex) ──
        #    Compression operations — proven in v6 (φ-locking)
        self.prep = TernaryFFN(d, cfg.d_ff, cfg.dropout)
        self.stride_stack = StrideStack(
            d_model=d,
            strides=cfg.strides,
            window=cfg.window,
            n_heads=cfg.n_heads,
            dropout=cfg.dropout,
            alpha=cfg.alpha,
        )
        self.consolidate = TernaryFFN(d, cfg.d_ff_consolidate, cfg.dropout)

        # ── S1: Descending ops (shared across L1↓, L0↓) ──────
        #    Kernel-shaped operations — NOT compression.
        #    KernelDispatch routes to 22 kernel op pathways.
        #    KernelIntegrate combines results with type awareness.
        #    StrideStack reads typed reps across scales (coarse→fine).
        self.kernel_dispatch = KernelDispatch(
            d, n_ops=N_OPS, d_ff=cfg.d_ff, dropout=cfg.dropout,
        )
        self.stride_stack_desc = StrideStack(
            d_model=d,
            strides=cfg.strides,
            window=cfg.window,
            n_heads=cfg.n_heads,
            dropout=cfg.dropout,
            alpha=cfg.alpha,
        )
        self.kernel_integrate = KernelIntegrate(
            d, n_types=N_TYPES, d_ff=cfg.d_ff_consolidate, dropout=cfg.dropout,
        )

        # ── S4: Intelligence (ascending, shared) ──────────────
        self.s4 = S4Ternary(d, d_reg, n_registers=n_reg, max_banks=7,
                            dropout=cfg.dropout)

        # ── S4: Intelligence (descending, own) ────────────────
        self.s4_desc = S4Ternary(d, d_reg, n_registers=n_reg, max_banks=7,
                                  dropout=cfg.dropout)

        # ── S3: Per-pass gating (5 instances, always separate) ─
        self.s3_passes = [
            S3Ternary(d, d_reg, n_phases=3, n_registers=n_reg, d_align=d)
            for _ in range(self.N_PASSES)
        ]

        # ── Modulation projections (ascending, shared, 3 per phase) ─
        self.mod_projs = [
            TernaryLinear(d, d, pre_norm=False)
            for _ in range(3)
        ]
        for proj in self.mod_projs:
            proj.gamma = mx.zeros_like(proj.gamma)

        # ── Modulation projections (descending, own) ──────────
        #    Same 3 phases but different semantics:
        #    phase 0 = dispatch, phase 1 = converge, phase 2 = integrate
        self.mod_projs_desc = [
            TernaryLinear(d, d, pre_norm=False)
            for _ in range(3)
        ]
        for proj in self.mod_projs_desc:
            proj.gamma = mx.zeros_like(proj.gamma)

        # ── Meta-S4 ──────────────────────────────────────────
        self.meta_s4 = MetaS4Ternary(d, d_reg, n_registers=n_reg,
                                      n_banks=4, dropout=cfg.dropout)

        # ── Meta-S3 (with temperature + bias fix) ────────────
        self.meta_s3 = MetaS3Ternary(d_reg, n_registers=n_reg,
                                      n_banks=6, n_passes=self.N_PASSES)

        # ── Output ────────────────────────────────────────────
        self.output_norm = nn.RMSNorm(d)

    # ── Register helpers ──────────────────────────────────────

    def _init_bank0(self) -> list[mx.array]:
        return [self.register_inits[f"reg_{name}"]
                for name in self.REGISTER_NAMES]

    def _fresh_bank(self) -> list[mx.array]:
        return [mx.zeros((self.d_reg_real,))
                for _ in self.REGISTER_NAMES]

    # ── Modulation (additive) ─────────────────────────────────

    def _modulate(self, x, delta, gate, phase_idx, is_descending=False):
        projs = self.mod_projs_desc if is_descending else self.mod_projs
        return x + gate * mx.tanh(projs[phase_idx](delta))

    # ── Core level-pass ───────────────────────────────────────

    def _run_level_pass(self, x, pass_idx, is_descending, readable_banks, target_bank):
        x_before = x

        # Select ops based on VSM arm
        s4 = self.s4_desc if is_descending else self.s4
        strides = self.stride_stack_desc if is_descending else self.stride_stack

        # S4 scan (intelligence — reads register banks)
        s4_updates, _ = s4(readable_banks, x)
        target_bank = [self.register_norm(target_bank[i] + s4_updates[i])
                       for i in range(self.cfg.n_registers)]

        if is_descending:
            # ── VSM-Dispatcher: kernel-shaped S1 operations ───
            # Phase 0: dispatch (route to kernel op pathways)
            dispatch_out = self.kernel_dispatch(x)
            delta = dispatch_out - x
            _, target_bank, gate, _ = self.s3_passes[pass_idx].gate_phase(
                target_bank, delta, 0)
            x = self._modulate(x, delta, gate, phase_idx=0, is_descending=True)

            # Phase 1: converge (StrideStack coarse→fine)
            converge_out = strides(x, reverse=True)
            delta = converge_out - x
            _, target_bank, gate, _ = self.s3_passes[pass_idx].gate_phase(
                target_bank, delta, 1)
            x = self._modulate(x, delta, gate, phase_idx=1, is_descending=True)

            # Phase 2: integrate (combine kernel pathway results)
            integrate_out = self.kernel_integrate(x)
            delta = integrate_out - x
            _, target_bank, gate, _ = self.s3_passes[pass_idx].gate_phase(
                target_bank, delta, 2)
            x = self._modulate(x, delta, gate, phase_idx=2, is_descending=True)
        else:
            # ── VSM-Compressor: compression S1 operations ─────
            # Phase 0: prep (local feature extraction)
            prep_out = self.prep(x)
            delta = prep_out - x
            _, target_bank, gate, _ = self.s3_passes[pass_idx].gate_phase(
                target_bank, delta, 0)
            x = self._modulate(x, delta, gate, phase_idx=0, is_descending=False)

            # Phase 1: converge (StrideStack fine→coarse)
            converge_out = strides(x, reverse=False)
            delta = converge_out - x
            _, target_bank, gate, _ = self.s3_passes[pass_idx].gate_phase(
                target_bank, delta, 1)
            x = self._modulate(x, delta, gate, phase_idx=1, is_descending=False)

            # Phase 2: consolidate (feature integration)
            consolidate_out = self.consolidate(x)
            delta = consolidate_out - x
            _, target_bank, gate, _ = self.s3_passes[pass_idx].gate_phase(
                target_bank, delta, 2)
            x = self._modulate(x, delta, gate, phase_idx=2, is_descending=False)

        pass_delta = x - x_before
        return x, target_bank, pass_delta

    # ── Forward ───────────────────────────────────────────────

    def forward(
        self,
        tokens: mx.array,
        targets: Optional[mx.array] = None,
    ) -> tuple[mx.array, Optional[mx.array]]:
        """
        tokens (B, L) → logits (B, L, vocab_size), optional loss.

        Output uses tied embedding: logits = h @ embed.weight_T
        """
        B, L = tokens.shape

        # Embed
        positions = mx.arange(L)
        x = self.embed_norm(self.embed(tokens) + self.pos_embed(positions))

        # Initialize register banks
        bank_0 = self._init_bank0()
        bank_1_asc = self._fresh_bank()
        bank_2_asc = self._fresh_bank()
        bank_3 = self._fresh_bank()
        bank_2_desc = self._fresh_bank()
        bank_1_desc = self._fresh_bank()

        pass_deltas = []

        # Pass 0: L0_asc
        x, bank_1_asc, pd = self._run_level_pass(
            x, 0, False, [bank_0], bank_1_asc)
        pass_deltas.append(pd)

        # Pass 1: L1_asc
        x, bank_2_asc, pd = self._run_level_pass(
            x, 1, False, [bank_0, bank_1_asc], bank_2_asc)
        pass_deltas.append(pd)

        # Pass 2: L2_apex
        x, bank_3, pd = self._run_level_pass(
            x, 2, False, [bank_0, bank_1_asc, bank_2_asc], bank_3)
        pass_deltas.append(pd)

        # Pass 3: L1_desc
        x, bank_2_desc, pd = self._run_level_pass(
            x, 3, True, [bank_0, bank_1_asc, bank_2_asc, bank_3], bank_2_desc)
        pass_deltas.append(pd)

        # Pass 4: L0_desc — reads bank_2_desc, not bank_2_asc
        x, bank_1_desc, pd = self._run_level_pass(
            x, 4, True, [bank_0, bank_1_asc, bank_2_desc, bank_3], bank_1_desc)
        pass_deltas.append(pd)

        # Meta-S3: retroactive pass reweighting
        all_banks = [bank_0, bank_1_asc, bank_2_asc, bank_3,
                     bank_2_desc, bank_1_desc]
        meta_gates = self.meta_s3(all_banks)

        total_ungated = pass_deltas[0]
        for i in range(1, self.N_PASSES):
            total_ungated = total_ungated + pass_deltas[i]

        total_gated = meta_gates[0] * pass_deltas[0]
        for i in range(1, self.N_PASSES):
            total_gated = total_gated + meta_gates[i] * pass_deltas[i]

        x = x - total_ungated + total_gated

        # Meta-S4: final structural summary
        meta_banks = [bank_0, bank_1_desc, bank_2_desc, bank_3]
        x = self.meta_s4(meta_banks, x)

        # Output
        x = self.output_norm(x)
        logits = self.embed.output_proj(x)   # tied ternary embedding, (B, L, vocab_size)

        loss = None
        if targets is not None:
            loss = nn.losses.cross_entropy(
                logits.reshape(-1, self.cfg.vocab_size),
                targets.reshape(-1),
            ).mean()

        return logits, loss

    def __call__(self, tokens, targets=None):
        return self.forward(tokens, targets)

    # ── Instrumentation ───────────────────────────────────────

    @staticmethod
    def _entropy_proxy(x: mx.array) -> float:
        """log(mean_var) entropy proxy — same as v6."""
        var_per_feat = mx.var(x, axis=(0, 1))
        mean_var = mx.mean(var_per_feat)
        mx.eval(mean_var)
        return float(mx.log(mean_var + 1e-10).item())

    def forward_instrumented(
        self,
        tokens: mx.array,
    ) -> tuple[mx.array, dict]:
        """Forward pass with full instrumentation. Returns (hidden, metrics).

        Metrics dict contains:
          s3_gates:     list of 5 lists of 3 floats (per pass, per phase)
          meta_s3:      list of 5 floats (per-pass contribution gates)
          register_norms: dict of bank_name → list of 3 floats (per register)
          pass_entropy_in:  list of 5 floats
          pass_entropy_out: list of 5 floats
          pass_compression: list of 5 floats (out/in ratio)
          pass_phi_dev:     list of 5 floats (|ratio - 1/φ|)
        """
        import math
        INV_PHI = 1.0 / ((1 + math.sqrt(5)) / 2)

        B, L = tokens.shape
        positions = mx.arange(L)
        x = self.embed_norm(self.embed(tokens) + self.pos_embed(positions))

        bank_0 = self._init_bank0()
        bank_1_asc = self._fresh_bank()
        bank_2_asc = self._fresh_bank()
        bank_3 = self._fresh_bank()
        bank_2_desc = self._fresh_bank()
        bank_1_desc = self._fresh_bank()

        pass_deltas = []
        all_s3_gates = []
        pass_h_in = []
        pass_h_out = []

        pass_configs = [
            (0, False, lambda: [bank_0]),
            (1, False, lambda: [bank_0, bank_1_asc]),
            (2, False, lambda: [bank_0, bank_1_asc, bank_2_asc]),
            (3, True,  lambda: [bank_0, bank_1_asc, bank_2_asc, bank_3]),
            (4, True,  lambda: [bank_0, bank_1_asc, bank_2_desc, bank_3]),
        ]
        target_banks = [bank_1_asc, bank_2_asc, bank_3, bank_2_desc, bank_1_desc]

        for pi, (pass_idx, is_desc, get_readable) in enumerate(pass_configs):
            h_in = self._entropy_proxy(x)
            pass_h_in.append(h_in)

            x_before = x
            readable = get_readable()
            target = target_banks[pi]

            # Select ops based on VSM arm
            s4 = self.s4_desc if is_desc else self.s4
            strides = self.stride_stack_desc if is_desc else self.stride_stack

            s4_updates, _ = s4(readable, x)
            target = [self.register_norm(target[i] + s4_updates[i])
                      for i in range(self.cfg.n_registers)]

            phase_gates = []

            if is_desc:
                # ── VSM-Dispatcher: kernel-shaped phases ──────
                # Phase 0: dispatch
                dispatch_out = self.kernel_dispatch(x)
                delta = dispatch_out - x
                _, target, gate, _ = self.s3_passes[pass_idx].gate_phase(target, delta, 0)
                mx.eval(gate)
                phase_gates.append(float(gate.item()))
                x = self._modulate(x, delta, gate, 0, is_descending=True)

                # Phase 1: converge (coarse→fine)
                conv_out = strides(x, reverse=True)
                delta = conv_out - x
                _, target, gate, _ = self.s3_passes[pass_idx].gate_phase(target, delta, 1)
                mx.eval(gate)
                phase_gates.append(float(gate.item()))
                x = self._modulate(x, delta, gate, 1, is_descending=True)

                # Phase 2: integrate
                integrate_out = self.kernel_integrate(x)
                delta = integrate_out - x
                _, target, gate, _ = self.s3_passes[pass_idx].gate_phase(target, delta, 2)
                mx.eval(gate)
                phase_gates.append(float(gate.item()))
                x = self._modulate(x, delta, gate, 2, is_descending=True)
            else:
                # ── VSM-Compressor: compression phases ────────
                # Phase 0: prep
                prep_out = self.prep(x)
                delta = prep_out - x
                _, target, gate, _ = self.s3_passes[pass_idx].gate_phase(target, delta, 0)
                mx.eval(gate)
                phase_gates.append(float(gate.item()))
                x = self._modulate(x, delta, gate, 0, is_descending=False)

                # Phase 1: converge (fine→coarse)
                conv_out = strides(x, reverse=False)
                delta = conv_out - x
                _, target, gate, _ = self.s3_passes[pass_idx].gate_phase(target, delta, 1)
                mx.eval(gate)
                phase_gates.append(float(gate.item()))
                x = self._modulate(x, delta, gate, 1, is_descending=False)

                # Phase 2: consolidate
                cons_out = self.consolidate(x)
                delta = cons_out - x
                _, target, gate, _ = self.s3_passes[pass_idx].gate_phase(target, delta, 2)
                mx.eval(gate)
                phase_gates.append(float(gate.item()))
                x = self._modulate(x, delta, gate, 2, is_descending=False)

            target_banks[pi] = target
            pass_deltas.append(x - x_before)
            all_s3_gates.append(phase_gates)

            h_out = self._entropy_proxy(x)
            pass_h_out.append(h_out)

        # Re-assign named banks from target_banks
        bank_1_asc = target_banks[0]
        bank_2_asc = target_banks[1]
        bank_3 = target_banks[2]
        bank_2_desc = target_banks[3]
        bank_1_desc = target_banks[4]

        # Meta-S3
        all_banks = [bank_0, bank_1_asc, bank_2_asc, bank_3, bank_2_desc, bank_1_desc]
        meta_gates = self.meta_s3(all_banks)
        mx.eval(meta_gates)

        total_ungated = pass_deltas[0]
        for i in range(1, self.N_PASSES):
            total_ungated = total_ungated + pass_deltas[i]
        total_gated = meta_gates[0] * pass_deltas[0]
        for i in range(1, self.N_PASSES):
            total_gated = total_gated + meta_gates[i] * pass_deltas[i]
        x = x - total_ungated + total_gated

        # Meta-S4
        meta_banks_list = [bank_0, bank_1_desc, bank_2_desc, bank_3]
        x = self.meta_s4(meta_banks_list, x)
        x = self.output_norm(x)

        # Register norms
        reg_norms = {}
        named_banks = {
            "bank_0": bank_0, "bank_1_asc": bank_1_asc,
            "bank_2_asc": bank_2_asc, "bank_3": bank_3,
            "bank_2_desc": bank_2_desc, "bank_1_desc": bank_1_desc,
        }
        for name, bank in named_banks.items():
            norms = []
            for reg in bank:
                mx.eval(reg)
                norms.append(float(mx.sqrt((reg * reg).sum()).item()))
            reg_norms[name] = norms

        # Compression metrics
        pass_compression = []
        pass_phi_dev = []
        for h_in, h_out in zip(pass_h_in, pass_h_out):
            if abs(h_in) > 1e-8:
                ratio = h_out / h_in
            else:
                ratio = 1.0
            pass_compression.append(ratio)
            pass_phi_dev.append(abs(ratio - INV_PHI))

        # Kernel dispatch metrics (from descending arm)
        # KernelDispatch caches _dispatch_weights: (B, L, n_ops)
        # KernelIntegrate caches _type_weights: (B, L, n_types)
        dispatch_weights = None
        type_weights = None
        if hasattr(self.kernel_dispatch, '_dispatch_weights'):
            dw = self.kernel_dispatch._dispatch_weights
            mx.eval(dw)
            # Mean over batch and sequence → per-op activation frequency
            dispatch_weights = mx.mean(dw, axis=(0, 1))  # (n_ops,)
            mx.eval(dispatch_weights)
        if hasattr(self.kernel_integrate, '_type_weights'):
            tw = self.kernel_integrate._type_weights
            mx.eval(tw)
            type_weights = mx.mean(tw, axis=(0, 1))  # (n_types,)
            mx.eval(type_weights)

        metrics = {
            "s3_gates": all_s3_gates,
            "meta_s3": [float(meta_gates[i].item()) for i in range(self.N_PASSES)],
            "register_norms": reg_norms,
            "pass_entropy_in": pass_h_in,
            "pass_entropy_out": pass_h_out,
            "pass_compression": pass_compression,
            "pass_phi_dev": pass_phi_dev,
            "kernel_dispatch_weights": (
                [float(dispatch_weights[i].item()) for i in range(dispatch_weights.shape[0])]
                if dispatch_weights is not None else None
            ),
            "kernel_type_weights": (
                [float(type_weights[i].item()) for i in range(type_weights.shape[0])]
                if type_weights is not None else None
            ),
        }

        return x, metrics


# ══════════════════════════════════════════════════════════════════
# Factory + utilities
# ══════════════════════════════════════════════════════════════════


def create_model(cfg: V10Config) -> V6Compressor:
    """Create and initialize a V6Compressor."""
    model = V6Compressor(cfg)
    mx.eval(model.parameters())
    return model


def count_parameters(model: nn.Module) -> dict[str, int]:
    """Count parameters by component."""
    from mlx.utils import tree_flatten

    counts = {"total": 0, "trainable": 0}
    all_params = tree_flatten(model.parameters())
    trainable = tree_flatten(model.trainable_parameters())

    counts["total"] = sum(p.size for _, p in all_params)
    counts["trainable"] = sum(p.size for _, p in trainable)

    return counts


# ══════════════════════════════════════════════════════════════════
# Self-test
# ══════════════════════════════════════════════════════════════════

if __name__ == "__main__":
    cfg = V10Config(vocab_size=151936, max_seq_len=64)
    model = create_model(cfg)

    # Test forward
    tokens = mx.array([[59, 2809, 90, 37155, 3733, 7981, 1887, 1102,
                         374, 279, 2701, 382, 59, 7265, 90, 31515]])
    targets = mx.array([[2809, 90, 37155, 3733, 7981, 1887, 1102, 374,
                          279, 2701, 382, 59, 7265, 90, 31515, 11035]])

    logits, loss = model(tokens, targets)
    mx.eval(logits, loss)
    print(f"Logits: {logits.shape}")   # (1, 16, 151936)
    print(f"Loss: {loss.item():.4f}")

    params = count_parameters(model)
    print(f"Parameters: total={params['total']:,}  trainable={params['trainable']:,}")

    print("model.py self-test: all ok ✓")
