Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ddr_sdram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ddr_sdram.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ddr_sdram"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : ddr_sdram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v" into library work
Parsing module <ddr_clk_mod>.
Analyzing Verilog file "D:\Projects\FPGA\ddr_sdram\ddr_sdram.v" into library work
Parsing module <ddr_sdram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ddr_sdram>.
WARNING:HDLCompiler:872 - "D:\Projects\FPGA\ddr_sdram\ddr_sdram.v" Line 149: Using initial value of PWR_ON since it is never assigned
WARNING:HDLCompiler:413 - "D:\Projects\FPGA\ddr_sdram\ddr_sdram.v" Line 76: Result of 256-bit expression is truncated to fit in 32-bit target.

Elaborating module <ddr_clk_mod>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=10,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=6,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=3,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "D:\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v" Line 121: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v" Line 122: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v" Line 123: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v" Line 124: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <OBUFDS>.
WARNING:HDLCompiler:295 - "D:\Projects\FPGA\ddr_sdram\ddr_sdram.v" Line 290: case condition never applies
WARNING:HDLCompiler:295 - "D:\Projects\FPGA\ddr_sdram\ddr_sdram.v" Line 291: case condition never applies
WARNING:HDLCompiler:295 - "D:\Projects\FPGA\ddr_sdram\ddr_sdram.v" Line 292: case condition never applies

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ddr_sdram>.
    Related source file is "D:\Projects\FPGA\ddr_sdram\ddr_sdram.v".
        BURST_LENGTH = 5'b00010
    Found 4-bit register for signal <COMMAND>.
    Found 13-bit register for signal <ADDR_RAM>.
    Found 1-bit register for signal <INITIALIZED>.
    Found 1-bit register for signal <BUSY>.
    Found 4-bit register for signal <BANK_STATUS>.
    Found 13-bit register for signal <openRowB3>.
    Found 13-bit register for signal <openRowB2>.
    Found 13-bit register for signal <openRowB1>.
    Found 13-bit register for signal <openRowB0>.
    Found 32-bit register for signal <DATA_BUF_WR<0>>.
    Found 5-bit register for signal <wr_count>.
    Found 1-bit register for signal <WR_STROBE>.
    Found 16-bit register for signal <DATA_WR>.
    Found 2-bit register for signal <DM>.
    Found 5-bit register for signal <re_count>.
    Found 32-bit register for signal <DATA_BUF_RE<0>>.
    Found 3-bit register for signal <STATUS>.
    Found 6-bit subtractor for signal <GND_1_o_GND_1_o_sub_93_OUT> created at line 447.
    Found 6-bit subtractor for signal <GND_1_o_GND_1_o_sub_153_OUT> created at line 526.
    Found 5-bit adder for signal <wr_count[4]_GND_1_o_add_89_OUT> created at line 441.
    Found 5-bit adder for signal <n0420> created at line 468.
    Found 5-bit adder for signal <re_count[4]_GND_1_o_add_148_OUT> created at line 522.
    Found 3-bit 4-to-1 multiplexer for signal <BA[1]_STATUS[2]_wide_mux_29_OUT> created at line 175.
    Found 4-bit 4-to-1 multiplexer for signal <BA[1]_GND_1_o_wide_mux_32_OUT> created at line 307.
    Found 4-bit 4-to-1 multiplexer for signal <BA[1]_PWR_1_o_wide_mux_38_OUT> created at line 354.
    Found 3-bit 4-to-1 multiplexer for signal <_n0684> created at line 175.
    Found 3-bit 4-to-1 multiplexer for signal <_n0687> created at line 175.
    Found 1-bit tristate buffer for signal <DATA_RAM<15>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<14>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<13>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<12>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<11>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<10>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<9>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<8>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<7>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<6>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<5>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<4>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<3>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<2>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<1>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<0>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_IN<31>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<30>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<29>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<28>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<27>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<26>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<25>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<24>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<23>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<22>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<21>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<20>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<19>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<18>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<17>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<16>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<15>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<14>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<13>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<12>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<11>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<10>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<9>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<8>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<7>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<6>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<5>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<4>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<3>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<2>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<1>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<0>> created at line 76
    Found 1-bit tristate buffer for signal <DQS<1>> created at line 93
    Found 1-bit tristate buffer for signal <DQS<0>> created at line 94
    Found 13-bit comparator not equal for signal <n0062> created at line 179
    Found 13-bit comparator not equal for signal <n0068> created at line 203
    Found 13-bit comparator not equal for signal <n0074> created at line 227
    Found 13-bit comparator not equal for signal <n0080> created at line 251
    Found 5-bit comparator lessequal for signal <wr_count[4]_GND_1_o_LessThan_89_o> created at line 441
    Found 5-bit comparator greater for signal <n0184> created at line 443
    Found 5-bit comparator lessequal for signal <n0208> created at line 468
    Found 5-bit comparator lessequal for signal <re_count[4]_GND_1_o_LessThan_148_o> created at line 522
    WARNING:Xst:2404 -  FFs/Latches <POS_DQS<0:0>> (without init value) have a constant value of 0 in block <ddr_sdram>.
    WARNING:Xst:2404 -  FFs/Latches <NEG_DQS<0:0>> (without init value) have a constant value of 0 in block <ddr_sdram>.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 171 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  49 Multiplexer(s).
	inferred  50 Tristate(s).
Unit <ddr_sdram> synthesized.

Synthesizing Unit <ddr_clk_mod>.
    Related source file is "D:\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v".
    Summary:
	no macro.
Unit <ddr_clk_mod> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 5-bit adder                                           : 3
 6-bit subtractor                                      : 2
# Registers                                            : 17
 1-bit register                                        : 3
 13-bit register                                       : 5
 16-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 2
 5-bit register                                        : 2
# Comparators                                          : 8
 13-bit comparator not equal                           : 4
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 3
# Multiplexers                                         : 49
 1-bit 2-to-1 multiplexer                              : 22
 13-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 15
 3-bit 4-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 4-to-1 multiplexer                              : 2
# Tristates                                            : 50
 1-bit tristate buffer                                 : 50

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_14> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_15> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_16> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_17> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_18> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_19> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_20> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_21> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_22> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_23> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_24> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_25> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_26> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_27> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_28> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_29> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_30> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_31> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_0> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_1> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_2> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_3> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_4> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_0> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_1> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_2> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_3> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_4> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_5> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_6> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_7> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_8> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_9> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_10> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_11> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_12> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_13> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ddr_sdram>.
The following registers are absorbed into counter <wr_count>: 1 register on signal <wr_count>.
The following registers are absorbed into counter <re_count>: 1 register on signal <re_count>.
Unit <ddr_sdram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 1
 6-bit subtractor                                      : 2
# Counters                                             : 2
 5-bit up counter                                      : 2
# Registers                                            : 161
 Flip-Flops                                            : 161
# Comparators                                          : 8
 13-bit comparator not equal                           : 4
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 3
# Multiplexers                                         : 49
 1-bit 2-to-1 multiplexer                              : 22
 13-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 15
 3-bit 4-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_31> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_30> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_29> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_28> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_27> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_26> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_25> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_24> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_23> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_22> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_21> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_20> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_19> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_18> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_17> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_16> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_15> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_14> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_13> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_12> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_11> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_10> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_9> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_8> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_7> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_6> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_5> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_4> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_3> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_2> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_1> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_BUF_RE_0_0> (without init value) has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DM_0> in Unit <ddr_sdram> is equivalent to the following FF/Latch, which will be removed : <DM_1> 
WARNING:Xst:1293 - FF/Latch <re_count_0> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_1> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_2> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_3> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <re_count_4> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance ddr_clocks/pll_base_inst in unit ddr_clocks/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <ddr_sdram> ...
WARNING:Xst:1293 - FF/Latch <wr_count_4> has a constant value of 0 in block <ddr_sdram>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ddr_sdram, actual ratio is 4.
FlipFlop BUSY has been replicated 2 time(s)
FlipFlop STATUS_0 has been replicated 1 time(s)
FlipFlop STATUS_1 has been replicated 2 time(s)
FlipFlop STATUS_2 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 139
 Flip-Flops                                            : 139

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ddr_sdram.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 238
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 8
#      LUT3                        : 106
#      LUT4                        : 23
#      LUT5                        : 25
#      LUT6                        : 50
#      MUXCY                       : 20
#      MUXF7                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 139
#      FD                          : 7
#      FDE                         : 52
#      FDRE                        : 25
#      FDSE                        : 55
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 105
#      IBUF                        : 31
#      IBUFG                       : 1
#      IOBUF                       : 32
#      OBUF                        : 22
#      OBUFDS                      : 1
#      OBUFT                       : 18
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             139  out of  11440     1%  
 Number of Slice LUTs:                  214  out of   5720     3%  
    Number used as Logic:               214  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    219
   Number with an unused Flip Flop:      80  out of    219    36%  
   Number with an unused LUT:             5  out of    219     2%  
   Number of fully used LUT-FF pairs:   134  out of    219    61%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                         106
 Number of bonded IOBs:                 106  out of    200    53%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ddr_clocks/pll_base_inst/CLKOUT1   | BUFG                   | 139   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.726ns (Maximum Frequency: 211.590MHz)
   Minimum input arrival time before clock: 5.637ns
   Maximum output required time after clock: 5.707ns
   Maximum combinational path delay: 5.198ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ddr_clocks/pll_base_inst/CLKOUT1'
  Clock period: 4.726ns (frequency: 211.590MHz)
  Total number of paths / destination ports: 2886 / 335
-------------------------------------------------------------------------
Delay:               4.726ns (Levels of Logic = 3)
  Source:            BUSY_1 (FF)
  Destination:       ADDR_0 (FF)
  Source Clock:      ddr_clocks/pll_base_inst/CLKOUT1 rising
  Destination Clock: ddr_clocks/pll_base_inst/CLKOUT1 rising

  Data Path: BUSY_1 to ADDR_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.021  BUSY_1 (BUSY_1)
     LUT4:I0->O           71   0.203   1.687  STATUS[2]_BUSY_AND_10_o1 (STATUS[2]_BUSY_AND_10_o)
     LUT4:I3->O           10   0.205   0.857  Mmux_ADDR[12]_ADDR[12]_mux_61_OUT141 (Mmux_ADDR[12]_ADDR[12]_mux_61_OUT14)
     LUT6:I5->O            1   0.205   0.000  Mmux_ADDR[12]_ADDR[12]_mux_61_OUT1 (ADDR[12]_ADDR[12]_mux_61_OUT<0>)
     FDSE:D                    0.102          ADDR_0
    ----------------------------------------
    Total                      4.726ns (1.162ns logic, 3.564ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ddr_clocks/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 951 / 175
-------------------------------------------------------------------------
Offset:              5.637ns (Levels of Logic = 5)
  Source:            BA_IN<0> (PAD)
  Destination:       STATUS_0 (FF)
  Destination Clock: ddr_clocks/pll_base_inst/CLKOUT1 rising

  Data Path: BA_IN<0> to STATUS_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.392  BA_IN_0_IBUF (BA_0_OBUF)
     LUT6:I0->O            5   0.203   0.943  BA<1>31 (BA<1>3)
     LUT6:I3->O            1   0.205   0.580  Mmux_STATUS[2]_STATUS[2]_mux_80_OUT11 (Mmux_STATUS[2]_STATUS[2]_mux_80_OUT1)
     LUT3:I2->O            1   0.205   0.580  Mmux_STATUS[2]_STATUS[2]_mux_80_OUT13 (Mmux_STATUS[2]_STATUS[2]_mux_80_OUT12)
     LUT6:I5->O            2   0.205   0.000  Mmux_STATUS[2]_STATUS[2]_mux_80_OUT14 (STATUS[2]_STATUS[2]_mux_80_OUT<0>)
     FDRE:D                    0.102          STATUS_0
    ----------------------------------------
    Total                      5.637ns (2.142ns logic, 3.494ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ddr_clocks/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 92 / 38
-------------------------------------------------------------------------
Offset:              5.707ns (Levels of Logic = 2)
  Source:            STATUS_1 (FF)
  Destination:       DQS<1> (PAD)
  Source Clock:      ddr_clocks/pll_base_inst/CLKOUT1 rising

  Data Path: STATUS_1 to DQS<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            26   0.447   1.435  STATUS_1 (STATUS_1)
     LUT3:I0->O           18   0.205   1.049  STATUS[2]_GND_1_o_equal_2_o_inv1 (STATUS[2]_GND_1_o_equal_2_o_inv)
     OBUFT:T->O                2.571          DQS_1_OBUFT (DQS<1>)
    ----------------------------------------
    Total                      5.707ns (3.223ns logic, 2.484ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Delay:               5.198ns (Levels of Logic = 2)
  Source:            WRITE (PAD)
  Destination:       DATA_IN<31> (PAD)

  Data Path: WRITE to DATA_IN<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.405  WRITE_IBUF (WRITE_IBUF)
     IOBUF:T->IO               2.571          DATA_IN_31_IOBUF (DATA_IN<31>)
    ----------------------------------------
    Total                      5.198ns (3.793ns logic, 1.405ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ddr_clocks/pll_base_inst/CLKOUT1
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
ddr_clocks/pll_base_inst/CLKOUT1|    4.726|         |         |         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.84 secs
 
--> 

Total memory usage is 239852 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   86 (   0 filtered)
Number of infos    :    2 (   0 filtered)

