Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat May 16 20:52:21 2020
| Host         : ARTIFANK-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.561     -151.967                     49                 1370        0.095        0.000                      0                 1370        3.000        0.000                       0                   416  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk_generator/inst/i_clk   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 25.000}     50.000          20.000          
  o_pixel_clock_clk_wiz_0  {0.000 7.692}      15.385          65.000          
sys_clk_pin                {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_generator/inst/i_clk                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        47.845        0.000                       0                     3  
  o_pixel_clock_clk_wiz_0        9.272        0.000                      0                   63        0.168        0.000                      0                   63        7.192        0.000                       0                    40  
sys_clk_pin                      1.870        0.000                      0                 1276        0.095        0.000                      0                 1276        4.500        0.000                       0                   372  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_pixel_clock_clk_wiz_0  sys_clk_pin                   -4.561     -151.967                     49                   49        0.369        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_generator/inst/i_clk
  To Clock:  clk_generator/inst/i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_generator/inst/i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator/inst/i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clk_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_pixel_clock_clk_wiz_0
  To Clock:  o_pixel_clock_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.272ns  (required time - arrival time)
  Source:                 vga_controller1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/o_Vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (o_pixel_clock_clk_wiz_0 rise@15.385ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.185ns (20.050%)  route 4.725ns (79.950%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 16.829 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575     1.575    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.623     1.623    vga_controller1/o_pixel_clock
    SLICE_X58Y28         FDRE                                         r  vga_controller1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.456     2.079 r  vga_controller1/h_count_reg[4]/Q
                         net (fo=8, routed)           1.426     3.505    vga_controller1/h_count_reg[4]
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.629 f  vga_controller1/o_x[9]_i_4/O
                         net (fo=6, routed)           0.825     4.454    vga_controller1/o_x[9]_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I3_O)        0.124     4.578 r  vga_controller1/v_count[9]_i_2/O
                         net (fo=25, routed)          1.594     6.172    vga_controller1/h_count[9]_i_1_n_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I0_O)        0.154     6.326 r  vga_controller1/v_count[2]_i_1/O
                         net (fo=2, routed)           0.880     7.207    vga_controller1/v_count[2]_i_1_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I3_O)        0.327     7.534 r  vga_controller1/o_Vsync_i_1/O
                         net (fo=1, routed)           0.000     7.534    vga_controller1/o_Vsync_i_1_n_0
    SLICE_X55Y32         FDRE                                         r  vga_controller1/o_Vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457    16.842    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.444    16.829    vga_controller1/o_pixel_clock
    SLICE_X55Y32         FDRE                                         r  vga_controller1/o_Vsync_reg/C
                         clock pessimism              0.080    16.909    
                         clock uncertainty           -0.132    16.777    
    SLICE_X55Y32         FDRE (Setup_fdre_C_D)        0.029    16.806    vga_controller1/o_Vsync_reg
  -------------------------------------------------------------------
                         required time                         16.806    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  9.272    

Slack (MET) :             9.274ns  (required time - arrival time)
  Source:                 vga_controller1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (o_pixel_clock_clk_wiz_0 rise@15.385ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 0.856ns (15.369%)  route 4.714ns (84.631%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 16.829 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575     1.575    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.623     1.623    vga_controller1/o_pixel_clock
    SLICE_X58Y28         FDRE                                         r  vga_controller1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.456     2.079 r  vga_controller1/h_count_reg[4]/Q
                         net (fo=8, routed)           1.426     3.505    vga_controller1/h_count_reg[4]
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.629 f  vga_controller1/o_x[9]_i_4/O
                         net (fo=6, routed)           0.825     4.454    vga_controller1/o_x[9]_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I3_O)        0.124     4.578 r  vga_controller1/v_count[9]_i_2/O
                         net (fo=25, routed)          1.565     6.143    vga_controller1/h_count[9]_i_1_n_0
    SLICE_X55Y34         LUT5 (Prop_lut5_I3_O)        0.152     6.295 r  vga_controller1/v_count[8]_i_1/O
                         net (fo=2, routed)           0.898     7.193    vga_controller1/v_count[8]_i_1_n_0
    SLICE_X53Y32         FDRE                                         r  vga_controller1/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457    16.842    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.444    16.829    vga_controller1/o_pixel_clock
    SLICE_X53Y32         FDRE                                         r  vga_controller1/v_count_reg[8]/C
                         clock pessimism              0.080    16.909    
                         clock uncertainty           -0.132    16.777    
    SLICE_X53Y32         FDRE (Setup_fdre_C_D)       -0.310    16.467    vga_controller1/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         16.467    
                         arrival time                          -7.193    
  -------------------------------------------------------------------
                         slack                                  9.274    

Slack (MET) :             9.287ns  (required time - arrival time)
  Source:                 vga_controller1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/o_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (o_pixel_clock_clk_wiz_0 rise@15.385ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.828ns (15.505%)  route 4.512ns (84.495%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 16.827 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575     1.575    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.623     1.623    vga_controller1/o_pixel_clock
    SLICE_X58Y28         FDRE                                         r  vga_controller1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  vga_controller1/h_count_reg[4]/Q
                         net (fo=8, routed)           1.426     3.505    vga_controller1/h_count_reg[4]
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.629 r  vga_controller1/o_x[9]_i_4/O
                         net (fo=6, routed)           1.216     4.845    vga_controller1/o_x[9]_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I2_O)        0.124     4.969 r  vga_controller1/o_x[9]_i_2/O
                         net (fo=11, routed)          1.243     6.212    vga_controller1/o_x1
    SLICE_X55Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.336 r  vga_controller1/o_x[9]_i_1/O
                         net (fo=5, routed)           0.627     6.964    vga_controller1/o_x[9]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  vga_controller1/o_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457    16.842    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.442    16.827    vga_controller1/o_pixel_clock
    SLICE_X56Y29         FDRE                                         r  vga_controller1/o_x_reg[3]/C
                         clock pessimism              0.080    16.907    
                         clock uncertainty           -0.132    16.775    
    SLICE_X56Y29         FDRE (Setup_fdre_C_R)       -0.524    16.251    vga_controller1/o_x_reg[3]
  -------------------------------------------------------------------
                         required time                         16.251    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  9.287    

Slack (MET) :             9.287ns  (required time - arrival time)
  Source:                 vga_controller1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/o_x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (o_pixel_clock_clk_wiz_0 rise@15.385ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.828ns (15.505%)  route 4.512ns (84.495%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 16.827 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575     1.575    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.623     1.623    vga_controller1/o_pixel_clock
    SLICE_X58Y28         FDRE                                         r  vga_controller1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  vga_controller1/h_count_reg[4]/Q
                         net (fo=8, routed)           1.426     3.505    vga_controller1/h_count_reg[4]
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.629 r  vga_controller1/o_x[9]_i_4/O
                         net (fo=6, routed)           1.216     4.845    vga_controller1/o_x[9]_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I2_O)        0.124     4.969 r  vga_controller1/o_x[9]_i_2/O
                         net (fo=11, routed)          1.243     6.212    vga_controller1/o_x1
    SLICE_X55Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.336 r  vga_controller1/o_x[9]_i_1/O
                         net (fo=5, routed)           0.627     6.964    vga_controller1/o_x[9]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  vga_controller1/o_x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457    16.842    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.442    16.827    vga_controller1/o_pixel_clock
    SLICE_X56Y29         FDRE                                         r  vga_controller1/o_x_reg[4]/C
                         clock pessimism              0.080    16.907    
                         clock uncertainty           -0.132    16.775    
    SLICE_X56Y29         FDRE (Setup_fdre_C_R)       -0.524    16.251    vga_controller1/o_x_reg[4]
  -------------------------------------------------------------------
                         required time                         16.251    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  9.287    

Slack (MET) :             9.287ns  (required time - arrival time)
  Source:                 vga_controller1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/o_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (o_pixel_clock_clk_wiz_0 rise@15.385ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.828ns (15.505%)  route 4.512ns (84.495%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 16.827 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575     1.575    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.623     1.623    vga_controller1/o_pixel_clock
    SLICE_X58Y28         FDRE                                         r  vga_controller1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  vga_controller1/h_count_reg[4]/Q
                         net (fo=8, routed)           1.426     3.505    vga_controller1/h_count_reg[4]
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.629 r  vga_controller1/o_x[9]_i_4/O
                         net (fo=6, routed)           1.216     4.845    vga_controller1/o_x[9]_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I2_O)        0.124     4.969 r  vga_controller1/o_x[9]_i_2/O
                         net (fo=11, routed)          1.243     6.212    vga_controller1/o_x1
    SLICE_X55Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.336 r  vga_controller1/o_x[9]_i_1/O
                         net (fo=5, routed)           0.627     6.964    vga_controller1/o_x[9]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  vga_controller1/o_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457    16.842    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.442    16.827    vga_controller1/o_pixel_clock
    SLICE_X56Y29         FDRE                                         r  vga_controller1/o_x_reg[5]/C
                         clock pessimism              0.080    16.907    
                         clock uncertainty           -0.132    16.775    
    SLICE_X56Y29         FDRE (Setup_fdre_C_R)       -0.524    16.251    vga_controller1/o_x_reg[5]
  -------------------------------------------------------------------
                         required time                         16.251    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  9.287    

Slack (MET) :             9.287ns  (required time - arrival time)
  Source:                 vga_controller1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/o_x_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (o_pixel_clock_clk_wiz_0 rise@15.385ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.828ns (15.505%)  route 4.512ns (84.495%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 16.827 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575     1.575    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.623     1.623    vga_controller1/o_pixel_clock
    SLICE_X58Y28         FDRE                                         r  vga_controller1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  vga_controller1/h_count_reg[4]/Q
                         net (fo=8, routed)           1.426     3.505    vga_controller1/h_count_reg[4]
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.629 r  vga_controller1/o_x[9]_i_4/O
                         net (fo=6, routed)           1.216     4.845    vga_controller1/o_x[9]_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I2_O)        0.124     4.969 r  vga_controller1/o_x[9]_i_2/O
                         net (fo=11, routed)          1.243     6.212    vga_controller1/o_x1
    SLICE_X55Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.336 r  vga_controller1/o_x[9]_i_1/O
                         net (fo=5, routed)           0.627     6.964    vga_controller1/o_x[9]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  vga_controller1/o_x_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457    16.842    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.442    16.827    vga_controller1/o_pixel_clock
    SLICE_X56Y29         FDRE                                         r  vga_controller1/o_x_reg[7]/C
                         clock pessimism              0.080    16.907    
                         clock uncertainty           -0.132    16.775    
    SLICE_X56Y29         FDRE (Setup_fdre_C_R)       -0.524    16.251    vga_controller1/o_x_reg[7]
  -------------------------------------------------------------------
                         required time                         16.251    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  9.287    

Slack (MET) :             9.287ns  (required time - arrival time)
  Source:                 vga_controller1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/o_x_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (o_pixel_clock_clk_wiz_0 rise@15.385ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.828ns (15.505%)  route 4.512ns (84.495%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 16.827 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575     1.575    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.623     1.623    vga_controller1/o_pixel_clock
    SLICE_X58Y28         FDRE                                         r  vga_controller1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.456     2.079 f  vga_controller1/h_count_reg[4]/Q
                         net (fo=8, routed)           1.426     3.505    vga_controller1/h_count_reg[4]
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.629 r  vga_controller1/o_x[9]_i_4/O
                         net (fo=6, routed)           1.216     4.845    vga_controller1/o_x[9]_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I2_O)        0.124     4.969 r  vga_controller1/o_x[9]_i_2/O
                         net (fo=11, routed)          1.243     6.212    vga_controller1/o_x1
    SLICE_X55Y31         LUT2 (Prop_lut2_I0_O)        0.124     6.336 r  vga_controller1/o_x[9]_i_1/O
                         net (fo=5, routed)           0.627     6.964    vga_controller1/o_x[9]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  vga_controller1/o_x_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457    16.842    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.442    16.827    vga_controller1/o_pixel_clock
    SLICE_X56Y29         FDRE                                         r  vga_controller1/o_x_reg[9]/C
                         clock pessimism              0.080    16.907    
                         clock uncertainty           -0.132    16.775    
    SLICE_X56Y29         FDRE (Setup_fdre_C_R)       -0.524    16.251    vga_controller1/o_x_reg[9]
  -------------------------------------------------------------------
                         required time                         16.251    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  9.287    

Slack (MET) :             9.484ns  (required time - arrival time)
  Source:                 vga_controller1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/o_disp_active_reg/D
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (o_pixel_clock_clk_wiz_0 rise@15.385ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.980ns (16.835%)  route 4.841ns (83.165%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 16.892 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575     1.575    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.623     1.623    vga_controller1/o_pixel_clock
    SLICE_X58Y28         FDRE                                         r  vga_controller1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.456     2.079 r  vga_controller1/h_count_reg[4]/Q
                         net (fo=8, routed)           1.426     3.505    vga_controller1/h_count_reg[4]
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.629 f  vga_controller1/o_x[9]_i_4/O
                         net (fo=6, routed)           0.825     4.454    vga_controller1/o_x[9]_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I3_O)        0.124     4.578 r  vga_controller1/v_count[9]_i_2/O
                         net (fo=25, routed)          1.247     5.825    vga_controller1/h_count[9]_i_1_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.949 r  vga_controller1/o_y[9]_i_1/O
                         net (fo=9, routed)           1.343     7.292    vga_controller1/o_y1
    SLICE_X58Y29         LUT2 (Prop_lut2_I0_O)        0.152     7.444 r  vga_controller1/o_disp_active_i_1/O
                         net (fo=1, routed)           0.000     7.444    vga_controller1/o_disp_active_i_1_n_0
    SLICE_X58Y29         FDRE                                         r  vga_controller1/o_disp_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457    16.842    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.507    16.892    vga_controller1/o_pixel_clock
    SLICE_X58Y29         FDRE                                         r  vga_controller1/o_disp_active_reg/C
                         clock pessimism              0.094    16.986    
                         clock uncertainty           -0.132    16.854    
    SLICE_X58Y29         FDRE (Setup_fdre_C_D)        0.075    16.929    vga_controller1/o_disp_active_reg
  -------------------------------------------------------------------
                         required time                         16.929    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  9.484    

Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 vga_controller1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/v_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (o_pixel_clock_clk_wiz_0 rise@15.385ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 0.858ns (16.250%)  route 4.422ns (83.750%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 16.829 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575     1.575    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.623     1.623    vga_controller1/o_pixel_clock
    SLICE_X58Y28         FDRE                                         r  vga_controller1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.456     2.079 r  vga_controller1/h_count_reg[4]/Q
                         net (fo=8, routed)           1.426     3.505    vga_controller1/h_count_reg[4]
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.629 f  vga_controller1/o_x[9]_i_4/O
                         net (fo=6, routed)           0.825     4.454    vga_controller1/o_x[9]_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I3_O)        0.124     4.578 r  vga_controller1/v_count[9]_i_2/O
                         net (fo=25, routed)          1.594     6.172    vga_controller1/h_count[9]_i_1_n_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I0_O)        0.154     6.326 r  vga_controller1/v_count[2]_i_1/O
                         net (fo=2, routed)           0.577     6.904    vga_controller1/v_count[2]_i_1_n_0
    SLICE_X55Y32         FDRE                                         r  vga_controller1/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457    16.842    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.444    16.829    vga_controller1/o_pixel_clock
    SLICE_X55Y32         FDRE                                         r  vga_controller1/v_count_reg[2]/C
                         clock pessimism              0.080    16.909    
                         clock uncertainty           -0.132    16.777    
    SLICE_X55Y32         FDRE (Setup_fdre_C_D)       -0.250    16.527    vga_controller1/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.527    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             9.869ns  (required time - arrival time)
  Source:                 vga_controller1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/o_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (o_pixel_clock_clk_wiz_0 rise@15.385ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 0.856ns (17.034%)  route 4.169ns (82.966%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 16.830 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575     1.575    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.623     1.623    vga_controller1/o_pixel_clock
    SLICE_X58Y28         FDRE                                         r  vga_controller1/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.456     2.079 r  vga_controller1/h_count_reg[4]/Q
                         net (fo=8, routed)           1.426     3.505    vga_controller1/h_count_reg[4]
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124     3.629 f  vga_controller1/o_x[9]_i_4/O
                         net (fo=6, routed)           0.825     4.454    vga_controller1/o_x[9]_i_4_n_0
    SLICE_X59Y31         LUT6 (Prop_lut6_I3_O)        0.124     4.578 r  vga_controller1/v_count[9]_i_2/O
                         net (fo=25, routed)          1.565     6.143    vga_controller1/h_count[9]_i_1_n_0
    SLICE_X55Y34         LUT5 (Prop_lut5_I3_O)        0.152     6.295 r  vga_controller1/v_count[8]_i_1/O
                         net (fo=2, routed)           0.354     6.649    vga_controller1/v_count[8]_i_1_n_0
    SLICE_X55Y33         FDRE                                         r  vga_controller1/o_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457    16.842    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.445    16.830    vga_controller1/o_pixel_clock
    SLICE_X55Y33         FDRE                                         r  vga_controller1/o_y_reg[8]/C
                         clock pessimism              0.080    16.910    
                         clock uncertainty           -0.132    16.778    
    SLICE_X55Y33         FDRE (Setup_fdre_C_D)       -0.260    16.518    vga_controller1/o_y_reg[8]
  -------------------------------------------------------------------
                         required time                         16.518    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                  9.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_controller1/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/o_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_pixel_clock_clk_wiz_0 rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.361%)  route 0.138ns (42.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.549     0.549    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.556     0.556    vga_controller1/o_pixel_clock
    SLICE_X55Y28         FDRE                                         r  vga_controller1/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  vga_controller1/h_count_reg[6]/Q
                         net (fo=11, routed)          0.138     0.835    vga_controller1/h_count_reg[6]
    SLICE_X56Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.880 r  vga_controller1/o_x[6]_i_1/O
                         net (fo=1, routed)           0.000     0.880    vga_controller1/o_x[6]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  vga_controller1/o_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.817     0.817    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.825     0.825    vga_controller1/o_pixel_clock
    SLICE_X56Y28         FDRE                                         r  vga_controller1/o_x_reg[6]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.121     0.712    vga_controller1/o_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_controller1/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_pixel_clock_clk_wiz_0 rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.227ns (69.053%)  route 0.102ns (30.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.549     0.549    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.556     0.556    vga_controller1/o_pixel_clock
    SLICE_X55Y28         FDRE                                         r  vga_controller1/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  vga_controller1/h_count_reg[5]/Q
                         net (fo=8, routed)           0.102     0.785    vga_controller1/h_count_reg[5]
    SLICE_X55Y28         LUT6 (Prop_lut6_I1_O)        0.099     0.884 r  vga_controller1/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.884    vga_controller1/h_count[6]
    SLICE_X55Y28         FDRE                                         r  vga_controller1/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.817     0.817    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.825     0.825    vga_controller1/o_pixel_clock
    SLICE_X55Y28         FDRE                                         r  vga_controller1/h_count_reg[6]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X55Y28         FDRE (Hold_fdre_C_D)         0.091     0.647    vga_controller1/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_controller1/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/o_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_pixel_clock_clk_wiz_0 rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.246ns (61.940%)  route 0.151ns (38.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.549     0.549    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.558     0.558    vga_controller1/o_pixel_clock
    SLICE_X56Y27         FDRE                                         r  vga_controller1/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.148     0.706 r  vga_controller1/h_count_reg[1]/Q
                         net (fo=7, routed)           0.151     0.857    vga_controller1/h_count_reg[1]
    SLICE_X56Y29         LUT6 (Prop_lut6_I1_O)        0.098     0.955 r  vga_controller1/o_x[5]_i_1/O
                         net (fo=1, routed)           0.000     0.955    vga_controller1/o_x[5]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  vga_controller1/o_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.817     0.817    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.826     0.826    vga_controller1/o_pixel_clock
    SLICE_X56Y29         FDRE                                         r  vga_controller1/o_x_reg[5]/C
                         clock pessimism             -0.253     0.573    
    SLICE_X56Y29         FDRE (Hold_fdre_C_D)         0.121     0.694    vga_controller1/o_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga_controller1/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_pixel_clock_clk_wiz_0 rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.549     0.549    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.558     0.558    vga_controller1/o_pixel_clock
    SLICE_X56Y27         FDRE                                         r  vga_controller1/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  vga_controller1/h_count_reg[0]/Q
                         net (fo=8, routed)           0.198     0.920    vga_controller1/h_count_reg[0]
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.043     0.963 r  vga_controller1/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.963    vga_controller1/h_count[2]_i_1_n_0
    SLICE_X56Y27         FDRE                                         r  vga_controller1/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.817     0.817    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.824     0.824    vga_controller1/o_pixel_clock
    SLICE_X56Y27         FDRE                                         r  vga_controller1/h_count_reg[2]/C
                         clock pessimism             -0.266     0.558    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.133     0.691    vga_controller1/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_controller1/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_pixel_clock_clk_wiz_0 rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.549     0.549    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.558     0.558    vga_controller1/o_pixel_clock
    SLICE_X56Y27         FDRE                                         r  vga_controller1/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  vga_controller1/h_count_reg[0]/Q
                         net (fo=8, routed)           0.198     0.920    vga_controller1/h_count_reg[0]
    SLICE_X56Y27         LUT2 (Prop_lut2_I0_O)        0.043     0.963 r  vga_controller1/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.963    vga_controller1/h_count[1]_i_1_n_0
    SLICE_X56Y27         FDRE                                         r  vga_controller1/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.817     0.817    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.824     0.824    vga_controller1/o_pixel_clock
    SLICE_X56Y27         FDRE                                         r  vga_controller1/h_count_reg[1]/C
                         clock pessimism             -0.266     0.558    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.131     0.689    vga_controller1/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga_controller1/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/o_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_pixel_clock_clk_wiz_0 rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.227ns (52.229%)  route 0.208ns (47.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.549     0.549    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.556     0.556    vga_controller1/o_pixel_clock
    SLICE_X55Y28         FDRE                                         r  vga_controller1/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  vga_controller1/h_count_reg[5]/Q
                         net (fo=8, routed)           0.208     0.891    vga_controller1/h_count_reg[5]
    SLICE_X56Y29         LUT6 (Prop_lut6_I3_O)        0.099     0.990 r  vga_controller1/o_x[7]_i_1/O
                         net (fo=1, routed)           0.000     0.990    vga_controller1/o_x[7]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  vga_controller1/o_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.817     0.817    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.826     0.826    vga_controller1/o_pixel_clock
    SLICE_X56Y29         FDRE                                         r  vga_controller1/o_x_reg[7]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X56Y29         FDRE (Hold_fdre_C_D)         0.120     0.712    vga_controller1/o_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_controller1/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/h_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_pixel_clock_clk_wiz_0 rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.549     0.549    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.558     0.558    vga_controller1/o_pixel_clock
    SLICE_X56Y27         FDRE                                         r  vga_controller1/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDRE (Prop_fdre_C_Q)         0.164     0.722 f  vga_controller1/h_count_reg[0]/Q
                         net (fo=8, routed)           0.198     0.920    vga_controller1/h_count_reg[0]
    SLICE_X56Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.965 r  vga_controller1/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.965    vga_controller1/h_count[0]_i_1_n_0
    SLICE_X56Y27         FDRE                                         r  vga_controller1/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.817     0.817    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.824     0.824    vga_controller1/o_pixel_clock
    SLICE_X56Y27         FDRE                                         r  vga_controller1/h_count_reg[0]/C
                         clock pessimism             -0.266     0.558    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.120     0.678    vga_controller1/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga_controller1/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_pixel_clock_clk_wiz_0 rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (57.060%)  route 0.171ns (42.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.549     0.549    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.585     0.585    vga_controller1/o_pixel_clock
    SLICE_X58Y29         FDRE                                         r  vga_controller1/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.128     0.713 r  vga_controller1/h_count_reg[8]/Q
                         net (fo=6, routed)           0.171     0.883    vga_controller1/h_count_reg[8]
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.099     0.982 r  vga_controller1/o_x[9]_i_3/O
                         net (fo=2, routed)           0.000     0.982    vga_controller1/o_x[9]_i_3_n_0
    SLICE_X58Y31         FDRE                                         r  vga_controller1/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.817     0.817    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.855     0.855    vga_controller1/o_pixel_clock
    SLICE_X58Y31         FDRE                                         r  vga_controller1/h_count_reg[9]/C
                         clock pessimism             -0.254     0.601    
    SLICE_X58Y31         FDRE (Hold_fdre_C_D)         0.091     0.692    vga_controller1/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga_controller1/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_pixel_clock_clk_wiz_0 rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.204%)  route 0.208ns (52.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.549     0.549    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.585     0.585    vga_controller1/o_pixel_clock
    SLICE_X58Y29         FDRE                                         r  vga_controller1/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  vga_controller1/h_count_reg[7]/Q
                         net (fo=9, routed)           0.208     0.934    vga_controller1/h_count_reg[7]
    SLICE_X58Y29         LUT6 (Prop_lut6_I5_O)        0.045     0.979 r  vga_controller1/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.979    vga_controller1/h_count[7]
    SLICE_X58Y29         FDRE                                         r  vga_controller1/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.817     0.817    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.853     0.853    vga_controller1/o_pixel_clock
    SLICE_X58Y29         FDRE                                         r  vga_controller1/h_count_reg[7]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X58Y29         FDRE (Hold_fdre_C_D)         0.091     0.676    vga_controller1/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vga_controller1/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_controller1/o_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             o_pixel_clock_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_pixel_clock_clk_wiz_0 rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.935%)  route 0.268ns (59.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.549     0.549    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.562     0.562    vga_controller1/o_pixel_clock
    SLICE_X55Y34         FDRE                                         r  vga_controller1/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vga_controller1/v_count_reg[7]/Q
                         net (fo=5, routed)           0.147     0.850    vga_controller1/v_count[7]
    SLICE_X55Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.895 r  vga_controller1/v_count[9]_i_1/O
                         net (fo=2, routed)           0.121     1.016    vga_controller1/v_count[9]_i_1_n_0
    SLICE_X55Y33         FDRE                                         r  vga_controller1/o_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.817     0.817    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          0.830     0.830    vga_controller1/o_pixel_clock
    SLICE_X55Y33         FDRE                                         r  vga_controller1/o_y_reg[9]/C
                         clock pessimism             -0.255     0.575    
    SLICE_X55Y33         FDRE (Hold_fdre_C_D)         0.070     0.645    vga_controller1/o_y_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_pixel_clock_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    clk_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X56Y27     vga_controller1/h_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X60Y31     vga_controller1/h_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X56Y27     vga_controller1/h_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X56Y27     vga_controller1/h_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X56Y27     vga_controller1/h_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X58Y28     vga_controller1/h_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X55Y28     vga_controller1/h_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X55Y28     vga_controller1/h_count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  clk_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X60Y31     vga_controller1/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y31     vga_controller1/h_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y27     vga_controller1/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y27     vga_controller1/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X60Y31     vga_controller1/h_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y27     vga_controller1/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y27     vga_controller1/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y27     vga_controller1/h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y27     vga_controller1/h_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y27     vga_controller1/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y27     vga_controller1/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y27     vga_controller1/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X60Y31     vga_controller1/h_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X60Y31     vga_controller1/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y27     vga_controller1/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y27     vga_controller1/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y27     vga_controller1/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y27     vga_controller1/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y27     vga_controller1/h_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y27     vga_controller1/h_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 image_generator/s_mem_addr_calc/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/s_mem_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 5.359ns (66.720%)  route 2.673ns (33.280%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.650     5.171    image_generator/i_clk
    DSP48_X1Y12          DSP48E1                                      r  image_generator/s_mem_addr_calc/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     9.180 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673    11.853    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124    11.977 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000    11.977    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.527 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000    12.527    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  image_generator/s_mem_addr_calc__2/CO[3]
                         net (fo=1, routed)           0.000    12.755    image_generator/s_mem_addr_calc__2_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  image_generator/s_mem_addr_calc__3/CO[3]
                         net (fo=1, routed)           0.000    12.869    image_generator/s_mem_addr_calc__3_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.203 r  image_generator/s_mem_addr_calc__4/O[1]
                         net (fo=1, routed)           0.000    13.203    image_generator/s_mem_addr_calc[17]
    SLICE_X57Y32         FDRE                                         r  image_generator/s_mem_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.445    14.786    image_generator/i_clk
    SLICE_X57Y32         FDRE                                         r  image_generator/s_mem_addr_reg[17]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.062    15.073    image_generator/s_mem_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -13.203    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 image_generator/s_mem_addr_calc/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/s_mem_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 5.248ns (66.253%)  route 2.673ns (33.747%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.650     5.171    image_generator/i_clk
    DSP48_X1Y12          DSP48E1                                      r  image_generator/s_mem_addr_calc/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     9.180 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673    11.853    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124    11.977 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000    11.977    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.527 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000    12.527    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  image_generator/s_mem_addr_calc__2/CO[3]
                         net (fo=1, routed)           0.000    12.755    image_generator/s_mem_addr_calc__2_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.869 r  image_generator/s_mem_addr_calc__3/CO[3]
                         net (fo=1, routed)           0.000    12.869    image_generator/s_mem_addr_calc__3_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.092 r  image_generator/s_mem_addr_calc__4/O[0]
                         net (fo=1, routed)           0.000    13.092    image_generator/s_mem_addr_calc[16]
    SLICE_X57Y32         FDRE                                         r  image_generator/s_mem_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.445    14.786    image_generator/i_clk
    SLICE_X57Y32         FDRE                                         r  image_generator/s_mem_addr_reg[16]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.062    15.073    image_generator/s_mem_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -13.092    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 image_generator/s_mem_addr_calc/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/s_mem_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.918ns  (logic 5.245ns (66.241%)  route 2.673ns (33.759%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.650     5.171    image_generator/i_clk
    DSP48_X1Y12          DSP48E1                                      r  image_generator/s_mem_addr_calc/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     9.180 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673    11.853    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124    11.977 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000    11.977    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.527 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000    12.527    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  image_generator/s_mem_addr_calc__2/CO[3]
                         net (fo=1, routed)           0.000    12.755    image_generator/s_mem_addr_calc__2_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.089 r  image_generator/s_mem_addr_calc__3/O[1]
                         net (fo=1, routed)           0.000    13.089    image_generator/s_mem_addr_calc[13]
    SLICE_X57Y31         FDRE                                         r  image_generator/s_mem_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.443    14.784    image_generator/i_clk
    SLICE_X57Y31         FDRE                                         r  image_generator/s_mem_addr_reg[13]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.062    15.071    image_generator/s_mem_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -13.089    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 image_generator/s_mem_addr_calc/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/s_mem_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 5.224ns (66.151%)  route 2.673ns (33.849%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.650     5.171    image_generator/i_clk
    DSP48_X1Y12          DSP48E1                                      r  image_generator/s_mem_addr_calc/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     9.180 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673    11.853    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124    11.977 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000    11.977    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.527 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000    12.527    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  image_generator/s_mem_addr_calc__2/CO[3]
                         net (fo=1, routed)           0.000    12.755    image_generator/s_mem_addr_calc__2_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.068 r  image_generator/s_mem_addr_calc__3/O[3]
                         net (fo=1, routed)           0.000    13.068    image_generator/s_mem_addr_calc[15]
    SLICE_X57Y31         FDRE                                         r  image_generator/s_mem_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.443    14.784    image_generator/i_clk
    SLICE_X57Y31         FDRE                                         r  image_generator/s_mem_addr_reg[15]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.062    15.071    image_generator/s_mem_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 image_generator/s_mem_addr_calc/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/s_mem_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 5.150ns (65.831%)  route 2.673ns (34.169%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.650     5.171    image_generator/i_clk
    DSP48_X1Y12          DSP48E1                                      r  image_generator/s_mem_addr_calc/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     9.180 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673    11.853    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124    11.977 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000    11.977    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.527 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000    12.527    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  image_generator/s_mem_addr_calc__2/CO[3]
                         net (fo=1, routed)           0.000    12.755    image_generator/s_mem_addr_calc__2_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.994 r  image_generator/s_mem_addr_calc__3/O[2]
                         net (fo=1, routed)           0.000    12.994    image_generator/s_mem_addr_calc[14]
    SLICE_X57Y31         FDRE                                         r  image_generator/s_mem_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.443    14.784    image_generator/i_clk
    SLICE_X57Y31         FDRE                                         r  image_generator/s_mem_addr_reg[14]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.062    15.071    image_generator/s_mem_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -12.994    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 image_generator/s_mem_addr_calc/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/s_mem_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 5.134ns (65.761%)  route 2.673ns (34.239%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.650     5.171    image_generator/i_clk
    DSP48_X1Y12          DSP48E1                                      r  image_generator/s_mem_addr_calc/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     9.180 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673    11.853    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124    11.977 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000    11.977    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.527 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000    12.527    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.755 r  image_generator/s_mem_addr_calc__2/CO[3]
                         net (fo=1, routed)           0.000    12.755    image_generator/s_mem_addr_calc__2_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.978 r  image_generator/s_mem_addr_calc__3/O[0]
                         net (fo=1, routed)           0.000    12.978    image_generator/s_mem_addr_calc[12]
    SLICE_X57Y31         FDRE                                         r  image_generator/s_mem_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.443    14.784    image_generator/i_clk
    SLICE_X57Y31         FDRE                                         r  image_generator/s_mem_addr_reg[12]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.062    15.071    image_generator/s_mem_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -12.978    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.095ns  (required time - arrival time)
  Source:                 image_generator/s_mem_addr_calc/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/s_mem_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.804ns  (logic 5.131ns (65.747%)  route 2.673ns (34.253%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.650     5.171    image_generator/i_clk
    DSP48_X1Y12          DSP48E1                                      r  image_generator/s_mem_addr_calc/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     9.180 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673    11.853    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124    11.977 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000    11.977    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.527 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000    12.527    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.975 r  image_generator/s_mem_addr_calc__2/O[1]
                         net (fo=1, routed)           0.000    12.975    image_generator/s_mem_addr_calc[9]
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.442    14.783    image_generator/i_clk
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[9]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y30         FDRE (Setup_fdre_C_D)        0.062    15.070    image_generator/s_mem_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -12.975    
  -------------------------------------------------------------------
                         slack                                  2.095    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 image_generator/s_mem_addr_calc/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/s_mem_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 5.110ns (65.655%)  route 2.673ns (34.345%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.650     5.171    image_generator/i_clk
    DSP48_X1Y12          DSP48E1                                      r  image_generator/s_mem_addr_calc/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     9.180 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673    11.853    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124    11.977 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000    11.977    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.527 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000    12.527    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.954 r  image_generator/s_mem_addr_calc__2/O[3]
                         net (fo=1, routed)           0.000    12.954    image_generator/s_mem_addr_calc[11]
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.442    14.783    image_generator/i_clk
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[11]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y30         FDRE (Setup_fdre_C_D)        0.062    15.070    image_generator/s_mem_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -12.954    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 image_generator/s_mem_addr_calc/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/s_mem_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 5.036ns (65.325%)  route 2.673ns (34.675%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.650     5.171    image_generator/i_clk
    DSP48_X1Y12          DSP48E1                                      r  image_generator/s_mem_addr_calc/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     9.180 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673    11.853    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124    11.977 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000    11.977    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.527 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000    12.527    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.880 r  image_generator/s_mem_addr_calc__2/O[2]
                         net (fo=1, routed)           0.000    12.880    image_generator/s_mem_addr_calc[10]
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.442    14.783    image_generator/i_clk
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[10]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y30         FDRE (Setup_fdre_C_D)        0.062    15.070    image_generator/s_mem_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -12.880    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 image_generator/s_mem_addr_calc/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/s_mem_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.693ns  (logic 5.020ns (65.253%)  route 2.673ns (34.747%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.650     5.171    image_generator/i_clk
    DSP48_X1Y12          DSP48E1                                      r  image_generator/s_mem_addr_calc/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     9.180 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673    11.853    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124    11.977 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000    11.977    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.527 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000    12.527    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.641 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000    12.641    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.864 r  image_generator/s_mem_addr_calc__2/O[0]
                         net (fo=1, routed)           0.000    12.864    image_generator/s_mem_addr_calc[8]
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.442    14.783    image_generator/i_clk
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[8]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y30         FDRE (Setup_fdre_C_D)        0.062    15.070    image_generator/s_mem_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -12.864    
  -------------------------------------------------------------------
                         slack                                  2.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 image_generator/s_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.320%)  route 0.192ns (57.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.559     1.442    image_generator/i_clk
    SLICE_X57Y29         FDRE                                         r  image_generator/s_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  image_generator/s_mem_addr_reg[4]/Q
                         net (fo=47, routed)          0.192     1.775    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y5          RAMB36E1                                     r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.867     1.995    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.498    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.681    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 image_generator/s_mem_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.360%)  route 0.236ns (62.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.560     1.443    image_generator/i_clk
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  image_generator/s_mem_addr_reg[8]/Q
                         net (fo=47, routed)          0.236     1.821    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y6          RAMB36E1                                     r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.872     2.000    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.503    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.686    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 image_generator/s_mem_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.440%)  route 0.257ns (64.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.560     1.443    image_generator/i_clk
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  image_generator/s_mem_addr_reg[10]/Q
                         net (fo=47, routed)          0.257     1.841    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y6          RAMB36E1                                     r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.872     2.000    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.503    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.686    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 image_generator/s_mem_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.853%)  route 0.288ns (67.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.558     1.441    image_generator/i_clk
    SLICE_X55Y30         FDRE                                         r  image_generator/s_mem_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  image_generator/s_mem_addr_reg[0]/Q
                         net (fo=47, routed)          0.288     1.870    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y6          RAMB36E1                                     r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.872     2.000    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.705    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 image_generator/s_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.106%)  route 0.298ns (67.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.559     1.442    image_generator/i_clk
    SLICE_X57Y29         FDRE                                         r  image_generator/s_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  image_generator/s_mem_addr_reg[4]/Q
                         net (fo=47, routed)          0.298     1.881    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y4          RAMB36E1                                     r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.864     1.992    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.514    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.697    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 image_generator/s_mem_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.429%)  route 0.294ns (67.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.560     1.443    image_generator/i_clk
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  image_generator/s_mem_addr_reg[10]/Q
                         net (fo=47, routed)          0.294     1.878    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y7          RAMB36E1                                     r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.877     2.005    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.497     1.508    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.691    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 image_generator/s_mem_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.626%)  route 0.291ns (67.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.559     1.442    image_generator/i_clk
    SLICE_X57Y29         FDRE                                         r  image_generator/s_mem_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  image_generator/s_mem_addr_reg[7]/Q
                         net (fo=47, routed)          0.291     1.874    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y6          RAMB36E1                                     r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.872     2.000    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.503    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.686    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.556     1.439    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y28         FDRE                                         r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.115     1.695    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y28         FDRE                                         r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.824     1.951    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y28         FDRE                                         r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X48Y28         FDRE (Hold_fdre_C_D)         0.066     1.505    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 image_generator/s_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.106%)  route 0.298ns (67.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.559     1.442    image_generator/i_clk
    SLICE_X57Y29         FDRE                                         r  image_generator/s_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  image_generator/s_mem_addr_reg[4]/Q
                         net (fo=47, routed)          0.298     1.881    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y6          RAMB36E1                                     r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.872     2.000    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.497     1.503    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.686    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.556     1.439    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y28         FDRE                                         r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.125     1.705    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y28         FDRE                                         r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         0.824     1.951    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y28         FDRE                                         r  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X48Y28         FDRE (Hold_fdre_C_D)         0.070     1.509    image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y17  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y18  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y29  image_generator/s_col_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y29  image_generator/s_col_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y29  image_generator/s_col_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y29  image_generator/s_col_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y30  image_generator/s_col_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y30  image_generator/s_col_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y30  image_generator/s_col_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y30  image_generator/s_col_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y30  image_generator/s_col_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y30  image_generator/s_col_data_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y33  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_116_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y42  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_155_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y62  image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/image_generator/image_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_170_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y30  image_generator/s_mem_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y30  image_generator/s_mem_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y30  image_generator/s_mem_addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y32  image_generator/s_mem_addr_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y32  image_generator/s_mem_addr_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y28  image_generator/s_mem_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y28  image_generator/s_mem_addr_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_pixel_clock_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :           49  Failing Endpoints,  Worst Slack       -4.561ns,  Total Violation     -151.967ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.561ns  (required time - arrival time)
  Source:                 vga_controller1/o_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_mem_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - o_pixel_clock_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.185ns  (logic 3.626ns (44.303%)  route 4.559ns (55.697%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        3.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 174.786 - 170.000 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 170.794 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   169.231 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575   170.806    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   167.473 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   169.135    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.231 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.563   170.794    vga_controller1/o_pixel_clock
    SLICE_X55Y33         FDRE                                         r  vga_controller1/o_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.456   171.250 r  vga_controller1/o_y_reg[5]/Q
                         net (fo=1, routed)           1.886   173.136    image_generator/Q[2]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[9]_P[1])
                                                      1.820   174.956 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673   177.629    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124   177.753 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000   177.753    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   178.303 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000   178.303    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.417 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000   178.417    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.531 r  image_generator/s_mem_addr_calc__2/CO[3]
                         net (fo=1, routed)           0.000   178.531    image_generator/s_mem_addr_calc__2_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.645 r  image_generator/s_mem_addr_calc__3/CO[3]
                         net (fo=1, routed)           0.000   178.645    image_generator/s_mem_addr_calc__3_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   178.979 r  image_generator/s_mem_addr_calc__4/O[1]
                         net (fo=1, routed)           0.000   178.979    image_generator/s_mem_addr_calc[17]
    SLICE_X57Y32         FDRE                                         r  image_generator/s_mem_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  i_clk (IN)
                         net (fo=0)                   0.000   170.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   173.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   173.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.445   174.786    image_generator/i_clk
    SLICE_X57Y32         FDRE                                         r  image_generator/s_mem_addr_reg[17]/C
                         clock pessimism              0.000   174.786    
                         clock uncertainty           -0.430   174.356    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.062   174.418    image_generator/s_mem_addr_reg[17]
  -------------------------------------------------------------------
                         required time                        174.418    
                         arrival time                        -178.979    
  -------------------------------------------------------------------
                         slack                                 -4.561    

Slack (VIOLATED) :        -4.450ns  (required time - arrival time)
  Source:                 vga_controller1/o_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_mem_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - o_pixel_clock_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.074ns  (logic 3.515ns (43.537%)  route 4.559ns (56.463%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        3.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 174.786 - 170.000 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 170.794 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   169.231 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575   170.806    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   167.473 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   169.135    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.231 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.563   170.794    vga_controller1/o_pixel_clock
    SLICE_X55Y33         FDRE                                         r  vga_controller1/o_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.456   171.250 r  vga_controller1/o_y_reg[5]/Q
                         net (fo=1, routed)           1.886   173.136    image_generator/Q[2]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[9]_P[1])
                                                      1.820   174.956 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673   177.629    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124   177.753 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000   177.753    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   178.303 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000   178.303    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.417 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000   178.417    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.531 r  image_generator/s_mem_addr_calc__2/CO[3]
                         net (fo=1, routed)           0.000   178.531    image_generator/s_mem_addr_calc__2_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.645 r  image_generator/s_mem_addr_calc__3/CO[3]
                         net (fo=1, routed)           0.000   178.645    image_generator/s_mem_addr_calc__3_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   178.868 r  image_generator/s_mem_addr_calc__4/O[0]
                         net (fo=1, routed)           0.000   178.868    image_generator/s_mem_addr_calc[16]
    SLICE_X57Y32         FDRE                                         r  image_generator/s_mem_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  i_clk (IN)
                         net (fo=0)                   0.000   170.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   173.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   173.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.445   174.786    image_generator/i_clk
    SLICE_X57Y32         FDRE                                         r  image_generator/s_mem_addr_reg[16]/C
                         clock pessimism              0.000   174.786    
                         clock uncertainty           -0.430   174.356    
    SLICE_X57Y32         FDRE (Setup_fdre_C_D)        0.062   174.418    image_generator/s_mem_addr_reg[16]
  -------------------------------------------------------------------
                         required time                        174.418    
                         arrival time                        -178.868    
  -------------------------------------------------------------------
                         slack                                 -4.450    

Slack (VIOLATED) :        -4.449ns  (required time - arrival time)
  Source:                 vga_controller1/o_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_mem_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - o_pixel_clock_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.071ns  (logic 3.512ns (43.516%)  route 4.559ns (56.484%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 174.784 - 170.000 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 170.794 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   169.231 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575   170.806    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   167.473 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   169.135    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.231 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.563   170.794    vga_controller1/o_pixel_clock
    SLICE_X55Y33         FDRE                                         r  vga_controller1/o_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.456   171.250 r  vga_controller1/o_y_reg[5]/Q
                         net (fo=1, routed)           1.886   173.136    image_generator/Q[2]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[9]_P[1])
                                                      1.820   174.956 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673   177.629    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124   177.753 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000   177.753    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   178.303 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000   178.303    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.417 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000   178.417    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.531 r  image_generator/s_mem_addr_calc__2/CO[3]
                         net (fo=1, routed)           0.000   178.531    image_generator/s_mem_addr_calc__2_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   178.865 r  image_generator/s_mem_addr_calc__3/O[1]
                         net (fo=1, routed)           0.000   178.865    image_generator/s_mem_addr_calc[13]
    SLICE_X57Y31         FDRE                                         r  image_generator/s_mem_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  i_clk (IN)
                         net (fo=0)                   0.000   170.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   173.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   173.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.443   174.784    image_generator/i_clk
    SLICE_X57Y31         FDRE                                         r  image_generator/s_mem_addr_reg[13]/C
                         clock pessimism              0.000   174.784    
                         clock uncertainty           -0.430   174.354    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.062   174.416    image_generator/s_mem_addr_reg[13]
  -------------------------------------------------------------------
                         required time                        174.416    
                         arrival time                        -178.865    
  -------------------------------------------------------------------
                         slack                                 -4.449    

Slack (VIOLATED) :        -4.428ns  (required time - arrival time)
  Source:                 vga_controller1/o_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_mem_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - o_pixel_clock_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.050ns  (logic 3.491ns (43.368%)  route 4.559ns (56.631%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 174.784 - 170.000 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 170.794 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   169.231 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575   170.806    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   167.473 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   169.135    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.231 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.563   170.794    vga_controller1/o_pixel_clock
    SLICE_X55Y33         FDRE                                         r  vga_controller1/o_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.456   171.250 r  vga_controller1/o_y_reg[5]/Q
                         net (fo=1, routed)           1.886   173.136    image_generator/Q[2]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[9]_P[1])
                                                      1.820   174.956 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673   177.629    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124   177.753 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000   177.753    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   178.303 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000   178.303    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.417 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000   178.417    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.531 r  image_generator/s_mem_addr_calc__2/CO[3]
                         net (fo=1, routed)           0.000   178.531    image_generator/s_mem_addr_calc__2_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   178.844 r  image_generator/s_mem_addr_calc__3/O[3]
                         net (fo=1, routed)           0.000   178.844    image_generator/s_mem_addr_calc[15]
    SLICE_X57Y31         FDRE                                         r  image_generator/s_mem_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  i_clk (IN)
                         net (fo=0)                   0.000   170.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   173.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   173.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.443   174.784    image_generator/i_clk
    SLICE_X57Y31         FDRE                                         r  image_generator/s_mem_addr_reg[15]/C
                         clock pessimism              0.000   174.784    
                         clock uncertainty           -0.430   174.354    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.062   174.416    image_generator/s_mem_addr_reg[15]
  -------------------------------------------------------------------
                         required time                        174.416    
                         arrival time                        -178.844    
  -------------------------------------------------------------------
                         slack                                 -4.428    

Slack (VIOLATED) :        -4.353ns  (required time - arrival time)
  Source:                 vga_controller1/o_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_mem_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - o_pixel_clock_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        7.976ns  (logic 3.417ns (42.843%)  route 4.559ns (57.157%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 174.784 - 170.000 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 170.794 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   169.231 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575   170.806    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   167.473 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   169.135    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.231 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.563   170.794    vga_controller1/o_pixel_clock
    SLICE_X55Y33         FDRE                                         r  vga_controller1/o_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.456   171.250 r  vga_controller1/o_y_reg[5]/Q
                         net (fo=1, routed)           1.886   173.136    image_generator/Q[2]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[9]_P[1])
                                                      1.820   174.956 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673   177.629    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124   177.753 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000   177.753    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   178.303 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000   178.303    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.417 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000   178.417    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.531 r  image_generator/s_mem_addr_calc__2/CO[3]
                         net (fo=1, routed)           0.000   178.531    image_generator/s_mem_addr_calc__2_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   178.770 r  image_generator/s_mem_addr_calc__3/O[2]
                         net (fo=1, routed)           0.000   178.770    image_generator/s_mem_addr_calc[14]
    SLICE_X57Y31         FDRE                                         r  image_generator/s_mem_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  i_clk (IN)
                         net (fo=0)                   0.000   170.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   173.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   173.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.443   174.784    image_generator/i_clk
    SLICE_X57Y31         FDRE                                         r  image_generator/s_mem_addr_reg[14]/C
                         clock pessimism              0.000   174.784    
                         clock uncertainty           -0.430   174.354    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.062   174.416    image_generator/s_mem_addr_reg[14]
  -------------------------------------------------------------------
                         required time                        174.416    
                         arrival time                        -178.770    
  -------------------------------------------------------------------
                         slack                                 -4.353    

Slack (VIOLATED) :        -4.338ns  (required time - arrival time)
  Source:                 vga_controller1/o_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_mem_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - o_pixel_clock_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        7.960ns  (logic 3.401ns (42.728%)  route 4.559ns (57.272%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 174.784 - 170.000 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 170.794 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   169.231 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575   170.806    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   167.473 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   169.135    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.231 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.563   170.794    vga_controller1/o_pixel_clock
    SLICE_X55Y33         FDRE                                         r  vga_controller1/o_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.456   171.250 r  vga_controller1/o_y_reg[5]/Q
                         net (fo=1, routed)           1.886   173.136    image_generator/Q[2]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[9]_P[1])
                                                      1.820   174.956 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673   177.629    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124   177.753 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000   177.753    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   178.303 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000   178.303    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.417 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000   178.417    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.531 r  image_generator/s_mem_addr_calc__2/CO[3]
                         net (fo=1, routed)           0.000   178.531    image_generator/s_mem_addr_calc__2_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   178.754 r  image_generator/s_mem_addr_calc__3/O[0]
                         net (fo=1, routed)           0.000   178.754    image_generator/s_mem_addr_calc[12]
    SLICE_X57Y31         FDRE                                         r  image_generator/s_mem_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  i_clk (IN)
                         net (fo=0)                   0.000   170.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   173.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   173.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.443   174.784    image_generator/i_clk
    SLICE_X57Y31         FDRE                                         r  image_generator/s_mem_addr_reg[12]/C
                         clock pessimism              0.000   174.784    
                         clock uncertainty           -0.430   174.354    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.062   174.416    image_generator/s_mem_addr_reg[12]
  -------------------------------------------------------------------
                         required time                        174.416    
                         arrival time                        -178.754    
  -------------------------------------------------------------------
                         slack                                 -4.338    

Slack (VIOLATED) :        -4.335ns  (required time - arrival time)
  Source:                 vga_controller1/o_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_mem_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - o_pixel_clock_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        7.957ns  (logic 3.398ns (42.707%)  route 4.559ns (57.293%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 174.783 - 170.000 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 170.794 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   169.231 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575   170.806    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   167.473 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   169.135    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.231 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.563   170.794    vga_controller1/o_pixel_clock
    SLICE_X55Y33         FDRE                                         r  vga_controller1/o_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.456   171.250 r  vga_controller1/o_y_reg[5]/Q
                         net (fo=1, routed)           1.886   173.136    image_generator/Q[2]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[9]_P[1])
                                                      1.820   174.956 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673   177.629    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124   177.753 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000   177.753    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   178.303 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000   178.303    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.417 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000   178.417    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   178.751 r  image_generator/s_mem_addr_calc__2/O[1]
                         net (fo=1, routed)           0.000   178.751    image_generator/s_mem_addr_calc[9]
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  i_clk (IN)
                         net (fo=0)                   0.000   170.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   173.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   173.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.442   174.783    image_generator/i_clk
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[9]/C
                         clock pessimism              0.000   174.783    
                         clock uncertainty           -0.430   174.353    
    SLICE_X57Y30         FDRE (Setup_fdre_C_D)        0.062   174.415    image_generator/s_mem_addr_reg[9]
  -------------------------------------------------------------------
                         required time                        174.415    
                         arrival time                        -178.751    
  -------------------------------------------------------------------
                         slack                                 -4.335    

Slack (VIOLATED) :        -4.314ns  (required time - arrival time)
  Source:                 vga_controller1/o_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_mem_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - o_pixel_clock_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        7.936ns  (logic 3.377ns (42.555%)  route 4.559ns (57.445%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 174.783 - 170.000 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 170.794 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   169.231 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575   170.806    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   167.473 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   169.135    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.231 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.563   170.794    vga_controller1/o_pixel_clock
    SLICE_X55Y33         FDRE                                         r  vga_controller1/o_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.456   171.250 r  vga_controller1/o_y_reg[5]/Q
                         net (fo=1, routed)           1.886   173.136    image_generator/Q[2]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[9]_P[1])
                                                      1.820   174.956 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673   177.629    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124   177.753 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000   177.753    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   178.303 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000   178.303    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.417 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000   178.417    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   178.730 r  image_generator/s_mem_addr_calc__2/O[3]
                         net (fo=1, routed)           0.000   178.730    image_generator/s_mem_addr_calc[11]
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  i_clk (IN)
                         net (fo=0)                   0.000   170.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   173.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   173.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.442   174.783    image_generator/i_clk
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[11]/C
                         clock pessimism              0.000   174.783    
                         clock uncertainty           -0.430   174.353    
    SLICE_X57Y30         FDRE (Setup_fdre_C_D)        0.062   174.415    image_generator/s_mem_addr_reg[11]
  -------------------------------------------------------------------
                         required time                        174.415    
                         arrival time                        -178.730    
  -------------------------------------------------------------------
                         slack                                 -4.314    

Slack (VIOLATED) :        -4.240ns  (required time - arrival time)
  Source:                 vga_controller1/o_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_mem_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - o_pixel_clock_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        7.862ns  (logic 3.303ns (42.014%)  route 4.559ns (57.986%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 174.783 - 170.000 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 170.794 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   169.231 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575   170.806    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   167.473 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   169.135    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.231 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.563   170.794    vga_controller1/o_pixel_clock
    SLICE_X55Y33         FDRE                                         r  vga_controller1/o_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.456   171.250 r  vga_controller1/o_y_reg[5]/Q
                         net (fo=1, routed)           1.886   173.136    image_generator/Q[2]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[9]_P[1])
                                                      1.820   174.956 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673   177.629    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124   177.753 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000   177.753    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   178.303 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000   178.303    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.417 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000   178.417    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   178.656 r  image_generator/s_mem_addr_calc__2/O[2]
                         net (fo=1, routed)           0.000   178.656    image_generator/s_mem_addr_calc[10]
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  i_clk (IN)
                         net (fo=0)                   0.000   170.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   173.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   173.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.442   174.783    image_generator/i_clk
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[10]/C
                         clock pessimism              0.000   174.783    
                         clock uncertainty           -0.430   174.353    
    SLICE_X57Y30         FDRE (Setup_fdre_C_D)        0.062   174.415    image_generator/s_mem_addr_reg[10]
  -------------------------------------------------------------------
                         required time                        174.415    
                         arrival time                        -178.656    
  -------------------------------------------------------------------
                         slack                                 -4.240    

Slack (VIOLATED) :        -4.224ns  (required time - arrival time)
  Source:                 vga_controller1/o_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_mem_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (sys_clk_pin rise@170.000ns - o_pixel_clock_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        7.846ns  (logic 3.287ns (41.896%)  route 4.559ns (58.104%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 174.783 - 170.000 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 170.794 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   169.231 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.575   170.806    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   167.473 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   169.135    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   169.231 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.563   170.794    vga_controller1/o_pixel_clock
    SLICE_X55Y33         FDRE                                         r  vga_controller1/o_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.456   171.250 r  vga_controller1/o_y_reg[5]/Q
                         net (fo=1, routed)           1.886   173.136    image_generator/Q[2]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[9]_P[1])
                                                      1.820   174.956 r  image_generator/s_mem_addr_calc/P[1]
                         net (fo=1, routed)           2.673   177.629    image_generator/s_mem_addr_calc_n_104
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124   177.753 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000   177.753    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   178.303 r  image_generator/s_mem_addr_calc__0/CO[3]
                         net (fo=1, routed)           0.000   178.303    image_generator/s_mem_addr_calc__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   178.417 r  image_generator/s_mem_addr_calc__1/CO[3]
                         net (fo=1, routed)           0.000   178.417    image_generator/s_mem_addr_calc__1_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   178.640 r  image_generator/s_mem_addr_calc__2/O[0]
                         net (fo=1, routed)           0.000   178.640    image_generator/s_mem_addr_calc[8]
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  i_clk (IN)
                         net (fo=0)                   0.000   170.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   173.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   173.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.442   174.783    image_generator/i_clk
    SLICE_X57Y30         FDRE                                         r  image_generator/s_mem_addr_reg[8]/C
                         clock pessimism              0.000   174.783    
                         clock uncertainty           -0.430   174.353    
    SLICE_X57Y30         FDRE (Setup_fdre_C_D)        0.062   174.415    image_generator/s_mem_addr_reg[8]
  -------------------------------------------------------------------
                         required time                        174.415    
                         arrival time                        -178.640    
  -------------------------------------------------------------------
                         slack                                 -4.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 vga_controller1/o_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_mem_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.692ns (14.627%)  route 4.039ns (85.373%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457     1.457    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.442     1.442    vga_controller1/o_pixel_clock
    SLICE_X56Y30         FDRE                                         r  vga_controller1/o_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.418     1.860 r  vga_controller1/o_x_reg[8]/Q
                         net (fo=2, routed)           4.039     5.900    image_generator/B[5]
    SLICE_X57Y29         LUT2 (Prop_lut2_I0_O)        0.100     6.000 r  image_generator/s_mem_addr_calc_i_2__0/O
                         net (fo=1, routed)           0.000     6.000    image_generator/s_mem_addr_calc_i_2__0_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     6.174 r  image_generator/s_mem_addr_calc__1/O[1]
                         net (fo=1, routed)           0.000     6.174    image_generator/s_mem_addr_calc[5]
    SLICE_X57Y29         FDRE                                         r  image_generator/s_mem_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.558     5.079    image_generator/i_clk
    SLICE_X57Y29         FDRE                                         r  image_generator/s_mem_addr_reg[5]/C
                         clock pessimism              0.000     5.079    
                         clock uncertainty            0.430     5.509    
    SLICE_X57Y29         FDRE (Hold_fdre_C_D)         0.295     5.804    image_generator/s_mem_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.804    
                         arrival time                           6.174    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 vga_controller1/o_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_mem_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.801ns (16.833%)  route 3.957ns (83.167%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.078ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457     1.457    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.442     1.442    vga_controller1/o_pixel_clock
    SLICE_X56Y29         FDRE                                         r  vga_controller1/o_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y29         FDRE (Prop_fdre_C_Q)         0.385     1.827 r  vga_controller1/o_x_reg[4]/Q
                         net (fo=2, routed)           3.957     5.785    image_generator/B[1]
    SLICE_X57Y28         LUT2 (Prop_lut2_I0_O)        0.242     6.027 r  image_generator/s_mem_addr_calc_i_3/O
                         net (fo=1, routed)           0.000     6.027    image_generator/s_mem_addr_calc_i_3_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174     6.201 r  image_generator/s_mem_addr_calc__0/O[1]
                         net (fo=1, routed)           0.000     6.201    image_generator/s_mem_addr_calc[1]
    SLICE_X57Y28         FDRE                                         r  image_generator/s_mem_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.557     5.078    image_generator/i_clk
    SLICE_X57Y28         FDRE                                         r  image_generator/s_mem_addr_reg[1]/C
                         clock pessimism              0.000     5.078    
                         clock uncertainty            0.430     5.508    
    SLICE_X57Y28         FDRE (Hold_fdre_C_D)         0.295     5.803    image_generator/s_mem_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.803    
                         arrival time                           6.201    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 vga_controller1/o_disp_active_reg/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_col_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.576ns (12.884%)  route 3.895ns (87.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457     1.457    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.507     1.507    vga_controller1/o_pixel_clock
    SLICE_X58Y29         FDRE                                         r  vga_controller1/o_disp_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.337     1.844 f  vga_controller1/o_disp_active_reg/Q
                         net (fo=20, routed)          2.138     3.982    vga_controller1/E[0]
    SLICE_X59Y29         LUT1 (Prop_lut1_I0_O)        0.239     4.221 r  vga_controller1/s_col_data[11]_i_1/O
                         net (fo=12, routed)          1.757     5.978    image_generator/SR[0]
    SLICE_X59Y30         FDRE                                         r  image_generator/s_col_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.625     5.146    image_generator/i_clk
    SLICE_X59Y30         FDRE                                         r  image_generator/s_col_data_reg[2]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.430     5.576    
    SLICE_X59Y30         FDRE (Hold_fdre_C_R)        -0.020     5.556    image_generator/s_col_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.556    
                         arrival time                           5.978    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 vga_controller1/o_disp_active_reg/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_col_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.576ns (12.884%)  route 3.895ns (87.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457     1.457    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.507     1.507    vga_controller1/o_pixel_clock
    SLICE_X58Y29         FDRE                                         r  vga_controller1/o_disp_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.337     1.844 f  vga_controller1/o_disp_active_reg/Q
                         net (fo=20, routed)          2.138     3.982    vga_controller1/E[0]
    SLICE_X59Y29         LUT1 (Prop_lut1_I0_O)        0.239     4.221 r  vga_controller1/s_col_data[11]_i_1/O
                         net (fo=12, routed)          1.757     5.978    image_generator/SR[0]
    SLICE_X59Y30         FDRE                                         r  image_generator/s_col_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.625     5.146    image_generator/i_clk
    SLICE_X59Y30         FDRE                                         r  image_generator/s_col_data_reg[3]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.430     5.576    
    SLICE_X59Y30         FDRE (Hold_fdre_C_R)        -0.020     5.556    image_generator/s_col_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.556    
                         arrival time                           5.978    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 vga_controller1/o_disp_active_reg/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_col_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.576ns (12.884%)  route 3.895ns (87.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457     1.457    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.507     1.507    vga_controller1/o_pixel_clock
    SLICE_X58Y29         FDRE                                         r  vga_controller1/o_disp_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.337     1.844 f  vga_controller1/o_disp_active_reg/Q
                         net (fo=20, routed)          2.138     3.982    vga_controller1/E[0]
    SLICE_X59Y29         LUT1 (Prop_lut1_I0_O)        0.239     4.221 r  vga_controller1/s_col_data[11]_i_1/O
                         net (fo=12, routed)          1.757     5.978    image_generator/SR[0]
    SLICE_X59Y30         FDRE                                         r  image_generator/s_col_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.625     5.146    image_generator/i_clk
    SLICE_X59Y30         FDRE                                         r  image_generator/s_col_data_reg[4]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.430     5.576    
    SLICE_X59Y30         FDRE (Hold_fdre_C_R)        -0.020     5.556    image_generator/s_col_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.556    
                         arrival time                           5.978    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 vga_controller1/o_disp_active_reg/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_col_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.576ns (12.884%)  route 3.895ns (87.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457     1.457    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.507     1.507    vga_controller1/o_pixel_clock
    SLICE_X58Y29         FDRE                                         r  vga_controller1/o_disp_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.337     1.844 f  vga_controller1/o_disp_active_reg/Q
                         net (fo=20, routed)          2.138     3.982    vga_controller1/E[0]
    SLICE_X59Y29         LUT1 (Prop_lut1_I0_O)        0.239     4.221 r  vga_controller1/s_col_data[11]_i_1/O
                         net (fo=12, routed)          1.757     5.978    image_generator/SR[0]
    SLICE_X59Y30         FDRE                                         r  image_generator/s_col_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.625     5.146    image_generator/i_clk
    SLICE_X59Y30         FDRE                                         r  image_generator/s_col_data_reg[5]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.430     5.576    
    SLICE_X59Y30         FDRE (Hold_fdre_C_R)        -0.020     5.556    image_generator/s_col_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.556    
                         arrival time                           5.978    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 vga_controller1/o_disp_active_reg/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_col_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.576ns (12.871%)  route 3.899ns (87.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457     1.457    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.507     1.507    vga_controller1/o_pixel_clock
    SLICE_X58Y29         FDRE                                         r  vga_controller1/o_disp_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.337     1.844 f  vga_controller1/o_disp_active_reg/Q
                         net (fo=20, routed)          2.138     3.982    vga_controller1/E[0]
    SLICE_X59Y29         LUT1 (Prop_lut1_I0_O)        0.239     4.221 r  vga_controller1/s_col_data[11]_i_1/O
                         net (fo=12, routed)          1.761     5.982    image_generator/SR[0]
    SLICE_X58Y30         FDRE                                         r  image_generator/s_col_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.625     5.146    image_generator/i_clk
    SLICE_X58Y30         FDRE                                         r  image_generator/s_col_data_reg[6]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.430     5.576    
    SLICE_X58Y30         FDRE (Hold_fdre_C_R)        -0.020     5.556    image_generator/s_col_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.556    
                         arrival time                           5.982    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 vga_controller1/o_disp_active_reg/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_col_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.576ns (12.871%)  route 3.899ns (87.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457     1.457    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.507     1.507    vga_controller1/o_pixel_clock
    SLICE_X58Y29         FDRE                                         r  vga_controller1/o_disp_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.337     1.844 f  vga_controller1/o_disp_active_reg/Q
                         net (fo=20, routed)          2.138     3.982    vga_controller1/E[0]
    SLICE_X59Y29         LUT1 (Prop_lut1_I0_O)        0.239     4.221 r  vga_controller1/s_col_data[11]_i_1/O
                         net (fo=12, routed)          1.761     5.982    image_generator/SR[0]
    SLICE_X58Y30         FDRE                                         r  image_generator/s_col_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.625     5.146    image_generator/i_clk
    SLICE_X58Y30         FDRE                                         r  image_generator/s_col_data_reg[7]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.430     5.576    
    SLICE_X58Y30         FDRE (Hold_fdre_C_R)        -0.020     5.556    image_generator/s_col_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.556    
                         arrival time                           5.982    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 vga_controller1/o_disp_active_reg/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_col_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.576ns (12.871%)  route 3.899ns (87.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457     1.457    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.507     1.507    vga_controller1/o_pixel_clock
    SLICE_X58Y29         FDRE                                         r  vga_controller1/o_disp_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.337     1.844 f  vga_controller1/o_disp_active_reg/Q
                         net (fo=20, routed)          2.138     3.982    vga_controller1/E[0]
    SLICE_X59Y29         LUT1 (Prop_lut1_I0_O)        0.239     4.221 r  vga_controller1/s_col_data[11]_i_1/O
                         net (fo=12, routed)          1.761     5.982    image_generator/SR[0]
    SLICE_X58Y30         FDRE                                         r  image_generator/s_col_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.625     5.146    image_generator/i_clk
    SLICE_X58Y30         FDRE                                         r  image_generator/s_col_data_reg[8]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.430     5.576    
    SLICE_X58Y30         FDRE (Hold_fdre_C_R)        -0.020     5.556    image_generator/s_col_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.556    
                         arrival time                           5.982    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 vga_controller1/o_disp_active_reg/C
                            (rising edge-triggered cell FDRE clocked by o_pixel_clock_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            image_generator/s_col_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - o_pixel_clock_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.576ns (12.871%)  route 3.899ns (87.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_pixel_clock_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.457     1.457    clk_generator/inst/i_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_generator/inst/o_pixel_clock_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_generator/inst/clkout1_buf/O
                         net (fo=38, routed)          1.507     1.507    vga_controller1/o_pixel_clock
    SLICE_X58Y29         FDRE                                         r  vga_controller1/o_disp_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.337     1.844 f  vga_controller1/o_disp_active_reg/Q
                         net (fo=20, routed)          2.138     3.982    vga_controller1/E[0]
    SLICE_X59Y29         LUT1 (Prop_lut1_I0_O)        0.239     4.221 r  vga_controller1/s_col_data[11]_i_1/O
                         net (fo=12, routed)          1.761     5.982    image_generator/SR[0]
    SLICE_X58Y30         FDRE                                         r  image_generator/s_col_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=373, routed)         1.625     5.146    image_generator/i_clk
    SLICE_X58Y30         FDRE                                         r  image_generator/s_col_data_reg[9]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.430     5.576    
    SLICE_X58Y30         FDRE (Hold_fdre_C_R)        -0.020     5.556    image_generator/s_col_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.556    
                         arrival time                           5.982    
  -------------------------------------------------------------------
                         slack                                  0.426    





