Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2017.08\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2017.08\synpbase
Hostname:    DESKTOP-H0LOVGM
Date:        Tue Feb 25 07:07:46 2020
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch CS140L_3_syn.prj
ProductType: synplify_pro





log file: "D:\Desktop\CSE 140L\CSE140L_3\lab3-s2wu\CS140L_3\CS140L_3_Implmnt\CS140L_3.srr"
Running: CS140L_3_Implmnt in foreground

Running CS140L_3_syn|CS140L_3_Implmnt

Running: compile (Compile) on CS140L_3_syn|CS140L_3_Implmnt
# Tue Feb 25 07:07:46 2020

Running: compile_flow (Compile Process) on CS140L_3_syn|CS140L_3_Implmnt
# Tue Feb 25 07:07:46 2020

Running: compiler (Compile Input) on CS140L_3_syn|CS140L_3_Implmnt
# Tue Feb 25 07:07:46 2020
Copied D:\Desktop\CSE 140L\CSE140L_3\lab3-s2wu\CS140L_3\CS140L_3_Implmnt\synwork\CS140L_3_comp.srs to D:\Desktop\CSE 140L\CSE140L_3\lab3-s2wu\CS140L_3\CS140L_3_Implmnt\CS140L_3.srs

compiler completed
# Tue Feb 25 07:07:48 2020

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on CS140L_3_syn|CS140L_3_Implmnt
# Tue Feb 25 07:07:48 2020

multi_srs_gen completed
# Tue Feb 25 07:07:48 2020

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Desktop\CSE 140L\CSE140L_3\lab3-s2wu\CS140L_3\CS140L_3_Implmnt\synwork\CS140L_3_mult.srs to D:\Desktop\CSE 140L\CSE140L_3\lab3-s2wu\CS140L_3\CS140L_3_Implmnt\CS140L_3.srs
Complete: Compile Process on CS140L_3_syn|CS140L_3_Implmnt

Running: premap (Pre-mapping) on CS140L_3_syn|CS140L_3_Implmnt
# Tue Feb 25 07:07:48 2020

premap completed
# Tue Feb 25 07:07:49 2020

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on CS140L_3_syn|CS140L_3_Implmnt

Running: map (Map) on CS140L_3_syn|CS140L_3_Implmnt
# Tue Feb 25 07:07:49 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on CS140L_3_syn|CS140L_3_Implmnt
# Tue Feb 25 07:07:49 2020
Copied D:\Desktop\CSE 140L\CSE140L_3\lab3-s2wu\CS140L_3\CS140L_3_Implmnt\synwork\CS140L_3_m.srm to D:\Desktop\CSE 140L\CSE140L_3\lab3-s2wu\CS140L_3\CS140L_3_Implmnt\CS140L_3.srm

fpga_mapper completed with warnings
# Tue Feb 25 07:07:52 2020

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on CS140L_3_syn|CS140L_3_Implmnt
Complete: Logic Synthesis on CS140L_3_syn|CS140L_3_Implmnt

exit status=0

exit status=0

