# 5-Stage Pipelined RISC-V (RV32I) Processor
This is a complete processor design built using **SystemVerilog**.

### Key Features:
* **5-Stage Pipeline**: Highly efficient instruction processing.
* **Hazard Unit**: Manages data and control hazards to prevent errors.
* **Forwarding Logic**: Speeds up data paths between stages.
* **Apache License 2.0**: Open for others to learn from and use!

### Contact
If you have any questions about this RV32I processor or want to discuss my work on the hazard unit and forwarding logic, feel free to reach out!

**Name**: Atul Kumar

**Education**: Electronics and Communication Engineering (ECE) student at IIT Patna (4th Semester)

**Academic Standing**: Current CGPA: 9.03

**Interests**: VLSI, Computer Architecture, and Digital Design
