============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Nov 09 2025  04:28:03 pm
  Module:                 benes
  Operating conditions:   PVT_1P2V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (901 ps) Setup Check with Pin reg_latch_reg[1][27][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][27][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][27][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][27][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][27][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][27][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][27][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][27][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 2: MET (901 ps) Setup Check with Pin reg_latch_reg[1][27][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][27][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][27][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][27][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][27][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][27][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][27][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][27][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 3: MET (901 ps) Setup Check with Pin reg_latch_reg[1][3][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][3][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][3][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][3][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][3][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][3][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][3][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][3][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 4: MET (901 ps) Setup Check with Pin reg_latch_reg[1][7][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][7][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][7][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][7][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][7][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][7][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][7][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][7][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 5: MET (901 ps) Setup Check with Pin reg_latch_reg[1][3][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][3][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][3][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][3][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][3][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][3][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][3][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][3][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 6: MET (901 ps) Setup Check with Pin reg_latch_reg[1][7][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][7][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][7][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][7][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][7][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][7][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][7][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][7][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 7: MET (901 ps) Setup Check with Pin reg_latch_reg[1][23][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][23][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][23][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][23][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[0][23][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][23][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][23][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][23][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 8: MET (901 ps) Setup Check with Pin reg_latch_reg[1][7][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][7][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][7][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][7][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][7][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][7][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][7][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][7][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 9: MET (901 ps) Setup Check with Pin reg_latch_reg[1][7][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][7][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][7][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][7][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][7][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][7][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][7][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][7][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 10: MET (901 ps) Setup Check with Pin reg_latch_reg[1][23][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][23][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][23][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][23][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][23][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][23][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][23][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][23][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 11: MET (901 ps) Setup Check with Pin reg_latch_reg[1][3][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][3][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][3][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][3][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][3][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][3][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][3][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][3][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 12: MET (901 ps) Setup Check with Pin reg_latch_reg[1][7][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][7][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][7][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][7][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][7][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][7][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][7][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][7][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 13: MET (901 ps) Setup Check with Pin reg_latch_reg[1][3][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][3][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][3][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][3][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][3][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][3][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][3][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][3][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 14: MET (901 ps) Setup Check with Pin reg_latch_reg[1][22][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][22][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][22][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][22][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[0][22][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][22][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][22][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][22][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 15: MET (901 ps) Setup Check with Pin reg_latch_reg[1][3][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][3][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][3][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][3][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][3][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][3][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][3][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][3][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 16: MET (901 ps) Setup Check with Pin reg_latch_reg[1][7][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][7][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][7][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][7][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][7][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][7][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][7][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][7][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 17: MET (901 ps) Setup Check with Pin reg_latch_reg[1][8][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][8][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][8][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][8][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][8][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][8][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][8][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][8][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 18: MET (901 ps) Setup Check with Pin reg_latch_reg[1][4][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][4][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][4][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][4][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][4][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][4][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][4][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][4][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 19: MET (901 ps) Setup Check with Pin reg_latch_reg[1][8][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][8][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][8][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][8][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][8][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][8][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][8][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][8][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 20: MET (901 ps) Setup Check with Pin reg_latch_reg[1][10][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][10][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][10][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][10][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[0][10][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][10][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][10][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][10][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 21: MET (901 ps) Setup Check with Pin reg_latch_reg[1][7][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][7][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][7][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][7][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][7][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][7][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][7][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][7][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 22: MET (901 ps) Setup Check with Pin reg_latch_reg[1][6][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][6][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][6][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][6][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][6][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][6][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][6][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][6][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 23: MET (901 ps) Setup Check with Pin reg_latch_reg[1][3][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][3][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][3][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][3][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][3][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][3][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][3][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 24: MET (901 ps) Setup Check with Pin reg_latch_reg[1][21][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][21][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][21][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][21][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[0][21][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][21][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][21][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][21][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 25: MET (901 ps) Setup Check with Pin reg_latch_reg[1][2][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][2][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][2][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][2][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][2][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][2][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][2][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][2][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 26: MET (901 ps) Setup Check with Pin reg_latch_reg[1][4][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][4][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][4][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][4][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][4][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][4][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][4][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][4][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 27: MET (901 ps) Setup Check with Pin reg_latch_reg[1][8][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][8][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][8][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][8][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][8][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][8][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][8][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][8][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 28: MET (901 ps) Setup Check with Pin reg_latch_reg[1][4][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][4][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][4][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][4][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][4][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][4][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][4][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][4][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 29: MET (901 ps) Setup Check with Pin reg_latch_reg[1][8][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][8][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][8][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][8][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][8][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][8][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][8][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][8][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 30: MET (901 ps) Setup Check with Pin reg_latch_reg[1][8][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][8][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][8][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][8][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][8][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][8][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][8][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][8][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 31: MET (901 ps) Setup Check with Pin reg_latch_reg[1][4][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][4][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][4][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][4][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][4][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][4][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][4][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 32: MET (901 ps) Setup Check with Pin reg_latch_reg[1][8][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][8][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][8][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][8][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][8][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][8][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][8][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][8][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 33: MET (901 ps) Setup Check with Pin reg_latch_reg[1][4][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][4][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][4][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][4][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][4][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][4][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][4][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][4][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 34: MET (901 ps) Setup Check with Pin reg_latch_reg[1][8][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][8][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][8][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][8][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][8][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][8][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][8][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][8][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 35: MET (901 ps) Setup Check with Pin reg_latch_reg[1][15][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][15][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][15][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][15][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][15][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][15][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][15][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][15][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 36: MET (901 ps) Setup Check with Pin reg_latch_reg[1][4][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][4][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][4][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][4][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][4][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][4][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][4][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][4][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 37: MET (901 ps) Setup Check with Pin reg_latch_reg[1][8][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][8][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][8][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][8][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][8][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][8][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][8][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][8][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 38: MET (901 ps) Setup Check with Pin reg_latch_reg[1][4][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][4][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][4][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][4][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][4][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][4][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][4][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][4][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 39: MET (901 ps) Setup Check with Pin reg_latch_reg[1][8][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][8][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][8][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][8][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][8][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][8][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][8][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][8][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 40: MET (901 ps) Setup Check with Pin reg_latch_reg[1][4][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][4][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][4][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][4][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][4][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][4][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][4][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][4][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 41: MET (901 ps) Setup Check with Pin reg_latch_reg[1][8][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][8][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][8][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][8][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][8][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][8][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][8][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][8][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 42: MET (901 ps) Setup Check with Pin reg_latch_reg[1][19][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][19][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][19][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][19][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[0][19][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][19][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][19][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][19][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 43: MET (901 ps) Setup Check with Pin reg_latch_reg[1][21][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][21][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][21][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][21][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][21][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][21][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][21][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][21][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 44: MET (901 ps) Setup Check with Pin reg_latch_reg[1][4][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][4][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][4][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][4][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][4][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][4][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][4][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 45: MET (901 ps) Setup Check with Pin reg_latch_reg[1][8][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][8][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][8][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][8][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][8][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][8][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][8][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][8][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 46: MET (901 ps) Setup Check with Pin reg_latch_reg[1][4][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][4][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][4][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][4][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][4][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][4][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][4][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][4][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 47: MET (901 ps) Setup Check with Pin reg_latch_reg[1][8][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][8][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][8][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][8][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][8][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][8][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][8][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][8][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 48: MET (901 ps) Setup Check with Pin reg_latch_reg[1][4][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][4][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][4][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][4][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][4][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][4][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][4][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][4][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 49: MET (901 ps) Setup Check with Pin reg_latch_reg[1][8][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][8][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][8][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][8][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][8][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][8][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][8][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][8][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 50: MET (901 ps) Setup Check with Pin reg_latch_reg[1][4][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][4][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][4][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][4][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][4][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][4][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][4][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][4][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 51: MET (901 ps) Setup Check with Pin reg_latch_reg[1][8][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][8][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][8][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][8][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][8][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][8][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][8][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][8][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 52: MET (901 ps) Setup Check with Pin reg_latch_reg[1][4][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][4][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][4][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][4][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][4][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][4][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][4][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][4][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 53: MET (901 ps) Setup Check with Pin reg_latch_reg[1][8][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][8][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][8][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][8][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][8][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][8][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][8][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][8][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 54: MET (901 ps) Setup Check with Pin reg_latch_reg[1][5][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][5][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][5][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][5][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][5][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][5][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][5][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][5][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 55: MET (901 ps) Setup Check with Pin reg_latch_reg[1][9][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][9][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][9][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][9][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][9][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][9][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][9][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][9][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 56: MET (901 ps) Setup Check with Pin reg_latch_reg[1][5][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][5][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][5][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][5][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][5][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][5][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][5][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][5][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 57: MET (901 ps) Setup Check with Pin reg_latch_reg[1][9][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][9][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][9][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][9][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][9][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][9][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][9][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][9][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 58: MET (901 ps) Setup Check with Pin reg_latch_reg[1][8][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][8][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][8][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][8][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][8][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][8][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][8][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 59: MET (901 ps) Setup Check with Pin reg_latch_reg[1][4][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][4][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][4][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][4][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][4][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][4][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][4][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 60: MET (901 ps) Setup Check with Pin reg_latch_reg[1][17][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][17][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][17][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][17][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[0][17][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][17][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][17][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][17][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 61: MET (901 ps) Setup Check with Pin reg_latch_reg[1][5][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][5][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][5][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][5][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][5][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][5][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][5][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][5][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 62: MET (901 ps) Setup Check with Pin reg_latch_reg[1][9][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][9][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][9][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][9][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][9][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][9][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][9][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][9][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 63: MET (901 ps) Setup Check with Pin reg_latch_reg[1][5][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][5][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][5][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][5][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][5][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][5][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][5][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][5][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 64: MET (901 ps) Setup Check with Pin reg_latch_reg[1][9][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][9][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][9][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][9][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][9][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][9][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][9][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][9][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 65: MET (901 ps) Setup Check with Pin reg_latch_reg[1][0][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][0][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][0][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][0][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][0][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][0][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][0][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][0][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 66: MET (901 ps) Setup Check with Pin reg_latch_reg[1][5][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][5][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][5][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][5][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][5][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][5][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][5][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][5][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 67: MET (901 ps) Setup Check with Pin reg_latch_reg[1][9][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][9][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][9][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][9][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][9][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][9][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][9][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][9][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 68: MET (901 ps) Setup Check with Pin reg_latch_reg[1][0][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][0][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][0][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][0][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][0][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][0][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][0][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][0][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 69: MET (901 ps) Setup Check with Pin reg_latch_reg[1][0][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][0][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][0][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][0][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][0][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][0][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][0][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][0][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 70: MET (901 ps) Setup Check with Pin reg_latch_reg[1][5][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][5][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][5][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][5][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][5][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][5][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][5][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][5][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 71: MET (901 ps) Setup Check with Pin reg_latch_reg[1][9][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][9][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][9][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][9][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][9][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][9][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][9][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 72: MET (901 ps) Setup Check with Pin reg_latch_reg[1][31][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][31][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][31][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][31][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[0][31][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][31][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][31][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][31][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 73: MET (901 ps) Setup Check with Pin reg_latch_reg[1][0][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][0][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][0][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][0][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][0][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][0][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][0][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][0][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 74: MET (901 ps) Setup Check with Pin reg_latch_reg[1][5][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[0][5][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[1][5][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[0][5][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[0][5][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[0][5][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[1][5][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[1][5][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 75: MET (901 ps) Setup Check with Pin reg_latch_reg[3][25][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][25][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][25][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][25][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][25][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][25][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 76: MET (901 ps) Setup Check with Pin reg_latch_reg[3][25][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][25][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][25][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][25][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][25][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][25][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 77: MET (901 ps) Setup Check with Pin reg_latch_reg[3][25][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][25][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][25][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][25][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][25][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][25][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 78: MET (901 ps) Setup Check with Pin reg_latch_reg[3][25][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][25][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][25][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][25][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][25][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][25][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 79: MET (901 ps) Setup Check with Pin reg_latch_reg[3][25][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][25][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][25][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][25][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][25][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][25][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 80: MET (901 ps) Setup Check with Pin reg_latch_reg[3][25][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][25][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][25][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][25][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][25][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][25][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 81: MET (901 ps) Setup Check with Pin reg_latch_reg[3][25][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][25][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][25][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][25][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][25][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][25][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 82: MET (901 ps) Setup Check with Pin reg_latch_reg[3][25][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][25][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][25][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][25][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][25][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][25][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 83: MET (901 ps) Setup Check with Pin reg_latch_reg[3][25][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][25][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][25][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][25][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][25][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][25][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 84: MET (901 ps) Setup Check with Pin reg_latch_reg[3][25][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][25][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][25][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][25][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][25][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][25][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][25][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][25][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 85: MET (901 ps) Setup Check with Pin reg_latch_reg[3][24][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][24][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][24][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][24][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][24][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][24][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 86: MET (901 ps) Setup Check with Pin reg_latch_reg[3][24][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][24][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][24][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][24][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][24][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][24][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 87: MET (901 ps) Setup Check with Pin reg_latch_reg[3][24][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][24][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][24][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][24][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][24][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][24][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 88: MET (901 ps) Setup Check with Pin reg_latch_reg[3][24][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][24][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][24][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][24][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][24][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][24][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 89: MET (901 ps) Setup Check with Pin reg_latch_reg[3][24][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][24][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][24][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][24][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][24][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][24][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 90: MET (901 ps) Setup Check with Pin reg_latch_reg[3][24][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][24][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][24][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][24][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][24][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][24][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 91: MET (901 ps) Setup Check with Pin reg_latch_reg[3][24][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][24][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][24][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][24][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][24][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][24][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 92: MET (901 ps) Setup Check with Pin reg_latch_reg[3][24][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][24][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][24][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][24][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][24][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][24][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 93: MET (901 ps) Setup Check with Pin reg_latch_reg[3][24][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][24][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][24][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][24][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][24][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][24][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 94: MET (901 ps) Setup Check with Pin reg_latch_reg[3][24][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][24][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][24][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][24][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][24][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][24][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 95: MET (901 ps) Setup Check with Pin reg_latch_reg[3][24][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][24][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][24][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][24][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][24][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][24][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 96: MET (901 ps) Setup Check with Pin reg_latch_reg[3][24][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][24][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][24][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][24][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][24][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][24][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 97: MET (901 ps) Setup Check with Pin reg_latch_reg[3][24][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][24][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][24][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][24][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][24][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][24][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 98: MET (901 ps) Setup Check with Pin reg_latch_reg[3][24][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][24][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][24][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][24][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][24][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][24][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 99: MET (901 ps) Setup Check with Pin reg_latch_reg[3][24][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][24][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][24][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][24][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][24][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][24][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][24][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][24][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 100: MET (901 ps) Setup Check with Pin reg_latch_reg[3][13][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][13][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][13][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][13][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][13][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][13][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 101: MET (901 ps) Setup Check with Pin reg_latch_reg[3][23][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][23][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][23][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][23][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][23][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][23][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 102: MET (901 ps) Setup Check with Pin reg_latch_reg[3][23][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][23][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][23][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][23][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][23][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][23][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 103: MET (901 ps) Setup Check with Pin reg_latch_reg[3][23][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][23][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][23][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][23][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][23][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][23][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 104: MET (901 ps) Setup Check with Pin reg_latch_reg[3][23][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][23][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][23][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][23][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][23][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][23][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 105: MET (901 ps) Setup Check with Pin reg_latch_reg[3][23][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][23][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][23][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][23][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][23][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][23][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 106: MET (901 ps) Setup Check with Pin reg_latch_reg[3][23][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][23][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][23][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][23][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][23][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][23][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 107: MET (901 ps) Setup Check with Pin reg_latch_reg[3][23][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][23][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][23][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][23][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][23][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][23][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 108: MET (901 ps) Setup Check with Pin reg_latch_reg[3][23][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][23][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][23][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][23][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][23][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][23][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 109: MET (901 ps) Setup Check with Pin reg_latch_reg[3][23][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][23][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][23][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][23][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][23][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][23][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 110: MET (901 ps) Setup Check with Pin reg_latch_reg[3][23][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][23][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][23][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][23][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][23][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][23][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 111: MET (901 ps) Setup Check with Pin reg_latch_reg[3][23][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][23][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][23][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][23][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][23][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][23][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 112: MET (901 ps) Setup Check with Pin reg_latch_reg[3][23][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][23][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][23][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][23][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][23][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][23][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 113: MET (901 ps) Setup Check with Pin reg_latch_reg[3][23][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][23][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][23][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][23][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][23][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][23][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 114: MET (901 ps) Setup Check with Pin reg_latch_reg[3][23][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][23][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][23][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][23][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][23][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][23][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 115: MET (901 ps) Setup Check with Pin reg_latch_reg[3][23][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][23][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][23][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][23][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][23][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][23][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 116: MET (901 ps) Setup Check with Pin reg_latch_reg[3][23][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][23][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][23][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][23][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][23][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][23][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][23][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][23][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 117: MET (901 ps) Setup Check with Pin reg_latch_reg[3][22][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][22][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][22][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][22][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][22][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][22][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 118: MET (901 ps) Setup Check with Pin reg_latch_reg[3][22][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][22][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][22][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][22][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][22][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][22][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 119: MET (901 ps) Setup Check with Pin reg_latch_reg[3][22][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][22][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][22][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][22][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][22][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][22][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 120: MET (901 ps) Setup Check with Pin reg_latch_reg[3][22][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][22][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][22][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][22][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][22][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][22][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 121: MET (901 ps) Setup Check with Pin reg_latch_reg[3][22][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][22][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][22][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][22][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][22][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][22][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 122: MET (901 ps) Setup Check with Pin reg_latch_reg[3][22][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][22][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][22][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][22][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][22][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][22][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 123: MET (901 ps) Setup Check with Pin reg_latch_reg[3][22][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][22][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][22][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][22][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][22][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][22][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 124: MET (901 ps) Setup Check with Pin reg_latch_reg[3][22][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][22][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][22][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][22][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][22][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][22][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 125: MET (901 ps) Setup Check with Pin reg_latch_reg[3][22][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][22][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][22][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][22][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][22][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][22][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 126: MET (901 ps) Setup Check with Pin reg_latch_reg[3][22][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][22][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][22][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][22][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][22][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][22][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 127: MET (901 ps) Setup Check with Pin reg_latch_reg[3][22][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][22][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][22][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][22][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][22][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][22][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 128: MET (901 ps) Setup Check with Pin reg_latch_reg[3][22][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][22][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][22][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][22][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][22][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][22][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 129: MET (901 ps) Setup Check with Pin reg_latch_reg[3][22][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][22][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][22][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][22][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][22][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][22][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 130: MET (901 ps) Setup Check with Pin reg_latch_reg[3][22][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][22][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][22][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][22][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][22][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][22][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 131: MET (901 ps) Setup Check with Pin reg_latch_reg[3][22][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][22][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][22][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][22][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][22][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][22][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 132: MET (901 ps) Setup Check with Pin reg_latch_reg[3][22][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][22][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][22][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][22][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][22][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][22][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][22][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][22][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 133: MET (901 ps) Setup Check with Pin reg_latch_reg[3][21][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][21][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][21][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][21][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][21][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][21][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 134: MET (901 ps) Setup Check with Pin reg_latch_reg[3][21][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][21][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][21][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][21][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][21][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][21][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 135: MET (901 ps) Setup Check with Pin reg_latch_reg[3][21][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][21][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][21][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][21][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][21][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][21][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 136: MET (901 ps) Setup Check with Pin reg_latch_reg[3][21][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][21][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][21][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][21][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][21][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][21][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 137: MET (901 ps) Setup Check with Pin reg_latch_reg[3][21][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][21][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][21][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][21][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][21][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][21][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 138: MET (901 ps) Setup Check with Pin reg_latch_reg[3][21][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][21][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][21][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][21][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][21][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][21][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 139: MET (901 ps) Setup Check with Pin reg_latch_reg[3][21][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][21][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][21][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][21][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][21][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][21][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 140: MET (901 ps) Setup Check with Pin reg_latch_reg[3][21][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][21][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][21][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][21][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][21][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][21][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 141: MET (901 ps) Setup Check with Pin reg_latch_reg[3][21][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][21][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][21][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][21][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][21][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][21][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 142: MET (901 ps) Setup Check with Pin reg_latch_reg[3][21][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][21][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][21][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][21][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][21][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][21][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 143: MET (901 ps) Setup Check with Pin reg_latch_reg[3][21][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][21][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][21][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][21][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][21][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][21][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 144: MET (901 ps) Setup Check with Pin reg_latch_reg[3][21][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][21][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][21][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][21][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][21][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][21][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 145: MET (901 ps) Setup Check with Pin reg_latch_reg[3][21][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][21][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][21][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][21][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][21][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][21][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 146: MET (901 ps) Setup Check with Pin reg_latch_reg[3][21][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][21][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][21][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][21][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][21][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][21][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 147: MET (901 ps) Setup Check with Pin reg_latch_reg[3][21][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][21][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][21][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][21][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][21][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][21][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 148: MET (901 ps) Setup Check with Pin reg_latch_reg[3][21][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][21][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][21][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][21][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][21][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][21][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][21][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][21][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 149: MET (901 ps) Setup Check with Pin reg_latch_reg[3][20][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][20][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][20][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][20][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][20][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][20][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 150: MET (901 ps) Setup Check with Pin reg_latch_reg[3][20][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][20][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][20][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][20][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][20][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][20][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 151: MET (901 ps) Setup Check with Pin reg_latch_reg[3][20][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][20][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][20][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][20][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][20][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][20][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 152: MET (901 ps) Setup Check with Pin reg_latch_reg[3][20][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][20][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][20][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][20][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][20][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][20][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 153: MET (901 ps) Setup Check with Pin reg_latch_reg[3][20][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][20][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][20][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][20][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][20][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][20][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 154: MET (901 ps) Setup Check with Pin reg_latch_reg[3][20][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][20][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][20][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][20][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][20][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][20][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 155: MET (901 ps) Setup Check with Pin reg_latch_reg[3][20][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][20][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][20][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][20][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][20][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][20][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 156: MET (901 ps) Setup Check with Pin reg_latch_reg[3][20][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][20][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][20][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][20][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][20][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][20][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 157: MET (901 ps) Setup Check with Pin reg_latch_reg[3][20][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][20][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][20][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][20][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][20][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][20][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 158: MET (901 ps) Setup Check with Pin reg_latch_reg[3][20][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][20][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][20][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][20][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][20][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][20][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 159: MET (901 ps) Setup Check with Pin reg_latch_reg[3][20][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][20][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][20][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][20][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][20][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][20][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 160: MET (901 ps) Setup Check with Pin reg_latch_reg[3][20][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][20][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][20][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][20][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][20][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][20][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 161: MET (901 ps) Setup Check with Pin reg_latch_reg[3][20][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][20][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][20][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][20][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][20][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][20][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 162: MET (901 ps) Setup Check with Pin reg_latch_reg[3][20][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][20][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][20][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][20][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][20][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][20][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 163: MET (901 ps) Setup Check with Pin reg_latch_reg[3][20][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][20][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][20][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][20][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][20][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][20][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 164: MET (901 ps) Setup Check with Pin reg_latch_reg[3][20][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][20][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][20][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][20][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][20][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][20][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][20][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][20][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 165: MET (901 ps) Setup Check with Pin reg_latch_reg[3][19][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][19][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][19][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][19][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][19][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][19][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 166: MET (901 ps) Setup Check with Pin reg_latch_reg[3][19][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][19][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][19][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][19][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][19][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][19][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 167: MET (901 ps) Setup Check with Pin reg_latch_reg[3][19][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][19][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][19][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][19][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][19][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][19][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 168: MET (901 ps) Setup Check with Pin reg_latch_reg[3][19][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][19][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][19][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][19][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][19][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][19][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 169: MET (901 ps) Setup Check with Pin reg_latch_reg[3][19][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][19][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][19][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][19][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][19][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][19][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 170: MET (901 ps) Setup Check with Pin reg_latch_reg[3][19][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][19][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][19][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][19][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][19][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][19][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 171: MET (901 ps) Setup Check with Pin reg_latch_reg[3][19][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][19][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][19][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][19][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][19][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][19][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 172: MET (901 ps) Setup Check with Pin reg_latch_reg[3][19][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][19][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][19][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][19][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][19][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][19][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 173: MET (901 ps) Setup Check with Pin reg_latch_reg[3][19][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][19][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][19][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][19][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][19][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][19][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 174: MET (901 ps) Setup Check with Pin reg_latch_reg[3][19][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][19][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][19][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][19][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][19][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][19][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 175: MET (901 ps) Setup Check with Pin reg_latch_reg[3][16][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][16][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][16][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][16][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][16][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][16][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 176: MET (901 ps) Setup Check with Pin reg_latch_reg[3][11][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][11][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][11][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][11][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][11][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][11][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 177: MET (901 ps) Setup Check with Pin reg_latch_reg[3][17][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][17][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][17][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][17][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][17][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][17][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 178: MET (901 ps) Setup Check with Pin reg_latch_reg[3][16][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][16][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][16][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][16][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][16][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][16][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 179: MET (901 ps) Setup Check with Pin reg_latch_reg[3][11][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][11][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][11][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][11][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][11][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][11][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][11][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][11][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 180: MET (901 ps) Setup Check with Pin reg_latch_reg[3][16][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][16][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][16][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][16][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][16][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][16][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 181: MET (901 ps) Setup Check with Pin reg_latch_reg[3][17][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][17][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][17][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][17][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][17][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][17][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 182: MET (901 ps) Setup Check with Pin reg_latch_reg[3][17][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][17][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][17][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][17][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][17][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 183: MET (901 ps) Setup Check with Pin reg_latch_reg[3][17][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][17][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][17][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][17][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][17][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][17][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 184: MET (901 ps) Setup Check with Pin reg_latch_reg[3][17][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][17][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][17][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][17][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][17][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][17][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 185: MET (901 ps) Setup Check with Pin reg_latch_reg[3][17][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][17][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][17][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][17][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][17][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][17][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 186: MET (901 ps) Setup Check with Pin reg_latch_reg[3][17][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][17][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][17][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][17][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][17][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][17][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 187: MET (901 ps) Setup Check with Pin reg_latch_reg[3][16][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][16][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][16][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][16][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][16][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 188: MET (901 ps) Setup Check with Pin reg_latch_reg[3][17][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][17][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][17][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][17][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][17][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][17][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 189: MET (901 ps) Setup Check with Pin reg_latch_reg[3][17][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][17][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][17][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][17][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][17][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][17][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 190: MET (901 ps) Setup Check with Pin reg_latch_reg[3][12][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][12][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][12][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][12][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][12][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][12][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 191: MET (901 ps) Setup Check with Pin reg_latch_reg[3][19][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][19][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][19][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][19][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][19][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][19][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][19][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 192: MET (901 ps) Setup Check with Pin reg_latch_reg[3][17][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][17][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][17][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][17][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][17][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][17][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 193: MET (901 ps) Setup Check with Pin reg_latch_reg[3][17][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][17][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][17][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][17][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][17][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][17][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 194: MET (901 ps) Setup Check with Pin reg_latch_reg[3][15][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][15][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][15][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][15][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][15][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][15][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 195: MET (901 ps) Setup Check with Pin reg_latch_reg[3][17][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][17][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][17][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][17][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][17][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][17][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 196: MET (901 ps) Setup Check with Pin reg_latch_reg[3][15][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][15][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][15][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][15][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][15][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][15][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 197: MET (901 ps) Setup Check with Pin reg_latch_reg[3][18][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][18][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][18][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][18][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][18][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][18][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 198: MET (901 ps) Setup Check with Pin reg_latch_reg[3][12][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][12][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][12][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][12][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][12][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][12][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][12][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][12][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 199: MET (901 ps) Setup Check with Pin reg_latch_reg[3][16][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][16][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][16][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][16][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][16][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][16][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][16][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][16][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 200: MET (901 ps) Setup Check with Pin reg_latch_reg[3][13][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][13][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][13][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][13][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][13][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][13][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][13][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][13][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 201: MET (901 ps) Setup Check with Pin reg_latch_reg[3][17][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][17][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][17][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][17][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][17][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][17][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][17][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][17][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 202: MET (901 ps) Setup Check with Pin reg_latch_reg[3][15][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][15][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][15][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][15][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][15][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][15][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 203: MET (901 ps) Setup Check with Pin reg_latch_reg[3][18][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][18][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][18][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][18][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][18][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][18][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 204: MET (901 ps) Setup Check with Pin reg_latch_reg[3][18][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][18][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][18][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][18][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][18][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 205: MET (901 ps) Setup Check with Pin reg_latch_reg[3][14][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][14][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][14][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][14][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][14][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][14][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 206: MET (901 ps) Setup Check with Pin reg_latch_reg[3][15][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][15][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][15][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][15][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][15][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][15][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 207: MET (901 ps) Setup Check with Pin reg_latch_reg[3][18][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][18][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][18][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[2][18][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][18][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][18][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 208: MET (901 ps) Setup Check with Pin reg_latch_reg[3][15][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][15][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][15][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][15][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][15][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][15][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][15][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][15][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 209: MET (901 ps) Setup Check with Pin reg_latch_reg[3][18][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][18][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][18][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][18][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][18][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][18][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 210: MET (901 ps) Setup Check with Pin reg_latch_reg[3][14][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][14][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][14][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][14][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][14][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 211: MET (901 ps) Setup Check with Pin reg_latch_reg[3][18][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][18][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][18][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][18][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][18][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][18][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 212: MET (901 ps) Setup Check with Pin reg_latch_reg[3][18][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][18][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][18][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][18][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][18][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][18][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 213: MET (901 ps) Setup Check with Pin reg_latch_reg[3][14][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][14][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][14][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][14][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][14][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][14][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 214: MET (901 ps) Setup Check with Pin reg_latch_reg[3][14][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][14][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][14][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][14][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][14][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][14][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 215: MET (901 ps) Setup Check with Pin reg_latch_reg[3][18][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][18][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][18][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][18][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][18][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][18][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][18][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][18][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 216: MET (901 ps) Setup Check with Pin reg_latch_reg[3][14][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][14][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][14][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][14][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][14][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][14][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 217: MET (901 ps) Setup Check with Pin reg_latch_reg[3][14][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[2][14][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[3][14][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[2][14][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[2][14][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[2][14][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[3][14][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[3][14][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 218: MET (901 ps) Setup Check with Pin reg_latch_reg[6][19][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][19][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][19][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][19][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][19][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][19][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 219: MET (901 ps) Setup Check with Pin reg_latch_reg[6][19][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][19][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][19][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][19][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][19][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][19][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 220: MET (901 ps) Setup Check with Pin reg_latch_reg[6][19][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][19][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][19][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][19][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][19][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][19][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 221: MET (901 ps) Setup Check with Pin reg_latch_reg[6][19][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][19][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][19][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][19][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][19][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][19][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 222: MET (901 ps) Setup Check with Pin reg_latch_reg[6][19][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][19][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][19][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][19][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][19][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][19][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 223: MET (901 ps) Setup Check with Pin reg_latch_reg[6][19][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][19][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][19][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][19][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][19][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][19][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 224: MET (901 ps) Setup Check with Pin reg_latch_reg[6][19][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][19][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][19][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][19][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][19][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][19][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 225: MET (901 ps) Setup Check with Pin reg_latch_reg[6][19][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][19][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][19][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][19][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][19][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][19][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 226: MET (901 ps) Setup Check with Pin reg_latch_reg[6][19][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][19][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][19][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][19][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][19][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][19][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][19][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][19][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 227: MET (901 ps) Setup Check with Pin reg_latch_reg[6][18][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][18][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][18][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][18][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][18][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][18][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 228: MET (901 ps) Setup Check with Pin reg_latch_reg[6][18][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][18][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][18][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][18][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][18][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][18][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 229: MET (901 ps) Setup Check with Pin reg_latch_reg[6][18][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][18][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][18][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][18][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][18][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][18][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 230: MET (901 ps) Setup Check with Pin reg_latch_reg[6][18][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][18][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][18][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][18][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][18][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][18][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 231: MET (901 ps) Setup Check with Pin reg_latch_reg[6][18][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][18][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][18][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][18][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][18][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][18][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 232: MET (901 ps) Setup Check with Pin reg_latch_reg[6][18][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][18][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][18][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][18][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][18][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][18][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 233: MET (901 ps) Setup Check with Pin reg_latch_reg[6][18][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][18][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][18][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][18][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][18][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][18][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 234: MET (901 ps) Setup Check with Pin reg_latch_reg[6][18][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][18][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][18][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][18][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][18][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][18][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 235: MET (901 ps) Setup Check with Pin reg_latch_reg[6][18][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][18][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][18][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][18][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][18][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][18][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 236: MET (901 ps) Setup Check with Pin reg_latch_reg[6][18][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][18][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][18][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][18][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][18][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][18][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 237: MET (901 ps) Setup Check with Pin reg_latch_reg[6][18][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][18][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][18][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][18][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][18][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][18][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 238: MET (901 ps) Setup Check with Pin reg_latch_reg[6][18][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][18][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][18][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][18][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][18][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][18][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 239: MET (901 ps) Setup Check with Pin reg_latch_reg[6][18][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][18][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][18][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][18][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][18][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][18][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 240: MET (901 ps) Setup Check with Pin reg_latch_reg[6][18][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][18][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][18][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][18][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][18][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][18][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 241: MET (901 ps) Setup Check with Pin reg_latch_reg[6][18][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][18][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][18][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][18][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][18][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][18][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 242: MET (901 ps) Setup Check with Pin reg_latch_reg[6][18][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][18][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][18][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][18][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][18][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][18][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][18][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][18][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 243: MET (901 ps) Setup Check with Pin reg_latch_reg[6][17][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][17][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][17][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][17][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][17][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][17][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 244: MET (901 ps) Setup Check with Pin reg_latch_reg[6][17][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][17][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][17][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][17][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][17][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][17][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 245: MET (901 ps) Setup Check with Pin reg_latch_reg[6][17][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][17][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][17][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][17][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][17][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][17][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 246: MET (901 ps) Setup Check with Pin reg_latch_reg[6][17][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][17][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][17][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][17][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][17][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][17][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 247: MET (901 ps) Setup Check with Pin reg_latch_reg[6][17][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][17][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][17][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][17][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][17][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][17][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 248: MET (901 ps) Setup Check with Pin reg_latch_reg[6][17][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][17][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][17][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][17][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][17][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][17][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 249: MET (901 ps) Setup Check with Pin reg_latch_reg[6][17][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][17][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][17][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][17][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][17][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][17][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 250: MET (901 ps) Setup Check with Pin reg_latch_reg[6][17][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][17][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][17][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][17][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][17][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][17][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 251: MET (901 ps) Setup Check with Pin reg_latch_reg[6][17][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][17][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][17][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][17][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][17][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][17][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 252: MET (901 ps) Setup Check with Pin reg_latch_reg[6][17][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][17][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][17][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][17][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][17][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][17][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 253: MET (901 ps) Setup Check with Pin reg_latch_reg[6][17][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][17][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][17][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][17][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][17][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][17][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 254: MET (901 ps) Setup Check with Pin reg_latch_reg[6][17][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][17][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][17][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][17][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][17][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][17][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 255: MET (901 ps) Setup Check with Pin reg_latch_reg[6][17][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][17][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][17][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][17][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][17][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][17][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 256: MET (901 ps) Setup Check with Pin reg_latch_reg[6][17][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][17][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][17][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][17][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][17][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][17][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 257: MET (901 ps) Setup Check with Pin reg_latch_reg[6][17][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][17][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][17][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][17][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][17][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][17][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 258: MET (901 ps) Setup Check with Pin reg_latch_reg[6][17][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][17][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][17][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][17][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][17][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][17][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][17][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][17][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 259: MET (901 ps) Setup Check with Pin reg_latch_reg[6][16][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][16][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][16][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][16][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][16][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][16][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 260: MET (901 ps) Setup Check with Pin reg_latch_reg[6][16][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][16][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][16][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][16][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][16][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][16][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 261: MET (901 ps) Setup Check with Pin reg_latch_reg[6][16][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][16][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][16][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][16][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][16][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][16][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 262: MET (901 ps) Setup Check with Pin reg_latch_reg[6][16][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][16][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][16][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][16][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][16][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][16][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 263: MET (901 ps) Setup Check with Pin reg_latch_reg[6][16][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][16][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][16][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][16][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][16][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][16][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 264: MET (901 ps) Setup Check with Pin reg_latch_reg[6][16][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][16][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][16][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][16][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][16][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][16][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 265: MET (901 ps) Setup Check with Pin reg_latch_reg[6][16][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][16][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][16][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][16][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][16][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][16][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 266: MET (901 ps) Setup Check with Pin reg_latch_reg[6][16][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][16][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][16][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][16][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][16][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][16][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 267: MET (901 ps) Setup Check with Pin reg_latch_reg[6][16][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][16][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][16][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][16][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][16][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][16][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 268: MET (901 ps) Setup Check with Pin reg_latch_reg[6][25][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][25][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][25][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][25][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][25][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][25][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][25][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][25][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 269: MET (901 ps) Setup Check with Pin reg_latch_reg[6][16][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][16][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][16][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][16][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][16][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][16][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 270: MET (901 ps) Setup Check with Pin reg_latch_reg[6][16][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][16][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][16][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][16][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][16][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][16][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 271: MET (901 ps) Setup Check with Pin reg_latch_reg[6][16][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][16][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][16][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][16][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][16][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][16][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 272: MET (901 ps) Setup Check with Pin reg_latch_reg[6][16][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][16][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][16][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][16][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][16][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][16][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 273: MET (901 ps) Setup Check with Pin reg_latch_reg[6][16][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][16][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][16][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][16][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][16][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][16][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 274: MET (901 ps) Setup Check with Pin reg_latch_reg[6][16][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][16][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][16][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][16][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][16][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][16][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][16][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][16][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 275: MET (901 ps) Setup Check with Pin reg_latch_reg[6][15][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][15][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][15][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][15][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][15][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][15][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 276: MET (901 ps) Setup Check with Pin reg_latch_reg[6][15][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][15][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][15][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][15][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][15][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][15][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 277: MET (901 ps) Setup Check with Pin reg_latch_reg[6][15][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][15][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][15][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][15][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][15][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][15][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 278: MET (901 ps) Setup Check with Pin reg_latch_reg[6][15][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][15][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][15][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][15][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][15][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][15][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 279: MET (901 ps) Setup Check with Pin reg_latch_reg[6][15][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][15][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][15][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][15][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][15][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][15][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 280: MET (901 ps) Setup Check with Pin reg_latch_reg[6][15][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][15][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][15][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][15][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][15][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][15][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 281: MET (901 ps) Setup Check with Pin reg_latch_reg[6][15][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][15][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][15][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][15][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][15][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][15][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 282: MET (901 ps) Setup Check with Pin reg_latch_reg[6][15][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][15][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][15][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][15][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][15][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][15][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 283: MET (901 ps) Setup Check with Pin reg_latch_reg[6][15][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][15][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][15][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][15][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][15][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][15][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 284: MET (901 ps) Setup Check with Pin reg_latch_reg[6][15][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][15][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][15][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][15][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][15][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][15][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 285: MET (901 ps) Setup Check with Pin reg_latch_reg[6][15][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][15][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][15][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][15][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][15][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][15][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 286: MET (901 ps) Setup Check with Pin reg_latch_reg[6][15][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][15][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][15][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][15][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][15][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][15][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 287: MET (901 ps) Setup Check with Pin reg_latch_reg[6][15][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][15][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][15][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][15][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][15][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][15][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 288: MET (901 ps) Setup Check with Pin reg_latch_reg[6][15][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][15][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][15][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][15][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][15][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][15][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 289: MET (901 ps) Setup Check with Pin reg_latch_reg[6][15][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][15][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][15][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][15][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][15][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][15][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 290: MET (901 ps) Setup Check with Pin reg_latch_reg[6][15][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][15][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][15][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][15][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][15][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][15][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][15][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][15][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 291: MET (901 ps) Setup Check with Pin reg_latch_reg[6][14][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][14][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][14][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][14][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][14][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][14][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 292: MET (901 ps) Setup Check with Pin reg_latch_reg[6][14][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][14][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][14][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][14][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][14][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][14][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 293: MET (901 ps) Setup Check with Pin reg_latch_reg[6][14][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][14][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][14][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][14][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][14][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][14][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 294: MET (901 ps) Setup Check with Pin reg_latch_reg[6][14][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][14][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][14][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][14][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][14][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][14][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 295: MET (901 ps) Setup Check with Pin reg_latch_reg[6][14][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][14][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][14][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][14][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][14][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][14][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 296: MET (901 ps) Setup Check with Pin reg_latch_reg[6][14][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][14][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][14][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][14][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][14][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][14][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 297: MET (901 ps) Setup Check with Pin reg_latch_reg[6][14][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][14][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][14][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][14][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][14][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][14][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 298: MET (901 ps) Setup Check with Pin reg_latch_reg[6][14][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][14][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][14][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][14][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][14][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][14][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 299: MET (901 ps) Setup Check with Pin reg_latch_reg[6][14][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][14][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][14][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][14][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][14][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][14][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 300: MET (901 ps) Setup Check with Pin reg_latch_reg[6][14][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][14][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][14][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][14][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][14][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][14][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 301: MET (901 ps) Setup Check with Pin reg_latch_reg[6][14][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][14][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][14][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][14][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][14][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][14][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 302: MET (901 ps) Setup Check with Pin reg_latch_reg[6][14][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][14][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][14][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][14][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][14][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][14][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 303: MET (901 ps) Setup Check with Pin reg_latch_reg[6][14][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][14][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][14][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][14][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][14][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][14][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 304: MET (901 ps) Setup Check with Pin reg_latch_reg[6][14][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][14][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][14][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][14][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][14][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][14][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 305: MET (901 ps) Setup Check with Pin reg_latch_reg[6][14][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][14][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][14][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][14][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][14][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][14][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 306: MET (901 ps) Setup Check with Pin reg_latch_reg[6][14][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][14][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][14][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][14][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][14][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][14][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][14][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][14][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 307: MET (901 ps) Setup Check with Pin reg_latch_reg[6][13][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][13][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][13][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][13][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][13][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][13][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 308: MET (901 ps) Setup Check with Pin reg_latch_reg[6][13][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][13][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][13][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][13][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][13][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][13][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 309: MET (901 ps) Setup Check with Pin reg_latch_reg[6][13][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][13][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][13][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][13][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][13][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][13][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 310: MET (901 ps) Setup Check with Pin reg_latch_reg[6][13][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][13][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][13][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][13][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][13][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][13][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 311: MET (901 ps) Setup Check with Pin reg_latch_reg[6][5][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][5][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][5][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][5][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][5][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][5][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 312: MET (901 ps) Setup Check with Pin reg_latch_reg[6][13][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][13][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][13][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][13][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][13][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][13][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 313: MET (901 ps) Setup Check with Pin reg_latch_reg[6][13][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][13][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][13][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][13][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][13][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][13][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 314: MET (901 ps) Setup Check with Pin reg_latch_reg[6][13][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][13][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][13][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][13][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][13][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][13][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 315: MET (901 ps) Setup Check with Pin reg_latch_reg[6][13][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][13][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][13][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][13][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][13][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][13][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 316: MET (901 ps) Setup Check with Pin reg_latch_reg[6][13][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][13][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][13][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][13][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][13][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][13][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 317: MET (901 ps) Setup Check with Pin reg_latch_reg[6][13][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][13][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][13][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][13][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][13][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][13][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 318: MET (901 ps) Setup Check with Pin reg_latch_reg[6][13][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][13][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][13][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][13][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][13][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][13][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 319: MET (901 ps) Setup Check with Pin reg_latch_reg[6][13][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][13][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][13][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][13][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][13][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][13][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 320: MET (901 ps) Setup Check with Pin reg_latch_reg[6][13][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][13][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][13][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][13][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][13][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][13][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 321: MET (901 ps) Setup Check with Pin reg_latch_reg[6][13][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][13][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][13][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][13][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][13][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][13][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 322: MET (901 ps) Setup Check with Pin reg_latch_reg[6][13][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][13][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][13][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][13][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][13][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][13][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 323: MET (901 ps) Setup Check with Pin reg_latch_reg[6][12][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][12][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][12][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][12][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][12][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][12][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 324: MET (901 ps) Setup Check with Pin reg_latch_reg[6][12][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][12][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][12][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][12][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][12][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][12][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 325: MET (901 ps) Setup Check with Pin reg_latch_reg[6][12][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][12][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][12][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][12][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][12][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][12][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 326: MET (901 ps) Setup Check with Pin reg_latch_reg[6][12][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][12][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][12][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][12][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][12][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][12][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 327: MET (901 ps) Setup Check with Pin reg_latch_reg[6][12][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][12][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][12][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][12][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][12][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][12][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 328: MET (901 ps) Setup Check with Pin reg_latch_reg[6][12][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][12][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][12][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][12][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][12][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][12][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 329: MET (901 ps) Setup Check with Pin reg_latch_reg[6][12][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][12][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][12][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][12][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][12][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][12][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 330: MET (901 ps) Setup Check with Pin reg_latch_reg[6][12][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][12][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][12][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][12][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][12][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][12][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 331: MET (901 ps) Setup Check with Pin reg_latch_reg[6][12][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][12][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][12][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][12][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][12][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][12][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 332: MET (901 ps) Setup Check with Pin reg_latch_reg[6][12][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][12][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][12][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][12][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][12][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][12][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 333: MET (901 ps) Setup Check with Pin reg_latch_reg[6][12][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][12][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][12][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][12][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][12][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][12][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 334: MET (901 ps) Setup Check with Pin reg_latch_reg[6][12][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][12][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][12][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][12][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][12][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][12][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 335: MET (901 ps) Setup Check with Pin reg_latch_reg[6][12][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][12][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][12][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][12][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][12][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][12][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 336: MET (901 ps) Setup Check with Pin reg_latch_reg[6][12][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][12][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][12][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][12][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][12][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][12][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 337: MET (901 ps) Setup Check with Pin reg_latch_reg[6][12][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][12][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][12][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][12][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][12][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][12][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 338: MET (901 ps) Setup Check with Pin reg_latch_reg[6][12][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][12][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][12][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][12][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][12][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][12][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][12][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][12][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 339: MET (901 ps) Setup Check with Pin reg_latch_reg[6][11][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][11][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][11][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][11][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][11][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][11][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 340: MET (901 ps) Setup Check with Pin reg_latch_reg[6][11][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][11][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][11][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][11][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][11][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][11][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 341: MET (901 ps) Setup Check with Pin reg_latch_reg[6][11][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][11][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][11][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][11][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][11][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][11][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 342: MET (901 ps) Setup Check with Pin reg_latch_reg[6][11][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][11][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][11][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][11][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][11][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][11][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 343: MET (901 ps) Setup Check with Pin reg_latch_reg[6][11][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][11][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][11][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][11][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][11][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][11][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 344: MET (901 ps) Setup Check with Pin reg_latch_reg[6][11][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][11][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][11][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][11][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][11][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][11][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 345: MET (901 ps) Setup Check with Pin reg_latch_reg[6][11][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][11][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][11][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][11][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][11][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][11][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 346: MET (901 ps) Setup Check with Pin reg_latch_reg[6][11][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][11][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][11][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][11][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][11][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][11][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 347: MET (901 ps) Setup Check with Pin reg_latch_reg[6][11][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][11][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][11][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][11][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][11][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][11][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 348: MET (901 ps) Setup Check with Pin reg_latch_reg[6][11][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][11][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][11][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][11][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][11][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][11][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 349: MET (901 ps) Setup Check with Pin reg_latch_reg[6][11][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][11][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][11][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][11][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][11][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][11][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 350: MET (901 ps) Setup Check with Pin reg_latch_reg[6][11][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][11][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][11][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][11][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][11][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][11][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 351: MET (901 ps) Setup Check with Pin reg_latch_reg[6][11][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][11][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][11][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][11][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][11][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][11][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 352: MET (901 ps) Setup Check with Pin reg_latch_reg[6][11][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][11][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][11][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][11][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][11][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][11][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 353: MET (901 ps) Setup Check with Pin reg_latch_reg[6][11][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][11][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][11][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][11][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][11][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][11][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 354: MET (901 ps) Setup Check with Pin reg_latch_reg[6][11][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][11][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][11][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][11][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][11][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][11][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][11][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][11][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 355: MET (901 ps) Setup Check with Pin reg_latch_reg[6][10][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][10][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][10][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][10][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][10][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][10][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 356: MET (901 ps) Setup Check with Pin reg_latch_reg[6][10][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][10][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][10][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][10][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][10][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][10][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 357: MET (901 ps) Setup Check with Pin reg_latch_reg[6][10][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][10][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][10][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][10][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][10][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][10][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 358: MET (901 ps) Setup Check with Pin reg_latch_reg[6][10][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][10][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][10][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][10][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][10][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][10][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 359: MET (901 ps) Setup Check with Pin reg_latch_reg[6][10][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][10][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][10][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][10][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][10][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][10][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 360: MET (901 ps) Setup Check with Pin reg_latch_reg[6][10][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][10][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][10][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][10][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][10][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][10][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 361: MET (901 ps) Setup Check with Pin reg_latch_reg[6][10][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][10][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][10][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][10][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][10][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][10][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 362: MET (901 ps) Setup Check with Pin reg_latch_reg[6][10][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][10][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][10][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][10][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][10][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][10][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 363: MET (901 ps) Setup Check with Pin reg_latch_reg[6][10][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][10][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][10][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][10][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][10][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][10][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 364: MET (901 ps) Setup Check with Pin reg_latch_reg[6][10][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][10][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][10][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][10][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][10][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][10][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 365: MET (901 ps) Setup Check with Pin reg_latch_reg[6][10][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][10][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][10][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][10][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][10][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][10][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 366: MET (901 ps) Setup Check with Pin reg_latch_reg[6][10][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][10][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][10][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][10][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][10][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][10][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 367: MET (901 ps) Setup Check with Pin reg_latch_reg[6][10][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][10][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][10][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][10][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][10][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][10][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 368: MET (901 ps) Setup Check with Pin reg_latch_reg[6][10][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][10][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][10][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][10][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][10][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][10][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 369: MET (901 ps) Setup Check with Pin reg_latch_reg[6][10][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][10][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][10][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][10][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][10][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][10][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 370: MET (901 ps) Setup Check with Pin reg_latch_reg[6][10][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][10][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][10][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][10][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][10][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][10][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][10][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][10][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 371: MET (901 ps) Setup Check with Pin reg_latch_reg[6][9][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][9][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][9][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][9][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][9][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][9][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 372: MET (901 ps) Setup Check with Pin reg_latch_reg[6][9][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][9][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][9][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][9][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][9][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][9][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 373: MET (901 ps) Setup Check with Pin reg_latch_reg[6][9][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][9][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][9][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][9][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][9][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][9][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 374: MET (901 ps) Setup Check with Pin reg_latch_reg[6][9][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][9][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][9][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][9][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][9][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][9][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 375: MET (901 ps) Setup Check with Pin reg_latch_reg[6][9][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][9][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][9][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][9][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][9][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][9][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 376: MET (901 ps) Setup Check with Pin reg_latch_reg[6][9][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][9][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][9][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][9][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][9][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][9][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 377: MET (901 ps) Setup Check with Pin reg_latch_reg[6][9][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][9][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][9][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][9][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][9][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][9][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 378: MET (901 ps) Setup Check with Pin reg_latch_reg[6][9][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][9][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][9][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][9][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][9][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][9][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 379: MET (901 ps) Setup Check with Pin reg_latch_reg[6][9][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][9][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][9][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][9][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][9][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][9][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 380: MET (901 ps) Setup Check with Pin reg_latch_reg[6][9][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][9][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][9][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][9][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][9][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][9][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 381: MET (901 ps) Setup Check with Pin reg_latch_reg[6][9][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][9][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][9][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][9][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][9][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][9][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 382: MET (901 ps) Setup Check with Pin reg_latch_reg[6][9][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][9][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][9][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][9][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][9][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][9][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 383: MET (901 ps) Setup Check with Pin reg_latch_reg[6][9][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][9][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][9][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][9][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][9][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][9][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 384: MET (901 ps) Setup Check with Pin reg_latch_reg[6][9][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][9][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][9][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][9][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][9][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][9][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 385: MET (901 ps) Setup Check with Pin reg_latch_reg[6][9][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][9][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][9][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][9][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][9][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][9][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 386: MET (901 ps) Setup Check with Pin reg_latch_reg[6][9][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][9][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][9][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][9][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][9][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][9][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][9][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][9][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 387: MET (901 ps) Setup Check with Pin reg_latch_reg[6][8][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][8][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][8][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][8][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][8][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][8][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 388: MET (901 ps) Setup Check with Pin reg_latch_reg[6][8][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][8][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][8][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][8][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][8][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][8][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 389: MET (901 ps) Setup Check with Pin reg_latch_reg[6][8][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][8][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][8][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][8][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][8][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][8][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 390: MET (901 ps) Setup Check with Pin reg_latch_reg[6][8][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][8][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][8][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][8][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][8][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][8][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 391: MET (901 ps) Setup Check with Pin reg_latch_reg[6][8][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][8][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][8][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][8][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][8][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][8][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 392: MET (901 ps) Setup Check with Pin reg_latch_reg[6][8][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][8][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][8][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][8][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][8][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][8][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 393: MET (901 ps) Setup Check with Pin reg_latch_reg[6][8][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][8][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][8][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][8][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][8][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][8][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 394: MET (901 ps) Setup Check with Pin reg_latch_reg[6][8][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][8][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][8][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][8][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][8][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][8][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 395: MET (901 ps) Setup Check with Pin reg_latch_reg[6][8][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][8][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][8][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][8][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][8][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][8][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 396: MET (901 ps) Setup Check with Pin reg_latch_reg[6][0][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][0][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][0][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][0][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][0][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][0][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][0][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][0][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 397: MET (901 ps) Setup Check with Pin reg_latch_reg[6][8][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][8][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][8][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][8][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][8][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][8][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 398: MET (901 ps) Setup Check with Pin reg_latch_reg[6][8][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][8][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][8][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][8][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][8][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][8][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 399: MET (901 ps) Setup Check with Pin reg_latch_reg[6][8][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][8][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][8][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][8][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][8][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][8][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 400: MET (901 ps) Setup Check with Pin reg_latch_reg[6][8][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][8][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][8][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][8][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][8][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][8][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 401: MET (901 ps) Setup Check with Pin reg_latch_reg[6][8][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][8][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][8][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][8][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][8][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][8][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 402: MET (901 ps) Setup Check with Pin reg_latch_reg[6][8][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][8][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][8][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][8][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][8][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][8][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][8][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][8][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 403: MET (901 ps) Setup Check with Pin reg_latch_reg[6][7][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][7][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][7][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][7][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][7][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][7][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 404: MET (901 ps) Setup Check with Pin reg_latch_reg[6][7][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][7][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][7][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][7][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][7][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][7][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 405: MET (901 ps) Setup Check with Pin reg_latch_reg[6][7][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][7][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][7][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][7][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][7][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][7][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 406: MET (901 ps) Setup Check with Pin reg_latch_reg[6][7][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][7][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][7][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][7][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][7][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][7][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 407: MET (901 ps) Setup Check with Pin reg_latch_reg[6][7][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][7][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][7][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][7][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][7][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][7][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 408: MET (901 ps) Setup Check with Pin reg_latch_reg[6][7][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][7][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][7][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][7][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][7][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][7][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 409: MET (901 ps) Setup Check with Pin reg_latch_reg[6][7][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][7][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][7][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][7][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][7][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][7][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 410: MET (901 ps) Setup Check with Pin reg_latch_reg[6][7][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][7][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][7][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][7][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][7][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][7][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 411: MET (901 ps) Setup Check with Pin reg_latch_reg[6][7][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][7][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][7][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][7][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][7][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][7][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 412: MET (901 ps) Setup Check with Pin reg_latch_reg[6][7][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][7][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][7][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][7][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][7][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][7][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 413: MET (901 ps) Setup Check with Pin reg_latch_reg[6][7][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][7][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][7][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][7][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][7][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][7][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 414: MET (901 ps) Setup Check with Pin reg_latch_reg[6][7][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][7][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][7][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][7][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][7][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][7][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 415: MET (901 ps) Setup Check with Pin reg_latch_reg[6][7][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][7][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][7][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][7][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][7][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][7][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 416: MET (901 ps) Setup Check with Pin reg_latch_reg[6][7][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][7][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][7][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][7][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][7][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][7][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 417: MET (901 ps) Setup Check with Pin reg_latch_reg[6][7][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][7][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][7][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][7][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][7][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][7][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 418: MET (901 ps) Setup Check with Pin reg_latch_reg[6][7][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][7][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][7][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][7][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][7][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][7][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][7][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][7][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 419: MET (901 ps) Setup Check with Pin reg_latch_reg[6][6][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][6][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][6][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][6][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][6][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][6][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 420: MET (901 ps) Setup Check with Pin reg_latch_reg[6][6][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][6][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][6][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][6][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][6][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][6][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 421: MET (901 ps) Setup Check with Pin reg_latch_reg[6][6][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][6][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][6][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][6][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][6][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][6][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 422: MET (901 ps) Setup Check with Pin reg_latch_reg[6][6][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][6][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][6][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][6][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][6][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][6][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 423: MET (901 ps) Setup Check with Pin reg_latch_reg[6][6][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][6][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][6][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][6][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][6][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][6][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 424: MET (901 ps) Setup Check with Pin reg_latch_reg[6][6][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][6][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][6][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][6][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][6][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][6][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 425: MET (901 ps) Setup Check with Pin reg_latch_reg[6][6][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][6][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][6][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][6][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][6][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][6][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 426: MET (901 ps) Setup Check with Pin reg_latch_reg[6][6][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][6][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][6][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][6][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][6][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][6][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 427: MET (901 ps) Setup Check with Pin reg_latch_reg[6][6][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][6][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][6][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][6][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][6][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][6][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 428: MET (901 ps) Setup Check with Pin reg_latch_reg[6][6][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][6][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][6][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][6][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][6][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][6][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 429: MET (901 ps) Setup Check with Pin reg_latch_reg[6][6][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][6][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][6][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][6][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][6][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][6][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 430: MET (901 ps) Setup Check with Pin reg_latch_reg[6][6][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][6][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][6][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][6][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][6][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][6][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 431: MET (901 ps) Setup Check with Pin reg_latch_reg[6][6][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][6][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][6][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][6][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][6][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][6][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 432: MET (901 ps) Setup Check with Pin reg_latch_reg[6][6][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][6][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][6][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][6][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][6][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][6][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 433: MET (901 ps) Setup Check with Pin reg_latch_reg[6][6][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][6][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][6][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][6][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][6][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][6][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 434: MET (901 ps) Setup Check with Pin reg_latch_reg[6][6][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][6][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][6][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][6][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][6][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][6][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][6][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][6][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 435: MET (901 ps) Setup Check with Pin reg_latch_reg[6][5][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][5][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][5][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][5][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][5][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][5][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 436: MET (901 ps) Setup Check with Pin reg_latch_reg[6][5][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][5][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][5][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][5][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][5][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][5][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 437: MET (901 ps) Setup Check with Pin reg_latch_reg[6][5][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][5][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][5][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][5][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][5][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][5][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 438: MET (901 ps) Setup Check with Pin reg_latch_reg[6][5][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][5][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][5][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][5][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][5][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][5][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 439: MET (901 ps) Setup Check with Pin reg_latch_reg[6][13][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][13][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][13][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][13][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  reg_latch_reg[5][13][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][13][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][13][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#------------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  xif_clk                      (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][13][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 440: MET (901 ps) Setup Check with Pin reg_latch_reg[6][5][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][5][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][5][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][5][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][5][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][5][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 441: MET (901 ps) Setup Check with Pin reg_latch_reg[6][5][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][5][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][5][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][5][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][5][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][5][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 442: MET (901 ps) Setup Check with Pin reg_latch_reg[6][5][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][5][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][5][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][5][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][5][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][5][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 443: MET (901 ps) Setup Check with Pin reg_latch_reg[6][5][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][5][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][5][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][5][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][5][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][5][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 444: MET (901 ps) Setup Check with Pin reg_latch_reg[6][5][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][5][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][5][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][5][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][5][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][5][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 445: MET (901 ps) Setup Check with Pin reg_latch_reg[6][5][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][5][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][5][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][5][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][5][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][5][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 446: MET (901 ps) Setup Check with Pin reg_latch_reg[6][5][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][5][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][5][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][5][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][5][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][5][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 447: MET (901 ps) Setup Check with Pin reg_latch_reg[6][5][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][5][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][5][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][5][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][5][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][5][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 448: MET (901 ps) Setup Check with Pin reg_latch_reg[6][5][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][5][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][5][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][5][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][5][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][5][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 449: MET (901 ps) Setup Check with Pin reg_latch_reg[6][5][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][5][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][5][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][5][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][5][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][5][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 450: MET (901 ps) Setup Check with Pin reg_latch_reg[6][5][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][5][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][5][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][5][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][5][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][5][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][5][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][5][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 451: MET (901 ps) Setup Check with Pin reg_latch_reg[6][4][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][4][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][4][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][4][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][4][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][4][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 452: MET (901 ps) Setup Check with Pin reg_latch_reg[6][4][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][4][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][4][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][4][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][4][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][4][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 453: MET (901 ps) Setup Check with Pin reg_latch_reg[6][4][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][4][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][4][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][4][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][4][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][4][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 454: MET (901 ps) Setup Check with Pin reg_latch_reg[6][4][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][4][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][4][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][4][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][4][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][4][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 455: MET (901 ps) Setup Check with Pin reg_latch_reg[6][4][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][4][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][4][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][4][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][4][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][4][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 456: MET (901 ps) Setup Check with Pin reg_latch_reg[6][4][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][4][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][4][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][4][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][4][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][4][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 457: MET (901 ps) Setup Check with Pin reg_latch_reg[6][4][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][4][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][4][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][4][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][4][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][4][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 458: MET (901 ps) Setup Check with Pin reg_latch_reg[6][4][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][4][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][4][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][4][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][4][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][4][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 459: MET (901 ps) Setup Check with Pin reg_latch_reg[6][4][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][4][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][4][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][4][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][4][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][4][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 460: MET (901 ps) Setup Check with Pin reg_latch_reg[6][4][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][4][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][4][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][4][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][4][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][4][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 461: MET (901 ps) Setup Check with Pin reg_latch_reg[6][4][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][4][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][4][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][4][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][4][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][4][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 462: MET (901 ps) Setup Check with Pin reg_latch_reg[6][4][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][4][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][4][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][4][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][4][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][4][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 463: MET (901 ps) Setup Check with Pin reg_latch_reg[6][4][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][4][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][4][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][4][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][4][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][4][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 464: MET (901 ps) Setup Check with Pin reg_latch_reg[6][4][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][4][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][4][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][4][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][4][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][4][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 465: MET (901 ps) Setup Check with Pin reg_latch_reg[6][4][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][4][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][4][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][4][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][4][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][4][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 466: MET (901 ps) Setup Check with Pin reg_latch_reg[6][4][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][4][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][4][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][4][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][4][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][4][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][4][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][4][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 467: MET (901 ps) Setup Check with Pin reg_latch_reg[6][3][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][3][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][3][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][3][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][3][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][3][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 468: MET (901 ps) Setup Check with Pin reg_latch_reg[6][3][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][3][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][3][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][3][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][3][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][3][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 469: MET (901 ps) Setup Check with Pin reg_latch_reg[6][3][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][3][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][3][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][3][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][3][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][3][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 470: MET (901 ps) Setup Check with Pin reg_latch_reg[6][3][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][3][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][3][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][3][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][3][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][3][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 471: MET (901 ps) Setup Check with Pin reg_latch_reg[6][3][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][3][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][3][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][3][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][3][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][3][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 472: MET (901 ps) Setup Check with Pin reg_latch_reg[6][3][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][3][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][3][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][3][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][3][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][3][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 473: MET (901 ps) Setup Check with Pin reg_latch_reg[6][3][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][3][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][3][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][3][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][3][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][3][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 474: MET (901 ps) Setup Check with Pin reg_latch_reg[6][3][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][3][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][3][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][3][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][3][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][3][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 475: MET (901 ps) Setup Check with Pin reg_latch_reg[6][3][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][3][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][3][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][3][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][3][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][3][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 476: MET (901 ps) Setup Check with Pin reg_latch_reg[6][3][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][3][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][3][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][3][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][3][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][3][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 477: MET (901 ps) Setup Check with Pin reg_latch_reg[6][3][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][3][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][3][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][3][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][3][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][3][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 478: MET (901 ps) Setup Check with Pin reg_latch_reg[6][3][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][3][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][3][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][3][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][3][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][3][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 479: MET (901 ps) Setup Check with Pin reg_latch_reg[6][3][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][3][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][3][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][3][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][3][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][3][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 480: MET (901 ps) Setup Check with Pin reg_latch_reg[6][3][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][3][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][3][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][3][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][3][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][3][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 481: MET (901 ps) Setup Check with Pin reg_latch_reg[6][3][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][3][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][3][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][3][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][3][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][3][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 482: MET (901 ps) Setup Check with Pin reg_latch_reg[6][3][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][3][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][3][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][3][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][3][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][3][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][3][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][3][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 483: MET (901 ps) Setup Check with Pin reg_latch_reg[6][2][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][2][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][2][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][2][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][2][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][2][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 484: MET (901 ps) Setup Check with Pin reg_latch_reg[6][2][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][2][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][2][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][2][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][2][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][2][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 485: MET (901 ps) Setup Check with Pin reg_latch_reg[6][2][13]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][2][13]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][13]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][2][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][2][13]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][2][13]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][2][13]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][13]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 486: MET (901 ps) Setup Check with Pin reg_latch_reg[6][2][12]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][2][12]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][12]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][2][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][2][12]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][2][12]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][2][12]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][12]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 487: MET (901 ps) Setup Check with Pin reg_latch_reg[6][2][11]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][2][11]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][11]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][2][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][2][11]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][2][11]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][2][11]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][11]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 488: MET (901 ps) Setup Check with Pin reg_latch_reg[6][2][10]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][2][10]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][10]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][2][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][2][10]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][2][10]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][2][10]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][10]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 489: MET (901 ps) Setup Check with Pin reg_latch_reg[6][2][9]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][2][9]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][9]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][2][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][2][9]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][2][9]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][2][9]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][9]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 490: MET (901 ps) Setup Check with Pin reg_latch_reg[6][2][8]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][2][8]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][8]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][2][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][2][8]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][2][8]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][2][8]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][8]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 491: MET (901 ps) Setup Check with Pin reg_latch_reg[6][2][7]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][2][7]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][7]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][2][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][2][7]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][2][7]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][2][7]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][7]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 492: MET (901 ps) Setup Check with Pin reg_latch_reg[6][2][6]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][2][6]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][6]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][2][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][2][6]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][2][6]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][2][6]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][6]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 493: MET (901 ps) Setup Check with Pin reg_latch_reg[6][2][5]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][2][5]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][5]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][2][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][2][5]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][2][5]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][2][5]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][5]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 494: MET (901 ps) Setup Check with Pin reg_latch_reg[6][2][4]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][2][4]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][4]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][2][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][2][4]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][2][4]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][2][4]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][4]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 495: MET (901 ps) Setup Check with Pin reg_latch_reg[6][2][3]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][2][3]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][3]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][2][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][2][3]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][2][3]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][2][3]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][3]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 496: MET (901 ps) Setup Check with Pin reg_latch_reg[6][2][2]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][2][2]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][2]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][2][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][2][2]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][2][2]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][2][2]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][2]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 497: MET (901 ps) Setup Check with Pin reg_latch_reg[6][2][1]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][2][1]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][1]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][2][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][2][1]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][2][1]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][2][1]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][1]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 498: MET (901 ps) Setup Check with Pin reg_latch_reg[6][2][0]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][2][0]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][2][0]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][2][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#---------------------------------------------------------------------------------------------------

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][2][0]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][2][0]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][2][0]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#----------------------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  xif_clk                    (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][2][0]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 499: MET (901 ps) Setup Check with Pin reg_latch_reg[6][1][15]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][1][15]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][15]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][1][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][1][15]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][1][15]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][1][15]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][15]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 500: MET (901 ps) Setup Check with Pin reg_latch_reg[6][1][14]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) reg_latch_reg[5][1][14]/CLK
          Clock: (R) clock1
       Endpoint: (F) reg_latch_reg[6][1][14]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    1250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1250            0     
                                              
             Setup:-     235                  
       Uncertainty:-       0                  
     Required Time:=    1015                  
      Launch Clock:-       0                  
         Data Path:-     114                  
             Slack:=     901                  

Launch clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0       0    (-,-) 
  reg_latch_reg[5][1][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0       0    (-,-) 
#----------------------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  reg_latch_reg[5][1][14]/CLK -       -      R     (arrival)   4096    -     1     0       0    (-,-) 
  reg_latch_reg[5][1][14]/Q   -       CLK->Q F     sdffrq_1x      2  5.4    39   114     114    (-,-) 
  reg_latch_reg[6][1][14]/D   -       -      F     sdffrq_1x      2    -     -     0     114    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  xif_clk                     (i)     -     R     (arrival)   4096  0.0     1     0    1250    (-,-) 
  reg_latch_reg[6][1][14]/CLK <<<     -     R     sdffrq_1x   4096    -     1     0    1250    (-,-) 
#----------------------------------------------------------------------------------------------------


