
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000085                       # Number of seconds simulated
sim_ticks                                    85443000                       # Number of ticks simulated
final_tick                                   85443000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 184715                       # Simulator instruction rate (inst/s)
host_op_rate                                   198438                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               65268303                       # Simulator tick rate (ticks/s)
host_mem_usage                                 685292                       # Number of bytes of host memory used
host_seconds                                     1.31                       # Real time elapsed on the host
sim_insts                                      241807                       # Number of instructions simulated
sim_ops                                        259774                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            20608                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            16896                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             6336                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data             4416                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             6656                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data             4032                       # Number of bytes read from this memory
system.physmem.bytes_read::total                58944                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        20608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         6336                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           33600                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               322                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               264                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                99                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data                69                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               104                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data                63                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   921                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst           241190033                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data           197745866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst            74154700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            51683579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst            77899886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            47189354                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               689863418                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst      241190033                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst       74154700                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst       77899886                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          393244619                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst          241190033                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data          197745866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst           74154700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           51683579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst           77899886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           47189354                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              689863418                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups                  32347                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            31316                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              694                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               30225                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  29842                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.732837                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    389                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                51                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  50                       # Number of system calls
system.cpu0.numCycles                           85444                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              7828                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        163241                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      32347                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             30231                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        69305                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1434                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          155                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     2112                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  246                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             78005                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.155080                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.017330                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   11512     14.76%     14.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     719      0.92%     15.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   29934     38.37%     54.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   35840     45.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               78005                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.378575                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.910503                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    7262                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 4648                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    65020                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  535                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   540                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 390                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  193                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                165485                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  431                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   540                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    7882                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    485                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          1728                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    64849                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2521                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                164630                       # Number of instructions processed by rename
system.cpu0.rename.SQFullEvents                  2409                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             166462                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               762402                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          170586                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               159168                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    7267                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                43                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1045                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               61010                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              33045                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            29245                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           29201                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    162944                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 63                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   161183                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              138                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           4833                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        11791                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        78005                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.066316                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.032210                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              12120     15.54%     15.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               2780      3.56%     19.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              30912     39.63%     58.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              32193     41.27%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          78005                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                67626     41.96%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     41.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               60746     37.69%     79.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              32802     20.35%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                161183                       # Type of FU issued
system.cpu0.iq.rate                          1.886417                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            400474                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           167835                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       160142                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                161167                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           29252                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1171                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          463                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   540                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    378                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  110                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             163025                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              366                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                61010                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               33045                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                39                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            72                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          468                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 540                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               160569                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                60561                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              611                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           18                       # number of nop insts executed
system.cpu0.iew.exec_refs                       93298                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   31129                       # Number of branches executed
system.cpu0.iew.exec_stores                     32737                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.879231                       # Inst execution rate
system.cpu0.iew.wb_sent                        160260                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       160158                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    93937                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   104181                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.874421                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.901671                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           4851                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              517                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        77106                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.051124                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.644402                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        13062     16.94%     16.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        31585     40.96%     57.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1113      1.44%     59.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1690      2.19%     61.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        29380     38.10%     99.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5           97      0.13%     99.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           71      0.09%     99.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           22      0.03%     99.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           86      0.11%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        77106                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              154916                       # Number of instructions committed
system.cpu0.commit.committedOps                158154                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         92409                       # Number of memory references committed
system.cpu0.commit.loads                        59831                       # Number of loads committed
system.cpu0.commit.membars                         24                       # Number of memory barriers committed
system.cpu0.commit.branches                     30784                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   127717                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 134                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           65736     41.56%     41.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     41.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          59831     37.83%     79.40% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         32578     20.60%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           158154                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   86                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      239868                       # The number of ROB reads
system.cpu0.rob.rob_writes                     326933                       # The number of ROB writes
system.cpu0.timesIdled                            219                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     154916                       # Number of Instructions Simulated
system.cpu0.committedOps                       158154                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.551551                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.551551                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.813071                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.813071                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  163187                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  66400                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                   662077                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   94934                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  93932                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    48                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               26                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          218.388768                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              61032                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              273                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           223.560440                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   218.388768                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.426541                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.426541                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.482422                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           127628                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          127628                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        30951                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30951                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        30158                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         30158                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           20                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           23                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        61109                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           61109                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        61109                       # number of overall hits
system.cpu0.dcache.overall_hits::total          61109                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          161                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          161                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2353                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2353                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2514                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2514                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2514                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2514                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      7837490                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      7837490                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    115253500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    115253500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    123090990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    123090990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    123090990                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    123090990                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        31112                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        31112                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        32511                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        32511                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        63623                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        63623                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        63623                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        63623                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.005175                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005175                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.072376                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.072376                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.039514                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.039514                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.039514                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.039514                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 48680.062112                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48680.062112                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 48981.512962                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48981.512962                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 48962.207637                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48962.207637                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 48962.207637                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48962.207637                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu0.dcache.writebacks::total               10                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           51                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2173                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2173                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2224                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2224                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2224                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2224                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          110                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          180                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          180                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          290                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          290                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          290                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          290                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      5290006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      5290006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9945000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9945000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     15235006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     15235006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     15235006                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     15235006                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.003536                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003536                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.005537                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005537                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.004558                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004558                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.004558                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004558                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 48090.963636                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 48090.963636                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data        55250                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        55250                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52534.503448                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52534.503448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52534.503448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52534.503448                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               53                       # number of replacements
system.cpu0.icache.tags.tagsinuse          251.730663                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1707                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              344                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.962209                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   251.730663                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.491661                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.491661                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          291                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.568359                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             4568                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            4568                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1707                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1707                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1707                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1707                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1707                       # number of overall hits
system.cpu0.icache.overall_hits::total           1707                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          405                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          405                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          405                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           405                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          405                       # number of overall misses
system.cpu0.icache.overall_misses::total          405                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     21217498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     21217498                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     21217498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     21217498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     21217498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     21217498                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         2112                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         2112                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         2112                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         2112                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         2112                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         2112                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.191761                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.191761                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.191761                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.191761                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.191761                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.191761                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 52388.883951                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52388.883951                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 52388.883951                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52388.883951                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 52388.883951                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52388.883951                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           61                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           61                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          344                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          344                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          344                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          344                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     18213502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18213502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     18213502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18213502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     18213502                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18213502                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.162879                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.162879                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.162879                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.162879                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.162879                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.162879                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52946.226744                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52946.226744                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52946.226744                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52946.226744                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52946.226744                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52946.226744                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  16526                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            10273                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             1757                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                5896                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   4958                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.090909                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   2148                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               601                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           59077                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             18165                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         73882                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      16526                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              7106                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        36167                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   3588                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          432                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    12167                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  607                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             56567                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.551576                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.402384                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   23422     41.41%     41.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    3728      6.59%     48.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    4211      7.44%     55.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   25206     44.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               56567                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.279737                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.250605                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   16197                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                11752                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    26082                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  948                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  1588                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                2230                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  247                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 72066                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  433                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  1588                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   17933                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1083                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles         10107                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    25283                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  573                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 68680                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                     1                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   142                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands              73287                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               309642                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           74984                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                55344                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   17918                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               477                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           478                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     1941                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               11184                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               8784                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             1205                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            1216                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     62039                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                913                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    59471                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              299                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          11407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        22981                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            45                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        56567                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.051337                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.176913                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              26987     47.71%     47.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              10500     18.56%     66.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               8269     14.62%     80.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              10811     19.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          56567                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                40348     67.84%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  37      0.06%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               10580     17.79%     85.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               8506     14.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 59471                       # Type of FU issued
system.cpu1.iq.rate                          1.006669                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            175805                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            74382                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        56819                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 59471                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads             355                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         2173                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         1337                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           61                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  1588                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    693                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                  399                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              62971                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts              949                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                11184                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                8784                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               473                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            23                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           669                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          933                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                1602                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                57556                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                10347                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1912                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           19                       # number of nop insts executed
system.cpu1.iew.exec_refs                       18396                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   10769                       # Number of branches executed
system.cpu1.iew.exec_stores                      8049                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.974254                       # Inst execution rate
system.cpu1.iew.wb_sent                         56964                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        56819                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    26970                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    43098                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.961779                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.625783                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          11426                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            868                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             1551                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        54286                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.949158                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.520252                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        30914     56.95%     56.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        10594     19.52%     76.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         5645     10.40%     86.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         3836      7.07%     93.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1129      2.08%     96.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          710      1.31%     97.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          742      1.37%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          112      0.21%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          604      1.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        54286                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               44070                       # Number of instructions committed
system.cpu1.commit.committedOps                 51526                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         16453                       # Number of memory references committed
system.cpu1.commit.loads                         9008                       # Number of loads committed
system.cpu1.commit.membars                        431                       # Number of memory barriers committed
system.cpu1.commit.branches                      9701                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    44225                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 930                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           35042     68.01%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             31      0.06%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           9008     17.48%     85.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          7445     14.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            51526                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  604                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      116374                       # The number of ROB reads
system.cpu1.rob.rob_writes                     128209                       # The number of ROB writes
system.cpu1.timesIdled                            102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       26366                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      44070                       # Number of Instructions Simulated
system.cpu1.committedOps                        51526                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.340526                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.340526                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.745976                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.745976                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   58592                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  34157                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   202936                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   25445                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  23451                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                   855                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                4                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           59.448533                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              15751                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              111                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           141.900901                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    59.448533                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.116110                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.116110                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.208984                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            34646                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           34646                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         9235                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           9235                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         6551                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          6551                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          419                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          419                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          348                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          348                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        15786                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           15786                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        15786                       # number of overall hits
system.cpu1.dcache.overall_hits::total          15786                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          201                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          201                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          386                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          386                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           18                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           57                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          587                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           587                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          587                       # number of overall misses
system.cpu1.dcache.overall_misses::total          587                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      4016500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      4016500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     15313000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     15313000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data       404000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       404000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       544000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       544000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         9500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         9500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     19329500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     19329500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     19329500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     19329500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         9436                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         9436                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         6937                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         6937                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          405                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          405                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        16373                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        16373                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        16373                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        16373                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.021301                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021301                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.055644                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.055644                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.041190                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.041190                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.140741                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.140741                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.035852                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.035852                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.035852                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035852                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 19982.587065                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 19982.587065                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 39670.984456                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39670.984456                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 22444.444444                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22444.444444                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  9543.859649                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9543.859649                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 32929.301533                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32929.301533                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 32929.301533                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32929.301533                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu1.dcache.writebacks::total                1                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           49                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          299                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          299                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data            4                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          348                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          348                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          348                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          348                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          152                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          152                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           87                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           14                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           57                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           57                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          239                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          239                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          239                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          239                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      2216500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      2216500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      3119000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3119000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       141000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       141000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       377500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       377500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      5335500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      5335500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      5335500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      5335500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.016109                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.016109                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.012541                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012541                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.032037                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.032037                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.140741                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.140741                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.014597                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014597                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.014597                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014597                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14582.236842                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14582.236842                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 35850.574713                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 35850.574713                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 10071.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10071.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  6622.807018                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6622.807018                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 22324.267782                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22324.267782                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 22324.267782                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22324.267782                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              166                       # number of replacements
system.cpu1.icache.tags.tagsinuse          151.709140                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              11707                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              416                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            28.141827                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   151.709140                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.296307                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.296307                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.488281                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            24750                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           24750                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        11707                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          11707                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        11707                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           11707                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        11707                       # number of overall hits
system.cpu1.icache.overall_hits::total          11707                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          460                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          460                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          460                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           460                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          460                       # number of overall misses
system.cpu1.icache.overall_misses::total          460                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     12700459                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12700459                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     12700459                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12700459                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     12700459                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12700459                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        12167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        12167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        12167                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        12167                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        12167                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        12167                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.037807                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.037807                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.037807                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.037807                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.037807                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.037807                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 27609.693478                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27609.693478                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 27609.693478                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27609.693478                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 27609.693478                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27609.693478                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           44                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           44                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           44                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          416                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          416                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          416                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          416                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          416                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          416                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     10525529                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     10525529                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     10525529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     10525529                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     10525529                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     10525529                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.034191                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.034191                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.034191                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.034191                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.034191                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.034191                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 25301.752404                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25301.752404                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 25301.752404                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25301.752404                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 25301.752404                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25301.752404                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  16502                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            10262                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             1700                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                5907                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   4964                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.035890                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                   2197                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               584                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           58884                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             17424                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         73378                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      16502                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              7161                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        36892                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   3464                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          437                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    12113                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  621                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             56497                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.539639                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.402459                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   23621     41.81%     41.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    3689      6.53%     48.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    4265      7.55%     55.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   24922     44.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               56497                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.280246                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.246145                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   15366                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                12745                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    25859                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 1006                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  1521                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                2176                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                  241                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 71597                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  420                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  1521                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   17029                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                   1371                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles         10827                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    25181                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  568                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 68414                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                     6                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                   140                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands              73070                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               308520                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           74664                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                54013                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   19043                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               455                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           454                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     1918                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               11200                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               8870                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             1082                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1084                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     62196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                874                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    57442                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             1326                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          12972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        31911                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            32                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        56497                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.016727                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.040197                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              24446     43.27%     43.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              12314     21.80%     65.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              14083     24.93%     89.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               5654     10.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          56497                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   4144     27.18%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     27.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  6525     42.79%     69.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 4580     30.03%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                39208     68.26%     68.26% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  26      0.05%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               10242     17.83%     86.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               7966     13.87%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 57442                       # Type of FU issued
system.cpu2.iq.rate                          0.975511                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      15249                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.265468                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            187955                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            76059                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        55131                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 72691                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads             270                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         2463                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores         1628                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  1521                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    971                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                  399                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              63088                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts              667                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                11200                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                8870                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               446                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           653                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          928                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                1581                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                55793                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 9946                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             1648                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           18                       # number of nop insts executed
system.cpu2.iew.exec_refs                       17684                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   10451                       # Number of branches executed
system.cpu2.iew.exec_stores                      7738                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.947507                       # Inst execution rate
system.cpu2.iew.wb_sent                         55261                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        55131                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    27147                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    44922                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.936265                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.604314                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          12990                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            842                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             1489                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        54051                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.926791                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.428618                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        29789     55.11%     55.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        11797     21.83%     76.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         5861     10.84%     87.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         3716      6.87%     94.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         1192      2.21%     96.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          509      0.94%     97.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          510      0.94%     98.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          362      0.67%     99.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          315      0.58%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        54051                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               42821                       # Number of instructions committed
system.cpu2.commit.committedOps                 50094                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         15979                       # Number of memory references committed
system.cpu2.commit.loads                         8737                       # Number of loads committed
system.cpu2.commit.membars                        423                       # Number of memory barriers committed
system.cpu2.commit.branches                      9381                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    43055                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 904                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           34090     68.05%     68.05% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             25      0.05%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.10% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           8737     17.44%     85.54% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          7242     14.46%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            50094                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                  315                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      116586                       # The number of ROB reads
system.cpu2.rob.rob_writes                     128621                       # The number of ROB writes
system.cpu2.timesIdled                            100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       26559                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      42821                       # Number of Instructions Simulated
system.cpu2.committedOps                        50094                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.375120                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.375120                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.727209                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.727209                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   56731                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  33147                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   196595                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   24793                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  22732                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                   833                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                6                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           58.435431                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              16110                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              115                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           140.086957                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    58.435431                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.114132                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.114132                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.212891                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            33496                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           33496                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         8899                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           8899                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         6328                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          6328                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data          403                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          403                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data          335                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          335                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data        15227                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           15227                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        15227                       # number of overall hits
system.cpu2.dcache.overall_hits::total          15227                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          216                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          216                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          397                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          397                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            7                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data           61                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          613                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           613                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          613                       # number of overall misses
system.cpu2.dcache.overall_misses::total          613                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      4815990                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      4815990                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     15668500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     15668500                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data       204500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       204500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data       700000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       700000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     20484490                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     20484490                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     20484490                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     20484490                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         9115                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         9115                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         6725                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         6725                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data          410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data          396                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          396                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        15840                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        15840                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        15840                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        15840                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.023697                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.023697                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.059033                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.059033                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.017073                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.017073                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.154040                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.154040                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.038699                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038699                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.038699                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038699                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 22296.250000                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 22296.250000                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 39467.254408                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 39467.254408                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 29214.285714                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29214.285714                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 11475.409836                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11475.409836                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 33416.786297                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33416.786297                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 33416.786297                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33416.786297                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu2.dcache.writebacks::total                2                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           66                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          296                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          296                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          362                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          362                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          362                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          362                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          150                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          150                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          101                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data           61                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           61                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          251                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          251                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          251                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          251                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      2124008                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      2124008                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      3781000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      3781000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       522500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       522500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      5905008                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      5905008                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      5905008                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      5905008                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.016456                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016456                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.015019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.015019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.007317                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.007317                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.154040                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.154040                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.015846                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.015846                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.015846                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.015846                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 14160.053333                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14160.053333                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 37435.643564                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 37435.643564                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         4500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  8565.573770                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8565.573770                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 23525.928287                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23525.928287                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 23525.928287                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23525.928287                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              102                       # number of replacements
system.cpu2.icache.tags.tagsinuse          151.763422                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11704                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              351                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            33.344729                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   151.763422                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.296413                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.296413                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.486328                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            24577                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           24577                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        11704                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          11704                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        11704                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           11704                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        11704                       # number of overall hits
system.cpu2.icache.overall_hits::total          11704                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst          409                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          409                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst          409                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           409                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst          409                       # number of overall misses
system.cpu2.icache.overall_misses::total          409                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     13395939                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     13395939                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     13395939                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     13395939                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     13395939                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     13395939                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        12113                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        12113                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        12113                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        12113                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        12113                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        12113                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.033765                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.033765                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.033765                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.033765                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.033765                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.033765                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 32752.907090                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 32752.907090                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 32752.907090                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 32752.907090                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 32752.907090                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 32752.907090                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           58                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           58                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           58                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          351                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          351                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          351                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          351                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          351                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          351                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     10906552                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10906552                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     10906552                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10906552                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     10906552                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10906552                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.028977                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.028977                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.028977                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.028977                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.028977                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.028977                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 31072.797721                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 31072.797721                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 31072.797721                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 31072.797721                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 31072.797721                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 31072.797721                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   490.357966                       # Cycle average of tags in use
system.l2.tags.total_refs                         570                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       646                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.882353                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.885485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       274.946263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        72.138151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        61.213406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         9.926518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        60.802225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         6.445917                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.007482                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           646                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          643                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.009857                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      2558                       # Number of tag accesses
system.l2.tags.data_accesses                     2558                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  20                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  20                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                 288                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  24                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                 194                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                  20                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     566                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               13                       # number of Writeback hits
system.l2.Writeback_hits::total                    13                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.demand_hits::cpu0.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   20                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  288                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   24                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                  194                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                   20                       # number of demand (read+write) hits
system.l2.demand_hits::total                      566                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  20                       # number of overall hits
system.l2.overall_hits::cpu0.data                  20                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 288                       # number of overall hits
system.l2.overall_hits::cpu1.data                  24                       # number of overall hits
system.l2.overall_hits::cpu2.inst                 194                       # number of overall hits
system.l2.overall_hits::cpu2.data                  20                       # number of overall hits
system.l2.overall_hits::total                     566                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               324                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                90                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               128                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               157                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                21                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   740                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu1.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data             16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 20                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data              49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data              49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 278                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                324                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                270                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                128                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                 69                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                157                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                 70                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1018                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               324                       # number of overall misses
system.l2.overall_misses::cpu0.data               270                       # number of overall misses
system.l2.overall_misses::cpu1.inst               128                       # number of overall misses
system.l2.overall_misses::cpu1.data                69                       # number of overall misses
system.l2.overall_misses::cpu2.inst               157                       # number of overall misses
system.l2.overall_misses::cpu2.data                70                       # number of overall misses
system.l2.overall_misses::total                  1018                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     17308500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      4859000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      6663500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      1083500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      8157500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data      1114500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        39186500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9584500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      2637500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data      2630000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14852000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     17308500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     14443500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      6663500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data      3721000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      8157500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data      3744500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         54038500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     17308500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     14443500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      6663500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data      3721000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      8157500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data      3744500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        54038500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             344                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst             416                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst             351                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1306                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           13                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                13                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               22                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data            49                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data            49                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               278                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              344                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              290                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst              416                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               93                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst              351                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               90                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1584                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             344                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             290                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst             416                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              93                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst             351                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              90                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1584                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.941860                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.818182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.307692                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.454545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.447293                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.512195                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.566616                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.941176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.909091                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.941860                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.307692                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.741935                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.447293                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.777778                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.642677                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.941860                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.307692                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.741935                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.447293                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.777778                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.642677                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53421.296296                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 53988.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 52058.593750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        54175                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 51958.598726                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 53071.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52954.729730                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53247.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53826.530612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53673.469388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53424.460432                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53421.296296                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53494.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 52058.593750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53927.536232                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 51958.598726                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53492.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53083.005894                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53421.296296                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53494.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 52058.593750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53927.536232                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 51958.598726                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53492.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53083.005894                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             29                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             53                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 97                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  97                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 97                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          322                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           84                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           99                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst          104                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              643                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            20                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            278                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            99                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data            69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data            63                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               921                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           99                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data           63                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              921                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     13208000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3545500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      4032000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data       838000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      4246000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data       594500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     26464000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data       163500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data       648000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       811500                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data        81000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data       202500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       283500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7341500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      2029000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data      2022000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11392500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     13208000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     10887000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      4032000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data      2867000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      4246000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data      2616500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     37856500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     13208000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     10887000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      4032000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data      2867000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      4246000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data      2616500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     37856500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.936047                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.763636                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.237981                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.454545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.296296                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.341463                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.492343                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.941176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.936047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.910345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.237981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.741935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.296296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.700000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.581439                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.936047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.910345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.237981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.741935                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.296296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.700000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.581439                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41018.633540                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42208.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40727.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        41900                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40826.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 42464.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41157.076205                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data        40875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data        40500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        40575                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        40500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data        40500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        40500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40786.111111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 41408.163265                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 41265.306122                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40980.215827                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41018.633540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41238.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40727.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 41550.724638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40826.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 41531.746032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41103.691640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41018.633540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41238.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40727.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 41550.724638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40826.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 41531.746032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41103.691640                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 643                       # Transaction distribution
system.membus.trans_dist::ReadResp                643                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               87                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            113                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              27                       # Transaction distribution
system.membus.trans_dist::ReadExReq               278                       # Transaction distribution
system.membus.trans_dist::ReadExResp              278                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port         2069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port        58944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   58944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              173                       # Total snoops (count)
system.membus.snoop_fanout::samples              1253                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1253    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1253                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1594560                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5029000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1540                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1540                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              89                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           116                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            205                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              279                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             279                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        22016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        19200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        26624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         6016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        22464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         5888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 102208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             410                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             2039                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   5                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   2039    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2039                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1032500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            516998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            437994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            638471                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            371000                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            552448                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            365492                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
