Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/decoder_Ops_ALU/decoder_Ops_ALU.vhd" in Library work.
Architecture behavioral of Entity decoder_ops_alu is up to date.
Compiling vhdl file "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/sumador/sumador.vhd" in Library work.
Architecture behavioral of Entity sumador is up to date.
Compiling vhdl file "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/modulo_Logico/modulo_Logico.vhd" in Library work.
Architecture behavioral of Entity modulo_logico is up to date.
Compiling vhdl file "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/demux_ALU/demux_ALU.vhd" in Library work.
Architecture behavioral of Entity demux_alu is up to date.
Compiling vhdl file "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/ALU/ALU.vhd" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decoder_Ops_ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sumador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <modulo_Logico> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux_ALU> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <decoder_Ops_ALU> in library <work> (Architecture <behavioral>).
Entity <decoder_Ops_ALU> analyzed. Unit <decoder_Ops_ALU> generated.

Analyzing Entity <sumador> in library <work> (Architecture <behavioral>).
Entity <sumador> analyzed. Unit <sumador> generated.

Analyzing Entity <modulo_Logico> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/modulo_Logico/modulo_Logico.vhd" line 42: Mux is complete : default of case is discarded
Entity <modulo_Logico> analyzed. Unit <modulo_Logico> generated.

Analyzing Entity <demux_ALU> in library <work> (Architecture <behavioral>).
Entity <demux_ALU> analyzed. Unit <demux_ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <decoder_Ops_ALU>.
    Related source file is "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/decoder_Ops_ALU/decoder_Ops_ALU.vhd".
    Found 1-bit register for signal <clk_Mod_Log>.
    Found 2-bit register for signal <op_Mod_Log>.
    Found 2-bit register for signal <pos_Demux_Output>.
    Found 1-bit register for signal <clk_Sumador>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <decoder_Ops_ALU> synthesized.


Synthesizing Unit <sumador>.
    Related source file is "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/sumador/sumador.vhd".
    Found 1-bit register for signal <c>.
    Found 16-bit register for signal <SUM>.
    Found 16-bit adder for signal <SUM$add0000> created at line 30.
    Found 16-bit adder carry out for signal <SUM$addsub0000> created at line 24.
    Found 17-bit comparator greater for signal <SUM$cmp_gt0000> created at line 26.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <sumador> synthesized.


Synthesizing Unit <modulo_Logico>.
    Related source file is "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/modulo_Logico/modulo_Logico.vhd".
    Found 2-bit register for signal <output_Compare>.
    Found 16-bit register for signal <output_ModLog>.
    Found 16-bit comparator equal for signal <output_Compare$cmp_eq0001> created at line 36.
    Found 16-bit comparator greater for signal <output_Compare$cmp_gt0000> created at line 39.
    Found 16-bit 4-to-1 multiplexer for signal <output_ModLog$mux0000> created at line 29.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <modulo_Logico> synthesized.


Synthesizing Unit <demux_ALU>.
    Related source file is "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/demux_ALU/demux_ALU.vhd".
Unit <demux_ALU> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/Roberto/Desktop/UPB/ArquitecturaDeProcesadores/Xilinx/ProyectoFinal/ALU/ALU.vhd".
Unit <ALU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 16-bit adder carry out                                : 1
# Registers                                            : 8
 1-bit register                                        : 3
 16-bit register                                       : 2
 2-bit register                                        : 3
# Comparators                                          : 3
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 17-bit comparator greater                             : 1
# Multiplexers                                         : 1
 16-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 16-bit adder carry out                                : 1
# Registers                                            : 41
 Flip-Flops                                            : 41
# Comparators                                          : 3
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 1
 17-bit comparator greater                             : 1
# Multiplexers                                         : 16
 1-bit 4-to-1 multiplexer                              : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Optimizing unit <decoder_Ops_ALU> ...

Optimizing unit <sumador> ...

Optimizing unit <modulo_Logico> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 57

Cell Usage :
# BELS                             : 214
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 52
#      LUT3                        : 35
#      LUT4                        : 27
#      MUXCY                       : 55
#      MUXF5                       : 16
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 41
#      FD                          : 17
#      FDE                         : 2
#      FDR                         : 3
#      FDS                         : 19
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 56
#      IBUF                        : 35
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       61  out of   4656     1%  
 Number of Slice Flip Flops:             38  out of   9312     0%  
 Number of 4 input LUTs:                117  out of   9312     1%  
 Number of IOs:                          57
 Number of bonded IOBs:                  57  out of    232    24%  
    IOB Flip Flops:                       3
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                    | Load  |
-----------------------------------+------------------------------------------+-------+
clk                                | BUFGP                                    | 6     |
Inst_decoder_Ops_ALU/clk_Sumador   | NONE(Inst_sumador/SUM_15)                | 17    |
Inst_decoder_Ops_ALU/clk_Mod_Log   | NONE(Inst_modulo_Logico/output_ModLog_15)| 18    |
-----------------------------------+------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.406ns (Maximum Frequency: 415.628MHz)
   Minimum input arrival time before clock: 10.351ns
   Maximum output required time after clock: 6.213ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_decoder_Ops_ALU/clk_Mod_Log'
  Clock period: 2.406ns (frequency: 415.628MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               2.406ns (Levels of Logic = 2)
  Source:            Inst_modulo_Logico/output_ModLog_15 (FF)
  Destination:       Inst_modulo_Logico/output_ModLog_15 (FF)
  Source Clock:      Inst_decoder_Ops_ALU/clk_Mod_Log rising
  Destination Clock: Inst_decoder_Ops_ALU/clk_Mod_Log rising

  Data Path: Inst_modulo_Logico/output_ModLog_15 to Inst_modulo_Logico/output_ModLog_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.482  Inst_modulo_Logico/output_ModLog_15 (Inst_modulo_Logico/output_ModLog_15)
     LUT3:I2->O            1   0.704   0.000  Inst_modulo_Logico/mux6_3 (Inst_modulo_Logico/mux6_3)
     MUXF5:I1->O           1   0.321   0.000  Inst_modulo_Logico/mux6_2_f5 (Inst_modulo_Logico/output_ModLog_mux0000<15>)
     FD:D                      0.308          Inst_modulo_Logico/output_ModLog_15
    ----------------------------------------
    Total                      2.406ns (1.924ns logic, 0.482ns route)
                                       (80.0% logic, 20.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 14 / 9
-------------------------------------------------------------------------
Offset:              4.097ns (Levels of Logic = 2)
  Source:            operacion<2> (PAD)
  Destination:       Inst_decoder_Ops_ALU/clk_Mod_Log (FF)
  Destination Clock: clk rising

  Data Path: operacion<2> to Inst_decoder_Ops_ALU/clk_Mod_Log
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  operacion_2_IBUF (operacion_2_IBUF)
     LUT3:I0->O            1   0.704   0.420  Inst_decoder_Ops_ALU/clk_Mod_Log_or00001 (Inst_decoder_Ops_ALU/clk_Mod_Log_or0000)
     FDR:R                     0.911          Inst_decoder_Ops_ALU/clk_Mod_Log
    ----------------------------------------
    Total                      4.097ns (2.833ns logic, 1.264ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_decoder_Ops_ALU/clk_Sumador'
  Total number of paths / destination ports: 6172 / 33
-------------------------------------------------------------------------
Offset:              10.351ns (Levels of Logic = 21)
  Source:            RA<0> (PAD)
  Destination:       Inst_sumador/SUM_15 (FF)
  Destination Clock: Inst_decoder_Ops_ALU/clk_Sumador rising

  Data Path: RA<0> to Inst_sumador/SUM_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.808  RA_0_IBUF (RA_0_IBUF)
     LUT2:I0->O            1   0.704   0.000  Inst_sumador/Madd_SUM_addsub0000_lut<0> (Inst_sumador/Madd_SUM_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_sumador/Madd_SUM_addsub0000_cy<0> (Inst_sumador/Madd_SUM_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sumador/Madd_SUM_addsub0000_cy<1> (Inst_sumador/Madd_SUM_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sumador/Madd_SUM_addsub0000_cy<2> (Inst_sumador/Madd_SUM_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sumador/Madd_SUM_addsub0000_cy<3> (Inst_sumador/Madd_SUM_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sumador/Madd_SUM_addsub0000_cy<4> (Inst_sumador/Madd_SUM_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sumador/Madd_SUM_addsub0000_cy<5> (Inst_sumador/Madd_SUM_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sumador/Madd_SUM_addsub0000_cy<6> (Inst_sumador/Madd_SUM_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sumador/Madd_SUM_addsub0000_cy<7> (Inst_sumador/Madd_SUM_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sumador/Madd_SUM_addsub0000_cy<8> (Inst_sumador/Madd_SUM_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sumador/Madd_SUM_addsub0000_cy<9> (Inst_sumador/Madd_SUM_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sumador/Madd_SUM_addsub0000_cy<10> (Inst_sumador/Madd_SUM_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sumador/Madd_SUM_addsub0000_cy<11> (Inst_sumador/Madd_SUM_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sumador/Madd_SUM_addsub0000_cy<12> (Inst_sumador/Madd_SUM_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sumador/Madd_SUM_addsub0000_cy<13> (Inst_sumador/Madd_SUM_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_sumador/Madd_SUM_addsub0000_cy<14> (Inst_sumador/Madd_SUM_addsub0000_cy<14>)
     XORCY:CI->O           1   0.804   0.595  Inst_sumador/Madd_SUM_addsub0000_xor<15> (Inst_sumador/SUM_addsub0000<15>)
     LUT3:I0->O            1   0.704   0.424  Inst_sumador/SUM_cmp_gt000028 (Inst_sumador/SUM_cmp_gt000028)
     LUT4:I3->O            2   0.704   0.451  Inst_sumador/SUM_cmp_gt0000215_SW0 (N2)
     LUT4:I3->O           16   0.704   1.034  Inst_sumador/SUM_cmp_gt0000215 (Inst_sumador/SUM_cmp_gt0000)
     FDS:S                     0.911          Inst_sumador/SUM_0
    ----------------------------------------
    Total                     10.351ns (7.039ns logic, 3.312ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_decoder_Ops_ALU/clk_Mod_Log'
  Total number of paths / destination ports: 208 / 18
-------------------------------------------------------------------------
Offset:              6.053ns (Levels of Logic = 19)
  Source:            RB<0> (PAD)
  Destination:       Inst_modulo_Logico/output_Compare_1 (FF)
  Destination Clock: Inst_decoder_Ops_ALU/clk_Mod_Log rising

  Data Path: RB<0> to Inst_modulo_Logico/output_Compare_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  RB_0_IBUF (RB_0_IBUF)
     LUT2:I0->O            1   0.704   0.000  Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_lut<0> (Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<0> (Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<1> (Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<2> (Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<3> (Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<4> (Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<5> (Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<6> (Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<7> (Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<8> (Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<9> (Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<10> (Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<11> (Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<12> (Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<13> (Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<14> (Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<14>)
     MUXCY:CI->O           2   0.459   0.526  Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<15> (Inst_modulo_Logico/Mcompar_output_Compare_cmp_gt0000_cy<15>)
     LUT2:I1->O            1   0.704   0.000  Inst_modulo_Logico/output_Compare_mux0001<1>1 (Inst_modulo_Logico/output_Compare_mux0001<1>)
     FDE:D                     0.308          Inst_modulo_Logico/output_Compare_0
    ----------------------------------------
    Total                      6.053ns (4.683ns logic, 1.370ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 34 / 18
-------------------------------------------------------------------------
Offset:              6.213ns (Levels of Logic = 2)
  Source:            Inst_decoder_Ops_ALU/pos_Demux_Output_1 (FF)
  Destination:       RC<15> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_decoder_Ops_ALU/pos_Demux_Output_1 to RC<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.591   1.226  Inst_decoder_Ops_ALU/pos_Demux_Output_1 (Inst_decoder_Ops_ALU/pos_Demux_Output_1)
     LUT4:I0->O            1   0.704   0.420  Inst_demux_ALU/output<9>1 (RC_9_OBUF)
     OBUF:I->O                 3.272          RC_9_OBUF (RC<9>)
    ----------------------------------------
    Total                      6.213ns (4.567ns logic, 1.646ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_decoder_Ops_ALU/clk_Sumador'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              5.442ns (Levels of Logic = 2)
  Source:            Inst_sumador/SUM_15 (FF)
  Destination:       RC<15> (PAD)
  Source Clock:      Inst_decoder_Ops_ALU/clk_Sumador rising

  Data Path: Inst_sumador/SUM_15 to RC<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.591   0.455  Inst_sumador/SUM_15 (Inst_sumador/SUM_15)
     LUT4:I2->O            1   0.704   0.420  Inst_demux_ALU/output<15>1 (RC_15_OBUF)
     OBUF:I->O                 3.272          RC_15_OBUF (RC<15>)
    ----------------------------------------
    Total                      5.442ns (4.567ns logic, 0.875ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_decoder_Ops_ALU/clk_Mod_Log'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              5.438ns (Levels of Logic = 2)
  Source:            Inst_modulo_Logico/output_ModLog_15 (FF)
  Destination:       RC<15> (PAD)
  Source Clock:      Inst_decoder_Ops_ALU/clk_Mod_Log rising

  Data Path: Inst_modulo_Logico/output_ModLog_15 to RC<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.451  Inst_modulo_Logico/output_ModLog_15 (Inst_modulo_Logico/output_ModLog_15)
     LUT4:I3->O            1   0.704   0.420  Inst_demux_ALU/output<15>1 (RC_15_OBUF)
     OBUF:I->O                 3.272          RC_15_OBUF (RC<15>)
    ----------------------------------------
    Total                      5.438ns (4.567ns logic, 0.871ns route)
                                       (84.0% logic, 16.0% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.16 secs
 
--> 

Total memory usage is 251488 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

