0.6
2018.2
Jun 14 2018
20:41:02
C:/Coding_Projects/ES_project/TEST_BENCHES/AddSub_20_project/AddSub_20_project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Coding_Projects/ES_project/TEST_BENCHES/AddSub_20_project/AddSub_20_project.srcs/sim_1/imports/20_bit/lampFPU_AS_top_tb.sv,1587316712,systemVerilog,,,,lampFPU_AS_top_tb,,,,,,,,
C:/Coding_Projects/ES_project/TEST_BENCHES/AddSub_20_project/AddSub_20_project.srcs/sources_1/imports/20_bit/lampFPU_ASM_pkg.sv,1587316385,systemVerilog,C:/Coding_Projects/ES_project/TEST_BENCHES/AddSub_20_project/AddSub_20_project.srcs/sim_1/imports/20_bit/lampFPU_AS_top_tb.sv;C:/Coding_Projects/ES_project/TEST_BENCHES/AddSub_20_project/AddSub_20_project.srcs/sources_1/imports/20_bit/lampFPU_AS_addsub.sv;C:/Coding_Projects/ES_project/TEST_BENCHES/AddSub_20_project/AddSub_20_project.srcs/sources_1/imports/20_bit/lampFPU_AS_top.sv,C:/Coding_Projects/ES_project/TEST_BENCHES/AddSub_20_project/AddSub_20_project.srcs/sources_1/imports/20_bit/lampFPU_AS_addsub.sv,,lampFPU_ASM_pkg,,,,,,,,
C:/Coding_Projects/ES_project/TEST_BENCHES/AddSub_20_project/AddSub_20_project.srcs/sources_1/imports/20_bit/lampFPU_AS_addsub.sv,1587316371,systemVerilog,,C:/Coding_Projects/ES_project/TEST_BENCHES/AddSub_20_project/AddSub_20_project.srcs/sources_1/imports/20_bit/lampFPU_AS_top.sv,,lampFPU_AS_addsub,,,,,,,,
C:/Coding_Projects/ES_project/TEST_BENCHES/AddSub_20_project/AddSub_20_project.srcs/sources_1/imports/20_bit/lampFPU_AS_top.sv,1587316371,systemVerilog,,C:/Coding_Projects/ES_project/TEST_BENCHES/AddSub_20_project/AddSub_20_project.srcs/sim_1/imports/20_bit/lampFPU_AS_top_tb.sv,,lampFPU_AS_top,,,,,,,,
