Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o C:/Users/despacho/Downloads/shared-main/HoundCPLD/sim_isim_beh.exe -prj C:/Users/despacho/Downloads/shared-main/HoundCPLD/sim_beh.prj work.sim work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/despacho/Downloads/shared-main/HoundCPLD/bootloader.v" into library work
Analyzing Verilog file "C:/Users/despacho/Downloads/shared-main/HoundCPLD/sim.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/despacho/Downloads/shared-main/HoundCPLD/sim.v" Line 57: Size mismatch in connection of port <ftdi_data>. Formal port size is 12-bit while actual signal size is 8-bit.
Completed static elaboration
Compiling module bootloader_default
Compiling module sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/despacho/Downloads/shared-main/HoundCPLD/sim_isim_beh.exe
Fuse Memory Usage: 27396 KB
Fuse CPU Usage: 561 ms
