{
    "code": "module TopModule (\n    input wire clk,          // Clock signal\n    input wire areset,       // Active-high asynchronous reset\n    input wire j,            // Input signal j\n    input wire k,            // Input signal k\n    output reg out           // Output signal out\n);\n\n    // State encoding\n    localparam OFF = 1'b0;\n    localparam ON  = 1'b1;\n\n    // State register\n    reg state;\n\n    // Asynchronous reset and state transition logic\n    always @(posedge clk or posedge areset) begin\n        if (areset) begin\n            state <= OFF;\n            out <= 1'b0;\n        end else begin\n            case (state)\n                OFF: begin\n                    if (j) begin\n                        state <= ON;\n                        out <= 1'b1;\n                    end\n                end\n                ON: begin\n                    if (k) begin\n                        state <= OFF;\n                        out <= 1'b0;\n                    end\n                end\n            endcase\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}