// Seed: 1550291088
module module_0 (
    output tri1 id_0,
    output supply0 id_1
);
  wire id_3 = id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd17,
    parameter id_10 = 32'd35,
    parameter id_11 = 32'd28,
    parameter id_12 = 32'd43,
    parameter id_2  = 32'd78,
    parameter id_3  = 32'd31,
    parameter id_5  = 32'd11
) (
    input tri0 id_0,
    input tri1 _id_1,
    input tri _id_2,
    input wire _id_3,
    input wire id_4,
    input tri1 _id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output wire id_9,
    input wor _id_10,
    input supply0 _id_11,
    input wand _id_12
);
  logic [id_1  #  (
      .  id_10(  -1  << $realtime ),
      .  id_10(  1  ),
      .  id_2 (  id_11  ),
      .  id_3 (  1  ),
      .  id_3 (  1  ),
      .  id_5 (  1 'b0 ),
      .  id_2 (  id_12  )
) : id_5] id_14;
  module_0 modCall_1 (
      id_9,
      id_9
  );
  wire id_15;
endmodule
