
../repos/coreutils/src/pathchk:     file format elf32-littlearm


Disassembly of section .init:

00010b4c <.init>:
   10b4c:	push	{r3, lr}
   10b50:	bl	10ddc <strspn@plt+0x48>
   10b54:	pop	{r3, pc}

Disassembly of section .plt:

00010b58 <calloc@plt-0x14>:
   10b58:	push	{lr}		; (str lr, [sp, #-4]!)
   10b5c:	ldr	lr, [pc, #4]	; 10b68 <calloc@plt-0x4>
   10b60:	add	lr, pc, lr
   10b64:	ldr	pc, [lr, #8]!
   10b68:	muleq	r1, r8, r4

00010b6c <calloc@plt>:
   10b6c:	add	ip, pc, #0, 12
   10b70:	add	ip, ip, #86016	; 0x15000
   10b74:	ldr	pc, [ip, #1176]!	; 0x498

00010b78 <fputs_unlocked@plt>:
   10b78:	add	ip, pc, #0, 12
   10b7c:	add	ip, ip, #86016	; 0x15000
   10b80:	ldr	pc, [ip, #1168]!	; 0x490

00010b84 <raise@plt>:
   10b84:	add	ip, pc, #0, 12
   10b88:	add	ip, ip, #86016	; 0x15000
   10b8c:	ldr	pc, [ip, #1160]!	; 0x488

00010b90 <strcmp@plt>:
   10b90:	add	ip, pc, #0, 12
   10b94:	add	ip, ip, #86016	; 0x15000
   10b98:	ldr	pc, [ip, #1152]!	; 0x480

00010b9c <pathconf@plt>:
   10b9c:	add	ip, pc, #0, 12
   10ba0:	add	ip, ip, #86016	; 0x15000
   10ba4:	ldr	pc, [ip, #1144]!	; 0x478

00010ba8 <fflush@plt>:
   10ba8:	add	ip, pc, #0, 12
   10bac:	add	ip, ip, #86016	; 0x15000
   10bb0:	ldr	pc, [ip, #1136]!	; 0x470

00010bb4 <free@plt>:
   10bb4:	add	ip, pc, #0, 12
   10bb8:	add	ip, ip, #86016	; 0x15000
   10bbc:	ldr	pc, [ip, #1128]!	; 0x468

00010bc0 <_exit@plt>:
   10bc0:	add	ip, pc, #0, 12
   10bc4:	add	ip, ip, #86016	; 0x15000
   10bc8:	ldr	pc, [ip, #1120]!	; 0x460

00010bcc <memcpy@plt>:
   10bcc:	add	ip, pc, #0, 12
   10bd0:	add	ip, ip, #86016	; 0x15000
   10bd4:	ldr	pc, [ip, #1112]!	; 0x458

00010bd8 <mbsinit@plt>:
   10bd8:	add	ip, pc, #0, 12
   10bdc:	add	ip, ip, #86016	; 0x15000
   10be0:	ldr	pc, [ip, #1104]!	; 0x450

00010be4 <memcmp@plt>:
   10be4:	add	ip, pc, #0, 12
   10be8:	add	ip, ip, #86016	; 0x15000
   10bec:	ldr	pc, [ip, #1096]!	; 0x448

00010bf0 <fputc_unlocked@plt>:
   10bf0:	add	ip, pc, #0, 12
   10bf4:	add	ip, ip, #86016	; 0x15000
   10bf8:	ldr	pc, [ip, #1088]!	; 0x440

00010bfc <dcgettext@plt>:
   10bfc:	add	ip, pc, #0, 12
   10c00:	add	ip, ip, #86016	; 0x15000
   10c04:	ldr	pc, [ip, #1080]!	; 0x438

00010c08 <realloc@plt>:
   10c08:	add	ip, pc, #0, 12
   10c0c:	add	ip, ip, #86016	; 0x15000
   10c10:	ldr	pc, [ip, #1072]!	; 0x430

00010c14 <textdomain@plt>:
   10c14:	add	ip, pc, #0, 12
   10c18:	add	ip, ip, #86016	; 0x15000
   10c1c:	ldr	pc, [ip, #1064]!	; 0x428

00010c20 <iswprint@plt>:
   10c20:	add	ip, pc, #0, 12
   10c24:	add	ip, ip, #86016	; 0x15000
   10c28:	ldr	pc, [ip, #1056]!	; 0x420

00010c2c <fwrite@plt>:
   10c2c:	add	ip, pc, #0, 12
   10c30:	add	ip, ip, #86016	; 0x15000
   10c34:	ldr	pc, [ip, #1048]!	; 0x418

00010c38 <lseek64@plt>:
   10c38:	add	ip, pc, #0, 12
   10c3c:	add	ip, ip, #86016	; 0x15000
   10c40:	ldr	pc, [ip, #1040]!	; 0x410

00010c44 <__ctype_get_mb_cur_max@plt>:
   10c44:	add	ip, pc, #0, 12
   10c48:	add	ip, ip, #86016	; 0x15000
   10c4c:	ldr	pc, [ip, #1032]!	; 0x408

00010c50 <__fpending@plt>:
   10c50:	add	ip, pc, #0, 12
   10c54:	add	ip, ip, #86016	; 0x15000
   10c58:	ldr	pc, [ip, #1024]!	; 0x400

00010c5c <mbrtowc@plt>:
   10c5c:	add	ip, pc, #0, 12
   10c60:	add	ip, ip, #86016	; 0x15000
   10c64:	ldr	pc, [ip, #1016]!	; 0x3f8

00010c68 <error@plt>:
   10c68:	add	ip, pc, #0, 12
   10c6c:	add	ip, ip, #86016	; 0x15000
   10c70:	ldr	pc, [ip, #1008]!	; 0x3f0

00010c74 <malloc@plt>:
   10c74:	add	ip, pc, #0, 12
   10c78:	add	ip, ip, #86016	; 0x15000
   10c7c:	ldr	pc, [ip, #1000]!	; 0x3e8

00010c80 <__libc_start_main@plt>:
   10c80:	add	ip, pc, #0, 12
   10c84:	add	ip, ip, #86016	; 0x15000
   10c88:	ldr	pc, [ip, #992]!	; 0x3e0

00010c8c <__freading@plt>:
   10c8c:	add	ip, pc, #0, 12
   10c90:	add	ip, ip, #86016	; 0x15000
   10c94:	ldr	pc, [ip, #984]!	; 0x3d8

00010c98 <__gmon_start__@plt>:
   10c98:	add	ip, pc, #0, 12
   10c9c:	add	ip, ip, #86016	; 0x15000
   10ca0:	ldr	pc, [ip, #976]!	; 0x3d0

00010ca4 <getopt_long@plt>:
   10ca4:	add	ip, pc, #0, 12
   10ca8:	add	ip, ip, #86016	; 0x15000
   10cac:	ldr	pc, [ip, #968]!	; 0x3c8

00010cb0 <__ctype_b_loc@plt>:
   10cb0:	add	ip, pc, #0, 12
   10cb4:	add	ip, ip, #86016	; 0x15000
   10cb8:	ldr	pc, [ip, #960]!	; 0x3c0

00010cbc <exit@plt>:
   10cbc:	add	ip, pc, #0, 12
   10cc0:	add	ip, ip, #86016	; 0x15000
   10cc4:	ldr	pc, [ip, #952]!	; 0x3b8

00010cc8 <strlen@plt>:
   10cc8:	add	ip, pc, #0, 12
   10ccc:	add	ip, ip, #86016	; 0x15000
   10cd0:	ldr	pc, [ip, #944]!	; 0x3b0

00010cd4 <strchr@plt>:
   10cd4:	add	ip, pc, #0, 12
   10cd8:	add	ip, ip, #86016	; 0x15000
   10cdc:	ldr	pc, [ip, #936]!	; 0x3a8

00010ce0 <__errno_location@plt>:
   10ce0:	add	ip, pc, #0, 12
   10ce4:	add	ip, ip, #86016	; 0x15000
   10ce8:	ldr	pc, [ip, #928]!	; 0x3a0

00010cec <__cxa_atexit@plt>:
   10cec:	add	ip, pc, #0, 12
   10cf0:	add	ip, ip, #86016	; 0x15000
   10cf4:	ldr	pc, [ip, #920]!	; 0x398

00010cf8 <memset@plt>:
   10cf8:	add	ip, pc, #0, 12
   10cfc:	add	ip, ip, #86016	; 0x15000
   10d00:	ldr	pc, [ip, #912]!	; 0x390

00010d04 <__printf_chk@plt>:
   10d04:	add	ip, pc, #0, 12
   10d08:	add	ip, ip, #86016	; 0x15000
   10d0c:	ldr	pc, [ip, #904]!	; 0x388

00010d10 <fileno@plt>:
   10d10:	add	ip, pc, #0, 12
   10d14:	add	ip, ip, #86016	; 0x15000
   10d18:	ldr	pc, [ip, #896]!	; 0x380

00010d1c <__fprintf_chk@plt>:
   10d1c:	add	ip, pc, #0, 12
   10d20:	add	ip, ip, #86016	; 0x15000
   10d24:	ldr	pc, [ip, #888]!	; 0x378

00010d28 <fclose@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #86016	; 0x15000
   10d30:	ldr	pc, [ip, #880]!	; 0x370

00010d34 <fseeko64@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #86016	; 0x15000
   10d3c:	ldr	pc, [ip, #872]!	; 0x368

00010d40 <setlocale@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #86016	; 0x15000
   10d48:	ldr	pc, [ip, #864]!	; 0x360

00010d4c <strrchr@plt>:
   10d4c:	add	ip, pc, #0, 12
   10d50:	add	ip, ip, #86016	; 0x15000
   10d54:	ldr	pc, [ip, #856]!	; 0x358

00010d58 <nl_langinfo@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #86016	; 0x15000
   10d60:	ldr	pc, [ip, #848]!	; 0x350

00010d64 <bindtextdomain@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #86016	; 0x15000
   10d6c:	ldr	pc, [ip, #840]!	; 0x348

00010d70 <strncmp@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #86016	; 0x15000
   10d78:	ldr	pc, [ip, #832]!	; 0x340

00010d7c <abort@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #86016	; 0x15000
   10d84:	ldr	pc, [ip, #824]!	; 0x338

00010d88 <__lxstat64@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #86016	; 0x15000
   10d90:	ldr	pc, [ip, #816]!	; 0x330

00010d94 <strspn@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #86016	; 0x15000
   10d9c:	ldr	pc, [ip, #808]!	; 0x328

Disassembly of section .text:

00010da0 <.text>:
   10da0:	mov	fp, #0
   10da4:	mov	lr, #0
   10da8:	pop	{r1}		; (ldr r1, [sp], #4)
   10dac:	mov	r2, sp
   10db0:	push	{r2}		; (str r2, [sp, #-4]!)
   10db4:	push	{r0}		; (str r0, [sp, #-4]!)
   10db8:	ldr	ip, [pc, #16]	; 10dd0 <strspn@plt+0x3c>
   10dbc:	push	{ip}		; (str ip, [sp, #-4]!)
   10dc0:	ldr	r0, [pc, #12]	; 10dd4 <strspn@plt+0x40>
   10dc4:	ldr	r3, [pc, #12]	; 10dd8 <strspn@plt+0x44>
   10dc8:	bl	10c80 <__libc_start_main@plt>
   10dcc:	bl	10d7c <abort@plt>
   10dd0:	ldrdeq	r4, [r1], -r8
   10dd4:	ldrdeq	r1, [r1], -r4
   10dd8:	andeq	r4, r1, r8, ror sl
   10ddc:	ldr	r3, [pc, #20]	; 10df8 <strspn@plt+0x64>
   10de0:	ldr	r2, [pc, #20]	; 10dfc <strspn@plt+0x68>
   10de4:	add	r3, pc, r3
   10de8:	ldr	r2, [r3, r2]
   10dec:	cmp	r2, #0
   10df0:	bxeq	lr
   10df4:	b	10c98 <__gmon_start__@plt>
   10df8:	andeq	r5, r1, r4, lsl r2
   10dfc:	andeq	r0, r0, r8, asr #1
   10e00:	ldr	r3, [pc, #28]	; 10e24 <strspn@plt+0x90>
   10e04:	ldr	r0, [pc, #28]	; 10e28 <strspn@plt+0x94>
   10e08:	sub	r3, r3, r0
   10e0c:	cmp	r3, #6
   10e10:	bxls	lr
   10e14:	ldr	r3, [pc, #16]	; 10e2c <strspn@plt+0x98>
   10e18:	cmp	r3, #0
   10e1c:	bxeq	lr
   10e20:	bx	r3
   10e24:	andeq	r6, r2, pc, lsl r1
   10e28:	andeq	r6, r2, ip, lsl r1
   10e2c:	andeq	r0, r0, r0
   10e30:	ldr	r1, [pc, #36]	; 10e5c <strspn@plt+0xc8>
   10e34:	ldr	r0, [pc, #36]	; 10e60 <strspn@plt+0xcc>
   10e38:	sub	r1, r1, r0
   10e3c:	asr	r1, r1, #2
   10e40:	add	r1, r1, r1, lsr #31
   10e44:	asrs	r1, r1, #1
   10e48:	bxeq	lr
   10e4c:	ldr	r3, [pc, #16]	; 10e64 <strspn@plt+0xd0>
   10e50:	cmp	r3, #0
   10e54:	bxeq	lr
   10e58:	bx	r3
   10e5c:	andeq	r6, r2, ip, lsl r1
   10e60:	andeq	r6, r2, ip, lsl r1
   10e64:	andeq	r0, r0, r0
   10e68:	push	{r4, lr}
   10e6c:	ldr	r4, [pc, #24]	; 10e8c <strspn@plt+0xf8>
   10e70:	ldrb	r3, [r4]
   10e74:	cmp	r3, #0
   10e78:	popne	{r4, pc}
   10e7c:	bl	10e00 <strspn@plt+0x6c>
   10e80:	mov	r3, #1
   10e84:	strb	r3, [r4]
   10e88:	pop	{r4, pc}
   10e8c:	andeq	r6, r2, r8, lsr r1
   10e90:	ldr	r0, [pc, #40]	; 10ec0 <strspn@plt+0x12c>
   10e94:	ldr	r3, [r0]
   10e98:	cmp	r3, #0
   10e9c:	bne	10ea4 <strspn@plt+0x110>
   10ea0:	b	10e30 <strspn@plt+0x9c>
   10ea4:	ldr	r3, [pc, #24]	; 10ec4 <strspn@plt+0x130>
   10ea8:	cmp	r3, #0
   10eac:	beq	10ea0 <strspn@plt+0x10c>
   10eb0:	push	{r4, lr}
   10eb4:	blx	r3
   10eb8:	pop	{r4, lr}
   10ebc:	b	10e30 <strspn@plt+0x9c>
   10ec0:	andeq	r5, r2, r4, lsl pc
   10ec4:	andeq	r0, r0, r0
   10ec8:	push	{lr}		; (str lr, [sp, #-4]!)
   10ecc:	sub	sp, sp, #60	; 0x3c
   10ed0:	subs	r6, r0, #0
   10ed4:	beq	10f10 <strspn@plt+0x17c>
   10ed8:	ldr	r3, [pc, #680]	; 11188 <strspn@plt+0x3f4>
   10edc:	ldr	r4, [r3]
   10ee0:	mov	r2, #5
   10ee4:	ldr	r1, [pc, #672]	; 1118c <strspn@plt+0x3f8>
   10ee8:	mov	r0, #0
   10eec:	bl	10bfc <dcgettext@plt>
   10ef0:	ldr	r3, [pc, #664]	; 11190 <strspn@plt+0x3fc>
   10ef4:	ldr	r3, [r3]
   10ef8:	mov	r2, r0
   10efc:	mov	r1, #1
   10f00:	mov	r0, r4
   10f04:	bl	10d1c <__fprintf_chk@plt>
   10f08:	mov	r0, r6
   10f0c:	bl	10cbc <exit@plt>
   10f10:	mov	r2, #5
   10f14:	ldr	r1, [pc, #632]	; 11194 <strspn@plt+0x400>
   10f18:	mov	r0, #0
   10f1c:	bl	10bfc <dcgettext@plt>
   10f20:	ldr	r3, [pc, #616]	; 11190 <strspn@plt+0x3fc>
   10f24:	ldr	r2, [r3]
   10f28:	mov	r1, r0
   10f2c:	mov	r0, #1
   10f30:	bl	10d04 <__printf_chk@plt>
   10f34:	mov	r2, #5
   10f38:	ldr	r1, [pc, #600]	; 11198 <strspn@plt+0x404>
   10f3c:	mov	r0, #0
   10f40:	bl	10bfc <dcgettext@plt>
   10f44:	ldr	r4, [pc, #592]	; 1119c <strspn@plt+0x408>
   10f48:	ldr	r1, [r4]
   10f4c:	bl	10b78 <fputs_unlocked@plt>
   10f50:	mov	r2, #5
   10f54:	ldr	r1, [pc, #580]	; 111a0 <strspn@plt+0x40c>
   10f58:	mov	r0, #0
   10f5c:	bl	10bfc <dcgettext@plt>
   10f60:	ldr	r1, [r4]
   10f64:	bl	10b78 <fputs_unlocked@plt>
   10f68:	mov	r2, #5
   10f6c:	ldr	r1, [pc, #560]	; 111a4 <strspn@plt+0x410>
   10f70:	mov	r0, #0
   10f74:	bl	10bfc <dcgettext@plt>
   10f78:	ldr	r1, [r4]
   10f7c:	bl	10b78 <fputs_unlocked@plt>
   10f80:	mov	ip, sp
   10f84:	ldr	lr, [pc, #540]	; 111a8 <strspn@plt+0x414>
   10f88:	ldm	lr!, {r0, r1, r2, r3}
   10f8c:	stmia	ip!, {r0, r1, r2, r3}
   10f90:	ldm	lr!, {r0, r1, r2, r3}
   10f94:	stmia	ip!, {r0, r1, r2, r3}
   10f98:	ldm	lr!, {r0, r1, r2, r3}
   10f9c:	stmia	ip!, {r0, r1, r2, r3}
   10fa0:	ldm	lr, {r0, r1}
   10fa4:	stm	ip, {r0, r1}
   10fa8:	ldr	r1, [sp]
   10fac:	cmp	r1, #0
   10fb0:	moveq	r4, sp
   10fb4:	beq	10fdc <strspn@plt+0x248>
   10fb8:	mov	r4, sp
   10fbc:	ldr	r5, [pc, #488]	; 111ac <strspn@plt+0x418>
   10fc0:	mov	r0, r5
   10fc4:	bl	10b90 <strcmp@plt>
   10fc8:	cmp	r0, #0
   10fcc:	beq	10fdc <strspn@plt+0x248>
   10fd0:	ldr	r1, [r4, #8]!
   10fd4:	cmp	r1, #0
   10fd8:	bne	10fc0 <strspn@plt+0x22c>
   10fdc:	ldr	r4, [r4, #4]
   10fe0:	cmp	r4, #0
   10fe4:	beq	110f8 <strspn@plt+0x364>
   10fe8:	mov	r2, #5
   10fec:	ldr	r1, [pc, #444]	; 111b0 <strspn@plt+0x41c>
   10ff0:	mov	r0, #0
   10ff4:	bl	10bfc <dcgettext@plt>
   10ff8:	ldr	r3, [pc, #436]	; 111b4 <strspn@plt+0x420>
   10ffc:	ldr	r2, [pc, #436]	; 111b8 <strspn@plt+0x424>
   11000:	mov	r1, r0
   11004:	mov	r0, #1
   11008:	bl	10d04 <__printf_chk@plt>
   1100c:	mov	r1, #0
   11010:	mov	r0, #5
   11014:	bl	10d40 <setlocale@plt>
   11018:	cmp	r0, #0
   1101c:	beq	11034 <strspn@plt+0x2a0>
   11020:	mov	r2, #3
   11024:	ldr	r1, [pc, #400]	; 111bc <strspn@plt+0x428>
   11028:	bl	10d70 <strncmp@plt>
   1102c:	cmp	r0, #0
   11030:	bne	11094 <strspn@plt+0x300>
   11034:	mov	r2, #5
   11038:	ldr	r1, [pc, #384]	; 111c0 <strspn@plt+0x42c>
   1103c:	mov	r0, #0
   11040:	bl	10bfc <dcgettext@plt>
   11044:	ldr	r5, [pc, #352]	; 111ac <strspn@plt+0x418>
   11048:	mov	r3, r5
   1104c:	ldr	r2, [pc, #352]	; 111b4 <strspn@plt+0x420>
   11050:	mov	r1, r0
   11054:	mov	r0, #1
   11058:	bl	10d04 <__printf_chk@plt>
   1105c:	mov	r2, #5
   11060:	ldr	r1, [pc, #348]	; 111c4 <strspn@plt+0x430>
   11064:	mov	r0, #0
   11068:	bl	10bfc <dcgettext@plt>
   1106c:	mov	r1, r0
   11070:	ldr	r2, [pc, #336]	; 111c8 <strspn@plt+0x434>
   11074:	ldr	r3, [pc, #336]	; 111cc <strspn@plt+0x438>
   11078:	cmp	r4, r5
   1107c:	movne	r3, r2
   11080:	mov	r2, r4
   11084:	mov	r0, #1
   11088:	bl	10d04 <__printf_chk@plt>
   1108c:	b	10f08 <strspn@plt+0x174>
   11090:	ldr	r4, [pc, #276]	; 111ac <strspn@plt+0x418>
   11094:	mov	r2, #5
   11098:	ldr	r1, [pc, #304]	; 111d0 <strspn@plt+0x43c>
   1109c:	mov	r0, #0
   110a0:	bl	10bfc <dcgettext@plt>
   110a4:	ldr	r3, [pc, #240]	; 1119c <strspn@plt+0x408>
   110a8:	ldr	r1, [r3]
   110ac:	bl	10b78 <fputs_unlocked@plt>
   110b0:	b	11034 <strspn@plt+0x2a0>
   110b4:	mov	r2, #5
   110b8:	ldr	r1, [pc, #256]	; 111c0 <strspn@plt+0x42c>
   110bc:	mov	r0, #0
   110c0:	bl	10bfc <dcgettext@plt>
   110c4:	ldr	r4, [pc, #224]	; 111ac <strspn@plt+0x418>
   110c8:	mov	r3, r4
   110cc:	ldr	r2, [pc, #224]	; 111b4 <strspn@plt+0x420>
   110d0:	mov	r1, r0
   110d4:	mov	r0, #1
   110d8:	bl	10d04 <__printf_chk@plt>
   110dc:	mov	r2, #5
   110e0:	ldr	r1, [pc, #220]	; 111c4 <strspn@plt+0x430>
   110e4:	mov	r0, #0
   110e8:	bl	10bfc <dcgettext@plt>
   110ec:	mov	r1, r0
   110f0:	ldr	r3, [pc, #212]	; 111cc <strspn@plt+0x438>
   110f4:	b	11080 <strspn@plt+0x2ec>
   110f8:	mov	r2, #5
   110fc:	ldr	r1, [pc, #172]	; 111b0 <strspn@plt+0x41c>
   11100:	mov	r0, #0
   11104:	bl	10bfc <dcgettext@plt>
   11108:	ldr	r3, [pc, #164]	; 111b4 <strspn@plt+0x420>
   1110c:	ldr	r2, [pc, #164]	; 111b8 <strspn@plt+0x424>
   11110:	mov	r1, r0
   11114:	mov	r0, #1
   11118:	bl	10d04 <__printf_chk@plt>
   1111c:	mov	r1, #0
   11120:	mov	r0, #5
   11124:	bl	10d40 <setlocale@plt>
   11128:	cmp	r0, #0
   1112c:	beq	110b4 <strspn@plt+0x320>
   11130:	mov	r2, #3
   11134:	ldr	r1, [pc, #128]	; 111bc <strspn@plt+0x428>
   11138:	bl	10d70 <strncmp@plt>
   1113c:	cmp	r0, #0
   11140:	bne	11090 <strspn@plt+0x2fc>
   11144:	mov	r2, #5
   11148:	ldr	r1, [pc, #112]	; 111c0 <strspn@plt+0x42c>
   1114c:	mov	r0, #0
   11150:	bl	10bfc <dcgettext@plt>
   11154:	ldr	r4, [pc, #80]	; 111ac <strspn@plt+0x418>
   11158:	mov	r3, r4
   1115c:	ldr	r2, [pc, #80]	; 111b4 <strspn@plt+0x420>
   11160:	mov	r1, r0
   11164:	mov	r0, #1
   11168:	bl	10d04 <__printf_chk@plt>
   1116c:	mov	r2, #5
   11170:	ldr	r1, [pc, #76]	; 111c4 <strspn@plt+0x430>
   11174:	mov	r0, #0
   11178:	bl	10bfc <dcgettext@plt>
   1117c:	mov	r1, r0
   11180:	ldr	r3, [pc, #68]	; 111cc <strspn@plt+0x438>
   11184:	b	11080 <strspn@plt+0x2ec>
   11188:	andeq	r6, r2, r0, lsr r1
   1118c:	andeq	r4, r1, r0, lsl #23
   11190:	andeq	r6, r2, ip, asr #2
   11194:	andeq	r4, r1, r8, lsr #23
   11198:	andeq	r4, r1, r8, asr #23
   1119c:	andeq	r6, r2, r4, lsr r1
   111a0:	andeq	r4, r1, ip, lsr #25
   111a4:	ldrdeq	r4, [r1], -ip
   111a8:	andeq	r4, r1, r0, lsl #22
   111ac:	andeq	r4, r1, r8, ror fp
   111b0:	andeq	r4, r1, r4, lsl sp
   111b4:	andeq	r4, r1, ip, lsr #26
   111b8:	andeq	r4, r1, r4, asr sp
   111bc:	andeq	r4, r1, r4, ror #26
   111c0:			; <UNDEFINED> instruction: 0x00014db0
   111c4:	andeq	r4, r1, ip, asr #27
   111c8:	ldrdeq	r4, [r1], -r8
   111cc:			; <UNDEFINED> instruction: 0x00014fb8
   111d0:	andeq	r4, r1, r8, ror #26
   111d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   111d8:	sub	sp, sp, #156	; 0x9c
   111dc:	str	r0, [sp, #20]
   111e0:	mov	r9, r1
   111e4:	ldr	r0, [r1]
   111e8:	bl	11a74 <strspn@plt+0xce0>
   111ec:	ldr	r1, [pc, #1672]	; 1187c <strspn@plt+0xae8>
   111f0:	mov	r0, #6
   111f4:	bl	10d40 <setlocale@plt>
   111f8:	ldr	r4, [pc, #1664]	; 11880 <strspn@plt+0xaec>
   111fc:	ldr	r1, [pc, #1664]	; 11884 <strspn@plt+0xaf0>
   11200:	mov	r0, r4
   11204:	bl	10d64 <bindtextdomain@plt>
   11208:	mov	r0, r4
   1120c:	bl	10c14 <textdomain@plt>
   11210:	ldr	r0, [pc, #1648]	; 11888 <strspn@plt+0xaf4>
   11214:	bl	14adc <strspn@plt+0x3d48>
   11218:	mov	sl, #0
   1121c:	str	sl, [sp, #24]
   11220:	ldr	r7, [pc, #1636]	; 1188c <strspn@plt+0xaf8>
   11224:	ldr	r6, [pc, #1636]	; 11890 <strspn@plt+0xafc>
   11228:	mov	r5, sl
   1122c:	mov	r4, #1
   11230:	mov	r8, r4
   11234:	str	r5, [sp]
   11238:	mov	r3, r7
   1123c:	mov	r2, r6
   11240:	mov	r1, r9
   11244:	ldr	r0, [sp, #20]
   11248:	bl	10ca4 <getopt_long@plt>
   1124c:	cmn	r0, #1
   11250:	beq	112f0 <strspn@plt+0x55c>
   11254:	cmp	r0, #80	; 0x50
   11258:	beq	112e8 <strspn@plt+0x554>
   1125c:	bgt	11278 <strspn@plt+0x4e4>
   11260:	cmn	r0, #3
   11264:	beq	1129c <strspn@plt+0x508>
   11268:	cmn	r0, #2
   1126c:	bne	112e0 <strspn@plt+0x54c>
   11270:	mov	r0, #0
   11274:	bl	10ec8 <strspn@plt+0x134>
   11278:	cmp	r0, #112	; 0x70
   1127c:	beq	11294 <strspn@plt+0x500>
   11280:	cmp	r0, #256	; 0x100
   11284:	bne	112e0 <strspn@plt+0x54c>
   11288:	mov	sl, r4
   1128c:	str	r8, [sp, #24]
   11290:	b	11234 <strspn@plt+0x4a0>
   11294:	str	r4, [sp, #24]
   11298:	b	11234 <strspn@plt+0x4a0>
   1129c:	mov	r4, #0
   112a0:	str	r4, [sp, #12]
   112a4:	ldr	r3, [pc, #1512]	; 11894 <strspn@plt+0xb00>
   112a8:	str	r3, [sp, #8]
   112ac:	ldr	r3, [pc, #1508]	; 11898 <strspn@plt+0xb04>
   112b0:	str	r3, [sp, #4]
   112b4:	ldr	r3, [pc, #1504]	; 1189c <strspn@plt+0xb08>
   112b8:	str	r3, [sp]
   112bc:	ldr	r3, [pc, #1500]	; 118a0 <strspn@plt+0xb0c>
   112c0:	ldr	r3, [r3]
   112c4:	ldr	r2, [pc, #1496]	; 118a4 <strspn@plt+0xb10>
   112c8:	ldr	r1, [pc, #1496]	; 118a8 <strspn@plt+0xb14>
   112cc:	ldr	r0, [pc, #1496]	; 118ac <strspn@plt+0xb18>
   112d0:	ldr	r0, [r0]
   112d4:	bl	13a90 <strspn@plt+0x2cfc>
   112d8:	mov	r0, r4
   112dc:	bl	10cbc <exit@plt>
   112e0:	mov	r0, #1
   112e4:	bl	10ec8 <strspn@plt+0x134>
   112e8:	mov	sl, r4
   112ec:	b	11234 <strspn@plt+0x4a0>
   112f0:	ldr	r3, [pc, #1464]	; 118b0 <strspn@plt+0xb1c>
   112f4:	ldr	r3, [r3]
   112f8:	ldr	r2, [sp, #20]
   112fc:	cmp	r2, r3
   11300:	beq	11330 <strspn@plt+0x59c>
   11304:	ldr	r3, [sp, #24]
   11308:	cmp	r3, #0
   1130c:	movne	r3, #14
   11310:	moveq	r3, #0
   11314:	str	r3, [sp, #44]	; 0x2c
   11318:	mov	r3, #1
   1131c:	str	r3, [sp, #32]
   11320:	ldr	fp, [pc, #1416]	; 118b0 <strspn@plt+0xb1c>
   11324:	str	sl, [sp, #36]	; 0x24
   11328:	str	r9, [sp, #40]	; 0x28
   1132c:	b	113b0 <strspn@plt+0x61c>
   11330:	mov	r2, #5
   11334:	ldr	r1, [pc, #1400]	; 118b4 <strspn@plt+0xb20>
   11338:	mov	r0, #0
   1133c:	bl	10bfc <dcgettext@plt>
   11340:	mov	r2, r0
   11344:	mov	r1, #0
   11348:	mov	r0, r1
   1134c:	bl	10c68 <error@plt>
   11350:	mov	r0, #1
   11354:	bl	10ec8 <strspn@plt+0x134>
   11358:	mov	r2, #5
   1135c:	ldr	r1, [pc, #1364]	; 118b8 <strspn@plt+0xb24>
   11360:	mov	r0, #0
   11364:	bl	10bfc <dcgettext@plt>
   11368:	mov	r4, r0
   1136c:	mov	r1, r6
   11370:	mov	r0, #4
   11374:	bl	13390 <strspn@plt+0x25fc>
   11378:	mov	r3, r0
   1137c:	mov	r2, r4
   11380:	mov	r1, #0
   11384:	mov	r0, r1
   11388:	bl	10c68 <error@plt>
   1138c:	mov	r3, #0
   11390:	str	r3, [sp, #28]
   11394:	ldr	r3, [sp, #32]
   11398:	ldr	r2, [sp, #28]
   1139c:	and	r3, r3, r2
   113a0:	str	r3, [sp, #32]
   113a4:	ldr	r3, [fp]
   113a8:	add	r3, r3, #1
   113ac:	str	r3, [fp]
   113b0:	ldr	r3, [fp]
   113b4:	ldr	r2, [sp, #20]
   113b8:	cmp	r2, r3
   113bc:	ble	1186c <strspn@plt+0xad8>
   113c0:	ldr	r2, [sp, #40]	; 0x28
   113c4:	ldr	r6, [r2, r3, lsl #2]
   113c8:	mov	r0, r6
   113cc:	bl	10cc8 <strlen@plt>
   113d0:	mov	r5, r0
   113d4:	ldr	r3, [sp, #36]	; 0x24
   113d8:	cmp	r3, #0
   113dc:	bne	11460 <strspn@plt+0x6cc>
   113e0:	clz	r4, r5
   113e4:	lsr	r4, r4, #5
   113e8:	ldr	r3, [sp, #24]
   113ec:	ldr	r2, [sp, #36]	; 0x24
   113f0:	orr	r3, r3, r2
   113f4:	ands	r3, r4, r3
   113f8:	str	r3, [sp, #28]
   113fc:	bne	11494 <strspn@plt+0x700>
   11400:	ldr	r3, [sp, #24]
   11404:	cmp	r3, #0
   11408:	beq	11540 <strspn@plt+0x7ac>
   1140c:	ldr	r1, [pc, #1192]	; 118bc <strspn@plt+0xb28>
   11410:	mov	r0, r6
   11414:	bl	10d94 <strspn@plt>
   11418:	add	r4, r6, r0
   1141c:	ldrb	r3, [r6, r0]
   11420:	cmp	r3, #0
   11424:	bne	114c0 <strspn@plt+0x72c>
   11428:	ldr	r3, [sp, #24]
   1142c:	cmp	r3, #0
   11430:	beq	117a8 <strspn@plt+0xa14>
   11434:	cmp	r5, #255	; 0xff
   11438:	bhi	11608 <strspn@plt+0x874>
   1143c:	ldr	r3, [sp, #24]
   11440:	cmp	r3, #0
   11444:	moveq	r3, #1
   11448:	streq	r3, [sp, #28]
   1144c:	beq	11394 <strspn@plt+0x600>
   11450:	ldr	r8, [sp, #44]	; 0x2c
   11454:	mov	r4, r6
   11458:	mov	r9, #14
   1145c:	b	116cc <strspn@plt+0x938>
   11460:	mov	r0, r6
   11464:	mov	r4, #45	; 0x2d
   11468:	mov	r1, r4
   1146c:	bl	10cd4 <strchr@plt>
   11470:	cmp	r0, #0
   11474:	beq	113e0 <strspn@plt+0x64c>
   11478:	cmp	r6, r0
   1147c:	beq	11358 <strspn@plt+0x5c4>
   11480:	ldrb	r3, [r0, #-1]
   11484:	cmp	r3, #47	; 0x2f
   11488:	beq	11358 <strspn@plt+0x5c4>
   1148c:	add	r0, r0, #1
   11490:	b	11468 <strspn@plt+0x6d4>
   11494:	mov	r2, #5
   11498:	ldr	r1, [pc, #1056]	; 118c0 <strspn@plt+0xb2c>
   1149c:	mov	r0, #0
   114a0:	bl	10bfc <dcgettext@plt>
   114a4:	mov	r2, r0
   114a8:	mov	r1, #0
   114ac:	mov	r0, r1
   114b0:	bl	10c68 <error@plt>
   114b4:	mov	r3, #0
   114b8:	str	r3, [sp, #28]
   114bc:	b	11394 <strspn@plt+0x600>
   114c0:	mov	r7, #0
   114c4:	str	r7, [sp, #48]	; 0x30
   114c8:	str	r7, [sp, #52]	; 0x34
   114cc:	add	r2, sp, #48	; 0x30
   114d0:	sub	r1, r5, r0
   114d4:	mov	r0, r4
   114d8:	bl	119f4 <strspn@plt+0xc60>
   114dc:	mov	r5, r0
   114e0:	mov	r2, #5
   114e4:	ldr	r1, [pc, #984]	; 118c4 <strspn@plt+0xb30>
   114e8:	mov	r0, r7
   114ec:	bl	10bfc <dcgettext@plt>
   114f0:	mov	r7, r0
   114f4:	cmp	r5, #16
   114f8:	movls	r3, r5
   114fc:	movhi	r3, #1
   11500:	mov	r2, r4
   11504:	mov	r1, #8
   11508:	mov	r0, #1
   1150c:	bl	13358 <strspn@plt+0x25c4>
   11510:	mov	r4, r0
   11514:	mov	r2, r6
   11518:	mov	r1, #4
   1151c:	mov	r0, #0
   11520:	bl	13324 <strspn@plt+0x2590>
   11524:	str	r0, [sp]
   11528:	mov	r3, r4
   1152c:	mov	r2, r7
   11530:	mov	r1, #0
   11534:	mov	r0, r1
   11538:	bl	10c68 <error@plt>
   1153c:	b	11394 <strspn@plt+0x600>
   11540:	add	r2, sp, #48	; 0x30
   11544:	mov	r1, r6
   11548:	mov	r0, #3
   1154c:	bl	10d88 <__lxstat64@plt>
   11550:	cmp	r0, #0
   11554:	beq	115a0 <strspn@plt+0x80c>
   11558:	bl	10ce0 <__errno_location@plt>
   1155c:	ldr	r7, [r0]
   11560:	cmp	r7, #2
   11564:	orrne	r4, r4, #1
   11568:	cmp	r4, #0
   1156c:	beq	115a4 <strspn@plt+0x810>
   11570:	mov	r2, r6
   11574:	mov	r1, #3
   11578:	mov	r0, #0
   1157c:	bl	1345c <strspn@plt+0x26c8>
   11580:	mov	r3, r0
   11584:	ldr	r2, [pc, #828]	; 118c8 <strspn@plt+0xb34>
   11588:	mov	r1, r7
   1158c:	mov	r0, #0
   11590:	bl	10c68 <error@plt>
   11594:	ldr	r3, [sp, #24]
   11598:	str	r3, [sp, #28]
   1159c:	b	11394 <strspn@plt+0x600>
   115a0:	mov	r4, #1
   115a4:	eor	r3, r4, #1
   115a8:	cmp	r5, #255	; 0xff
   115ac:	movls	r3, #0
   115b0:	andhi	r3, r3, #1
   115b4:	cmp	r3, #0
   115b8:	bne	117b4 <strspn@plt+0xa20>
   115bc:	ldr	r3, [sp, #24]
   115c0:	orr	r4, r3, r4
   115c4:	ands	r4, r4, #255	; 0xff
   115c8:	strne	r4, [sp, #28]
   115cc:	bne	11394 <strspn@plt+0x600>
   115d0:	b	11808 <strspn@plt+0xa74>
   115d4:	ldr	r7, [r7]
   115d8:	cmp	r7, #0
   115dc:	beq	117ec <strspn@plt+0xa58>
   115e0:	mov	r2, #5
   115e4:	ldr	r1, [pc, #736]	; 118cc <strspn@plt+0xb38>
   115e8:	mov	r0, #0
   115ec:	bl	10bfc <dcgettext@plt>
   115f0:	mov	r3, r8
   115f4:	mov	r2, r0
   115f8:	mov	r1, r7
   115fc:	mov	r0, #0
   11600:	bl	10c68 <error@plt>
   11604:	b	11394 <strspn@plt+0x600>
   11608:	mov	r7, #256	; 0x100
   1160c:	mov	r2, #5
   11610:	ldr	r1, [pc, #696]	; 118d0 <strspn@plt+0xb3c>
   11614:	mov	r0, #0
   11618:	bl	10bfc <dcgettext@plt>
   1161c:	mov	r4, r0
   11620:	mov	r1, r6
   11624:	mov	r0, #4
   11628:	bl	13390 <strspn@plt+0x25fc>
   1162c:	str	r0, [sp, #4]
   11630:	str	r5, [sp]
   11634:	sub	r3, r7, #1
   11638:	mov	r2, r4
   1163c:	mov	r1, #0
   11640:	mov	r0, r1
   11644:	bl	10c68 <error@plt>
   11648:	b	11394 <strspn@plt+0x600>
   1164c:	mov	r6, #0
   11650:	strb	r6, [r4]
   11654:	ldr	r7, [r7]
   11658:	mov	r2, sl
   1165c:	mov	r1, #3
   11660:	mov	r0, r6
   11664:	bl	1345c <strspn@plt+0x26c8>
   11668:	mov	r3, r0
   1166c:	ldr	r2, [pc, #596]	; 118c8 <strspn@plt+0xb34>
   11670:	mov	r1, r7
   11674:	mov	r0, r6
   11678:	bl	10c68 <error@plt>
   1167c:	strb	r5, [r4]
   11680:	b	11394 <strspn@plt+0x600>
   11684:	mov	r9, r8
   11688:	ldrb	r5, [r4, #1]
   1168c:	cmp	r5, #47	; 0x2f
   11690:	cmpne	r5, #0
   11694:	addeq	sl, r4, #1
   11698:	moveq	r7, #1
   1169c:	beq	116c0 <strspn@plt+0x92c>
   116a0:	add	r3, r4, #2
   116a4:	mov	r7, #1
   116a8:	add	r7, r7, #1
   116ac:	mov	sl, r3
   116b0:	ldrb	r5, [r3], #1
   116b4:	cmp	r5, #47	; 0x2f
   116b8:	cmpne	r5, #0
   116bc:	bne	116a8 <strspn@plt+0x914>
   116c0:	cmp	r9, r7
   116c4:	bcc	11754 <strspn@plt+0x9c0>
   116c8:	mov	r4, sl
   116cc:	ldrb	r5, [r4]
   116d0:	cmp	r5, #47	; 0x2f
   116d4:	bne	116e4 <strspn@plt+0x950>
   116d8:	ldrb	r5, [r4, #1]!
   116dc:	cmp	r5, #47	; 0x2f
   116e0:	beq	116d8 <strspn@plt+0x944>
   116e4:	cmp	r5, #0
   116e8:	beq	1179c <strspn@plt+0xa08>
   116ec:	cmp	r8, #0
   116f0:	bne	11684 <strspn@plt+0x8f0>
   116f4:	ldr	sl, [pc, #472]	; 118d4 <strspn@plt+0xb40>
   116f8:	cmp	r6, r4
   116fc:	movne	sl, r6
   11700:	bl	10ce0 <__errno_location@plt>
   11704:	mov	r7, r0
   11708:	mov	r3, #0
   1170c:	str	r3, [r0]
   11710:	strb	r3, [r4]
   11714:	mov	r1, #3
   11718:	mov	r0, sl
   1171c:	bl	10b9c <pathconf@plt>
   11720:	strb	r5, [r4]
   11724:	cmp	r0, #0
   11728:	movge	r9, r0
   1172c:	bge	11688 <strspn@plt+0x8f4>
   11730:	ldr	r3, [r7]
   11734:	cmp	r3, #0
   11738:	beq	1174c <strspn@plt+0x9b8>
   1173c:	cmp	r3, #2
   11740:	bne	1164c <strspn@plt+0x8b8>
   11744:	mov	r8, r9
   11748:	b	11688 <strspn@plt+0x8f4>
   1174c:	mvn	r9, #0
   11750:	b	11688 <strspn@plt+0x8f4>
   11754:	mov	r6, #0
   11758:	strb	r6, [sl]
   1175c:	mov	r2, #5
   11760:	ldr	r1, [pc, #368]	; 118d8 <strspn@plt+0xb44>
   11764:	mov	r0, r6
   11768:	bl	10bfc <dcgettext@plt>
   1176c:	mov	r8, r0
   11770:	mov	r0, r4
   11774:	bl	135c4 <strspn@plt+0x2830>
   11778:	str	r0, [sp, #4]
   1177c:	str	r7, [sp]
   11780:	mov	r3, r9
   11784:	mov	r2, r8
   11788:	mov	r1, r6
   1178c:	mov	r0, r6
   11790:	bl	10c68 <error@plt>
   11794:	strb	r5, [sl]
   11798:	b	11394 <strspn@plt+0x600>
   1179c:	mov	r3, #1
   117a0:	str	r3, [sp, #28]
   117a4:	b	11394 <strspn@plt+0x600>
   117a8:	cmp	r5, #255	; 0xff
   117ac:	bls	11808 <strspn@plt+0xa74>
   117b0:	ldr	r4, [sp, #24]
   117b4:	ldrb	r3, [r6]
   117b8:	ldr	r8, [pc, #284]	; 118dc <strspn@plt+0xb48>
   117bc:	ldr	r2, [pc, #272]	; 118d4 <strspn@plt+0xb40>
   117c0:	cmp	r3, #47	; 0x2f
   117c4:	movne	r8, r2
   117c8:	bl	10ce0 <__errno_location@plt>
   117cc:	mov	r7, r0
   117d0:	mov	r3, #0
   117d4:	str	r3, [r0]
   117d8:	mov	r1, #4
   117dc:	mov	r0, r8
   117e0:	bl	10b9c <pathconf@plt>
   117e4:	cmp	r0, #0
   117e8:	blt	115d4 <strspn@plt+0x840>
   117ec:	mov	r7, r0
   117f0:	cmp	r5, r0
   117f4:	bcs	1160c <strspn@plt+0x878>
   117f8:	ldr	r3, [sp, #24]
   117fc:	orr	r4, r3, r4
   11800:	tst	r4, #255	; 0xff
   11804:	bne	1143c <strspn@plt+0x6a8>
   11808:	mov	r3, r6
   1180c:	ldrb	r2, [r3]
   11810:	cmp	r2, #47	; 0x2f
   11814:	bne	11824 <strspn@plt+0xa90>
   11818:	ldrb	r2, [r3, #1]!
   1181c:	cmp	r2, #47	; 0x2f
   11820:	beq	11818 <strspn@plt+0xa84>
   11824:	cmp	r2, #0
   11828:	beq	1143c <strspn@plt+0x6a8>
   1182c:	ldrb	r2, [r3, #1]
   11830:	cmp	r2, #0
   11834:	cmpne	r2, #47	; 0x2f
   11838:	addeq	r3, r3, #1
   1183c:	addne	r2, r3, #2
   11840:	movne	r0, #1
   11844:	beq	1180c <strspn@plt+0xa78>
   11848:	add	r0, r0, #1
   1184c:	mov	r3, r2
   11850:	ldrb	r1, [r2], #1
   11854:	cmp	r1, #47	; 0x2f
   11858:	cmpne	r1, #0
   1185c:	bne	11848 <strspn@plt+0xab4>
   11860:	cmp	r0, #14
   11864:	bls	1180c <strspn@plt+0xa78>
   11868:	b	11450 <strspn@plt+0x6bc>
   1186c:	ldr	r3, [sp, #32]
   11870:	eor	r0, r3, #1
   11874:	add	sp, sp, #156	; 0x9c
   11878:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1187c:	ldrdeq	r4, [r1], -r8
   11880:	andeq	r4, r1, r8, asr sp
   11884:	andeq	r4, r1, r8, lsl #28
   11888:	andeq	r1, r1, r0, lsl #18
   1188c:	andeq	r4, r1, r8, lsr fp
   11890:	andeq	r4, r1, ip, asr #28
   11894:	andeq	r4, r1, r0, lsr #28
   11898:	andeq	r4, r1, r0, lsr lr
   1189c:	andeq	r4, r1, r0, asr #28
   118a0:	ldrdeq	r6, [r2], -r4
   118a4:	andeq	r4, r1, r4, asr sp
   118a8:	andeq	r4, r1, r8, ror fp
   118ac:	andeq	r6, r2, r4, lsr r1
   118b0:	andeq	r6, r2, r8, lsr #2
   118b4:	andeq	r4, r1, r0, asr lr
   118b8:	andeq	r4, r1, r0, ror #28
   118bc:	muleq	r1, ip, lr
   118c0:	andeq	r4, r1, ip, lsl #29
   118c4:	andeq	r4, r1, r0, ror #29
   118c8:	andeq	r5, r1, r8, asr r0
   118cc:	andeq	r4, r1, ip, lsl #30
   118d0:	andeq	r4, r1, r0, asr #30
   118d4:	andeq	r4, r1, r4, lsl #28
   118d8:	andeq	r4, r1, r4, ror pc
   118dc:	andeq	r4, r1, r0, lsl #28
   118e0:	ldr	r3, [pc, #4]	; 118ec <strspn@plt+0xb58>
   118e4:	str	r0, [r3]
   118e8:	bx	lr
   118ec:	andeq	r6, r2, ip, lsr r1
   118f0:	ldr	r3, [pc, #4]	; 118fc <strspn@plt+0xb68>
   118f4:	strb	r0, [r3, #4]
   118f8:	bx	lr
   118fc:	andeq	r6, r2, ip, lsr r1
   11900:	push	{r4, r5, r6, lr}
   11904:	sub	sp, sp, #8
   11908:	ldr	r3, [pc, #200]	; 119d8 <strspn@plt+0xc44>
   1190c:	ldr	r0, [r3]
   11910:	bl	14210 <strspn@plt+0x347c>
   11914:	cmp	r0, #0
   11918:	beq	1193c <strspn@plt+0xba8>
   1191c:	ldr	r3, [pc, #184]	; 119dc <strspn@plt+0xc48>
   11920:	ldrb	r3, [r3, #4]
   11924:	cmp	r3, #0
   11928:	beq	11958 <strspn@plt+0xbc4>
   1192c:	bl	10ce0 <__errno_location@plt>
   11930:	ldr	r3, [r0]
   11934:	cmp	r3, #32
   11938:	bne	11958 <strspn@plt+0xbc4>
   1193c:	ldr	r3, [pc, #156]	; 119e0 <strspn@plt+0xc4c>
   11940:	ldr	r0, [r3]
   11944:	bl	14210 <strspn@plt+0x347c>
   11948:	cmp	r0, #0
   1194c:	bne	119cc <strspn@plt+0xc38>
   11950:	add	sp, sp, #8
   11954:	pop	{r4, r5, r6, pc}
   11958:	mov	r2, #5
   1195c:	ldr	r1, [pc, #128]	; 119e4 <strspn@plt+0xc50>
   11960:	mov	r0, #0
   11964:	bl	10bfc <dcgettext@plt>
   11968:	mov	r4, r0
   1196c:	ldr	r3, [pc, #104]	; 119dc <strspn@plt+0xc48>
   11970:	ldr	r5, [r3]
   11974:	cmp	r5, #0
   11978:	beq	119b0 <strspn@plt+0xc1c>
   1197c:	bl	10ce0 <__errno_location@plt>
   11980:	ldr	r6, [r0]
   11984:	mov	r0, r5
   11988:	bl	1343c <strspn@plt+0x26a8>
   1198c:	str	r4, [sp]
   11990:	mov	r3, r0
   11994:	ldr	r2, [pc, #76]	; 119e8 <strspn@plt+0xc54>
   11998:	mov	r1, r6
   1199c:	mov	r0, #0
   119a0:	bl	10c68 <error@plt>
   119a4:	ldr	r3, [pc, #64]	; 119ec <strspn@plt+0xc58>
   119a8:	ldr	r0, [r3]
   119ac:	bl	10bc0 <_exit@plt>
   119b0:	bl	10ce0 <__errno_location@plt>
   119b4:	mov	r3, r4
   119b8:	ldr	r2, [pc, #48]	; 119f0 <strspn@plt+0xc5c>
   119bc:	ldr	r1, [r0]
   119c0:	mov	r0, #0
   119c4:	bl	10c68 <error@plt>
   119c8:	b	119a4 <strspn@plt+0xc10>
   119cc:	ldr	r3, [pc, #24]	; 119ec <strspn@plt+0xc58>
   119d0:	ldr	r0, [r3]
   119d4:	bl	10bc0 <_exit@plt>
   119d8:	andeq	r6, r2, r4, lsr r1
   119dc:	andeq	r6, r2, ip, lsr r1
   119e0:	andeq	r6, r2, r0, lsr r1
   119e4:	andeq	r5, r1, r8, asr #32
   119e8:	andeq	r5, r1, r4, asr r0
   119ec:	ldrdeq	r6, [r2], -r8
   119f0:	andeq	r5, r1, r8, asr r0
   119f4:	push	{r4, lr}
   119f8:	ldr	r3, [pc, #24]	; 11a18 <strspn@plt+0xc84>
   119fc:	cmp	r2, #0
   11a00:	movne	r3, r2
   11a04:	mov	r2, r1
   11a08:	mov	r1, r0
   11a0c:	mov	r0, #0
   11a10:	bl	11a1c <strspn@plt+0xc88>
   11a14:	pop	{r4, pc}
   11a18:	andeq	r6, r2, r4, asr #2
   11a1c:	push	{r4, r5, r6, r7, lr}
   11a20:	sub	sp, sp, #12
   11a24:	mov	r7, r1
   11a28:	mov	r5, r2
   11a2c:	subs	r6, r0, #0
   11a30:	addeq	r6, sp, #4
   11a34:	mov	r0, r6
   11a38:	bl	10c5c <mbrtowc@plt>
   11a3c:	mov	r4, r0
   11a40:	cmp	r5, #0
   11a44:	cmnne	r0, #3
   11a48:	bhi	11a58 <strspn@plt+0xcc4>
   11a4c:	mov	r0, r4
   11a50:	add	sp, sp, #12
   11a54:	pop	{r4, r5, r6, r7, pc}
   11a58:	mov	r0, #0
   11a5c:	bl	14494 <strspn@plt+0x3700>
   11a60:	cmp	r0, #0
   11a64:	ldrbeq	r3, [r7]
   11a68:	streq	r3, [r6]
   11a6c:	moveq	r4, #1
   11a70:	b	11a4c <strspn@plt+0xcb8>
   11a74:	push	{r4, r5, r6, lr}
   11a78:	subs	r4, r0, #0
   11a7c:	beq	11af4 <strspn@plt+0xd60>
   11a80:	mov	r1, #47	; 0x2f
   11a84:	mov	r0, r4
   11a88:	bl	10d4c <strrchr@plt>
   11a8c:	cmp	r0, #0
   11a90:	addne	r5, r0, #1
   11a94:	moveq	r5, r4
   11a98:	sub	r3, r5, r4
   11a9c:	cmp	r3, #6
   11aa0:	ble	11ae0 <strspn@plt+0xd4c>
   11aa4:	mov	r2, #7
   11aa8:	ldr	r1, [pc, #96]	; 11b10 <strspn@plt+0xd7c>
   11aac:	sub	r0, r5, #7
   11ab0:	bl	10d70 <strncmp@plt>
   11ab4:	cmp	r0, #0
   11ab8:	bne	11ae0 <strspn@plt+0xd4c>
   11abc:	mov	r2, #3
   11ac0:	ldr	r1, [pc, #76]	; 11b14 <strspn@plt+0xd80>
   11ac4:	mov	r0, r5
   11ac8:	bl	10d70 <strncmp@plt>
   11acc:	cmp	r0, #0
   11ad0:	addeq	r4, r5, #3
   11ad4:	ldreq	r3, [pc, #60]	; 11b18 <strspn@plt+0xd84>
   11ad8:	streq	r4, [r3]
   11adc:	movne	r4, r5
   11ae0:	ldr	r3, [pc, #52]	; 11b1c <strspn@plt+0xd88>
   11ae4:	str	r4, [r3]
   11ae8:	ldr	r3, [pc, #48]	; 11b20 <strspn@plt+0xd8c>
   11aec:	str	r4, [r3]
   11af0:	pop	{r4, r5, r6, pc}
   11af4:	ldr	r3, [pc, #40]	; 11b24 <strspn@plt+0xd90>
   11af8:	ldr	r3, [r3]
   11afc:	mov	r2, #55	; 0x37
   11b00:	mov	r1, #1
   11b04:	ldr	r0, [pc, #28]	; 11b28 <strspn@plt+0xd94>
   11b08:	bl	10c2c <fwrite@plt>
   11b0c:	bl	10d7c <abort@plt>
   11b10:	muleq	r1, r4, r0
   11b14:	muleq	r1, ip, r0
   11b18:	andeq	r6, r2, r0, lsr #2
   11b1c:	andeq	r6, r2, ip, asr #2
   11b20:	andeq	r6, r2, r4, lsr #2
   11b24:	andeq	r6, r2, r0, lsr r1
   11b28:	andeq	r5, r1, ip, asr r0
   11b2c:	push	{r4, r5, r6, lr}
   11b30:	mov	r5, r0
   11b34:	mov	r4, r1
   11b38:	mov	r2, #48	; 0x30
   11b3c:	mov	r1, #0
   11b40:	bl	10cf8 <memset@plt>
   11b44:	cmp	r4, #10
   11b48:	beq	11b58 <strspn@plt+0xdc4>
   11b4c:	str	r4, [r5]
   11b50:	mov	r0, r5
   11b54:	pop	{r4, r5, r6, pc}
   11b58:	bl	10d7c <abort@plt>
   11b5c:	push	{r4, r5, r6, lr}
   11b60:	mov	r4, r0
   11b64:	mov	r5, r1
   11b68:	mov	r2, #5
   11b6c:	mov	r1, r0
   11b70:	mov	r0, #0
   11b74:	bl	10bfc <dcgettext@plt>
   11b78:	cmp	r4, r0
   11b7c:	popne	{r4, r5, r6, pc}
   11b80:	bl	144f4 <strspn@plt+0x3760>
   11b84:	ldrb	r3, [r0]
   11b88:	bic	r3, r3, #32
   11b8c:	cmp	r3, #85	; 0x55
   11b90:	beq	11c0c <strspn@plt+0xe78>
   11b94:	cmp	r3, #71	; 0x47
   11b98:	bne	11c68 <strspn@plt+0xed4>
   11b9c:	ldrb	r3, [r0, #1]
   11ba0:	bic	r3, r3, #32
   11ba4:	cmp	r3, #66	; 0x42
   11ba8:	bne	11c68 <strspn@plt+0xed4>
   11bac:	ldrb	r3, [r0, #2]
   11bb0:	cmp	r3, #49	; 0x31
   11bb4:	bne	11c68 <strspn@plt+0xed4>
   11bb8:	ldrb	r3, [r0, #3]
   11bbc:	cmp	r3, #56	; 0x38
   11bc0:	bne	11c68 <strspn@plt+0xed4>
   11bc4:	ldrb	r3, [r0, #4]
   11bc8:	cmp	r3, #48	; 0x30
   11bcc:	bne	11c68 <strspn@plt+0xed4>
   11bd0:	ldrb	r3, [r0, #5]
   11bd4:	cmp	r3, #51	; 0x33
   11bd8:	bne	11c68 <strspn@plt+0xed4>
   11bdc:	ldrb	r3, [r0, #6]
   11be0:	cmp	r3, #48	; 0x30
   11be4:	bne	11c68 <strspn@plt+0xed4>
   11be8:	ldrb	r3, [r0, #7]
   11bec:	cmp	r3, #0
   11bf0:	bne	11c68 <strspn@plt+0xed4>
   11bf4:	ldrb	r2, [r4]
   11bf8:	ldr	r3, [pc, #124]	; 11c7c <strspn@plt+0xee8>
   11bfc:	ldr	r0, [pc, #124]	; 11c80 <strspn@plt+0xeec>
   11c00:	cmp	r2, #96	; 0x60
   11c04:	movne	r0, r3
   11c08:	pop	{r4, r5, r6, pc}
   11c0c:	ldrb	r3, [r0, #1]
   11c10:	bic	r3, r3, #32
   11c14:	cmp	r3, #84	; 0x54
   11c18:	bne	11c68 <strspn@plt+0xed4>
   11c1c:	ldrb	r3, [r0, #2]
   11c20:	bic	r3, r3, #32
   11c24:	cmp	r3, #70	; 0x46
   11c28:	bne	11c68 <strspn@plt+0xed4>
   11c2c:	ldrb	r3, [r0, #3]
   11c30:	cmp	r3, #45	; 0x2d
   11c34:	bne	11c68 <strspn@plt+0xed4>
   11c38:	ldrb	r3, [r0, #4]
   11c3c:	cmp	r3, #56	; 0x38
   11c40:	bne	11c68 <strspn@plt+0xed4>
   11c44:	ldrb	r3, [r0, #5]
   11c48:	cmp	r3, #0
   11c4c:	bne	11c68 <strspn@plt+0xed4>
   11c50:	ldrb	r2, [r4]
   11c54:	ldr	r3, [pc, #40]	; 11c84 <strspn@plt+0xef0>
   11c58:	ldr	r0, [pc, #40]	; 11c88 <strspn@plt+0xef4>
   11c5c:	cmp	r2, #96	; 0x60
   11c60:	movne	r0, r3
   11c64:	pop	{r4, r5, r6, pc}
   11c68:	ldr	r3, [pc, #28]	; 11c8c <strspn@plt+0xef8>
   11c6c:	ldr	r0, [pc, #28]	; 11c90 <strspn@plt+0xefc>
   11c70:	cmp	r5, #9
   11c74:	movne	r0, r3
   11c78:	pop	{r4, r5, r6, pc}
   11c7c:	strdeq	r5, [r1], -r8
   11c80:	andeq	r5, r1, r4, lsl #2
   11c84:	strdeq	r5, [r1], -r4
   11c88:	andeq	r5, r1, r8, lsl #2
   11c8c:	strdeq	r5, [r1], -ip
   11c90:	andeq	r5, r1, r0, lsl #2
   11c94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11c98:	sub	sp, sp, #116	; 0x74
   11c9c:	str	r0, [sp, #36]	; 0x24
   11ca0:	mov	sl, r1
   11ca4:	str	r2, [sp, #52]	; 0x34
   11ca8:	str	r3, [sp, #28]
   11cac:	ldr	r8, [sp, #152]	; 0x98
   11cb0:	bl	10c44 <__ctype_get_mb_cur_max@plt>
   11cb4:	str	r0, [sp, #84]	; 0x54
   11cb8:	ldr	r3, [sp, #156]	; 0x9c
   11cbc:	lsr	r3, r3, #1
   11cc0:	and	r3, r3, #1
   11cc4:	str	r3, [sp, #32]
   11cc8:	mov	r3, #1
   11ccc:	str	r3, [sp, #40]	; 0x28
   11cd0:	mov	r3, #0
   11cd4:	str	r3, [sp, #80]	; 0x50
   11cd8:	str	r3, [sp, #44]	; 0x2c
   11cdc:	str	r3, [sp, #48]	; 0x30
   11ce0:	str	r3, [sp, #60]	; 0x3c
   11ce4:	str	r3, [sp, #72]	; 0x48
   11ce8:	str	r3, [sp, #76]	; 0x4c
   11cec:	mov	r7, sl
   11cf0:	mov	sl, r8
   11cf4:	cmp	sl, #10
   11cf8:	ldrls	pc, [pc, sl, lsl #2]
   11cfc:	b	11eb4 <strspn@plt+0x1120>
   11d00:	andeq	r1, r1, r4, ror #26
   11d04:	andeq	r1, r1, r4, lsr sp
   11d08:	muleq	r1, r0, lr
   11d0c:	andeq	r1, r1, ip, lsr #26
   11d10:	andeq	r1, r1, r4, asr #28
   11d14:	andeq	r1, r1, r4, ror sp
   11d18:	andeq	r2, r1, r0, ror #27
   11d1c:			; <UNDEFINED> instruction: 0x00011eb8
   11d20:			; <UNDEFINED> instruction: 0x00011db0
   11d24:			; <UNDEFINED> instruction: 0x00011db0
   11d28:			; <UNDEFINED> instruction: 0x00011db0
   11d2c:	mov	r3, #1
   11d30:	str	r3, [sp, #48]	; 0x30
   11d34:	mov	r3, #1
   11d38:	str	r3, [sp, #32]
   11d3c:	str	r3, [sp, #60]	; 0x3c
   11d40:	ldr	r3, [pc, #4068]	; 12d2c <strspn@plt+0x1f98>
   11d44:	str	r3, [sp, #72]	; 0x48
   11d48:	mov	fp, #0
   11d4c:	mov	sl, #2
   11d50:	mov	r6, #0
   11d54:	ldr	r3, [sp, #48]	; 0x30
   11d58:	eor	r3, r3, #1
   11d5c:	str	r3, [sp, #68]	; 0x44
   11d60:	b	12648 <strspn@plt+0x18b4>
   11d64:	mov	r3, #0
   11d68:	str	r3, [sp, #32]
   11d6c:	mov	fp, r3
   11d70:	b	11d50 <strspn@plt+0xfbc>
   11d74:	ldr	r3, [sp, #32]
   11d78:	cmp	r3, #0
   11d7c:	bne	11ed0 <strspn@plt+0x113c>
   11d80:	cmp	r7, #0
   11d84:	beq	11ef0 <strspn@plt+0x115c>
   11d88:	ldr	r3, [sp, #36]	; 0x24
   11d8c:	mov	r2, #34	; 0x22
   11d90:	strb	r2, [r3]
   11d94:	mov	r3, #1
   11d98:	str	r3, [sp, #48]	; 0x30
   11d9c:	str	r3, [sp, #60]	; 0x3c
   11da0:	ldr	r3, [pc, #3980]	; 12d34 <strspn@plt+0x1fa0>
   11da4:	str	r3, [sp, #72]	; 0x48
   11da8:	mov	fp, #1
   11dac:	b	11d50 <strspn@plt+0xfbc>
   11db0:	cmp	sl, #10
   11db4:	beq	11dd8 <strspn@plt+0x1044>
   11db8:	mov	r1, sl
   11dbc:	ldr	r0, [pc, #3948]	; 12d30 <strspn@plt+0x1f9c>
   11dc0:	bl	11b5c <strspn@plt+0xdc8>
   11dc4:	str	r0, [sp, #164]	; 0xa4
   11dc8:	mov	r1, sl
   11dcc:	ldr	r0, [pc, #3928]	; 12d2c <strspn@plt+0x1f98>
   11dd0:	bl	11b5c <strspn@plt+0xdc8>
   11dd4:	str	r0, [sp, #168]	; 0xa8
   11dd8:	ldr	r3, [sp, #32]
   11ddc:	cmp	r3, #0
   11de0:	movne	fp, #0
   11de4:	bne	11e1c <strspn@plt+0x1088>
   11de8:	ldr	r3, [sp, #164]	; 0xa4
   11dec:	ldrb	r3, [r3]
   11df0:	cmp	r3, #0
   11df4:	beq	11e3c <strspn@plt+0x10a8>
   11df8:	ldr	r2, [sp, #164]	; 0xa4
   11dfc:	mov	fp, #0
   11e00:	ldr	r1, [sp, #36]	; 0x24
   11e04:	cmp	r7, fp
   11e08:	strbhi	r3, [r1, fp]
   11e0c:	add	fp, fp, #1
   11e10:	ldrb	r3, [r2, #1]!
   11e14:	cmp	r3, #0
   11e18:	bne	11e04 <strspn@plt+0x1070>
   11e1c:	ldr	r0, [sp, #168]	; 0xa8
   11e20:	bl	10cc8 <strlen@plt>
   11e24:	str	r0, [sp, #60]	; 0x3c
   11e28:	ldr	r3, [sp, #168]	; 0xa8
   11e2c:	str	r3, [sp, #72]	; 0x48
   11e30:	mov	r3, #1
   11e34:	str	r3, [sp, #48]	; 0x30
   11e38:	b	11d50 <strspn@plt+0xfbc>
   11e3c:	mov	fp, #0
   11e40:	b	11e1c <strspn@plt+0x1088>
   11e44:	ldr	r3, [sp, #32]
   11e48:	cmp	r3, #0
   11e4c:	bne	11f0c <strspn@plt+0x1178>
   11e50:	mov	r3, #1
   11e54:	str	r3, [sp, #48]	; 0x30
   11e58:	cmp	r7, #0
   11e5c:	beq	11f28 <strspn@plt+0x1194>
   11e60:	ldr	r3, [sp, #36]	; 0x24
   11e64:	mov	r2, #39	; 0x27
   11e68:	strb	r2, [r3]
   11e6c:	mov	r3, #0
   11e70:	str	r3, [sp, #32]
   11e74:	mov	r3, #1
   11e78:	str	r3, [sp, #60]	; 0x3c
   11e7c:	ldr	r3, [pc, #3752]	; 12d2c <strspn@plt+0x1f98>
   11e80:	str	r3, [sp, #72]	; 0x48
   11e84:	mov	fp, #1
   11e88:	mov	sl, #2
   11e8c:	b	11d50 <strspn@plt+0xfbc>
   11e90:	ldr	r3, [sp, #32]
   11e94:	cmp	r3, #0
   11e98:	beq	11e58 <strspn@plt+0x10c4>
   11e9c:	mov	r3, #1
   11ea0:	str	r3, [sp, #60]	; 0x3c
   11ea4:	ldr	r3, [pc, #3712]	; 12d2c <strspn@plt+0x1f98>
   11ea8:	str	r3, [sp, #72]	; 0x48
   11eac:	mov	fp, #0
   11eb0:	b	11d50 <strspn@plt+0xfbc>
   11eb4:	bl	10d7c <abort@plt>
   11eb8:	mov	r3, #0
   11ebc:	str	r3, [sp, #32]
   11ec0:	mov	r3, #1
   11ec4:	str	r3, [sp, #48]	; 0x30
   11ec8:	mov	fp, #0
   11ecc:	b	11d50 <strspn@plt+0xfbc>
   11ed0:	ldr	r3, [sp, #32]
   11ed4:	str	r3, [sp, #48]	; 0x30
   11ed8:	mov	r3, #1
   11edc:	str	r3, [sp, #60]	; 0x3c
   11ee0:	ldr	r3, [pc, #3660]	; 12d34 <strspn@plt+0x1fa0>
   11ee4:	str	r3, [sp, #72]	; 0x48
   11ee8:	mov	fp, #0
   11eec:	b	11d50 <strspn@plt+0xfbc>
   11ef0:	mov	r3, #1
   11ef4:	str	r3, [sp, #48]	; 0x30
   11ef8:	str	r3, [sp, #60]	; 0x3c
   11efc:	ldr	r3, [pc, #3632]	; 12d34 <strspn@plt+0x1fa0>
   11f00:	str	r3, [sp, #72]	; 0x48
   11f04:	mov	fp, #1
   11f08:	b	11d50 <strspn@plt+0xfbc>
   11f0c:	mov	r3, #1
   11f10:	str	r3, [sp, #60]	; 0x3c
   11f14:	ldr	r3, [pc, #3600]	; 12d2c <strspn@plt+0x1f98>
   11f18:	str	r3, [sp, #72]	; 0x48
   11f1c:	mov	fp, #0
   11f20:	mov	sl, #2
   11f24:	b	11d50 <strspn@plt+0xfbc>
   11f28:	mov	r3, #0
   11f2c:	str	r3, [sp, #32]
   11f30:	mov	r3, #1
   11f34:	str	r3, [sp, #60]	; 0x3c
   11f38:	ldr	r3, [pc, #3564]	; 12d2c <strspn@plt+0x1f98>
   11f3c:	str	r3, [sp, #72]	; 0x48
   11f40:	mov	fp, #1
   11f44:	mov	sl, #2
   11f48:	b	11d50 <strspn@plt+0xfbc>
   11f4c:	mov	r3, #0
   11f50:	str	r3, [sp, #56]	; 0x38
   11f54:	ldr	r3, [sp, #52]	; 0x34
   11f58:	add	r2, r3, r6
   11f5c:	str	r2, [sp, #64]	; 0x40
   11f60:	ldrb	r4, [r3, r6]
   11f64:	cmp	r4, #126	; 0x7e
   11f68:	ldrls	pc, [pc, r4, lsl #2]
   11f6c:	b	127a8 <strspn@plt+0x1a14>
   11f70:	andeq	r2, r1, r8, lsl #3
   11f74:	andeq	r2, r1, r8, lsr #15
   11f78:	andeq	r2, r1, r8, lsr #15
   11f7c:	andeq	r2, r1, r8, lsr #15
   11f80:	andeq	r2, r1, r8, lsr #15
   11f84:	andeq	r2, r1, r8, lsr #15
   11f88:	andeq	r2, r1, r8, lsr #15
   11f8c:	andeq	r2, r1, r4, ror #9
   11f90:	andeq	r2, r1, r0, lsl #3
   11f94:	muleq	r1, ip, r4
   11f98:	muleq	r1, r4, r4
   11f9c:	andeq	r2, r1, r4, lsl #8
   11fa0:	strdeq	r2, [r1], -ip
   11fa4:	andeq	r2, r1, r8, ror r1
   11fa8:	andeq	r2, r1, r8, lsr #15
   11fac:	andeq	r2, r1, r8, lsr #15
   11fb0:	andeq	r2, r1, r8, lsr #15
   11fb4:	andeq	r2, r1, r8, lsr #15
   11fb8:	andeq	r2, r1, r8, lsr #15
   11fbc:	andeq	r2, r1, r8, lsr #15
   11fc0:	andeq	r2, r1, r8, lsr #15
   11fc4:	andeq	r2, r1, r8, lsr #15
   11fc8:	andeq	r2, r1, r8, lsr #15
   11fcc:	andeq	r2, r1, r8, lsr #15
   11fd0:	andeq	r2, r1, r8, lsr #15
   11fd4:	andeq	r2, r1, r8, lsr #15
   11fd8:	andeq	r2, r1, r8, lsr #15
   11fdc:	andeq	r2, r1, r8, lsr #15
   11fe0:	andeq	r2, r1, r8, lsr #15
   11fe4:	andeq	r2, r1, r8, lsr #15
   11fe8:	andeq	r2, r1, r8, lsr #15
   11fec:	andeq	r2, r1, r8, lsr #15
   11ff0:	andeq	r2, r1, r8, lsr r5
   11ff4:	andeq	r2, r1, r4, lsr r5
   11ff8:	andeq	r2, r1, r4, lsr r5
   11ffc:	andeq	r2, r1, ip, lsl #10
   12000:	andeq	r2, r1, r4, lsr r5
   12004:	andeq	r2, r1, ip, ror fp
   12008:	andeq	r2, r1, r4, lsr r5
   1200c:	andeq	r2, r1, ip, lsl #14
   12010:	andeq	r2, r1, r4, lsr r5
   12014:	andeq	r2, r1, r4, lsr r5
   12018:	andeq	r2, r1, r4, lsr r5
   1201c:	andeq	r2, r1, ip, ror fp
   12020:	andeq	r2, r1, ip, ror fp
   12024:	andeq	r2, r1, ip, ror fp
   12028:	andeq	r2, r1, ip, ror fp
   1202c:	andeq	r2, r1, ip, ror fp
   12030:	andeq	r2, r1, ip, ror fp
   12034:	andeq	r2, r1, ip, ror fp
   12038:	andeq	r2, r1, ip, ror fp
   1203c:	andeq	r2, r1, ip, ror fp
   12040:	andeq	r2, r1, ip, ror fp
   12044:	andeq	r2, r1, ip, ror fp
   12048:	andeq	r2, r1, ip, ror fp
   1204c:	andeq	r2, r1, ip, ror fp
   12050:	andeq	r2, r1, ip, ror fp
   12054:	andeq	r2, r1, ip, ror fp
   12058:	andeq	r2, r1, ip, ror fp
   1205c:	andeq	r2, r1, r4, lsr r5
   12060:	andeq	r2, r1, r4, lsr r5
   12064:	andeq	r2, r1, r4, lsr r5
   12068:	andeq	r2, r1, r4, lsr r5
   1206c:	muleq	r1, r0, r2
   12070:	andeq	r2, r1, r8, lsr #15
   12074:	andeq	r2, r1, ip, ror fp
   12078:	andeq	r2, r1, ip, ror fp
   1207c:	andeq	r2, r1, ip, ror fp
   12080:	andeq	r2, r1, ip, ror fp
   12084:	andeq	r2, r1, ip, ror fp
   12088:	andeq	r2, r1, ip, ror fp
   1208c:	andeq	r2, r1, ip, ror fp
   12090:	andeq	r2, r1, ip, ror fp
   12094:	andeq	r2, r1, ip, ror fp
   12098:	andeq	r2, r1, ip, ror fp
   1209c:	andeq	r2, r1, ip, ror fp
   120a0:	andeq	r2, r1, ip, ror fp
   120a4:	andeq	r2, r1, ip, ror fp
   120a8:	andeq	r2, r1, ip, ror fp
   120ac:	andeq	r2, r1, ip, ror fp
   120b0:	andeq	r2, r1, ip, ror fp
   120b4:	andeq	r2, r1, ip, ror fp
   120b8:	andeq	r2, r1, ip, ror fp
   120bc:	andeq	r2, r1, ip, ror fp
   120c0:	andeq	r2, r1, ip, ror fp
   120c4:	andeq	r2, r1, ip, ror fp
   120c8:	andeq	r2, r1, ip, ror fp
   120cc:	andeq	r2, r1, ip, ror fp
   120d0:	andeq	r2, r1, ip, ror fp
   120d4:	andeq	r2, r1, ip, ror fp
   120d8:	andeq	r2, r1, ip, ror fp
   120dc:	andeq	r2, r1, r4, lsr r5
   120e0:	andeq	r2, r1, ip, lsl #8
   120e4:	andeq	r2, r1, ip, ror fp
   120e8:	andeq	r2, r1, r4, lsr r5
   120ec:	andeq	r2, r1, ip, ror fp
   120f0:	andeq	r2, r1, r4, lsr r5
   120f4:	andeq	r2, r1, ip, ror fp
   120f8:	andeq	r2, r1, ip, ror fp
   120fc:	andeq	r2, r1, ip, ror fp
   12100:	andeq	r2, r1, ip, ror fp
   12104:	andeq	r2, r1, ip, ror fp
   12108:	andeq	r2, r1, ip, ror fp
   1210c:	andeq	r2, r1, ip, ror fp
   12110:	andeq	r2, r1, ip, ror fp
   12114:	andeq	r2, r1, ip, ror fp
   12118:	andeq	r2, r1, ip, ror fp
   1211c:	andeq	r2, r1, ip, ror fp
   12120:	andeq	r2, r1, ip, ror fp
   12124:	andeq	r2, r1, ip, ror fp
   12128:	andeq	r2, r1, ip, ror fp
   1212c:	andeq	r2, r1, ip, ror fp
   12130:	andeq	r2, r1, ip, ror fp
   12134:	andeq	r2, r1, ip, ror fp
   12138:	andeq	r2, r1, ip, ror fp
   1213c:	andeq	r2, r1, ip, ror fp
   12140:	andeq	r2, r1, ip, ror fp
   12144:	andeq	r2, r1, ip, ror fp
   12148:	andeq	r2, r1, ip, ror fp
   1214c:	andeq	r2, r1, ip, ror fp
   12150:	andeq	r2, r1, ip, ror fp
   12154:	andeq	r2, r1, ip, ror fp
   12158:	andeq	r2, r1, ip, ror fp
   1215c:	andeq	r2, r1, ip, ror #9
   12160:	andeq	r2, r1, r4, lsr r5
   12164:	andeq	r2, r1, ip, ror #9
   12168:	andeq	r2, r1, ip, lsl #10
   1216c:	mov	r3, #0
   12170:	str	r3, [sp, #56]	; 0x38
   12174:	b	11f54 <strspn@plt+0x11c0>
   12178:	mov	r3, #114	; 0x72
   1217c:	b	124a0 <strspn@plt+0x170c>
   12180:	mov	r3, #98	; 0x62
   12184:	b	124b8 <strspn@plt+0x1724>
   12188:	ldr	r3, [sp, #48]	; 0x30
   1218c:	cmp	r3, #0
   12190:	beq	12278 <strspn@plt+0x14e4>
   12194:	ldr	r3, [sp, #32]
   12198:	cmp	r3, #0
   1219c:	bne	12d00 <strspn@plt+0x1f6c>
   121a0:	ldr	r3, [sp, #44]	; 0x2c
   121a4:	eor	r3, r3, #1
   121a8:	cmp	sl, #2
   121ac:	movne	r3, #0
   121b0:	andeq	r3, r3, #1
   121b4:	cmp	r3, #0
   121b8:	moveq	r2, fp
   121bc:	beq	12200 <strspn@plt+0x146c>
   121c0:	cmp	r7, fp
   121c4:	ldrhi	r2, [sp, #36]	; 0x24
   121c8:	movhi	r1, #39	; 0x27
   121cc:	strbhi	r1, [r2, fp]
   121d0:	add	r2, fp, #1
   121d4:	cmp	r7, r2
   121d8:	ldrhi	r1, [sp, #36]	; 0x24
   121dc:	movhi	r0, #36	; 0x24
   121e0:	strbhi	r0, [r1, r2]
   121e4:	add	r2, fp, #2
   121e8:	cmp	r7, r2
   121ec:	ldrhi	r1, [sp, #36]	; 0x24
   121f0:	movhi	r0, #39	; 0x27
   121f4:	strbhi	r0, [r1, r2]
   121f8:	add	r2, fp, #3
   121fc:	str	r3, [sp, #44]	; 0x2c
   12200:	cmp	r7, r2
   12204:	ldrhi	r3, [sp, #36]	; 0x24
   12208:	movhi	r1, #92	; 0x5c
   1220c:	strbhi	r1, [r3, r2]
   12210:	add	fp, r2, #1
   12214:	cmp	r5, #0
   12218:	beq	12b84 <strspn@plt+0x1df0>
   1221c:	add	r3, r6, #1
   12220:	ldr	r1, [sp, #28]
   12224:	cmp	r1, r3
   12228:	bls	12b94 <strspn@plt+0x1e00>
   1222c:	ldr	r1, [sp, #52]	; 0x34
   12230:	ldrb	r3, [r1, r3]
   12234:	sub	r3, r3, #48	; 0x30
   12238:	uxtb	r3, r3
   1223c:	cmp	r3, #9
   12240:	bhi	12ba0 <strspn@plt+0x1e0c>
   12244:	cmp	r7, fp
   12248:	movhi	r3, #48	; 0x30
   1224c:	ldrhi	r1, [sp, #36]	; 0x24
   12250:	strbhi	r3, [r1, fp]
   12254:	add	r3, r2, #2
   12258:	cmp	r7, r3
   1225c:	movhi	r1, #48	; 0x30
   12260:	ldrhi	r0, [sp, #36]	; 0x24
   12264:	strbhi	r1, [r0, r3]
   12268:	add	fp, r2, #3
   1226c:	ldr	r8, [sp, #32]
   12270:	mov	r4, #48	; 0x30
   12274:	b	12550 <strspn@plt+0x17bc>
   12278:	ldr	r3, [sp, #156]	; 0x9c
   1227c:	tst	r3, #1
   12280:	bne	12644 <strspn@plt+0x18b0>
   12284:	ldr	r5, [sp, #48]	; 0x30
   12288:	mov	r8, r5
   1228c:	b	12550 <strspn@plt+0x17bc>
   12290:	cmp	sl, #2
   12294:	beq	122ac <strspn@plt+0x1518>
   12298:	cmp	sl, #5
   1229c:	beq	122c4 <strspn@plt+0x1530>
   122a0:	mov	r8, #0
   122a4:	mov	r5, r8
   122a8:	b	12550 <strspn@plt+0x17bc>
   122ac:	ldr	r3, [sp, #32]
   122b0:	cmp	r3, #0
   122b4:	bne	12d14 <strspn@plt+0x1f80>
   122b8:	mov	r8, r3
   122bc:	mov	r5, r3
   122c0:	b	12550 <strspn@plt+0x17bc>
   122c4:	ldr	r3, [sp, #156]	; 0x9c
   122c8:	tst	r3, #4
   122cc:	beq	12bac <strspn@plt+0x1e18>
   122d0:	add	r3, r6, #2
   122d4:	ldr	r2, [sp, #28]
   122d8:	cmp	r2, r3
   122dc:	bls	12bb8 <strspn@plt+0x1e24>
   122e0:	ldr	r2, [sp, #52]	; 0x34
   122e4:	add	r2, r2, r6
   122e8:	ldrb	r2, [r2, #1]
   122ec:	cmp	r2, #63	; 0x3f
   122f0:	movne	r8, #0
   122f4:	movne	r5, r8
   122f8:	bne	12550 <strspn@plt+0x17bc>
   122fc:	ldr	r2, [sp, #52]	; 0x34
   12300:	ldrb	r2, [r2, r3]
   12304:	sub	r1, r2, #33	; 0x21
   12308:	cmp	r1, #29
   1230c:	ldrls	pc, [pc, r1, lsl #2]
   12310:	b	12bc4 <strspn@plt+0x1e30>
   12314:	andeq	r2, r1, ip, lsl #7
   12318:	andeq	r2, r1, r4, asr #23
   1231c:	andeq	r2, r1, r4, asr #23
   12320:	andeq	r2, r1, r4, asr #23
   12324:	andeq	r2, r1, r4, asr #23
   12328:	andeq	r2, r1, r4, asr #23
   1232c:	andeq	r2, r1, ip, lsl #7
   12330:	andeq	r2, r1, ip, lsl #7
   12334:	andeq	r2, r1, ip, lsl #7
   12338:	andeq	r2, r1, r4, asr #23
   1233c:	andeq	r2, r1, r4, asr #23
   12340:	andeq	r2, r1, r4, asr #23
   12344:	andeq	r2, r1, ip, lsl #7
   12348:	andeq	r2, r1, r4, asr #23
   1234c:	andeq	r2, r1, ip, lsl #7
   12350:	andeq	r2, r1, r4, asr #23
   12354:	andeq	r2, r1, r4, asr #23
   12358:	andeq	r2, r1, r4, asr #23
   1235c:	andeq	r2, r1, r4, asr #23
   12360:	andeq	r2, r1, r4, asr #23
   12364:	andeq	r2, r1, r4, asr #23
   12368:	andeq	r2, r1, r4, asr #23
   1236c:	andeq	r2, r1, r4, asr #23
   12370:	andeq	r2, r1, r4, asr #23
   12374:	andeq	r2, r1, r4, asr #23
   12378:	andeq	r2, r1, r4, asr #23
   1237c:	andeq	r2, r1, r4, asr #23
   12380:	andeq	r2, r1, ip, lsl #7
   12384:	andeq	r2, r1, ip, lsl #7
   12388:	andeq	r2, r1, ip, lsl #7
   1238c:	ldr	r1, [sp, #32]
   12390:	cmp	r1, #0
   12394:	bne	12dd4 <strspn@plt+0x2040>
   12398:	cmp	r7, fp
   1239c:	movhi	r1, #63	; 0x3f
   123a0:	ldrhi	r0, [sp, #36]	; 0x24
   123a4:	strbhi	r1, [r0, fp]
   123a8:	add	r1, fp, #1
   123ac:	cmp	r7, r1
   123b0:	ldrhi	r0, [sp, #36]	; 0x24
   123b4:	movhi	ip, #34	; 0x22
   123b8:	strbhi	ip, [r0, r1]
   123bc:	add	r1, fp, #2
   123c0:	cmp	r7, r1
   123c4:	ldrhi	r0, [sp, #36]	; 0x24
   123c8:	movhi	ip, #34	; 0x22
   123cc:	strbhi	ip, [r0, r1]
   123d0:	add	r1, fp, #3
   123d4:	cmp	r7, r1
   123d8:	movhi	r0, #63	; 0x3f
   123dc:	ldrhi	ip, [sp, #36]	; 0x24
   123e0:	strbhi	r0, [ip, r1]
   123e4:	add	fp, fp, #4
   123e8:	ldr	r5, [sp, #32]
   123ec:	mov	r8, r5
   123f0:	mov	r4, r2
   123f4:	mov	r6, r3
   123f8:	b	12550 <strspn@plt+0x17bc>
   123fc:	mov	r3, #102	; 0x66
   12400:	b	124b8 <strspn@plt+0x1724>
   12404:	mov	r3, #118	; 0x76
   12408:	b	124b8 <strspn@plt+0x1724>
   1240c:	cmp	sl, #2
   12410:	beq	1247c <strspn@plt+0x16e8>
   12414:	ldr	r3, [sp, #48]	; 0x30
   12418:	ldr	r2, [sp, #32]
   1241c:	and	r3, r3, r2
   12420:	tst	r9, r3
   12424:	moveq	r3, r4
   12428:	beq	124b8 <strspn@plt+0x1724>
   1242c:	mov	r8, #0
   12430:	mov	r5, r8
   12434:	eor	r5, r5, #1
   12438:	ldr	r3, [sp, #44]	; 0x2c
   1243c:	and	r5, r5, r3
   12440:	tst	r5, #255	; 0xff
   12444:	beq	12624 <strspn@plt+0x1890>
   12448:	cmp	r7, fp
   1244c:	ldrhi	r3, [sp, #36]	; 0x24
   12450:	movhi	r2, #39	; 0x27
   12454:	strbhi	r2, [r3, fp]
   12458:	add	r3, fp, #1
   1245c:	cmp	r7, r3
   12460:	ldrhi	r2, [sp, #36]	; 0x24
   12464:	movhi	r1, #39	; 0x27
   12468:	strbhi	r1, [r2, r3]
   1246c:	add	fp, fp, #2
   12470:	mov	r3, #0
   12474:	str	r3, [sp, #44]	; 0x2c
   12478:	b	12624 <strspn@plt+0x1890>
   1247c:	ldr	r3, [sp, #32]
   12480:	cmp	r3, #0
   12484:	bne	12d20 <strspn@plt+0x1f8c>
   12488:	mov	r8, r3
   1248c:	mov	r5, r3
   12490:	b	12434 <strspn@plt+0x16a0>
   12494:	mov	r3, #110	; 0x6e
   12498:	b	124a0 <strspn@plt+0x170c>
   1249c:	mov	r3, #116	; 0x74
   124a0:	ldr	r2, [sp, #32]
   124a4:	cmp	sl, #2
   124a8:	movne	r2, #0
   124ac:	andeq	r2, r2, #1
   124b0:	cmp	r2, #0
   124b4:	bne	124d8 <strspn@plt+0x1744>
   124b8:	ldr	r2, [sp, #48]	; 0x30
   124bc:	cmp	r2, #0
   124c0:	moveq	r8, r2
   124c4:	moveq	r5, r2
   124c8:	beq	12550 <strspn@plt+0x17bc>
   124cc:	mov	r4, r3
   124d0:	mov	r8, #0
   124d4:	b	125a8 <strspn@plt+0x1814>
   124d8:	mov	r8, sl
   124dc:	mov	sl, r7
   124e0:	b	12d4c <strspn@plt+0x1fb8>
   124e4:	mov	r3, #97	; 0x61
   124e8:	b	124b8 <strspn@plt+0x1724>
   124ec:	ldr	r3, [sp, #28]
   124f0:	cmn	r3, #1
   124f4:	beq	12520 <strspn@plt+0x178c>
   124f8:	ldr	r3, [sp, #28]
   124fc:	subs	r3, r3, #1
   12500:	movne	r3, #1
   12504:	cmp	r3, #0
   12508:	bne	12bd0 <strspn@plt+0x1e3c>
   1250c:	cmp	r6, #0
   12510:	beq	12538 <strspn@plt+0x17a4>
   12514:	mov	r8, #0
   12518:	mov	r5, r8
   1251c:	b	12550 <strspn@plt+0x17bc>
   12520:	ldr	r3, [sp, #52]	; 0x34
   12524:	ldrb	r3, [r3, #1]
   12528:	adds	r3, r3, #0
   1252c:	movne	r3, #1
   12530:	b	12504 <strspn@plt+0x1770>
   12534:	mov	r8, #0
   12538:	ldr	r5, [sp, #32]
   1253c:	cmp	sl, #2
   12540:	movne	r5, #0
   12544:	andeq	r5, r5, #1
   12548:	cmp	r5, #0
   1254c:	bne	12700 <strspn@plt+0x196c>
   12550:	ldr	r3, [sp, #68]	; 0x44
   12554:	cmp	sl, #2
   12558:	orreq	r3, r3, #1
   1255c:	eor	r3, r3, #1
   12560:	ldr	r2, [sp, #32]
   12564:	orr	r3, r2, r3
   12568:	tst	r3, #255	; 0xff
   1256c:	beq	1259c <strspn@plt+0x1808>
   12570:	ldr	r3, [sp, #160]	; 0xa0
   12574:	cmp	r3, #0
   12578:	beq	1259c <strspn@plt+0x1808>
   1257c:	lsr	r2, r4, #5
   12580:	uxtb	r2, r2
   12584:	and	r3, r4, #31
   12588:	ldr	r1, [sp, #160]	; 0xa0
   1258c:	ldr	r2, [r1, r2, lsl #2]
   12590:	lsr	r3, r2, r3
   12594:	tst	r3, #1
   12598:	bne	125a8 <strspn@plt+0x1814>
   1259c:	ldr	r3, [sp, #56]	; 0x38
   125a0:	cmp	r3, #0
   125a4:	beq	12434 <strspn@plt+0x16a0>
   125a8:	ldr	r3, [sp, #32]
   125ac:	cmp	r3, #0
   125b0:	bne	12dbc <strspn@plt+0x2028>
   125b4:	ldr	r3, [sp, #44]	; 0x2c
   125b8:	eor	r3, r3, #1
   125bc:	cmp	sl, #2
   125c0:	movne	r3, #0
   125c4:	andeq	r3, r3, #1
   125c8:	cmp	r3, #0
   125cc:	beq	12610 <strspn@plt+0x187c>
   125d0:	cmp	r7, fp
   125d4:	ldrhi	r2, [sp, #36]	; 0x24
   125d8:	movhi	r1, #39	; 0x27
   125dc:	strbhi	r1, [r2, fp]
   125e0:	add	r2, fp, #1
   125e4:	cmp	r7, r2
   125e8:	ldrhi	r1, [sp, #36]	; 0x24
   125ec:	movhi	r0, #36	; 0x24
   125f0:	strbhi	r0, [r1, r2]
   125f4:	add	r2, fp, #2
   125f8:	cmp	r7, r2
   125fc:	ldrhi	r1, [sp, #36]	; 0x24
   12600:	movhi	r0, #39	; 0x27
   12604:	strbhi	r0, [r1, r2]
   12608:	add	fp, fp, #3
   1260c:	str	r3, [sp, #44]	; 0x2c
   12610:	cmp	r7, fp
   12614:	ldrhi	r3, [sp, #36]	; 0x24
   12618:	movhi	r2, #92	; 0x5c
   1261c:	strbhi	r2, [r3, fp]
   12620:	add	fp, fp, #1
   12624:	cmp	fp, r7
   12628:	ldrcc	r3, [sp, #36]	; 0x24
   1262c:	strbcc	r4, [r3, fp]
   12630:	add	fp, fp, #1
   12634:	ldr	r3, [sp, #40]	; 0x28
   12638:	cmp	r8, #0
   1263c:	moveq	r3, #0
   12640:	str	r3, [sp, #40]	; 0x28
   12644:	add	r6, r6, #1
   12648:	ldr	r3, [sp, #28]
   1264c:	cmn	r3, #1
   12650:	beq	12bdc <strspn@plt+0x1e48>
   12654:	ldr	r3, [sp, #28]
   12658:	subs	r8, r3, r6
   1265c:	movne	r8, #1
   12660:	cmp	r8, #0
   12664:	beq	12bf0 <strspn@plt+0x1e5c>
   12668:	ldr	r5, [sp, #48]	; 0x30
   1266c:	cmp	sl, #2
   12670:	moveq	r5, #0
   12674:	andne	r5, r5, #1
   12678:	ldr	r3, [sp, #60]	; 0x3c
   1267c:	adds	r9, r3, #0
   12680:	movne	r9, #1
   12684:	ands	r2, r5, r9
   12688:	str	r2, [sp, #56]	; 0x38
   1268c:	beq	11f54 <strspn@plt+0x11c0>
   12690:	add	r4, r6, r3
   12694:	ldr	r2, [sp, #28]
   12698:	cmp	r3, #1
   1269c:	movls	r3, #0
   126a0:	movhi	r3, #1
   126a4:	cmn	r2, #1
   126a8:	movne	r3, #0
   126ac:	cmp	r3, #0
   126b0:	beq	126c0 <strspn@plt+0x192c>
   126b4:	ldr	r0, [sp, #52]	; 0x34
   126b8:	bl	10cc8 <strlen@plt>
   126bc:	str	r0, [sp, #28]
   126c0:	ldr	r3, [sp, #28]
   126c4:	cmp	r3, r4
   126c8:	bcc	11f4c <strspn@plt+0x11b8>
   126cc:	ldr	r2, [sp, #60]	; 0x3c
   126d0:	ldr	r1, [sp, #72]	; 0x48
   126d4:	ldr	r3, [sp, #52]	; 0x34
   126d8:	add	r0, r3, r6
   126dc:	bl	10be4 <memcmp@plt>
   126e0:	cmp	r0, #0
   126e4:	bne	1216c <strspn@plt+0x13d8>
   126e8:	ldr	r3, [sp, #32]
   126ec:	cmp	r3, #0
   126f0:	beq	11f54 <strspn@plt+0x11c0>
   126f4:	mov	r8, sl
   126f8:	mov	sl, r7
   126fc:	b	12d4c <strspn@plt+0x1fb8>
   12700:	mov	r8, sl
   12704:	mov	sl, r7
   12708:	b	12d4c <strspn@plt+0x1fb8>
   1270c:	cmp	sl, #2
   12710:	strne	r8, [sp, #80]	; 0x50
   12714:	movne	r5, #0
   12718:	bne	12550 <strspn@plt+0x17bc>
   1271c:	ldr	r3, [sp, #32]
   12720:	cmp	r3, #0
   12724:	bne	12d38 <strspn@plt+0x1fa4>
   12728:	ldr	r2, [sp, #76]	; 0x4c
   1272c:	adds	r3, r7, #0
   12730:	movne	r3, #1
   12734:	cmp	r2, #0
   12738:	movne	r3, #0
   1273c:	cmp	r3, #0
   12740:	movne	r3, #0
   12744:	bne	12774 <strspn@plt+0x19e0>
   12748:	cmp	r7, fp
   1274c:	ldrhi	r3, [sp, #36]	; 0x24
   12750:	movhi	r2, #39	; 0x27
   12754:	strbhi	r2, [r3, fp]
   12758:	add	r3, fp, #1
   1275c:	cmp	r7, r3
   12760:	ldrhi	r2, [sp, #36]	; 0x24
   12764:	movhi	r1, #92	; 0x5c
   12768:	strbhi	r1, [r2, r3]
   1276c:	mov	r3, r7
   12770:	ldr	r7, [sp, #76]	; 0x4c
   12774:	add	r2, fp, #2
   12778:	cmp	r2, r3
   1277c:	ldrcc	r1, [sp, #36]	; 0x24
   12780:	movcc	r0, #39	; 0x27
   12784:	strbcc	r0, [r1, r2]
   12788:	add	fp, fp, #3
   1278c:	ldr	r2, [sp, #32]
   12790:	mov	r5, r2
   12794:	str	r8, [sp, #80]	; 0x50
   12798:	str	r2, [sp, #44]	; 0x2c
   1279c:	str	r7, [sp, #76]	; 0x4c
   127a0:	mov	r7, r3
   127a4:	b	12550 <strspn@plt+0x17bc>
   127a8:	ldr	r5, [sp, #84]	; 0x54
   127ac:	cmp	r5, #1
   127b0:	beq	127e0 <strspn@plt+0x1a4c>
   127b4:	mov	r3, #0
   127b8:	str	r3, [sp, #104]	; 0x68
   127bc:	str	r3, [sp, #108]	; 0x6c
   127c0:	ldr	r3, [sp, #28]
   127c4:	cmn	r3, #1
   127c8:	beq	12814 <strspn@plt+0x1a80>
   127cc:	mov	r3, #0
   127d0:	str	r4, [sp, #88]	; 0x58
   127d4:	str	fp, [sp, #92]	; 0x5c
   127d8:	mov	fp, r3
   127dc:	b	1293c <strspn@plt+0x1ba8>
   127e0:	bl	10cb0 <__ctype_b_loc@plt>
   127e4:	ldr	r2, [r0]
   127e8:	lsl	r3, r4, #1
   127ec:	ldrh	r8, [r2, r3]
   127f0:	lsr	r8, r8, #14
   127f4:	and	r8, r8, #1
   127f8:	mov	r2, r5
   127fc:	eor	r5, r8, #1
   12800:	ldr	r3, [sp, #48]	; 0x30
   12804:	and	r5, r5, r3
   12808:	ands	r5, r5, #255	; 0xff
   1280c:	beq	12550 <strspn@plt+0x17bc>
   12810:	b	129d4 <strspn@plt+0x1c40>
   12814:	ldr	r0, [sp, #52]	; 0x34
   12818:	bl	10cc8 <strlen@plt>
   1281c:	str	r0, [sp, #28]
   12820:	b	127cc <strspn@plt+0x1a38>
   12824:	mov	r2, fp
   12828:	mov	r1, r4
   1282c:	ldr	r4, [sp, #88]	; 0x58
   12830:	ldr	fp, [sp, #92]	; 0x5c
   12834:	ldr	r0, [sp, #28]
   12838:	cmp	r0, r5
   1283c:	bls	12a08 <strspn@plt+0x1c74>
   12840:	ldrb	r3, [r1]
   12844:	cmp	r3, #0
   12848:	beq	12a10 <strspn@plt+0x1c7c>
   1284c:	mov	r3, r1
   12850:	add	r2, r2, #1
   12854:	add	r1, r6, r2
   12858:	cmp	r0, r1
   1285c:	bls	12a18 <strspn@plt+0x1c84>
   12860:	ldrb	r1, [r3, #1]!
   12864:	cmp	r1, #0
   12868:	bne	12850 <strspn@plt+0x1abc>
   1286c:	mov	r8, #0
   12870:	b	129cc <strspn@plt+0x1c38>
   12874:	cmp	r4, r5
   12878:	beq	12918 <strspn@plt+0x1b84>
   1287c:	ldrb	r3, [r4, #1]!
   12880:	sub	r3, r3, #91	; 0x5b
   12884:	cmp	r3, #33	; 0x21
   12888:	ldrls	pc, [pc, r3, lsl #2]
   1288c:	b	12874 <strspn@plt+0x1ae0>
   12890:	andeq	r2, r1, r4, asr #26
   12894:	andeq	r2, r1, r4, asr #26
   12898:	andeq	r2, r1, r4, ror r8
   1289c:	andeq	r2, r1, r4, asr #26
   128a0:	andeq	r2, r1, r4, ror r8
   128a4:	andeq	r2, r1, r4, asr #26
   128a8:	andeq	r2, r1, r4, ror r8
   128ac:	andeq	r2, r1, r4, ror r8
   128b0:	andeq	r2, r1, r4, ror r8
   128b4:	andeq	r2, r1, r4, ror r8
   128b8:	andeq	r2, r1, r4, ror r8
   128bc:	andeq	r2, r1, r4, ror r8
   128c0:	andeq	r2, r1, r4, ror r8
   128c4:	andeq	r2, r1, r4, ror r8
   128c8:	andeq	r2, r1, r4, ror r8
   128cc:	andeq	r2, r1, r4, ror r8
   128d0:	andeq	r2, r1, r4, ror r8
   128d4:	andeq	r2, r1, r4, ror r8
   128d8:	andeq	r2, r1, r4, ror r8
   128dc:	andeq	r2, r1, r4, ror r8
   128e0:	andeq	r2, r1, r4, ror r8
   128e4:	andeq	r2, r1, r4, ror r8
   128e8:	andeq	r2, r1, r4, ror r8
   128ec:	andeq	r2, r1, r4, ror r8
   128f0:	andeq	r2, r1, r4, ror r8
   128f4:	andeq	r2, r1, r4, ror r8
   128f8:	andeq	r2, r1, r4, ror r8
   128fc:	andeq	r2, r1, r4, ror r8
   12900:	andeq	r2, r1, r4, ror r8
   12904:	andeq	r2, r1, r4, ror r8
   12908:	andeq	r2, r1, r4, ror r8
   1290c:	andeq	r2, r1, r4, ror r8
   12910:	andeq	r2, r1, r4, ror r8
   12914:	andeq	r2, r1, r4, asr #26
   12918:	ldr	r0, [sp, #100]	; 0x64
   1291c:	bl	10c20 <iswprint@plt>
   12920:	cmp	r0, #0
   12924:	moveq	r8, #0
   12928:	add	fp, fp, r9
   1292c:	add	r0, sp, #104	; 0x68
   12930:	bl	10bd8 <mbsinit@plt>
   12934:	cmp	r0, #0
   12938:	bne	129ac <strspn@plt+0x1c18>
   1293c:	add	r5, r6, fp
   12940:	ldr	r3, [sp, #52]	; 0x34
   12944:	add	r4, r3, r5
   12948:	add	r3, sp, #104	; 0x68
   1294c:	ldr	r2, [sp, #28]
   12950:	sub	r2, r2, r5
   12954:	mov	r1, r4
   12958:	add	r0, sp, #100	; 0x64
   1295c:	bl	11a1c <strspn@plt+0xc88>
   12960:	subs	r9, r0, #0
   12964:	beq	12a20 <strspn@plt+0x1c8c>
   12968:	cmn	r9, #1
   1296c:	beq	129bc <strspn@plt+0x1c28>
   12970:	cmn	r9, #2
   12974:	beq	12824 <strspn@plt+0x1a90>
   12978:	ldr	r3, [sp, #32]
   1297c:	cmp	sl, #2
   12980:	movne	r3, #0
   12984:	andeq	r3, r3, #1
   12988:	cmp	r3, #0
   1298c:	beq	12918 <strspn@plt+0x1b84>
   12990:	cmp	r9, #1
   12994:	bls	12918 <strspn@plt+0x1b84>
   12998:	sub	r3, r9, #1
   1299c:	add	r5, r3, r5
   129a0:	ldr	r3, [sp, #52]	; 0x34
   129a4:	add	r5, r3, r5
   129a8:	b	1287c <strspn@plt+0x1ae8>
   129ac:	ldr	r4, [sp, #88]	; 0x58
   129b0:	mov	r2, fp
   129b4:	ldr	fp, [sp, #92]	; 0x5c
   129b8:	b	129cc <strspn@plt+0x1c38>
   129bc:	ldr	r4, [sp, #88]	; 0x58
   129c0:	mov	r2, fp
   129c4:	ldr	fp, [sp, #92]	; 0x5c
   129c8:	mov	r8, #0
   129cc:	cmp	r2, #1
   129d0:	bls	127fc <strspn@plt+0x1a68>
   129d4:	add	r1, r6, r2
   129d8:	ldr	ip, [sp, #64]	; 0x40
   129dc:	mov	r5, #0
   129e0:	eor	r3, r8, #1
   129e4:	ldr	r2, [sp, #48]	; 0x30
   129e8:	and	r3, r3, r2
   129ec:	uxtb	r3, r3
   129f0:	ldr	r9, [sp, #32]
   129f4:	ldr	lr, [sp, #44]	; 0x2c
   129f8:	ldr	r2, [sp, #56]	; 0x38
   129fc:	str	r8, [sp, #56]	; 0x38
   12a00:	ldr	r0, [sp, #36]	; 0x24
   12a04:	b	12aa0 <strspn@plt+0x1d0c>
   12a08:	mov	r8, #0
   12a0c:	b	129cc <strspn@plt+0x1c38>
   12a10:	mov	r8, #0
   12a14:	b	129cc <strspn@plt+0x1c38>
   12a18:	mov	r8, #0
   12a1c:	b	129cc <strspn@plt+0x1c38>
   12a20:	ldr	r4, [sp, #88]	; 0x58
   12a24:	mov	r2, fp
   12a28:	ldr	fp, [sp, #92]	; 0x5c
   12a2c:	b	129cc <strspn@plt+0x1c38>
   12a30:	cmp	r2, #0
   12a34:	beq	12a48 <strspn@plt+0x1cb4>
   12a38:	cmp	r7, fp
   12a3c:	movhi	r2, #92	; 0x5c
   12a40:	strbhi	r2, [r0, fp]
   12a44:	add	fp, fp, #1
   12a48:	add	r8, r6, #1
   12a4c:	cmp	r1, r8
   12a50:	bls	12b58 <strspn@plt+0x1dc4>
   12a54:	eor	r2, r5, #1
   12a58:	and	r2, r2, lr
   12a5c:	ands	r2, r2, #255	; 0xff
   12a60:	beq	12b74 <strspn@plt+0x1de0>
   12a64:	cmp	r7, fp
   12a68:	movhi	r2, #39	; 0x27
   12a6c:	strbhi	r2, [r0, fp]
   12a70:	add	r2, fp, #1
   12a74:	cmp	r7, r2
   12a78:	movhi	lr, #39	; 0x27
   12a7c:	strbhi	lr, [r0, r2]
   12a80:	add	fp, fp, #2
   12a84:	mov	r6, r8
   12a88:	mov	r2, r3
   12a8c:	mov	lr, r3
   12a90:	cmp	r7, fp
   12a94:	strbhi	r4, [r0, fp]
   12a98:	add	fp, fp, #1
   12a9c:	ldrb	r4, [ip, #1]!
   12aa0:	cmp	r3, #0
   12aa4:	beq	12a30 <strspn@plt+0x1c9c>
   12aa8:	cmp	r9, #0
   12aac:	bne	12db0 <strspn@plt+0x201c>
   12ab0:	eor	r5, lr, #1
   12ab4:	cmp	sl, #2
   12ab8:	movne	r5, #0
   12abc:	andeq	r5, r5, #1
   12ac0:	cmp	r5, #0
   12ac4:	beq	12afc <strspn@plt+0x1d68>
   12ac8:	cmp	r7, fp
   12acc:	movhi	lr, #39	; 0x27
   12ad0:	strbhi	lr, [r0, fp]
   12ad4:	add	lr, fp, #1
   12ad8:	cmp	r7, lr
   12adc:	movhi	r8, #36	; 0x24
   12ae0:	strbhi	r8, [r0, lr]
   12ae4:	add	lr, fp, #2
   12ae8:	cmp	r7, lr
   12aec:	movhi	r8, #39	; 0x27
   12af0:	strbhi	r8, [r0, lr]
   12af4:	add	fp, fp, #3
   12af8:	mov	lr, r5
   12afc:	cmp	r7, fp
   12b00:	movhi	r5, #92	; 0x5c
   12b04:	strbhi	r5, [r0, fp]
   12b08:	add	r5, fp, #1
   12b0c:	cmp	r7, r5
   12b10:	lsrhi	r8, r4, #6
   12b14:	addhi	r8, r8, #48	; 0x30
   12b18:	strbhi	r8, [r0, r5]
   12b1c:	add	r8, fp, #2
   12b20:	cmp	r7, r8
   12b24:	lsrhi	r5, r4, #3
   12b28:	andhi	r5, r5, #7
   12b2c:	addhi	r5, r5, #48	; 0x30
   12b30:	strbhi	r5, [r0, r8]
   12b34:	add	fp, fp, #3
   12b38:	and	r4, r4, #7
   12b3c:	add	r4, r4, #48	; 0x30
   12b40:	add	r5, r6, #1
   12b44:	cmp	r1, r5
   12b48:	bls	12b64 <strspn@plt+0x1dd0>
   12b4c:	mov	r6, r5
   12b50:	mov	r5, r3
   12b54:	b	12a90 <strspn@plt+0x1cfc>
   12b58:	str	lr, [sp, #44]	; 0x2c
   12b5c:	ldr	r8, [sp, #56]	; 0x38
   12b60:	b	12434 <strspn@plt+0x16a0>
   12b64:	str	lr, [sp, #44]	; 0x2c
   12b68:	ldr	r8, [sp, #56]	; 0x38
   12b6c:	mov	r5, r3
   12b70:	b	12434 <strspn@plt+0x16a0>
   12b74:	mov	r6, r8
   12b78:	b	12a90 <strspn@plt+0x1cfc>
   12b7c:	mov	r5, #0
   12b80:	b	12550 <strspn@plt+0x17bc>
   12b84:	mov	r8, r5
   12b88:	ldr	r5, [sp, #48]	; 0x30
   12b8c:	mov	r4, #48	; 0x30
   12b90:	b	12550 <strspn@plt+0x17bc>
   12b94:	ldr	r8, [sp, #32]
   12b98:	mov	r4, #48	; 0x30
   12b9c:	b	12550 <strspn@plt+0x17bc>
   12ba0:	ldr	r8, [sp, #32]
   12ba4:	mov	r4, #48	; 0x30
   12ba8:	b	12550 <strspn@plt+0x17bc>
   12bac:	mov	r8, #0
   12bb0:	mov	r5, r8
   12bb4:	b	12550 <strspn@plt+0x17bc>
   12bb8:	mov	r8, #0
   12bbc:	mov	r5, r8
   12bc0:	b	12550 <strspn@plt+0x17bc>
   12bc4:	mov	r8, #0
   12bc8:	mov	r5, r8
   12bcc:	b	12550 <strspn@plt+0x17bc>
   12bd0:	mov	r8, #0
   12bd4:	mov	r5, r8
   12bd8:	b	12550 <strspn@plt+0x17bc>
   12bdc:	ldr	r3, [sp, #52]	; 0x34
   12be0:	ldrb	r8, [r3, r6]
   12be4:	adds	r8, r8, #0
   12be8:	movne	r8, #1
   12bec:	b	12660 <strspn@plt+0x18cc>
   12bf0:	cmp	sl, #2
   12bf4:	movne	r3, #0
   12bf8:	moveq	r3, #1
   12bfc:	ldr	r1, [sp, #32]
   12c00:	mov	r2, r1
   12c04:	and	r2, r2, r3
   12c08:	cmp	fp, #0
   12c0c:	movne	r2, #0
   12c10:	andeq	r2, r2, #1
   12c14:	cmp	r2, #0
   12c18:	bne	12dc8 <strspn@plt+0x2034>
   12c1c:	eor	r2, r1, #1
   12c20:	and	r3, r3, r2
   12c24:	ldr	r1, [sp, #80]	; 0x50
   12c28:	tst	r1, r3
   12c2c:	beq	12ca4 <strspn@plt+0x1f10>
   12c30:	ldr	r3, [sp, #40]	; 0x28
   12c34:	cmp	r3, #0
   12c38:	bne	12c60 <strspn@plt+0x1ecc>
   12c3c:	ldr	r1, [sp, #76]	; 0x4c
   12c40:	clz	r3, r7
   12c44:	lsr	r3, r3, #5
   12c48:	cmp	r1, #0
   12c4c:	moveq	r3, #0
   12c50:	cmp	r3, #0
   12c54:	beq	12ca4 <strspn@plt+0x1f10>
   12c58:	ldr	r7, [sp, #76]	; 0x4c
   12c5c:	b	11cf4 <strspn@plt+0xf60>
   12c60:	ldr	r3, [sp, #168]	; 0xa8
   12c64:	str	r3, [sp, #16]
   12c68:	ldr	r3, [sp, #164]	; 0xa4
   12c6c:	str	r3, [sp, #12]
   12c70:	ldr	r3, [sp, #160]	; 0xa0
   12c74:	str	r3, [sp, #8]
   12c78:	ldr	r3, [sp, #156]	; 0x9c
   12c7c:	str	r3, [sp, #4]
   12c80:	mov	r3, #5
   12c84:	str	r3, [sp]
   12c88:	ldr	r3, [sp, #28]
   12c8c:	ldr	r2, [sp, #52]	; 0x34
   12c90:	ldr	r1, [sp, #76]	; 0x4c
   12c94:	ldr	r0, [sp, #36]	; 0x24
   12c98:	bl	11c94 <strspn@plt+0xf00>
   12c9c:	mov	fp, r0
   12ca0:	b	12da4 <strspn@plt+0x2010>
   12ca4:	mov	sl, r7
   12ca8:	ldr	r3, [sp, #72]	; 0x48
   12cac:	cmp	r3, #0
   12cb0:	moveq	r2, #0
   12cb4:	andne	r2, r2, #1
   12cb8:	cmp	r2, #0
   12cbc:	beq	12cec <strspn@plt+0x1f58>
   12cc0:	mov	r2, r3
   12cc4:	ldrb	r3, [r3]
   12cc8:	cmp	r3, #0
   12ccc:	beq	12cec <strspn@plt+0x1f58>
   12cd0:	ldr	r1, [sp, #36]	; 0x24
   12cd4:	cmp	sl, fp
   12cd8:	strbhi	r3, [r1, fp]
   12cdc:	add	fp, fp, #1
   12ce0:	ldrb	r3, [r2, #1]!
   12ce4:	cmp	r3, #0
   12ce8:	bne	12cd4 <strspn@plt+0x1f40>
   12cec:	cmp	sl, fp
   12cf0:	movhi	r3, #0
   12cf4:	ldrhi	r2, [sp, #36]	; 0x24
   12cf8:	strbhi	r3, [r2, fp]
   12cfc:	b	12da4 <strspn@plt+0x2010>
   12d00:	mov	r8, sl
   12d04:	mov	sl, r7
   12d08:	ldr	r3, [sp, #32]
   12d0c:	str	r3, [sp, #48]	; 0x30
   12d10:	b	12d4c <strspn@plt+0x1fb8>
   12d14:	mov	r8, sl
   12d18:	mov	sl, r7
   12d1c:	b	12d4c <strspn@plt+0x1fb8>
   12d20:	mov	r8, sl
   12d24:	mov	sl, r7
   12d28:	b	12d4c <strspn@plt+0x1fb8>
   12d2c:	strdeq	r5, [r1], -ip
   12d30:	andeq	r5, r1, ip, lsl #2
   12d34:	andeq	r5, r1, r0, lsl #2
   12d38:	mov	r8, sl
   12d3c:	mov	sl, r7
   12d40:	b	12d4c <strspn@plt+0x1fb8>
   12d44:	mov	r8, sl
   12d48:	mov	sl, r7
   12d4c:	ldr	r3, [sp, #48]	; 0x30
   12d50:	cmp	r8, #2
   12d54:	movne	r3, #0
   12d58:	andeq	r3, r3, #1
   12d5c:	cmp	r3, #0
   12d60:	movne	r8, #4
   12d64:	ldr	r3, [sp, #168]	; 0xa8
   12d68:	str	r3, [sp, #16]
   12d6c:	ldr	r3, [sp, #164]	; 0xa4
   12d70:	str	r3, [sp, #12]
   12d74:	mov	r3, #0
   12d78:	str	r3, [sp, #8]
   12d7c:	ldr	r3, [sp, #156]	; 0x9c
   12d80:	bic	r3, r3, #2
   12d84:	str	r3, [sp, #4]
   12d88:	str	r8, [sp]
   12d8c:	ldr	r3, [sp, #28]
   12d90:	ldr	r2, [sp, #52]	; 0x34
   12d94:	mov	r1, sl
   12d98:	ldr	r0, [sp, #36]	; 0x24
   12d9c:	bl	11c94 <strspn@plt+0xf00>
   12da0:	mov	fp, r0
   12da4:	mov	r0, fp
   12da8:	add	sp, sp, #116	; 0x74
   12dac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12db0:	mov	r8, sl
   12db4:	mov	sl, r7
   12db8:	b	12d4c <strspn@plt+0x1fb8>
   12dbc:	mov	r8, sl
   12dc0:	mov	sl, r7
   12dc4:	b	12d4c <strspn@plt+0x1fb8>
   12dc8:	mov	r8, sl
   12dcc:	mov	sl, r7
   12dd0:	b	12d4c <strspn@plt+0x1fb8>
   12dd4:	mov	r8, sl
   12dd8:	mov	sl, r7
   12ddc:	b	12d64 <strspn@plt+0x1fd0>
   12de0:	mov	r3, #1
   12de4:	str	r3, [sp, #32]
   12de8:	str	r3, [sp, #48]	; 0x30
   12dec:	str	r3, [sp, #60]	; 0x3c
   12df0:	ldr	r3, [pc, #-196]	; 12d34 <strspn@plt+0x1fa0>
   12df4:	str	r3, [sp, #72]	; 0x48
   12df8:	mov	fp, #0
   12dfc:	mov	sl, #5
   12e00:	b	11d50 <strspn@plt+0xfbc>
   12e04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e08:	sub	sp, sp, #52	; 0x34
   12e0c:	mov	r5, r0
   12e10:	str	r1, [sp, #24]
   12e14:	str	r2, [sp, #28]
   12e18:	mov	r4, r3
   12e1c:	bl	10ce0 <__errno_location@plt>
   12e20:	str	r0, [sp, #32]
   12e24:	ldr	r3, [r0]
   12e28:	str	r3, [sp, #36]	; 0x24
   12e2c:	ldr	r3, [pc, #396]	; 12fc0 <strspn@plt+0x222c>
   12e30:	ldr	r6, [r3]
   12e34:	cmn	r5, #-2147483647	; 0x80000001
   12e38:	movne	r3, #0
   12e3c:	moveq	r3, #1
   12e40:	orrs	r3, r3, r5, lsr #31
   12e44:	bne	12f84 <strspn@plt+0x21f0>
   12e48:	ldr	r3, [pc, #368]	; 12fc0 <strspn@plt+0x222c>
   12e4c:	ldr	r2, [r3, #4]
   12e50:	cmp	r5, r2
   12e54:	blt	12ebc <strspn@plt+0x2128>
   12e58:	str	r2, [sp, #44]	; 0x2c
   12e5c:	add	r3, r3, #8
   12e60:	cmp	r6, r3
   12e64:	beq	12f88 <strspn@plt+0x21f4>
   12e68:	sub	r2, r5, r2
   12e6c:	mov	r3, #8
   12e70:	str	r3, [sp]
   12e74:	mvn	r3, #-2147483648	; 0x80000000
   12e78:	add	r2, r2, #1
   12e7c:	add	r1, sp, #44	; 0x2c
   12e80:	mov	r0, r6
   12e84:	bl	13d08 <strspn@plt+0x2f74>
   12e88:	mov	r6, r0
   12e8c:	ldr	r3, [pc, #300]	; 12fc0 <strspn@plt+0x222c>
   12e90:	str	r0, [r3]
   12e94:	ldr	r7, [pc, #292]	; 12fc0 <strspn@plt+0x222c>
   12e98:	ldr	r0, [r7, #4]
   12e9c:	ldr	r2, [sp, #44]	; 0x2c
   12ea0:	sub	r2, r2, r0
   12ea4:	lsl	r2, r2, #3
   12ea8:	mov	r1, #0
   12eac:	add	r0, r6, r0, lsl #3
   12eb0:	bl	10cf8 <memset@plt>
   12eb4:	ldr	r3, [sp, #44]	; 0x2c
   12eb8:	str	r3, [r7, #4]
   12ebc:	add	fp, r6, r5, lsl #3
   12ec0:	ldr	r8, [r6, r5, lsl #3]
   12ec4:	ldr	r7, [fp, #4]
   12ec8:	ldr	r9, [r4, #4]
   12ecc:	orr	r9, r9, #1
   12ed0:	add	sl, r4, #8
   12ed4:	ldr	r3, [r4, #44]	; 0x2c
   12ed8:	str	r3, [sp, #16]
   12edc:	ldr	r3, [r4, #40]	; 0x28
   12ee0:	str	r3, [sp, #12]
   12ee4:	str	sl, [sp, #8]
   12ee8:	str	r9, [sp, #4]
   12eec:	ldr	r3, [r4]
   12ef0:	str	r3, [sp]
   12ef4:	ldr	r3, [sp, #28]
   12ef8:	ldr	r2, [sp, #24]
   12efc:	mov	r1, r8
   12f00:	mov	r0, r7
   12f04:	bl	11c94 <strspn@plt+0xf00>
   12f08:	cmp	r8, r0
   12f0c:	bhi	12f6c <strspn@plt+0x21d8>
   12f10:	add	r8, r0, #1
   12f14:	str	r8, [r6, r5, lsl #3]
   12f18:	ldr	r3, [pc, #164]	; 12fc4 <strspn@plt+0x2230>
   12f1c:	cmp	r7, r3
   12f20:	beq	12f2c <strspn@plt+0x2198>
   12f24:	mov	r0, r7
   12f28:	bl	14394 <strspn@plt+0x3600>
   12f2c:	mov	r0, r8
   12f30:	bl	13b84 <strspn@plt+0x2df0>
   12f34:	mov	r7, r0
   12f38:	str	r0, [fp, #4]
   12f3c:	ldr	r3, [r4, #44]	; 0x2c
   12f40:	str	r3, [sp, #16]
   12f44:	ldr	r3, [r4, #40]	; 0x28
   12f48:	str	r3, [sp, #12]
   12f4c:	str	sl, [sp, #8]
   12f50:	str	r9, [sp, #4]
   12f54:	ldr	r3, [r4]
   12f58:	str	r3, [sp]
   12f5c:	ldr	r3, [sp, #28]
   12f60:	ldr	r2, [sp, #24]
   12f64:	mov	r1, r8
   12f68:	bl	11c94 <strspn@plt+0xf00>
   12f6c:	ldr	r3, [sp, #32]
   12f70:	ldr	r2, [sp, #36]	; 0x24
   12f74:	str	r2, [r3]
   12f78:	mov	r0, r7
   12f7c:	add	sp, sp, #52	; 0x34
   12f80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f84:	bl	10d7c <abort@plt>
   12f88:	sub	r2, r5, r2
   12f8c:	mov	r3, #8
   12f90:	str	r3, [sp]
   12f94:	mvn	r3, #-2147483648	; 0x80000000
   12f98:	add	r2, r2, #1
   12f9c:	add	r1, sp, #44	; 0x2c
   12fa0:	mov	r0, #0
   12fa4:	bl	13d08 <strspn@plt+0x2f74>
   12fa8:	mov	r6, r0
   12fac:	ldr	r3, [pc, #12]	; 12fc0 <strspn@plt+0x222c>
   12fb0:	str	r0, [r3], #8
   12fb4:	ldm	r3, {r0, r1}
   12fb8:	stm	r6, {r0, r1}
   12fbc:	b	12e94 <strspn@plt+0x2100>
   12fc0:	ldrdeq	r6, [r2], -ip
   12fc4:	andeq	r6, r2, r0, asr r1
   12fc8:	push	{r4, r5, r6, lr}
   12fcc:	mov	r4, r0
   12fd0:	bl	10ce0 <__errno_location@plt>
   12fd4:	mov	r5, r0
   12fd8:	ldr	r6, [r0]
   12fdc:	cmp	r4, #0
   12fe0:	ldr	r3, [pc, #20]	; 12ffc <strspn@plt+0x2268>
   12fe4:	moveq	r4, r3
   12fe8:	mov	r1, #48	; 0x30
   12fec:	mov	r0, r4
   12ff0:	bl	14070 <strspn@plt+0x32dc>
   12ff4:	str	r6, [r5]
   12ff8:	pop	{r4, r5, r6, pc}
   12ffc:	andeq	r6, r2, r0, asr r2
   13000:	subs	r3, r0, #0
   13004:	ldr	r2, [pc, #8]	; 13014 <strspn@plt+0x2280>
   13008:	moveq	r3, r2
   1300c:	ldr	r0, [r3]
   13010:	bx	lr
   13014:	andeq	r6, r2, r0, asr r2
   13018:	subs	r3, r0, #0
   1301c:	ldr	r2, [pc, #8]	; 1302c <strspn@plt+0x2298>
   13020:	moveq	r3, r2
   13024:	str	r1, [r3]
   13028:	bx	lr
   1302c:	andeq	r6, r2, r0, asr r2
   13030:	push	{lr}		; (str lr, [sp, #-4]!)
   13034:	subs	r3, r0, #0
   13038:	ldr	r0, [pc, #44]	; 1306c <strspn@plt+0x22d8>
   1303c:	moveq	r3, r0
   13040:	add	r3, r3, #8
   13044:	lsr	lr, r1, #5
   13048:	and	r1, r1, #31
   1304c:	ldr	ip, [r3, lr, lsl #2]
   13050:	lsr	r0, ip, r1
   13054:	eor	r2, r2, r0
   13058:	and	r2, r2, #1
   1305c:	eor	r1, ip, r2, lsl r1
   13060:	str	r1, [r3, lr, lsl #2]
   13064:	and	r0, r0, #1
   13068:	pop	{pc}		; (ldr pc, [sp], #4)
   1306c:	andeq	r6, r2, r0, asr r2
   13070:	subs	r3, r0, #0
   13074:	ldr	r2, [pc, #12]	; 13088 <strspn@plt+0x22f4>
   13078:	moveq	r3, r2
   1307c:	ldr	r0, [r3, #4]
   13080:	str	r1, [r3, #4]
   13084:	bx	lr
   13088:	andeq	r6, r2, r0, asr r2
   1308c:	subs	r3, r0, #0
   13090:	ldr	r0, [pc, #40]	; 130c0 <strspn@plt+0x232c>
   13094:	moveq	r3, r0
   13098:	mov	r0, #10
   1309c:	str	r0, [r3]
   130a0:	cmp	r2, #0
   130a4:	cmpne	r1, #0
   130a8:	beq	130b8 <strspn@plt+0x2324>
   130ac:	str	r1, [r3, #40]	; 0x28
   130b0:	str	r2, [r3, #44]	; 0x2c
   130b4:	bx	lr
   130b8:	push	{r4, lr}
   130bc:	bl	10d7c <abort@plt>
   130c0:	andeq	r6, r2, r0, asr r2
   130c4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   130c8:	sub	sp, sp, #24
   130cc:	mov	r7, r0
   130d0:	mov	r8, r1
   130d4:	mov	r9, r2
   130d8:	mov	sl, r3
   130dc:	ldr	r4, [sp, #56]	; 0x38
   130e0:	cmp	r4, #0
   130e4:	ldr	r3, [pc, #84]	; 13140 <strspn@plt+0x23ac>
   130e8:	moveq	r4, r3
   130ec:	bl	10ce0 <__errno_location@plt>
   130f0:	mov	r5, r0
   130f4:	ldr	r6, [r0]
   130f8:	ldr	r3, [r4, #44]	; 0x2c
   130fc:	str	r3, [sp, #16]
   13100:	ldr	r3, [r4, #40]	; 0x28
   13104:	str	r3, [sp, #12]
   13108:	add	r3, r4, #8
   1310c:	str	r3, [sp, #8]
   13110:	ldr	r3, [r4, #4]
   13114:	str	r3, [sp, #4]
   13118:	ldr	r3, [r4]
   1311c:	str	r3, [sp]
   13120:	mov	r3, sl
   13124:	mov	r2, r9
   13128:	mov	r1, r8
   1312c:	mov	r0, r7
   13130:	bl	11c94 <strspn@plt+0xf00>
   13134:	str	r6, [r5]
   13138:	add	sp, sp, #24
   1313c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13140:	andeq	r6, r2, r0, asr r2
   13144:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13148:	sub	sp, sp, #44	; 0x2c
   1314c:	str	r0, [sp, #28]
   13150:	str	r1, [sp, #32]
   13154:	mov	r6, r2
   13158:	subs	r4, r3, #0
   1315c:	ldr	r3, [pc, #172]	; 13210 <strspn@plt+0x247c>
   13160:	moveq	r4, r3
   13164:	bl	10ce0 <__errno_location@plt>
   13168:	mov	r7, r0
   1316c:	ldr	fp, [r0]
   13170:	ldr	r5, [r4, #4]
   13174:	cmp	r6, #0
   13178:	orreq	r5, r5, #1
   1317c:	add	r9, r4, #8
   13180:	ldr	r3, [r4, #44]	; 0x2c
   13184:	str	r3, [sp, #16]
   13188:	ldr	r3, [r4, #40]	; 0x28
   1318c:	str	r3, [sp, #12]
   13190:	str	r9, [sp, #8]
   13194:	str	r5, [sp, #4]
   13198:	ldr	r3, [r4]
   1319c:	str	r3, [sp]
   131a0:	ldr	r3, [sp, #32]
   131a4:	ldr	r2, [sp, #28]
   131a8:	mov	r1, #0
   131ac:	mov	r0, r1
   131b0:	bl	11c94 <strspn@plt+0xf00>
   131b4:	mov	sl, r0
   131b8:	add	r8, r0, #1
   131bc:	mov	r0, r8
   131c0:	bl	13b84 <strspn@plt+0x2df0>
   131c4:	str	r0, [sp, #36]	; 0x24
   131c8:	ldr	r3, [r4, #44]	; 0x2c
   131cc:	str	r3, [sp, #16]
   131d0:	ldr	r3, [r4, #40]	; 0x28
   131d4:	str	r3, [sp, #12]
   131d8:	str	r9, [sp, #8]
   131dc:	str	r5, [sp, #4]
   131e0:	ldr	r3, [r4]
   131e4:	str	r3, [sp]
   131e8:	ldr	r3, [sp, #32]
   131ec:	ldr	r2, [sp, #28]
   131f0:	mov	r1, r8
   131f4:	bl	11c94 <strspn@plt+0xf00>
   131f8:	str	fp, [r7]
   131fc:	cmp	r6, #0
   13200:	strne	sl, [r6]
   13204:	ldr	r0, [sp, #36]	; 0x24
   13208:	add	sp, sp, #44	; 0x2c
   1320c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13210:	andeq	r6, r2, r0, asr r2
   13214:	push	{r4, lr}
   13218:	mov	r3, r2
   1321c:	mov	r2, #0
   13220:	bl	13144 <strspn@plt+0x23b0>
   13224:	pop	{r4, pc}
   13228:	push	{r4, r5, r6, r7, r8, lr}
   1322c:	ldr	r3, [pc, #140]	; 132c0 <strspn@plt+0x252c>
   13230:	ldr	r7, [r3]
   13234:	ldr	r3, [r3, #4]
   13238:	cmp	r3, #1
   1323c:	ble	13268 <strspn@plt+0x24d4>
   13240:	mov	r5, r7
   13244:	mov	r4, #1
   13248:	ldr	r6, [pc, #112]	; 132c0 <strspn@plt+0x252c>
   1324c:	ldr	r0, [r5, #12]
   13250:	bl	14394 <strspn@plt+0x3600>
   13254:	add	r4, r4, #1
   13258:	add	r5, r5, #8
   1325c:	ldr	r3, [r6, #4]
   13260:	cmp	r3, r4
   13264:	bgt	1324c <strspn@plt+0x24b8>
   13268:	ldr	r0, [r7, #4]
   1326c:	ldr	r3, [pc, #80]	; 132c4 <strspn@plt+0x2530>
   13270:	cmp	r0, r3
   13274:	beq	13290 <strspn@plt+0x24fc>
   13278:	bl	14394 <strspn@plt+0x3600>
   1327c:	ldr	r3, [pc, #60]	; 132c0 <strspn@plt+0x252c>
   13280:	mov	r2, #256	; 0x100
   13284:	str	r2, [r3, #8]
   13288:	ldr	r2, [pc, #52]	; 132c4 <strspn@plt+0x2530>
   1328c:	str	r2, [r3, #12]
   13290:	ldr	r3, [pc, #48]	; 132c8 <strspn@plt+0x2534>
   13294:	cmp	r7, r3
   13298:	beq	132b0 <strspn@plt+0x251c>
   1329c:	mov	r0, r7
   132a0:	bl	14394 <strspn@plt+0x3600>
   132a4:	ldr	r3, [pc, #20]	; 132c0 <strspn@plt+0x252c>
   132a8:	add	r2, r3, #8
   132ac:	str	r2, [r3]
   132b0:	mov	r2, #1
   132b4:	ldr	r3, [pc, #4]	; 132c0 <strspn@plt+0x252c>
   132b8:	str	r2, [r3, #4]
   132bc:	pop	{r4, r5, r6, r7, r8, pc}
   132c0:	ldrdeq	r6, [r2], -ip
   132c4:	andeq	r6, r2, r0, asr r1
   132c8:	andeq	r6, r2, r4, ror #1
   132cc:	push	{r4, lr}
   132d0:	ldr	r3, [pc, #8]	; 132e0 <strspn@plt+0x254c>
   132d4:	mvn	r2, #0
   132d8:	bl	12e04 <strspn@plt+0x2070>
   132dc:	pop	{r4, pc}
   132e0:	andeq	r6, r2, r0, asr r2
   132e4:	push	{r4, lr}
   132e8:	ldr	r3, [pc, #4]	; 132f4 <strspn@plt+0x2560>
   132ec:	bl	12e04 <strspn@plt+0x2070>
   132f0:	pop	{r4, pc}
   132f4:	andeq	r6, r2, r0, asr r2
   132f8:	push	{r4, lr}
   132fc:	mov	r1, r0
   13300:	mov	r0, #0
   13304:	bl	132cc <strspn@plt+0x2538>
   13308:	pop	{r4, pc}
   1330c:	push	{r4, lr}
   13310:	mov	r2, r1
   13314:	mov	r1, r0
   13318:	mov	r0, #0
   1331c:	bl	132e4 <strspn@plt+0x2550>
   13320:	pop	{r4, pc}
   13324:	push	{r4, r5, lr}
   13328:	sub	sp, sp, #52	; 0x34
   1332c:	mov	r4, r0
   13330:	mov	r5, r2
   13334:	mov	r0, sp
   13338:	bl	11b2c <strspn@plt+0xd98>
   1333c:	mov	r3, sp
   13340:	mvn	r2, #0
   13344:	mov	r1, r5
   13348:	mov	r0, r4
   1334c:	bl	12e04 <strspn@plt+0x2070>
   13350:	add	sp, sp, #52	; 0x34
   13354:	pop	{r4, r5, pc}
   13358:	push	{r4, r5, r6, lr}
   1335c:	sub	sp, sp, #48	; 0x30
   13360:	mov	r4, r0
   13364:	mov	r5, r2
   13368:	mov	r6, r3
   1336c:	mov	r0, sp
   13370:	bl	11b2c <strspn@plt+0xd98>
   13374:	mov	r3, sp
   13378:	mov	r2, r6
   1337c:	mov	r1, r5
   13380:	mov	r0, r4
   13384:	bl	12e04 <strspn@plt+0x2070>
   13388:	add	sp, sp, #48	; 0x30
   1338c:	pop	{r4, r5, r6, pc}
   13390:	push	{r4, lr}
   13394:	mov	r2, r1
   13398:	mov	r1, r0
   1339c:	mov	r0, #0
   133a0:	bl	13324 <strspn@plt+0x2590>
   133a4:	pop	{r4, pc}
   133a8:	push	{r4, lr}
   133ac:	mov	r3, r2
   133b0:	mov	r2, r1
   133b4:	mov	r1, r0
   133b8:	mov	r0, #0
   133bc:	bl	13358 <strspn@plt+0x25c4>
   133c0:	pop	{r4, pc}
   133c4:	push	{r4, r5, r6, lr}
   133c8:	sub	sp, sp, #48	; 0x30
   133cc:	mov	r4, r0
   133d0:	mov	r5, r1
   133d4:	mov	r6, r2
   133d8:	mov	ip, sp
   133dc:	ldr	lr, [pc, #64]	; 13424 <strspn@plt+0x2690>
   133e0:	ldm	lr!, {r0, r1, r2, r3}
   133e4:	stmia	ip!, {r0, r1, r2, r3}
   133e8:	ldm	lr!, {r0, r1, r2, r3}
   133ec:	stmia	ip!, {r0, r1, r2, r3}
   133f0:	ldm	lr, {r0, r1, r2, r3}
   133f4:	stm	ip, {r0, r1, r2, r3}
   133f8:	mov	r2, #1
   133fc:	mov	r1, r6
   13400:	mov	r0, sp
   13404:	bl	13030 <strspn@plt+0x229c>
   13408:	mov	r3, sp
   1340c:	mov	r2, r5
   13410:	mov	r1, r4
   13414:	mov	r0, #0
   13418:	bl	12e04 <strspn@plt+0x2070>
   1341c:	add	sp, sp, #48	; 0x30
   13420:	pop	{r4, r5, r6, pc}
   13424:	andeq	r6, r2, r0, asr r2
   13428:	push	{r4, lr}
   1342c:	mov	r2, r1
   13430:	mvn	r1, #0
   13434:	bl	133c4 <strspn@plt+0x2630>
   13438:	pop	{r4, pc}
   1343c:	push	{r4, lr}
   13440:	mov	r1, #58	; 0x3a
   13444:	bl	13428 <strspn@plt+0x2694>
   13448:	pop	{r4, pc}
   1344c:	push	{r4, lr}
   13450:	mov	r2, #58	; 0x3a
   13454:	bl	133c4 <strspn@plt+0x2630>
   13458:	pop	{r4, pc}
   1345c:	push	{r4, r5, lr}
   13460:	sub	sp, sp, #100	; 0x64
   13464:	mov	r4, r0
   13468:	mov	r5, r2
   1346c:	mov	r0, sp
   13470:	bl	11b2c <strspn@plt+0xd98>
   13474:	add	lr, sp, #48	; 0x30
   13478:	mov	ip, sp
   1347c:	ldm	ip!, {r0, r1, r2, r3}
   13480:	stmia	lr!, {r0, r1, r2, r3}
   13484:	ldm	ip!, {r0, r1, r2, r3}
   13488:	stmia	lr!, {r0, r1, r2, r3}
   1348c:	ldm	ip, {r0, r1, r2, r3}
   13490:	stm	lr, {r0, r1, r2, r3}
   13494:	mov	r2, #1
   13498:	mov	r1, #58	; 0x3a
   1349c:	add	r0, sp, #48	; 0x30
   134a0:	bl	13030 <strspn@plt+0x229c>
   134a4:	add	r3, sp, #48	; 0x30
   134a8:	mvn	r2, #0
   134ac:	mov	r1, r5
   134b0:	mov	r0, r4
   134b4:	bl	12e04 <strspn@plt+0x2070>
   134b8:	add	sp, sp, #100	; 0x64
   134bc:	pop	{r4, r5, pc}
   134c0:	push	{r4, r5, r6, r7, lr}
   134c4:	sub	sp, sp, #52	; 0x34
   134c8:	mov	r4, r0
   134cc:	mov	r6, r1
   134d0:	mov	r7, r2
   134d4:	mov	r5, r3
   134d8:	mov	ip, sp
   134dc:	ldr	lr, [pc, #64]	; 13524 <strspn@plt+0x2790>
   134e0:	ldm	lr!, {r0, r1, r2, r3}
   134e4:	stmia	ip!, {r0, r1, r2, r3}
   134e8:	ldm	lr!, {r0, r1, r2, r3}
   134ec:	stmia	ip!, {r0, r1, r2, r3}
   134f0:	ldm	lr, {r0, r1, r2, r3}
   134f4:	stm	ip, {r0, r1, r2, r3}
   134f8:	mov	r2, r7
   134fc:	mov	r1, r6
   13500:	mov	r0, sp
   13504:	bl	1308c <strspn@plt+0x22f8>
   13508:	mov	r3, sp
   1350c:	ldr	r2, [sp, #72]	; 0x48
   13510:	mov	r1, r5
   13514:	mov	r0, r4
   13518:	bl	12e04 <strspn@plt+0x2070>
   1351c:	add	sp, sp, #52	; 0x34
   13520:	pop	{r4, r5, r6, r7, pc}
   13524:	andeq	r6, r2, r0, asr r2
   13528:	push	{lr}		; (str lr, [sp, #-4]!)
   1352c:	sub	sp, sp, #12
   13530:	mvn	ip, #0
   13534:	str	ip, [sp]
   13538:	bl	134c0 <strspn@plt+0x272c>
   1353c:	add	sp, sp, #12
   13540:	pop	{pc}		; (ldr pc, [sp], #4)
   13544:	push	{r4, lr}
   13548:	mov	r3, r2
   1354c:	mov	r2, r1
   13550:	mov	r1, r0
   13554:	mov	r0, #0
   13558:	bl	13528 <strspn@plt+0x2794>
   1355c:	pop	{r4, pc}
   13560:	push	{lr}		; (str lr, [sp, #-4]!)
   13564:	sub	sp, sp, #12
   13568:	str	r3, [sp]
   1356c:	mov	r3, r2
   13570:	mov	r2, r1
   13574:	mov	r1, r0
   13578:	mov	r0, #0
   1357c:	bl	134c0 <strspn@plt+0x272c>
   13580:	add	sp, sp, #12
   13584:	pop	{pc}		; (ldr pc, [sp], #4)
   13588:	push	{r4, lr}
   1358c:	ldr	r3, [pc, #4]	; 13598 <strspn@plt+0x2804>
   13590:	bl	12e04 <strspn@plt+0x2070>
   13594:	pop	{r4, pc}
   13598:	andeq	r6, r2, ip, ror #1
   1359c:	push	{r4, lr}
   135a0:	mov	r2, r1
   135a4:	mov	r1, r0
   135a8:	mov	r0, #0
   135ac:	bl	13588 <strspn@plt+0x27f4>
   135b0:	pop	{r4, pc}
   135b4:	push	{r4, lr}
   135b8:	mvn	r2, #0
   135bc:	bl	13588 <strspn@plt+0x27f4>
   135c0:	pop	{r4, pc}
   135c4:	push	{r4, lr}
   135c8:	mov	r1, r0
   135cc:	mov	r0, #0
   135d0:	bl	135b4 <strspn@plt+0x2820>
   135d4:	pop	{r4, pc}
   135d8:	push	{r4, r5, r6, lr}
   135dc:	sub	sp, sp, #32
   135e0:	mov	r4, r0
   135e4:	ldr	r5, [sp, #48]	; 0x30
   135e8:	ldr	r6, [sp, #52]	; 0x34
   135ec:	cmp	r1, #0
   135f0:	beq	136a8 <strspn@plt+0x2914>
   135f4:	str	r3, [sp, #4]
   135f8:	str	r2, [sp]
   135fc:	mov	r3, r1
   13600:	ldr	r2, [pc, #940]	; 139b4 <strspn@plt+0x2c20>
   13604:	mov	r1, #1
   13608:	bl	10d1c <__fprintf_chk@plt>
   1360c:	mov	r2, #5
   13610:	ldr	r1, [pc, #928]	; 139b8 <strspn@plt+0x2c24>
   13614:	mov	r0, #0
   13618:	bl	10bfc <dcgettext@plt>
   1361c:	ldr	r3, [pc, #920]	; 139bc <strspn@plt+0x2c28>
   13620:	str	r3, [sp]
   13624:	mov	r3, r0
   13628:	ldr	r2, [pc, #912]	; 139c0 <strspn@plt+0x2c2c>
   1362c:	mov	r1, #1
   13630:	mov	r0, r4
   13634:	bl	10d1c <__fprintf_chk@plt>
   13638:	mov	r1, r4
   1363c:	mov	r0, #10
   13640:	bl	10bf0 <fputc_unlocked@plt>
   13644:	mov	r2, #5
   13648:	ldr	r1, [pc, #884]	; 139c4 <strspn@plt+0x2c30>
   1364c:	mov	r0, #0
   13650:	bl	10bfc <dcgettext@plt>
   13654:	ldr	r3, [pc, #876]	; 139c8 <strspn@plt+0x2c34>
   13658:	mov	r2, r0
   1365c:	mov	r1, #1
   13660:	mov	r0, r4
   13664:	bl	10d1c <__fprintf_chk@plt>
   13668:	mov	r1, r4
   1366c:	mov	r0, #10
   13670:	bl	10bf0 <fputc_unlocked@plt>
   13674:	cmp	r6, #9
   13678:	ldrls	pc, [pc, r6, lsl #2]
   1367c:	b	1394c <strspn@plt+0x2bb8>
   13680:	andeq	r3, r1, r4, ror #13
   13684:	andeq	r3, r1, r0, asr #13
   13688:	andeq	r3, r1, ip, ror #13
   1368c:	andeq	r3, r1, ip, lsl r7
   13690:	andeq	r3, r1, r4, asr r7
   13694:	muleq	r1, r4, r7
   13698:	ldrdeq	r3, [r1], -ip
   1369c:	andeq	r3, r1, ip, lsr #16
   136a0:	andeq	r3, r1, r4, lsl #17
   136a4:	andeq	r3, r1, r4, ror #17
   136a8:	str	r3, [sp]
   136ac:	mov	r3, r2
   136b0:	ldr	r2, [pc, #788]	; 139cc <strspn@plt+0x2c38>
   136b4:	mov	r1, #1
   136b8:	bl	10d1c <__fprintf_chk@plt>
   136bc:	b	1360c <strspn@plt+0x2878>
   136c0:	mov	r2, #5
   136c4:	ldr	r1, [pc, #772]	; 139d0 <strspn@plt+0x2c3c>
   136c8:	mov	r0, #0
   136cc:	bl	10bfc <dcgettext@plt>
   136d0:	ldr	r3, [r5]
   136d4:	mov	r2, r0
   136d8:	mov	r1, #1
   136dc:	mov	r0, r4
   136e0:	bl	10d1c <__fprintf_chk@plt>
   136e4:	add	sp, sp, #32
   136e8:	pop	{r4, r5, r6, pc}
   136ec:	mov	r2, #5
   136f0:	ldr	r1, [pc, #732]	; 139d4 <strspn@plt+0x2c40>
   136f4:	mov	r0, #0
   136f8:	bl	10bfc <dcgettext@plt>
   136fc:	ldr	r3, [r5]
   13700:	ldr	r2, [r5, #4]
   13704:	str	r2, [sp]
   13708:	mov	r2, r0
   1370c:	mov	r1, #1
   13710:	mov	r0, r4
   13714:	bl	10d1c <__fprintf_chk@plt>
   13718:	b	136e4 <strspn@plt+0x2950>
   1371c:	mov	r2, #5
   13720:	ldr	r1, [pc, #688]	; 139d8 <strspn@plt+0x2c44>
   13724:	mov	r0, #0
   13728:	bl	10bfc <dcgettext@plt>
   1372c:	ldr	r3, [r5]
   13730:	ldr	r2, [r5, #8]
   13734:	str	r2, [sp, #4]
   13738:	ldr	r2, [r5, #4]
   1373c:	str	r2, [sp]
   13740:	mov	r2, r0
   13744:	mov	r1, #1
   13748:	mov	r0, r4
   1374c:	bl	10d1c <__fprintf_chk@plt>
   13750:	b	136e4 <strspn@plt+0x2950>
   13754:	mov	r2, #5
   13758:	ldr	r1, [pc, #636]	; 139dc <strspn@plt+0x2c48>
   1375c:	mov	r0, #0
   13760:	bl	10bfc <dcgettext@plt>
   13764:	ldr	r3, [r5]
   13768:	ldr	r2, [r5, #12]
   1376c:	str	r2, [sp, #8]
   13770:	ldr	r2, [r5, #8]
   13774:	str	r2, [sp, #4]
   13778:	ldr	r2, [r5, #4]
   1377c:	str	r2, [sp]
   13780:	mov	r2, r0
   13784:	mov	r1, #1
   13788:	mov	r0, r4
   1378c:	bl	10d1c <__fprintf_chk@plt>
   13790:	b	136e4 <strspn@plt+0x2950>
   13794:	mov	r2, #5
   13798:	ldr	r1, [pc, #576]	; 139e0 <strspn@plt+0x2c4c>
   1379c:	mov	r0, #0
   137a0:	bl	10bfc <dcgettext@plt>
   137a4:	ldr	r3, [r5]
   137a8:	ldr	r2, [r5, #16]
   137ac:	str	r2, [sp, #12]
   137b0:	ldr	r2, [r5, #12]
   137b4:	str	r2, [sp, #8]
   137b8:	ldr	r2, [r5, #8]
   137bc:	str	r2, [sp, #4]
   137c0:	ldr	r2, [r5, #4]
   137c4:	str	r2, [sp]
   137c8:	mov	r2, r0
   137cc:	mov	r1, #1
   137d0:	mov	r0, r4
   137d4:	bl	10d1c <__fprintf_chk@plt>
   137d8:	b	136e4 <strspn@plt+0x2950>
   137dc:	mov	r2, #5
   137e0:	ldr	r1, [pc, #508]	; 139e4 <strspn@plt+0x2c50>
   137e4:	mov	r0, #0
   137e8:	bl	10bfc <dcgettext@plt>
   137ec:	ldr	r3, [r5]
   137f0:	ldr	r2, [r5, #20]
   137f4:	str	r2, [sp, #16]
   137f8:	ldr	r2, [r5, #16]
   137fc:	str	r2, [sp, #12]
   13800:	ldr	r2, [r5, #12]
   13804:	str	r2, [sp, #8]
   13808:	ldr	r2, [r5, #8]
   1380c:	str	r2, [sp, #4]
   13810:	ldr	r2, [r5, #4]
   13814:	str	r2, [sp]
   13818:	mov	r2, r0
   1381c:	mov	r1, #1
   13820:	mov	r0, r4
   13824:	bl	10d1c <__fprintf_chk@plt>
   13828:	b	136e4 <strspn@plt+0x2950>
   1382c:	mov	r2, #5
   13830:	ldr	r1, [pc, #432]	; 139e8 <strspn@plt+0x2c54>
   13834:	mov	r0, #0
   13838:	bl	10bfc <dcgettext@plt>
   1383c:	ldr	r3, [r5]
   13840:	ldr	r2, [r5, #24]
   13844:	str	r2, [sp, #20]
   13848:	ldr	r2, [r5, #20]
   1384c:	str	r2, [sp, #16]
   13850:	ldr	r2, [r5, #16]
   13854:	str	r2, [sp, #12]
   13858:	ldr	r2, [r5, #12]
   1385c:	str	r2, [sp, #8]
   13860:	ldr	r2, [r5, #8]
   13864:	str	r2, [sp, #4]
   13868:	ldr	r2, [r5, #4]
   1386c:	str	r2, [sp]
   13870:	mov	r2, r0
   13874:	mov	r1, #1
   13878:	mov	r0, r4
   1387c:	bl	10d1c <__fprintf_chk@plt>
   13880:	b	136e4 <strspn@plt+0x2950>
   13884:	mov	r2, #5
   13888:	ldr	r1, [pc, #348]	; 139ec <strspn@plt+0x2c58>
   1388c:	mov	r0, #0
   13890:	bl	10bfc <dcgettext@plt>
   13894:	ldr	r3, [r5]
   13898:	ldr	r2, [r5, #28]
   1389c:	str	r2, [sp, #24]
   138a0:	ldr	r2, [r5, #24]
   138a4:	str	r2, [sp, #20]
   138a8:	ldr	r2, [r5, #20]
   138ac:	str	r2, [sp, #16]
   138b0:	ldr	r2, [r5, #16]
   138b4:	str	r2, [sp, #12]
   138b8:	ldr	r2, [r5, #12]
   138bc:	str	r2, [sp, #8]
   138c0:	ldr	r2, [r5, #8]
   138c4:	str	r2, [sp, #4]
   138c8:	ldr	r2, [r5, #4]
   138cc:	str	r2, [sp]
   138d0:	mov	r2, r0
   138d4:	mov	r1, #1
   138d8:	mov	r0, r4
   138dc:	bl	10d1c <__fprintf_chk@plt>
   138e0:	b	136e4 <strspn@plt+0x2950>
   138e4:	mov	r2, #5
   138e8:	ldr	r1, [pc, #256]	; 139f0 <strspn@plt+0x2c5c>
   138ec:	mov	r0, #0
   138f0:	bl	10bfc <dcgettext@plt>
   138f4:	ldr	r3, [r5]
   138f8:	ldr	r2, [r5, #32]
   138fc:	str	r2, [sp, #28]
   13900:	ldr	r2, [r5, #28]
   13904:	str	r2, [sp, #24]
   13908:	ldr	r2, [r5, #24]
   1390c:	str	r2, [sp, #20]
   13910:	ldr	r2, [r5, #20]
   13914:	str	r2, [sp, #16]
   13918:	ldr	r2, [r5, #16]
   1391c:	str	r2, [sp, #12]
   13920:	ldr	r2, [r5, #12]
   13924:	str	r2, [sp, #8]
   13928:	ldr	r2, [r5, #8]
   1392c:	str	r2, [sp, #4]
   13930:	ldr	r2, [r5, #4]
   13934:	str	r2, [sp]
   13938:	mov	r2, r0
   1393c:	mov	r1, #1
   13940:	mov	r0, r4
   13944:	bl	10d1c <__fprintf_chk@plt>
   13948:	b	136e4 <strspn@plt+0x2950>
   1394c:	mov	r2, #5
   13950:	ldr	r1, [pc, #156]	; 139f4 <strspn@plt+0x2c60>
   13954:	mov	r0, #0
   13958:	bl	10bfc <dcgettext@plt>
   1395c:	ldr	r3, [r5]
   13960:	ldr	r2, [r5, #32]
   13964:	str	r2, [sp, #28]
   13968:	ldr	r2, [r5, #28]
   1396c:	str	r2, [sp, #24]
   13970:	ldr	r2, [r5, #24]
   13974:	str	r2, [sp, #20]
   13978:	ldr	r2, [r5, #20]
   1397c:	str	r2, [sp, #16]
   13980:	ldr	r2, [r5, #16]
   13984:	str	r2, [sp, #12]
   13988:	ldr	r2, [r5, #12]
   1398c:	str	r2, [sp, #8]
   13990:	ldr	r2, [r5, #8]
   13994:	str	r2, [sp, #4]
   13998:	ldr	r2, [r5, #4]
   1399c:	str	r2, [sp]
   139a0:	mov	r2, r0
   139a4:	mov	r1, #1
   139a8:	mov	r0, r4
   139ac:	bl	10d1c <__fprintf_chk@plt>
   139b0:	b	136e4 <strspn@plt+0x2950>
   139b4:	andeq	r5, r1, r8, ror r1
   139b8:	andeq	r5, r1, ip, lsl #3
   139bc:	andeq	r0, r0, r6, ror #15
   139c0:	andeq	r5, r1, r4, ror #8
   139c4:	muleq	r1, r0, r1
   139c8:	andeq	r5, r1, ip, lsr r2
   139cc:	andeq	r5, r1, r4, lsl #3
   139d0:	andeq	r5, r1, r0, ror #4
   139d4:	andeq	r5, r1, r0, ror r2
   139d8:	andeq	r5, r1, r8, lsl #5
   139dc:	andeq	r5, r1, r4, lsr #5
   139e0:	andeq	r5, r1, r4, asr #5
   139e4:	andeq	r5, r1, r8, ror #5
   139e8:	andeq	r5, r1, r0, lsl r3
   139ec:	andeq	r5, r1, ip, lsr r3
   139f0:	andeq	r5, r1, ip, ror #6
   139f4:	andeq	r5, r1, r0, lsr #7
   139f8:	push	{r4, r5, lr}
   139fc:	sub	sp, sp, #12
   13a00:	ldr	r5, [sp, #24]
   13a04:	ldr	ip, [r5]
   13a08:	cmp	ip, #0
   13a0c:	beq	13a3c <strspn@plt+0x2ca8>
   13a10:	mov	lr, r5
   13a14:	mov	ip, #0
   13a18:	add	ip, ip, #1
   13a1c:	ldr	r4, [lr, #4]!
   13a20:	cmp	r4, #0
   13a24:	bne	13a18 <strspn@plt+0x2c84>
   13a28:	str	ip, [sp, #4]
   13a2c:	str	r5, [sp]
   13a30:	bl	135d8 <strspn@plt+0x2844>
   13a34:	add	sp, sp, #12
   13a38:	pop	{r4, r5, pc}
   13a3c:	mov	ip, #0
   13a40:	b	13a28 <strspn@plt+0x2c94>
   13a44:	push	{r4, r5, lr}
   13a48:	sub	sp, sp, #52	; 0x34
   13a4c:	ldr	r4, [sp, #64]	; 0x40
   13a50:	sub	r4, r4, #4
   13a54:	add	r5, sp, #4
   13a58:	mov	ip, #0
   13a5c:	ldr	lr, [r4, #4]!
   13a60:	str	lr, [r5, #4]!
   13a64:	cmp	lr, #0
   13a68:	beq	13a78 <strspn@plt+0x2ce4>
   13a6c:	add	ip, ip, #1
   13a70:	cmp	ip, #10
   13a74:	bne	13a5c <strspn@plt+0x2cc8>
   13a78:	str	ip, [sp, #4]
   13a7c:	add	ip, sp, #8
   13a80:	str	ip, [sp]
   13a84:	bl	135d8 <strspn@plt+0x2844>
   13a88:	add	sp, sp, #52	; 0x34
   13a8c:	pop	{r4, r5, pc}
   13a90:	push	{r3}		; (str r3, [sp, #-4]!)
   13a94:	push	{lr}		; (str lr, [sp, #-4]!)
   13a98:	sub	sp, sp, #16
   13a9c:	add	r3, sp, #24
   13aa0:	str	r3, [sp, #12]
   13aa4:	str	r3, [sp]
   13aa8:	ldr	r3, [sp, #20]
   13aac:	bl	13a44 <strspn@plt+0x2cb0>
   13ab0:	add	sp, sp, #16
   13ab4:	pop	{lr}		; (ldr lr, [sp], #4)
   13ab8:	add	sp, sp, #4
   13abc:	bx	lr
   13ac0:	push	{r4, lr}
   13ac4:	ldr	r3, [pc, #112]	; 13b3c <strspn@plt+0x2da8>
   13ac8:	ldr	r1, [r3]
   13acc:	mov	r0, #10
   13ad0:	bl	10bf0 <fputc_unlocked@plt>
   13ad4:	mov	r2, #5
   13ad8:	ldr	r1, [pc, #96]	; 13b40 <strspn@plt+0x2dac>
   13adc:	mov	r0, #0
   13ae0:	bl	10bfc <dcgettext@plt>
   13ae4:	ldr	r2, [pc, #88]	; 13b44 <strspn@plt+0x2db0>
   13ae8:	mov	r1, r0
   13aec:	mov	r0, #1
   13af0:	bl	10d04 <__printf_chk@plt>
   13af4:	mov	r2, #5
   13af8:	ldr	r1, [pc, #72]	; 13b48 <strspn@plt+0x2db4>
   13afc:	mov	r0, #0
   13b00:	bl	10bfc <dcgettext@plt>
   13b04:	ldr	r3, [pc, #64]	; 13b4c <strspn@plt+0x2db8>
   13b08:	ldr	r2, [pc, #64]	; 13b50 <strspn@plt+0x2dbc>
   13b0c:	mov	r1, r0
   13b10:	mov	r0, #1
   13b14:	bl	10d04 <__printf_chk@plt>
   13b18:	mov	r2, #5
   13b1c:	ldr	r1, [pc, #48]	; 13b54 <strspn@plt+0x2dc0>
   13b20:	mov	r0, #0
   13b24:	bl	10bfc <dcgettext@plt>
   13b28:	ldr	r2, [pc, #40]	; 13b58 <strspn@plt+0x2dc4>
   13b2c:	mov	r1, r0
   13b30:	mov	r0, #1
   13b34:	bl	10d04 <__printf_chk@plt>
   13b38:	pop	{r4, pc}
   13b3c:	andeq	r6, r2, r4, lsr r1
   13b40:	ldrdeq	r5, [r1], -ip
   13b44:	strdeq	r5, [r1], -r0
   13b48:	andeq	r5, r1, r8, lsl #8
   13b4c:	andeq	r4, r1, ip, lsr #26
   13b50:	andeq	r4, r1, r4, asr sp
   13b54:	andeq	r5, r1, ip, lsl r4
   13b58:	andeq	r5, r1, r4, asr #8
   13b5c:	push	{r4, lr}
   13b60:	bl	14190 <strspn@plt+0x33fc>
   13b64:	cmp	r0, #0
   13b68:	popne	{r4, pc}
   13b6c:	bl	14100 <strspn@plt+0x336c>
   13b70:	push	{r4, lr}
   13b74:	bl	14190 <strspn@plt+0x33fc>
   13b78:	cmp	r0, #0
   13b7c:	popne	{r4, pc}
   13b80:	bl	14100 <strspn@plt+0x336c>
   13b84:	push	{r4, lr}
   13b88:	bl	13b5c <strspn@plt+0x2dc8>
   13b8c:	pop	{r4, pc}
   13b90:	push	{r4, r5, r6, lr}
   13b94:	mov	r5, r0
   13b98:	mov	r4, r1
   13b9c:	bl	141c0 <strspn@plt+0x342c>
   13ba0:	cmp	r0, #0
   13ba4:	popne	{r4, r5, r6, pc}
   13ba8:	adds	r4, r4, #0
   13bac:	movne	r4, #1
   13bb0:	cmp	r5, #0
   13bb4:	orreq	r4, r4, #1
   13bb8:	cmp	r4, #0
   13bbc:	popeq	{r4, r5, r6, pc}
   13bc0:	bl	14100 <strspn@plt+0x336c>
   13bc4:	push	{r4, lr}
   13bc8:	cmp	r1, #0
   13bcc:	orreq	r1, r1, #1
   13bd0:	bl	141c0 <strspn@plt+0x342c>
   13bd4:	cmp	r0, #0
   13bd8:	popne	{r4, pc}
   13bdc:	bl	14100 <strspn@plt+0x336c>
   13be0:	push	{r4, r5, r6, lr}
   13be4:	mov	r6, r0
   13be8:	mov	r5, r1
   13bec:	mov	r4, r2
   13bf0:	bl	14528 <strspn@plt+0x3794>
   13bf4:	cmp	r0, #0
   13bf8:	popne	{r4, r5, r6, pc}
   13bfc:	cmp	r6, #0
   13c00:	beq	13c10 <strspn@plt+0x2e7c>
   13c04:	cmp	r5, #0
   13c08:	cmpne	r4, #0
   13c0c:	popeq	{r4, r5, r6, pc}
   13c10:	bl	14100 <strspn@plt+0x336c>
   13c14:	push	{r4, lr}
   13c18:	bl	13be0 <strspn@plt+0x2e4c>
   13c1c:	pop	{r4, pc}
   13c20:	push	{r4, lr}
   13c24:	mov	ip, r1
   13c28:	mov	r3, r2
   13c2c:	cmp	r2, #0
   13c30:	cmpne	r1, #0
   13c34:	moveq	r3, #1
   13c38:	moveq	ip, r3
   13c3c:	mov	r2, r3
   13c40:	mov	r1, ip
   13c44:	bl	14528 <strspn@plt+0x3794>
   13c48:	cmp	r0, #0
   13c4c:	popne	{r4, pc}
   13c50:	bl	14100 <strspn@plt+0x336c>
   13c54:	push	{r4, lr}
   13c58:	mov	r2, r1
   13c5c:	mov	r1, r0
   13c60:	mov	r0, #0
   13c64:	bl	13be0 <strspn@plt+0x2e4c>
   13c68:	pop	{r4, pc}
   13c6c:	push	{r4, lr}
   13c70:	mov	r2, r1
   13c74:	mov	r1, r0
   13c78:	mov	r0, #0
   13c7c:	bl	13c20 <strspn@plt+0x2e8c>
   13c80:	pop	{r4, pc}
   13c84:	push	{r4, r5, r6, r7, r8, lr}
   13c88:	mov	r5, r1
   13c8c:	mov	r6, r2
   13c90:	ldr	r4, [r1]
   13c94:	subs	r7, r0, #0
   13c98:	beq	13cb4 <strspn@plt+0x2f20>
   13c9c:	lsr	r2, r4, #1
   13ca0:	add	r3, r2, #1
   13ca4:	mvn	r3, r3
   13ca8:	cmp	r4, r3
   13cac:	bls	13cd8 <strspn@plt+0x2f44>
   13cb0:	bl	14100 <strspn@plt+0x336c>
   13cb4:	cmp	r4, #0
   13cb8:	bne	13ce0 <strspn@plt+0x2f4c>
   13cbc:	mov	r1, r2
   13cc0:	mov	r0, #64	; 0x40
   13cc4:	bl	1461c <strspn@plt+0x3888>
   13cc8:	cmp	r0, #0
   13ccc:	movne	r4, r0
   13cd0:	addeq	r4, r0, #1
   13cd4:	b	13ce0 <strspn@plt+0x2f4c>
   13cd8:	add	r4, r4, #1
   13cdc:	add	r4, r4, r2
   13ce0:	mov	r2, r6
   13ce4:	mov	r1, r4
   13ce8:	mov	r0, r7
   13cec:	bl	13be0 <strspn@plt+0x2e4c>
   13cf0:	str	r4, [r5]
   13cf4:	pop	{r4, r5, r6, r7, r8, pc}
   13cf8:	push	{r4, lr}
   13cfc:	mov	r2, #1
   13d00:	bl	13c84 <strspn@plt+0x2ef0>
   13d04:	pop	{r4, pc}
   13d08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13d0c:	sub	sp, sp, #12
   13d10:	mov	fp, r0
   13d14:	mov	sl, r1
   13d18:	mov	r9, r2
   13d1c:	mov	r7, r3
   13d20:	ldr	r6, [sp, #48]	; 0x30
   13d24:	ldr	r5, [r1]
   13d28:	asrs	r4, r5, #1
   13d2c:	bmi	13e88 <strspn@plt+0x30f4>
   13d30:	cmp	r5, #0
   13d34:	blt	13e9c <strspn@plt+0x3108>
   13d38:	mvn	r3, #-2147483648	; 0x80000000
   13d3c:	sub	r3, r3, r4
   13d40:	cmp	r5, r3
   13d44:	movle	r3, #0
   13d48:	movgt	r3, #1
   13d4c:	cmp	r3, #0
   13d50:	addeq	r4, r4, r5
   13d54:	mvnne	r4, #-2147483648	; 0x80000000
   13d58:	mvn	r8, r7
   13d5c:	lsr	r8, r8, #31
   13d60:	cmp	r7, r4
   13d64:	movge	r3, #0
   13d68:	andlt	r3, r8, #1
   13d6c:	cmp	r3, #0
   13d70:	movne	r4, r7
   13d74:	cmp	r6, #0
   13d78:	blt	13eb0 <strspn@plt+0x311c>
   13d7c:	cmp	r6, #0
   13d80:	beq	13f5c <strspn@plt+0x31c8>
   13d84:	cmp	r4, #0
   13d88:	blt	13f0c <strspn@plt+0x3178>
   13d8c:	mov	r1, r6
   13d90:	mvn	r0, #-2147483648	; 0x80000000
   13d94:	bl	14828 <strspn@plt+0x3a94>
   13d98:	cmp	r0, r4
   13d9c:	movge	r0, #0
   13da0:	movlt	r0, #1
   13da4:	cmp	r0, #0
   13da8:	mvnne	r3, #-2147483648	; 0x80000000
   13dac:	strne	r3, [sp, #4]
   13db0:	beq	13f44 <strspn@plt+0x31b0>
   13db4:	mov	r1, r6
   13db8:	ldr	r0, [sp, #4]
   13dbc:	bl	14828 <strspn@plt+0x3a94>
   13dc0:	mov	r4, r0
   13dc4:	mov	r1, r6
   13dc8:	ldr	r0, [sp, #4]
   13dcc:	bl	14a48 <strspn@plt+0x3cb4>
   13dd0:	ldr	r3, [sp, #4]
   13dd4:	sub	r1, r3, r1
   13dd8:	cmp	fp, #0
   13ddc:	moveq	r3, #0
   13de0:	streq	r3, [sl]
   13de4:	sub	r3, r4, r5
   13de8:	cmp	r3, r9
   13dec:	bge	13e74 <strspn@plt+0x30e0>
   13df0:	cmp	r9, #0
   13df4:	blt	13f68 <strspn@plt+0x31d4>
   13df8:	cmp	r5, #0
   13dfc:	blt	13f7c <strspn@plt+0x31e8>
   13e00:	mvn	r3, #-2147483648	; 0x80000000
   13e04:	sub	r3, r3, r9
   13e08:	cmp	r5, r3
   13e0c:	movle	r3, #0
   13e10:	movgt	r3, #1
   13e14:	cmp	r3, #0
   13e18:	bne	14024 <strspn@plt+0x3290>
   13e1c:	add	r5, r5, r9
   13e20:	mov	r4, r5
   13e24:	cmp	r7, r5
   13e28:	movge	r7, #0
   13e2c:	andlt	r7, r8, #1
   13e30:	cmp	r7, #0
   13e34:	bne	14024 <strspn@plt+0x3290>
   13e38:	cmp	r6, #0
   13e3c:	blt	13f90 <strspn@plt+0x31fc>
   13e40:	cmp	r6, #0
   13e44:	beq	13e70 <strspn@plt+0x30dc>
   13e48:	cmp	r5, #0
   13e4c:	blt	13fec <strspn@plt+0x3258>
   13e50:	mov	r1, r6
   13e54:	mvn	r0, #-2147483648	; 0x80000000
   13e58:	bl	14828 <strspn@plt+0x3a94>
   13e5c:	cmp	r5, r0
   13e60:	movle	r0, #0
   13e64:	movgt	r0, #1
   13e68:	cmp	r0, #0
   13e6c:	bne	14024 <strspn@plt+0x3290>
   13e70:	mul	r1, r5, r6
   13e74:	mov	r0, fp
   13e78:	bl	13b90 <strspn@plt+0x2dfc>
   13e7c:	str	r4, [sl]
   13e80:	add	sp, sp, #12
   13e84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13e88:	rsb	r3, r4, #-2147483648	; 0x80000000
   13e8c:	cmp	r5, r3
   13e90:	movge	r3, #0
   13e94:	movlt	r3, #1
   13e98:	b	13d4c <strspn@plt+0x2fb8>
   13e9c:	rsb	r3, r5, #-2147483648	; 0x80000000
   13ea0:	cmp	r4, r3
   13ea4:	movge	r3, #0
   13ea8:	movlt	r3, #1
   13eac:	b	13d4c <strspn@plt+0x2fb8>
   13eb0:	cmp	r4, #0
   13eb4:	blt	13edc <strspn@plt+0x3148>
   13eb8:	cmn	r6, #1
   13ebc:	beq	13ef8 <strspn@plt+0x3164>
   13ec0:	mov	r1, r6
   13ec4:	mov	r0, #-2147483648	; 0x80000000
   13ec8:	bl	14828 <strspn@plt+0x3a94>
   13ecc:	cmp	r0, r4
   13ed0:	movge	r0, #0
   13ed4:	movlt	r0, #1
   13ed8:	b	13da4 <strspn@plt+0x3010>
   13edc:	mov	r1, r6
   13ee0:	mvn	r0, #-2147483648	; 0x80000000
   13ee4:	bl	14828 <strspn@plt+0x3a94>
   13ee8:	cmp	r0, r4
   13eec:	movle	r0, #0
   13ef0:	movgt	r0, #1
   13ef4:	b	13da4 <strspn@plt+0x3010>
   13ef8:	add	r0, r4, #-2147483648	; 0x80000000
   13efc:	cmp	r0, #0
   13f00:	movle	r0, #0
   13f04:	movgt	r0, #1
   13f08:	b	13da4 <strspn@plt+0x3010>
   13f0c:	cmn	r4, #1
   13f10:	beq	13f30 <strspn@plt+0x319c>
   13f14:	mov	r1, r4
   13f18:	mov	r0, #-2147483648	; 0x80000000
   13f1c:	bl	14828 <strspn@plt+0x3a94>
   13f20:	cmp	r6, r0
   13f24:	movle	r0, #0
   13f28:	movgt	r0, #1
   13f2c:	b	13da4 <strspn@plt+0x3010>
   13f30:	add	r0, r6, #-2147483648	; 0x80000000
   13f34:	cmp	r0, #0
   13f38:	movle	r0, #0
   13f3c:	movgt	r0, #1
   13f40:	b	13da4 <strspn@plt+0x3010>
   13f44:	mul	r1, r6, r4
   13f48:	cmp	r1, #63	; 0x3f
   13f4c:	movle	r3, #64	; 0x40
   13f50:	strle	r3, [sp, #4]
   13f54:	bgt	13dd8 <strspn@plt+0x3044>
   13f58:	b	13db4 <strspn@plt+0x3020>
   13f5c:	mov	r3, #64	; 0x40
   13f60:	str	r3, [sp, #4]
   13f64:	b	13db4 <strspn@plt+0x3020>
   13f68:	rsb	r3, r9, #-2147483648	; 0x80000000
   13f6c:	cmp	r5, r3
   13f70:	movge	r3, #0
   13f74:	movlt	r3, #1
   13f78:	b	13e14 <strspn@plt+0x3080>
   13f7c:	rsb	r3, r5, #-2147483648	; 0x80000000
   13f80:	cmp	r9, r3
   13f84:	movge	r3, #0
   13f88:	movlt	r3, #1
   13f8c:	b	13e14 <strspn@plt+0x3080>
   13f90:	cmp	r5, #0
   13f94:	blt	13fbc <strspn@plt+0x3228>
   13f98:	cmn	r6, #1
   13f9c:	beq	13fd8 <strspn@plt+0x3244>
   13fa0:	mov	r1, r6
   13fa4:	mov	r0, #-2147483648	; 0x80000000
   13fa8:	bl	14828 <strspn@plt+0x3a94>
   13fac:	cmp	r5, r0
   13fb0:	movle	r0, #0
   13fb4:	movgt	r0, #1
   13fb8:	b	13e68 <strspn@plt+0x30d4>
   13fbc:	mov	r1, r6
   13fc0:	mvn	r0, #-2147483648	; 0x80000000
   13fc4:	bl	14828 <strspn@plt+0x3a94>
   13fc8:	cmp	r5, r0
   13fcc:	movge	r0, #0
   13fd0:	movlt	r0, #1
   13fd4:	b	13e68 <strspn@plt+0x30d4>
   13fd8:	add	r0, r5, #-2147483648	; 0x80000000
   13fdc:	cmp	r0, #0
   13fe0:	movle	r0, #0
   13fe4:	movgt	r0, #1
   13fe8:	b	13e68 <strspn@plt+0x30d4>
   13fec:	cmn	r5, #1
   13ff0:	beq	14010 <strspn@plt+0x327c>
   13ff4:	mov	r1, r5
   13ff8:	mov	r0, #-2147483648	; 0x80000000
   13ffc:	bl	14828 <strspn@plt+0x3a94>
   14000:	cmp	r6, r0
   14004:	movle	r0, #0
   14008:	movgt	r0, #1
   1400c:	b	13e68 <strspn@plt+0x30d4>
   14010:	add	r0, r6, #-2147483648	; 0x80000000
   14014:	cmp	r0, #0
   14018:	movle	r0, #0
   1401c:	movgt	r0, #1
   14020:	b	13e68 <strspn@plt+0x30d4>
   14024:	bl	14100 <strspn@plt+0x336c>
   14028:	push	{r4, lr}
   1402c:	bl	14140 <strspn@plt+0x33ac>
   14030:	cmp	r0, #0
   14034:	popne	{r4, pc}
   14038:	bl	14100 <strspn@plt+0x336c>
   1403c:	push	{r4, lr}
   14040:	mov	r1, #1
   14044:	bl	14028 <strspn@plt+0x3294>
   14048:	pop	{r4, pc}
   1404c:	push	{r4, lr}
   14050:	bl	14140 <strspn@plt+0x33ac>
   14054:	cmp	r0, #0
   14058:	popne	{r4, pc}
   1405c:	bl	14100 <strspn@plt+0x336c>
   14060:	push	{r4, lr}
   14064:	mov	r1, #1
   14068:	bl	1404c <strspn@plt+0x32b8>
   1406c:	pop	{r4, pc}
   14070:	push	{r4, r5, r6, lr}
   14074:	mov	r5, r0
   14078:	mov	r4, r1
   1407c:	mov	r0, r1
   14080:	bl	13b5c <strspn@plt+0x2dc8>
   14084:	mov	r2, r4
   14088:	mov	r1, r5
   1408c:	bl	10bcc <memcpy@plt>
   14090:	pop	{r4, r5, r6, pc}
   14094:	push	{r4, r5, r6, lr}
   14098:	mov	r5, r0
   1409c:	mov	r4, r1
   140a0:	mov	r0, r1
   140a4:	bl	13b70 <strspn@plt+0x2ddc>
   140a8:	mov	r2, r4
   140ac:	mov	r1, r5
   140b0:	bl	10bcc <memcpy@plt>
   140b4:	pop	{r4, r5, r6, pc}
   140b8:	push	{r4, r5, r6, lr}
   140bc:	mov	r5, r0
   140c0:	mov	r4, r1
   140c4:	add	r0, r1, #1
   140c8:	bl	13b70 <strspn@plt+0x2ddc>
   140cc:	mov	r2, #0
   140d0:	strb	r2, [r0, r4]
   140d4:	mov	r2, r4
   140d8:	mov	r1, r5
   140dc:	bl	10bcc <memcpy@plt>
   140e0:	pop	{r4, r5, r6, pc}
   140e4:	push	{r4, lr}
   140e8:	mov	r4, r0
   140ec:	bl	10cc8 <strlen@plt>
   140f0:	add	r1, r0, #1
   140f4:	mov	r0, r4
   140f8:	bl	14070 <strspn@plt+0x32dc>
   140fc:	pop	{r4, pc}
   14100:	push	{r4, lr}
   14104:	ldr	r3, [pc, #40]	; 14134 <strspn@plt+0x33a0>
   14108:	ldr	r4, [r3]
   1410c:	mov	r2, #5
   14110:	ldr	r1, [pc, #32]	; 14138 <strspn@plt+0x33a4>
   14114:	mov	r0, #0
   14118:	bl	10bfc <dcgettext@plt>
   1411c:	mov	r3, r0
   14120:	ldr	r2, [pc, #20]	; 1413c <strspn@plt+0x33a8>
   14124:	mov	r1, #0
   14128:	mov	r0, r4
   1412c:	bl	10c68 <error@plt>
   14130:	bl	10d7c <abort@plt>
   14134:	ldrdeq	r6, [r2], -r8
   14138:	muleq	r1, r4, r4
   1413c:	andeq	r5, r1, r8, asr r0
   14140:	push	{r4, lr}
   14144:	mov	r2, r0
   14148:	mov	r3, r1
   1414c:	cmp	r1, #0
   14150:	cmpne	r0, #0
   14154:	moveq	r3, #1
   14158:	moveq	r2, r3
   1415c:	umull	r0, r1, r2, r3
   14160:	cmp	r0, #0
   14164:	cmpge	r1, #0
   14168:	bne	1417c <strspn@plt+0x33e8>
   1416c:	mov	r1, r3
   14170:	mov	r0, r2
   14174:	bl	10b6c <calloc@plt>
   14178:	pop	{r4, pc}
   1417c:	bl	10ce0 <__errno_location@plt>
   14180:	mov	r3, #12
   14184:	str	r3, [r0]
   14188:	mov	r0, #0
   1418c:	pop	{r4, pc}
   14190:	push	{r4, lr}
   14194:	cmp	r0, #0
   14198:	moveq	r0, #1
   1419c:	cmp	r0, #0
   141a0:	blt	141ac <strspn@plt+0x3418>
   141a4:	bl	10c74 <malloc@plt>
   141a8:	pop	{r4, pc}
   141ac:	bl	10ce0 <__errno_location@plt>
   141b0:	mov	r3, #12
   141b4:	str	r3, [r0]
   141b8:	mov	r0, #0
   141bc:	pop	{r4, pc}
   141c0:	push	{r4, lr}
   141c4:	cmp	r0, #0
   141c8:	beq	141e4 <strspn@plt+0x3450>
   141cc:	cmp	r1, #0
   141d0:	beq	141f0 <strspn@plt+0x345c>
   141d4:	cmp	r1, #0
   141d8:	blt	141fc <strspn@plt+0x3468>
   141dc:	bl	10c08 <realloc@plt>
   141e0:	pop	{r4, pc}
   141e4:	mov	r0, r1
   141e8:	bl	14190 <strspn@plt+0x33fc>
   141ec:	pop	{r4, pc}
   141f0:	bl	14394 <strspn@plt+0x3600>
   141f4:	mov	r0, #0
   141f8:	pop	{r4, pc}
   141fc:	bl	10ce0 <__errno_location@plt>
   14200:	mov	r3, #12
   14204:	str	r3, [r0]
   14208:	mov	r0, #0
   1420c:	pop	{r4, pc}
   14210:	push	{r4, r5, r6, lr}
   14214:	mov	r5, r0
   14218:	bl	10c50 <__fpending@plt>
   1421c:	mov	r6, r0
   14220:	ldr	r4, [r5]
   14224:	and	r4, r4, #32
   14228:	mov	r0, r5
   1422c:	bl	14288 <strspn@plt+0x34f4>
   14230:	cmp	r4, #0
   14234:	bne	1425c <strspn@plt+0x34c8>
   14238:	cmp	r0, #0
   1423c:	popeq	{r4, r5, r6, pc}
   14240:	cmp	r6, #0
   14244:	bne	14278 <strspn@plt+0x34e4>
   14248:	bl	10ce0 <__errno_location@plt>
   1424c:	ldr	r0, [r0]
   14250:	subs	r0, r0, #9
   14254:	mvnne	r0, #0
   14258:	pop	{r4, r5, r6, pc}
   1425c:	cmp	r0, #0
   14260:	bne	14280 <strspn@plt+0x34ec>
   14264:	bl	10ce0 <__errno_location@plt>
   14268:	mov	r3, #0
   1426c:	str	r3, [r0]
   14270:	mvn	r0, #0
   14274:	pop	{r4, r5, r6, pc}
   14278:	mvn	r0, #0
   1427c:	pop	{r4, r5, r6, pc}
   14280:	mvn	r0, #0
   14284:	pop	{r4, r5, r6, pc}
   14288:	push	{r4, r5, r6, lr}
   1428c:	sub	sp, sp, #8
   14290:	mov	r4, r0
   14294:	bl	10d10 <fileno@plt>
   14298:	cmp	r0, #0
   1429c:	blt	14314 <strspn@plt+0x3580>
   142a0:	mov	r0, r4
   142a4:	bl	10c8c <__freading@plt>
   142a8:	cmp	r0, #0
   142ac:	beq	142e0 <strspn@plt+0x354c>
   142b0:	mov	r0, r4
   142b4:	bl	10d10 <fileno@plt>
   142b8:	mov	r3, #1
   142bc:	str	r3, [sp]
   142c0:	mov	r2, #0
   142c4:	mov	r3, #0
   142c8:	bl	10c38 <lseek64@plt>
   142cc:	mvn	r2, #0
   142d0:	mvn	r3, #0
   142d4:	cmp	r1, r3
   142d8:	cmpeq	r0, r2
   142dc:	beq	14320 <strspn@plt+0x358c>
   142e0:	mov	r0, r4
   142e4:	bl	14330 <strspn@plt+0x359c>
   142e8:	cmp	r0, #0
   142ec:	beq	14320 <strspn@plt+0x358c>
   142f0:	bl	10ce0 <__errno_location@plt>
   142f4:	mov	r5, r0
   142f8:	ldr	r6, [r0]
   142fc:	mov	r0, r4
   14300:	bl	10d28 <fclose@plt>
   14304:	cmp	r6, #0
   14308:	strne	r6, [r5]
   1430c:	mvnne	r0, #0
   14310:	b	14328 <strspn@plt+0x3594>
   14314:	mov	r0, r4
   14318:	bl	10d28 <fclose@plt>
   1431c:	b	14328 <strspn@plt+0x3594>
   14320:	mov	r0, r4
   14324:	bl	10d28 <fclose@plt>
   14328:	add	sp, sp, #8
   1432c:	pop	{r4, r5, r6, pc}
   14330:	push	{r4, lr}
   14334:	sub	sp, sp, #8
   14338:	subs	r4, r0, #0
   1433c:	beq	14350 <strspn@plt+0x35bc>
   14340:	mov	r0, r4
   14344:	bl	10c8c <__freading@plt>
   14348:	cmp	r0, #0
   1434c:	bne	14360 <strspn@plt+0x35cc>
   14350:	mov	r0, r4
   14354:	bl	10ba8 <fflush@plt>
   14358:	add	sp, sp, #8
   1435c:	pop	{r4, pc}
   14360:	ldr	r3, [r4]
   14364:	tst	r3, #256	; 0x100
   14368:	bne	14378 <strspn@plt+0x35e4>
   1436c:	mov	r0, r4
   14370:	bl	10ba8 <fflush@plt>
   14374:	b	14358 <strspn@plt+0x35c4>
   14378:	mov	r3, #1
   1437c:	str	r3, [sp]
   14380:	mov	r2, #0
   14384:	mov	r3, #0
   14388:	mov	r0, r4
   1438c:	bl	143ec <strspn@plt+0x3658>
   14390:	b	1436c <strspn@plt+0x35d8>
   14394:	push	{r4, r5, lr}
   14398:	sub	sp, sp, #12
   1439c:	mov	r5, r0
   143a0:	bl	10ce0 <__errno_location@plt>
   143a4:	mov	r4, r0
   143a8:	ldr	r3, [r0]
   143ac:	str	r3, [sp]
   143b0:	str	r3, [sp, #4]
   143b4:	mov	r3, #0
   143b8:	str	r3, [r0]
   143bc:	mov	r0, r5
   143c0:	bl	10bb4 <free@plt>
   143c4:	ldr	r3, [r4]
   143c8:	cmp	r3, #0
   143cc:	moveq	r3, #4
   143d0:	movne	r3, #0
   143d4:	add	r2, sp, #8
   143d8:	add	r3, r2, r3
   143dc:	ldr	r3, [r3, #-8]
   143e0:	str	r3, [r4]
   143e4:	add	sp, sp, #12
   143e8:	pop	{r4, r5, pc}
   143ec:	push	{r4, r5, r6, r7, lr}
   143f0:	sub	sp, sp, #12
   143f4:	mov	r4, r0
   143f8:	mov	r6, r2
   143fc:	mov	r7, r3
   14400:	ldr	r5, [sp, #32]
   14404:	ldr	r2, [r0, #8]
   14408:	ldr	r3, [r0, #4]
   1440c:	cmp	r2, r3
   14410:	beq	14430 <strspn@plt+0x369c>
   14414:	str	r5, [sp]
   14418:	mov	r2, r6
   1441c:	mov	r3, r7
   14420:	mov	r0, r4
   14424:	bl	10d34 <fseeko64@plt>
   14428:	add	sp, sp, #12
   1442c:	pop	{r4, r5, r6, r7, pc}
   14430:	ldr	r2, [r0, #20]
   14434:	ldr	r3, [r0, #16]
   14438:	cmp	r2, r3
   1443c:	bne	14414 <strspn@plt+0x3680>
   14440:	ldr	r3, [r0, #36]	; 0x24
   14444:	cmp	r3, #0
   14448:	bne	14414 <strspn@plt+0x3680>
   1444c:	bl	10d10 <fileno@plt>
   14450:	str	r5, [sp]
   14454:	mov	r2, r6
   14458:	mov	r3, r7
   1445c:	bl	10c38 <lseek64@plt>
   14460:	mvn	r2, #0
   14464:	mvn	r3, #0
   14468:	cmp	r1, r3
   1446c:	cmpeq	r0, r2
   14470:	beq	1448c <strspn@plt+0x36f8>
   14474:	ldr	r3, [r4]
   14478:	bic	r3, r3, #16
   1447c:	str	r3, [r4]
   14480:	strd	r0, [r4, #80]	; 0x50
   14484:	mov	r0, #0
   14488:	b	14428 <strspn@plt+0x3694>
   1448c:	mvn	r0, #0
   14490:	b	14428 <strspn@plt+0x3694>
   14494:	push	{lr}		; (str lr, [sp, #-4]!)
   14498:	sub	sp, sp, #268	; 0x10c
   1449c:	ldr	r2, [pc, #68]	; 144e8 <strspn@plt+0x3754>
   144a0:	add	r1, sp, #4
   144a4:	bl	14574 <strspn@plt+0x37e0>
   144a8:	cmp	r0, #0
   144ac:	movne	r0, #0
   144b0:	bne	144e0 <strspn@plt+0x374c>
   144b4:	ldr	r1, [pc, #48]	; 144ec <strspn@plt+0x3758>
   144b8:	add	r0, sp, #4
   144bc:	bl	10b90 <strcmp@plt>
   144c0:	cmp	r0, #0
   144c4:	moveq	r0, #0
   144c8:	beq	144e0 <strspn@plt+0x374c>
   144cc:	ldr	r1, [pc, #28]	; 144f0 <strspn@plt+0x375c>
   144d0:	add	r0, sp, #4
   144d4:	bl	10b90 <strcmp@plt>
   144d8:	adds	r0, r0, #0
   144dc:	movne	r0, #1
   144e0:	add	sp, sp, #268	; 0x10c
   144e4:	pop	{pc}		; (ldr pc, [sp], #4)
   144e8:	andeq	r0, r0, r1, lsl #2
   144ec:	andeq	r5, r1, r8, lsr #9
   144f0:	andeq	r5, r1, ip, lsr #9
   144f4:	push	{r4, lr}
   144f8:	mov	r0, #14
   144fc:	bl	10d58 <nl_langinfo@plt>
   14500:	cmp	r0, #0
   14504:	beq	1451c <strspn@plt+0x3788>
   14508:	ldrb	r2, [r0]
   1450c:	ldr	r3, [pc, #16]	; 14524 <strspn@plt+0x3790>
   14510:	cmp	r2, #0
   14514:	moveq	r0, r3
   14518:	pop	{r4, pc}
   1451c:	ldr	r0, [pc]	; 14524 <strspn@plt+0x3790>
   14520:	pop	{r4, pc}
   14524:			; <UNDEFINED> instruction: 0x000154b4
   14528:	push	{r4, r5, r6, lr}
   1452c:	mov	r6, r0
   14530:	mov	r5, r1
   14534:	subs	r4, r2, #0
   14538:	beq	14564 <strspn@plt+0x37d0>
   1453c:	mov	r1, r4
   14540:	mvn	r0, #0
   14544:	bl	1461c <strspn@plt+0x3888>
   14548:	cmp	r0, r5
   1454c:	bcs	14564 <strspn@plt+0x37d0>
   14550:	bl	10ce0 <__errno_location@plt>
   14554:	mov	r3, #12
   14558:	str	r3, [r0]
   1455c:	mov	r0, #0
   14560:	pop	{r4, r5, r6, pc}
   14564:	mul	r1, r5, r4
   14568:	mov	r0, r6
   1456c:	bl	141c0 <strspn@plt+0x342c>
   14570:	pop	{r4, r5, r6, pc}
   14574:	push	{r4, r5, r6, lr}
   14578:	mov	r6, r1
   1457c:	mov	r4, r2
   14580:	mov	r1, #0
   14584:	bl	10d40 <setlocale@plt>
   14588:	subs	r5, r0, #0
   1458c:	beq	145b0 <strspn@plt+0x381c>
   14590:	mov	r0, r5
   14594:	bl	10cc8 <strlen@plt>
   14598:	cmp	r4, r0
   1459c:	bhi	145c8 <strspn@plt+0x3834>
   145a0:	cmp	r4, #0
   145a4:	bne	145e0 <strspn@plt+0x384c>
   145a8:	mov	r0, #34	; 0x22
   145ac:	pop	{r4, r5, r6, pc}
   145b0:	cmp	r4, #0
   145b4:	beq	14604 <strspn@plt+0x3870>
   145b8:	mov	r3, #0
   145bc:	strb	r3, [r6]
   145c0:	mov	r0, #22
   145c4:	pop	{r4, r5, r6, pc}
   145c8:	add	r2, r0, #1
   145cc:	mov	r1, r5
   145d0:	mov	r0, r6
   145d4:	bl	10bcc <memcpy@plt>
   145d8:	mov	r0, #0
   145dc:	pop	{r4, r5, r6, pc}
   145e0:	sub	r4, r4, #1
   145e4:	mov	r2, r4
   145e8:	mov	r1, r5
   145ec:	mov	r0, r6
   145f0:	bl	10bcc <memcpy@plt>
   145f4:	mov	r3, #0
   145f8:	strb	r3, [r6, r4]
   145fc:	mov	r0, #34	; 0x22
   14600:	pop	{r4, r5, r6, pc}
   14604:	mov	r0, #22
   14608:	pop	{r4, r5, r6, pc}
   1460c:	push	{r4, lr}
   14610:	mov	r1, #0
   14614:	bl	10d40 <setlocale@plt>
   14618:	pop	{r4, pc}
   1461c:	subs	r2, r1, #1
   14620:	bxeq	lr
   14624:	bcc	147fc <strspn@plt+0x3a68>
   14628:	cmp	r0, r1
   1462c:	bls	147e0 <strspn@plt+0x3a4c>
   14630:	tst	r1, r2
   14634:	beq	147ec <strspn@plt+0x3a58>
   14638:	clz	r3, r0
   1463c:	clz	r2, r1
   14640:	sub	r3, r2, r3
   14644:	rsbs	r3, r3, #31
   14648:	addne	r3, r3, r3, lsl #1
   1464c:	mov	r2, #0
   14650:	addne	pc, pc, r3, lsl #2
   14654:	nop			; (mov r0, r0)
   14658:	cmp	r0, r1, lsl #31
   1465c:	adc	r2, r2, r2
   14660:	subcs	r0, r0, r1, lsl #31
   14664:	cmp	r0, r1, lsl #30
   14668:	adc	r2, r2, r2
   1466c:	subcs	r0, r0, r1, lsl #30
   14670:	cmp	r0, r1, lsl #29
   14674:	adc	r2, r2, r2
   14678:	subcs	r0, r0, r1, lsl #29
   1467c:	cmp	r0, r1, lsl #28
   14680:	adc	r2, r2, r2
   14684:	subcs	r0, r0, r1, lsl #28
   14688:	cmp	r0, r1, lsl #27
   1468c:	adc	r2, r2, r2
   14690:	subcs	r0, r0, r1, lsl #27
   14694:	cmp	r0, r1, lsl #26
   14698:	adc	r2, r2, r2
   1469c:	subcs	r0, r0, r1, lsl #26
   146a0:	cmp	r0, r1, lsl #25
   146a4:	adc	r2, r2, r2
   146a8:	subcs	r0, r0, r1, lsl #25
   146ac:	cmp	r0, r1, lsl #24
   146b0:	adc	r2, r2, r2
   146b4:	subcs	r0, r0, r1, lsl #24
   146b8:	cmp	r0, r1, lsl #23
   146bc:	adc	r2, r2, r2
   146c0:	subcs	r0, r0, r1, lsl #23
   146c4:	cmp	r0, r1, lsl #22
   146c8:	adc	r2, r2, r2
   146cc:	subcs	r0, r0, r1, lsl #22
   146d0:	cmp	r0, r1, lsl #21
   146d4:	adc	r2, r2, r2
   146d8:	subcs	r0, r0, r1, lsl #21
   146dc:	cmp	r0, r1, lsl #20
   146e0:	adc	r2, r2, r2
   146e4:	subcs	r0, r0, r1, lsl #20
   146e8:	cmp	r0, r1, lsl #19
   146ec:	adc	r2, r2, r2
   146f0:	subcs	r0, r0, r1, lsl #19
   146f4:	cmp	r0, r1, lsl #18
   146f8:	adc	r2, r2, r2
   146fc:	subcs	r0, r0, r1, lsl #18
   14700:	cmp	r0, r1, lsl #17
   14704:	adc	r2, r2, r2
   14708:	subcs	r0, r0, r1, lsl #17
   1470c:	cmp	r0, r1, lsl #16
   14710:	adc	r2, r2, r2
   14714:	subcs	r0, r0, r1, lsl #16
   14718:	cmp	r0, r1, lsl #15
   1471c:	adc	r2, r2, r2
   14720:	subcs	r0, r0, r1, lsl #15
   14724:	cmp	r0, r1, lsl #14
   14728:	adc	r2, r2, r2
   1472c:	subcs	r0, r0, r1, lsl #14
   14730:	cmp	r0, r1, lsl #13
   14734:	adc	r2, r2, r2
   14738:	subcs	r0, r0, r1, lsl #13
   1473c:	cmp	r0, r1, lsl #12
   14740:	adc	r2, r2, r2
   14744:	subcs	r0, r0, r1, lsl #12
   14748:	cmp	r0, r1, lsl #11
   1474c:	adc	r2, r2, r2
   14750:	subcs	r0, r0, r1, lsl #11
   14754:	cmp	r0, r1, lsl #10
   14758:	adc	r2, r2, r2
   1475c:	subcs	r0, r0, r1, lsl #10
   14760:	cmp	r0, r1, lsl #9
   14764:	adc	r2, r2, r2
   14768:	subcs	r0, r0, r1, lsl #9
   1476c:	cmp	r0, r1, lsl #8
   14770:	adc	r2, r2, r2
   14774:	subcs	r0, r0, r1, lsl #8
   14778:	cmp	r0, r1, lsl #7
   1477c:	adc	r2, r2, r2
   14780:	subcs	r0, r0, r1, lsl #7
   14784:	cmp	r0, r1, lsl #6
   14788:	adc	r2, r2, r2
   1478c:	subcs	r0, r0, r1, lsl #6
   14790:	cmp	r0, r1, lsl #5
   14794:	adc	r2, r2, r2
   14798:	subcs	r0, r0, r1, lsl #5
   1479c:	cmp	r0, r1, lsl #4
   147a0:	adc	r2, r2, r2
   147a4:	subcs	r0, r0, r1, lsl #4
   147a8:	cmp	r0, r1, lsl #3
   147ac:	adc	r2, r2, r2
   147b0:	subcs	r0, r0, r1, lsl #3
   147b4:	cmp	r0, r1, lsl #2
   147b8:	adc	r2, r2, r2
   147bc:	subcs	r0, r0, r1, lsl #2
   147c0:	cmp	r0, r1, lsl #1
   147c4:	adc	r2, r2, r2
   147c8:	subcs	r0, r0, r1, lsl #1
   147cc:	cmp	r0, r1
   147d0:	adc	r2, r2, r2
   147d4:	subcs	r0, r0, r1
   147d8:	mov	r0, r2
   147dc:	bx	lr
   147e0:	moveq	r0, #1
   147e4:	movne	r0, #0
   147e8:	bx	lr
   147ec:	clz	r2, r1
   147f0:	rsb	r2, r2, #31
   147f4:	lsr	r0, r0, r2
   147f8:	bx	lr
   147fc:	cmp	r0, #0
   14800:	mvnne	r0, #0
   14804:	b	14a68 <strspn@plt+0x3cd4>
   14808:	cmp	r1, #0
   1480c:	beq	147fc <strspn@plt+0x3a68>
   14810:	push	{r0, r1, lr}
   14814:	bl	1461c <strspn@plt+0x3888>
   14818:	pop	{r1, r2, lr}
   1481c:	mul	r3, r2, r0
   14820:	sub	r1, r1, r3
   14824:	bx	lr
   14828:	cmp	r1, #0
   1482c:	beq	14a38 <strspn@plt+0x3ca4>
   14830:	eor	ip, r0, r1
   14834:	rsbmi	r1, r1, #0
   14838:	subs	r2, r1, #1
   1483c:	beq	14a04 <strspn@plt+0x3c70>
   14840:	movs	r3, r0
   14844:	rsbmi	r3, r0, #0
   14848:	cmp	r3, r1
   1484c:	bls	14a10 <strspn@plt+0x3c7c>
   14850:	tst	r1, r2
   14854:	beq	14a20 <strspn@plt+0x3c8c>
   14858:	clz	r2, r3
   1485c:	clz	r0, r1
   14860:	sub	r2, r0, r2
   14864:	rsbs	r2, r2, #31
   14868:	addne	r2, r2, r2, lsl #1
   1486c:	mov	r0, #0
   14870:	addne	pc, pc, r2, lsl #2
   14874:	nop			; (mov r0, r0)
   14878:	cmp	r3, r1, lsl #31
   1487c:	adc	r0, r0, r0
   14880:	subcs	r3, r3, r1, lsl #31
   14884:	cmp	r3, r1, lsl #30
   14888:	adc	r0, r0, r0
   1488c:	subcs	r3, r3, r1, lsl #30
   14890:	cmp	r3, r1, lsl #29
   14894:	adc	r0, r0, r0
   14898:	subcs	r3, r3, r1, lsl #29
   1489c:	cmp	r3, r1, lsl #28
   148a0:	adc	r0, r0, r0
   148a4:	subcs	r3, r3, r1, lsl #28
   148a8:	cmp	r3, r1, lsl #27
   148ac:	adc	r0, r0, r0
   148b0:	subcs	r3, r3, r1, lsl #27
   148b4:	cmp	r3, r1, lsl #26
   148b8:	adc	r0, r0, r0
   148bc:	subcs	r3, r3, r1, lsl #26
   148c0:	cmp	r3, r1, lsl #25
   148c4:	adc	r0, r0, r0
   148c8:	subcs	r3, r3, r1, lsl #25
   148cc:	cmp	r3, r1, lsl #24
   148d0:	adc	r0, r0, r0
   148d4:	subcs	r3, r3, r1, lsl #24
   148d8:	cmp	r3, r1, lsl #23
   148dc:	adc	r0, r0, r0
   148e0:	subcs	r3, r3, r1, lsl #23
   148e4:	cmp	r3, r1, lsl #22
   148e8:	adc	r0, r0, r0
   148ec:	subcs	r3, r3, r1, lsl #22
   148f0:	cmp	r3, r1, lsl #21
   148f4:	adc	r0, r0, r0
   148f8:	subcs	r3, r3, r1, lsl #21
   148fc:	cmp	r3, r1, lsl #20
   14900:	adc	r0, r0, r0
   14904:	subcs	r3, r3, r1, lsl #20
   14908:	cmp	r3, r1, lsl #19
   1490c:	adc	r0, r0, r0
   14910:	subcs	r3, r3, r1, lsl #19
   14914:	cmp	r3, r1, lsl #18
   14918:	adc	r0, r0, r0
   1491c:	subcs	r3, r3, r1, lsl #18
   14920:	cmp	r3, r1, lsl #17
   14924:	adc	r0, r0, r0
   14928:	subcs	r3, r3, r1, lsl #17
   1492c:	cmp	r3, r1, lsl #16
   14930:	adc	r0, r0, r0
   14934:	subcs	r3, r3, r1, lsl #16
   14938:	cmp	r3, r1, lsl #15
   1493c:	adc	r0, r0, r0
   14940:	subcs	r3, r3, r1, lsl #15
   14944:	cmp	r3, r1, lsl #14
   14948:	adc	r0, r0, r0
   1494c:	subcs	r3, r3, r1, lsl #14
   14950:	cmp	r3, r1, lsl #13
   14954:	adc	r0, r0, r0
   14958:	subcs	r3, r3, r1, lsl #13
   1495c:	cmp	r3, r1, lsl #12
   14960:	adc	r0, r0, r0
   14964:	subcs	r3, r3, r1, lsl #12
   14968:	cmp	r3, r1, lsl #11
   1496c:	adc	r0, r0, r0
   14970:	subcs	r3, r3, r1, lsl #11
   14974:	cmp	r3, r1, lsl #10
   14978:	adc	r0, r0, r0
   1497c:	subcs	r3, r3, r1, lsl #10
   14980:	cmp	r3, r1, lsl #9
   14984:	adc	r0, r0, r0
   14988:	subcs	r3, r3, r1, lsl #9
   1498c:	cmp	r3, r1, lsl #8
   14990:	adc	r0, r0, r0
   14994:	subcs	r3, r3, r1, lsl #8
   14998:	cmp	r3, r1, lsl #7
   1499c:	adc	r0, r0, r0
   149a0:	subcs	r3, r3, r1, lsl #7
   149a4:	cmp	r3, r1, lsl #6
   149a8:	adc	r0, r0, r0
   149ac:	subcs	r3, r3, r1, lsl #6
   149b0:	cmp	r3, r1, lsl #5
   149b4:	adc	r0, r0, r0
   149b8:	subcs	r3, r3, r1, lsl #5
   149bc:	cmp	r3, r1, lsl #4
   149c0:	adc	r0, r0, r0
   149c4:	subcs	r3, r3, r1, lsl #4
   149c8:	cmp	r3, r1, lsl #3
   149cc:	adc	r0, r0, r0
   149d0:	subcs	r3, r3, r1, lsl #3
   149d4:	cmp	r3, r1, lsl #2
   149d8:	adc	r0, r0, r0
   149dc:	subcs	r3, r3, r1, lsl #2
   149e0:	cmp	r3, r1, lsl #1
   149e4:	adc	r0, r0, r0
   149e8:	subcs	r3, r3, r1, lsl #1
   149ec:	cmp	r3, r1
   149f0:	adc	r0, r0, r0
   149f4:	subcs	r3, r3, r1
   149f8:	cmp	ip, #0
   149fc:	rsbmi	r0, r0, #0
   14a00:	bx	lr
   14a04:	teq	ip, r0
   14a08:	rsbmi	r0, r0, #0
   14a0c:	bx	lr
   14a10:	movcc	r0, #0
   14a14:	asreq	r0, ip, #31
   14a18:	orreq	r0, r0, #1
   14a1c:	bx	lr
   14a20:	clz	r2, r1
   14a24:	rsb	r2, r2, #31
   14a28:	cmp	ip, #0
   14a2c:	lsr	r0, r3, r2
   14a30:	rsbmi	r0, r0, #0
   14a34:	bx	lr
   14a38:	cmp	r0, #0
   14a3c:	mvngt	r0, #-2147483648	; 0x80000000
   14a40:	movlt	r0, #-2147483648	; 0x80000000
   14a44:	b	14a68 <strspn@plt+0x3cd4>
   14a48:	cmp	r1, #0
   14a4c:	beq	14a38 <strspn@plt+0x3ca4>
   14a50:	push	{r0, r1, lr}
   14a54:	bl	14830 <strspn@plt+0x3a9c>
   14a58:	pop	{r1, r2, lr}
   14a5c:	mul	r3, r2, r0
   14a60:	sub	r1, r1, r3
   14a64:	bx	lr
   14a68:	push	{r1, lr}
   14a6c:	mov	r0, #8
   14a70:	bl	10b84 <raise@plt>
   14a74:	pop	{r1, pc}
   14a78:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14a7c:	mov	r7, r0
   14a80:	ldr	r6, [pc, #72]	; 14ad0 <strspn@plt+0x3d3c>
   14a84:	ldr	r5, [pc, #72]	; 14ad4 <strspn@plt+0x3d40>
   14a88:	add	r6, pc, r6
   14a8c:	add	r5, pc, r5
   14a90:	sub	r6, r6, r5
   14a94:	mov	r8, r1
   14a98:	mov	r9, r2
   14a9c:	bl	10b4c <calloc@plt-0x20>
   14aa0:	asrs	r6, r6, #2
   14aa4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14aa8:	mov	r4, #0
   14aac:	add	r4, r4, #1
   14ab0:	ldr	r3, [r5], #4
   14ab4:	mov	r2, r9
   14ab8:	mov	r1, r8
   14abc:	mov	r0, r7
   14ac0:	blx	r3
   14ac4:	cmp	r6, r4
   14ac8:	bne	14aac <strspn@plt+0x3d18>
   14acc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14ad0:	andeq	r1, r1, r0, lsl #9
   14ad4:	andeq	r1, r1, r8, ror r4
   14ad8:	bx	lr
   14adc:	ldr	r3, [pc, #12]	; 14af0 <strspn@plt+0x3d5c>
   14ae0:	mov	r1, #0
   14ae4:	add	r3, pc, r3
   14ae8:	ldr	r2, [r3]
   14aec:	b	10cec <__cxa_atexit@plt>
   14af0:	andeq	r1, r1, r4, ror #11

Disassembly of section .fini:

00014af4 <.fini>:
   14af4:	push	{r3, lr}
   14af8:	pop	{r3, pc}
