LIBRARY ieee;  
USE ieee.std_logic_1164.ALL;  
USE ieee.std_logic_arith.ALL;  
USE ieee.std_logic_unsigned.ALL; 
ENTITY pc IS 
PORT( 
clr  
: IN STD_LOGIC;  
clk  
: IN STD_LOGIC;  
ld  
: IN STD_LOGIC;  
inc  
: IN STD_LOGIC;  
d  
: IN STD_LOGIC_VECTOR(31 DOWNTO 0);  
q  
: INOUT STD_LOGIC_VECTOR(31 DOWNTO 0));  
END pc; 
ARCHITECTURE description OF pc IS  
BEGIN 
-- you fill in what goes here!!!  
END description; 