links:https://github.com/c0ralline/test.github.io/blob/main/_posts/2025-01-06-overview-hardware.md
#### hardware
1. [crosstalk](https://c0ralline.github.io/test.github.io/crosstalk)
2. [sta](https://c0ralline.github.io/test.github.io/sta)
3. [xilinx-primitive](https://c0ralline.github.io/test.github.io/xilinx-primitive)
4. [tools-in-digital-design-flow](https://c0ralline.github.io/test.github.io/tools-in-digital-design-flow)
5. [xrun](https://c0ralline.github.io/test.github.io/xrun)
6. [spef](https://c0ralline.github.io/test.github.io/spef)
7. [signal-intergrity](https://c0ralline.github.io/test.github.io/signal-intergrity)
8. [statistical-timing-analysis](https://c0ralline.github.io/test.github.io/statistical-timing-analysis)


#### verilog
1. [supply](https://c0ralline.github.io/test.github.io/verilog-supply)
2. [transmission-gate](https://c0ralline.github.io/test.github.io/transmission-gate-in-verilog)
3. [Asynchronous-reset-synchronous-release](https://c0ralline.github.io/test.github.io/Asynchronous-reset-synchronous-release)
4. [config-register](https://c0ralline.github.io/test.github.io/config-register)

#### ddr
1. [ddr-prefetch](https://c0ralline.github.io/test.github.io/ddr-prefetch)
2. [ddrpphy-control](https://c0ralline.github.io/test.github.io/ddrpphy-control)
3. [ddr-training](https://c0ralline.github.io/test.github.io/ddr-training)
4. [ddr3-pin](https://c0ralline.github.io/test.github.io/ddr3-pin)
5. [timing-parameters-in-ddr3](https://c0ralline.github.io/test.github.io/timing-parameters-in-ddr3)
6. [ddr3-mrs](https://c0ralline.github.io/test.github.io/ddr3-mrs)
7. [delayline](https://c0ralline.github.io/test.github.io/ddr-delay-line)
