{"sha": "795dd8d566f4e92584b82fbc6970dde0df3ef10e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Nzk1ZGQ4ZDU2NmY0ZTkyNTg0YjgyZmJjNjk3MGRkZTBkZjNlZjEwZQ==", "commit": {"author": {"name": "James Greenhalgh", "email": "james.greenhalgh@arm.com", "date": "2013-10-15T15:35:05Z"}, "committer": {"name": "James Greenhalgh", "email": "jgreenhalgh@gcc.gnu.org", "date": "2013-10-15T15:35:05Z"}, "message": "[ARM] [Neon types 7/10] Cortex-A15 neon pipeline changes\n\n\t* config/arm/cortex-a15-neon.md: Update pipeline model.\n\nFrom-SVN: r203618", "tree": {"sha": "7563031352cf3aab7daff6c00a944cb4c84b4ded", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/7563031352cf3aab7daff6c00a944cb4c84b4ded"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/795dd8d566f4e92584b82fbc6970dde0df3ef10e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/795dd8d566f4e92584b82fbc6970dde0df3ef10e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/795dd8d566f4e92584b82fbc6970dde0df3ef10e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/795dd8d566f4e92584b82fbc6970dde0df3ef10e/comments", "author": {"login": "jgreenhalgh-arm", "id": 6104025, "node_id": "MDQ6VXNlcjYxMDQwMjU=", "avatar_url": "https://avatars.githubusercontent.com/u/6104025?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jgreenhalgh-arm", "html_url": "https://github.com/jgreenhalgh-arm", "followers_url": "https://api.github.com/users/jgreenhalgh-arm/followers", "following_url": "https://api.github.com/users/jgreenhalgh-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jgreenhalgh-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jgreenhalgh-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jgreenhalgh-arm/subscriptions", "organizations_url": "https://api.github.com/users/jgreenhalgh-arm/orgs", "repos_url": "https://api.github.com/users/jgreenhalgh-arm/repos", "events_url": "https://api.github.com/users/jgreenhalgh-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jgreenhalgh-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "bc5e57e3a3b398c2379984ca40fa8630b307ba87", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bc5e57e3a3b398c2379984ca40fa8630b307ba87", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bc5e57e3a3b398c2379984ca40fa8630b307ba87"}], "stats": {"total": 1323, "additions": 479, "deletions": 844}, "files": [{"sha": "da50c5e841ea80d5b4cf415c326d354e9df35d53", "filename": "gcc/ChangeLog", "status": "modified", "additions": 129, "deletions": 0, "changes": 129, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/795dd8d566f4e92584b82fbc6970dde0df3ef10e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/795dd8d566f4e92584b82fbc6970dde0df3ef10e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=795dd8d566f4e92584b82fbc6970dde0df3ef10e", "patch": "@@ -1,3 +1,132 @@\n+2013-10-15  James Greenhalgh  <james.greenhalgh@arm.com>\n+\n+\t* config/arm/cortex-a15-neon.md\n+\t(cortex_a15_neon_type): New,\n+\n+\t(cortex_a15_neon_int_1): Remove.\n+\t(cortex_a15_neon_int_2): Likewise.\n+\t(cortex_a15_neon_int_3): Likewise.\n+\t(cortex_a15_neon_int_4): Likewise.\n+\t(cortex_a15_neon_int_5): Likewise.\n+\t(cortex_a15_neon_vqneg_vqabs): Likewise.\n+\t(cortex_a15_neon_vmov): Likewise.\n+\t(cortex_a15_neon_vaba): Likewise.\n+\t(cortex_a15_neon_vaba_qqq): Likewise.\n+\t(cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long): Likewise.\n+\t(cortex_a15_neon_mul_qqq_8_16_32_ddd_32): Likewise.\n+\t(cortex_a15_neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar):\n+\tLikewise.\n+\t(cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long): Likewise.\n+\t(cortex_a15_neon_mla_qqq_8_16): Likewise.\n+\t(cortex_a15_neon_mla_ddd_32_qqd_16_ddd_32_scalar): Likewise.\n+\t(cortex_a15_neon_mla_qqq_32_qqd_32_scalar): Likewise.\n+\t(cortex_a15_neon_mul_ddd_16_scalar_32_16_long_scalar): Likewise.\n+\t(cortex_a15_neon_mul_qqd_32_scalar): Likewise.\n+\t(cortex_a15_neon_mla_ddd_16_scalar_qdd_32_16_long_scalar): Likewise.\n+\t(cortex_a15_neon_shift_1): Likewise.\n+\t(cortex_a15_neon_shift_2): Likewise.\n+\t(cortex_a15_neon_shift_3): Likewise.\n+\t(cortex_a15_neon_vshl_ddd): Likewise.\n+\t(cortex_a15_neon_vqshl_vrshl_vqrshl_qqq): Likewise.\n+\t(cortex_a15_neon_vsra_vrsra): Likewise.\n+\t(cortex_a15_neon_fp_vmla_ddd_scalar): Likewise.\n+\t(cortex_a15_neon_fp_vmla_qqq_scalar): Likewise.\n+\t(cortex_a15_neon_bp_3cycle): Likewise.\n+\t(cortex_a15_neon_ldm_2): Likewise.\n+\t(cortex_a15_neon_stm_2): Likewise.\n+\t(cortex_a15_neon_mcr): Likewise.\n+\t(cortex_a15_neon_mrc): Likewise.\n+\t(cortex_a15_neon_fp_vadd_ddd_vabs_dd): Likewise.\n+\t(cortex_a15_neon_fp_vadd_qqq_vabs_qq): Likewise.\n+\t(cortex_a15_neon_fp_vmul_ddd): Likewise.\n+\t(cortex_a15_neon_fp_vmul_qqd): Likewise.\n+\t(cortex_a15_neon_fp_vmla_ddd): Likewise.\n+\t(cortex_a15_neon_fp_vmla_qqq): Likewise.\n+\t(cortex_a15_neon_fp_vmla_ddd_scalar): Likewise.\n+\t(cortex_a15_neon_fp_vmla_qqq_scalar): Likewise.\n+\t(cortex_a15_neon_fp_vrecps_vrsqrts_ddd): Likewise.\n+\t(cortex_a15_neon_fp_vrecps_vrsqrts_qqq): Likewise.\n+\t(cortex_a15_neon_bp_simple): Likewise.\n+\t(cortex_a15_neon_bp_2cycle): Likewise.\n+\t(cortex_a15_neon_bp_3cycle): Likewise.\n+\t(cortex_a15_neon_vld1_1_2_regs): Likewise.\n+\t(cortex_a15_neon_vld1_3_4_regs): Likewise.\n+\t(cortex_a15_neon_vld2_2_regs_vld1_vld2_all_lanes): Likewise.\n+\t(cortex_a15_neon_vld2_4_regs): Likewise.\n+\t(cortex_a15_neon_vld3_vld4): Likewise.\n+\t(cortex_a15_neon_vst1_1_2_regs_vst2_2_regs): Likewise.\n+\t(cortex_a15_neon_vst1_3_4_regs): Likewise.\n+\t(cortex_a15_neon_vst2_4_regs_vst3_vst4): Rename to...\n+\t(cortex_a15_neon_vst2_4_regs_vst3): ...This, update for new attributes.\n+\t(cortex_a15_neon_vst3_vst4): Rename to...\n+\t(cortex_a15_neon_vst4): This, update for new attributes.\n+\t(cortex_a15_neon_vld1_vld2_lane): Update for new attributes.\n+\t(cortex_a15_neon_vld3_vld4_lane): Likewise.\n+\t(cortex_a15_neon_vst1_vst2_lane): Likewise.\n+\t(cortex_a15_neon_vst3_vst4_lane): Likewise.\n+\t(cortex_a15_neon_vld3_vld4_all_lanes): Likewise.\n+\t(cortex_a15_neon_ldm_2): Likewise.\n+\t(cortex_a15_neon_stm_2): Likewise.\n+\t(cortex_a15_neon_mcr): Likewise.\n+\t(cortex_a15_neon_mcr_2_mcrr): Likewise.\n+\t(cortex_a15_neon_mrc): Likewise.\n+\t(cortex_a15_neon_mrrc): Likewise.\n+\n+\t(cortex_a15_neon_abd): New.\n+\t(cortex_a15_neon_abd_q): Likewise.\n+\t(cortex_a15_neon_aba): Likewise.\n+\t(cortex_a15_neon_aba_q): Likewise.\n+\t(cortex_a15_neon_acc): Likewise.\n+\t(cortex_a15_neon_acc_q): Likewise.\n+\t(cortex_a15_neon_arith_basic): Likewise.\n+\t(cortex_a15_neon_arith_complex): Likewise.\n+\t(cortex_a15_neon_multiply): Likewise.\n+\t(cortex_a15_neon_multiply_q): Likewise.\n+\t(cortex_a15_neon_mla): Likewise.\n+\t(cortex_a15_neon_mla_q): Likewise.\n+\t(cortex_a15_neon_sat_mla_long): Likewise.\n+\t(cortex_a15_neon_shift_acc): Likewise.\n+\t(cortex_a15_neon_shift_imm_basic): Likewise.\n+\t(cortex_a15_neon_shift_imm_complex): Likewise.\n+\t(cortex_a15_neon_shift_reg_basic): Likewise.\n+\t(cortex_a15_neon_shift_reg_basic_q): Likewise.\n+\t(cortex_a15_neon_shift_reg_complex): Likewise.\n+\t(cortex_a15_neon_shift_reg_complex_q): Likewise.\n+\t(cortex_a15_neon_fp_negabs): Likewise\n+\t(cortex_a15_neon_fp_arith): Likewise\n+\t(cortex_a15_neon_fp_arith_q): Likewise\n+\t(cortex_a15_neon_fp_cvt_int): Likewise\n+\t(cortex_a15_neon_fp_cvt_int_q): Likewise\n+\t(cortex_a15_neon_fp_cvt_16): Likewise\n+\t(cortex_a15_neon_fp_mul): Likewise\n+\t(cortex_a15_neon_fp_mul_q): Likewise\n+\t(cortex_a15_neon_fp_mla): Likewise\n+\t(cortex_a15_neon_fp_mla_q): Likewise\n+\t(cortex_a15_neon_fp_recps_rsqrte): Likewise.\n+\t(cortex_a15_neon_fp_recps_rsqrte_q): Likewise.\n+\t(cortex_a15_neon_bitops): Likewise.\n+\t(cortex_a15_neon_bitops_q): Likewise.\n+\t(cortex_a15_neon_from_gp): Likewise.\n+\t(cortex_a15_neon_from_gp_q): Likewise.\n+\t(cortex_a15_neon_tbl3_tbl4): Likewise.\n+\t(cortex_a15_neon_zip_q): Likewise.\n+\t(cortex_a15_neon_to_gp): Likewise.\n+\t(cortex_a15_neon_load_a): Likewise.\n+\t(cortex_a15_neon_load_b): Likewise.\n+\t(cortex_a15_neon_load_c): Likewise.\n+\t(cortex_a15_neon_load_d): Likewise.\n+\t(cortex_a15_neon_load_e): Likewise.\n+\t(cortex_a15_neon_load_f): Likewise.\n+\t(cortex_a15_neon_store_a): Likewise.\n+\t(cortex_a15_neon_store_b): Likewise.\n+\t(cortex_a15_neon_store_c): Likewise.\n+\t(cortex_a15_neon_store_d): Likewise.\n+\t(cortex_a15_neon_store_e): Likewise.\n+\t(cortex_a15_neon_store_f): Likewise.\n+\t(cortex_a15_neon_store_g): Likewise.\n+\t(cortex_a15_neon_store_h): Likewise.\n+\t(cortex_a15_vfp_to_from_gp): Likewise.\n+\n 2013-10-15  James Greenhalgh  <james.greenhalgh@arm.com>\n \n \t* config/arm/cortex-a9-neon.md (cortex_a9_neon_type): New."}, {"sha": "ebb6b66f7824ce260594e3965e990c8eef8d0c8b", "filename": "gcc/config/arm/cortex-a15-neon.md", "status": "modified", "additions": 350, "deletions": 844, "changes": 1194, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/795dd8d566f4e92584b82fbc6970dde0df3ef10e/gcc%2Fconfig%2Farm%2Fcortex-a15-neon.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/795dd8d566f4e92584b82fbc6970dde0df3ef10e/gcc%2Fconfig%2Farm%2Fcortex-a15-neon.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a15-neon.md?ref=795dd8d566f4e92584b82fbc6970dde0df3ef10e", "patch": "@@ -17,6 +17,199 @@\n ;; along with GCC; see the file COPYING3.  If not see\n ;; <http://www.gnu.org/licenses/>.\n \n+(define_attr \"cortex_a15_neon_type\"\n+  \"neon_abd, neon_abd_q, neon_arith_acc, neon_arith_acc_q,\n+   neon_arith_basic, neon_arith_complex,\n+   neon_reduc_add_acc, neon_multiply, neon_multiply_q,\n+   neon_multiply_long, neon_mla, neon_mla_q, neon_mla_long,\n+   neon_sat_mla_long, neon_shift_acc, neon_shift_imm_basic,\\\n+   neon_shift_imm_complex,\n+   neon_shift_reg_basic, neon_shift_reg_basic_q, neon_shift_reg_complex,\n+   neon_shift_reg_complex_q, neon_fp_negabs, neon_fp_arith,\n+   neon_fp_arith_q, neon_fp_cvt_int,\n+   neon_fp_cvt_int_q, neon_fp_cvt16, neon_fp_minmax, neon_fp_mul,\n+   neon_fp_mul_q, neon_fp_mla, neon_fp_mla_q, neon_fp_recpe_rsqrte,\n+   neon_fp_recpe_rsqrte_q, neon_bitops, neon_bitops_q, neon_from_gp,\n+   neon_from_gp_q, neon_move, neon_tbl3_tbl4, neon_zip_q, neon_to_gp,\n+   neon_load_a, neon_load_b, neon_load_c, neon_load_d, neon_load_e,\n+   neon_load_f, neon_store_a, neon_store_b, neon_store_c, neon_store_d,\n+   neon_store_e, neon_store_f, neon_store_g, neon_store_h,\n+   unknown\"\n+  (cond [\n+          (eq_attr \"type\" \"neon_abd, neon_abd_long\")\n+            (const_string \"neon_abd\")\n+          (eq_attr \"type\" \"neon_abd_q\")\n+            (const_string \"neon_abd_q\")\n+          (eq_attr \"type\" \"neon_arith_acc, neon_reduc_add_acc,\\\n+                           neon_reduc_add_acc_q\")\n+            (const_string \"neon_arith_acc\")\n+          (eq_attr \"type\" \"neon_arith_acc_q\")\n+            (const_string \"neon_arith_acc_q\")\n+          (eq_attr \"type\" \"neon_add, neon_add_q, neon_add_long,\\\n+                           neon_add_widen, neon_neg, neon_neg_q,\\\n+                           neon_reduc_add, neon_reduc_add_q,\\\n+                           neon_reduc_add_long, neon_sub, neon_sub_q,\\\n+                           neon_sub_long, neon_sub_widen, neon_logic,\\\n+                           neon_logic_q, neon_tst, neon_tst_q\")\n+            (const_string \"neon_arith_basic\")\n+          (eq_attr \"type\" \"neon_abs, neon_abs_q, neon_add_halve_narrow_q,\\\n+                           neon_add_halve, neon_add_halve_q,\\\n+                           neon_sub_halve, neon_sub_halve_q, neon_qabs,\\\n+                           neon_qabs_q, neon_qadd, neon_qadd_q, neon_qneg,\\\n+                           neon_qneg_q, neon_qsub, neon_qsub_q,\\\n+                           neon_sub_halve_narrow_q,\\\n+                           neon_compare, neon_compare_q,\\\n+                           neon_compare_zero, neon_compare_zero_q,\\\n+                           neon_minmax, neon_minmax_q, neon_reduc_minmax,\\\n+                           neon_reduc_minmax_q\")\n+            (const_string \"neon_arith_complex\")\n+\n+          (eq_attr \"type\" \"neon_mul_b, neon_mul_h, neon_mul_s,\\\n+                           neon_mul_h_scalar, neon_mul_s_scalar,\\\n+                           neon_sat_mul_b, neon_sat_mul_h,\\\n+                           neon_sat_mul_s, neon_sat_mul_h_scalar,\\\n+                           neon_sat_mul_s_scalar,\\\n+                           neon_mul_b_long, neon_mul_h_long,\\\n+                           neon_mul_s_long,\\\n+                           neon_mul_h_scalar_long, neon_mul_s_scalar_long,\\\n+                           neon_sat_mul_b_long, neon_sat_mul_h_long,\\\n+                           neon_sat_mul_s_long, neon_sat_mul_h_scalar_long,\\\n+                           neon_sat_mul_s_scalar_long\")\n+            (const_string \"neon_multiply\")\n+          (eq_attr \"type\" \"neon_mul_b_q, neon_mul_h_q, neon_mul_s_q,\\\n+                           neon_mul_h_scalar_q, neon_mul_s_scalar_q,\\\n+                           neon_sat_mul_b_q, neon_sat_mul_h_q,\\\n+                           neon_sat_mul_s_q, neon_sat_mul_h_scalar_q,\\\n+                           neon_sat_mul_s_scalar_q\")\n+            (const_string \"neon_multiply_q\")\n+          (eq_attr \"type\" \"neon_mla_b, neon_mla_h, neon_mla_s,\\\n+                           neon_mla_h_scalar, neon_mla_s_scalar,\\\n+                           neon_mla_b_long, neon_mla_h_long,\\\n+                           neon_mla_s_long,\\\n+                           neon_mla_h_scalar_long, neon_mla_s_scalar_long\")\n+            (const_string \"neon_mla\")\n+          (eq_attr \"type\" \"neon_mla_b_q, neon_mla_h_q, neon_mla_s_q,\\\n+                           neon_mla_h_scalar_q, neon_mla_s_scalar_q\")\n+            (const_string \"neon_mla_q\")\n+          (eq_attr \"type\" \"neon_sat_mla_b_long, neon_sat_mla_h_long,\\\n+                           neon_sat_mla_s_long, neon_sat_mla_h_scalar_long,\\\n+                           neon_sat_mla_s_scalar_long\")\n+            (const_string \"neon_sat_mla_long\")\n+\n+          (eq_attr \"type\" \"neon_shift_acc, neon_shift_acc_q\")\n+            (const_string \"neon_shift_acc\")\n+          (eq_attr \"type\" \"neon_shift_imm, neon_shift_imm_q,\\\n+                           neon_shift_imm_narrow_q, neon_shift_imm_long\")\n+            (const_string \"neon_shift_imm_basic\")\n+          (eq_attr \"type\" \"neon_sat_shift_imm, neon_sat_shift_imm_q,\\\n+                           neon_sat_shift_imm_narrow_q\")\n+            (const_string \"neon_shift_imm_complex\")\n+          (eq_attr \"type\" \"neon_shift_reg\")\n+            (const_string \"neon_shift_reg_basic\")\n+          (eq_attr \"type\" \"neon_shift_reg_q\")\n+            (const_string \"neon_shift_reg_basic_q\")\n+          (eq_attr \"type\" \"neon_sat_shift_reg\")\n+            (const_string \"neon_shift_reg_complex\")\n+          (eq_attr \"type\" \"neon_sat_shift_reg_q\")\n+            (const_string \"neon_shift_reg_complex_q\")\n+\n+          (eq_attr \"type\" \"neon_fp_neg_s, neon_fp_neg_s_q,\\\n+                           neon_fp_abs_s, neon_fp_abs_s_q\")\n+            (const_string \"neon_fp_negabs\")\n+          (eq_attr \"type\" \"neon_fp_addsub_s, neon_fp_abd_s,\\\n+                           neon_fp_reduc_add_s, neon_fp_compare_s,\\\n+                           neon_fp_minmax_s, neon_fp_minmax_s_q,\\\n+                           neon_fp_reduc_minmax_s, neon_fp_reduc_minmax_s_q\")\n+            (const_string \"neon_fp_arith\")\n+          (eq_attr \"type\" \"neon_fp_addsub_s_q, neon_fp_abd_s_q,\\\n+                           neon_fp_reduc_add_s_q, neon_fp_compare_s_q\")\n+            (const_string \"neon_fp_arith_q\")\n+          (eq_attr \"type\" \"neon_fp_to_int_s, neon_int_to_fp_s\")\n+            (const_string \"neon_fp_cvt_int\")\n+          (eq_attr \"type\" \"neon_fp_to_int_s_q, neon_int_to_fp_s_q\")\n+            (const_string \"neon_fp_cvt_int_q\")\n+          (eq_attr \"type\" \"neon_fp_cvt_narrow_s_q, neon_fp_cvt_widen_h\")\n+            (const_string \"neon_fp_cvt16\")\n+          (eq_attr \"type\" \"neon_fp_mul_s, neon_fp_mul_s_scalar\")\n+            (const_string \"neon_fp_mul\")\n+          (eq_attr \"type\" \"neon_fp_mul_s_q, neon_fp_mul_s_scalar_q\")\n+            (const_string \"neon_fp_mul_q\")\n+          (eq_attr \"type\" \"neon_fp_mla_s, neon_fp_mla_s_scalar\")\n+            (const_string \"neon_fp_mla\")\n+          (eq_attr \"type\" \"neon_fp_mla_s_q, neon_fp_mla_s_scalar_q\")\n+            (const_string \"neon_fp_mla_q\")\n+          (eq_attr \"type\" \"neon_fp_recpe_s, neon_fp_rsqrte_s\")\n+            (const_string \"neon_fp_recpe_rsqrte\")\n+          (eq_attr \"type\" \"neon_fp_recpe_s_q, neon_fp_rsqrte_s_q\")\n+            (const_string \"neon_fp_recpe_rsqrte_q\")\n+\n+          (eq_attr \"type\" \"neon_bsl, neon_cls, neon_cnt,\\\n+                           neon_rev, neon_permute,\\\n+                           neon_tbl1, neon_tbl2, neon_zip,\\\n+                           neon_dup, neon_dup_q, neon_ext, neon_ext_q,\\\n+                           neon_move, neon_move_q, neon_move_narrow_q\")\n+            (const_string \"neon_bitops\")\n+          (eq_attr \"type\" \"neon_bsl_q, neon_cls_q, neon_cnt_q,\\\n+                           neon_rev_q, neon_permute_q\")\n+            (const_string \"neon_bitops_q\")\n+          (eq_attr \"type\" \"neon_from_gp\")\n+            (const_string \"neon_from_gp\")\n+          (eq_attr \"type\" \"neon_from_gp_q\")\n+            (const_string \"neon_from_gp_q\")\n+          (eq_attr \"type\" \"neon_tbl3, neon_tbl4\")\n+            (const_string \"neon_tbl3_tbl4\")\n+          (eq_attr \"type\" \"neon_zip_q\")\n+            (const_string \"neon_zip_q\")\n+          (eq_attr \"type\" \"neon_to_gp, neon_to_gp_q\")\n+            (const_string \"neon_to_gp\")\n+\n+          (eq_attr \"type\" \"f_loads, f_loadd,\\\n+                           neon_load1_1reg, neon_load1_1reg_q,\\\n+                           neon_load1_2reg, neon_load1_2reg_q\")\n+            (const_string \"neon_load_a\")\n+          (eq_attr \"type\" \"neon_load1_3reg, neon_load1_3reg_q,\\\n+                           neon_load1_4reg, neon_load1_4reg_q\")\n+            (const_string \"neon_load_b\")\n+          (eq_attr \"type\" \"neon_load1_one_lane, neon_load1_one_lane_q,\\\n+                           neon_load1_all_lanes, neon_load1_all_lanes_q,\\\n+                           neon_load2_2reg, neon_load2_2reg_q,\\\n+                           neon_load2_all_lanes, neon_load2_all_lanes_q\")\n+            (const_string \"neon_load_c\")\n+          (eq_attr \"type\" \"neon_load2_4reg, neon_load2_4reg_q,\\\n+                           neon_load3_3reg, neon_load3_3reg_q,\\\n+                           neon_load3_one_lane, neon_load3_one_lane_q,\\\n+                           neon_load4_4reg, neon_load4_4reg_q\")\n+            (const_string \"neon_load_d\")\n+          (eq_attr \"type\" \"neon_load2_one_lane, neon_load2_one_lane_q,\\\n+                           neon_load3_all_lanes, neon_load3_all_lanes_q,\\\n+                           neon_load4_all_lanes, neon_load4_all_lanes_q\")\n+            (const_string \"neon_load_e\")\n+          (eq_attr \"type\" \"neon_load4_one_lane, neon_load4_one_lane_q\")\n+            (const_string \"neon_load_f\")\n+\n+          (eq_attr \"type\" \"f_stores, f_stored,\\\n+                           neon_store1_1reg, neon_store1_1reg_q\")\n+            (const_string \"neon_store_a\")\n+          (eq_attr \"type\" \"neon_store1_2reg, neon_store1_2reg_q\")\n+            (const_string \"neon_store_b\")\n+          (eq_attr \"type\" \"neon_store1_3reg, neon_store1_3reg_q\")\n+            (const_string \"neon_store_c\")\n+          (eq_attr \"type\" \"neon_store1_4reg, neon_store1_4reg_q\")\n+            (const_string \"neon_store_d\")\n+          (eq_attr \"type\" \"neon_store1_one_lane, neon_store1_one_lane_q,\\\n+                           neon_store2_one_lane, neon_store2_one_lane_q\")\n+            (const_string \"neon_store_e\")\n+          (eq_attr \"type\" \"neon_store2_2reg, neon_store2_2reg_q,\\\n+                           neon_store3_one_lane, neon_store3_one_lane_q,\\\n+                           neon_store4_one_lane, neon_store4_one_lane_q\")\n+            (const_string \"neon_store_f\")\n+          (eq_attr \"type\" \"neon_store2_4reg, neon_store2_4reg_q,\\\n+                           neon_store4_4reg, neon_store4_4reg_q\")\n+            (const_string \"neon_store_g\")\n+          (eq_attr \"type\" \"neon_store3_3reg, neon_store3_3reg_q\")\n+            (const_string \"neon_store_h\")]\n+          (const_string \"unknown\")))\n+\n (define_automaton \"cortex_a15_neon\")\n \n ;; Dispatch unit.\n@@ -91,348 +284,316 @@\n (define_reservation \"ca15_cx_perm\" \"ca15_cx_ij|ca15_cx_ik\")\n (define_reservation \"ca15_cx_perm_2\" \"ca15_cx_ij+ca15_cx_ik\")\n \n-(define_insn_reservation  \"cortex_a15_neon_int_1\" 5\n-  (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_int_1\"))\n-  \"ca15_issue1,ca15_cx_ialu\")\n+;; Integer Arithmetic Instructions.\n \n-(define_insn_reservation  \"cortex_a15_neon_int_2\" 5\n+(define_insn_reservation  \"cortex_a15_neon_abd\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_int_2\"))\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_abd\"))\n   \"ca15_issue1,ca15_cx_ialu\")\n \n-(define_insn_reservation  \"cortex_a15_neon_int_3\" 5\n+(define_insn_reservation  \"cortex_a15_neon_abd_q\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_int_3\"))\n-  \"ca15_issue1,ca15_cx_ialu\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_abd_q\"))\n+  \"ca15_issue2,ca15_cx_ialu*2\")\n \n-(define_insn_reservation  \"cortex_a15_neon_int_4\" 5\n+(define_insn_reservation  \"cortex_a15_neon_aba\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_int_4\"))\n-  \"ca15_issue1,ca15_cx_ialu\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_arith_acc\"))\n+  \"ca15_issue1,ca15_cx_ialu_with_acc\")\n \n-(define_insn_reservation  \"cortex_a15_neon_int_5\" 5\n+(define_insn_reservation  \"cortex_a15_neon_aba_q\" 8\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_int_5\"))\n-  \"ca15_issue1,ca15_cx_ialu\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_arith_acc_q\"))\n+  \"ca15_issue2,ca15_cx_ialu_with_acc*2\")\n \n-(define_insn_reservation  \"cortex_a15_neon_vqneg_vqabs\" 5\n+(define_insn_reservation  \"cortex_a15_neon_arith_basic\" 4\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vqneg_vqabs\"))\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_arith_basic\"))\n   \"ca15_issue1,ca15_cx_ialu\")\n \n-(define_insn_reservation  \"cortex_a15_neon_vmov\" 5\n+(define_insn_reservation  \"cortex_a15_neon_arith_complex\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vmov\"))\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_arith_complex\"))\n   \"ca15_issue1,ca15_cx_ialu\")\n \n-(define_insn_reservation  \"cortex_a15_neon_vaba\" 7\n-  (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vaba\"))\n-  \"ca15_issue1,ca15_cx_ialu_with_acc\")\n-\n-(define_insn_reservation  \"cortex_a15_neon_vaba_qqq\" 8\n-  (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vaba_qqq\"))\n-  \"ca15_issue2,ca15_cx_ialu_with_acc*2\")\n+;; Integer Multiply Instructions.\n \n-(define_insn_reservation\n-  \"cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\" 6\n+(define_insn_reservation \"cortex_a15_neon_multiply\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\"))\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_multiply\"))\n   \"ca15_issue1,ca15_cx_imac\")\n \n-(define_insn_reservation \"cortex_a15_neon_mul_qqq_8_16_32_ddd_32\" 7\n+(define_insn_reservation \"cortex_a15_neon_multiply_q\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_mul_qqq_8_16_32_ddd_32\"))\n-  \"ca15_issue1,ca15_cx_imac*2\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_multiply_q\"))\n+  \"ca15_issue2,ca15_cx_imac*2\")\n \n-(define_insn_reservation\n-  \"cortex_a15_neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\" 7\n+(define_insn_reservation \"cortex_a15_neon_mla\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\"\n-              \"neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\"))\n-  \"ca15_issue1,ca15_cx_imac*2\")\n-\n-(define_insn_reservation\n-  \"cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\" 6\n-  (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\"\n-              \"neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\"))\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_mla\"))\n   \"ca15_issue1,ca15_cx_imac\")\n \n-(define_insn_reservation\n-  \"cortex_a15_neon_mla_qqq_8_16\" 7\n+(define_insn_reservation \"cortex_a15_neon_mla_q\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\"\n-              \"neon_mla_qqq_8_16\"))\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_mla_q\"))\n   \"ca15_issue1,ca15_cx_imac*2\")\n \n-(define_insn_reservation\n-  \"cortex_a15_neon_mla_ddd_32_qqd_16_ddd_32_scalar_\\\n-     qdd_64_32_lotype_qdd_64_32_long\" 7\n+(define_insn_reservation \"cortex_a15_neon_sat_mla_long\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\"  \"neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\"))\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_sat_mla_long\"))\n   \"ca15_issue1,ca15_cx_imac\")\n \n-(define_insn_reservation\n-  \"cortex_a15_neon_mla_qqq_32_qqd_32_scalar\" 7\n-  (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_mla_qqq_32_qqd_32_scalar\"))\n-  \"ca15_issue1,ca15_cx_imac*2\")\n+;; Integer Shift Instructions.\n \n (define_insn_reservation\n-  \"cortex_a15_neon_mul_ddd_16_scalar_32_16_long_scalar\" 6\n+  \"cortex_a15_neon_shift_acc\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_mul_ddd_16_scalar_32_16_long_scalar\"))\n-  \"ca15_issue1,ca15_cx_imac\")\n-\n-(define_insn_reservation\n-  \"cortex_a15_neon_mul_qqd_32_scalar\" 7\n-  (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_mul_qqd_32_scalar\"))\n-  \"ca15_issue1,ca15_cx_imac*2\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_shift_acc\"))\n+  \"ca15_issue1,ca15_cx_ishf_with_acc\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\" 6\n+  \"cortex_a15_neon_shift_imm_basic\" 4\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\"))\n-  \"ca15_issue1,ca15_cx_imac\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_shift_imm_basic\"))\n+  \"ca15_issue1,ca15_cx_ik+ca15_cx_ishf\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_shift_1\" 5\n+  \"cortex_a15_neon_shift_imm_complex\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_shift_1\"))\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_shift_imm_complex\"))\n   \"ca15_issue1,ca15_cx_ik+ca15_cx_ishf\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_shift_2\" 5\n+  \"cortex_a15_neon_shift_reg_basic\" 4\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_shift_2\"))\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_shift_reg_basic\"))\n   \"ca15_issue1,ca15_cx_ik+ca15_cx_ishf\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_shift_3\" 6\n+  \"cortex_a15_neon_shift_reg_basic_q\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_shift_3\"))\n-  \"ca15_issue2,(ca15_cx_ik+ca15_cx_ishf)*2\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_shift_reg_basic_q\"))\n+  \"ca15_issue2,(ca15_cx_ik+ca15_cx_ishf*2)\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_vshl_ddd\" 5\n+  \"cortex_a15_neon_shift_reg_complex\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vshl_ddd\"))\n-  \"ca15_issue1,ca15_cx_ik+ca15_cx_ishf\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_shift_reg_complex\"))\n+  \"ca15_issue2,ca15_cx_ik+ca15_cx_ishf\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_vqshl_vrshl_vqrshl_qqq\" 6\n+  \"cortex_a15_neon_shift_reg_complex_q\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vqshl_vrshl_vqrshl_qqq\"))\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_shift_reg_complex_q\"))\n   \"ca15_issue2,(ca15_cx_ik+ca15_cx_ishf)*2\")\n \n+;; Floating Point Instructions.\n+\n (define_insn_reservation\n-  \"cortex_a15_neon_vsra_vrsra\" 7\n+  \"cortex_a15_neon_fp_negabs\" 4\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vsra_vrsra\"))\n-  \"ca15_issue1,ca15_cx_ishf_with_acc\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_fp_negabs\"))\n+  \"ca15_issue1,ca15_cx_falu\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_fp_vadd_ddd_vabs_dd\" 6\n+  \"cortex_a15_neon_fp_arith\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_fp_vadd_ddd_vabs_dd\"))\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_fp_arith\"))\n   \"ca15_issue1,ca15_cx_falu\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_fp_vadd_qqq_vabs_qq\" 7\n+  \"cortex_a15_neon_fp_arith_q\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_fp_vadd_qqq_vabs_qq\"))\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_fp_arith_q\"))\n   \"ca15_issue2,ca15_cx_falu_2\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_fp_vmul_ddd\" 5\n+  \"cortex_a15_neon_fp_cvt_int\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_fp_vmul_ddd\"))\n-  \"ca15_issue1,ca15_cx_fmul\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_fp_cvt_int\"))\n+  \"ca15_issue1,ca15_cx_falu+ca15_cx_ishf\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_fp_vmul_qqd\" 6\n+  \"cortex_a15_neon_fp_cvt_int_q\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_fp_vmul_qqd\"))\n-  \"ca15_issue2,ca15_cx_fmul_2\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_fp_cvt_int_q\"))\n+  \"ca15_issue2,(ca15_cx_falu+ca15_cx_ishf)*2\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_fp_vmla_ddd\" 9\n+  \"cortex_a15_neon_fp_cvt16\" 10\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_fp_vmla_ddd\"))\n-  \"ca15_issue1,ca15_cx_fmac\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_fp_cvt16\"))\n+  \"ca15_issue3,(ca15_cx_falu+ca15_cx_ishf)*2+ca15_cx_falu\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_fp_vmla_qqq\" 11\n+  \"cortex_a15_neon_fp_mul\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_fp_vmla_qqq\"))\n-  \"ca15_issue2,ca15_cx_fmac_2\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_fp_mul\"))\n+  \"ca15_issue1,ca15_cx_fmul\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_fp_vmla_ddd_scalar\" 9\n+  \"cortex_a15_neon_fp_mul_q\" 5\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_fp_vmla_ddd_scalar\"))\n-  \"ca15_issue1,ca15_cx_fmac\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_fp_mul_q\"))\n+  \"ca15_issue2,ca15_cx_fmul_2\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_fp_vmla_qqq_scalar\" 11\n+  \"cortex_a15_neon_fp_mla\" 9\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_fp_vmla_qqq_scalar\"))\n-  \"ca15_issue2,ca15_cx_fmac_2\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_fp_mla\"))\n+  \"ca15_issue1,ca15_cx_fmul\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_fp_vrecps_vrsqrts_ddd\" 9\n+  \"cortex_a15_neon_fp_mla_q\" 9\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_fp_vrecps_vrsqrts_ddd\"))\n-  \"ca15_issue1,ca15_cx_fmac\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_fp_mla_q\"))\n+  \"ca15_issue2,ca15_cx_fmul_2\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_fp_vrecps_vrsqrts_qqq\" 11\n+  \"cortex_a15_neon_fp_recps_rsqrte\" 9\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_fp_vrecps_vrsqrts_qqq\"))\n-  \"ca15_issue2,ca15_cx_fmac_2\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_fp_recpe_rsqrte\"))\n+  \"ca15_issue1,ca15_cx_fmac\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_bp_simple\" 4\n+  \"cortex_a15_neon_fp_recps_rsqrte_q\" 9\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_bp_simple\"))\n-  \"ca15_issue3,ca15_ls+ca15_cx_perm_2,ca15_cx_perm\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_fp_recpe_rsqrte_q\"))\n+  \"ca15_issue2,ca15_cx_fmac_2\")\n+\n+;; Miscelaaneous Instructions.\n \n (define_insn_reservation\n-  \"cortex_a15_neon_bp_2cycle\" 4\n+  \"cortex_a15_neon_bitops\" 4\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_bp_2cycle\"))\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_bitops\"))\n   \"ca15_issue1,ca15_cx_perm\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_bp_3cycle\" 7\n+  \"cortex_a15_neon_bitops_q\" 4\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_bp_3cycle\"))\n-  \"ca15_issue3,ca15_cx_ialu+ca15_cx_perm_2,ca15_cx_perm\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_bitops_q\"))\n+  \"ca15_issue2,ca15_cx_perm_2\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_vld1_1_2_regs\" 7\n+  \"cortex_a15_neon_from_gp\" 9\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vld1_1_2_regs\"))\n-  \"ca15_issue2,ca15_ls,ca15_ldr\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_from_gp\"))\n+  \"ca15_issue2,ca15_ls1+ca15_ls2+ca15_cx_perm\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_vld1_3_4_regs\" 8\n+  \"cortex_a15_neon_from_gp_q\" 9\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vld1_3_4_regs\"))\n-  \"ca15_issue3,ca15_ls1+ca15_ls2,ca15_ldr,ca15_ldr\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_from_gp_q\"))\n+  \"ca15_issue2,ca15_ls1+ca15_ls2+ca15_cx_perm_2\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_vld2_2_regs_vld1_vld2_all_lanes\" 9\n+  \"cortex_a15_neon_tbl3_tbl4\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vld2_2_regs_vld1_vld2_all_lanes\"))\n-  \"ca15_issue3,ca15_ls,ca15_ldr\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_tbl3_tbl4\"))\n+  \"ca15_issue2,ca15_cx_perm_2\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_vld2_4_regs\" 12\n+  \"cortex_a15_neon_zip_q\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vld2_4_regs\"))\n-  \"ca15_issue3,ca15_issue3+ca15_ls1+ca15_ls2,ca15_ldr*2\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_zip_q\"))\n+  \"ca15_issue3,ca15_cx_perm*3\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_vld3_vld4\" 12\n+  \"cortex_a15_neon_to_gp\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vld3_vld4\"))\n-  \"ca15_issue3,ca15_issue3+ca15_ls1+ca15_ls2,ca15_ldr*2\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_to_gp\"))\n+  \"ca15_issue2,ca15_ls1+ca15_ls2\")\n \n-(define_insn_reservation\n-  \"cortex_a15_neon_vst1_1_2_regs_vst2_2_regs\" 0\n-  (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vst1_1_2_regs_vst2_2_regs\"))\n-  \"ca15_issue3,ca15_issue3+ca15_cx_perm+ca15_ls1+ca15_ls2,ca15_str*2\")\n+;; Load Instructions.\n \n (define_insn_reservation\n-  \"cortex_a15_neon_vst1_3_4_regs\" 0\n+  \"cortex_a15_neon_load_a\" 6\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vst1_3_4_regs\"))\n-  \"ca15_issue3,ca15_issue3+ca15_ls1+ca15_ls2,ca15_str*3\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_load_a\"))\n+  \"ca15_issue1,ca15_ls,ca15_ldr\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_vst2_4_regs_vst3_vst4\" 0\n+  \"cortex_a15_neon_load_b\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vst2_4_regs_vst3_vst4\"))\n-  \"ca15_issue3,ca15_issue3+ca15_cx_perm_2+ca15_ls1+ca15_ls2,\\\n-   ca15_issue3+ca15_str,ca15_str*3\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_load_b\"))\n+  \"ca15_issue2,ca15_ls1+ca15_ls2,ca15_ldr,ca15_ldr\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_vst3_vst4\" 0\n+  \"cortex_a15_neon_load_c\" 9\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vst3_vst4\"))\n-  \"ca15_issue3,ca15_issue3+ca15_cx_perm_2+ca15_ls1+ca15_ls2,ca15_str*4\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_load_c\"))\n+  \"ca15_issue2,ca15_ls1+ca15_ls2,ca15_ldr,ca15_ldr\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_vld1_vld2_lane\" 9\n+  \"cortex_a15_neon_load_d\" 11\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vld1_vld2_lane\"))\n-  \"ca15_issue3,ca15_ls,ca15_ldr\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_load_d\"))\n+  \"ca15_issue1,ca15_issue3+ca15_ls1+ca15_ls2,ca15_ldr*2\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_vld3_vld4_lane\" 10\n+  \"cortex_a15_neon_load_e\" 9\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vld3_vld4_lane\"))\n-  \"ca15_issue3,ca15_issue3+ca15_ls,ca15_issue3+ca15_ldr\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_load_e\"))\n+  \"ca15_issue3+ca15_ls1+ca15_ls2,ca15_ldr*2\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_vst1_vst2_lane\" 0\n+  \"cortex_a15_neon_load_f\" 11\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vst1_vst2_lane\"))\n-  \"ca15_issue3,ca15_cx_perm+ca15_ls,ca15_str\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_load_f\"))\n+  \"ca15_issue3,ca15_issue3+ca15_ls1+ca15_ls2,ca15_ldr*2\")\n+\n+;; Store Instructions.\n \n (define_insn_reservation\n-  \"cortex_a15_neon_vst3_vst4_lane\" 0\n+  \"cortex_a15_neon_store_a\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vst3_vst4_lane\"))\n-  \"ca15_issue3,ca15_issue3+ca15_cx_perm+ca15_ls1+ca15_ls2,ca15_str*2\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_store_a\"))\n+  \"ca15_issue1,ca15_ls1+ca15_ls2,ca15_str\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_vld3_vld4_all_lanes\" 11\n+  \"cortex_a15_neon_store_b\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_vld3_vld4_all_lanes\"))\n-  \"ca15_issue3,ca15_issue3+ca15_ls,ca15_ldr\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_store_b\"))\n+  \"ca15_issue2,ca15_ls1+ca15_ls2,ca15_str*2\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_ldm_2\" 20\n+  \"cortex_a15_neon_store_c\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_ldm_2\"))\n-  \"ca15_issue3*6\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_store_c\"))\n+  \"ca15_issue3,ca15_ls1+ca15_ls2,ca15_str*3\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_stm_2\" 0\n+  \"cortex_a15_neon_store_d\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_stm_2\"))\n-  \"ca15_issue3*6\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_store_d\"))\n+  \"ca15_issue3,ca15_issue1,ca15_ls1+ca15_ls2,ca15_str*4\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_mcr\" 6\n+  \"cortex_a15_neon_store_e\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_mcr\"))\n-  \"ca15_issue2,ca15_ls,ca15_cx_perm\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_store_e\"))\n+  \"ca15_issue2,ca15_ls1+ca15_ls2,ca15_str+ca15_cx_perm\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_mcr_2_mcrr\" 6\n+  \"cortex_a15_neon_store_f\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_mcr_2_mcrr\"))\n-  \"ca15_issue2,ca15_ls1+ca15_ls2\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_store_f\"))\n+  \"ca15_issue3,ca15_ls1+ca15_ls2,ca15_str*2+ca15_cx_perm\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_mrc\" 5\n+  \"cortex_a15_neon_store_g\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_mrc\"))\n-  \"ca15_issue1,ca15_ls\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_store_g\"))\n+  \"ca15_issue3,ca15_issue3+ca15_cx_perm+ca15_ls1+ca15_ls2,ca15_str*2\")\n \n (define_insn_reservation\n-  \"cortex_a15_neon_mrrc\" 6\n+  \"cortex_a15_neon_store_h\" 0\n   (and (eq_attr \"tune\" \"cortexa15\")\n-       (eq_attr \"type\" \"neon_mrrc\"))\n-  \"ca15_issue2,ca15_ls1+ca15_ls2\")\n+       (eq_attr \"cortex_a15_neon_type\" \"neon_store_h\"))\n+  \"ca15_issue3,ca15_issue2+ca15_cx_perm+ca15_ls1+ca15_ls2,ca15_str*2\")\n+\n+;; VFP Operations.\n \n (define_insn_reservation \"cortex_a15_vfp_const\" 4\n   (and (eq_attr \"tune\" \"cortexa15\")\n@@ -494,6 +655,11 @@\n        (eq_attr \"type\" \"fmov\"))\n   \"ca15_issue1,ca15_cx_perm\")\n \n+(define_insn_reservation \"cortex_a15_vfp_to_from_gp\" 5\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"type\" \"f_mcr, f_mcrr, f_mrc, f_mrrc\"))\n+  \"ca15_issue1,ca15_ls1+ca15_ls2\")\n+\n (define_insn_reservation \"cortex_a15_vfp_ariths\" 7\n   (and (eq_attr \"tune\" \"cortexa15\")\n        (eq_attr \"type\" \"ffariths\"))\n@@ -509,663 +675,3 @@\n        (eq_attr \"type\" \"fdivd, fsqrtd\"))\n   \"ca15_issue1,ca15_cx_ik\")\n \n-;; Define bypasses.\n-(define_bypass 5 \"cortex_a15_neon_mcr_2_mcrr\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 5 \"cortex_a15_neon_mcr\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 10 \"cortex_a15_neon_vld3_vld4_all_lanes\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 9 \"cortex_a15_neon_vld3_vld4_lane\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 8 \"cortex_a15_neon_vld1_vld2_lane\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 11 \"cortex_a15_neon_vld3_vld4\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 11 \"cortex_a15_neon_vld2_4_regs\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 8 \"cortex_a15_neon_vld2_2_regs_vld1_vld2_all_lanes\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 7 \"cortex_a15_neon_vld1_3_4_regs\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 6 \"cortex_a15_neon_vld1_1_2_regs\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 6 \"cortex_a15_neon_bp_3cycle\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 3 \"cortex_a15_neon_bp_2cycle\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 3 \"cortex_a15_neon_bp_simple\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 10 \"cortex_a15_neon_fp_vrecps_vrsqrts_qqq\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 8 \"cortex_a15_neon_fp_vrecps_vrsqrts_ddd\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 10 \"cortex_a15_neon_fp_vmla_qqq_scalar\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 8 \"cortex_a15_neon_fp_vmla_ddd_scalar\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 10 \"cortex_a15_neon_fp_vmla_qqq\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 8 \"cortex_a15_neon_fp_vmla_ddd\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 5 \"cortex_a15_neon_fp_vmul_qqd\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 4 \"cortex_a15_neon_fp_vmul_ddd\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 6 \"cortex_a15_neon_fp_vadd_qqq_vabs_qq\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 5 \"cortex_a15_neon_fp_vadd_ddd_vabs_dd\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 6 \"cortex_a15_neon_vsra_vrsra\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 5 \"cortex_a15_neon_vqshl_vrshl_vqrshl_qqq\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 4 \"cortex_a15_neon_vshl_ddd\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 5 \"cortex_a15_neon_shift_3\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 4 \"cortex_a15_neon_shift_2\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 4 \"cortex_a15_neon_shift_1\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 5 \"cortex_a15_neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 6 \"cortex_a15_neon_mul_qqd_32_scalar\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 5 \"cortex_a15_neon_mul_ddd_16_scalar_32_16_long_scalar\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 6 \"cortex_a15_neon_mla_qqq_32_qqd_32_scalar\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 6 \"cortex_a15_neon_mla_qqq_8_16\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 5 \"cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 6\n-     \"cortex_a15_neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 6 \"cortex_a15_neon_mul_qqq_8_16_32_ddd_32\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 5 \"cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 7 \"cortex_a15_neon_vaba_qqq\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 6 \"cortex_a15_neon_vaba\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 4 \"cortex_a15_neon_vmov\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 4 \"cortex_a15_neon_vqneg_vqabs\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 4 \"cortex_a15_neon_int_5\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 4 \"cortex_a15_neon_int_4\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 4 \"cortex_a15_neon_int_3\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 4 \"cortex_a15_neon_int_2\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-\n-(define_bypass 4 \"cortex_a15_neon_int_1\"\n-               \"cortex_a15_neon_int_1,\\\n-               cortex_a15_neon_int_4,\\\n-               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n-               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n-               cortex_a15_neon_mla_qqq_8_16,\\\n-               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n-               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n-               cortex_a15_neon_fp_vmla_ddd,\\\n-               cortex_a15_neon_fp_vmla_qqq,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n-               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n-"}]}