{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498511154583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498511154584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 26 18:05:54 2017 " "Processing started: Mon Jun 26 18:05:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498511154584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511154584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511154584 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1498511154807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1498511154807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Banco de registradores/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Banco de registradores/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "Banco de registradores/registers.v" "" { Text "/home-local/aluno/Documentos/mips/Banco de registradores/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511164720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164720 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "program MIPS.v(4) " "Verilog HDL Declaration warning at MIPS.v(4): \"program\" is SystemVerilog-2005 keyword" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1498511164721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS.v 1 1 " "Found 1 design units, including 1 entities, in source file MIPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511164722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511164722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALUadd.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALUadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUadd " "Found entity 1: ALUadd" {  } { { "ALU/ALUadd.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALUadd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511164723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALUadd4.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU/ALUadd4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUadd1 " "Found entity 1: ALUadd1" {  } { { "ALU/ALUadd4.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALUadd4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511164723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_extender/bit_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_extender/bit_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitExtender " "Found entity 1: bitExtender" {  } { { "bit_extender/bit_extender.v" "" { Text "/home-local/aluno/Documentos/mips/bit_extender/bit_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511164724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164724 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "program program_counter.v(3) " "Verilog HDL Declaration warning at program_counter.v(3): \"program\" is SystemVerilog-2005 keyword" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1498511164724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter/program_counter.v" "" { Text "/home-local/aluno/Documentos/mips/program_counter/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511164724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_out/data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file data_out/data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainMemory " "Found entity 1: mainMemory" {  } { { "data_out/data_out.v" "" { Text "/home-local/aluno/Documentos/mips/data_out/data_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511164725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia/divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia/divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia " "Found entity 1: divisor_frequencia" {  } { { "divisor_frequencia/divisor_frequencia.v" "" { Text "/home-local/aluno/Documentos/mips/divisor_frequencia/divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511164726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC/UC.v 1 1 " "Found 1 design units, including 1 entities, in source file UC/UC.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_controle " "Found entity 1: Unidade_de_controle" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511164726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164726 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Instruction_memory.v(9) " "Verilog HDL information at Instruction_memory.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/mips/Instruction_memory/Instruction_memory.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1498511164727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_memory/Instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_memory/Instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instructions_memory " "Found entity 1: Instructions_memory" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/mips/Instruction_memory/Instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511164727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador/MUX5.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador/MUX5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5bits " "Found entity 1: MUX5bits" {  } { { "Multiplexador/MUX5.v" "" { Text "/home-local/aluno/Documentos/mips/Multiplexador/MUX5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511164728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador/MUX32.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador/MUX32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32bits " "Found entity 1: MUX32bits" {  } { { "Multiplexador/MUX32.v" "" { Text "/home-local/aluno/Documentos/mips/Multiplexador/MUX32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511164728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/sevenSegmentDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/sevenSegmentDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentsDisplay " "Found entity 1: sevenSegmentsDisplay" {  } { { "Output/sevenSegmentDisplay.v" "" { Text "/home-local/aluno/Documentos/mips/Output/sevenSegmentDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511164729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/mips/Output/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511164729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Output/Output.v 1 1 " "Found 1 design units, including 1 entities, in source file Output/Output.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output " "Found entity 1: Output" {  } { { "Output/Output.v" "" { Text "/home-local/aluno/Documentos/mips/Output/Output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498511164730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "muxRegDst_out MIPS.v(40) " "Verilog HDL Implicit Net warning at MIPS.v(40): created implicit net for \"muxRegDst_out\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511164730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ULASrc_out MIPS.v(50) " "Verilog HDL Implicit Net warning at MIPS.v(50): created implicit net for \"ULASrc_out\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511164730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "operation MIPS.v(52) " "Verilog HDL Implicit Net warning at MIPS.v(52): created implicit net for \"operation\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511164730 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(17) " "Verilog HDL Instantiation warning at MIPS.v(17): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511164731 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(26) " "Verilog HDL Instantiation warning at MIPS.v(26): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511164731 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(32) " "Verilog HDL Instantiation warning at MIPS.v(32): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511164731 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(37) " "Verilog HDL Instantiation warning at MIPS.v(37): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511164732 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(45) " "Verilog HDL Instantiation warning at MIPS.v(45): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511164732 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(53) " "Verilog HDL Instantiation warning at MIPS.v(53): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511164732 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(55) " "Verilog HDL Instantiation warning at MIPS.v(55): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511164732 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(61) " "Verilog HDL Instantiation warning at MIPS.v(61): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511164733 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(64) " "Verilog HDL Instantiation warning at MIPS.v(64): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511164733 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "MIPS.v(67) " "Verilog HDL Instantiation warning at MIPS.v(67): instance has no name" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1498511164733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1498511164776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frequencia divisor_frequencia:df " "Elaborating entity \"divisor_frequencia\" for hierarchy \"divisor_frequencia:df\"" {  } { { "MIPS.v" "df" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511164779 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 divisor_frequencia.v(12) " "Verilog HDL assignment warning at divisor_frequencia.v(12): truncated value with size 32 to match size of target (27)" {  } { { "divisor_frequencia/divisor_frequencia.v" "" { Text "/home-local/aluno/Documentos/mips/divisor_frequencia/divisor_frequencia.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498511164780 "|MIPS|divisor_frequencia:df"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUadd1 ALUadd1:comb_3 " "Elaborating entity \"ALUadd1\" for hierarchy \"ALUadd1:comb_3\"" {  } { { "MIPS.v" "comb_3" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511164781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32bits MUX32bits:muxBranch " "Elaborating entity \"MUX32bits\" for hierarchy \"MUX32bits:muxBranch\"" {  } { { "MIPS.v" "muxBranch" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511164781 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign MUX32.v(8) " "Verilog HDL Always Construct warning at MUX32.v(8): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexador/MUX32.v" "" { Text "/home-local/aluno/Documentos/mips/Multiplexador/MUX32.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498511164782 "|MIPS|MUX32bits:muxBranch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUadd ALUadd:comb_5 " "Elaborating entity \"ALUadd\" for hierarchy \"ALUadd:comb_5\"" {  } { { "MIPS.v" "comb_5" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511164783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc\"" {  } { { "MIPS.v" "pc" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511164784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instructions_memory Instructions_memory:comb_6 " "Elaborating entity \"Instructions_memory\" for hierarchy \"Instructions_memory:comb_6\"" {  } { { "MIPS.v" "comb_6" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511164791 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM\[80..21\] 0 Instruction_memory.v(7) " "Net \"RAM\[80..21\]\" at Instruction_memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory/Instruction_memory.v" "" { Text "/home-local/aluno/Documentos/mips/Instruction_memory/Instruction_memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1498511164796 "|MIPS|Instructions_memory:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_de_controle Unidade_de_controle:comb_7 " "Elaborating entity \"Unidade_de_controle\" for hierarchy \"Unidade_de_controle:comb_7\"" {  } { { "MIPS.v" "comb_7" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511164797 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "UC.v(42) " "Verilog HDL Case Statement warning at UC.v(42): case item expression covers a value already covered by a previous case item" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 42 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1498511164797 "|MIPS|Unidade_de_controle:comb_7"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(8) " "Verilog HDL Case Statement warning at UC.v(8): incomplete case statement has no default case item" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1498511164797 "|MIPS|Unidade_de_controle:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498511164797 "|MIPS|Unidade_de_controle:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSrc UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"aluSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498511164797 "|MIPS|Unidade_de_controle:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoReg UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"memtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498511164797 "|MIPS|Unidade_de_controle:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498511164797 "|MIPS|Unidade_de_controle:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498511164797 "|MIPS|Unidade_de_controle:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498511164797 "|MIPS|Unidade_de_controle:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498511164797 "|MIPS|Unidade_de_controle:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498511164797 "|MIPS|Unidade_de_controle:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp UC.v(7) " "Verilog HDL Always Construct warning at UC.v(7): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498511164797 "|MIPS|Unidade_de_controle:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] UC.v(7) " "Inferred latch for \"aluOp\[0\]\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164797 "|MIPS|Unidade_de_controle:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] UC.v(7) " "Inferred latch for \"aluOp\[1\]\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164797 "|MIPS|Unidade_de_controle:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump UC.v(7) " "Inferred latch for \"jump\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164798 "|MIPS|Unidade_de_controle:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch UC.v(7) " "Inferred latch for \"branch\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164798 "|MIPS|Unidade_de_controle:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite UC.v(7) " "Inferred latch for \"memWrite\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164798 "|MIPS|Unidade_de_controle:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead UC.v(7) " "Inferred latch for \"memRead\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164798 "|MIPS|Unidade_de_controle:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite UC.v(7) " "Inferred latch for \"regWrite\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164798 "|MIPS|Unidade_de_controle:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoReg UC.v(7) " "Inferred latch for \"memtoReg\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164798 "|MIPS|Unidade_de_controle:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrc UC.v(7) " "Inferred latch for \"aluSrc\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164798 "|MIPS|Unidade_de_controle:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst UC.v(7) " "Inferred latch for \"regDst\" at UC.v(7)" {  } { { "UC/UC.v" "" { Text "/home-local/aluno/Documentos/mips/UC/UC.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164798 "|MIPS|Unidade_de_controle:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:comb_8 " "Elaborating entity \"registers\" for hierarchy \"registers:comb_8\"" {  } { { "MIPS.v" "comb_8" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511164798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitExtender bitExtender:be " "Elaborating entity \"bitExtender\" for hierarchy \"bitExtender:be\"" {  } { { "MIPS.v" "be" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511164805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:comb_9 " "Elaborating entity \"ALU\" for hierarchy \"ALU:comb_9\"" {  } { { "MIPS.v" "comb_9" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511164806 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(21) " "Verilog HDL Case Statement warning at ALU.v(21): incomplete case statement has no default case item" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluResult ALU.v(15) " "Verilog HDL Always Construct warning at ALU.v(15): inferring latch(es) for variable \"aluResult\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(39) " "Verilog HDL assignment warning at ALU.v(39): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(40) " "Verilog HDL assignment warning at ALU.v(40): truncated value with size 32 to match size of target (1)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[0\] ALU.v(15) " "Inferred latch for \"aluResult\[0\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[1\] ALU.v(15) " "Inferred latch for \"aluResult\[1\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[2\] ALU.v(15) " "Inferred latch for \"aluResult\[2\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[3\] ALU.v(15) " "Inferred latch for \"aluResult\[3\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[4\] ALU.v(15) " "Inferred latch for \"aluResult\[4\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[5\] ALU.v(15) " "Inferred latch for \"aluResult\[5\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[6\] ALU.v(15) " "Inferred latch for \"aluResult\[6\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[7\] ALU.v(15) " "Inferred latch for \"aluResult\[7\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[8\] ALU.v(15) " "Inferred latch for \"aluResult\[8\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[9\] ALU.v(15) " "Inferred latch for \"aluResult\[9\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[10\] ALU.v(15) " "Inferred latch for \"aluResult\[10\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[11\] ALU.v(15) " "Inferred latch for \"aluResult\[11\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[12\] ALU.v(15) " "Inferred latch for \"aluResult\[12\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[13\] ALU.v(15) " "Inferred latch for \"aluResult\[13\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[14\] ALU.v(15) " "Inferred latch for \"aluResult\[14\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[15\] ALU.v(15) " "Inferred latch for \"aluResult\[15\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[16\] ALU.v(15) " "Inferred latch for \"aluResult\[16\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[17\] ALU.v(15) " "Inferred latch for \"aluResult\[17\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[18\] ALU.v(15) " "Inferred latch for \"aluResult\[18\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[19\] ALU.v(15) " "Inferred latch for \"aluResult\[19\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[20\] ALU.v(15) " "Inferred latch for \"aluResult\[20\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[21\] ALU.v(15) " "Inferred latch for \"aluResult\[21\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[22\] ALU.v(15) " "Inferred latch for \"aluResult\[22\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164808 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[23\] ALU.v(15) " "Inferred latch for \"aluResult\[23\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164809 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[24\] ALU.v(15) " "Inferred latch for \"aluResult\[24\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164809 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[25\] ALU.v(15) " "Inferred latch for \"aluResult\[25\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164809 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[26\] ALU.v(15) " "Inferred latch for \"aluResult\[26\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164809 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[27\] ALU.v(15) " "Inferred latch for \"aluResult\[27\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164809 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[28\] ALU.v(15) " "Inferred latch for \"aluResult\[28\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164809 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[29\] ALU.v(15) " "Inferred latch for \"aluResult\[29\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164809 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[30\] ALU.v(15) " "Inferred latch for \"aluResult\[30\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164809 "|MIPS|ALU:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluResult\[31\] ALU.v(15) " "Inferred latch for \"aluResult\[31\]\" at ALU.v(15)" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511164809 "|MIPS|ALU:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainMemory mainMemory:comb_10 " "Elaborating entity \"mainMemory\" for hierarchy \"mainMemory:comb_10\"" {  } { { "MIPS.v" "comb_10" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511164809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output Output:comb_11 " "Elaborating entity \"Output\" for hierarchy \"Output:comb_11\"" {  } { { "MIPS.v" "comb_11" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511164810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD Output:comb_11\|BCD:converter " "Elaborating entity \"BCD\" for hierarchy \"Output:comb_11\|BCD:converter\"" {  } { { "Output/Output.v" "converter" { Text "/home-local/aluno/Documentos/mips/Output/Output.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511164811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(23) " "Verilog HDL assignment warning at BCD.v(23): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/mips/Output/BCD.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498511164813 "|MIPS|Output:comb_11|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(21) " "Verilog HDL assignment warning at BCD.v(21): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/mips/Output/BCD.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498511164813 "|MIPS|Output:comb_11|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(19) " "Verilog HDL assignment warning at BCD.v(19): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/mips/Output/BCD.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498511164813 "|MIPS|Output:comb_11|BCD:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCD.v(17) " "Verilog HDL assignment warning at BCD.v(17): truncated value with size 32 to match size of target (4)" {  } { { "Output/BCD.v" "" { Text "/home-local/aluno/Documentos/mips/Output/BCD.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498511164813 "|MIPS|Output:comb_11|BCD:converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentsDisplay Output:comb_11\|sevenSegmentsDisplay:displayA " "Elaborating entity \"sevenSegmentsDisplay\" for hierarchy \"Output:comb_11\|sevenSegmentsDisplay:displayA\"" {  } { { "Output/Output.v" "displayA" { Text "/home-local/aluno/Documentos/mips/Output/Output.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511164814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[3\] " "LATCH primitive \"ALU:comb_9\|aluResult\[3\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[2\] " "LATCH primitive \"ALU:comb_9\|aluResult\[2\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[1\] " "LATCH primitive \"ALU:comb_9\|aluResult\[1\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[0\] " "LATCH primitive \"ALU:comb_9\|aluResult\[0\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[4\] " "LATCH primitive \"ALU:comb_9\|aluResult\[4\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[5\] " "LATCH primitive \"ALU:comb_9\|aluResult\[5\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[6\] " "LATCH primitive \"ALU:comb_9\|aluResult\[6\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[7\] " "LATCH primitive \"ALU:comb_9\|aluResult\[7\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[8\] " "LATCH primitive \"ALU:comb_9\|aluResult\[8\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[9\] " "LATCH primitive \"ALU:comb_9\|aluResult\[9\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[10\] " "LATCH primitive \"ALU:comb_9\|aluResult\[10\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[11\] " "LATCH primitive \"ALU:comb_9\|aluResult\[11\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[12\] " "LATCH primitive \"ALU:comb_9\|aluResult\[12\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[13\] " "LATCH primitive \"ALU:comb_9\|aluResult\[13\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[14\] " "LATCH primitive \"ALU:comb_9\|aluResult\[14\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[15\] " "LATCH primitive \"ALU:comb_9\|aluResult\[15\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[16\] " "LATCH primitive \"ALU:comb_9\|aluResult\[16\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[17\] " "LATCH primitive \"ALU:comb_9\|aluResult\[17\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[18\] " "LATCH primitive \"ALU:comb_9\|aluResult\[18\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[19\] " "LATCH primitive \"ALU:comb_9\|aluResult\[19\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[20\] " "LATCH primitive \"ALU:comb_9\|aluResult\[20\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[21\] " "LATCH primitive \"ALU:comb_9\|aluResult\[21\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[22\] " "LATCH primitive \"ALU:comb_9\|aluResult\[22\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[23\] " "LATCH primitive \"ALU:comb_9\|aluResult\[23\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[24\] " "LATCH primitive \"ALU:comb_9\|aluResult\[24\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[25\] " "LATCH primitive \"ALU:comb_9\|aluResult\[25\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[26\] " "LATCH primitive \"ALU:comb_9\|aluResult\[26\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[27\] " "LATCH primitive \"ALU:comb_9\|aluResult\[27\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[28\] " "LATCH primitive \"ALU:comb_9\|aluResult\[28\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[29\] " "LATCH primitive \"ALU:comb_9\|aluResult\[29\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[30\] " "LATCH primitive \"ALU:comb_9\|aluResult\[30\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:comb_9\|aluResult\[31\] " "LATCH primitive \"ALU:comb_9\|aluResult\[31\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "/home-local/aluno/Documentos/mips/ALU/ALU.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1498511165171 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1498511165875 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[0\] GND " "Pin \"ones\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|ones[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[1\] GND " "Pin \"ones\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|ones[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[2\] GND " "Pin \"ones\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|ones[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[3\] GND " "Pin \"ones\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|ones[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[4\] GND " "Pin \"ones\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|ones[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[5\] GND " "Pin \"ones\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|ones[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ones\[6\] VCC " "Pin \"ones\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|ones[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[0\] GND " "Pin \"tens\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|tens[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[1\] GND " "Pin \"tens\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|tens[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[2\] GND " "Pin \"tens\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|tens[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[3\] GND " "Pin \"tens\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|tens[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[4\] GND " "Pin \"tens\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|tens[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[5\] GND " "Pin \"tens\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|tens[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens\[6\] VCC " "Pin \"tens\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|tens[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundreds\[0\] GND " "Pin \"hundreds\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|hundreds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundreds\[1\] GND " "Pin \"hundreds\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|hundreds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundreds\[2\] GND " "Pin \"hundreds\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|hundreds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundreds\[3\] GND " "Pin \"hundreds\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|hundreds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundreds\[4\] GND " "Pin \"hundreds\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|hundreds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundreds\[5\] GND " "Pin \"hundreds\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|hundreds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hundreds\[6\] VCC " "Pin \"hundreds\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|hundreds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "thousands\[0\] GND " "Pin \"thousands\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|thousands[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "thousands\[1\] GND " "Pin \"thousands\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|thousands[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "thousands\[2\] GND " "Pin \"thousands\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|thousands[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "thousands\[3\] GND " "Pin \"thousands\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|thousands[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "thousands\[4\] GND " "Pin \"thousands\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|thousands[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "thousands\[5\] GND " "Pin \"thousands\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|thousands[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "thousands\[6\] VCC " "Pin \"thousands\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|thousands[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programOnes\[1\] GND " "Pin \"programOnes\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programOnes[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programOnes\[2\] GND " "Pin \"programOnes\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programOnes[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programOnes\[6\] VCC " "Pin \"programOnes\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programOnes[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programTens\[0\] GND " "Pin \"programTens\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programTens[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programTens\[1\] GND " "Pin \"programTens\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programTens[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programTens\[2\] GND " "Pin \"programTens\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programTens[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programTens\[3\] GND " "Pin \"programTens\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programTens[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programTens\[4\] GND " "Pin \"programTens\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programTens[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programTens\[5\] GND " "Pin \"programTens\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programTens[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programTens\[6\] VCC " "Pin \"programTens\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programTens[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programHundreds\[0\] GND " "Pin \"programHundreds\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programHundreds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programHundreds\[1\] GND " "Pin \"programHundreds\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programHundreds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programHundreds\[2\] GND " "Pin \"programHundreds\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programHundreds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programHundreds\[3\] GND " "Pin \"programHundreds\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programHundreds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programHundreds\[4\] GND " "Pin \"programHundreds\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programHundreds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programHundreds\[5\] GND " "Pin \"programHundreds\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programHundreds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programHundreds\[6\] VCC " "Pin \"programHundreds\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programHundreds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programThousands\[0\] GND " "Pin \"programThousands\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programThousands[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programThousands\[1\] GND " "Pin \"programThousands\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programThousands[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programThousands\[2\] GND " "Pin \"programThousands\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programThousands[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programThousands\[3\] GND " "Pin \"programThousands\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programThousands[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programThousands\[4\] GND " "Pin \"programThousands\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programThousands[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programThousands\[5\] GND " "Pin \"programThousands\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programThousands[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programThousands\[6\] VCC " "Pin \"programThousands\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|programThousands[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[0\] GND " "Pin \"userHundreds\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|userHundreds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[1\] GND " "Pin \"userHundreds\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|userHundreds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[2\] GND " "Pin \"userHundreds\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|userHundreds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[3\] GND " "Pin \"userHundreds\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|userHundreds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[4\] GND " "Pin \"userHundreds\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|userHundreds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[5\] GND " "Pin \"userHundreds\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|userHundreds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userHundreds\[6\] VCC " "Pin \"userHundreds\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|userHundreds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousands\[0\] GND " "Pin \"userThousands\[0\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|userThousands[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousands\[1\] GND " "Pin \"userThousands\[1\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|userThousands[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousands\[2\] GND " "Pin \"userThousands\[2\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|userThousands[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousands\[3\] GND " "Pin \"userThousands\[3\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|userThousands[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousands\[4\] GND " "Pin \"userThousands\[4\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|userThousands[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousands\[5\] GND " "Pin \"userThousands\[5\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|userThousands[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "userThousands\[6\] VCC " "Pin \"userThousands\[6\]\" is stuck at VCC" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1498511165951 "|MIPS|userThousands[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1498511165951 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1498511166008 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "129 " "129 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1498511166270 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home-local/aluno/Documentos/mips/output_files/MIPS.map.smsg " "Generated suppressed messages file /home-local/aluno/Documentos/mips/output_files/MIPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511166312 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1498511166390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1498511166390 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_fpga " "No output dependent on input pin \"clk_fpga\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498511166459 "|MIPS|clk_fpga"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498511166459 "|MIPS|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "interrupt " "No output dependent on input pin \"interrupt\"" {  } { { "MIPS.v" "" { Text "/home-local/aluno/Documentos/mips/MIPS.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1498511166459 "|MIPS|interrupt"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1498511166459 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1498511166459 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1498511166459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1498511166459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1498511166459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 142 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "969 " "Peak virtual memory: 969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498511166472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 26 18:06:06 2017 " "Processing ended: Mon Jun 26 18:06:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498511166472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498511166472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498511166472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1498511166472 ""}
