Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date             : Mon Jan 11 13:03:32 2021
| Host             : skie running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file zynqmp_top_wrapper_power_routed.rpt -pb zynqmp_top_wrapper_power_summary_routed.pb -rpx zynqmp_top_wrapper_power_routed.rpx
| Design           : zynqmp_top_wrapper
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.842        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.089        |
| Device Static (W)        | 0.752        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 96.2         |
| Junction Temperature (C) | 28.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.139 |        4 |       --- |             --- |
| CLB Logic                |     0.081 |   210341 |       --- |             --- |
|   LUT as Logic           |     0.051 |    86600 |    274080 |           31.60 |
|   LUT as Distributed RAM |     0.022 |     1328 |    144000 |            0.92 |
|   LUT as Shift Register  |     0.004 |     2102 |    144000 |            1.46 |
|   Register               |     0.002 |    93123 |    548160 |           16.99 |
|   CARRY8                 |     0.002 |     1996 |     34260 |            5.83 |
|   BUFG                   |    <0.001 |        6 |        32 |           18.75 |
|   Others                 |     0.000 |     2560 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     4326 |    274080 |            1.58 |
| Signals                  |     0.081 |   168647 |       --- |             --- |
| Block RAM                |     0.043 |     76.5 |       912 |            8.39 |
| DSPs                     |     0.002 |       27 |      2520 |            1.07 |
| I/O                      |     0.003 |       19 |       328 |            5.79 |
| PS8                      |     2.739 |        1 |       --- |             --- |
| Static Power             |     0.752 |          |           |                 |
|   PS Static              |     0.098 |          |           |                 |
|   PL Static              |     0.654 |          |           |                 |
| Total                    |     3.842 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+------------+
| Vccint          |       0.850 |     0.607 |       0.404 |      0.202 | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.036 |       0.000 |      0.036 | Unspecified | NA         |
| Vccbram         |       0.850 |     0.007 |       0.004 |      0.003 | Unspecified | NA         |
| Vccaux          |       1.800 |     0.193 |       0.000 |      0.193 | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.033 |       0.000 |      0.033 | Unspecified | NA         |
| Vcco33          |       3.300 |     0.009 |       0.001 |      0.009 | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     1.111 |       1.076 |      0.035 | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.275 |       0.268 |      0.007 | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.190 |       0.189 |      0.001 | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.719 |       0.714 |      0.004 | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.056 |       0.054 |      0.002 | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.620 |       0.586 |      0.034 | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.001 |      0.001 | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| VCCO_PSIO3_503  |       1.800 |     0.001 |       0.000 |      0.001 | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_pl_0                                                                                            | zynqmpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]           |            13.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0 |            50.0 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------+-----------+
| Name                                       | Power (W) |
+--------------------------------------------+-----------+
| zynqmp_top_wrapper                         |     3.089 |
|   dbg_hub                                  |     0.002 |
|     inst                                   |     0.002 |
|       BSCANID.u_xsdbm_id                   |     0.002 |
|   esptop_i                                 |     0.310 |
|     esp_1                                  |     0.308 |
|       tiles_gen[0].mem_tile.tile_mem_i     |     0.066 |
|       tiles_gen[1].cpu_tile.tile_cpu_i     |     0.142 |
|       tiles_gen[2].empty_tile.tile_empty_i |     0.027 |
|       tiles_gen[3].io_tile.tile_io_i       |     0.072 |
|   u_ila_0                                  |     0.026 |
|     inst                                   |     0.026 |
|       ila_core_inst                        |     0.026 |
|   zynqmpsoc_i                              |     2.751 |
|     axi_ahblite_bridge_0                   |     0.002 |
|       U0                                   |     0.002 |
|     ps8_0_axi_periph                       |     0.002 |
|       s00_couplers                         |     0.002 |
|     system_ila_0                           |     0.005 |
|       inst                                 |     0.005 |
|     zynq_ultra_ps_e_0                      |     2.740 |
|       inst                                 |     2.740 |
+--------------------------------------------+-----------+


