Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Fri Nov 13 01:04:09 2015
| Host         : Julian-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ov7670_top_control_sets_placed.rpt
| Design       : ov7670_top
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    20 |
| Minimum Number of register sites lost to control set restrictions |    76 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             105 |           25 |
| Yes          | No                    | No                     |             111 |           37 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             258 |           63 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------------------------------+------------------------------------------------+------------------+----------------+
|        Clock Signal        |                    Enable Signal                   |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+----------------------------+----------------------------------------------------+------------------------------------------------+------------------+----------------+
|  valid_BUFG                |                                                    |                                                |                2 |              3 |
|  your_instance_name/CLK_50 |                                                    |                                                |                4 |              8 |
|  your_instance_name/CLK_25 | controller/Inst_ov7670_registers/divider_reg[0][0] |                                                |                3 |              8 |
|  your_instance_name/CLK_25 |                                                    | Inst_vga/hCounter[9]_i_1_n_0                   |                3 |             10 |
|  your_instance_name/CLK_25 | Inst_vga/hCounter[9]_i_1_n_0                       | Inst_vga/vCounter                              |                2 |             10 |
|  your_instance_name/CLK_25 | controller/Inst_i2c_sender/busy_sr0                | controller/Inst_i2c_sender/data_sr[30]_i_1_n_0 |                5 |             11 |
|  your_instance_name/CLK_25 | controller/Inst_i2c_sender/E[0]                    | btn_debounce/SR[0]                             |                6 |             16 |
|  your_instance_name/CLK_25 | controller/Inst_i2c_sender/busy_sr0                |                                                |                5 |             18 |
|  valid_BUFG                | capture/we                                         | fl_buffer/line_buff[1].lbx/addrOut             |                5 |             19 |
|  valid_BUFG                | capture/we                                         | fl_buffer/line_buff[1].lbx/addrIn              |                5 |             19 |
|  valid_BUFG                | capture/we                                         | fl_buffer/line_buff[0].lbx/addrOut             |                5 |             19 |
|  valid_BUFG                | capture/we                                         | fl_buffer/line_buff[0].lbx/addrIn              |                5 |             19 |
|  OV7670_PCLK_IBUF_BUFG     | capture/wr_hold_reg_n_0_[1]                        | OV7670_VSYNC_IBUF                              |                5 |             19 |
|  your_instance_name/CLK_25 |                                                    |                                                |               21 |             23 |
|  your_instance_name/CLK_50 |                                                    | btn_debounce/o_i_1_n_0                         |                7 |             25 |
|  OV7670_PCLK_IBUF_BUFG     | capture/we_i_1_n_0                                 |                                                |                9 |             28 |
|  your_instance_name/CLK_25 | controller/Inst_i2c_sender/busy_sr0                | controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0 |                6 |             31 |
|  valid_BUFG                | capture/we                                         |                                                |               20 |             57 |
|  OV7670_PCLK_IBUF_BUFG     |                                                    | OV7670_VSYNC_IBUF                              |               15 |             70 |
|  your_instance_name/CLK_25 | Inst_vga/address[0]_i_2_n_0                        | Inst_vga/clear                                 |               19 |             95 |
+----------------------------+----------------------------------------------------+------------------------------------------------+------------------+----------------+


