8:-out_dir
78:/nfs/home/x/x_ti/Modelsim/VHDL/FPGA_ADV/registers_min_max_sig_impl_1//rtlc.out
10:-pipe_flow
4:-vhf
89:/nfs/home/x/x_ti/Modelsim/VHDL/FPGA_ADV/registers_min_max_sig_impl_1//hdlAnalyze_vhdlfile
25:-comment_transoff_regions
13:-lib_map_file
78:/nfs/home/x/x_ti/Modelsim/VHDL/FPGA_ADV/registers_min_max_sig_impl_1//.jaguarc
83:+incdir+/nfs/home/x/x_ti/Modelsim/VHDL/Code+/nfs/home/x/x_ti/Modelsim/VHDL/FPGA_ADV
17:+define+synthesis
