/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* dynports =  1  *)
(* src = "dut.sv:2.1-24.10" *)
(* top =  1  *)
module function_loop(x, out);
  (* src = "dut.sv:5.30-5.31" *)
  input [7:0] x;
  wire [7:0] x;
  (* src = "dut.sv:6.30-6.33" *)
  output [7:0] out;
  wire [7:0] out;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:22.18-22.30" *)
  wire \func_loop$func$dut.sv:22$2.i ;
  (* nosync = 32'd1 *)
  (* src = "dut.sv:22.18-22.30" *)
  wire [7:0] \func_loop$func$dut.sv:22$2.x ;
  assign \func_loop$func$dut.sv:22$2.i  = 1'hx;
  assign \func_loop$func$dut.sv:22$2.x  = 8'hxx;
  assign out = 8'h00;
endmodule
