GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\Projects\Electronics\VLSI\FPGA\tang_nano_9k\tn9k_digital_clock\src\tn9k_digital_clock.v'
WARN  (EX3069) : Potential always loop found("E:\Projects\Electronics\VLSI\FPGA\tang_nano_9k\tn9k_digital_clock\src\tn9k_digital_clock.v":168)
Compiling module 'segment'("E:\Projects\Electronics\VLSI\FPGA\tang_nano_9k\tn9k_digital_clock\src\tn9k_digital_clock.v":8)
NOTE  (EX0101) : Current top module is "segment"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\Projects\Electronics\VLSI\FPGA\tang_nano_9k\tn9k_digital_clock\impl\gwsynthesis\tn9k_digital_clock.vg" completed
[100%] Generate report file "E:\Projects\Electronics\VLSI\FPGA\tang_nano_9k\tn9k_digital_clock\impl\gwsynthesis\tn9k_digital_clock_syn.rpt.html" completed
GowinSynthesis finish
