Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 928826 Thu Jun  5 18:17:50 MDT 2014
| Date         : Sat Jun 07 13:14:36 2014
| Host         : XCOJAMESM22 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file example_ibert_bank_117_118_control_sets_placed.rpt
| Design       : example_ibert_bank_117_118
| Device       : xc7k325t
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   699 |
| Minimum Number of register sites lost to control set restrictions |   947 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7780 |         1723 |
| No           | No                    | Yes                    |             184 |           58 |
| No           | Yes                   | No                     |            3290 |         1246 |
| Yes          | No                    | No                     |            8985 |         2790 |
| Yes          | No                    | Yes                    |             190 |           43 |
| Yes          | Yes                   | No                     |            2752 |         1223 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                           |                                                                                      Enable Signal                                                                                      |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_ibert_core/inst/u_bufr/O1                                     | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                               |                1 |              1 |
|  u_ibert_core/inst/u_bufr/O1                                     | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                               |                1 |              1 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                            |                1 |              1 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                |                                                                                                                                                                                          |                1 |              1 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                               |                1 |              1 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                               |                1 |              1 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                          |                1 |              1 |
|  u_ibert_core/inst/bscan_inst/O7                                 |                                                                                                                                                                                         | u_ibert_core/inst/U_ICON/U_CMD/AR[0]                                                                                                                                                     |                1 |              1 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/forward                                                                                                                       |                1 |              2 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/forward                                                                                                                       |                1 |              2 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/forward                                                                                                                       |                1 |              2 |
|  u_ibert_core/inst/u_bufr/O1                                     |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                1 |              2 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/forward                                                                                                                       |                1 |              2 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/forward                                                                                                                       |                1 |              2 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/forward                                                                                                                       |                1 |              2 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/forward                                                                                                                       |                1 |              2 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/forward                                                                                                                       |                1 |              2 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 |                1 |              2 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              2 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                1 |              2 |
|  u_ibert_core/inst/u_bufr/O1                                     | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[7]                                                                                                                                           |                                                                                                                                                                                          |                1 |              3 |
|  u_ibert_core/inst/u_bufr/O1                                     | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[7]                                                                                                                                           | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/SR[0]                                                                                                                               |                1 |              3 |
|  u_ibert_core/inst/u_bufr/O1                                     |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 |                1 |              3 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_hold_clk[3]_i_1__2                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                   |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                    |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                   |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_hold_clk[3]_i_1__0                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/n_0_reg_do[10]_i_1                                                                                                               |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                  |                2 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_hold_clk[3]_i_1__1                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_hold_clk[3]_i_1__1                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_hold_clk[3]_i_1__2                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_hold_clk[3]_i_1__2                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                   |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/O3[0]                                                                                                                        | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/SR[0]                                                                                                                               |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                   |                1 |              4 |
|  u_ibert_core/inst/u_bufr/O1                                     | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[2]                                                                                                                                           |                                                                                                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_hold_clk[3]_i_1__0                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/clear                                                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_hold_clk[3]_i_1__1                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_hold_clk[3]_i_1__0                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_hold_clk[3]_i_1__0                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/n_0_hold_clk[3]_i_1__2                                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/n_0_hold_clk[3]_i_1__0                                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                   |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/n_0_hold_clk[3]_i_1__1                                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/n_0_hold_clk[3]_i_1__1                                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_hold_clk[3]_i_1__2                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/n_0_hold_clk[3]_i_1__2                                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_hold_clk[3]_i_1__1                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/n_0_hold_clk[3]_i_1__0                                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/clear                                                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                     |                                                                                                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                  |                2 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/n_0_reg_do[10]_i_1                                                                                                               |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                    |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_hold_clk[3]_i_1__0                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_hold_clk[3]_i_1__1                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/u_bufr/O1                                     |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                               |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_hold_clk[3]_i_1__0                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/clear                                                                                                                   |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_hold_clk[3]_i_1__2                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_hold_clk[3]_i_1__1                                                                                                  |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                1 |              4 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_hold_clk[3]_i_1__2                                                                                                 |                1 |              4 |
|  u_ibert_core/inst/u_bufr/O1                                     |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/O1[0]                                                                                                                               |                1 |              4 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/n_0_reg_do[14]_i_1                                                                                                    |                2 |              5 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/n_0_wait_count[31]_i_2                                                                                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/n_0_wait_count[31]_i_1                                                                                                            |                1 |              5 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/n_0_reg_do[14]_i_1                                                                                                    |                2 |              5 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXCDR_RESET/n_0_wait_count[31]_i_2                                                                                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXCDR_RESET/n_0_wait_count[31]_i_1                                                                                                            |                1 |              5 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_2                                                                      | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_1                                                                       |                1 |              6 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                  |                1 |              6 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/sel                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                                 |                1 |              6 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                  |                2 |              6 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/sel                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                                 |                1 |              6 |
|  u_ibert_core/inst/u_bufr/O1                                     |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_2                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_1                                                                       |                1 |              6 |
|  u_ibert_core/inst/u_bufr/O1                                     |                                                                                                                                                                                         | u_ibert_core/inst/U_ICON/U_CMD/O1                                                                                                                                                        |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_2                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_1                                                                       |                1 |              6 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/n_0_reg_do[15]_i_1                                                                                                               |                3 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_prbs[6]_i_2                                                                                                              | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_pattern_7bit/bit40.p7_40/prbs[6]_i_1                                                                                      |                1 |              6 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/sel                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                                 |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_2                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_1                                                                       |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/sel                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                                 |                1 |              6 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                  |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/sel                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                                 |                1 |              6 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                  |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/sel                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                                 |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/sel                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                                 |                1 |              6 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/sel                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/err_rst_cnt0                                                                                                                 |                1 |              6 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                  |                2 |              6 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/n_0_reg_do[15]_i_1                                                                                                               |                1 |              6 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                  |                1 |              6 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_2                                                                      | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_1                                                                       |                1 |              6 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_2                                                                      | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_1                                                                       |                1 |              6 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_prbs[6]_i_2                                                                                                              | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_pattern_7bit/bit40.p7_40/prbs[6]_i_1                                                                                      |                1 |              6 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_1__3                                                         |                                                                                                                                                                                          |                2 |              7 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_1__3                                                         |                                                                                                                                                                                          |                2 |              7 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_1__5                                                         |                                                                                                                                                                                          |                2 |              7 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_1__3                                                         |                                                                                                                                                                                          |                2 |              7 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_prbs[6]_i_1__3                                                                                                           |                                                                                                                                                                                          |                2 |              7 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_1__5                                                         |                                                                                                                                                                                          |                2 |              7 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_prbs[6]_i_1__3                                                                                                           |                                                                                                                                                                                          |                2 |              7 |
|  u_ibert_core/inst/u_bufr/O1                                     |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/n_0_stat_addr_bit_cnt[6]_i_1                                                                                               |                2 |              7 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/n_0_prbs[6]_i_1__3                                                         |                                                                                                                                                                                          |                2 |              7 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                             |                2 |              7 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[9]                                                                                                                         |                3 |              8 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/GTRXRESET_O                                                                                                                  |                2 |              8 |
|  u_ibert_core/inst/u_bufr/O1                                     |                                                                                                                                                                                         | u_ibert_core/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                    |                2 |              8 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[27]                                                                                                                        |                3 |              8 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/GTRXRESET_O                                                                                                                  |                2 |              8 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[15]                                                                                                                        |                3 |              8 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/GTRXRESET_O                                                                                                                  |                2 |              8 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[24]                                                                                                                        |                2 |              8 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/GTRXRESET_O                                                                                                                  |                2 |              8 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[21]                                                                                                                        |                4 |              8 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[12]                                                                                                                        |                2 |              8 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[6]                                                                                                                         |                3 |              8 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/GTRXRESET_O                                                                                                                  |                2 |              8 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[3]                                                                                                                         |                3 |              8 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/GTRXRESET_O                                                                                                                  |                2 |              8 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/GTRXRESET_O                                                                                                                  |                2 |              8 |
|  u_ibert_core/inst/u_bufr/O1                                     | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]              | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              8 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/GTRXRESET_O                                                                                                                  |                2 |              8 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O4[0]                                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              8 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[0]                                                                                                                         |                2 |              8 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT_O[18]                                                                                                                        |                3 |              8 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/O4[0]                                                                                                                        | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/SR[0]                                                                                                                               |                2 |             10 |
|  u_ibert_core/inst/u_bufr/O1                                     | u_ibert_core/inst/U_ICON/U_CMD/iTARGET_CE                                                                                                                                               | u_ibert_core/inst/U_ICON/U_CMD/AR[0]                                                                                                                                                     |                3 |             10 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/O1[0]                                                                                                                        | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/SR[0]                                                                                                                               |                3 |             10 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/O2[0]                                                                                                                        | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/SR[0]                                                                                                                               |                2 |             10 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/n_0_FSM_onehot_rh_state[10]_i_1                                                                                             | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/MGT_RESET_O                                                                                                                  |                6 |             10 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/n_0_FSM_onehot_rh_state[10]_i_1                                                                                             | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/MGT_RESET_O                                                                                                                  |                5 |             10 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/n_0_FSM_onehot_rh_state[10]_i_1                                                                                             | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RESET_CONTROLLER/MGT_RESET_O                                                                                                                  |                6 |             10 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/n_0_FSM_onehot_rh_state[10]_i_1                                                                                             | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RESET_CONTROLLER/MGT_RESET_O                                                                                                                  |                6 |             10 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/n_0_FSM_onehot_rh_state[10]_i_1                                                                                             | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RESET_CONTROLLER/MGT_RESET_O                                                                                                                  |                6 |             10 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/n_0_FSM_onehot_rh_state[10]_i_1                                                                                             | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/MGT_RESET_O                                                                                                                  |                6 |             10 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/SR[0]                                                                                                                               |                3 |             10 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/n_0_FSM_onehot_rh_state[10]_i_1                                                                                             | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/MGT_RESET_O                                                                                                                  |                5 |             10 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/n_0_FSM_onehot_rh_state[10]_i_1                                                                                             | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RESET_CONTROLLER/MGT_RESET_O                                                                                                                  |                5 |             10 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/n_0_ctl_reg[10]_i_1                                                                                                                |                                                                                                                                                                                          |                4 |             11 |
|  u_ibert_core/inst/u_bufr/O1                                     | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[1]                                                                                                                                           |                                                                                                                                                                                          |                2 |             11 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/O5[0]                                                                                                                        | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/SR[0]                                                                                                                               |                3 |             11 |
|  u_ibert_core/inst/u_bufr/O1                                     |                                                                                                                                                                                         |                                                                                                                                                                                          |                8 |             11 |
|  u_ibert_core/inst/u_bufr/O1                                     | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[3]                                                                                                                                           |                                                                                                                                                                                          |                4 |             12 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                 | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                3 |             12 |
|  u_ibert_core/inst/u_bufr/O1                                     | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             12 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                     |                                                                                                                                                                                          |                4 |             12 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_2                                                                   | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_1                                                                    |                2 |             14 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_2                                                                   | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_1                                                                    |                2 |             14 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_2                                                                   | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_1                                                                    |                2 |             14 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_2                                                                   | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_1                                                                    |                2 |             14 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_2                                                                   | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_1                                                                    |                2 |             14 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_2                                                                   | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_1                                                                    |                2 |             14 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_prbs[14]_i_2                                                                                                             | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_pattern_15bit/bit40.p15_40/prbs[14]_i_1                                                                                   |                2 |             14 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_prbs[14]_i_2                                                                                                             | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_pattern_15bit/bit40.p15_40/prbs[14]_i_1                                                                                   |                3 |             14 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_1__3                                                      |                                                                                                                                                                                          |                4 |             15 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_1__3                                                      |                                                                                                                                                                                          |                5 |             15 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_1__3                                                      |                                                                                                                                                                                          |                4 |             15 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_prbs[14]_i_1__3                                                                                                          |                                                                                                                                                                                          |                5 |             15 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_1__3                                                      |                                                                                                                                                                                          |                6 |             15 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_1__3                                                      |                                                                                                                                                                                          |                4 |             15 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/n_0_prbs[14]_i_1__3                                                      |                                                                                                                                                                                          |                4 |             15 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_prbs[14]_i_1__3                                                                                                          |                                                                                                                                                                                          |                4 |             15 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__2                                                                                             | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__1                                                                                              | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__2                                                                                             | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__1                                                                                              | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/n_0_testclk_cnt[0]_i_1__1                                                                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/n_0_testclk_cnt[0]_i_1__2                                                                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[1]_i_1                                                                                  |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__2                                                                                             | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__1                                                                                              | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__0                                                                                             | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ram_rd_en_i                                                                                                                          |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/n_0_testclk_cnt[0]_i_1                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/n_0_testclk_cnt[0]_i_1__0                                                                                                                      | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__0                                                                                             | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                          |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                          |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__0                                                                                             | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1                                                                                                 | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__2                                                                                             | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__1                                                                                              | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[1]_i_1                                                                                  |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__2                                                                                             | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__1                                                                                              | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/n_0_testclk_cnt[0]_i_1__1                                                                                                                      | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/n_0_testclk_cnt[0]_i_1__2                                                                                                                      | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__2                                                                                             | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__1                                                                                              | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__0                                                                                             | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1                                                                                                 | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/n_0_testclk_cnt[0]_i_1                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/n_0_testclk_cnt[0]_i_1__0                                                                                                                      | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_test0                                                                                                            |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__0                                                                                             | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1                                                                                                 | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/reg_200/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                   |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/reg_201/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                   |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/reg_202/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                   |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                   |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/reg_302/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                   |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1__0                                                                                             | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/testclk_div40                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/n_0_testclk_cnt[0]_i_1                                                                                                 | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div40                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/u_bufr/O1                                     |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  u_ibert_core/inst/u_bufr/O1                                     | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i        |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/u_bufr/O1                                     | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                               | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                               |                3 |             16 |
|  u_ibert_core/inst/u_bufr/O1                                     | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/O2[0]                                                                                                                              | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                               |                4 |             16 |
|  u_ibert_core/inst/u_bufr/O1                                     | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/O21                                                                                                                 |               10 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__0                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1                                                                                                   |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__2                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__1                                                                                                |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/O21                                                                                                                 |               11 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__0                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1                                                                                                   |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__2                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__1                                                                                                |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/n_0_regSlaveDo[15]_i_1                                                                                                           |               10 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/n_0_refclk_cnt[0]_i_1                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/n_0_refclk_cnt[0]_i_1__1                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/n_0_refclk_cnt[0]_i_1__2                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/O21                                                                                                                 |                8 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__0                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1                                                                                                   |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__2                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__1                                                                                                |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/O21                                                                                                                 |                9 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__0                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1                                                                                                   |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__2                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__1                                                                                                |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/O15                                                                                                                 |               12 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__0                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1                                                                                                   |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__2                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__1                                                                                                |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/n_0_regSlaveDo[15]_i_1                                                                                                           |                8 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/n_0_refclk_cnt[0]_i_1                                                                                                                           |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/n_0_refclk_cnt[0]_i_1__0                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/n_0_refclk_cnt[0]_i_1__1                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/n_0_refclk_cnt[0]_i_1__2                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/O16                                                                                                                 |                8 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__0                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1                                                                                                   |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK2_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__2                                                                                               |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/n_0_refclk_cnt[0]_i_1__1                                                                                                |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                4 |             16 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/n_0_refclk_cnt[0]_i_1__0                                                                                                                        |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                          |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[1]_i_1                                                                                  |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                8 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                          |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[1]_i_1                                                                                  |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[1]_i_1                                                                                  |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                9 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                          |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/reg_test0                                                                                                            |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/reg_200/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                   |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/reg_201/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                   |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/reg_202/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                   |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                   |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                          |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[1]_i_1                                                                                  |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/reg_302/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                   |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                          |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[1]_i_1                                                                                  |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_test0                                                                                                          |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20B/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20D/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20E/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_20F/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_210/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[1]_i_1                                                                                  |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_211/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_212/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_213/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_214/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_215/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_216/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_218/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_219/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21B/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_21D/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_300/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_301/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30A/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30C/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                7 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_30F/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_311/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_313/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                2 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_315/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                3 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_321/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_334/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_335/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                5 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_336/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                 |                                                                                                                                                                                          |                4 |             16 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O3                                                                                                                                   | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/SR[0]                                                                                                                               |                5 |             17 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2                                                                                                                                   | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/SR[0]                                                                                                                               |                5 |             17 |
|  u_ibert_core/inst/u_bufr/O1                                     |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                3 |             17 |
|  u_ibert_core/inst/u_bufr/O1                                     | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[5]                                                                                                                                           | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/SR[0]                                                                                                                               |                3 |             18 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/SR[0]                                                                                                                               |                4 |             18 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                3 |             18 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/n_0_div10.data_o[23]_i_1                                                              |                                                                                                                                                                                          |                3 |             20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/n_0_div10.data_o[23]_i_1                                                              |                                                                                                                                                                                          |                9 |             20 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/n_0_div10.data_o[23]_i_1                                                              |                                                                                                                                                                                          |                3 |             20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_div10.data_o[23]_i_1                                                                                                     |                                                                                                                                                                                          |                3 |             20 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/n_0_div10.data_o[23]_i_1                                                              |                                                                                                                                                                                          |                3 |             20 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_div10.data_o[23]_i_1                                                                                                     |                                                                                                                                                                                          |                6 |             20 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/n_0_div10.data_o[23]_i_1                                                              |                                                                                                                                                                                          |                3 |             20 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/n_0_div10.data_o[23]_i_1                                                              |                                                                                                                                                                                          |                3 |             20 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/den                                                                                                                  |                                                                                                                                                                                          |                3 |             21 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/SR[0]                                                                                                                               |               12 |             21 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_2                                                                   | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_1                                                                    |                4 |             22 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_2                                                                   | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_1                                                                    |                4 |             22 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_2                                                                   | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_1                                                                    |                4 |             22 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_prbs[22]_i_2                                                                                                             | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_pattern_23bit/bit40.p23_40/prbs[22]_i_1                                                                                   |                3 |             22 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_2                                                                   | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_1                                                                    |                3 |             22 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_2                                                                   | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_1                                                                    |                3 |             22 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_prbs[22]_i_2                                                                                                             | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_pattern_23bit/bit40.p23_40/prbs[22]_i_1                                                                                   |                3 |             22 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_2                                                                   | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_1                                                                    |                3 |             22 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/u_common/U_COMPLEX_REGS/U_XSDB_SLAVE/den                                                                                                                  |                                                                                                                                                                                          |                5 |             22 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_1__1                                                      |                                                                                                                                                                                          |                6 |             23 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_prbs[22]_i_1__1                                                                                                          |                                                                                                                                                                                          |                6 |             23 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_1__1                                                      |                                                                                                                                                                                          |                6 |             23 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_1__1                                                      |                                                                                                                                                                                          |                6 |             23 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_prbs[22]_i_1__1                                                                                                          |                                                                                                                                                                                          |                6 |             23 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_1__1                                                      |                                                                                                                                                                                          |                6 |             23 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_1__1                                                      |                                                                                                                                                                                          |                7 |             23 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/n_0_prbs[22]_i_1__1                                                      |                                                                                                                                                                                          |                6 |             23 |
|  u_ibert_core/inst/u_bufr/O1                                     | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               |                                                                                                                                                                                          |                3 |             24 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                 |                                                                                                                                                                                          |                3 |             24 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/n_0_wait_count[31]_i_2                                                                                                           | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_RXCDR_RESET/n_0_wait_count[26]_i_1                                                                                                            |                7 |             27 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXCDR_RESET/n_0_wait_count[31]_i_2                                                                                                           | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_RXCDR_RESET/n_0_wait_count[26]_i_1                                                                                                            |                7 |             27 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/SR[0]                                                                                                                               |                7 |             28 |
|  u_ibert_core/inst/u_bufr/O1                                     | u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[4]                                                                                                                                           | u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/SR[0]                                                                                                                               |                4 |             28 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_2                                                                   | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_1                                                                    |                5 |             30 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_2                                                                   | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_1                                                                    |                8 |             30 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_prbs[30]_i_2                                                                                                             | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_pattern_31bit/bit40.p31_40/prbs[30]_i_1                                                                                   |                6 |             30 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_prbs[30]_i_2                                                                                                             | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_pattern_31bit/bit40.p31_40/prbs[30]_i_1                                                                                   |                4 |             30 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_2                                                                   | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_1                                                                    |                4 |             30 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_2                                                                   | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_1                                                                    |                4 |             30 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_2                                                                   | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_1                                                                    |                5 |             30 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_2                                                                   | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_1                                                                    |                5 |             30 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/all_one_or_zero                                                                                                |                6 |             31 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_1                                                         |                                                                                                                                                                                          |                9 |             31 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/all_one_or_zero                                                                                                |                5 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_1                                                         |                                                                                                                                                                                          |                9 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_1                                                         |                                                                                                                                                                                          |                8 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/all_one_or_zero                                                                                                |                6 |             31 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/all_one_or_zero                                                                                                |                5 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_1                                                         |                                                                                                                                                                                          |                9 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/all_one_or_zero                                                                                                |                5 |             31 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/all_one_or_zero                                                                                                |                4 |             31 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_prbs[30]_i_1                                                                                                             |                                                                                                                                                                                          |                8 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/all_one_or_zero                                                                                                |               12 |             31 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/all_one_or_zero                                                                                                |                4 |             31 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_1                                                         |                                                                                                                                                                                          |                8 |             31 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/n_0_prbs[30]_i_1                                                                                                             |                                                                                                                                                                                          |                9 |             31 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/n_0_prbs[30]_i_1                                                         |                                                                                                                                                                                          |                8 |             31 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/n_0_wait_count[31]_i_2                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/n_0_wait_count[31]_i_1                                                                                                                          |                8 |             32 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/n_0_wait_count[31]_i_2                                                                                                           | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXCDR_RESET/n_0_wait_count[31]_i_1                                                                                                            |                8 |             32 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/n_0_wait_count[31]_i_2                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/n_0_wait_count[31]_i_1                                                                                                                          |                8 |             32 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXCDR_RESET/n_0_wait_count[31]_i_2                                                                                                           | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXCDR_RESET/n_0_wait_count[31]_i_1                                                                                                            |                8 |             32 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/n_0_wait_count[31]_i_2                                                                                                           | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_RXCDR_RESET/n_0_wait_count[31]_i_1                                                                                                            |                8 |             32 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXCDR_RESET/n_0_wait_count[31]_i_2                                                                                                           | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXCDR_RESET/n_0_wait_count[31]_i_1                                                                                                            |                8 |             32 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               48 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/LINK_SSEL_O                                                                                                                     | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               48 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               48 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               48 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               48 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        |                                                                                                                                                                                          |               11 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/LINK_SSEL_O                                                                                                                     |                                                                                                                                                                                          |                9 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        |                                                                                                                                                                                          |               12 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               48 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        |                                                                                                                                                                                          |               13 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/LINK_SSEL_O                                                                                                                     | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               48 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/LINK_SSEL_O                                                                                                                     |                                                                                                                                                                                          |               11 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/LINK_SSEL_O                                                                                                                     | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               48 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               48 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               48 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/LINK_SSEL_O                                                                                                                     | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               48 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               48 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        |                                                                                                                                                                                          |               10 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               48 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        |                                                                                                                                                                                          |                8 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        |                                                                                                                                                                                          |               10 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               48 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               48 |             48 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/LINK_SSEL_O                                                                                                        | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               48 |             48 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               12 |             49 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               12 |             49 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               12 |             49 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               12 |             49 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               12 |             49 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               12 |             49 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               12 |             49 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               12 |             49 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/ERRFWD_O                                                                                                                     | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               12 |             54 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/ERRFWD_O                                                                                                                     | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               12 |             54 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/i_ones_counter/O1                                                                                             | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               12 |             54 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patchk40/i_ones_counter/O1                                                                                             | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               12 |             54 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/i_ones_counter/O1                                                                                             | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               12 |             54 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/i_ones_counter/O1                                                                                             | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               12 |             54 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1] | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patchk40/i_ones_counter/O1                                                                                             | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               12 |             54 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patchk40/i_ones_counter/O1                                                                                             | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               12 |             54 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               48 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               48 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               48 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               48 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               48 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               48 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               48 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               48 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               48 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               48 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               48 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               48 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               48 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst_dly1                                                                                                               |               48 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               48 |             96 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_cnt_rst                                                                                                                    |               48 |             96 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                               |                                                                                                                                                                                          |              173 |            407 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                               |                                                                                                                                                                                          |              186 |            408 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                               |                                                                                                                                                                                          |              168 |            408 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/den                                                                                                                             |                                                                                                                                                                                          |              187 |            408 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                               |                                                                                                                                                                                          |              167 |            409 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                               |                                                                                                                                                                                          |              174 |            409 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/den                                                                                                                             |                                                                                                                                                                                          |              172 |            409 |
|  u_ibert_core/inst/dclk                                          | u_ibert_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/D[0]                                                                                                               |                                                                                                                                                                                          |              180 |            410 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                         |                                                                                                                                                                                          |               73 |            527 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                         |                                                                                                                                                                                          |               80 |            527 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                         |                                                                                                                                                                                          |               75 |            527 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                         |                                                                                                                                                                                          |               70 |            527 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[0] |                                                                                                                                                                                         |                                                                                                                                                                                          |               78 |            527 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[1] |                                                                                                                                                                                         |                                                                                                                                                                                          |              112 |            527 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[2] |                                                                                                                                                                                         |                                                                                                                                                                                          |               80 |            527 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXUSRCLK_O[3] |                                                                                                                                                                                         |                                                                                                                                                                                          |               75 |            527 |
|  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         |                                                                                                                                                                                          |              181 |           1036 |
|  u_ibert_core/inst/QUAD[1].u_q/u_common/u_clocking/TXUSRCLK_O[3] |                                                                                                                                                                                         |                                                                                                                                                                                          |              168 |           1036 |
|  u_ibert_core/inst/dclk                                          |                                                                                                                                                                                         |                                                                                                                                                                                          |              763 |           1801 |
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


