|OV5640_VGA
clk => clk.IN2
rst_n => rst_n_locked.IN1
rst_n => _.IN1
rst_n => _.IN1
ov5640_pclk => ov5640_pclk.IN2
ov5640_href => ov5640_href.IN1
ov5640_vsync => ov5640_vsync.IN1
data_from_ov5640[0] => data_from_ov5640[0].IN1
data_from_ov5640[1] => data_from_ov5640[1].IN1
data_from_ov5640[2] => data_from_ov5640[2].IN1
data_from_ov5640[3] => data_from_ov5640[3].IN1
data_from_ov5640[4] => data_from_ov5640[4].IN1
data_from_ov5640[5] => data_from_ov5640[5].IN1
data_from_ov5640[6] => data_from_ov5640[6].IN1
data_from_ov5640[7] => data_from_ov5640[7].IN1
ov5640_rst_n <= <VCC>
ov5640_pwdn <= <GND>
scl <= OV5640_CTRL:OV5640_CTRL_INST.scl
sda <> OV5640_CTRL:OV5640_CTRL_INST.sda
sdram_clk <= SDRAM:SDRAM_INST.sdram_clk
sdram_cke <= SDRAM:SDRAM_INST.sdram_cke
sdram_cs_n <= SDRAM:SDRAM_INST.sdram_cs_n
sdram_cas_n <= SDRAM:SDRAM_INST.sdram_cas_n
sdram_ras_n <= SDRAM:SDRAM_INST.sdram_ras_n
sdram_we_n <= SDRAM:SDRAM_INST.sdram_we_n
sdram_ba[0] <= SDRAM:SDRAM_INST.sdram_ba
sdram_ba[1] <= SDRAM:SDRAM_INST.sdram_ba
sdram_addr[0] <= SDRAM:SDRAM_INST.sdram_addr
sdram_addr[1] <= SDRAM:SDRAM_INST.sdram_addr
sdram_addr[2] <= SDRAM:SDRAM_INST.sdram_addr
sdram_addr[3] <= SDRAM:SDRAM_INST.sdram_addr
sdram_addr[4] <= SDRAM:SDRAM_INST.sdram_addr
sdram_addr[5] <= SDRAM:SDRAM_INST.sdram_addr
sdram_addr[6] <= SDRAM:SDRAM_INST.sdram_addr
sdram_addr[7] <= SDRAM:SDRAM_INST.sdram_addr
sdram_addr[8] <= SDRAM:SDRAM_INST.sdram_addr
sdram_addr[9] <= SDRAM:SDRAM_INST.sdram_addr
sdram_addr[10] <= SDRAM:SDRAM_INST.sdram_addr
sdram_addr[11] <= SDRAM:SDRAM_INST.sdram_addr
sdram_addr[12] <= SDRAM:SDRAM_INST.sdram_addr
sdram_dqm[0] <= SDRAM:SDRAM_INST.sdram_dqm
sdram_dqm[1] <= SDRAM:SDRAM_INST.sdram_dqm
sdram_dq[0] <> SDRAM:SDRAM_INST.sdram_dq
sdram_dq[1] <> SDRAM:SDRAM_INST.sdram_dq
sdram_dq[2] <> SDRAM:SDRAM_INST.sdram_dq
sdram_dq[3] <> SDRAM:SDRAM_INST.sdram_dq
sdram_dq[4] <> SDRAM:SDRAM_INST.sdram_dq
sdram_dq[5] <> SDRAM:SDRAM_INST.sdram_dq
sdram_dq[6] <> SDRAM:SDRAM_INST.sdram_dq
sdram_dq[7] <> SDRAM:SDRAM_INST.sdram_dq
sdram_dq[8] <> SDRAM:SDRAM_INST.sdram_dq
sdram_dq[9] <> SDRAM:SDRAM_INST.sdram_dq
sdram_dq[10] <> SDRAM:SDRAM_INST.sdram_dq
sdram_dq[11] <> SDRAM:SDRAM_INST.sdram_dq
sdram_dq[12] <> SDRAM:SDRAM_INST.sdram_dq
sdram_dq[13] <> SDRAM:SDRAM_INST.sdram_dq
sdram_dq[14] <> SDRAM:SDRAM_INST.sdram_dq
sdram_dq[15] <> SDRAM:SDRAM_INST.sdram_dq
rgb_565[0] <= VGA_CTRL:VGA_CTRL_INST.rgb_565
rgb_565[1] <= VGA_CTRL:VGA_CTRL_INST.rgb_565
rgb_565[2] <= VGA_CTRL:VGA_CTRL_INST.rgb_565
rgb_565[3] <= VGA_CTRL:VGA_CTRL_INST.rgb_565
rgb_565[4] <= VGA_CTRL:VGA_CTRL_INST.rgb_565
rgb_565[5] <= VGA_CTRL:VGA_CTRL_INST.rgb_565
rgb_565[6] <= VGA_CTRL:VGA_CTRL_INST.rgb_565
rgb_565[7] <= VGA_CTRL:VGA_CTRL_INST.rgb_565
rgb_565[8] <= VGA_CTRL:VGA_CTRL_INST.rgb_565
rgb_565[9] <= VGA_CTRL:VGA_CTRL_INST.rgb_565
rgb_565[10] <= VGA_CTRL:VGA_CTRL_INST.rgb_565
rgb_565[11] <= VGA_CTRL:VGA_CTRL_INST.rgb_565
rgb_565[12] <= VGA_CTRL:VGA_CTRL_INST.rgb_565
rgb_565[13] <= VGA_CTRL:VGA_CTRL_INST.rgb_565
rgb_565[14] <= VGA_CTRL:VGA_CTRL_INST.rgb_565
rgb_565[15] <= VGA_CTRL:VGA_CTRL_INST.rgb_565
hsync <= VGA_CTRL:VGA_CTRL_INST.hsync
vsync <= VGA_CTRL:VGA_CTRL_INST.vsync


|OV5640_VGA|CLK_GEN:CLK_GEN_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|OV5640_VGA|CLK_GEN:CLK_GEN_inst|altpll:altpll_component
inclk[0] => CLK_GEN_altpll:auto_generated.inclk[0]
inclk[1] => CLK_GEN_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => CLK_GEN_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= CLK_GEN_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|OV5640_VGA|CLK_GEN:CLK_GEN_inst|altpll:altpll_component|CLK_GEN_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|CLK_VGA:CLK_VGA_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|OV5640_VGA|CLK_VGA:CLK_VGA_inst|altpll:altpll_component
inclk[0] => CLK_VGA_altpll:auto_generated.inclk[0]
inclk[1] => CLK_VGA_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => CLK_VGA_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= CLK_VGA_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|OV5640_VGA|CLK_VGA:CLK_VGA_inst|altpll:altpll_component|CLK_VGA_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|OV5640_CTRL:OV5640_CTRL_INST
pclk => pclk.IN1
href => href.IN1
vsync => vsync.IN1
rst_n => rst_n.IN1
data_from_ov5640[0] => data_from_ov5640[0].IN1
data_from_ov5640[1] => data_from_ov5640[1].IN1
data_from_ov5640[2] => data_from_ov5640[2].IN1
data_from_ov5640[3] => data_from_ov5640[3].IN1
data_from_ov5640[4] => data_from_ov5640[4].IN1
data_from_ov5640[5] => data_from_ov5640[5].IN1
data_from_ov5640[6] => data_from_ov5640[6].IN1
data_from_ov5640[7] => data_from_ov5640[7].IN1
clk => clk.IN1
init_done => comb.IN0
scl <= OV5640_CFG:OV5640_CFG_INST.scl
sda <> OV5640_CFG:OV5640_CFG_INST.sda
cfg_done <= OV5640_CFG:OV5640_CFG_INST.cfg_done
sdram_wr_en <= OV5640_DATA:OV5640_DATA_INST.sdram_wr_en
data_to_sdram[0] <= OV5640_DATA:OV5640_DATA_INST.data_to_sdram
data_to_sdram[1] <= OV5640_DATA:OV5640_DATA_INST.data_to_sdram
data_to_sdram[2] <= OV5640_DATA:OV5640_DATA_INST.data_to_sdram
data_to_sdram[3] <= OV5640_DATA:OV5640_DATA_INST.data_to_sdram
data_to_sdram[4] <= OV5640_DATA:OV5640_DATA_INST.data_to_sdram
data_to_sdram[5] <= OV5640_DATA:OV5640_DATA_INST.data_to_sdram
data_to_sdram[6] <= OV5640_DATA:OV5640_DATA_INST.data_to_sdram
data_to_sdram[7] <= OV5640_DATA:OV5640_DATA_INST.data_to_sdram
data_to_sdram[8] <= OV5640_DATA:OV5640_DATA_INST.data_to_sdram
data_to_sdram[9] <= OV5640_DATA:OV5640_DATA_INST.data_to_sdram
data_to_sdram[10] <= OV5640_DATA:OV5640_DATA_INST.data_to_sdram
data_to_sdram[11] <= OV5640_DATA:OV5640_DATA_INST.data_to_sdram
data_to_sdram[12] <= OV5640_DATA:OV5640_DATA_INST.data_to_sdram
data_to_sdram[13] <= OV5640_DATA:OV5640_DATA_INST.data_to_sdram
data_to_sdram[14] <= OV5640_DATA:OV5640_DATA_INST.data_to_sdram
data_to_sdram[15] <= OV5640_DATA:OV5640_DATA_INST.data_to_sdram


|OV5640_VGA|OV5640_CTRL:OV5640_CTRL_INST|OV5640_CFG:OV5640_CFG_INST
clk => clk.IN2
rst_n => rst_n.IN2
scl <= IIC_CTRL:IIC_CTRL_INST.scl
sda <> IIC_CTRL:IIC_CTRL_INST.sda
cfg_done <= OV5640_REG_CFG:OV5640_REG_CFG_INST.cfg_done


|OV5640_VGA|OV5640_CTRL:OV5640_CTRL_INST|OV5640_CFG:OV5640_CFG_INST|OV5640_REG_CFG:OV5640_REG_CFG_INST
clk => cfg_done~reg0.CLK
clk => cfg_reg_num[0].CLK
clk => cfg_reg_num[1].CLK
clk => cfg_reg_num[2].CLK
clk => cfg_reg_num[3].CLK
clk => cfg_reg_num[4].CLK
clk => cfg_reg_num[5].CLK
clk => cfg_reg_num[6].CLK
clk => cfg_reg_num[7].CLK
clk => cfg_en~reg0.CLK
clk => cnt_1ms[0].CLK
clk => cnt_1ms[1].CLK
clk => cnt_1ms[2].CLK
clk => cnt_1ms[3].CLK
clk => cnt_1ms[4].CLK
clk => cnt_1ms[5].CLK
clk => cnt_1ms[6].CLK
clk => cnt_1ms[7].CLK
clk => cnt_1ms[8].CLK
clk => cnt_1ms[9].CLK
clk => cnt_1ms[10].CLK
clk => cnt_1ms[11].CLK
clk => cnt_1ms[12].CLK
clk => cnt_1ms[13].CLK
clk => cnt_1ms[14].CLK
clk => cnt_1ms[15].CLK
rst_n => cnt_1ms[0].ACLR
rst_n => cnt_1ms[1].ACLR
rst_n => cnt_1ms[2].ACLR
rst_n => cnt_1ms[3].ACLR
rst_n => cnt_1ms[4].ACLR
rst_n => cnt_1ms[5].ACLR
rst_n => cnt_1ms[6].ACLR
rst_n => cnt_1ms[7].ACLR
rst_n => cnt_1ms[8].ACLR
rst_n => cnt_1ms[9].ACLR
rst_n => cnt_1ms[10].ACLR
rst_n => cnt_1ms[11].ACLR
rst_n => cnt_1ms[12].ACLR
rst_n => cnt_1ms[13].ACLR
rst_n => cnt_1ms[14].ACLR
rst_n => cnt_1ms[15].ACLR
rst_n => cfg_en~reg0.ACLR
rst_n => cfg_done~reg0.ACLR
rst_n => cfg_reg_num[0].ACLR
rst_n => cfg_reg_num[1].ACLR
rst_n => cfg_reg_num[2].ACLR
rst_n => cfg_reg_num[3].ACLR
rst_n => cfg_reg_num[4].ACLR
rst_n => cfg_reg_num[5].ACLR
rst_n => cfg_reg_num[6].ACLR
rst_n => cfg_reg_num[7].ACLR
done_flag => always1.IN1
done_flag => always3.IN1
done_flag => cfg_reg_num[7].ENA
done_flag => cfg_reg_num[6].ENA
done_flag => cfg_reg_num[5].ENA
done_flag => cfg_reg_num[4].ENA
done_flag => cfg_reg_num[3].ENA
done_flag => cfg_reg_num[2].ENA
done_flag => cfg_reg_num[1].ENA
done_flag => cfg_reg_num[0].ENA
cfg_en <= cfg_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[8] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[9] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[10] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[11] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[12] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[13] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[14] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[15] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[16] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[17] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[18] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[19] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[20] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[21] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[22] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
cfg_data[23] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
cfg_done <= cfg_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|OV5640_CTRL:OV5640_CTRL_INST|OV5640_CFG:OV5640_CFG_INST|IIC_CTRL:IIC_CTRL_INST
clk => rd_data_reg[0]~reg0.CLK
clk => rd_data_reg[1]~reg0.CLK
clk => rd_data_reg[2]~reg0.CLK
clk => rd_data_reg[3]~reg0.CLK
clk => rd_data_reg[4]~reg0.CLK
clk => rd_data_reg[5]~reg0.CLK
clk => rd_data_reg[6]~reg0.CLK
clk => rd_data_reg[7]~reg0.CLK
clk => iic_mode.CLK
clk => done_flag~reg0.CLK
clk => sda_en.CLK
clk => sda_reg.CLK
clk => cnt_bit[0].CLK
clk => cnt_bit[1].CLK
clk => cnt_bit[2].CLK
clk => cnt_bit[3].CLK
clk => assign_flag.CLK
clk => ack_valid.CLK
clk => scl_en.CLK
clk => scl_cnt[0].CLK
clk => scl_cnt[1].CLK
clk => scl_cnt[2].CLK
clk => scl_cnt[3].CLK
clk => scl_cnt[4].CLK
clk => scl_cnt[5].CLK
clk => scl_cnt[6].CLK
clk => scl_cnt[7].CLK
clk => scl_cnt[8].CLK
clk => scl_cnt[9].CLK
clk => scl_cnt[10].CLK
clk => state~1.DATAIN
rst_n => assign_flag.OUTPUTSELECT
rst_n => scl_cnt[0].ACLR
rst_n => scl_cnt[1].ACLR
rst_n => scl_cnt[2].ACLR
rst_n => scl_cnt[3].ACLR
rst_n => scl_cnt[4].ACLR
rst_n => scl_cnt[5].ACLR
rst_n => scl_cnt[6].ACLR
rst_n => scl_cnt[7].ACLR
rst_n => scl_cnt[8].ACLR
rst_n => scl_cnt[9].ACLR
rst_n => scl_cnt[10].ACLR
rst_n => rd_data_reg[0]~reg0.ACLR
rst_n => rd_data_reg[1]~reg0.ACLR
rst_n => rd_data_reg[2]~reg0.ACLR
rst_n => rd_data_reg[3]~reg0.ACLR
rst_n => rd_data_reg[4]~reg0.ACLR
rst_n => rd_data_reg[5]~reg0.ACLR
rst_n => rd_data_reg[6]~reg0.ACLR
rst_n => rd_data_reg[7]~reg0.ACLR
rst_n => done_flag~reg0.ACLR
rst_n => scl_en.ACLR
rst_n => ack_valid.ACLR
rst_n => cnt_bit[0].ACLR
rst_n => cnt_bit[1].ACLR
rst_n => cnt_bit[2].ACLR
rst_n => cnt_bit[3].ACLR
rst_n => sda_reg.PRESET
rst_n => sda_en.PRESET
rst_n => iic_mode.ACLR
rst_n => state~3.DATAIN
wr_en => always1.IN0
wr_en => iic_mode.OUTPUTSELECT
dev_addr[0] => Mux0.IN5
dev_addr[0] => Mux4.IN5
dev_addr[1] => Mux0.IN6
dev_addr[1] => Mux4.IN6
dev_addr[2] => Mux0.IN7
dev_addr[2] => Mux4.IN7
dev_addr[3] => Mux0.IN8
dev_addr[3] => Mux4.IN8
dev_addr[4] => Mux0.IN9
dev_addr[4] => Mux4.IN9
dev_addr[5] => Mux0.IN10
dev_addr[5] => Mux4.IN10
dev_addr[6] => Mux0.IN0
dev_addr[6] => Mux4.IN0
addr[0] => Mux2.IN3
addr[1] => Mux2.IN4
addr[2] => Mux2.IN5
addr[3] => Mux2.IN6
addr[4] => Mux2.IN7
addr[5] => Mux2.IN8
addr[6] => Mux2.IN9
addr[7] => Mux2.IN10
addr[8] => addr_high[0].DATAB
addr[9] => addr_high[1].DATAB
addr[10] => addr_high[2].DATAB
addr[11] => addr_high[3].DATAB
addr[12] => addr_high[4].DATAB
addr[13] => addr_high[5].DATAB
addr[14] => addr_high[6].DATAB
addr[15] => addr_high[7].DATAB
data[0] => Mux3.IN3
data[1] => Mux3.IN4
data[2] => Mux3.IN5
data[3] => Mux3.IN6
data[4] => Mux3.IN7
data[5] => Mux3.IN8
data[6] => Mux3.IN9
data[7] => Mux3.IN10
addr_num => addr_high[7].OUTPUTSELECT
addr_num => addr_high[6].OUTPUTSELECT
addr_num => addr_high[5].OUTPUTSELECT
addr_num => addr_high[4].OUTPUTSELECT
addr_num => addr_high[3].OUTPUTSELECT
addr_num => addr_high[2].OUTPUTSELECT
addr_num => addr_high[1].OUTPUTSELECT
addr_num => addr_high[0].OUTPUTSELECT
addr_num => always3.IN1
addr_num => always3.IN1
rd_en => always1.IN1
rd_en => iic_mode.OUTPUTSELECT
scl <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
done_flag <= done_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_reg[0] <= rd_data_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_reg[1] <= rd_data_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_reg[2] <= rd_data_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_reg[3] <= rd_data_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_reg[4] <= rd_data_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_reg[5] <= rd_data_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_reg[6] <= rd_data_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_reg[7] <= rd_data_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|OV5640_CTRL:OV5640_CTRL_INST|OV5640_DATA:OV5640_DATA_INST
pclk => data_to_sdram[0]~reg0.CLK
pclk => data_to_sdram[1]~reg0.CLK
pclk => data_to_sdram[2]~reg0.CLK
pclk => data_to_sdram[3]~reg0.CLK
pclk => data_to_sdram[4]~reg0.CLK
pclk => data_to_sdram[5]~reg0.CLK
pclk => data_to_sdram[6]~reg0.CLK
pclk => data_to_sdram[7]~reg0.CLK
pclk => data_to_sdram[8]~reg0.CLK
pclk => data_to_sdram[9]~reg0.CLK
pclk => data_to_sdram[10]~reg0.CLK
pclk => data_to_sdram[11]~reg0.CLK
pclk => data_to_sdram[12]~reg0.CLK
pclk => data_to_sdram[13]~reg0.CLK
pclk => data_to_sdram[14]~reg0.CLK
pclk => data_to_sdram[15]~reg0.CLK
pclk => sdram_wr_en~reg0.CLK
pclk => data_flag.CLK
pclk => data_reg[0].CLK
pclk => data_reg[1].CLK
pclk => data_reg[2].CLK
pclk => data_reg[3].CLK
pclk => data_reg[4].CLK
pclk => data_reg[5].CLK
pclk => data_reg[6].CLK
pclk => data_reg[7].CLK
pclk => pic_valid.CLK
pclk => cnt_pic[0].CLK
pclk => cnt_pic[1].CLK
pclk => cnt_pic[2].CLK
pclk => cnt_pic[3].CLK
pclk => vsync_reg.CLK
href => data_flag.OUTPUTSELECT
vsync => vsync_rise_edge.IN1
vsync => vsync_reg.DATAIN
rst_n => data_to_sdram[0]~reg0.ACLR
rst_n => data_to_sdram[1]~reg0.ACLR
rst_n => data_to_sdram[2]~reg0.ACLR
rst_n => data_to_sdram[3]~reg0.ACLR
rst_n => data_to_sdram[4]~reg0.ACLR
rst_n => data_to_sdram[5]~reg0.ACLR
rst_n => data_to_sdram[6]~reg0.ACLR
rst_n => data_to_sdram[7]~reg0.ACLR
rst_n => data_to_sdram[8]~reg0.ACLR
rst_n => data_to_sdram[9]~reg0.ACLR
rst_n => data_to_sdram[10]~reg0.ACLR
rst_n => data_to_sdram[11]~reg0.ACLR
rst_n => data_to_sdram[12]~reg0.ACLR
rst_n => data_to_sdram[13]~reg0.ACLR
rst_n => data_to_sdram[14]~reg0.ACLR
rst_n => data_to_sdram[15]~reg0.ACLR
rst_n => sdram_wr_en~reg0.ACLR
rst_n => vsync_reg.ACLR
rst_n => cnt_pic[0].ACLR
rst_n => cnt_pic[1].ACLR
rst_n => cnt_pic[2].ACLR
rst_n => cnt_pic[3].ACLR
rst_n => pic_valid.ACLR
rst_n => data_reg[0].ACLR
rst_n => data_reg[1].ACLR
rst_n => data_reg[2].ACLR
rst_n => data_reg[3].ACLR
rst_n => data_reg[4].ACLR
rst_n => data_reg[5].ACLR
rst_n => data_reg[6].ACLR
rst_n => data_reg[7].ACLR
rst_n => data_flag.ACLR
data_from_ov5640[0] => data_reg[0].DATAIN
data_from_ov5640[0] => data_to_sdram[0]~reg0.DATAIN
data_from_ov5640[1] => data_reg[1].DATAIN
data_from_ov5640[1] => data_to_sdram[1]~reg0.DATAIN
data_from_ov5640[2] => data_reg[2].DATAIN
data_from_ov5640[2] => data_to_sdram[2]~reg0.DATAIN
data_from_ov5640[3] => data_reg[3].DATAIN
data_from_ov5640[3] => data_to_sdram[3]~reg0.DATAIN
data_from_ov5640[4] => data_reg[4].DATAIN
data_from_ov5640[4] => data_to_sdram[4]~reg0.DATAIN
data_from_ov5640[5] => data_reg[5].DATAIN
data_from_ov5640[5] => data_to_sdram[5]~reg0.DATAIN
data_from_ov5640[6] => data_reg[6].DATAIN
data_from_ov5640[6] => data_to_sdram[6]~reg0.DATAIN
data_from_ov5640[7] => data_reg[7].DATAIN
data_from_ov5640[7] => data_to_sdram[7]~reg0.DATAIN
sdram_wr_en <= sdram_wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_sdram[0] <= data_to_sdram[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_sdram[1] <= data_to_sdram[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_sdram[2] <= data_to_sdram[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_sdram[3] <= data_to_sdram[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_sdram[4] <= data_to_sdram[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_sdram[5] <= data_to_sdram[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_sdram[6] <= data_to_sdram[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_sdram[7] <= data_to_sdram[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_sdram[8] <= data_to_sdram[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_sdram[9] <= data_to_sdram[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_sdram[10] <= data_to_sdram[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_sdram[11] <= data_to_sdram[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_sdram[12] <= data_to_sdram[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_sdram[13] <= data_to_sdram[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_sdram[14] <= data_to_sdram[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_sdram[15] <= data_to_sdram[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST
clk => clk.IN2
rst_n => rst_n.IN2
clk_out => sdram_clk.DATAIN
init_end <= init_end.DB_MAX_OUTPUT_PORT_TYPE
wr_fifo_wr_clk => wr_fifo_wr_clk.IN1
wr_fifo_wr_req => wr_fifo_wr_req.IN1
wr_fifo_wr_data[0] => wr_fifo_wr_data[0].IN1
wr_fifo_wr_data[1] => wr_fifo_wr_data[1].IN1
wr_fifo_wr_data[2] => wr_fifo_wr_data[2].IN1
wr_fifo_wr_data[3] => wr_fifo_wr_data[3].IN1
wr_fifo_wr_data[4] => wr_fifo_wr_data[4].IN1
wr_fifo_wr_data[5] => wr_fifo_wr_data[5].IN1
wr_fifo_wr_data[6] => wr_fifo_wr_data[6].IN1
wr_fifo_wr_data[7] => wr_fifo_wr_data[7].IN1
wr_fifo_wr_data[8] => wr_fifo_wr_data[8].IN1
wr_fifo_wr_data[9] => wr_fifo_wr_data[9].IN1
wr_fifo_wr_data[10] => wr_fifo_wr_data[10].IN1
wr_fifo_wr_data[11] => wr_fifo_wr_data[11].IN1
wr_fifo_wr_data[12] => wr_fifo_wr_data[12].IN1
wr_fifo_wr_data[13] => wr_fifo_wr_data[13].IN1
wr_fifo_wr_data[14] => wr_fifo_wr_data[14].IN1
wr_fifo_wr_data[15] => wr_fifo_wr_data[15].IN1
sdram_wr_b_addr[0] => sdram_wr_b_addr[0].IN1
sdram_wr_b_addr[1] => sdram_wr_b_addr[1].IN1
sdram_wr_b_addr[2] => sdram_wr_b_addr[2].IN1
sdram_wr_b_addr[3] => sdram_wr_b_addr[3].IN1
sdram_wr_b_addr[4] => sdram_wr_b_addr[4].IN1
sdram_wr_b_addr[5] => sdram_wr_b_addr[5].IN1
sdram_wr_b_addr[6] => sdram_wr_b_addr[6].IN1
sdram_wr_b_addr[7] => sdram_wr_b_addr[7].IN1
sdram_wr_b_addr[8] => sdram_wr_b_addr[8].IN1
sdram_wr_b_addr[9] => sdram_wr_b_addr[9].IN1
sdram_wr_b_addr[10] => sdram_wr_b_addr[10].IN1
sdram_wr_b_addr[11] => sdram_wr_b_addr[11].IN1
sdram_wr_b_addr[12] => sdram_wr_b_addr[12].IN1
sdram_wr_b_addr[13] => sdram_wr_b_addr[13].IN1
sdram_wr_b_addr[14] => sdram_wr_b_addr[14].IN1
sdram_wr_b_addr[15] => sdram_wr_b_addr[15].IN1
sdram_wr_b_addr[16] => sdram_wr_b_addr[16].IN1
sdram_wr_b_addr[17] => sdram_wr_b_addr[17].IN1
sdram_wr_b_addr[18] => sdram_wr_b_addr[18].IN1
sdram_wr_b_addr[19] => sdram_wr_b_addr[19].IN1
sdram_wr_b_addr[20] => sdram_wr_b_addr[20].IN1
sdram_wr_b_addr[21] => sdram_wr_b_addr[21].IN1
sdram_wr_b_addr[22] => sdram_wr_b_addr[22].IN1
sdram_wr_b_addr[23] => sdram_wr_b_addr[23].IN1
sdram_wr_e_addr[0] => sdram_wr_e_addr[0].IN1
sdram_wr_e_addr[1] => sdram_wr_e_addr[1].IN1
sdram_wr_e_addr[2] => sdram_wr_e_addr[2].IN1
sdram_wr_e_addr[3] => sdram_wr_e_addr[3].IN1
sdram_wr_e_addr[4] => sdram_wr_e_addr[4].IN1
sdram_wr_e_addr[5] => sdram_wr_e_addr[5].IN1
sdram_wr_e_addr[6] => sdram_wr_e_addr[6].IN1
sdram_wr_e_addr[7] => sdram_wr_e_addr[7].IN1
sdram_wr_e_addr[8] => sdram_wr_e_addr[8].IN1
sdram_wr_e_addr[9] => sdram_wr_e_addr[9].IN1
sdram_wr_e_addr[10] => sdram_wr_e_addr[10].IN1
sdram_wr_e_addr[11] => sdram_wr_e_addr[11].IN1
sdram_wr_e_addr[12] => sdram_wr_e_addr[12].IN1
sdram_wr_e_addr[13] => sdram_wr_e_addr[13].IN1
sdram_wr_e_addr[14] => sdram_wr_e_addr[14].IN1
sdram_wr_e_addr[15] => sdram_wr_e_addr[15].IN1
sdram_wr_e_addr[16] => sdram_wr_e_addr[16].IN1
sdram_wr_e_addr[17] => sdram_wr_e_addr[17].IN1
sdram_wr_e_addr[18] => sdram_wr_e_addr[18].IN1
sdram_wr_e_addr[19] => sdram_wr_e_addr[19].IN1
sdram_wr_e_addr[20] => sdram_wr_e_addr[20].IN1
sdram_wr_e_addr[21] => sdram_wr_e_addr[21].IN1
sdram_wr_e_addr[22] => sdram_wr_e_addr[22].IN1
sdram_wr_e_addr[23] => sdram_wr_e_addr[23].IN1
wr_burst_len[0] => wr_burst_len[0].IN2
wr_burst_len[1] => wr_burst_len[1].IN2
wr_burst_len[2] => wr_burst_len[2].IN2
wr_burst_len[3] => wr_burst_len[3].IN2
wr_burst_len[4] => wr_burst_len[4].IN2
wr_burst_len[5] => wr_burst_len[5].IN2
wr_burst_len[6] => wr_burst_len[6].IN2
wr_burst_len[7] => wr_burst_len[7].IN2
wr_burst_len[8] => wr_burst_len[8].IN2
wr_burst_len[9] => wr_burst_len[9].IN2
wr_rst => wr_rst.IN1
rd_fifo_rd_clk => rd_fifo_rd_clk.IN1
rd_fifo_rd_req => rd_fifo_rd_req.IN1
sdram_rd_b_addr[0] => sdram_rd_b_addr[0].IN1
sdram_rd_b_addr[1] => sdram_rd_b_addr[1].IN1
sdram_rd_b_addr[2] => sdram_rd_b_addr[2].IN1
sdram_rd_b_addr[3] => sdram_rd_b_addr[3].IN1
sdram_rd_b_addr[4] => sdram_rd_b_addr[4].IN1
sdram_rd_b_addr[5] => sdram_rd_b_addr[5].IN1
sdram_rd_b_addr[6] => sdram_rd_b_addr[6].IN1
sdram_rd_b_addr[7] => sdram_rd_b_addr[7].IN1
sdram_rd_b_addr[8] => sdram_rd_b_addr[8].IN1
sdram_rd_b_addr[9] => sdram_rd_b_addr[9].IN1
sdram_rd_b_addr[10] => sdram_rd_b_addr[10].IN1
sdram_rd_b_addr[11] => sdram_rd_b_addr[11].IN1
sdram_rd_b_addr[12] => sdram_rd_b_addr[12].IN1
sdram_rd_b_addr[13] => sdram_rd_b_addr[13].IN1
sdram_rd_b_addr[14] => sdram_rd_b_addr[14].IN1
sdram_rd_b_addr[15] => sdram_rd_b_addr[15].IN1
sdram_rd_b_addr[16] => sdram_rd_b_addr[16].IN1
sdram_rd_b_addr[17] => sdram_rd_b_addr[17].IN1
sdram_rd_b_addr[18] => sdram_rd_b_addr[18].IN1
sdram_rd_b_addr[19] => sdram_rd_b_addr[19].IN1
sdram_rd_b_addr[20] => sdram_rd_b_addr[20].IN1
sdram_rd_b_addr[21] => sdram_rd_b_addr[21].IN1
sdram_rd_b_addr[22] => sdram_rd_b_addr[22].IN1
sdram_rd_b_addr[23] => sdram_rd_b_addr[23].IN1
sdram_rd_e_addr[0] => sdram_rd_e_addr[0].IN1
sdram_rd_e_addr[1] => sdram_rd_e_addr[1].IN1
sdram_rd_e_addr[2] => sdram_rd_e_addr[2].IN1
sdram_rd_e_addr[3] => sdram_rd_e_addr[3].IN1
sdram_rd_e_addr[4] => sdram_rd_e_addr[4].IN1
sdram_rd_e_addr[5] => sdram_rd_e_addr[5].IN1
sdram_rd_e_addr[6] => sdram_rd_e_addr[6].IN1
sdram_rd_e_addr[7] => sdram_rd_e_addr[7].IN1
sdram_rd_e_addr[8] => sdram_rd_e_addr[8].IN1
sdram_rd_e_addr[9] => sdram_rd_e_addr[9].IN1
sdram_rd_e_addr[10] => sdram_rd_e_addr[10].IN1
sdram_rd_e_addr[11] => sdram_rd_e_addr[11].IN1
sdram_rd_e_addr[12] => sdram_rd_e_addr[12].IN1
sdram_rd_e_addr[13] => sdram_rd_e_addr[13].IN1
sdram_rd_e_addr[14] => sdram_rd_e_addr[14].IN1
sdram_rd_e_addr[15] => sdram_rd_e_addr[15].IN1
sdram_rd_e_addr[16] => sdram_rd_e_addr[16].IN1
sdram_rd_e_addr[17] => sdram_rd_e_addr[17].IN1
sdram_rd_e_addr[18] => sdram_rd_e_addr[18].IN1
sdram_rd_e_addr[19] => sdram_rd_e_addr[19].IN1
sdram_rd_e_addr[20] => sdram_rd_e_addr[20].IN1
sdram_rd_e_addr[21] => sdram_rd_e_addr[21].IN1
sdram_rd_e_addr[22] => sdram_rd_e_addr[22].IN1
sdram_rd_e_addr[23] => sdram_rd_e_addr[23].IN1
rd_burst_len[0] => rd_burst_len[0].IN2
rd_burst_len[1] => rd_burst_len[1].IN2
rd_burst_len[2] => rd_burst_len[2].IN2
rd_burst_len[3] => rd_burst_len[3].IN2
rd_burst_len[4] => rd_burst_len[4].IN2
rd_burst_len[5] => rd_burst_len[5].IN2
rd_burst_len[6] => rd_burst_len[6].IN2
rd_burst_len[7] => rd_burst_len[7].IN2
rd_burst_len[8] => rd_burst_len[8].IN2
rd_burst_len[9] => rd_burst_len[9].IN2
rd_valid => rd_valid.IN1
rd_rst => rd_rst.IN1
rd_fifo_rd_data[0] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_rd_data
rd_fifo_rd_data[1] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_rd_data
rd_fifo_rd_data[2] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_rd_data
rd_fifo_rd_data[3] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_rd_data
rd_fifo_rd_data[4] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_rd_data
rd_fifo_rd_data[5] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_rd_data
rd_fifo_rd_data[6] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_rd_data
rd_fifo_rd_data[7] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_rd_data
rd_fifo_rd_data[8] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_rd_data
rd_fifo_rd_data[9] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_rd_data
rd_fifo_rd_data[10] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_rd_data
rd_fifo_rd_data[11] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_rd_data
rd_fifo_rd_data[12] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_rd_data
rd_fifo_rd_data[13] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_rd_data
rd_fifo_rd_data[14] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_rd_data
rd_fifo_rd_data[15] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_rd_data
rd_fifo_num[0] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_num
rd_fifo_num[1] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_num
rd_fifo_num[2] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_num
rd_fifo_num[3] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_num
rd_fifo_num[4] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_num
rd_fifo_num[5] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_num
rd_fifo_num[6] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_num
rd_fifo_num[7] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_num
rd_fifo_num[8] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_num
rd_fifo_num[9] <= SDRAM_FIFO:SDRAM_FIFO_INST.rd_fifo_num
sdram_clk <= clk_out.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_cke
sdram_cs_n <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_cs_n
sdram_cas_n <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_cas_n
sdram_ras_n <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_ras_n
sdram_we_n <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_we_n
sdram_ba[0] <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_ba
sdram_ba[1] <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_ba
sdram_addr[0] <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_addr
sdram_addr[1] <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_addr
sdram_addr[2] <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_addr
sdram_addr[3] <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_addr
sdram_addr[4] <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_addr
sdram_addr[5] <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_addr
sdram_addr[6] <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_addr
sdram_addr[7] <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_addr
sdram_addr[8] <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_addr
sdram_addr[9] <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_addr
sdram_addr[10] <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_addr
sdram_addr[11] <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_addr
sdram_addr[12] <= SDRAM_CTRL:SDRAM_CTRL_INST.sdram_addr
sdram_dqm[0] <= <GND>
sdram_dqm[1] <= <GND>
sdram_dq[0] <> SDRAM_CTRL:SDRAM_CTRL_INST.sdram_dq
sdram_dq[1] <> SDRAM_CTRL:SDRAM_CTRL_INST.sdram_dq
sdram_dq[2] <> SDRAM_CTRL:SDRAM_CTRL_INST.sdram_dq
sdram_dq[3] <> SDRAM_CTRL:SDRAM_CTRL_INST.sdram_dq
sdram_dq[4] <> SDRAM_CTRL:SDRAM_CTRL_INST.sdram_dq
sdram_dq[5] <> SDRAM_CTRL:SDRAM_CTRL_INST.sdram_dq
sdram_dq[6] <> SDRAM_CTRL:SDRAM_CTRL_INST.sdram_dq
sdram_dq[7] <> SDRAM_CTRL:SDRAM_CTRL_INST.sdram_dq
sdram_dq[8] <> SDRAM_CTRL:SDRAM_CTRL_INST.sdram_dq
sdram_dq[9] <> SDRAM_CTRL:SDRAM_CTRL_INST.sdram_dq
sdram_dq[10] <> SDRAM_CTRL:SDRAM_CTRL_INST.sdram_dq
sdram_dq[11] <> SDRAM_CTRL:SDRAM_CTRL_INST.sdram_dq
sdram_dq[12] <> SDRAM_CTRL:SDRAM_CTRL_INST.sdram_dq
sdram_dq[13] <> SDRAM_CTRL:SDRAM_CTRL_INST.sdram_dq
sdram_dq[14] <> SDRAM_CTRL:SDRAM_CTRL_INST.sdram_dq
sdram_dq[15] <> SDRAM_CTRL:SDRAM_CTRL_INST.sdram_dq


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST
clk => clk.IN2
rst_n => sdram_wr_addr[0]~reg0.ACLR
rst_n => sdram_wr_addr[1]~reg0.ACLR
rst_n => sdram_wr_addr[2]~reg0.ACLR
rst_n => sdram_wr_addr[3]~reg0.ACLR
rst_n => sdram_wr_addr[4]~reg0.ACLR
rst_n => sdram_wr_addr[5]~reg0.ACLR
rst_n => sdram_wr_addr[6]~reg0.ACLR
rst_n => sdram_wr_addr[7]~reg0.ACLR
rst_n => sdram_wr_addr[8]~reg0.ACLR
rst_n => sdram_wr_addr[9]~reg0.ACLR
rst_n => sdram_wr_addr[10]~reg0.ACLR
rst_n => sdram_wr_addr[11]~reg0.ACLR
rst_n => sdram_wr_addr[12]~reg0.ACLR
rst_n => sdram_wr_addr[13]~reg0.ACLR
rst_n => sdram_wr_addr[14]~reg0.ACLR
rst_n => sdram_wr_addr[15]~reg0.ACLR
rst_n => sdram_wr_addr[16]~reg0.ACLR
rst_n => sdram_wr_addr[17]~reg0.ACLR
rst_n => sdram_wr_addr[18]~reg0.ACLR
rst_n => sdram_wr_addr[19]~reg0.ACLR
rst_n => sdram_wr_addr[20]~reg0.ACLR
rst_n => sdram_wr_addr[21]~reg0.ACLR
rst_n => sdram_wr_addr[22]~reg0.ACLR
rst_n => sdram_wr_addr[23]~reg0.ACLR
rst_n => sdram_rd_req~reg0.ACLR
rst_n => sdram_wr_req~reg0.ACLR
rst_n => sdram_rd_addr[0]~reg0.ACLR
rst_n => sdram_rd_addr[1]~reg0.ACLR
rst_n => sdram_rd_addr[2]~reg0.ACLR
rst_n => sdram_rd_addr[3]~reg0.ACLR
rst_n => sdram_rd_addr[4]~reg0.ACLR
rst_n => sdram_rd_addr[5]~reg0.ACLR
rst_n => sdram_rd_addr[6]~reg0.ACLR
rst_n => sdram_rd_addr[7]~reg0.ACLR
rst_n => sdram_rd_addr[8]~reg0.ACLR
rst_n => sdram_rd_addr[9]~reg0.ACLR
rst_n => sdram_rd_addr[10]~reg0.ACLR
rst_n => sdram_rd_addr[11]~reg0.ACLR
rst_n => sdram_rd_addr[12]~reg0.ACLR
rst_n => sdram_rd_addr[13]~reg0.ACLR
rst_n => sdram_rd_addr[14]~reg0.ACLR
rst_n => sdram_rd_addr[15]~reg0.ACLR
rst_n => sdram_rd_addr[16]~reg0.ACLR
rst_n => sdram_rd_addr[17]~reg0.ACLR
rst_n => sdram_rd_addr[18]~reg0.ACLR
rst_n => sdram_rd_addr[19]~reg0.ACLR
rst_n => sdram_rd_addr[20]~reg0.ACLR
rst_n => sdram_rd_addr[21]~reg0.ACLR
rst_n => sdram_rd_addr[22]~reg0.ACLR
rst_n => sdram_rd_addr[23]~reg0.ACLR
rst_n => wr_ack_reg.ACLR
rst_n => rd_ack_reg.ACLR
rst_n => comb.IN0
rst_n => comb.IN0
init_end => sdram_wr_req.OUTPUTSELECT
init_end => sdram_rd_req.OUTPUTSELECT
wr_fifo_wr_clk => wr_fifo_wr_clk.IN1
wr_fifo_wr_req => wr_fifo_wr_req.IN1
wr_fifo_wr_data[0] => wr_fifo_wr_data[0].IN1
wr_fifo_wr_data[1] => wr_fifo_wr_data[1].IN1
wr_fifo_wr_data[2] => wr_fifo_wr_data[2].IN1
wr_fifo_wr_data[3] => wr_fifo_wr_data[3].IN1
wr_fifo_wr_data[4] => wr_fifo_wr_data[4].IN1
wr_fifo_wr_data[5] => wr_fifo_wr_data[5].IN1
wr_fifo_wr_data[6] => wr_fifo_wr_data[6].IN1
wr_fifo_wr_data[7] => wr_fifo_wr_data[7].IN1
wr_fifo_wr_data[8] => wr_fifo_wr_data[8].IN1
wr_fifo_wr_data[9] => wr_fifo_wr_data[9].IN1
wr_fifo_wr_data[10] => wr_fifo_wr_data[10].IN1
wr_fifo_wr_data[11] => wr_fifo_wr_data[11].IN1
wr_fifo_wr_data[12] => wr_fifo_wr_data[12].IN1
wr_fifo_wr_data[13] => wr_fifo_wr_data[13].IN1
wr_fifo_wr_data[14] => wr_fifo_wr_data[14].IN1
wr_fifo_wr_data[15] => wr_fifo_wr_data[15].IN1
sdram_wr_b_addr[0] => sdram_wr_addr.DATAA
sdram_wr_b_addr[0] => sdram_wr_addr.DATAB
sdram_wr_b_addr[1] => sdram_wr_addr.DATAA
sdram_wr_b_addr[1] => sdram_wr_addr.DATAB
sdram_wr_b_addr[2] => sdram_wr_addr.DATAA
sdram_wr_b_addr[2] => sdram_wr_addr.DATAB
sdram_wr_b_addr[3] => sdram_wr_addr.DATAA
sdram_wr_b_addr[3] => sdram_wr_addr.DATAB
sdram_wr_b_addr[4] => sdram_wr_addr.DATAA
sdram_wr_b_addr[4] => sdram_wr_addr.DATAB
sdram_wr_b_addr[5] => sdram_wr_addr.DATAA
sdram_wr_b_addr[5] => sdram_wr_addr.DATAB
sdram_wr_b_addr[6] => sdram_wr_addr.DATAA
sdram_wr_b_addr[6] => sdram_wr_addr.DATAB
sdram_wr_b_addr[7] => sdram_wr_addr.DATAA
sdram_wr_b_addr[7] => sdram_wr_addr.DATAB
sdram_wr_b_addr[8] => sdram_wr_addr.DATAA
sdram_wr_b_addr[8] => sdram_wr_addr.DATAB
sdram_wr_b_addr[9] => sdram_wr_addr.DATAA
sdram_wr_b_addr[9] => sdram_wr_addr.DATAB
sdram_wr_b_addr[10] => sdram_wr_addr.DATAA
sdram_wr_b_addr[10] => sdram_wr_addr.DATAB
sdram_wr_b_addr[11] => sdram_wr_addr.DATAA
sdram_wr_b_addr[11] => sdram_wr_addr.DATAB
sdram_wr_b_addr[12] => sdram_wr_addr.DATAA
sdram_wr_b_addr[12] => sdram_wr_addr.DATAB
sdram_wr_b_addr[13] => sdram_wr_addr.DATAA
sdram_wr_b_addr[13] => sdram_wr_addr.DATAB
sdram_wr_b_addr[14] => sdram_wr_addr.DATAA
sdram_wr_b_addr[14] => sdram_wr_addr.DATAB
sdram_wr_b_addr[15] => sdram_wr_addr.DATAA
sdram_wr_b_addr[15] => sdram_wr_addr.DATAB
sdram_wr_b_addr[16] => sdram_wr_addr.DATAA
sdram_wr_b_addr[16] => sdram_wr_addr.DATAB
sdram_wr_b_addr[17] => sdram_wr_addr.DATAA
sdram_wr_b_addr[17] => sdram_wr_addr.DATAB
sdram_wr_b_addr[18] => sdram_wr_addr.DATAA
sdram_wr_b_addr[18] => sdram_wr_addr.DATAB
sdram_wr_b_addr[19] => sdram_wr_addr.DATAA
sdram_wr_b_addr[19] => sdram_wr_addr.DATAB
sdram_wr_b_addr[20] => sdram_wr_addr.DATAA
sdram_wr_b_addr[20] => sdram_wr_addr.DATAB
sdram_wr_b_addr[21] => sdram_wr_addr.DATAA
sdram_wr_b_addr[21] => sdram_wr_addr.DATAB
sdram_wr_b_addr[22] => sdram_wr_addr.DATAA
sdram_wr_b_addr[22] => sdram_wr_addr.DATAB
sdram_wr_b_addr[23] => sdram_wr_addr.DATAA
sdram_wr_b_addr[23] => sdram_wr_addr.DATAB
sdram_wr_e_addr[0] => Add0.IN48
sdram_wr_e_addr[1] => Add0.IN47
sdram_wr_e_addr[2] => Add0.IN46
sdram_wr_e_addr[3] => Add0.IN45
sdram_wr_e_addr[4] => Add0.IN44
sdram_wr_e_addr[5] => Add0.IN43
sdram_wr_e_addr[6] => Add0.IN42
sdram_wr_e_addr[7] => Add0.IN41
sdram_wr_e_addr[8] => Add0.IN40
sdram_wr_e_addr[9] => Add0.IN39
sdram_wr_e_addr[10] => Add0.IN38
sdram_wr_e_addr[11] => Add0.IN37
sdram_wr_e_addr[12] => Add0.IN36
sdram_wr_e_addr[13] => Add0.IN35
sdram_wr_e_addr[14] => Add0.IN34
sdram_wr_e_addr[15] => Add0.IN33
sdram_wr_e_addr[16] => Add0.IN32
sdram_wr_e_addr[17] => Add0.IN31
sdram_wr_e_addr[18] => Add0.IN30
sdram_wr_e_addr[19] => Add0.IN29
sdram_wr_e_addr[20] => Add0.IN28
sdram_wr_e_addr[21] => Add0.IN27
sdram_wr_e_addr[22] => Add0.IN26
sdram_wr_e_addr[23] => Add0.IN25
wr_burst_len[0] => Add1.IN24
wr_burst_len[0] => LessThan2.IN10
wr_burst_len[0] => Add0.IN24
wr_burst_len[1] => Add1.IN23
wr_burst_len[1] => LessThan2.IN9
wr_burst_len[1] => Add0.IN23
wr_burst_len[2] => Add1.IN22
wr_burst_len[2] => LessThan2.IN8
wr_burst_len[2] => Add0.IN22
wr_burst_len[3] => Add1.IN21
wr_burst_len[3] => LessThan2.IN7
wr_burst_len[3] => Add0.IN21
wr_burst_len[4] => Add1.IN20
wr_burst_len[4] => LessThan2.IN6
wr_burst_len[4] => Add0.IN20
wr_burst_len[5] => Add1.IN19
wr_burst_len[5] => LessThan2.IN5
wr_burst_len[5] => Add0.IN19
wr_burst_len[6] => Add1.IN18
wr_burst_len[6] => LessThan2.IN4
wr_burst_len[6] => Add0.IN18
wr_burst_len[7] => Add1.IN17
wr_burst_len[7] => LessThan2.IN3
wr_burst_len[7] => Add0.IN17
wr_burst_len[8] => Add1.IN16
wr_burst_len[8] => LessThan2.IN2
wr_burst_len[8] => Add0.IN16
wr_burst_len[9] => Add1.IN15
wr_burst_len[9] => LessThan2.IN1
wr_burst_len[9] => Add0.IN15
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => sdram_wr_addr.OUTPUTSELECT
wr_rst => comb.IN1
rd_fifo_rd_clk => rd_fifo_rd_clk.IN1
rd_fifo_rd_req => rd_fifo_rd_req.IN1
sdram_rd_b_addr[0] => sdram_rd_addr.DATAA
sdram_rd_b_addr[0] => sdram_rd_addr.DATAB
sdram_rd_b_addr[1] => sdram_rd_addr.DATAA
sdram_rd_b_addr[1] => sdram_rd_addr.DATAB
sdram_rd_b_addr[2] => sdram_rd_addr.DATAA
sdram_rd_b_addr[2] => sdram_rd_addr.DATAB
sdram_rd_b_addr[3] => sdram_rd_addr.DATAA
sdram_rd_b_addr[3] => sdram_rd_addr.DATAB
sdram_rd_b_addr[4] => sdram_rd_addr.DATAA
sdram_rd_b_addr[4] => sdram_rd_addr.DATAB
sdram_rd_b_addr[5] => sdram_rd_addr.DATAA
sdram_rd_b_addr[5] => sdram_rd_addr.DATAB
sdram_rd_b_addr[6] => sdram_rd_addr.DATAA
sdram_rd_b_addr[6] => sdram_rd_addr.DATAB
sdram_rd_b_addr[7] => sdram_rd_addr.DATAA
sdram_rd_b_addr[7] => sdram_rd_addr.DATAB
sdram_rd_b_addr[8] => sdram_rd_addr.DATAA
sdram_rd_b_addr[8] => sdram_rd_addr.DATAB
sdram_rd_b_addr[9] => sdram_rd_addr.DATAA
sdram_rd_b_addr[9] => sdram_rd_addr.DATAB
sdram_rd_b_addr[10] => sdram_rd_addr.DATAA
sdram_rd_b_addr[10] => sdram_rd_addr.DATAB
sdram_rd_b_addr[11] => sdram_rd_addr.DATAA
sdram_rd_b_addr[11] => sdram_rd_addr.DATAB
sdram_rd_b_addr[12] => sdram_rd_addr.DATAA
sdram_rd_b_addr[12] => sdram_rd_addr.DATAB
sdram_rd_b_addr[13] => sdram_rd_addr.DATAA
sdram_rd_b_addr[13] => sdram_rd_addr.DATAB
sdram_rd_b_addr[14] => sdram_rd_addr.DATAA
sdram_rd_b_addr[14] => sdram_rd_addr.DATAB
sdram_rd_b_addr[15] => sdram_rd_addr.DATAA
sdram_rd_b_addr[15] => sdram_rd_addr.DATAB
sdram_rd_b_addr[16] => sdram_rd_addr.DATAA
sdram_rd_b_addr[16] => sdram_rd_addr.DATAB
sdram_rd_b_addr[17] => sdram_rd_addr.DATAA
sdram_rd_b_addr[17] => sdram_rd_addr.DATAB
sdram_rd_b_addr[18] => sdram_rd_addr.DATAA
sdram_rd_b_addr[18] => sdram_rd_addr.DATAB
sdram_rd_b_addr[19] => sdram_rd_addr.DATAA
sdram_rd_b_addr[19] => sdram_rd_addr.DATAB
sdram_rd_b_addr[20] => sdram_rd_addr.DATAA
sdram_rd_b_addr[20] => sdram_rd_addr.DATAB
sdram_rd_b_addr[21] => sdram_rd_addr.DATAA
sdram_rd_b_addr[21] => sdram_rd_addr.DATAB
sdram_rd_b_addr[22] => sdram_rd_addr.DATAA
sdram_rd_b_addr[22] => sdram_rd_addr.DATAB
sdram_rd_b_addr[23] => sdram_rd_addr.DATAA
sdram_rd_b_addr[23] => sdram_rd_addr.DATAB
sdram_rd_e_addr[0] => Add2.IN48
sdram_rd_e_addr[1] => Add2.IN47
sdram_rd_e_addr[2] => Add2.IN46
sdram_rd_e_addr[3] => Add2.IN45
sdram_rd_e_addr[4] => Add2.IN44
sdram_rd_e_addr[5] => Add2.IN43
sdram_rd_e_addr[6] => Add2.IN42
sdram_rd_e_addr[7] => Add2.IN41
sdram_rd_e_addr[8] => Add2.IN40
sdram_rd_e_addr[9] => Add2.IN39
sdram_rd_e_addr[10] => Add2.IN38
sdram_rd_e_addr[11] => Add2.IN37
sdram_rd_e_addr[12] => Add2.IN36
sdram_rd_e_addr[13] => Add2.IN35
sdram_rd_e_addr[14] => Add2.IN34
sdram_rd_e_addr[15] => Add2.IN33
sdram_rd_e_addr[16] => Add2.IN32
sdram_rd_e_addr[17] => Add2.IN31
sdram_rd_e_addr[18] => Add2.IN30
sdram_rd_e_addr[19] => Add2.IN29
sdram_rd_e_addr[20] => Add2.IN28
sdram_rd_e_addr[21] => Add2.IN27
sdram_rd_e_addr[22] => Add2.IN26
sdram_rd_e_addr[23] => Add2.IN25
rd_burst_len[0] => Add3.IN24
rd_burst_len[0] => LessThan3.IN10
rd_burst_len[0] => Add2.IN24
rd_burst_len[1] => Add3.IN23
rd_burst_len[1] => LessThan3.IN9
rd_burst_len[1] => Add2.IN23
rd_burst_len[2] => Add3.IN22
rd_burst_len[2] => LessThan3.IN8
rd_burst_len[2] => Add2.IN22
rd_burst_len[3] => Add3.IN21
rd_burst_len[3] => LessThan3.IN7
rd_burst_len[3] => Add2.IN21
rd_burst_len[4] => Add3.IN20
rd_burst_len[4] => LessThan3.IN6
rd_burst_len[4] => Add2.IN20
rd_burst_len[5] => Add3.IN19
rd_burst_len[5] => LessThan3.IN5
rd_burst_len[5] => Add2.IN19
rd_burst_len[6] => Add3.IN18
rd_burst_len[6] => LessThan3.IN4
rd_burst_len[6] => Add2.IN18
rd_burst_len[7] => Add3.IN17
rd_burst_len[7] => LessThan3.IN3
rd_burst_len[7] => Add2.IN17
rd_burst_len[8] => Add3.IN16
rd_burst_len[8] => LessThan3.IN2
rd_burst_len[8] => Add2.IN16
rd_burst_len[9] => Add3.IN15
rd_burst_len[9] => LessThan3.IN1
rd_burst_len[9] => Add2.IN15
rd_valid => always5.IN1
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => sdram_rd_addr.OUTPUTSELECT
rd_rst => comb.IN1
rd_fifo_rd_data[0] <= sdram_fifo:sdram_fifo_rd.q
rd_fifo_rd_data[1] <= sdram_fifo:sdram_fifo_rd.q
rd_fifo_rd_data[2] <= sdram_fifo:sdram_fifo_rd.q
rd_fifo_rd_data[3] <= sdram_fifo:sdram_fifo_rd.q
rd_fifo_rd_data[4] <= sdram_fifo:sdram_fifo_rd.q
rd_fifo_rd_data[5] <= sdram_fifo:sdram_fifo_rd.q
rd_fifo_rd_data[6] <= sdram_fifo:sdram_fifo_rd.q
rd_fifo_rd_data[7] <= sdram_fifo:sdram_fifo_rd.q
rd_fifo_rd_data[8] <= sdram_fifo:sdram_fifo_rd.q
rd_fifo_rd_data[9] <= sdram_fifo:sdram_fifo_rd.q
rd_fifo_rd_data[10] <= sdram_fifo:sdram_fifo_rd.q
rd_fifo_rd_data[11] <= sdram_fifo:sdram_fifo_rd.q
rd_fifo_rd_data[12] <= sdram_fifo:sdram_fifo_rd.q
rd_fifo_rd_data[13] <= sdram_fifo:sdram_fifo_rd.q
rd_fifo_rd_data[14] <= sdram_fifo:sdram_fifo_rd.q
rd_fifo_rd_data[15] <= sdram_fifo:sdram_fifo_rd.q
rd_fifo_num[0] <= sdram_fifo:sdram_fifo_rd.wrusedw
rd_fifo_num[1] <= sdram_fifo:sdram_fifo_rd.wrusedw
rd_fifo_num[2] <= sdram_fifo:sdram_fifo_rd.wrusedw
rd_fifo_num[3] <= sdram_fifo:sdram_fifo_rd.wrusedw
rd_fifo_num[4] <= sdram_fifo:sdram_fifo_rd.wrusedw
rd_fifo_num[5] <= sdram_fifo:sdram_fifo_rd.wrusedw
rd_fifo_num[6] <= sdram_fifo:sdram_fifo_rd.wrusedw
rd_fifo_num[7] <= sdram_fifo:sdram_fifo_rd.wrusedw
rd_fifo_num[8] <= sdram_fifo:sdram_fifo_rd.wrusedw
rd_fifo_num[9] <= sdram_fifo:sdram_fifo_rd.wrusedw
sdram_wr_ack => sdram_wr_ack.IN1
sdram_wr_req <= sdram_wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[0] <= sdram_wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[1] <= sdram_wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[2] <= sdram_wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[3] <= sdram_wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[4] <= sdram_wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[5] <= sdram_wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[6] <= sdram_wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[7] <= sdram_wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[8] <= sdram_wr_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[9] <= sdram_wr_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[10] <= sdram_wr_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[11] <= sdram_wr_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[12] <= sdram_wr_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[13] <= sdram_wr_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[14] <= sdram_wr_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[15] <= sdram_wr_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[16] <= sdram_wr_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[17] <= sdram_wr_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[18] <= sdram_wr_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[19] <= sdram_wr_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[20] <= sdram_wr_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[21] <= sdram_wr_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[22] <= sdram_wr_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[23] <= sdram_wr_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_in[0] <= sdram_fifo:sdram_fifo_wr.q
sdram_data_in[1] <= sdram_fifo:sdram_fifo_wr.q
sdram_data_in[2] <= sdram_fifo:sdram_fifo_wr.q
sdram_data_in[3] <= sdram_fifo:sdram_fifo_wr.q
sdram_data_in[4] <= sdram_fifo:sdram_fifo_wr.q
sdram_data_in[5] <= sdram_fifo:sdram_fifo_wr.q
sdram_data_in[6] <= sdram_fifo:sdram_fifo_wr.q
sdram_data_in[7] <= sdram_fifo:sdram_fifo_wr.q
sdram_data_in[8] <= sdram_fifo:sdram_fifo_wr.q
sdram_data_in[9] <= sdram_fifo:sdram_fifo_wr.q
sdram_data_in[10] <= sdram_fifo:sdram_fifo_wr.q
sdram_data_in[11] <= sdram_fifo:sdram_fifo_wr.q
sdram_data_in[12] <= sdram_fifo:sdram_fifo_wr.q
sdram_data_in[13] <= sdram_fifo:sdram_fifo_wr.q
sdram_data_in[14] <= sdram_fifo:sdram_fifo_wr.q
sdram_data_in[15] <= sdram_fifo:sdram_fifo_wr.q
sdram_rd_ack => sdram_rd_ack.IN1
sdram_rd_req <= sdram_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[0] <= sdram_rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[1] <= sdram_rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[2] <= sdram_rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[3] <= sdram_rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[4] <= sdram_rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[5] <= sdram_rd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[6] <= sdram_rd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[7] <= sdram_rd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[8] <= sdram_rd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[9] <= sdram_rd_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[10] <= sdram_rd_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[11] <= sdram_rd_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[12] <= sdram_rd_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[13] <= sdram_rd_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[14] <= sdram_rd_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[15] <= sdram_rd_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[16] <= sdram_rd_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[17] <= sdram_rd_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[18] <= sdram_rd_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[19] <= sdram_rd_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[20] <= sdram_rd_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[21] <= sdram_rd_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[22] <= sdram_rd_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[23] <= sdram_rd_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[0] => sdram_data_out[0].IN1
sdram_data_out[1] => sdram_data_out[1].IN1
sdram_data_out[2] => sdram_data_out[2].IN1
sdram_data_out[3] => sdram_data_out[3].IN1
sdram_data_out[4] => sdram_data_out[4].IN1
sdram_data_out[5] => sdram_data_out[5].IN1
sdram_data_out[6] => sdram_data_out[6].IN1
sdram_data_out[7] => sdram_data_out[7].IN1
sdram_data_out[8] => sdram_data_out[8].IN1
sdram_data_out[9] => sdram_data_out[9].IN1
sdram_data_out[10] => sdram_data_out[10].IN1
sdram_data_out[11] => sdram_data_out[11].IN1
sdram_data_out[12] => sdram_data_out[12].IN1
sdram_data_out[13] => sdram_data_out[13].IN1
sdram_data_out[14] => sdram_data_out[14].IN1
sdram_data_out[15] => sdram_data_out[15].IN1


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdfull <= dcfifo:dcfifo_component.rdfull
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw
wrusedw[11] <= dcfifo:dcfifo_component.wrusedw


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component
data[0] => dcfifo_qql1:auto_generated.data[0]
data[1] => dcfifo_qql1:auto_generated.data[1]
data[2] => dcfifo_qql1:auto_generated.data[2]
data[3] => dcfifo_qql1:auto_generated.data[3]
data[4] => dcfifo_qql1:auto_generated.data[4]
data[5] => dcfifo_qql1:auto_generated.data[5]
data[6] => dcfifo_qql1:auto_generated.data[6]
data[7] => dcfifo_qql1:auto_generated.data[7]
data[8] => dcfifo_qql1:auto_generated.data[8]
data[9] => dcfifo_qql1:auto_generated.data[9]
data[10] => dcfifo_qql1:auto_generated.data[10]
data[11] => dcfifo_qql1:auto_generated.data[11]
data[12] => dcfifo_qql1:auto_generated.data[12]
data[13] => dcfifo_qql1:auto_generated.data[13]
data[14] => dcfifo_qql1:auto_generated.data[14]
data[15] => dcfifo_qql1:auto_generated.data[15]
q[0] <= dcfifo_qql1:auto_generated.q[0]
q[1] <= dcfifo_qql1:auto_generated.q[1]
q[2] <= dcfifo_qql1:auto_generated.q[2]
q[3] <= dcfifo_qql1:auto_generated.q[3]
q[4] <= dcfifo_qql1:auto_generated.q[4]
q[5] <= dcfifo_qql1:auto_generated.q[5]
q[6] <= dcfifo_qql1:auto_generated.q[6]
q[7] <= dcfifo_qql1:auto_generated.q[7]
q[8] <= dcfifo_qql1:auto_generated.q[8]
q[9] <= dcfifo_qql1:auto_generated.q[9]
q[10] <= dcfifo_qql1:auto_generated.q[10]
q[11] <= dcfifo_qql1:auto_generated.q[11]
q[12] <= dcfifo_qql1:auto_generated.q[12]
q[13] <= dcfifo_qql1:auto_generated.q[13]
q[14] <= dcfifo_qql1:auto_generated.q[14]
q[15] <= dcfifo_qql1:auto_generated.q[15]
rdclk => dcfifo_qql1:auto_generated.rdclk
rdreq => dcfifo_qql1:auto_generated.rdreq
wrclk => dcfifo_qql1:auto_generated.wrclk
wrreq => dcfifo_qql1:auto_generated.wrreq
aclr => dcfifo_qql1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= dcfifo_qql1:auto_generated.rdfull
wrempty <= <GND>
wrfull <= dcfifo_qql1:auto_generated.wrfull
rdusedw[0] <= dcfifo_qql1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_qql1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_qql1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_qql1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_qql1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_qql1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_qql1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_qql1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_qql1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_qql1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_qql1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_qql1:auto_generated.rdusedw[11]
wrusedw[0] <= dcfifo_qql1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_qql1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_qql1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_qql1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_qql1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_qql1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_qql1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_qql1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_qql1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_qql1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_qql1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_qql1:auto_generated.wrusedw[11]


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated
aclr => a_graycounter_877:rdptr_g1p.aclr
aclr => a_graycounter_4lc:wrptr_g1p.aclr
aclr => altsyncram_im31:fifo_ram.aclr1
aclr => delayed_wrptr_g[12].IN0
aclr => rdptr_g[12].IN0
aclr => wrptr_g[12].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_im31:fifo_ram.data_a[0]
data[1] => altsyncram_im31:fifo_ram.data_a[1]
data[2] => altsyncram_im31:fifo_ram.data_a[2]
data[3] => altsyncram_im31:fifo_ram.data_a[3]
data[4] => altsyncram_im31:fifo_ram.data_a[4]
data[5] => altsyncram_im31:fifo_ram.data_a[5]
data[6] => altsyncram_im31:fifo_ram.data_a[6]
data[7] => altsyncram_im31:fifo_ram.data_a[7]
data[8] => altsyncram_im31:fifo_ram.data_a[8]
data[9] => altsyncram_im31:fifo_ram.data_a[9]
data[10] => altsyncram_im31:fifo_ram.data_a[10]
data[11] => altsyncram_im31:fifo_ram.data_a[11]
data[12] => altsyncram_im31:fifo_ram.data_a[12]
data[13] => altsyncram_im31:fifo_ram.data_a[13]
data[14] => altsyncram_im31:fifo_ram.data_a[14]
data[15] => altsyncram_im31:fifo_ram.data_a[15]
q[0] <= altsyncram_im31:fifo_ram.q_b[0]
q[1] <= altsyncram_im31:fifo_ram.q_b[1]
q[2] <= altsyncram_im31:fifo_ram.q_b[2]
q[3] <= altsyncram_im31:fifo_ram.q_b[3]
q[4] <= altsyncram_im31:fifo_ram.q_b[4]
q[5] <= altsyncram_im31:fifo_ram.q_b[5]
q[6] <= altsyncram_im31:fifo_ram.q_b[6]
q[7] <= altsyncram_im31:fifo_ram.q_b[7]
q[8] <= altsyncram_im31:fifo_ram.q_b[8]
q[9] <= altsyncram_im31:fifo_ram.q_b[9]
q[10] <= altsyncram_im31:fifo_ram.q_b[10]
q[11] <= altsyncram_im31:fifo_ram.q_b[11]
q[12] <= altsyncram_im31:fifo_ram.q_b[12]
q[13] <= altsyncram_im31:fifo_ram.q_b[13]
q[14] <= altsyncram_im31:fifo_ram.q_b[14]
q[15] <= altsyncram_im31:fifo_ram.q_b[15]
rdclk => a_graycounter_877:rdptr_g1p.clock
rdclk => altsyncram_im31:fifo_ram.clock1
rdclk => dffpipe_re9:rs_brp.clock
rdclk => dffpipe_re9:rs_bwp.clock
rdclk => alt_synch_pipe_tld:rs_dgwp.clock
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdfull <= cmpr_q76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_4lc:wrptr_g1p.clock
wrclk => altsyncram_im31:fifo_ram.clock0
wrclk => dffpipe_re9:ws_brp.clock
wrclk => dffpipe_re9:ws_bwp.clock
wrclk => alt_synch_pipe_uld:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_gray2bin_9ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_gray2bin_9ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_gray2bin_9ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_877:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[3].IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => parity6.CLK
clock => sub_parity7a[3].CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_4lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[3].IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_a[11] => ram_block11a8.PORTAADDR11
address_a[11] => ram_block11a9.PORTAADDR11
address_a[11] => ram_block11a10.PORTAADDR11
address_a[11] => ram_block11a11.PORTAADDR11
address_a[11] => ram_block11a12.PORTAADDR11
address_a[11] => ram_block11a13.PORTAADDR11
address_a[11] => ram_block11a14.PORTAADDR11
address_a[11] => ram_block11a15.PORTAADDR11
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
address_b[11] => ram_block11a8.PORTBADDR11
address_b[11] => ram_block11a9.PORTBADDR11
address_b[11] => ram_block11a10.PORTBADDR11
address_b[11] => ram_block11a11.PORTBADDR11
address_b[11] => ram_block11a12.PORTBADDR11
address_b[11] => ram_block11a13.PORTBADDR11
address_b[11] => ram_block11a14.PORTBADDR11
address_b[11] => ram_block11a15.PORTBADDR11
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_re9:rs_brp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_re9:rs_bwp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_tld:rs_dgwp
clock => dffpipe_se9:dffpipe13.clock
clrn => dffpipe_se9:dffpipe13.clrn
d[0] => dffpipe_se9:dffpipe13.d[0]
d[1] => dffpipe_se9:dffpipe13.d[1]
d[2] => dffpipe_se9:dffpipe13.d[2]
d[3] => dffpipe_se9:dffpipe13.d[3]
d[4] => dffpipe_se9:dffpipe13.d[4]
d[5] => dffpipe_se9:dffpipe13.d[5]
d[6] => dffpipe_se9:dffpipe13.d[6]
d[7] => dffpipe_se9:dffpipe13.d[7]
d[8] => dffpipe_se9:dffpipe13.d[8]
d[9] => dffpipe_se9:dffpipe13.d[9]
d[10] => dffpipe_se9:dffpipe13.d[10]
d[11] => dffpipe_se9:dffpipe13.d[11]
d[12] => dffpipe_se9:dffpipe13.d[12]
q[0] <= dffpipe_se9:dffpipe13.q[0]
q[1] <= dffpipe_se9:dffpipe13.q[1]
q[2] <= dffpipe_se9:dffpipe13.q[2]
q[3] <= dffpipe_se9:dffpipe13.q[3]
q[4] <= dffpipe_se9:dffpipe13.q[4]
q[5] <= dffpipe_se9:dffpipe13.q[5]
q[6] <= dffpipe_se9:dffpipe13.q[6]
q[7] <= dffpipe_se9:dffpipe13.q[7]
q[8] <= dffpipe_se9:dffpipe13.q[8]
q[9] <= dffpipe_se9:dffpipe13.q[9]
q[10] <= dffpipe_se9:dffpipe13.q[10]
q[11] <= dffpipe_se9:dffpipe13.q[11]
q[12] <= dffpipe_se9:dffpipe13.q[12]


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe13
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[12].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[12].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[12].ACLR
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
d[12] => dffe14a[12].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe15a[12].DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_re9:ws_brp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_re9:ws_bwp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_uld:ws_dgrp
clock => dffpipe_te9:dffpipe16.clock
clrn => dffpipe_te9:dffpipe16.clrn
d[0] => dffpipe_te9:dffpipe16.d[0]
d[1] => dffpipe_te9:dffpipe16.d[1]
d[2] => dffpipe_te9:dffpipe16.d[2]
d[3] => dffpipe_te9:dffpipe16.d[3]
d[4] => dffpipe_te9:dffpipe16.d[4]
d[5] => dffpipe_te9:dffpipe16.d[5]
d[6] => dffpipe_te9:dffpipe16.d[6]
d[7] => dffpipe_te9:dffpipe16.d[7]
d[8] => dffpipe_te9:dffpipe16.d[8]
d[9] => dffpipe_te9:dffpipe16.d[9]
d[10] => dffpipe_te9:dffpipe16.d[10]
d[11] => dffpipe_te9:dffpipe16.d[11]
d[12] => dffpipe_te9:dffpipe16.d[12]
q[0] <= dffpipe_te9:dffpipe16.q[0]
q[1] <= dffpipe_te9:dffpipe16.q[1]
q[2] <= dffpipe_te9:dffpipe16.q[2]
q[3] <= dffpipe_te9:dffpipe16.q[3]
q[4] <= dffpipe_te9:dffpipe16.q[4]
q[5] <= dffpipe_te9:dffpipe16.q[5]
q[6] <= dffpipe_te9:dffpipe16.q[6]
q[7] <= dffpipe_te9:dffpipe16.q[7]
q[8] <= dffpipe_te9:dffpipe16.q[8]
q[9] <= dffpipe_te9:dffpipe16.q[9]
q[10] <= dffpipe_te9:dffpipe16.q[10]
q[11] <= dffpipe_te9:dffpipe16.q[11]
q[12] <= dffpipe_te9:dffpipe16.q[12]


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe16
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[12].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[12].ACLR
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
d[12] => dffe17a[12].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe18a[12].DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|cmpr_q76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|cmpr_q76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_wr|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|cmpr_q76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdfull <= dcfifo:dcfifo_component.rdfull
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw
wrusedw[11] <= dcfifo:dcfifo_component.wrusedw


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component
data[0] => dcfifo_qql1:auto_generated.data[0]
data[1] => dcfifo_qql1:auto_generated.data[1]
data[2] => dcfifo_qql1:auto_generated.data[2]
data[3] => dcfifo_qql1:auto_generated.data[3]
data[4] => dcfifo_qql1:auto_generated.data[4]
data[5] => dcfifo_qql1:auto_generated.data[5]
data[6] => dcfifo_qql1:auto_generated.data[6]
data[7] => dcfifo_qql1:auto_generated.data[7]
data[8] => dcfifo_qql1:auto_generated.data[8]
data[9] => dcfifo_qql1:auto_generated.data[9]
data[10] => dcfifo_qql1:auto_generated.data[10]
data[11] => dcfifo_qql1:auto_generated.data[11]
data[12] => dcfifo_qql1:auto_generated.data[12]
data[13] => dcfifo_qql1:auto_generated.data[13]
data[14] => dcfifo_qql1:auto_generated.data[14]
data[15] => dcfifo_qql1:auto_generated.data[15]
q[0] <= dcfifo_qql1:auto_generated.q[0]
q[1] <= dcfifo_qql1:auto_generated.q[1]
q[2] <= dcfifo_qql1:auto_generated.q[2]
q[3] <= dcfifo_qql1:auto_generated.q[3]
q[4] <= dcfifo_qql1:auto_generated.q[4]
q[5] <= dcfifo_qql1:auto_generated.q[5]
q[6] <= dcfifo_qql1:auto_generated.q[6]
q[7] <= dcfifo_qql1:auto_generated.q[7]
q[8] <= dcfifo_qql1:auto_generated.q[8]
q[9] <= dcfifo_qql1:auto_generated.q[9]
q[10] <= dcfifo_qql1:auto_generated.q[10]
q[11] <= dcfifo_qql1:auto_generated.q[11]
q[12] <= dcfifo_qql1:auto_generated.q[12]
q[13] <= dcfifo_qql1:auto_generated.q[13]
q[14] <= dcfifo_qql1:auto_generated.q[14]
q[15] <= dcfifo_qql1:auto_generated.q[15]
rdclk => dcfifo_qql1:auto_generated.rdclk
rdreq => dcfifo_qql1:auto_generated.rdreq
wrclk => dcfifo_qql1:auto_generated.wrclk
wrreq => dcfifo_qql1:auto_generated.wrreq
aclr => dcfifo_qql1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= dcfifo_qql1:auto_generated.rdfull
wrempty <= <GND>
wrfull <= dcfifo_qql1:auto_generated.wrfull
rdusedw[0] <= dcfifo_qql1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_qql1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_qql1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_qql1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_qql1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_qql1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_qql1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_qql1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_qql1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_qql1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_qql1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_qql1:auto_generated.rdusedw[11]
wrusedw[0] <= dcfifo_qql1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_qql1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_qql1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_qql1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_qql1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_qql1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_qql1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_qql1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_qql1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_qql1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_qql1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_qql1:auto_generated.wrusedw[11]


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated
aclr => a_graycounter_877:rdptr_g1p.aclr
aclr => a_graycounter_4lc:wrptr_g1p.aclr
aclr => altsyncram_im31:fifo_ram.aclr1
aclr => delayed_wrptr_g[12].IN0
aclr => rdptr_g[12].IN0
aclr => wrptr_g[12].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_im31:fifo_ram.data_a[0]
data[1] => altsyncram_im31:fifo_ram.data_a[1]
data[2] => altsyncram_im31:fifo_ram.data_a[2]
data[3] => altsyncram_im31:fifo_ram.data_a[3]
data[4] => altsyncram_im31:fifo_ram.data_a[4]
data[5] => altsyncram_im31:fifo_ram.data_a[5]
data[6] => altsyncram_im31:fifo_ram.data_a[6]
data[7] => altsyncram_im31:fifo_ram.data_a[7]
data[8] => altsyncram_im31:fifo_ram.data_a[8]
data[9] => altsyncram_im31:fifo_ram.data_a[9]
data[10] => altsyncram_im31:fifo_ram.data_a[10]
data[11] => altsyncram_im31:fifo_ram.data_a[11]
data[12] => altsyncram_im31:fifo_ram.data_a[12]
data[13] => altsyncram_im31:fifo_ram.data_a[13]
data[14] => altsyncram_im31:fifo_ram.data_a[14]
data[15] => altsyncram_im31:fifo_ram.data_a[15]
q[0] <= altsyncram_im31:fifo_ram.q_b[0]
q[1] <= altsyncram_im31:fifo_ram.q_b[1]
q[2] <= altsyncram_im31:fifo_ram.q_b[2]
q[3] <= altsyncram_im31:fifo_ram.q_b[3]
q[4] <= altsyncram_im31:fifo_ram.q_b[4]
q[5] <= altsyncram_im31:fifo_ram.q_b[5]
q[6] <= altsyncram_im31:fifo_ram.q_b[6]
q[7] <= altsyncram_im31:fifo_ram.q_b[7]
q[8] <= altsyncram_im31:fifo_ram.q_b[8]
q[9] <= altsyncram_im31:fifo_ram.q_b[9]
q[10] <= altsyncram_im31:fifo_ram.q_b[10]
q[11] <= altsyncram_im31:fifo_ram.q_b[11]
q[12] <= altsyncram_im31:fifo_ram.q_b[12]
q[13] <= altsyncram_im31:fifo_ram.q_b[13]
q[14] <= altsyncram_im31:fifo_ram.q_b[14]
q[15] <= altsyncram_im31:fifo_ram.q_b[15]
rdclk => a_graycounter_877:rdptr_g1p.clock
rdclk => altsyncram_im31:fifo_ram.clock1
rdclk => dffpipe_re9:rs_brp.clock
rdclk => dffpipe_re9:rs_bwp.clock
rdclk => alt_synch_pipe_tld:rs_dgwp.clock
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdfull <= cmpr_q76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_4lc:wrptr_g1p.clock
wrclk => altsyncram_im31:fifo_ram.clock0
wrclk => dffpipe_re9:ws_brp.clock
wrclk => dffpipe_re9:ws_bwp.clock
wrclk => alt_synch_pipe_uld:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_gray2bin_9ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_gray2bin_9ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_gray2bin_9ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_877:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[3].IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => parity6.CLK
clock => sub_parity7a[3].CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|a_graycounter_4lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[3].IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|altsyncram_im31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_a[11] => ram_block11a8.PORTAADDR11
address_a[11] => ram_block11a9.PORTAADDR11
address_a[11] => ram_block11a10.PORTAADDR11
address_a[11] => ram_block11a11.PORTAADDR11
address_a[11] => ram_block11a12.PORTAADDR11
address_a[11] => ram_block11a13.PORTAADDR11
address_a[11] => ram_block11a14.PORTAADDR11
address_a[11] => ram_block11a15.PORTAADDR11
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
address_b[11] => ram_block11a8.PORTBADDR11
address_b[11] => ram_block11a9.PORTBADDR11
address_b[11] => ram_block11a10.PORTBADDR11
address_b[11] => ram_block11a11.PORTBADDR11
address_b[11] => ram_block11a12.PORTBADDR11
address_b[11] => ram_block11a13.PORTBADDR11
address_b[11] => ram_block11a14.PORTBADDR11
address_b[11] => ram_block11a15.PORTBADDR11
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_re9:rs_brp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_re9:rs_bwp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_tld:rs_dgwp
clock => dffpipe_se9:dffpipe13.clock
clrn => dffpipe_se9:dffpipe13.clrn
d[0] => dffpipe_se9:dffpipe13.d[0]
d[1] => dffpipe_se9:dffpipe13.d[1]
d[2] => dffpipe_se9:dffpipe13.d[2]
d[3] => dffpipe_se9:dffpipe13.d[3]
d[4] => dffpipe_se9:dffpipe13.d[4]
d[5] => dffpipe_se9:dffpipe13.d[5]
d[6] => dffpipe_se9:dffpipe13.d[6]
d[7] => dffpipe_se9:dffpipe13.d[7]
d[8] => dffpipe_se9:dffpipe13.d[8]
d[9] => dffpipe_se9:dffpipe13.d[9]
d[10] => dffpipe_se9:dffpipe13.d[10]
d[11] => dffpipe_se9:dffpipe13.d[11]
d[12] => dffpipe_se9:dffpipe13.d[12]
q[0] <= dffpipe_se9:dffpipe13.q[0]
q[1] <= dffpipe_se9:dffpipe13.q[1]
q[2] <= dffpipe_se9:dffpipe13.q[2]
q[3] <= dffpipe_se9:dffpipe13.q[3]
q[4] <= dffpipe_se9:dffpipe13.q[4]
q[5] <= dffpipe_se9:dffpipe13.q[5]
q[6] <= dffpipe_se9:dffpipe13.q[6]
q[7] <= dffpipe_se9:dffpipe13.q[7]
q[8] <= dffpipe_se9:dffpipe13.q[8]
q[9] <= dffpipe_se9:dffpipe13.q[9]
q[10] <= dffpipe_se9:dffpipe13.q[10]
q[11] <= dffpipe_se9:dffpipe13.q[11]
q[12] <= dffpipe_se9:dffpipe13.q[12]


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe13
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[12].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[12].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[12].ACLR
clrn => dffe15a[11].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
d[12] => dffe14a[12].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe15a[12].DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_re9:ws_brp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|dffpipe_re9:ws_bwp
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[12].ACLR
clrn => dffe12a[11].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
d[11] => dffe12a[11].IN0
d[12] => dffe12a[12].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_uld:ws_dgrp
clock => dffpipe_te9:dffpipe16.clock
clrn => dffpipe_te9:dffpipe16.clrn
d[0] => dffpipe_te9:dffpipe16.d[0]
d[1] => dffpipe_te9:dffpipe16.d[1]
d[2] => dffpipe_te9:dffpipe16.d[2]
d[3] => dffpipe_te9:dffpipe16.d[3]
d[4] => dffpipe_te9:dffpipe16.d[4]
d[5] => dffpipe_te9:dffpipe16.d[5]
d[6] => dffpipe_te9:dffpipe16.d[6]
d[7] => dffpipe_te9:dffpipe16.d[7]
d[8] => dffpipe_te9:dffpipe16.d[8]
d[9] => dffpipe_te9:dffpipe16.d[9]
d[10] => dffpipe_te9:dffpipe16.d[10]
d[11] => dffpipe_te9:dffpipe16.d[11]
d[12] => dffpipe_te9:dffpipe16.d[12]
q[0] <= dffpipe_te9:dffpipe16.q[0]
q[1] <= dffpipe_te9:dffpipe16.q[1]
q[2] <= dffpipe_te9:dffpipe16.q[2]
q[3] <= dffpipe_te9:dffpipe16.q[3]
q[4] <= dffpipe_te9:dffpipe16.q[4]
q[5] <= dffpipe_te9:dffpipe16.q[5]
q[6] <= dffpipe_te9:dffpipe16.q[6]
q[7] <= dffpipe_te9:dffpipe16.q[7]
q[8] <= dffpipe_te9:dffpipe16.q[8]
q[9] <= dffpipe_te9:dffpipe16.q[9]
q[10] <= dffpipe_te9:dffpipe16.q[10]
q[11] <= dffpipe_te9:dffpipe16.q[11]
q[12] <= dffpipe_te9:dffpipe16.q[12]


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe16
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[12].CLK
clock => dffe18a[11].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[12].ACLR
clrn => dffe18a[11].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
d[11] => dffe17a[11].IN0
d[12] => dffe17a[12].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe18a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe18a[12].DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|cmpr_q76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|cmpr_q76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_FIFO:SDRAM_FIFO_INST|sdram_fifo:sdram_fifo_rd|dcfifo:dcfifo_component|dcfifo_qql1:auto_generated|cmpr_q76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST
clk => clk.IN5
rst_n => rst_n.IN5
init_end <= init_end.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_req => sdram_wr_req.IN1
sdram_wr_data[0] => sdram_wr_data[0].IN1
sdram_wr_data[1] => sdram_wr_data[1].IN1
sdram_wr_data[2] => sdram_wr_data[2].IN1
sdram_wr_data[3] => sdram_wr_data[3].IN1
sdram_wr_data[4] => sdram_wr_data[4].IN1
sdram_wr_data[5] => sdram_wr_data[5].IN1
sdram_wr_data[6] => sdram_wr_data[6].IN1
sdram_wr_data[7] => sdram_wr_data[7].IN1
sdram_wr_data[8] => sdram_wr_data[8].IN1
sdram_wr_data[9] => sdram_wr_data[9].IN1
sdram_wr_data[10] => sdram_wr_data[10].IN1
sdram_wr_data[11] => sdram_wr_data[11].IN1
sdram_wr_data[12] => sdram_wr_data[12].IN1
sdram_wr_data[13] => sdram_wr_data[13].IN1
sdram_wr_data[14] => sdram_wr_data[14].IN1
sdram_wr_data[15] => sdram_wr_data[15].IN1
sdram_wr_addr[0] => sdram_wr_addr[0].IN1
sdram_wr_addr[1] => sdram_wr_addr[1].IN1
sdram_wr_addr[2] => sdram_wr_addr[2].IN1
sdram_wr_addr[3] => sdram_wr_addr[3].IN1
sdram_wr_addr[4] => sdram_wr_addr[4].IN1
sdram_wr_addr[5] => sdram_wr_addr[5].IN1
sdram_wr_addr[6] => sdram_wr_addr[6].IN1
sdram_wr_addr[7] => sdram_wr_addr[7].IN1
sdram_wr_addr[8] => sdram_wr_addr[8].IN1
sdram_wr_addr[9] => sdram_wr_addr[9].IN1
sdram_wr_addr[10] => sdram_wr_addr[10].IN1
sdram_wr_addr[11] => sdram_wr_addr[11].IN1
sdram_wr_addr[12] => sdram_wr_addr[12].IN1
sdram_wr_addr[13] => sdram_wr_addr[13].IN1
sdram_wr_addr[14] => sdram_wr_addr[14].IN1
sdram_wr_addr[15] => sdram_wr_addr[15].IN1
sdram_wr_addr[16] => sdram_wr_addr[16].IN1
sdram_wr_addr[17] => sdram_wr_addr[17].IN1
sdram_wr_addr[18] => sdram_wr_addr[18].IN1
sdram_wr_addr[19] => sdram_wr_addr[19].IN1
sdram_wr_addr[20] => sdram_wr_addr[20].IN1
sdram_wr_addr[21] => sdram_wr_addr[21].IN1
sdram_wr_addr[22] => sdram_wr_addr[22].IN1
sdram_wr_addr[23] => sdram_wr_addr[23].IN1
sdram_wr_burst_len[0] => sdram_wr_burst_len[0].IN1
sdram_wr_burst_len[1] => sdram_wr_burst_len[1].IN1
sdram_wr_burst_len[2] => sdram_wr_burst_len[2].IN1
sdram_wr_burst_len[3] => sdram_wr_burst_len[3].IN1
sdram_wr_burst_len[4] => sdram_wr_burst_len[4].IN1
sdram_wr_burst_len[5] => sdram_wr_burst_len[5].IN1
sdram_wr_burst_len[6] => sdram_wr_burst_len[6].IN1
sdram_wr_burst_len[7] => sdram_wr_burst_len[7].IN1
sdram_wr_burst_len[8] => sdram_wr_burst_len[8].IN1
sdram_wr_burst_len[9] => sdram_wr_burst_len[9].IN1
sdram_wr_ack <= SDRAM_WR:SDRAM_WR_INST.wr_ack
sdram_rd_req => sdram_rd_req.IN1
sdram_rd_addr[0] => sdram_rd_addr[0].IN1
sdram_rd_addr[1] => sdram_rd_addr[1].IN1
sdram_rd_addr[2] => sdram_rd_addr[2].IN1
sdram_rd_addr[3] => sdram_rd_addr[3].IN1
sdram_rd_addr[4] => sdram_rd_addr[4].IN1
sdram_rd_addr[5] => sdram_rd_addr[5].IN1
sdram_rd_addr[6] => sdram_rd_addr[6].IN1
sdram_rd_addr[7] => sdram_rd_addr[7].IN1
sdram_rd_addr[8] => sdram_rd_addr[8].IN1
sdram_rd_addr[9] => sdram_rd_addr[9].IN1
sdram_rd_addr[10] => sdram_rd_addr[10].IN1
sdram_rd_addr[11] => sdram_rd_addr[11].IN1
sdram_rd_addr[12] => sdram_rd_addr[12].IN1
sdram_rd_addr[13] => sdram_rd_addr[13].IN1
sdram_rd_addr[14] => sdram_rd_addr[14].IN1
sdram_rd_addr[15] => sdram_rd_addr[15].IN1
sdram_rd_addr[16] => sdram_rd_addr[16].IN1
sdram_rd_addr[17] => sdram_rd_addr[17].IN1
sdram_rd_addr[18] => sdram_rd_addr[18].IN1
sdram_rd_addr[19] => sdram_rd_addr[19].IN1
sdram_rd_addr[20] => sdram_rd_addr[20].IN1
sdram_rd_addr[21] => sdram_rd_addr[21].IN1
sdram_rd_addr[22] => sdram_rd_addr[22].IN1
sdram_rd_addr[23] => sdram_rd_addr[23].IN1
sdram_rd_burst_len[0] => sdram_rd_burst_len[0].IN1
sdram_rd_burst_len[1] => sdram_rd_burst_len[1].IN1
sdram_rd_burst_len[2] => sdram_rd_burst_len[2].IN1
sdram_rd_burst_len[3] => sdram_rd_burst_len[3].IN1
sdram_rd_burst_len[4] => sdram_rd_burst_len[4].IN1
sdram_rd_burst_len[5] => sdram_rd_burst_len[5].IN1
sdram_rd_burst_len[6] => sdram_rd_burst_len[6].IN1
sdram_rd_burst_len[7] => sdram_rd_burst_len[7].IN1
sdram_rd_burst_len[8] => sdram_rd_burst_len[8].IN1
sdram_rd_burst_len[9] => sdram_rd_burst_len[9].IN1
sdram_rd_ack <= SDRAM_RD:SDRAM_RD_ISNT.rd_ack
sdram_rd_data_out[0] <= SDRAM_RD:SDRAM_RD_ISNT.rd_sdram_data
sdram_rd_data_out[1] <= SDRAM_RD:SDRAM_RD_ISNT.rd_sdram_data
sdram_rd_data_out[2] <= SDRAM_RD:SDRAM_RD_ISNT.rd_sdram_data
sdram_rd_data_out[3] <= SDRAM_RD:SDRAM_RD_ISNT.rd_sdram_data
sdram_rd_data_out[4] <= SDRAM_RD:SDRAM_RD_ISNT.rd_sdram_data
sdram_rd_data_out[5] <= SDRAM_RD:SDRAM_RD_ISNT.rd_sdram_data
sdram_rd_data_out[6] <= SDRAM_RD:SDRAM_RD_ISNT.rd_sdram_data
sdram_rd_data_out[7] <= SDRAM_RD:SDRAM_RD_ISNT.rd_sdram_data
sdram_rd_data_out[8] <= SDRAM_RD:SDRAM_RD_ISNT.rd_sdram_data
sdram_rd_data_out[9] <= SDRAM_RD:SDRAM_RD_ISNT.rd_sdram_data
sdram_rd_data_out[10] <= SDRAM_RD:SDRAM_RD_ISNT.rd_sdram_data
sdram_rd_data_out[11] <= SDRAM_RD:SDRAM_RD_ISNT.rd_sdram_data
sdram_rd_data_out[12] <= SDRAM_RD:SDRAM_RD_ISNT.rd_sdram_data
sdram_rd_data_out[13] <= SDRAM_RD:SDRAM_RD_ISNT.rd_sdram_data
sdram_rd_data_out[14] <= SDRAM_RD:SDRAM_RD_ISNT.rd_sdram_data
sdram_rd_data_out[15] <= SDRAM_RD:SDRAM_RD_ISNT.rd_sdram_data
sdram_cke <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_cke
sdram_cs_n <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_cs_n
sdram_cas_n <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_cas_n
sdram_ras_n <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_ras_n
sdram_we_n <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_we_n
sdram_ba[0] <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_ba
sdram_ba[1] <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_ba
sdram_addr[0] <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_addr
sdram_addr[1] <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_addr
sdram_addr[2] <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_addr
sdram_addr[3] <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_addr
sdram_addr[4] <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_addr
sdram_addr[5] <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_addr
sdram_addr[6] <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_addr
sdram_addr[7] <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_addr
sdram_addr[8] <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_addr
sdram_addr[9] <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_addr
sdram_addr[10] <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_addr
sdram_addr[11] <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_addr
sdram_addr[12] <= SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_addr
sdram_dq[0] <> SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_dq
sdram_dq[0] <> SDRAM_RD:SDRAM_RD_ISNT.rd_data
sdram_dq[1] <> SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_dq
sdram_dq[1] <> SDRAM_RD:SDRAM_RD_ISNT.rd_data
sdram_dq[2] <> SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_dq
sdram_dq[2] <> SDRAM_RD:SDRAM_RD_ISNT.rd_data
sdram_dq[3] <> SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_dq
sdram_dq[3] <> SDRAM_RD:SDRAM_RD_ISNT.rd_data
sdram_dq[4] <> SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_dq
sdram_dq[4] <> SDRAM_RD:SDRAM_RD_ISNT.rd_data
sdram_dq[5] <> SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_dq
sdram_dq[5] <> SDRAM_RD:SDRAM_RD_ISNT.rd_data
sdram_dq[6] <> SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_dq
sdram_dq[6] <> SDRAM_RD:SDRAM_RD_ISNT.rd_data
sdram_dq[7] <> SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_dq
sdram_dq[7] <> SDRAM_RD:SDRAM_RD_ISNT.rd_data
sdram_dq[8] <> SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_dq
sdram_dq[8] <> SDRAM_RD:SDRAM_RD_ISNT.rd_data
sdram_dq[9] <> SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_dq
sdram_dq[9] <> SDRAM_RD:SDRAM_RD_ISNT.rd_data
sdram_dq[10] <> SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_dq
sdram_dq[10] <> SDRAM_RD:SDRAM_RD_ISNT.rd_data
sdram_dq[11] <> SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_dq
sdram_dq[11] <> SDRAM_RD:SDRAM_RD_ISNT.rd_data
sdram_dq[12] <> SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_dq
sdram_dq[12] <> SDRAM_RD:SDRAM_RD_ISNT.rd_data
sdram_dq[13] <> SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_dq
sdram_dq[13] <> SDRAM_RD:SDRAM_RD_ISNT.rd_data
sdram_dq[14] <> SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_dq
sdram_dq[14] <> SDRAM_RD:SDRAM_RD_ISNT.rd_data
sdram_dq[15] <> SDRAM_ARBIT:SDRAN_ARBIT_INST.sdram_dq
sdram_dq[15] <> SDRAM_RD:SDRAM_RD_ISNT.rd_data


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_INIT:SDRAM_INIT_INST
clk => init_end~reg0.CLK
clk => init_addr[0]~reg0.CLK
clk => init_addr[1]~reg0.CLK
clk => init_addr[2]~reg0.CLK
clk => init_addr[3]~reg0.CLK
clk => init_addr[4]~reg0.CLK
clk => init_addr[5]~reg0.CLK
clk => init_addr[6]~reg0.CLK
clk => init_addr[7]~reg0.CLK
clk => init_addr[8]~reg0.CLK
clk => init_addr[9]~reg0.CLK
clk => init_addr[10]~reg0.CLK
clk => init_addr[11]~reg0.CLK
clk => init_addr[12]~reg0.CLK
clk => init_ba[0]~reg0.CLK
clk => init_ba[1]~reg0.CLK
clk => init_cmd[0]~reg0.CLK
clk => init_cmd[1]~reg0.CLK
clk => init_cmd[2]~reg0.CLK
clk => init_cmd[3]~reg0.CLK
clk => cnt_aref[0].CLK
clk => cnt_aref[1].CLK
clk => cnt_aref[2].CLK
clk => tmrd_end.CLK
clk => trfc_end.CLK
clk => trp_end.CLK
clk => cnt_clk[0].CLK
clk => cnt_clk[1].CLK
clk => cnt_clk[2].CLK
clk => idle_end.CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
clk => state~2.DATAIN
rst_n => init_addr[0]~reg0.PRESET
rst_n => init_addr[1]~reg0.PRESET
rst_n => init_addr[2]~reg0.PRESET
rst_n => init_addr[3]~reg0.PRESET
rst_n => init_addr[4]~reg0.PRESET
rst_n => init_addr[5]~reg0.PRESET
rst_n => init_addr[6]~reg0.PRESET
rst_n => init_addr[7]~reg0.PRESET
rst_n => init_addr[8]~reg0.PRESET
rst_n => init_addr[9]~reg0.PRESET
rst_n => init_addr[10]~reg0.PRESET
rst_n => init_addr[11]~reg0.PRESET
rst_n => init_addr[12]~reg0.PRESET
rst_n => init_ba[0]~reg0.PRESET
rst_n => init_ba[1]~reg0.PRESET
rst_n => init_cmd[0]~reg0.PRESET
rst_n => init_cmd[1]~reg0.PRESET
rst_n => init_cmd[2]~reg0.PRESET
rst_n => init_cmd[3]~reg0.ACLR
rst_n => init_end~reg0.ACLR
rst_n => cnt_200us[0].ACLR
rst_n => cnt_200us[1].ACLR
rst_n => cnt_200us[2].ACLR
rst_n => cnt_200us[3].ACLR
rst_n => cnt_200us[4].ACLR
rst_n => cnt_200us[5].ACLR
rst_n => cnt_200us[6].ACLR
rst_n => cnt_200us[7].ACLR
rst_n => cnt_200us[8].ACLR
rst_n => cnt_200us[9].ACLR
rst_n => cnt_200us[10].ACLR
rst_n => cnt_200us[11].ACLR
rst_n => cnt_200us[12].ACLR
rst_n => cnt_200us[13].ACLR
rst_n => cnt_200us[14].ACLR
rst_n => idle_end.ACLR
rst_n => cnt_clk[0].ACLR
rst_n => cnt_clk[1].ACLR
rst_n => cnt_clk[2].ACLR
rst_n => trp_end.ACLR
rst_n => trfc_end.ACLR
rst_n => tmrd_end.ACLR
rst_n => cnt_aref[0].ACLR
rst_n => cnt_aref[1].ACLR
rst_n => cnt_aref[2].ACLR
rst_n => state~4.DATAIN
init_cmd[0] <= init_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_cmd[1] <= init_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_cmd[2] <= init_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_cmd[3] <= init_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_ba[0] <= init_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_ba[1] <= init_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[0] <= init_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[1] <= init_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[2] <= init_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[3] <= init_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[4] <= init_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[5] <= init_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[6] <= init_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[7] <= init_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[8] <= init_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[9] <= init_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[10] <= init_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[11] <= init_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[12] <= init_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_end <= init_end~reg0.DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_ARBIT:SDRAN_ARBIT_INST
clk => rd_en~reg0.CLK
clk => wr_en~reg0.CLK
clk => aref_en~reg0.CLK
clk => state~2.DATAIN
rst_n => aref_en~reg0.ACLR
rst_n => wr_en~reg0.ACLR
rst_n => rd_en~reg0.ACLR
rst_n => state~4.DATAIN
init_cmd[0] => Selector7.IN1
init_cmd[1] => Selector6.IN1
init_cmd[2] => Selector5.IN1
init_cmd[3] => Selector4.IN1
init_ba[0] => Selector22.IN1
init_ba[1] => Selector21.IN1
init_addr[0] => Selector20.IN1
init_addr[1] => Selector19.IN1
init_addr[2] => Selector18.IN1
init_addr[3] => Selector17.IN1
init_addr[4] => Selector16.IN1
init_addr[5] => Selector15.IN1
init_addr[6] => Selector14.IN1
init_addr[7] => Selector13.IN1
init_addr[8] => Selector12.IN1
init_addr[9] => Selector11.IN1
init_addr[10] => Selector10.IN1
init_addr[11] => Selector9.IN1
init_addr[12] => Selector8.IN1
init_end => Selector0.IN1
init_end => state.DATAB
aref_cmd[0] => Selector7.IN2
aref_cmd[1] => Selector6.IN2
aref_cmd[2] => Selector5.IN2
aref_cmd[3] => Selector4.IN2
aref_ba[0] => Selector22.IN2
aref_ba[1] => Selector21.IN2
aref_addr[0] => Selector20.IN2
aref_addr[1] => Selector19.IN2
aref_addr[2] => Selector18.IN2
aref_addr[3] => Selector17.IN2
aref_addr[4] => Selector16.IN2
aref_addr[5] => Selector15.IN2
aref_addr[6] => Selector14.IN2
aref_addr[7] => Selector13.IN2
aref_addr[8] => Selector12.IN2
aref_addr[9] => Selector11.IN2
aref_addr[10] => Selector10.IN2
aref_addr[11] => Selector9.IN2
aref_addr[12] => Selector8.IN2
aref_end => aref_en.OUTPUTSELECT
aref_end => Selector0.IN2
aref_end => Selector3.IN1
aref_req => state.OUTPUTSELECT
aref_req => state.OUTPUTSELECT
aref_req => state.OUTPUTSELECT
aref_req => always2.IN0
aref_req => Selector3.IN3
aref_req => always3.IN0
rd_cmd[0] => Selector7.IN3
rd_cmd[1] => Selector6.IN3
rd_cmd[2] => Selector5.IN3
rd_cmd[3] => Selector4.IN3
rd_req => always4.IN1
rd_req => state.DATAA
rd_req => state.DATAA
rd_end => rd_en.OUTPUTSELECT
rd_end => Selector0.IN3
rd_end => Selector2.IN2
rd_ba[0] => Selector22.IN3
rd_ba[1] => Selector21.IN3
rd_addr[0] => Selector20.IN3
rd_addr[1] => Selector19.IN3
rd_addr[2] => Selector18.IN3
rd_addr[3] => Selector17.IN3
rd_addr[4] => Selector16.IN3
rd_addr[5] => Selector15.IN3
rd_addr[6] => Selector14.IN3
rd_addr[7] => Selector13.IN3
rd_addr[8] => Selector12.IN3
rd_addr[9] => Selector11.IN3
rd_addr[10] => Selector10.IN3
rd_addr[11] => Selector9.IN3
rd_addr[12] => Selector8.IN3
wr_cmd[0] => Selector7.IN4
wr_cmd[1] => Selector6.IN4
wr_cmd[2] => Selector5.IN4
wr_cmd[3] => Selector4.IN4
wr_req => state.OUTPUTSELECT
wr_req => state.OUTPUTSELECT
wr_req => always3.IN1
wr_req => state.DATAA
wr_req => always4.IN1
wr_end => wr_en.OUTPUTSELECT
wr_end => Selector0.IN4
wr_end => Selector1.IN2
wr_ba[0] => Selector22.IN4
wr_ba[1] => Selector21.IN4
wr_addr[0] => Selector20.IN4
wr_addr[1] => Selector19.IN4
wr_addr[2] => Selector18.IN4
wr_addr[3] => Selector17.IN4
wr_addr[4] => Selector16.IN4
wr_addr[5] => Selector15.IN4
wr_addr[6] => Selector14.IN4
wr_addr[7] => Selector13.IN4
wr_addr[8] => Selector12.IN4
wr_addr[9] => Selector11.IN4
wr_addr[10] => Selector10.IN4
wr_addr[11] => Selector9.IN4
wr_addr[12] => Selector8.IN4
wr_sdram_en => sdram_dq[0].OE
wr_sdram_en => sdram_dq[1].OE
wr_sdram_en => sdram_dq[2].OE
wr_sdram_en => sdram_dq[3].OE
wr_sdram_en => sdram_dq[4].OE
wr_sdram_en => sdram_dq[5].OE
wr_sdram_en => sdram_dq[6].OE
wr_sdram_en => sdram_dq[7].OE
wr_sdram_en => sdram_dq[8].OE
wr_sdram_en => sdram_dq[9].OE
wr_sdram_en => sdram_dq[10].OE
wr_sdram_en => sdram_dq[11].OE
wr_sdram_en => sdram_dq[12].OE
wr_sdram_en => sdram_dq[13].OE
wr_sdram_en => sdram_dq[14].OE
wr_sdram_en => sdram_dq[15].OE
wr_data[0] => sdram_dq[0].DATAIN
wr_data[1] => sdram_dq[1].DATAIN
wr_data[2] => sdram_dq[2].DATAIN
wr_data[3] => sdram_dq[3].DATAIN
wr_data[4] => sdram_dq[4].DATAIN
wr_data[5] => sdram_dq[5].DATAIN
wr_data[6] => sdram_dq[6].DATAIN
wr_data[7] => sdram_dq[7].DATAIN
wr_data[8] => sdram_dq[8].DATAIN
wr_data[9] => sdram_dq[9].DATAIN
wr_data[10] => sdram_dq[10].DATAIN
wr_data[11] => sdram_dq[11].DATAIN
wr_data[12] => sdram_dq[12].DATAIN
wr_data[13] => sdram_dq[13].DATAIN
wr_data[14] => sdram_dq[14].DATAIN
wr_data[15] => sdram_dq[15].DATAIN
aref_en <= aref_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en <= rd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cs_n <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq[0] <> sdram_dq[0]
sdram_dq[1] <> sdram_dq[1]
sdram_dq[2] <> sdram_dq[2]
sdram_dq[3] <> sdram_dq[3]
sdram_dq[4] <> sdram_dq[4]
sdram_dq[5] <> sdram_dq[5]
sdram_dq[6] <> sdram_dq[6]
sdram_dq[7] <> sdram_dq[7]
sdram_dq[8] <> sdram_dq[8]
sdram_dq[9] <> sdram_dq[9]
sdram_dq[10] <> sdram_dq[10]
sdram_dq[11] <> sdram_dq[11]
sdram_dq[12] <> sdram_dq[12]
sdram_dq[13] <> sdram_dq[13]
sdram_dq[14] <> sdram_dq[14]
sdram_dq[15] <> sdram_dq[15]
sdram_cke <= <VCC>


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_AREF:SDRAM_AREF_INST
clk => aref_end~reg0.CLK
clk => aref_addr[0]~reg0.CLK
clk => aref_addr[1]~reg0.CLK
clk => aref_addr[2]~reg0.CLK
clk => aref_addr[3]~reg0.CLK
clk => aref_addr[4]~reg0.CLK
clk => aref_addr[5]~reg0.CLK
clk => aref_addr[6]~reg0.CLK
clk => aref_addr[7]~reg0.CLK
clk => aref_addr[8]~reg0.CLK
clk => aref_addr[9]~reg0.CLK
clk => aref_addr[10]~reg0.CLK
clk => aref_addr[11]~reg0.CLK
clk => aref_addr[12]~reg0.CLK
clk => aref_ba[0]~reg0.CLK
clk => aref_ba[1]~reg0.CLK
clk => aref_cmd[0]~reg0.CLK
clk => aref_cmd[1]~reg0.CLK
clk => aref_cmd[2]~reg0.CLK
clk => aref_cmd[3]~reg0.CLK
clk => trfc_end.CLK
clk => trp_end.CLK
clk => cnt_aref[0].CLK
clk => cnt_aref[1].CLK
clk => cnt_aref[2].CLK
clk => cnt_clk[0].CLK
clk => cnt_clk[1].CLK
clk => cnt_clk[2].CLK
clk => aref_req~reg0.CLK
clk => cnt_cycle[0].CLK
clk => cnt_cycle[1].CLK
clk => cnt_cycle[2].CLK
clk => cnt_cycle[3].CLK
clk => cnt_cycle[4].CLK
clk => cnt_cycle[5].CLK
clk => cnt_cycle[6].CLK
clk => cnt_cycle[7].CLK
clk => cnt_cycle[8].CLK
clk => cnt_cycle[9].CLK
clk => state~1.DATAIN
rst_n => aref_addr[0]~reg0.PRESET
rst_n => aref_addr[1]~reg0.PRESET
rst_n => aref_addr[2]~reg0.PRESET
rst_n => aref_addr[3]~reg0.PRESET
rst_n => aref_addr[4]~reg0.PRESET
rst_n => aref_addr[5]~reg0.PRESET
rst_n => aref_addr[6]~reg0.PRESET
rst_n => aref_addr[7]~reg0.PRESET
rst_n => aref_addr[8]~reg0.PRESET
rst_n => aref_addr[9]~reg0.PRESET
rst_n => aref_addr[10]~reg0.PRESET
rst_n => aref_addr[11]~reg0.PRESET
rst_n => aref_addr[12]~reg0.PRESET
rst_n => aref_ba[0]~reg0.PRESET
rst_n => aref_ba[1]~reg0.PRESET
rst_n => aref_cmd[0]~reg0.PRESET
rst_n => aref_cmd[1]~reg0.PRESET
rst_n => aref_cmd[2]~reg0.PRESET
rst_n => aref_cmd[3]~reg0.ACLR
rst_n => aref_end~reg0.ACLR
rst_n => aref_req~reg0.ACLR
rst_n => cnt_cycle[0].ACLR
rst_n => cnt_cycle[1].ACLR
rst_n => cnt_cycle[2].ACLR
rst_n => cnt_cycle[3].ACLR
rst_n => cnt_cycle[4].ACLR
rst_n => cnt_cycle[5].ACLR
rst_n => cnt_cycle[6].ACLR
rst_n => cnt_cycle[7].ACLR
rst_n => cnt_cycle[8].ACLR
rst_n => cnt_cycle[9].ACLR
rst_n => cnt_clk[0].ACLR
rst_n => cnt_clk[1].ACLR
rst_n => cnt_clk[2].ACLR
rst_n => cnt_aref[0].ACLR
rst_n => cnt_aref[1].ACLR
rst_n => cnt_aref[2].ACLR
rst_n => trp_end.ACLR
rst_n => trfc_end.ACLR
rst_n => state~3.DATAIN
init_end => cnt_cycle.OUTPUTSELECT
init_end => cnt_cycle.OUTPUTSELECT
init_end => cnt_cycle.OUTPUTSELECT
init_end => cnt_cycle.OUTPUTSELECT
init_end => cnt_cycle.OUTPUTSELECT
init_end => cnt_cycle.OUTPUTSELECT
init_end => cnt_cycle.OUTPUTSELECT
init_end => cnt_cycle.OUTPUTSELECT
init_end => cnt_cycle.OUTPUTSELECT
init_end => cnt_cycle.OUTPUTSELECT
aref_en => aref_ack.IN1
aref_cmd[0] <= aref_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_cmd[1] <= aref_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_cmd[2] <= aref_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_cmd[3] <= aref_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_ba[0] <= aref_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_ba[1] <= aref_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[0] <= aref_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[1] <= aref_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[2] <= aref_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[3] <= aref_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[4] <= aref_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[5] <= aref_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[6] <= aref_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[7] <= aref_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[8] <= aref_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[9] <= aref_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[10] <= aref_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[11] <= aref_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_addr[12] <= aref_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_end <= aref_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
aref_req <= aref_req~reg0.DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_RD:SDRAM_RD_ISNT
clk => rd_sdram_addr[0]~reg0.CLK
clk => rd_sdram_addr[1]~reg0.CLK
clk => rd_sdram_addr[2]~reg0.CLK
clk => rd_sdram_addr[3]~reg0.CLK
clk => rd_sdram_addr[4]~reg0.CLK
clk => rd_sdram_addr[5]~reg0.CLK
clk => rd_sdram_addr[6]~reg0.CLK
clk => rd_sdram_addr[7]~reg0.CLK
clk => rd_sdram_addr[8]~reg0.CLK
clk => rd_sdram_addr[9]~reg0.CLK
clk => rd_sdram_addr[10]~reg0.CLK
clk => rd_sdram_addr[11]~reg0.CLK
clk => rd_sdram_addr[12]~reg0.CLK
clk => rd_ba[0]~reg0.CLK
clk => rd_ba[1]~reg0.CLK
clk => rd_cmd[0]~reg0.CLK
clk => rd_cmd[1]~reg0.CLK
clk => rd_cmd[2]~reg0.CLK
clk => rd_cmd[3]~reg0.CLK
clk => cnt_clk[0].CLK
clk => cnt_clk[1].CLK
clk => cnt_clk[2].CLK
clk => cnt_clk[3].CLK
clk => cnt_clk[4].CLK
clk => cnt_clk[5].CLK
clk => cnt_clk[6].CLK
clk => cnt_clk[7].CLK
clk => cnt_clk[8].CLK
clk => cnt_clk[9].CLK
clk => rd_data_end.CLK
clk => cl_end.CLK
clk => trcd_end.CLK
clk => trp_end.CLK
clk => rd_data_reg[0].CLK
clk => rd_data_reg[1].CLK
clk => rd_data_reg[2].CLK
clk => rd_data_reg[3].CLK
clk => rd_data_reg[4].CLK
clk => rd_data_reg[5].CLK
clk => rd_data_reg[6].CLK
clk => rd_data_reg[7].CLK
clk => rd_data_reg[8].CLK
clk => rd_data_reg[9].CLK
clk => rd_data_reg[10].CLK
clk => rd_data_reg[11].CLK
clk => rd_data_reg[12].CLK
clk => rd_data_reg[13].CLK
clk => rd_data_reg[14].CLK
clk => rd_data_reg[15].CLK
clk => state~1.DATAIN
rst_n => rd_sdram_addr[0]~reg0.PRESET
rst_n => rd_sdram_addr[1]~reg0.PRESET
rst_n => rd_sdram_addr[2]~reg0.PRESET
rst_n => rd_sdram_addr[3]~reg0.PRESET
rst_n => rd_sdram_addr[4]~reg0.PRESET
rst_n => rd_sdram_addr[5]~reg0.PRESET
rst_n => rd_sdram_addr[6]~reg0.PRESET
rst_n => rd_sdram_addr[7]~reg0.PRESET
rst_n => rd_sdram_addr[8]~reg0.PRESET
rst_n => rd_sdram_addr[9]~reg0.PRESET
rst_n => rd_sdram_addr[10]~reg0.PRESET
rst_n => rd_sdram_addr[11]~reg0.PRESET
rst_n => rd_sdram_addr[12]~reg0.PRESET
rst_n => rd_ba[0]~reg0.PRESET
rst_n => rd_ba[1]~reg0.PRESET
rst_n => rd_cmd[0]~reg0.PRESET
rst_n => rd_cmd[1]~reg0.PRESET
rst_n => rd_cmd[2]~reg0.PRESET
rst_n => rd_cmd[3]~reg0.ACLR
rst_n => rd_data_reg[0].ACLR
rst_n => rd_data_reg[1].ACLR
rst_n => rd_data_reg[2].ACLR
rst_n => rd_data_reg[3].ACLR
rst_n => rd_data_reg[4].ACLR
rst_n => rd_data_reg[5].ACLR
rst_n => rd_data_reg[6].ACLR
rst_n => rd_data_reg[7].ACLR
rst_n => rd_data_reg[8].ACLR
rst_n => rd_data_reg[9].ACLR
rst_n => rd_data_reg[10].ACLR
rst_n => rd_data_reg[11].ACLR
rst_n => rd_data_reg[12].ACLR
rst_n => rd_data_reg[13].ACLR
rst_n => rd_data_reg[14].ACLR
rst_n => rd_data_reg[15].ACLR
rst_n => trp_end.ACLR
rst_n => trcd_end.ACLR
rst_n => cl_end.ACLR
rst_n => rd_data_end.ACLR
rst_n => cnt_clk[0].ACLR
rst_n => cnt_clk[1].ACLR
rst_n => cnt_clk[2].ACLR
rst_n => cnt_clk[3].ACLR
rst_n => cnt_clk[4].ACLR
rst_n => cnt_clk[5].ACLR
rst_n => cnt_clk[6].ACLR
rst_n => cnt_clk[7].ACLR
rst_n => cnt_clk[8].ACLR
rst_n => cnt_clk[9].ACLR
rst_n => state~3.DATAIN
init_end => always1.IN0
rd_en => always1.IN1
rd_addr[0] => Selector20.IN5
rd_addr[1] => Selector19.IN5
rd_addr[2] => Selector18.IN5
rd_addr[3] => Selector17.IN5
rd_addr[4] => Selector16.IN5
rd_addr[5] => Selector15.IN5
rd_addr[6] => Selector14.IN5
rd_addr[7] => Selector13.IN5
rd_addr[8] => Selector12.IN5
rd_addr[9] => Selector20.IN4
rd_addr[10] => Selector19.IN4
rd_addr[11] => Selector18.IN4
rd_addr[12] => Selector17.IN4
rd_addr[13] => Selector16.IN4
rd_addr[14] => Selector15.IN4
rd_addr[15] => Selector14.IN4
rd_addr[16] => Selector13.IN4
rd_addr[17] => Selector12.IN4
rd_addr[18] => Selector11.IN5
rd_addr[19] => Selector10.IN4
rd_addr[20] => Selector9.IN5
rd_addr[21] => Selector8.IN5
rd_addr[22] => Selector7.IN4
rd_addr[23] => Selector6.IN4
rd_data[0] => rd_data_reg[0].DATAIN
rd_data[1] => rd_data_reg[1].DATAIN
rd_data[2] => rd_data_reg[2].DATAIN
rd_data[3] => rd_data_reg[3].DATAIN
rd_data[4] => rd_data_reg[4].DATAIN
rd_data[5] => rd_data_reg[5].DATAIN
rd_data[6] => rd_data_reg[6].DATAIN
rd_data[7] => rd_data_reg[7].DATAIN
rd_data[8] => rd_data_reg[8].DATAIN
rd_data[9] => rd_data_reg[9].DATAIN
rd_data[10] => rd_data_reg[10].DATAIN
rd_data[11] => rd_data_reg[11].DATAIN
rd_data[12] => rd_data_reg[12].DATAIN
rd_data[13] => rd_data_reg[13].DATAIN
rd_data[14] => rd_data_reg[14].DATAIN
rd_data[15] => rd_data_reg[15].DATAIN
rd_burst_len[0] => Add0.IN20
rd_burst_len[0] => LessThan1.IN10
rd_burst_len[0] => Add4.IN20
rd_burst_len[1] => Add0.IN19
rd_burst_len[1] => LessThan1.IN9
rd_burst_len[1] => Add4.IN19
rd_burst_len[2] => Add0.IN18
rd_burst_len[2] => LessThan1.IN8
rd_burst_len[2] => Add4.IN18
rd_burst_len[3] => Add0.IN17
rd_burst_len[3] => LessThan1.IN7
rd_burst_len[3] => Add4.IN17
rd_burst_len[4] => Add0.IN16
rd_burst_len[4] => LessThan1.IN6
rd_burst_len[4] => Add4.IN16
rd_burst_len[5] => Add0.IN15
rd_burst_len[5] => LessThan1.IN5
rd_burst_len[5] => Add4.IN15
rd_burst_len[6] => Add0.IN14
rd_burst_len[6] => LessThan1.IN4
rd_burst_len[6] => Add4.IN14
rd_burst_len[7] => Add0.IN13
rd_burst_len[7] => LessThan1.IN3
rd_burst_len[7] => Add4.IN13
rd_burst_len[8] => Add0.IN12
rd_burst_len[8] => LessThan1.IN2
rd_burst_len[8] => Add4.IN12
rd_burst_len[9] => Add0.IN11
rd_burst_len[9] => LessThan1.IN1
rd_burst_len[9] => Add4.IN11
rd_cmd[0] <= rd_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_cmd[1] <= rd_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_cmd[2] <= rd_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_cmd[3] <= rd_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_ack <= rd_ack.DB_MAX_OUTPUT_PORT_TYPE
rd_end <= rd_end.DB_MAX_OUTPUT_PORT_TYPE
rd_ba[0] <= rd_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_ba[1] <= rd_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[0] <= rd_sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[1] <= rd_sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[2] <= rd_sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[3] <= rd_sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[4] <= rd_sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[5] <= rd_sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[6] <= rd_sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[7] <= rd_sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[8] <= rd_sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[9] <= rd_sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[10] <= rd_sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[11] <= rd_sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[12] <= rd_sdram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[0] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[1] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[2] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[3] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[4] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[5] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[6] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[7] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[8] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[9] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[10] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[11] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[12] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[13] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[14] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_data[15] <= rd_sdram_data.DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|SDRAM:SDRAM_INST|SDRAM_CTRL:SDRAM_CTRL_INST|SDRAM_WR:SDRAM_WR_INST
clk => wr_sdram_en~reg0.CLK
clk => wr_sdram_addr[0]~reg0.CLK
clk => wr_sdram_addr[1]~reg0.CLK
clk => wr_sdram_addr[2]~reg0.CLK
clk => wr_sdram_addr[3]~reg0.CLK
clk => wr_sdram_addr[4]~reg0.CLK
clk => wr_sdram_addr[5]~reg0.CLK
clk => wr_sdram_addr[6]~reg0.CLK
clk => wr_sdram_addr[7]~reg0.CLK
clk => wr_sdram_addr[8]~reg0.CLK
clk => wr_sdram_addr[9]~reg0.CLK
clk => wr_sdram_addr[10]~reg0.CLK
clk => wr_sdram_addr[11]~reg0.CLK
clk => wr_sdram_addr[12]~reg0.CLK
clk => wr_ba[0]~reg0.CLK
clk => wr_ba[1]~reg0.CLK
clk => wr_cmd[0]~reg0.CLK
clk => wr_cmd[1]~reg0.CLK
clk => wr_cmd[2]~reg0.CLK
clk => wr_cmd[3]~reg0.CLK
clk => cnt_clk[0].CLK
clk => cnt_clk[1].CLK
clk => cnt_clk[2].CLK
clk => cnt_clk[3].CLK
clk => cnt_clk[4].CLK
clk => cnt_clk[5].CLK
clk => cnt_clk[6].CLK
clk => cnt_clk[7].CLK
clk => cnt_clk[8].CLK
clk => cnt_clk[9].CLK
clk => wr_data_end.CLK
clk => trcd_end.CLK
clk => trp_end.CLK
clk => state~1.DATAIN
rst_n => wr_sdram_addr[0]~reg0.PRESET
rst_n => wr_sdram_addr[1]~reg0.PRESET
rst_n => wr_sdram_addr[2]~reg0.PRESET
rst_n => wr_sdram_addr[3]~reg0.PRESET
rst_n => wr_sdram_addr[4]~reg0.PRESET
rst_n => wr_sdram_addr[5]~reg0.PRESET
rst_n => wr_sdram_addr[6]~reg0.PRESET
rst_n => wr_sdram_addr[7]~reg0.PRESET
rst_n => wr_sdram_addr[8]~reg0.PRESET
rst_n => wr_sdram_addr[9]~reg0.PRESET
rst_n => wr_sdram_addr[10]~reg0.PRESET
rst_n => wr_sdram_addr[11]~reg0.PRESET
rst_n => wr_sdram_addr[12]~reg0.PRESET
rst_n => wr_ba[0]~reg0.PRESET
rst_n => wr_ba[1]~reg0.PRESET
rst_n => wr_cmd[0]~reg0.PRESET
rst_n => wr_cmd[1]~reg0.PRESET
rst_n => wr_cmd[2]~reg0.PRESET
rst_n => wr_cmd[3]~reg0.ACLR
rst_n => wr_sdram_en~reg0.ACLR
rst_n => trp_end.ACLR
rst_n => trcd_end.ACLR
rst_n => wr_data_end.ACLR
rst_n => cnt_clk[0].ACLR
rst_n => cnt_clk[1].ACLR
rst_n => cnt_clk[2].ACLR
rst_n => cnt_clk[3].ACLR
rst_n => cnt_clk[4].ACLR
rst_n => cnt_clk[5].ACLR
rst_n => cnt_clk[6].ACLR
rst_n => cnt_clk[7].ACLR
rst_n => cnt_clk[8].ACLR
rst_n => cnt_clk[9].ACLR
rst_n => state~3.DATAIN
init_end => always0.IN0
wr_en => always0.IN1
wr_addr[0] => Selector19.IN5
wr_addr[1] => Selector18.IN5
wr_addr[2] => Selector17.IN5
wr_addr[3] => Selector16.IN5
wr_addr[4] => Selector15.IN5
wr_addr[5] => Selector14.IN5
wr_addr[6] => Selector13.IN5
wr_addr[7] => Selector12.IN5
wr_addr[8] => Selector11.IN5
wr_addr[9] => Selector19.IN4
wr_addr[10] => Selector18.IN4
wr_addr[11] => Selector17.IN4
wr_addr[12] => Selector16.IN4
wr_addr[13] => Selector15.IN4
wr_addr[14] => Selector14.IN4
wr_addr[15] => Selector13.IN4
wr_addr[16] => Selector12.IN4
wr_addr[17] => Selector11.IN4
wr_addr[18] => Selector10.IN5
wr_addr[19] => Selector9.IN4
wr_addr[20] => Selector8.IN5
wr_addr[21] => Selector7.IN5
wr_addr[22] => Selector6.IN4
wr_addr[23] => Selector5.IN4
wr_data[0] => wr_sdram_data.DATAB
wr_data[1] => wr_sdram_data.DATAB
wr_data[2] => wr_sdram_data.DATAB
wr_data[3] => wr_sdram_data.DATAB
wr_data[4] => wr_sdram_data.DATAB
wr_data[5] => wr_sdram_data.DATAB
wr_data[6] => wr_sdram_data.DATAB
wr_data[7] => wr_sdram_data.DATAB
wr_data[8] => wr_sdram_data.DATAB
wr_data[9] => wr_sdram_data.DATAB
wr_data[10] => wr_sdram_data.DATAB
wr_data[11] => wr_sdram_data.DATAB
wr_data[12] => wr_sdram_data.DATAB
wr_data[13] => wr_sdram_data.DATAB
wr_data[14] => wr_sdram_data.DATAB
wr_data[15] => wr_sdram_data.DATAB
wr_burst_len[0] => Equal1.IN53
wr_burst_len[0] => Add2.IN20
wr_burst_len[1] => Add0.IN18
wr_burst_len[1] => Add2.IN19
wr_burst_len[2] => Add0.IN17
wr_burst_len[2] => Add2.IN18
wr_burst_len[3] => Add0.IN16
wr_burst_len[3] => Add2.IN17
wr_burst_len[4] => Add0.IN15
wr_burst_len[4] => Add2.IN16
wr_burst_len[5] => Add0.IN14
wr_burst_len[5] => Add2.IN15
wr_burst_len[6] => Add0.IN13
wr_burst_len[6] => Add2.IN14
wr_burst_len[7] => Add0.IN12
wr_burst_len[7] => Add2.IN13
wr_burst_len[8] => Add0.IN11
wr_burst_len[8] => Add2.IN12
wr_burst_len[9] => Add0.IN10
wr_burst_len[9] => Add2.IN11
wr_cmd[0] <= wr_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_cmd[1] <= wr_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_cmd[2] <= wr_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_cmd[3] <= wr_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_ack <= wr_ack.DB_MAX_OUTPUT_PORT_TYPE
wr_end <= wr_end.DB_MAX_OUTPUT_PORT_TYPE
wr_ba[0] <= wr_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_ba[1] <= wr_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[0] <= wr_sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[1] <= wr_sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[2] <= wr_sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[3] <= wr_sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[4] <= wr_sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[5] <= wr_sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[6] <= wr_sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[7] <= wr_sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[8] <= wr_sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[9] <= wr_sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[10] <= wr_sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[11] <= wr_sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[12] <= wr_sdram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_en <= wr_sdram_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[0] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[1] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[2] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[3] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[4] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[5] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[6] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[7] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[8] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[9] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[10] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[11] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[12] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[13] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[14] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[15] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE


|OV5640_VGA|VGA_CTRL:VGA_CTRL_INST
clk => y_loc[0]~reg0.CLK
clk => y_loc[1]~reg0.CLK
clk => y_loc[2]~reg0.CLK
clk => y_loc[3]~reg0.CLK
clk => y_loc[4]~reg0.CLK
clk => y_loc[5]~reg0.CLK
clk => y_loc[6]~reg0.CLK
clk => y_loc[7]~reg0.CLK
clk => y_loc[8]~reg0.CLK
clk => y_loc[9]~reg0.CLK
clk => y_loc[10]~reg0.CLK
clk => y_loc[11]~reg0.CLK
clk => x_loc[0]~reg0.CLK
clk => x_loc[1]~reg0.CLK
clk => x_loc[2]~reg0.CLK
clk => x_loc[3]~reg0.CLK
clk => x_loc[4]~reg0.CLK
clk => x_loc[5]~reg0.CLK
clk => x_loc[6]~reg0.CLK
clk => x_loc[7]~reg0.CLK
clk => x_loc[8]~reg0.CLK
clk => x_loc[9]~reg0.CLK
clk => x_loc[10]~reg0.CLK
clk => x_loc[11]~reg0.CLK
clk => cnt_v[0].CLK
clk => cnt_v[1].CLK
clk => cnt_v[2].CLK
clk => cnt_v[3].CLK
clk => cnt_v[4].CLK
clk => cnt_v[5].CLK
clk => cnt_v[6].CLK
clk => cnt_v[7].CLK
clk => cnt_v[8].CLK
clk => cnt_v[9].CLK
clk => cnt_v[10].CLK
clk => cnt_v[11].CLK
clk => cnt_h[0].CLK
clk => cnt_h[1].CLK
clk => cnt_h[2].CLK
clk => cnt_h[3].CLK
clk => cnt_h[4].CLK
clk => cnt_h[5].CLK
clk => cnt_h[6].CLK
clk => cnt_h[7].CLK
clk => cnt_h[8].CLK
clk => cnt_h[9].CLK
clk => cnt_h[10].CLK
clk => cnt_h[11].CLK
rst_n => hsync.IN1
rst_n => vsync.IN1
rst_n => x_loc[0]~reg0.ACLR
rst_n => x_loc[1]~reg0.ACLR
rst_n => x_loc[2]~reg0.ACLR
rst_n => x_loc[3]~reg0.ACLR
rst_n => x_loc[4]~reg0.ACLR
rst_n => x_loc[5]~reg0.ACLR
rst_n => x_loc[6]~reg0.ACLR
rst_n => x_loc[7]~reg0.ACLR
rst_n => x_loc[8]~reg0.ACLR
rst_n => x_loc[9]~reg0.ACLR
rst_n => x_loc[10]~reg0.ACLR
rst_n => x_loc[11]~reg0.ACLR
rst_n => y_loc[0]~reg0.ACLR
rst_n => y_loc[1]~reg0.ACLR
rst_n => y_loc[2]~reg0.ACLR
rst_n => y_loc[3]~reg0.ACLR
rst_n => y_loc[4]~reg0.ACLR
rst_n => y_loc[5]~reg0.ACLR
rst_n => y_loc[6]~reg0.ACLR
rst_n => y_loc[7]~reg0.ACLR
rst_n => y_loc[8]~reg0.ACLR
rst_n => y_loc[9]~reg0.ACLR
rst_n => y_loc[10]~reg0.ACLR
rst_n => y_loc[11]~reg0.ACLR
rst_n => cnt_h[0].ACLR
rst_n => cnt_h[1].ACLR
rst_n => cnt_h[2].ACLR
rst_n => cnt_h[3].ACLR
rst_n => cnt_h[4].ACLR
rst_n => cnt_h[5].ACLR
rst_n => cnt_h[6].ACLR
rst_n => cnt_h[7].ACLR
rst_n => cnt_h[8].ACLR
rst_n => cnt_h[9].ACLR
rst_n => cnt_h[10].ACLR
rst_n => cnt_h[11].ACLR
rst_n => cnt_v[0].ACLR
rst_n => cnt_v[1].ACLR
rst_n => cnt_v[2].ACLR
rst_n => cnt_v[3].ACLR
rst_n => cnt_v[4].ACLR
rst_n => cnt_v[5].ACLR
rst_n => cnt_v[6].ACLR
rst_n => cnt_v[7].ACLR
rst_n => cnt_v[8].ACLR
rst_n => cnt_v[9].ACLR
rst_n => cnt_v[10].ACLR
rst_n => cnt_v[11].ACLR
pix_data[0] => rgb_565.DATAB
pix_data[1] => rgb_565.DATAB
pix_data[2] => rgb_565.DATAB
pix_data[3] => rgb_565.DATAB
pix_data[4] => rgb_565.DATAB
pix_data[5] => rgb_565.DATAB
pix_data[6] => rgb_565.DATAB
pix_data[7] => rgb_565.DATAB
pix_data[8] => rgb_565.DATAB
pix_data[9] => rgb_565.DATAB
pix_data[10] => rgb_565.DATAB
pix_data[11] => rgb_565.DATAB
pix_data[12] => rgb_565.DATAB
pix_data[13] => rgb_565.DATAB
pix_data[14] => rgb_565.DATAB
pix_data[15] => rgb_565.DATAB
rgb_565[0] <= rgb_565.DB_MAX_OUTPUT_PORT_TYPE
rgb_565[1] <= rgb_565.DB_MAX_OUTPUT_PORT_TYPE
rgb_565[2] <= rgb_565.DB_MAX_OUTPUT_PORT_TYPE
rgb_565[3] <= rgb_565.DB_MAX_OUTPUT_PORT_TYPE
rgb_565[4] <= rgb_565.DB_MAX_OUTPUT_PORT_TYPE
rgb_565[5] <= rgb_565.DB_MAX_OUTPUT_PORT_TYPE
rgb_565[6] <= rgb_565.DB_MAX_OUTPUT_PORT_TYPE
rgb_565[7] <= rgb_565.DB_MAX_OUTPUT_PORT_TYPE
rgb_565[8] <= rgb_565.DB_MAX_OUTPUT_PORT_TYPE
rgb_565[9] <= rgb_565.DB_MAX_OUTPUT_PORT_TYPE
rgb_565[10] <= rgb_565.DB_MAX_OUTPUT_PORT_TYPE
rgb_565[11] <= rgb_565.DB_MAX_OUTPUT_PORT_TYPE
rgb_565[12] <= rgb_565.DB_MAX_OUTPUT_PORT_TYPE
rgb_565[13] <= rgb_565.DB_MAX_OUTPUT_PORT_TYPE
rgb_565[14] <= rgb_565.DB_MAX_OUTPUT_PORT_TYPE
rgb_565[15] <= rgb_565.DB_MAX_OUTPUT_PORT_TYPE
hsync <= hsync.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync.DB_MAX_OUTPUT_PORT_TYPE
x_loc[0] <= x_loc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_loc[1] <= x_loc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_loc[2] <= x_loc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_loc[3] <= x_loc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_loc[4] <= x_loc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_loc[5] <= x_loc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_loc[6] <= x_loc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_loc[7] <= x_loc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_loc[8] <= x_loc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_loc[9] <= x_loc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_loc[10] <= x_loc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_loc[11] <= x_loc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_loc[0] <= y_loc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_loc[1] <= y_loc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_loc[2] <= y_loc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_loc[3] <= y_loc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_loc[4] <= y_loc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_loc[5] <= y_loc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_loc[6] <= y_loc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_loc[7] <= y_loc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_loc[8] <= y_loc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_loc[9] <= y_loc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_loc[10] <= y_loc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_loc[11] <= y_loc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pix_data_req <= pix_data_req.DB_MAX_OUTPUT_PORT_TYPE


