read -sv run_verilog_mid/adder_32b_24_51_249ecb2599368797d277f4ddfb02784c.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_24_51_249ecb2599368797d277f4ddfb02784c_yosys.v
