// Seed: 1372446206
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  reg id_11;
  reg id_12;
  always id_11 <= 1'b0 - ~1;
  always
    assume (1'h0) begin
      id_12 <= id_11;
    end
  wire id_13, id_14, id_15;
  wire id_16 = id_14, id_17, id_18, id_19;
  wire id_20, id_21;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_3;
  wand id_4 = 1;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_2, id_3, id_1
  );
endmodule
