#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed May 29 14:22:05 2019
# Process ID: 868
# Log file: C:/Users/bjut/Desktop/pwm_ps/vivado.log
# Journal file: C:/Users/bjut/Desktop/pwm_ps\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/bjut/Desktop/pwm_ps/pwm_ps.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bjut/Desktop/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 721.316 ; gain = 150.277
open_bd_design {C:/Users/bjut/Desktop/pwm_ps/pwm_ps.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:user:pwm_car_v1_0:1.0 - pwm_car_v1_0_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/bjut/Desktop/pwm_ps/pwm_ps.srcs/sources_1/bd/design_1/design_1.bd>
