// Seed: 4138991598
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wor id_0
);
  wire id_2;
  always begin : LABEL_0
  end
  logic [7:0][1 : 1 'b0] id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  id_13 :
  assert property (@(posedge -1 or posedge -1) id_5.id_11 | 1 == id_10[-1] | id_0)
  else;
  wire id_14;
  always begin : LABEL_1
    if (-1) id_15(-1, id_4 == 1'b0);
  end
  logic id_16;
  ;
  logic id_17 = 1;
endmodule
