
---------- Begin Simulation Statistics ----------
final_tick                               762705716000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  28314                       # Simulator instruction rate (inst/s)
host_mem_usage                                 982176                       # Number of bytes of host memory used
host_op_rate                                    33100                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 35317.84                       # Real time elapsed on the host
host_tick_rate                               21595480                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000001                       # Number of instructions simulated
sim_ops                                    1169018733                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.762706                       # Number of seconds simulated
sim_ticks                                762705716000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.922618                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                74161281                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             74218713                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8912949                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          98748935                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3849320                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3849819                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              499                       # Number of indirect misses.
system.cpu.branchPred.lookups               137728046                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect     54793371                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong     27612701                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect     41348658                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong     41057414                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          366                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           91                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0      3945926                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2      3088627                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4      1508480                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6       966419                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7      2103616                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8       706894                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9       775356                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10       637435                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11       837847                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12       328535                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13       653449                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14       655727                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15         9896                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16        74247                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17      1197994                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18       485117                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19       471947                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20       345514                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22       816329                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24       886654                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26      4346676                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28     14799599                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect       101107                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit        59234                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong        83580                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect     36762677                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1121                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2      1832650                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4       596790                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6      2288937                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7      1602146                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8      2416350                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9       446457                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10      2814459                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11       761379                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12       880772                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13       272415                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14       954465                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15       659541                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16       602827                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17        74412                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18         9723                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19       718252                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20       784444                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22       648114                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24       439339                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26       800434                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28       673063                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30     19365315                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect     34544440                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit        24186                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong      4913157                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                18290930                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          245                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 260937561                       # number of cc regfile reads
system.cpu.cc_regfile_writes                252880279                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           8912342                       # The number of times a branch was mispredicted
system.cpu.commit.branches                  115800181                       # Number of branches committed
system.cpu.commit.bw_lim_events              90498531                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             396                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        83209224                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts           1000008095                       # Number of instructions committed
system.cpu.commit.committedOps             1169026827                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples   1510625201                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.773870                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.072819                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   1250497303     82.78%     82.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     46387908      3.07%     85.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     56242938      3.72%     89.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     28656543      1.90%     91.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      8462218      0.56%     92.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     15535652      1.03%     93.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     11740722      0.78%     93.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2603386      0.17%     94.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     90498531      5.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   1510625201                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls             15736177                       # Number of function calls committed.
system.cpu.commit.int_insts                 839060347                       # Number of committed integer instructions.
system.cpu.commit.loads                     232778104                       # Number of loads committed
system.cpu.commit.membars                         344                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           86      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        549183247     46.98%     46.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        27040440      2.31%     49.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         15360013      1.31%     50.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        9600002      0.82%     51.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         767822      0.07%     51.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt        1023905      0.09%     51.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult      43858120      3.75%     55.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc    184127317     15.75%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              2      0.00%     71.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc       6189726      0.53%     71.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt        329060      0.03%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             185      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             342      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             344      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        8695104      0.74%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       164531      0.01%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       232778104     19.91%     92.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       89908477      7.69%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1169026827                       # Class of committed instruction
system.cpu.commit.refs                      322686581                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                 451978214                       # Number of committed Vector instructions.
system.cpu.committedInsts                  1000000001                       # Number of Instructions Simulated
system.cpu.committedOps                    1169018733                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.525411                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.525411                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles            1202949132                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   616                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             65827404                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts             1337618976                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                103203616                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 139282974                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                9002111                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2173                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              70870181                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                   137728046                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                 166132219                       # Number of cache lines fetched
system.cpu.fetch.Cycles                    1345277064                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               1184229                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                     1280911859                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                18005436                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.090289                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          171028139                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           96301531                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.839716                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples         1525308014                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.983210                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.342869                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               1230525037     80.67%     80.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 54353331      3.56%     84.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 18986130      1.24%     85.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 23380365      1.53%     87.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 31461971      2.06%     89.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 19576065      1.28%     90.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 22168040      1.45%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 18362250      1.20%     93.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                106494825      6.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1525308014                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          103422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              9416015                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                119608670                       # Number of branches executed
system.cpu.iew.exec_nop                          8197                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.870896                       # Inst execution rate
system.cpu.iew.exec_refs                    455994270                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   91344123                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               590374087                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             258519565                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                511                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts           4370668                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             92216537                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          1255220732                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             364650147                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          19635554                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            1328474313                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                9705018                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents             113658335                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                9002111                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles             129782388                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       7755120                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              911                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1453                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads     31418362                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     25741433                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      2308051                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1453                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2791952                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        6624063                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                1430182640                       # num instructions consuming a value
system.cpu.iew.wb_count                    1198465631                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.589435                       # average fanout of values written-back
system.cpu.iew.wb_producers                 842999236                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.785667                       # insts written-back per cycle
system.cpu.iew.wb_sent                     1200964112                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1244632270                       # number of integer regfile reads
system.cpu.int_regfile_writes               615866709                       # number of integer regfile writes
system.cpu.ipc                               0.655561                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.655561                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                89      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             582693819     43.22%     43.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             27927613      2.07%     45.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              15524115      1.15%     46.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             9600005      0.71%     47.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              767824      0.06%     47.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt             1023907      0.08%     47.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           43905772      3.26%     50.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc       184326411     13.67%     64.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.00%     64.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc            6886876      0.51%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt             329062      0.02%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  195      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  359      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  356      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             9485094      0.70%     65.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          164531      0.01%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            374122934     27.75%     93.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            91350908      6.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1348109872                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                   200867173                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.148999                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1385192      0.69%      0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult               67459940     33.58%     34.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                78575348     39.12%     73.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     73.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     73.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     73.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult             16665378      8.30%     81.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc          14199134      7.07%     88.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     88.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc               705517      0.35%     89.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt               170824      0.09%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      5      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     89.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               21370594     10.64%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                335239      0.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              938238852                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         3252743865                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    744704185                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         813118685                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 1255212024                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                1348109872                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 511                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        86193620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1055230                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            115                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    173249446                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1525308014                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.883828                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.528271                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          1004042654     65.83%     65.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           157012305     10.29%     76.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           148301858      9.72%     85.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            77449751      5.08%     90.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            72217919      4.73%     95.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            38682949      2.54%     98.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            15977878      1.05%     99.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             8990691      0.59%     99.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2632009      0.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1525308014                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.883768                       # Inst issue rate
system.cpu.iq.vec_alu_accesses              610738104                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads         1170706291                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses    453761446                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes         528288921                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           7695808                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         18345252                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            258519565                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            92216537                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              2022248053                       # number of misc regfile reads
system.cpu.misc_regfile_writes              239168241                       # number of misc regfile writes
system.cpu.numCycles                       1525411436                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles               848702595                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps            1574605715                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents              165559770                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                133661622                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents              162026172                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents               4314607                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            3524064979                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             1287489705                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands          1742392829                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 173076203                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               34176218                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                9002111                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             360828763                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                167786793                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups       1194085977                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          36720                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                953                       # count of serializing insts renamed
system.cpu.rename.skidInsts                 445214943                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            538                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups        779658270                       # Number of vector rename lookups
system.cpu.rob.rob_reads                   2671207853                       # The number of ROB reads
system.cpu.rob.rob_writes                  2519155214                       # The number of ROB writes
system.cpu.timesIdled                            1239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                716104421                       # number of vector regfile reads
system.cpu.vec_regfile_writes               502364348                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    51                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     21837312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      43707840                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     22206400                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1453                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     44413809                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1453                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           17391026                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4480312                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17357000                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4479495                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4479495                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17391026                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     65578361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               65578361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1686453312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1686453312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21870528                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21870528    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21870528                       # Request fanout histogram
system.membus.reqLayer0.occupancy         66287346000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy       115271707500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 762705716000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          17723737                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8967573                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1604                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        35075780                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4483655                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4483655                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2099                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17721640                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     66615414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              66621216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       236992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1708323456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1708560448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21838557                       # Total snoops (count)
system.tol2bus.snoopTraffic                 286739968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         44045966                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000033                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005745                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               44044512    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1454      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           44045966                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        26695769500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33307947000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3148500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 762705716000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  922                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               335949                       # number of demand (read+write) hits
system.l2.demand_hits::total                   336871                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 922                       # number of overall hits
system.l2.overall_hits::.cpu.data              335949                       # number of overall hits
system.l2.overall_hits::total                  336871                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1177                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           21869346                       # number of demand (read+write) misses
system.l2.demand_misses::total               21870523                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1177                       # number of overall misses
system.l2.overall_misses::.cpu.data          21869346                       # number of overall misses
system.l2.overall_misses::total              21870523                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    100112500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 1891154718000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1891254830500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    100112500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 1891154718000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1891254830500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2099                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         22205295                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22207394                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2099                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        22205295                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22207394                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.560743                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.984871                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.984831                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.560743                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.984871                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.984831                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85057.349193                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86475.138214                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86475.061913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85057.349193                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86475.138214                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86475.061913                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4480312                       # number of writebacks
system.l2.writebacks::total                   4480312                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      21869346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21870523                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     21869346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21870523                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     88342500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1672461278000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1672549620500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     88342500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1672461278000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1672549620500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.560743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.984871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.984831                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.560743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.984871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.984831                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75057.349193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76475.139129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76475.062828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75057.349193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76475.139129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76475.062828                       # average overall mshr miss latency
system.l2.replacements                       21838557                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4487261                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4487261                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4487261                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4487261                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1603                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1603                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1603                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1603                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          208                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           208                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              4160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4160                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         4479495                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4479495                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 386472050000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  386472050000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       4483655                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4483655                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999072                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999072                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86275.807876                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86275.807876                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      4479495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4479495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 341677100000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 341677100000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76275.807876                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76275.807876                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            922                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                922                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1177                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1177                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    100112500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100112500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2099                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2099                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.560743                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.560743                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85057.349193                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85057.349193                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1177                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1177                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     88342500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     88342500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.560743                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.560743                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75057.349193                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75057.349193                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        331789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            331789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data     17389851                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        17389851                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data 1504682668000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1504682668000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     17721640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17721640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.981278                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.981278                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86526.484212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86526.484212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data     17389851                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     17389851                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data 1330784178000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1330784178000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.981278                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.981278                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76526.485362                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76526.485362                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.466667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.466667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.466667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.466667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 762705716000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31097.389956                       # Cycle average of tags in use
system.l2.tags.total_refs                    44413591                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21871333                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.030676                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.667213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        66.755028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31017.967715                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.946593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.949017                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2002                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7021                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23517                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 377181797                       # Number of tag accesses
system.l2.tags.data_accesses                377181797                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 762705716000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          75328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data     1399638016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1399713344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        75328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         75328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    286739968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       286739968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data        21869344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21870521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4480312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4480312                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             98764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1835095747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1835194512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        98764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            98764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      375950989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            375950989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      375950989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            98764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1835095747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2211145500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4480311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  21869165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.088395940500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       279691                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       279691                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            45601073                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4206995                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21870521                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4480312                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21870521                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4480312                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    179                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1367496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1367849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1366094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1366427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1365526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1367009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1366489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1366423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1365890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1367098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1366220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1366127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1366987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1369697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1367314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1367696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            280469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            280046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            279762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            279723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            279676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            279618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            279874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            279828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            279926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            279701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           279853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           279830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           280236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           280852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           280420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           280469                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.63                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 358359983500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               109351710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            768428896000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16385.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35135.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17067390                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3967554                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              21870521                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4480312                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9697481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7000732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3565609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1606502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 107683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 176930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 279967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 305867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 322059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 301771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 318574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 298214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 304990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 295322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 292241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 287185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 296630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 286111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 321112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 281379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5315676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    317.257512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   226.814495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.619896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       277591      5.22%      5.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2957564     55.64%     60.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       289338      5.44%     66.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       633578     11.92%     78.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       130293      2.45%     80.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       313963      5.91%     86.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       264004      4.97%     91.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        44774      0.84%     92.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       404571      7.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5315676                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       279691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.286809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.611313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5205.111893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       279678    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.11411e+06-1.17965e+06            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.24518e+06-1.31072e+06            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        279691                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       279691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.018688                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.017398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.215968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           276981     99.03%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1037      0.37%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1213      0.43%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              246      0.09%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               87      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               84      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               43      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        279691                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1399701888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               286738112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1399713344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            286739968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1835.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       375.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1835.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    375.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  762705622000                       # Total gap between requests
system.mem_ctrls.avgGap                      28944.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        75328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data   1399626560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    286738112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 98764.173939926259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1835080727.256539821625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 375948555.235424518585                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data     21869344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4480312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     39766500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 768389129500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17972581734500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33786.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35135.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4011457.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18973471860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10084624275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         78090387060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        11699518140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     60207061200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     330623587170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14459132160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       524137781865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        687.208409                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  34347984750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  25468300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 702889431250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18980490480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10088366145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         78063854820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11687559120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     60207061200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     334814577150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10929877440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       524771786355                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        688.039666                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25212436500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  25468300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 712024979500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 762705716000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    166129756                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        166129756                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    166129756                       # number of overall hits
system.cpu.icache.overall_hits::total       166129756                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2463                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2463                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2463                       # number of overall misses
system.cpu.icache.overall_misses::total          2463                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    136139998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136139998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136139998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136139998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    166132219                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    166132219                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    166132219                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    166132219                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55274.055217                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55274.055217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55274.055217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55274.055217                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1554                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.565217                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1604                       # number of writebacks
system.cpu.icache.writebacks::total              1604                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          364                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          364                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          364                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          364                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2099                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2099                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2099                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2099                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    113192498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113192498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    113192498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113192498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53926.868985                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53926.868985                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53926.868985                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53926.868985                       # average overall mshr miss latency
system.cpu.icache.replacements                   1604                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    166129756                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       166129756                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2463                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2463                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136139998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136139998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    166132219                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    166132219                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55274.055217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55274.055217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          364                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          364                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2099                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2099                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    113192498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113192498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53926.868985                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53926.868985                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 762705716000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           477.403160                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           166131855                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2099                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          79148.096713                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   477.403160                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.932428                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.932428                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         332266537                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        332266537                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 762705716000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 762705716000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 762705716000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 762705716000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 762705716000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    218320518                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        218320518                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    218320651                       # number of overall hits
system.cpu.dcache.overall_hits::total       218320651                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data    115060189                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      115060189                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data    115060198                       # number of overall misses
system.cpu.dcache.overall_misses::total     115060198                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 7767116277079                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 7767116277079                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 7767116277079                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 7767116277079                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    333380707                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    333380707                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    333380849                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    333380849                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.345132                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.345132                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.345131                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.345131                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67504.810696                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67504.810696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67504.805416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67504.805416                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    454358941                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           8021204                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.644731                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4487261                       # number of writebacks
system.cpu.dcache.writebacks::total           4487261                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     92854887                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     92854887                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     92854887                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     92854887                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     22205302                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     22205302                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     22205309                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     22205309                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1930518291393                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1930518291393                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1930519091393                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1930519091393                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.066606                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.066606                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.066606                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.066606                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86939.519732                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86939.519732                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86939.528353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86939.528353                       # average overall mshr miss latency
system.cpu.dcache.replacements               22204796                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    157690305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157690305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     85782242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      85782242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 5701459263000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5701459263000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    243472547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    243472547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.352328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.352328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66464.330263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66464.330263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data     68060610                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     68060610                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     17721632                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     17721632                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 1536612511000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1536612511000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.072787                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072787                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86708.295884                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86708.295884                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     60630213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       60630213                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     29277940                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     29277940                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 2065656791581                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2065656791581                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     89908153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     89908153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.325643                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.325643                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70553.351485                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70553.351485                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     24794277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     24794277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      4483663                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4483663                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 393905564895                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 393905564895                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049869                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049869                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87853.517290                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87853.517290                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          133                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           133                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          142                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          142                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.063380                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063380                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       800000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       800000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.049296                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.049296                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 114285.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 114285.714286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          402                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          402                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       365500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       365500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.009852                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009852                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        91375                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        91375                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       263000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       263000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.002463                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002463                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       263000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       263000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          344                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          344                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          344                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          344                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 762705716000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.082388                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           240526705                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          22205308                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.831946                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.082388                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984536                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984536                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         688968506                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        688968506                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 762705716000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 762705716000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
