#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Apr 26 21:02:58 2024
# Process ID: 39636
# Current directory: C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40436 C:\Users\ikhla\Desktop\semester 4\CA\project\test2\lab11\lab11.xpr
# Log file: C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/vivado.log
# Journal file: C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.652 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 21:03:38 2024...
rces_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/RISC_V_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_tb
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [VRFC 10-2458] undeclared symbol regwrite, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.sim/sim_1/behav/xsim'
"xelab -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_Out' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:60]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_In' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'instruction' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'opcode' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rd' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'funct3' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'funct7' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'WriteData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUOp' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ImmData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'mo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:78]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'operation' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'aluo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'datamemoryReadData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:81]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:82]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:83]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index3' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index4' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index5' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index6' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:87]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index7' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index8' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu_64bit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.riscV_processor
Compiling module xil_defaultlib.riscV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscV_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1028.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscV_tb_behav -key {Behavioral:sim_1:Functional:riscV_tb} -tclbatch {riscV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source riscV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1028.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/RISC_V_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/branching_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branching_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/material/saif/RISC-V-processor-pipelined-main/task1/immgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscV_tb
INFO: [VRFC 10-2458] undeclared symbol memtoreg, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [VRFC 10-2458] undeclared symbol regwrite, assumed default net type wire [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:75]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.sim/sim_1/behav/xsim'
"xelab -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ea2b428d35ac48b58b24c2c9ae678aa6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscV_tb_behav xil_defaultlib.riscV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_Out' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:60]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ao2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:62]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'PC_In' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'instruction' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'opcode' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rd' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'funct3' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'rs2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'funct7' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'WriteData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ReadData2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUOp' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'ImmData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'mo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:78]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'operation' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'aluo' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'datamemoryReadData' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:81]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index1' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:82]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index2' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:83]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index3' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:84]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index4' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:85]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index5' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index6' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:87]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index7' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:88]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'index8' [C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.srcs/sim_1/new/riscV_tb.v:89]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.alu_64bit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.branching_unit
Compiling module xil_defaultlib.riscV_processor
Compiling module xil_defaultlib.riscV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscV_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ikhla/Desktop/semester 4/CA/project/test2/lab11/lab11.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscV_tb_behav -key {Behavioral:sim_1:Functional:riscV_tb} -tclbatch {riscV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source riscV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1028.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 27 00:47:45 2024...
