<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p726.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p726.sv</a>
time_elapsed: 0.016s
ram usage: 9648 KB
</pre>
<pre class="log">

module m;
	struct {
		reg signed [31:0] x;
	} s1;
	struct {
		reg signed [31:0] x;
	} s2;
	task f;
		reg signed [31:0] x;
		;
	endtask
	generate
		begin : s1
			initial begin
				s1.x = 1;
				s2.x = 1;
				f.x = 1;
				f2.x = 1;
			end
			wire signed [31:0] x;
			some_module s2();
		end
	endgenerate
endmodule

</pre>
</body>