
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -16.06

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.18

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.18

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u2.d[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][13]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u2.d[5]$_DFF_P_/CK (DFF_X1)
     1    2.32    0.01    0.06    0.06 ^ u0.u2.d[5]$_DFF_P_/QN (DFF_X1)
                                         _00422_ (net)
                  0.01    0.00    0.06 ^ _15909_/A (XNOR2_X1)
     2    4.04    0.01    0.02    0.08 v _15909_/ZN (XNOR2_X1)
                                         _06748_ (net)
                  0.01    0.00    0.08 v _16009_/B1 (AOI21_X1)
     1    1.32    0.01    0.02    0.11 ^ _16009_/ZN (AOI21_X1)
                                         _00325_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][13]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][13]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   34.00    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.01    0.17 ^ _15332_/A (BUF_X32)
     8   54.89    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 ^ _15333_/A (INV_X8)
     7   25.38    0.00    0.01    0.20 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.01    0.00    0.20 v _15336_/A (BUF_X8)
    10   21.90    0.01    0.03    0.23 v _15336_/Z (BUF_X8)
                                         _06220_ (net)
                  0.01    0.00    0.23 v _15617_/A1 (NAND4_X1)
     1    0.98    0.01    0.01    0.25 ^ _15617_/ZN (NAND4_X1)
                                         _06485_ (net)
                  0.01    0.00    0.25 ^ _15627_/A1 (AND4_X1)
     1    1.74    0.01    0.05    0.30 ^ _15627_/ZN (AND4_X1)
                                         _06495_ (net)
                  0.01    0.00    0.30 ^ _15634_/A2 (AND4_X2)
     1   20.22    0.03    0.07    0.37 ^ _15634_/ZN (AND4_X2)
                                         _06502_ (net)
                  0.03    0.01    0.38 ^ _15635_/A (BUF_X8)
     7   22.25    0.01    0.03    0.41 ^ _15635_/Z (BUF_X8)
                                         _06503_ (net)
                  0.01    0.00    0.41 ^ _16634_/A (BUF_X4)
    10   22.06    0.01    0.03    0.44 ^ _16634_/Z (BUF_X4)
                                         _07378_ (net)
                  0.01    0.00    0.44 ^ _16635_/A (BUF_X2)
    10   24.31    0.03    0.05    0.49 ^ _16635_/Z (BUF_X2)
                                         _07379_ (net)
                  0.03    0.00    0.49 ^ _16636_/A (BUF_X4)
    10   22.94    0.02    0.04    0.52 ^ _16636_/Z (BUF_X4)
                                         _07380_ (net)
                  0.02    0.00    0.52 ^ _16637_/A (BUF_X4)
    13   34.07    0.02    0.04    0.56 ^ _16637_/Z (BUF_X4)
                                         _14712_ (net)
                  0.02    0.00    0.56 ^ _29573_/B (HA_X1)
     2    8.06    0.02    0.05    0.62 ^ _29573_/CO (HA_X1)
                                         _14715_ (net)
                  0.02    0.00    0.62 ^ _16905_/A (AOI21_X4)
     3    6.71    0.01    0.02    0.63 v _16905_/ZN (AOI21_X4)
                                         _07645_ (net)
                  0.01    0.00    0.63 v _16906_/B (MUX2_X1)
     1    1.15    0.01    0.06    0.69 v _16906_/Z (MUX2_X1)
                                         _07646_ (net)
                  0.01    0.00    0.69 v _16907_/B (MUX2_X1)
     1    1.53    0.01    0.06    0.75 v _16907_/Z (MUX2_X1)
                                         _07647_ (net)
                  0.01    0.00    0.75 v _16908_/B (MUX2_X1)
     1    1.32    0.01    0.06    0.81 v _16908_/Z (MUX2_X1)
                                         _07648_ (net)
                  0.01    0.00    0.81 v _16909_/B (MUX2_X1)
     1    2.30    0.01    0.06    0.87 v _16909_/Z (MUX2_X1)
                                         _07649_ (net)
                  0.01    0.00    0.87 v _16910_/C1 (OAI221_X1)
     1   13.06    0.09    0.09    0.95 ^ _16910_/ZN (OAI221_X1)
                                         _00010_ (net)
                  0.09    0.00    0.96 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
                                  0.96   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                 -0.18   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   34.00    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.01    0.17 ^ _15332_/A (BUF_X32)
     8   54.89    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 ^ _15333_/A (INV_X8)
     7   25.38    0.00    0.01    0.20 v _15333_/ZN (INV_X8)
                                         _06217_ (net)
                  0.01    0.00    0.20 v _15336_/A (BUF_X8)
    10   21.90    0.01    0.03    0.23 v _15336_/Z (BUF_X8)
                                         _06220_ (net)
                  0.01    0.00    0.23 v _15617_/A1 (NAND4_X1)
     1    0.98    0.01    0.01    0.25 ^ _15617_/ZN (NAND4_X1)
                                         _06485_ (net)
                  0.01    0.00    0.25 ^ _15627_/A1 (AND4_X1)
     1    1.74    0.01    0.05    0.30 ^ _15627_/ZN (AND4_X1)
                                         _06495_ (net)
                  0.01    0.00    0.30 ^ _15634_/A2 (AND4_X2)
     1   20.22    0.03    0.07    0.37 ^ _15634_/ZN (AND4_X2)
                                         _06502_ (net)
                  0.03    0.01    0.38 ^ _15635_/A (BUF_X8)
     7   22.25    0.01    0.03    0.41 ^ _15635_/Z (BUF_X8)
                                         _06503_ (net)
                  0.01    0.00    0.41 ^ _16634_/A (BUF_X4)
    10   22.06    0.01    0.03    0.44 ^ _16634_/Z (BUF_X4)
                                         _07378_ (net)
                  0.01    0.00    0.44 ^ _16635_/A (BUF_X2)
    10   24.31    0.03    0.05    0.49 ^ _16635_/Z (BUF_X2)
                                         _07379_ (net)
                  0.03    0.00    0.49 ^ _16636_/A (BUF_X4)
    10   22.94    0.02    0.04    0.52 ^ _16636_/Z (BUF_X4)
                                         _07380_ (net)
                  0.02    0.00    0.52 ^ _16637_/A (BUF_X4)
    13   34.07    0.02    0.04    0.56 ^ _16637_/Z (BUF_X4)
                                         _14712_ (net)
                  0.02    0.00    0.56 ^ _29573_/B (HA_X1)
     2    8.06    0.02    0.05    0.62 ^ _29573_/CO (HA_X1)
                                         _14715_ (net)
                  0.02    0.00    0.62 ^ _16905_/A (AOI21_X4)
     3    6.71    0.01    0.02    0.63 v _16905_/ZN (AOI21_X4)
                                         _07645_ (net)
                  0.01    0.00    0.63 v _16906_/B (MUX2_X1)
     1    1.15    0.01    0.06    0.69 v _16906_/Z (MUX2_X1)
                                         _07646_ (net)
                  0.01    0.00    0.69 v _16907_/B (MUX2_X1)
     1    1.53    0.01    0.06    0.75 v _16907_/Z (MUX2_X1)
                                         _07647_ (net)
                  0.01    0.00    0.75 v _16908_/B (MUX2_X1)
     1    1.32    0.01    0.06    0.81 v _16908_/Z (MUX2_X1)
                                         _07648_ (net)
                  0.01    0.00    0.81 v _16909_/B (MUX2_X1)
     1    2.30    0.01    0.06    0.87 v _16909_/Z (MUX2_X1)
                                         _07649_ (net)
                  0.01    0.00    0.87 v _16910_/C1 (OAI221_X1)
     1   13.06    0.09    0.09    0.95 ^ _16910_/ZN (OAI221_X1)
                                         _00010_ (net)
                  0.09    0.00    0.96 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
                                  0.96   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                 -0.18   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17290_/ZN                             10.47   13.14   -2.67 (VIOLATED)
_28807_/ZN                             16.02   16.70   -0.67 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.05208901688456535

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2624

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-2.6650054454803467

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.2545

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[3][8]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.w[3][8]$_DFF_P_/CK (DFF_X1)
   0.08    0.08 ^ u0.w[3][8]$_DFF_P_/Q (DFF_X1)
   0.08    0.16 ^ _15587_/Z (BUF_X1)
   0.05    0.22 ^ _15588_/ZN (XNOR2_X1)
   0.05    0.27 ^ _15589_/ZN (XNOR2_X1)
   0.09    0.36 v _15590_/Z (MUX2_X1)
   0.05    0.41 ^ _15591_/ZN (NOR2_X4)
   0.03    0.44 ^ _16638_/Z (BUF_X8)
   0.03    0.47 ^ _16639_/Z (BUF_X8)
   0.06    0.52 ^ _29564_/S (HA_X1)
   0.04    0.56 ^ _16684_/Z (BUF_X4)
   0.01    0.58 v _16691_/ZN (INV_X8)
   0.03    0.61 ^ _16767_/ZN (NAND3_X2)
   0.02    0.63 v _16852_/ZN (NAND2_X1)
   0.06    0.68 v _16904_/Z (MUX2_X1)
   0.06    0.74 v _16907_/Z (MUX2_X1)
   0.06    0.80 v _16908_/Z (MUX2_X1)
   0.06    0.86 v _16909_/Z (MUX2_X1)
   0.09    0.95 ^ _16910_/ZN (OAI221_X1)
   0.00    0.95 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
           0.95   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
  -0.05    0.77   library setup time
           0.77   data required time
---------------------------------------------------------
           0.77   data required time
          -0.95   data arrival time
---------------------------------------------------------
          -0.17   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u2.d[5]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][13]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u2.d[5]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u2.d[5]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15909_/ZN (XNOR2_X1)
   0.02    0.11 ^ _16009_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][13]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][13]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9566

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1820

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-19.025716

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.20e-03   4.44e-05   1.05e-02   2.9%
Combinational          1.67e-01   1.78e-01   5.07e-04   3.45e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.79e-01   5.51e-04   3.55e-01 100.0%
                          49.5%      50.3%       0.2%
