<profile>

<section name = "Vivado HLS Report for 'convolution2D'" level="0">
<item name = "Date">Sun Jun 11 23:48:25 2017
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">IP_1</item>
<item name = "Solution">0_axi4</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">133, 133, 133, 133, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">132, 132, 44, -, -, 3, no</column>
<column name=" + Loop 1.1">42, 42, 14, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 166</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 4, 166, 49</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 139</column>
<column name="Register">-, -, 163, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="sobel_mul_8ns_32sbkb_U0">sobel_mul_8ns_32sbkb, 0, 4, 166, 49</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_181_p2">+, 0, 0, 12, 3, 1</column>
<column name="j_2_fu_135_p2">+, 0, 0, 12, 3, 1</column>
<column name="res_1_fu_237_p2">+, 0, 0, 39, 32, 32</column>
<column name="sum1_fu_213_p2">+, 0, 0, 39, 32, 32</column>
<column name="sum_fu_175_p2">+, 0, 0, 29, 22, 22</column>
<column name="tmp5_fu_155_p2">+, 0, 0, 17, 10, 10</column>
<column name="tmp_1_fu_205_p2">+, 0, 0, 8, 5, 5</column>
<column name="tmp_s_fu_199_p2">-, 0, 0, 8, 5, 5</column>
<column name="exitcond1_fu_129_p2">icmp, 0, 0, 1, 3, 2</column>
<column name="exitcond_fu_145_p2">icmp, 0, 0, 1, 3, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">85, 17, 1, 17</column>
<column name="ap_sig_ioackin_m_axi_input_r_ARREADY">9, 2, 1, 2</column>
<column name="i_reg_110">9, 2, 3, 6</column>
<column name="input_r_blk_n_AR">9, 2, 1, 2</column>
<column name="input_r_blk_n_R">9, 2, 1, 2</column>
<column name="j_reg_98">9, 2, 3, 6</column>
<column name="res_fu_52">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="ap_reg_ioackin_m_axi_input_r_ARREADY">1, 0, 1, 0</column>
<column name="i_2_reg_290">3, 0, 3, 0</column>
<column name="i_reg_110">3, 0, 3, 0</column>
<column name="input_addr_read_reg_306">8, 0, 8, 0</column>
<column name="input_addr_reg_300">32, 0, 32, 0</column>
<column name="j_2_cast_reg_277">3, 0, 5, 2</column>
<column name="j_2_reg_272">3, 0, 3, 0</column>
<column name="j_reg_98">3, 0, 3, 0</column>
<column name="res_fu_52">32, 0, 32, 0</column>
<column name="sum_reg_285">22, 0, 22, 0</column>
<column name="tmp_1_reg_295">5, 0, 5, 0</column>
<column name="tmp_4_reg_326">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, convolution2D, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, convolution2D, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, convolution2D, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, convolution2D, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, convolution2D, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, convolution2D, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, convolution2D, return value</column>
<column name="posy">in, 10, ap_none, posy, scalar</column>
<column name="posx">in, 10, ap_none, posx, scalar</column>
<column name="m_axi_input_r_AWVALID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWREADY">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWADDR">out, 32, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWLEN">out, 32, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWSIZE">out, 3, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWBURST">out, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWLOCK">out, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWCACHE">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWPROT">out, 3, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWQOS">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWREGION">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWUSER">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WVALID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WREADY">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WDATA">out, 8, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WSTRB">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WLAST">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WUSER">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARVALID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARREADY">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARADDR">out, 32, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARLEN">out, 32, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARSIZE">out, 3, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARBURST">out, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARLOCK">out, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARCACHE">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARPROT">out, 3, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARQOS">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARREGION">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARUSER">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RVALID">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RREADY">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RDATA">in, 8, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RLAST">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RID">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RUSER">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RRESP">in, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_BVALID">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_BREADY">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_BRESP">in, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_BID">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_BUSER">in, 1, m_axi, input_r, pointer</column>
<column name="input1">in, 32, ap_none, input1, scalar</column>
<column name="operator_address0">out, 4, ap_memory, operator, array</column>
<column name="operator_ce0">out, 1, ap_memory, operator, array</column>
<column name="operator_q0">in, 32, ap_memory, operator, array</column>
</table>
</item>
</section>
</profile>
