# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"PRESENT_DECRYPT_TB_time_synth.v" \
"../../../../../TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" \

# Do not sort compile order
nosort
