#this makefile uses variables to compile to an output executable
CC = gcc
SRC = main.c school.c
all:
	$(CC) $(SRC) -o school
