LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.std_logic_unsigned.ALL;

entity tb is
end tb;
architecture tb_ar of tb is
component exp4_lx_clock is
	port(
		clk : in std_logic;
		reset : in std_logic;
		size : in integer range 40 downto 4;
		clock : out std_logic
	);
end component;
component game_lx_clock8191 is
port(
	clk : in std_logic;
	reset : in std_logic;
	hit : in std_logic;
	counter : out integer range 2047 downto 0
);
end component;
component game_lx_appple is
port(
	hit : in std_logic;
	counter : in integer range 2047 downto 0;
	clock : in std_logic;
	xout : out integer range 63 downto 0;
	yout : out integer range 31 downto 0
);
end component;
signal size :  integer range 40 downto 4;
signal clock :  std_logic;
signal xout :  integer range 63 downto 0;
signal yout :  integer range 31 downto 0;
signal clk : std_logic;
signal reset :  std_logic;
signal hit :  std_logic;
signal counter :  integer range 2047 downto 0;
begin
u1 : exp4_lx_clock port map(clk,reset,size,clock);
u : game_lx_clock8191 port map(clk,reset,hit,counter);
u2 : game_lx_appple port map(hit,counter,clock,xout,yout);
process
begin

reset<='1';
wait for 3 ns;
reset <='0';
wait for 5997 ns;
end process;
process
begin
hit<='0';
wait for 20 ns;
hit<='1';
wait for 20 ns;

end process;

process
begin
clk<='1';
wait for 1 ns;
clk<='0';
wait for 1 ns;
end process;
end tb_ar;