

================================================================
== Vitis HLS Report for 'inner_layer_1_Pipeline_WEIGHTS_LOOP_1'
================================================================
* Date:           Tue Nov 26 16:00:50 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.309 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   262142|  20.000 ns|  2.621 ms|    2|  262142|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP_1  |        0|   262140|         5|          4|          1|  0 ~ 65535|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weight_index = alloca i32 1"   --->   Operation 8 'alloca' 'weight_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %trunc_ln"   --->   Operation 9 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln87_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln87_1"   --->   Operation 10 'read' 'zext_ln87_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln82_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln82"   --->   Operation 11 'read' 'zext_ln82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln87_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln87"   --->   Operation 12 'read' 'zext_ln87_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln87_1_cast = zext i14 %zext_ln87_1_read"   --->   Operation 13 'zext' 'zext_ln87_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln82_cast = zext i8 %zext_ln82_read"   --->   Operation 14 'zext' 'zext_ln82_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln87_cast = zext i14 %zext_ln87_read"   --->   Operation 15 'zext' 'zext_ln87_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln87_cast, i64 %weight_index"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body18"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.23>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%weight_index_4 = load i64 %weight_index" [src/RNI.cpp:89]   --->   Operation 18 'load' 'weight_index_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln82_cast" [src/RNI.cpp:171->src/RNI.cpp:84]   --->   Operation 19 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.52ns)   --->   "%icmp_ln87 = icmp_ult  i64 %weight_index_4, i64 %zext_ln87_1_cast" [src/RNI.cpp:87]   --->   Operation 21 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %for.inc36.loopexit.exitStub, void %for.body18.split" [src/RNI.cpp:87]   --->   Operation 22 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i64 %weight_index_4" [src/RNI.cpp:89]   --->   Operation 23 'trunc' 'trunc_ln89' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.91ns)   --->   "%sub_ln89 = sub i8 %trunc_ln89, i8 %trunc_ln_read" [src/RNI.cpp:89]   --->   Operation 24 'sub' 'sub_ln89' <Predicate = (icmp_ln87)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i8 %sub_ln89" [src/RNI.cpp:89]   --->   Operation 25 'zext' 'zext_ln89' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln89" [src/RNI.cpp:89]   --->   Operation 26 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%neuron_state = load i8 %NEURONS_STATE_addr" [src/RNI.cpp:89]   --->   Operation 27 'load' 'neuron_state' <Predicate = (icmp_ln87)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 243> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln87 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [src/RNI.cpp:87]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln87' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/RNI.cpp:87]   --->   Operation 29 'specloopname' 'specloopname_ln87' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (2.32ns)   --->   "%neuron_state = load i8 %NEURONS_STATE_addr" [src/RNI.cpp:89]   --->   Operation 30 'load' 'neuron_state' <Predicate = (icmp_ln87)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 243> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %neuron_state, void %for.inc, void %if.then" [src/RNI.cpp:90]   --->   Operation 31 'br' 'br_ln90' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:92]   --->   Operation 32 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weight_index_4" [src/RNI.cpp:92]   --->   Operation 33 'getelementptr' 'WEIGHTS_addr' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:92]   --->   Operation 34 'load' 'WEIGHTS_load' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11312> <ROM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc" [src/RNI.cpp:93]   --->   Operation 35 'br' 'br_ln93' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.52ns)   --->   "%add_ln87 = add i64 %weight_index_4, i64 1" [src/RNI.cpp:87]   --->   Operation 36 'add' 'add_ln87' <Predicate = (icmp_ln87)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln87 = store i64 %add_ln87, i64 %weight_index" [src/RNI.cpp:87]   --->   Operation 37 'store' 'store_ln87' <Predicate = (icmp_ln87)> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.body18" [src/RNI.cpp:87]   --->   Operation 38 'br' 'br_ln87' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.30>
ST_4 : Operation 39 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:92]   --->   Operation 39 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i16 %NEURONS_MEMBRANE_load" [src/RNI.cpp:92]   --->   Operation 40 'sext' 'sext_ln92' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:92]   --->   Operation 41 'load' 'WEIGHTS_load' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11312> <ROM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln92_1 = sext i8 %WEIGHTS_load" [src/RNI.cpp:92]   --->   Operation 42 'sext' 'sext_ln92_1' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln92_2 = sext i8 %WEIGHTS_load" [src/RNI.cpp:92]   --->   Operation 43 'sext' 'sext_ln92_2' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (2.07ns)   --->   "%add_ln92 = add i17 %sext_ln92, i17 %sext_ln92_1" [src/RNI.cpp:92]   --->   Operation 44 'add' 'add_ln92' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln92, i32 16" [src/RNI.cpp:92]   --->   Operation 45 'bitselect' 'tmp' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.07ns)   --->   "%add_ln92_1 = add i16 %NEURONS_MEMBRANE_load, i16 %sext_ln92_2" [src/RNI.cpp:92]   --->   Operation 46 'add' 'add_ln92_1' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln92_1, i32 15" [src/RNI.cpp:92]   --->   Operation 47 'bitselect' 'tmp_25' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln92)   --->   "%xor_ln92 = xor i1 %tmp, i1 1" [src/RNI.cpp:92]   --->   Operation 48 'xor' 'xor_ln92' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln92 = and i1 %tmp_25, i1 %xor_ln92" [src/RNI.cpp:92]   --->   Operation 49 'and' 'and_ln92' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_1)   --->   "%xor_ln92_1 = xor i1 %tmp_25, i1 1" [src/RNI.cpp:92]   --->   Operation 50 'xor' 'xor_ln92_1' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln92_1 = and i1 %tmp, i1 %xor_ln92_1" [src/RNI.cpp:92]   --->   Operation 51 'and' 'and_ln92_1' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.97ns)   --->   "%xor_ln92_2 = xor i1 %tmp, i1 %tmp_25" [src/RNI.cpp:92]   --->   Operation 52 'xor' 'xor_ln92_2' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %xor_ln92_2, void %_ZN13ap_fixed_baseILi16ELi16ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi8ELi8ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, void %if.end.i.i.i" [src/RNI.cpp:92]   --->   Operation 53 'br' 'br_ln92' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %and_ln92, void %if.else.i.i.i, void %if.then2.i.i.i" [src/RNI.cpp:92]   --->   Operation 54 'br' 'br_ln92' <Predicate = (icmp_ln87 & neuron_state & xor_ln92_2)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %and_ln92_1, void %if.end15.i.i.i, void %if.then9.i.i.i" [src/RNI.cpp:92]   --->   Operation 55 'br' 'br_ln92' <Predicate = (icmp_ln87 & neuron_state & xor_ln92_2 & !and_ln92)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi16ELi16ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi8ELi8ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/RNI.cpp:92]   --->   Operation 56 'br' 'br_ln92' <Predicate = (icmp_ln87 & neuron_state & xor_ln92_2 & !and_ln92)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln92 = store i16 %add_ln92_1, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:92]   --->   Operation 57 'store' 'store_ln92' <Predicate = (icmp_ln87 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 58 [1/1] (3.25ns)   --->   "%store_ln92 = store i16 32768, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:92]   --->   Operation 58 'store' 'store_ln92' <Predicate = (neuron_state & xor_ln92_2 & !and_ln92 & and_ln92_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln92 = br void %if.end15.i.i.i" [src/RNI.cpp:92]   --->   Operation 59 'br' 'br_ln92' <Predicate = (neuron_state & xor_ln92_2 & !and_ln92 & and_ln92_1)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln92 = store i16 32767, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:92]   --->   Operation 60 'store' 'store_ln92' <Predicate = (neuron_state & xor_ln92_2 & and_ln92)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi16ELi16ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi8ELi8ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [src/RNI.cpp:92]   --->   Operation 61 'br' 'br_ln92' <Predicate = (neuron_state & xor_ln92_2 & and_ln92)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('weight_index') [8]  (0.000 ns)
	'store' operation ('store_ln0') of variable 'zext_ln87_cast' on local variable 'weight_index' [16]  (1.588 ns)

 <State 2>: 4.237ns
The critical path consists of the following:
	'load' operation ('weight_index', src/RNI.cpp:89) on local variable 'weight_index' [19]  (0.000 ns)
	'sub' operation ('sub_ln89', src/RNI.cpp:89) [28]  (1.915 ns)
	'getelementptr' operation ('NEURONS_STATE_addr', src/RNI.cpp:89) [30]  (0.000 ns)
	'load' operation ('neuron_state', src/RNI.cpp:89) on array 'NEURONS_STATE' [31]  (2.322 ns)

 <State 3>: 5.108ns
The critical path consists of the following:
	'add' operation ('add_ln87', src/RNI.cpp:87) [66]  (3.520 ns)
	'store' operation ('store_ln87', src/RNI.cpp:87) of variable 'add_ln87', src/RNI.cpp:87 on local variable 'weight_index' [67]  (1.588 ns)

 <State 4>: 6.309ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:92) on array 'NEURONS_MEMBRANE' [34]  (3.254 ns)
	'add' operation ('add_ln92_1', src/RNI.cpp:92) [42]  (2.077 ns)
	'and' operation ('and_ln92', src/RNI.cpp:92) [46]  (0.978 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln92', src/RNI.cpp:92) of variable 'add_ln92_1', src/RNI.cpp:92 on array 'NEURONS_MEMBRANE' [43]  (3.254 ns)

 <State 6>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln92', src/RNI.cpp:92) of constant 32768 on array 'NEURONS_MEMBRANE' [56]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
