{
  "Top": "fire",
  "RtlTop": "fire",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-2"
  },
  "HlsSolution": {"Config": [
      "config_export -display_name=fire",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fire",
    "Version": "1.0",
    "DisplayName": "Fire",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/top.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AXIvideo2Mat.vhd",
      "impl\/vhdl\/Block_Mat_exit45_pro.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d3_A.vhd",
      "impl\/vhdl\/fifo_w32_d4_A.vhd",
      "impl\/vhdl\/fire_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/fire_mac_muladd_8bkb.vhd",
      "impl\/vhdl\/fire_mac_muladd_8cud.vhd",
      "impl\/vhdl\/fire_mac_muladd_8dEe.vhd",
      "impl\/vhdl\/fire_mac_muladd_8eOg.vhd",
      "impl\/vhdl\/fire_mac_muladd_8fYi.vhd",
      "impl\/vhdl\/hls_fire_dection.vhd",
      "impl\/vhdl\/Mat2AXIvideo.vhd",
      "impl\/vhdl\/start_for_hls_firg8j.vhd",
      "impl\/vhdl\/start_for_Mat2AXIhbi.vhd",
      "impl\/vhdl\/fire.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AXIvideo2Mat.v",
      "impl\/verilog\/Block_Mat_exit45_pro.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d3_A.v",
      "impl\/verilog\/fifo_w32_d4_A.v",
      "impl\/verilog\/fire_AXILiteS_s_axi.v",
      "impl\/verilog\/fire_mac_muladd_8bkb.v",
      "impl\/verilog\/fire_mac_muladd_8cud.v",
      "impl\/verilog\/fire_mac_muladd_8dEe.v",
      "impl\/verilog\/fire_mac_muladd_8eOg.v",
      "impl\/verilog\/fire_mac_muladd_8fYi.v",
      "impl\/verilog\/hls_fire_dection.v",
      "impl\/verilog\/Mat2AXIvideo.v",
      "impl\/verilog\/start_for_hls_firg8j.v",
      "impl\/verilog\/start_for_Mat2AXIhbi.v",
      "impl\/verilog\/fire.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/fire_v1_0\/data\/fire.mdd",
      "impl\/misc\/drivers\/fire_v1_0\/data\/fire.tcl",
      "impl\/misc\/drivers\/fire_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/fire_v1_0\/src\/xfire.c",
      "impl\/misc\/drivers\/fire_v1_0\/src\/xfire.h",
      "impl\/misc\/drivers\/fire_v1_0\/src\/xfire_hw.h",
      "impl\/misc\/drivers\/fire_v1_0\/src\/xfire_linux.c",
      "impl\/misc\/drivers\/fire_v1_0\/src\/xfire_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/Lucy\/Desktop\/skin_test\/skin_hls\/solution1\/.autopilot\/db\/fire.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS input_r output_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "input_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "input_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    },
    "output_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "output_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "24",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "3",
        "TLAST": "1",
        "TSTRB": "3",
        "TUSER": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x10",
          "name": "rows",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of rows",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rows"
            }]
        },
        {
          "offset": "0x18",
          "name": "cols",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of cols",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of cols"
            }]
        },
        {
          "offset": "0x20",
          "name": "r_low",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of r_low",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "r_low",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of r_low"
            }]
        },
        {
          "offset": "0x28",
          "name": "r_up",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of r_up",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "r_up",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of r_up"
            }]
        },
        {
          "offset": "0x30",
          "name": "g_low",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of g_low",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "g_low",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of g_low"
            }]
        },
        {
          "offset": "0x38",
          "name": "g_up",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of g_up",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "g_up",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of g_up"
            }]
        },
        {
          "offset": "0x40",
          "name": "b_low",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of b_low",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "b_low",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of b_low"
            }]
        },
        {
          "offset": "0x48",
          "name": "b_up",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of b_up",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "b_up",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of b_up"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "input_r_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "input_r_TSTRB": {
      "dir": "in",
      "width": "3"
    },
    "input_r_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_r_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_r_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "output_r_TKEEP": {
      "dir": "out",
      "width": "3"
    },
    "output_r_TSTRB": {
      "dir": "out",
      "width": "3"
    },
    "output_r_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_r_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_r_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "rows": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "cols": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "r_low": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "r_up": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "g_low": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "48",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "g_up": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "56",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "b_low": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "b_up": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "72",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "input_V_data_V": {
      "interfaceRef": "input_r",
      "dir": "in"
    },
    "input_V_keep_V": {
      "interfaceRef": "input_r",
      "dir": "in"
    },
    "input_V_strb_V": {
      "interfaceRef": "input_r",
      "dir": "in"
    },
    "input_V_user_V": {
      "interfaceRef": "input_r",
      "dir": "in"
    },
    "input_V_last_V": {
      "interfaceRef": "input_r",
      "dir": "in"
    },
    "input_V_id_V": {
      "interfaceRef": "input_r",
      "dir": "in"
    },
    "input_V_dest_V": {
      "interfaceRef": "input_r",
      "dir": "in"
    },
    "output_V_data_V": {
      "interfaceRef": "output_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_keep_V": {
      "interfaceRef": "output_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_strb_V": {
      "interfaceRef": "output_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_user_V": {
      "interfaceRef": "output_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_last_V": {
      "interfaceRef": "output_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_id_V": {
      "interfaceRef": "output_r",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "output_V_dest_V": {
      "interfaceRef": "output_r",
      "dir": "out",
      "firstOutLatency": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fire",
      "Instances": [
        {
          "ModuleName": "hls_fire_dection",
          "InstanceName": "hls_fire_dection_U0"
        },
        {
          "ModuleName": "AXIvideo2Mat",
          "InstanceName": "AXIvideo2Mat_U0"
        },
        {
          "ModuleName": "Mat2AXIvideo",
          "InstanceName": "Mat2AXIvideo_U0"
        },
        {
          "ModuleName": "Block_Mat_exit45_pro",
          "InstanceName": "Block_Mat_exit45_pro_U0"
        }
      ]
    },
    "Metrics": {
      "Block_Mat_exit45_pro": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.401"
        },
        "Area": {
          "FF": "67",
          "LUT": "43",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "AXIvideo2Mat": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "2079003",
          "PipelineIIMin": "3",
          "PipelineIIMax": "2079003",
          "PipelineII": "3 ~ 2079003",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.401"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2079000",
            "Latency": "0 ~ 2079000",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "1925",
            "PipelineDepth": "5 ~ 1925",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1920",
                "Latency": "0 ~ 1920",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "0",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          }
        ],
        "Area": {
          "FF": "326",
          "LUT": "202",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "hls_fire_dection": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "10.400"
        },
        "Loops": [{
            "Name": "LOOp_ROWS",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "LOOp_COLS",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "DSP48E": "6",
          "FF": "436",
          "LUT": "316",
          "BRAM_18K": "0"
        }
      },
      "Mat2AXIvideo": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "2077921",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2077921",
          "PipelineII": "1 ~ 2077921",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.297"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2077920",
            "Latency": "0 ~ 2077920",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "1924",
            "PipelineDepth": "3 ~ 1924",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1921",
                "Latency": "0 ~ 1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "281",
          "LUT": "223",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "fire": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "10.400"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "6",
          "FF": "1536",
          "LUT": "1997"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "fire",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-03-31 12:32:15 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
