# Reading pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2021.3 Lib Mapping Utility 2021.07 Jul 14 2021
# vmap PolarFire C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/precompiled/vlog/PolarFire 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:10 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v 
# -- Compiling module PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM
# 
# Top level modules:
# 	PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM
# End time: 20:13:11 on May 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:11 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v 
# -- Compiling module PF_DPSRAM_C7
# 
# Top level modules:
# 	PF_DPSRAM_C7
# End time: 20:13:11 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:11 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v 
# -- Compiling module PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM
# 
# Top level modules:
# 	PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM
# End time: 20:13:11 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:11 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v 
# -- Compiling module PF_DPSRAM_C8_Event_Status
# 
# Top level modules:
# 	PF_DPSRAM_C8_Event_Status
# End time: 20:13:11 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:11 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v 
# -- Compiling module Event_Info_RAM_Block
# 
# Top level modules:
# 	Event_Info_RAM_Block
# End time: 20:13:11 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:11 on May 09,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/FIFOs_Reader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FIFOs_Reader
# -- Compiling architecture rtl of FIFOs_Reader
# End time: 20:13:11 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:11 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v 
# -- Compiling module COREFIFO_C4_COREFIFO_C4_0_corefifo_NstagesSync
# 
# Top level modules:
# 	COREFIFO_C4_COREFIFO_C4_0_corefifo_NstagesSync
# End time: 20:13:11 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:11 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module COREFIFO_C4_COREFIFO_C4_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	COREFIFO_C4_COREFIFO_C4_0_corefifo_grayToBinConv
# End time: 20:13:11 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:11 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module COREFIFO_C4_COREFIFO_C4_0_corefifo_async
# 
# Top level modules:
# 	COREFIFO_C4_COREFIFO_C4_0_corefifo_async
# End time: 20:13:11 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:11 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module COREFIFO_C4_COREFIFO_C4_0_corefifo_sync
# 
# Top level modules:
# 	COREFIFO_C4_COREFIFO_C4_0_corefifo_sync
# End time: 20:13:12 on May 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:12 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft
# 
# Top level modules:
# 	COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft
# End time: 20:13:12 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:12 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr
# 
# Top level modules:
# 	COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr
# End time: 20:13:12 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:12 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v 
# -- Compiling module COREFIFO_C4_COREFIFO_C4_0_LSRAM_top
# 
# Top level modules:
# 	COREFIFO_C4_COREFIFO_C4_0_LSRAM_top
# End time: 20:13:12 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:12 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v 
# -- Compiling module COREFIFO_C4_COREFIFO_C4_0_ram_wrapper
# 
# Top level modules:
# 	COREFIFO_C4_COREFIFO_C4_0_ram_wrapper
# End time: 20:13:12 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:12 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module COREFIFO_C4_COREFIFO_C4_0_COREFIFO
# 
# Top level modules:
# 	COREFIFO_C4_COREFIFO_C4_0_COREFIFO
# End time: 20:13:12 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:12 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v 
# -- Compiling module COREFIFO_C4
# 
# Top level modules:
# 	COREFIFO_C4
# End time: 20:13:12 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:12 on May 09,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Trigger_Unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Trigger_Unit
# -- Compiling architecture rtl of Trigger_Unit
# End time: 20:13:12 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:12 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v 
# -- Compiling module Input_Data_Part
# 
# Top level modules:
# 	Input_Data_Part
# End time: 20:13:12 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:12 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v 
# -- Compiling module PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM
# 
# Top level modules:
# 	PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM
# End time: 20:13:13 on May 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:13 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v 
# -- Compiling module PF_DPSRAM_C5
# 
# Top level modules:
# 	PF_DPSRAM_C5
# End time: 20:13:13 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:13 on May 09,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sample_RAM_Block_Decoder
# -- Compiling architecture rtl of Sample_RAM_Block_Decoder
# End time: 20:13:13 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:13 on May 09,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Sample_RAM_Block_MUX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sample_RAM_Block_MUX
# -- Compiling architecture rtl of Sample_RAM_Block_MUX
# End time: 20:13:13 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:13 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v 
# -- Compiling module Sample_RAM_Block
# 
# Top level modules:
# 	Sample_RAM_Block
# End time: 20:13:13 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:13 on May 09,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Test_Generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Test_Generator
# -- Compiling architecture rtl of Test_Generator
# End time: 20:13:13 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:13 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v 
# -- Compiling module COREFIFO_C5_COREFIFO_C5_0_corefifo_NstagesSync
# 
# Top level modules:
# 	COREFIFO_C5_COREFIFO_C5_0_corefifo_NstagesSync
# End time: 20:13:13 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:13 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v 
# -- Compiling module COREFIFO_C5_COREFIFO_C5_0_corefifo_grayToBinConv
# 
# Top level modules:
# 	COREFIFO_C5_COREFIFO_C5_0_corefifo_grayToBinConv
# End time: 20:13:13 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:13 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v 
# -- Compiling module COREFIFO_C5_COREFIFO_C5_0_corefifo_async
# 
# Top level modules:
# 	COREFIFO_C5_COREFIFO_C5_0_corefifo_async
# End time: 20:13:13 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:13 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v 
# -- Compiling module COREFIFO_C5_COREFIFO_C5_0_corefifo_sync
# 
# Top level modules:
# 	COREFIFO_C5_COREFIFO_C5_0_corefifo_sync
# End time: 20:13:13 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:14 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v 
# -- Compiling module COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft
# 
# Top level modules:
# 	COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft
# End time: 20:13:14 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:14 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v 
# -- Compiling module COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr
# 
# Top level modules:
# 	COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr
# End time: 20:13:14 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:14 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v 
# -- Compiling module COREFIFO_C5_COREFIFO_C5_0_LSRAM_top
# 
# Top level modules:
# 	COREFIFO_C5_COREFIFO_C5_0_LSRAM_top
# End time: 20:13:14 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:14 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v 
# -- Compiling module COREFIFO_C5_COREFIFO_C5_0_ram_wrapper
# 
# Top level modules:
# 	COREFIFO_C5_COREFIFO_C5_0_ram_wrapper
# End time: 20:13:14 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:14 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v 
# -- Compiling module COREFIFO_C5_COREFIFO_C5_0_COREFIFO
# 
# Top level modules:
# 	COREFIFO_C5_COREFIFO_C5_0_COREFIFO
# End time: 20:13:14 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:14 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v 
# -- Compiling module COREFIFO_C5
# 
# Top level modules:
# 	COREFIFO_C5
# End time: 20:13:14 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:14 on May 09,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/cmd_table_trigger.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package cmd_table_trigger
# End time: 20:13:14 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:14 on May 09,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Trigger_Control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cmd_table_trigger
# -- Compiling entity Trigger_Control
# -- Compiling architecture rtl of Trigger_Control
# End time: 20:13:14 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:14 on May 09,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Trigger_Main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Trigger_Main
# -- Compiling architecture rtl of Trigger_Main
# End time: 20:13:14 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:14 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v 
# -- Compiling module Trigger_Top_Part
# 
# Top level modules:
# 	Trigger_Top_Part
# End time: 20:13:14 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:15 on May 09,2023
# vlog -reportprogress 300 -sv -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Data_Block/Data_Block.v 
# -- Compiling module Data_Block
# 
# Top level modules:
# 	Data_Block
# End time: 20:13:15 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:15 on May 09,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/cmd_table.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package cmd_table
# End time: 20:13:15 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2021.3 Compiler 2021.07 Jul 14 2021
# Start time: 20:13:15 on May 09,2023
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/TB_Data_Block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TB_Data_Block
# -- Compiling architecture behavioral of TB_Data_Block
# End time: 20:13:15 on May 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L PolarFire -L presynth -t 1ps -pli "C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll" presynth.TB_Data_Block -gSIM_PA5M300T=0 
# Start time: 20:13:15 on May 09,2023
# //  ModelSim Microsemi Pro 2021.3 Jul 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi Pro and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.tb_data_block(behavioral)
# Loading sv_std.std
# Loading presynth.Data_Block
# Loading presynth.Event_Info_RAM_Block
# Loading presynth.PF_DPSRAM_C7
# Loading presynth.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM
# Loading PolarFire.RAM1K20
# Loading PolarFire.RAM1K20_IP
# Loading PolarFire.RAM_DLY
# Loading PolarFire.ECC_PIPELINE
# Loading PolarFire.GND
# Loading PolarFire.VCC
# Loading presynth.PF_DPSRAM_C8_Event_Status
# Loading presynth.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM
# Loading presynth.Input_Data_Part
# Loading presynth.COREFIFO_C4
# Loading presynth.COREFIFO_C4_COREFIFO_C4_0_COREFIFO
# Loading presynth.Sample_RAM_Block
# Loading presynth.PF_DPSRAM_C5
# Loading presynth.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM
# Loading PolarFire.OR4
# Loading PolarFire.CFG4
# Loading PolarFire.INV
# Loading presynth.Trigger_Top_Part
# Loading presynth.COREFIFO_C5
# Loading presynth.COREFIFO_C5_COREFIFO_C5_0_COREFIFO
# Loading PolarFire.SLE_Prim
# Loading presynth.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr
# Loading presynth.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft
# Loading presynth.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper
# Loading presynth.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top
# Loading presynth.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr
# Loading presynth.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft
# Loading presynth.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper
# Loading presynth.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top
# Loading ieee.numeric_std(body)
# Loading presynth.fifos_reader(rtl)
# Loading presynth.trigger_unit(rtl)
# Loading presynth.sample_ram_block_decoder(rtl)
# Loading presynth.sample_ram_block_mux(rtl)
# Loading presynth.test_generator(rtl)
# Loading presynth.cmd_table_trigger
# Loading presynth.trigger_control(rtl)
# Loading presynth.trigger_main(rtl)
# Loading PolarFire.UDP_MUX2
# Loading PolarFire.UDP_DFF
# Loading PolarFire.UDP_DL
# Loading C:/Microsemi/Libero_SoC_v2022.1/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
# ** Warning: (vsim-3040) Command line generic/parameter "SIM_PA5M300T" not found in design.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Tomáš  Hostname: DESKTOP-TDPVUTD  ProcessID: 61208
#           Attempting to use alternate WLF file "./wlft4rd66b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4rd66b
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_data_block/Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_data_block/Data_Block_0/Input_Data_Part_1/Trigger_Unit_3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_data_block/Data_Block_0/Input_Data_Part_1/Trigger_Unit_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_data_block/Data_Block_0/Input_Data_Part_1/Trigger_Unit_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_data_block/Data_Block_0/Input_Data_Part_1/Trigger_Unit_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_data_block/Data_Block_0/Input_Data_Part_0/Trigger_Unit_3
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_data_block/Data_Block_0/Input_Data_Part_0/Trigger_Unit_2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_data_block/Data_Block_0/Input_Data_Part_0/Trigger_Unit_1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_data_block/Data_Block_0/Input_Data_Part_0/Trigger_Unit_0
# End time: 20:22:41 on May 09,2023, Elapsed time: 0:09:26
# Errors: 0, Warnings: 12
