// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module BoomProbeUnit(
  input         clock,
                reset,
  output        io_req_ready,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  input         io_req_valid,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  input  [1:0]  io_req_bits_param,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  input  [3:0]  io_req_bits_size,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  input  [2:0]  io_req_bits_source,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  input  [31:0] io_req_bits_address,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  input         io_rep_ready,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output        io_rep_valid,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output [2:0]  io_rep_bits_param,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output [3:0]  io_rep_bits_size,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output [2:0]  io_rep_bits_source,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output [31:0] io_rep_bits_address,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  input         io_meta_read_ready,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output        io_meta_read_valid,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output [5:0]  io_meta_read_bits_idx,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output [19:0] io_meta_read_bits_tag,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  input         io_meta_write_ready,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output        io_meta_write_valid,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output [5:0]  io_meta_write_bits_idx,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output [7:0]  io_meta_write_bits_way_en,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output [1:0]  io_meta_write_bits_data_coh_state,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output [19:0] io_meta_write_bits_data_tag,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  input         io_wb_req_ready,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output        io_wb_req_valid,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output [19:0] io_wb_req_bits_tag,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output [5:0]  io_wb_req_bits_idx,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output [2:0]  io_wb_req_bits_param,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output [7:0]  io_wb_req_bits_way_en,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  input  [7:0]  io_way_en,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  input         io_wb_rdy,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
                io_mshr_rdy,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output        io_mshr_wb_rdy,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  input  [1:0]  io_block_state_state,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  input         io_lsu_release_ready,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output        io_lsu_release_valid,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output [31:0] io_lsu_release_bits_address,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output        io_state_valid,	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
  output [39:0] io_state_bits	// @[generators/boom/src/main/scala/lsu/dcache.scala:146:14]
);

  reg  [3:0]       state;	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22]
  reg  [1:0]       req_param;	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16]
  reg  [3:0]       req_size;	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16]
  reg  [2:0]       req_source;	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16]
  reg  [31:0]      req_address;	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16]
  reg  [7:0]       way_en;	// @[generators/boom/src/main/scala/lsu/dcache.scala:171:19]
  reg  [1:0]       old_coh_state;	// @[generators/boom/src/main/scala/lsu/dcache.scala:173:20]
  wire [3:0]       _GEN = {req_param, (|way_en) ? old_coh_state : 2'h0};	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16, :171:19, :172:28, :173:20, :175:22, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, :161:16]
  wire             _GEN_0 = _GEN == 4'hB;	// @[generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, :130:10, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _GEN_1 = _GEN == 4'h4;	// @[generators/boom/src/main/scala/lsu/dcache.scala:231:17, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _GEN_2 = _GEN == 4'h5;	// @[generators/boom/src/main/scala/lsu/dcache.scala:211:33, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _GEN_3 = _GEN == 4'h6;	// @[generators/boom/src/main/scala/lsu/dcache.scala:182:25, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _GEN_4 = _GEN == 4'h7;	// @[generators/boom/src/main/scala/lsu/dcache.scala:200:28, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _GEN_5 = _GEN == 4'h0;	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _GEN_6 = _GEN == 4'h1;	// @[generators/boom/src/main/scala/lsu/dcache.scala:188:31, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _GEN_7 = _GEN == 4'h2;	// @[generators/boom/src/main/scala/lsu/dcache.scala:222:13, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _GEN_8 = _GEN == 4'h3;	// @[generators/boom/src/main/scala/lsu/dcache.scala:226:11, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:56:20]
  wire             _GEN_9 = _GEN_8 | _GEN_7;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:38:36, :56:20]
  wire [2:0]       io_rep_bits_c_param = _GEN_9 ? 3'h3 : _GEN_6 ? 3'h4 : _GEN_5 ? 3'h5 : _GEN_4 | _GEN_3 ? 3'h0 : _GEN_2 ? 3'h4 : _GEN_1 ? 3'h5 : _GEN_0 | _GEN == 4'hA ? 3'h1 : _GEN == 4'h9 ? 3'h2 : _GEN == 4'h8 ? 3'h5 : 3'h0;	// @[generators/boom/src/main/scala/lsu/dcache.scala:193:32, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:120:19, generators/rocket-chip/src/main/scala/util/Misc.scala:38:36, :56:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _io_req_ready_output = state == 4'h0;	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22, :181:25]
  wire             _io_mshr_wb_rdy_T = state == 4'h6;	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22, :182:25]
  wire             _io_meta_read_valid_output = state == 4'h1;	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22, :188:31]
  wire             _io_meta_write_valid_output = state == 4'h9;	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22, :193:32]
  wire             _io_wb_req_valid_output = state == 4'h7;	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22, :200:28]
  wire             _io_lsu_release_valid_output = state == 4'h5;	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22, :211:33]
  wire             _GEN_10 = _io_req_ready_output & io_req_valid;	// @[generators/boom/src/main/scala/lsu/dcache.scala:181:25, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire [15:0][3:0] _GEN_11 = {{state}, {state}, {state}, {state}, {state}, {4'h0}, {io_meta_write_ready & _io_meta_write_valid_output ? 4'hA : state}, {io_wb_req_ready ? 4'h9 : state}, {io_wb_req_ready & _io_wb_req_valid_output ? 4'h8 : state}, {io_rep_ready ? ((|way_en) ? 4'h9 : 4'h0) : state}, {io_lsu_release_ready & _io_lsu_release_valid_output ? 4'h6 : state}, {{2'h1, (|way_en) & (_GEN_8 | ~(_GEN_7 | _GEN_6 | _GEN_5) & (_GEN_4 | ~(_GEN_3 | _GEN_2 | _GEN_1) & _GEN_0)), 1'h1}}, {io_mshr_rdy & io_wb_rdy ? 4'h4 : 4'h1}, {4'h3}, {io_meta_read_ready & _io_meta_read_valid_output ? 4'h2 : state}, {_GEN_10 ? 4'h1 : state}};	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22, :171:19, :172:28, :181:25, :182:25, :185:24, :188:31, :193:32, :200:28, :211:33, :215:30, :216:24, :217:13, :220:39, :221:30, :222:13, :224:{22,39}, :226:11, :227:{22,38}, :231:{11,17,30}, :232:{22,39}, :233:{11,17,30}, :234:41, :235:32, :236:13, :238:37, :239:25, :240:{13,19}, :242:43, :243:27, :244:13, :246:44, :248:28, :249:13, :251:40, :252:31, :253:13, :255:45, :256:11, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:124:10, generators/rocket-chip/src/main/scala/util/Misc.scala:38:9, :56:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  always @(posedge clock) begin
    if (reset)
      state <= 4'h0;	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22]
    else
      state <= _GEN_11[state];	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22, :181:25, :182:25, :188:31, :193:32, :200:28, :211:33, :215:30, :216:24, :220:39, :221:30, :224:{22,39}, :226:11, :227:{22,38}, :231:11, :232:{22,39}, :233:11, :234:41, :235:32, :238:37, :239:25, :242:43, :243:27, :246:44, :248:28, :251:40, :252:31, :255:45, :256:11, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
    if (_io_req_ready_output & _GEN_10) begin	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16, :181:25, :215:30, :216:24, :218:11, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      req_param <= io_req_bits_param;	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16]
      req_size <= io_req_bits_size;	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16]
      req_source <= io_req_bits_source;	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16]
      req_address <= io_req_bits_address;	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16]
    end
    if (_io_req_ready_output | _io_meta_read_valid_output | state == 4'h2 | state != 4'h3) begin	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22, :173:20, :181:25, :188:31, :215:30, :220:39, :222:13, :224:{22,39}, :226:11, :227:{22,38}]
    end
    else begin	// @[generators/boom/src/main/scala/lsu/dcache.scala:173:20, :215:30, :220:39, :224:39, :227:38]
      way_en <= io_way_en;	// @[generators/boom/src/main/scala/lsu/dcache.scala:171:19]
      old_coh_state <= io_block_state_state;	// @[generators/boom/src/main/scala/lsu/dcache.scala:173:20]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        state = _RANDOM[3'h0][3:0];	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22]
        req_param = _RANDOM[3'h0][8:7];	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22, :167:16]
        req_size = _RANDOM[3'h0][12:9];	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22, :167:16]
        req_source = _RANDOM[3'h0][15:13];	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22, :167:16]
        req_address = {_RANDOM[3'h0][31:16], _RANDOM[3'h1][15:0]};	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22, :167:16]
        way_en = _RANDOM[3'h6][8:1];	// @[generators/boom/src/main/scala/lsu/dcache.scala:171:19]
        old_coh_state = _RANDOM[3'h6][10:9];	// @[generators/boom/src/main/scala/lsu/dcache.scala:171:19, :173:20]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_req_ready = _io_req_ready_output;	// @[generators/boom/src/main/scala/lsu/dcache.scala:181:25]
  assign io_rep_valid = _io_mshr_wb_rdy_T;	// @[generators/boom/src/main/scala/lsu/dcache.scala:182:25]
  assign io_rep_bits_param = io_rep_bits_c_param;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:38:36]
  assign io_rep_bits_size = req_size;	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16]
  assign io_rep_bits_source = req_source;	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16]
  assign io_rep_bits_address = req_address;	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16]
  assign io_meta_read_valid = _io_meta_read_valid_output;	// @[generators/boom/src/main/scala/lsu/dcache.scala:188:31]
  assign io_meta_read_bits_idx = req_address[11:6];	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16, :168:28]
  assign io_meta_read_bits_tag = req_address[31:12];	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16, :169:29]
  assign io_meta_write_valid = _io_meta_write_valid_output;	// @[generators/boom/src/main/scala/lsu/dcache.scala:193:32]
  assign io_meta_write_bits_idx = req_address[11:6];	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16, :168:28]
  assign io_meta_write_bits_way_en = way_en;	// @[generators/boom/src/main/scala/lsu/dcache.scala:171:19]
  assign io_meta_write_bits_data_coh_state = _GEN_9 ? 2'h2 : _GEN_6 ? 2'h1 : _GEN_5 ? 2'h0 : {1'h0, _GEN_4 | _GEN_3 | _GEN_2};	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:123:10, :124:10, :161:16, generators/rocket-chip/src/main/scala/util/Misc.scala:38:{36,63}, :56:20]
  assign io_meta_write_bits_data_tag = req_address[31:12];	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16, :169:29]
  assign io_wb_req_valid = _io_wb_req_valid_output;	// @[generators/boom/src/main/scala/lsu/dcache.scala:200:28]
  assign io_wb_req_bits_tag = req_address[31:12];	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16, :169:29]
  assign io_wb_req_bits_idx = req_address[11:6];	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16, :168:28]
  assign io_wb_req_bits_param = io_rep_bits_c_param;	// @[generators/rocket-chip/src/main/scala/util/Misc.scala:38:36]
  assign io_wb_req_bits_way_en = way_en;	// @[generators/boom/src/main/scala/lsu/dcache.scala:171:19]
  assign io_mshr_wb_rdy = ~(_io_mshr_wb_rdy_T | _io_wb_req_valid_output | state == 4'h8 | _io_meta_write_valid_output | state == 4'hA);	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22, :182:25, :193:32, :200:28, :209:21, generators/rocket-chip/src/main/scala/util/package.scala:16:47, :73:59]
  assign io_lsu_release_valid = _io_lsu_release_valid_output;	// @[generators/boom/src/main/scala/lsu/dcache.scala:211:33]
  assign io_lsu_release_bits_address = req_address;	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16]
  assign io_state_valid = |state;	// @[generators/boom/src/main/scala/lsu/dcache.scala:165:22, :178:27]
  assign io_state_bits = {8'h0, req_address};	// @[generators/boom/src/main/scala/lsu/dcache.scala:167:16, :172:28, :179:18]
endmodule

