{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567371978782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567371978785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep  1 23:06:18 2019 " "Processing started: Sun Sep  1 23:06:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567371978785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567371978785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MMTest -c MMTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off MMTest -c MMTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567371978785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567371979442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567371979443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/prngen/prngen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/prngen/prngen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prngen-rtl " "Found design unit 1: prngen-rtl" {  } { { "../../encoder/prngen/prngen.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/prngen/prngen.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001921 ""} { "Info" "ISGN_ENTITY_NAME" "1 prngen " "Found entity 1: prngen" {  } { { "../../encoder/prngen/prngen.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/prngen/prngen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net_encoder-rtl " "Found design unit 1: net_encoder-rtl" {  } { { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001924 ""} { "Info" "ISGN_ENTITY_NAME" "1 net_encoder " "Found entity 1: net_encoder" {  } { { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfmul-rtl " "Found design unit 1: gfmul-rtl" {  } { { "../../encoder/gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001926 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfmul " "Found entity 1: gfmul" {  } { { "../../encoder/gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo32x128-SYN " "Found design unit 1: fifo32x128-SYN" {  } { { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001929 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo32x128 " "Found entity 1: fifo32x128" {  } { { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/mm.v 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mm " "Found entity 1: mm" {  } { { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "mm/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "mm/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/mm_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mm_mm_interconnect_0 " "Found entity 1: mm_mm_interconnect_0" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mm_mm_interconnect_0_avalon_st_adapter " "Found entity 1: mm_mm_interconnect_0_avalon_st_adapter" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/mm_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mm_mm_interconnect_0_rsp_mux " "Found entity 1: mm_mm_interconnect_0_rsp_mux" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mm/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "mm/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001949 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "mm/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/mm_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mm_mm_interconnect_0_rsp_demux " "Found entity 1: mm_mm_interconnect_0_rsp_demux" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/mm_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mm_mm_interconnect_0_cmd_mux " "Found entity 1: mm_mm_interconnect_0_cmd_mux" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/mm_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mm_mm_interconnect_0_cmd_demux " "Found entity 1: mm_mm_interconnect_0_cmd_demux" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mm_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at mm_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567372001962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mm_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at mm_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567372001963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mm_mm_interconnect_0_router_002_default_decode " "Found entity 1: mm_mm_interconnect_0_router_002_default_decode" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001965 ""} { "Info" "ISGN_ENTITY_NAME" "2 mm_mm_interconnect_0_router_002 " "Found entity 2: mm_mm_interconnect_0_router_002" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mm_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at mm_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_router.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567372001966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mm_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at mm_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_router.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1567372001966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/mm_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mm_mm_interconnect_0_router_default_decode " "Found entity 1: mm_mm_interconnect_0_router_default_decode" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_router.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001967 ""} { "Info" "ISGN_ENTITY_NAME" "2 mm_mm_interconnect_0_router " "Found entity 2: mm_mm_interconnect_0_router" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_router.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "mm/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "mm/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "mm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "mm/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "mm/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "mm/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/mm_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/mm_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mm_onchip_memory2_0 " "Found entity 1: mm_onchip_memory2_0" {  } { { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_master " "Found entity 1: custom_master" {  } { { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/burst_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/burst_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_write_master " "Found entity 1: burst_write_master" {  } { { "mm/synthesis/submodules/burst_write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/burst_write_master.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/burst_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/burst_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_read_master " "Found entity 1: burst_read_master" {  } { { "mm/synthesis/submodules/burst_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/burst_read_master.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372001999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372001999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mm/synthesis/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372002000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372002000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MMTestTB.v 1 1 " "Found 1 design units, including 1 entities, in source file MMTestTB.v" { { "Info" "ISGN_ENTITY_NAME" "1 MMTestTB " "Found entity 1: MMTestTB" {  } { { "MMTestTB.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTestTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372002002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372002002 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MMTest.v(86) " "Verilog HDL information at MMTest.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1567372002003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MMTest.v 1 1 " "Found 1 design units, including 1 entities, in source file MMTest.v" { { "Info" "ISGN_ENTITY_NAME" "1 MMTest " "Found entity 1: MMTest" {  } { { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372002005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372002005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MMTest " "Elaborating entity \"MMTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567372002234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm mm:mm0 " "Elaborating entity \"mm\" for hierarchy \"mm:mm0\"" {  } { { "MMTest.v" "mm0" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372002303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master mm:mm0\|custom_master:master_read " "Elaborating entity \"custom_master\" for hierarchy \"mm:mm0\|custom_master:master_read\"" {  } { { "mm/synthesis/mm.v" "master_read" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372002317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latency_aware_read_master mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master " "Elaborating entity \"latency_aware_read_master\" for hierarchy \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\"" {  } { { "mm/synthesis/submodules/custom_master.v" "a_latency_aware_read_master" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372002322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Elaborating entity \"scfifo\" for hierarchy \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "mm/synthesis/submodules/latency_aware_read_master.v" "the_master_to_user_fifo" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372002709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372002712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Instantiated megafunction \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372002713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372002713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372002713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372002713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372002713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372002713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372002713 ""}  } { { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567372002713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ag61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ag61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ag61 " "Found entity 1: scfifo_ag61" {  } { { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372002789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372002789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ag61 mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated " "Elaborating entity \"scfifo_ag61\" for hierarchy \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372002790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hm61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hm61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hm61 " "Found entity 1: a_dpfifo_hm61" {  } { { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372002796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372002796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hm61 mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo " "Elaborating entity \"a_dpfifo_hm61\" for hierarchy \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\"" {  } { { "db/scfifo_ag61.tdf" "dpfifo" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372002797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3i1 " "Found entity 1: altsyncram_t3i1" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372002888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372002888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3i1 mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram " "Elaborating entity \"altsyncram_t3i1\" for hierarchy \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\"" {  } { { "db/a_dpfifo_hm61.tdf" "FIFOram" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372002889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/cmpr_7l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372002972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372002972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_hm61.tdf" "almost_full_comparer" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372002973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_hm61.tdf" "three_comparison" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372002976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgb " "Found entity 1: cntr_kgb" {  } { { "db/cntr_kgb.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/cntr_kgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372003058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372003058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kgb mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|cntr_kgb:rd_ptr_msb " "Elaborating entity \"cntr_kgb\" for hierarchy \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|cntr_kgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_hm61.tdf" "rd_ptr_msb" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1h7 " "Found entity 1: cntr_1h7" {  } { { "db/cntr_1h7.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/cntr_1h7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372003118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372003118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1h7 mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|cntr_1h7:usedw_counter " "Elaborating entity \"cntr_1h7\" for hierarchy \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|cntr_1h7:usedw_counter\"" {  } { { "db/a_dpfifo_hm61.tdf" "usedw_counter" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/cntr_lgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372003169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372003169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|cntr_lgb:wr_ptr " "Elaborating entity \"cntr_lgb\" for hierarchy \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|cntr_lgb:wr_ptr\"" {  } { { "db/a_dpfifo_hm61.tdf" "wr_ptr" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master mm:mm0\|custom_master:master_write " "Elaborating entity \"custom_master\" for hierarchy \"mm:mm0\|custom_master:master_write\"" {  } { { "mm/synthesis/mm.v" "master_write" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master mm:mm0\|custom_master:master_write\|write_master:a_write_master " "Elaborating entity \"write_master\" for hierarchy \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\"" {  } { { "mm/synthesis/submodules/custom_master.v" "a_write_master" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "mm/synthesis/submodules/write_master.v" "the_user_to_master_fifo" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborated megafunction instantiation \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Instantiated megafunction \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003348 ""}  } { { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567372003348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_lc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_lc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_lc61 " "Found entity 1: scfifo_lc61" {  } { { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372003389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372003389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_lc61 mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated " "Elaborating entity \"scfifo_lc61\" for hierarchy \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_si61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_si61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_si61 " "Found entity 1: a_dpfifo_si61" {  } { { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372003393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372003393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_si61 mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo " "Elaborating entity \"a_dpfifo_si61\" for hierarchy \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\"" {  } { { "db/scfifo_lc61.tdf" "dpfifo" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm_onchip_memory2_0 mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"mm_onchip_memory2_0\" for hierarchy \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\"" {  } { { "mm/synthesis/mm.v" "onchip_memory2_0" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "the_altsyncram" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/daniel/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/packets_in.hex " "Parameter \"init_file\" = \"/home/daniel/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/packets_in.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003440 ""}  } { { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567372003440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_prr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_prr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_prr1 " "Found entity 1: altsyncram_prr1" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372003500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372003500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_prr1 mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated " "Elaborating entity \"altsyncram_prr1\" for hierarchy \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm_mm_interconnect_0 mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"mm_mm_interconnect_0\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\"" {  } { { "mm/synthesis/mm.v" "mm_interconnect_0" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_read_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_read_avalon_master_translator\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0.v" "master_read_avalon_master_translator" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_write_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_write_avalon_master_translator\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0.v" "master_write_avalon_master_translator" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_read_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_read_avalon_master_agent\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0.v" "master_read_avalon_master_agent" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_write_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_write_avalon_master_agent\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0.v" "master_write_avalon_master_agent" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "mm/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm_mm_interconnect_0_router mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_router:router " "Elaborating entity \"mm_mm_interconnect_0_router\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_router:router\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0.v" "router" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm_mm_interconnect_0_router_default_decode mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_router:router\|mm_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"mm_mm_interconnect_0_router_default_decode\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_router:router\|mm_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm_mm_interconnect_0_router_002 mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"mm_mm_interconnect_0_router_002\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_router_002:router_002\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0.v" "router_002" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm_mm_interconnect_0_router_002_default_decode mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_router_002:router_002\|mm_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"mm_mm_interconnect_0_router_002_default_decode\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_router_002:router_002\|mm_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm_mm_interconnect_0_cmd_demux mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"mm_mm_interconnect_0_cmd_demux\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0.v" "cmd_demux" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm_mm_interconnect_0_cmd_mux mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"mm_mm_interconnect_0_cmd_mux\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0.v" "cmd_mux" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mm/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm_mm_interconnect_0_rsp_demux mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"mm_mm_interconnect_0_rsp_demux\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0.v" "rsp_demux" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm_mm_interconnect_0_rsp_mux mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"mm_mm_interconnect_0_rsp_mux\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0.v" "rsp_mux" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm_mm_interconnect_0_avalon_st_adapter mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"mm_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0 mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"mm:mm0\|mm_mm_interconnect_0:mm_interconnect_0\|mm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mm:mm0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"mm:mm0\|altera_reset_controller:rst_controller\"" {  } { { "mm/synthesis/mm.v" "rst_controller" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mm:mm0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mm:mm0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "mm/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mm:mm0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mm:mm0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "mm/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "net_encoder net_encoder:net_encoder0 " "Elaborating entity \"net_encoder\" for hierarchy \"net_encoder:net_encoder0\"" {  } { { "MMTest.v" "net_encoder0" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003604 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum_vectors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum_vectors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1567372003653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen net_encoder:net_encoder0\|prngen:\\generate_coeffs:0:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"net_encoder:net_encoder0\|prngen:\\generate_coeffs:0:prngen_1\"" {  } { { "../../encoder/net_encoder/net_encoder.vhd" "\\generate_coeffs:0:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen net_encoder:net_encoder0\|prngen:\\generate_coeffs:1:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"net_encoder:net_encoder0\|prngen:\\generate_coeffs:1:prngen_1\"" {  } { { "../../encoder/net_encoder/net_encoder.vhd" "\\generate_coeffs:1:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen net_encoder:net_encoder0\|prngen:\\generate_coeffs:2:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"net_encoder:net_encoder0\|prngen:\\generate_coeffs:2:prngen_1\"" {  } { { "../../encoder/net_encoder/net_encoder.vhd" "\\generate_coeffs:2:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen net_encoder:net_encoder0\|prngen:\\generate_coeffs:3:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"net_encoder:net_encoder0\|prngen:\\generate_coeffs:3:prngen_1\"" {  } { { "../../encoder/net_encoder/net_encoder.vhd" "\\generate_coeffs:3:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen net_encoder:net_encoder0\|prngen:\\generate_coeffs:4:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"net_encoder:net_encoder0\|prngen:\\generate_coeffs:4:prngen_1\"" {  } { { "../../encoder/net_encoder/net_encoder.vhd" "\\generate_coeffs:4:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen net_encoder:net_encoder0\|prngen:\\generate_coeffs:5:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"net_encoder:net_encoder0\|prngen:\\generate_coeffs:5:prngen_1\"" {  } { { "../../encoder/net_encoder/net_encoder.vhd" "\\generate_coeffs:5:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prngen net_encoder:net_encoder0\|prngen:\\generate_coeffs:6:prngen_1 " "Elaborating entity \"prngen\" for hierarchy \"net_encoder:net_encoder0\|prngen:\\generate_coeffs:6:prngen_1\"" {  } { { "../../encoder/net_encoder/net_encoder.vhd" "\\generate_coeffs:6:prngen_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gfmul net_encoder:net_encoder0\|gfmul:\\generate_muls:0:gfmul_1 " "Elaborating entity \"gfmul\" for hierarchy \"net_encoder:net_encoder0\|gfmul:\\generate_muls:0:gfmul_1\"" {  } { { "../../encoder/net_encoder/net_encoder.vhd" "\\generate_muls:0:gfmul_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo32x128 net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain " "Elaborating entity \"fifo32x128\" for hierarchy \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\"" {  } { { "../../encoder/net_encoder/net_encoder.vhd" "fifo32x128_datain" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\"" {  } { { "../../encoder/fifo32x128/fifo32x128.vhd" "scfifo_component" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\"" {  } { { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component " "Instantiated megafunction \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567372003855 ""}  } { { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567372003855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_h491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_h491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_h491 " "Found entity 1: scfifo_h491" {  } { { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372003894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372003894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_h491 net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated " "Elaborating entity \"scfifo_h491\" for hierarchy \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_oa91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_oa91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_oa91 " "Found entity 1: a_dpfifo_oa91" {  } { { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372003898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372003898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_oa91 net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo " "Elaborating entity \"a_dpfifo_oa91\" for hierarchy \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\"" {  } { { "db/scfifo_h491.tdf" "dpfifo" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_u7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_u7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_u7e " "Found entity 1: a_fefifo_u7e" {  } { { "db/a_fefifo_u7e.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_fefifo_u7e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372003903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372003903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_u7e net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|a_fefifo_u7e:fifo_state " "Elaborating entity \"a_fefifo_u7e\" for hierarchy \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|a_fefifo_u7e:fifo_state\"" {  } { { "db/a_dpfifo_oa91.tdf" "fifo_state" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0h7 " "Found entity 1: cntr_0h7" {  } { { "db/cntr_0h7.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/cntr_0h7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372003964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372003964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0h7 net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|a_fefifo_u7e:fifo_state\|cntr_0h7:count_usedw " "Elaborating entity \"cntr_0h7\" for hierarchy \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|a_fefifo_u7e:fifo_state\|cntr_0h7:count_usedw\"" {  } { { "db/a_fefifo_u7e.tdf" "count_usedw" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_fefifo_u7e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372003965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0us1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0us1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0us1 " "Found entity 1: altsyncram_0us1" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567372004014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372004014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0us1 net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram " "Elaborating entity \"altsyncram_0us1\" for hierarchy \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\"" {  } { { "db/a_dpfifo_oa91.tdf" "FIFOram" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372004014 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[0\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 39 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[1\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 69 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[2\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 99 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[3\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 129 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[4\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 159 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[5\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 189 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[6\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 219 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[7\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 249 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[8\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 279 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[9\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 309 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[10\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 339 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[11\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 369 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[12\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 399 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[13\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 429 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[14\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 459 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[15\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 489 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[16\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 519 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[17\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 549 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[18\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 579 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[19\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 609 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[20\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 639 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[21\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 669 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[22\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 699 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[23\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 729 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[24\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 759 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[25\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 789 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[26\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 819 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[27\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 849 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[28\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 879 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[29\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 909 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[30\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 939 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[31\] " "Synthesized away node \"net_encoder:net_encoder0\|fifo32x128:fifo32x128_datain\|scfifo:scfifo_component\|scfifo_h491:auto_generated\|a_dpfifo_oa91:dpfifo\|altsyncram_0us1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_0us1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf" 969 2 0 } } { "db/a_dpfifo_oa91.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf" 41 2 0 } } { "db/scfifo_h491.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../../encoder/fifo32x128/fifo32x128.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd" 93 0 0 } } { "../../encoder/net_encoder/net_encoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd" 136 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[0\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[1\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[2\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[3\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 107 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[4\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[5\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[6\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[7\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 199 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[8\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[9\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[10\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[11\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[12\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[13\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[14\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 360 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[15\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[16\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[17\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[18\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[19\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[20\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[21\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[22\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[23\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[24\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 590 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[25\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[26\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[27\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[28\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[29\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[30\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[31\] " "Synthesized away node \"mm:mm0\|mm_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_prr1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_prr1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf" 751 2 0 } } { "altsyncram.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mm/synthesis/submodules/mm_onchip_memory2_0.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v" 69 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 137 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 37 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 67 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 97 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 127 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 157 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 187 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 217 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 247 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 277 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 307 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 337 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 367 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 397 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 427 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 457 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 487 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 517 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 547 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 577 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 607 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 637 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 667 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 697 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 727 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 757 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 787 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 817 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 847 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 877 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 907 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 937 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"mm:mm0\|custom_master:master_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_lc61:auto_generated\|a_dpfifo_si61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 967 2 0 } } { "db/a_dpfifo_si61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf" 45 2 0 } } { "db/scfifo_lc61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/write_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v" 182 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 199 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 123 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 37 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 67 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 97 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 127 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 157 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 187 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 217 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 247 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 277 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 307 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 337 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 367 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 397 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 427 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 457 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 487 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 517 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 547 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 577 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 607 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 637 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 667 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 697 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 727 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 757 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 787 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 817 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 847 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 877 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 907 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 937 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"mm:mm0\|custom_master:master_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_ag61:auto_generated\|a_dpfifo_hm61:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf" 967 2 0 } } { "db/a_dpfifo_hm61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf" 45 2 0 } } { "db/scfifo_ag61.tdf" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "mm/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } } { "mm/synthesis/submodules/custom_master.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v" 141 0 0 } } { "mm/synthesis/mm.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v" 85 0 0 } } { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372005039 "|MMTest|mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1567372005039 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1567372005039 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "521 " "521 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1567372005926 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/output_files/MMTest.map.smsg " "Generated suppressed messages file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/output_files/MMTest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372006131 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567372006957 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567372006957 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372007082 "|MMTest|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "MMTest.v" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1567372007082 "|MMTest|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1567372007082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567372007083 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567372007083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567372007083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1087 " "Peak virtual memory: 1087 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567372007134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep  1 23:06:47 2019 " "Processing ended: Sun Sep  1 23:06:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567372007134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567372007134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567372007134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567372007134 ""}
