//eax=0x01 ecx
0_B SSE3 Streaming SIMD Extensions 3 (SSE3). A value of 1 indicates the processor supports this technology.
1_B PCLMULQDQ PCLMULQDQ. A value of 1 indicates the processor supports the PCLMULQDQ instruction.
2_B DTES64 64-bit DS Area. A value of 1 indicates the processor supports DS area using 64-bit layout.
3_B MONITOR MONITOR/MWAIT. A value of 1 indicates the processor supports this feature.
4_B DS-CPL CPL Qualified Debug Store. A value of 1 indicates the processor supports the extensions to the Debug Store feature to allow for branch message storage qualified by CPL.
5_B VMX Virtual Machine Extensions. A value of 1 indicates that the processor supports this technology.
6_B SMX Safer Mode Extensions. A value of 1 indicates that the processor supports this technology. See Chapter 5, “Safer Mode Extensions Reference”.
7_B EIST Enhanced Intel SpeedStep® technology. A value of 1 indicates that the processor supports this technology.
8_B TM2 Thermal Monitor 2. A value of 1 indicates whether the processor supports this technology.
9_B SSSE3 A value of 1 indicates the presence of the Supplemental Streaming SIMD Extensions 3 (SSSE3). A value of 0 indicates the instruction extensions are not present in the processor.
10_B CNXT-ID L1 Context ID. A value of 1 indicates the L1 data cache mode can be set to either adaptive mode or shared mode. A value of 0 indicates this feature is not supported. See definition of the IA32_MISC_ENABLE MSR Bit 24 (L1 Data Cache Context Mode) for details.
11_B SDBG A value of 1 indicates the processor supports IA32_DEBUG_INTERFACE MSR for silicon debug.
12_B FMA A value of 1 indicates the processor supports FMA extensions using YMM state.
13_B CMPXCHG16B CMPXCHG16B Available. A value of 1 indicates that the feature is available. See the “CMPXCHG8B/CMPXCHG16B—Compare and Exchange Bytes” section in this chapter for a description.
14_B xTPR Update Control. A value of 1 indicates that the processor supports changing IA32_MISC_ENABLE[bit 23].
15_B PDCM Perfmon and Debug Capability: A value of 1 indicates the processor supports the performance and debug feature indication MSR IA32_PERF_CAPABILITIES.
16_B Reserved Reserved
17_B PCID Process-context identifiers. A value of 1 indicates that the processor supports PCIDs and that software may set CR4.PCIDE to 1.
18_B DCA A value of 1 indicates the processor supports the ability to prefetch data from a memory mapped device.
19_B SSE4.1 A value of 1 indicates that the processor supports SSE4.1.
20_B SSE4.2 A value of 1 indicates that the processor supports SSE4.2.
21_B x2APIC A value of 1 indicates that the processor supports x2APIC feature.
22_B MOVBE A value of 1 indicates that the processor supports MOVBE instruction.
23_B POPCNT A value of 1 indicates that the processor supports the POPCNT instruction.
24_B TSC-Deadline A value of 1 indicates that the processor’s local APIC timer supports one-shot operation using a TSC deadline value.
25_B AESNI A value of 1 indicates that the processor supports the AESNI instruction extensions.
26_B XSAVE A value of 1 indicates that the processor supports the XSAVE/XRSTOR processor extended states feature, the XSETBV/XGETBV instructions, and XCR0.
27_B OSXSAVE A value of 1 indicates that the OS has set CR4.OSXSAVE[bit 18] to enable XSETBV/XGETBV instructions to access XCR0 and to support processor extended state management using XSAVE/XRSTOR.
28_B AVX A value of 1 indicates the processor supports the AVX instruction extensions.
29_B F16C A value of 1 indicates that processor supports 16-bit floating-point conversion instructions.
30_B RDRAND A value of 1 indicates that processor supports RDRAND instruction.
31_B Not Used Always returns 0.
