{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Computer_System.qsys Computer_System.BAK.qsys " "Backing up file \"Computer_System.qsys\" to \"Computer_System.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1519589510930 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Computer_System/synthesis/Computer_System.v Computer_System.BAK.v " "Backing up file \"Computer_System/synthesis/Computer_System.v\" to \"Computer_System.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1519589510930 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys Computer_System.qsys " "Started upgrading IP component Qsys with file \"Computer_System.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1519589510930 ""}
{ "Info" "" "" "2018.02.25.15:12:24 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2018.02.25.15:12:24 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1519589544328 ""}
{ "Info" "" "" "2018.02.25.15:12:24 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2018.02.25.15:12:24 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1519589544340 ""}
{ "Info" "Computer_System_generation.rpt" "" "2018.02.25.15:12:57 Info: Saving generation log to /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Saving generation log to /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System" 0 0 "Shell" 0 -1 1519589577249 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Starting: Create simulation model" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1519589577249 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEMA5F31C6" "" "2018.02.25.15:12:57 Info: qsys-generate /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System.qsys --simulation=VERILOG --output-directory=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System" {  } {  } 0 0 "2018.02.25.15:12:57 Info: qsys-generate /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System.qsys --simulation=VERILOG --output-directory=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System" 0 0 "Shell" 0 -1 1519589577260 ""}
{ "Info" "Computer_System.qsys" "" "2018.02.25.15:12:57 Info: Loading verilog" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Loading verilog" 0 0 "Shell" 0 -1 1519589577301 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Reading input file" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Reading input file" 0 0 "Shell" 0 -1 1519589577326 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Adding ARM_A9_HPS \[altera_hps 15.1\]" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Adding ARM_A9_HPS \[altera_hps 15.1\]" 0 0 "Shell" 0 -1 1519589577329 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1519589577334 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 15.1\]" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 15.1\]" 0 0 "Shell" 0 -1 1519589577342 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Parameterizing module AV_Config" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Parameterizing module AV_Config" 0 0 "Shell" 0 -1 1519589577343 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Adding Bus_master_video \[altera_up_external_bus_to_avalon_bridge 15.1\]" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Adding Bus_master_video \[altera_up_external_bus_to_avalon_bridge 15.1\]" 0 0 "Shell" 0 -1 1519589577344 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Parameterizing module Bus_master_video" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Parameterizing module Bus_master_video" 0 0 "Shell" 0 -1 1519589577344 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 15.1\]" 0 0 "Shell" 0 -1 1519589577345 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1519589577346 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 15.1\]" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 15.1\]" 0 0 "Shell" 0 -1 1519589577347 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Parameterizing module Pixel_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1519589577347 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 15.1\]" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 15.1\]" 0 0 "Shell" 0 -1 1519589577362 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1519589577363 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 15.1\]" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 15.1\]" 0 0 "Shell" 0 -1 1519589577364 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1519589577365 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1519589577365 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Parameterizing module VGA_Subsystem" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Parameterizing module VGA_Subsystem" 0 0 "Shell" 0 -1 1519589577577 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Building connections" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Building connections" 0 0 "Shell" 0 -1 1519589577578 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Parameterizing connections" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1519589577581 ""}
{ "Info" "" "" "2018.02.25.15:12:57 Info: Validating" {  } {  } 0 0 "2018.02.25.15:12:57 Info: Validating" 0 0 "Shell" 0 -1 1519589577582 ""}
{ "Info" "" "" "2018.02.25.15:13:05 Info: Done reading input file" {  } {  } 0 0 "2018.02.25.15:13:05 Info: Done reading input file" 0 0 "Shell" 0 -1 1519589585316 ""}
{ "Info" "" "" "2018.02.25.15:13:07 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2018.02.25.15:13:07 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1519589587911 ""}
{ "Info" "" "" "2018.02.25.15:13:07 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.02.25.15:13:07 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1519589587911 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2018.02.25.15:13:07 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2018.02.25.15:13:07 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1519589587911 ""}
{ "Warning" "" "" "2018.02.25.15:13:07 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2018.02.25.15:13:07 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1519589587912 ""}
{ "Warning" "" "" "2018.02.25.15:13:07 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2018.02.25.15:13:07 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1519589587912 ""}
{ "Warning" "" "" "2018.02.25.15:13:07 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 0 "2018.02.25.15:13:07 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" 0 0 "Shell" 0 -1 1519589587918 ""}
{ "Info" "" "" "2018.02.25.15:13:07 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" {  } {  } 0 0 "2018.02.25.15:13:07 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" 0 0 "Shell" 0 -1 1519589587921 ""}
{ "Info" "" "" "2018.02.25.15:13:07 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 0 "2018.02.25.15:13:07 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" 0 0 "Shell" 0 -1 1519589587922 ""}
{ "Info" "" "" "2018.02.25.15:13:07 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 0 "2018.02.25.15:13:07 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1519589587922 ""}
{ "Info" "" "" "2018.02.25.15:13:11 Info: Computer_System: Generating Computer_System \"Computer_System\" for SIM_VERILOG" {  } {  } 0 0 "2018.02.25.15:13:11 Info: Computer_System: Generating Computer_System \"Computer_System\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1519589591348 ""}
{ "Info" "" "" "2018.02.25.15:13:17 Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2018.02.25.15:13:17 Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1519589597900 ""}
{ "Warning" "" "" "2018.02.25.15:13:18 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2018.02.25.15:13:18 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1519589598054 ""}
{ "Warning" "" "" "2018.02.25.15:13:18 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2018.02.25.15:13:18 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1519589598054 ""}
{ "Warning" "" "" "2018.02.25.15:13:18 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2018.02.25.15:13:18 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1519589598056 ""}
{ "Warning" "" "" "2018.02.25.15:13:18 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2018.02.25.15:13:18 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1519589598056 ""}
{ "Info" "" "" "2018.02.25.15:13:23 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2018.02.25.15:13:23 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1519589603017 ""}
{ "Info" "" "" "2018.02.25.15:13:23 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2018.02.25.15:13:23 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1519589603913 ""}
{ "Info" "" "" "2018.02.25.15:13:24 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.02.25.15:13:24 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1519589604477 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2018.02.25.15:13:24 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2018.02.25.15:13:24 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1519589604482 ""}
{ "Warning" "" "" "2018.02.25.15:13:24 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2018.02.25.15:13:24 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1519589604484 ""}
{ "Warning" "" "" "2018.02.25.15:13:24 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2018.02.25.15:13:24 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1519589604485 ""}
{ "Info" "" "" "2018.02.25.15:13:25 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2018.02.25.15:13:25 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1519589605424 ""}
{ "Info" "" "" "2018.02.25.15:13:25 Info: AV_Config: Starting Generation of Audio and Video Config" {  } {  } 0 0 "2018.02.25.15:13:25 Info: AV_Config: Starting Generation of Audio and Video Config" 0 0 "Shell" 0 -1 1519589605434 ""}
{ "Info" "" "" "2018.02.25.15:13:25 Info: AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" {  } {  } 0 0 "2018.02.25.15:13:25 Info: AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" 0 0 "Shell" 0 -1 1519589605488 ""}
{ "Info" "" "" "2018.02.25.15:13:25 Info: Bus_master_video: Starting Generation of External Bus to Avalon Bridge" {  } {  } 0 0 "2018.02.25.15:13:25 Info: Bus_master_video: Starting Generation of External Bus to Avalon Bridge" 0 0 "Shell" 0 -1 1519589605489 ""}
{ "Info" "" "" "2018.02.25.15:13:25 Info: Bus_master_video: \"Computer_System\" instantiated altera_up_external_bus_to_avalon_bridge \"Bus_master_video\"" {  } {  } 0 0 "2018.02.25.15:13:25 Info: Bus_master_video: \"Computer_System\" instantiated altera_up_external_bus_to_avalon_bridge \"Bus_master_video\"" 0 0 "Shell" 0 -1 1519589605511 ""}
{ "Info" "" "" "2018.02.25.15:13:25 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2018.02.25.15:13:25 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1519589605522 ""}
{ "Info" "  ]" "" "2018.02.25.15:13:25 Info: Onchip_SRAM:   Generation command is \[exec /home/matt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/matt/altera_lite/15.1/quartus/linux64/perl/lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=/tmp/alt7587_7192798397463610442.dir/0003_Onchip_SRAM_gen/ --quartus_dir=/home/matt/altera_lite/15.1/quartus --verilog --config=/tmp/alt7587_7192798397463610442.dir/0003_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7587_7192798397463610442.dir/0003_Onchip_SRAM_gen" {  } {  } 0 0 "2018.02.25.15:13:25 Info: Onchip_SRAM:   Generation command is \[exec /home/matt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/matt/altera_lite/15.1/quartus/linux64/perl/lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=/tmp/alt7587_7192798397463610442.dir/0003_Onchip_SRAM_gen/ --quartus_dir=/home/matt/altera_lite/15.1/quartus --verilog --config=/tmp/alt7587_7192798397463610442.dir/0003_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7587_7192798397463610442.dir/0003_Onchip_SRAM_gen" 0 0 "Shell" 0 -1 1519589605522 ""}
{ "Info" "" "" "2018.02.25.15:13:26 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2018.02.25.15:13:26 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1519589606608 ""}
{ "Info" "" "" "2018.02.25.15:13:26 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 0 "2018.02.25.15:13:26 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" 0 0 "Shell" 0 -1 1519589606627 ""}
{ "Info" "" "" "2018.02.25.15:13:26 Info: Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" {  } {  } 0 0 "2018.02.25.15:13:26 Info: Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" 0 0 "Shell" 0 -1 1519589606631 ""}
{ "Info" "" "" "2018.02.25.15:13:26 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2018.02.25.15:13:26 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1519589606639 ""}
{ "Info" "  ]" "" "2018.02.25.15:13:26 Info: SDRAM:   Generation command is \[exec /home/matt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/matt/altera_lite/15.1/quartus/linux64/perl/lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=/tmp/alt7587_7192798397463610442.dir/0005_SDRAM_gen/ --quartus_dir=/home/matt/altera_lite/15.1/quartus --verilog --config=/tmp/alt7587_7192798397463610442.dir/0005_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7587_7192798397463610442.dir/0005_SDRAM_gen" {  } {  } 0 0 "2018.02.25.15:13:26 Info: SDRAM:   Generation command is \[exec /home/matt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/matt/altera_lite/15.1/quartus/linux64/perl/lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=/tmp/alt7587_7192798397463610442.dir/0005_SDRAM_gen/ --quartus_dir=/home/matt/altera_lite/15.1/quartus --verilog --config=/tmp/alt7587_7192798397463610442.dir/0005_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7587_7192798397463610442.dir/0005_SDRAM_gen" 0 0 "Shell" 0 -1 1519589606639 ""}
{ "Info" "" "" "2018.02.25.15:13:27 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2018.02.25.15:13:27 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1519589607031 ""}
{ "Info" "" "" "2018.02.25.15:13:27 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 0 "2018.02.25.15:13:27 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" 0 0 "Shell" 0 -1 1519589607033 ""}
{ "Info" "" "" "2018.02.25.15:13:27 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2018.02.25.15:13:27 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1519589607350 ""}
{ "Info" "" "" "2018.02.25.15:13:27 Info: VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" {  } {  } 0 0 "2018.02.25.15:13:27 Info: VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" 0 0 "Shell" 0 -1 1519589607743 ""}
{ "Info" "" "" "2018.02.25.15:13:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.02.25.15:13:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1519589608416 ""}
{ "Info" "" "" "2018.02.25.15:13:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.02.25.15:13:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1519589608484 ""}
{ "Info" "" "" "2018.02.25.15:13:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.02.25.15:13:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1519589608552 ""}
{ "Info" "" "" "2018.02.25.15:13:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.02.25.15:13:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1519589608623 ""}
{ "Info" "" "" "2018.02.25.15:13:29 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.02.25.15:13:29 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1519589609301 ""}
{ "Info" "" "" "2018.02.25.15:13:29 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.02.25.15:13:29 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1519589609618 ""}
{ "Info" "" "" "2018.02.25.15:13:29 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.02.25.15:13:29 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1519589609716 ""}
{ "Info" "" "" "2018.02.25.15:13:29 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.02.25.15:13:29 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1519589609778 ""}
{ "Info" "" "" "2018.02.25.15:13:30 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2018.02.25.15:13:30 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1519589610171 ""}
{ "Info" "" "" "2018.02.25.15:13:30 Info: mm_interconnect_2: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2018.02.25.15:13:30 Info: mm_interconnect_2: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1519589610276 ""}
{ "Info" "" "" "2018.02.25.15:13:30 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.02.25.15:13:30 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1519589610290 ""}
{ "Info" "" "" "2018.02.25.15:13:30 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.02.25.15:13:30 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1519589610292 ""}
{ "Info" "" "" "2018.02.25.15:13:30 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2018.02.25.15:13:30 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1519589610449 ""}
{ "Info" "" "" "2018.02.25.15:13:30 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2018.02.25.15:13:30 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1519589610569 ""}
{ "Info" "" "" "2018.02.25.15:13:30 Info: sys_pll: Generating simgen model" {  } {  } 0 0 "2018.02.25.15:13:30 Info: sys_pll: Generating simgen model" 0 0 "Shell" 0 -1 1519589610626 ""}
{ "Error" "proj.tcl failed" "" "2018.02.25.15:13:35 Error: sys_pll: Execution of script /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Execution of script /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen" 0 0 "Shell" 0 -1 1519589615866 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: *******************************************************************" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: *******************************************************************" 0 0 "Shell" 0 -1 1519589615867 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: Running Quartus Prime Shell" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: Running Quartus Prime Shell" 0 0 "Shell" 0 -1 1519589615867 ""}
{ "Error" "2015 SJ Lite Edition" "" "2018.02.25.15:13:35 Error: sys_pll: Info: Version 15.1.0 Build 185 10/21" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: Version 15.1.0 Build 185 10/21" 0 0 "Shell" 0 -1 1519589615867 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved." {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved." 0 0 "Shell" 0 -1 1519589615868 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions" 0 0 "Shell" 0 -1 1519589615868 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: and other software and tools, and its AMPP partner logic" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: and other software and tools, and its AMPP partner logic" 0 0 "Shell" 0 -1 1519589615869 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: functions, and any output files from any of the foregoing" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: functions, and any output files from any of the foregoing" 0 0 "Shell" 0 -1 1519589615869 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: (including device programming or simulation files), and any" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: (including device programming or simulation files), and any" 0 0 "Shell" 0 -1 1519589615870 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: associated documentation or information are expressly subject" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: associated documentation or information are expressly subject" 0 0 "Shell" 0 -1 1519589615870 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: to the terms and conditions of the Altera Program License" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: to the terms and conditions of the Altera Program License" 0 0 "Shell" 0 -1 1519589615871 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement," 0 0 "Shell" 0 -1 1519589615872 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other" 0 0 "Shell" 0 -1 1519589615872 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: applicable license agreement, including, without limitation," {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: applicable license agreement, including, without limitation," 0 0 "Shell" 0 -1 1519589615873 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: that your use is for the sole purpose of programming logic" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: that your use is for the sole purpose of programming logic" 0 0 "Shell" 0 -1 1519589615873 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its" 0 0 "Shell" 0 -1 1519589615874 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: authorized distributors.  Please refer to the applicable" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: authorized distributors.  Please refer to the applicable" 0 0 "Shell" 0 -1 1519589615874 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: agreement for further details." {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: agreement for further details." 0 0 "Shell" 0 -1 1519589615875 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: Processing started: Sun Feb 25 15:13:35 2018" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: Processing started: Sun Feb 25 15:13:35 2018" 0 0 "Shell" 0 -1 1519589615875 ""}
{ "Error" "proj.tcl" "" "2018.02.25.15:13:35 Error: sys_pll: Info: Command: quartus_sh -t /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: Command: quartus_sh -t /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen" 0 0 "Shell" 0 -1 1519589615876 ""}
{ "Error" "proj.tcl was successful" "" "2018.02.25.15:13:35 Error: sys_pll: Info (23030): Evaluation of Tcl script /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info (23030): Evaluation of Tcl script /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen" 0 0 "Shell" 0 -1 1519589615877 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: Quartus Prime Shell was successful. 0 errors, 0 warnings" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: Quartus Prime Shell was successful. 0 errors, 0 warnings" 0 0 "Shell" 0 -1 1519589615877 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: Peak virtual memory: 991 megabytes" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: Peak virtual memory: 991 megabytes" 0 0 "Shell" 0 -1 1519589615878 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: Processing ended: Sun Feb 25 15:13:35 2018" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: Processing ended: Sun Feb 25 15:13:35 2018" 0 0 "Shell" 0 -1 1519589615878 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: Elapsed time: 00:00:00" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: Elapsed time: 00:00:00" 0 0 "Shell" 0 -1 1519589615879 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Info: Total CPU time (on all processors): 00:00:00" 0 0 "Shell" 0 -1 1519589615879 ""}
{ "Error" "" "" "2018.02.25.15:13:35 Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!" {  } {  } 0 0 "2018.02.25.15:13:35 Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!" 0 0 "Shell" 0 -1 1519589615880 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Execution of script run_simgen_cmd.tcl failed" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Execution of script run_simgen_cmd.tcl failed" 0 0 "Shell" 0 -1 1519589639643 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: *******************************************************************" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: *******************************************************************" 0 0 "Shell" 0 -1 1519589639644 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Running Quartus Prime Shell" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Running Quartus Prime Shell" 0 0 "Shell" 0 -1 1519589639645 ""}
{ "Error" "2015 SJ Lite Edition" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Version 15.1.0 Build 185 10/21" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Version 15.1.0 Build 185 10/21" 0 0 "Shell" 0 -1 1519589639646 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved." {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved." 0 0 "Shell" 0 -1 1519589639647 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions" 0 0 "Shell" 0 -1 1519589639647 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: and other software and tools, and its AMPP partner logic" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: and other software and tools, and its AMPP partner logic" 0 0 "Shell" 0 -1 1519589639648 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: functions, and any output files from any of the foregoing" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: functions, and any output files from any of the foregoing" 0 0 "Shell" 0 -1 1519589639649 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: (including device programming or simulation files), and any" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: (including device programming or simulation files), and any" 0 0 "Shell" 0 -1 1519589639649 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: associated documentation or information are expressly subject" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: associated documentation or information are expressly subject" 0 0 "Shell" 0 -1 1519589639650 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: to the terms and conditions of the Altera Program License" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: to the terms and conditions of the Altera Program License" 0 0 "Shell" 0 -1 1519589639650 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement," 0 0 "Shell" 0 -1 1519589639651 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other" 0 0 "Shell" 0 -1 1519589639651 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: applicable license agreement, including, without limitation," {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: applicable license agreement, including, without limitation," 0 0 "Shell" 0 -1 1519589639652 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: that your use is for the sole purpose of programming logic" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: that your use is for the sole purpose of programming logic" 0 0 "Shell" 0 -1 1519589639652 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its" 0 0 "Shell" 0 -1 1519589639652 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: authorized distributors.  Please refer to the applicable" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: authorized distributors.  Please refer to the applicable" 0 0 "Shell" 0 -1 1519589639653 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: agreement for further details." {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: agreement for further details." 0 0 "Shell" 0 -1 1519589639653 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Processing started: Sun Feb 25 15:13:40 2018" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Processing started: Sun Feb 25 15:13:40 2018" 0 0 "Shell" 0 -1 1519589639653 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Command: quartus_sh -t run_simgen_cmd.tcl" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Command: quartus_sh -t run_simgen_cmd.tcl" 0 0 "Shell" 0 -1 1519589639653 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: *******************************************************************" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: *******************************************************************" 0 0 "Shell" 0 -1 1519589639654 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Running Quartus Prime Analysis & Synthesis" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Running Quartus Prime Analysis & Synthesis" 0 0 "Shell" 0 -1 1519589639654 ""}
{ "Error" "2015 SJ Lite Edition" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Version 15.1.0 Build 185 10/21" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Version 15.1.0 Build 185 10/21" 0 0 "Shell" 0 -1 1519589639655 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved." {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved." 0 0 "Shell" 0 -1 1519589639656 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Your use of Altera Corporation's design tools, logic functions" 0 0 "Shell" 0 -1 1519589639656 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: and other software and tools, and its AMPP partner logic" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: and other software and tools, and its AMPP partner logic" 0 0 "Shell" 0 -1 1519589639657 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: functions, and any output files from any of the foregoing" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: functions, and any output files from any of the foregoing" 0 0 "Shell" 0 -1 1519589639657 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: (including device programming or simulation files), and any" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: (including device programming or simulation files), and any" 0 0 "Shell" 0 -1 1519589639658 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: associated documentation or information are expressly subject" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: associated documentation or information are expressly subject" 0 0 "Shell" 0 -1 1519589639658 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: to the terms and conditions of the Altera Program License" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: to the terms and conditions of the Altera Program License" 0 0 "Shell" 0 -1 1519589639659 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Subscription Agreement, the Altera Quartus Prime License Agreement," 0 0 "Shell" 0 -1 1519589639659 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: the Altera MegaCore Function License Agreement, or other" 0 0 "Shell" 0 -1 1519589639660 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: applicable license agreement, including, without limitation," {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: applicable license agreement, including, without limitation," 0 0 "Shell" 0 -1 1519589639660 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: that your use is for the sole purpose of programming logic" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: that your use is for the sole purpose of programming logic" 0 0 "Shell" 0 -1 1519589639660 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: devices manufactured by Altera and sold by Altera or its" 0 0 "Shell" 0 -1 1519589639661 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: authorized distributors.  Please refer to the applicable" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: authorized distributors.  Please refer to the applicable" 0 0 "Shell" 0 -1 1519589639661 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: agreement for further details." {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: agreement for further details." 0 0 "Shell" 0 -1 1519589639661 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Processing started: Sun Feb 25 15:13:44 2018" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Processing started: Sun Feb 25 15:13:44 2018" 0 0 "Shell" 0 -1 1519589639662 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG" 0 0 "Shell" 0 -1 1519589639662 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." 0 0 "Shell" 0 -1 1519589639662 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Warning (20028): Parallel compilation is not licensed and has been disabled" 0 0 "Shell" 0 -1 1519589639663 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12021): Found 1 design units, including 1 entities, in source file Computer_System_System_PLL_sys_pll.v" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12021): Found 1 design units, including 1 entities, in source file Computer_System_System_PLL_sys_pll.v" 0 0 "Shell" 0 -1 1519589639663 ""}
{ "Error" "Computer_System_System_PLL_sys_pll.v Line: 2" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen" 0 0 "Shell" 0 -1 1519589639664 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12127): Elaborating entity \"Computer_System_System_PLL_sys_pll\" for the top level hierarchy" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12127): Elaborating entity \"Computer_System_System_PLL_sys_pll\" for the top level hierarchy" 0 0 "Shell" 0 -1 1519589639664 ""}
{ "Error" "Computer_System_System_PLL_sys_pll.v Line: 88" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen" 0 0 "Shell" 0 -1 1519589639664 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" 0 0 "Shell" 0 -1 1519589639665 ""}
{ "Error" "Computer_System_System_PLL_sys_pll.v Line: 88" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen" 0 0 "Shell" 0 -1 1519589639666 ""}
{ "Error" "Computer_System_System_PLL_sys_pll.v Line: 88" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen" 0 0 "Shell" 0 -1 1519589639667 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"fractional_vco_multiplier\" = \"false\"" 0 0 "Shell" 0 -1 1519589639667 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" 0 0 "Shell" 0 -1 1519589639668 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"operation_mode\" = \"direct\"" 0 0 "Shell" 0 -1 1519589639668 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"number_of_clocks\" = \"2\"" 0 0 "Shell" 0 -1 1519589639668 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" 0 0 "Shell" 0 -1 1519589639669 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift0\" = \"0 ps\"" 0 0 "Shell" 0 -1 1519589639669 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle0\" = \"50\"" 0 0 "Shell" 0 -1 1519589639669 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" 0 0 "Shell" 0 -1 1519589639670 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift1\" = \"-3000 ps\"" 0 0 "Shell" 0 -1 1519589639670 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle1\" = \"50\"" 0 0 "Shell" 0 -1 1519589639671 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency2\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1519589639671 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift2\" = \"0 ps\"" 0 0 "Shell" 0 -1 1519589639672 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle2\" = \"50\"" 0 0 "Shell" 0 -1 1519589639672 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency3\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1519589639672 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift3\" = \"0 ps\"" 0 0 "Shell" 0 -1 1519589639673 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle3\" = \"50\"" 0 0 "Shell" 0 -1 1519589639673 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency4\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1519589639673 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift4\" = \"0 ps\"" 0 0 "Shell" 0 -1 1519589639673 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle4\" = \"50\"" 0 0 "Shell" 0 -1 1519589639674 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency5\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1519589639674 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift5\" = \"0 ps\"" 0 0 "Shell" 0 -1 1519589639674 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle5\" = \"50\"" 0 0 "Shell" 0 -1 1519589639675 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency6\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1519589639675 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift6\" = \"0 ps\"" 0 0 "Shell" 0 -1 1519589639675 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle6\" = \"50\"" 0 0 "Shell" 0 -1 1519589639675 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency7\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1519589639675 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift7\" = \"0 ps\"" 0 0 "Shell" 0 -1 1519589639676 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle7\" = \"50\"" 0 0 "Shell" 0 -1 1519589639676 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency8\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1519589639676 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift8\" = \"0 ps\"" 0 0 "Shell" 0 -1 1519589639676 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle8\" = \"50\"" 0 0 "Shell" 0 -1 1519589639677 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency9\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1519589639677 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift9\" = \"0 ps\"" 0 0 "Shell" 0 -1 1519589639678 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle9\" = \"50\"" 0 0 "Shell" 0 -1 1519589639678 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency10\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1519589639678 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift10\" = \"0 ps\"" 0 0 "Shell" 0 -1 1519589639679 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle10\" = \"50\"" 0 0 "Shell" 0 -1 1519589639679 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency11\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1519589639679 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift11\" = \"0 ps\"" 0 0 "Shell" 0 -1 1519589639680 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle11\" = \"50\"" 0 0 "Shell" 0 -1 1519589639680 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency12\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1519589639680 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift12\" = \"0 ps\"" 0 0 "Shell" 0 -1 1519589639681 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle12\" = \"50\"" 0 0 "Shell" 0 -1 1519589639681 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency13\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1519589639681 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift13\" = \"0 ps\"" 0 0 "Shell" 0 -1 1519589639682 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle13\" = \"50\"" 0 0 "Shell" 0 -1 1519589639682 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency14\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1519589639682 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift14\" = \"0 ps\"" 0 0 "Shell" 0 -1 1519589639683 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle14\" = \"50\"" 0 0 "Shell" 0 -1 1519589639683 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency15\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1519589639683 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift15\" = \"0 ps\"" 0 0 "Shell" 0 -1 1519589639684 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle15\" = \"50\"" 0 0 "Shell" 0 -1 1519589639684 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency16\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1519589639684 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift16\" = \"0 ps\"" 0 0 "Shell" 0 -1 1519589639685 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle16\" = \"50\"" 0 0 "Shell" 0 -1 1519589639685 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"output_clock_frequency17\" = \"0 MHz\"" 0 0 "Shell" 0 -1 1519589639685 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"phase_shift17\" = \"0 ps\"" 0 0 "Shell" 0 -1 1519589639685 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"duty_cycle17\" = \"50\"" 0 0 "Shell" 0 -1 1519589639686 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"pll_type\" = \"General\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"pll_type\" = \"General\"" 0 0 "Shell" 0 -1 1519589639686 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (12134): Parameter \"pll_subtype\" = \"General\"" 0 0 "Shell" 0 -1 1519589639686 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (281010): Generating sgate simulator netlist using Simgen" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (281010): Generating sgate simulator netlist using Simgen" 0 0 "Shell" 0 -1 1519589639687 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: SIMGEN_PROGRESS Start of Model generation -- 0% complete" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: SIMGEN_PROGRESS Start of Model generation -- 0% complete" 0 0 "Shell" 0 -1 1519589639687 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete" 0 0 "Shell" 0 -1 1519589639687 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete" 0 0 "Shell" 0 -1 1519589639688 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete" 0 0 "Shell" 0 -1 1519589639688 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" 0 0 "Shell" 0 -1 1519589639688 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Peak virtual memory: 1174 megabytes" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Peak virtual memory: 1174 megabytes" 0 0 "Shell" 0 -1 1519589639688 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Processing ended: Sun Feb 25 15:13:58 2018" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Processing ended: Sun Feb 25 15:13:58 2018" 0 0 "Shell" 0 -1 1519589639689 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Elapsed time: 00:00:14" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Elapsed time: 00:00:14" 0 0 "Shell" 0 -1 1519589639689 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Total CPU time (on all processors): 00:00:33" 0 0 "Shell" 0 -1 1519589639689 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!" 0 0 "Shell" 0 -1 1519589639690 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful" 0 0 "Shell" 0 -1 1519589639690 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Quartus Prime Shell was successful. 0 errors, 0 warnings" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Quartus Prime Shell was successful. 0 errors, 0 warnings" 0 0 "Shell" 0 -1 1519589639690 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Peak virtual memory: 979 megabytes" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Peak virtual memory: 979 megabytes" 0 0 "Shell" 0 -1 1519589639691 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Processing ended: Sun Feb 25 15:13:58 2018" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Processing ended: Sun Feb 25 15:13:58 2018" 0 0 "Shell" 0 -1 1519589639691 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Elapsed time: 00:00:18" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Elapsed time: 00:00:18" 0 0 "Shell" 0 -1 1519589639691 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Info: Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Info: Total CPU time (on all processors): 00:00:38" 0 0 "Shell" 0 -1 1519589639692 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!" {  } {  } 0 0 "2018.02.25.15:13:59 Error: sys_pll: Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!" 0 0 "Shell" 0 -1 1519589639692 ""}
{ "Info" "Computer_System_System_PLL_sys_pll.v Line: 88\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "2"\n    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift1" = "-3000 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 1174 megabytes\n    Info: Processing ended: Sun Feb 25 15:13:58 2018\n    Info: Elapsed time: 00:00:14\n    Info: Total CPU time (on all processors): 00:00:33\nInconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 979 megabytes" "" "2018.02.25.15:13:59 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition\n    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.\n    Info: Your use of Altera Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Altera Program License \n    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,\n    Info: the Altera MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Altera and sold by Altera or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Sun Feb 25 15:13:40 2018\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition\n    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.\n    Info: Your use of Altera Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Altera Program License \n    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,\n    Info: the Altera MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Altera and sold by Altera or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Sun Feb 25 15:13:44 2018\nInfo: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (20028): Parallel compilation is not licensed and has been disabled\nInfo (12021): Found 1 design units, including 1 entities, in source file Computer_System_System_PLL_sys_pll.v\n    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_System_PLL_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen" {  } {  } 0 0 "2018.02.25.15:13:59 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition\n    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.\n    Info: Your use of Altera Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Altera Program License \n    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,\n    Info: the Altera MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Altera and sold by Altera or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Sun Feb 25 15:13:40 2018\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition\n    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.\n    Info: Your use of Altera Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Altera Program License \n    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,\n    Info: the Altera MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Altera and sold by Altera or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Sun Feb 25 15:13:44 2018\nInfo: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (20028): Parallel compilation is not licensed and has been disabled\nInfo (12021): Found 1 design units, including 1 entities, in source file Computer_System_System_PLL_sys_pll.v\n    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_System_PLL_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: /tmp/alt7587_7192798397463610442.dir/0009_sys_pll_gen" 0 0 "Shell" 0 -1 1519589639694 ""}
{ "Info" "" "" "    Info: Processing ended: Sun Feb 25 15:13:58 2018\n    Info: Elapsed time: 00:00:18\n    Info: Total CPU time (on all processors): 00:00:38\nInconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!\n2018.02.25.15:13:59 Info: sys_pll: Simgen was successful" {  } {  } 0 0 "    Info: Processing ended: Sun Feb 25 15:13:58 2018\n    Info: Elapsed time: 00:00:18\n    Info: Total CPU time (on all processors): 00:00:38\nInconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!\n2018.02.25.15:13:59 Info: sys_pll: Simgen was successful" 0 0 "Shell" 0 -1 1519589639696 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"\n2018.02.25.15:13:59 Error: Generation stopped, 126 or more modules remaining\n2018.02.25.15:13:59 Info: Computer_System: Done \"Computer_System\" with 64 modules, 44 files" {  } {  } 0 0 "2018.02.25.15:13:59 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"\n2018.02.25.15:13:59 Error: Generation stopped, 126 or more modules remaining\n2018.02.25.15:13:59 Info: Computer_System: Done \"Computer_System\" with 64 modules, 44 files" 0 0 "Shell" 0 -1 1519589639702 ""}
{ "Error" "" "" "2018.02.25.15:13:59 Error: qsys-generate failed with exit code 1: 154 Errors, 11 Warnings" {  } {  } 0 0 "2018.02.25.15:13:59 Error: qsys-generate failed with exit code 1: 154 Errors, 11 Warnings" 0 0 "Shell" 0 -1 1519589639734 ""}
{ "Info" "" "" "2018.02.25.15:13:59 Info: Finished: Create simulation model" {  } {  } 0 0 "2018.02.25.15:13:59 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1519589639734 ""}
{ "Info" "" "" "2018.02.25.15:13:59 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2018.02.25.15:13:59 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1519589639734 ""}
{ "Info" " --use-relative-paths=true" "" "2018.02.25.15:13:59 Info: sim-script-gen --spd=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/Computer_System.spd --output-directory=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation" {  } {  } 0 0 "2018.02.25.15:13:59 Info: sim-script-gen --spd=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/Computer_System.spd --output-directory=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1519589639734 ""}
{ "Info" " --use-relative-paths=true" "" "2018.02.25.15:13:59 Info: Doing: ip-make-simscript --spd=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/Computer_System.spd --output-directory=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation" {  } {  } 0 0 "2018.02.25.15:13:59 Info: Doing: ip-make-simscript --spd=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/Computer_System.spd --output-directory=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1519589639740 ""}
{ "Info" " directory:" "" "2018.02.25.15:14:04 Info: Generating the following file(s) for MODELSIM simulator in /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Generating the following file(s) for MODELSIM simulator in /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1519589644289 ""}
{ "Info" "msim_setup.tcl" "" "2018.02.25.15:14:04 Info:     mentor" {  } {  } 0 0 "2018.02.25.15:14:04 Info:     mentor" 0 0 "Shell" 0 -1 1519589644296 ""}
{ "Info" " directory:" "" "2018.02.25.15:14:04 Info: Generating the following file(s) for VCS simulator in /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Generating the following file(s) for VCS simulator in /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1519589644303 ""}
{ "Info" "vcs_setup.sh" "" "2018.02.25.15:14:04 Info:     synopsys/vcs" {  } {  } 0 0 "2018.02.25.15:14:04 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1519589644304 ""}
{ "Info" " directory:" "" "2018.02.25.15:14:04 Info: Generating the following file(s) for VCSMX simulator in /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Generating the following file(s) for VCSMX simulator in /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1519589644309 ""}
{ "Info" "synopsys_sim.setup" "" "2018.02.25.15:14:04 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.02.25.15:14:04 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1519589644310 ""}
{ "Info" "vcsmx_setup.sh" "" "2018.02.25.15:14:04 Info:     synopsys/vcsmx" {  } {  } 0 0 "2018.02.25.15:14:04 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1519589644310 ""}
{ "Info" " directory:" "" "2018.02.25.15:14:04 Info: Generating the following file(s) for NCSIM simulator in /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Generating the following file(s) for NCSIM simulator in /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1519589644321 ""}
{ "Info" "cds.lib" "" "2018.02.25.15:14:04 Info:     cadence" {  } {  } 0 0 "2018.02.25.15:14:04 Info:     cadence" 0 0 "Shell" 0 -1 1519589644322 ""}
{ "Info" "hdl.var" "" "2018.02.25.15:14:04 Info:     cadence" {  } {  } 0 0 "2018.02.25.15:14:04 Info:     cadence" 0 0 "Shell" 0 -1 1519589644326 ""}
{ "Info" "ncsim_setup.sh" "" "2018.02.25.15:14:04 Info:     cadence" {  } {  } 0 0 "2018.02.25.15:14:04 Info:     cadence" 0 0 "Shell" 0 -1 1519589644327 ""}
{ "Info" " directory" "" "2018.02.25.15:14:04 Info:     17 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2018.02.25.15:14:04 Info:     17 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1519589644327 ""}
{ "Info" " directory:" "" "2018.02.25.15:14:04 Info: Generating the following file(s) for RIVIERA simulator in /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Generating the following file(s) for RIVIERA simulator in /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1519589644333 ""}
{ "Info" "rivierapro_setup.tcl" "" "2018.02.25.15:14:04 Info:     aldec" {  } {  } 0 0 "2018.02.25.15:14:04 Info:     aldec" 0 0 "Shell" 0 -1 1519589644333 ""}
{ "Info" "." "" "2018.02.25.15:14:04 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation" {  } {  } 0 0 "2018.02.25.15:14:04 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1519589644334 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2018.02.25.15:14:04 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1519589644334 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1519589644334 ""}
{ "Info" "Computer_System --family="Cyclone V" --part=5CSEMA5F31C6" "" "2018.02.25.15:14:04 Info: qsys-generate /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System.qsys --block-symbol-file --output-directory=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" {  } {  } 0 0 "2018.02.25.15:14:04 Info: qsys-generate /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System.qsys --block-symbol-file --output-directory=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" 0 0 "Shell" 0 -1 1519589644335 ""}
{ "Info" "Computer_System.qsys" "" "2018.02.25.15:14:04 Info: Loading verilog" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Loading verilog" 0 0 "Shell" 0 -1 1519589644339 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Reading input file" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Reading input file" 0 0 "Shell" 0 -1 1519589644362 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Adding ARM_A9_HPS \[altera_hps 15.1\]" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Adding ARM_A9_HPS \[altera_hps 15.1\]" 0 0 "Shell" 0 -1 1519589644367 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1519589644373 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 15.1\]" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 15.1\]" 0 0 "Shell" 0 -1 1519589644380 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Parameterizing module AV_Config" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Parameterizing module AV_Config" 0 0 "Shell" 0 -1 1519589644381 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Adding Bus_master_video \[altera_up_external_bus_to_avalon_bridge 15.1\]" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Adding Bus_master_video \[altera_up_external_bus_to_avalon_bridge 15.1\]" 0 0 "Shell" 0 -1 1519589644386 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Parameterizing module Bus_master_video" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Parameterizing module Bus_master_video" 0 0 "Shell" 0 -1 1519589644386 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 15.1\]" 0 0 "Shell" 0 -1 1519589644386 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1519589644387 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 15.1\]" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 15.1\]" 0 0 "Shell" 0 -1 1519589644387 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Parameterizing module Pixel_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1519589644387 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 15.1\]" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 15.1\]" 0 0 "Shell" 0 -1 1519589644388 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1519589644388 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 15.1\]" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 15.1\]" 0 0 "Shell" 0 -1 1519589644389 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1519589644389 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1519589644389 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Parameterizing module VGA_Subsystem" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Parameterizing module VGA_Subsystem" 0 0 "Shell" 0 -1 1519589644578 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Building connections" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Building connections" 0 0 "Shell" 0 -1 1519589644579 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Parameterizing connections" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1519589644581 ""}
{ "Info" "" "" "2018.02.25.15:14:04 Info: Validating" {  } {  } 0 0 "2018.02.25.15:14:04 Info: Validating" 0 0 "Shell" 0 -1 1519589644582 ""}
{ "Info" "" "" "2018.02.25.15:14:12 Info: Done reading input file" {  } {  } 0 0 "2018.02.25.15:14:12 Info: Done reading input file" 0 0 "Shell" 0 -1 1519589652127 ""}
{ "Info" "" "" "2018.02.25.15:14:14 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2018.02.25.15:14:14 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1519589654546 ""}
{ "Info" "" "" "2018.02.25.15:14:14 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.02.25.15:14:14 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1519589654546 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2018.02.25.15:14:14 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2018.02.25.15:14:14 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1519589654547 ""}
{ "Warning" "" "" "2018.02.25.15:14:14 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2018.02.25.15:14:14 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1519589654547 ""}
{ "Warning" "" "" "2018.02.25.15:14:14 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2018.02.25.15:14:14 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1519589654547 ""}
{ "Warning" "" "" "2018.02.25.15:14:14 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 0 "2018.02.25.15:14:14 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" 0 0 "Shell" 0 -1 1519589654551 ""}
{ "Info" "" "" "2018.02.25.15:14:14 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" {  } {  } 0 0 "2018.02.25.15:14:14 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" 0 0 "Shell" 0 -1 1519589654553 ""}
{ "Info" "" "" "2018.02.25.15:14:14 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 0 "2018.02.25.15:14:14 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" 0 0 "Shell" 0 -1 1519589654554 ""}
{ "Info" "" "" "2018.02.25.15:14:14 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 0 "2018.02.25.15:14:14 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1519589654554 ""}
{ "Info" "" "" "2018.02.25.15:14:18 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.02.25.15:14:18 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1519589658967 ""}
{ "Info" "" "" "2018.02.25.15:14:18 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2018.02.25.15:14:18 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1519589658967 ""}
{ "Info" "" "" "2018.02.25.15:14:18 Info:" {  } {  } 0 0 "2018.02.25.15:14:18 Info:" 0 0 "Shell" 0 -1 1519589658967 ""}
{ "Info" "" "" "2018.02.25.15:14:18 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2018.02.25.15:14:18 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1519589658968 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEMA5F31C6" "" "2018.02.25.15:14:18 Info: qsys-generate /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System.qsys --synthesis=VERILOG --output-directory=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System" {  } {  } 0 0 "2018.02.25.15:14:18 Info: qsys-generate /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System.qsys --synthesis=VERILOG --output-directory=/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System" 0 0 "Shell" 0 -1 1519589658968 ""}
{ "Info" "Computer_System.qsys" "" "2018.02.25.15:14:18 Info: Loading verilog" {  } {  } 0 0 "2018.02.25.15:14:18 Info: Loading verilog" 0 0 "Shell" 0 -1 1519589658976 ""}
{ "Info" "" "" "2018.02.25.15:14:18 Info: Reading input file" {  } {  } 0 0 "2018.02.25.15:14:18 Info: Reading input file" 0 0 "Shell" 0 -1 1519589658990 ""}
{ "Info" "" "" "2018.02.25.15:14:18 Info: Adding ARM_A9_HPS \[altera_hps 15.1\]" {  } {  } 0 0 "2018.02.25.15:14:18 Info: Adding ARM_A9_HPS \[altera_hps 15.1\]" 0 0 "Shell" 0 -1 1519589658993 ""}
{ "Info" "" "" "2018.02.25.15:14:18 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2018.02.25.15:14:18 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1519589658997 ""}
{ "Info" "" "" "2018.02.25.15:14:19 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 15.1\]" {  } {  } 0 0 "2018.02.25.15:14:19 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 15.1\]" 0 0 "Shell" 0 -1 1519589659004 ""}
{ "Info" "" "" "2018.02.25.15:14:19 Info: Parameterizing module AV_Config" {  } {  } 0 0 "2018.02.25.15:14:19 Info: Parameterizing module AV_Config" 0 0 "Shell" 0 -1 1519589659004 ""}
{ "Info" "" "" "2018.02.25.15:14:19 Info: Adding Bus_master_video \[altera_up_external_bus_to_avalon_bridge 15.1\]" {  } {  } 0 0 "2018.02.25.15:14:19 Info: Adding Bus_master_video \[altera_up_external_bus_to_avalon_bridge 15.1\]" 0 0 "Shell" 0 -1 1519589659005 ""}
{ "Info" "" "" "2018.02.25.15:14:19 Info: Parameterizing module Bus_master_video" {  } {  } 0 0 "2018.02.25.15:14:19 Info: Parameterizing module Bus_master_video" 0 0 "Shell" 0 -1 1519589659005 ""}
{ "Info" "" "" "2018.02.25.15:14:19 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 0 "2018.02.25.15:14:19 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 15.1\]" 0 0 "Shell" 0 -1 1519589659005 ""}
{ "Info" "" "" "2018.02.25.15:14:19 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2018.02.25.15:14:19 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1519589659006 ""}
{ "Info" "" "" "2018.02.25.15:14:19 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 15.1\]" {  } {  } 0 0 "2018.02.25.15:14:19 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 15.1\]" 0 0 "Shell" 0 -1 1519589659007 ""}
{ "Info" "" "" "2018.02.25.15:14:19 Info: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 0 "2018.02.25.15:14:19 Info: Parameterizing module Pixel_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1519589659007 ""}
{ "Info" "" "" "2018.02.25.15:14:19 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 15.1\]" {  } {  } 0 0 "2018.02.25.15:14:19 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 15.1\]" 0 0 "Shell" 0 -1 1519589659008 ""}
{ "Info" "" "" "2018.02.25.15:14:19 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2018.02.25.15:14:19 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1519589659008 ""}
{ "Info" "" "" "2018.02.25.15:14:19 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 15.1\]" {  } {  } 0 0 "2018.02.25.15:14:19 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 15.1\]" 0 0 "Shell" 0 -1 1519589659009 ""}
{ "Info" "" "" "2018.02.25.15:14:19 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2018.02.25.15:14:19 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1519589659009 ""}
{ "Info" "" "" "2018.02.25.15:14:19 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 0 "2018.02.25.15:14:19 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1519589659010 ""}
{ "Info" "" "" "2018.02.25.15:14:19 Info: Parameterizing module VGA_Subsystem" {  } {  } 0 0 "2018.02.25.15:14:19 Info: Parameterizing module VGA_Subsystem" 0 0 "Shell" 0 -1 1519589659220 ""}
{ "Info" "" "" "2018.02.25.15:14:19 Info: Building connections" {  } {  } 0 0 "2018.02.25.15:14:19 Info: Building connections" 0 0 "Shell" 0 -1 1519589659220 ""}
{ "Info" "" "" "2018.02.25.15:14:19 Info: Parameterizing connections" {  } {  } 0 0 "2018.02.25.15:14:19 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1519589659222 ""}
{ "Info" "" "" "2018.02.25.15:14:19 Info: Validating" {  } {  } 0 0 "2018.02.25.15:14:19 Info: Validating" 0 0 "Shell" 0 -1 1519589659222 ""}
{ "Info" "" "" "2018.02.25.15:14:26 Info: Done reading input file" {  } {  } 0 0 "2018.02.25.15:14:26 Info: Done reading input file" 0 0 "Shell" 0 -1 1519589666422 ""}
{ "Info" "" "" "2018.02.25.15:14:28 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2018.02.25.15:14:28 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1519589668846 ""}
{ "Info" "" "" "2018.02.25.15:14:28 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.02.25.15:14:28 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1519589668847 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2018.02.25.15:14:28 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2018.02.25.15:14:28 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1519589668847 ""}
{ "Warning" "" "" "2018.02.25.15:14:28 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2018.02.25.15:14:28 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1519589668847 ""}
{ "Warning" "" "" "2018.02.25.15:14:28 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2018.02.25.15:14:28 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1519589668847 ""}
{ "Warning" "" "" "2018.02.25.15:14:28 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" {  } {  } 0 0 "2018.02.25.15:14:28 Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)" 0 0 "Shell" 0 -1 1519589668852 ""}
{ "Info" "" "" "2018.02.25.15:14:28 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" {  } {  } 0 0 "2018.02.25.15:14:28 Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60" 0 0 "Shell" 0 -1 1519589668855 ""}
{ "Info" "" "" "2018.02.25.15:14:28 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 0 "2018.02.25.15:14:28 Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" 0 0 "Shell" 0 -1 1519589668856 ""}
{ "Info" "" "" "2018.02.25.15:14:28 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" {  } {  } 0 0 "2018.02.25.15:14:28 Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)" 0 0 "Shell" 0 -1 1519589668856 ""}
{ "Info" "" "" "2018.02.25.15:14:50 Info: Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" {  } {  } 0 0 "2018.02.25.15:14:50 Info: Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1519589690790 ""}
{ "Info" "" "" "2018.02.25.15:14:55 Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2018.02.25.15:14:55 Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1519589695038 ""}
{ "Warning" "" "" "2018.02.25.15:14:55 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2018.02.25.15:14:55 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1519589695161 ""}
{ "Warning" "" "" "2018.02.25.15:14:55 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2018.02.25.15:14:55 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1519589695161 ""}
{ "Warning" "" "" "2018.02.25.15:14:55 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2018.02.25.15:14:55 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1519589695162 ""}
{ "Warning" "" "" "2018.02.25.15:14:55 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2018.02.25.15:14:55 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1519589695162 ""}
{ "Info" "" "" "2018.02.25.15:14:58 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2018.02.25.15:14:58 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1519589698947 ""}
{ "Info" "" "" "2018.02.25.15:14:59 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2018.02.25.15:14:59 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1519589699664 ""}
{ "Info" "" "" "2018.02.25.15:15:00 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2018.02.25.15:15:00 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1519589700203 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2018.02.25.15:15:00 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2018.02.25.15:15:00 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1519589700210 ""}
{ "Warning" "" "" "2018.02.25.15:15:00 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2018.02.25.15:15:00 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1519589700210 ""}
{ "Warning" "" "" "2018.02.25.15:15:00 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2018.02.25.15:15:00 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1519589700211 ""}
{ "Info" "" "" "2018.02.25.15:15:00 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2018.02.25.15:15:00 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1519589700735 ""}
{ "Info" "" "" "2018.02.25.15:15:00 Info: AV_Config: Starting Generation of Audio and Video Config" {  } {  } 0 0 "2018.02.25.15:15:00 Info: AV_Config: Starting Generation of Audio and Video Config" 0 0 "Shell" 0 -1 1519589700736 ""}
{ "Info" "" "" "2018.02.25.15:15:00 Info: AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" {  } {  } 0 0 "2018.02.25.15:15:00 Info: AV_Config: \"Computer_System\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" 0 0 "Shell" 0 -1 1519589700788 ""}
{ "Info" "" "" "2018.02.25.15:15:00 Info: Bus_master_video: Starting Generation of External Bus to Avalon Bridge" {  } {  } 0 0 "2018.02.25.15:15:00 Info: Bus_master_video: Starting Generation of External Bus to Avalon Bridge" 0 0 "Shell" 0 -1 1519589700790 ""}
{ "Info" "" "" "2018.02.25.15:15:00 Info: Bus_master_video: \"Computer_System\" instantiated altera_up_external_bus_to_avalon_bridge \"Bus_master_video\"" {  } {  } 0 0 "2018.02.25.15:15:00 Info: Bus_master_video: \"Computer_System\" instantiated altera_up_external_bus_to_avalon_bridge \"Bus_master_video\"" 0 0 "Shell" 0 -1 1519589700808 ""}
{ "Info" "" "" "2018.02.25.15:15:00 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2018.02.25.15:15:00 Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1519589700818 ""}
{ "Info" "Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]" "" "2018.02.25.15:15:00 Info: Onchip_SRAM:   Generation command is \[exec /home/matt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/matt/altera_lite/15.1/quartus/linux64/perl/lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=/tmp/alt7587_7192798397463610442.dir/0013_Onchip_SRAM_gen/ --quartus_dir=/home/matt/altera_lite/15.1/quartus --verilog --config=/tmp/alt7587_7192798397463610442.dir/0013_Onchip_SRAM_gen/" {  } {  } 0 0 "2018.02.25.15:15:00 Info: Onchip_SRAM:   Generation command is \[exec /home/matt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/matt/altera_lite/15.1/quartus/linux64/perl/lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=/tmp/alt7587_7192798397463610442.dir/0013_Onchip_SRAM_gen/ --quartus_dir=/home/matt/altera_lite/15.1/quartus --verilog --config=/tmp/alt7587_7192798397463610442.dir/0013_Onchip_SRAM_gen/" 0 0 "Shell" 0 -1 1519589700818 ""}
{ "Info" "" "" "2018.02.25.15:15:01 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 0 "2018.02.25.15:15:01 Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" 0 0 "Shell" 0 -1 1519589701822 ""}
{ "Info" "" "" "2018.02.25.15:15:01 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 0 "2018.02.25.15:15:01 Info: Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" 0 0 "Shell" 0 -1 1519589701833 ""}
{ "Info" "" "" "2018.02.25.15:15:01 Info: Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" {  } {  } 0 0 "2018.02.25.15:15:01 Info: Pixel_DMA_Addr_Translation: \"Computer_System\" instantiated altera_up_avalon_video_dma_ctrl_addr_trans \"Pixel_DMA_Addr_Translation\"" 0 0 "Shell" 0 -1 1519589701836 ""}
{ "Info" "" "" "2018.02.25.15:15:01 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2018.02.25.15:15:01 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1519589701850 ""}
{ "Info" "Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  ]" "" "2018.02.25.15:15:01 Info: SDRAM:   Generation command is \[exec /home/matt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/matt/altera_lite/15.1/quartus/linux64/perl/lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=/tmp/alt7587_7192798397463610442.dir/0015_SDRAM_gen/ --quartus_dir=/home/matt/altera_lite/15.1/quartus --verilog --config=/tmp/alt7587_7192798397463610442.dir/0015_SDRAM_gen/" {  } {  } 0 0 "2018.02.25.15:15:01 Info: SDRAM:   Generation command is \[exec /home/matt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/matt/altera_lite/15.1/quartus/linux64/perl/lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/matt/altera_lite/15.1/quartus/sopc_builder/bin -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/matt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=/tmp/alt7587_7192798397463610442.dir/0015_SDRAM_gen/ --quartus_dir=/home/matt/altera_lite/15.1/quartus --verilog --config=/tmp/alt7587_7192798397463610442.dir/0015_SDRAM_gen/" 0 0 "Shell" 0 -1 1519589701850 ""}
{ "Info" "" "" "2018.02.25.15:15:02 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2018.02.25.15:15:02 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1519589702240 ""}
{ "Info" "" "" "2018.02.25.15:15:02 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 0 "2018.02.25.15:15:02 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" 0 0 "Shell" 0 -1 1519589702242 ""}
{ "Info" "" "" "2018.02.25.15:15:02 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2018.02.25.15:15:02 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1519589702591 ""}
{ "Info" "" "" "2018.02.25.15:15:02 Info: VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" {  } {  } 0 0 "2018.02.25.15:15:02 Info: VGA_Subsystem: \"Computer_System\" instantiated VGA_Subsystem \"VGA_Subsystem\"" 0 0 "Shell" 0 -1 1519589702990 ""}
{ "Info" "" "" "2018.02.25.15:15:03 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.02.25.15:15:03 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1519589703438 ""}
{ "Info" "" "" "2018.02.25.15:15:03 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.02.25.15:15:03 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1519589703475 ""}
{ "Info" "" "" "2018.02.25.15:15:03 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.02.25.15:15:03 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1519589703519 ""}
{ "Info" "" "" "2018.02.25.15:15:03 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.02.25.15:15:03 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1519589703559 ""}
{ "Info" "" "" "2018.02.25.15:15:03 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2018.02.25.15:15:03 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1519589703991 ""}
{ "Info" "" "" "2018.02.25.15:15:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.02.25.15:15:04 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1519589704261 ""}
{ "Info" "" "" "2018.02.25.15:15:04 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.02.25.15:15:04 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1519589704304 ""}
{ "Info" "" "" "2018.02.25.15:15:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2018.02.25.15:15:04 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1519589704349 ""}
{ "Info" "" "" "2018.02.25.15:15:04 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2018.02.25.15:15:04 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1519589704610 ""}
{ "Info" "" "" "2018.02.25.15:15:04 Info: mm_interconnect_2: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2018.02.25.15:15:04 Info: mm_interconnect_2: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1519589704686 ""}
{ "Info" "" "" "2018.02.25.15:15:04 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2018.02.25.15:15:04 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1519589704692 ""}
{ "Info" "" "" "2018.02.25.15:15:04 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2018.02.25.15:15:04 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1519589704693 ""}
{ "Info" "" "" "2018.02.25.15:15:04 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2018.02.25.15:15:04 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1519589704785 ""}
{ "Info" "" "" "2018.02.25.15:15:04 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2018.02.25.15:15:04 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1519589704905 ""}
{ "Info" "" "" "2018.02.25.15:15:04 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2018.02.25.15:15:04 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1519589704944 ""}
{ "Info" "" "" "2018.02.25.15:15:04 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2018.02.25.15:15:04 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1519589704945 ""}
{ "Info" "" "" "2018.02.25.15:15:04 Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender" {  } {  } 0 0 "2018.02.25.15:15:04 Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender" 0 0 "Shell" 0 -1 1519589704945 ""}
{ "Info" "" "" "2018.02.25.15:15:04 Info: VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" {  } {  } 0 0 "2018.02.25.15:15:04 Info: VGA_Alpha_Blender: \"VGA_Subsystem\" instantiated altera_up_avalon_video_alpha_blender \"VGA_Alpha_Blender\"" 0 0 "Shell" 0 -1 1519589704962 ""}
{ "Info" "" "" "2018.02.25.15:15:04 Info: VGA_Char_Buffer: Starting Generation of Character Buffer" {  } {  } 0 0 "2018.02.25.15:15:04 Info: VGA_Char_Buffer: Starting Generation of Character Buffer" 0 0 "Shell" 0 -1 1519589704963 ""}
{ "Info" "" "" "2018.02.25.15:15:04 Info: VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" {  } {  } 0 0 "2018.02.25.15:15:04 Info: VGA_Char_Buffer: \"VGA_Subsystem\" instantiated altera_up_avalon_video_character_buffer_with_dma \"VGA_Char_Buffer\"" 0 0 "Shell" 0 -1 1519589704996 ""}
{ "Info" "" "" "2018.02.25.15:15:04 Info: VGA_Controller: Starting Generation of VGA Controller" {  } {  } 0 0 "2018.02.25.15:15:04 Info: VGA_Controller: Starting Generation of VGA Controller" 0 0 "Shell" 0 -1 1519589704997 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: VGA_Controller: \"VGA_Subsystem\" instantiated altera_up_avalon_video_vga_controller \"VGA_Controller\"" 0 0 "Shell" 0 -1 1519589705042 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 0 "2018.02.25.15:15:05 Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer" 0 0 "Shell" 0 -1 1519589705043 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: VGA_Dual_Clock_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Dual_Clock_FIFO\"" 0 0 "Shell" 0 -1 1519589705063 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: VGA_PLL: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pll \"VGA_PLL\"" 0 0 "Shell" 0 -1 1519589705383 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" {  } {  } 0 0 "2018.02.25.15:15:05 Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer" 0 0 "Shell" 0 -1 1519589705384 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: VGA_Pixel_DMA: \"VGA_Subsystem\" instantiated altera_up_avalon_video_pixel_buffer_dma \"VGA_Pixel_DMA\"" 0 0 "Shell" 0 -1 1519589705436 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" {  } {  } 0 0 "2018.02.25.15:15:05 Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer" 0 0 "Shell" 0 -1 1519589705436 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: VGA_Pixel_FIFO: \"VGA_Subsystem\" instantiated altera_up_avalon_video_dual_clock_buffer \"VGA_Pixel_FIFO\"" 0 0 "Shell" 0 -1 1519589705459 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" {  } {  } 0 0 "2018.02.25.15:15:05 Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler" 0 0 "Shell" 0 -1 1519589705460 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: VGA_Pixel_RGB_Resampler: \"VGA_Subsystem\" instantiated altera_up_avalon_video_rgb_resampler \"VGA_Pixel_RGB_Resampler\"" 0 0 "Shell" 0 -1 1519589705484 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: Bus_master_video_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Bus_master_video_avalon_master_translator\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: Bus_master_video_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Bus_master_video_avalon_master_translator\"" 0 0 "Shell" 0 -1 1519589705486 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: Onchip_SRAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"Onchip_SRAM_s1_translator\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: Onchip_SRAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"Onchip_SRAM_s1_translator\"" 0 0 "Shell" 0 -1 1519589705488 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1519589705491 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: Bus_master_video_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Bus_master_video_avalon_master_agent\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: Bus_master_video_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Bus_master_video_avalon_master_agent\"" 0 0 "Shell" 0 -1 1519589705493 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: Onchip_SRAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"Onchip_SRAM_s1_agent\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: Onchip_SRAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"Onchip_SRAM_s1_agent\"" 0 0 "Shell" 0 -1 1519589705495 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: Onchip_SRAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"Onchip_SRAM_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: Onchip_SRAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"Onchip_SRAM_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1519589705496 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1519589705507 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1519589705513 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1519589705520 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1519589705529 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1519589705548 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1519589705554 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1519589705561 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1519589705565 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1519589705568 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: Onchip_SRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"Onchip_SRAM_s1_burst_adapter\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: Onchip_SRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"Onchip_SRAM_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1519589705578 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1519589705579 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1519589705579 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1519589705589 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1519589705595 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1519589705602 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1519589705622 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1519589705648 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1519589705648 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1519589705675 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1519589705676 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" 0 0 "Shell" 0 -1 1519589705693 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1519589705694 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1519589705702 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1519589705722 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" 0 0 "Shell" 0 -1 1519589705734 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1519589705775 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1519589705776 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1519589705807 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1519589705808 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: ARM_A9_HPS_h2f_axi_master_wr_to_Onchip_SRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_h2f_axi_master_wr_to_Onchip_SRAM_s1_cmd_width_adapter\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: ARM_A9_HPS_h2f_axi_master_wr_to_Onchip_SRAM_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"ARM_A9_HPS_h2f_axi_master_wr_to_Onchip_SRAM_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1519589705810 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1519589705819 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1519589705819 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1519589705843 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1519589705871 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" 0 0 "Shell" 0 -1 1519589705907 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1519589705917 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1519589705923 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1519589705940 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1519589705970 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2018.02.25.15:15:05 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1519589705970 ""}
{ "Info" "" "" "2018.02.25.15:15:05 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2018.02.25.15:15:05 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1519589705980 ""}
{ "Info" "" "" "2018.02.25.15:15:06 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2018.02.25.15:15:06 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1519589706001 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2018.02.25.15:15:06 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2018.02.25.15:15:06 Info: Reusing file /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1519589706001 ""}
{ "Info" "" "" "2018.02.25.15:15:36 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2018.02.25.15:15:36 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1519589736785 ""}
{ "Info" "" "" "2018.02.25.15:15:36 Info: video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" {  } {  } 0 0 "2018.02.25.15:15:36 Info: video_pll: \"VGA_PLL\" instantiated altera_pll \"video_pll\"" 0 0 "Shell" 0 -1 1519589736832 ""}
{ "Info" "" "" "2018.02.25.15:15:36 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.02.25.15:15:36 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1519589736836 ""}
{ "Info" "" "" "2018.02.25.15:15:36 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.02.25.15:15:36 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1519589736839 ""}
{ "Info" "" "" "2018.02.25.15:15:36 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2018.02.25.15:15:36 Info: error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1519589736842 ""}
{ "Info" "" "" "2018.02.25.15:15:36 Info: Computer_System: Done \"Computer_System\" with 68 modules, 148 files" {  } {  } 0 0 "2018.02.25.15:15:36 Info: Computer_System: Done \"Computer_System\" with 68 modules, 148 files" 0 0 "Shell" 0 -1 1519589736842 ""}
{ "Info" "" "" "2018.02.25.15:15:38 Info: qsys-generate succeeded." {  } {  } 0 0 "2018.02.25.15:15:38 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1519589738199 ""}
{ "Info" "" "" "2018.02.25.15:15:38 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2018.02.25.15:15:38 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1519589738199 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "Computer_System.BAK.qsys Computer_System.qsys " "Restoring file \"Computer_System.BAK.qsys\" to \"Computer_System.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1519589742978 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "Computer_System.qsys " "Error upgrading Qsys file \"Computer_System.qsys\"" {  } {  } 0 14923 "Error upgrading Qsys file \"%1!s!\"" 0 0 "Shell" 0 -1 1519589742979 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "Computer_System.qsys " "Unable to automatically upgrade Qsys component. Please manually upgrade \"Computer_System.qsys\" in Qsys" {  } {  } 0 11890 "Unable to automatically upgrade Qsys component. Please manually upgrade \"%1!s!\" in Qsys" 0 0 "Shell" 0 -1 1519589742979 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "/home/matt/altera_lite/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/matt/altera_lite/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1519589752370 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 158 s 26 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 158 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1346 " "Peak virtual memory: 1346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519589752370 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 25 15:15:52 2018 " "Processing ended: Sun Feb 25 15:15:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519589752370 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:04:18 " "Elapsed time: 00:04:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519589752370 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:07:41 " "Total CPU time (on all processors): 00:07:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519589752370 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1519589752370 ""}
