<!doctype html> <html> <head><style>
             table { border-collapse: collapse; }
             th, td {
               word-wrap: break-word;
               max-width: 100%;
               font-family: "Trebuchet MS", Arial, Helvetica, sans-serif;
               border-bottom: 1px solid #ddd;
               padding: 5px;
               text-align: left;
             }
            tr:hover {background: #f4f4f4;}
            tr:hover .highlighted {background: repeating-linear-gradient(
                    45deg,
                    #ffff99,
                    #ffff99 10px,
                    #f4f4f4 10px,
                    #f4f4f4 20px
                  );}
           .highlighted { background-color: #ffff99; }
          </style></head><body><h2>List of 4000-series integrated circuits</h2><br> <b>Section Title</b>: Part List <br><b>Table Section Text</b>: The "datasheet" column contains ONLY one datasheet archive. For more details, please see the next section "Datasheet List by manufacturer". <br> <table>
<tr> <th colspan=1 rowspan=1 > Part number </th><th colspan=1 rowspan=1 > Category </th><th colspan=1 rowspan=1 > Units </th><th colspan=1 rowspan=1 > Description </th><th colspan=1 rowspan=1 > Package </th><th colspan=1 rowspan=1 > Datasheet </th></tr>
<tr> <td colspan=1 rowspan=1 > 4000 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual 3-input NOR gate + 1 NOT gate </td><td colspan=1 rowspan=1 > DIP14, SO14 </td><td colspan=1 rowspan=1 > [1] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4001 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad 2-input NOR gate </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [2] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4002 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual 4-input NOR gate </td><td colspan=1 rowspan=1 > DIP14, SO14 </td><td colspan=1 rowspan=1 > [3] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4006 </td><td colspan=1 rowspan=1 > Shift Registers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 18-stage shift register </td><td colspan=1 rowspan=1 > DIP14 </td><td colspan=1 rowspan=1 > [4] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4007 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual complementary transistor pair + 1 NOT gate </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [5] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4008 </td><td colspan=1 rowspan=1 > Adders </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 4-bit binary full adder </td><td colspan=1 rowspan=1 > DIP16, SO16 </td><td colspan=1 rowspan=1 > [6] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4009 </td><td colspan=1 rowspan=1 > Buffers </td><td colspan=1 rowspan=1 > 6 </td><td colspan=1 rowspan=1 > Hex inverting buffer (replaced by 4049) </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [7] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4010 </td><td colspan=1 rowspan=1 > Buffers </td><td colspan=1 rowspan=1 > 6 </td><td colspan=1 rowspan=1 > Hex non-inverting buffer (replaced by 4050) </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [8] </td></tr>
<tr> <td class="highlighted"  colspan=1 rowspan=1 > 4011 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad 2-input NAND gate </td><td class="highlighted"  colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [9] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4012 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual 4-input NAND gate </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [10] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4013 </td><td colspan=1 rowspan=1 > Flip-Flops </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual D-type flip-flop </td><td colspan=1 rowspan=1 > DIP14, SO14 </td><td colspan=1 rowspan=1 > [11] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4014 </td><td colspan=1 rowspan=1 > Shift Registers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 8-stage parallel in shift register </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [12] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4015 </td><td colspan=1 rowspan=1 > Shift Registers </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual 4-stage shift register </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [13] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4016 </td><td colspan=1 rowspan=1 > Analog Switches </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad bilateral switch </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [14] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4017 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Decade counter with 10 decoded outputs (5-stage Johnson counter) </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [15] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4018 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Presettable divide-by-N counter </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [16] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4019 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad AND/OR select gate </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [17] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4020 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 14-stage binary ripple counter </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [18] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4021 </td><td colspan=1 rowspan=1 > Shift Registers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 8-stage shift register </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [19] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4022 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Octal counter with 8 decoded outputs (4-stage Johnson counter) </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [20] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4023 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 3 </td><td colspan=1 rowspan=1 > Triple 3-input NAND gate </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [21] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4024 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 7-stage binary ripple counter </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [22] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4025 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 3 </td><td colspan=1 rowspan=1 > Triple 3-input NOR gate </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [23] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4026 </td><td colspan=1 rowspan=1 > 7-Segment Decoders </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Decade counter with decoded 7-segment display outputs and display enable </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [24] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4027 </td><td colspan=1 rowspan=1 > Flip-Flops </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual J-K master-slave flip-flop </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [25] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4028 </td><td colspan=1 rowspan=1 > Multiplexers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > BCD to decimal (1-of-10) decoder </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [26] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4029 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Presettable up/down counter, binary or BCD-decade </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [27] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4030 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad XOR gate (replaced by 4070) </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [28] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4031 </td><td colspan=1 rowspan=1 > Shift Registers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 64-stage shift register </td><td colspan=1 rowspan=1 > DIP16, TSSOP16 </td><td colspan=1 rowspan=1 > [29] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4032 </td><td colspan=1 rowspan=1 > Adders </td><td colspan=1 rowspan=1 > 3 </td><td colspan=1 rowspan=1 > Triple serial adder </td><td colspan=1 rowspan=1 > DIP16, PLCC20 </td><td colspan=1 rowspan=1 > [30] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4033 </td><td colspan=1 rowspan=1 > 7-Segment Decoders </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Decade counter with decoded 7-segment display outputs and ripple blanking </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [31] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4034 </td><td colspan=1 rowspan=1 > Registers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 8-stage bidirectional parallel/serial input/output register </td><td colspan=1 rowspan=1 > DIP24, SO24 </td><td colspan=1 rowspan=1 > [32] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4035 </td><td colspan=1 rowspan=1 > Shift Registers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 4-stage parallel-in/parallel-out shift register </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [33] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4038 </td><td colspan=1 rowspan=1 > Adders </td><td colspan=1 rowspan=1 > 3 </td><td colspan=1 rowspan=1 > Triple serial adder </td><td colspan=1 rowspan=1 > DIP16, PLCC20 </td><td colspan=1 rowspan=1 > [34] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4040 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 12-stage binary ripple counter </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [35] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4041 </td><td colspan=1 rowspan=1 > Buffers </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad true/complement buffer </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [36] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4042 </td><td colspan=1 rowspan=1 > Latches </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad D-type latch </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [37] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4043 </td><td colspan=1 rowspan=1 > Latches </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad NOR R/S latch with tri-state outputs </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [38] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4044 </td><td colspan=1 rowspan=1 > Latches </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad NAND R/S latch with tri-state outputs </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [39] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4045 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 21-stage counter </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [40] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4046 </td><td colspan=1 rowspan=1 > PLL </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Phase-locked loop with VCO </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [41] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4047 </td><td colspan=1 rowspan=1 > Multivibrators </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Monostable/astable multivibrator </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [42] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4048 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Multifunctional expandable 8-input gate with tri-state output </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [43] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4049 </td><td colspan=1 rowspan=1 > Buffers </td><td colspan=1 rowspan=1 > 6 </td><td colspan=1 rowspan=1 > Hex buffer/converter (inverting) </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [44] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4050 </td><td colspan=1 rowspan=1 > Buffers </td><td colspan=1 rowspan=1 > 6 </td><td colspan=1 rowspan=1 > Hex buffer/converter (non-inverting) </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [45] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4051 </td><td colspan=1 rowspan=1 > Analog Switches </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 8-channel analog multiplexer/demultiplexer </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [46] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4052 </td><td colspan=1 rowspan=1 > Analog Switches </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual 4-channel analog multiplexer/demultiplexer </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [47] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4053 </td><td colspan=1 rowspan=1 > Analog Switches </td><td colspan=1 rowspan=1 > 3 </td><td colspan=1 rowspan=1 > Triple 2-channel analog multiplexer/demultiplexer </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [48] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4054 </td><td colspan=1 rowspan=1 > LCD Drivers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > BCD to 7-segment decoder/LCD driver </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [49] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4055 </td><td colspan=1 rowspan=1 > LCD Drivers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > BCD to 7-segment decoder/LCD driver with "display-frequency" output </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [50] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4056 </td><td colspan=1 rowspan=1 > LCD Drivers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > BCD to 7-segment decoder/LCD driver with strobed-latch function </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [51] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4059 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Programmable divide-by-N counter </td><td colspan=1 rowspan=1 > DIP24, SO24 </td><td colspan=1 rowspan=1 > [52] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4060 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 14-stage binary ripple counter and oscillator </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [53] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4062 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > ? </td><td colspan=1 rowspan=1 > Logic dual 3 majority gate </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > ? </td></tr>
<tr> <td colspan=1 rowspan=1 > 4063 </td><td colspan=1 rowspan=1 > Comparators </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 4-bit digital comparator </td><td colspan=1 rowspan=1 > DIP16, SO16 </td><td colspan=1 rowspan=1 > [54] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4066 </td><td colspan=1 rowspan=1 > Analog Switches </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad analog switch (low "ON" resistance) </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [55] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4067 </td><td colspan=1 rowspan=1 > Analog Switches </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 16-channel analog multiplexer/demultiplexer (1-of-16 switch) </td><td colspan=1 rowspan=1 > DIP24, SO24, TSSOP24 </td><td colspan=1 rowspan=1 > [56] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4068 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 8-input NAND gate </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [57] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4069 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 6 </td><td colspan=1 rowspan=1 > Hex inverter </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [58] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4070 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad 2-input XOR gate </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [59] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4071 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad 2-input OR gate </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [60] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4072 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual 4-input OR gate </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [61] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4073 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 3 </td><td colspan=1 rowspan=1 > Triple 3-input AND gate </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [62] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4075 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 3 </td><td colspan=1 rowspan=1 > Triple 3-input OR gate </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [63] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4076 </td><td colspan=1 rowspan=1 > Registers </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad D-type register with tri-state outputs </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [64] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4077 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad 2-input XNOR gate </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [65] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4078 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 8-input NOR/OR gate </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [66] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4081 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad 2-input AND gate </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [67] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4082 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual 4-input AND gate </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [68] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4085 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual 2-wide, 2-input AND/OR invert (AOI) </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [69] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4086 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > ? </td><td colspan=1 rowspan=1 > Expandable 4-wide, 2-input AND/OR invert (AOI) </td><td colspan=1 rowspan=1 > DIP14, SO14 </td><td colspan=1 rowspan=1 > [70] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4089 </td><td colspan=1 rowspan=1 > Rate Multipliers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Binary rate multiplier </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [71] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4093 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad 2-input Schmitt trigger NAND gate </td><td colspan=1 rowspan=1 > DIP14, SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [72] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4094 </td><td colspan=1 rowspan=1 > Shift Registers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 8-stage shift-and-store bus </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [73] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4095 </td><td colspan=1 rowspan=1 > Flip-Flops </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Gated J-K flip-flop (non-inverting) </td><td colspan=1 rowspan=1 > DIP14, SO14, PLCC20 </td><td colspan=1 rowspan=1 > [74] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4096 </td><td colspan=1 rowspan=1 > Flip-Flops </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Gated J-K flip-flop (inverting and non-inverting) </td><td colspan=1 rowspan=1 > DIP14, SO14, PLCC20 </td><td colspan=1 rowspan=1 > [75] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4097 </td><td colspan=1 rowspan=1 > Analog Switches </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Differential 8-channel analog multiplexer/demultiplexer </td><td colspan=1 rowspan=1 > DIP24, SO24, TSSOP24 </td><td colspan=1 rowspan=1 > [76] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4098 </td><td colspan=1 rowspan=1 > Multivibrators </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual one-shot monostable </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [77] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4099 </td><td colspan=1 rowspan=1 > Latches </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 8-bit addressable latch </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [78] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4104 </td><td colspan=1 rowspan=1 > Translators </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad low-to-high voltage translator with tri-state outputs </td><td colspan=1 rowspan=1 > SO16 </td><td colspan=1 rowspan=1 > [79] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4106 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 6 </td><td colspan=1 rowspan=1 > Hex Schmitt trigger </td><td colspan=1 rowspan=1 > SO14, TSSOP14 </td><td colspan=1 rowspan=1 > [80] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4160 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Decade counter with asynchronous clear </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4161 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 4-bit binary counter with asynchronous clear </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4162 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Decade counter with synchronous clear </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4163 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 4-bit binary counter with synchronous clear </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4174 </td><td colspan=1 rowspan=1 > Flip-Flops </td><td colspan=1 rowspan=1 > 6 </td><td colspan=1 rowspan=1 > Hex D-type Flip-Flop </td><td colspan=1 rowspan=1 > DIP16, SO16 </td><td colspan=1 rowspan=1 > [81] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4175 </td><td colspan=1 rowspan=1 > Flip-Flops </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad D-type flip-flop </td><td colspan=1 rowspan=1 > SO16 </td><td colspan=1 rowspan=1 > [82] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4192 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Presettable up-down counter </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4490 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 6 </td><td colspan=1 rowspan=1 > Hex contact bounce eliminator </td><td colspan=1 rowspan=1 > DIP16, SO16 </td><td colspan=1 rowspan=1 > [83] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4500 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Industrial control unit </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4502 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 6 </td><td colspan=1 rowspan=1 > Hex inverting buffer (tri-state) </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [84] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4503 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 6 </td><td colspan=1 rowspan=1 > Hex non-inverting buffer with tri-state outputs </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [85] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4504 </td><td colspan=1 rowspan=1 > Translators </td><td colspan=1 rowspan=1 > 6 </td><td colspan=1 rowspan=1 > Hex voltage level shifter for TTL-to-CMOS or CMOS-to-CMOS operation </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [86] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4505 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 64-bit, 1-bit per word random access memory (RAM) </td><td colspan=1 rowspan=1 > DIP14 </td><td colspan=1 rowspan=1 > [87] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4508 </td><td colspan=1 rowspan=1 > Latches </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual 4-bit latch with tri-state outputs </td><td colspan=1 rowspan=1 > DIP24, SO24, TSSOP24 </td><td colspan=1 rowspan=1 > [88] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4510 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Presettable 4-bit BCD up/down counter </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [89] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4511 </td><td colspan=1 rowspan=1 > 7-Segment Decoders </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > BCD to 7-segment latch/decoder/driver </td><td colspan=1 rowspan=1 > DIP16, SO16 </td><td colspan=1 rowspan=1 > [90] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4512 </td><td colspan=1 rowspan=1 > Multiplexers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 8-input multiplexer (data selector) with tri-state output </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [91] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4513 </td><td colspan=1 rowspan=1 > 7-Segment Decoders </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > BCD to 7-segment latch/decoder/driver (4511 plus ripple blanking) </td><td colspan=1 rowspan=1 > DIP18 </td><td colspan=1 rowspan=1 > [92] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4514 </td><td colspan=1 rowspan=1 > Multiplexers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 1-of-16 decoder/demultiplexer active HIGH output </td><td colspan=1 rowspan=1 > DIP24, SO24 </td><td colspan=1 rowspan=1 > [93] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4515 </td><td colspan=1 rowspan=1 > Multiplexers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 1-of-16 decoder/demultiplexer active LOW output </td><td colspan=1 rowspan=1 > DIP24, SO24 </td><td colspan=1 rowspan=1 > [94] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4516 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Presettable 4-bit binary up/down counter </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [95] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4517 </td><td colspan=1 rowspan=1 > Shift Registers </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual 64-stage shift register </td><td colspan=1 rowspan=1 > DIP16 </td><td colspan=1 rowspan=1 > [96] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4518 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual BCD up counter </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [97] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4519 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad 2-input multiplexer (data selector) </td><td colspan=1 rowspan=1 > DIP16, SO16 </td><td colspan=1 rowspan=1 > [98] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4520 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual 4-bit binary up counter </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [99] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4521 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 24-stage frequency divider </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4522 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Programmable BCD divide-by-N counter </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4526 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Programmable 4-bit binary down counter </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4527 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > BCD rate multiplier </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [100] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4528 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual retriggerable monostable multivibrator with reset </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [101] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4529 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual 4-channel analog data selector/multiplexer </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [102] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4530 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual 5-input majority logical gate </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4531 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 12-bit parity tree </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4532 </td><td colspan=1 rowspan=1 > Multiplexers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 8-bit priority encoder </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [103] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4536 </td><td colspan=1 rowspan=1 > Timers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Programmable timer </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [104] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4538 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual retriggerable precision monostable multivibrator </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [105] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4539 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual 4-input multiplexer </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [106] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4541 </td><td colspan=1 rowspan=1 > Timers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Programmable timer </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [107] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4543 </td><td colspan=1 rowspan=1 > 7-Segment Decoders </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > BCD to 7-segment latch/decoder/driver with phase input </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [108] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4549 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Successive approximation registers </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4551 </td><td colspan=1 rowspan=1 > Analog Switches </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad 2-channel analog multiplexer/demultiplexer </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4553 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 3-digit BCD counter </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [109] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4555 </td><td colspan=1 rowspan=1 > Multiplexers </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual 1-of-4 decoder/demultiplexer active HIGH output </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [110] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4556 </td><td colspan=1 rowspan=1 > Multiplexers </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual 1-of-4 decoder/demultiplexer active LOW output </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [111] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4557 </td><td colspan=1 rowspan=1 > Shift Registers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 1-to-64 bit variable length shift register </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [112] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4558 </td><td colspan=1 rowspan=1 > 7-Segment Decoders </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > BCD to 7-segment decoder (enable, RBI and provides active–high output) </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4559 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Successive approximation registers </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4560 </td><td colspan=1 rowspan=1 > Adders </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > NBCD adder </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [113] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4562 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 128–bit static shift register </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4566 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Industrial time-base generator </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [114] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4569 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Programmable divide-By-N, dual 4-Bit binary/BCD down counter </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4572 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 6 </td><td colspan=1 rowspan=1 > Hex gate: quad NOT, single NAND, single NOR </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [115] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4583 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual Schmitt trigger buffer/inverter and XOR </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [116] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4584 </td><td colspan=1 rowspan=1 > Logic Gates </td><td colspan=1 rowspan=1 > 6 </td><td colspan=1 rowspan=1 > Hex inverting Schmitt trigger </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [117] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4585 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 4-bit digital comparator </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [118] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4724 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 8-bit addressable latch </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4750 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Frequency synthesizer </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [119] </td></tr>
<tr> <td colspan=1 rowspan=1 > 4751 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Universal divider </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4794 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 8-stage shift-and-store register LED driver </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4894 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 12-stage shift-and-store register LED driver </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4938 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual retriggerable precision monostable multivibrator with reset </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 4952 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 8-channel analog multiplexer/demultiplexer </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40098 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 6 </td><td colspan=1 rowspan=1 > Hex 3-state inverting buffer </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40100 </td><td colspan=1 rowspan=1 > Shift Registers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 32-bit left/right shift register </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [120] </td></tr>
<tr> <td colspan=1 rowspan=1 > 40101 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 9-bit parity generator/checker </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40102 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Presettable 2-decade BCD down counter </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40103 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Presettable 8-bit binary down counter </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40104 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 4-bit bidirectional parallel-in/parallel-out shift register (tri-state) </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40105 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 4-bit x 16 word FIFO register </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [121] </td></tr>
<tr> <td colspan=1 rowspan=1 > 40106 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 6 </td><td colspan=1 rowspan=1 > Hex inverting Schmitt trigger-(NOT gates) </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [122] </td></tr>
<tr> <td colspan=1 rowspan=1 > 40107 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > Dual 2-input NAND buffer/driver </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40108 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 4x4-bit (tri-state) synchronous triple-port register file </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40109 </td><td colspan=1 rowspan=1 > Translators </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad level shifter </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [123] </td></tr>
<tr> <td colspan=1 rowspan=1 > 40110 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Up/down counter latch decoder driver </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40116 </td><td colspan=1 rowspan=1 > Translators </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 8-bit bidirectional CMOS-to-TTL level converter </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40117 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Programmable dual 4-bit terminator </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40147 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 10-line to 4-line (BCD) priority encoder </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [124] </td></tr>
<tr> <td colspan=1 rowspan=1 > 40160 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Decade counter/asynchronous clear </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40161 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Binary counter/asynchronous clear </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40162 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 4-bit synchronous decade counter with load, reset, and ripple carry output </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40163 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 4-bit synchronous binary counter with load, reset, and ripple carry output </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40174 </td><td colspan=1 rowspan=1 > Flip-Flops </td><td colspan=1 rowspan=1 > 6 </td><td colspan=1 rowspan=1 > Hex D-type flip-flop </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40175 </td><td colspan=1 rowspan=1 > Flip-Flops </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad D-type flip-flop </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40181 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 4-bit 16-function arithmetic logic unit </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40192 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Presettable 4-bit up/down BCD counter </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [125] </td></tr>
<tr> <td colspan=1 rowspan=1 > 40193 </td><td colspan=1 rowspan=1 > Counters </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Presettable 4-bit up/down binary counter </td><td colspan=1 rowspan=1 > DIP16, SO16, TSSOP16 </td><td colspan=1 rowspan=1 > [126] </td></tr>
<tr> <td colspan=1 rowspan=1 > 40194 </td><td colspan=1 rowspan=1 > Shift Registers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 4-bit bidirectional universal shift register </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [127] </td></tr>
<tr> <td colspan=1 rowspan=1 > 40195 </td><td colspan=1 rowspan=1 > Shift Registers </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 4-bit universal shift register </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40208 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 4 x 4-bit (tri-state) synchronous triple-port register file </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40240 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Buffer/Line driver; inverting (tri-state) </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40244 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Buffer/line driver; non-inverting (tri-state) </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40245 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Octal bus transceiver; (tri-state) outputs </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40257 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 4 </td><td colspan=1 rowspan=1 > Quad 2-line to 1-line data selector/multiplexer (tri-state) </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40373 </td><td colspan=1 rowspan=1 > Latches </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Octal D-type transparent latch (tri-state) </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [128] </td></tr>
<tr> <td colspan=1 rowspan=1 > 40374 </td><td colspan=1 rowspan=1 > Flip-Flops </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > Octal D-type flip-flop; positive-edge trigger (tri-state) </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > [129] </td></tr>
<tr> <td colspan=1 rowspan=1 > 40501 </td><td colspan=1 rowspan=1 > Buffers </td><td colspan=1 rowspan=1 > 6 </td><td colspan=1 rowspan=1 > Hex buffer/converter (non-inverting) (pinout variant of 4050) </td><td colspan=1 rowspan=1 > DIP16 </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 40511 </td><td colspan=1 rowspan=1 > 7-Segment Decoders </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > BCD 7-segment decoder, hexadecimal, active high </td><td colspan=1 rowspan=1 > DIP16 </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 45106 </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > frequency synthesizer </td><td colspan=1 rowspan=1 >  </td><td colspan=1 rowspan=1 >  </td></tr>
</table> <br> <h3>Sentence(s)</h3>1. 4011 Integrated Circuit is housed in a SO-14 package. <br> <br><br><b>Categories:</b><br><b>Numerical:</b> Uses math skills for writing the sentence. Uses math operations (addition, subtraction, average, etc.), counting numbers, frequency of items, etc.<br> <b>Commonsense:</b> Uses commonsene knowledge about situations humans encounter in everyday life – physical objects, word meanings, social or physical domains, peoples' intentions, etc.<br> <b>Temporal:</b> When concepts related to time and temporal aspects are required for writing the sentence. Duration, ordering, typical time of events, time differences between events.<br> <b>Table:</b> Writing the sentence requires knowledge from the table except: the highlighted cells, row and column headers, table titles, section titles, section texts.<br> <b>Out of Table:</b> Writing the sentence requires external knowledge that is not present in the table nor common sense. Knowledge about some specific domain comes under this category. </body></html>
