;redcode
;assert 1
	SPL 0, <-21
	CMP -203, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB @30, @306
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	DJN <127, 106
	SUB @127, 106
	SUB @127, 106
	SUB 3, @221
	SUB @127, 106
	SUB 3, @221
	JMN 0, <-22
	SUB 721, 10
	SLT @130, 9
	ADD @130, 0
	SLT @13, 0
	ADD @130, 0
	SUB 3, @221
	SLT @13, 0
	CMP 0, -22
	JMN 130, 0
	CMP 0, <0
	JMN 130, 0
	MOV 97, <-20
	JMN 130, 0
	JMN 130, 0
	MOV 97, <-20
	CMP @127, 6
	SLT @13, 0
	SLT @13, 0
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 6
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SLT 122, 0
	SUB -2, -10
	SUB 20, 0
	SUB @127, 106
	SUB @127, 106
	SUB 20, 0
	SUB 20, 0
	SPL 0, <-21
	SUB 20, 0
	MOV -1, <-20
