Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 27 23:29:18 2022
| Host         : JaDdA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NanoProcessor_control_sets_placed.rpt
| Design       : NanoProcessor
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      6 |            5 |
|      8 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+--------------------------+------------------------------+------------------+----------------+
|              Clock Signal              |       Enable Signal      |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------------------------+--------------------------+------------------------------+------------------+----------------+
|  instruction_decoder/LoadSelect_reg/G0 |                          |                              |                1 |              2 |
|  p_counter/D_FF0/RegEnable0            |                          | p_counter/D_FF2/Q_reg_0      |                1 |              2 |
|  p_counter/D_FF1/Q_reg[2]_1[0]         |                          |                              |                1 |              6 |
|  p_counter/D_FF1/E[0]                  |                          |                              |                1 |              6 |
|  p_counter/D_FF2/Q_reg[2]_0[0]         |                          |                              |                1 |              6 |
|  Clk_IBUF_BUFG                         |                          |                              |                2 |              6 |
|  Q_reg[3]_i_3_n_0                      |                          |                              |                1 |              6 |
|  Q_reg[3]_i_3_n_0                      | p_counter/D_FF0/y_mid[0] | Reset_IBUF                   |                2 |              8 |
|  Q_reg[3]_i_3_n_0                      | p_counter/D_FF2/y_mid[0] | Reset_IBUF                   |                1 |              8 |
|  Q_reg[3]_i_3_n_0                      | p_counter/D_FF2/y_mid[1] | Reset_IBUF                   |                1 |              8 |
|  Clk_IBUF_BUFG                         |                          | Slow_Clk_0/count[31]_i_1_n_0 |                8 |             62 |
+----------------------------------------+--------------------------+------------------------------+------------------+----------------+


