Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  1 11:08:32 2025
| Host         : ha_hp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Single_Cyc_SoC_fpga_timing_summary_routed.rpt -pb Single_Cyc_SoC_fpga_timing_summary_routed.pb -rpx Single_Cyc_SoC_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : Single_Cyc_SoC_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    955         
DPIR-1     Warning           Asynchronous driver check      64          
SYNTH-10   Warning           Wide multiplier                4           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (955)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2435)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (955)
--------------------------
 There are 955 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2435)
---------------------------------------------------
 There are 2435 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.884        0.000                      0                   33        0.121        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.884        0.000                      0                   33        0.121        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 2.371ns (47.299%)  route 2.642ns (52.701%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    clk_gen/CLK
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.811     6.355    clk_gen/count2_reg_n_0_[4]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.479 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.855     7.334    clk_gen/count20_carry_i_9_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.458 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.344     7.802    clk_gen/count20_carry_i_7_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.631     8.557    clk_gen/count20_carry_i_3_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.681 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.681    clk_gen/count2[4]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.082 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.082    clk_gen/count20_carry_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    clk_gen/count20_carry__0_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.001     9.425    clk_gen/count20_carry__2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.539    clk_gen/count20_carry__3_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.653 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.653    clk_gen/count20_carry__4_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.767    clk_gen/count20_carry__5_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.101 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.101    clk_gen/count20_carry__6_n_6
    SLICE_X44Y53         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    14.779    clk_gen/CLK
    SLICE_X44Y53         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X44Y53         FDRE (Setup_fdre_C_D)        0.062    14.985    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 2.276ns (46.281%)  route 2.642ns (53.719%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    clk_gen/CLK
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.811     6.355    clk_gen/count2_reg_n_0_[4]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.479 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.855     7.334    clk_gen/count20_carry_i_9_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.458 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.344     7.802    clk_gen/count20_carry_i_7_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.631     8.557    clk_gen/count20_carry_i_3_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.681 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.681    clk_gen/count2[4]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.082 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.082    clk_gen/count20_carry_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    clk_gen/count20_carry__0_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.001     9.425    clk_gen/count20_carry__2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.539    clk_gen/count20_carry__3_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.653 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.653    clk_gen/count20_carry__4_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.767    clk_gen/count20_carry__5_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.006 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.006    clk_gen/count20_carry__6_n_5
    SLICE_X44Y53         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    14.779    clk_gen/CLK
    SLICE_X44Y53         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X44Y53         FDRE (Setup_fdre_C_D)        0.062    14.985    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 2.260ns (46.106%)  route 2.642ns (53.894%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    clk_gen/CLK
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.811     6.355    clk_gen/count2_reg_n_0_[4]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.479 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.855     7.334    clk_gen/count20_carry_i_9_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.458 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.344     7.802    clk_gen/count20_carry_i_7_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.631     8.557    clk_gen/count20_carry_i_3_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.681 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.681    clk_gen/count2[4]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.082 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.082    clk_gen/count20_carry_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    clk_gen/count20_carry__0_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.001     9.425    clk_gen/count20_carry__2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.539    clk_gen/count20_carry__3_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.653 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.653    clk_gen/count20_carry__4_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.767 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.767    clk_gen/count20_carry__5_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.990 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.990    clk_gen/count20_carry__6_n_7
    SLICE_X44Y53         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.438    14.779    clk_gen/CLK
    SLICE_X44Y53         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X44Y53         FDRE (Setup_fdre_C_D)        0.062    14.985    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 2.257ns (46.073%)  route 2.642ns (53.927%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    clk_gen/CLK
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.811     6.355    clk_gen/count2_reg_n_0_[4]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.479 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.855     7.334    clk_gen/count20_carry_i_9_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.458 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.344     7.802    clk_gen/count20_carry_i_7_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.631     8.557    clk_gen/count20_carry_i_3_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.681 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.681    clk_gen/count2[4]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.082 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.082    clk_gen/count20_carry_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    clk_gen/count20_carry__0_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.001     9.425    clk_gen/count20_carry__2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.539    clk_gen/count20_carry__3_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.653 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.653    clk_gen/count20_carry__4_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.987 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.987    clk_gen/count20_carry__5_n_6
    SLICE_X44Y52         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    14.780    clk_gen/CLK
    SLICE_X44Y52         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X44Y52         FDRE (Setup_fdre_C_D)        0.062    14.986    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.987    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 2.236ns (45.841%)  route 2.642ns (54.159%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    clk_gen/CLK
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.811     6.355    clk_gen/count2_reg_n_0_[4]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.479 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.855     7.334    clk_gen/count20_carry_i_9_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.458 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.344     7.802    clk_gen/count20_carry_i_7_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.631     8.557    clk_gen/count20_carry_i_3_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.681 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.681    clk_gen/count2[4]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.082 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.082    clk_gen/count20_carry_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    clk_gen/count20_carry__0_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.001     9.425    clk_gen/count20_carry__2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.539    clk_gen/count20_carry__3_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.653 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.653    clk_gen/count20_carry__4_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.966 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.966    clk_gen/count20_carry__5_n_4
    SLICE_X44Y52         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    14.780    clk_gen/CLK
    SLICE_X44Y52         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X44Y52         FDRE (Setup_fdre_C_D)        0.062    14.986    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 2.162ns (45.006%)  route 2.642ns (54.994%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    clk_gen/CLK
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.811     6.355    clk_gen/count2_reg_n_0_[4]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.479 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.855     7.334    clk_gen/count20_carry_i_9_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.458 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.344     7.802    clk_gen/count20_carry_i_7_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.631     8.557    clk_gen/count20_carry_i_3_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.681 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.681    clk_gen/count2[4]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.082 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.082    clk_gen/count20_carry_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    clk_gen/count20_carry__0_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.001     9.425    clk_gen/count20_carry__2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.539    clk_gen/count20_carry__3_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.653 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.653    clk_gen/count20_carry__4_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.892 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.892    clk_gen/count20_carry__5_n_5
    SLICE_X44Y52         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    14.780    clk_gen/CLK
    SLICE_X44Y52         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X44Y52         FDRE (Setup_fdre_C_D)        0.062    14.986    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 2.146ns (44.822%)  route 2.642ns (55.178%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    clk_gen/CLK
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.811     6.355    clk_gen/count2_reg_n_0_[4]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.479 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.855     7.334    clk_gen/count20_carry_i_9_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.458 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.344     7.802    clk_gen/count20_carry_i_7_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.631     8.557    clk_gen/count20_carry_i_3_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.681 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.681    clk_gen/count2[4]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.082 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.082    clk_gen/count20_carry_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    clk_gen/count20_carry__0_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.001     9.425    clk_gen/count20_carry__2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.539    clk_gen/count20_carry__3_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.653 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.653    clk_gen/count20_carry__4_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.876 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.876    clk_gen/count20_carry__5_n_7
    SLICE_X44Y52         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    14.780    clk_gen/CLK
    SLICE_X44Y52         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X44Y52         FDRE (Setup_fdre_C_D)        0.062    14.986    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 2.143ns (44.788%)  route 2.642ns (55.212%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    clk_gen/CLK
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.811     6.355    clk_gen/count2_reg_n_0_[4]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.479 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.855     7.334    clk_gen/count20_carry_i_9_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.458 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.344     7.802    clk_gen/count20_carry_i_7_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.631     8.557    clk_gen/count20_carry_i_3_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.681 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.681    clk_gen/count2[4]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.082 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.082    clk_gen/count20_carry_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    clk_gen/count20_carry__0_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.001     9.425    clk_gen/count20_carry__2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.539    clk_gen/count20_carry__3_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.873 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.873    clk_gen/count20_carry__4_n_6
    SLICE_X44Y51         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    14.780    clk_gen/CLK
    SLICE_X44Y51         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X44Y51         FDRE (Setup_fdre_C_D)        0.062    14.986    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 2.122ns (44.544%)  route 2.642ns (55.456%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    clk_gen/CLK
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.811     6.355    clk_gen/count2_reg_n_0_[4]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.479 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.855     7.334    clk_gen/count20_carry_i_9_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.458 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.344     7.802    clk_gen/count20_carry_i_7_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.631     8.557    clk_gen/count20_carry_i_3_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.681 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.681    clk_gen/count2[4]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.082 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.082    clk_gen/count20_carry_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    clk_gen/count20_carry__0_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.001     9.425    clk_gen/count20_carry__2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.539    clk_gen/count20_carry__3_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.852 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.852    clk_gen/count20_carry__4_n_4
    SLICE_X44Y51         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    14.780    clk_gen/CLK
    SLICE_X44Y51         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X44Y51         FDRE (Setup_fdre_C_D)        0.062    14.986    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 2.048ns (43.669%)  route 2.642ns (56.331%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    clk_gen/CLK
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y46         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  clk_gen/count2_reg[4]/Q
                         net (fo=2, routed)           0.811     6.355    clk_gen/count2_reg_n_0_[4]
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.479 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.855     7.334    clk_gen/count20_carry_i_9_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.458 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.344     7.802    clk_gen/count20_carry_i_7_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.926 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.631     8.557    clk_gen/count20_carry_i_3_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124     8.681 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.681    clk_gen/count2[4]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.082 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.082    clk_gen/count20_carry_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.196 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.196    clk_gen/count20_carry__0_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.310    clk_gen/count20_carry__1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.001     9.425    clk_gen/count20_carry__2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.539 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.539    clk_gen/count20_carry__3_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.778 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.778    clk_gen/count20_carry__4_n_5
    SLICE_X44Y51         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.439    14.780    clk_gen/CLK
    SLICE_X44Y51         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X44Y51         FDRE (Setup_fdre_C_D)        0.062    14.986    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  5.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.251ns (50.297%)  route 0.248ns (49.703%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_gen/CLK
    SLICE_X44Y53         FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_gen/count2_reg[31]/Q
                         net (fo=7, routed)           0.248     1.834    clk_gen/count2[31]
    SLICE_X44Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.879 r  clk_gen/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.879    clk_gen/count2[10]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.944 r  clk_gen/count20_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.944    clk_gen/count20_carry__1_n_6
    SLICE_X44Y48         FDRE                                         r  clk_gen/count2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_gen/CLK
    SLICE_X44Y48         FDRE                                         r  clk_gen/count2_reg[10]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X44Y48         FDRE (Hold_fdre_C_D)         0.105     1.823    clk_gen/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.256ns (50.689%)  route 0.249ns (49.311%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_gen/CLK
    SLICE_X44Y53         FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_gen/count2_reg[31]/Q
                         net (fo=7, routed)           0.249     1.835    clk_gen/count2[31]
    SLICE_X44Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.880 r  clk_gen/count20_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.880    clk_gen/count2[9]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.950 r  clk_gen/count20_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.950    clk_gen/count20_carry__1_n_7
    SLICE_X44Y48         FDRE                                         r  clk_gen/count2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_gen/CLK
    SLICE_X44Y48         FDRE                                         r  clk_gen/count2_reg[9]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X44Y48         FDRE (Hold_fdre_C_D)         0.105     1.823    clk_gen/count2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_gen/CLK
    SLICE_X44Y48         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.134     1.723    clk_gen/count2[11]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.883 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.883    clk_gen/count20_carry__1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.922 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.922    clk_gen/count20_carry__2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.976 r  clk_gen/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.976    clk_gen/count20_carry__3_n_7
    SLICE_X44Y50         FDRE                                         r  clk_gen/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X44Y50         FDRE                                         r  clk_gen/count2_reg[17]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    clk_gen/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.249ns (46.492%)  route 0.287ns (53.508%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_gen/CLK
    SLICE_X44Y53         FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_gen/count2_reg[31]/Q
                         net (fo=7, routed)           0.287     1.873    clk_gen/count2[31]
    SLICE_X44Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.918 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     1.918    clk_gen/count2[4]
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.981 r  clk_gen/count20_carry/O[3]
                         net (fo=1, routed)           0.000     1.981    clk_gen/count20_carry_n_4
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk_gen/CLK
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[4]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X44Y46         FDRE (Hold_fdre_C_D)         0.105     1.822    clk_gen/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_gen/CLK
    SLICE_X44Y48         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.134     1.723    clk_gen/count2[11]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.883 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.883    clk_gen/count20_carry__1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.922 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.922    clk_gen/count20_carry__2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.987 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.987    clk_gen/count20_carry__3_n_5
    SLICE_X44Y50         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X44Y50         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.613%)  route 0.351ns (65.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_gen/CLK
    SLICE_X44Y53         FDRE                                         r  clk_gen/count2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_gen/count2_reg[30]/Q
                         net (fo=7, routed)           0.351     1.938    clk_gen/count2[30]
    SLICE_X45Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.983 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.983    clk_gen/clk_5KHz_i_1_n_0
    SLICE_X45Y48         FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_gen/CLK
    SLICE_X45Y48         FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.244     1.718    
    SLICE_X45Y48         FDRE (Hold_fdre_C_D)         0.091     1.809    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_gen/CLK
    SLICE_X44Y48         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.134     1.723    clk_gen/count2[11]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.883 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.883    clk_gen/count20_carry__1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.922 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.922    clk_gen/count20_carry__2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.012 r  clk_gen/count20_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.012    clk_gen/count20_carry__3_n_6
    SLICE_X44Y50         FDRE                                         r  clk_gen/count2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X44Y50         FDRE                                         r  clk_gen/count2_reg[18]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    clk_gen/count2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_gen/CLK
    SLICE_X44Y48         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.134     1.723    clk_gen/count2[11]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.883 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.883    clk_gen/count20_carry__1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.922 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.922    clk_gen/count20_carry__2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.012 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.012    clk_gen/count20_carry__3_n_4
    SLICE_X44Y50         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X44Y50         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.320%)  route 0.134ns (23.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk_gen/CLK
    SLICE_X44Y48         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.134     1.723    clk_gen/count2[11]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.883 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.883    clk_gen/count20_carry__1_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.922 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.922    clk_gen/count20_carry__2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.961 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.961    clk_gen/count20_carry__3_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  clk_gen/count20_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.015    clk_gen/count20_carry__4_n_7
    SLICE_X44Y51         FDRE                                         r  clk_gen/count2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X44Y51         FDRE                                         r  clk_gen/count2_reg[21]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    clk_gen/count2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.332ns (57.139%)  route 0.249ns (42.861%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    clk_gen/CLK
    SLICE_X44Y53         FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_gen/count2_reg[31]/Q
                         net (fo=7, routed)           0.249     1.835    clk_gen/count2[31]
    SLICE_X44Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.880 r  clk_gen/count20_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.880    clk_gen/count2[9]
    SLICE_X44Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.026 r  clk_gen/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.026    clk_gen/count20_carry__1_n_5
    SLICE_X44Y48         FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_gen/CLK
    SLICE_X44Y48         FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X44Y48         FDRE (Hold_fdre_C_D)         0.105     1.823    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y48   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y48   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y48   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y48   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y48   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y49   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y49   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y49   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y49   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   clk_gen/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   clk_gen/count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   clk_gen/count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   clk_gen/count2_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   clk_gen/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   clk_gen/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   clk_gen/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   clk_gen/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   clk_gen/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   clk_gen/count2_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2451 Endpoints
Min Delay          2451 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Single_Cyc_SoC/gpio_module/gpO2_reg/Q_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LEDOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.985ns  (logic 4.686ns (39.103%)  route 7.298ns (60.897%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDCE                         0.000     0.000 r  Single_Cyc_SoC/gpio_module/gpO2_reg/Q_reg[21]/C
    SLICE_X31Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Single_Cyc_SoC/gpio_module/gpO2_reg/Q_reg[21]/Q
                         net (fo=2, routed)           1.118     1.574    Single_Cyc_SoC/gpio_module/gpO2_reg/Q[21]
    SLICE_X32Y43         LUT3 (Prop_lut3_I0_O)        0.152     1.726 r  Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[4]_inst_i_8/O
                         net (fo=7, routed)           1.036     2.762    Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[4]_inst_i_8_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I1_O)        0.326     3.088 r  Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           1.126     4.214    Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[5]_inst_i_14_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.124     4.338 r  Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.590     4.928    Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[5]_inst_i_7_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.124     5.052 r  Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.428     8.480    LEDOUT_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.985 r  LEDOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.985    LEDOUT[5]
    V5                                                                r  LEDOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/fetch_decode_cache/out_reg[55]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/fetch_decode_cache/out_reg[51]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.444ns  (logic 1.493ns (13.046%)  route 9.951ns (86.954%))
  Logic Levels:           7  (FDCE=1 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/fetch_decode_cache/out_reg[55]/C
    SLICE_X44Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Single_Cyc_SoC/mips/fetch_decode_cache/out_reg[55]/Q
                         net (fo=131, routed)         4.835     5.291    Single_Cyc_SoC/mips/rf/Q[6]
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.124     5.415 r  Single_Cyc_SoC/mips/rf/out[69]_i_6/O
                         net (fo=1, routed)           0.000     5.415    Single_Cyc_SoC/mips/rf/out[69]_i_6_n_0
    SLICE_X37Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     5.660 r  Single_Cyc_SoC/mips/rf/out_reg[69]_i_3/O
                         net (fo=1, routed)           0.000     5.660    Single_Cyc_SoC/mips/rf/out_reg[69]_i_3_n_0
    SLICE_X37Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     5.764 r  Single_Cyc_SoC/mips/rf/out_reg[69]_i_2/O
                         net (fo=2, routed)           1.452     7.216    Single_Cyc_SoC/mips/rf/reg_a1_output[21]
    SLICE_X34Y39         LUT6 (Prop_lut6_I2_O)        0.316     7.532 f  Single_Cyc_SoC/mips/rf/q[6]_i_13/O
                         net (fo=1, routed)           0.708     8.240    Single_Cyc_SoC/mips/rf/q[6]_i_13_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.364 f  Single_Cyc_SoC/mips/rf/q[6]_i_4/O
                         net (fo=35, routed)          2.087    10.450    Single_Cyc_SoC/mips/fetch/pc_reg/should_branch
    SLICE_X45Y34         LUT6 (Prop_lut6_I4_O)        0.124    10.574 r  Single_Cyc_SoC/mips/fetch/pc_reg/out[51]_i_1/O
                         net (fo=1, routed)           0.870    11.444    Single_Cyc_SoC/mips/fetch_decode_cache/D[20]
    SLICE_X44Y34         FDCE                                         r  Single_Cyc_SoC/mips/fetch_decode_cache/out_reg[51]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/gpio_module/gpO2_reg/Q_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LEDOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.352ns  (logic 4.776ns (42.077%)  route 6.575ns (57.923%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE                         0.000     0.000 r  Single_Cyc_SoC/gpio_module/gpO2_reg/Q_reg[27]/C
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Single_Cyc_SoC/gpio_module/gpO2_reg/Q_reg[27]/Q
                         net (fo=2, routed)           1.137     1.593    Single_Cyc_SoC/gpio_module/gpO2_reg/Q[27]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.124     1.717 r  Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[5]_inst_i_11/O
                         net (fo=7, routed)           1.627     3.344    Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[5]_inst_i_11_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.468 r  Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.468    Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[6]_inst_i_5_n_0
    SLICE_X32Y45         MUXF7 (Prop_muxf7_I1_O)      0.245     3.713 r  Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.713    Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[6]_inst_i_2_n_0
    SLICE_X32Y45         MUXF8 (Prop_muxf8_I0_O)      0.104     3.817 r  Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.811     7.628    LEDOUT_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.723    11.352 r  LEDOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.352    LEDOUT[6]
    U7                                                                r  LEDOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/execute/alu/multiplier_register_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.269ns  (logic 4.647ns (41.238%)  route 6.622ns (58.762%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/C
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/Q
                         net (fo=168, routed)         4.140     4.596    Single_Cyc_SoC/mips/decode_execute_cache/execute_stage_input[152]
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.146     4.742 r  Single_Cyc_SoC/mips/decode_execute_cache/multiplier_register0_i_14/O
                         net (fo=2, routed)           1.047     5.789    Single_Cyc_SoC/mips/execute/alu/alu_b_input[3]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[1])
                                                      4.045     9.834 r  Single_Cyc_SoC/mips/execute/alu/multiplier_register0/P[1]
                         net (fo=1, routed)           1.435    11.269    Single_Cyc_SoC/mips/execute/alu/multiplier_register0_n_104
    SLICE_X12Y32         FDRE                                         r  Single_Cyc_SoC/mips/execute/alu/multiplier_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/execute/alu/multiplier_register_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.219ns  (logic 4.647ns (41.420%)  route 6.572ns (58.580%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/C
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/Q
                         net (fo=168, routed)         4.140     4.596    Single_Cyc_SoC/mips/decode_execute_cache/execute_stage_input[152]
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.146     4.742 r  Single_Cyc_SoC/mips/decode_execute_cache/multiplier_register0_i_14/O
                         net (fo=2, routed)           1.047     5.789    Single_Cyc_SoC/mips/execute/alu/alu_b_input[3]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[9])
                                                      4.045     9.834 r  Single_Cyc_SoC/mips/execute/alu/multiplier_register0/P[9]
                         net (fo=1, routed)           1.386    11.219    Single_Cyc_SoC/mips/execute/alu/multiplier_register0_n_96
    SLICE_X12Y31         FDRE                                         r  Single_Cyc_SoC/mips/execute/alu/multiplier_register_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/execute/alu/multiplier_register_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.190ns  (logic 4.647ns (41.527%)  route 6.543ns (58.473%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/C
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/Q
                         net (fo=168, routed)         4.140     4.596    Single_Cyc_SoC/mips/decode_execute_cache/execute_stage_input[152]
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.146     4.742 r  Single_Cyc_SoC/mips/decode_execute_cache/multiplier_register0_i_14/O
                         net (fo=2, routed)           1.047     5.789    Single_Cyc_SoC/mips/execute/alu/alu_b_input[3]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[14])
                                                      4.045     9.834 r  Single_Cyc_SoC/mips/execute/alu/multiplier_register0/P[14]
                         net (fo=1, routed)           1.357    11.190    Single_Cyc_SoC/mips/execute/alu/multiplier_register0_n_91
    SLICE_X13Y32         FDRE                                         r  Single_Cyc_SoC/mips/execute/alu/multiplier_register_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/execute/alu/multiplier_register_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.151ns  (logic 4.647ns (41.673%)  route 6.504ns (58.327%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/C
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/Q
                         net (fo=168, routed)         4.140     4.596    Single_Cyc_SoC/mips/decode_execute_cache/execute_stage_input[152]
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.146     4.742 r  Single_Cyc_SoC/mips/decode_execute_cache/multiplier_register0_i_14/O
                         net (fo=2, routed)           1.047     5.789    Single_Cyc_SoC/mips/execute/alu/alu_b_input[3]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[16])
                                                      4.045     9.834 r  Single_Cyc_SoC/mips/execute/alu/multiplier_register0/P[16]
                         net (fo=1, routed)           1.317    11.151    Single_Cyc_SoC/mips/execute/alu/multiplier_register0_n_89
    SLICE_X12Y35         FDRE                                         r  Single_Cyc_SoC/mips/execute/alu/multiplier_register_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/execute/alu/multiplier_register_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.071ns  (logic 4.647ns (41.976%)  route 6.424ns (58.024%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/C
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/Q
                         net (fo=168, routed)         4.140     4.596    Single_Cyc_SoC/mips/decode_execute_cache/execute_stage_input[152]
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.146     4.742 r  Single_Cyc_SoC/mips/decode_execute_cache/multiplier_register0_i_14/O
                         net (fo=2, routed)           1.047     5.789    Single_Cyc_SoC/mips/execute/alu/alu_b_input[3]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[12])
                                                      4.045     9.834 r  Single_Cyc_SoC/mips/execute/alu/multiplier_register0/P[12]
                         net (fo=1, routed)           1.237    11.071    Single_Cyc_SoC/mips/execute/alu/multiplier_register0_n_93
    SLICE_X12Y33         FDRE                                         r  Single_Cyc_SoC/mips/execute/alu/multiplier_register_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/execute/alu/multiplier_register_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.994ns  (logic 4.647ns (42.267%)  route 6.347ns (57.733%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/C
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[152]/Q
                         net (fo=168, routed)         4.140     4.596    Single_Cyc_SoC/mips/decode_execute_cache/execute_stage_input[152]
    SLICE_X14Y31         LUT3 (Prop_lut3_I1_O)        0.146     4.742 r  Single_Cyc_SoC/mips/decode_execute_cache/multiplier_register0_i_14/O
                         net (fo=2, routed)           1.047     5.789    Single_Cyc_SoC/mips/execute/alu/alu_b_input[3]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[3]_P[13])
                                                      4.045     9.834 r  Single_Cyc_SoC/mips/execute/alu/multiplier_register0/P[13]
                         net (fo=1, routed)           1.161    10.994    Single_Cyc_SoC/mips/execute/alu/multiplier_register0_n_92
    SLICE_X12Y32         FDRE                                         r  Single_Cyc_SoC/mips/execute/alu/multiplier_register_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/gpio_module/gpO2_reg/Q_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LEDOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.991ns  (logic 4.364ns (39.701%)  route 6.627ns (60.299%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE                         0.000     0.000 r  Single_Cyc_SoC/gpio_module/gpO2_reg/Q_reg[27]/C
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Single_Cyc_SoC/gpio_module/gpO2_reg/Q_reg[27]/Q
                         net (fo=2, routed)           1.137     1.593    Single_Cyc_SoC/gpio_module/gpO2_reg/Q[27]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.124     1.717 r  Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[5]_inst_i_11/O
                         net (fo=7, routed)           1.397     3.114    Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[5]_inst_i_11_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.238 f  Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.665     3.903    Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[3]_inst_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124     4.027 r  Single_Cyc_SoC/gpio_module/gpO2_reg/LEDOUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.429     7.455    LEDOUT_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.991 r  LEDOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.991    LEDOUT[3]
    V8                                                                r  LEDOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/decode_execute_cache/out_reg[97]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/execute_memory_cache/out_reg[113]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.128ns (56.691%)  route 0.098ns (43.309%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[97]/C
    SLICE_X41Y36         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[97]/Q
                         net (fo=1, routed)           0.098     0.226    Single_Cyc_SoC/mips/execute_memory_cache/out_reg[58]_0[41]
    SLICE_X43Y36         FDCE                                         r  Single_Cyc_SoC/mips/execute_memory_cache/out_reg[113]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/execute_memory_cache/out_reg[108]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/memory_writeback_cache/out_reg[108]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.128ns (55.202%)  route 0.104ns (44.798%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/execute_memory_cache/out_reg[108]/C
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Single_Cyc_SoC/mips/execute_memory_cache/out_reg[108]/Q
                         net (fo=1, routed)           0.104     0.232    Single_Cyc_SoC/mips/memory_writeback_cache/memory_stage_input[8]
    SLICE_X43Y36         FDCE                                         r  Single_Cyc_SoC/mips/memory_writeback_cache/out_reg[108]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/decode_execute_cache/out_reg[45]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/execute_memory_cache/out_reg[45]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[45]/C
    SLICE_X30Y46         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[45]/Q
                         net (fo=7, routed)           0.070     0.234    Single_Cyc_SoC/mips/execute_memory_cache/out_reg[58]_0[33]
    SLICE_X30Y46         FDCE                                         r  Single_Cyc_SoC/mips/execute_memory_cache/out_reg[45]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/decode_execute_cache/out_reg[96]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/execute_memory_cache/out_reg[112]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[96]/C
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[96]/Q
                         net (fo=1, routed)           0.110     0.238    Single_Cyc_SoC/mips/execute_memory_cache/out_reg[58]_0[40]
    SLICE_X43Y36         FDCE                                         r  Single_Cyc_SoC/mips/execute_memory_cache/out_reg[112]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/decode_execute_cache/out_reg[98]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/execute_memory_cache/out_reg[114]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[98]/C
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[98]/Q
                         net (fo=1, routed)           0.120     0.248    Single_Cyc_SoC/mips/execute_memory_cache/out_reg[58]_0[42]
    SLICE_X43Y35         FDCE                                         r  Single_Cyc_SoC/mips/execute_memory_cache/out_reg[114]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/decode_execute_cache/out_reg[151]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/execute_memory_cache/out_reg[55]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.818%)  route 0.124ns (49.182%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[151]/C
    SLICE_X40Y38         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[151]/Q
                         net (fo=1, routed)           0.124     0.252    Single_Cyc_SoC/mips/execute_memory_cache/out_reg[58]_0[46]
    SLICE_X36Y38         FDCE                                         r  Single_Cyc_SoC/mips/execute_memory_cache/out_reg[55]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/decode_execute_cache/out_reg[154]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/execute_memory_cache/out_reg[58]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[154]/C
    SLICE_X40Y38         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[154]/Q
                         net (fo=1, routed)           0.124     0.252    Single_Cyc_SoC/mips/execute_memory_cache/out_reg[58]_0[48]
    SLICE_X40Y38         FDCE                                         r  Single_Cyc_SoC/mips/execute_memory_cache/out_reg[58]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/execute_memory_cache/out_reg[43]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/execute_memory_cache/out_reg[43]/C
    SLICE_X31Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Single_Cyc_SoC/mips/execute_memory_cache/out_reg[43]/Q
                         net (fo=3, routed)           0.113     0.254    Single_Cyc_SoC/gpio_module/gpO1_reg/D[27]
    SLICE_X32Y44         FDCE                                         r  Single_Cyc_SoC/gpio_module/gpO1_reg/Q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/decode_execute_cache/out_reg[153]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/mips/execute_memory_cache/out_reg[57]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[153]/C
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Single_Cyc_SoC/mips/decode_execute_cache/out_reg[153]/Q
                         net (fo=1, routed)           0.114     0.255    Single_Cyc_SoC/mips/execute_memory_cache/out_reg[58]_0[47]
    SLICE_X40Y36         FDCE                                         r  Single_Cyc_SoC/mips/execute_memory_cache/out_reg[57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Single_Cyc_SoC/mips/execute_memory_cache/out_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Single_Cyc_SoC/gpio_module/gpO2_reg/Q_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (50.061%)  route 0.128ns (49.939%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE                         0.000     0.000 r  Single_Cyc_SoC/mips/execute_memory_cache/out_reg[27]/C
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Single_Cyc_SoC/mips/execute_memory_cache/out_reg[27]/Q
                         net (fo=3, routed)           0.128     0.256    Single_Cyc_SoC/gpio_module/gpO2_reg/D[11]
    SLICE_X31Y41         FDCE                                         r  Single_Cyc_SoC/gpio_module/gpO2_reg/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.517ns  (logic 1.451ns (17.038%)  route 7.066ns (82.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=434, routed)         7.066     8.517    clk_gen/rst_IBUF
    SLICE_X44Y47         FDRE                                         r  clk_gen/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_gen/CLK
    SLICE_X44Y47         FDRE                                         r  clk_gen/count2_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.517ns  (logic 1.451ns (17.038%)  route 7.066ns (82.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=434, routed)         7.066     8.517    clk_gen/rst_IBUF
    SLICE_X44Y47         FDRE                                         r  clk_gen/count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_gen/CLK
    SLICE_X44Y47         FDRE                                         r  clk_gen/count2_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.517ns  (logic 1.451ns (17.038%)  route 7.066ns (82.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=434, routed)         7.066     8.517    clk_gen/rst_IBUF
    SLICE_X44Y47         FDRE                                         r  clk_gen/count2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_gen/CLK
    SLICE_X44Y47         FDRE                                         r  clk_gen/count2_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.517ns  (logic 1.451ns (17.038%)  route 7.066ns (82.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=434, routed)         7.066     8.517    clk_gen/rst_IBUF
    SLICE_X44Y47         FDRE                                         r  clk_gen/count2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_gen/CLK
    SLICE_X44Y47         FDRE                                         r  clk_gen/count2_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.370ns  (logic 1.451ns (17.339%)  route 6.919ns (82.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=434, routed)         6.919     8.370    clk_gen/rst_IBUF
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.448     4.789    clk_gen/CLK
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.370ns  (logic 1.451ns (17.339%)  route 6.919ns (82.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=434, routed)         6.919     8.370    clk_gen/rst_IBUF
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.448     4.789    clk_gen/CLK
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.370ns  (logic 1.451ns (17.339%)  route 6.919ns (82.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=434, routed)         6.919     8.370    clk_gen/rst_IBUF
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.448     4.789    clk_gen/CLK
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.370ns  (logic 1.451ns (17.339%)  route 6.919ns (82.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=434, routed)         6.919     8.370    clk_gen/rst_IBUF
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.448     4.789    clk_gen/CLK
    SLICE_X44Y46         FDRE                                         r  clk_gen/count2_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.935ns  (logic 1.451ns (20.926%)  route 5.484ns (79.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=434, routed)         5.484     6.935    clk_gen/rst_IBUF
    SLICE_X44Y48         FDRE                                         r  clk_gen/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_gen/CLK
    SLICE_X44Y48         FDRE                                         r  clk_gen/count2_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.935ns  (logic 1.451ns (20.926%)  route 5.484ns (79.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  rst_IBUF_inst/O
                         net (fo=434, routed)         5.484     6.935    clk_gen/rst_IBUF
    SLICE_X44Y48         FDRE                                         r  clk_gen/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449     4.790    clk_gen/CLK
    SLICE_X44Y48         FDRE                                         r  clk_gen/count2_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.639ns  (logic 0.219ns (8.313%)  route 2.419ns (91.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=434, routed)         2.419     2.639    clk_gen/rst_IBUF
    SLICE_X44Y51         FDRE                                         r  clk_gen/count2_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X44Y51         FDRE                                         r  clk_gen/count2_reg[21]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.639ns  (logic 0.219ns (8.313%)  route 2.419ns (91.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=434, routed)         2.419     2.639    clk_gen/rst_IBUF
    SLICE_X44Y51         FDRE                                         r  clk_gen/count2_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X44Y51         FDRE                                         r  clk_gen/count2_reg[22]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.639ns  (logic 0.219ns (8.313%)  route 2.419ns (91.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=434, routed)         2.419     2.639    clk_gen/rst_IBUF
    SLICE_X44Y51         FDRE                                         r  clk_gen/count2_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X44Y51         FDRE                                         r  clk_gen/count2_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.639ns  (logic 0.219ns (8.313%)  route 2.419ns (91.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=434, routed)         2.419     2.639    clk_gen/rst_IBUF
    SLICE_X44Y51         FDRE                                         r  clk_gen/count2_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X44Y51         FDRE                                         r  clk_gen/count2_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.682ns  (logic 0.219ns (8.180%)  route 2.462ns (91.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=434, routed)         2.462     2.682    clk_gen/rst_IBUF
    SLICE_X44Y50         FDRE                                         r  clk_gen/count2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X44Y50         FDRE                                         r  clk_gen/count2_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.682ns  (logic 0.219ns (8.180%)  route 2.462ns (91.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=434, routed)         2.462     2.682    clk_gen/rst_IBUF
    SLICE_X44Y50         FDRE                                         r  clk_gen/count2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X44Y50         FDRE                                         r  clk_gen/count2_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.682ns  (logic 0.219ns (8.180%)  route 2.462ns (91.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=434, routed)         2.462     2.682    clk_gen/rst_IBUF
    SLICE_X44Y50         FDRE                                         r  clk_gen/count2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X44Y50         FDRE                                         r  clk_gen/count2_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.682ns  (logic 0.219ns (8.180%)  route 2.462ns (91.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=434, routed)         2.462     2.682    clk_gen/rst_IBUF
    SLICE_X44Y50         FDRE                                         r  clk_gen/count2_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_gen/CLK
    SLICE_X44Y50         FDRE                                         r  clk_gen/count2_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.699ns  (logic 0.219ns (8.127%)  route 2.480ns (91.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=434, routed)         2.480     2.699    clk_gen/rst_IBUF
    SLICE_X44Y49         FDRE                                         r  clk_gen/count2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_gen/CLK
    SLICE_X44Y49         FDRE                                         r  clk_gen/count2_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_gen/count2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.699ns  (logic 0.219ns (8.127%)  route 2.480ns (91.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=434, routed)         2.480     2.699    clk_gen/rst_IBUF
    SLICE_X44Y49         FDRE                                         r  clk_gen/count2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk_gen/CLK
    SLICE_X44Y49         FDRE                                         r  clk_gen/count2_reg[14]/C





