<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>adc_fft_if_COREFFT_0_COREFFT</name><vendor/><library/><version/><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>rtl\in_place\vlog\core\adc_fft_if_COREFFT_0_uram_smGen.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="1"><name>twiddle32.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="2"><name>input_vector.mon</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="3"><name>rtl\in_place\vlog\core\COREFFT.v</name><logicalName>COREFFT_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="4"><name>rtl\in_place\vlog\core\fftDp.v</name><logicalName>COREFFT_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="5"><name>rtl\in_place\vlog\core\COREFFT_TOP.v</name><logicalName>COREFFT_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="6"><name>rtl\in_place\vlog\test\user\fft_tb_inc32.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="7"><name>..\..\..\Actel\DirectCore\COREFFT\7.0.104\rtl\in_place\vlog\test\user\bhvKit.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="8"><name>rtl\in_place\vlog\test\user\in_place_FFT_tb.v</name><logicalName>COREFFT_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file><file fileid="9"><name>..\..\..\Actel\DirectCore\COREFFT\7.0.104\coreparameters.v</name><logicalName>COREFFT_LIB</logicalName><userFileType>Verilog</userFileType><vendorExtensions><isIncludeFile/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>Simulation</name></view></views></hwModel></Component>