// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "05/18/2025 13:44:12"

// 
// Device: Altera EP4CE22F17C8L Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module tp2_e5_ERV25_grupo2 (
	take_new_pc,
	branch_result,
	clk,
	reset,
	pc_next,
	pc_new,
	instr_type,
	pc,
	imm_op,
	pc_op,
	pc_target_ad,
	c,
	c_write_back);
output 	take_new_pc;
output 	branch_result;
input 	clk;
input 	reset;
output 	[31:0] pc_next;
output 	[31:0] pc_new;
output 	[2:0] instr_type;
output 	[31:0] pc;
output 	[31:0] imm_op;
output 	[31:0] pc_op;
output 	[31:0] pc_target_ad;
output 	[31:0] c;
output 	[31:0] c_write_back;

// Design Ports Information
// take_new_pc	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_result	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_next[31]	=>  Location: LCCOMB_X35_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_next[30]	=>  Location: LCCOMB_X34_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_next[29]	=>  Location: LCCOMB_X34_Y13_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_next[28]	=>  Location: LCCOMB_X34_Y13_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_next[27]	=>  Location: LCCOMB_X34_Y13_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_next[26]	=>  Location: LCCOMB_X34_Y13_N8,	 I/O Standard: None,	 Current Strength: Default
// pc_next[25]	=>  Location: LCCOMB_X34_Y13_N10,	 I/O Standard: None,	 Current Strength: Default
// pc_next[24]	=>  Location: LCCOMB_X34_Y13_N12,	 I/O Standard: None,	 Current Strength: Default
// pc_next[23]	=>  Location: LCCOMB_X32_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_next[22]	=>  Location: LCCOMB_X34_Y13_N14,	 I/O Standard: None,	 Current Strength: Default
// pc_next[21]	=>  Location: LCCOMB_X35_Y13_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_next[20]	=>  Location: LCCOMB_X34_Y13_N16,	 I/O Standard: None,	 Current Strength: Default
// pc_next[19]	=>  Location: LCCOMB_X32_Y13_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_next[18]	=>  Location: LCCOMB_X35_Y13_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_next[17]	=>  Location: LCCOMB_X35_Y13_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_next[16]	=>  Location: LCCOMB_X35_Y13_N8,	 I/O Standard: None,	 Current Strength: Default
// pc_next[15]	=>  Location: LCCOMB_X37_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_next[14]	=>  Location: LCCOMB_X35_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_next[13]	=>  Location: LCCOMB_X34_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_next[12]	=>  Location: LCCOMB_X31_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_next[11]	=>  Location: LCCOMB_X31_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_next[10]	=>  Location: LCCOMB_X31_Y14_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_next[9]	=>  Location: LCCOMB_X31_Y15_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_next[8]	=>  Location: LCCOMB_X31_Y15_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_next[7]	=>  Location: LCCOMB_X31_Y15_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_next[6]	=>  Location: LCCOMB_X31_Y15_N8,	 I/O Standard: None,	 Current Strength: Default
// pc_next[5]	=>  Location: LCCOMB_X30_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_next[4]	=>  Location: LCCOMB_X30_Y15_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_next[3]	=>  Location: LCCOMB_X31_Y15_N10,	 I/O Standard: None,	 Current Strength: Default
// pc_next[2]	=>  Location: LCCOMB_X31_Y15_N12,	 I/O Standard: None,	 Current Strength: Default
// pc_next[1]	=>  Location: LCCOMB_X31_Y14_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_next[0]	=>  Location: LCCOMB_X31_Y14_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_new[31]	=>  Location: LCCOMB_X32_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[30]	=>  Location: LCCOMB_X34_Y13_N18,	 I/O Standard: None,	 Current Strength: Default
// pc_new[29]	=>  Location: LCCOMB_X34_Y13_N20,	 I/O Standard: None,	 Current Strength: Default
// pc_new[28]	=>  Location: LCCOMB_X34_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[27]	=>  Location: LCCOMB_X32_Y14_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_new[26]	=>  Location: LCCOMB_X32_Y13_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_new[25]	=>  Location: LCCOMB_X31_Y14_N8,	 I/O Standard: None,	 Current Strength: Default
// pc_new[24]	=>  Location: LCCOMB_X32_Y13_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_new[23]	=>  Location: LCCOMB_X32_Y13_N8,	 I/O Standard: None,	 Current Strength: Default
// pc_new[22]	=>  Location: LCCOMB_X32_Y13_N10,	 I/O Standard: None,	 Current Strength: Default
// pc_new[21]	=>  Location: LCCOMB_X34_Y13_N22,	 I/O Standard: None,	 Current Strength: Default
// pc_new[20]	=>  Location: LCCOMB_X32_Y13_N12,	 I/O Standard: None,	 Current Strength: Default
// pc_new[19]	=>  Location: LCCOMB_X32_Y13_N14,	 I/O Standard: None,	 Current Strength: Default
// pc_new[18]	=>  Location: LCCOMB_X35_Y13_N10,	 I/O Standard: None,	 Current Strength: Default
// pc_new[17]	=>  Location: LCCOMB_X35_Y16_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_new[16]	=>  Location: LCCOMB_X35_Y16_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_new[15]	=>  Location: LCCOMB_X37_Y16_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_new[14]	=>  Location: LCCOMB_X35_Y16_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_new[13]	=>  Location: LCCOMB_X35_Y16_N8,	 I/O Standard: None,	 Current Strength: Default
// pc_new[12]	=>  Location: LCCOMB_X35_Y16_N10,	 I/O Standard: None,	 Current Strength: Default
// pc_new[11]	=>  Location: LCCOMB_X35_Y16_N12,	 I/O Standard: None,	 Current Strength: Default
// pc_new[10]	=>  Location: LCCOMB_X35_Y16_N14,	 I/O Standard: None,	 Current Strength: Default
// pc_new[9]	=>  Location: LCCOMB_X35_Y16_N16,	 I/O Standard: None,	 Current Strength: Default
// pc_new[8]	=>  Location: LCCOMB_X35_Y16_N18,	 I/O Standard: None,	 Current Strength: Default
// pc_new[7]	=>  Location: LCCOMB_X32_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_new[6]	=>  Location: LCCOMB_X35_Y16_N20,	 I/O Standard: None,	 Current Strength: Default
// pc_new[5]	=>  Location: LCCOMB_X35_Y16_N22,	 I/O Standard: None,	 Current Strength: Default
// pc_new[4]	=>  Location: LCCOMB_X34_Y16_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_new[3]	=>  Location: LCCOMB_X32_Y16_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_new[2]	=>  Location: LCCOMB_X32_Y14_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_new[1]	=>  Location: LCCOMB_X32_Y14_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_new[0]	=>  Location: LCCOMB_X32_Y14_N8,	 I/O Standard: None,	 Current Strength: Default
// instr_type[2]	=>  Location: LCCOMB_X32_Y13_N16,	 I/O Standard: None,	 Current Strength: Default
// instr_type[1]	=>  Location: LCCOMB_X31_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// instr_type[0]	=>  Location: LCCOMB_X32_Y14_N10,	 I/O Standard: None,	 Current Strength: Default
// pc[31]	=>  Location: LCCOMB_X32_Y14_N12,	 I/O Standard: None,	 Current Strength: Default
// pc[30]	=>  Location: LCCOMB_X32_Y14_N14,	 I/O Standard: None,	 Current Strength: Default
// pc[29]	=>  Location: LCCOMB_X32_Y14_N16,	 I/O Standard: None,	 Current Strength: Default
// pc[28]	=>  Location: LCCOMB_X32_Y14_N18,	 I/O Standard: None,	 Current Strength: Default
// pc[27]	=>  Location: LCCOMB_X32_Y14_N20,	 I/O Standard: None,	 Current Strength: Default
// pc[26]	=>  Location: LCCOMB_X32_Y13_N18,	 I/O Standard: None,	 Current Strength: Default
// pc[25]	=>  Location: LCCOMB_X32_Y14_N22,	 I/O Standard: None,	 Current Strength: Default
// pc[24]	=>  Location: LCCOMB_X32_Y14_N24,	 I/O Standard: None,	 Current Strength: Default
// pc[23]	=>  Location: LCCOMB_X32_Y14_N26,	 I/O Standard: None,	 Current Strength: Default
// pc[22]	=>  Location: LCCOMB_X39_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// pc[21]	=>  Location: LCCOMB_X39_Y14_N2,	 I/O Standard: None,	 Current Strength: Default
// pc[20]	=>  Location: LCCOMB_X38_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// pc[19]	=>  Location: LCCOMB_X40_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// pc[18]	=>  Location: LCCOMB_X39_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// pc[17]	=>  Location: LCCOMB_X39_Y14_N4,	 I/O Standard: None,	 Current Strength: Default
// pc[16]	=>  Location: LCCOMB_X39_Y14_N6,	 I/O Standard: None,	 Current Strength: Default
// pc[15]	=>  Location: LCCOMB_X40_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// pc[14]	=>  Location: LCCOMB_X38_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// pc[13]	=>  Location: LCCOMB_X39_Y14_N8,	 I/O Standard: None,	 Current Strength: Default
// pc[12]	=>  Location: LCCOMB_X39_Y14_N10,	 I/O Standard: None,	 Current Strength: Default
// pc[11]	=>  Location: LCCOMB_X40_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// pc[10]	=>  Location: LCCOMB_X39_Y14_N12,	 I/O Standard: None,	 Current Strength: Default
// pc[9]	=>  Location: LCCOMB_X40_Y15_N2,	 I/O Standard: None,	 Current Strength: Default
// pc[8]	=>  Location: LCCOMB_X40_Y14_N2,	 I/O Standard: None,	 Current Strength: Default
// pc[7]	=>  Location: LCCOMB_X31_Y15_N14,	 I/O Standard: None,	 Current Strength: Default
// pc[6]	=>  Location: LCCOMB_X31_Y15_N16,	 I/O Standard: None,	 Current Strength: Default
// pc[5]	=>  Location: LCCOMB_X31_Y15_N18,	 I/O Standard: None,	 Current Strength: Default
// pc[4]	=>  Location: LCCOMB_X31_Y15_N20,	 I/O Standard: None,	 Current Strength: Default
// pc[3]	=>  Location: LCCOMB_X31_Y15_N22,	 I/O Standard: None,	 Current Strength: Default
// pc[2]	=>  Location: LCCOMB_X31_Y15_N24,	 I/O Standard: None,	 Current Strength: Default
// pc[1]	=>  Location: LCCOMB_X31_Y15_N26,	 I/O Standard: None,	 Current Strength: Default
// pc[0]	=>  Location: LCCOMB_X31_Y15_N28,	 I/O Standard: None,	 Current Strength: Default
// imm_op[31]	=>  Location: LCCOMB_X30_Y15_N4,	 I/O Standard: None,	 Current Strength: Default
// imm_op[30]	=>  Location: LCCOMB_X12_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[29]	=>  Location: LCCOMB_X30_Y15_N6,	 I/O Standard: None,	 Current Strength: Default
// imm_op[28]	=>  Location: LCCOMB_X29_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[27]	=>  Location: LCCOMB_X30_Y15_N8,	 I/O Standard: None,	 Current Strength: Default
// imm_op[26]	=>  Location: LCCOMB_X30_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[25]	=>  Location: LCCOMB_X31_Y14_N10,	 I/O Standard: None,	 Current Strength: Default
// imm_op[24]	=>  Location: LCCOMB_X41_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[23]	=>  Location: LCCOMB_X44_Y31_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[22]	=>  Location: LCCOMB_X46_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[21]	=>  Location: LCCOMB_X6_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[20]	=>  Location: LCCOMB_X2_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[19]	=>  Location: LCCOMB_X9_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[18]	=>  Location: LCCOMB_X41_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[17]	=>  Location: LCCOMB_X40_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[16]	=>  Location: LCCOMB_X16_Y1_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[15]	=>  Location: LCCOMB_X36_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[14]	=>  Location: LCCOMB_X41_Y14_N2,	 I/O Standard: None,	 Current Strength: Default
// imm_op[13]	=>  Location: LCCOMB_X9_Y33_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[12]	=>  Location: LCCOMB_X52_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[11]	=>  Location: LCCOMB_X41_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[10]	=>  Location: LCCOMB_X45_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[9]	=>  Location: LCCOMB_X40_Y14_N4,	 I/O Standard: None,	 Current Strength: Default
// imm_op[8]	=>  Location: LCCOMB_X28_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[7]	=>  Location: LCCOMB_X39_Y14_N14,	 I/O Standard: None,	 Current Strength: Default
// imm_op[6]	=>  Location: LCCOMB_X39_Y14_N16,	 I/O Standard: None,	 Current Strength: Default
// imm_op[5]	=>  Location: LCCOMB_X39_Y14_N18,	 I/O Standard: None,	 Current Strength: Default
// imm_op[4]	=>  Location: LCCOMB_X11_Y28_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[3]	=>  Location: LCCOMB_X48_Y29_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[2]	=>  Location: LCCOMB_X39_Y14_N20,	 I/O Standard: None,	 Current Strength: Default
// imm_op[1]	=>  Location: LCCOMB_X15_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// imm_op[0]	=>  Location: LCCOMB_X40_Y14_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_op[31]	=>  Location: LCCOMB_X39_Y14_N22,	 I/O Standard: None,	 Current Strength: Default
// pc_op[30]	=>  Location: LCCOMB_X40_Y14_N8,	 I/O Standard: None,	 Current Strength: Default
// pc_op[29]	=>  Location: LCCOMB_X39_Y14_N24,	 I/O Standard: None,	 Current Strength: Default
// pc_op[28]	=>  Location: LCCOMB_X40_Y14_N10,	 I/O Standard: None,	 Current Strength: Default
// pc_op[27]	=>  Location: LCCOMB_X39_Y14_N26,	 I/O Standard: None,	 Current Strength: Default
// pc_op[26]	=>  Location: LCCOMB_X32_Y14_N28,	 I/O Standard: None,	 Current Strength: Default
// pc_op[25]	=>  Location: LCCOMB_X31_Y14_N12,	 I/O Standard: None,	 Current Strength: Default
// pc_op[24]	=>  Location: LCCOMB_X37_Y16_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_op[23]	=>  Location: LCCOMB_X32_Y14_N30,	 I/O Standard: None,	 Current Strength: Default
// pc_op[22]	=>  Location: LCCOMB_X40_Y14_N12,	 I/O Standard: None,	 Current Strength: Default
// pc_op[21]	=>  Location: LCCOMB_X31_Y15_N30,	 I/O Standard: None,	 Current Strength: Default
// pc_op[20]	=>  Location: LCCOMB_X40_Y14_N14,	 I/O Standard: None,	 Current Strength: Default
// pc_op[19]	=>  Location: LCCOMB_X39_Y14_N28,	 I/O Standard: None,	 Current Strength: Default
// pc_op[18]	=>  Location: LCCOMB_X38_Y13_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_op[17]	=>  Location: LCCOMB_X39_Y14_N30,	 I/O Standard: None,	 Current Strength: Default
// pc_op[16]	=>  Location: LCCOMB_X38_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_op[15]	=>  Location: LCCOMB_X38_Y12_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_op[14]	=>  Location: LCCOMB_X40_Y15_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_op[13]	=>  Location: LCCOMB_X40_Y15_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_op[12]	=>  Location: LCCOMB_X40_Y15_N8,	 I/O Standard: None,	 Current Strength: Default
// pc_op[11]	=>  Location: LCCOMB_X38_Y12_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_op[10]	=>  Location: LCCOMB_X38_Y12_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_op[9]	=>  Location: LCCOMB_X40_Y15_N10,	 I/O Standard: None,	 Current Strength: Default
// pc_op[8]	=>  Location: LCCOMB_X38_Y12_N8,	 I/O Standard: None,	 Current Strength: Default
// pc_op[7]	=>  Location: LCCOMB_X38_Y12_N10,	 I/O Standard: None,	 Current Strength: Default
// pc_op[6]	=>  Location: LCCOMB_X40_Y15_N12,	 I/O Standard: None,	 Current Strength: Default
// pc_op[5]	=>  Location: LCCOMB_X40_Y15_N14,	 I/O Standard: None,	 Current Strength: Default
// pc_op[4]	=>  Location: LCCOMB_X38_Y12_N12,	 I/O Standard: None,	 Current Strength: Default
// pc_op[3]	=>  Location: LCCOMB_X38_Y12_N14,	 I/O Standard: None,	 Current Strength: Default
// pc_op[2]	=>  Location: LCCOMB_X35_Y13_N12,	 I/O Standard: None,	 Current Strength: Default
// pc_op[1]	=>  Location: LCCOMB_X34_Y13_N24,	 I/O Standard: None,	 Current Strength: Default
// pc_op[0]	=>  Location: LCCOMB_X34_Y13_N26,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[31]	=>  Location: LCCOMB_X35_Y13_N14,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[30]	=>  Location: LCCOMB_X35_Y13_N16,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[29]	=>  Location: LCCOMB_X34_Y13_N28,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[28]	=>  Location: LCCOMB_X35_Y13_N18,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[27]	=>  Location: LCCOMB_X35_Y13_N20,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[26]	=>  Location: LCCOMB_X35_Y13_N22,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[25]	=>  Location: LCCOMB_X35_Y13_N24,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[24]	=>  Location: LCCOMB_X34_Y13_N30,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[23]	=>  Location: LCCOMB_X32_Y13_N20,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[22]	=>  Location: LCCOMB_X35_Y13_N26,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[21]	=>  Location: LCCOMB_X35_Y13_N28,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[20]	=>  Location: LCCOMB_X32_Y13_N22,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[19]	=>  Location: LCCOMB_X35_Y13_N30,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[18]	=>  Location: LCCOMB_X38_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[17]	=>  Location: LCCOMB_X38_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[16]	=>  Location: LCCOMB_X39_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[15]	=>  Location: LCCOMB_X39_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[14]	=>  Location: LCCOMB_X38_Y16_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[13]	=>  Location: LCCOMB_X37_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[12]	=>  Location: LCCOMB_X38_Y18_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[11]	=>  Location: LCCOMB_X38_Y18_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[10]	=>  Location: LCCOMB_X38_Y18_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[9]	=>  Location: LCCOMB_X37_Y16_N6,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[8]	=>  Location: LCCOMB_X39_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[7]	=>  Location: LCCOMB_X38_Y18_N8,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[6]	=>  Location: LCCOMB_X39_Y18_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[5]	=>  Location: LCCOMB_X38_Y18_N10,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[4]	=>  Location: LCCOMB_X32_Y16_N4,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[3]	=>  Location: LCCOMB_X39_Y17_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[2]	=>  Location: LCCOMB_X39_Y16_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[1]	=>  Location: LCCOMB_X38_Y17_N2,	 I/O Standard: None,	 Current Strength: Default
// pc_target_ad[0]	=>  Location: LCCOMB_X38_Y17_N4,	 I/O Standard: None,	 Current Strength: Default
// c[31]	=>  Location: LCCOMB_X43_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// c[30]	=>  Location: LCCOMB_X8_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// c[29]	=>  Location: LCCOMB_X37_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// c[28]	=>  Location: LCCOMB_X38_Y17_N6,	 I/O Standard: None,	 Current Strength: Default
// c[27]	=>  Location: LCCOMB_X26_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// c[26]	=>  Location: LCCOMB_X38_Y17_N8,	 I/O Standard: None,	 Current Strength: Default
// c[25]	=>  Location: LCCOMB_X37_Y17_N2,	 I/O Standard: None,	 Current Strength: Default
// c[24]	=>  Location: LCCOMB_X29_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// c[23]	=>  Location: LCCOMB_X37_Y18_N2,	 I/O Standard: None,	 Current Strength: Default
// c[22]	=>  Location: LCCOMB_X15_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// c[21]	=>  Location: LCCOMB_X24_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// c[20]	=>  Location: LCCOMB_X38_Y17_N10,	 I/O Standard: None,	 Current Strength: Default
// c[19]	=>  Location: LCCOMB_X16_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// c[18]	=>  Location: LCCOMB_X3_Y27_N0,	 I/O Standard: None,	 Current Strength: Default
// c[17]	=>  Location: LCCOMB_X29_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// c[16]	=>  Location: LCCOMB_X6_Y26_N2,	 I/O Standard: None,	 Current Strength: Default
// c[15]	=>  Location: LCCOMB_X5_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// c[14]	=>  Location: LCCOMB_X48_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// c[13]	=>  Location: LCCOMB_X6_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// c[12]	=>  Location: LCCOMB_X3_Y25_N0,	 I/O Standard: None,	 Current Strength: Default
// c[11]	=>  Location: LCCOMB_X6_Y28_N0,	 I/O Standard: None,	 Current Strength: Default
// c[10]	=>  Location: LCCOMB_X4_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// c[9]	=>  Location: LCCOMB_X52_Y3_N0,	 I/O Standard: None,	 Current Strength: Default
// c[8]	=>  Location: LCCOMB_X4_Y24_N2,	 I/O Standard: None,	 Current Strength: Default
// c[7]	=>  Location: LCCOMB_X39_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// c[6]	=>  Location: LCCOMB_X4_Y24_N4,	 I/O Standard: None,	 Current Strength: Default
// c[5]	=>  Location: LCCOMB_X4_Y24_N6,	 I/O Standard: None,	 Current Strength: Default
// c[4]	=>  Location: LCCOMB_X17_Y33_N0,	 I/O Standard: None,	 Current Strength: Default
// c[3]	=>  Location: LCCOMB_X26_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// c[2]	=>  Location: LCCOMB_X41_Y1_N0,	 I/O Standard: None,	 Current Strength: Default
// c[1]	=>  Location: LCCOMB_X9_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// c[0]	=>  Location: LCCOMB_X7_Y3_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[31]	=>  Location: LCCOMB_X9_Y2_N2,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[30]	=>  Location: LCCOMB_X8_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[29]	=>  Location: LCCOMB_X9_Y2_N4,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[28]	=>  Location: LCCOMB_X15_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[27]	=>  Location: LCCOMB_X9_Y2_N6,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[26]	=>  Location: LCCOMB_X46_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[25]	=>  Location: LCCOMB_X9_Y2_N8,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[24]	=>  Location: LCCOMB_X18_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[23]	=>  Location: LCCOMB_X9_Y2_N10,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[22]	=>  Location: LCCOMB_X9_Y8_N2,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[21]	=>  Location: LCCOMB_X19_Y28_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[20]	=>  Location: LCCOMB_X49_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[19]	=>  Location: LCCOMB_X50_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[18]	=>  Location: LCCOMB_X1_Y29_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[17]	=>  Location: LCCOMB_X48_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[16]	=>  Location: LCCOMB_X50_Y9_N2,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[15]	=>  Location: LCCOMB_X9_Y2_N12,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[14]	=>  Location: LCCOMB_X50_Y9_N4,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[13]	=>  Location: LCCOMB_X49_Y30_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[12]	=>  Location: LCCOMB_X10_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[11]	=>  Location: LCCOMB_X52_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[10]	=>  Location: LCCOMB_X49_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[9]	=>  Location: LCCOMB_X50_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[8]	=>  Location: LCCOMB_X50_Y9_N6,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[7]	=>  Location: LCCOMB_X50_Y9_N8,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[6]	=>  Location: LCCOMB_X25_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[5]	=>  Location: LCCOMB_X49_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[4]	=>  Location: LCCOMB_X48_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[3]	=>  Location: LCCOMB_X47_Y25_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[2]	=>  Location: LCCOMB_X44_Y29_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[1]	=>  Location: LCCOMB_X47_Y29_N0,	 I/O Standard: None,	 Current Strength: Default
// c_write_back[0]	=>  Location: LCCOMB_X46_Y30_N0,	 I/O Standard: None,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \take_new_pc~output_o ;
wire \branch_result~output_o ;
wire \pc_next[31]~output0_o ;
wire \pc_next[30]~output0_o ;
wire \pc_next[29]~output0_o ;
wire \pc_next[28]~output0_o ;
wire \pc_next[27]~output0_o ;
wire \pc_next[26]~output0_o ;
wire \pc_next[25]~output0_o ;
wire \pc_next[24]~output0_o ;
wire \pc_next[23]~output0_o ;
wire \pc_next[22]~output0_o ;
wire \pc_next[21]~output0_o ;
wire \pc_next[20]~output0_o ;
wire \pc_next[19]~output0_o ;
wire \pc_next[18]~output0_o ;
wire \pc_next[17]~output0_o ;
wire \pc_next[16]~output0_o ;
wire \pc_next[15]~output0_o ;
wire \pc_next[14]~output0_o ;
wire \pc_next[13]~output0_o ;
wire \pc_next[12]~output0_o ;
wire \pc_next[11]~output0_o ;
wire \pc_next[10]~output0_o ;
wire \pc_next[9]~output0_o ;
wire \pc_next[8]~output0_o ;
wire \pc_next[7]~output0_o ;
wire \pc_next[6]~output0_o ;
wire \pc_next[5]~output0_o ;
wire \pc_next[4]~output0_o ;
wire \pc_next[3]~output0_o ;
wire \pc_next[2]~output0_o ;
wire \pc_next[1]~output0_o ;
wire \pc_next[0]~output0_o ;
wire \pc_new[31]~output0_o ;
wire \pc_new[30]~output0_o ;
wire \pc_new[29]~output0_o ;
wire \pc_new[28]~output0_o ;
wire \pc_new[27]~output0_o ;
wire \pc_new[26]~output0_o ;
wire \pc_new[25]~output0_o ;
wire \pc_new[24]~output0_o ;
wire \pc_new[23]~output0_o ;
wire \pc_new[22]~output0_o ;
wire \pc_new[21]~output0_o ;
wire \pc_new[20]~output0_o ;
wire \pc_new[19]~output0_o ;
wire \pc_new[18]~output0_o ;
wire \pc_new[17]~output0_o ;
wire \pc_new[16]~output0_o ;
wire \pc_new[15]~output0_o ;
wire \pc_new[14]~output0_o ;
wire \pc_new[13]~output0_o ;
wire \pc_new[12]~output0_o ;
wire \pc_new[11]~output0_o ;
wire \pc_new[10]~output0_o ;
wire \pc_new[9]~output0_o ;
wire \pc_new[8]~output0_o ;
wire \pc_new[7]~output0_o ;
wire \pc_new[6]~output0_o ;
wire \pc_new[5]~output0_o ;
wire \pc_new[4]~output0_o ;
wire \pc_new[3]~output0_o ;
wire \pc_new[2]~output0_o ;
wire \pc_new[1]~output0_o ;
wire \pc_new[0]~output0_o ;
wire \instr_type[2]~output0_o ;
wire \instr_type[1]~output0_o ;
wire \instr_type[0]~output0_o ;
wire \pc[31]~output0_o ;
wire \pc[30]~output0_o ;
wire \pc[29]~output0_o ;
wire \pc[28]~output0_o ;
wire \pc[27]~output0_o ;
wire \pc[26]~output0_o ;
wire \pc[25]~output0_o ;
wire \pc[24]~output0_o ;
wire \pc[23]~output0_o ;
wire \pc[22]~output0_o ;
wire \pc[21]~output0_o ;
wire \pc[20]~output0_o ;
wire \pc[19]~output0_o ;
wire \pc[18]~output0_o ;
wire \pc[17]~output0_o ;
wire \pc[16]~output0_o ;
wire \pc[15]~output0_o ;
wire \pc[14]~output0_o ;
wire \pc[13]~output0_o ;
wire \pc[12]~output0_o ;
wire \pc[11]~output0_o ;
wire \pc[10]~output0_o ;
wire \pc[9]~output0_o ;
wire \pc[8]~output0_o ;
wire \pc[7]~output0_o ;
wire \pc[6]~output0_o ;
wire \pc[5]~output0_o ;
wire \pc[4]~output0_o ;
wire \pc[3]~output0_o ;
wire \pc[2]~output0_o ;
wire \pc[1]~output0_o ;
wire \pc[0]~output0_o ;
wire \imm_op[31]~output0_o ;
wire \imm_op[30]~output0_o ;
wire \imm_op[29]~output0_o ;
wire \imm_op[28]~output0_o ;
wire \imm_op[27]~output0_o ;
wire \imm_op[26]~output0_o ;
wire \imm_op[25]~output0_o ;
wire \imm_op[24]~output0_o ;
wire \imm_op[23]~output0_o ;
wire \imm_op[22]~output0_o ;
wire \imm_op[21]~output0_o ;
wire \imm_op[20]~output0_o ;
wire \imm_op[19]~output0_o ;
wire \imm_op[18]~output0_o ;
wire \imm_op[17]~output0_o ;
wire \imm_op[16]~output0_o ;
wire \imm_op[15]~output0_o ;
wire \imm_op[14]~output0_o ;
wire \imm_op[13]~output0_o ;
wire \imm_op[12]~output0_o ;
wire \imm_op[11]~output0_o ;
wire \imm_op[10]~output0_o ;
wire \imm_op[9]~output0_o ;
wire \imm_op[8]~output0_o ;
wire \imm_op[7]~output0_o ;
wire \imm_op[6]~output0_o ;
wire \imm_op[5]~output0_o ;
wire \imm_op[4]~output0_o ;
wire \imm_op[3]~output0_o ;
wire \imm_op[2]~output0_o ;
wire \imm_op[1]~output0_o ;
wire \imm_op[0]~output0_o ;
wire \pc_op[31]~output0_o ;
wire \pc_op[30]~output0_o ;
wire \pc_op[29]~output0_o ;
wire \pc_op[28]~output0_o ;
wire \pc_op[27]~output0_o ;
wire \pc_op[26]~output0_o ;
wire \pc_op[25]~output0_o ;
wire \pc_op[24]~output0_o ;
wire \pc_op[23]~output0_o ;
wire \pc_op[22]~output0_o ;
wire \pc_op[21]~output0_o ;
wire \pc_op[20]~output0_o ;
wire \pc_op[19]~output0_o ;
wire \pc_op[18]~output0_o ;
wire \pc_op[17]~output0_o ;
wire \pc_op[16]~output0_o ;
wire \pc_op[15]~output0_o ;
wire \pc_op[14]~output0_o ;
wire \pc_op[13]~output0_o ;
wire \pc_op[12]~output0_o ;
wire \pc_op[11]~output0_o ;
wire \pc_op[10]~output0_o ;
wire \pc_op[9]~output0_o ;
wire \pc_op[8]~output0_o ;
wire \pc_op[7]~output0_o ;
wire \pc_op[6]~output0_o ;
wire \pc_op[5]~output0_o ;
wire \pc_op[4]~output0_o ;
wire \pc_op[3]~output0_o ;
wire \pc_op[2]~output0_o ;
wire \pc_op[1]~output0_o ;
wire \pc_op[0]~output0_o ;
wire \pc_target_ad[31]~output0_o ;
wire \pc_target_ad[30]~output0_o ;
wire \pc_target_ad[29]~output0_o ;
wire \pc_target_ad[28]~output0_o ;
wire \pc_target_ad[27]~output0_o ;
wire \pc_target_ad[26]~output0_o ;
wire \pc_target_ad[25]~output0_o ;
wire \pc_target_ad[24]~output0_o ;
wire \pc_target_ad[23]~output0_o ;
wire \pc_target_ad[22]~output0_o ;
wire \pc_target_ad[21]~output0_o ;
wire \pc_target_ad[20]~output0_o ;
wire \pc_target_ad[19]~output0_o ;
wire \pc_target_ad[18]~output0_o ;
wire \pc_target_ad[17]~output0_o ;
wire \pc_target_ad[16]~output0_o ;
wire \pc_target_ad[15]~output0_o ;
wire \pc_target_ad[14]~output0_o ;
wire \pc_target_ad[13]~output0_o ;
wire \pc_target_ad[12]~output0_o ;
wire \pc_target_ad[11]~output0_o ;
wire \pc_target_ad[10]~output0_o ;
wire \pc_target_ad[9]~output0_o ;
wire \pc_target_ad[8]~output0_o ;
wire \pc_target_ad[7]~output0_o ;
wire \pc_target_ad[6]~output0_o ;
wire \pc_target_ad[5]~output0_o ;
wire \pc_target_ad[4]~output0_o ;
wire \pc_target_ad[3]~output0_o ;
wire \pc_target_ad[2]~output0_o ;
wire \pc_target_ad[1]~output0_o ;
wire \pc_target_ad[0]~output0_o ;
wire \c[31]~output0_o ;
wire \c[30]~output0_o ;
wire \c[29]~output0_o ;
wire \c[28]~output0_o ;
wire \c[27]~output0_o ;
wire \c[26]~output0_o ;
wire \c[25]~output0_o ;
wire \c[24]~output0_o ;
wire \c[23]~output0_o ;
wire \c[22]~output0_o ;
wire \c[21]~output0_o ;
wire \c[20]~output0_o ;
wire \c[19]~output0_o ;
wire \c[18]~output0_o ;
wire \c[17]~output0_o ;
wire \c[16]~output0_o ;
wire \c[15]~output0_o ;
wire \c[14]~output0_o ;
wire \c[13]~output0_o ;
wire \c[12]~output0_o ;
wire \c[11]~output0_o ;
wire \c[10]~output0_o ;
wire \c[9]~output0_o ;
wire \c[8]~output0_o ;
wire \c[7]~output0_o ;
wire \c[6]~output0_o ;
wire \c[5]~output0_o ;
wire \c[4]~output0_o ;
wire \c[3]~output0_o ;
wire \c[2]~output0_o ;
wire \c[1]~output0_o ;
wire \c[0]~output0_o ;
wire \c_write_back[31]~output0_o ;
wire \c_write_back[30]~output0_o ;
wire \c_write_back[29]~output0_o ;
wire \c_write_back[28]~output0_o ;
wire \c_write_back[27]~output0_o ;
wire \c_write_back[26]~output0_o ;
wire \c_write_back[25]~output0_o ;
wire \c_write_back[24]~output0_o ;
wire \c_write_back[23]~output0_o ;
wire \c_write_back[22]~output0_o ;
wire \c_write_back[21]~output0_o ;
wire \c_write_back[20]~output0_o ;
wire \c_write_back[19]~output0_o ;
wire \c_write_back[18]~output0_o ;
wire \c_write_back[17]~output0_o ;
wire \c_write_back[16]~output0_o ;
wire \c_write_back[15]~output0_o ;
wire \c_write_back[14]~output0_o ;
wire \c_write_back[13]~output0_o ;
wire \c_write_back[12]~output0_o ;
wire \c_write_back[11]~output0_o ;
wire \c_write_back[10]~output0_o ;
wire \c_write_back[9]~output0_o ;
wire \c_write_back[8]~output0_o ;
wire \c_write_back[7]~output0_o ;
wire \c_write_back[6]~output0_o ;
wire \c_write_back[5]~output0_o ;
wire \c_write_back[4]~output0_o ;
wire \c_write_back[3]~output0_o ;
wire \c_write_back[2]~output0_o ;
wire \c_write_back[1]~output0_o ;
wire \c_write_back[0]~output0_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \inst6|instr[0]~feeder_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \inst12|imm_out[2]~feeder_combout ;
wire \inst3|Add0~0_combout ;
wire \inst3|Add0~89_combout ;
wire \inst9|Add0~0_combout ;
wire \inst9|pc_new[2]~79_combout ;
wire \inst9|flush_pipeline~combout ;
wire \inst3|Add0~3 ;
wire \inst3|Add0~4_combout ;
wire \inst3|Add0~87_combout ;
wire \inst3|Add0~13 ;
wire \inst3|Add0~14_combout ;
wire \inst3|Add0~82_combout ;
wire \inst9|Add0~5 ;
wire \inst9|Add0~7 ;
wire \inst9|Add0~9 ;
wire \inst9|Add0~11 ;
wire \inst9|Add0~13 ;
wire \inst9|Add0~15 ;
wire \inst9|Add0~17 ;
wire \inst9|Add0~18_combout ;
wire \inst6|pc_next[11]~56_combout ;
wire \inst6|Add0~1 ;
wire \inst6|Add0~3 ;
wire \inst6|Add0~5 ;
wire \inst6|Add0~7 ;
wire \inst6|Add0~9 ;
wire \inst6|Add0~11 ;
wire \inst6|Add0~13 ;
wire \inst6|Add0~15 ;
wire \inst6|Add0~17 ;
wire \inst6|Add0~19 ;
wire \inst6|Add0~20_combout ;
wire \inst9|Add0~19 ;
wire \inst9|Add0~20_combout ;
wire \inst6|pc_next[12]~32_combout ;
wire \inst11|inst4|wr_data[18]~1_combout ;
wire \inst11|inst4|wr_data[17]~2_combout ;
wire \inst12|valid_out~q ;
wire \inst15|prev_valid_out~q ;
wire \inst11|inst4|wr_data[16]~0_combout ;
wire \inst6|pc_next[12]~33_combout ;
wire \inst6|pc_next[12]~34_combout ;
wire \inst3|Add0~17 ;
wire \inst3|Add0~19 ;
wire \inst3|Add0~20_combout ;
wire \inst3|Add0~79_combout ;
wire \inst6|Add0~18_combout ;
wire \inst6|pc_next[11]~35_combout ;
wire \inst6|pc_next[11]~36_combout ;
wire \inst3|Add0~18_combout ;
wire \inst3|Add0~80_combout ;
wire \inst6|Add0~0_combout ;
wire \inst6|pc_next[2]~53_combout ;
wire \inst6|pc_next[2]~54_combout ;
wire \inst3|Add0~1 ;
wire \inst3|Add0~2_combout ;
wire \inst3|Add0~88_combout ;
wire \inst9|Add0~1 ;
wire \inst9|Add0~2_combout ;
wire \inst9|pc_new[3]~78_combout ;
wire \inst6|Add0~2_combout ;
wire \inst6|pc_next[3]~51_combout ;
wire \inst6|pc_next[3]~52_combout ;
wire \inst9|Add0~3 ;
wire \inst9|Add0~4_combout ;
wire \inst9|pc_new[4]~77_combout ;
wire \inst6|Add0~4_combout ;
wire \inst6|pc_next[4]~49_combout ;
wire \inst6|pc_next[4]~50_combout ;
wire \inst3|Add0~5 ;
wire \inst3|Add0~6_combout ;
wire \inst3|Add0~86_combout ;
wire \inst9|Add0~6_combout ;
wire \inst9|pc_new[5]~76_combout ;
wire \inst6|Add0~6_combout ;
wire \inst6|pc_next[5]~47_combout ;
wire \inst6|pc_next[5]~48_combout ;
wire \inst3|Add0~7 ;
wire \inst3|Add0~8_combout ;
wire \inst3|Add0~85_combout ;
wire \inst9|Add0~8_combout ;
wire \inst6|pc_next[6]~61_combout ;
wire \inst6|Add0~8_combout ;
wire \inst6|pc_next[6]~45_combout ;
wire \inst6|pc_next[6]~46_combout ;
wire \inst3|Add0~9 ;
wire \inst3|Add0~10_combout ;
wire \inst3|Add0~84_combout ;
wire \inst9|Add0~10_combout ;
wire \inst6|pc_next[7]~60_combout ;
wire \inst6|Add0~10_combout ;
wire \inst6|pc_next[7]~43_combout ;
wire \inst6|pc_next[7]~44_combout ;
wire \inst3|Add0~11 ;
wire \inst3|Add0~12_combout ;
wire \inst3|Add0~83_combout ;
wire \inst9|Add0~12_combout ;
wire \inst6|pc_next[8]~59_combout ;
wire \inst6|Add0~12_combout ;
wire \inst6|pc_next[8]~41_combout ;
wire \inst6|pc_next[8]~42_combout ;
wire \inst11|inst3|branch_prediction~0_combout ;
wire \inst11|inst3|branch_prediction~2_combout ;
wire \inst11|inst3|branch_prediction~3_combout ;
wire \inst12|branch_prediction_out~q ;
wire \inst15|prev_branch_prediction_out~q ;
wire \inst9|Add0~14_combout ;
wire \inst6|pc_next[9]~58_combout ;
wire \inst6|Add0~14_combout ;
wire \inst6|pc_next[9]~39_combout ;
wire \inst6|pc_next[9]~40_combout ;
wire \inst3|Add0~15 ;
wire \inst3|Add0~16_combout ;
wire \inst3|Add0~81_combout ;
wire \inst9|Add0~16_combout ;
wire \inst6|pc_next[10]~57_combout ;
wire \inst6|Add0~16_combout ;
wire \inst6|pc_next[10]~37_combout ;
wire \inst6|pc_next[10]~38_combout ;
wire \inst11|inst3|branch_prediction~1_combout ;
wire \inst6|pc_next[12]~12_combout ;
wire \inst9|Add0~21 ;
wire \inst9|Add0~22_combout ;
wire \inst3|Add0~21 ;
wire \inst3|Add0~22_combout ;
wire \inst3|Add0~78_combout ;
wire \inst9|pc_new[13]~75_combout ;
wire \inst6|Add0~21 ;
wire \inst6|Add0~22_combout ;
wire \inst6|pc_next[13]~31_combout ;
wire \inst6|pc[13]~feeder_combout ;
wire \inst9|Add0~23 ;
wire \inst9|Add0~24_combout ;
wire \inst3|Add0~23 ;
wire \inst3|Add0~24_combout ;
wire \inst3|Add0~77_combout ;
wire \inst9|pc_new[14]~74_combout ;
wire \inst6|Add0~23 ;
wire \inst6|Add0~24_combout ;
wire \inst6|pc_next[14]~30_combout ;
wire \inst6|pc[14]~feeder_combout ;
wire \inst6|Add0~25 ;
wire \inst6|Add0~26_combout ;
wire \inst3|Add0~25 ;
wire \inst3|Add0~26_combout ;
wire \inst3|Add0~76_combout ;
wire \inst9|Add0~25 ;
wire \inst9|Add0~26_combout ;
wire \inst9|pc_new[15]~73_combout ;
wire \inst6|pc_next[15]~29_combout ;
wire \inst9|Add0~27 ;
wire \inst9|Add0~28_combout ;
wire \inst3|Add0~27 ;
wire \inst3|Add0~28_combout ;
wire \inst3|Add0~75_combout ;
wire \inst9|pc_new[16]~72_combout ;
wire \inst6|Add0~27 ;
wire \inst6|Add0~28_combout ;
wire \inst6|pc_next[16]~28_combout ;
wire \inst6|pc[16]~feeder_combout ;
wire \inst6|Add0~29 ;
wire \inst6|Add0~30_combout ;
wire \inst3|Add0~29 ;
wire \inst3|Add0~30_combout ;
wire \inst3|Add0~74_combout ;
wire \inst9|Add0~29 ;
wire \inst9|Add0~30_combout ;
wire \inst9|pc_new[17]~71_combout ;
wire \inst6|pc_next[17]~27_combout ;
wire \inst6|Add0~31 ;
wire \inst6|Add0~32_combout ;
wire \inst9|Add0~31 ;
wire \inst9|Add0~32_combout ;
wire \inst3|Add0~31 ;
wire \inst3|Add0~32_combout ;
wire \inst3|Add0~73_combout ;
wire \inst9|pc_new[18]~70_combout ;
wire \inst6|pc_next[18]~26_combout ;
wire \inst6|pc[18]~feeder_combout ;
wire \inst9|Add0~33 ;
wire \inst9|Add0~34_combout ;
wire \inst3|Add0~33 ;
wire \inst3|Add0~34_combout ;
wire \inst3|Add0~72_combout ;
wire \inst9|pc_new[19]~69_combout ;
wire \inst6|Add0~33 ;
wire \inst6|Add0~34_combout ;
wire \inst6|pc_next[19]~25_combout ;
wire \inst6|pc[19]~feeder_combout ;
wire \inst3|Add0~35 ;
wire \inst3|Add0~36_combout ;
wire \inst3|Add0~71_combout ;
wire \inst9|Add0~35 ;
wire \inst9|Add0~36_combout ;
wire \inst9|pc_new[20]~68_combout ;
wire \inst6|Add0~35 ;
wire \inst6|Add0~36_combout ;
wire \inst6|pc_next[20]~24_combout ;
wire \inst6|pc[20]~feeder_combout ;
wire \inst6|Add0~37 ;
wire \inst6|Add0~38_combout ;
wire \inst9|Add0~37 ;
wire \inst9|Add0~38_combout ;
wire \inst3|Add0~37 ;
wire \inst3|Add0~38_combout ;
wire \inst3|Add0~70_combout ;
wire \inst9|pc_new[21]~67_combout ;
wire \inst6|pc_next[21]~23_combout ;
wire \inst6|Add0~39 ;
wire \inst6|Add0~40_combout ;
wire \inst3|Add0~39 ;
wire \inst3|Add0~40_combout ;
wire \inst3|Add0~69_combout ;
wire \inst9|Add0~39 ;
wire \inst9|Add0~40_combout ;
wire \inst9|pc_new[22]~66_combout ;
wire \inst6|pc_next[22]~22_combout ;
wire \inst6|Add0~41 ;
wire \inst6|Add0~42_combout ;
wire \inst9|Add0~41 ;
wire \inst9|Add0~42_combout ;
wire \inst3|Add0~41 ;
wire \inst3|Add0~42_combout ;
wire \inst3|Add0~68_combout ;
wire \inst9|pc_new[23]~65_combout ;
wire \inst6|pc_next[23]~21_combout ;
wire \inst3|Add0~43 ;
wire \inst3|Add0~44_combout ;
wire \inst3|Add0~67_combout ;
wire \inst9|Add0~43 ;
wire \inst9|Add0~44_combout ;
wire \inst9|pc_new[24]~64_combout ;
wire \inst6|Add0~43 ;
wire \inst6|Add0~44_combout ;
wire \inst6|pc_next[24]~20_combout ;
wire \inst3|Add0~45 ;
wire \inst3|Add0~46_combout ;
wire \inst3|Add0~66_combout ;
wire \inst9|Add0~45 ;
wire \inst9|Add0~46_combout ;
wire \inst9|pc_new[25]~63_combout ;
wire \inst6|Add0~45 ;
wire \inst6|Add0~46_combout ;
wire \inst6|pc_next[25]~19_combout ;
wire \inst9|Add0~47 ;
wire \inst9|Add0~48_combout ;
wire \inst3|Add0~47 ;
wire \inst3|Add0~48_combout ;
wire \inst3|Add0~65_combout ;
wire \inst9|pc_new[26]~62_combout ;
wire \inst6|Add0~47 ;
wire \inst6|Add0~48_combout ;
wire \inst6|pc_next[26]~18_combout ;
wire \inst6|Add0~49 ;
wire \inst6|Add0~50_combout ;
wire \inst3|Add0~49 ;
wire \inst3|Add0~50_combout ;
wire \inst3|Add0~64_combout ;
wire \inst9|Add0~49 ;
wire \inst9|Add0~50_combout ;
wire \inst9|pc_new[27]~61_combout ;
wire \inst6|pc_next[27]~17_combout ;
wire \inst6|Add0~51 ;
wire \inst6|Add0~52_combout ;
wire \inst9|Add0~51 ;
wire \inst9|Add0~52_combout ;
wire \inst3|Add0~51 ;
wire \inst3|Add0~52_combout ;
wire \inst3|Add0~63_combout ;
wire \inst9|pc_new[28]~60_combout ;
wire \inst6|pc_next[28]~16_combout ;
wire \inst3|Add0~53 ;
wire \inst3|Add0~54_combout ;
wire \inst3|Add0~62_combout ;
wire \inst9|Add0~53 ;
wire \inst9|Add0~54_combout ;
wire \inst9|pc_new[29]~59_combout ;
wire \inst6|Add0~53 ;
wire \inst6|Add0~54_combout ;
wire \inst6|pc_next[29]~15_combout ;
wire \inst3|Add0~55 ;
wire \inst3|Add0~56_combout ;
wire \inst3|Add0~61_combout ;
wire \inst9|Add0~55 ;
wire \inst9|Add0~56_combout ;
wire \inst9|pc_new[30]~58_combout ;
wire \inst6|Add0~55 ;
wire \inst6|Add0~56_combout ;
wire \inst6|pc_next[30]~14_combout ;
wire \inst3|Add0~57 ;
wire \inst3|Add0~58_combout ;
wire \inst3|Add0~60_combout ;
wire \inst9|Add0~57 ;
wire \inst9|Add0~58_combout ;
wire \inst9|pc_new[31]~57_combout ;
wire \inst6|Add0~57 ;
wire \inst6|Add0~58_combout ;
wire \inst6|pc_next[31]~13_combout ;
wire \inst12|pc_out[0]~feeder_combout ;
wire \inst3|Mux30~0_combout ;
wire \inst9|pc_new[1]~46_combout ;
wire \inst6|pc_next[1]~55_combout ;
wire \inst9|pc_new[11]~47_combout ;
wire \inst9|pc_new[10]~48_combout ;
wire \inst9|pc_new[9]~49_combout ;
wire \inst9|pc_new[8]~50_combout ;
wire \inst9|pc_new[7]~51_combout ;
wire \inst9|pc_new[6]~52_combout ;
wire \inst9|pc_new[5]~53_combout ;
wire \inst9|pc_new[4]~54_combout ;
wire \inst9|pc_new[3]~55_combout ;
wire \inst9|pc_new[2]~56_combout ;
wire [31:0] \inst11|inst|altsyncram_component|auto_generated|q_b ;
wire [31:0] \inst6|pc ;
wire [1:0] \inst15|flag_branch_ad_out ;
wire [31:0] \inst15|pc_target_ad_out ;
wire [31:0] \inst12|pc_out ;
wire [31:0] \inst15|prev_pc_out ;
wire [31:0] \inst6|instr ;
wire [31:0] \inst12|imm_out ;
wire [1:0] \inst15|prev_counter_out ;
wire [1:0] \inst12|counter_out ;

wire [35:0] \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \inst11|inst|altsyncram_component|auto_generated|q_b [0] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [1] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [2] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [3] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [4] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [5] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [6] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [7] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [8] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [9] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [10] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [11] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [12] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [13] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [14] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [15] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [16] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [17] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \inst11|inst|altsyncram_component|auto_generated|q_b [18] = \inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X53_Y14_N2
cycloneive_io_obuf \take_new_pc~output (
	.i(!\inst6|pc_next[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\take_new_pc~output_o ),
	.obar());
// synopsys translate_off
defparam \take_new_pc~output .bus_hold = "false";
defparam \take_new_pc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \branch_result~output (
	.i(\inst15|flag_branch_ad_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch_result~output_o ),
	.obar());
// synopsys translate_off
defparam \branch_result~output .bus_hold = "false";
defparam \branch_result~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N0
cycloneive_io_obuf \pc_next[31]~output0 (
	.i(\inst6|pc_next[31]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[31]~output0 .bus_hold = "false";
defparam \pc_next[31]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N0
cycloneive_io_obuf \pc_next[30]~output0 (
	.i(\inst6|pc_next[30]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[30]~output0 .bus_hold = "false";
defparam \pc_next[30]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N2
cycloneive_io_obuf \pc_next[29]~output0 (
	.i(\inst6|pc_next[29]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[29]~output0 .bus_hold = "false";
defparam \pc_next[29]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N4
cycloneive_io_obuf \pc_next[28]~output0 (
	.i(\inst6|pc_next[28]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[28]~output0 .bus_hold = "false";
defparam \pc_next[28]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N6
cycloneive_io_obuf \pc_next[27]~output0 (
	.i(\inst6|pc_next[27]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[27]~output0 .bus_hold = "false";
defparam \pc_next[27]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N8
cycloneive_io_obuf \pc_next[26]~output0 (
	.i(\inst6|pc_next[26]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[26]~output0 .bus_hold = "false";
defparam \pc_next[26]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N10
cycloneive_io_obuf \pc_next[25]~output0 (
	.i(\inst6|pc_next[25]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[25]~output0 .bus_hold = "false";
defparam \pc_next[25]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N12
cycloneive_io_obuf \pc_next[24]~output0 (
	.i(\inst6|pc_next[24]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[24]~output0 .bus_hold = "false";
defparam \pc_next[24]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_io_obuf \pc_next[23]~output0 (
	.i(\inst6|pc_next[23]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[23]~output0 .bus_hold = "false";
defparam \pc_next[23]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N14
cycloneive_io_obuf \pc_next[22]~output0 (
	.i(\inst6|pc_next[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[22]~output0 .bus_hold = "false";
defparam \pc_next[22]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N2
cycloneive_io_obuf \pc_next[21]~output0 (
	.i(\inst6|pc_next[21]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[21]~output0 .bus_hold = "false";
defparam \pc_next[21]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N16
cycloneive_io_obuf \pc_next[20]~output0 (
	.i(\inst6|pc_next[20]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[20]~output0 .bus_hold = "false";
defparam \pc_next[20]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cycloneive_io_obuf \pc_next[19]~output0 (
	.i(\inst6|pc_next[19]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[19]~output0 .bus_hold = "false";
defparam \pc_next[19]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N4
cycloneive_io_obuf \pc_next[18]~output0 (
	.i(\inst6|pc_next[18]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[18]~output0 .bus_hold = "false";
defparam \pc_next[18]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N6
cycloneive_io_obuf \pc_next[17]~output0 (
	.i(\inst6|pc_next[17]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[17]~output0 .bus_hold = "false";
defparam \pc_next[17]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N8
cycloneive_io_obuf \pc_next[16]~output0 (
	.i(\inst6|pc_next[16]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[16]~output0 .bus_hold = "false";
defparam \pc_next[16]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
cycloneive_io_obuf \pc_next[15]~output0 (
	.i(\inst6|pc_next[15]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[15]~output0 .bus_hold = "false";
defparam \pc_next[15]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneive_io_obuf \pc_next[14]~output0 (
	.i(\inst6|pc_next[14]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[14]~output0 .bus_hold = "false";
defparam \pc_next[14]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneive_io_obuf \pc_next[13]~output0 (
	.i(\inst6|pc_next[13]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[13]~output0 .bus_hold = "false";
defparam \pc_next[13]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_io_obuf \pc_next[12]~output0 (
	.i(\inst6|pc_next[12]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[12]~output0 .bus_hold = "false";
defparam \pc_next[12]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_io_obuf \pc_next[11]~output0 (
	.i(\inst6|pc_next[11]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[11]~output0 .bus_hold = "false";
defparam \pc_next[11]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_io_obuf \pc_next[10]~output0 (
	.i(\inst6|pc_next[10]~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[10]~output0 .bus_hold = "false";
defparam \pc_next[10]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_io_obuf \pc_next[9]~output0 (
	.i(\inst6|pc_next[9]~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[9]~output0 .bus_hold = "false";
defparam \pc_next[9]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneive_io_obuf \pc_next[8]~output0 (
	.i(\inst6|pc_next[8]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[8]~output0 .bus_hold = "false";
defparam \pc_next[8]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneive_io_obuf \pc_next[7]~output0 (
	.i(\inst6|pc_next[7]~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[7]~output0 .bus_hold = "false";
defparam \pc_next[7]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneive_io_obuf \pc_next[6]~output0 (
	.i(\inst6|pc_next[6]~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[6]~output0 .bus_hold = "false";
defparam \pc_next[6]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_io_obuf \pc_next[5]~output0 (
	.i(\inst6|pc_next[5]~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[5]~output0 .bus_hold = "false";
defparam \pc_next[5]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_io_obuf \pc_next[4]~output0 (
	.i(\inst6|pc_next[4]~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[4]~output0 .bus_hold = "false";
defparam \pc_next[4]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneive_io_obuf \pc_next[3]~output0 (
	.i(\inst6|pc_next[3]~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[3]~output0 .bus_hold = "false";
defparam \pc_next[3]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_io_obuf \pc_next[2]~output0 (
	.i(\inst6|pc_next[2]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[2]~output0 .bus_hold = "false";
defparam \pc_next[2]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_io_obuf \pc_next[1]~output0 (
	.i(\inst6|pc_next[1]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[1]~output0 .bus_hold = "false";
defparam \pc_next[1]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_io_obuf \pc_next[0]~output0 (
	.i(\inst6|pc_next[1]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_next[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_next[0]~output0 .bus_hold = "false";
defparam \pc_next[0]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneive_io_obuf \pc_new[31]~output0 (
	.i(\inst9|pc_new[31]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[31]~output0 .bus_hold = "false";
defparam \pc_new[31]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N18
cycloneive_io_obuf \pc_new[30]~output0 (
	.i(\inst9|pc_new[30]~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[30]~output0 .bus_hold = "false";
defparam \pc_new[30]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N20
cycloneive_io_obuf \pc_new[29]~output0 (
	.i(\inst9|pc_new[29]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[29]~output0 .bus_hold = "false";
defparam \pc_new[29]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N0
cycloneive_io_obuf \pc_new[28]~output0 (
	.i(\inst9|pc_new[28]~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[28]~output0 .bus_hold = "false";
defparam \pc_new[28]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneive_io_obuf \pc_new[27]~output0 (
	.i(\inst9|pc_new[27]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[27]~output0 .bus_hold = "false";
defparam \pc_new[27]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_io_obuf \pc_new[26]~output0 (
	.i(\inst9|pc_new[26]~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[26]~output0 .bus_hold = "false";
defparam \pc_new[26]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_io_obuf \pc_new[25]~output0 (
	.i(\inst9|pc_new[25]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[25]~output0 .bus_hold = "false";
defparam \pc_new[25]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_io_obuf \pc_new[24]~output0 (
	.i(\inst9|pc_new[24]~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[24]~output0 .bus_hold = "false";
defparam \pc_new[24]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneive_io_obuf \pc_new[23]~output0 (
	.i(\inst9|pc_new[23]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[23]~output0 .bus_hold = "false";
defparam \pc_new[23]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_io_obuf \pc_new[22]~output0 (
	.i(\inst9|pc_new[22]~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[22]~output0 .bus_hold = "false";
defparam \pc_new[22]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N22
cycloneive_io_obuf \pc_new[21]~output0 (
	.i(\inst9|pc_new[21]~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[21]~output0 .bus_hold = "false";
defparam \pc_new[21]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_io_obuf \pc_new[20]~output0 (
	.i(\inst9|pc_new[20]~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[20]~output0 .bus_hold = "false";
defparam \pc_new[20]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_io_obuf \pc_new[19]~output0 (
	.i(\inst9|pc_new[19]~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[19]~output0 .bus_hold = "false";
defparam \pc_new[19]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N10
cycloneive_io_obuf \pc_new[18]~output0 (
	.i(\inst9|pc_new[18]~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[18]~output0 .bus_hold = "false";
defparam \pc_new[18]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneive_io_obuf \pc_new[17]~output0 (
	.i(\inst9|pc_new[17]~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[17]~output0 .bus_hold = "false";
defparam \pc_new[17]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneive_io_obuf \pc_new[16]~output0 (
	.i(\inst9|pc_new[16]~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[16]~output0 .bus_hold = "false";
defparam \pc_new[16]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N2
cycloneive_io_obuf \pc_new[15]~output0 (
	.i(\inst9|pc_new[15]~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[15]~output0 .bus_hold = "false";
defparam \pc_new[15]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cycloneive_io_obuf \pc_new[14]~output0 (
	.i(\inst9|pc_new[14]~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[14]~output0 .bus_hold = "false";
defparam \pc_new[14]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneive_io_obuf \pc_new[13]~output0 (
	.i(\inst9|pc_new[13]~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[13]~output0 .bus_hold = "false";
defparam \pc_new[13]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneive_io_obuf \pc_new[12]~output0 (
	.i(!\inst6|pc_next[12]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[12]~output0 .bus_hold = "false";
defparam \pc_new[12]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneive_io_obuf \pc_new[11]~output0 (
	.i(\inst9|pc_new[11]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[11]~output0 .bus_hold = "false";
defparam \pc_new[11]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneive_io_obuf \pc_new[10]~output0 (
	.i(\inst9|pc_new[10]~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[10]~output0 .bus_hold = "false";
defparam \pc_new[10]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneive_io_obuf \pc_new[9]~output0 (
	.i(\inst9|pc_new[9]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[9]~output0 .bus_hold = "false";
defparam \pc_new[9]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneive_io_obuf \pc_new[8]~output0 (
	.i(\inst9|pc_new[8]~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[8]~output0 .bus_hold = "false";
defparam \pc_new[8]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneive_io_obuf \pc_new[7]~output0 (
	.i(\inst9|pc_new[7]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[7]~output0 .bus_hold = "false";
defparam \pc_new[7]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneive_io_obuf \pc_new[6]~output0 (
	.i(\inst9|pc_new[6]~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[6]~output0 .bus_hold = "false";
defparam \pc_new[6]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneive_io_obuf \pc_new[5]~output0 (
	.i(\inst9|pc_new[5]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[5]~output0 .bus_hold = "false";
defparam \pc_new[5]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneive_io_obuf \pc_new[4]~output0 (
	.i(\inst9|pc_new[4]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[4]~output0 .bus_hold = "false";
defparam \pc_new[4]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneive_io_obuf \pc_new[3]~output0 (
	.i(\inst9|pc_new[3]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[3]~output0 .bus_hold = "false";
defparam \pc_new[3]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_io_obuf \pc_new[2]~output0 (
	.i(\inst9|pc_new[2]~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[2]~output0 .bus_hold = "false";
defparam \pc_new[2]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneive_io_obuf \pc_new[1]~output0 (
	.i(\inst9|pc_new[1]~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[1]~output0 .bus_hold = "false";
defparam \pc_new[1]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneive_io_obuf \pc_new[0]~output0 (
	.i(\inst9|pc_new[1]~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_new[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_new[0]~output0 .bus_hold = "false";
defparam \pc_new[0]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_io_obuf \instr_type[2]~output0 (
	.i(\inst6|instr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr_type[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instr_type[2]~output0 .bus_hold = "false";
defparam \instr_type[2]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cycloneive_io_obuf \instr_type[1]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr_type[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instr_type[1]~output0 .bus_hold = "false";
defparam \instr_type[1]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneive_io_obuf \instr_type[0]~output0 (
	.i(\inst6|instr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr_type[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \instr_type[0]~output0 .bus_hold = "false";
defparam \instr_type[0]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_io_obuf \pc[31]~output0 (
	.i(\inst6|pc [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[31]~output0 .bus_hold = "false";
defparam \pc[31]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cycloneive_io_obuf \pc[30]~output0 (
	.i(\inst6|pc [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[30]~output0 .bus_hold = "false";
defparam \pc[30]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneive_io_obuf \pc[29]~output0 (
	.i(\inst6|pc [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[29]~output0 .bus_hold = "false";
defparam \pc[29]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneive_io_obuf \pc[28]~output0 (
	.i(\inst6|pc [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[28]~output0 .bus_hold = "false";
defparam \pc[28]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_io_obuf \pc[27]~output0 (
	.i(\inst6|pc [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[27]~output0 .bus_hold = "false";
defparam \pc[27]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_io_obuf \pc[26]~output0 (
	.i(\inst6|pc [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[26]~output0 .bus_hold = "false";
defparam \pc[26]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneive_io_obuf \pc[25]~output0 (
	.i(\inst6|pc [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[25]~output0 .bus_hold = "false";
defparam \pc[25]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_io_obuf \pc[24]~output0 (
	.i(\inst6|pc [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[24]~output0 .bus_hold = "false";
defparam \pc[24]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_io_obuf \pc[23]~output0 (
	.i(\inst6|pc [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[23]~output0 .bus_hold = "false";
defparam \pc[23]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N0
cycloneive_io_obuf \pc[22]~output0 (
	.i(\inst6|pc [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[22]~output0 .bus_hold = "false";
defparam \pc[22]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N2
cycloneive_io_obuf \pc[21]~output0 (
	.i(\inst6|pc [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[21]~output0 .bus_hold = "false";
defparam \pc[21]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N0
cycloneive_io_obuf \pc[20]~output0 (
	.i(\inst6|pc [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[20]~output0 .bus_hold = "false";
defparam \pc[20]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N0
cycloneive_io_obuf \pc[19]~output0 (
	.i(\inst6|pc [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[19]~output0 .bus_hold = "false";
defparam \pc[19]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N0
cycloneive_io_obuf \pc[18]~output0 (
	.i(\inst6|pc [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[18]~output0 .bus_hold = "false";
defparam \pc[18]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N4
cycloneive_io_obuf \pc[17]~output0 (
	.i(\inst6|pc [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[17]~output0 .bus_hold = "false";
defparam \pc[17]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N6
cycloneive_io_obuf \pc[16]~output0 (
	.i(\inst6|pc [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[16]~output0 .bus_hold = "false";
defparam \pc[16]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N0
cycloneive_io_obuf \pc[15]~output0 (
	.i(\inst6|pc [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[15]~output0 .bus_hold = "false";
defparam \pc[15]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
cycloneive_io_obuf \pc[14]~output0 (
	.i(\inst6|pc [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[14]~output0 .bus_hold = "false";
defparam \pc[14]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N8
cycloneive_io_obuf \pc[13]~output0 (
	.i(\inst6|pc [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[13]~output0 .bus_hold = "false";
defparam \pc[13]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N10
cycloneive_io_obuf \pc[12]~output0 (
	.i(\inst6|pc [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[12]~output0 .bus_hold = "false";
defparam \pc[12]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N0
cycloneive_io_obuf \pc[11]~output0 (
	.i(\inst6|pc [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[11]~output0 .bus_hold = "false";
defparam \pc[11]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N12
cycloneive_io_obuf \pc[10]~output0 (
	.i(\inst6|pc [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[10]~output0 .bus_hold = "false";
defparam \pc[10]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N2
cycloneive_io_obuf \pc[9]~output0 (
	.i(\inst6|pc [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[9]~output0 .bus_hold = "false";
defparam \pc[9]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N2
cycloneive_io_obuf \pc[8]~output0 (
	.i(\inst6|pc [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[8]~output0 .bus_hold = "false";
defparam \pc[8]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_io_obuf \pc[7]~output0 (
	.i(\inst6|pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[7]~output0 .bus_hold = "false";
defparam \pc[7]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneive_io_obuf \pc[6]~output0 (
	.i(\inst6|pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[6]~output0 .bus_hold = "false";
defparam \pc[6]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneive_io_obuf \pc[5]~output0 (
	.i(\inst6|pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[5]~output0 .bus_hold = "false";
defparam \pc[5]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneive_io_obuf \pc[4]~output0 (
	.i(\inst6|pc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[4]~output0 .bus_hold = "false";
defparam \pc[4]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneive_io_obuf \pc[3]~output0 (
	.i(\inst6|pc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[3]~output0 .bus_hold = "false";
defparam \pc[3]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_io_obuf \pc[2]~output0 (
	.i(\inst6|pc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[2]~output0 .bus_hold = "false";
defparam \pc[2]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_io_obuf \pc[1]~output0 (
	.i(\inst6|pc [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[1]~output0 .bus_hold = "false";
defparam \pc[1]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneive_io_obuf \pc[0]~output0 (
	.i(\inst6|pc [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc[0]~output0 .bus_hold = "false";
defparam \pc[0]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_io_obuf \imm_op[31]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[31]~output0 .bus_hold = "false";
defparam \imm_op[31]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N0
cycloneive_io_obuf \imm_op[30]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[30]~output0 .bus_hold = "false";
defparam \imm_op[30]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_io_obuf \imm_op[29]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[29]~output0 .bus_hold = "false";
defparam \imm_op[29]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_io_obuf \imm_op[28]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[28]~output0 .bus_hold = "false";
defparam \imm_op[28]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_io_obuf \imm_op[27]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[27]~output0 .bus_hold = "false";
defparam \imm_op[27]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_io_obuf \imm_op[26]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[26]~output0 .bus_hold = "false";
defparam \imm_op[26]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_io_obuf \imm_op[25]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[25]~output0 .bus_hold = "false";
defparam \imm_op[25]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N0
cycloneive_io_obuf \imm_op[24]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[24]~output0 .bus_hold = "false";
defparam \imm_op[24]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N0
cycloneive_io_obuf \imm_op[23]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[23]~output0 .bus_hold = "false";
defparam \imm_op[23]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N0
cycloneive_io_obuf \imm_op[22]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[22]~output0 .bus_hold = "false";
defparam \imm_op[22]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X6_Y26_N0
cycloneive_io_obuf \imm_op[21]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[21]~output0 .bus_hold = "false";
defparam \imm_op[21]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N0
cycloneive_io_obuf \imm_op[20]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[20]~output0 .bus_hold = "false";
defparam \imm_op[20]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N0
cycloneive_io_obuf \imm_op[19]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[19]~output0 .bus_hold = "false";
defparam \imm_op[19]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N0
cycloneive_io_obuf \imm_op[18]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[18]~output0 .bus_hold = "false";
defparam \imm_op[18]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y11_N0
cycloneive_io_obuf \imm_op[17]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[17]~output0 .bus_hold = "false";
defparam \imm_op[17]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N0
cycloneive_io_obuf \imm_op[16]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[16]~output0 .bus_hold = "false";
defparam \imm_op[16]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N0
cycloneive_io_obuf \imm_op[15]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[15]~output0 .bus_hold = "false";
defparam \imm_op[15]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N2
cycloneive_io_obuf \imm_op[14]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[14]~output0 .bus_hold = "false";
defparam \imm_op[14]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N0
cycloneive_io_obuf \imm_op[13]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[13]~output0 .bus_hold = "false";
defparam \imm_op[13]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N0
cycloneive_io_obuf \imm_op[12]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[12]~output0 .bus_hold = "false";
defparam \imm_op[12]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N0
cycloneive_io_obuf \imm_op[11]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[11]~output0 .bus_hold = "false";
defparam \imm_op[11]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
cycloneive_io_obuf \imm_op[10]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[10]~output0 .bus_hold = "false";
defparam \imm_op[10]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N4
cycloneive_io_obuf \imm_op[9]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[9]~output0 .bus_hold = "false";
defparam \imm_op[9]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_io_obuf \imm_op[8]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[8]~output0 .bus_hold = "false";
defparam \imm_op[8]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N14
cycloneive_io_obuf \imm_op[7]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[7]~output0 .bus_hold = "false";
defparam \imm_op[7]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N16
cycloneive_io_obuf \imm_op[6]~output0 (
	.i(\inst12|imm_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[6]~output0 .bus_hold = "false";
defparam \imm_op[6]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N18
cycloneive_io_obuf \imm_op[5]~output0 (
	.i(\inst12|imm_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[5]~output0 .bus_hold = "false";
defparam \imm_op[5]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X11_Y28_N0
cycloneive_io_obuf \imm_op[4]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[4]~output0 .bus_hold = "false";
defparam \imm_op[4]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N0
cycloneive_io_obuf \imm_op[3]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[3]~output0 .bus_hold = "false";
defparam \imm_op[3]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N20
cycloneive_io_obuf \imm_op[2]~output0 (
	.i(\inst12|imm_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[2]~output0 .bus_hold = "false";
defparam \imm_op[2]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N0
cycloneive_io_obuf \imm_op[1]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[1]~output0 .bus_hold = "false";
defparam \imm_op[1]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N6
cycloneive_io_obuf \imm_op[0]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imm_op[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \imm_op[0]~output0 .bus_hold = "false";
defparam \imm_op[0]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N22
cycloneive_io_obuf \pc_op[31]~output0 (
	.i(\inst12|pc_out [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[31]~output0 .bus_hold = "false";
defparam \pc_op[31]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N8
cycloneive_io_obuf \pc_op[30]~output0 (
	.i(\inst12|pc_out [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[30]~output0 .bus_hold = "false";
defparam \pc_op[30]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N24
cycloneive_io_obuf \pc_op[29]~output0 (
	.i(\inst12|pc_out [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[29]~output0 .bus_hold = "false";
defparam \pc_op[29]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N10
cycloneive_io_obuf \pc_op[28]~output0 (
	.i(\inst12|pc_out [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[28]~output0 .bus_hold = "false";
defparam \pc_op[28]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N26
cycloneive_io_obuf \pc_op[27]~output0 (
	.i(\inst12|pc_out [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[27]~output0 .bus_hold = "false";
defparam \pc_op[27]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneive_io_obuf \pc_op[26]~output0 (
	.i(\inst12|pc_out [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[26]~output0 .bus_hold = "false";
defparam \pc_op[26]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_io_obuf \pc_op[25]~output0 (
	.i(\inst12|pc_out [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[25]~output0 .bus_hold = "false";
defparam \pc_op[25]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
cycloneive_io_obuf \pc_op[24]~output0 (
	.i(\inst12|pc_out [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[24]~output0 .bus_hold = "false";
defparam \pc_op[24]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneive_io_obuf \pc_op[23]~output0 (
	.i(\inst12|pc_out [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[23]~output0 .bus_hold = "false";
defparam \pc_op[23]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N12
cycloneive_io_obuf \pc_op[22]~output0 (
	.i(\inst12|pc_out [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[22]~output0 .bus_hold = "false";
defparam \pc_op[22]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_io_obuf \pc_op[21]~output0 (
	.i(\inst12|pc_out [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[21]~output0 .bus_hold = "false";
defparam \pc_op[21]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N14
cycloneive_io_obuf \pc_op[20]~output0 (
	.i(\inst12|pc_out [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[20]~output0 .bus_hold = "false";
defparam \pc_op[20]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N28
cycloneive_io_obuf \pc_op[19]~output0 (
	.i(\inst12|pc_out [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[19]~output0 .bus_hold = "false";
defparam \pc_op[19]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N2
cycloneive_io_obuf \pc_op[18]~output0 (
	.i(\inst12|pc_out [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[18]~output0 .bus_hold = "false";
defparam \pc_op[18]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N30
cycloneive_io_obuf \pc_op[17]~output0 (
	.i(\inst12|pc_out [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[17]~output0 .bus_hold = "false";
defparam \pc_op[17]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N0
cycloneive_io_obuf \pc_op[16]~output0 (
	.i(\inst12|pc_out [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[16]~output0 .bus_hold = "false";
defparam \pc_op[16]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N2
cycloneive_io_obuf \pc_op[15]~output0 (
	.i(\inst12|pc_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[15]~output0 .bus_hold = "false";
defparam \pc_op[15]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N4
cycloneive_io_obuf \pc_op[14]~output0 (
	.i(\inst12|pc_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[14]~output0 .bus_hold = "false";
defparam \pc_op[14]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N6
cycloneive_io_obuf \pc_op[13]~output0 (
	.i(\inst12|pc_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[13]~output0 .bus_hold = "false";
defparam \pc_op[13]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N8
cycloneive_io_obuf \pc_op[12]~output0 (
	.i(\inst12|pc_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[12]~output0 .bus_hold = "false";
defparam \pc_op[12]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N4
cycloneive_io_obuf \pc_op[11]~output0 (
	.i(\inst12|pc_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[11]~output0 .bus_hold = "false";
defparam \pc_op[11]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N6
cycloneive_io_obuf \pc_op[10]~output0 (
	.i(\inst12|pc_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[10]~output0 .bus_hold = "false";
defparam \pc_op[10]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N10
cycloneive_io_obuf \pc_op[9]~output0 (
	.i(\inst12|pc_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[9]~output0 .bus_hold = "false";
defparam \pc_op[9]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N8
cycloneive_io_obuf \pc_op[8]~output0 (
	.i(\inst12|pc_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[8]~output0 .bus_hold = "false";
defparam \pc_op[8]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N10
cycloneive_io_obuf \pc_op[7]~output0 (
	.i(\inst12|pc_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[7]~output0 .bus_hold = "false";
defparam \pc_op[7]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N12
cycloneive_io_obuf \pc_op[6]~output0 (
	.i(\inst12|pc_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[6]~output0 .bus_hold = "false";
defparam \pc_op[6]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N14
cycloneive_io_obuf \pc_op[5]~output0 (
	.i(\inst12|pc_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[5]~output0 .bus_hold = "false";
defparam \pc_op[5]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N12
cycloneive_io_obuf \pc_op[4]~output0 (
	.i(\inst12|pc_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[4]~output0 .bus_hold = "false";
defparam \pc_op[4]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N14
cycloneive_io_obuf \pc_op[3]~output0 (
	.i(\inst12|pc_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[3]~output0 .bus_hold = "false";
defparam \pc_op[3]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N12
cycloneive_io_obuf \pc_op[2]~output0 (
	.i(\inst12|pc_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[2]~output0 .bus_hold = "false";
defparam \pc_op[2]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N24
cycloneive_io_obuf \pc_op[1]~output0 (
	.i(\inst12|pc_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[1]~output0 .bus_hold = "false";
defparam \pc_op[1]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N26
cycloneive_io_obuf \pc_op[0]~output0 (
	.i(\inst12|pc_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_op[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_op[0]~output0 .bus_hold = "false";
defparam \pc_op[0]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N14
cycloneive_io_obuf \pc_target_ad[31]~output0 (
	.i(\inst3|Add0~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[31]~output0 .bus_hold = "false";
defparam \pc_target_ad[31]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N16
cycloneive_io_obuf \pc_target_ad[30]~output0 (
	.i(\inst3|Add0~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[30]~output0 .bus_hold = "false";
defparam \pc_target_ad[30]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N28
cycloneive_io_obuf \pc_target_ad[29]~output0 (
	.i(\inst3|Add0~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[29]~output0 .bus_hold = "false";
defparam \pc_target_ad[29]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N18
cycloneive_io_obuf \pc_target_ad[28]~output0 (
	.i(\inst3|Add0~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[28]~output0 .bus_hold = "false";
defparam \pc_target_ad[28]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N20
cycloneive_io_obuf \pc_target_ad[27]~output0 (
	.i(\inst3|Add0~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[27]~output0 .bus_hold = "false";
defparam \pc_target_ad[27]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N22
cycloneive_io_obuf \pc_target_ad[26]~output0 (
	.i(\inst3|Add0~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[26]~output0 .bus_hold = "false";
defparam \pc_target_ad[26]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N24
cycloneive_io_obuf \pc_target_ad[25]~output0 (
	.i(\inst3|Add0~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[25]~output0 .bus_hold = "false";
defparam \pc_target_ad[25]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N30
cycloneive_io_obuf \pc_target_ad[24]~output0 (
	.i(\inst3|Add0~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[24]~output0 .bus_hold = "false";
defparam \pc_target_ad[24]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cycloneive_io_obuf \pc_target_ad[23]~output0 (
	.i(\inst3|Add0~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[23]~output0 .bus_hold = "false";
defparam \pc_target_ad[23]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N26
cycloneive_io_obuf \pc_target_ad[22]~output0 (
	.i(\inst3|Add0~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[22]~output0 .bus_hold = "false";
defparam \pc_target_ad[22]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N28
cycloneive_io_obuf \pc_target_ad[21]~output0 (
	.i(\inst3|Add0~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[21]~output0 .bus_hold = "false";
defparam \pc_target_ad[21]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_io_obuf \pc_target_ad[20]~output0 (
	.i(\inst3|Add0~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[20]~output0 .bus_hold = "false";
defparam \pc_target_ad[20]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N30
cycloneive_io_obuf \pc_target_ad[19]~output0 (
	.i(\inst3|Add0~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[19]~output0 .bus_hold = "false";
defparam \pc_target_ad[19]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
cycloneive_io_obuf \pc_target_ad[18]~output0 (
	.i(\inst3|Add0~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[18]~output0 .bus_hold = "false";
defparam \pc_target_ad[18]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneive_io_obuf \pc_target_ad[17]~output0 (
	.i(\inst3|Add0~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[17]~output0 .bus_hold = "false";
defparam \pc_target_ad[17]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N0
cycloneive_io_obuf \pc_target_ad[16]~output0 (
	.i(\inst3|Add0~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[16]~output0 .bus_hold = "false";
defparam \pc_target_ad[16]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N0
cycloneive_io_obuf \pc_target_ad[15]~output0 (
	.i(\inst3|Add0~76_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[15]~output0 .bus_hold = "false";
defparam \pc_target_ad[15]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N2
cycloneive_io_obuf \pc_target_ad[14]~output0 (
	.i(\inst3|Add0~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[14]~output0 .bus_hold = "false";
defparam \pc_target_ad[14]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneive_io_obuf \pc_target_ad[13]~output0 (
	.i(\inst3|Add0~78_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[13]~output0 .bus_hold = "false";
defparam \pc_target_ad[13]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N2
cycloneive_io_obuf \pc_target_ad[12]~output0 (
	.i(\inst3|Add0~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[12]~output0 .bus_hold = "false";
defparam \pc_target_ad[12]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
cycloneive_io_obuf \pc_target_ad[11]~output0 (
	.i(\inst3|Add0~80_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[11]~output0 .bus_hold = "false";
defparam \pc_target_ad[11]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneive_io_obuf \pc_target_ad[10]~output0 (
	.i(\inst3|Add0~81_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[10]~output0 .bus_hold = "false";
defparam \pc_target_ad[10]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N6
cycloneive_io_obuf \pc_target_ad[9]~output0 (
	.i(\inst3|Add0~82_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[9]~output0 .bus_hold = "false";
defparam \pc_target_ad[9]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N0
cycloneive_io_obuf \pc_target_ad[8]~output0 (
	.i(\inst3|Add0~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[8]~output0 .bus_hold = "false";
defparam \pc_target_ad[8]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneive_io_obuf \pc_target_ad[7]~output0 (
	.i(\inst3|Add0~84_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[7]~output0 .bus_hold = "false";
defparam \pc_target_ad[7]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N2
cycloneive_io_obuf \pc_target_ad[6]~output0 (
	.i(\inst3|Add0~85_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[6]~output0 .bus_hold = "false";
defparam \pc_target_ad[6]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneive_io_obuf \pc_target_ad[5]~output0 (
	.i(\inst3|Add0~86_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[5]~output0 .bus_hold = "false";
defparam \pc_target_ad[5]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneive_io_obuf \pc_target_ad[4]~output0 (
	.i(\inst3|Add0~87_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[4]~output0 .bus_hold = "false";
defparam \pc_target_ad[4]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N2
cycloneive_io_obuf \pc_target_ad[3]~output0 (
	.i(\inst3|Add0~88_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[3]~output0 .bus_hold = "false";
defparam \pc_target_ad[3]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N2
cycloneive_io_obuf \pc_target_ad[2]~output0 (
	.i(\inst3|Add0~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[2]~output0 .bus_hold = "false";
defparam \pc_target_ad[2]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N2
cycloneive_io_obuf \pc_target_ad[1]~output0 (
	.i(\inst3|Mux30~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[1]~output0 .bus_hold = "false";
defparam \pc_target_ad[1]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N4
cycloneive_io_obuf \pc_target_ad[0]~output0 (
	.i(\inst3|Mux30~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_target_ad[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \pc_target_ad[0]~output0 .bus_hold = "false";
defparam \pc_target_ad[0]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N0
cycloneive_io_obuf \c[31]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[31]~output0 .bus_hold = "false";
defparam \c[31]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N0
cycloneive_io_obuf \c[30]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[30]~output0 .bus_hold = "false";
defparam \c[30]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
cycloneive_io_obuf \c[29]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[29]~output0 .bus_hold = "false";
defparam \c[29]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N6
cycloneive_io_obuf \c[28]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[28]~output0 .bus_hold = "false";
defparam \c[28]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cycloneive_io_obuf \c[27]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[27]~output0 .bus_hold = "false";
defparam \c[27]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N8
cycloneive_io_obuf \c[26]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[26]~output0 .bus_hold = "false";
defparam \c[26]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N2
cycloneive_io_obuf \c[25]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[25]~output0 .bus_hold = "false";
defparam \c[25]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_io_obuf \c[24]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[24]~output0 .bus_hold = "false";
defparam \c[24]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cycloneive_io_obuf \c[23]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[23]~output0 .bus_hold = "false";
defparam \c[23]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N0
cycloneive_io_obuf \c[22]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[22]~output0 .bus_hold = "false";
defparam \c[22]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneive_io_obuf \c[21]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[21]~output0 .bus_hold = "false";
defparam \c[21]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N10
cycloneive_io_obuf \c[20]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[20]~output0 .bus_hold = "false";
defparam \c[20]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_io_obuf \c[19]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[19]~output0 .bus_hold = "false";
defparam \c[19]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X3_Y27_N0
cycloneive_io_obuf \c[18]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[18]~output0 .bus_hold = "false";
defparam \c[18]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneive_io_obuf \c[17]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[17]~output0 .bus_hold = "false";
defparam \c[17]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X6_Y26_N2
cycloneive_io_obuf \c[16]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[16]~output0 .bus_hold = "false";
defparam \c[16]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N0
cycloneive_io_obuf \c[15]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[15]~output0 .bus_hold = "false";
defparam \c[15]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N0
cycloneive_io_obuf \c[14]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[14]~output0 .bus_hold = "false";
defparam \c[14]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N0
cycloneive_io_obuf \c[13]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[13]~output0 .bus_hold = "false";
defparam \c[13]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N0
cycloneive_io_obuf \c[12]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[12]~output0 .bus_hold = "false";
defparam \c[12]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X6_Y28_N0
cycloneive_io_obuf \c[11]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[11]~output0 .bus_hold = "false";
defparam \c[11]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N0
cycloneive_io_obuf \c[10]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[10]~output0 .bus_hold = "false";
defparam \c[10]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N0
cycloneive_io_obuf \c[9]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[9]~output0 .bus_hold = "false";
defparam \c[9]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N2
cycloneive_io_obuf \c[8]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[8]~output0 .bus_hold = "false";
defparam \c[8]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N0
cycloneive_io_obuf \c[7]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[7]~output0 .bus_hold = "false";
defparam \c[7]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N4
cycloneive_io_obuf \c[6]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[6]~output0 .bus_hold = "false";
defparam \c[6]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X4_Y24_N6
cycloneive_io_obuf \c[5]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[5]~output0 .bus_hold = "false";
defparam \c[5]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X17_Y33_N0
cycloneive_io_obuf \c[4]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[4]~output0 .bus_hold = "false";
defparam \c[4]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneive_io_obuf \c[3]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[3]~output0 .bus_hold = "false";
defparam \c[3]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X41_Y1_N0
cycloneive_io_obuf \c[2]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[2]~output0 .bus_hold = "false";
defparam \c[2]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N0
cycloneive_io_obuf \c[1]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[1]~output0 .bus_hold = "false";
defparam \c[1]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N0
cycloneive_io_obuf \c[0]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c[0]~output0 .bus_hold = "false";
defparam \c[0]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N2
cycloneive_io_obuf \c_write_back[31]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[31]~output0 .bus_hold = "false";
defparam \c_write_back[31]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N0
cycloneive_io_obuf \c_write_back[30]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[30]~output0 .bus_hold = "false";
defparam \c_write_back[30]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N4
cycloneive_io_obuf \c_write_back[29]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[29]~output0 .bus_hold = "false";
defparam \c_write_back[29]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N0
cycloneive_io_obuf \c_write_back[28]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[28]~output0 .bus_hold = "false";
defparam \c_write_back[28]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N6
cycloneive_io_obuf \c_write_back[27]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[27]~output0 .bus_hold = "false";
defparam \c_write_back[27]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N0
cycloneive_io_obuf \c_write_back[26]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[26]~output0 .bus_hold = "false";
defparam \c_write_back[26]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N8
cycloneive_io_obuf \c_write_back[25]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[25]~output0 .bus_hold = "false";
defparam \c_write_back[25]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cycloneive_io_obuf \c_write_back[24]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[24]~output0 .bus_hold = "false";
defparam \c_write_back[24]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N10
cycloneive_io_obuf \c_write_back[23]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[23]~output0 .bus_hold = "false";
defparam \c_write_back[23]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N2
cycloneive_io_obuf \c_write_back[22]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[22]~output0 .bus_hold = "false";
defparam \c_write_back[22]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N0
cycloneive_io_obuf \c_write_back[21]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[21]~output0 .bus_hold = "false";
defparam \c_write_back[21]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N0
cycloneive_io_obuf \c_write_back[20]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[20]~output0 .bus_hold = "false";
defparam \c_write_back[20]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N0
cycloneive_io_obuf \c_write_back[19]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[19]~output0 .bus_hold = "false";
defparam \c_write_back[19]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X1_Y29_N0
cycloneive_io_obuf \c_write_back[18]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[18]~output0 .bus_hold = "false";
defparam \c_write_back[18]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X48_Y14_N0
cycloneive_io_obuf \c_write_back[17]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[17]~output0 .bus_hold = "false";
defparam \c_write_back[17]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N2
cycloneive_io_obuf \c_write_back[16]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[16]~output0 .bus_hold = "false";
defparam \c_write_back[16]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N12
cycloneive_io_obuf \c_write_back[15]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[15]~output0 .bus_hold = "false";
defparam \c_write_back[15]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N4
cycloneive_io_obuf \c_write_back[14]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[14]~output0 .bus_hold = "false";
defparam \c_write_back[14]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
cycloneive_io_obuf \c_write_back[13]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[13]~output0 .bus_hold = "false";
defparam \c_write_back[13]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N0
cycloneive_io_obuf \c_write_back[12]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[12]~output0 .bus_hold = "false";
defparam \c_write_back[12]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X52_Y9_N0
cycloneive_io_obuf \c_write_back[11]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[11]~output0 .bus_hold = "false";
defparam \c_write_back[11]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X49_Y13_N0
cycloneive_io_obuf \c_write_back[10]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[10]~output0 .bus_hold = "false";
defparam \c_write_back[10]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N0
cycloneive_io_obuf \c_write_back[9]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[9]~output0 .bus_hold = "false";
defparam \c_write_back[9]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N6
cycloneive_io_obuf \c_write_back[8]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[8]~output0 .bus_hold = "false";
defparam \c_write_back[8]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N8
cycloneive_io_obuf \c_write_back[7]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[7]~output0 .bus_hold = "false";
defparam \c_write_back[7]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneive_io_obuf \c_write_back[6]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[6]~output0 .bus_hold = "false";
defparam \c_write_back[6]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X49_Y2_N0
cycloneive_io_obuf \c_write_back[5]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[5]~output0 .bus_hold = "false";
defparam \c_write_back[5]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X48_Y7_N0
cycloneive_io_obuf \c_write_back[4]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[4]~output0 .bus_hold = "false";
defparam \c_write_back[4]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N0
cycloneive_io_obuf \c_write_back[3]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[3]~output0 .bus_hold = "false";
defparam \c_write_back[3]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N0
cycloneive_io_obuf \c_write_back[2]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[2]~output0 .bus_hold = "false";
defparam \c_write_back[2]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N0
cycloneive_io_obuf \c_write_back[1]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[1]~output0 .bus_hold = "false";
defparam \c_write_back[1]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N0
cycloneive_io_obuf \c_write_back[0]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\c_write_back[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \c_write_back[0]~output0 .bus_hold = "false";
defparam \c_write_back[0]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N16
cycloneive_lcell_comb \inst6|instr[0]~feeder (
// Equation(s):
// \inst6|instr[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst6|instr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|instr[0]~feeder .lut_mask = 16'hFFFF;
defparam \inst6|instr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X39_Y15_N17
dffeas \inst6|instr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|instr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|instr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|instr[0] .is_wysiwyg = "true";
defparam \inst6|instr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N2
cycloneive_lcell_comb \inst12|imm_out[2]~feeder (
// Equation(s):
// \inst12|imm_out[2]~feeder_combout  = \inst6|instr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|instr [0]),
	.cin(gnd),
	.combout(\inst12|imm_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|imm_out[2]~feeder .lut_mask = 16'hFF00;
defparam \inst12|imm_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N3
dffeas \inst12|imm_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst12|imm_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|imm_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|imm_out[2] .is_wysiwyg = "true";
defparam \inst12|imm_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N23
dffeas \inst15|flag_branch_ad_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|imm_out [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|flag_branch_ad_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|flag_branch_ad_out[0] .is_wysiwyg = "true";
defparam \inst15|flag_branch_ad_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N19
dffeas \inst12|pc_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [10]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[10] .is_wysiwyg = "true";
defparam \inst12|pc_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N15
dffeas \inst12|pc_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [8]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[8] .is_wysiwyg = "true";
defparam \inst12|pc_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N7
dffeas \inst15|prev_pc_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [4]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[4] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N2
cycloneive_lcell_comb \inst3|Add0~0 (
// Equation(s):
// \inst3|Add0~0_combout  = (\inst12|imm_out [2] & (\inst12|pc_out [2] $ (VCC))) # (!\inst12|imm_out [2] & (\inst12|pc_out [2] & VCC))
// \inst3|Add0~1  = CARRY((\inst12|imm_out [2] & \inst12|pc_out [2]))

	.dataa(\inst12|imm_out [2]),
	.datab(\inst12|pc_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add0~0_combout ),
	.cout(\inst3|Add0~1 ));
// synopsys translate_off
defparam \inst3|Add0~0 .lut_mask = 16'h6688;
defparam \inst3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N6
cycloneive_lcell_comb \inst3|Add0~89 (
// Equation(s):
// \inst3|Add0~89_combout  = (\inst12|imm_out [2] & \inst3|Add0~0_combout )

	.dataa(\inst12|imm_out [2]),
	.datab(gnd),
	.datac(\inst3|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~89 .lut_mask = 16'hA0A0;
defparam \inst3|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N7
dffeas \inst15|pc_target_ad_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~89_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[2] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N3
dffeas \inst15|prev_pc_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[2] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N2
cycloneive_lcell_comb \inst9|Add0~0 (
// Equation(s):
// \inst9|Add0~0_combout  = \inst15|prev_pc_out [2] $ (VCC)
// \inst9|Add0~1  = CARRY(\inst15|prev_pc_out [2])

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst9|Add0~0_combout ),
	.cout(\inst9|Add0~1 ));
// synopsys translate_off
defparam \inst9|Add0~0 .lut_mask = 16'h33CC;
defparam \inst9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N18
cycloneive_lcell_comb \inst9|pc_new[2]~79 (
// Equation(s):
// \inst9|pc_new[2]~79_combout  = (\inst15|flag_branch_ad_out [0] & (\inst15|pc_target_ad_out [2] & (!\inst15|prev_branch_prediction_out~q ))) # (!\inst15|flag_branch_ad_out [0] & (((\inst15|prev_branch_prediction_out~q  & \inst9|Add0~0_combout ))))

	.dataa(\inst15|pc_target_ad_out [2]),
	.datab(\inst15|flag_branch_ad_out [0]),
	.datac(\inst15|prev_branch_prediction_out~q ),
	.datad(\inst9|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[2]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[2]~79 .lut_mask = 16'h3808;
defparam \inst9|pc_new[2]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneive_lcell_comb \inst9|flush_pipeline (
// Equation(s):
// \inst9|flush_pipeline~combout  = \inst15|prev_branch_prediction_out~q  $ (\inst15|flag_branch_ad_out [0])

	.dataa(\inst15|prev_branch_prediction_out~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|flag_branch_ad_out [0]),
	.cin(gnd),
	.combout(\inst9|flush_pipeline~combout ),
	.cout());
// synopsys translate_off
defparam \inst9|flush_pipeline .lut_mask = 16'h55AA;
defparam \inst9|flush_pipeline .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N9
dffeas \inst15|prev_pc_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [5]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[5] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N11
dffeas \inst15|prev_pc_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [6]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[6] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N13
dffeas \inst15|prev_pc_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [7]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[7] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N4
cycloneive_lcell_comb \inst3|Add0~2 (
// Equation(s):
// \inst3|Add0~2_combout  = (\inst12|pc_out [3] & (!\inst3|Add0~1 )) # (!\inst12|pc_out [3] & ((\inst3|Add0~1 ) # (GND)))
// \inst3|Add0~3  = CARRY((!\inst3|Add0~1 ) # (!\inst12|pc_out [3]))

	.dataa(gnd),
	.datab(\inst12|pc_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~1 ),
	.combout(\inst3|Add0~2_combout ),
	.cout(\inst3|Add0~3 ));
// synopsys translate_off
defparam \inst3|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N6
cycloneive_lcell_comb \inst3|Add0~4 (
// Equation(s):
// \inst3|Add0~4_combout  = (\inst12|pc_out [4] & (\inst3|Add0~3  $ (GND))) # (!\inst12|pc_out [4] & (!\inst3|Add0~3  & VCC))
// \inst3|Add0~5  = CARRY((\inst12|pc_out [4] & !\inst3|Add0~3 ))

	.dataa(\inst12|pc_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~3 ),
	.combout(\inst3|Add0~4_combout ),
	.cout(\inst3|Add0~5 ));
// synopsys translate_off
defparam \inst3|Add0~4 .lut_mask = 16'hA50A;
defparam \inst3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneive_lcell_comb \inst3|Add0~87 (
// Equation(s):
// \inst3|Add0~87_combout  = (\inst12|imm_out [2] & \inst3|Add0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|imm_out [2]),
	.datad(\inst3|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~87 .lut_mask = 16'hF000;
defparam \inst3|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N1
dffeas \inst15|pc_target_ad_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~87_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[4] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N14
cycloneive_lcell_comb \inst3|Add0~12 (
// Equation(s):
// \inst3|Add0~12_combout  = (\inst12|pc_out [8] & (\inst3|Add0~11  $ (GND))) # (!\inst12|pc_out [8] & (!\inst3|Add0~11  & VCC))
// \inst3|Add0~13  = CARRY((\inst12|pc_out [8] & !\inst3|Add0~11 ))

	.dataa(gnd),
	.datab(\inst12|pc_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~11 ),
	.combout(\inst3|Add0~12_combout ),
	.cout(\inst3|Add0~13 ));
// synopsys translate_off
defparam \inst3|Add0~12 .lut_mask = 16'hC30C;
defparam \inst3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N16
cycloneive_lcell_comb \inst3|Add0~14 (
// Equation(s):
// \inst3|Add0~14_combout  = (\inst12|pc_out [9] & (!\inst3|Add0~13 )) # (!\inst12|pc_out [9] & ((\inst3|Add0~13 ) # (GND)))
// \inst3|Add0~15  = CARRY((!\inst3|Add0~13 ) # (!\inst12|pc_out [9]))

	.dataa(gnd),
	.datab(\inst12|pc_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~13 ),
	.combout(\inst3|Add0~14_combout ),
	.cout(\inst3|Add0~15 ));
// synopsys translate_off
defparam \inst3|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneive_lcell_comb \inst3|Add0~82 (
// Equation(s):
// \inst3|Add0~82_combout  = (\inst12|imm_out [2] & \inst3|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|imm_out [2]),
	.datad(\inst3|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~82 .lut_mask = 16'hF000;
defparam \inst3|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N7
dffeas \inst15|pc_target_ad_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~82_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[9] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N21
dffeas \inst15|prev_pc_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [11]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[11] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N19
dffeas \inst15|prev_pc_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [10]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[10] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N17
dffeas \inst15|prev_pc_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [9]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[9] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N15
dffeas \inst15|prev_pc_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [8]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[8] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N6
cycloneive_lcell_comb \inst9|Add0~4 (
// Equation(s):
// \inst9|Add0~4_combout  = (\inst15|prev_pc_out [4] & (\inst9|Add0~3  $ (GND))) # (!\inst15|prev_pc_out [4] & (!\inst9|Add0~3  & VCC))
// \inst9|Add0~5  = CARRY((\inst15|prev_pc_out [4] & !\inst9|Add0~3 ))

	.dataa(\inst15|prev_pc_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~3 ),
	.combout(\inst9|Add0~4_combout ),
	.cout(\inst9|Add0~5 ));
// synopsys translate_off
defparam \inst9|Add0~4 .lut_mask = 16'hA50A;
defparam \inst9|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N8
cycloneive_lcell_comb \inst9|Add0~6 (
// Equation(s):
// \inst9|Add0~6_combout  = (\inst15|prev_pc_out [5] & (!\inst9|Add0~5 )) # (!\inst15|prev_pc_out [5] & ((\inst9|Add0~5 ) # (GND)))
// \inst9|Add0~7  = CARRY((!\inst9|Add0~5 ) # (!\inst15|prev_pc_out [5]))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~5 ),
	.combout(\inst9|Add0~6_combout ),
	.cout(\inst9|Add0~7 ));
// synopsys translate_off
defparam \inst9|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N10
cycloneive_lcell_comb \inst9|Add0~8 (
// Equation(s):
// \inst9|Add0~8_combout  = (\inst15|prev_pc_out [6] & (\inst9|Add0~7  $ (GND))) # (!\inst15|prev_pc_out [6] & (!\inst9|Add0~7  & VCC))
// \inst9|Add0~9  = CARRY((\inst15|prev_pc_out [6] & !\inst9|Add0~7 ))

	.dataa(\inst15|prev_pc_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~7 ),
	.combout(\inst9|Add0~8_combout ),
	.cout(\inst9|Add0~9 ));
// synopsys translate_off
defparam \inst9|Add0~8 .lut_mask = 16'hA50A;
defparam \inst9|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N12
cycloneive_lcell_comb \inst9|Add0~10 (
// Equation(s):
// \inst9|Add0~10_combout  = (\inst15|prev_pc_out [7] & (!\inst9|Add0~9 )) # (!\inst15|prev_pc_out [7] & ((\inst9|Add0~9 ) # (GND)))
// \inst9|Add0~11  = CARRY((!\inst9|Add0~9 ) # (!\inst15|prev_pc_out [7]))

	.dataa(\inst15|prev_pc_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~9 ),
	.combout(\inst9|Add0~10_combout ),
	.cout(\inst9|Add0~11 ));
// synopsys translate_off
defparam \inst9|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst9|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N14
cycloneive_lcell_comb \inst9|Add0~12 (
// Equation(s):
// \inst9|Add0~12_combout  = (\inst15|prev_pc_out [8] & (\inst9|Add0~11  $ (GND))) # (!\inst15|prev_pc_out [8] & (!\inst9|Add0~11  & VCC))
// \inst9|Add0~13  = CARRY((\inst15|prev_pc_out [8] & !\inst9|Add0~11 ))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~11 ),
	.combout(\inst9|Add0~12_combout ),
	.cout(\inst9|Add0~13 ));
// synopsys translate_off
defparam \inst9|Add0~12 .lut_mask = 16'hC30C;
defparam \inst9|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N16
cycloneive_lcell_comb \inst9|Add0~14 (
// Equation(s):
// \inst9|Add0~14_combout  = (\inst15|prev_pc_out [9] & (!\inst9|Add0~13 )) # (!\inst15|prev_pc_out [9] & ((\inst9|Add0~13 ) # (GND)))
// \inst9|Add0~15  = CARRY((!\inst9|Add0~13 ) # (!\inst15|prev_pc_out [9]))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~13 ),
	.combout(\inst9|Add0~14_combout ),
	.cout(\inst9|Add0~15 ));
// synopsys translate_off
defparam \inst9|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N18
cycloneive_lcell_comb \inst9|Add0~16 (
// Equation(s):
// \inst9|Add0~16_combout  = (\inst15|prev_pc_out [10] & (\inst9|Add0~15  $ (GND))) # (!\inst15|prev_pc_out [10] & (!\inst9|Add0~15  & VCC))
// \inst9|Add0~17  = CARRY((\inst15|prev_pc_out [10] & !\inst9|Add0~15 ))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~15 ),
	.combout(\inst9|Add0~16_combout ),
	.cout(\inst9|Add0~17 ));
// synopsys translate_off
defparam \inst9|Add0~16 .lut_mask = 16'hC30C;
defparam \inst9|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N20
cycloneive_lcell_comb \inst9|Add0~18 (
// Equation(s):
// \inst9|Add0~18_combout  = (\inst15|prev_pc_out [11] & (!\inst9|Add0~17 )) # (!\inst15|prev_pc_out [11] & ((\inst9|Add0~17 ) # (GND)))
// \inst9|Add0~19  = CARRY((!\inst9|Add0~17 ) # (!\inst15|prev_pc_out [11]))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~17 ),
	.combout(\inst9|Add0~18_combout ),
	.cout(\inst9|Add0~19 ));
// synopsys translate_off
defparam \inst9|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N8
cycloneive_lcell_comb \inst6|pc_next[11]~56 (
// Equation(s):
// \inst6|pc_next[11]~56_combout  = (\inst15|flag_branch_ad_out [0] & (\inst15|pc_target_ad_out [11] & ((!\inst15|prev_branch_prediction_out~q )))) # (!\inst15|flag_branch_ad_out [0] & (((\inst9|Add0~18_combout  & \inst15|prev_branch_prediction_out~q ))))

	.dataa(\inst15|pc_target_ad_out [11]),
	.datab(\inst9|Add0~18_combout ),
	.datac(\inst15|flag_branch_ad_out [0]),
	.datad(\inst15|prev_branch_prediction_out~q ),
	.cin(gnd),
	.combout(\inst6|pc_next[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[11]~56 .lut_mask = 16'h0CA0;
defparam \inst6|pc_next[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N2
cycloneive_lcell_comb \inst6|Add0~0 (
// Equation(s):
// \inst6|Add0~0_combout  = \inst6|pc [2] $ (VCC)
// \inst6|Add0~1  = CARRY(\inst6|pc [2])

	.dataa(\inst6|pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst6|Add0~0_combout ),
	.cout(\inst6|Add0~1 ));
// synopsys translate_off
defparam \inst6|Add0~0 .lut_mask = 16'h55AA;
defparam \inst6|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N4
cycloneive_lcell_comb \inst6|Add0~2 (
// Equation(s):
// \inst6|Add0~2_combout  = (\inst6|pc [3] & (!\inst6|Add0~1 )) # (!\inst6|pc [3] & ((\inst6|Add0~1 ) # (GND)))
// \inst6|Add0~3  = CARRY((!\inst6|Add0~1 ) # (!\inst6|pc [3]))

	.dataa(gnd),
	.datab(\inst6|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~1 ),
	.combout(\inst6|Add0~2_combout ),
	.cout(\inst6|Add0~3 ));
// synopsys translate_off
defparam \inst6|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N6
cycloneive_lcell_comb \inst6|Add0~4 (
// Equation(s):
// \inst6|Add0~4_combout  = (\inst6|pc [4] & (\inst6|Add0~3  $ (GND))) # (!\inst6|pc [4] & (!\inst6|Add0~3  & VCC))
// \inst6|Add0~5  = CARRY((\inst6|pc [4] & !\inst6|Add0~3 ))

	.dataa(gnd),
	.datab(\inst6|pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~3 ),
	.combout(\inst6|Add0~4_combout ),
	.cout(\inst6|Add0~5 ));
// synopsys translate_off
defparam \inst6|Add0~4 .lut_mask = 16'hC30C;
defparam \inst6|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N8
cycloneive_lcell_comb \inst6|Add0~6 (
// Equation(s):
// \inst6|Add0~6_combout  = (\inst6|pc [5] & (!\inst6|Add0~5 )) # (!\inst6|pc [5] & ((\inst6|Add0~5 ) # (GND)))
// \inst6|Add0~7  = CARRY((!\inst6|Add0~5 ) # (!\inst6|pc [5]))

	.dataa(\inst6|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~5 ),
	.combout(\inst6|Add0~6_combout ),
	.cout(\inst6|Add0~7 ));
// synopsys translate_off
defparam \inst6|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst6|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N10
cycloneive_lcell_comb \inst6|Add0~8 (
// Equation(s):
// \inst6|Add0~8_combout  = (\inst6|pc [6] & (\inst6|Add0~7  $ (GND))) # (!\inst6|pc [6] & (!\inst6|Add0~7  & VCC))
// \inst6|Add0~9  = CARRY((\inst6|pc [6] & !\inst6|Add0~7 ))

	.dataa(gnd),
	.datab(\inst6|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~7 ),
	.combout(\inst6|Add0~8_combout ),
	.cout(\inst6|Add0~9 ));
// synopsys translate_off
defparam \inst6|Add0~8 .lut_mask = 16'hC30C;
defparam \inst6|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N12
cycloneive_lcell_comb \inst6|Add0~10 (
// Equation(s):
// \inst6|Add0~10_combout  = (\inst6|pc [7] & (!\inst6|Add0~9 )) # (!\inst6|pc [7] & ((\inst6|Add0~9 ) # (GND)))
// \inst6|Add0~11  = CARRY((!\inst6|Add0~9 ) # (!\inst6|pc [7]))

	.dataa(\inst6|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~9 ),
	.combout(\inst6|Add0~10_combout ),
	.cout(\inst6|Add0~11 ));
// synopsys translate_off
defparam \inst6|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst6|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N14
cycloneive_lcell_comb \inst6|Add0~12 (
// Equation(s):
// \inst6|Add0~12_combout  = (\inst6|pc [8] & (\inst6|Add0~11  $ (GND))) # (!\inst6|pc [8] & (!\inst6|Add0~11  & VCC))
// \inst6|Add0~13  = CARRY((\inst6|pc [8] & !\inst6|Add0~11 ))

	.dataa(gnd),
	.datab(\inst6|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~11 ),
	.combout(\inst6|Add0~12_combout ),
	.cout(\inst6|Add0~13 ));
// synopsys translate_off
defparam \inst6|Add0~12 .lut_mask = 16'hC30C;
defparam \inst6|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N16
cycloneive_lcell_comb \inst6|Add0~14 (
// Equation(s):
// \inst6|Add0~14_combout  = (\inst6|pc [9] & (!\inst6|Add0~13 )) # (!\inst6|pc [9] & ((\inst6|Add0~13 ) # (GND)))
// \inst6|Add0~15  = CARRY((!\inst6|Add0~13 ) # (!\inst6|pc [9]))

	.dataa(gnd),
	.datab(\inst6|pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~13 ),
	.combout(\inst6|Add0~14_combout ),
	.cout(\inst6|Add0~15 ));
// synopsys translate_off
defparam \inst6|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N18
cycloneive_lcell_comb \inst6|Add0~16 (
// Equation(s):
// \inst6|Add0~16_combout  = (\inst6|pc [10] & (\inst6|Add0~15  $ (GND))) # (!\inst6|pc [10] & (!\inst6|Add0~15  & VCC))
// \inst6|Add0~17  = CARRY((\inst6|pc [10] & !\inst6|Add0~15 ))

	.dataa(gnd),
	.datab(\inst6|pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~15 ),
	.combout(\inst6|Add0~16_combout ),
	.cout(\inst6|Add0~17 ));
// synopsys translate_off
defparam \inst6|Add0~16 .lut_mask = 16'hC30C;
defparam \inst6|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N20
cycloneive_lcell_comb \inst6|Add0~18 (
// Equation(s):
// \inst6|Add0~18_combout  = (\inst6|pc [11] & (!\inst6|Add0~17 )) # (!\inst6|pc [11] & ((\inst6|Add0~17 ) # (GND)))
// \inst6|Add0~19  = CARRY((!\inst6|Add0~17 ) # (!\inst6|pc [11]))

	.dataa(gnd),
	.datab(\inst6|pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~17 ),
	.combout(\inst6|Add0~18_combout ),
	.cout(\inst6|Add0~19 ));
// synopsys translate_off
defparam \inst6|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N22
cycloneive_lcell_comb \inst6|Add0~20 (
// Equation(s):
// \inst6|Add0~20_combout  = (\inst6|pc [12] & (\inst6|Add0~19  $ (GND))) # (!\inst6|pc [12] & (!\inst6|Add0~19  & VCC))
// \inst6|Add0~21  = CARRY((\inst6|pc [12] & !\inst6|Add0~19 ))

	.dataa(\inst6|pc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~19 ),
	.combout(\inst6|Add0~20_combout ),
	.cout(\inst6|Add0~21 ));
// synopsys translate_off
defparam \inst6|Add0~20 .lut_mask = 16'hA50A;
defparam \inst6|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y15_N23
dffeas \inst15|prev_pc_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [12]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[12] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N22
cycloneive_lcell_comb \inst9|Add0~20 (
// Equation(s):
// \inst9|Add0~20_combout  = (\inst15|prev_pc_out [12] & (\inst9|Add0~19  $ (GND))) # (!\inst15|prev_pc_out [12] & (!\inst9|Add0~19  & VCC))
// \inst9|Add0~21  = CARRY((\inst15|prev_pc_out [12] & !\inst9|Add0~19 ))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~19 ),
	.combout(\inst9|Add0~20_combout ),
	.cout(\inst9|Add0~21 ));
// synopsys translate_off
defparam \inst9|Add0~20 .lut_mask = 16'hC30C;
defparam \inst9|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N0
cycloneive_lcell_comb \inst6|pc_next[12]~32 (
// Equation(s):
// \inst6|pc_next[12]~32_combout  = (\inst15|flag_branch_ad_out [0] & ((\inst15|prev_branch_prediction_out~q ) # ((!\inst15|pc_target_ad_out [12])))) # (!\inst15|flag_branch_ad_out [0] & (((!\inst9|Add0~20_combout )) # (!\inst15|prev_branch_prediction_out~q 
// )))

	.dataa(\inst15|flag_branch_ad_out [0]),
	.datab(\inst15|prev_branch_prediction_out~q ),
	.datac(\inst9|Add0~20_combout ),
	.datad(\inst15|pc_target_ad_out [12]),
	.cin(gnd),
	.combout(\inst6|pc_next[12]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[12]~32 .lut_mask = 16'h9DBF;
defparam \inst6|pc_next[12]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst15|flag_branch_ad_out [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst11|inst4|wr_data[18]~1_combout ,\inst11|inst4|wr_data[17]~2_combout ,\inst11|inst4|wr_data[16]~0_combout ,\inst15|prev_pc_out [12],\inst15|prev_pc_out [11],\inst15|prev_pc_out [10],\inst15|prev_pc_out [9],
\inst15|prev_pc_out [8],\inst15|pc_target_ad_out [12],\inst15|pc_target_ad_out [11],\inst15|pc_target_ad_out [10],\inst15|pc_target_ad_out [9],\inst15|pc_target_ad_out [8],\inst15|pc_target_ad_out [7],\inst15|pc_target_ad_out [6],\inst15|pc_target_ad_out [5],\inst15|pc_target_ad_out [4],
\inst15|pc_target_ad_out [3],\inst15|pc_target_ad_out [2]}),
	.portaaddr({\inst15|prev_pc_out [7],\inst15|prev_pc_out [6],\inst15|prev_pc_out [5],\inst15|prev_pc_out [4],\inst15|prev_pc_out [3],\inst15|prev_pc_out [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst6|pc_next[7]~44_combout ,\inst6|pc_next[6]~46_combout ,\inst6|pc_next[5]~48_combout ,\inst6|pc_next[4]~50_combout ,\inst6|pc_next[3]~52_combout ,\inst6|pc_next[2]~54_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst11|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ALTSYNCRAM";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst11|inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X36_Y15_N27
dffeas \inst12|counter_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|inst|altsyncram_component|auto_generated|q_b [18]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|counter_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|counter_out[1] .is_wysiwyg = "true";
defparam \inst12|counter_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N13
dffeas \inst15|prev_counter_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|counter_out [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_counter_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_counter_out[1] .is_wysiwyg = "true";
defparam \inst15|prev_counter_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N26
cycloneive_lcell_comb \inst11|inst4|wr_data[18]~1 (
// Equation(s):
// \inst11|inst4|wr_data[18]~1_combout  = (\inst15|prev_counter_out [1]) # ((\inst15|flag_branch_ad_out [0] & \inst15|prev_counter_out [0]))

	.dataa(\inst15|flag_branch_ad_out [0]),
	.datab(gnd),
	.datac(\inst15|prev_counter_out [0]),
	.datad(\inst15|prev_counter_out [1]),
	.cin(gnd),
	.combout(\inst11|inst4|wr_data[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst4|wr_data[18]~1 .lut_mask = 16'hFFA0;
defparam \inst11|inst4|wr_data[18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N25
dffeas \inst12|counter_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|inst|altsyncram_component|auto_generated|q_b [17]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|counter_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|counter_out[0] .is_wysiwyg = "true";
defparam \inst12|counter_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y15_N27
dffeas \inst15|prev_counter_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|counter_out [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_counter_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_counter_out[0] .is_wysiwyg = "true";
defparam \inst15|prev_counter_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N12
cycloneive_lcell_comb \inst11|inst4|wr_data[17]~2 (
// Equation(s):
// \inst11|inst4|wr_data[17]~2_combout  = (\inst15|prev_counter_out [0] & ((\inst15|prev_counter_out [1]) # (!\inst15|flag_branch_ad_out [0]))) # (!\inst15|prev_counter_out [0] & ((\inst15|flag_branch_ad_out [0])))

	.dataa(\inst15|prev_counter_out [0]),
	.datab(gnd),
	.datac(\inst15|prev_counter_out [1]),
	.datad(\inst15|flag_branch_ad_out [0]),
	.cin(gnd),
	.combout(\inst11|inst4|wr_data[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst4|wr_data[17]~2 .lut_mask = 16'hF5AA;
defparam \inst11|inst4|wr_data[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N17
dffeas \inst12|valid_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst11|inst|altsyncram_component|auto_generated|q_b [16]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|valid_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|valid_out .is_wysiwyg = "true";
defparam \inst12|valid_out .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N15
dffeas \inst15|prev_valid_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|valid_out~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_valid_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_valid_out .is_wysiwyg = "true";
defparam \inst15|prev_valid_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cycloneive_lcell_comb \inst11|inst4|wr_data[16]~0 (
// Equation(s):
// \inst11|inst4|wr_data[16]~0_combout  = (\inst15|prev_valid_out~q ) # (\inst15|flag_branch_ad_out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst15|prev_valid_out~q ),
	.datad(\inst15|flag_branch_ad_out [0]),
	.cin(gnd),
	.combout(\inst11|inst4|wr_data[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst4|wr_data[16]~0 .lut_mask = 16'hFFF0;
defparam \inst11|inst4|wr_data[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N12
cycloneive_lcell_comb \inst6|pc_next[12]~33 (
// Equation(s):
// \inst6|pc_next[12]~33_combout  = (\inst6|pc_next[12]~32_combout  & ((\inst9|flush_pipeline~combout ) # ((!\inst11|inst3|branch_prediction~3_combout ) # (!\inst11|inst|altsyncram_component|auto_generated|q_b [10]))))

	.dataa(\inst6|pc_next[12]~32_combout ),
	.datab(\inst9|flush_pipeline~combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [10]),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[12]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[12]~33 .lut_mask = 16'h8AAA;
defparam \inst6|pc_next[12]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N2
cycloneive_lcell_comb \inst6|pc_next[12]~34 (
// Equation(s):
// \inst6|pc_next[12]~34_combout  = ((\inst6|Add0~20_combout  & \inst6|pc_next[12]~12_combout )) # (!\inst6|pc_next[12]~33_combout )

	.dataa(gnd),
	.datab(\inst6|Add0~20_combout ),
	.datac(\inst6|pc_next[12]~12_combout ),
	.datad(\inst6|pc_next[12]~33_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[12]~34 .lut_mask = 16'hC0FF;
defparam \inst6|pc_next[12]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N3
dffeas \inst6|pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[12]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[12] .is_wysiwyg = "true";
defparam \inst6|pc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N23
dffeas \inst12|pc_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [12]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[12] .is_wysiwyg = "true";
defparam \inst12|pc_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N18
cycloneive_lcell_comb \inst3|Add0~16 (
// Equation(s):
// \inst3|Add0~16_combout  = (\inst12|pc_out [10] & (\inst3|Add0~15  $ (GND))) # (!\inst12|pc_out [10] & (!\inst3|Add0~15  & VCC))
// \inst3|Add0~17  = CARRY((\inst12|pc_out [10] & !\inst3|Add0~15 ))

	.dataa(gnd),
	.datab(\inst12|pc_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~15 ),
	.combout(\inst3|Add0~16_combout ),
	.cout(\inst3|Add0~17 ));
// synopsys translate_off
defparam \inst3|Add0~16 .lut_mask = 16'hC30C;
defparam \inst3|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N20
cycloneive_lcell_comb \inst3|Add0~18 (
// Equation(s):
// \inst3|Add0~18_combout  = (\inst12|pc_out [11] & (!\inst3|Add0~17 )) # (!\inst12|pc_out [11] & ((\inst3|Add0~17 ) # (GND)))
// \inst3|Add0~19  = CARRY((!\inst3|Add0~17 ) # (!\inst12|pc_out [11]))

	.dataa(gnd),
	.datab(\inst12|pc_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~17 ),
	.combout(\inst3|Add0~18_combout ),
	.cout(\inst3|Add0~19 ));
// synopsys translate_off
defparam \inst3|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst3|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N22
cycloneive_lcell_comb \inst3|Add0~20 (
// Equation(s):
// \inst3|Add0~20_combout  = (\inst12|pc_out [12] & (\inst3|Add0~19  $ (GND))) # (!\inst12|pc_out [12] & (!\inst3|Add0~19  & VCC))
// \inst3|Add0~21  = CARRY((\inst12|pc_out [12] & !\inst3|Add0~19 ))

	.dataa(\inst12|pc_out [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~19 ),
	.combout(\inst3|Add0~20_combout ),
	.cout(\inst3|Add0~21 ));
// synopsys translate_off
defparam \inst3|Add0~20 .lut_mask = 16'hA50A;
defparam \inst3|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N22
cycloneive_lcell_comb \inst3|Add0~79 (
// Equation(s):
// \inst3|Add0~79_combout  = (\inst12|imm_out [2] & \inst3|Add0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|imm_out [2]),
	.datad(\inst3|Add0~20_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~79 .lut_mask = 16'hF000;
defparam \inst3|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N23
dffeas \inst15|pc_target_ad_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~79_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[12] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
cycloneive_lcell_comb \inst6|pc_next[11]~35 (
// Equation(s):
// \inst6|pc_next[11]~35_combout  = (!\inst9|flush_pipeline~combout  & ((\inst11|inst3|branch_prediction~3_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [9])) # (!\inst11|inst3|branch_prediction~3_combout  & ((\inst6|Add0~18_combout )))))

	.dataa(\inst11|inst|altsyncram_component|auto_generated|q_b [9]),
	.datab(\inst9|flush_pipeline~combout ),
	.datac(\inst6|Add0~18_combout ),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[11]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[11]~35 .lut_mask = 16'h2230;
defparam \inst6|pc_next[11]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N14
cycloneive_lcell_comb \inst6|pc_next[11]~36 (
// Equation(s):
// \inst6|pc_next[11]~36_combout  = (\inst6|pc_next[11]~56_combout ) # (\inst6|pc_next[11]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|pc_next[11]~56_combout ),
	.datad(\inst6|pc_next[11]~35_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[11]~36 .lut_mask = 16'hFFF0;
defparam \inst6|pc_next[11]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N15
dffeas \inst6|pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[11]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[11] .is_wysiwyg = "true";
defparam \inst6|pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N21
dffeas \inst12|pc_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [11]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[11] .is_wysiwyg = "true";
defparam \inst12|pc_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N0
cycloneive_lcell_comb \inst3|Add0~80 (
// Equation(s):
// \inst3|Add0~80_combout  = (\inst12|imm_out [2] & \inst3|Add0~18_combout )

	.dataa(\inst12|imm_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~80 .lut_mask = 16'hAA00;
defparam \inst3|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N3
dffeas \inst15|pc_target_ad_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|Add0~80_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[11] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N2
cycloneive_lcell_comb \inst6|pc_next[2]~53 (
// Equation(s):
// \inst6|pc_next[2]~53_combout  = (!\inst9|flush_pipeline~combout  & ((\inst11|inst3|branch_prediction~3_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [0])) # (!\inst11|inst3|branch_prediction~3_combout  & ((\inst6|Add0~0_combout )))))

	.dataa(\inst9|flush_pipeline~combout ),
	.datab(\inst11|inst|altsyncram_component|auto_generated|q_b [0]),
	.datac(\inst6|Add0~0_combout ),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[2]~53 .lut_mask = 16'h4450;
defparam \inst6|pc_next[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N0
cycloneive_lcell_comb \inst6|pc_next[2]~54 (
// Equation(s):
// \inst6|pc_next[2]~54_combout  = (\inst9|pc_new[2]~79_combout ) # (\inst6|pc_next[2]~53_combout )

	.dataa(gnd),
	.datab(\inst9|pc_new[2]~79_combout ),
	.datac(gnd),
	.datad(\inst6|pc_next[2]~53_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[2]~54 .lut_mask = 16'hFFCC;
defparam \inst6|pc_next[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N1
dffeas \inst6|pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[2]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[2] .is_wysiwyg = "true";
defparam \inst6|pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N1
dffeas \inst12|pc_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[2] .is_wysiwyg = "true";
defparam \inst12|pc_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N24
cycloneive_lcell_comb \inst3|Add0~88 (
// Equation(s):
// \inst3|Add0~88_combout  = (\inst12|imm_out [2] & \inst3|Add0~2_combout )

	.dataa(\inst12|imm_out [2]),
	.datab(gnd),
	.datac(\inst3|Add0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~88 .lut_mask = 16'hA0A0;
defparam \inst3|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N25
dffeas \inst15|pc_target_ad_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~88_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[3] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N4
cycloneive_lcell_comb \inst9|Add0~2 (
// Equation(s):
// \inst9|Add0~2_combout  = (\inst15|prev_pc_out [3] & (!\inst9|Add0~1 )) # (!\inst15|prev_pc_out [3] & ((\inst9|Add0~1 ) # (GND)))
// \inst9|Add0~3  = CARRY((!\inst9|Add0~1 ) # (!\inst15|prev_pc_out [3]))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~1 ),
	.combout(\inst9|Add0~2_combout ),
	.cout(\inst9|Add0~3 ));
// synopsys translate_off
defparam \inst9|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneive_lcell_comb \inst9|pc_new[3]~78 (
// Equation(s):
// \inst9|pc_new[3]~78_combout  = (\inst15|flag_branch_ad_out [0] & (\inst15|pc_target_ad_out [3] & (!\inst15|prev_branch_prediction_out~q ))) # (!\inst15|flag_branch_ad_out [0] & (((\inst15|prev_branch_prediction_out~q  & \inst9|Add0~2_combout ))))

	.dataa(\inst15|pc_target_ad_out [3]),
	.datab(\inst15|flag_branch_ad_out [0]),
	.datac(\inst15|prev_branch_prediction_out~q ),
	.datad(\inst9|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[3]~78 .lut_mask = 16'h3808;
defparam \inst9|pc_new[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N12
cycloneive_lcell_comb \inst6|pc_next[3]~51 (
// Equation(s):
// \inst6|pc_next[3]~51_combout  = (!\inst9|flush_pipeline~combout  & ((\inst11|inst3|branch_prediction~3_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [1])) # (!\inst11|inst3|branch_prediction~3_combout  & ((\inst6|Add0~2_combout )))))

	.dataa(\inst11|inst|altsyncram_component|auto_generated|q_b [1]),
	.datab(\inst9|flush_pipeline~combout ),
	.datac(\inst6|Add0~2_combout ),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[3]~51 .lut_mask = 16'h2230;
defparam \inst6|pc_next[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N14
cycloneive_lcell_comb \inst6|pc_next[3]~52 (
// Equation(s):
// \inst6|pc_next[3]~52_combout  = (\inst9|pc_new[3]~78_combout ) # (\inst6|pc_next[3]~51_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst9|pc_new[3]~78_combout ),
	.datad(\inst6|pc_next[3]~51_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[3]~52 .lut_mask = 16'hFFF0;
defparam \inst6|pc_next[3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N15
dffeas \inst6|pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[3]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[3] .is_wysiwyg = "true";
defparam \inst6|pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N5
dffeas \inst12|pc_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[3] .is_wysiwyg = "true";
defparam \inst12|pc_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N5
dffeas \inst15|prev_pc_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[3] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneive_lcell_comb \inst9|pc_new[4]~77 (
// Equation(s):
// \inst9|pc_new[4]~77_combout  = (\inst15|prev_branch_prediction_out~q  & (!\inst15|flag_branch_ad_out [0] & (\inst9|Add0~4_combout ))) # (!\inst15|prev_branch_prediction_out~q  & (\inst15|flag_branch_ad_out [0] & ((\inst15|pc_target_ad_out [4]))))

	.dataa(\inst15|prev_branch_prediction_out~q ),
	.datab(\inst15|flag_branch_ad_out [0]),
	.datac(\inst9|Add0~4_combout ),
	.datad(\inst15|pc_target_ad_out [4]),
	.cin(gnd),
	.combout(\inst9|pc_new[4]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[4]~77 .lut_mask = 16'h6420;
defparam \inst9|pc_new[4]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N10
cycloneive_lcell_comb \inst6|pc_next[4]~49 (
// Equation(s):
// \inst6|pc_next[4]~49_combout  = (!\inst9|flush_pipeline~combout  & ((\inst11|inst3|branch_prediction~3_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [2])) # (!\inst11|inst3|branch_prediction~3_combout  & ((\inst6|Add0~4_combout )))))

	.dataa(\inst11|inst|altsyncram_component|auto_generated|q_b [2]),
	.datab(\inst9|flush_pipeline~combout ),
	.datac(\inst6|Add0~4_combout ),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[4]~49 .lut_mask = 16'h2230;
defparam \inst6|pc_next[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N8
cycloneive_lcell_comb \inst6|pc_next[4]~50 (
// Equation(s):
// \inst6|pc_next[4]~50_combout  = (\inst9|pc_new[4]~77_combout ) # (\inst6|pc_next[4]~49_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst9|pc_new[4]~77_combout ),
	.datad(\inst6|pc_next[4]~49_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[4]~50 .lut_mask = 16'hFFF0;
defparam \inst6|pc_next[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N9
dffeas \inst6|pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[4]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[4] .is_wysiwyg = "true";
defparam \inst6|pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N7
dffeas \inst12|pc_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [4]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[4] .is_wysiwyg = "true";
defparam \inst12|pc_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N8
cycloneive_lcell_comb \inst3|Add0~6 (
// Equation(s):
// \inst3|Add0~6_combout  = (\inst12|imm_out [2] & ((\inst12|pc_out [5] & (\inst3|Add0~5  & VCC)) # (!\inst12|pc_out [5] & (!\inst3|Add0~5 )))) # (!\inst12|imm_out [2] & ((\inst12|pc_out [5] & (!\inst3|Add0~5 )) # (!\inst12|pc_out [5] & ((\inst3|Add0~5 ) # 
// (GND)))))
// \inst3|Add0~7  = CARRY((\inst12|imm_out [2] & (!\inst12|pc_out [5] & !\inst3|Add0~5 )) # (!\inst12|imm_out [2] & ((!\inst3|Add0~5 ) # (!\inst12|pc_out [5]))))

	.dataa(\inst12|imm_out [2]),
	.datab(\inst12|pc_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~5 ),
	.combout(\inst3|Add0~6_combout ),
	.cout(\inst3|Add0~7 ));
// synopsys translate_off
defparam \inst3|Add0~6 .lut_mask = 16'h9617;
defparam \inst3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cycloneive_lcell_comb \inst3|Add0~86 (
// Equation(s):
// \inst3|Add0~86_combout  = (\inst3|Add0~6_combout  & \inst12|imm_out [2])

	.dataa(\inst3|Add0~6_combout ),
	.datab(gnd),
	.datac(\inst12|imm_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~86 .lut_mask = 16'hA0A0;
defparam \inst3|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N11
dffeas \inst15|pc_target_ad_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~86_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[5] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneive_lcell_comb \inst9|pc_new[5]~76 (
// Equation(s):
// \inst9|pc_new[5]~76_combout  = (\inst15|flag_branch_ad_out [0] & (\inst15|pc_target_ad_out [5] & (!\inst15|prev_branch_prediction_out~q ))) # (!\inst15|flag_branch_ad_out [0] & (((\inst15|prev_branch_prediction_out~q  & \inst9|Add0~6_combout ))))

	.dataa(\inst15|pc_target_ad_out [5]),
	.datab(\inst15|flag_branch_ad_out [0]),
	.datac(\inst15|prev_branch_prediction_out~q ),
	.datad(\inst9|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[5]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[5]~76 .lut_mask = 16'h3808;
defparam \inst9|pc_new[5]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N28
cycloneive_lcell_comb \inst6|pc_next[5]~47 (
// Equation(s):
// \inst6|pc_next[5]~47_combout  = (!\inst9|flush_pipeline~combout  & ((\inst11|inst3|branch_prediction~3_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [3])) # (!\inst11|inst3|branch_prediction~3_combout  & ((\inst6|Add0~6_combout )))))

	.dataa(\inst11|inst|altsyncram_component|auto_generated|q_b [3]),
	.datab(\inst6|Add0~6_combout ),
	.datac(\inst9|flush_pipeline~combout ),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[5]~47 .lut_mask = 16'h0A0C;
defparam \inst6|pc_next[5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N30
cycloneive_lcell_comb \inst6|pc_next[5]~48 (
// Equation(s):
// \inst6|pc_next[5]~48_combout  = (\inst9|pc_new[5]~76_combout ) # (\inst6|pc_next[5]~47_combout )

	.dataa(gnd),
	.datab(\inst9|pc_new[5]~76_combout ),
	.datac(gnd),
	.datad(\inst6|pc_next[5]~47_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[5]~48 .lut_mask = 16'hFFCC;
defparam \inst6|pc_next[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N31
dffeas \inst6|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[5]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[5] .is_wysiwyg = "true";
defparam \inst6|pc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N9
dffeas \inst12|pc_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [5]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[5] .is_wysiwyg = "true";
defparam \inst12|pc_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N10
cycloneive_lcell_comb \inst3|Add0~8 (
// Equation(s):
// \inst3|Add0~8_combout  = ((\inst12|imm_out [2] $ (\inst12|pc_out [6] $ (!\inst3|Add0~7 )))) # (GND)
// \inst3|Add0~9  = CARRY((\inst12|imm_out [2] & ((\inst12|pc_out [6]) # (!\inst3|Add0~7 ))) # (!\inst12|imm_out [2] & (\inst12|pc_out [6] & !\inst3|Add0~7 )))

	.dataa(\inst12|imm_out [2]),
	.datab(\inst12|pc_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~7 ),
	.combout(\inst3|Add0~8_combout ),
	.cout(\inst3|Add0~9 ));
// synopsys translate_off
defparam \inst3|Add0~8 .lut_mask = 16'h698E;
defparam \inst3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N30
cycloneive_lcell_comb \inst3|Add0~85 (
// Equation(s):
// \inst3|Add0~85_combout  = (\inst12|imm_out [2] & \inst3|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|imm_out [2]),
	.datad(\inst3|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~85 .lut_mask = 16'hF000;
defparam \inst3|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N31
dffeas \inst15|pc_target_ad_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~85_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[6] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N8
cycloneive_lcell_comb \inst6|pc_next[6]~61 (
// Equation(s):
// \inst6|pc_next[6]~61_combout  = (\inst15|prev_branch_prediction_out~q  & (((!\inst15|flag_branch_ad_out [0] & \inst9|Add0~8_combout )))) # (!\inst15|prev_branch_prediction_out~q  & (\inst15|pc_target_ad_out [6] & (\inst15|flag_branch_ad_out [0])))

	.dataa(\inst15|pc_target_ad_out [6]),
	.datab(\inst15|prev_branch_prediction_out~q ),
	.datac(\inst15|flag_branch_ad_out [0]),
	.datad(\inst9|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[6]~61 .lut_mask = 16'h2C20;
defparam \inst6|pc_next[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N6
cycloneive_lcell_comb \inst6|pc_next[6]~45 (
// Equation(s):
// \inst6|pc_next[6]~45_combout  = (!\inst9|flush_pipeline~combout  & ((\inst11|inst3|branch_prediction~3_combout  & ((\inst11|inst|altsyncram_component|auto_generated|q_b [4]))) # (!\inst11|inst3|branch_prediction~3_combout  & (\inst6|Add0~8_combout ))))

	.dataa(\inst6|Add0~8_combout ),
	.datab(\inst9|flush_pipeline~combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [4]),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[6]~45 .lut_mask = 16'h3022;
defparam \inst6|pc_next[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N20
cycloneive_lcell_comb \inst6|pc_next[6]~46 (
// Equation(s):
// \inst6|pc_next[6]~46_combout  = (\inst6|pc_next[6]~61_combout ) # (\inst6|pc_next[6]~45_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|pc_next[6]~61_combout ),
	.datad(\inst6|pc_next[6]~45_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[6]~46 .lut_mask = 16'hFFF0;
defparam \inst6|pc_next[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N21
dffeas \inst6|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[6]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[6] .is_wysiwyg = "true";
defparam \inst6|pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N11
dffeas \inst12|pc_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [6]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[6] .is_wysiwyg = "true";
defparam \inst12|pc_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N12
cycloneive_lcell_comb \inst3|Add0~10 (
// Equation(s):
// \inst3|Add0~10_combout  = (\inst12|pc_out [7] & (!\inst3|Add0~9 )) # (!\inst12|pc_out [7] & ((\inst3|Add0~9 ) # (GND)))
// \inst3|Add0~11  = CARRY((!\inst3|Add0~9 ) # (!\inst12|pc_out [7]))

	.dataa(\inst12|pc_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~9 ),
	.combout(\inst3|Add0~10_combout ),
	.cout(\inst3|Add0~11 ));
// synopsys translate_off
defparam \inst3|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N20
cycloneive_lcell_comb \inst3|Add0~84 (
// Equation(s):
// \inst3|Add0~84_combout  = (\inst12|imm_out [2] & \inst3|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|imm_out [2]),
	.datad(\inst3|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~84 .lut_mask = 16'hF000;
defparam \inst3|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N21
dffeas \inst15|pc_target_ad_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~84_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[7] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneive_lcell_comb \inst6|pc_next[7]~60 (
// Equation(s):
// \inst6|pc_next[7]~60_combout  = (\inst15|prev_branch_prediction_out~q  & (((\inst9|Add0~10_combout  & !\inst15|flag_branch_ad_out [0])))) # (!\inst15|prev_branch_prediction_out~q  & (\inst15|pc_target_ad_out [7] & ((\inst15|flag_branch_ad_out [0]))))

	.dataa(\inst15|pc_target_ad_out [7]),
	.datab(\inst9|Add0~10_combout ),
	.datac(\inst15|prev_branch_prediction_out~q ),
	.datad(\inst15|flag_branch_ad_out [0]),
	.cin(gnd),
	.combout(\inst6|pc_next[7]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[7]~60 .lut_mask = 16'h0AC0;
defparam \inst6|pc_next[7]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N24
cycloneive_lcell_comb \inst6|pc_next[7]~43 (
// Equation(s):
// \inst6|pc_next[7]~43_combout  = (!\inst9|flush_pipeline~combout  & ((\inst11|inst3|branch_prediction~3_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [5])) # (!\inst11|inst3|branch_prediction~3_combout  & ((\inst6|Add0~10_combout )))))

	.dataa(\inst11|inst|altsyncram_component|auto_generated|q_b [5]),
	.datab(\inst9|flush_pipeline~combout ),
	.datac(\inst6|Add0~10_combout ),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[7]~43 .lut_mask = 16'h2230;
defparam \inst6|pc_next[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N22
cycloneive_lcell_comb \inst6|pc_next[7]~44 (
// Equation(s):
// \inst6|pc_next[7]~44_combout  = (\inst6|pc_next[7]~60_combout ) # (\inst6|pc_next[7]~43_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|pc_next[7]~60_combout ),
	.datad(\inst6|pc_next[7]~43_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[7]~44 .lut_mask = 16'hFFF0;
defparam \inst6|pc_next[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N23
dffeas \inst6|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[7]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[7] .is_wysiwyg = "true";
defparam \inst6|pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N13
dffeas \inst12|pc_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [7]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[7] .is_wysiwyg = "true";
defparam \inst12|pc_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N10
cycloneive_lcell_comb \inst3|Add0~83 (
// Equation(s):
// \inst3|Add0~83_combout  = (\inst12|imm_out [2] & \inst3|Add0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|imm_out [2]),
	.datad(\inst3|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~83 .lut_mask = 16'hF000;
defparam \inst3|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N11
dffeas \inst15|pc_target_ad_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~83_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[8] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
cycloneive_lcell_comb \inst6|pc_next[8]~59 (
// Equation(s):
// \inst6|pc_next[8]~59_combout  = (\inst15|flag_branch_ad_out [0] & (!\inst15|prev_branch_prediction_out~q  & (\inst15|pc_target_ad_out [8]))) # (!\inst15|flag_branch_ad_out [0] & (\inst15|prev_branch_prediction_out~q  & ((\inst9|Add0~12_combout ))))

	.dataa(\inst15|flag_branch_ad_out [0]),
	.datab(\inst15|prev_branch_prediction_out~q ),
	.datac(\inst15|pc_target_ad_out [8]),
	.datad(\inst9|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[8]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[8]~59 .lut_mask = 16'h6420;
defparam \inst6|pc_next[8]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N6
cycloneive_lcell_comb \inst6|pc_next[8]~41 (
// Equation(s):
// \inst6|pc_next[8]~41_combout  = (!\inst9|flush_pipeline~combout  & ((\inst11|inst3|branch_prediction~3_combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [6])) # (!\inst11|inst3|branch_prediction~3_combout  & ((\inst6|Add0~12_combout )))))

	.dataa(\inst9|flush_pipeline~combout ),
	.datab(\inst11|inst|altsyncram_component|auto_generated|q_b [6]),
	.datac(\inst6|Add0~12_combout ),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[8]~41 .lut_mask = 16'h4450;
defparam \inst6|pc_next[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
cycloneive_lcell_comb \inst6|pc_next[8]~42 (
// Equation(s):
// \inst6|pc_next[8]~42_combout  = (\inst6|pc_next[8]~59_combout ) # (\inst6|pc_next[8]~41_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|pc_next[8]~59_combout ),
	.datad(\inst6|pc_next[8]~41_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[8]~42 .lut_mask = 16'hFFF0;
defparam \inst6|pc_next[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N29
dffeas \inst6|pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[8]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[8] .is_wysiwyg = "true";
defparam \inst6|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N4
cycloneive_lcell_comb \inst11|inst3|branch_prediction~0 (
// Equation(s):
// \inst11|inst3|branch_prediction~0_combout  = (\inst6|pc [9] & (\inst11|inst|altsyncram_component|auto_generated|q_b [12] & (\inst6|pc [8] $ (!\inst11|inst|altsyncram_component|auto_generated|q_b [11])))) # (!\inst6|pc [9] & 
// (!\inst11|inst|altsyncram_component|auto_generated|q_b [12] & (\inst6|pc [8] $ (!\inst11|inst|altsyncram_component|auto_generated|q_b [11]))))

	.dataa(\inst6|pc [9]),
	.datab(\inst6|pc [8]),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [11]),
	.datad(\inst11|inst|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\inst11|inst3|branch_prediction~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst3|branch_prediction~0 .lut_mask = 16'h8241;
defparam \inst11|inst3|branch_prediction~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N16
cycloneive_lcell_comb \inst11|inst3|branch_prediction~2 (
// Equation(s):
// \inst11|inst3|branch_prediction~2_combout  = (\inst11|inst|altsyncram_component|auto_generated|q_b [16] & (\inst11|inst|altsyncram_component|auto_generated|q_b [18] & (\inst6|pc [12] $ (!\inst11|inst|altsyncram_component|auto_generated|q_b [15]))))

	.dataa(\inst6|pc [12]),
	.datab(\inst11|inst|altsyncram_component|auto_generated|q_b [15]),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [16]),
	.datad(\inst11|inst|altsyncram_component|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\inst11|inst3|branch_prediction~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst3|branch_prediction~2 .lut_mask = 16'h9000;
defparam \inst11|inst3|branch_prediction~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N18
cycloneive_lcell_comb \inst11|inst3|branch_prediction~3 (
// Equation(s):
// \inst11|inst3|branch_prediction~3_combout  = (\inst11|inst3|branch_prediction~1_combout  & (\inst11|inst3|branch_prediction~0_combout  & \inst11|inst3|branch_prediction~2_combout ))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(gnd),
	.datac(\inst11|inst3|branch_prediction~0_combout ),
	.datad(\inst11|inst3|branch_prediction~2_combout ),
	.cin(gnd),
	.combout(\inst11|inst3|branch_prediction~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst3|branch_prediction~3 .lut_mask = 16'hA000;
defparam \inst11|inst3|branch_prediction~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y15_N19
dffeas \inst12|branch_prediction_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst11|inst3|branch_prediction~3_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|branch_prediction_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|branch_prediction_out .is_wysiwyg = "true";
defparam \inst12|branch_prediction_out .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N17
dffeas \inst15|prev_branch_prediction_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|branch_prediction_out~q ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_branch_prediction_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_branch_prediction_out .is_wysiwyg = "true";
defparam \inst15|prev_branch_prediction_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneive_lcell_comb \inst6|pc_next[9]~58 (
// Equation(s):
// \inst6|pc_next[9]~58_combout  = (\inst15|prev_branch_prediction_out~q  & (((!\inst15|flag_branch_ad_out [0] & \inst9|Add0~14_combout )))) # (!\inst15|prev_branch_prediction_out~q  & (\inst15|pc_target_ad_out [9] & (\inst15|flag_branch_ad_out [0])))

	.dataa(\inst15|prev_branch_prediction_out~q ),
	.datab(\inst15|pc_target_ad_out [9]),
	.datac(\inst15|flag_branch_ad_out [0]),
	.datad(\inst9|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[9]~58 .lut_mask = 16'h4A40;
defparam \inst6|pc_next[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneive_lcell_comb \inst6|pc_next[9]~39 (
// Equation(s):
// \inst6|pc_next[9]~39_combout  = (!\inst9|flush_pipeline~combout  & ((\inst11|inst3|branch_prediction~3_combout  & ((\inst11|inst|altsyncram_component|auto_generated|q_b [7]))) # (!\inst11|inst3|branch_prediction~3_combout  & (\inst6|Add0~14_combout ))))

	.dataa(\inst6|Add0~14_combout ),
	.datab(\inst9|flush_pipeline~combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [7]),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[9]~39 .lut_mask = 16'h3022;
defparam \inst6|pc_next[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneive_lcell_comb \inst6|pc_next[9]~40 (
// Equation(s):
// \inst6|pc_next[9]~40_combout  = (\inst6|pc_next[9]~58_combout ) # (\inst6|pc_next[9]~39_combout )

	.dataa(\inst6|pc_next[9]~58_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|pc_next[9]~39_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[9]~40 .lut_mask = 16'hFFAA;
defparam \inst6|pc_next[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N21
dffeas \inst6|pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc_next[9]~40_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[9] .is_wysiwyg = "true";
defparam \inst6|pc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N17
dffeas \inst12|pc_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [9]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[9] .is_wysiwyg = "true";
defparam \inst12|pc_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N8
cycloneive_lcell_comb \inst3|Add0~81 (
// Equation(s):
// \inst3|Add0~81_combout  = (\inst12|imm_out [2] & \inst3|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|imm_out [2]),
	.datad(\inst3|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~81 .lut_mask = 16'hF000;
defparam \inst3|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N9
dffeas \inst15|pc_target_ad_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~81_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[10] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N16
cycloneive_lcell_comb \inst6|pc_next[10]~57 (
// Equation(s):
// \inst6|pc_next[10]~57_combout  = (\inst15|flag_branch_ad_out [0] & (\inst15|pc_target_ad_out [10] & (!\inst15|prev_branch_prediction_out~q ))) # (!\inst15|flag_branch_ad_out [0] & (((\inst15|prev_branch_prediction_out~q  & \inst9|Add0~16_combout ))))

	.dataa(\inst15|flag_branch_ad_out [0]),
	.datab(\inst15|pc_target_ad_out [10]),
	.datac(\inst15|prev_branch_prediction_out~q ),
	.datad(\inst9|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[10]~57 .lut_mask = 16'h5808;
defparam \inst6|pc_next[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
cycloneive_lcell_comb \inst6|pc_next[10]~37 (
// Equation(s):
// \inst6|pc_next[10]~37_combout  = (!\inst9|flush_pipeline~combout  & ((\inst11|inst3|branch_prediction~3_combout  & ((\inst11|inst|altsyncram_component|auto_generated|q_b [8]))) # (!\inst11|inst3|branch_prediction~3_combout  & (\inst6|Add0~16_combout ))))

	.dataa(\inst9|flush_pipeline~combout ),
	.datab(\inst6|Add0~16_combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [8]),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[10]~37 .lut_mask = 16'h5044;
defparam \inst6|pc_next[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N24
cycloneive_lcell_comb \inst6|pc_next[10]~38 (
// Equation(s):
// \inst6|pc_next[10]~38_combout  = (\inst6|pc_next[10]~57_combout ) # (\inst6|pc_next[10]~37_combout )

	.dataa(gnd),
	.datab(\inst6|pc_next[10]~57_combout ),
	.datac(gnd),
	.datad(\inst6|pc_next[10]~37_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[10]~38 .lut_mask = 16'hFFCC;
defparam \inst6|pc_next[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N25
dffeas \inst6|pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[10]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[10] .is_wysiwyg = "true";
defparam \inst6|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N26
cycloneive_lcell_comb \inst11|inst3|branch_prediction~1 (
// Equation(s):
// \inst11|inst3|branch_prediction~1_combout  = (\inst6|pc [10] & (\inst11|inst|altsyncram_component|auto_generated|q_b [13] & (\inst6|pc [11] $ (!\inst11|inst|altsyncram_component|auto_generated|q_b [14])))) # (!\inst6|pc [10] & 
// (!\inst11|inst|altsyncram_component|auto_generated|q_b [13] & (\inst6|pc [11] $ (!\inst11|inst|altsyncram_component|auto_generated|q_b [14]))))

	.dataa(\inst6|pc [10]),
	.datab(\inst6|pc [11]),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [13]),
	.datad(\inst11|inst|altsyncram_component|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\inst11|inst3|branch_prediction~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|inst3|branch_prediction~1 .lut_mask = 16'h8421;
defparam \inst11|inst3|branch_prediction~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N30
cycloneive_lcell_comb \inst6|pc_next[12]~12 (
// Equation(s):
// \inst6|pc_next[12]~12_combout  = (!\inst9|flush_pipeline~combout  & (((!\inst11|inst3|branch_prediction~2_combout ) # (!\inst11|inst3|branch_prediction~0_combout )) # (!\inst11|inst3|branch_prediction~1_combout )))

	.dataa(\inst11|inst3|branch_prediction~1_combout ),
	.datab(\inst11|inst3|branch_prediction~0_combout ),
	.datac(\inst11|inst3|branch_prediction~2_combout ),
	.datad(\inst9|flush_pipeline~combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[12]~12 .lut_mask = 16'h007F;
defparam \inst6|pc_next[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N23
dffeas \inst6|pc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc_next[31]~13_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[31] .is_wysiwyg = "true";
defparam \inst6|pc[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N19
dffeas \inst12|pc_out[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [31]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[31] .is_wysiwyg = "true";
defparam \inst12|pc_out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N17
dffeas \inst12|pc_out[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[26] .is_wysiwyg = "true";
defparam \inst12|pc_out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N19
dffeas \inst15|prev_pc_out[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[26] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N7
dffeas \inst12|pc_out[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [20]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[20] .is_wysiwyg = "true";
defparam \inst12|pc_out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N1
dffeas \inst15|prev_pc_out[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [19]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[19] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N31
dffeas \inst12|pc_out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [16]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[16] .is_wysiwyg = "true";
defparam \inst12|pc_out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N31
dffeas \inst15|prev_pc_out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [16]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[16] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N27
dffeas \inst12|pc_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [14]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[14] .is_wysiwyg = "true";
defparam \inst12|pc_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N27
dffeas \inst15|prev_pc_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [14]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[14] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N24
cycloneive_lcell_comb \inst9|Add0~22 (
// Equation(s):
// \inst9|Add0~22_combout  = (\inst15|prev_pc_out [13] & (!\inst9|Add0~21 )) # (!\inst15|prev_pc_out [13] & ((\inst9|Add0~21 ) # (GND)))
// \inst9|Add0~23  = CARRY((!\inst9|Add0~21 ) # (!\inst15|prev_pc_out [13]))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~21 ),
	.combout(\inst9|Add0~22_combout ),
	.cout(\inst9|Add0~23 ));
// synopsys translate_off
defparam \inst9|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N24
cycloneive_lcell_comb \inst3|Add0~22 (
// Equation(s):
// \inst3|Add0~22_combout  = (\inst12|pc_out [13] & (!\inst3|Add0~21 )) # (!\inst12|pc_out [13] & ((\inst3|Add0~21 ) # (GND)))
// \inst3|Add0~23  = CARRY((!\inst3|Add0~21 ) # (!\inst12|pc_out [13]))

	.dataa(gnd),
	.datab(\inst12|pc_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~21 ),
	.combout(\inst3|Add0~22_combout ),
	.cout(\inst3|Add0~23 ));
// synopsys translate_off
defparam \inst3|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst3|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneive_lcell_comb \inst3|Add0~78 (
// Equation(s):
// \inst3|Add0~78_combout  = (\inst12|imm_out [2] & \inst3|Add0~22_combout )

	.dataa(\inst12|imm_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~78 .lut_mask = 16'hAA00;
defparam \inst3|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N11
dffeas \inst15|pc_target_ad_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~78_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[13] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneive_lcell_comb \inst9|pc_new[13]~75 (
// Equation(s):
// \inst9|pc_new[13]~75_combout  = (\inst15|flag_branch_ad_out [0] & (!\inst15|prev_branch_prediction_out~q  & ((\inst15|pc_target_ad_out [13])))) # (!\inst15|flag_branch_ad_out [0] & (\inst15|prev_branch_prediction_out~q  & (\inst9|Add0~22_combout )))

	.dataa(\inst15|flag_branch_ad_out [0]),
	.datab(\inst15|prev_branch_prediction_out~q ),
	.datac(\inst9|Add0~22_combout ),
	.datad(\inst15|pc_target_ad_out [13]),
	.cin(gnd),
	.combout(\inst9|pc_new[13]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[13]~75 .lut_mask = 16'h6240;
defparam \inst9|pc_new[13]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N24
cycloneive_lcell_comb \inst6|Add0~22 (
// Equation(s):
// \inst6|Add0~22_combout  = (\inst6|pc [13] & (!\inst6|Add0~21 )) # (!\inst6|pc [13] & ((\inst6|Add0~21 ) # (GND)))
// \inst6|Add0~23  = CARRY((!\inst6|Add0~21 ) # (!\inst6|pc [13]))

	.dataa(\inst6|pc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~21 ),
	.combout(\inst6|Add0~22_combout ),
	.cout(\inst6|Add0~23 ));
// synopsys translate_off
defparam \inst6|Add0~22 .lut_mask = 16'h5A5F;
defparam \inst6|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneive_lcell_comb \inst6|pc_next[13]~31 (
// Equation(s):
// \inst6|pc_next[13]~31_combout  = (\inst6|pc_next[12]~12_combout  & ((\inst6|Add0~22_combout ))) # (!\inst6|pc_next[12]~12_combout  & (\inst9|pc_new[13]~75_combout ))

	.dataa(\inst9|pc_new[13]~75_combout ),
	.datab(\inst6|Add0~22_combout ),
	.datac(gnd),
	.datad(\inst6|pc_next[12]~12_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[13]~31 .lut_mask = 16'hCCAA;
defparam \inst6|pc_next[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneive_lcell_comb \inst6|pc[13]~feeder (
// Equation(s):
// \inst6|pc[13]~feeder_combout  = \inst6|pc_next[13]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|pc_next[13]~31_combout ),
	.cin(gnd),
	.combout(\inst6|pc[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc[13]~feeder .lut_mask = 16'hFF00;
defparam \inst6|pc[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N5
dffeas \inst6|pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[13] .is_wysiwyg = "true";
defparam \inst6|pc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N25
dffeas \inst12|pc_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [13]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[13] .is_wysiwyg = "true";
defparam \inst12|pc_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N25
dffeas \inst15|prev_pc_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [13]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[13] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N26
cycloneive_lcell_comb \inst9|Add0~24 (
// Equation(s):
// \inst9|Add0~24_combout  = (\inst15|prev_pc_out [14] & (\inst9|Add0~23  $ (GND))) # (!\inst15|prev_pc_out [14] & (!\inst9|Add0~23  & VCC))
// \inst9|Add0~25  = CARRY((\inst15|prev_pc_out [14] & !\inst9|Add0~23 ))

	.dataa(\inst15|prev_pc_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~23 ),
	.combout(\inst9|Add0~24_combout ),
	.cout(\inst9|Add0~25 ));
// synopsys translate_off
defparam \inst9|Add0~24 .lut_mask = 16'hA50A;
defparam \inst9|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N26
cycloneive_lcell_comb \inst3|Add0~24 (
// Equation(s):
// \inst3|Add0~24_combout  = (\inst12|pc_out [14] & (\inst3|Add0~23  $ (GND))) # (!\inst12|pc_out [14] & (!\inst3|Add0~23  & VCC))
// \inst3|Add0~25  = CARRY((\inst12|pc_out [14] & !\inst3|Add0~23 ))

	.dataa(\inst12|pc_out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~23 ),
	.combout(\inst3|Add0~24_combout ),
	.cout(\inst3|Add0~25 ));
// synopsys translate_off
defparam \inst3|Add0~24 .lut_mask = 16'hA50A;
defparam \inst3|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N0
cycloneive_lcell_comb \inst3|Add0~77 (
// Equation(s):
// \inst3|Add0~77_combout  = (\inst12|imm_out [2] & \inst3|Add0~24_combout )

	.dataa(\inst12|imm_out [2]),
	.datab(gnd),
	.datac(\inst3|Add0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~77 .lut_mask = 16'hA0A0;
defparam \inst3|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N1
dffeas \inst15|pc_target_ad_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~77_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[14] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneive_lcell_comb \inst9|pc_new[14]~74 (
// Equation(s):
// \inst9|pc_new[14]~74_combout  = (\inst15|prev_branch_prediction_out~q  & (\inst9|Add0~24_combout  & (!\inst15|flag_branch_ad_out [0]))) # (!\inst15|prev_branch_prediction_out~q  & (((\inst15|flag_branch_ad_out [0] & \inst15|pc_target_ad_out [14]))))

	.dataa(\inst15|prev_branch_prediction_out~q ),
	.datab(\inst9|Add0~24_combout ),
	.datac(\inst15|flag_branch_ad_out [0]),
	.datad(\inst15|pc_target_ad_out [14]),
	.cin(gnd),
	.combout(\inst9|pc_new[14]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[14]~74 .lut_mask = 16'h5808;
defparam \inst9|pc_new[14]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N26
cycloneive_lcell_comb \inst6|Add0~24 (
// Equation(s):
// \inst6|Add0~24_combout  = (\inst6|pc [14] & (\inst6|Add0~23  $ (GND))) # (!\inst6|pc [14] & (!\inst6|Add0~23  & VCC))
// \inst6|Add0~25  = CARRY((\inst6|pc [14] & !\inst6|Add0~23 ))

	.dataa(\inst6|pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~23 ),
	.combout(\inst6|Add0~24_combout ),
	.cout(\inst6|Add0~25 ));
// synopsys translate_off
defparam \inst6|Add0~24 .lut_mask = 16'hA50A;
defparam \inst6|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneive_lcell_comb \inst6|pc_next[14]~30 (
// Equation(s):
// \inst6|pc_next[14]~30_combout  = (\inst6|pc_next[12]~12_combout  & ((\inst6|Add0~24_combout ))) # (!\inst6|pc_next[12]~12_combout  & (\inst9|pc_new[14]~74_combout ))

	.dataa(gnd),
	.datab(\inst9|pc_new[14]~74_combout ),
	.datac(\inst6|Add0~24_combout ),
	.datad(\inst6|pc_next[12]~12_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[14]~30 .lut_mask = 16'hF0CC;
defparam \inst6|pc_next[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneive_lcell_comb \inst6|pc[14]~feeder (
// Equation(s):
// \inst6|pc[14]~feeder_combout  = \inst6|pc_next[14]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|pc_next[14]~30_combout ),
	.cin(gnd),
	.combout(\inst6|pc[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc[14]~feeder .lut_mask = 16'hFF00;
defparam \inst6|pc[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N31
dffeas \inst6|pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[14] .is_wysiwyg = "true";
defparam \inst6|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N28
cycloneive_lcell_comb \inst6|Add0~26 (
// Equation(s):
// \inst6|Add0~26_combout  = (\inst6|pc [15] & (!\inst6|Add0~25 )) # (!\inst6|pc [15] & ((\inst6|Add0~25 ) # (GND)))
// \inst6|Add0~27  = CARRY((!\inst6|Add0~25 ) # (!\inst6|pc [15]))

	.dataa(gnd),
	.datab(\inst6|pc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~25 ),
	.combout(\inst6|Add0~26_combout ),
	.cout(\inst6|Add0~27 ));
// synopsys translate_off
defparam \inst6|Add0~26 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N28
cycloneive_lcell_comb \inst3|Add0~26 (
// Equation(s):
// \inst3|Add0~26_combout  = (\inst12|pc_out [15] & (!\inst3|Add0~25 )) # (!\inst12|pc_out [15] & ((\inst3|Add0~25 ) # (GND)))
// \inst3|Add0~27  = CARRY((!\inst3|Add0~25 ) # (!\inst12|pc_out [15]))

	.dataa(gnd),
	.datab(\inst12|pc_out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~25 ),
	.combout(\inst3|Add0~26_combout ),
	.cout(\inst3|Add0~27 ));
// synopsys translate_off
defparam \inst3|Add0~26 .lut_mask = 16'h3C3F;
defparam \inst3|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N14
cycloneive_lcell_comb \inst3|Add0~76 (
// Equation(s):
// \inst3|Add0~76_combout  = (\inst12|imm_out [2] & \inst3|Add0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|imm_out [2]),
	.datad(\inst3|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~76 .lut_mask = 16'hF000;
defparam \inst3|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N15
dffeas \inst15|pc_target_ad_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~76_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[15] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N28
cycloneive_lcell_comb \inst9|Add0~26 (
// Equation(s):
// \inst9|Add0~26_combout  = (\inst15|prev_pc_out [15] & (!\inst9|Add0~25 )) # (!\inst15|prev_pc_out [15] & ((\inst9|Add0~25 ) # (GND)))
// \inst9|Add0~27  = CARRY((!\inst9|Add0~25 ) # (!\inst15|prev_pc_out [15]))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~25 ),
	.combout(\inst9|Add0~26_combout ),
	.cout(\inst9|Add0~27 ));
// synopsys translate_off
defparam \inst9|Add0~26 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N4
cycloneive_lcell_comb \inst9|pc_new[15]~73 (
// Equation(s):
// \inst9|pc_new[15]~73_combout  = (\inst15|prev_branch_prediction_out~q  & (((\inst9|Add0~26_combout  & !\inst15|flag_branch_ad_out [0])))) # (!\inst15|prev_branch_prediction_out~q  & (\inst15|pc_target_ad_out [15] & ((\inst15|flag_branch_ad_out [0]))))

	.dataa(\inst15|prev_branch_prediction_out~q ),
	.datab(\inst15|pc_target_ad_out [15]),
	.datac(\inst9|Add0~26_combout ),
	.datad(\inst15|flag_branch_ad_out [0]),
	.cin(gnd),
	.combout(\inst9|pc_new[15]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[15]~73 .lut_mask = 16'h44A0;
defparam \inst9|pc_new[15]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N0
cycloneive_lcell_comb \inst6|pc_next[15]~29 (
// Equation(s):
// \inst6|pc_next[15]~29_combout  = (\inst6|pc_next[12]~12_combout  & (\inst6|Add0~26_combout )) # (!\inst6|pc_next[12]~12_combout  & ((\inst9|pc_new[15]~73_combout )))

	.dataa(gnd),
	.datab(\inst6|Add0~26_combout ),
	.datac(\inst9|pc_new[15]~73_combout ),
	.datad(\inst6|pc_next[12]~12_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[15]~29 .lut_mask = 16'hCCF0;
defparam \inst6|pc_next[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y15_N1
dffeas \inst6|pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[15]~29_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[15] .is_wysiwyg = "true";
defparam \inst6|pc[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y15_N29
dffeas \inst12|pc_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [15]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[15] .is_wysiwyg = "true";
defparam \inst12|pc_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N29
dffeas \inst15|prev_pc_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [15]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[15] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N30
cycloneive_lcell_comb \inst9|Add0~28 (
// Equation(s):
// \inst9|Add0~28_combout  = (\inst15|prev_pc_out [16] & (\inst9|Add0~27  $ (GND))) # (!\inst15|prev_pc_out [16] & (!\inst9|Add0~27  & VCC))
// \inst9|Add0~29  = CARRY((\inst15|prev_pc_out [16] & !\inst9|Add0~27 ))

	.dataa(\inst15|prev_pc_out [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~27 ),
	.combout(\inst9|Add0~28_combout ),
	.cout(\inst9|Add0~29 ));
// synopsys translate_off
defparam \inst9|Add0~28 .lut_mask = 16'hA50A;
defparam \inst9|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N30
cycloneive_lcell_comb \inst3|Add0~28 (
// Equation(s):
// \inst3|Add0~28_combout  = (\inst12|pc_out [16] & (\inst3|Add0~27  $ (GND))) # (!\inst12|pc_out [16] & (!\inst3|Add0~27  & VCC))
// \inst3|Add0~29  = CARRY((\inst12|pc_out [16] & !\inst3|Add0~27 ))

	.dataa(\inst12|pc_out [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~27 ),
	.combout(\inst3|Add0~28_combout ),
	.cout(\inst3|Add0~29 ));
// synopsys translate_off
defparam \inst3|Add0~28 .lut_mask = 16'hA50A;
defparam \inst3|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N28
cycloneive_lcell_comb \inst3|Add0~75 (
// Equation(s):
// \inst3|Add0~75_combout  = (\inst12|imm_out [2] & \inst3|Add0~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|imm_out [2]),
	.datad(\inst3|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~75 .lut_mask = 16'hF000;
defparam \inst3|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N29
dffeas \inst15|pc_target_ad_out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~75_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[16] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N26
cycloneive_lcell_comb \inst9|pc_new[16]~72 (
// Equation(s):
// \inst9|pc_new[16]~72_combout  = (\inst15|prev_branch_prediction_out~q  & (\inst9|Add0~28_combout  & ((!\inst15|flag_branch_ad_out [0])))) # (!\inst15|prev_branch_prediction_out~q  & (((\inst15|pc_target_ad_out [16] & \inst15|flag_branch_ad_out [0]))))

	.dataa(\inst9|Add0~28_combout ),
	.datab(\inst15|pc_target_ad_out [16]),
	.datac(\inst15|prev_branch_prediction_out~q ),
	.datad(\inst15|flag_branch_ad_out [0]),
	.cin(gnd),
	.combout(\inst9|pc_new[16]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[16]~72 .lut_mask = 16'h0CA0;
defparam \inst9|pc_new[16]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y15_N30
cycloneive_lcell_comb \inst6|Add0~28 (
// Equation(s):
// \inst6|Add0~28_combout  = (\inst6|pc [16] & (\inst6|Add0~27  $ (GND))) # (!\inst6|pc [16] & (!\inst6|Add0~27  & VCC))
// \inst6|Add0~29  = CARRY((\inst6|pc [16] & !\inst6|Add0~27 ))

	.dataa(\inst6|pc [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~27 ),
	.combout(\inst6|Add0~28_combout ),
	.cout(\inst6|Add0~29 ));
// synopsys translate_off
defparam \inst6|Add0~28 .lut_mask = 16'hA50A;
defparam \inst6|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N12
cycloneive_lcell_comb \inst6|pc_next[16]~28 (
// Equation(s):
// \inst6|pc_next[16]~28_combout  = (\inst6|pc_next[12]~12_combout  & ((\inst6|Add0~28_combout ))) # (!\inst6|pc_next[12]~12_combout  & (\inst9|pc_new[16]~72_combout ))

	.dataa(\inst9|pc_new[16]~72_combout ),
	.datab(gnd),
	.datac(\inst6|Add0~28_combout ),
	.datad(\inst6|pc_next[12]~12_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[16]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[16]~28 .lut_mask = 16'hF0AA;
defparam \inst6|pc_next[16]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N6
cycloneive_lcell_comb \inst6|pc[16]~feeder (
// Equation(s):
// \inst6|pc[16]~feeder_combout  = \inst6|pc_next[16]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|pc_next[16]~28_combout ),
	.cin(gnd),
	.combout(\inst6|pc[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc[16]~feeder .lut_mask = 16'hFF00;
defparam \inst6|pc[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N7
dffeas \inst6|pc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[16] .is_wysiwyg = "true";
defparam \inst6|pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N0
cycloneive_lcell_comb \inst6|Add0~30 (
// Equation(s):
// \inst6|Add0~30_combout  = (\inst6|pc [17] & (!\inst6|Add0~29 )) # (!\inst6|pc [17] & ((\inst6|Add0~29 ) # (GND)))
// \inst6|Add0~31  = CARRY((!\inst6|Add0~29 ) # (!\inst6|pc [17]))

	.dataa(\inst6|pc [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~29 ),
	.combout(\inst6|Add0~30_combout ),
	.cout(\inst6|Add0~31 ));
// synopsys translate_off
defparam \inst6|Add0~30 .lut_mask = 16'h5A5F;
defparam \inst6|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y14_N1
dffeas \inst12|pc_out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [17]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[17] .is_wysiwyg = "true";
defparam \inst12|pc_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N0
cycloneive_lcell_comb \inst3|Add0~30 (
// Equation(s):
// \inst3|Add0~30_combout  = (\inst12|pc_out [17] & (!\inst3|Add0~29 )) # (!\inst12|pc_out [17] & ((\inst3|Add0~29 ) # (GND)))
// \inst3|Add0~31  = CARRY((!\inst3|Add0~29 ) # (!\inst12|pc_out [17]))

	.dataa(gnd),
	.datab(\inst12|pc_out [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~29 ),
	.combout(\inst3|Add0~30_combout ),
	.cout(\inst3|Add0~31 ));
// synopsys translate_off
defparam \inst3|Add0~30 .lut_mask = 16'h3C3F;
defparam \inst3|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N14
cycloneive_lcell_comb \inst3|Add0~74 (
// Equation(s):
// \inst3|Add0~74_combout  = (\inst12|imm_out [2] & \inst3|Add0~30_combout )

	.dataa(\inst12|imm_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|Add0~30_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~74 .lut_mask = 16'hAA00;
defparam \inst3|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N15
dffeas \inst15|pc_target_ad_out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~74_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[17] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N31
dffeas \inst15|prev_pc_out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [17]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[17] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N0
cycloneive_lcell_comb \inst9|Add0~30 (
// Equation(s):
// \inst9|Add0~30_combout  = (\inst15|prev_pc_out [17] & (!\inst9|Add0~29 )) # (!\inst15|prev_pc_out [17] & ((\inst9|Add0~29 ) # (GND)))
// \inst9|Add0~31  = CARRY((!\inst9|Add0~29 ) # (!\inst15|prev_pc_out [17]))

	.dataa(\inst15|prev_pc_out [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~29 ),
	.combout(\inst9|Add0~30_combout ),
	.cout(\inst9|Add0~31 ));
// synopsys translate_off
defparam \inst9|Add0~30 .lut_mask = 16'h5A5F;
defparam \inst9|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N28
cycloneive_lcell_comb \inst9|pc_new[17]~71 (
// Equation(s):
// \inst9|pc_new[17]~71_combout  = (\inst15|flag_branch_ad_out [0] & (!\inst15|prev_branch_prediction_out~q  & (\inst15|pc_target_ad_out [17]))) # (!\inst15|flag_branch_ad_out [0] & (\inst15|prev_branch_prediction_out~q  & ((\inst9|Add0~30_combout ))))

	.dataa(\inst15|flag_branch_ad_out [0]),
	.datab(\inst15|prev_branch_prediction_out~q ),
	.datac(\inst15|pc_target_ad_out [17]),
	.datad(\inst9|Add0~30_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[17]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[17]~71 .lut_mask = 16'h6420;
defparam \inst9|pc_new[17]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneive_lcell_comb \inst6|pc_next[17]~27 (
// Equation(s):
// \inst6|pc_next[17]~27_combout  = (\inst6|pc_next[12]~12_combout  & (\inst6|Add0~30_combout )) # (!\inst6|pc_next[12]~12_combout  & ((\inst9|pc_new[17]~71_combout )))

	.dataa(gnd),
	.datab(\inst6|Add0~30_combout ),
	.datac(\inst6|pc_next[12]~12_combout ),
	.datad(\inst9|pc_new[17]~71_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[17]~27 .lut_mask = 16'hCFC0;
defparam \inst6|pc_next[17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N13
dffeas \inst6|pc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[17]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[17] .is_wysiwyg = "true";
defparam \inst6|pc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N2
cycloneive_lcell_comb \inst6|Add0~32 (
// Equation(s):
// \inst6|Add0~32_combout  = (\inst6|pc [18] & (\inst6|Add0~31  $ (GND))) # (!\inst6|pc [18] & (!\inst6|Add0~31  & VCC))
// \inst6|Add0~33  = CARRY((\inst6|pc [18] & !\inst6|Add0~31 ))

	.dataa(gnd),
	.datab(\inst6|pc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~31 ),
	.combout(\inst6|Add0~32_combout ),
	.cout(\inst6|Add0~33 ));
// synopsys translate_off
defparam \inst6|Add0~32 .lut_mask = 16'hC30C;
defparam \inst6|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N2
cycloneive_lcell_comb \inst9|Add0~32 (
// Equation(s):
// \inst9|Add0~32_combout  = (\inst15|prev_pc_out [18] & (\inst9|Add0~31  $ (GND))) # (!\inst15|prev_pc_out [18] & (!\inst9|Add0~31  & VCC))
// \inst9|Add0~33  = CARRY((\inst15|prev_pc_out [18] & !\inst9|Add0~31 ))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~31 ),
	.combout(\inst9|Add0~32_combout ),
	.cout(\inst9|Add0~33 ));
// synopsys translate_off
defparam \inst9|Add0~32 .lut_mask = 16'hC30C;
defparam \inst9|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N2
cycloneive_lcell_comb \inst3|Add0~32 (
// Equation(s):
// \inst3|Add0~32_combout  = (\inst12|pc_out [18] & (\inst3|Add0~31  $ (GND))) # (!\inst12|pc_out [18] & (!\inst3|Add0~31  & VCC))
// \inst3|Add0~33  = CARRY((\inst12|pc_out [18] & !\inst3|Add0~31 ))

	.dataa(gnd),
	.datab(\inst12|pc_out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~31 ),
	.combout(\inst3|Add0~32_combout ),
	.cout(\inst3|Add0~33 ));
// synopsys translate_off
defparam \inst3|Add0~32 .lut_mask = 16'hC30C;
defparam \inst3|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N28
cycloneive_lcell_comb \inst3|Add0~73 (
// Equation(s):
// \inst3|Add0~73_combout  = (\inst3|Add0~32_combout  & \inst12|imm_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|Add0~32_combout ),
	.datad(\inst12|imm_out [2]),
	.cin(gnd),
	.combout(\inst3|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~73 .lut_mask = 16'hF000;
defparam \inst3|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N29
dffeas \inst15|pc_target_ad_out[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~73_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[18] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N14
cycloneive_lcell_comb \inst9|pc_new[18]~70 (
// Equation(s):
// \inst9|pc_new[18]~70_combout  = (\inst15|flag_branch_ad_out [0] & (!\inst15|prev_branch_prediction_out~q  & ((\inst15|pc_target_ad_out [18])))) # (!\inst15|flag_branch_ad_out [0] & (\inst15|prev_branch_prediction_out~q  & (\inst9|Add0~32_combout )))

	.dataa(\inst15|flag_branch_ad_out [0]),
	.datab(\inst15|prev_branch_prediction_out~q ),
	.datac(\inst9|Add0~32_combout ),
	.datad(\inst15|pc_target_ad_out [18]),
	.cin(gnd),
	.combout(\inst9|pc_new[18]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[18]~70 .lut_mask = 16'h6240;
defparam \inst9|pc_new[18]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N18
cycloneive_lcell_comb \inst6|pc_next[18]~26 (
// Equation(s):
// \inst6|pc_next[18]~26_combout  = (\inst6|pc_next[12]~12_combout  & (\inst6|Add0~32_combout )) # (!\inst6|pc_next[12]~12_combout  & ((\inst9|pc_new[18]~70_combout )))

	.dataa(gnd),
	.datab(\inst6|Add0~32_combout ),
	.datac(\inst9|pc_new[18]~70_combout ),
	.datad(\inst6|pc_next[12]~12_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[18]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[18]~26 .lut_mask = 16'hCCF0;
defparam \inst6|pc_next[18]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N0
cycloneive_lcell_comb \inst6|pc[18]~feeder (
// Equation(s):
// \inst6|pc[18]~feeder_combout  = \inst6|pc_next[18]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|pc_next[18]~26_combout ),
	.cin(gnd),
	.combout(\inst6|pc[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc[18]~feeder .lut_mask = 16'hFF00;
defparam \inst6|pc[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N1
dffeas \inst6|pc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[18] .is_wysiwyg = "true";
defparam \inst6|pc[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N3
dffeas \inst12|pc_out[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [18]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[18] .is_wysiwyg = "true";
defparam \inst12|pc_out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N15
dffeas \inst15|prev_pc_out[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [18]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[18] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N4
cycloneive_lcell_comb \inst9|Add0~34 (
// Equation(s):
// \inst9|Add0~34_combout  = (\inst15|prev_pc_out [19] & (!\inst9|Add0~33 )) # (!\inst15|prev_pc_out [19] & ((\inst9|Add0~33 ) # (GND)))
// \inst9|Add0~35  = CARRY((!\inst9|Add0~33 ) # (!\inst15|prev_pc_out [19]))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~33 ),
	.combout(\inst9|Add0~34_combout ),
	.cout(\inst9|Add0~35 ));
// synopsys translate_off
defparam \inst9|Add0~34 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N4
cycloneive_lcell_comb \inst3|Add0~34 (
// Equation(s):
// \inst3|Add0~34_combout  = (\inst12|pc_out [19] & (!\inst3|Add0~33 )) # (!\inst12|pc_out [19] & ((\inst3|Add0~33 ) # (GND)))
// \inst3|Add0~35  = CARRY((!\inst3|Add0~33 ) # (!\inst12|pc_out [19]))

	.dataa(gnd),
	.datab(\inst12|pc_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~33 ),
	.combout(\inst3|Add0~34_combout ),
	.cout(\inst3|Add0~35 ));
// synopsys translate_off
defparam \inst3|Add0~34 .lut_mask = 16'h3C3F;
defparam \inst3|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N30
cycloneive_lcell_comb \inst3|Add0~72 (
// Equation(s):
// \inst3|Add0~72_combout  = (\inst12|imm_out [2] & \inst3|Add0~34_combout )

	.dataa(\inst12|imm_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|Add0~34_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~72 .lut_mask = 16'hAA00;
defparam \inst3|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N31
dffeas \inst15|pc_target_ad_out[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[19] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N16
cycloneive_lcell_comb \inst9|pc_new[19]~69 (
// Equation(s):
// \inst9|pc_new[19]~69_combout  = (\inst15|prev_branch_prediction_out~q  & (\inst9|Add0~34_combout  & ((!\inst15|flag_branch_ad_out [0])))) # (!\inst15|prev_branch_prediction_out~q  & (((\inst15|pc_target_ad_out [19] & \inst15|flag_branch_ad_out [0]))))

	.dataa(\inst9|Add0~34_combout ),
	.datab(\inst15|prev_branch_prediction_out~q ),
	.datac(\inst15|pc_target_ad_out [19]),
	.datad(\inst15|flag_branch_ad_out [0]),
	.cin(gnd),
	.combout(\inst9|pc_new[19]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[19]~69 .lut_mask = 16'h3088;
defparam \inst9|pc_new[19]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N4
cycloneive_lcell_comb \inst6|Add0~34 (
// Equation(s):
// \inst6|Add0~34_combout  = (\inst6|pc [19] & (!\inst6|Add0~33 )) # (!\inst6|pc [19] & ((\inst6|Add0~33 ) # (GND)))
// \inst6|Add0~35  = CARRY((!\inst6|Add0~33 ) # (!\inst6|pc [19]))

	.dataa(gnd),
	.datab(\inst6|pc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~33 ),
	.combout(\inst6|Add0~34_combout ),
	.cout(\inst6|Add0~35 ));
// synopsys translate_off
defparam \inst6|Add0~34 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N20
cycloneive_lcell_comb \inst6|pc_next[19]~25 (
// Equation(s):
// \inst6|pc_next[19]~25_combout  = (\inst6|pc_next[12]~12_combout  & ((\inst6|Add0~34_combout ))) # (!\inst6|pc_next[12]~12_combout  & (\inst9|pc_new[19]~69_combout ))

	.dataa(gnd),
	.datab(\inst9|pc_new[19]~69_combout ),
	.datac(\inst6|Add0~34_combout ),
	.datad(\inst6|pc_next[12]~12_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[19]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[19]~25 .lut_mask = 16'hF0CC;
defparam \inst6|pc_next[19]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N2
cycloneive_lcell_comb \inst6|pc[19]~feeder (
// Equation(s):
// \inst6|pc[19]~feeder_combout  = \inst6|pc_next[19]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|pc_next[19]~25_combout ),
	.cin(gnd),
	.combout(\inst6|pc[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc[19]~feeder .lut_mask = 16'hFF00;
defparam \inst6|pc[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N3
dffeas \inst6|pc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[19] .is_wysiwyg = "true";
defparam \inst6|pc[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N5
dffeas \inst12|pc_out[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [19]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[19] .is_wysiwyg = "true";
defparam \inst12|pc_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N6
cycloneive_lcell_comb \inst3|Add0~36 (
// Equation(s):
// \inst3|Add0~36_combout  = (\inst12|pc_out [20] & (\inst3|Add0~35  $ (GND))) # (!\inst12|pc_out [20] & (!\inst3|Add0~35  & VCC))
// \inst3|Add0~37  = CARRY((\inst12|pc_out [20] & !\inst3|Add0~35 ))

	.dataa(\inst12|pc_out [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~35 ),
	.combout(\inst3|Add0~36_combout ),
	.cout(\inst3|Add0~37 ));
// synopsys translate_off
defparam \inst3|Add0~36 .lut_mask = 16'hA50A;
defparam \inst3|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N22
cycloneive_lcell_comb \inst3|Add0~71 (
// Equation(s):
// \inst3|Add0~71_combout  = (\inst12|imm_out [2] & \inst3|Add0~36_combout )

	.dataa(\inst12|imm_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|Add0~36_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~71 .lut_mask = 16'hAA00;
defparam \inst3|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N23
dffeas \inst15|pc_target_ad_out[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~71_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[20] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N9
dffeas \inst15|prev_pc_out[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [20]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[20] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N6
cycloneive_lcell_comb \inst9|Add0~36 (
// Equation(s):
// \inst9|Add0~36_combout  = (\inst15|prev_pc_out [20] & (\inst9|Add0~35  $ (GND))) # (!\inst15|prev_pc_out [20] & (!\inst9|Add0~35  & VCC))
// \inst9|Add0~37  = CARRY((\inst15|prev_pc_out [20] & !\inst9|Add0~35 ))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~35 ),
	.combout(\inst9|Add0~36_combout ),
	.cout(\inst9|Add0~37 ));
// synopsys translate_off
defparam \inst9|Add0~36 .lut_mask = 16'hC30C;
defparam \inst9|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N10
cycloneive_lcell_comb \inst9|pc_new[20]~68 (
// Equation(s):
// \inst9|pc_new[20]~68_combout  = (\inst15|flag_branch_ad_out [0] & (!\inst15|prev_branch_prediction_out~q  & (\inst15|pc_target_ad_out [20]))) # (!\inst15|flag_branch_ad_out [0] & (\inst15|prev_branch_prediction_out~q  & ((\inst9|Add0~36_combout ))))

	.dataa(\inst15|flag_branch_ad_out [0]),
	.datab(\inst15|prev_branch_prediction_out~q ),
	.datac(\inst15|pc_target_ad_out [20]),
	.datad(\inst9|Add0~36_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[20]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[20]~68 .lut_mask = 16'h6420;
defparam \inst9|pc_new[20]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N6
cycloneive_lcell_comb \inst6|Add0~36 (
// Equation(s):
// \inst6|Add0~36_combout  = (\inst6|pc [20] & (\inst6|Add0~35  $ (GND))) # (!\inst6|pc [20] & (!\inst6|Add0~35  & VCC))
// \inst6|Add0~37  = CARRY((\inst6|pc [20] & !\inst6|Add0~35 ))

	.dataa(gnd),
	.datab(\inst6|pc [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~35 ),
	.combout(\inst6|Add0~36_combout ),
	.cout(\inst6|Add0~37 ));
// synopsys translate_off
defparam \inst6|Add0~36 .lut_mask = 16'hC30C;
defparam \inst6|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N24
cycloneive_lcell_comb \inst6|pc_next[20]~24 (
// Equation(s):
// \inst6|pc_next[20]~24_combout  = (\inst6|pc_next[12]~12_combout  & ((\inst6|Add0~36_combout ))) # (!\inst6|pc_next[12]~12_combout  & (\inst9|pc_new[20]~68_combout ))

	.dataa(\inst9|pc_new[20]~68_combout ),
	.datab(gnd),
	.datac(\inst6|Add0~36_combout ),
	.datad(\inst6|pc_next[12]~12_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[20]~24 .lut_mask = 16'hF0AA;
defparam \inst6|pc_next[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N4
cycloneive_lcell_comb \inst6|pc[20]~feeder (
// Equation(s):
// \inst6|pc[20]~feeder_combout  = \inst6|pc_next[20]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|pc_next[20]~24_combout ),
	.cin(gnd),
	.combout(\inst6|pc[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc[20]~feeder .lut_mask = 16'hFF00;
defparam \inst6|pc[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N5
dffeas \inst6|pc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[20] .is_wysiwyg = "true";
defparam \inst6|pc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneive_lcell_comb \inst6|Add0~38 (
// Equation(s):
// \inst6|Add0~38_combout  = (\inst6|pc [21] & (!\inst6|Add0~37 )) # (!\inst6|pc [21] & ((\inst6|Add0~37 ) # (GND)))
// \inst6|Add0~39  = CARRY((!\inst6|Add0~37 ) # (!\inst6|pc [21]))

	.dataa(\inst6|pc [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~37 ),
	.combout(\inst6|Add0~38_combout ),
	.cout(\inst6|Add0~39 ));
// synopsys translate_off
defparam \inst6|Add0~38 .lut_mask = 16'h5A5F;
defparam \inst6|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y14_N9
dffeas \inst12|pc_out[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [21]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[21] .is_wysiwyg = "true";
defparam \inst12|pc_out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y14_N17
dffeas \inst15|prev_pc_out[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [21]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[21] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N8
cycloneive_lcell_comb \inst9|Add0~38 (
// Equation(s):
// \inst9|Add0~38_combout  = (\inst15|prev_pc_out [21] & (!\inst9|Add0~37 )) # (!\inst15|prev_pc_out [21] & ((\inst9|Add0~37 ) # (GND)))
// \inst9|Add0~39  = CARRY((!\inst9|Add0~37 ) # (!\inst15|prev_pc_out [21]))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~37 ),
	.combout(\inst9|Add0~38_combout ),
	.cout(\inst9|Add0~39 ));
// synopsys translate_off
defparam \inst9|Add0~38 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N8
cycloneive_lcell_comb \inst3|Add0~38 (
// Equation(s):
// \inst3|Add0~38_combout  = (\inst12|pc_out [21] & (!\inst3|Add0~37 )) # (!\inst12|pc_out [21] & ((\inst3|Add0~37 ) # (GND)))
// \inst3|Add0~39  = CARRY((!\inst3|Add0~37 ) # (!\inst12|pc_out [21]))

	.dataa(gnd),
	.datab(\inst12|pc_out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~37 ),
	.combout(\inst3|Add0~38_combout ),
	.cout(\inst3|Add0~39 ));
// synopsys translate_off
defparam \inst3|Add0~38 .lut_mask = 16'h3C3F;
defparam \inst3|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N0
cycloneive_lcell_comb \inst3|Add0~70 (
// Equation(s):
// \inst3|Add0~70_combout  = (\inst12|imm_out [2] & \inst3|Add0~38_combout )

	.dataa(gnd),
	.datab(\inst12|imm_out [2]),
	.datac(gnd),
	.datad(\inst3|Add0~38_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~70 .lut_mask = 16'hCC00;
defparam \inst3|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N1
dffeas \inst15|pc_target_ad_out[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~70_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[21] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneive_lcell_comb \inst9|pc_new[21]~67 (
// Equation(s):
// \inst9|pc_new[21]~67_combout  = (\inst15|prev_branch_prediction_out~q  & (\inst9|Add0~38_combout  & (!\inst15|flag_branch_ad_out [0]))) # (!\inst15|prev_branch_prediction_out~q  & (((\inst15|flag_branch_ad_out [0] & \inst15|pc_target_ad_out [21]))))

	.dataa(\inst15|prev_branch_prediction_out~q ),
	.datab(\inst9|Add0~38_combout ),
	.datac(\inst15|flag_branch_ad_out [0]),
	.datad(\inst15|pc_target_ad_out [21]),
	.cin(gnd),
	.combout(\inst9|pc_new[21]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[21]~67 .lut_mask = 16'h5808;
defparam \inst9|pc_new[21]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N30
cycloneive_lcell_comb \inst6|pc_next[21]~23 (
// Equation(s):
// \inst6|pc_next[21]~23_combout  = (\inst6|pc_next[12]~12_combout  & (\inst6|Add0~38_combout )) # (!\inst6|pc_next[12]~12_combout  & ((\inst9|pc_new[21]~67_combout )))

	.dataa(gnd),
	.datab(\inst6|Add0~38_combout ),
	.datac(\inst6|pc_next[12]~12_combout ),
	.datad(\inst9|pc_new[21]~67_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[21]~23 .lut_mask = 16'hCFC0;
defparam \inst6|pc_next[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N31
dffeas \inst6|pc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[21]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[21] .is_wysiwyg = "true";
defparam \inst6|pc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N10
cycloneive_lcell_comb \inst6|Add0~40 (
// Equation(s):
// \inst6|Add0~40_combout  = (\inst6|pc [22] & (\inst6|Add0~39  $ (GND))) # (!\inst6|pc [22] & (!\inst6|Add0~39  & VCC))
// \inst6|Add0~41  = CARRY((\inst6|pc [22] & !\inst6|Add0~39 ))

	.dataa(gnd),
	.datab(\inst6|pc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~39 ),
	.combout(\inst6|Add0~40_combout ),
	.cout(\inst6|Add0~41 ));
// synopsys translate_off
defparam \inst6|Add0~40 .lut_mask = 16'hC30C;
defparam \inst6|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y14_N11
dffeas \inst12|pc_out[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [22]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[22] .is_wysiwyg = "true";
defparam \inst12|pc_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N10
cycloneive_lcell_comb \inst3|Add0~40 (
// Equation(s):
// \inst3|Add0~40_combout  = (\inst12|pc_out [22] & (\inst3|Add0~39  $ (GND))) # (!\inst12|pc_out [22] & (!\inst3|Add0~39  & VCC))
// \inst3|Add0~41  = CARRY((\inst12|pc_out [22] & !\inst3|Add0~39 ))

	.dataa(\inst12|pc_out [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~39 ),
	.combout(\inst3|Add0~40_combout ),
	.cout(\inst3|Add0~41 ));
// synopsys translate_off
defparam \inst3|Add0~40 .lut_mask = 16'hA50A;
defparam \inst3|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneive_lcell_comb \inst3|Add0~69 (
// Equation(s):
// \inst3|Add0~69_combout  = (\inst3|Add0~40_combout  & \inst12|imm_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|Add0~40_combout ),
	.datad(\inst12|imm_out [2]),
	.cin(gnd),
	.combout(\inst3|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~69 .lut_mask = 16'hF000;
defparam \inst3|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N3
dffeas \inst15|pc_target_ad_out[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~69_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[22] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N11
dffeas \inst15|prev_pc_out[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [22]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[22] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N10
cycloneive_lcell_comb \inst9|Add0~40 (
// Equation(s):
// \inst9|Add0~40_combout  = (\inst15|prev_pc_out [22] & (\inst9|Add0~39  $ (GND))) # (!\inst15|prev_pc_out [22] & (!\inst9|Add0~39  & VCC))
// \inst9|Add0~41  = CARRY((\inst15|prev_pc_out [22] & !\inst9|Add0~39 ))

	.dataa(\inst15|prev_pc_out [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~39 ),
	.combout(\inst9|Add0~40_combout ),
	.cout(\inst9|Add0~41 ));
// synopsys translate_off
defparam \inst9|Add0~40 .lut_mask = 16'hA50A;
defparam \inst9|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneive_lcell_comb \inst9|pc_new[22]~66 (
// Equation(s):
// \inst9|pc_new[22]~66_combout  = (\inst15|prev_branch_prediction_out~q  & (((!\inst15|flag_branch_ad_out [0] & \inst9|Add0~40_combout )))) # (!\inst15|prev_branch_prediction_out~q  & (\inst15|pc_target_ad_out [22] & (\inst15|flag_branch_ad_out [0])))

	.dataa(\inst15|prev_branch_prediction_out~q ),
	.datab(\inst15|pc_target_ad_out [22]),
	.datac(\inst15|flag_branch_ad_out [0]),
	.datad(\inst9|Add0~40_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[22]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[22]~66 .lut_mask = 16'h4A40;
defparam \inst9|pc_new[22]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneive_lcell_comb \inst6|pc_next[22]~22 (
// Equation(s):
// \inst6|pc_next[22]~22_combout  = (\inst6|pc_next[12]~12_combout  & (\inst6|Add0~40_combout )) # (!\inst6|pc_next[12]~12_combout  & ((\inst9|pc_new[22]~66_combout )))

	.dataa(gnd),
	.datab(\inst6|Add0~40_combout ),
	.datac(\inst6|pc_next[12]~12_combout ),
	.datad(\inst9|pc_new[22]~66_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[22]~22 .lut_mask = 16'hCFC0;
defparam \inst6|pc_next[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N29
dffeas \inst6|pc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[22] .is_wysiwyg = "true";
defparam \inst6|pc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N12
cycloneive_lcell_comb \inst6|Add0~42 (
// Equation(s):
// \inst6|Add0~42_combout  = (\inst6|pc [23] & (!\inst6|Add0~41 )) # (!\inst6|pc [23] & ((\inst6|Add0~41 ) # (GND)))
// \inst6|Add0~43  = CARRY((!\inst6|Add0~41 ) # (!\inst6|pc [23]))

	.dataa(\inst6|pc [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~41 ),
	.combout(\inst6|Add0~42_combout ),
	.cout(\inst6|Add0~43 ));
// synopsys translate_off
defparam \inst6|Add0~42 .lut_mask = 16'h5A5F;
defparam \inst6|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y14_N17
dffeas \inst15|prev_pc_out[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [23]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[23] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N12
cycloneive_lcell_comb \inst9|Add0~42 (
// Equation(s):
// \inst9|Add0~42_combout  = (\inst15|prev_pc_out [23] & (!\inst9|Add0~41 )) # (!\inst15|prev_pc_out [23] & ((\inst9|Add0~41 ) # (GND)))
// \inst9|Add0~43  = CARRY((!\inst9|Add0~41 ) # (!\inst15|prev_pc_out [23]))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~41 ),
	.combout(\inst9|Add0~42_combout ),
	.cout(\inst9|Add0~43 ));
// synopsys translate_off
defparam \inst9|Add0~42 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N12
cycloneive_lcell_comb \inst3|Add0~42 (
// Equation(s):
// \inst3|Add0~42_combout  = (\inst12|pc_out [23] & (!\inst3|Add0~41 )) # (!\inst12|pc_out [23] & ((\inst3|Add0~41 ) # (GND)))
// \inst3|Add0~43  = CARRY((!\inst3|Add0~41 ) # (!\inst12|pc_out [23]))

	.dataa(\inst12|pc_out [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~41 ),
	.combout(\inst3|Add0~42_combout ),
	.cout(\inst3|Add0~43 ));
// synopsys translate_off
defparam \inst3|Add0~42 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N18
cycloneive_lcell_comb \inst3|Add0~68 (
// Equation(s):
// \inst3|Add0~68_combout  = (\inst12|imm_out [2] & \inst3|Add0~42_combout )

	.dataa(gnd),
	.datab(\inst12|imm_out [2]),
	.datac(gnd),
	.datad(\inst3|Add0~42_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~68 .lut_mask = 16'hCC00;
defparam \inst3|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N19
dffeas \inst15|pc_target_ad_out[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~68_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[23] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N6
cycloneive_lcell_comb \inst9|pc_new[23]~65 (
// Equation(s):
// \inst9|pc_new[23]~65_combout  = (\inst15|prev_branch_prediction_out~q  & (!\inst15|flag_branch_ad_out [0] & (\inst9|Add0~42_combout ))) # (!\inst15|prev_branch_prediction_out~q  & (\inst15|flag_branch_ad_out [0] & ((\inst15|pc_target_ad_out [23]))))

	.dataa(\inst15|prev_branch_prediction_out~q ),
	.datab(\inst15|flag_branch_ad_out [0]),
	.datac(\inst9|Add0~42_combout ),
	.datad(\inst15|pc_target_ad_out [23]),
	.cin(gnd),
	.combout(\inst9|pc_new[23]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[23]~65 .lut_mask = 16'h6420;
defparam \inst9|pc_new[23]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneive_lcell_comb \inst6|pc_next[23]~21 (
// Equation(s):
// \inst6|pc_next[23]~21_combout  = (\inst6|pc_next[12]~12_combout  & (\inst6|Add0~42_combout )) # (!\inst6|pc_next[12]~12_combout  & ((\inst9|pc_new[23]~65_combout )))

	.dataa(gnd),
	.datab(\inst6|Add0~42_combout ),
	.datac(\inst6|pc_next[12]~12_combout ),
	.datad(\inst9|pc_new[23]~65_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[23]~21 .lut_mask = 16'hCFC0;
defparam \inst6|pc_next[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N27
dffeas \inst6|pc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[23]~21_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[23] .is_wysiwyg = "true";
defparam \inst6|pc[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N31
dffeas \inst12|pc_out[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [23]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[23] .is_wysiwyg = "true";
defparam \inst12|pc_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N14
cycloneive_lcell_comb \inst3|Add0~44 (
// Equation(s):
// \inst3|Add0~44_combout  = (\inst12|pc_out [24] & (\inst3|Add0~43  $ (GND))) # (!\inst12|pc_out [24] & (!\inst3|Add0~43  & VCC))
// \inst3|Add0~45  = CARRY((\inst12|pc_out [24] & !\inst3|Add0~43 ))

	.dataa(\inst12|pc_out [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~43 ),
	.combout(\inst3|Add0~44_combout ),
	.cout(\inst3|Add0~45 ));
// synopsys translate_off
defparam \inst3|Add0~44 .lut_mask = 16'hA50A;
defparam \inst3|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneive_lcell_comb \inst3|Add0~67 (
// Equation(s):
// \inst3|Add0~67_combout  = (\inst12|imm_out [2] & \inst3|Add0~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|imm_out [2]),
	.datad(\inst3|Add0~44_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~67 .lut_mask = 16'hF000;
defparam \inst3|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N15
dffeas \inst15|pc_target_ad_out[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~67_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[24] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N15
dffeas \inst15|prev_pc_out[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[24] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N14
cycloneive_lcell_comb \inst9|Add0~44 (
// Equation(s):
// \inst9|Add0~44_combout  = (\inst15|prev_pc_out [24] & (\inst9|Add0~43  $ (GND))) # (!\inst15|prev_pc_out [24] & (!\inst9|Add0~43  & VCC))
// \inst9|Add0~45  = CARRY((\inst15|prev_pc_out [24] & !\inst9|Add0~43 ))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~43 ),
	.combout(\inst9|Add0~44_combout ),
	.cout(\inst9|Add0~45 ));
// synopsys translate_off
defparam \inst9|Add0~44 .lut_mask = 16'hC30C;
defparam \inst9|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneive_lcell_comb \inst9|pc_new[24]~64 (
// Equation(s):
// \inst9|pc_new[24]~64_combout  = (\inst15|prev_branch_prediction_out~q  & (((!\inst15|flag_branch_ad_out [0] & \inst9|Add0~44_combout )))) # (!\inst15|prev_branch_prediction_out~q  & (\inst15|pc_target_ad_out [24] & (\inst15|flag_branch_ad_out [0])))

	.dataa(\inst15|prev_branch_prediction_out~q ),
	.datab(\inst15|pc_target_ad_out [24]),
	.datac(\inst15|flag_branch_ad_out [0]),
	.datad(\inst9|Add0~44_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[24]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[24]~64 .lut_mask = 16'h4A40;
defparam \inst9|pc_new[24]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N14
cycloneive_lcell_comb \inst6|Add0~44 (
// Equation(s):
// \inst6|Add0~44_combout  = (\inst6|pc [24] & (\inst6|Add0~43  $ (GND))) # (!\inst6|pc [24] & (!\inst6|Add0~43  & VCC))
// \inst6|Add0~45  = CARRY((\inst6|pc [24] & !\inst6|Add0~43 ))

	.dataa(gnd),
	.datab(\inst6|pc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~43 ),
	.combout(\inst6|Add0~44_combout ),
	.cout(\inst6|Add0~45 ));
// synopsys translate_off
defparam \inst6|Add0~44 .lut_mask = 16'hC30C;
defparam \inst6|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneive_lcell_comb \inst6|pc_next[24]~20 (
// Equation(s):
// \inst6|pc_next[24]~20_combout  = (\inst6|pc_next[12]~12_combout  & ((\inst6|Add0~44_combout ))) # (!\inst6|pc_next[12]~12_combout  & (\inst9|pc_new[24]~64_combout ))

	.dataa(gnd),
	.datab(\inst9|pc_new[24]~64_combout ),
	.datac(\inst6|Add0~44_combout ),
	.datad(\inst6|pc_next[12]~12_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[24]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[24]~20 .lut_mask = 16'hF0CC;
defparam \inst6|pc_next[24]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N21
dffeas \inst6|pc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[24]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[24] .is_wysiwyg = "true";
defparam \inst6|pc[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N3
dffeas \inst12|pc_out[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[24] .is_wysiwyg = "true";
defparam \inst12|pc_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N16
cycloneive_lcell_comb \inst3|Add0~46 (
// Equation(s):
// \inst3|Add0~46_combout  = (\inst12|pc_out [25] & (!\inst3|Add0~45 )) # (!\inst12|pc_out [25] & ((\inst3|Add0~45 ) # (GND)))
// \inst3|Add0~47  = CARRY((!\inst3|Add0~45 ) # (!\inst12|pc_out [25]))

	.dataa(\inst12|pc_out [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~45 ),
	.combout(\inst3|Add0~46_combout ),
	.cout(\inst3|Add0~47 ));
// synopsys translate_off
defparam \inst3|Add0~46 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneive_lcell_comb \inst3|Add0~66 (
// Equation(s):
// \inst3|Add0~66_combout  = (\inst12|imm_out [2] & \inst3|Add0~46_combout )

	.dataa(gnd),
	.datab(\inst12|imm_out [2]),
	.datac(gnd),
	.datad(\inst3|Add0~46_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~66 .lut_mask = 16'hCC00;
defparam \inst3|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N17
dffeas \inst15|pc_target_ad_out[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[25] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N16
cycloneive_lcell_comb \inst9|Add0~46 (
// Equation(s):
// \inst9|Add0~46_combout  = (\inst15|prev_pc_out [25] & (!\inst9|Add0~45 )) # (!\inst15|prev_pc_out [25] & ((\inst9|Add0~45 ) # (GND)))
// \inst9|Add0~47  = CARRY((!\inst9|Add0~45 ) # (!\inst15|prev_pc_out [25]))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~45 ),
	.combout(\inst9|Add0~46_combout ),
	.cout(\inst9|Add0~47 ));
// synopsys translate_off
defparam \inst9|Add0~46 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneive_lcell_comb \inst9|pc_new[25]~63 (
// Equation(s):
// \inst9|pc_new[25]~63_combout  = (\inst15|prev_branch_prediction_out~q  & (((!\inst15|flag_branch_ad_out [0] & \inst9|Add0~46_combout )))) # (!\inst15|prev_branch_prediction_out~q  & (\inst15|pc_target_ad_out [25] & (\inst15|flag_branch_ad_out [0])))

	.dataa(\inst15|prev_branch_prediction_out~q ),
	.datab(\inst15|pc_target_ad_out [25]),
	.datac(\inst15|flag_branch_ad_out [0]),
	.datad(\inst9|Add0~46_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[25]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[25]~63 .lut_mask = 16'h4A40;
defparam \inst9|pc_new[25]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N16
cycloneive_lcell_comb \inst6|Add0~46 (
// Equation(s):
// \inst6|Add0~46_combout  = (\inst6|pc [25] & (!\inst6|Add0~45 )) # (!\inst6|pc [25] & ((\inst6|Add0~45 ) # (GND)))
// \inst6|Add0~47  = CARRY((!\inst6|Add0~45 ) # (!\inst6|pc [25]))

	.dataa(gnd),
	.datab(\inst6|pc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~45 ),
	.combout(\inst6|Add0~46_combout ),
	.cout(\inst6|Add0~47 ));
// synopsys translate_off
defparam \inst6|Add0~46 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneive_lcell_comb \inst6|pc_next[25]~19 (
// Equation(s):
// \inst6|pc_next[25]~19_combout  = (\inst6|pc_next[12]~12_combout  & ((\inst6|Add0~46_combout ))) # (!\inst6|pc_next[12]~12_combout  & (\inst9|pc_new[25]~63_combout ))

	.dataa(gnd),
	.datab(\inst9|pc_new[25]~63_combout ),
	.datac(\inst6|pc_next[12]~12_combout ),
	.datad(\inst6|Add0~46_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[25]~19 .lut_mask = 16'hFC0C;
defparam \inst6|pc_next[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N5
dffeas \inst6|pc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[25]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[25] .is_wysiwyg = "true";
defparam \inst6|pc[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N21
dffeas \inst12|pc_out[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[25] .is_wysiwyg = "true";
defparam \inst12|pc_out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N5
dffeas \inst15|prev_pc_out[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[25] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N18
cycloneive_lcell_comb \inst9|Add0~48 (
// Equation(s):
// \inst9|Add0~48_combout  = (\inst15|prev_pc_out [26] & (\inst9|Add0~47  $ (GND))) # (!\inst15|prev_pc_out [26] & (!\inst9|Add0~47  & VCC))
// \inst9|Add0~49  = CARRY((\inst15|prev_pc_out [26] & !\inst9|Add0~47 ))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~47 ),
	.combout(\inst9|Add0~48_combout ),
	.cout(\inst9|Add0~49 ));
// synopsys translate_off
defparam \inst9|Add0~48 .lut_mask = 16'hC30C;
defparam \inst9|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N18
cycloneive_lcell_comb \inst3|Add0~48 (
// Equation(s):
// \inst3|Add0~48_combout  = (\inst12|pc_out [26] & (\inst3|Add0~47  $ (GND))) # (!\inst12|pc_out [26] & (!\inst3|Add0~47  & VCC))
// \inst3|Add0~49  = CARRY((\inst12|pc_out [26] & !\inst3|Add0~47 ))

	.dataa(gnd),
	.datab(\inst12|pc_out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~47 ),
	.combout(\inst3|Add0~48_combout ),
	.cout(\inst3|Add0~49 ));
// synopsys translate_off
defparam \inst3|Add0~48 .lut_mask = 16'hC30C;
defparam \inst3|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneive_lcell_comb \inst3|Add0~65 (
// Equation(s):
// \inst3|Add0~65_combout  = (\inst3|Add0~48_combout  & \inst12|imm_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|Add0~48_combout ),
	.datad(\inst12|imm_out [2]),
	.cin(gnd),
	.combout(\inst3|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~65 .lut_mask = 16'hF000;
defparam \inst3|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N19
dffeas \inst15|pc_target_ad_out[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~65_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[26] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneive_lcell_comb \inst9|pc_new[26]~62 (
// Equation(s):
// \inst9|pc_new[26]~62_combout  = (\inst15|flag_branch_ad_out [0] & (((\inst15|pc_target_ad_out [26] & !\inst15|prev_branch_prediction_out~q )))) # (!\inst15|flag_branch_ad_out [0] & (\inst9|Add0~48_combout  & ((\inst15|prev_branch_prediction_out~q ))))

	.dataa(\inst9|Add0~48_combout ),
	.datab(\inst15|pc_target_ad_out [26]),
	.datac(\inst15|flag_branch_ad_out [0]),
	.datad(\inst15|prev_branch_prediction_out~q ),
	.cin(gnd),
	.combout(\inst9|pc_new[26]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[26]~62 .lut_mask = 16'h0AC0;
defparam \inst9|pc_new[26]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneive_lcell_comb \inst6|Add0~48 (
// Equation(s):
// \inst6|Add0~48_combout  = (\inst6|pc [26] & (\inst6|Add0~47  $ (GND))) # (!\inst6|pc [26] & (!\inst6|Add0~47  & VCC))
// \inst6|Add0~49  = CARRY((\inst6|pc [26] & !\inst6|Add0~47 ))

	.dataa(\inst6|pc [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~47 ),
	.combout(\inst6|Add0~48_combout ),
	.cout(\inst6|Add0~49 ));
// synopsys translate_off
defparam \inst6|Add0~48 .lut_mask = 16'hA50A;
defparam \inst6|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneive_lcell_comb \inst6|pc_next[26]~18 (
// Equation(s):
// \inst6|pc_next[26]~18_combout  = (\inst6|pc_next[12]~12_combout  & ((\inst6|Add0~48_combout ))) # (!\inst6|pc_next[12]~12_combout  & (\inst9|pc_new[26]~62_combout ))

	.dataa(\inst9|pc_new[26]~62_combout ),
	.datab(gnd),
	.datac(\inst6|pc_next[12]~12_combout ),
	.datad(\inst6|Add0~48_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[26]~18 .lut_mask = 16'hFA0A;
defparam \inst6|pc_next[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N15
dffeas \inst6|pc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[26]~18_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[26] .is_wysiwyg = "true";
defparam \inst6|pc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N20
cycloneive_lcell_comb \inst6|Add0~50 (
// Equation(s):
// \inst6|Add0~50_combout  = (\inst6|pc [27] & (!\inst6|Add0~49 )) # (!\inst6|pc [27] & ((\inst6|Add0~49 ) # (GND)))
// \inst6|Add0~51  = CARRY((!\inst6|Add0~49 ) # (!\inst6|pc [27]))

	.dataa(gnd),
	.datab(\inst6|pc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~49 ),
	.combout(\inst6|Add0~50_combout ),
	.cout(\inst6|Add0~51 ));
// synopsys translate_off
defparam \inst6|Add0~50 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y14_N25
dffeas \inst12|pc_out[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [27]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[27] .is_wysiwyg = "true";
defparam \inst12|pc_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N20
cycloneive_lcell_comb \inst3|Add0~50 (
// Equation(s):
// \inst3|Add0~50_combout  = (\inst12|pc_out [27] & (!\inst3|Add0~49 )) # (!\inst12|pc_out [27] & ((\inst3|Add0~49 ) # (GND)))
// \inst3|Add0~51  = CARRY((!\inst3|Add0~49 ) # (!\inst12|pc_out [27]))

	.dataa(gnd),
	.datab(\inst12|pc_out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~49 ),
	.combout(\inst3|Add0~50_combout ),
	.cout(\inst3|Add0~51 ));
// synopsys translate_off
defparam \inst3|Add0~50 .lut_mask = 16'h3C3F;
defparam \inst3|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N8
cycloneive_lcell_comb \inst3|Add0~64 (
// Equation(s):
// \inst3|Add0~64_combout  = (\inst3|Add0~50_combout  & \inst12|imm_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|Add0~50_combout ),
	.datad(\inst12|imm_out [2]),
	.cin(gnd),
	.combout(\inst3|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~64 .lut_mask = 16'hF000;
defparam \inst3|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N9
dffeas \inst15|pc_target_ad_out[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~64_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[27] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N21
dffeas \inst15|prev_pc_out[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [27]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[27] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N20
cycloneive_lcell_comb \inst9|Add0~50 (
// Equation(s):
// \inst9|Add0~50_combout  = (\inst15|prev_pc_out [27] & (!\inst9|Add0~49 )) # (!\inst15|prev_pc_out [27] & ((\inst9|Add0~49 ) # (GND)))
// \inst9|Add0~51  = CARRY((!\inst9|Add0~49 ) # (!\inst15|prev_pc_out [27]))

	.dataa(gnd),
	.datab(\inst15|prev_pc_out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~49 ),
	.combout(\inst9|Add0~50_combout ),
	.cout(\inst9|Add0~51 ));
// synopsys translate_off
defparam \inst9|Add0~50 .lut_mask = 16'h3C3F;
defparam \inst9|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N0
cycloneive_lcell_comb \inst9|pc_new[27]~61 (
// Equation(s):
// \inst9|pc_new[27]~61_combout  = (\inst15|flag_branch_ad_out [0] & (\inst15|pc_target_ad_out [27] & ((!\inst15|prev_branch_prediction_out~q )))) # (!\inst15|flag_branch_ad_out [0] & (((\inst9|Add0~50_combout  & \inst15|prev_branch_prediction_out~q ))))

	.dataa(\inst15|pc_target_ad_out [27]),
	.datab(\inst15|flag_branch_ad_out [0]),
	.datac(\inst9|Add0~50_combout ),
	.datad(\inst15|prev_branch_prediction_out~q ),
	.cin(gnd),
	.combout(\inst9|pc_new[27]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[27]~61 .lut_mask = 16'h3088;
defparam \inst9|pc_new[27]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneive_lcell_comb \inst6|pc_next[27]~17 (
// Equation(s):
// \inst6|pc_next[27]~17_combout  = (\inst6|pc_next[12]~12_combout  & (\inst6|Add0~50_combout )) # (!\inst6|pc_next[12]~12_combout  & ((\inst9|pc_new[27]~61_combout )))

	.dataa(\inst6|Add0~50_combout ),
	.datab(gnd),
	.datac(\inst6|pc_next[12]~12_combout ),
	.datad(\inst9|pc_new[27]~61_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[27]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[27]~17 .lut_mask = 16'hAFA0;
defparam \inst6|pc_next[27]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N25
dffeas \inst6|pc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[27]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[27] .is_wysiwyg = "true";
defparam \inst6|pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneive_lcell_comb \inst6|Add0~52 (
// Equation(s):
// \inst6|Add0~52_combout  = (\inst6|pc [28] & (\inst6|Add0~51  $ (GND))) # (!\inst6|pc [28] & (!\inst6|Add0~51  & VCC))
// \inst6|Add0~53  = CARRY((\inst6|pc [28] & !\inst6|Add0~51 ))

	.dataa(\inst6|pc [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~51 ),
	.combout(\inst6|Add0~52_combout ),
	.cout(\inst6|Add0~53 ));
// synopsys translate_off
defparam \inst6|Add0~52 .lut_mask = 16'hA50A;
defparam \inst6|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y14_N23
dffeas \inst15|prev_pc_out[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[28] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N22
cycloneive_lcell_comb \inst9|Add0~52 (
// Equation(s):
// \inst9|Add0~52_combout  = (\inst15|prev_pc_out [28] & (\inst9|Add0~51  $ (GND))) # (!\inst15|prev_pc_out [28] & (!\inst9|Add0~51  & VCC))
// \inst9|Add0~53  = CARRY((\inst15|prev_pc_out [28] & !\inst9|Add0~51 ))

	.dataa(\inst15|prev_pc_out [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~51 ),
	.combout(\inst9|Add0~52_combout ),
	.cout(\inst9|Add0~53 ));
// synopsys translate_off
defparam \inst9|Add0~52 .lut_mask = 16'hA50A;
defparam \inst9|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N22
cycloneive_lcell_comb \inst3|Add0~52 (
// Equation(s):
// \inst3|Add0~52_combout  = (\inst12|pc_out [28] & (\inst3|Add0~51  $ (GND))) # (!\inst12|pc_out [28] & (!\inst3|Add0~51  & VCC))
// \inst3|Add0~53  = CARRY((\inst12|pc_out [28] & !\inst3|Add0~51 ))

	.dataa(gnd),
	.datab(\inst12|pc_out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~51 ),
	.combout(\inst3|Add0~52_combout ),
	.cout(\inst3|Add0~53 ));
// synopsys translate_off
defparam \inst3|Add0~52 .lut_mask = 16'hC30C;
defparam \inst3|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N28
cycloneive_lcell_comb \inst3|Add0~63 (
// Equation(s):
// \inst3|Add0~63_combout  = (\inst12|imm_out [2] & \inst3|Add0~52_combout )

	.dataa(gnd),
	.datab(\inst12|imm_out [2]),
	.datac(gnd),
	.datad(\inst3|Add0~52_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~63 .lut_mask = 16'hCC00;
defparam \inst3|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N29
dffeas \inst15|pc_target_ad_out[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~63_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[28] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N26
cycloneive_lcell_comb \inst9|pc_new[28]~60 (
// Equation(s):
// \inst9|pc_new[28]~60_combout  = (\inst15|flag_branch_ad_out [0] & (!\inst15|prev_branch_prediction_out~q  & ((\inst15|pc_target_ad_out [28])))) # (!\inst15|flag_branch_ad_out [0] & (\inst15|prev_branch_prediction_out~q  & (\inst9|Add0~52_combout )))

	.dataa(\inst15|flag_branch_ad_out [0]),
	.datab(\inst15|prev_branch_prediction_out~q ),
	.datac(\inst9|Add0~52_combout ),
	.datad(\inst15|pc_target_ad_out [28]),
	.cin(gnd),
	.combout(\inst9|pc_new[28]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[28]~60 .lut_mask = 16'h6240;
defparam \inst9|pc_new[28]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N30
cycloneive_lcell_comb \inst6|pc_next[28]~16 (
// Equation(s):
// \inst6|pc_next[28]~16_combout  = (\inst6|pc_next[12]~12_combout  & (\inst6|Add0~52_combout )) # (!\inst6|pc_next[12]~12_combout  & ((\inst9|pc_new[28]~60_combout )))

	.dataa(\inst6|Add0~52_combout ),
	.datab(gnd),
	.datac(\inst9|pc_new[28]~60_combout ),
	.datad(\inst6|pc_next[12]~12_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[28]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[28]~16 .lut_mask = 16'hAAF0;
defparam \inst6|pc_next[28]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N31
dffeas \inst6|pc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[28]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[28] .is_wysiwyg = "true";
defparam \inst6|pc[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N27
dffeas \inst12|pc_out[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [28]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[28] .is_wysiwyg = "true";
defparam \inst12|pc_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N24
cycloneive_lcell_comb \inst3|Add0~54 (
// Equation(s):
// \inst3|Add0~54_combout  = (\inst12|pc_out [29] & (!\inst3|Add0~53 )) # (!\inst12|pc_out [29] & ((\inst3|Add0~53 ) # (GND)))
// \inst3|Add0~55  = CARRY((!\inst3|Add0~53 ) # (!\inst12|pc_out [29]))

	.dataa(gnd),
	.datab(\inst12|pc_out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~53 ),
	.combout(\inst3|Add0~54_combout ),
	.cout(\inst3|Add0~55 ));
// synopsys translate_off
defparam \inst3|Add0~54 .lut_mask = 16'h3C3F;
defparam \inst3|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N22
cycloneive_lcell_comb \inst3|Add0~62 (
// Equation(s):
// \inst3|Add0~62_combout  = (\inst12|imm_out [2] & \inst3|Add0~54_combout )

	.dataa(gnd),
	.datab(\inst12|imm_out [2]),
	.datac(gnd),
	.datad(\inst3|Add0~54_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~62 .lut_mask = 16'hCC00;
defparam \inst3|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N23
dffeas \inst15|pc_target_ad_out[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~62_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[29] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N7
dffeas \inst15|prev_pc_out[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[29] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N24
cycloneive_lcell_comb \inst9|Add0~54 (
// Equation(s):
// \inst9|Add0~54_combout  = (\inst15|prev_pc_out [29] & (!\inst9|Add0~53 )) # (!\inst15|prev_pc_out [29] & ((\inst9|Add0~53 ) # (GND)))
// \inst9|Add0~55  = CARRY((!\inst9|Add0~53 ) # (!\inst15|prev_pc_out [29]))

	.dataa(\inst15|prev_pc_out [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~53 ),
	.combout(\inst9|Add0~54_combout ),
	.cout(\inst9|Add0~55 ));
// synopsys translate_off
defparam \inst9|Add0~54 .lut_mask = 16'h5A5F;
defparam \inst9|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N24
cycloneive_lcell_comb \inst9|pc_new[29]~59 (
// Equation(s):
// \inst9|pc_new[29]~59_combout  = (\inst15|flag_branch_ad_out [0] & (!\inst15|prev_branch_prediction_out~q  & (\inst15|pc_target_ad_out [29]))) # (!\inst15|flag_branch_ad_out [0] & (\inst15|prev_branch_prediction_out~q  & ((\inst9|Add0~54_combout ))))

	.dataa(\inst15|flag_branch_ad_out [0]),
	.datab(\inst15|prev_branch_prediction_out~q ),
	.datac(\inst15|pc_target_ad_out [29]),
	.datad(\inst9|Add0~54_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[29]~59 .lut_mask = 16'h6420;
defparam \inst9|pc_new[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N24
cycloneive_lcell_comb \inst6|Add0~54 (
// Equation(s):
// \inst6|Add0~54_combout  = (\inst6|pc [29] & (!\inst6|Add0~53 )) # (!\inst6|pc [29] & ((\inst6|Add0~53 ) # (GND)))
// \inst6|Add0~55  = CARRY((!\inst6|Add0~53 ) # (!\inst6|pc [29]))

	.dataa(gnd),
	.datab(\inst6|pc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~53 ),
	.combout(\inst6|Add0~54_combout ),
	.cout(\inst6|Add0~55 ));
// synopsys translate_off
defparam \inst6|Add0~54 .lut_mask = 16'h3C3F;
defparam \inst6|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N16
cycloneive_lcell_comb \inst6|pc_next[29]~15 (
// Equation(s):
// \inst6|pc_next[29]~15_combout  = (\inst6|pc_next[12]~12_combout  & ((\inst6|Add0~54_combout ))) # (!\inst6|pc_next[12]~12_combout  & (\inst9|pc_new[29]~59_combout ))

	.dataa(gnd),
	.datab(\inst9|pc_new[29]~59_combout ),
	.datac(\inst6|Add0~54_combout ),
	.datad(\inst6|pc_next[12]~12_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[29]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[29]~15 .lut_mask = 16'hF0CC;
defparam \inst6|pc_next[29]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N17
dffeas \inst6|pc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[29]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[29] .is_wysiwyg = "true";
defparam \inst6|pc[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N25
dffeas \inst12|pc_out[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [29]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[29] .is_wysiwyg = "true";
defparam \inst12|pc_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N26
cycloneive_lcell_comb \inst3|Add0~56 (
// Equation(s):
// \inst3|Add0~56_combout  = (\inst12|pc_out [30] & (\inst3|Add0~55  $ (GND))) # (!\inst12|pc_out [30] & (!\inst3|Add0~55  & VCC))
// \inst3|Add0~57  = CARRY((\inst12|pc_out [30] & !\inst3|Add0~55 ))

	.dataa(\inst12|pc_out [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~55 ),
	.combout(\inst3|Add0~56_combout ),
	.cout(\inst3|Add0~57 ));
// synopsys translate_off
defparam \inst3|Add0~56 .lut_mask = 16'hA50A;
defparam \inst3|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N12
cycloneive_lcell_comb \inst3|Add0~61 (
// Equation(s):
// \inst3|Add0~61_combout  = (\inst12|imm_out [2] & \inst3|Add0~56_combout )

	.dataa(gnd),
	.datab(\inst12|imm_out [2]),
	.datac(gnd),
	.datad(\inst3|Add0~56_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~61 .lut_mask = 16'hCC00;
defparam \inst3|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N13
dffeas \inst15|pc_target_ad_out[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Add0~61_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[30] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N27
dffeas \inst15|prev_pc_out[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [30]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[30] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N26
cycloneive_lcell_comb \inst9|Add0~56 (
// Equation(s):
// \inst9|Add0~56_combout  = (\inst15|prev_pc_out [30] & (\inst9|Add0~55  $ (GND))) # (!\inst15|prev_pc_out [30] & (!\inst9|Add0~55  & VCC))
// \inst9|Add0~57  = CARRY((\inst15|prev_pc_out [30] & !\inst9|Add0~55 ))

	.dataa(\inst15|prev_pc_out [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|Add0~55 ),
	.combout(\inst9|Add0~56_combout ),
	.cout(\inst9|Add0~57 ));
// synopsys translate_off
defparam \inst9|Add0~56 .lut_mask = 16'hA50A;
defparam \inst9|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N14
cycloneive_lcell_comb \inst9|pc_new[30]~58 (
// Equation(s):
// \inst9|pc_new[30]~58_combout  = (\inst15|prev_branch_prediction_out~q  & (((!\inst15|flag_branch_ad_out [0] & \inst9|Add0~56_combout )))) # (!\inst15|prev_branch_prediction_out~q  & (\inst15|pc_target_ad_out [30] & (\inst15|flag_branch_ad_out [0])))

	.dataa(\inst15|pc_target_ad_out [30]),
	.datab(\inst15|prev_branch_prediction_out~q ),
	.datac(\inst15|flag_branch_ad_out [0]),
	.datad(\inst9|Add0~56_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[30]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[30]~58 .lut_mask = 16'h2C20;
defparam \inst9|pc_new[30]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N26
cycloneive_lcell_comb \inst6|Add0~56 (
// Equation(s):
// \inst6|Add0~56_combout  = (\inst6|pc [30] & (\inst6|Add0~55  $ (GND))) # (!\inst6|pc [30] & (!\inst6|Add0~55  & VCC))
// \inst6|Add0~57  = CARRY((\inst6|pc [30] & !\inst6|Add0~55 ))

	.dataa(\inst6|pc [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|Add0~55 ),
	.combout(\inst6|Add0~56_combout ),
	.cout(\inst6|Add0~57 ));
// synopsys translate_off
defparam \inst6|Add0~56 .lut_mask = 16'hA50A;
defparam \inst6|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N20
cycloneive_lcell_comb \inst6|pc_next[30]~14 (
// Equation(s):
// \inst6|pc_next[30]~14_combout  = (\inst6|pc_next[12]~12_combout  & ((\inst6|Add0~56_combout ))) # (!\inst6|pc_next[12]~12_combout  & (\inst9|pc_new[30]~58_combout ))

	.dataa(gnd),
	.datab(\inst9|pc_new[30]~58_combout ),
	.datac(\inst6|Add0~56_combout ),
	.datad(\inst6|pc_next[12]~12_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[30]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[30]~14 .lut_mask = 16'hF0CC;
defparam \inst6|pc_next[30]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N21
dffeas \inst6|pc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[30]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[30] .is_wysiwyg = "true";
defparam \inst6|pc[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N5
dffeas \inst12|pc_out[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst6|pc [30]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[30] .is_wysiwyg = "true";
defparam \inst12|pc_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N28
cycloneive_lcell_comb \inst3|Add0~58 (
// Equation(s):
// \inst3|Add0~58_combout  = \inst3|Add0~57  $ (\inst12|pc_out [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|pc_out [31]),
	.cin(\inst3|Add0~57 ),
	.combout(\inst3|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~58 .lut_mask = 16'h0FF0;
defparam \inst3|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y14_N30
cycloneive_lcell_comb \inst3|Add0~60 (
// Equation(s):
// \inst3|Add0~60_combout  = (\inst12|imm_out [2] & \inst3|Add0~58_combout )

	.dataa(\inst12|imm_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst3|Add0~58_combout ),
	.cin(gnd),
	.combout(\inst3|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~60 .lut_mask = 16'hAA00;
defparam \inst3|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y14_N19
dffeas \inst15|pc_target_ad_out[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst3|Add0~60_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[31] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N29
dffeas \inst15|prev_pc_out[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [31]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[31] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N28
cycloneive_lcell_comb \inst9|Add0~58 (
// Equation(s):
// \inst9|Add0~58_combout  = \inst9|Add0~57  $ (\inst15|prev_pc_out [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|prev_pc_out [31]),
	.cin(\inst9|Add0~57 ),
	.combout(\inst9|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|Add0~58 .lut_mask = 16'h0FF0;
defparam \inst9|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N30
cycloneive_lcell_comb \inst9|pc_new[31]~57 (
// Equation(s):
// \inst9|pc_new[31]~57_combout  = (\inst15|flag_branch_ad_out [0] & (\inst15|pc_target_ad_out [31] & (!\inst15|prev_branch_prediction_out~q ))) # (!\inst15|flag_branch_ad_out [0] & (((\inst15|prev_branch_prediction_out~q  & \inst9|Add0~58_combout ))))

	.dataa(\inst15|flag_branch_ad_out [0]),
	.datab(\inst15|pc_target_ad_out [31]),
	.datac(\inst15|prev_branch_prediction_out~q ),
	.datad(\inst9|Add0~58_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[31]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[31]~57 .lut_mask = 16'h5808;
defparam \inst9|pc_new[31]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneive_lcell_comb \inst6|Add0~58 (
// Equation(s):
// \inst6|Add0~58_combout  = \inst6|pc [31] $ (\inst6|Add0~57 )

	.dataa(\inst6|pc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst6|Add0~57 ),
	.combout(\inst6|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Add0~58 .lut_mask = 16'h5A5A;
defparam \inst6|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N30
cycloneive_lcell_comb \inst6|pc_next[31]~13 (
// Equation(s):
// \inst6|pc_next[31]~13_combout  = (\inst6|pc_next[12]~12_combout  & ((\inst6|Add0~58_combout ))) # (!\inst6|pc_next[12]~12_combout  & (\inst9|pc_new[31]~57_combout ))

	.dataa(\inst9|pc_new[31]~57_combout ),
	.datab(\inst6|Add0~58_combout ),
	.datac(gnd),
	.datad(\inst6|pc_next[12]~12_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[31]~13 .lut_mask = 16'hCCAA;
defparam \inst6|pc_next[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N11
dffeas \inst6|pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst6|pc_next[1]~55_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pc[0] .is_wysiwyg = "true";
defparam \inst6|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N4
cycloneive_lcell_comb \inst12|pc_out[0]~feeder (
// Equation(s):
// \inst12|pc_out[0]~feeder_combout  = \inst6|pc [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst6|pc [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst12|pc_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|pc_out[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst12|pc_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N5
dffeas \inst12|pc_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst12|pc_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|pc_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|pc_out[0] .is_wysiwyg = "true";
defparam \inst12|pc_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N7
dffeas \inst15|prev_pc_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst12|pc_out [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|prev_pc_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|prev_pc_out[0] .is_wysiwyg = "true";
defparam \inst15|prev_pc_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N2
cycloneive_lcell_comb \inst3|Mux30~0 (
// Equation(s):
// \inst3|Mux30~0_combout  = (\inst12|pc_out [0] & \inst12|imm_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst12|pc_out [0]),
	.datad(\inst12|imm_out [2]),
	.cin(gnd),
	.combout(\inst3|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux30~0 .lut_mask = 16'hF000;
defparam \inst3|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N3
dffeas \inst15|pc_target_ad_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst3|Mux30~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|pc_target_ad_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|pc_target_ad_out[0] .is_wysiwyg = "true";
defparam \inst15|pc_target_ad_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N6
cycloneive_lcell_comb \inst9|pc_new[1]~46 (
// Equation(s):
// \inst9|pc_new[1]~46_combout  = (\inst15|flag_branch_ad_out [0] & (!\inst15|prev_branch_prediction_out~q  & ((\inst15|pc_target_ad_out [0])))) # (!\inst15|flag_branch_ad_out [0] & (\inst15|prev_branch_prediction_out~q  & (\inst15|prev_pc_out [0])))

	.dataa(\inst15|flag_branch_ad_out [0]),
	.datab(\inst15|prev_branch_prediction_out~q ),
	.datac(\inst15|prev_pc_out [0]),
	.datad(\inst15|pc_target_ad_out [0]),
	.cin(gnd),
	.combout(\inst9|pc_new[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[1]~46 .lut_mask = 16'h6240;
defparam \inst9|pc_new[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N10
cycloneive_lcell_comb \inst6|pc_next[1]~55 (
// Equation(s):
// \inst6|pc_next[1]~55_combout  = (\inst6|pc_next[12]~12_combout  & ((\inst6|pc [0]))) # (!\inst6|pc_next[12]~12_combout  & (\inst9|pc_new[1]~46_combout ))

	.dataa(\inst9|pc_new[1]~46_combout ),
	.datab(gnd),
	.datac(\inst6|pc [0]),
	.datad(\inst6|pc_next[12]~12_combout ),
	.cin(gnd),
	.combout(\inst6|pc_next[1]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pc_next[1]~55 .lut_mask = 16'hF0AA;
defparam \inst6|pc_next[1]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
cycloneive_lcell_comb \inst9|pc_new[11]~47 (
// Equation(s):
// \inst9|pc_new[11]~47_combout  = (\inst6|pc_next[11]~56_combout ) # ((\inst11|inst|altsyncram_component|auto_generated|q_b [9] & (\inst11|inst3|branch_prediction~3_combout  & !\inst9|flush_pipeline~combout )))

	.dataa(\inst11|inst|altsyncram_component|auto_generated|q_b [9]),
	.datab(\inst11|inst3|branch_prediction~3_combout ),
	.datac(\inst6|pc_next[11]~56_combout ),
	.datad(\inst9|flush_pipeline~combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[11]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[11]~47 .lut_mask = 16'hF0F8;
defparam \inst9|pc_new[11]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N10
cycloneive_lcell_comb \inst9|pc_new[10]~48 (
// Equation(s):
// \inst9|pc_new[10]~48_combout  = (\inst6|pc_next[10]~57_combout ) # ((\inst11|inst|altsyncram_component|auto_generated|q_b [8] & (\inst11|inst3|branch_prediction~3_combout  & !\inst9|flush_pipeline~combout )))

	.dataa(\inst11|inst|altsyncram_component|auto_generated|q_b [8]),
	.datab(\inst11|inst3|branch_prediction~3_combout ),
	.datac(\inst9|flush_pipeline~combout ),
	.datad(\inst6|pc_next[10]~57_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[10]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[10]~48 .lut_mask = 16'hFF08;
defparam \inst9|pc_new[10]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneive_lcell_comb \inst9|pc_new[9]~49 (
// Equation(s):
// \inst9|pc_new[9]~49_combout  = (\inst6|pc_next[9]~58_combout ) # ((!\inst9|flush_pipeline~combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [7] & \inst11|inst3|branch_prediction~3_combout )))

	.dataa(\inst6|pc_next[9]~58_combout ),
	.datab(\inst9|flush_pipeline~combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [7]),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[9]~49 .lut_mask = 16'hBAAA;
defparam \inst9|pc_new[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N4
cycloneive_lcell_comb \inst9|pc_new[8]~50 (
// Equation(s):
// \inst9|pc_new[8]~50_combout  = (\inst6|pc_next[8]~59_combout ) # ((!\inst9|flush_pipeline~combout  & (\inst11|inst3|branch_prediction~3_combout  & \inst11|inst|altsyncram_component|auto_generated|q_b [6])))

	.dataa(\inst9|flush_pipeline~combout ),
	.datab(\inst11|inst3|branch_prediction~3_combout ),
	.datac(\inst6|pc_next[8]~59_combout ),
	.datad(\inst11|inst|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\inst9|pc_new[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[8]~50 .lut_mask = 16'hF4F0;
defparam \inst9|pc_new[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \inst9|pc_new[7]~51 (
// Equation(s):
// \inst9|pc_new[7]~51_combout  = (\inst6|pc_next[7]~60_combout ) # ((\inst11|inst|altsyncram_component|auto_generated|q_b [5] & (\inst11|inst3|branch_prediction~3_combout  & !\inst9|flush_pipeline~combout )))

	.dataa(\inst11|inst|altsyncram_component|auto_generated|q_b [5]),
	.datab(\inst11|inst3|branch_prediction~3_combout ),
	.datac(\inst6|pc_next[7]~60_combout ),
	.datad(\inst9|flush_pipeline~combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[7]~51 .lut_mask = 16'hF0F8;
defparam \inst9|pc_new[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
cycloneive_lcell_comb \inst9|pc_new[6]~52 (
// Equation(s):
// \inst9|pc_new[6]~52_combout  = (\inst6|pc_next[6]~61_combout ) # ((!\inst9|flush_pipeline~combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [4] & \inst11|inst3|branch_prediction~3_combout )))

	.dataa(\inst6|pc_next[6]~61_combout ),
	.datab(\inst9|flush_pipeline~combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [4]),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[6]~52 .lut_mask = 16'hBAAA;
defparam \inst9|pc_new[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneive_lcell_comb \inst9|pc_new[5]~53 (
// Equation(s):
// \inst9|pc_new[5]~53_combout  = (\inst9|pc_new[5]~76_combout ) # ((\inst11|inst|altsyncram_component|auto_generated|q_b [3] & (!\inst9|flush_pipeline~combout  & \inst11|inst3|branch_prediction~3_combout )))

	.dataa(\inst11|inst|altsyncram_component|auto_generated|q_b [3]),
	.datab(\inst9|flush_pipeline~combout ),
	.datac(\inst9|pc_new[5]~76_combout ),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[5]~53 .lut_mask = 16'hF2F0;
defparam \inst9|pc_new[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cycloneive_lcell_comb \inst9|pc_new[4]~54 (
// Equation(s):
// \inst9|pc_new[4]~54_combout  = (\inst9|pc_new[4]~77_combout ) # ((!\inst9|flush_pipeline~combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [2] & \inst11|inst3|branch_prediction~3_combout )))

	.dataa(\inst9|pc_new[4]~77_combout ),
	.datab(\inst9|flush_pipeline~combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [2]),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[4]~54 .lut_mask = 16'hBAAA;
defparam \inst9|pc_new[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \inst9|pc_new[3]~55 (
// Equation(s):
// \inst9|pc_new[3]~55_combout  = (\inst9|pc_new[3]~78_combout ) # ((\inst11|inst|altsyncram_component|auto_generated|q_b [1] & (\inst11|inst3|branch_prediction~3_combout  & !\inst9|flush_pipeline~combout )))

	.dataa(\inst11|inst|altsyncram_component|auto_generated|q_b [1]),
	.datab(\inst11|inst3|branch_prediction~3_combout ),
	.datac(\inst9|pc_new[3]~78_combout ),
	.datad(\inst9|flush_pipeline~combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[3]~55 .lut_mask = 16'hF0F8;
defparam \inst9|pc_new[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneive_lcell_comb \inst9|pc_new[2]~56 (
// Equation(s):
// \inst9|pc_new[2]~56_combout  = (\inst9|pc_new[2]~79_combout ) # ((!\inst9|flush_pipeline~combout  & (\inst11|inst|altsyncram_component|auto_generated|q_b [0] & \inst11|inst3|branch_prediction~3_combout )))

	.dataa(\inst9|pc_new[2]~79_combout ),
	.datab(\inst9|flush_pipeline~combout ),
	.datac(\inst11|inst|altsyncram_component|auto_generated|q_b [0]),
	.datad(\inst11|inst3|branch_prediction~3_combout ),
	.cin(gnd),
	.combout(\inst9|pc_new[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|pc_new[2]~56 .lut_mask = 16'hBAAA;
defparam \inst9|pc_new[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

assign take_new_pc = \take_new_pc~output_o ;

assign branch_result = \branch_result~output_o ;

assign pc_next[31] = \pc_next[31]~output0_o ;

assign pc_next[30] = \pc_next[30]~output0_o ;

assign pc_next[29] = \pc_next[29]~output0_o ;

assign pc_next[28] = \pc_next[28]~output0_o ;

assign pc_next[27] = \pc_next[27]~output0_o ;

assign pc_next[26] = \pc_next[26]~output0_o ;

assign pc_next[25] = \pc_next[25]~output0_o ;

assign pc_next[24] = \pc_next[24]~output0_o ;

assign pc_next[23] = \pc_next[23]~output0_o ;

assign pc_next[22] = \pc_next[22]~output0_o ;

assign pc_next[21] = \pc_next[21]~output0_o ;

assign pc_next[20] = \pc_next[20]~output0_o ;

assign pc_next[19] = \pc_next[19]~output0_o ;

assign pc_next[18] = \pc_next[18]~output0_o ;

assign pc_next[17] = \pc_next[17]~output0_o ;

assign pc_next[16] = \pc_next[16]~output0_o ;

assign pc_next[15] = \pc_next[15]~output0_o ;

assign pc_next[14] = \pc_next[14]~output0_o ;

assign pc_next[13] = \pc_next[13]~output0_o ;

assign pc_next[12] = \pc_next[12]~output0_o ;

assign pc_next[11] = \pc_next[11]~output0_o ;

assign pc_next[10] = \pc_next[10]~output0_o ;

assign pc_next[9] = \pc_next[9]~output0_o ;

assign pc_next[8] = \pc_next[8]~output0_o ;

assign pc_next[7] = \pc_next[7]~output0_o ;

assign pc_next[6] = \pc_next[6]~output0_o ;

assign pc_next[5] = \pc_next[5]~output0_o ;

assign pc_next[4] = \pc_next[4]~output0_o ;

assign pc_next[3] = \pc_next[3]~output0_o ;

assign pc_next[2] = \pc_next[2]~output0_o ;

assign pc_next[1] = \pc_next[1]~output0_o ;

assign pc_next[0] = \pc_next[0]~output0_o ;

assign pc_new[31] = \pc_new[31]~output0_o ;

assign pc_new[30] = \pc_new[30]~output0_o ;

assign pc_new[29] = \pc_new[29]~output0_o ;

assign pc_new[28] = \pc_new[28]~output0_o ;

assign pc_new[27] = \pc_new[27]~output0_o ;

assign pc_new[26] = \pc_new[26]~output0_o ;

assign pc_new[25] = \pc_new[25]~output0_o ;

assign pc_new[24] = \pc_new[24]~output0_o ;

assign pc_new[23] = \pc_new[23]~output0_o ;

assign pc_new[22] = \pc_new[22]~output0_o ;

assign pc_new[21] = \pc_new[21]~output0_o ;

assign pc_new[20] = \pc_new[20]~output0_o ;

assign pc_new[19] = \pc_new[19]~output0_o ;

assign pc_new[18] = \pc_new[18]~output0_o ;

assign pc_new[17] = \pc_new[17]~output0_o ;

assign pc_new[16] = \pc_new[16]~output0_o ;

assign pc_new[15] = \pc_new[15]~output0_o ;

assign pc_new[14] = \pc_new[14]~output0_o ;

assign pc_new[13] = \pc_new[13]~output0_o ;

assign pc_new[12] = \pc_new[12]~output0_o ;

assign pc_new[11] = \pc_new[11]~output0_o ;

assign pc_new[10] = \pc_new[10]~output0_o ;

assign pc_new[9] = \pc_new[9]~output0_o ;

assign pc_new[8] = \pc_new[8]~output0_o ;

assign pc_new[7] = \pc_new[7]~output0_o ;

assign pc_new[6] = \pc_new[6]~output0_o ;

assign pc_new[5] = \pc_new[5]~output0_o ;

assign pc_new[4] = \pc_new[4]~output0_o ;

assign pc_new[3] = \pc_new[3]~output0_o ;

assign pc_new[2] = \pc_new[2]~output0_o ;

assign pc_new[1] = \pc_new[1]~output0_o ;

assign pc_new[0] = \pc_new[0]~output0_o ;

assign instr_type[2] = \instr_type[2]~output0_o ;

assign instr_type[1] = \instr_type[1]~output0_o ;

assign instr_type[0] = \instr_type[0]~output0_o ;

assign pc[31] = \pc[31]~output0_o ;

assign pc[30] = \pc[30]~output0_o ;

assign pc[29] = \pc[29]~output0_o ;

assign pc[28] = \pc[28]~output0_o ;

assign pc[27] = \pc[27]~output0_o ;

assign pc[26] = \pc[26]~output0_o ;

assign pc[25] = \pc[25]~output0_o ;

assign pc[24] = \pc[24]~output0_o ;

assign pc[23] = \pc[23]~output0_o ;

assign pc[22] = \pc[22]~output0_o ;

assign pc[21] = \pc[21]~output0_o ;

assign pc[20] = \pc[20]~output0_o ;

assign pc[19] = \pc[19]~output0_o ;

assign pc[18] = \pc[18]~output0_o ;

assign pc[17] = \pc[17]~output0_o ;

assign pc[16] = \pc[16]~output0_o ;

assign pc[15] = \pc[15]~output0_o ;

assign pc[14] = \pc[14]~output0_o ;

assign pc[13] = \pc[13]~output0_o ;

assign pc[12] = \pc[12]~output0_o ;

assign pc[11] = \pc[11]~output0_o ;

assign pc[10] = \pc[10]~output0_o ;

assign pc[9] = \pc[9]~output0_o ;

assign pc[8] = \pc[8]~output0_o ;

assign pc[7] = \pc[7]~output0_o ;

assign pc[6] = \pc[6]~output0_o ;

assign pc[5] = \pc[5]~output0_o ;

assign pc[4] = \pc[4]~output0_o ;

assign pc[3] = \pc[3]~output0_o ;

assign pc[2] = \pc[2]~output0_o ;

assign pc[1] = \pc[1]~output0_o ;

assign pc[0] = \pc[0]~output0_o ;

assign imm_op[31] = \imm_op[31]~output0_o ;

assign imm_op[30] = \imm_op[30]~output0_o ;

assign imm_op[29] = \imm_op[29]~output0_o ;

assign imm_op[28] = \imm_op[28]~output0_o ;

assign imm_op[27] = \imm_op[27]~output0_o ;

assign imm_op[26] = \imm_op[26]~output0_o ;

assign imm_op[25] = \imm_op[25]~output0_o ;

assign imm_op[24] = \imm_op[24]~output0_o ;

assign imm_op[23] = \imm_op[23]~output0_o ;

assign imm_op[22] = \imm_op[22]~output0_o ;

assign imm_op[21] = \imm_op[21]~output0_o ;

assign imm_op[20] = \imm_op[20]~output0_o ;

assign imm_op[19] = \imm_op[19]~output0_o ;

assign imm_op[18] = \imm_op[18]~output0_o ;

assign imm_op[17] = \imm_op[17]~output0_o ;

assign imm_op[16] = \imm_op[16]~output0_o ;

assign imm_op[15] = \imm_op[15]~output0_o ;

assign imm_op[14] = \imm_op[14]~output0_o ;

assign imm_op[13] = \imm_op[13]~output0_o ;

assign imm_op[12] = \imm_op[12]~output0_o ;

assign imm_op[11] = \imm_op[11]~output0_o ;

assign imm_op[10] = \imm_op[10]~output0_o ;

assign imm_op[9] = \imm_op[9]~output0_o ;

assign imm_op[8] = \imm_op[8]~output0_o ;

assign imm_op[7] = \imm_op[7]~output0_o ;

assign imm_op[6] = \imm_op[6]~output0_o ;

assign imm_op[5] = \imm_op[5]~output0_o ;

assign imm_op[4] = \imm_op[4]~output0_o ;

assign imm_op[3] = \imm_op[3]~output0_o ;

assign imm_op[2] = \imm_op[2]~output0_o ;

assign imm_op[1] = \imm_op[1]~output0_o ;

assign imm_op[0] = \imm_op[0]~output0_o ;

assign pc_op[31] = \pc_op[31]~output0_o ;

assign pc_op[30] = \pc_op[30]~output0_o ;

assign pc_op[29] = \pc_op[29]~output0_o ;

assign pc_op[28] = \pc_op[28]~output0_o ;

assign pc_op[27] = \pc_op[27]~output0_o ;

assign pc_op[26] = \pc_op[26]~output0_o ;

assign pc_op[25] = \pc_op[25]~output0_o ;

assign pc_op[24] = \pc_op[24]~output0_o ;

assign pc_op[23] = \pc_op[23]~output0_o ;

assign pc_op[22] = \pc_op[22]~output0_o ;

assign pc_op[21] = \pc_op[21]~output0_o ;

assign pc_op[20] = \pc_op[20]~output0_o ;

assign pc_op[19] = \pc_op[19]~output0_o ;

assign pc_op[18] = \pc_op[18]~output0_o ;

assign pc_op[17] = \pc_op[17]~output0_o ;

assign pc_op[16] = \pc_op[16]~output0_o ;

assign pc_op[15] = \pc_op[15]~output0_o ;

assign pc_op[14] = \pc_op[14]~output0_o ;

assign pc_op[13] = \pc_op[13]~output0_o ;

assign pc_op[12] = \pc_op[12]~output0_o ;

assign pc_op[11] = \pc_op[11]~output0_o ;

assign pc_op[10] = \pc_op[10]~output0_o ;

assign pc_op[9] = \pc_op[9]~output0_o ;

assign pc_op[8] = \pc_op[8]~output0_o ;

assign pc_op[7] = \pc_op[7]~output0_o ;

assign pc_op[6] = \pc_op[6]~output0_o ;

assign pc_op[5] = \pc_op[5]~output0_o ;

assign pc_op[4] = \pc_op[4]~output0_o ;

assign pc_op[3] = \pc_op[3]~output0_o ;

assign pc_op[2] = \pc_op[2]~output0_o ;

assign pc_op[1] = \pc_op[1]~output0_o ;

assign pc_op[0] = \pc_op[0]~output0_o ;

assign pc_target_ad[31] = \pc_target_ad[31]~output0_o ;

assign pc_target_ad[30] = \pc_target_ad[30]~output0_o ;

assign pc_target_ad[29] = \pc_target_ad[29]~output0_o ;

assign pc_target_ad[28] = \pc_target_ad[28]~output0_o ;

assign pc_target_ad[27] = \pc_target_ad[27]~output0_o ;

assign pc_target_ad[26] = \pc_target_ad[26]~output0_o ;

assign pc_target_ad[25] = \pc_target_ad[25]~output0_o ;

assign pc_target_ad[24] = \pc_target_ad[24]~output0_o ;

assign pc_target_ad[23] = \pc_target_ad[23]~output0_o ;

assign pc_target_ad[22] = \pc_target_ad[22]~output0_o ;

assign pc_target_ad[21] = \pc_target_ad[21]~output0_o ;

assign pc_target_ad[20] = \pc_target_ad[20]~output0_o ;

assign pc_target_ad[19] = \pc_target_ad[19]~output0_o ;

assign pc_target_ad[18] = \pc_target_ad[18]~output0_o ;

assign pc_target_ad[17] = \pc_target_ad[17]~output0_o ;

assign pc_target_ad[16] = \pc_target_ad[16]~output0_o ;

assign pc_target_ad[15] = \pc_target_ad[15]~output0_o ;

assign pc_target_ad[14] = \pc_target_ad[14]~output0_o ;

assign pc_target_ad[13] = \pc_target_ad[13]~output0_o ;

assign pc_target_ad[12] = \pc_target_ad[12]~output0_o ;

assign pc_target_ad[11] = \pc_target_ad[11]~output0_o ;

assign pc_target_ad[10] = \pc_target_ad[10]~output0_o ;

assign pc_target_ad[9] = \pc_target_ad[9]~output0_o ;

assign pc_target_ad[8] = \pc_target_ad[8]~output0_o ;

assign pc_target_ad[7] = \pc_target_ad[7]~output0_o ;

assign pc_target_ad[6] = \pc_target_ad[6]~output0_o ;

assign pc_target_ad[5] = \pc_target_ad[5]~output0_o ;

assign pc_target_ad[4] = \pc_target_ad[4]~output0_o ;

assign pc_target_ad[3] = \pc_target_ad[3]~output0_o ;

assign pc_target_ad[2] = \pc_target_ad[2]~output0_o ;

assign pc_target_ad[1] = \pc_target_ad[1]~output0_o ;

assign pc_target_ad[0] = \pc_target_ad[0]~output0_o ;

assign c[31] = \c[31]~output0_o ;

assign c[30] = \c[30]~output0_o ;

assign c[29] = \c[29]~output0_o ;

assign c[28] = \c[28]~output0_o ;

assign c[27] = \c[27]~output0_o ;

assign c[26] = \c[26]~output0_o ;

assign c[25] = \c[25]~output0_o ;

assign c[24] = \c[24]~output0_o ;

assign c[23] = \c[23]~output0_o ;

assign c[22] = \c[22]~output0_o ;

assign c[21] = \c[21]~output0_o ;

assign c[20] = \c[20]~output0_o ;

assign c[19] = \c[19]~output0_o ;

assign c[18] = \c[18]~output0_o ;

assign c[17] = \c[17]~output0_o ;

assign c[16] = \c[16]~output0_o ;

assign c[15] = \c[15]~output0_o ;

assign c[14] = \c[14]~output0_o ;

assign c[13] = \c[13]~output0_o ;

assign c[12] = \c[12]~output0_o ;

assign c[11] = \c[11]~output0_o ;

assign c[10] = \c[10]~output0_o ;

assign c[9] = \c[9]~output0_o ;

assign c[8] = \c[8]~output0_o ;

assign c[7] = \c[7]~output0_o ;

assign c[6] = \c[6]~output0_o ;

assign c[5] = \c[5]~output0_o ;

assign c[4] = \c[4]~output0_o ;

assign c[3] = \c[3]~output0_o ;

assign c[2] = \c[2]~output0_o ;

assign c[1] = \c[1]~output0_o ;

assign c[0] = \c[0]~output0_o ;

assign c_write_back[31] = \c_write_back[31]~output0_o ;

assign c_write_back[30] = \c_write_back[30]~output0_o ;

assign c_write_back[29] = \c_write_back[29]~output0_o ;

assign c_write_back[28] = \c_write_back[28]~output0_o ;

assign c_write_back[27] = \c_write_back[27]~output0_o ;

assign c_write_back[26] = \c_write_back[26]~output0_o ;

assign c_write_back[25] = \c_write_back[25]~output0_o ;

assign c_write_back[24] = \c_write_back[24]~output0_o ;

assign c_write_back[23] = \c_write_back[23]~output0_o ;

assign c_write_back[22] = \c_write_back[22]~output0_o ;

assign c_write_back[21] = \c_write_back[21]~output0_o ;

assign c_write_back[20] = \c_write_back[20]~output0_o ;

assign c_write_back[19] = \c_write_back[19]~output0_o ;

assign c_write_back[18] = \c_write_back[18]~output0_o ;

assign c_write_back[17] = \c_write_back[17]~output0_o ;

assign c_write_back[16] = \c_write_back[16]~output0_o ;

assign c_write_back[15] = \c_write_back[15]~output0_o ;

assign c_write_back[14] = \c_write_back[14]~output0_o ;

assign c_write_back[13] = \c_write_back[13]~output0_o ;

assign c_write_back[12] = \c_write_back[12]~output0_o ;

assign c_write_back[11] = \c_write_back[11]~output0_o ;

assign c_write_back[10] = \c_write_back[10]~output0_o ;

assign c_write_back[9] = \c_write_back[9]~output0_o ;

assign c_write_back[8] = \c_write_back[8]~output0_o ;

assign c_write_back[7] = \c_write_back[7]~output0_o ;

assign c_write_back[6] = \c_write_back[6]~output0_o ;

assign c_write_back[5] = \c_write_back[5]~output0_o ;

assign c_write_back[4] = \c_write_back[4]~output0_o ;

assign c_write_back[3] = \c_write_back[3]~output0_o ;

assign c_write_back[2] = \c_write_back[2]~output0_o ;

assign c_write_back[1] = \c_write_back[1]~output0_o ;

assign c_write_back[0] = \c_write_back[0]~output0_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
