

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Nov 13 22:40:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CORDIC_original
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.35 ns|  3.903 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       42|       42|  0.225 us|  0.225 us|   18|   18|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %y" [cordiccart2pol.cpp:99]   --->   Operation 18 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x" [cordiccart2pol.cpp:99]   --->   Operation 19 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.95ns)   --->   "%call_ln99 = call void @Block_entry39_proc9, i32 %x_read, i32 %y_read, i32 %inStream_x, i32 %inStream_y" [cordiccart2pol.cpp:99]   --->   Operation 20 'call' 'call_ln99' <Predicate = true> <Delay = 1.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%call_ret = call i48 @ini_trans, i32 %inStream_x, i32 %inStream_y, i16 %ini_phase_V" [cordiccart2pol.cpp:128]   --->   Operation 21 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.12>
ST_3 : Operation 22 [1/2] (3.12ns)   --->   "%call_ret = call i48 @ini_trans, i32 %inStream_x, i32 %inStream_y, i16 %ini_phase_V" [cordiccart2pol.cpp:128]   --->   Operation 22 'call' 'call_ret' <Predicate = true> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%x_pip_V_0_c_channel = extractvalue i48 %call_ret" [cordiccart2pol.cpp:128]   --->   Operation 23 'extractvalue' 'x_pip_V_0_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%y_pip_V_0_c_channel = extractvalue i48 %call_ret" [cordiccart2pol.cpp:128]   --->   Operation 24 'extractvalue' 'y_pip_V_0_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%theta_pip_V_0_c_channel = extractvalue i48 %call_ret" [cordiccart2pol.cpp:128]   --->   Operation 25 'extractvalue' 'theta_pip_V_0_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 1.95>
ST_4 : Operation 26 [2/2] (1.95ns)   --->   "%call_ret1 = call i48 @cordic_cr<(unsigned short)1>, i16 %x_pip_V_0_c_channel, i16 %y_pip_V_0_c_channel, i16 %theta_pip_V_0_c_channel" [cordiccart2pol.cpp:145]   --->   Operation 26 'call' 'call_ret1' <Predicate = true> <Delay = 1.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.88>
ST_5 : Operation 27 [1/2] (2.88ns)   --->   "%call_ret1 = call i48 @cordic_cr<(unsigned short)1>, i16 %x_pip_V_0_c_channel, i16 %y_pip_V_0_c_channel, i16 %theta_pip_V_0_c_channel" [cordiccart2pol.cpp:145]   --->   Operation 27 'call' 'call_ret1' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%x_pip_V_1_c_channel = extractvalue i48 %call_ret1" [cordiccart2pol.cpp:145]   --->   Operation 28 'extractvalue' 'x_pip_V_1_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%y_pip_V_1_c_channel = extractvalue i48 %call_ret1" [cordiccart2pol.cpp:145]   --->   Operation 29 'extractvalue' 'y_pip_V_1_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%theta_pip_V_1_c_channel = extractvalue i48 %call_ret1" [cordiccart2pol.cpp:145]   --->   Operation 30 'extractvalue' 'theta_pip_V_1_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 1.95>
ST_6 : Operation 31 [2/2] (1.95ns)   --->   "%call_ret2 = call i48 @cordic_cr<(unsigned short)2>, i16 %x_pip_V_1_c_channel, i16 %y_pip_V_1_c_channel, i16 %theta_pip_V_1_c_channel" [cordiccart2pol.cpp:146]   --->   Operation 31 'call' 'call_ret2' <Predicate = true> <Delay = 1.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.88>
ST_7 : Operation 32 [1/2] (2.88ns)   --->   "%call_ret2 = call i48 @cordic_cr<(unsigned short)2>, i16 %x_pip_V_1_c_channel, i16 %y_pip_V_1_c_channel, i16 %theta_pip_V_1_c_channel" [cordiccart2pol.cpp:146]   --->   Operation 32 'call' 'call_ret2' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%x_pip_V_2_c_channel = extractvalue i48 %call_ret2" [cordiccart2pol.cpp:146]   --->   Operation 33 'extractvalue' 'x_pip_V_2_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%y_pip_V_2_c_channel = extractvalue i48 %call_ret2" [cordiccart2pol.cpp:146]   --->   Operation 34 'extractvalue' 'y_pip_V_2_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%theta_pip_V_2_c_channel = extractvalue i48 %call_ret2" [cordiccart2pol.cpp:146]   --->   Operation 35 'extractvalue' 'theta_pip_V_2_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 1.95>
ST_8 : Operation 36 [2/2] (1.95ns)   --->   "%call_ret3 = call i48 @cordic_cr<(unsigned short)3>, i16 %x_pip_V_2_c_channel, i16 %y_pip_V_2_c_channel, i16 %theta_pip_V_2_c_channel" [cordiccart2pol.cpp:147]   --->   Operation 36 'call' 'call_ret3' <Predicate = true> <Delay = 1.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.88>
ST_9 : Operation 37 [1/2] (2.88ns)   --->   "%call_ret3 = call i48 @cordic_cr<(unsigned short)3>, i16 %x_pip_V_2_c_channel, i16 %y_pip_V_2_c_channel, i16 %theta_pip_V_2_c_channel" [cordiccart2pol.cpp:147]   --->   Operation 37 'call' 'call_ret3' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%x_pip_V_3_c_channel = extractvalue i48 %call_ret3" [cordiccart2pol.cpp:147]   --->   Operation 38 'extractvalue' 'x_pip_V_3_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%y_pip_V_3_c_channel = extractvalue i48 %call_ret3" [cordiccart2pol.cpp:147]   --->   Operation 39 'extractvalue' 'y_pip_V_3_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%theta_pip_V_3_c_channel = extractvalue i48 %call_ret3" [cordiccart2pol.cpp:147]   --->   Operation 40 'extractvalue' 'theta_pip_V_3_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 10 <SV = 9> <Delay = 1.95>
ST_10 : Operation 41 [2/2] (1.95ns)   --->   "%call_ret4 = call i48 @cordic_cr<(unsigned short)4>, i16 %x_pip_V_3_c_channel, i16 %y_pip_V_3_c_channel, i16 %theta_pip_V_3_c_channel" [cordiccart2pol.cpp:148]   --->   Operation 41 'call' 'call_ret4' <Predicate = true> <Delay = 1.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.88>
ST_11 : Operation 42 [1/2] (2.88ns)   --->   "%call_ret4 = call i48 @cordic_cr<(unsigned short)4>, i16 %x_pip_V_3_c_channel, i16 %y_pip_V_3_c_channel, i16 %theta_pip_V_3_c_channel" [cordiccart2pol.cpp:148]   --->   Operation 42 'call' 'call_ret4' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%x_pip_V_4_c_channel = extractvalue i48 %call_ret4" [cordiccart2pol.cpp:148]   --->   Operation 43 'extractvalue' 'x_pip_V_4_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%y_pip_V_4_c_channel = extractvalue i48 %call_ret4" [cordiccart2pol.cpp:148]   --->   Operation 44 'extractvalue' 'y_pip_V_4_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%theta_pip_V_4_c_channel = extractvalue i48 %call_ret4" [cordiccart2pol.cpp:148]   --->   Operation 45 'extractvalue' 'theta_pip_V_4_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 12 <SV = 11> <Delay = 1.95>
ST_12 : Operation 46 [2/2] (1.95ns)   --->   "%call_ret5 = call i48 @cordic_cr<(unsigned short)5>, i16 %x_pip_V_4_c_channel, i16 %y_pip_V_4_c_channel, i16 %theta_pip_V_4_c_channel" [cordiccart2pol.cpp:149]   --->   Operation 46 'call' 'call_ret5' <Predicate = true> <Delay = 1.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.88>
ST_13 : Operation 47 [1/2] (2.88ns)   --->   "%call_ret5 = call i48 @cordic_cr<(unsigned short)5>, i16 %x_pip_V_4_c_channel, i16 %y_pip_V_4_c_channel, i16 %theta_pip_V_4_c_channel" [cordiccart2pol.cpp:149]   --->   Operation 47 'call' 'call_ret5' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 48 [1/1] (0.00ns)   --->   "%x_pip_V_5_c_channel = extractvalue i48 %call_ret5" [cordiccart2pol.cpp:149]   --->   Operation 48 'extractvalue' 'x_pip_V_5_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "%y_pip_V_5_c_channel = extractvalue i48 %call_ret5" [cordiccart2pol.cpp:149]   --->   Operation 49 'extractvalue' 'y_pip_V_5_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%theta_pip_V_5_c_channel = extractvalue i48 %call_ret5" [cordiccart2pol.cpp:149]   --->   Operation 50 'extractvalue' 'theta_pip_V_5_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 14 <SV = 13> <Delay = 1.95>
ST_14 : Operation 51 [2/2] (1.95ns)   --->   "%call_ret6 = call i48 @cordic_cr<(unsigned short)6>, i16 %x_pip_V_5_c_channel, i16 %y_pip_V_5_c_channel, i16 %theta_pip_V_5_c_channel" [cordiccart2pol.cpp:150]   --->   Operation 51 'call' 'call_ret6' <Predicate = true> <Delay = 1.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.88>
ST_15 : Operation 52 [1/2] (2.88ns)   --->   "%call_ret6 = call i48 @cordic_cr<(unsigned short)6>, i16 %x_pip_V_5_c_channel, i16 %y_pip_V_5_c_channel, i16 %theta_pip_V_5_c_channel" [cordiccart2pol.cpp:150]   --->   Operation 52 'call' 'call_ret6' <Predicate = true> <Delay = 2.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%x_pip_V_6_c_channel = extractvalue i48 %call_ret6" [cordiccart2pol.cpp:150]   --->   Operation 53 'extractvalue' 'x_pip_V_6_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_15 : Operation 54 [1/1] (0.00ns)   --->   "%y_pip_V_6_c_channel = extractvalue i48 %call_ret6" [cordiccart2pol.cpp:150]   --->   Operation 54 'extractvalue' 'y_pip_V_6_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_15 : Operation 55 [1/1] (0.00ns)   --->   "%theta_pip_V_6_c_channel = extractvalue i48 %call_ret6" [cordiccart2pol.cpp:150]   --->   Operation 55 'extractvalue' 'theta_pip_V_6_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 16 <SV = 15> <Delay = 1.95>
ST_16 : Operation 56 [2/2] (1.95ns)   --->   "%call_ln150 = call void @Block_entry3947_proc, i16 %x_pip_V_6_c_channel, i16 %y_pip_V_6_c_channel, i16 %theta_pip_V_6_c_channel, i32 %r, i32 %theta, i16 %outStream_theta, i16 %outStream_r" [cordiccart2pol.cpp:150]   --->   Operation 56 'call' 'call_ln150' <Predicate = true> <Delay = 1.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.69>
ST_17 : Operation 57 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln118 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [cordiccart2pol.cpp:118]   --->   Operation 57 'specdataflowpipeline' 'specdataflowpipeline_ln118' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 58 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @inStream_x_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i32 %inStream_x, i32 %inStream_x"   --->   Operation 58 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 59 [1/1] (0.00ns)   --->   "%empty_22 = specchannel i32 @_ssdm_op_SpecChannel, void @inStream_y_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i32 %inStream_y, i32 %inStream_y"   --->   Operation 59 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 60 [1/1] (0.00ns)   --->   "%spectopmodule_ln99 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [cordiccart2pol.cpp:99]   --->   Operation 60 'spectopmodule' 'spectopmodule_ln99' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln99 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [cordiccart2pol.cpp:99]   --->   Operation 61 'specinterface' 'specinterface_ln99' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %theta"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_x, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_y, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %outStream_theta, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %outStream_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 74 [1/2] (0.69ns)   --->   "%call_ln150 = call void @Block_entry3947_proc, i16 %x_pip_V_6_c_channel, i16 %y_pip_V_6_c_channel, i16 %theta_pip_V_6_c_channel, i32 %r, i32 %theta, i16 %outStream_theta, i16 %outStream_r" [cordiccart2pol.cpp:150]   --->   Operation 74 'call' 'call_ln150' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln163 = ret" [cordiccart2pol.cpp:163]   --->   Operation 75 'ret' 'ret_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.35ns, clock uncertainty: 1.44ns.

 <State 1>: 1.95ns
The critical path consists of the following:
	wire read operation ('y', cordiccart2pol.cpp:99) on port 'y' (cordiccart2pol.cpp:99) [27]  (0 ns)
	'call' operation ('call_ln99', cordiccart2pol.cpp:99) to 'Block_entry39_proc9' [29]  (1.95 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.13ns
The critical path consists of the following:
	'call' operation ('call_ret', cordiccart2pol.cpp:128) to 'ini_trans' [30]  (3.13 ns)

 <State 4>: 1.95ns
The critical path consists of the following:
	'call' operation ('call_ret1', cordiccart2pol.cpp:145) to 'cordic_cr<(unsigned short)1>' [34]  (1.95 ns)

 <State 5>: 2.88ns
The critical path consists of the following:
	'call' operation ('call_ret1', cordiccart2pol.cpp:145) to 'cordic_cr<(unsigned short)1>' [34]  (2.88 ns)

 <State 6>: 1.95ns
The critical path consists of the following:
	'call' operation ('call_ret2', cordiccart2pol.cpp:146) to 'cordic_cr<(unsigned short)2>' [38]  (1.95 ns)

 <State 7>: 2.88ns
The critical path consists of the following:
	'call' operation ('call_ret2', cordiccart2pol.cpp:146) to 'cordic_cr<(unsigned short)2>' [38]  (2.88 ns)

 <State 8>: 1.95ns
The critical path consists of the following:
	'call' operation ('call_ret3', cordiccart2pol.cpp:147) to 'cordic_cr<(unsigned short)3>' [42]  (1.95 ns)

 <State 9>: 2.88ns
The critical path consists of the following:
	'call' operation ('call_ret3', cordiccart2pol.cpp:147) to 'cordic_cr<(unsigned short)3>' [42]  (2.88 ns)

 <State 10>: 1.95ns
The critical path consists of the following:
	'call' operation ('call_ret4', cordiccart2pol.cpp:148) to 'cordic_cr<(unsigned short)4>' [46]  (1.95 ns)

 <State 11>: 2.88ns
The critical path consists of the following:
	'call' operation ('call_ret4', cordiccart2pol.cpp:148) to 'cordic_cr<(unsigned short)4>' [46]  (2.88 ns)

 <State 12>: 1.95ns
The critical path consists of the following:
	'call' operation ('call_ret5', cordiccart2pol.cpp:149) to 'cordic_cr<(unsigned short)5>' [50]  (1.95 ns)

 <State 13>: 2.88ns
The critical path consists of the following:
	'call' operation ('call_ret5', cordiccart2pol.cpp:149) to 'cordic_cr<(unsigned short)5>' [50]  (2.88 ns)

 <State 14>: 1.95ns
The critical path consists of the following:
	'call' operation ('call_ret6', cordiccart2pol.cpp:150) to 'cordic_cr<(unsigned short)6>' [54]  (1.95 ns)

 <State 15>: 2.88ns
The critical path consists of the following:
	'call' operation ('call_ret6', cordiccart2pol.cpp:150) to 'cordic_cr<(unsigned short)6>' [54]  (2.88 ns)

 <State 16>: 1.95ns
The critical path consists of the following:
	'call' operation ('call_ln150', cordiccart2pol.cpp:150) to 'Block_entry3947_proc' [58]  (1.95 ns)

 <State 17>: 0.698ns
The critical path consists of the following:
	'call' operation ('call_ln150', cordiccart2pol.cpp:150) to 'Block_entry3947_proc' [58]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
