typedef unsigned char      uint8_t;
typedef unsigned short     uint16_t;
typedef unsigned int       uint32_t;
typedef unsigned long long uint64_t;
typedef signed int         int32_t;
typedef short int          int16_t;

#include <cuda_bf16.h>

__device__ __forceinline__ int make_warp_uniform(int x) {
    int result;
    asm volatile("shfl.sync.idx.b32 %0, %1, 0, 0x1F, 0xFFFFFFFF;"
                 : "=r"(result) : "r"(x));
    return result;
}

#define LOOM_INF CUDART_INF_F
#define NUM_MAIN_STAGES 1
#define SMEM_X_RAW_OFF 1024
#define SMEM_X_RAW_STAGE_BYTES 14336
#define SMEM_X_RAW_STRIDE 14336
#define SMEM_C_DIRECT00_OFF 15360
#define SMEM_C_DIRECT00_STAGE_BYTES 1792
#define SMEM_C_DIRECT00_STRIDE 1792
#define SMEM_C_DIRECT01_OFF 17152
#define SMEM_C_DIRECT01_STAGE_BYTES 1792
#define SMEM_C_DIRECT01_STRIDE 1792
#define SMEM_C_DIRECT10_OFF 18944
#define SMEM_C_DIRECT10_STAGE_BYTES 1792
#define SMEM_C_DIRECT10_STRIDE 1792
#define SMEM_C_DIRECT11_OFF 20736
#define SMEM_C_DIRECT11_STAGE_BYTES 1792
#define SMEM_C_DIRECT11_STRIDE 1792
#define SMEM_SX_OFF 22528
#define SMEM_SX_STAGE_BYTES 14336
#define SMEM_SX_STRIDE 14336
#define SMEM_SS_OFF 36864
#define SMEM_SS_STAGE_BYTES 4096
#define SMEM_SS_STRIDE 4096
#define SMEM_GROUP_KEYS_OFF 40960
#define SMEM_GROUP_KEYS_STAGE_BYTES 1024
#define SMEM_GROUP_KEYS_STRIDE 1024
#define SMEM_LOCAL_KEYS_OFF 41984
#define SMEM_LOCAL_KEYS_STAGE_BYTES 512
#define SMEM_LOCAL_KEYS_STRIDE 512
#define SMEM_CLUSTER_KEYS_OFF 42496
#define SMEM_CLUSTER_KEYS_STAGE_BYTES 4096
#define SMEM_CLUSTER_KEYS_STRIDE 4096
#define SMEM_TOTAL 46592
#define THREADS 256

#include <math_constants.h>

__device__ __forceinline__ uint32_t elect_sync() {
    uint32_t pred = 0;
    asm volatile(
        "{\n\t"
        ".reg .pred %%px;\n\t"
        "elect.sync _|%%px, %1;\n\t"
        "@%%px mov.s32 %0, 1;\n\t"
        "}\n"
        : "+r"(pred)
        : "r"(0xFFFFFFFF));
    return pred;
}


__device__ __forceinline__ void mbarrier_init(int mbar_addr, int count) {
    asm volatile("mbarrier.init.shared::cta.b64 [%0], %1;"
        :: "r"(mbar_addr), "r"(count));
}


__device__ __forceinline__ uint32_t mbarrier_try_wait(int mbar_addr, int phase) {
    uint32_t token;
    asm volatile(
        "{\n\t"
        ".reg .pred P1;\n\t"
        "mbarrier.try_wait.parity.acquire.cta.shared::cta.b64"
        " P1, [%1], %2;\n\t"
        "selp.u32 %0, 1, 0, P1;\n\t"
        "}\n"
        : "=r"(token)
        : "r"(mbar_addr), "r"(phase) : "memory");
    return token;
}

__device__ __forceinline__ uint32_t mbarrier_try_wait_cluster(int mbar_addr, int phase) {
    uint32_t token;
    asm volatile(
        "{\n\t"
        ".reg .pred P1;\n\t"
        "mbarrier.try_wait.parity.acquire.cluster.shared::cta.b64"
        " P1, [%1], %2;\n\t"
        "selp.u32 %0, 1, 0, P1;\n\t"
        "}\n"
        : "=r"(token)
        : "r"(mbar_addr), "r"(phase) : "memory");
    return token;
}

__device__ __forceinline__ void mbarrier_wait(int mbar_addr, int phase) {
    uint32_t ticks = 0x989680;
    asm volatile(
        "{\n\t"
        ".reg .pred P1;\n\t"
        "LAB_WAIT:\n\t"
        "mbarrier.try_wait.parity.acquire.cta.shared::cta.b64"
        " P1, [%0], %1, %2;\n\t"
        "@P1 bra.uni DONE;\n\t"
        "bra.uni LAB_WAIT;\n\t"
        "DONE:\n\t"
        "}\n"
        :: "r"(mbar_addr), "r"(phase), "r"(ticks) : "memory");
}

__device__ __forceinline__ void mbarrier_wait_cluster(int mbar_addr, int phase) {
    uint32_t ticks = 0x989680;
    asm volatile(
        "{\n\t"
        ".reg .pred P1;\n\t"
        "LAB_WAIT_CLUSTER:\n\t"
        "mbarrier.try_wait.parity.acquire.cluster.shared::cta.b64"
        " P1, [%0], %1, %2;\n\t"
        "@P1 bra.uni DONE_CLUSTER;\n\t"
        "bra.uni LAB_WAIT_CLUSTER;\n\t"
        "DONE_CLUSTER:\n\t"
        "}\n"
        :: "r"(mbar_addr), "r"(phase), "r"(ticks) : "memory");
}

__device__ __forceinline__ void mbarrier_wait_token(int mbar_addr, int phase, uint32_t token) {
    if (token == 0) {
        mbarrier_wait(mbar_addr, phase);
    }
}

__device__ __forceinline__ void mbarrier_wait_token_cluster(int mbar_addr, int phase, uint32_t token) {
    if (token == 0) {
        mbarrier_wait_cluster(mbar_addr, phase);
    }
}


__device__ __forceinline__ void mbarrier_arrive(int mbar_addr) {
    asm volatile(
        "mbarrier.arrive.release.cta.shared::cta.b64 _, [%0];"
        :: "r"(mbar_addr) : "memory");
}


__device__ __forceinline__ void mbarrier_arrive_expect_tx(int mbar_addr, uint32_t bytes) {
    asm volatile(
        "mbarrier.arrive.expect_tx.release.cta.shared::cta.b64 _, [%0], %1;"
        :: "r"(mbar_addr), "r"(bytes) : "memory");
}


__device__ __forceinline__ uint32_t smem_addr(const void* ptr) {
    uint32_t addr;
    asm("{\n\t"
        ".reg .u64 u64addr;\n\t"
        "cvta.to.shared.u64 u64addr, %1;\n\t"
        "cvt.u32.u64 %0, u64addr;\n\t"
        "}\n" : "=r"(addr) : "l"(ptr));
    return addr;
}


__device__ __forceinline__ uint32_t mapa_to_rank(uint32_t local_addr, uint32_t rank) {
    uint32_t remote;
    asm volatile("mapa.shared::cluster.u32 %0, %1, %2;"
        : "=r"(remote) : "r"(local_addr), "r"(rank));
    return remote;
}


__device__ __forceinline__ void mbarrier_init_pred(int mbar_addr, uint32_t count, uint32_t pred) {
    asm volatile(
        "{\n\t"
        ".reg .pred p;\n\t"
        "setp.ne.b32 p, %2, 0;\n\t"
        "@p mbarrier.init.shared::cta.b64 [%0], %1;\n\t"
        "}\n" :: "r"(mbar_addr), "r"(count), "r"(pred));
}


__device__ __forceinline__ void fence_async_shared() {
    asm volatile("fence.proxy.async.shared::cta;" ::: "memory");
}


__device__ __forceinline__ void cp_async_bulk_gmem2smem(
    unsigned smem_addr, const void* gmem_ptr, unsigned bytes, int mbar_addr) {
    asm volatile(
        "cp.async.bulk.shared::cluster.global.mbarrier::complete_tx::bytes"
        " [%0], [%1], %2, [%3];"
        :: "r"(smem_addr), "l"(gmem_ptr), "r"(bytes), "r"(mbar_addr)
        : "memory");
}

extern "C" {

__global__ __launch_bounds__(256) void
kernel_flash_kmeans_assign_d112_consumer_scoped_direct_mma_view_handoff_e5e1_v1(__nv_bfloat16* __restrict__ x, __nv_bfloat16* __restrict__ centroids, float* __restrict__ c_sq, int* __restrict__ out, int B, int N, int D, int K, int num_n_tiles)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;

    extern __shared__ __align__(1024) char smem_raw[];
    int smem;
    smem = (int)(unsigned long long)__cvta_generic_to_shared(smem_raw);

    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;
    const unsigned int clusters_x = gridDim.x / 8;
    const unsigned int cluster_id = ((blockIdx.z * gridDim.y + blockIdx.y) * clusters_x) + blockIdx.x / 8;
    const unsigned int num_clusters = clusters_x * gridDim.y * gridDim.z;

    int cta_rank;
    asm volatile("mov.b32 %0, %%cluster_ctarank;" : "=r"(cta_rank));

    // Kernel setup ops
    __nv_bfloat16* x_raw = reinterpret_cast<__nv_bfloat16*>(smem_raw + 1024);
    const int x_raw_addr = smem + 1024;
    __nv_bfloat16* c_direct00 = reinterpret_cast<__nv_bfloat16*>(smem_raw + 15360);
    const int c_direct00_addr = smem + 15360;
    __nv_bfloat16* c_direct01 = reinterpret_cast<__nv_bfloat16*>(smem_raw + 17152);
    const int c_direct01_addr = smem + 17152;
    __nv_bfloat16* c_direct10 = reinterpret_cast<__nv_bfloat16*>(smem_raw + 18944);
    const int c_direct10_addr = smem + 18944;
    __nv_bfloat16* c_direct11 = reinterpret_cast<__nv_bfloat16*>(smem_raw + 20736);
    const int c_direct11_addr = smem + 20736;
    __nv_bfloat16* sx = reinterpret_cast<__nv_bfloat16*>(smem_raw + 22528);
    const int sx_addr = smem + 22528;
    float* ss = reinterpret_cast<float*>(smem_raw + 36864);
    const int ss_addr = smem + 36864;
    unsigned long long* group_keys = reinterpret_cast<unsigned long long*>(smem_raw + 40960);
    const int group_keys_addr = smem + 40960;
    unsigned long long* local_keys = reinterpret_cast<unsigned long long*>(smem_raw + 41984);
    const int local_keys_addr = smem + 41984;
    unsigned long long* cluster_keys = reinterpret_cast<unsigned long long*>(smem_raw + 42496);
    const int cluster_keys_addr = smem + 42496;

    // Mbarrier init (6 groups, 13 barriers)
    // Mbarriers at smem_raw[0..104)

    if (warp == 0) {
        uint32_t leader = elect_sync();
        // x_ready: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 0, 1, leader);
        // c_ready00: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 8, 1, leader);
        // c_ready01: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 16, 1, leader);
        // c_ready10: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 24, 1, leader);
        // c_ready11: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 32, 1, leader);
        // keys_ready: 8 barriers, init_count=8
        mbarrier_init_pred(smem + 40, 8, leader);
        mbarrier_init_pred(smem + 48, 8, leader);
        mbarrier_init_pred(smem + 56, 8, leader);
        mbarrier_init_pred(smem + 64, 8, leader);
        mbarrier_init_pred(smem + 72, 8, leader);
        mbarrier_init_pred(smem + 80, 8, leader);
        mbarrier_init_pred(smem + 88, 8, leader);
        mbarrier_init_pred(smem + 96, 8, leader);
        asm volatile("fence.mbarrier_init.release.cluster;");
    }

    __syncthreads();

    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");

    const int mbar_base = smem;
    #define x_ready_addr (mbar_base + 0)
    #define c_ready00_addr (mbar_base + 8)
    #define c_ready01_addr (mbar_base + 16)
    #define c_ready10_addr (mbar_base + 24)
    #define c_ready11_addr (mbar_base + 32)
    #define keys_ready_addr (mbar_base + 40)

    // === Task calls (dependency order) ===
    int total_tiles = B * num_n_tiles;
    unsigned int _phase_x_ready_0 = 0;
    unsigned int _phase_c_ready00_0 = 0;
    unsigned int _phase_c_ready01_0 = 0;
    unsigned int _phase_c_ready10_0 = 0;
    unsigned int _phase_c_ready11_0 = 0;
    unsigned int _phase_keys_ready_0 = 0;
    #pragma unroll 1
    for (unsigned int tile = cluster_id; tile < total_tiles; tile += num_clusters) {
        int batch = tile / (unsigned int)num_n_tiles;
        int nt = tile % (unsigned int)num_n_tiles;
        int point_base = batch * N + nt * 64;
        if (warp == 0) {
            if (elect_sync()) {
                mbarrier_arrive_expect_tx(x_ready_addr, 14336);
                cp_async_bulk_gmem2smem(x_raw_addr, reinterpret_cast<const void*>(reinterpret_cast<const uint8_t*>(x) + ((unsigned long long)(point_base * D) * (unsigned long long)2)), 14336, x_ready_addr);
            }
        }
        mbarrier_wait(x_ready_addr, _phase_x_ready_0);
        _phase_x_ready_0 ^= 1;
        asm volatile("tcgen05.fence::after_thread_sync;");
        #pragma unroll 1
        for (unsigned int i = tid; i < 7168; i += 256) {
            int row = i / 112;
            int col = i % 112;
            {
                __nv_bfloat16 _bval_3406021968 = __float2bfloat16_rn(x_raw[i]);
                uint16_t _bits_3406021968 = *(uint16_t*)&_bval_3406021968;
                uint32_t _addr_3406021968 = static_cast<uint32_t>((sx_addr + (unsigned int)(row * 224 + col * 2)));
                asm volatile("st.shared.b16 [%0], %1;" :: "r"(_addr_3406021968), "h"(_bits_3406021968) : "memory");
            }
        }
        asm volatile("barrier.sync 3, %0;" :: "r"(256));
        int warp_id_in_role = (warp - 0);
        int group = warp_id_in_role / 4;
        int local_warp = warp_id_in_role % 4;
        int local_row = lane % 16;
        int row_base = local_warp * 16;
        float best = -3.4e+38f;
        int owner_k_tiles = K / 64;
        int group_k_tiles = owner_k_tiles / 2;
        int group_tile_begin = cta_rank * owner_k_tiles + group * group_k_tiles;
        int best_idx = group_tile_begin * 8;
        int first_kbase = group_tile_begin * 8;
        if (group == 0) {
            if (warp == 0) {
                if (elect_sync()) {
                    mbarrier_arrive_expect_tx(c_ready00_addr, 1792);
                    cp_async_bulk_gmem2smem(c_direct00_addr, reinterpret_cast<const void*>(reinterpret_cast<const uint8_t*>(centroids) + ((unsigned long long)((batch * K + first_kbase) * D) * (unsigned long long)2)), 1792, c_ready00_addr);
                }
            }
        } else if (warp == 4) {
            if (elect_sync()) {
                mbarrier_arrive_expect_tx(c_ready10_addr, 1792);
                cp_async_bulk_gmem2smem(c_direct10_addr, reinterpret_cast<const void*>(reinterpret_cast<const uint8_t*>(centroids) + ((unsigned long long)((batch * K + first_kbase) * D) * (unsigned long long)2)), 1792, c_ready10_addr);
            }
        }
        #pragma unroll 1
        for (int group_kt = 0; group_kt < group_k_tiles; group_kt++) {
            int current_stage = group_kt % 2;
            int kt = group_tile_begin + group_kt;
            int kbase = kt * 8;
            bool has_next = group_k_tiles > group_kt + 1;
            if (has_next) {
                int next_stage = (group_kt + 1) % 2;
                int next_kbase = (kt + 1) * 8;
                if (group == 0) {
                    if (next_stage == 0) {
                        if (warp == 0) {
                            if (elect_sync()) {
                                mbarrier_arrive_expect_tx(c_ready00_addr, 1792);
                                cp_async_bulk_gmem2smem(c_direct00_addr, reinterpret_cast<const void*>(reinterpret_cast<const uint8_t*>(centroids) + ((unsigned long long)((batch * K + next_kbase) * D) * (unsigned long long)2)), 1792, c_ready00_addr);
                            }
                        }
                    } else if (warp == 0) {
                        if (elect_sync()) {
                            mbarrier_arrive_expect_tx(c_ready01_addr, 1792);
                            cp_async_bulk_gmem2smem(c_direct01_addr, reinterpret_cast<const void*>(reinterpret_cast<const uint8_t*>(centroids) + ((unsigned long long)((batch * K + next_kbase) * D) * (unsigned long long)2)), 1792, c_ready01_addr);
                        }
                    }
                } else if (next_stage == 0) {
                    if (warp == 4) {
                        if (elect_sync()) {
                            mbarrier_arrive_expect_tx(c_ready10_addr, 1792);
                            cp_async_bulk_gmem2smem(c_direct10_addr, reinterpret_cast<const void*>(reinterpret_cast<const uint8_t*>(centroids) + ((unsigned long long)((batch * K + next_kbase) * D) * (unsigned long long)2)), 1792, c_ready10_addr);
                        }
                    }
                } else {
                    if (warp == 4) {
                        if (elect_sync()) {
                            mbarrier_arrive_expect_tx(c_ready11_addr, 1792);
                            cp_async_bulk_gmem2smem(c_direct11_addr, reinterpret_cast<const void*>(reinterpret_cast<const uint8_t*>(centroids) + ((unsigned long long)((batch * K + next_kbase) * D) * (unsigned long long)2)), 1792, c_ready11_addr);
                        }
                    }
                }
            }
            if (group == 0) {
                if (current_stage == 0) {
                    mbarrier_wait(c_ready00_addr, _phase_c_ready00_0);
                    _phase_c_ready00_0 ^= 1;
                } else {
                    mbarrier_wait(c_ready01_addr, _phase_c_ready01_0);
                    _phase_c_ready01_0 ^= 1;
                }
            } else if (current_stage == 0) {
                mbarrier_wait(c_ready10_addr, _phase_c_ready10_0);
                _phase_c_ready10_0 ^= 1;
            } else {
                mbarrier_wait(c_ready11_addr, _phase_c_ready11_0);
                _phase_c_ready11_0 ^= 1;
            }
            asm volatile("fence.proxy.async.shared::cta;" ::: "memory");
            unsigned int a[4];
            unsigned int b[2];
            float acc[4];
            unsigned int a_addr = (sx_addr + (unsigned int)((row_base + lane % 16) * 224 + lane / 16 * 16));
            unsigned int b_addr = ((group == 0) ? ((current_stage == 0) ? (c_direct00_addr + (unsigned int)(lane % 8 * 224 + (lane / 8 & 1) * 8 * 2)) : (c_direct01_addr + (unsigned int)(lane % 8 * 224 + (lane / 8 & 1) * 8 * 2))) : ((current_stage == 0) ? (c_direct10_addr + (unsigned int)(lane % 8 * 224 + (lane / 8 & 1) * 8 * 2)) : (c_direct11_addr + (unsigned int)(lane % 8 * 224 + (lane / 8 & 1) * 8 * 2))));
            asm volatile("ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%0, %1, %2, %3}, [%4];\n"
                : "=r"(a[0]), "=r"(a[1]), "=r"(a[2]), "=r"(a[3])
                : "r"(a_addr)
                : "memory");
            asm volatile("ldmatrix.sync.aligned.m8n8.x2.shared.b16 {%0, %1}, [%2];\n"
                : "=r"(b[0]), "=r"(b[1])
                : "r"(b_addr)
                : "memory");
            asm volatile("mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 {%0, %1, %2, %3}, {%4, %5, %6, %7}, {%8, %9}, {0f00000000, 0f00000000, 0f00000000, 0f00000000};\n"
                : "=f"(acc[0]), "=f"(acc[1]), "=f"(acc[2]), "=f"(acc[3])
                : "r"(a[0]), "r"(a[1]), "r"(a[2]), "r"(a[3]), "r"(b[0]), "r"(b[1]));
            unsigned int a_addr_0 = (sx_addr + (unsigned int)((row_base + lane % 16) * 224 + (lane / 16 * 16 + 32)));
            unsigned int b_addr_1 = ((group == 0) ? ((current_stage == 0) ? (c_direct00_addr + (unsigned int)(lane % 8 * 224 + (16 + (lane / 8 & 1) * 8) * 2)) : (c_direct01_addr + (unsigned int)(lane % 8 * 224 + (16 + (lane / 8 & 1) * 8) * 2))) : ((current_stage == 0) ? (c_direct10_addr + (unsigned int)(lane % 8 * 224 + (16 + (lane / 8 & 1) * 8) * 2)) : (c_direct11_addr + (unsigned int)(lane % 8 * 224 + (16 + (lane / 8 & 1) * 8) * 2))));
            asm volatile("ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%0, %1, %2, %3}, [%4];\n"
                : "=r"(a[0]), "=r"(a[1]), "=r"(a[2]), "=r"(a[3])
                : "r"(a_addr_0)
                : "memory");
            asm volatile("ldmatrix.sync.aligned.m8n8.x2.shared.b16 {%0, %1}, [%2];\n"
                : "=r"(b[0]), "=r"(b[1])
                : "r"(b_addr_1)
                : "memory");
            asm volatile("mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 {%0, %1, %2, %3}, {%4, %5, %6, %7}, {%8, %9}, {%0, %1, %2, %3};\n"
                : "+f"(acc[0]), "+f"(acc[1]), "+f"(acc[2]), "+f"(acc[3])
                : "r"(a[0]), "r"(a[1]), "r"(a[2]), "r"(a[3]), "r"(b[0]), "r"(b[1]));
            unsigned int a_addr_2 = (sx_addr + (unsigned int)((row_base + lane % 16) * 224 + (lane / 16 * 16 + 64)));
            unsigned int b_addr_3 = ((group == 0) ? ((current_stage == 0) ? (c_direct00_addr + (unsigned int)(lane % 8 * 224 + (32 + (lane / 8 & 1) * 8) * 2)) : (c_direct01_addr + (unsigned int)(lane % 8 * 224 + (32 + (lane / 8 & 1) * 8) * 2))) : ((current_stage == 0) ? (c_direct10_addr + (unsigned int)(lane % 8 * 224 + (32 + (lane / 8 & 1) * 8) * 2)) : (c_direct11_addr + (unsigned int)(lane % 8 * 224 + (32 + (lane / 8 & 1) * 8) * 2))));
            asm volatile("ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%0, %1, %2, %3}, [%4];\n"
                : "=r"(a[0]), "=r"(a[1]), "=r"(a[2]), "=r"(a[3])
                : "r"(a_addr_2)
                : "memory");
            asm volatile("ldmatrix.sync.aligned.m8n8.x2.shared.b16 {%0, %1}, [%2];\n"
                : "=r"(b[0]), "=r"(b[1])
                : "r"(b_addr_3)
                : "memory");
            asm volatile("mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 {%0, %1, %2, %3}, {%4, %5, %6, %7}, {%8, %9}, {%0, %1, %2, %3};\n"
                : "+f"(acc[0]), "+f"(acc[1]), "+f"(acc[2]), "+f"(acc[3])
                : "r"(a[0]), "r"(a[1]), "r"(a[2]), "r"(a[3]), "r"(b[0]), "r"(b[1]));
            unsigned int a_addr_4 = (sx_addr + (unsigned int)((row_base + lane % 16) * 224 + (lane / 16 * 16 + 96)));
            unsigned int b_addr_5 = ((group == 0) ? ((current_stage == 0) ? (c_direct00_addr + (unsigned int)(lane % 8 * 224 + (48 + (lane / 8 & 1) * 8) * 2)) : (c_direct01_addr + (unsigned int)(lane % 8 * 224 + (48 + (lane / 8 & 1) * 8) * 2))) : ((current_stage == 0) ? (c_direct10_addr + (unsigned int)(lane % 8 * 224 + (48 + (lane / 8 & 1) * 8) * 2)) : (c_direct11_addr + (unsigned int)(lane % 8 * 224 + (48 + (lane / 8 & 1) * 8) * 2))));
            asm volatile("ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%0, %1, %2, %3}, [%4];\n"
                : "=r"(a[0]), "=r"(a[1]), "=r"(a[2]), "=r"(a[3])
                : "r"(a_addr_4)
                : "memory");
            asm volatile("ldmatrix.sync.aligned.m8n8.x2.shared.b16 {%0, %1}, [%2];\n"
                : "=r"(b[0]), "=r"(b[1])
                : "r"(b_addr_5)
                : "memory");
            asm volatile("mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 {%0, %1, %2, %3}, {%4, %5, %6, %7}, {%8, %9}, {%0, %1, %2, %3};\n"
                : "+f"(acc[0]), "+f"(acc[1]), "+f"(acc[2]), "+f"(acc[3])
                : "r"(a[0]), "r"(a[1]), "r"(a[2]), "r"(a[3]), "r"(b[0]), "r"(b[1]));
            unsigned int a_addr_6 = (sx_addr + (unsigned int)((row_base + lane % 16) * 224 + (lane / 16 * 16 + 128)));
            unsigned int b_addr_7 = ((group == 0) ? ((current_stage == 0) ? (c_direct00_addr + (unsigned int)(lane % 8 * 224 + (64 + (lane / 8 & 1) * 8) * 2)) : (c_direct01_addr + (unsigned int)(lane % 8 * 224 + (64 + (lane / 8 & 1) * 8) * 2))) : ((current_stage == 0) ? (c_direct10_addr + (unsigned int)(lane % 8 * 224 + (64 + (lane / 8 & 1) * 8) * 2)) : (c_direct11_addr + (unsigned int)(lane % 8 * 224 + (64 + (lane / 8 & 1) * 8) * 2))));
            asm volatile("ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%0, %1, %2, %3}, [%4];\n"
                : "=r"(a[0]), "=r"(a[1]), "=r"(a[2]), "=r"(a[3])
                : "r"(a_addr_6)
                : "memory");
            asm volatile("ldmatrix.sync.aligned.m8n8.x2.shared.b16 {%0, %1}, [%2];\n"
                : "=r"(b[0]), "=r"(b[1])
                : "r"(b_addr_7)
                : "memory");
            asm volatile("mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 {%0, %1, %2, %3}, {%4, %5, %6, %7}, {%8, %9}, {%0, %1, %2, %3};\n"
                : "+f"(acc[0]), "+f"(acc[1]), "+f"(acc[2]), "+f"(acc[3])
                : "r"(a[0]), "r"(a[1]), "r"(a[2]), "r"(a[3]), "r"(b[0]), "r"(b[1]));
            unsigned int a_addr_8 = (sx_addr + (unsigned int)((row_base + lane % 16) * 224 + (lane / 16 * 16 + 160)));
            unsigned int b_addr_9 = ((group == 0) ? ((current_stage == 0) ? (c_direct00_addr + (unsigned int)(lane % 8 * 224 + (80 + (lane / 8 & 1) * 8) * 2)) : (c_direct01_addr + (unsigned int)(lane % 8 * 224 + (80 + (lane / 8 & 1) * 8) * 2))) : ((current_stage == 0) ? (c_direct10_addr + (unsigned int)(lane % 8 * 224 + (80 + (lane / 8 & 1) * 8) * 2)) : (c_direct11_addr + (unsigned int)(lane % 8 * 224 + (80 + (lane / 8 & 1) * 8) * 2))));
            asm volatile("ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%0, %1, %2, %3}, [%4];\n"
                : "=r"(a[0]), "=r"(a[1]), "=r"(a[2]), "=r"(a[3])
                : "r"(a_addr_8)
                : "memory");
            asm volatile("ldmatrix.sync.aligned.m8n8.x2.shared.b16 {%0, %1}, [%2];\n"
                : "=r"(b[0]), "=r"(b[1])
                : "r"(b_addr_9)
                : "memory");
            asm volatile("mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 {%0, %1, %2, %3}, {%4, %5, %6, %7}, {%8, %9}, {%0, %1, %2, %3};\n"
                : "+f"(acc[0]), "+f"(acc[1]), "+f"(acc[2]), "+f"(acc[3])
                : "r"(a[0]), "r"(a[1]), "r"(a[2]), "r"(a[3]), "r"(b[0]), "r"(b[1]));
            unsigned int a_addr_10 = (sx_addr + (unsigned int)((row_base + lane % 16) * 224 + (lane / 16 * 16 + 192)));
            unsigned int b_addr_11 = ((group == 0) ? ((current_stage == 0) ? (c_direct00_addr + (unsigned int)(lane % 8 * 224 + (96 + (lane / 8 & 1) * 8) * 2)) : (c_direct01_addr + (unsigned int)(lane % 8 * 224 + (96 + (lane / 8 & 1) * 8) * 2))) : ((current_stage == 0) ? (c_direct10_addr + (unsigned int)(lane % 8 * 224 + (96 + (lane / 8 & 1) * 8) * 2)) : (c_direct11_addr + (unsigned int)(lane % 8 * 224 + (96 + (lane / 8 & 1) * 8) * 2))));
            asm volatile("ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%0, %1, %2, %3}, [%4];\n"
                : "=r"(a[0]), "=r"(a[1]), "=r"(a[2]), "=r"(a[3])
                : "r"(a_addr_10)
                : "memory");
            asm volatile("ldmatrix.sync.aligned.m8n8.x2.shared.b16 {%0, %1}, [%2];\n"
                : "=r"(b[0]), "=r"(b[1])
                : "r"(b_addr_11)
                : "memory");
            asm volatile("mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 {%0, %1, %2, %3}, {%4, %5, %6, %7}, {%8, %9}, {%0, %1, %2, %3};\n"
                : "+f"(acc[0]), "+f"(acc[1]), "+f"(acc[2]), "+f"(acc[3])
                : "r"(a[0]), "r"(a[1]), "r"(a[2]), "r"(a[3]), "r"(b[0]), "r"(b[1]));
            #pragma unroll
            for (int rp = 0; rp < 2; rp++) {
                #pragma unroll
                for (int cp = 0; cp < 2; cp++) {
                    int rr = lane / 4 + rp * 8;
                    int cc = lane % 4 * 2 + cp;
                    {
                        uint32_t _addr_3405950128 = static_cast<uint32_t>((ss_addr + (unsigned int)((group * 64 + row_base + rr) * 32 + cc * 4)));
                        asm volatile("st.shared.f32 [%0], %1;" :: "r"(_addr_3405950128), "f"(acc[rp * 2 + cp]) : "memory");
                    }
                }
            }
            __syncwarp();
            if (lane < 16) {
                #pragma unroll
                for (int kk = 0; kk < 8; kk++) {
                    float score = ss[(group * 64 + row_base + local_row) * 8 + kk] - 0.5f * c_sq[batch * K + kbase + kk];
                    if (score > best) {
                        best = score;
                        best_idx = kbase + kk;
                    }
                }
            }
            if (group == 0) {
                asm volatile("barrier.sync 1, %0;" :: "r"(128));
            } else {
                asm volatile("barrier.sync 2, %0;" :: "r"(128));
            }
        }
        if (lane < 16) {
            uint32_t _amf_u_0 = __float_as_uint(best);
            uint32_t _amf_mask_0 = -int32_t(_amf_u_0 >> 31) | 0x80000000u;
            unsigned int _amf_enc_0 = _amf_u_0 ^ _amf_mask_0;
            unsigned long long shift64 = 32;
            unsigned long long mask64 = 4294967295;
            group_keys[group * 64 + row_base + local_row] = (unsigned long long)_amf_enc_0 << shift64 | mask64 - (unsigned long long)best_idx;
        }
        asm volatile("barrier.sync 3, %0;" :: "r"(256));
        if (group == 0 && lane < 16) {
            unsigned long long first_key = group_keys[row_base + local_row];
            unsigned long long second_key = group_keys[64 + row_base + local_row];
            local_keys[row_base + local_row] = ((second_key > first_key) ? second_key : first_key);
        }
        asm volatile("barrier.sync 3, %0;" :: "r"(256));
        if (warp == 0) {
            if (elect_sync()) {
                uint32_t _mapa_0;
                asm volatile(
                    "mapa.shared::cluster.u32 %0, %1, %2;"
                    : "=r"(_mapa_0) : "r"(cluster_keys_addr + (unsigned int)(cta_rank * 512)), "r"(0));
                asm volatile("fence.proxy.async.shared::cta;" ::: "memory");
                uint32_t _mapa_1;
                asm volatile(
                    "mapa.shared::cluster.u32 %0, %1, %2;"
                    : "=r"(_mapa_1) : "r"(keys_ready_addr), "r"(0));
                asm volatile(
                    "mbarrier.arrive.expect_tx.release.cluster.shared::cluster.b64 _, [%0], %1;"
                    :: "r"(_mapa_1), "r"((uint32_t)(512)) : "memory");
                uint32_t _mapa_2;
                asm volatile(
                    "mapa.shared::cluster.u32 %0, %1, %2;"
                    : "=r"(_mapa_2) : "r"(keys_ready_addr), "r"(0));
                asm volatile(
                    "cp.async.bulk.shared::cluster.shared::cta.mbarrier::complete_tx::bytes"
                    " [%0], [%1], %2, [%3];"
                    :: "r"(_mapa_0), "r"(local_keys_addr), "r"((uint32_t)(512)), "r"(_mapa_2)
                    : "memory");
            }
        }
        if (cta_rank == 0) {
            mbarrier_wait(keys_ready_addr, _phase_keys_ready_0);
            _phase_keys_ready_0 ^= 1;
            asm volatile("tcgen05.fence::after_thread_sync;");
            int row_1 = tid / 2;
            int lane_pair = tid % 2;
            if (row_1 < 64) {
                unsigned long long best_key = 0;
                #pragma unroll
                for (int peer = lane_pair; peer < 8; peer += 2) {
                    unsigned long long key = cluster_keys[peer * 64 + row_1];
                    if (key > best_key) {
                        best_key = key;
                    }
                }
                unsigned long long _shfl_xor_0 = __shfl_xor_sync(0xFFFFFFFF, best_key, 1);
                unsigned long long peer_key = _shfl_xor_0;
                if (peer_key > best_key) {
                    best_key = peer_key;
                }
                if (lane_pair == 0) {
                    unsigned long long mask64_1 = 4294967295;
                    int idx = (int)(mask64_1 - (best_key & mask64_1));
                    *((int*)(out + (batch * N + nt * 64 + row_1))) = idx;
                }
            }
        }
    }

    // Cleanup
    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");
}

} // extern "C"

