#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00AF9CF8 .scope module, "teste" "teste" 2 70;
 .timescale 0 0;
v005AD550_0 .var "clear", 0 0;
v005AD5A8_0 .net "clk", 0 0, v005AD4F8_0; 1 drivers
v005AD600_0 .var "preset", 0 0;
RS_005B212C/0/0 .resolv tri, L_005AD708, L_005AD7B8, L_005AD868, L_005AD918;
RS_005B212C/0/4 .resolv tri, L_005AD9C8, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005B212C .resolv tri, RS_005B212C/0/0, RS_005B212C/0/4, C4<zzzzz>, C4<zzzzz>;
v005AD658_0 .net8 "saida", 4 0, RS_005B212C; 5 drivers
v005AD6B0_0 .var "t", 0 0;
S_00AF9B60 .scope module, "CLK1" "clock" 2 75, 2 10, S_00AF9CF8;
 .timescale 0 0;
v005AD4F8_0 .var "clk", 0 0;
S_00AF9C70 .scope module, "ASC1" "assdecrescente" 2 76, 2 55, S_00AF9CF8;
 .timescale 0 0;
v005AD2E8_0 .net "clear", 0 0, v005AD550_0; 1 drivers
v005AD340_0 .alias "clk", 0 0, v005AD5A8_0;
RS_005B203C/0/0 .resolv tri, v00AFECD0_0, v00AF2F98_0, v00AFC898_0, v005AD028_0;
RS_005B203C/0/4 .resolv tri, v005AD238_0, C4<z>, C4<z>, C4<z>;
RS_005B203C .resolv tri, RS_005B203C/0/0, RS_005B203C/0/4, C4<z>, C4<z>;
v005AD398_0 .net8 "nots", 0 0, RS_005B203C; 5 drivers
v005AD3F0_0 .net "preset", 0 0, v005AD600_0; 1 drivers
v005AD448_0 .alias "s", 4 0, v005AD658_0;
v005AD4A0_0 .net "t", 0 0, v005AD6B0_0; 1 drivers
L_005AD708 .part/pv v005AD1E0_0, 0, 1, 5;
L_005AD760 .part RS_005B212C, 1, 1;
L_005AD7B8 .part/pv v005ACFD0_0, 1, 1, 5;
L_005AD810 .part RS_005B212C, 2, 1;
L_005AD868 .part/pv v00AFC840_0, 2, 1, 5;
L_005AD8C0 .part RS_005B212C, 3, 1;
L_005AD918 .part/pv v00AF2F40_0, 3, 1, 5;
L_005AD970 .part RS_005B212C, 4, 1;
L_005AD9C8 .part/pv v00AFEC78_0, 4, 1, 5;
S_00AF9E08 .scope module, "Fl0" "tff" 2 58, 2 27, S_00AF9C70;
 .timescale 0 0;
v005AD0D8_0 .alias "clear", 0 0, v005AD2E8_0;
v005AD130_0 .net "clk", 0 0, L_005AD760; 1 drivers
v005AD188_0 .alias "preset", 0 0, v005AD3F0_0;
v005AD1E0_0 .var "q", 0 0;
v005AD238_0 .var "qnot", 0 0;
v005AD290_0 .alias "t", 0 0, v005AD4A0_0;
E_005B0BB8 .event posedge, v005AD130_0;
S_00AF9E90 .scope module, "Fl1" "tff" 2 59, 2 27, S_00AF9C70;
 .timescale 0 0;
v005ACEC8_0 .alias "clear", 0 0, v005AD2E8_0;
v005ACF20_0 .net "clk", 0 0, L_005AD810; 1 drivers
v005ACF78_0 .alias "preset", 0 0, v005AD3F0_0;
v005ACFD0_0 .var "q", 0 0;
v005AD028_0 .var "qnot", 0 0;
v005AD080_0 .alias "t", 0 0, v005AD4A0_0;
E_005B09B8 .event posedge, v005ACF20_0;
S_00AF9F18 .scope module, "Fl2" "tff" 2 60, 2 27, S_00AF9C70;
 .timescale 0 0;
v00AF3048_0 .alias "clear", 0 0, v005AD2E8_0;
v00AFC790_0 .net "clk", 0 0, L_005AD8C0; 1 drivers
v00AFC7E8_0 .alias "preset", 0 0, v005AD3F0_0;
v00AFC840_0 .var "q", 0 0;
v00AFC898_0 .var "qnot", 0 0;
v005ACE70_0 .alias "t", 0 0, v005AD4A0_0;
E_005B0958 .event posedge, v00AFC790_0;
S_00AF9FA0 .scope module, "Fl3" "tff" 2 61, 2 27, S_00AF9C70;
 .timescale 0 0;
v00AFD250_0 .alias "clear", 0 0, v005AD2E8_0;
v00AFD2A8_0 .net "clk", 0 0, L_005AD970; 1 drivers
v00AFD300_0 .alias "preset", 0 0, v005AD3F0_0;
v00AF2F40_0 .var "q", 0 0;
v00AF2F98_0 .var "qnot", 0 0;
v00AF2FF0_0 .alias "t", 0 0, v005AD4A0_0;
E_005B0C18 .event posedge, v00AFD2A8_0;
S_00AF9BE8 .scope module, "Fl4" "tff" 2 62, 2 27, S_00AF9C70;
 .timescale 0 0;
v00AF38E8_0 .alias "clear", 0 0, v005AD2E8_0;
v00AF3940_0 .alias "clk", 0 0, v005AD5A8_0;
v00AF3998_0 .alias "preset", 0 0, v005AD3F0_0;
v00AFEC78_0 .var "q", 0 0;
v00AFECD0_0 .var "qnot", 0 0;
v00AFED28_0 .alias "t", 0 0, v005AD4A0_0;
E_005B0DF8 .event posedge, v00AF3940_0;
    .scope S_00AF9B60;
T_0 ;
    %set/v v005AD4F8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00AF9B60;
T_1 ;
    %delay 12, 0;
    %load/v 8, v005AD4F8_0, 1;
    %inv 8, 1;
    %set/v v005AD4F8_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00AF9E08;
T_2 ;
    %wait E_005B0BB8;
    %load/v 8, v005AD0D8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD1E0_0, 0, 0;
    %load/v 8, v005AD1E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD238_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005AD188_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD1E0_0, 0, 1;
    %load/v 8, v005AD1E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD238_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005AD290_0, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v005AD1E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD1E0_0, 0, 8;
    %load/v 8, v005AD1E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD238_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00AF9E90;
T_3 ;
    %wait E_005B09B8;
    %load/v 8, v005ACEC8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACFD0_0, 0, 0;
    %load/v 8, v005ACFD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD028_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005ACF78_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACFD0_0, 0, 1;
    %load/v 8, v005ACFD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD028_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005AD080_0, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v005ACFD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005ACFD0_0, 0, 8;
    %load/v 8, v005ACFD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD028_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00AF9F18;
T_4 ;
    %wait E_005B0958;
    %load/v 8, v00AF3048_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00AFC840_0, 0, 0;
    %load/v 8, v00AFC840_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00AFC898_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v00AFC7E8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00AFC840_0, 0, 1;
    %load/v 8, v00AFC840_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00AFC898_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005ACE70_0, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v00AFC840_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00AFC840_0, 0, 8;
    %load/v 8, v00AFC840_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00AFC898_0, 0, 8;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00AF9FA0;
T_5 ;
    %wait E_005B0C18;
    %load/v 8, v00AFD250_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00AF2F40_0, 0, 0;
    %load/v 8, v00AF2F40_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00AF2F98_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v00AFD300_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00AF2F40_0, 0, 1;
    %load/v 8, v00AF2F40_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00AF2F98_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v00AF2FF0_0, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v00AF2F40_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00AF2F40_0, 0, 8;
    %load/v 8, v00AF2F40_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00AF2F98_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00AF9BE8;
T_6 ;
    %wait E_005B0DF8;
    %load/v 8, v00AF38E8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00AFEC78_0, 0, 0;
    %load/v 8, v00AFEC78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00AFECD0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v00AF3998_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00AFEC78_0, 0, 1;
    %load/v 8, v00AFEC78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00AFECD0_0, 0, 8;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v00AFED28_0, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v00AFEC78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00AFEC78_0, 0, 8;
    %load/v 8, v00AFEC78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00AFECD0_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00AF9CF8;
T_7 ;
    %delay 1, 0;
    %set/v v005AD550_0, 0, 1;
    %set/v v005AD6B0_0, 1, 1;
    %set/v v005AD600_0, 1, 1;
    %vpi_call 2 80 "$display", "T CLK SAIDA ";
    %vpi_call 2 81 "$monitor", "%1b   %5b %1b  %1b   %1b", v005AD5A8_0, v005AD658_0, v005AD6B0_0, v005AD550_0, v005AD600_0;
    %delay 24, 0;
    %set/v v005AD550_0, 1, 1;
    %set/v v005AD600_0, 0, 1;
    %delay 24, 0;
    %set/v v005AD600_0, 1, 1;
    %delay 960, 0;
    %vpi_call 2 85 "$finish";
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "C:\Users\jotar\Documents\Gustavo\PUC\Segundo Período\Arquitetura de Computadores 1\427413\Guia 09\Exercicio01.v";
