--------------------------------------------------------------------------------
-- Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: J.33
--  \   \         Application: netgen
--  /   /         Filename: zbt_ctrl_20a_16d_sim.vhd
-- /___/   /\     Timestamp: Tue Sep 18 14:27:36 2007
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -ofmt vhdl -intstyle xflow -w zbt_ctrl_20a_16d.ngc zbt_ctrl_20a_16d_sim.vhd 
-- Device	: xc4vfx100ff1152-10
-- Input file	: zbt_ctrl_20a_16d.ngc
-- Output file	: zbt_ctrl_20a_16d_sim.vhd
-- # of Entities	: 10
-- Design Name	: zbt_ctrl_20a_16d
-- Xilinx	: C:\Xilinx
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Development System Reference Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity double_sync_INST_2 is
  port (
    CLK : in STD_LOGIC := 'X'; 
    RESET : in STD_LOGIC := 'X'; 
    D : in STD_LOGIC := 'X'; 
    Q : out STD_LOGIC 
  );
end double_sync_INST_2;

architecture STRUCTURE of double_sync_INST_2 is
  signal temp : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
begin
  flop1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => D,
      Q => temp
    );
  flop2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => temp,
      Q => Q
    );
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity double_sync_INST_1 is
  port (
    CLK : in STD_LOGIC := 'X'; 
    RESET : in STD_LOGIC := 'X'; 
    D : in STD_LOGIC := 'X'; 
    Q : out STD_LOGIC 
  );
end double_sync_INST_1;

architecture STRUCTURE of double_sync_INST_1 is
  signal temp : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
begin
  flop1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => D,
      Q => temp
    );
  flop2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => temp,
      Q => Q
    );
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity double_sync is
  port (
    CLK : in STD_LOGIC := 'X'; 
    RESET : in STD_LOGIC := 'X'; 
    D : in STD_LOGIC := 'X'; 
    Q : out STD_LOGIC 
  );
end double_sync;

architecture STRUCTURE of double_sync is
  signal temp : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
begin
  flop1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => D,
      Q => temp
    );
  flop2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => temp,
      Q => Q
    );
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity sync_reset_INST_1 is
  port (
    CLK : in STD_LOGIC := 'X'; 
    SRESET : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X' 
  );
end sync_reset_INST_1;

architecture STRUCTURE of sync_reset_INST_1 is
  signal temp_1 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  temp : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => N0,
      PRE => ARESET,
      Q => temp_1
    );
  SRESET_0 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => temp_1,
      PRE => ARESET,
      Q => SRESET
    );
  XST_VCC : VCC
    port map (
      P => N01
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity sync_reset is
  port (
    CLK : in STD_LOGIC := 'X'; 
    SRESET : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X' 
  );
end sync_reset;

architecture STRUCTURE of sync_reset is
  signal temp_3 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
begin
  XST_GND : GND
    port map (
      G => N0
    );
  temp : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => N0,
      PRE => ARESET,
      Q => temp_3
    );
  SRESET_2 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => temp_3,
      PRE => ARESET,
      Q => SRESET
    );
  XST_VCC : VCC
    port map (
      P => N01
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ZBT_Ctrl_Interface is
  port (
    CLK : in STD_LOGIC := 'X'; 
    CLK_CORE : in STD_LOGIC := 'X'; 
    WR_IDLE : out STD_LOGIC; 
    RAF_EMPTY : out STD_LOGIC; 
    RD_ADD_EN : in STD_LOGIC := 'X'; 
    RD_DATA_EN : in STD_LOGIC := 'X'; 
    WRF_RD_EN : in STD_LOGIC := 'X'; 
    RAF_RD_ACK : out STD_LOGIC; 
    SELF_TEST_PASS : out STD_LOGIC; 
    CTRL_BUSY : out STD_LOGIC; 
    WR_EN : in STD_LOGIC := 'X'; 
    RDF_AFULL : out STD_LOGIC; 
    WRF_EMPTY : out STD_LOGIC; 
    RD_DVAL : out STD_LOGIC; 
    RDF_WR_EN : in STD_LOGIC := 'X'; 
    ARESET : in STD_LOGIC := 'X'; 
    RD_IDLE : out STD_LOGIC; 
    FIFO_ERR : out STD_LOGIC; 
    TEST_ERROR_FOUND : out STD_LOGIC; 
    WRF_RD_ACK : out STD_LOGIC; 
    RD_DATA_BUSY : in STD_LOGIC := 'X'; 
    RD_ADD_AFULL : out STD_LOGIC; 
    RAF_RD_EN : in STD_LOGIC := 'X'; 
    WR_AFULL : out STD_LOGIC; 
    RD_DATA : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    RAF_DOUT : out STD_LOGIC_VECTOR ( 19 downto 0 ); 
    WRF_DOUT : out STD_LOGIC_VECTOR ( 35 downto 0 ); 
    WR_ADD : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
    WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    RDF_DIN : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    RD_ADD : in STD_LOGIC_VECTOR ( 19 downto 0 ) 
  );
end ZBT_Ctrl_Interface;

architecture STRUCTURE of ZBT_Ctrl_Interface is
  component sync_reset
    port (
      CLK : in STD_LOGIC := 'X'; 
      SRESET : out STD_LOGIC; 
      ARESET : in STD_LOGIC := 'X' 
    );
  end component;
  component sync_reset_INST_1
    port (
      CLK : in STD_LOGIC := 'X'; 
      SRESET : out STD_LOGIC; 
      ARESET : in STD_LOGIC := 'X' 
    );
  end component;
  component double_sync
    port (
      CLK : in STD_LOGIC := 'X'; 
      RESET : in STD_LOGIC := 'X'; 
      D : in STD_LOGIC := 'X'; 
      Q : out STD_LOGIC 
    );
  end component;
  component double_sync_INST_1
    port (
      CLK : in STD_LOGIC := 'X'; 
      RESET : in STD_LOGIC := 'X'; 
      D : in STD_LOGIC := 'X'; 
      Q : out STD_LOGIC 
    );
  end component;
  component double_sync_INST_2
    port (
      CLK : in STD_LOGIC := 'X'; 
      RESET : in STD_LOGIC := 'X'; 
      D : in STD_LOGIC := 'X'; 
      Q : out STD_LOGIC 
    );
  end component;
  signal NlwRenamedSig_OI_RAF_EMPTY : STD_LOGIC; 
  signal NlwRenamedSig_OI_RAF_RD_ACK : STD_LOGIC; 
  signal busy_st_5 : STD_LOGIC; 
  signal NlwRenamedSig_OI_WRF_EMPTY : STD_LOGIC; 
  signal NlwRenamedSig_OI_RD_IDLE : STD_LOGIC; 
  signal NlwRenamedSig_OI_WRF_RD_ACK : STD_LOGIC; 
  signal zbt_rd_idle_cnt_and0000 : STD_LOGIC; 
  signal SIM : STD_LOGIC; 
  signal wrf_wr_err : STD_LOGIC; 
  signal zbt_rd_idle_cnt_and0001 : STD_LOGIC; 
  signal enable_read_6 : STD_LOGIC; 
  signal rd_add_check_and0000 : STD_LOGIC; 
  signal raf_full : STD_LOGIC; 
  signal enable_read_not0001 : STD_LOGIC; 
  signal wrf_empty_sync : STD_LOGIC; 
  signal wrf_wr_en_st_7 : STD_LOGIC; 
  signal raf_wr_en : STD_LOGIC; 
  signal RST : STD_LOGIC; 
  signal rdf_rd_ack : STD_LOGIC; 
  signal raf_wr_en_st_8 : STD_LOGIC; 
  signal error_found_9 : STD_LOGIC; 
  signal rdf_wr_err_sync : STD_LOGIC; 
  signal enable_read_mux0004 : STD_LOGIC; 
  signal busy_st_not0001 : STD_LOGIC; 
  signal rdf_rd_en : STD_LOGIC; 
  signal RD_ADD_st_not0001 : STD_LOGIC; 
  signal raf_empty_sync : STD_LOGIC; 
  signal wrf_full : STD_LOGIC; 
  signal SELF_TEST_PASS_not0001_10 : STD_LOGIC; 
  signal RESET_CORE : STD_LOGIC; 
  signal busy_st_mux0000_11 : STD_LOGIC; 
  signal rdf_wr_err : STD_LOGIC; 
  signal error_found_not0001 : STD_LOGIC; 
  signal wrf_wr_en : STD_LOGIC; 
  signal rdf_empty : STD_LOGIC; 
  signal raf_wr_err : STD_LOGIC; 
  signal zbt_wr_idle_cnt_or0000 : STD_LOGIC; 
  signal enable_write_12 : STD_LOGIC; 
  signal wrf_wr_en_st_or0000 : STD_LOGIC; 
  signal rdf_rd_ack_hold_and0000 : STD_LOGIC; 
  signal raf_wr_en_st_or0000 : STD_LOGIC; 
  signal WR_ADD_st_not0001 : STD_LOGIC; 
  signal enable_write_not0001 : STD_LOGIC; 
  signal rdf_full : STD_LOGIC; 
  signal rdf_rd_ack_hold_13 : STD_LOGIC; 
  signal data_golden_mux0000_15_Q : STD_LOGIC; 
  signal data_golden_mux0000_14_Q : STD_LOGIC; 
  signal data_golden_mux0000_13_Q : STD_LOGIC; 
  signal data_golden_mux0000_12_Q : STD_LOGIC; 
  signal data_golden_mux0000_11_Q : STD_LOGIC; 
  signal data_golden_mux0000_10_Q : STD_LOGIC; 
  signal data_golden_mux0000_7_Q : STD_LOGIC; 
  signal data_golden_mux0000_6_Q : STD_LOGIC; 
  signal data_golden_mux0000_5_Q : STD_LOGIC; 
  signal data_golden_mux0000_4_Q : STD_LOGIC; 
  signal data_golden_mux0000_3_Q : STD_LOGIC; 
  signal data_golden_mux0000_2_Q : STD_LOGIC; 
  signal DATA_st_mux0001_15_Q : STD_LOGIC; 
  signal DATA_st_mux0001_14_Q : STD_LOGIC; 
  signal DATA_st_mux0001_13_Q : STD_LOGIC; 
  signal DATA_st_mux0001_12_Q : STD_LOGIC; 
  signal DATA_st_mux0001_11_Q : STD_LOGIC; 
  signal DATA_st_mux0001_10_Q : STD_LOGIC; 
  signal DATA_st_mux0001_9_Q : STD_LOGIC; 
  signal DATA_st_mux0001_7_Q : STD_LOGIC; 
  signal DATA_st_mux0001_6_Q : STD_LOGIC; 
  signal DATA_st_mux0001_5_Q : STD_LOGIC; 
  signal DATA_st_mux0001_4_Q : STD_LOGIC; 
  signal DATA_st_mux0001_3_Q : STD_LOGIC; 
  signal DATA_st_mux0001_2_Q : STD_LOGIC; 
  signal DATA_st_mux0001_1_Q : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal RD_IDLEi_cmp_eq0000_inv : STD_LOGIC; 
  signal WR_IDLEi_cmp_eq0000_inv : STD_LOGIC; 
  signal RD_DATA_BUSY_inv : STD_LOGIC; 
  signal Result_0_1 : STD_LOGIC; 
  signal Result_1_1 : STD_LOGIC; 
  signal Result_2_1 : STD_LOGIC; 
  signal Result_0_2 : STD_LOGIC; 
  signal Result_1_2_FRB_14 : STD_LOGIC; 
  signal Result_2_2_FRB_15 : STD_LOGIC; 
  signal Result_3_1_FRB_16 : STD_LOGIC; 
  signal Result_4_FRB_17 : STD_LOGIC; 
  signal Result_5_FRB_18 : STD_LOGIC; 
  signal Result_6_FRB_19 : STD_LOGIC; 
  signal Result_7_FRB_20 : STD_LOGIC; 
  signal Result_8_FRB_21 : STD_LOGIC; 
  signal Result_9_FRB_22 : STD_LOGIC; 
  signal Result_10_FRB_23 : STD_LOGIC; 
  signal Result_11_FRB_24 : STD_LOGIC; 
  signal Result_12_FRB_25 : STD_LOGIC; 
  signal Result_13_FRB_26 : STD_LOGIC; 
  signal Result_14_FRB_27 : STD_LOGIC; 
  signal Result_15_FRB_28 : STD_LOGIC; 
  signal Result_16_FRB_29 : STD_LOGIC; 
  signal Result_17_FRB_30 : STD_LOGIC; 
  signal Result_18_FRB_31 : STD_LOGIC; 
  signal Result_19_FRB_32 : STD_LOGIC; 
  signal Result_20_FRB_33 : STD_LOGIC; 
  signal Result_0_3 : STD_LOGIC; 
  signal Result_1_3 : STD_LOGIC; 
  signal Result_2_3 : STD_LOGIC; 
  signal Result_3_2 : STD_LOGIC; 
  signal Result_4_1 : STD_LOGIC; 
  signal Result_5_1 : STD_LOGIC; 
  signal Result_6_1 : STD_LOGIC; 
  signal Result_7_1 : STD_LOGIC; 
  signal Result_0_4 : STD_LOGIC; 
  signal Result_1_4 : STD_LOGIC; 
  signal Result_2_4 : STD_LOGIC; 
  signal Result_3_3 : STD_LOGIC; 
  signal Result_4_2 : STD_LOGIC; 
  signal Result_5_2 : STD_LOGIC; 
  signal Result_6_2 : STD_LOGIC; 
  signal Result_7_2 : STD_LOGIC; 
  signal Result_8_1 : STD_LOGIC; 
  signal Result_9_1 : STD_LOGIC; 
  signal Result_10_1 : STD_LOGIC; 
  signal Result_11_1 : STD_LOGIC; 
  signal Result_12_1 : STD_LOGIC; 
  signal Result_13_1 : STD_LOGIC; 
  signal Result_14_1 : STD_LOGIC; 
  signal Result_15_1 : STD_LOGIC; 
  signal Result_16_1 : STD_LOGIC; 
  signal Result_17_1 : STD_LOGIC; 
  signal Result_18_1 : STD_LOGIC; 
  signal Result_19_1 : STD_LOGIC; 
  signal Result_20_1 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N13 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal N15 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N17 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N19 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N23 : STD_LOGIC; 
  signal N171 : STD_LOGIC; 
  signal enable_write_cmp_eq0000_wg_cy_4_FRB_34 : STD_LOGIC; 
  signal N151 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal enable_write_cmp_eq00001_FRB_35 : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal enable_read_mux0000 : STD_LOGIC; 
  signal N141 : STD_LOGIC; 
  signal enable_read_cmp_eq0000 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N3 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N5 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N71 : STD_LOGIC; 
  signal N81 : STD_LOGIC; 
  signal enable_read_not0001_map1 : STD_LOGIC; 
  signal enable_read_not0001_map3 : STD_LOGIC; 
  signal N127 : STD_LOGIC; 
  signal N137 : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_1_rt_36 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_2_rt_37 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_3_rt_38 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_4_rt_39 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_5_rt_40 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_6_rt_41 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_7_rt_42 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_8_rt_43 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_9_rt_44 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_10_rt_45 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_11_rt_46 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_12_rt_47 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_13_rt_48 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_14_rt_49 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_15_rt_50 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_16_rt_51 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_17_rt_52 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_18_rt_53 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_19_rt_54 : STD_LOGIC; 
  signal Mcount_rd_add_check_cy_1_rt_55 : STD_LOGIC; 
  signal Mcount_rd_add_check_cy_2_rt_56 : STD_LOGIC; 
  signal Mcount_rd_add_check_cy_3_rt_57 : STD_LOGIC; 
  signal Mcount_rd_add_check_cy_4_rt_58 : STD_LOGIC; 
  signal Mcount_rd_add_check_cy_5_rt_59 : STD_LOGIC; 
  signal Mcount_rd_add_check_cy_6_rt_60 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_1_rt_61 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_2_rt_62 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_3_rt_63 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_4_rt_64 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_5_rt_65 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_6_rt_66 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_7_rt_67 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_8_rt_68 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_9_rt_69 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_10_rt_70 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_11_rt_71 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_12_rt_72 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_13_rt_73 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_14_rt_74 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_15_rt_75 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_16_rt_76 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_17_rt_77 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_18_rt_78 : STD_LOGIC; 
  signal Mcount_rd_add0_cy_19_rt_79 : STD_LOGIC; 
  signal enable_write_cmp_eq0000_wg_cy_0_rt_80 : STD_LOGIC; 
  signal enable_read_cmp_eq0000_wg_cy_0_rt_81 : STD_LOGIC; 
  signal Mcount_wr_add0_xor_20_rt_82 : STD_LOGIC; 
  signal Mcount_rd_add_check_xor_7_rt_83 : STD_LOGIC; 
  signal Mcount_rd_add0_xor_20_rt_84 : STD_LOGIC; 
  signal N160 : STD_LOGIC; 
  signal N162 : STD_LOGIC; 
  signal N164 : STD_LOGIC; 
  signal Mcount_wr_add0_cy_0_FRB_85 : STD_LOGIC; 
  signal N167 : STD_LOGIC; 
  signal N168 : STD_LOGIC; 
  signal N169 : STD_LOGIC; 
  signal N170 : STD_LOGIC; 
  signal N1711 : STD_LOGIC; 
  signal N172 : STD_LOGIC; 
  signal N173 : STD_LOGIC; 
  signal N174 : STD_LOGIC; 
  signal N175 : STD_LOGIC; 
  signal N176 : STD_LOGIC; 
  signal N177 : STD_LOGIC; 
  signal N178 : STD_LOGIC; 
  signal N179 : STD_LOGIC; 
  signal N180 : STD_LOGIC; 
  signal N181 : STD_LOGIC; 
  signal N182 : STD_LOGIC; 
  signal N183 : STD_LOGIC; 
  signal N184 : STD_LOGIC; 
  signal N185 : STD_LOGIC; 
  signal N186 : STD_LOGIC; 
  signal N187 : STD_LOGIC; 
  signal N189 : STD_LOGIC; 
  signal N190 : STD_LOGIC; 
  signal sync_RST_CLK_SRESET_1_86 : STD_LOGIC; 
  signal sync_RST_CLK_SRESET_2_87 : STD_LOGIC; 
  signal sync_RST_CLK_SRESET_3_88 : STD_LOGIC; 
  signal RD_ADD_st_not00011_1_89 : STD_LOGIC; 
  signal N191 : STD_LOGIC; 
  signal NlwRenamedSig_OI_CTRL_BUSY : STD_LOGIC; 
  signal N192 : STD_LOGIC; 
  signal busy_st_2_90 : STD_LOGIC; 
  signal enable_read_not000141_1_91 : STD_LOGIC; 
  signal enable_read_not000141_2_92 : STD_LOGIC; 
  signal enable_read_not000141_3_93 : STD_LOGIC; 
  signal N193 : STD_LOGIC; 
  signal N194 : STD_LOGIC; 
  signal N195 : STD_LOGIC; 
  signal N196 : STD_LOGIC; 
  signal N197 : STD_LOGIC; 
  signal N198 : STD_LOGIC; 
  signal N199 : STD_LOGIC; 
  signal N200 : STD_LOGIC; 
  signal raf_BU2_N2 : STD_LOGIC; 
  signal raf_BU2_almost_empty : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_N290 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_N288 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map45 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map34 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map22 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map4 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map45 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map34 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map22 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map4 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff6 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_ram_regout_en : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_memblk_tmp_ram_rd_en : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00002 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00004 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_user_empty_or0000 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_97 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not0001 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_read_data_valid_i_or0000 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0001 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0000 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0002 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0001 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0000 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0001 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0000 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0002 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0001 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0000 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_olblk_gof_ovrflwl_OVERFLOW_and0000 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_reg_98 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_reg_100 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_N1 : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_DEBUG_RAM_EMPTY : STD_LOGIC; 
  signal raf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_N2 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_almost_empty : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_102 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_N287 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_N285 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map45 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map34 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map22 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map4 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map45 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map34 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map22 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map4 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff6 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_tmp_ram_rd_en : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00002 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00004 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0001 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0000 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0002 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0001 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0000 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0001 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0000 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0002 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0001 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0000 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_olblk_gof_ovrflwl_OVERFLOW_and0000 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_reg_103 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_reg_105 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_N1 : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN : STD_LOGIC; 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_N2 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_almost_empty : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_N290 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_N288 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map45 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map34 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map22 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map4 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map45 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map34 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map22 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map4 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff6 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_tmp_ram_rd_en : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00002 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00004 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_user_empty_or0000 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_110 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not0001 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_read_data_valid_i_or0000 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0001 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0000 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0002 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0001 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0000 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0001 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0000 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0002 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0001 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0000 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_olblk_gof_ovrflwl_OVERFLOW_and0000 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_reg_111 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_reg_113 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_N1 : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_EMPTY : STD_LOGIC; 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN : STD_LOGIC; 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPB_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPB_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_0_UNCONNECTED : STD_LOGIC;
 
  signal NlwRenamedSig_OI_rdf_dout : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal wrf_din : STD_LOGIC_VECTOR ( 35 downto 0 ); 
  signal wr_add0 : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal RD_ADD_st : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal raf_din : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal rd_add0 : STD_LOGIC_VECTOR ( 20 downto 0 ); 
  signal WR_ADD_st : STD_LOGIC_VECTOR ( 19 downto 1 ); 
  signal DATA_st : STD_LOGIC_VECTOR ( 15 downto 1 ); 
  signal rd_add_check : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal wrf_data_count : STD_LOGIC_VECTOR ( 3 downto 2 ); 
  signal rdf_wr_count : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_data_count : STD_LOGIC_VECTOR ( 3 downto 2 ); 
  signal Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Mcompar_error_found_cmp_ne0000_cy : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Mcompar_error_found_cmp_eq0000_cy : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal zbt_wr_idle_cnt : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal zbt_rd_idle_cnt : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Mcount_wr_add0_cy : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal Mcount_rd_add_check_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal Mcount_rd_add0_cy : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal enable_write_cmp_eq0000_wg_cy : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal enable_read_cmp_eq0000_wg_cy : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal raf_BU2_prog_empty_thresh : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_prog_empty_thresh_negate : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_prog_full_thresh : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_prog_full_thresh_assert : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_prog_full_thresh_negate : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_prog_empty_thresh_assert : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_wr_data_count : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal raf_BU2_data_count : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_cy : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_tmp_pntr_w_diff : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add0000_cy : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal raf_BU2_U0_gen_as_fgas_debug_wr_pntr_r : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_prog_empty_thresh : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_prog_empty_thresh_negate : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_prog_full_thresh : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_prog_full_thresh_assert : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_prog_full_thresh_negate : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_prog_empty_thresh_assert : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_data_count : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_cy : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_tmp_pntr_w_diff : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add0000_cy : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_r : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_prog_empty_thresh : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_prog_empty_thresh_negate : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_prog_full_thresh : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_prog_full_thresh_assert : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_prog_full_thresh_negate : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_prog_empty_thresh_assert : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_wr_data_count : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_data_count : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_cy : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i : STD_LOGIC_VECTOR ( 35 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_tmp_pntr_w_diff : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add0000_cy : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_r : STD_LOGIC_VECTOR ( 3 downto 0 ); 
begin
  RAF_EMPTY <= NlwRenamedSig_OI_RAF_EMPTY;
  RAF_RD_ACK <= NlwRenamedSig_OI_RAF_RD_ACK;
  CTRL_BUSY <= NlwRenamedSig_OI_CTRL_BUSY;
  WRF_EMPTY <= NlwRenamedSig_OI_WRF_EMPTY;
  RD_IDLE <= NlwRenamedSig_OI_RD_IDLE;
  WRF_RD_ACK <= NlwRenamedSig_OI_WRF_RD_ACK;
  RD_DATA(15) <= NlwRenamedSig_OI_rdf_dout(15);
  RD_DATA(14) <= NlwRenamedSig_OI_rdf_dout(14);
  RD_DATA(13) <= NlwRenamedSig_OI_rdf_dout(13);
  RD_DATA(12) <= NlwRenamedSig_OI_rdf_dout(12);
  RD_DATA(11) <= NlwRenamedSig_OI_rdf_dout(11);
  RD_DATA(10) <= NlwRenamedSig_OI_rdf_dout(10);
  RD_DATA(9) <= NlwRenamedSig_OI_rdf_dout(9);
  RD_DATA(8) <= NlwRenamedSig_OI_rdf_dout(8);
  RD_DATA(7) <= NlwRenamedSig_OI_rdf_dout(7);
  RD_DATA(6) <= NlwRenamedSig_OI_rdf_dout(6);
  RD_DATA(5) <= NlwRenamedSig_OI_rdf_dout(5);
  RD_DATA(4) <= NlwRenamedSig_OI_rdf_dout(4);
  RD_DATA(3) <= NlwRenamedSig_OI_rdf_dout(3);
  RD_DATA(2) <= NlwRenamedSig_OI_rdf_dout(2);
  RD_DATA(1) <= NlwRenamedSig_OI_rdf_dout(1);
  RD_DATA(0) <= NlwRenamedSig_OI_rdf_dout(0);
  XST_GND : GND
    port map (
      G => SIM
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  RD_IDLEi : FDR
    port map (
      C => CLK,
      D => N1,
      R => RD_IDLEi_cmp_eq0000_inv,
      Q => NlwRenamedSig_OI_RD_IDLE
    );
  WR_IDLEi : FDR
    port map (
      C => CLK,
      D => N1,
      R => WR_IDLEi_cmp_eq0000_inv,
      Q => WR_IDLE
    );
  DATA_st_1 : FDE
    port map (
      C => CLK,
      CE => WR_ADD_st_not0001,
      D => DATA_st_mux0001_1_Q,
      Q => DATA_st(1)
    );
  DATA_st_2 : FDE
    port map (
      C => CLK,
      CE => WR_ADD_st_not0001,
      D => DATA_st_mux0001_2_Q,
      Q => DATA_st(2)
    );
  DATA_st_3 : FDE
    port map (
      C => CLK,
      CE => WR_ADD_st_not0001,
      D => DATA_st_mux0001_3_Q,
      Q => DATA_st(3)
    );
  DATA_st_4 : FDE
    port map (
      C => CLK,
      CE => WR_ADD_st_not0001,
      D => DATA_st_mux0001_4_Q,
      Q => DATA_st(4)
    );
  DATA_st_5 : FDE
    port map (
      C => CLK,
      CE => WR_ADD_st_not0001,
      D => DATA_st_mux0001_5_Q,
      Q => DATA_st(5)
    );
  DATA_st_6 : FDE
    port map (
      C => CLK,
      CE => WR_ADD_st_not0001,
      D => DATA_st_mux0001_6_Q,
      Q => DATA_st(6)
    );
  DATA_st_7 : FDE
    port map (
      C => CLK,
      CE => WR_ADD_st_not0001,
      D => DATA_st_mux0001_7_Q,
      Q => DATA_st(7)
    );
  DATA_st_8 : FDE
    port map (
      C => CLK,
      CE => WR_ADD_st_not0001,
      D => wr_add0(0),
      Q => DATA_st(8)
    );
  DATA_st_9 : FDE
    port map (
      C => CLK,
      CE => WR_ADD_st_not0001,
      D => DATA_st_mux0001_9_Q,
      Q => DATA_st(9)
    );
  DATA_st_10 : FDE
    port map (
      C => CLK,
      CE => WR_ADD_st_not0001,
      D => DATA_st_mux0001_10_Q,
      Q => DATA_st(10)
    );
  DATA_st_11 : FDE
    port map (
      C => CLK,
      CE => WR_ADD_st_not0001,
      D => DATA_st_mux0001_11_Q,
      Q => DATA_st(11)
    );
  DATA_st_12 : FDE
    port map (
      C => CLK,
      CE => WR_ADD_st_not0001,
      D => DATA_st_mux0001_12_Q,
      Q => DATA_st(12)
    );
  DATA_st_13 : FDE
    port map (
      C => CLK,
      CE => WR_ADD_st_not0001,
      D => DATA_st_mux0001_13_Q,
      Q => DATA_st(13)
    );
  DATA_st_14 : FDE
    port map (
      C => CLK,
      CE => WR_ADD_st_not0001,
      D => DATA_st_mux0001_14_Q,
      Q => DATA_st(14)
    );
  DATA_st_15 : FDE
    port map (
      C => CLK,
      CE => WR_ADD_st_not0001,
      D => DATA_st_mux0001_15_Q,
      Q => DATA_st(15)
    );
  wrf_wr_en_st : FDR
    port map (
      C => CLK,
      D => N1,
      R => wrf_wr_en_st_or0000,
      Q => wrf_wr_en_st_7
    );
  raf_wr_en_st : FDR
    port map (
      C => CLK,
      D => N1,
      R => raf_wr_en_st_or0000,
      Q => raf_wr_en_st_8
    );
  busy_st : FDSE
    port map (
      C => CLK,
      CE => busy_st_not0001,
      D => busy_st_mux0000_11,
      S => RST,
      Q => busy_st_5
    );
  enable_read : FDRE
    port map (
      C => CLK,
      CE => enable_read_not0001,
      D => enable_read_mux0004,
      R => RST,
      Q => enable_read_6
    );
  SELF_TEST_PASS_4 : FDRE
    port map (
      C => CLK,
      CE => SELF_TEST_PASS_not0001_10,
      D => N1,
      R => sync_RST_CLK_SRESET_1_86,
      Q => SELF_TEST_PASS
    );
  enable_write : FDSE
    port map (
      C => CLK,
      CE => enable_write_not0001,
      D => SIM,
      S => RST,
      Q => enable_write_12
    );
  error_found : FDRE
    port map (
      C => CLK,
      CE => error_found_not0001,
      D => N1,
      R => RST,
      Q => error_found_9
    );
  rdf_rd_ack_hold : FDRSE
    port map (
      C => CLK,
      CE => RD_DATA_BUSY_inv,
      D => SIM,
      R => sync_RST_CLK_SRESET_2_87,
      S => rdf_rd_ack_hold_and0000,
      Q => rdf_rd_ack_hold_13
    );
  RD_ADD_st_0 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(0),
      Q => RD_ADD_st(0)
    );
  RD_ADD_st_1 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(1),
      Q => RD_ADD_st(1)
    );
  RD_ADD_st_2 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(2),
      Q => RD_ADD_st(2)
    );
  RD_ADD_st_3 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(3),
      Q => RD_ADD_st(3)
    );
  RD_ADD_st_4 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(4),
      Q => RD_ADD_st(4)
    );
  RD_ADD_st_5 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(5),
      Q => RD_ADD_st(5)
    );
  RD_ADD_st_6 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(6),
      Q => RD_ADD_st(6)
    );
  RD_ADD_st_7 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(7),
      Q => RD_ADD_st(7)
    );
  RD_ADD_st_8 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(8),
      Q => RD_ADD_st(8)
    );
  RD_ADD_st_9 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(9),
      Q => RD_ADD_st(9)
    );
  RD_ADD_st_10 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(10),
      Q => RD_ADD_st(10)
    );
  RD_ADD_st_11 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(11),
      Q => RD_ADD_st(11)
    );
  RD_ADD_st_12 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(12),
      Q => RD_ADD_st(12)
    );
  RD_ADD_st_13 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(13),
      Q => RD_ADD_st(13)
    );
  RD_ADD_st_14 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(14),
      Q => RD_ADD_st(14)
    );
  RD_ADD_st_15 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(15),
      Q => RD_ADD_st(15)
    );
  RD_ADD_st_16 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(16),
      Q => RD_ADD_st(16)
    );
  RD_ADD_st_17 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(17),
      Q => RD_ADD_st(17)
    );
  RD_ADD_st_18 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(18),
      Q => RD_ADD_st(18)
    );
  RD_ADD_st_19 : FDE
    port map (
      C => CLK,
      CE => RD_ADD_st_not00011_1_89,
      D => rd_add0(19),
      Q => RD_ADD_st(19)
    );
  WR_ADD_st_1 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(1),
      Q => WR_ADD_st(1)
    );
  WR_ADD_st_2 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(2),
      Q => WR_ADD_st(2)
    );
  WR_ADD_st_3 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(3),
      Q => WR_ADD_st(3)
    );
  WR_ADD_st_4 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(4),
      Q => WR_ADD_st(4)
    );
  WR_ADD_st_5 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(5),
      Q => WR_ADD_st(5)
    );
  WR_ADD_st_6 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(6),
      Q => WR_ADD_st(6)
    );
  WR_ADD_st_7 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(7),
      Q => WR_ADD_st(7)
    );
  WR_ADD_st_8 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(8),
      Q => WR_ADD_st(8)
    );
  WR_ADD_st_9 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(9),
      Q => WR_ADD_st(9)
    );
  WR_ADD_st_10 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(10),
      Q => WR_ADD_st(10)
    );
  WR_ADD_st_11 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(11),
      Q => WR_ADD_st(11)
    );
  WR_ADD_st_12 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(12),
      Q => WR_ADD_st(12)
    );
  WR_ADD_st_13 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(13),
      Q => WR_ADD_st(13)
    );
  WR_ADD_st_14 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(14),
      Q => WR_ADD_st(14)
    );
  WR_ADD_st_15 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(15),
      Q => WR_ADD_st(15)
    );
  WR_ADD_st_16 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(16),
      Q => WR_ADD_st(16)
    );
  WR_ADD_st_17 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(17),
      Q => WR_ADD_st(17)
    );
  WR_ADD_st_18 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(18),
      Q => WR_ADD_st(18)
    );
  WR_ADD_st_19 : FDE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => wr_add0(19),
      Q => WR_ADD_st(19)
    );
  zbt_wr_idle_cnt_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => WR_IDLEi_cmp_eq0000_inv,
      D => Result(0),
      R => zbt_wr_idle_cnt_or0000,
      Q => zbt_wr_idle_cnt(0)
    );
  zbt_wr_idle_cnt_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => WR_IDLEi_cmp_eq0000_inv,
      D => Result(1),
      R => zbt_wr_idle_cnt_or0000,
      Q => zbt_wr_idle_cnt(1)
    );
  zbt_wr_idle_cnt_2 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => WR_IDLEi_cmp_eq0000_inv,
      D => Result(2),
      R => zbt_wr_idle_cnt_or0000,
      Q => zbt_wr_idle_cnt(2)
    );
  zbt_rd_idle_cnt_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => zbt_rd_idle_cnt_and0001,
      D => Result_0_1,
      R => zbt_rd_idle_cnt_and0000,
      Q => zbt_rd_idle_cnt(0)
    );
  zbt_rd_idle_cnt_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => zbt_rd_idle_cnt_and0001,
      D => Result_1_1,
      R => zbt_rd_idle_cnt_and0000,
      Q => zbt_rd_idle_cnt(1)
    );
  zbt_rd_idle_cnt_2 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => zbt_rd_idle_cnt_and0001,
      D => Result_2_1,
      R => zbt_rd_idle_cnt_and0000,
      Q => zbt_rd_idle_cnt(2)
    );
  zbt_rd_idle_cnt_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => zbt_rd_idle_cnt_and0001,
      D => Result(3),
      R => zbt_rd_idle_cnt_and0000,
      Q => zbt_rd_idle_cnt(3)
    );
  rd_add_check_0 : FDRE
    port map (
      C => CLK,
      CE => rd_add_check_and0000,
      D => Result_0_3,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add_check(0)
    );
  rd_add_check_1 : FDRE
    port map (
      C => CLK,
      CE => rd_add_check_and0000,
      D => Result_1_3,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add_check(1)
    );
  rd_add_check_2 : FDRE
    port map (
      C => CLK,
      CE => rd_add_check_and0000,
      D => Result_2_3,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add_check(2)
    );
  rd_add_check_3 : FDRE
    port map (
      C => CLK,
      CE => rd_add_check_and0000,
      D => Result_3_2,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add_check(3)
    );
  rd_add_check_4 : FDRE
    port map (
      C => CLK,
      CE => rd_add_check_and0000,
      D => Result_4_1,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add_check(4)
    );
  rd_add_check_5 : FDRE
    port map (
      C => CLK,
      CE => rd_add_check_and0000,
      D => Result_5_1,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add_check(5)
    );
  rd_add_check_6 : FDRE
    port map (
      C => CLK,
      CE => rd_add_check_and0000,
      D => Result_6_1,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add_check(6)
    );
  rd_add_check_7 : FDRE
    port map (
      C => CLK,
      CE => rd_add_check_and0000,
      D => Result_7_1,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add_check(7)
    );
  wr_add0_0 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Mcount_wr_add0_cy_0_FRB_85,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(0)
    );
  wr_add0_1 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_1_2_FRB_14,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(1)
    );
  wr_add0_2 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_2_2_FRB_15,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(2)
    );
  wr_add0_3 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_3_1_FRB_16,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(3)
    );
  wr_add0_4 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_4_FRB_17,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(4)
    );
  wr_add0_5 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_5_FRB_18,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(5)
    );
  wr_add0_6 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_6_FRB_19,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(6)
    );
  wr_add0_7 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_7_FRB_20,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(7)
    );
  wr_add0_8 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_8_FRB_21,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(8)
    );
  wr_add0_9 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_1_91,
      D => Result_9_FRB_22,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(9)
    );
  wr_add0_10 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_10_FRB_23,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(10)
    );
  wr_add0_11 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_11_FRB_24,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(11)
    );
  wr_add0_12 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_12_FRB_25,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(12)
    );
  wr_add0_13 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_13_FRB_26,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(13)
    );
  wr_add0_14 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_14_FRB_27,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(14)
    );
  wr_add0_15 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_15_FRB_28,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(15)
    );
  wr_add0_16 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_16_FRB_29,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(16)
    );
  wr_add0_17 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_17_FRB_30,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(17)
    );
  wr_add0_18 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_18_FRB_31,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(18)
    );
  wr_add0_19 : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => Result_19_FRB_32,
      R => sync_RST_CLK_SRESET_1_86,
      Q => wr_add0(19)
    );
  rd_add0_0 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_0_4,
      R => RST,
      Q => rd_add0(0)
    );
  rd_add0_1 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_1_4,
      R => RST,
      Q => rd_add0(1)
    );
  rd_add0_2 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_2_4,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add0(2)
    );
  rd_add0_3 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_3_3,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add0(3)
    );
  rd_add0_4 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_4_2,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add0(4)
    );
  rd_add0_5 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_5_2,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add0(5)
    );
  rd_add0_6 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_6_2,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add0(6)
    );
  rd_add0_7 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_7_2,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add0(7)
    );
  rd_add0_8 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_8_1,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add0(8)
    );
  rd_add0_9 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_9_1,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add0(9)
    );
  rd_add0_10 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_10_1,
      R => RST,
      Q => rd_add0(10)
    );
  rd_add0_11 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_11_1,
      R => RST,
      Q => rd_add0(11)
    );
  rd_add0_12 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_12_1,
      R => RST,
      Q => rd_add0(12)
    );
  rd_add0_13 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_13_1,
      R => RST,
      Q => rd_add0(13)
    );
  rd_add0_14 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_14_1,
      R => RST,
      Q => rd_add0(14)
    );
  rd_add0_15 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_15_1,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add0(15)
    );
  rd_add0_16 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_16_1,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add0(16)
    );
  rd_add0_17 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_17_1,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add0(17)
    );
  rd_add0_18 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_18_1,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add0(18)
    );
  rd_add0_19 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_19_1,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add0(19)
    );
  rd_add0_20 : FDRE
    port map (
      C => CLK,
      CE => RD_ADD_st_not0001,
      D => Result_20_1,
      R => sync_RST_CLK_SRESET_3_88,
      Q => rd_add0(20)
    );
  Mcompar_error_found_cmp_ne0000_cy_0_Q : MUXCY
    port map (
      CI => SIM,
      DI => N1,
      S => N8,
      O => Mcompar_error_found_cmp_ne0000_cy(0)
    );
  Mcompar_error_found_cmp_ne0000_lut_1_Q : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => data_golden_mux0000_3_Q,
      I1 => data_golden_mux0000_2_Q,
      I2 => NlwRenamedSig_OI_rdf_dout(3),
      I3 => NlwRenamedSig_OI_rdf_dout(2),
      O => N9
    );
  Mcompar_error_found_cmp_ne0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_error_found_cmp_ne0000_cy(0),
      DI => N1,
      S => N9,
      O => Mcompar_error_found_cmp_ne0000_cy(1)
    );
  Mcompar_error_found_cmp_ne0000_lut_2_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_rdf_dout(4),
      I1 => data_golden_mux0000_4_Q,
      I2 => NlwRenamedSig_OI_rdf_dout(5),
      I3 => data_golden_mux0000_5_Q,
      O => N10
    );
  Mcompar_error_found_cmp_ne0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_error_found_cmp_ne0000_cy(1),
      DI => N1,
      S => N10,
      O => Mcompar_error_found_cmp_ne0000_cy(2)
    );
  Mcompar_error_found_cmp_ne0000_lut_3_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_rdf_dout(6),
      I1 => data_golden_mux0000_6_Q,
      I2 => NlwRenamedSig_OI_rdf_dout(7),
      I3 => data_golden_mux0000_7_Q,
      O => N11
    );
  Mcompar_error_found_cmp_ne0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_error_found_cmp_ne0000_cy(2),
      DI => N1,
      S => N11,
      O => Mcompar_error_found_cmp_ne0000_cy(3)
    );
  Mcompar_error_found_cmp_ne0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_error_found_cmp_ne0000_cy(3),
      DI => N1,
      S => N12,
      O => Mcompar_error_found_cmp_ne0000_cy(4)
    );
  Mcompar_error_found_cmp_ne0000_lut_5_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_rdf_dout(10),
      I1 => data_golden_mux0000_10_Q,
      I2 => NlwRenamedSig_OI_rdf_dout(11),
      I3 => data_golden_mux0000_11_Q,
      O => N13
    );
  Mcompar_error_found_cmp_ne0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_error_found_cmp_ne0000_cy(4),
      DI => N1,
      S => N13,
      O => Mcompar_error_found_cmp_ne0000_cy(5)
    );
  Mcompar_error_found_cmp_ne0000_lut_6_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_rdf_dout(12),
      I1 => data_golden_mux0000_12_Q,
      I2 => NlwRenamedSig_OI_rdf_dout(13),
      I3 => data_golden_mux0000_13_Q,
      O => N14
    );
  Mcompar_error_found_cmp_ne0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_error_found_cmp_ne0000_cy(5),
      DI => N1,
      S => N14,
      O => Mcompar_error_found_cmp_ne0000_cy(6)
    );
  Mcompar_error_found_cmp_ne0000_lut_7_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_rdf_dout(14),
      I1 => data_golden_mux0000_14_Q,
      I2 => NlwRenamedSig_OI_rdf_dout(15),
      I3 => data_golden_mux0000_15_Q,
      O => N15
    );
  Mcompar_error_found_cmp_ne0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_error_found_cmp_ne0000_cy(6),
      DI => N1,
      S => N15,
      O => Mcompar_error_found_cmp_ne0000_cy(7)
    );
  Mcompar_error_found_cmp_eq0000_cy_0_Q : MUXCY
    port map (
      CI => N1,
      DI => SIM,
      S => N16,
      O => Mcompar_error_found_cmp_eq0000_cy(0)
    );
  Mcompar_error_found_cmp_eq0000_lut_1_Q : LUT4
    generic map(
      INIT => X"8421"
    )
    port map (
      I0 => data_golden_mux0000_3_Q,
      I1 => data_golden_mux0000_2_Q,
      I2 => NlwRenamedSig_OI_rdf_dout(3),
      I3 => NlwRenamedSig_OI_rdf_dout(2),
      O => N17
    );
  Mcompar_error_found_cmp_eq0000_cy_1_Q : MUXCY
    port map (
      CI => Mcompar_error_found_cmp_eq0000_cy(0),
      DI => SIM,
      S => N17,
      O => Mcompar_error_found_cmp_eq0000_cy(1)
    );
  Mcompar_error_found_cmp_eq0000_lut_2_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_rdf_dout(4),
      I1 => data_golden_mux0000_4_Q,
      I2 => NlwRenamedSig_OI_rdf_dout(5),
      I3 => data_golden_mux0000_5_Q,
      O => N18
    );
  Mcompar_error_found_cmp_eq0000_cy_2_Q : MUXCY
    port map (
      CI => Mcompar_error_found_cmp_eq0000_cy(1),
      DI => SIM,
      S => N18,
      O => Mcompar_error_found_cmp_eq0000_cy(2)
    );
  Mcompar_error_found_cmp_eq0000_lut_3_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_rdf_dout(6),
      I1 => data_golden_mux0000_6_Q,
      I2 => NlwRenamedSig_OI_rdf_dout(7),
      I3 => data_golden_mux0000_7_Q,
      O => N19
    );
  Mcompar_error_found_cmp_eq0000_cy_3_Q : MUXCY
    port map (
      CI => Mcompar_error_found_cmp_eq0000_cy(2),
      DI => SIM,
      S => N19,
      O => Mcompar_error_found_cmp_eq0000_cy(3)
    );
  Mcompar_error_found_cmp_eq0000_cy_4_Q : MUXCY
    port map (
      CI => Mcompar_error_found_cmp_eq0000_cy(3),
      DI => SIM,
      S => N20,
      O => Mcompar_error_found_cmp_eq0000_cy(4)
    );
  Mcompar_error_found_cmp_eq0000_lut_5_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_rdf_dout(10),
      I1 => data_golden_mux0000_10_Q,
      I2 => NlwRenamedSig_OI_rdf_dout(11),
      I3 => data_golden_mux0000_11_Q,
      O => N21
    );
  Mcompar_error_found_cmp_eq0000_cy_5_Q : MUXCY
    port map (
      CI => Mcompar_error_found_cmp_eq0000_cy(4),
      DI => SIM,
      S => N21,
      O => Mcompar_error_found_cmp_eq0000_cy(5)
    );
  Mcompar_error_found_cmp_eq0000_lut_6_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_rdf_dout(12),
      I1 => data_golden_mux0000_12_Q,
      I2 => NlwRenamedSig_OI_rdf_dout(13),
      I3 => data_golden_mux0000_13_Q,
      O => N22
    );
  Mcompar_error_found_cmp_eq0000_cy_6_Q : MUXCY
    port map (
      CI => Mcompar_error_found_cmp_eq0000_cy(5),
      DI => SIM,
      S => N22,
      O => Mcompar_error_found_cmp_eq0000_cy(6)
    );
  Mcompar_error_found_cmp_eq0000_lut_7_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => NlwRenamedSig_OI_rdf_dout(14),
      I1 => data_golden_mux0000_14_Q,
      I2 => NlwRenamedSig_OI_rdf_dout(15),
      I3 => data_golden_mux0000_15_Q,
      O => N23
    );
  Mcompar_error_found_cmp_eq0000_cy_7_Q : MUXCY
    port map (
      CI => Mcompar_error_found_cmp_eq0000_cy(6),
      DI => SIM,
      S => N23,
      O => Mcompar_error_found_cmp_eq0000_cy(7)
    );
  Mcount_wr_add0_cy_0_Q : MUXCY
    port map (
      CI => SIM,
      DI => N1,
      S => Result_0_2,
      O => Mcount_wr_add0_cy(0)
    );
  Mcount_wr_add0_cy_1_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(0),
      DI => SIM,
      S => Mcount_wr_add0_cy_1_rt_36,
      O => Mcount_wr_add0_cy(1)
    );
  Mcount_wr_add0_xor_1_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(0),
      LI => Mcount_wr_add0_cy_1_rt_36,
      O => N167
    );
  Mcount_wr_add0_cy_2_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(1),
      DI => SIM,
      S => Mcount_wr_add0_cy_2_rt_37,
      O => Mcount_wr_add0_cy(2)
    );
  Mcount_wr_add0_xor_2_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(1),
      LI => Mcount_wr_add0_cy_2_rt_37,
      O => N168
    );
  Mcount_wr_add0_cy_3_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(2),
      DI => SIM,
      S => Mcount_wr_add0_cy_3_rt_38,
      O => Mcount_wr_add0_cy(3)
    );
  Mcount_wr_add0_xor_3_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(2),
      LI => Mcount_wr_add0_cy_3_rt_38,
      O => N169
    );
  Mcount_wr_add0_cy_4_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(3),
      DI => SIM,
      S => Mcount_wr_add0_cy_4_rt_39,
      O => Mcount_wr_add0_cy(4)
    );
  Mcount_wr_add0_xor_4_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(3),
      LI => Mcount_wr_add0_cy_4_rt_39,
      O => N170
    );
  Mcount_wr_add0_cy_5_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(4),
      DI => SIM,
      S => Mcount_wr_add0_cy_5_rt_40,
      O => Mcount_wr_add0_cy(5)
    );
  Mcount_wr_add0_xor_5_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(4),
      LI => Mcount_wr_add0_cy_5_rt_40,
      O => N1711
    );
  Mcount_wr_add0_cy_6_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(5),
      DI => SIM,
      S => Mcount_wr_add0_cy_6_rt_41,
      O => Mcount_wr_add0_cy(6)
    );
  Mcount_wr_add0_xor_6_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(5),
      LI => Mcount_wr_add0_cy_6_rt_41,
      O => N172
    );
  Mcount_wr_add0_cy_7_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(6),
      DI => SIM,
      S => Mcount_wr_add0_cy_7_rt_42,
      O => Mcount_wr_add0_cy(7)
    );
  Mcount_wr_add0_xor_7_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(6),
      LI => Mcount_wr_add0_cy_7_rt_42,
      O => N173
    );
  Mcount_wr_add0_cy_8_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(7),
      DI => SIM,
      S => Mcount_wr_add0_cy_8_rt_43,
      O => Mcount_wr_add0_cy(8)
    );
  Mcount_wr_add0_xor_8_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(7),
      LI => Mcount_wr_add0_cy_8_rt_43,
      O => N174
    );
  Mcount_wr_add0_cy_9_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(8),
      DI => SIM,
      S => Mcount_wr_add0_cy_9_rt_44,
      O => Mcount_wr_add0_cy(9)
    );
  Mcount_wr_add0_xor_9_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(8),
      LI => Mcount_wr_add0_cy_9_rt_44,
      O => N175
    );
  Mcount_wr_add0_cy_10_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(9),
      DI => SIM,
      S => Mcount_wr_add0_cy_10_rt_45,
      O => Mcount_wr_add0_cy(10)
    );
  Mcount_wr_add0_xor_10_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(9),
      LI => Mcount_wr_add0_cy_10_rt_45,
      O => N176
    );
  Mcount_wr_add0_cy_11_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(10),
      DI => SIM,
      S => Mcount_wr_add0_cy_11_rt_46,
      O => Mcount_wr_add0_cy(11)
    );
  Mcount_wr_add0_xor_11_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(10),
      LI => Mcount_wr_add0_cy_11_rt_46,
      O => N177
    );
  Mcount_wr_add0_cy_12_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(11),
      DI => SIM,
      S => Mcount_wr_add0_cy_12_rt_47,
      O => Mcount_wr_add0_cy(12)
    );
  Mcount_wr_add0_xor_12_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(11),
      LI => Mcount_wr_add0_cy_12_rt_47,
      O => N178
    );
  Mcount_wr_add0_cy_13_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(12),
      DI => SIM,
      S => Mcount_wr_add0_cy_13_rt_48,
      O => Mcount_wr_add0_cy(13)
    );
  Mcount_wr_add0_xor_13_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(12),
      LI => Mcount_wr_add0_cy_13_rt_48,
      O => N179
    );
  Mcount_wr_add0_cy_14_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(13),
      DI => SIM,
      S => Mcount_wr_add0_cy_14_rt_49,
      O => Mcount_wr_add0_cy(14)
    );
  Mcount_wr_add0_xor_14_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(13),
      LI => Mcount_wr_add0_cy_14_rt_49,
      O => N180
    );
  Mcount_wr_add0_cy_15_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(14),
      DI => SIM,
      S => Mcount_wr_add0_cy_15_rt_50,
      O => Mcount_wr_add0_cy(15)
    );
  Mcount_wr_add0_xor_15_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(14),
      LI => Mcount_wr_add0_cy_15_rt_50,
      O => N181
    );
  Mcount_wr_add0_cy_16_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(15),
      DI => SIM,
      S => Mcount_wr_add0_cy_16_rt_51,
      O => Mcount_wr_add0_cy(16)
    );
  Mcount_wr_add0_xor_16_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(15),
      LI => Mcount_wr_add0_cy_16_rt_51,
      O => N182
    );
  Mcount_wr_add0_cy_17_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(16),
      DI => SIM,
      S => Mcount_wr_add0_cy_17_rt_52,
      O => Mcount_wr_add0_cy(17)
    );
  Mcount_wr_add0_xor_17_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(16),
      LI => Mcount_wr_add0_cy_17_rt_52,
      O => N183
    );
  Mcount_wr_add0_cy_18_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(17),
      DI => SIM,
      S => Mcount_wr_add0_cy_18_rt_53,
      O => Mcount_wr_add0_cy(18)
    );
  Mcount_wr_add0_xor_18_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(17),
      LI => Mcount_wr_add0_cy_18_rt_53,
      O => N184
    );
  Mcount_wr_add0_cy_19_Q : MUXCY
    port map (
      CI => Mcount_wr_add0_cy(18),
      DI => SIM,
      S => Mcount_wr_add0_cy_19_rt_54,
      O => N186
    );
  Mcount_wr_add0_xor_19_Q : XORCY
    port map (
      CI => Mcount_wr_add0_cy(18),
      LI => Mcount_wr_add0_cy_19_rt_54,
      O => N185
    );
  Mcount_wr_add0_xor_20_Q : XORCY
    port map (
      CI => N186,
      LI => Mcount_wr_add0_xor_20_rt_82,
      O => N187
    );
  Mcount_rd_add_check_cy_0_Q : MUXCY
    port map (
      CI => SIM,
      DI => N1,
      S => Result_0_3,
      O => Mcount_rd_add_check_cy(0)
    );
  Mcount_rd_add_check_cy_1_Q : MUXCY
    port map (
      CI => Mcount_rd_add_check_cy(0),
      DI => SIM,
      S => Mcount_rd_add_check_cy_1_rt_55,
      O => Mcount_rd_add_check_cy(1)
    );
  Mcount_rd_add_check_xor_1_Q : XORCY
    port map (
      CI => Mcount_rd_add_check_cy(0),
      LI => Mcount_rd_add_check_cy_1_rt_55,
      O => Result_1_3
    );
  Mcount_rd_add_check_cy_2_Q : MUXCY
    port map (
      CI => Mcount_rd_add_check_cy(1),
      DI => SIM,
      S => Mcount_rd_add_check_cy_2_rt_56,
      O => Mcount_rd_add_check_cy(2)
    );
  Mcount_rd_add_check_xor_2_Q : XORCY
    port map (
      CI => Mcount_rd_add_check_cy(1),
      LI => Mcount_rd_add_check_cy_2_rt_56,
      O => Result_2_3
    );
  Mcount_rd_add_check_cy_3_Q : MUXCY
    port map (
      CI => Mcount_rd_add_check_cy(2),
      DI => SIM,
      S => Mcount_rd_add_check_cy_3_rt_57,
      O => Mcount_rd_add_check_cy(3)
    );
  Mcount_rd_add_check_xor_3_Q : XORCY
    port map (
      CI => Mcount_rd_add_check_cy(2),
      LI => Mcount_rd_add_check_cy_3_rt_57,
      O => Result_3_2
    );
  Mcount_rd_add_check_cy_4_Q : MUXCY
    port map (
      CI => Mcount_rd_add_check_cy(3),
      DI => SIM,
      S => Mcount_rd_add_check_cy_4_rt_58,
      O => Mcount_rd_add_check_cy(4)
    );
  Mcount_rd_add_check_xor_4_Q : XORCY
    port map (
      CI => Mcount_rd_add_check_cy(3),
      LI => Mcount_rd_add_check_cy_4_rt_58,
      O => Result_4_1
    );
  Mcount_rd_add_check_cy_5_Q : MUXCY
    port map (
      CI => Mcount_rd_add_check_cy(4),
      DI => SIM,
      S => Mcount_rd_add_check_cy_5_rt_59,
      O => Mcount_rd_add_check_cy(5)
    );
  Mcount_rd_add_check_xor_5_Q : XORCY
    port map (
      CI => Mcount_rd_add_check_cy(4),
      LI => Mcount_rd_add_check_cy_5_rt_59,
      O => Result_5_1
    );
  Mcount_rd_add_check_cy_6_Q : MUXCY
    port map (
      CI => Mcount_rd_add_check_cy(5),
      DI => SIM,
      S => Mcount_rd_add_check_cy_6_rt_60,
      O => Mcount_rd_add_check_cy(6)
    );
  Mcount_rd_add_check_xor_6_Q : XORCY
    port map (
      CI => Mcount_rd_add_check_cy(5),
      LI => Mcount_rd_add_check_cy_6_rt_60,
      O => Result_6_1
    );
  Mcount_rd_add_check_xor_7_Q : XORCY
    port map (
      CI => Mcount_rd_add_check_cy(6),
      LI => Mcount_rd_add_check_xor_7_rt_83,
      O => Result_7_1
    );
  Mcount_rd_add0_cy_0_Q : MUXCY
    port map (
      CI => SIM,
      DI => N1,
      S => Result_0_4,
      O => Mcount_rd_add0_cy(0)
    );
  Mcount_rd_add0_cy_1_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(0),
      DI => SIM,
      S => Mcount_rd_add0_cy_1_rt_61,
      O => Mcount_rd_add0_cy(1)
    );
  Mcount_rd_add0_xor_1_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(0),
      LI => Mcount_rd_add0_cy_1_rt_61,
      O => Result_1_4
    );
  Mcount_rd_add0_cy_2_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(1),
      DI => SIM,
      S => Mcount_rd_add0_cy_2_rt_62,
      O => Mcount_rd_add0_cy(2)
    );
  Mcount_rd_add0_xor_2_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(1),
      LI => Mcount_rd_add0_cy_2_rt_62,
      O => Result_2_4
    );
  Mcount_rd_add0_cy_3_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(2),
      DI => SIM,
      S => Mcount_rd_add0_cy_3_rt_63,
      O => Mcount_rd_add0_cy(3)
    );
  Mcount_rd_add0_xor_3_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(2),
      LI => Mcount_rd_add0_cy_3_rt_63,
      O => Result_3_3
    );
  Mcount_rd_add0_cy_4_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(3),
      DI => SIM,
      S => Mcount_rd_add0_cy_4_rt_64,
      O => Mcount_rd_add0_cy(4)
    );
  Mcount_rd_add0_xor_4_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(3),
      LI => Mcount_rd_add0_cy_4_rt_64,
      O => Result_4_2
    );
  Mcount_rd_add0_cy_5_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(4),
      DI => SIM,
      S => Mcount_rd_add0_cy_5_rt_65,
      O => Mcount_rd_add0_cy(5)
    );
  Mcount_rd_add0_xor_5_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(4),
      LI => Mcount_rd_add0_cy_5_rt_65,
      O => Result_5_2
    );
  Mcount_rd_add0_cy_6_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(5),
      DI => SIM,
      S => Mcount_rd_add0_cy_6_rt_66,
      O => Mcount_rd_add0_cy(6)
    );
  Mcount_rd_add0_xor_6_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(5),
      LI => Mcount_rd_add0_cy_6_rt_66,
      O => Result_6_2
    );
  Mcount_rd_add0_cy_7_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(6),
      DI => SIM,
      S => Mcount_rd_add0_cy_7_rt_67,
      O => Mcount_rd_add0_cy(7)
    );
  Mcount_rd_add0_xor_7_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(6),
      LI => Mcount_rd_add0_cy_7_rt_67,
      O => Result_7_2
    );
  Mcount_rd_add0_cy_8_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(7),
      DI => SIM,
      S => Mcount_rd_add0_cy_8_rt_68,
      O => Mcount_rd_add0_cy(8)
    );
  Mcount_rd_add0_xor_8_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(7),
      LI => Mcount_rd_add0_cy_8_rt_68,
      O => Result_8_1
    );
  Mcount_rd_add0_cy_9_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(8),
      DI => SIM,
      S => Mcount_rd_add0_cy_9_rt_69,
      O => Mcount_rd_add0_cy(9)
    );
  Mcount_rd_add0_xor_9_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(8),
      LI => Mcount_rd_add0_cy_9_rt_69,
      O => Result_9_1
    );
  Mcount_rd_add0_cy_10_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(9),
      DI => SIM,
      S => Mcount_rd_add0_cy_10_rt_70,
      O => Mcount_rd_add0_cy(10)
    );
  Mcount_rd_add0_xor_10_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(9),
      LI => Mcount_rd_add0_cy_10_rt_70,
      O => Result_10_1
    );
  Mcount_rd_add0_cy_11_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(10),
      DI => SIM,
      S => Mcount_rd_add0_cy_11_rt_71,
      O => Mcount_rd_add0_cy(11)
    );
  Mcount_rd_add0_xor_11_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(10),
      LI => Mcount_rd_add0_cy_11_rt_71,
      O => Result_11_1
    );
  Mcount_rd_add0_cy_12_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(11),
      DI => SIM,
      S => Mcount_rd_add0_cy_12_rt_72,
      O => Mcount_rd_add0_cy(12)
    );
  Mcount_rd_add0_xor_12_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(11),
      LI => Mcount_rd_add0_cy_12_rt_72,
      O => Result_12_1
    );
  Mcount_rd_add0_cy_13_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(12),
      DI => SIM,
      S => Mcount_rd_add0_cy_13_rt_73,
      O => Mcount_rd_add0_cy(13)
    );
  Mcount_rd_add0_xor_13_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(12),
      LI => Mcount_rd_add0_cy_13_rt_73,
      O => Result_13_1
    );
  Mcount_rd_add0_cy_14_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(13),
      DI => SIM,
      S => Mcount_rd_add0_cy_14_rt_74,
      O => Mcount_rd_add0_cy(14)
    );
  Mcount_rd_add0_xor_14_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(13),
      LI => Mcount_rd_add0_cy_14_rt_74,
      O => Result_14_1
    );
  Mcount_rd_add0_cy_15_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(14),
      DI => SIM,
      S => Mcount_rd_add0_cy_15_rt_75,
      O => Mcount_rd_add0_cy(15)
    );
  Mcount_rd_add0_xor_15_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(14),
      LI => Mcount_rd_add0_cy_15_rt_75,
      O => Result_15_1
    );
  Mcount_rd_add0_cy_16_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(15),
      DI => SIM,
      S => Mcount_rd_add0_cy_16_rt_76,
      O => Mcount_rd_add0_cy(16)
    );
  Mcount_rd_add0_xor_16_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(15),
      LI => Mcount_rd_add0_cy_16_rt_76,
      O => Result_16_1
    );
  Mcount_rd_add0_cy_17_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(16),
      DI => SIM,
      S => Mcount_rd_add0_cy_17_rt_77,
      O => Mcount_rd_add0_cy(17)
    );
  Mcount_rd_add0_xor_17_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(16),
      LI => Mcount_rd_add0_cy_17_rt_77,
      O => Result_17_1
    );
  Mcount_rd_add0_cy_18_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(17),
      DI => SIM,
      S => Mcount_rd_add0_cy_18_rt_78,
      O => Mcount_rd_add0_cy(18)
    );
  Mcount_rd_add0_xor_18_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(17),
      LI => Mcount_rd_add0_cy_18_rt_78,
      O => Result_18_1
    );
  Mcount_rd_add0_cy_19_Q : MUXCY
    port map (
      CI => Mcount_rd_add0_cy(18),
      DI => SIM,
      S => Mcount_rd_add0_cy_19_rt_79,
      O => Mcount_rd_add0_cy(19)
    );
  Mcount_rd_add0_xor_19_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(18),
      LI => Mcount_rd_add0_cy_19_rt_79,
      O => Result_19_1
    );
  Mcount_rd_add0_xor_20_Q : XORCY
    port map (
      CI => Mcount_rd_add0_cy(19),
      LI => Mcount_rd_add0_xor_20_rt_84,
      O => Result_20_1
    );
  sync_RST_CLK : sync_reset
    port map (
      CLK => CLK,
      SRESET => RST,
      ARESET => ARESET
    );
  sync_RST : sync_reset_INST_1
    port map (
      CLK => CLK_CORE,
      SRESET => RESET_CORE,
      ARESET => ARESET
    );
  sync_rdf_wr_err : double_sync
    port map (
      CLK => CLK,
      RESET => SIM,
      D => rdf_wr_err,
      Q => rdf_wr_err_sync
    );
  sync_wrf_empty : double_sync_INST_1
    port map (
      CLK => CLK,
      RESET => SIM,
      D => NlwRenamedSig_OI_WRF_EMPTY,
      Q => wrf_empty_sync
    );
  sync_raf_empty : double_sync_INST_2
    port map (
      CLK => CLK,
      RESET => SIM,
      D => NlwRenamedSig_OI_RAF_EMPTY,
      Q => raf_empty_sync
    );
  enable_write_cmp_eq0000_wg_cy_0_Q : MUXCY
    port map (
      CI => N1,
      DI => SIM,
      S => enable_write_cmp_eq0000_wg_cy_0_rt_80,
      O => enable_write_cmp_eq0000_wg_cy(0)
    );
  enable_write_cmp_eq0000_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Result_13_FRB_26,
      I1 => Result_14_FRB_27,
      I2 => Result_10_FRB_23,
      I3 => Result_15_FRB_28,
      O => N0
    );
  enable_write_cmp_eq0000_wg_cy_1_Q : MUXCY
    port map (
      CI => enable_write_cmp_eq0000_wg_cy(0),
      DI => SIM,
      S => N0,
      O => enable_write_cmp_eq0000_wg_cy(1)
    );
  enable_write_cmp_eq0000_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Result_16_FRB_29,
      I1 => Result_17_FRB_30,
      I2 => Result_5_FRB_18,
      I3 => Result_18_FRB_31,
      O => N111
    );
  enable_write_cmp_eq0000_wg_cy_2_Q : MUXCY
    port map (
      CI => enable_write_cmp_eq0000_wg_cy(1),
      DI => SIM,
      S => N111,
      O => enable_write_cmp_eq0000_wg_cy(2)
    );
  enable_write_cmp_eq0000_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Result_19_FRB_32,
      I1 => Result_20_FRB_33,
      I2 => Result_11_FRB_24,
      I3 => Result_6_FRB_19,
      O => N2
    );
  enable_write_cmp_eq0000_wg_cy_3_Q : MUXCY
    port map (
      CI => enable_write_cmp_eq0000_wg_cy(2),
      DI => SIM,
      S => N2,
      O => enable_write_cmp_eq0000_wg_cy(3)
    );
  enable_write_cmp_eq0000_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Result_7_FRB_20,
      I1 => Result_8_FRB_21,
      I2 => N189,
      I3 => Result_9_FRB_22,
      O => N3
    );
  enable_write_cmp_eq0000_wg_cy_4_Q : MUXCY
    port map (
      CI => enable_write_cmp_eq0000_wg_cy(3),
      DI => SIM,
      S => N3,
      O => N190
    );
  enable_read_cmp_eq0000_wg_cy_0_Q : MUXCY
    port map (
      CI => N1,
      DI => SIM,
      S => enable_read_cmp_eq0000_wg_cy_0_rt_81,
      O => enable_read_cmp_eq0000_wg_cy(0)
    );
  enable_read_cmp_eq0000_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => rd_add0(8),
      I1 => rd_add0(6),
      I2 => rd_add0(3),
      I3 => rd_add0(7),
      O => N4
    );
  enable_read_cmp_eq0000_wg_cy_1_Q : MUXCY
    port map (
      CI => enable_read_cmp_eq0000_wg_cy(0),
      DI => SIM,
      S => N4,
      O => enable_read_cmp_eq0000_wg_cy(1)
    );
  enable_read_cmp_eq0000_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => rd_add0(9),
      I1 => rd_add0(10),
      I2 => rd_add0(5),
      I3 => rd_add0(13),
      O => N5
    );
  enable_read_cmp_eq0000_wg_cy_2_Q : MUXCY
    port map (
      CI => enable_read_cmp_eq0000_wg_cy(1),
      DI => SIM,
      S => N5,
      O => enable_read_cmp_eq0000_wg_cy(2)
    );
  enable_read_cmp_eq0000_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => rd_add0(11),
      I1 => rd_add0(12),
      I2 => rd_add0(1),
      I3 => rd_add0(14),
      O => N6
    );
  enable_read_cmp_eq0000_wg_cy_3_Q : MUXCY
    port map (
      CI => enable_read_cmp_eq0000_wg_cy(2),
      DI => SIM,
      S => N6,
      O => enable_read_cmp_eq0000_wg_cy(3)
    );
  enable_read_cmp_eq0000_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => rd_add0(15),
      I1 => rd_add0(18),
      I2 => rd_add0(0),
      I3 => rd_add0(16),
      O => N71
    );
  enable_read_cmp_eq0000_wg_cy_4_Q : MUXCY
    port map (
      CI => enable_read_cmp_eq0000_wg_cy(3),
      DI => SIM,
      S => N71,
      O => enable_read_cmp_eq0000_wg_cy(4)
    );
  enable_read_cmp_eq0000_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => rd_add0(17),
      I1 => rd_add0(19),
      I2 => rd_add0(2),
      I3 => rd_add0(20),
      O => N81
    );
  enable_read_cmp_eq0000_wg_cy_5_Q : MUXCY
    port map (
      CI => enable_read_cmp_eq0000_wg_cy(4),
      DI => SIM,
      S => N81,
      O => enable_read_cmp_eq0000
    );
  WR_AFULL2 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => N151,
      O => WR_AFULL
    );
  RD_ADD_AFULL2 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => N141,
      O => RD_ADD_AFULL
    );
  RD_DVAL1 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => rdf_rd_ack,
      I2 => rdf_rd_ack_hold_13,
      O => RD_DVAL
    );
  FIFO_ERR1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => rdf_wr_err_sync,
      I1 => raf_wr_err,
      I2 => wrf_wr_err,
      O => FIFO_ERR
    );
  DATA_st_mux0001_9_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => wr_add0(1),
      I1 => wr_add0(0),
      O => DATA_st_mux0001_9_Q
    );
  DATA_st_mux0001_7_1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => wr_add0(0),
      I1 => wr_add0(7),
      O => DATA_st_mux0001_7_Q
    );
  DATA_st_mux0001_6_1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => wr_add0(0),
      I1 => wr_add0(6),
      O => DATA_st_mux0001_6_Q
    );
  DATA_st_mux0001_5_1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => wr_add0(0),
      I1 => wr_add0(5),
      O => DATA_st_mux0001_5_Q
    );
  DATA_st_mux0001_4_1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => wr_add0(0),
      I1 => wr_add0(4),
      O => DATA_st_mux0001_4_Q
    );
  DATA_st_mux0001_3_1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => wr_add0(0),
      I1 => wr_add0(3),
      O => DATA_st_mux0001_3_Q
    );
  DATA_st_mux0001_2_1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => wr_add0(0),
      I1 => wr_add0(2),
      O => DATA_st_mux0001_2_Q
    );
  DATA_st_mux0001_1_1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => wr_add0(0),
      I1 => wr_add0(1),
      O => DATA_st_mux0001_1_Q
    );
  DATA_st_mux0001_15_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => wr_add0(7),
      I1 => wr_add0(0),
      O => DATA_st_mux0001_15_Q
    );
  DATA_st_mux0001_14_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => wr_add0(6),
      I1 => wr_add0(0),
      O => DATA_st_mux0001_14_Q
    );
  DATA_st_mux0001_13_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => wr_add0(5),
      I1 => wr_add0(0),
      O => DATA_st_mux0001_13_Q
    );
  DATA_st_mux0001_12_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => wr_add0(4),
      I1 => wr_add0(0),
      O => DATA_st_mux0001_12_Q
    );
  DATA_st_mux0001_11_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => wr_add0(3),
      I1 => wr_add0(0),
      O => DATA_st_mux0001_11_Q
    );
  DATA_st_mux0001_10_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => wr_add0(2),
      I1 => wr_add0(0),
      O => DATA_st_mux0001_10_Q
    );
  Mcount_zbt_wr_idle_cnt_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => zbt_wr_idle_cnt(1),
      I1 => zbt_wr_idle_cnt(0),
      O => Result(1)
    );
  Mcount_zbt_rd_idle_cnt_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => zbt_rd_idle_cnt(1),
      I1 => zbt_rd_idle_cnt(0),
      O => Result_1_1
    );
  Mcount_zbt_wr_idle_cnt_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => zbt_wr_idle_cnt(2),
      I1 => zbt_wr_idle_cnt(0),
      I2 => zbt_wr_idle_cnt(1),
      O => Result(2)
    );
  Mcount_zbt_rd_idle_cnt_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => zbt_rd_idle_cnt(2),
      I1 => zbt_rd_idle_cnt(0),
      I2 => zbt_rd_idle_cnt(1),
      O => Result_2_1
    );
  Mcount_zbt_rd_idle_cnt_xor_3_11 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => zbt_rd_idle_cnt(2),
      I1 => zbt_rd_idle_cnt(3),
      I2 => zbt_rd_idle_cnt(1),
      I3 => zbt_rd_idle_cnt(0),
      O => Result(3)
    );
  wrf_din_0_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_DATA(0),
      O => wrf_din(0)
    );
  wrf_din_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_DATA(9),
      I2 => DATA_st(9),
      O => wrf_din(9)
    );
  wrf_din_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_DATA(8),
      I2 => DATA_st(8),
      O => wrf_din(8)
    );
  wrf_din_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_DATA(7),
      I2 => DATA_st(7),
      O => wrf_din(7)
    );
  wrf_din_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_DATA(6),
      I2 => DATA_st(6),
      O => wrf_din(6)
    );
  wrf_din_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_DATA(5),
      I2 => DATA_st(5),
      O => wrf_din(5)
    );
  wrf_din_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_DATA(4),
      I2 => DATA_st(4),
      O => wrf_din(4)
    );
  wrf_din_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_DATA(3),
      I2 => DATA_st(3),
      O => wrf_din(3)
    );
  wrf_din_35_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_ADD(19),
      I2 => WR_ADD_st(19),
      O => wrf_din(35)
    );
  wrf_din_34_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_ADD(18),
      I2 => WR_ADD_st(18),
      O => wrf_din(34)
    );
  wrf_din_33_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_ADD(17),
      I2 => WR_ADD_st(17),
      O => wrf_din(33)
    );
  wrf_din_32_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_ADD(16),
      I2 => WR_ADD_st(16),
      O => wrf_din(32)
    );
  wrf_din_31_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_ADD(15),
      I2 => WR_ADD_st(15),
      O => wrf_din(31)
    );
  wrf_din_30_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_ADD(14),
      I2 => WR_ADD_st(14),
      O => wrf_din(30)
    );
  wrf_din_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_DATA(2),
      I2 => DATA_st(2),
      O => wrf_din(2)
    );
  wrf_din_29_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_ADD(13),
      I2 => WR_ADD_st(13),
      O => wrf_din(29)
    );
  wrf_din_28_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_ADD(12),
      I2 => WR_ADD_st(12),
      O => wrf_din(28)
    );
  wrf_din_27_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_ADD(11),
      I2 => WR_ADD_st(11),
      O => wrf_din(27)
    );
  wrf_din_26_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => NlwRenamedSig_OI_CTRL_BUSY,
      I1 => WR_ADD(10),
      I2 => WR_ADD_st(10),
      O => wrf_din(26)
    );
  wrf_din_25_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_ADD(9),
      I2 => WR_ADD_st(9),
      O => wrf_din(25)
    );
  wrf_din_24_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_ADD(8),
      I2 => WR_ADD_st(8),
      O => wrf_din(24)
    );
  wrf_din_23_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_ADD(7),
      I2 => WR_ADD_st(7),
      O => wrf_din(23)
    );
  wrf_din_22_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_ADD(6),
      I2 => WR_ADD_st(6),
      O => wrf_din(22)
    );
  wrf_din_21_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_ADD(5),
      I2 => WR_ADD_st(5),
      O => wrf_din(21)
    );
  wrf_din_20_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_ADD(4),
      I2 => WR_ADD_st(4),
      O => wrf_din(20)
    );
  wrf_din_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_DATA(1),
      I2 => DATA_st(1),
      O => wrf_din(1)
    );
  wrf_din_19_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_ADD(3),
      I2 => WR_ADD_st(3),
      O => wrf_din(19)
    );
  wrf_din_18_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_ADD(2),
      I2 => WR_ADD_st(2),
      O => wrf_din(18)
    );
  wrf_din_17_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_ADD(1),
      I2 => WR_ADD_st(1),
      O => wrf_din(17)
    );
  wrf_din_16_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_ADD(0),
      I2 => DATA_st(8),
      O => wrf_din(16)
    );
  wrf_din_15_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_DATA(15),
      I2 => DATA_st(15),
      O => wrf_din(15)
    );
  wrf_din_14_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_DATA(14),
      I2 => DATA_st(14),
      O => wrf_din(14)
    );
  wrf_din_13_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_DATA(13),
      I2 => DATA_st(13),
      O => wrf_din(13)
    );
  wrf_din_12_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_DATA(12),
      I2 => DATA_st(12),
      O => wrf_din(12)
    );
  wrf_din_11_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_DATA(11),
      I2 => DATA_st(11),
      O => wrf_din(11)
    );
  wrf_din_10_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => WR_DATA(10),
      I2 => DATA_st(10),
      O => wrf_din(10)
    );
  raf_din_9_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => RD_ADD(9),
      I2 => RD_ADD_st(9),
      O => raf_din(9)
    );
  raf_din_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => RD_ADD(8),
      I2 => RD_ADD_st(8),
      O => raf_din(8)
    );
  raf_din_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => RD_ADD(7),
      I2 => RD_ADD_st(7),
      O => raf_din(7)
    );
  raf_din_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_2_90,
      I1 => RD_ADD(6),
      I2 => RD_ADD_st(6),
      O => raf_din(6)
    );
  raf_din_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => RD_ADD(5),
      I2 => RD_ADD_st(5),
      O => raf_din(5)
    );
  raf_din_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => RD_ADD(4),
      I2 => RD_ADD_st(4),
      O => raf_din(4)
    );
  raf_din_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => RD_ADD(3),
      I2 => RD_ADD_st(3),
      O => raf_din(3)
    );
  raf_din_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => RD_ADD(2),
      I2 => RD_ADD_st(2),
      O => raf_din(2)
    );
  raf_din_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => RD_ADD(1),
      I2 => RD_ADD_st(1),
      O => raf_din(1)
    );
  raf_din_19_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => RD_ADD(19),
      I2 => RD_ADD_st(19),
      O => raf_din(19)
    );
  raf_din_18_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => RD_ADD(18),
      I2 => RD_ADD_st(18),
      O => raf_din(18)
    );
  raf_din_17_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => RD_ADD(17),
      I2 => RD_ADD_st(17),
      O => raf_din(17)
    );
  raf_din_16_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => RD_ADD(16),
      I2 => RD_ADD_st(16),
      O => raf_din(16)
    );
  raf_din_15_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => RD_ADD(15),
      I2 => RD_ADD_st(15),
      O => raf_din(15)
    );
  raf_din_14_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => RD_ADD(14),
      I2 => RD_ADD_st(14),
      O => raf_din(14)
    );
  raf_din_13_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => RD_ADD(13),
      I2 => RD_ADD_st(13),
      O => raf_din(13)
    );
  raf_din_12_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => RD_ADD(12),
      I2 => RD_ADD_st(12),
      O => raf_din(12)
    );
  raf_din_11_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => RD_ADD(11),
      I2 => RD_ADD_st(11),
      O => raf_din(11)
    );
  raf_din_10_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => RD_ADD(10),
      I2 => RD_ADD_st(10),
      O => raf_din(10)
    );
  raf_din_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => RD_ADD(0),
      I2 => RD_ADD_st(0),
      O => raf_din(0)
    );
  zbt_wr_idle_cnt_or00001 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => wrf_empty_sync,
      I1 => WR_EN,
      O => zbt_wr_idle_cnt_or0000
    );
  zbt_rd_idle_cnt_and00001 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => rdf_empty,
      I1 => raf_empty_sync,
      O => zbt_rd_idle_cnt_and0000
    );
  rdf_rd_ack_hold_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => RD_DATA_BUSY,
      I1 => rdf_rd_ack,
      O => rdf_rd_ack_hold_and0000
    );
  WR_IDLEi_cmp_eq0000_inv1 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => zbt_wr_idle_cnt(1),
      I1 => zbt_wr_idle_cnt(2),
      I2 => zbt_wr_idle_cnt(0),
      O => WR_IDLEi_cmp_eq0000_inv
    );
  error_found_mux000011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => busy_st_5,
      I1 => rdf_rd_ack,
      O => rd_add_check_and0000
    );
  zbt_rd_idle_cnt_and00011 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => raf_empty_sync,
      I1 => rdf_empty,
      I2 => RD_IDLEi_cmp_eq0000_inv,
      O => zbt_rd_idle_cnt_and0001
    );
  RD_IDLEi_cmp_eq0000_inv1 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => zbt_rd_idle_cnt(1),
      I1 => zbt_rd_idle_cnt(2),
      I2 => zbt_rd_idle_cnt(0),
      I3 => zbt_rd_idle_cnt(3),
      O => RD_IDLEi_cmp_eq0000_inv
    );
  rdf_rd_en1 : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => RD_DATA_EN,
      I1 => RD_DATA_BUSY,
      I2 => busy_st_5,
      O => rdf_rd_en
    );
  wrf_wr_en1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => WR_EN,
      I2 => wrf_wr_en_st_7,
      O => wrf_wr_en
    );
  raf_wr_en1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => busy_st_5,
      I1 => RD_ADD_EN,
      I2 => raf_wr_en_st_8,
      O => raf_wr_en
    );
  wrf_wr_en_st_or00001 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => enable_write_12,
      I1 => N151,
      O => wrf_wr_en_st_or0000
    );
  data_golden_mux0000_15_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rd_add_check(7),
      I1 => rd_add_check(0),
      O => data_golden_mux0000_15_Q
    );
  data_golden_mux0000_13_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rd_add_check(5),
      I1 => rd_add_check(0),
      O => data_golden_mux0000_13_Q
    );
  data_golden_mux0000_11_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rd_add_check(3),
      I1 => rd_add_check(0),
      O => data_golden_mux0000_11_Q
    );
  enable_read_not000111 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => enable_read_6,
      I1 => N200,
      O => enable_read_not0001_map1
    );
  data_golden_mux0000_14_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rd_add_check(6),
      I1 => rd_add_check(0),
      O => data_golden_mux0000_14_Q
    );
  data_golden_mux0000_7_1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => rd_add_check(0),
      I1 => rd_add_check(7),
      O => data_golden_mux0000_7_Q
    );
  enable_read_mux00041 : LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => N141,
      I1 => enable_read_cmp_eq0000,
      I2 => enable_read_mux0000,
      O => enable_read_mux0004
    );
  RDF_AFULL_or0000 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => rdf_wr_count(3),
      I1 => rdf_full,
      I2 => RESET_CORE,
      I3 => N127,
      O => RDF_AFULL
    );
  data_golden_mux0000_12_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rd_add_check(4),
      I1 => rd_add_check(0),
      O => data_golden_mux0000_12_Q
    );
  data_golden_mux0000_5_1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => rd_add_check(0),
      I1 => rd_add_check(5),
      O => data_golden_mux0000_5_Q
    );
  data_golden_mux0000_10_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rd_add_check(2),
      I1 => rd_add_check(0),
      O => data_golden_mux0000_10_Q
    );
  data_golden_mux0000_3_1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => rd_add_check(0),
      I1 => rd_add_check(3),
      O => data_golden_mux0000_3_Q
    );
  data_golden_mux0000_6_1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => rd_add_check(0),
      I1 => rd_add_check(6),
      O => data_golden_mux0000_6_Q
    );
  enable_write_not00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => enable_write_cmp_eq0000_wg_cy_4_FRB_34,
      I1 => WR_ADD_st_not0001,
      O => enable_write_not0001
    );
  data_golden_mux0000_4_1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => rd_add_check(0),
      I1 => rd_add_check(4),
      O => data_golden_mux0000_4_Q
    );
  busy_st_mux0000_SW0 : LUT4
    generic map(
      INIT => X"F575"
    )
    port map (
      I0 => NlwRenamedSig_OI_RD_IDLE,
      I1 => enable_write_cmp_eq0000_wg_cy_4_FRB_34,
      I2 => enable_write_12,
      I3 => N151,
      O => N137
    );
  busy_st_mux0000 : LUT4
    generic map(
      INIT => X"FBF0"
    )
    port map (
      I0 => N141,
      I1 => enable_read_cmp_eq0000,
      I2 => N137,
      I3 => enable_read_mux0000,
      O => busy_st_mux0000_11
    );
  data_golden_mux0000_2_1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => rd_add_check(0),
      I1 => rd_add_check(2),
      O => data_golden_mux0000_2_Q
    );
  RD_ADD_st_not00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N7,
      I1 => enable_read_mux0000,
      O => RD_ADD_st_not0001
    );
  enable_read_not000141 : LUT4
    generic map(
      INIT => X"0015"
    )
    port map (
      I0 => wrf_full,
      I1 => wrf_data_count(3),
      I2 => wrf_data_count(2),
      I3 => N197,
      O => WR_ADD_st_not0001
    );
  raf_wr_en_st_or00001 : LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => N199,
      I1 => enable_read_mux0000,
      O => raf_wr_en_st_or0000
    );
  busy_st_not00011 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => WR_ADD_st_not0001,
      I1 => N198,
      O => busy_st_not0001
    );
  Mcount_wr_add0_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_1_2_FRB_14,
      O => Mcount_wr_add0_cy_1_rt_36
    );
  Mcount_wr_add0_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_2_2_FRB_15,
      O => Mcount_wr_add0_cy_2_rt_37
    );
  Mcount_wr_add0_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_3_1_FRB_16,
      O => Mcount_wr_add0_cy_3_rt_38
    );
  Mcount_wr_add0_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_4_FRB_17,
      O => Mcount_wr_add0_cy_4_rt_39
    );
  Mcount_wr_add0_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_5_FRB_18,
      O => Mcount_wr_add0_cy_5_rt_40
    );
  Mcount_wr_add0_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_6_FRB_19,
      O => Mcount_wr_add0_cy_6_rt_41
    );
  Mcount_wr_add0_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_7_FRB_20,
      O => Mcount_wr_add0_cy_7_rt_42
    );
  Mcount_wr_add0_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_8_FRB_21,
      O => Mcount_wr_add0_cy_8_rt_43
    );
  Mcount_wr_add0_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_9_FRB_22,
      O => Mcount_wr_add0_cy_9_rt_44
    );
  Mcount_wr_add0_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_10_FRB_23,
      O => Mcount_wr_add0_cy_10_rt_45
    );
  Mcount_wr_add0_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_11_FRB_24,
      O => Mcount_wr_add0_cy_11_rt_46
    );
  Mcount_wr_add0_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_12_FRB_25,
      O => Mcount_wr_add0_cy_12_rt_47
    );
  Mcount_wr_add0_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_13_FRB_26,
      O => Mcount_wr_add0_cy_13_rt_48
    );
  Mcount_wr_add0_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_14_FRB_27,
      O => Mcount_wr_add0_cy_14_rt_49
    );
  Mcount_wr_add0_cy_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_15_FRB_28,
      O => Mcount_wr_add0_cy_15_rt_50
    );
  Mcount_wr_add0_cy_16_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_16_FRB_29,
      O => Mcount_wr_add0_cy_16_rt_51
    );
  Mcount_wr_add0_cy_17_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_17_FRB_30,
      O => Mcount_wr_add0_cy_17_rt_52
    );
  Mcount_wr_add0_cy_18_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_18_FRB_31,
      O => Mcount_wr_add0_cy_18_rt_53
    );
  Mcount_wr_add0_cy_19_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_19_FRB_32,
      O => Mcount_wr_add0_cy_19_rt_54
    );
  Mcount_rd_add_check_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add_check(1),
      O => Mcount_rd_add_check_cy_1_rt_55
    );
  Mcount_rd_add_check_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add_check(2),
      O => Mcount_rd_add_check_cy_2_rt_56
    );
  Mcount_rd_add_check_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add_check(3),
      O => Mcount_rd_add_check_cy_3_rt_57
    );
  Mcount_rd_add_check_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add_check(4),
      O => Mcount_rd_add_check_cy_4_rt_58
    );
  Mcount_rd_add_check_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add_check(5),
      O => Mcount_rd_add_check_cy_5_rt_59
    );
  Mcount_rd_add_check_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add_check(6),
      O => Mcount_rd_add_check_cy_6_rt_60
    );
  Mcount_rd_add0_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(1),
      O => Mcount_rd_add0_cy_1_rt_61
    );
  Mcount_rd_add0_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(2),
      O => Mcount_rd_add0_cy_2_rt_62
    );
  Mcount_rd_add0_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(3),
      O => Mcount_rd_add0_cy_3_rt_63
    );
  Mcount_rd_add0_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(4),
      O => Mcount_rd_add0_cy_4_rt_64
    );
  Mcount_rd_add0_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(5),
      O => Mcount_rd_add0_cy_5_rt_65
    );
  Mcount_rd_add0_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(6),
      O => Mcount_rd_add0_cy_6_rt_66
    );
  Mcount_rd_add0_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(7),
      O => Mcount_rd_add0_cy_7_rt_67
    );
  Mcount_rd_add0_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(8),
      O => Mcount_rd_add0_cy_8_rt_68
    );
  Mcount_rd_add0_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(9),
      O => Mcount_rd_add0_cy_9_rt_69
    );
  Mcount_rd_add0_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(10),
      O => Mcount_rd_add0_cy_10_rt_70
    );
  Mcount_rd_add0_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(11),
      O => Mcount_rd_add0_cy_11_rt_71
    );
  Mcount_rd_add0_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(12),
      O => Mcount_rd_add0_cy_12_rt_72
    );
  Mcount_rd_add0_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(13),
      O => Mcount_rd_add0_cy_13_rt_73
    );
  Mcount_rd_add0_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(14),
      O => Mcount_rd_add0_cy_14_rt_74
    );
  Mcount_rd_add0_cy_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(15),
      O => Mcount_rd_add0_cy_15_rt_75
    );
  Mcount_rd_add0_cy_16_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(16),
      O => Mcount_rd_add0_cy_16_rt_76
    );
  Mcount_rd_add0_cy_17_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(17),
      O => Mcount_rd_add0_cy_17_rt_77
    );
  Mcount_rd_add0_cy_18_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(18),
      O => Mcount_rd_add0_cy_18_rt_78
    );
  Mcount_rd_add0_cy_19_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(19),
      O => Mcount_rd_add0_cy_19_rt_79
    );
  enable_write_cmp_eq0000_wg_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_12_FRB_25,
      O => enable_write_cmp_eq0000_wg_cy_0_rt_80
    );
  enable_read_cmp_eq0000_wg_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(4),
      O => enable_read_cmp_eq0000_wg_cy_0_rt_81
    );
  Mcount_wr_add0_xor_20_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Result_20_FRB_33,
      O => Mcount_wr_add0_xor_20_rt_82
    );
  Mcount_rd_add_check_xor_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add_check(7),
      O => Mcount_rd_add_check_xor_7_rt_83
    );
  Mcount_rd_add0_xor_20_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rd_add0(20),
      O => Mcount_rd_add0_xor_20_rt_84
    );
  SELF_TEST_PASS_not0001_SW0_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rdf_rd_ack,
      I1 => busy_st_5,
      O => N160
    );
  SELF_TEST_PASS_not0001 : LUT4
    generic map(
      INIT => X"1500"
    )
    port map (
      I0 => error_found_9,
      I1 => N160,
      I2 => Mcompar_error_found_cmp_ne0000_cy(7),
      I3 => N171,
      O => SELF_TEST_PASS_not0001_10
    );
  SELF_TEST_PASS_not00013_SW0_SW0 : LUT4
    generic map(
      INIT => X"F575"
    )
    port map (
      I0 => NlwRenamedSig_OI_RD_IDLE,
      I1 => enable_write_cmp_eq0000_wg_cy_4_FRB_34,
      I2 => enable_write_12,
      I3 => N151,
      O => N162
    );
  enable_read_not00011_SW0_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => enable_write_12,
      I1 => wr_add0(4),
      I2 => wr_add0(3),
      I3 => wr_add0(2),
      O => N164
    );
  enable_read_not00011 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => wr_add0(1),
      I1 => wr_add0(0),
      I2 => N164,
      I3 => N196,
      O => N110
    );
  error_found_not00011 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => rdf_rd_ack,
      I1 => busy_st_5,
      I2 => Mcompar_error_found_cmp_eq0000_cy(7),
      O => error_found_not0001
    );
  Mcompar_error_found_cmp_ne0000_lut_4_Q : LUT4
    generic map(
      INIT => X"9081"
    )
    port map (
      I0 => NlwRenamedSig_OI_rdf_dout(8),
      I1 => rd_add_check(0),
      I2 => NlwRenamedSig_OI_rdf_dout(9),
      I3 => rd_add_check(1),
      O => N12
    );
  Mcompar_error_found_cmp_eq0000_lut_4_Q : LUT4
    generic map(
      INIT => X"9081"
    )
    port map (
      I0 => NlwRenamedSig_OI_rdf_dout(8),
      I1 => rd_add_check(0),
      I2 => NlwRenamedSig_OI_rdf_dout(9),
      I3 => rd_add_check(1),
      O => N20
    );
  Mcompar_error_found_cmp_ne0000_lut_0_Q : LUT4
    generic map(
      INIT => X"B400"
    )
    port map (
      I0 => rd_add_check(1),
      I1 => rd_add_check(0),
      I2 => NlwRenamedSig_OI_rdf_dout(1),
      I3 => NlwRenamedSig_OI_rdf_dout(0),
      O => N8
    );
  Mcompar_error_found_cmp_eq0000_lut_0_Q : LUT4
    generic map(
      INIT => X"B400"
    )
    port map (
      I0 => rd_add_check(1),
      I1 => rd_add_check(0),
      I2 => NlwRenamedSig_OI_rdf_dout(1),
      I3 => NlwRenamedSig_OI_rdf_dout(0),
      O => N16
    );
  Mcount_wr_add0_cy_0_FRB : FDSE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => Result_0_2,
      S => RST,
      Q => Mcount_wr_add0_cy_0_FRB_85
    );
  Result_1_2_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N167,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_1_2_FRB_14
    );
  Result_2_2_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N168,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_2_2_FRB_15
    );
  Result_3_1_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N169,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_3_1_FRB_16
    );
  Result_4_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N170,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_4_FRB_17
    );
  Result_5_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N1711,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_5_FRB_18
    );
  Result_6_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N172,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_6_FRB_19
    );
  Result_7_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N173,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_7_FRB_20
    );
  Result_8_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N174,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_8_FRB_21
    );
  Result_9_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_2_92,
      D => N175,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_9_FRB_22
    );
  Result_10_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N176,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_10_FRB_23
    );
  Result_11_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N177,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_11_FRB_24
    );
  Result_12_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N178,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_12_FRB_25
    );
  Result_13_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N179,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_13_FRB_26
    );
  Result_14_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N180,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_14_FRB_27
    );
  Result_15_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N181,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_15_FRB_28
    );
  Result_16_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N182,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_16_FRB_29
    );
  Result_17_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N183,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_17_FRB_30
    );
  Result_18_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N184,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_18_FRB_31
    );
  Result_19_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N185,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_19_FRB_32
    );
  Result_20_FRB : FDRE
    port map (
      C => CLK,
      CE => enable_read_not000141_3_93,
      D => N187,
      R => sync_RST_CLK_SRESET_2_87,
      Q => Result_20_FRB_33
    );
  enable_write_cmp_eq00001_FRB : FDRE
    port map (
      C => CLK,
      CE => WR_ADD_st_not0001,
      D => N189,
      R => RST,
      Q => enable_write_cmp_eq00001_FRB_35
    );
  enable_write_cmp_eq0000_wg_cy_4_FRB : FDRE
    port map (
      C => CLK,
      CE => WR_ADD_st_not0001,
      D => N190,
      R => RST,
      Q => enable_write_cmp_eq0000_wg_cy_4_FRB_34
    );
  enable_read_not000114 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => WR_ADD_st_not0001,
      I1 => enable_write_cmp_eq00001_FRB_35,
      I2 => wr_add0(5),
      I3 => enable_read_not0001_map3,
      O => enable_read_not0001
    );
  Mcount_wr_add0_lut_0_INV_0 : INV
    port map (
      I => Mcount_wr_add0_cy_0_FRB_85,
      O => Result_0_2
    );
  Mcount_rd_add_check_lut_0_INV_0 : INV
    port map (
      I => rd_add_check(0),
      O => Result_0_3
    );
  Mcount_rd_add0_lut_0_INV_0 : INV
    port map (
      I => rd_add0(0),
      O => Result_0_4
    );
  RD_DATA_BUSY_inv1_INV_0 : INV
    port map (
      I => RD_DATA_BUSY,
      O => RD_DATA_BUSY_inv
    );
  Mcount_zbt_wr_idle_cnt_xor_0_11_INV_0 : INV
    port map (
      I => zbt_wr_idle_cnt(0),
      O => Result(0)
    );
  Mcount_zbt_rd_idle_cnt_xor_0_11_INV_0 : INV
    port map (
      I => zbt_rd_idle_cnt(0),
      O => Result_0_1
    );
  sync_RST_CLK_SRESET_1 : BUF
    port map (
      I => RST,
      O => sync_RST_CLK_SRESET_1_86
    );
  sync_RST_CLK_SRESET_2 : BUF
    port map (
      I => RST,
      O => sync_RST_CLK_SRESET_2_87
    );
  sync_RST_CLK_SRESET_3 : BUF
    port map (
      I => RST,
      O => sync_RST_CLK_SRESET_3_88
    );
  RD_ADD_st_not00011_1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => enable_read_mux0000,
      I1 => N7,
      O => RD_ADD_st_not00011_1_89
    );
  busy_st_1 : FDSE
    port map (
      C => CLK,
      CE => busy_st_not0001,
      D => N191,
      S => RST,
      Q => NlwRenamedSig_OI_CTRL_BUSY
    );
  busy_st_mux0000_1 : LUT4
    generic map(
      INIT => X"EEAE"
    )
    port map (
      I0 => N137,
      I1 => enable_read_mux0000,
      I2 => enable_read_cmp_eq0000,
      I3 => N141,
      O => N191
    );
  busy_st_2 : FDSE
    port map (
      C => CLK,
      CE => busy_st_not0001,
      D => N192,
      S => RST,
      Q => busy_st_2_90
    );
  busy_st_mux0000_2 : LUT4
    generic map(
      INIT => X"EEAE"
    )
    port map (
      I0 => N137,
      I1 => enable_read_mux0000,
      I2 => enable_read_cmp_eq0000,
      I3 => N141,
      O => N192
    );
  enable_read_not000141_1 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => wrf_full,
      I1 => N142,
      I2 => wrf_data_count(2),
      I3 => wrf_data_count(3),
      O => enable_read_not000141_1_91
    );
  enable_read_not000141_2 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => wrf_full,
      I1 => N142,
      I2 => wrf_data_count(2),
      I3 => wrf_data_count(3),
      O => enable_read_not000141_2_92
    );
  enable_read_not000141_3 : LUT4
    generic map(
      INIT => X"0111"
    )
    port map (
      I0 => wrf_full,
      I1 => N142,
      I2 => wrf_data_count(2),
      I3 => wrf_data_count(3),
      O => enable_read_not000141_3_93
    );
  enable_write_cmp_eq000011 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Result_3_1_FRB_16,
      I1 => Result_2_2_FRB_15,
      I2 => Result_1_2_FRB_14,
      I3 => Mcount_wr_add0_cy_0_FRB_85,
      O => N193
    );
  enable_write_cmp_eq00001_f5 : MUXF5
    port map (
      I0 => SIM,
      I1 => N193,
      S => Result_4_FRB_17,
      O => N189
    );
  enable_read_mux00001 : LUT4
    generic map(
      INIT => X"FFD8"
    )
    port map (
      I0 => wr_add0(5),
      I1 => N110,
      I2 => enable_write_cmp_eq00001_FRB_35,
      I3 => enable_read_6,
      O => N194
    );
  enable_read_mux00002 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => enable_read_6,
      I1 => wr_add0(5),
      I2 => N110,
      O => N195
    );
  enable_read_mux0000_f5 : MUXF5
    port map (
      I0 => N195,
      I1 => N194,
      S => WR_ADD_st_not0001,
      O => enable_read_mux0000
    );
  RDF_AFULL_or0000_SW0 : LUT3_L
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => rdf_wr_count(2),
      I1 => rdf_wr_count(1),
      I2 => rdf_wr_count(0),
      LO => N127
    );
  WR_AFULL11 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => wrf_full,
      I1 => wrf_data_count(3),
      I2 => wrf_data_count(2),
      I3 => RST,
      LO => N196,
      O => N151
    );
  enable_read_not000141_SW0 : LUT2_D
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => enable_write_12,
      I1 => RST,
      LO => N197,
      O => N142
    );
  SELF_TEST_PASS_not00013 : LUT4_D
    generic map(
      INIT => X"080F"
    )
    port map (
      I0 => N7,
      I1 => enable_read_cmp_eq0000,
      I2 => N162,
      I3 => enable_read_mux0000,
      LO => N198,
      O => N171
    );
  RD_ADD_AFULL11 : LUT4_D
    generic map(
      INIT => X"FFEA"
    )
    port map (
      I0 => raf_full,
      I1 => raf_data_count(2),
      I2 => raf_data_count(3),
      I3 => RST,
      LO => N199,
      O => N141
    );
  enable_read_not000151 : LUT4_D
    generic map(
      INIT => X"0015"
    )
    port map (
      I0 => raf_full,
      I1 => raf_data_count(3),
      I2 => raf_data_count(2),
      I3 => RST,
      LO => N200,
      O => N7
    );
  enable_read_not00016 : LUT4_L
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => wr_add0(5),
      I1 => N110,
      I2 => enable_read_cmp_eq0000,
      I3 => enable_read_not0001_map1,
      LO => enable_read_not0001_map3
    );
  raf_BU2_XST_VCC : VCC
    port map (
      P => raf_BU2_N2
    );
  raf_BU2_XST_GND : GND
    port map (
      G => raf_BU2_data_count(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1 : BUF
    port map (
      I => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      O => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94
    );
  raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2 : BUF
    port map (
      I => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      O => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95
    );
  raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1 : BUF
    port map (
      I => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      O => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i168_SW0 : LUT4_L
    generic map(
      INIT => X"9000"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(3),
      I1 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(3),
      I2 => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map22,
      I3 => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      LO => raf_BU2_U0_gen_as_fgas_N290
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i168_SW0 : LUT4_L
    generic map(
      INIT => X"9000"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(3),
      I1 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(3),
      I2 => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map22,
      I3 => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      LO => raf_BU2_U0_gen_as_fgas_N288
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_0_11_INV_0 : INV
    port map (
      I => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_0_11_INV_0 : 
INV
    port map (
      I => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_0_11_INV_0 : INV
    port map (
      I => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_0_11_INV_0 : 
INV
    port map (
      I => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_0_11_INV_0 : 
INV
    port map (
      I => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_PNTR_B_xor0002_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(2),
      I1 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(3),
      I2 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(1),
      I3 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0002
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_PNTR_B_xor0002_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(2),
      I1 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(3),
      I2 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(1),
      I3 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0002
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_PNTR_B_xor0001_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(2),
      I1 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(3),
      I2 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(1),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0001
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_PNTR_B_xor0001_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(2),
      I1 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(3),
      I2 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(1),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0001
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not00011 : LUT4
    generic map(
      INIT => X"A2F7"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_97,
      I1 => NlwRenamedSig_OI_RAF_RD_ACK,
      I2 => RAF_RD_EN,
      I3 => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_EMPTY,
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not0001
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i168 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map45,
      I1 => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map34,
      I2 => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map4,
      I3 => raf_BU2_U0_gen_as_fgas_N290,
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i168 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map45,
      I1 => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map34,
      I2 => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map4,
      I3 => raf_BU2_U0_gen_as_fgas_N288,
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_rd_en_i1 : LUT4
    generic map(
      INIT => X"5155"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_EMPTY,
      I1 => raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_97,
      I2 => RAF_RD_EN,
      I3 => NlwRenamedSig_OI_RAF_RD_ACK,
      O => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_PNTR_B_xor0000_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(2),
      I1 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(3),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0000
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_PNTR_B_xor0000_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(2),
      I1 => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(3),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0000
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_wpremod_RAM_WR_EN1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => raf_full,
      I1 => raf_wr_en,
      O => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i152 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      I1 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(0),
      I2 => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      I3 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(1),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map45
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i119 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      I1 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(2),
      I2 => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3),
      I3 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(3),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map34
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i72 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0),
      I1 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(0),
      I2 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(1),
      I3 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(1),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map22
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i10 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(2),
      I1 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(2),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map4
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i152 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0),
      I1 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0),
      I2 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(1),
      I3 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(1),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map45
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i119 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(2),
      I1 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(2),
      I2 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(3),
      I3 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(3),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map34
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i72 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0),
      I1 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0),
      I2 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(1),
      I3 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(1),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map22
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i10 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(2),
      I1 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(2),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map4
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_97,
      I1 => NlwRenamedSig_OI_RAF_RD_ACK,
      I2 => RAF_RD_EN,
      O => raf_BU2_U0_gen_as_fgas_ram_regout_en
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_tmp_ram_rd_en1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      I1 => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      O => raf_BU2_U0_gen_as_fgas_normgen_memblk_tmp_ram_rd_en
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_cy_1_11 : LUT4
    generic map(
      INIT => X"8AEF"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      I1 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      I2 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0),
      I3 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(1),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_cy(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff71 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3),
      I1 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(3),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff6
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_xor_3_11 : LUT4
    generic map(
      INIT => X"65A6"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff6,
      I1 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      I2 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(2),
      I3 => raf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_cy(1),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00004
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_xor_2_11 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(2),
      I1 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      I2 => raf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_cy(1),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00002
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_xor_1_11 : LUT4
    generic map(
      INIT => X"6966"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      I1 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(1),
      I2 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      I3 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add0000_cy(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_3_11 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      I1 => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3),
      I2 => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      I3 => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_3_11 : 
LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(1),
      I1 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(3),
      I2 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(2),
      I3 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_3_11 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      I1 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3),
      I2 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      I3 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_3_11 : 
LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(1),
      I1 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(3),
      I2 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(2),
      I3 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_3_11 : 
LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(1),
      I1 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(3),
      I2 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(2),
      I3 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_2_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      I1 => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      I2 => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_2_11 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0),
      I1 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(2),
      I2 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(1),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_2_11 : LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      I1 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      I2 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_2_11 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0),
      I1 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(2),
      I2 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(1),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_2_11 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0),
      I1 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(2),
      I2 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(1),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_read_data_valid_i_or00001 : LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_97,
      I1 => RAF_RD_EN,
      I2 => NlwRenamedSig_OI_RAF_RD_ACK,
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_read_data_valid_i_or0000
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_user_empty_or00001 : LUT3
    generic map(
      INIT => X"51"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_97,
      I1 => NlwRenamedSig_OI_RAF_RD_ACK,
      I2 => RAF_RD_EN,
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_user_empty_or0000
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_1_11 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(1),
      I1 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_1_11 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(1),
      I1 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_1_11 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(1),
      I1 => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_xor_0_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      I1 => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_tmp_pntr_w_diff(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_pntr_gc_xor0000_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3),
      I1 => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0000
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_pntr_gc_xor0001_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      I1 => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0001
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_pntr_gc_xor0002_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      I1 => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_pntr_gc_xor0000_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3),
      I1 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0000
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_pntr_gc_xor0001_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      I1 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      O => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0001
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_pntr_gc_xor0002_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      I1 => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      O => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_olblk_gof_ovrflwl_OVERFLOW_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => raf_full,
      I1 => raf_wr_en,
      O => raf_BU2_U0_gen_as_fgas_normgen_olblk_gof_ovrflwl_OVERFLOW_and0000
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_0 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(0),
      Q => RAF_DOUT(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_1 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(1),
      Q => RAF_DOUT(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_2 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(2),
      Q => RAF_DOUT(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_3 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(3),
      Q => RAF_DOUT(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_4 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(4),
      Q => RAF_DOUT(4)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_5 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(5),
      Q => RAF_DOUT(5)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_6 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(6),
      Q => RAF_DOUT(6)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_7 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(7),
      Q => RAF_DOUT(7)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_8 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(8),
      Q => RAF_DOUT(8)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_9 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(9),
      Q => RAF_DOUT(9)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_10 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(10),
      Q => RAF_DOUT(10)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_11 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(11),
      Q => RAF_DOUT(11)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_12 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(12),
      Q => RAF_DOUT(12)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_13 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(13),
      Q => RAF_DOUT(13)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_14 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(14),
      Q => RAF_DOUT(14)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_15 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(15),
      Q => RAF_DOUT(15)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_16 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(16),
      Q => RAF_DOUT(16)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_17 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(17),
      Q => RAF_DOUT(17)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_18 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(18),
      Q => RAF_DOUT(18)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_19 : FDCE
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_96,
      D => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(19),
      Q => RAF_DOUT(19)
    );
  raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP : RAMB16
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL_A => X"000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      SIM_COLLISION_CHECK => "NONE",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36,
      SRVAL_B => X"000000000"
    )
    port map (
      CASCADEINA => raf_BU2_almost_empty,
      CASCADEINB => raf_BU2_almost_empty,
      CLKA => CLK,
      CLKB => CLK_CORE,
      ENA => raf_BU2_U0_gen_as_fgas_N1,
      REGCEA => raf_BU2_almost_empty,
      REGCEB => raf_BU2_almost_empty,
      ENB => raf_BU2_U0_gen_as_fgas_normgen_memblk_tmp_ram_rd_en,
      SSRA => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      SSRB => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      CASCADEOUTA => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_CASCADEOUTA_UNCONNECTED
,
      CASCADEOUTB => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_CASCADEOUTB_UNCONNECTED
,
      ADDRA(14) => raf_BU2_almost_empty,
      ADDRA(13) => raf_BU2_almost_empty,
      ADDRA(12) => raf_BU2_almost_empty,
      ADDRA(11) => raf_BU2_almost_empty,
      ADDRA(10) => raf_BU2_almost_empty,
      ADDRA(9) => raf_BU2_almost_empty,
      ADDRA(8) => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3),
      ADDRA(7) => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      ADDRA(6) => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      ADDRA(5) => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      ADDRA(4) => raf_BU2_almost_empty,
      ADDRA(3) => raf_BU2_almost_empty,
      ADDRA(2) => raf_BU2_almost_empty,
      ADDRA(1) => raf_BU2_almost_empty,
      ADDRA(0) => raf_BU2_almost_empty,
      ADDRB(14) => raf_BU2_almost_empty,
      ADDRB(13) => raf_BU2_almost_empty,
      ADDRB(12) => raf_BU2_almost_empty,
      ADDRB(11) => raf_BU2_almost_empty,
      ADDRB(10) => raf_BU2_almost_empty,
      ADDRB(9) => raf_BU2_almost_empty,
      ADDRB(8) => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3),
      ADDRB(7) => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      ADDRB(6) => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      ADDRB(5) => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      ADDRB(4) => raf_BU2_almost_empty,
      ADDRB(3) => raf_BU2_almost_empty,
      ADDRB(2) => raf_BU2_almost_empty,
      ADDRB(1) => raf_BU2_almost_empty,
      ADDRB(0) => raf_BU2_almost_empty,
      DIA(31) => raf_BU2_almost_empty,
      DIA(30) => raf_BU2_almost_empty,
      DIA(29) => raf_BU2_almost_empty,
      DIA(28) => raf_din(19),
      DIA(27) => raf_din(18),
      DIA(26) => raf_din(17),
      DIA(25) => raf_din(16),
      DIA(24) => raf_din(15),
      DIA(23) => raf_BU2_almost_empty,
      DIA(22) => raf_BU2_almost_empty,
      DIA(21) => raf_BU2_almost_empty,
      DIA(20) => raf_din(14),
      DIA(19) => raf_din(13),
      DIA(18) => raf_din(12),
      DIA(17) => raf_din(11),
      DIA(16) => raf_din(10),
      DIA(15) => raf_BU2_almost_empty,
      DIA(14) => raf_BU2_almost_empty,
      DIA(13) => raf_BU2_almost_empty,
      DIA(12) => raf_din(9),
      DIA(11) => raf_din(8),
      DIA(10) => raf_din(7),
      DIA(9) => raf_din(6),
      DIA(8) => raf_din(5),
      DIA(7) => raf_BU2_almost_empty,
      DIA(6) => raf_BU2_almost_empty,
      DIA(5) => raf_BU2_almost_empty,
      DIA(4) => raf_din(4),
      DIA(3) => raf_din(3),
      DIA(2) => raf_din(2),
      DIA(1) => raf_din(1),
      DIA(0) => raf_din(0),
      DIB(31) => raf_BU2_almost_empty,
      DIB(30) => raf_BU2_almost_empty,
      DIB(29) => raf_BU2_almost_empty,
      DIB(28) => raf_BU2_almost_empty,
      DIB(27) => raf_BU2_almost_empty,
      DIB(26) => raf_BU2_almost_empty,
      DIB(25) => raf_BU2_almost_empty,
      DIB(24) => raf_BU2_almost_empty,
      DIB(23) => raf_BU2_almost_empty,
      DIB(22) => raf_BU2_almost_empty,
      DIB(21) => raf_BU2_almost_empty,
      DIB(20) => raf_BU2_almost_empty,
      DIB(19) => raf_BU2_almost_empty,
      DIB(18) => raf_BU2_almost_empty,
      DIB(17) => raf_BU2_almost_empty,
      DIB(16) => raf_BU2_almost_empty,
      DIB(15) => raf_BU2_almost_empty,
      DIB(14) => raf_BU2_almost_empty,
      DIB(13) => raf_BU2_almost_empty,
      DIB(12) => raf_BU2_almost_empty,
      DIB(11) => raf_BU2_almost_empty,
      DIB(10) => raf_BU2_almost_empty,
      DIB(9) => raf_BU2_almost_empty,
      DIB(8) => raf_BU2_almost_empty,
      DIB(7) => raf_BU2_almost_empty,
      DIB(6) => raf_BU2_almost_empty,
      DIB(5) => raf_BU2_almost_empty,
      DIB(4) => raf_BU2_almost_empty,
      DIB(3) => raf_BU2_almost_empty,
      DIB(2) => raf_BU2_almost_empty,
      DIB(1) => raf_BU2_almost_empty,
      DIB(0) => raf_BU2_almost_empty,
      DIPA(3) => raf_BU2_almost_empty,
      DIPA(2) => raf_BU2_almost_empty,
      DIPA(1) => raf_BU2_almost_empty,
      DIPA(0) => raf_BU2_almost_empty,
      DIPB(3) => raf_BU2_almost_empty,
      DIPB(2) => raf_BU2_almost_empty,
      DIPB(1) => raf_BU2_almost_empty,
      DIPB(0) => raf_BU2_almost_empty,
      WEA(3) => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      WEA(2) => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      WEA(1) => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      WEA(0) => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      WEB(3) => raf_BU2_almost_empty,
      WEB(2) => raf_BU2_almost_empty,
      WEB(1) => raf_BU2_almost_empty,
      WEB(0) => raf_BU2_almost_empty,
      DOA(31) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_31_UNCONNECTED
,
      DOA(30) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_30_UNCONNECTED
,
      DOA(29) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_29_UNCONNECTED
,
      DOA(28) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_28_UNCONNECTED
,
      DOA(27) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_27_UNCONNECTED
,
      DOA(26) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_26_UNCONNECTED
,
      DOA(25) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_25_UNCONNECTED
,
      DOA(24) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_24_UNCONNECTED
,
      DOA(23) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_23_UNCONNECTED
,
      DOA(22) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_22_UNCONNECTED
,
      DOA(21) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_21_UNCONNECTED
,
      DOA(20) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_20_UNCONNECTED
,
      DOA(19) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_19_UNCONNECTED
,
      DOA(18) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_18_UNCONNECTED
,
      DOA(17) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_17_UNCONNECTED
,
      DOA(16) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_16_UNCONNECTED
,
      DOA(15) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_15_UNCONNECTED
,
      DOA(14) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_14_UNCONNECTED
,
      DOA(13) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_13_UNCONNECTED
,
      DOA(12) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_12_UNCONNECTED
,
      DOA(11) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_11_UNCONNECTED
,
      DOA(10) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_10_UNCONNECTED
,
      DOA(9) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_9_UNCONNECTED,
      DOA(8) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_8_UNCONNECTED,
      DOA(7) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_7_UNCONNECTED,
      DOA(6) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_6_UNCONNECTED,
      DOA(5) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_5_UNCONNECTED,
      DOA(4) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_4_UNCONNECTED,
      DOA(3) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_3_UNCONNECTED,
      DOA(2) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_2_UNCONNECTED,
      DOA(1) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_1_UNCONNECTED,
      DOA(0) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_0_UNCONNECTED,
      DOB(31) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_31_UNCONNECTED
,
      DOB(30) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_30_UNCONNECTED
,
      DOB(29) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_29_UNCONNECTED
,
      DOB(28) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(19),
      DOB(27) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(18),
      DOB(26) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(17),
      DOB(25) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(16),
      DOB(24) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(15),
      DOB(23) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_23_UNCONNECTED
,
      DOB(22) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_22_UNCONNECTED
,
      DOB(21) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_21_UNCONNECTED
,
      DOB(20) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(14),
      DOB(19) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(13),
      DOB(18) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(12),
      DOB(17) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(11),
      DOB(16) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(10),
      DOB(15) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_15_UNCONNECTED
,
      DOB(14) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_14_UNCONNECTED
,
      DOB(13) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_13_UNCONNECTED
,
      DOB(12) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(9),
      DOB(11) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(8),
      DOB(10) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(7),
      DOB(9) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(6),
      DOB(8) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(5),
      DOB(7) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_7_UNCONNECTED,
      DOB(6) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_6_UNCONNECTED,
      DOB(5) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_5_UNCONNECTED,
      DOB(4) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(4),
      DOB(3) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(3),
      DOB(2) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(2),
      DOB(1) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(1),
      DOB(0) => raf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(0),
      DOPA(3) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_3_UNCONNECTED
,
      DOPA(2) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_2_UNCONNECTED
,
      DOPA(1) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_1_UNCONNECTED
,
      DOPA(0) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_0_UNCONNECTED
,
      DOPB(3) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPB_3_UNCONNECTED
,
      DOPB(2) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPB_2_UNCONNECTED
,
      DOPB(1) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPB_1_UNCONNECTED
,
      DOPB(0) => 
NLW_raf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPB_0_UNCONNECTED
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3),
      Q => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2),
      Q => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0),
      Q => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3),
      Q => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2),
      Q => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0),
      Q => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3),
      Q => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2),
      Q => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_0 : FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0),
      PRE => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      Q => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3),
      Q => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2),
      Q => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_0 : FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0),
      PRE => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      Q => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3),
      Q => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2),
      Q => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0),
      Q => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_1 : FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      PRE => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      Q => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_wr_data_count_i_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_tmp_pntr_w_diff(0),
      Q => raf_BU2_wr_data_count(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_wr_data_count_i_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add0000_cy(1),
      Q => raf_BU2_wr_data_count(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_wr_data_count_i_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00002,
      Q => raf_data_count(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_wr_data_count_i_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00004,
      Q => raf_data_count(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_user_empty : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK_CORE,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_user_empty_or0000,
      PRE => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      Q => NlwRenamedSig_OI_RAF_EMPTY
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not0001,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      D => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_97
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_read_data_valid_i : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_read_data_valid_i_or0000,
      Q => NlwRenamedSig_OI_RAF_RD_ACK
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0001,
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0000,
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      D => raf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(0),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(1),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(2),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(3),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(0),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(1),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(2),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(3),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0002,
      Q => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0001,
      Q => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0000,
      Q => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(3),
      Q => raf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => raf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0001,
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0000,
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => raf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(0),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(1),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(2),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(3),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(0),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(1),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(2),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(3),
      Q => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0002,
      Q => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0001,
      Q => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(1)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0000,
      Q => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(2)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(3),
      Q => raf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(3)
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_RAM_FULL_i : FDP
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG,
      PRE => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_94,
      Q => raf_full
    );
  raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_RAM_EMPTY_i : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK_CORE,
      D => raf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG,
      PRE => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_95,
      Q => raf_BU2_U0_gen_as_fgas_DEBUG_RAM_EMPTY
    );
  raf_BU2_U0_gen_as_fgas_normgen_olblk_gof_ovrflwl_OVERFLOW : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => raf_BU2_U0_gen_as_fgas_normgen_olblk_gof_ovrflwl_OVERFLOW_and0000,
      Q => raf_wr_err
    );
  raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_reg : FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => raf_BU2_almost_empty,
      PRE => ARESET,
      Q => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_reg_100
    );
  raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb : FDP
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_reg_98,
      PRE => ARESET,
      Q => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99
    );
  raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_reg : FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_99,
      D => raf_BU2_almost_empty,
      PRE => ARESET,
      Q => raf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_reg_98
    );
  raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0 : FDP
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      D => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_reg_100,
      PRE => ARESET,
      Q => raf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb
    );
  raf_BU2_U0_gen_as_fgas_XST_VCC : VCC
    port map (
      P => raf_BU2_U0_gen_as_fgas_N1
    );
  raf_BU2_U0_gen_as_fgas_XST_GND : GND
    port map (
      G => raf_BU2_almost_empty
    );
  Fifo_For_16_Bit_rdf_BU2_XST_VCC : VCC
    port map (
      P => Fifo_For_16_Bit_rdf_BU2_N2
    );
  Fifo_For_16_Bit_rdf_BU2_XST_GND : GND
    port map (
      G => Fifo_For_16_Bit_rdf_BU2_data_count(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1 : BUF
    port map (
      I => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1 : BUF
    port map (
      I => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_102
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i168_SW0 : LUT4_L
    generic map(
      INIT => X"9000"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(3),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(3),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map22,
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      LO => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_N287
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i168_SW0 : LUT4_L
    generic map(
      INIT => X"9000"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(3),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(3),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map22,
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      LO => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_N285
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_0_11_INV_0 : 
INV
    port map (
      I => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_0_11_INV_0 : 
INV
    port map (
      I => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_0_11_INV_0 : 
INV
    port map (
      I => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_0_11_INV_0 : 
INV
    port map (
      I => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_0_11_INV_0 : 
INV
    port map (
      I => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_PNTR_B_xor0002_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(2),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(3),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(1),
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(0),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0002
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_PNTR_B_xor0002_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(2),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(3),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(1),
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(0),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0002
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_tmp_ram_rd_en1 : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => rdf_rd_en,
      I1 => rdf_empty,
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_tmp_ram_rd_en
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_PNTR_B_xor0001_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(2),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(3),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(1),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0001
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_PNTR_B_xor0001_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(2),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(3),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(1),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0001
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i168 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map45,
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map34,
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map4,
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_N287,
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i168 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map45,
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map34,
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map4,
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_N285,
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_PNTR_B_xor0000_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(2),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(3),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0000
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_PNTR_B_xor0000_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(2),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(3),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0000
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_wpremod_RAM_WR_EN1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => rdf_full,
      I1 => RDF_WR_EN,
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i152 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(0),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(1),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map45
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i119 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(2),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3),
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(3),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map34
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i72 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(0),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(1),
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(1),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map22
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i10 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(2),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(2),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map4
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i152 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(1),
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(1),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map45
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i119 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(2),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(2),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(3),
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(3),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map34
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i72 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(1),
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(1),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map22
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i10 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(2),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(2),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map4
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_cy_1_11 : LUT4
    generic map(
      INIT => X"8AEF"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0),
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(1),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_cy(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff71 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(3),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff6
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_xor_3_11 : LUT4
    generic map(
      INIT => X"65A6"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff6,
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(2),
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_cy(1),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00004
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_xor_2_11 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(2),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_cy(1),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00002
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_xor_1_11 : LUT4
    generic map(
      INIT => X"6966"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(1),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add0000_cy(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_3_11 : 
LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_3_11 : 
LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(1),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(3),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(2),
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_3_11 : 
LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_3_11 : 
LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(1),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(3),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(2),
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_3_11 : 
LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(1),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(3),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(2),
      I3 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_2_11 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_2_11 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(1),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(2),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_2_11 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_2_11 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(2),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(1),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_2_11 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(2),
      I2 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(1),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_1_11 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(1),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_1_11 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(1),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_1_11 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(1),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_xor_0_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_tmp_pntr_w_diff(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_pntr_gc_xor0000_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0000
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_pntr_gc_xor0001_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0001
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_pntr_gc_xor0002_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_pntr_gc_xor0000_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0000
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_pntr_gc_xor0001_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0001
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_pntr_gc_xor0002_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      I1 => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      O => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_olblk_gof_ovrflwl_OVERFLOW_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rdf_full,
      I1 => RDF_WR_EN,
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_olblk_gof_ovrflwl_OVERFLOW_and0000
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_olblk_gv_p1v_validl_VALID_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => rdf_empty,
      I1 => rdf_rd_en,
      O => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP : 
RAMB16
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL_A => X"000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      SIM_COLLISION_CHECK => "NONE",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36,
      SRVAL_B => X"000000000"
    )
    port map (
      CASCADEINA => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      CASCADEINB => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      CLKA => CLK_CORE,
      CLKB => CLK,
      ENA => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_N1,
      REGCEA => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      REGCEB => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ENB => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_tmp_ram_rd_en,
      SSRA => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      SSRB => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      CASCADEOUTA => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_CASCADEOUTA_UNCONNECTED
,
      CASCADEOUTB => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_CASCADEOUTB_UNCONNECTED
,
      ADDRA(14) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRA(13) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRA(12) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRA(11) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRA(10) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRA(9) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRA(8) => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3),
      ADDRA(7) => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      ADDRA(6) => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      ADDRA(5) => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      ADDRA(4) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRA(3) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRA(2) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRA(1) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRA(0) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRB(14) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRB(13) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRB(12) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRB(11) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRB(10) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRB(9) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRB(8) => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3),
      ADDRB(7) => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      ADDRB(6) => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      ADDRB(5) => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      ADDRB(4) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRB(3) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRB(2) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRB(1) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      ADDRB(0) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIA(31) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIA(30) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIA(29) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIA(28) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIA(27) => RDF_DIN(15),
      DIA(26) => RDF_DIN(14),
      DIA(25) => RDF_DIN(13),
      DIA(24) => RDF_DIN(12),
      DIA(23) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIA(22) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIA(21) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIA(20) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIA(19) => RDF_DIN(11),
      DIA(18) => RDF_DIN(10),
      DIA(17) => RDF_DIN(9),
      DIA(16) => RDF_DIN(8),
      DIA(15) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIA(14) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIA(13) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIA(12) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIA(11) => RDF_DIN(7),
      DIA(10) => RDF_DIN(6),
      DIA(9) => RDF_DIN(5),
      DIA(8) => RDF_DIN(4),
      DIA(7) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIA(6) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIA(5) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIA(4) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIA(3) => RDF_DIN(3),
      DIA(2) => RDF_DIN(2),
      DIA(1) => RDF_DIN(1),
      DIA(0) => RDF_DIN(0),
      DIB(31) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(30) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(29) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(28) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(27) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(26) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(25) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(24) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(23) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(22) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(21) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(20) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(19) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(18) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(17) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(16) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(15) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(14) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(13) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(12) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(11) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(10) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(9) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(8) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(7) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(6) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(5) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(4) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(3) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(2) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(1) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIB(0) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIPA(3) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIPA(2) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIPA(1) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIPA(0) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIPB(3) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIPB(2) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIPB(1) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DIPB(0) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      WEA(3) => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      WEA(2) => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      WEA(1) => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      WEA(0) => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      WEB(3) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      WEB(2) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      WEB(1) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      WEB(0) => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      DOA(31) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_31_UNCONNECTED
,
      DOA(30) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_30_UNCONNECTED
,
      DOA(29) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_29_UNCONNECTED
,
      DOA(28) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_28_UNCONNECTED
,
      DOA(27) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_27_UNCONNECTED
,
      DOA(26) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_26_UNCONNECTED
,
      DOA(25) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_25_UNCONNECTED
,
      DOA(24) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_24_UNCONNECTED
,
      DOA(23) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_23_UNCONNECTED
,
      DOA(22) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_22_UNCONNECTED
,
      DOA(21) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_21_UNCONNECTED
,
      DOA(20) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_20_UNCONNECTED
,
      DOA(19) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_19_UNCONNECTED
,
      DOA(18) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_18_UNCONNECTED
,
      DOA(17) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_17_UNCONNECTED
,
      DOA(16) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_16_UNCONNECTED
,
      DOA(15) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_15_UNCONNECTED
,
      DOA(14) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_14_UNCONNECTED
,
      DOA(13) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_13_UNCONNECTED
,
      DOA(12) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_12_UNCONNECTED
,
      DOA(11) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_11_UNCONNECTED
,
      DOA(10) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_10_UNCONNECTED
,
      DOA(9) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_9_UNCONNECTED
,
      DOA(8) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_8_UNCONNECTED
,
      DOA(7) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_7_UNCONNECTED
,
      DOA(6) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_6_UNCONNECTED
,
      DOA(5) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_5_UNCONNECTED
,
      DOA(4) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_4_UNCONNECTED
,
      DOA(3) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_3_UNCONNECTED
,
      DOA(2) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_2_UNCONNECTED
,
      DOA(1) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_1_UNCONNECTED
,
      DOA(0) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_0_UNCONNECTED
,
      DOB(31) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_31_UNCONNECTED
,
      DOB(30) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_30_UNCONNECTED
,
      DOB(29) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_29_UNCONNECTED
,
      DOB(28) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_28_UNCONNECTED
,
      DOB(27) => NlwRenamedSig_OI_rdf_dout(15),
      DOB(26) => NlwRenamedSig_OI_rdf_dout(14),
      DOB(25) => NlwRenamedSig_OI_rdf_dout(13),
      DOB(24) => NlwRenamedSig_OI_rdf_dout(12),
      DOB(23) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_23_UNCONNECTED
,
      DOB(22) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_22_UNCONNECTED
,
      DOB(21) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_21_UNCONNECTED
,
      DOB(20) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_20_UNCONNECTED
,
      DOB(19) => NlwRenamedSig_OI_rdf_dout(11),
      DOB(18) => NlwRenamedSig_OI_rdf_dout(10),
      DOB(17) => NlwRenamedSig_OI_rdf_dout(9),
      DOB(16) => NlwRenamedSig_OI_rdf_dout(8),
      DOB(15) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_15_UNCONNECTED
,
      DOB(14) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_14_UNCONNECTED
,
      DOB(13) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_13_UNCONNECTED
,
      DOB(12) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_12_UNCONNECTED
,
      DOB(11) => NlwRenamedSig_OI_rdf_dout(7),
      DOB(10) => NlwRenamedSig_OI_rdf_dout(6),
      DOB(9) => NlwRenamedSig_OI_rdf_dout(5),
      DOB(8) => NlwRenamedSig_OI_rdf_dout(4),
      DOB(7) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_7_UNCONNECTED
,
      DOB(6) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_6_UNCONNECTED
,
      DOB(5) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_5_UNCONNECTED
,
      DOB(4) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOB_4_UNCONNECTED
,
      DOB(3) => NlwRenamedSig_OI_rdf_dout(3),
      DOB(2) => NlwRenamedSig_OI_rdf_dout(2),
      DOB(1) => NlwRenamedSig_OI_rdf_dout(1),
      DOB(0) => NlwRenamedSig_OI_rdf_dout(0),
      DOPA(3) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_3_UNCONNECTED
,
      DOPA(2) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_2_UNCONNECTED
,
      DOPA(1) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_1_UNCONNECTED
,
      DOPA(0) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_0_UNCONNECTED
,
      DOPB(3) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPB_3_UNCONNECTED
,
      DOPB(2) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPB_2_UNCONNECTED
,
      DOPB(1) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPB_1_UNCONNECTED
,
      DOPB(0) => 
NLW_Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPB_0_UNCONNECTED

    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_3 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_2 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_0 : 
FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0),
      PRE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_1 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_3 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_2 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_0 : 
FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0),
      PRE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_1 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_3 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_2 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_0 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_1 : 
FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      PRE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_wr_data_count_i_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_tmp_pntr_w_diff(0),
      Q => rdf_wr_count(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_wr_data_count_i_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add0000_cy(1),
      Q => rdf_wr_count(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_wr_data_count_i_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00002,
      Q => rdf_wr_count(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_wr_data_count_i_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00004,
      Q => rdf_wr_count(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0001,
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0000,
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_102,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(0),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_102,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(1),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_102,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(2),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_102,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(3),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_102,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(0),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_102,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(1),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_102,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(2),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_102,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(3),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_102,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0002,
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_102,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0001,
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_102,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0000,
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_102,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(3),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => 
Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0001,
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0000,
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_102,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(0),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(1),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(2),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(3),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(0),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(1),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(2),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(3),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0002,
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0001,
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(1)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0000,
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(2)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(3),
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(3)
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_RAM_FULL_i : FDP
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG,
      PRE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_101,
      Q => rdf_full
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_RAM_EMPTY_i : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG,
      PRE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_102,
      Q => rdf_empty
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_olblk_gof_ovrflwl_OVERFLOW : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_olblk_gof_ovrflwl_OVERFLOW_and0000,
      Q => rdf_wr_err
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_olblk_gv_p1v_validl_VALID : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_102,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      Q => rdf_rd_ack
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_reg : FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      PRE => ARESET,
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_reg_105
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb : FDP
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_reg_103,
      PRE => ARESET,
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_reg : FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_104,
      D => Fifo_For_16_Bit_rdf_BU2_almost_empty,
      PRE => ARESET,
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_reg_103
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0 : FDP
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_reg_105,
      PRE => ARESET,
      Q => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_XST_VCC : VCC
    port map (
      P => Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_N1
    );
  Fifo_For_16_Bit_rdf_BU2_U0_gen_as_fgas_XST_GND : GND
    port map (
      G => Fifo_For_16_Bit_rdf_BU2_almost_empty
    );
  Fifo_For_16_Bit_wrf_BU2_XST_VCC : VCC
    port map (
      P => Fifo_For_16_Bit_wrf_BU2_N2
    );
  Fifo_For_16_Bit_wrf_BU2_XST_GND : GND
    port map (
      G => Fifo_For_16_Bit_wrf_BU2_data_count(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1 : BUF
    port map (
      I => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2 : BUF
    port map (
      I => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1 : BUF
    port map (
      I => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_110,
      I1 => NlwRenamedSig_OI_WRF_RD_ACK,
      I2 => WRF_RD_EN,
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i168_SW0 : LUT4_L
    generic map(
      INIT => X"9000"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(3),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(3),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map22,
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      LO => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_N290
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i168_SW0 : LUT4_L
    generic map(
      INIT => X"9000"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(3),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(3),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map22,
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      LO => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_N288
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_0_11_INV_0 : 
INV
    port map (
      I => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_0_11_INV_0 : 
INV
    port map (
      I => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_0_11_INV_0 : 
INV
    port map (
      I => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_0_11_INV_0 : 
INV
    port map (
      I => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_0_11_INV_0 : 
INV
    port map (
      I => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_PNTR_B_xor0002_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(2),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(3),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(1),
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(0),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0002
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_PNTR_B_xor0002_Result1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(2),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(3),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(1),
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(0),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0002
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_PNTR_B_xor0001_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(2),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(3),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(1),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0001
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_PNTR_B_xor0001_Result1 : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(2),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(3),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(1),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0001
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not00011 : LUT4
    generic map(
      INIT => X"A2F7"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_110,
      I1 => NlwRenamedSig_OI_WRF_RD_ACK,
      I2 => WRF_RD_EN,
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_EMPTY,
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not0001
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i168 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map45,
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map34,
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map4,
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_N290,
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i168 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map45,
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map34,
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map4,
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_N288,
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_rd_en_i1 : LUT4
    generic map(
      INIT => X"5155"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_EMPTY,
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_110,
      I2 => WRF_RD_EN,
      I3 => NlwRenamedSig_OI_WRF_RD_ACK,
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_PNTR_B_xor0000_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(2),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(3),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0000
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_PNTR_B_xor0000_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(2),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(3),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0000
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_wpremod_RAM_WR_EN1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => wrf_full,
      I1 => wrf_wr_en,
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i152 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(0),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(1),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map45
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i119 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(2),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3),
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(3),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map34
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i72 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(0),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(1),
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(1),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map22
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i10 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(2),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(2),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG_i_map4
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i152 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(1),
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(1),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map45
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i119 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(2),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(2),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(3),
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(3),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map34
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i72 : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(1),
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(1),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map22
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i10 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(2),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(2),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG_i_map4
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_110,
      I1 => NlwRenamedSig_OI_WRF_RD_ACK,
      I2 => WRF_RD_EN,
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_tmp_ram_rd_en1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_tmp_ram_rd_en
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_cy_1_11 : LUT4
    generic map(
      INIT => X"8AEF"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0),
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(1),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_cy(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff71 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(3),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff6
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_xor_3_11 : LUT4
    generic map(
      INIT => X"65A6"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff6,
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(2),
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_cy(1),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00004
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_xor_2_11 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(2),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_cy(1),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00002
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_xor_1_11 : LUT4
    generic map(
      INIT => X"6966"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(1),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add0000_cy(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_3_11 : 
LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_3_11 : 
LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(1),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(3),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(2),
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_3_11 : 
LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_3_11 : 
LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(1),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(3),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(2),
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_3_11 : 
LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(1),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(3),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(2),
      I3 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_2_11 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_2_11 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(2),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(1),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_2_11 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_2_11 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(2),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(1),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_2_11 : 
LUT3
    generic map(
      INIT => X"6C"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(2),
      I2 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(1),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_read_data_valid_i_or00001 : LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_110,
      I1 => WRF_RD_EN,
      I2 => NlwRenamedSig_OI_WRF_RD_ACK,
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_read_data_valid_i_or0000
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_user_empty_or00001 : LUT3
    generic map(
      INIT => X"51"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_110,
      I1 => NlwRenamedSig_OI_WRF_RD_ACK,
      I2 => WRF_RD_EN,
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_user_empty_or0000
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_1_11 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(1),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_1_11 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(1),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Mcount_count_xor_1_11 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(1),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Msub_tmp_pntr_w_diff_xor_0_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_tmp_pntr_w_diff(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_pntr_gc_xor0000_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0000
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_pntr_gc_xor0001_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0001
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_Mxor_pntr_gc_xor0002_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_pntr_gc_xor0000_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0000
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_pntr_gc_xor0001_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0001
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_Mxor_pntr_gc_xor0002_Result1 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      I1 => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      O => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_olblk_gof_ovrflwl_OVERFLOW_and00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => wrf_full,
      I1 => wrf_wr_en,
      O => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_olblk_gof_ovrflwl_OVERFLOW_and0000
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_0 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(0),
      Q => WRF_DOUT(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_1 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(1),
      Q => WRF_DOUT(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_2 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(2),
      Q => WRF_DOUT(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_3 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(3),
      Q => WRF_DOUT(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_4 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(4),
      Q => WRF_DOUT(4)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_5 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(5),
      Q => WRF_DOUT(5)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_6 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(6),
      Q => WRF_DOUT(6)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_7 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(7),
      Q => WRF_DOUT(7)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_8 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(8),
      Q => WRF_DOUT(8)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_9 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(9),
      Q => WRF_DOUT(9)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_10 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(10),
      Q => WRF_DOUT(10)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_11 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(11),
      Q => WRF_DOUT(11)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_12 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(12),
      Q => WRF_DOUT(12)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_13 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(13),
      Q => WRF_DOUT(13)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_14 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(14),
      Q => WRF_DOUT(14)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_15 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(15),
      Q => WRF_DOUT(15)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_16 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(16),
      Q => WRF_DOUT(16)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_17 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(17),
      Q => WRF_DOUT(17)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_18 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(18),
      Q => WRF_DOUT(18)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_19 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(19),
      Q => WRF_DOUT(19)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_20 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(20),
      Q => WRF_DOUT(20)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_21 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(21),
      Q => WRF_DOUT(21)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_22 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(22),
      Q => WRF_DOUT(22)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_23 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(23),
      Q => WRF_DOUT(23)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_24 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_ram_regout_en,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(24),
      Q => WRF_DOUT(24)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_25 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(25),
      Q => WRF_DOUT(25)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_26 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(26),
      Q => WRF_DOUT(26)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_27 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(27),
      Q => WRF_DOUT(27)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_28 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(28),
      Q => WRF_DOUT(28)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_29 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(29),
      Q => WRF_DOUT(29)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_30 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(30),
      Q => WRF_DOUT(30)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_31 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(31),
      Q => WRF_DOUT(31)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_32 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(32),
      Q => WRF_DOUT(32)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_33 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(33),
      Q => WRF_DOUT(33)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_34 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(34),
      Q => WRF_DOUT(34)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_35 : FDCE
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not000111_1_109,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_1_108,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(35),
      Q => WRF_DOUT(35)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP : 
RAMB16
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL_A => X"000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INVERT_CLK_DOA_REG => FALSE,
      INVERT_CLK_DOB_REG => FALSE,
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      SIM_COLLISION_CHECK => "NONE",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36,
      SRVAL_B => X"000000000"
    )
    port map (
      CASCADEINA => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      CASCADEINB => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      CLKA => CLK,
      CLKB => CLK_CORE,
      ENA => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_N1,
      REGCEA => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      REGCEB => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ENB => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_tmp_ram_rd_en,
      SSRA => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      SSRB => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      CASCADEOUTA => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_CASCADEOUTA_UNCONNECTED
,
      CASCADEOUTB => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_CASCADEOUTB_UNCONNECTED
,
      ADDRA(14) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRA(13) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRA(12) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRA(11) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRA(10) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRA(9) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRA(8) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3),
      ADDRA(7) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2),
      ADDRA(6) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1),
      ADDRA(5) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0),
      ADDRA(4) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRA(3) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRA(2) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRA(1) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRA(0) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRB(14) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRB(13) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRB(12) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRB(11) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRB(10) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRB(9) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRB(8) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3),
      ADDRB(7) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2),
      ADDRB(6) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1),
      ADDRB(5) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0),
      ADDRB(4) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRB(3) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRB(2) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRB(1) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      ADDRB(0) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIA(31) => wrf_din(34),
      DIA(30) => wrf_din(33),
      DIA(29) => wrf_din(32),
      DIA(28) => wrf_din(31),
      DIA(27) => wrf_din(30),
      DIA(26) => wrf_din(29),
      DIA(25) => wrf_din(28),
      DIA(24) => wrf_din(27),
      DIA(23) => wrf_din(25),
      DIA(22) => wrf_din(24),
      DIA(21) => wrf_din(23),
      DIA(20) => wrf_din(22),
      DIA(19) => wrf_din(21),
      DIA(18) => wrf_din(20),
      DIA(17) => wrf_din(19),
      DIA(16) => wrf_din(18),
      DIA(15) => wrf_din(16),
      DIA(14) => wrf_din(15),
      DIA(13) => wrf_din(14),
      DIA(12) => wrf_din(13),
      DIA(11) => wrf_din(12),
      DIA(10) => wrf_din(11),
      DIA(9) => wrf_din(10),
      DIA(8) => wrf_din(9),
      DIA(7) => wrf_din(7),
      DIA(6) => wrf_din(6),
      DIA(5) => wrf_din(5),
      DIA(4) => wrf_din(4),
      DIA(3) => wrf_din(3),
      DIA(2) => wrf_din(2),
      DIA(1) => wrf_din(1),
      DIA(0) => wrf_din(0),
      DIB(31) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(30) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(29) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(28) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(27) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(26) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(25) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(24) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(23) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(22) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(21) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(20) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(19) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(18) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(17) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(16) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(15) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(14) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(13) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(12) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(11) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(10) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(9) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(8) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(7) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(6) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(5) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(4) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(3) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(2) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(1) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIB(0) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIPA(3) => wrf_din(35),
      DIPA(2) => wrf_din(26),
      DIPA(1) => wrf_din(17),
      DIPA(0) => wrf_din(8),
      DIPB(3) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIPB(2) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIPB(1) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DIPB(0) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      WEA(3) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      WEA(2) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      WEA(1) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      WEA(0) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      WEB(3) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      WEB(2) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      WEB(1) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      WEB(0) => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      DOA(31) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_31_UNCONNECTED
,
      DOA(30) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_30_UNCONNECTED
,
      DOA(29) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_29_UNCONNECTED
,
      DOA(28) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_28_UNCONNECTED
,
      DOA(27) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_27_UNCONNECTED
,
      DOA(26) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_26_UNCONNECTED
,
      DOA(25) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_25_UNCONNECTED
,
      DOA(24) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_24_UNCONNECTED
,
      DOA(23) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_23_UNCONNECTED
,
      DOA(22) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_22_UNCONNECTED
,
      DOA(21) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_21_UNCONNECTED
,
      DOA(20) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_20_UNCONNECTED
,
      DOA(19) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_19_UNCONNECTED
,
      DOA(18) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_18_UNCONNECTED
,
      DOA(17) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_17_UNCONNECTED
,
      DOA(16) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_16_UNCONNECTED
,
      DOA(15) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_15_UNCONNECTED
,
      DOA(14) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_14_UNCONNECTED
,
      DOA(13) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_13_UNCONNECTED
,
      DOA(12) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_12_UNCONNECTED
,
      DOA(11) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_11_UNCONNECTED
,
      DOA(10) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_10_UNCONNECTED
,
      DOA(9) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_9_UNCONNECTED
,
      DOA(8) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_8_UNCONNECTED
,
      DOA(7) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_7_UNCONNECTED
,
      DOA(6) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_6_UNCONNECTED
,
      DOA(5) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_5_UNCONNECTED
,
      DOA(4) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_4_UNCONNECTED
,
      DOA(3) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_3_UNCONNECTED
,
      DOA(2) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_2_UNCONNECTED
,
      DOA(1) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_1_UNCONNECTED
,
      DOA(0) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOA_0_UNCONNECTED
,
      DOB(31) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(34),
      DOB(30) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(33),
      DOB(29) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(32),
      DOB(28) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(31),
      DOB(27) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(30),
      DOB(26) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(29),
      DOB(25) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(28),
      DOB(24) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(27),
      DOB(23) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(25),
      DOB(22) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(24),
      DOB(21) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(23),
      DOB(20) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(22),
      DOB(19) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(21),
      DOB(18) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(20),
      DOB(17) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(19),
      DOB(16) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(18),
      DOB(15) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(16),
      DOB(14) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(15),
      DOB(13) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(14),
      DOB(12) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(13),
      DOB(11) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(12),
      DOB(10) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(11),
      DOB(9) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(10),
      DOB(8) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(9),
      DOB(7) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(7),
      DOB(6) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(6),
      DOB(5) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(5),
      DOB(4) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(4),
      DOB(3) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(3),
      DOB(2) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(2),
      DOB(1) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(1),
      DOB(0) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(0),
      DOPA(3) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_3_UNCONNECTED
,
      DOPA(2) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_2_UNCONNECTED
,
      DOPA(1) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_1_UNCONNECTED
,
      DOPA(0) => 
NLW_Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_bmem_bmg_bmg_inst_blk_mem_generator_valid_cstr_ramloop_0_ram_r_v4_ram_SDP_SINGLE_PRIM_SDP_DOPA_0_UNCONNECTED
,
      DOPB(3) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(35),
      DOPB(2) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(26),
      DOPB(1) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(17),
      DOPB(0) => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_memblk_DOUT_i(8)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_3 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_2 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_0 : 
FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0),
      PRE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_1 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_plus1_r(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_3 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_2 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_0 : 
FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0),
      PRE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_1 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus1_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus1_w(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_3 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(3),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_2 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(2),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_0 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(0),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_count_1 : 
FDPE
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_WR_EN,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_plus2_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      PRE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_plus2_w(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_wr_data_count_i_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_tmp_pntr_w_diff(0),
      Q => Fifo_For_16_Bit_wrf_BU2_wr_data_count(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_wr_data_count_i_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add0000_cy(1),
      Q => Fifo_For_16_Bit_wrf_BU2_wr_data_count(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_wr_data_count_i_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00002,
      Q => wrf_data_count(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_wr_data_count_i_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_Madd_alt_wr_data_count_i_add00004,
      Q => wrf_data_count(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_user_empty : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK_CORE,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_user_empty_or0000,
      PRE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      Q => NlwRenamedSig_OI_WRF_EMPTY
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_not0001,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_RD_EN,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_ram_valid_i_110
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_read_data_valid_i : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_rpremod_read_data_valid_i_or0000,
      Q => NlwRenamedSig_OI_WRF_RD_ACK
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_wr_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0001,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_xor0000,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_WR_PNTR(3),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(0),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(1),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(2),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc(3),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(0),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(1),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(2),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x(3),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0002,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0001,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_xor0000,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_PNTR_B_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_wrx_pntr_gc_x2(3),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_wr_pntr_r(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => 
Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_cntblk_gen_cntr_gen_rd_cntr_gen_bin_cnt_top_bin_cnt_top_gen_bsc_bin_cnt_bld_bin_cnt_Result(1),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0001,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_xor0000,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RD_PNTR(3),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(0),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(1),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(2),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc(3),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(0),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(1),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(2),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x(3),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0002,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(0)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0001,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(1)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_xor0000,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(2)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_PNTR_B_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CLR => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_clkmod_cx_rdx_pntr_gc_x2(3),
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_debug_rd_pntr_w(3)
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_RAM_FULL_i : FDP
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_flogic_FULL_NONREG,
      PRE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_1_106,
      Q => wrf_full
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_RAM_EMPTY_i : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => CLK_CORE,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_flblk_thrmod_elogic_EMPTY_NONREG,
      PRE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0_2_107,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_DEBUG_RAM_EMPTY
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_olblk_gof_ovrflwl_OVERFLOW : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_olblk_gof_ovrflwl_OVERFLOW_and0000,
      Q => wrf_wr_err
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_reg : FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb,
      D => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      PRE => ARESET,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_reg_113
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb : FDP
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_reg_111,
      PRE => ARESET,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_reg : FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK,
      CE => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_fb_112,
      D => Fifo_For_16_Bit_wrf_BU2_almost_empty,
      PRE => ARESET,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_wr_rst_reg_111
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_int_0 : FDP
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      D => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_reg_113,
      PRE => ARESET,
      Q => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_normgen_inblk_rd_rst_fb
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_XST_VCC : VCC
    port map (
      P => Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_N1
    );
  Fifo_For_16_Bit_wrf_BU2_U0_gen_as_fgas_XST_GND : GND
    port map (
      G => Fifo_For_16_Bit_wrf_BU2_almost_empty
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ZBT_Std_ctrler is
  port (
    CLK_CORE : in STD_LOGIC := 'X'; 
    DATA_VALID : out STD_LOGIC; 
    BWB_N_IN : in STD_LOGIC := 'X'; 
    ZBT_CKE_N : out STD_LOGIC; 
    ZBT_BWA_N : out STD_LOGIC; 
    ZBT_CE2 : out STD_LOGIC; 
    SLEEP_MODE : in STD_LOGIC := 'X'; 
    ZBT_BWB_N : out STD_LOGIC; 
    BWC_N_IN : in STD_LOGIC := 'X'; 
    ZBT_OE_N : out STD_LOGIC; 
    ZBT_BWC_N : out STD_LOGIC; 
    IGNORE_CLK : in STD_LOGIC := 'X'; 
    BURST_MODE : in STD_LOGIC := 'X'; 
    ZBT_ZZ : out STD_LOGIC; 
    ZBT_WE_N : out STD_LOGIC; 
    BWD_N_IN : in STD_LOGIC := 'X'; 
    ZBT_BWD_N : out STD_LOGIC; 
    ZBT_CE_N : out STD_LOGIC; 
    ZBT_MODE : out STD_LOGIC; 
    ZBT_ADV_LD_N : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X'; 
    CMD_VALID : in STD_LOGIC := 'X'; 
    WRITE_N : in STD_LOGIC := 'X'; 
    ZBT_CE2_N : out STD_LOGIC; 
    BWA_N_IN : in STD_LOGIC := 'X'; 
    BURST : in STD_LOGIC := 'X'; 
    ZBT_DATA : inout STD_LOGIC_VECTOR ( 15 downto 0 ); 
    ZBT_ADD : out STD_LOGIC_VECTOR ( 19 downto 0 ); 
    DATA_RD : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    ADDRESS : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
    WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
  );
end ZBT_Std_ctrler;

architecture STRUCTURE of ZBT_Std_ctrler is
  signal NlwRenamedSignal_ZBT_CE2_N : STD_LOGIC; 
  signal NlwRenamedSig_OI_ZBT_WE_N : STD_LOGIC; 
  signal NlwRenamedSig_OI_ZBT_ADV_LD_N : STD_LOGIC; 
  signal ZBT_WE_Ni_or0000 : STD_LOGIC; 
  signal zbt_wr_delay1_117 : STD_LOGIC; 
  signal data_valid_out_118 : STD_LOGIC; 
  signal data_delay_1_15_119 : STD_LOGIC; 
  signal data_delay_1_14_120 : STD_LOGIC; 
  signal data_delay_1_13_121 : STD_LOGIC; 
  signal data_delay_1_12_122 : STD_LOGIC; 
  signal data_delay_1_11_123 : STD_LOGIC; 
  signal data_delay_1_10_124 : STD_LOGIC; 
  signal data_delay_1_9_125 : STD_LOGIC; 
  signal data_delay_1_8_126 : STD_LOGIC; 
  signal data_delay_1_7_127 : STD_LOGIC; 
  signal data_delay_1_6_128 : STD_LOGIC; 
  signal data_delay_1_5_129 : STD_LOGIC; 
  signal data_delay_1_4_130 : STD_LOGIC; 
  signal data_delay_1_3_131 : STD_LOGIC; 
  signal data_delay_1_2_132 : STD_LOGIC; 
  signal data_delay_1_1_133 : STD_LOGIC; 
  signal data_delay_1_0_134 : STD_LOGIC; 
  signal data_delay_0_15_135 : STD_LOGIC; 
  signal data_delay_0_14_136 : STD_LOGIC; 
  signal data_delay_0_13_137 : STD_LOGIC; 
  signal data_delay_0_12_138 : STD_LOGIC; 
  signal data_delay_0_11_139 : STD_LOGIC; 
  signal data_delay_0_10_140 : STD_LOGIC; 
  signal data_delay_0_9_141 : STD_LOGIC; 
  signal data_delay_0_8_142 : STD_LOGIC; 
  signal data_delay_0_7_143 : STD_LOGIC; 
  signal data_delay_0_6_144 : STD_LOGIC; 
  signal data_delay_0_5_145 : STD_LOGIC; 
  signal data_delay_0_4_146 : STD_LOGIC; 
  signal data_delay_0_3_147 : STD_LOGIC; 
  signal data_delay_0_2_148 : STD_LOGIC; 
  signal data_delay_0_1_149 : STD_LOGIC; 
  signal data_delay_0_0_150 : STD_LOGIC; 
  signal zbt_wr_delay1_not0001_norst : STD_LOGIC; 
  signal ARESET_inv : STD_LOGIC; 
  signal zbt_data_oe_11_inv : STD_LOGIC; 
  signal zbt_data_oe_9_inv : STD_LOGIC; 
  signal zbt_data_oe_10_inv : STD_LOGIC; 
  signal zbt_data_oe_14_inv : STD_LOGIC; 
  signal zbt_data_oe_12_inv : STD_LOGIC; 
  signal zbt_data_oe_13_inv : STD_LOGIC; 
  signal zbt_data_oe_1_inv : STD_LOGIC; 
  signal zbt_data_oe_15_inv : STD_LOGIC; 
  signal zbt_data_oe_0_inv : STD_LOGIC; 
  signal zbt_data_oe_4_inv : STD_LOGIC; 
  signal zbt_data_oe_2_inv : STD_LOGIC; 
  signal zbt_data_oe_3_inv : STD_LOGIC; 
  signal zbt_data_oe_7_inv : STD_LOGIC; 
  signal zbt_data_oe_5_inv : STD_LOGIC; 
  signal zbt_data_oe_6_inv : STD_LOGIC; 
  signal zbt_data_oe_8_inv : STD_LOGIC; 
  signal valid_read_cmd_in_1_BRB0_151 : STD_LOGIC; 
  signal valid_read_cmd_in_1_BRB1_152 : STD_LOGIC; 
  signal Mshreg_valid_read_cmd_in_1_BRB0_153 : STD_LOGIC; 
  signal Mshreg_valid_read_cmd_in_1_BRB1_154 : STD_LOGIC; 
  signal zbt_data_oe : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal valid_read_cmd_in : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal Data_to_mem : STD_LOGIC_VECTOR ( 15 downto 0 ); 
begin
  ZBT_CKE_N <= NlwRenamedSignal_ZBT_CE2_N;
  ZBT_BWA_N <= NlwRenamedSig_OI_ZBT_ADV_LD_N;
  ZBT_BWB_N <= NlwRenamedSig_OI_ZBT_ADV_LD_N;
  ZBT_OE_N <= NlwRenamedSig_OI_ZBT_ADV_LD_N;
  ZBT_BWC_N <= NlwRenamedSig_OI_ZBT_ADV_LD_N;
  ZBT_ZZ <= NlwRenamedSignal_ZBT_CE2_N;
  ZBT_WE_N <= NlwRenamedSig_OI_ZBT_WE_N;
  ZBT_BWD_N <= NlwRenamedSig_OI_ZBT_ADV_LD_N;
  ZBT_CE_N <= NlwRenamedSignal_ZBT_CE2_N;
  ZBT_MODE <= NlwRenamedSig_OI_ZBT_ADV_LD_N;
  ZBT_ADV_LD_N <= NlwRenamedSig_OI_ZBT_ADV_LD_N;
  ZBT_CE2_N <= NlwRenamedSignal_ZBT_CE2_N;
  XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_ZBT_ADV_LD_N
    );
  XST_VCC : VCC
    port map (
      P => zbt_wr_delay1_not0001_norst
    );
  ZBT_WE_Ni : FDP
    port map (
      C => CLK_CORE,
      D => ZBT_WE_Ni_or0000,
      PRE => ARESET,
      Q => NlwRenamedSig_OI_ZBT_WE_N
    );
  ZBT_ADD_0 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(0),
      Q => ZBT_ADD(0)
    );
  ZBT_ADD_1 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(1),
      Q => ZBT_ADD(1)
    );
  ZBT_ADD_2 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(2),
      Q => ZBT_ADD(2)
    );
  ZBT_ADD_3 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(3),
      Q => ZBT_ADD(3)
    );
  ZBT_ADD_4 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(4),
      Q => ZBT_ADD(4)
    );
  ZBT_ADD_5 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(5),
      Q => ZBT_ADD(5)
    );
  ZBT_ADD_6 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(6),
      Q => ZBT_ADD(6)
    );
  ZBT_ADD_7 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(7),
      Q => ZBT_ADD(7)
    );
  ZBT_ADD_8 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(8),
      Q => ZBT_ADD(8)
    );
  ZBT_ADD_9 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(9),
      Q => ZBT_ADD(9)
    );
  ZBT_ADD_10 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(10),
      Q => ZBT_ADD(10)
    );
  ZBT_ADD_11 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(11),
      Q => ZBT_ADD(11)
    );
  ZBT_ADD_12 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(12),
      Q => ZBT_ADD(12)
    );
  ZBT_ADD_13 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(13),
      Q => ZBT_ADD(13)
    );
  ZBT_ADD_14 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(14),
      Q => ZBT_ADD(14)
    );
  ZBT_ADD_15 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(15),
      Q => ZBT_ADD(15)
    );
  ZBT_ADD_16 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(16),
      Q => ZBT_ADD(16)
    );
  ZBT_ADD_17 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(17),
      Q => ZBT_ADD(17)
    );
  ZBT_ADD_18 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(18),
      Q => ZBT_ADD(18)
    );
  ZBT_ADD_19 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => ADDRESS(19),
      Q => ZBT_ADD(19)
    );
  ZBT_CE2_114 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => zbt_wr_delay1_not0001_norst,
      Q => ZBT_CE2
    );
  ZBT_CE2_N_115 : FDP
    port map (
      C => CLK_CORE,
      D => NlwRenamedSig_OI_ZBT_ADV_LD_N,
      PRE => ARESET,
      Q => NlwRenamedSignal_ZBT_CE2_N
    );
  data_delay_0_0 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => WR_DATA(0),
      Q => data_delay_0_0_150
    );
  data_delay_0_1 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => WR_DATA(1),
      Q => data_delay_0_1_149
    );
  data_delay_0_2 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => WR_DATA(2),
      Q => data_delay_0_2_148
    );
  data_delay_0_3 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => WR_DATA(3),
      Q => data_delay_0_3_147
    );
  data_delay_0_4 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => WR_DATA(4),
      Q => data_delay_0_4_146
    );
  data_delay_0_5 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => WR_DATA(5),
      Q => data_delay_0_5_145
    );
  data_delay_0_6 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => WR_DATA(6),
      Q => data_delay_0_6_144
    );
  data_delay_0_7 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => WR_DATA(7),
      Q => data_delay_0_7_143
    );
  data_delay_0_8 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => WR_DATA(8),
      Q => data_delay_0_8_142
    );
  data_delay_0_9 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => WR_DATA(9),
      Q => data_delay_0_9_141
    );
  data_delay_0_10 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => WR_DATA(10),
      Q => data_delay_0_10_140
    );
  data_delay_0_11 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => WR_DATA(11),
      Q => data_delay_0_11_139
    );
  data_delay_0_12 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => WR_DATA(12),
      Q => data_delay_0_12_138
    );
  data_delay_0_13 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => WR_DATA(13),
      Q => data_delay_0_13_137
    );
  data_delay_0_14 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => WR_DATA(14),
      Q => data_delay_0_14_136
    );
  data_delay_0_15 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => WR_DATA(15),
      Q => data_delay_0_15_135
    );
  data_delay_1_0 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_0_0_150,
      Q => data_delay_1_0_134
    );
  data_delay_1_1 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_0_1_149,
      Q => data_delay_1_1_133
    );
  data_delay_1_2 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_0_2_148,
      Q => data_delay_1_2_132
    );
  data_delay_1_3 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_0_3_147,
      Q => data_delay_1_3_131
    );
  data_delay_1_4 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_0_4_146,
      Q => data_delay_1_4_130
    );
  data_delay_1_5 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_0_5_145,
      Q => data_delay_1_5_129
    );
  data_delay_1_6 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_0_6_144,
      Q => data_delay_1_6_128
    );
  data_delay_1_7 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_0_7_143,
      Q => data_delay_1_7_127
    );
  data_delay_1_8 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_0_8_142,
      Q => data_delay_1_8_126
    );
  data_delay_1_9 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_0_9_141,
      Q => data_delay_1_9_125
    );
  data_delay_1_10 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_0_10_140,
      Q => data_delay_1_10_124
    );
  data_delay_1_11 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_0_11_139,
      Q => data_delay_1_11_123
    );
  data_delay_1_12 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_0_12_138,
      Q => data_delay_1_12_122
    );
  data_delay_1_13 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_0_13_137,
      Q => data_delay_1_13_121
    );
  data_delay_1_14 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_0_14_136,
      Q => data_delay_1_14_120
    );
  data_delay_1_15 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_0_15_135,
      Q => data_delay_1_15_119
    );
  zbt_wr_delay1 : FDR
    port map (
      C => CLK_CORE,
      D => zbt_wr_delay1_not0001_norst,
      R => NlwRenamedSig_OI_ZBT_WE_N,
      Q => zbt_wr_delay1_117
    );
  Data_to_mem_0 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_1_0_134,
      Q => Data_to_mem(0)
    );
  Data_to_mem_1 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_1_1_133,
      Q => Data_to_mem(1)
    );
  Data_to_mem_2 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_1_2_132,
      Q => Data_to_mem(2)
    );
  Data_to_mem_3 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_1_3_131,
      Q => Data_to_mem(3)
    );
  Data_to_mem_4 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_1_4_130,
      Q => Data_to_mem(4)
    );
  Data_to_mem_5 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_1_5_129,
      Q => Data_to_mem(5)
    );
  Data_to_mem_6 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_1_6_128,
      Q => Data_to_mem(6)
    );
  Data_to_mem_7 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_1_7_127,
      Q => Data_to_mem(7)
    );
  Data_to_mem_8 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_1_8_126,
      Q => Data_to_mem(8)
    );
  Data_to_mem_9 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_1_9_125,
      Q => Data_to_mem(9)
    );
  Data_to_mem_10 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_1_10_124,
      Q => Data_to_mem(10)
    );
  Data_to_mem_11 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_1_11_123,
      Q => Data_to_mem(11)
    );
  Data_to_mem_12 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_1_12_122,
      Q => Data_to_mem(12)
    );
  Data_to_mem_13 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_1_13_121,
      Q => Data_to_mem(13)
    );
  Data_to_mem_14 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_1_14_120,
      Q => Data_to_mem(14)
    );
  Data_to_mem_15 : FDC
    port map (
      C => CLK_CORE,
      CLR => ARESET,
      D => data_delay_1_15_119,
      Q => Data_to_mem(15)
    );
  zbt_data_oe_10 : FD
    port map (
      C => CLK_CORE,
      D => zbt_wr_delay1_117,
      Q => zbt_data_oe(10)
    );
  zbt_data_oe_11 : FD
    port map (
      C => CLK_CORE,
      D => zbt_wr_delay1_117,
      Q => zbt_data_oe(11)
    );
  zbt_data_oe_14 : FD
    port map (
      C => CLK_CORE,
      D => zbt_wr_delay1_117,
      Q => zbt_data_oe(14)
    );
  zbt_data_oe_12 : FD
    port map (
      C => CLK_CORE,
      D => zbt_wr_delay1_117,
      Q => zbt_data_oe(12)
    );
  zbt_data_oe_13 : FD
    port map (
      C => CLK_CORE,
      D => zbt_wr_delay1_117,
      Q => zbt_data_oe(13)
    );
  zbt_data_oe_1 : FD
    port map (
      C => CLK_CORE,
      D => zbt_wr_delay1_117,
      Q => zbt_data_oe(1)
    );
  zbt_data_oe_15 : FD
    port map (
      C => CLK_CORE,
      D => zbt_wr_delay1_117,
      Q => zbt_data_oe(15)
    );
  zbt_data_oe_0 : FD
    port map (
      C => CLK_CORE,
      D => zbt_wr_delay1_117,
      Q => zbt_data_oe(0)
    );
  zbt_data_oe_3 : FD
    port map (
      C => CLK_CORE,
      D => zbt_wr_delay1_117,
      Q => zbt_data_oe(3)
    );
  zbt_data_oe_2 : FD
    port map (
      C => CLK_CORE,
      D => zbt_wr_delay1_117,
      Q => zbt_data_oe(2)
    );
  zbt_data_oe_4 : FD
    port map (
      C => CLK_CORE,
      D => zbt_wr_delay1_117,
      Q => zbt_data_oe(4)
    );
  zbt_data_oe_5 : FD
    port map (
      C => CLK_CORE,
      D => zbt_wr_delay1_117,
      Q => zbt_data_oe(5)
    );
  zbt_data_oe_6 : FD
    port map (
      C => CLK_CORE,
      D => zbt_wr_delay1_117,
      Q => zbt_data_oe(6)
    );
  zbt_data_oe_7 : FD
    port map (
      C => CLK_CORE,
      D => zbt_wr_delay1_117,
      Q => zbt_data_oe(7)
    );
  zbt_data_oe_8 : FD
    port map (
      C => CLK_CORE,
      D => zbt_wr_delay1_117,
      Q => zbt_data_oe(8)
    );
  zbt_data_oe_9 : FD
    port map (
      C => CLK_CORE,
      D => zbt_wr_delay1_117,
      Q => zbt_data_oe(9)
    );
  data_valid_out : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => ARESET_inv,
      D => valid_read_cmd_in(1),
      Q => data_valid_out_118
    );
  DATA_VALID_116 : FDR
    port map (
      C => CLK_CORE,
      D => data_valid_out_118,
      R => ARESET,
      Q => DATA_VALID
    );
  ZBT_DATA_11_Data_to_mem_11_Q : BUFT
    port map (
      I => Data_to_mem(11),
      T => zbt_data_oe_11_inv,
      O => ZBT_DATA(11)
    );
  ZBT_DATA_9_Data_to_mem_9_Q : BUFT
    port map (
      I => Data_to_mem(9),
      T => zbt_data_oe_9_inv,
      O => ZBT_DATA(9)
    );
  ZBT_DATA_10_Data_to_mem_10_Q : BUFT
    port map (
      I => Data_to_mem(10),
      T => zbt_data_oe_10_inv,
      O => ZBT_DATA(10)
    );
  ZBT_DATA_14_Data_to_mem_14_Q : BUFT
    port map (
      I => Data_to_mem(14),
      T => zbt_data_oe_14_inv,
      O => ZBT_DATA(14)
    );
  ZBT_DATA_12_Data_to_mem_12_Q : BUFT
    port map (
      I => Data_to_mem(12),
      T => zbt_data_oe_12_inv,
      O => ZBT_DATA(12)
    );
  ZBT_DATA_13_Data_to_mem_13_Q : BUFT
    port map (
      I => Data_to_mem(13),
      T => zbt_data_oe_13_inv,
      O => ZBT_DATA(13)
    );
  ZBT_DATA_1_Data_to_mem_1_Q : BUFT
    port map (
      I => Data_to_mem(1),
      T => zbt_data_oe_1_inv,
      O => ZBT_DATA(1)
    );
  ZBT_DATA_15_Data_to_mem_15_Q : BUFT
    port map (
      I => Data_to_mem(15),
      T => zbt_data_oe_15_inv,
      O => ZBT_DATA(15)
    );
  ZBT_DATA_0_Data_to_mem_0_Q : BUFT
    port map (
      I => Data_to_mem(0),
      T => zbt_data_oe_0_inv,
      O => ZBT_DATA(0)
    );
  ZBT_DATA_4_Data_to_mem_4_Q : BUFT
    port map (
      I => Data_to_mem(4),
      T => zbt_data_oe_4_inv,
      O => ZBT_DATA(4)
    );
  ZBT_DATA_2_Data_to_mem_2_Q : BUFT
    port map (
      I => Data_to_mem(2),
      T => zbt_data_oe_2_inv,
      O => ZBT_DATA(2)
    );
  ZBT_DATA_3_Data_to_mem_3_Q : BUFT
    port map (
      I => Data_to_mem(3),
      T => zbt_data_oe_3_inv,
      O => ZBT_DATA(3)
    );
  ZBT_DATA_7_Data_to_mem_7_Q : BUFT
    port map (
      I => Data_to_mem(7),
      T => zbt_data_oe_7_inv,
      O => ZBT_DATA(7)
    );
  ZBT_DATA_5_Data_to_mem_5_Q : BUFT
    port map (
      I => Data_to_mem(5),
      T => zbt_data_oe_5_inv,
      O => ZBT_DATA(5)
    );
  ZBT_DATA_6_Data_to_mem_6_Q : BUFT
    port map (
      I => Data_to_mem(6),
      T => zbt_data_oe_6_inv,
      O => ZBT_DATA(6)
    );
  ZBT_DATA_8_Data_to_mem_8_Q : BUFT
    port map (
      I => Data_to_mem(8),
      T => zbt_data_oe_8_inv,
      O => ZBT_DATA(8)
    );
  DATA_RD_0 : FDR
    port map (
      C => CLK_CORE,
      D => ZBT_DATA(0),
      R => ARESET,
      Q => DATA_RD(0)
    );
  DATA_RD_1 : FDR
    port map (
      C => CLK_CORE,
      D => ZBT_DATA(1),
      R => ARESET,
      Q => DATA_RD(1)
    );
  DATA_RD_2 : FDR
    port map (
      C => CLK_CORE,
      D => ZBT_DATA(2),
      R => ARESET,
      Q => DATA_RD(2)
    );
  DATA_RD_3 : FDR
    port map (
      C => CLK_CORE,
      D => ZBT_DATA(3),
      R => ARESET,
      Q => DATA_RD(3)
    );
  DATA_RD_4 : FDR
    port map (
      C => CLK_CORE,
      D => ZBT_DATA(4),
      R => ARESET,
      Q => DATA_RD(4)
    );
  DATA_RD_5 : FDR
    port map (
      C => CLK_CORE,
      D => ZBT_DATA(5),
      R => ARESET,
      Q => DATA_RD(5)
    );
  DATA_RD_6 : FDR
    port map (
      C => CLK_CORE,
      D => ZBT_DATA(6),
      R => ARESET,
      Q => DATA_RD(6)
    );
  DATA_RD_7 : FDR
    port map (
      C => CLK_CORE,
      D => ZBT_DATA(7),
      R => ARESET,
      Q => DATA_RD(7)
    );
  DATA_RD_8 : FDR
    port map (
      C => CLK_CORE,
      D => ZBT_DATA(8),
      R => ARESET,
      Q => DATA_RD(8)
    );
  DATA_RD_9 : FDR
    port map (
      C => CLK_CORE,
      D => ZBT_DATA(9),
      R => ARESET,
      Q => DATA_RD(9)
    );
  DATA_RD_10 : FDR
    port map (
      C => CLK_CORE,
      D => ZBT_DATA(10),
      R => ARESET,
      Q => DATA_RD(10)
    );
  DATA_RD_11 : FDR
    port map (
      C => CLK_CORE,
      D => ZBT_DATA(11),
      R => ARESET,
      Q => DATA_RD(11)
    );
  DATA_RD_12 : FDR
    port map (
      C => CLK_CORE,
      D => ZBT_DATA(12),
      R => ARESET,
      Q => DATA_RD(12)
    );
  DATA_RD_13 : FDR
    port map (
      C => CLK_CORE,
      D => ZBT_DATA(13),
      R => ARESET,
      Q => DATA_RD(13)
    );
  DATA_RD_14 : FDR
    port map (
      C => CLK_CORE,
      D => ZBT_DATA(14),
      R => ARESET,
      Q => DATA_RD(14)
    );
  DATA_RD_15 : FDR
    port map (
      C => CLK_CORE,
      D => ZBT_DATA(15),
      R => ARESET,
      Q => DATA_RD(15)
    );
  valid_read_cmd1 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => valid_read_cmd_in_1_BRB0_151,
      I1 => valid_read_cmd_in_1_BRB1_152,
      O => valid_read_cmd_in(1)
    );
  ZBT_WE_Ni_or00001 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => CMD_VALID,
      I1 => WRITE_N,
      O => ZBT_WE_Ni_or0000
    );
  ARESET_inv1_INV_0 : INV
    port map (
      I => ARESET,
      O => ARESET_inv
    );
  zbt_data_oe_9_inv1_INV_0 : INV
    port map (
      I => zbt_data_oe(9),
      O => zbt_data_oe_9_inv
    );
  zbt_data_oe_8_inv1_INV_0 : INV
    port map (
      I => zbt_data_oe(8),
      O => zbt_data_oe_8_inv
    );
  zbt_data_oe_7_inv1_INV_0 : INV
    port map (
      I => zbt_data_oe(7),
      O => zbt_data_oe_7_inv
    );
  zbt_data_oe_6_inv1_INV_0 : INV
    port map (
      I => zbt_data_oe(6),
      O => zbt_data_oe_6_inv
    );
  zbt_data_oe_5_inv1_INV_0 : INV
    port map (
      I => zbt_data_oe(5),
      O => zbt_data_oe_5_inv
    );
  zbt_data_oe_4_inv1_INV_0 : INV
    port map (
      I => zbt_data_oe(4),
      O => zbt_data_oe_4_inv
    );
  zbt_data_oe_3_inv1_INV_0 : INV
    port map (
      I => zbt_data_oe(3),
      O => zbt_data_oe_3_inv
    );
  zbt_data_oe_2_inv1_INV_0 : INV
    port map (
      I => zbt_data_oe(2),
      O => zbt_data_oe_2_inv
    );
  zbt_data_oe_1_inv1_INV_0 : INV
    port map (
      I => zbt_data_oe(1),
      O => zbt_data_oe_1_inv
    );
  zbt_data_oe_15_inv1_INV_0 : INV
    port map (
      I => zbt_data_oe(15),
      O => zbt_data_oe_15_inv
    );
  zbt_data_oe_14_inv1_INV_0 : INV
    port map (
      I => zbt_data_oe(14),
      O => zbt_data_oe_14_inv
    );
  zbt_data_oe_13_inv1_INV_0 : INV
    port map (
      I => zbt_data_oe(13),
      O => zbt_data_oe_13_inv
    );
  zbt_data_oe_12_inv1_INV_0 : INV
    port map (
      I => zbt_data_oe(12),
      O => zbt_data_oe_12_inv
    );
  zbt_data_oe_11_inv1_INV_0 : INV
    port map (
      I => zbt_data_oe(11),
      O => zbt_data_oe_11_inv
    );
  zbt_data_oe_10_inv1_INV_0 : INV
    port map (
      I => zbt_data_oe(10),
      O => zbt_data_oe_10_inv
    );
  zbt_data_oe_0_inv1_INV_0 : INV
    port map (
      I => zbt_data_oe(0),
      O => zbt_data_oe_0_inv
    );
  Mshreg_valid_read_cmd_in_1_BRB0 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_ZBT_ADV_LD_N,
      A1 => NlwRenamedSig_OI_ZBT_ADV_LD_N,
      A2 => NlwRenamedSig_OI_ZBT_ADV_LD_N,
      A3 => NlwRenamedSig_OI_ZBT_ADV_LD_N,
      CE => ARESET_inv,
      CLK => CLK_CORE,
      D => WRITE_N,
      Q => Mshreg_valid_read_cmd_in_1_BRB0_153
    );
  valid_read_cmd_in_1_BRB0 : FDE
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      CE => ARESET_inv,
      D => Mshreg_valid_read_cmd_in_1_BRB0_153,
      Q => valid_read_cmd_in_1_BRB0_151
    );
  Mshreg_valid_read_cmd_in_1_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_ZBT_ADV_LD_N,
      A1 => NlwRenamedSig_OI_ZBT_ADV_LD_N,
      A2 => NlwRenamedSig_OI_ZBT_ADV_LD_N,
      A3 => NlwRenamedSig_OI_ZBT_ADV_LD_N,
      CE => ARESET_inv,
      CLK => CLK_CORE,
      D => CMD_VALID,
      Q => Mshreg_valid_read_cmd_in_1_BRB1_154
    );
  valid_read_cmd_in_1_BRB1 : FDE
    port map (
      C => CLK_CORE,
      CE => ARESET_inv,
      D => Mshreg_valid_read_cmd_in_1_BRB1_154,
      Q => valid_read_cmd_in_1_BRB1_152
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity Memory_Rqst_Fifo_interface is
  port (
    CLK_CORE : in STD_LOGIC := 'X'; 
    WRITE_EN_N : out STD_LOGIC; 
    RAF_EMPTY : in STD_LOGIC := 'X'; 
    WRF_RD_EN : out STD_LOGIC; 
    RAF_RD_ACK : in STD_LOGIC := 'X'; 
    RDF_AFULL : in STD_LOGIC := 'X'; 
    WRF_EMPTY : in STD_LOGIC := 'X'; 
    RDF_WR_EN : out STD_LOGIC; 
    DATA_READ_VALID : in STD_LOGIC := 'X'; 
    ARESET : in STD_LOGIC := 'X'; 
    CMD_VALID : out STD_LOGIC; 
    WRF_RD_ACK : in STD_LOGIC := 'X'; 
    RAF_RD_EN : out STD_LOGIC; 
    ADDRESS : out STD_LOGIC_VECTOR ( 19 downto 0 ); 
    DATA_TO_MEM : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    RDF_DIN : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    RAF_DOUT : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
    DATA_FROM_MEM : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    WRF_DOUT : in STD_LOGIC_VECTOR ( 35 downto 0 ) 
  );
end Memory_Rqst_Fifo_interface;

architecture STRUCTURE of Memory_Rqst_Fifo_interface is
  signal NlwRenamedSig_OI_WRF_RD_EN : STD_LOGIC; 
  signal NlwRenamedSig_OI_RAF_RD_EN : STD_LOGIC; 
  signal s_read_en_mux0002_160 : STD_LOGIC; 
  signal ADDRESS_not0001 : STD_LOGIC; 
  signal s_read_en_161 : STD_LOGIC; 
  signal s_write_en_162 : STD_LOGIC; 
  signal RAF_RD_EN_mux0000_163 : STD_LOGIC; 
  signal CMD_VALID_mux0003 : STD_LOGIC; 
  signal WRITE_EN_N_or0000 : STD_LOGIC; 
  signal DATA_TO_MEM_not0001 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal FIFO_INTERF_SM_FFd2_In : STD_LOGIC; 
  signal FIFO_INTERF_SM_FFd1_In : STD_LOGIC; 
  signal FIFO_INTERF_SM_FFd2_164 : STD_LOGIC; 
  signal FIFO_INTERF_SM_FFd1_165 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N35 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N37 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N39 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal ADDRESS_mux0000 : STD_LOGIC_VECTOR ( 35 downto 16 ); 
begin
  WRF_RD_EN <= NlwRenamedSig_OI_WRF_RD_EN;
  RAF_RD_EN <= NlwRenamedSig_OI_RAF_RD_EN;
  XST_GND : GND
    port map (
      G => N0
    );
  WRITE_EN_N_155 : FDS
    port map (
      C => CLK_CORE,
      D => N0,
      S => WRITE_EN_N_or0000,
      Q => WRITE_EN_N
    );
  s_read_en : FDR
    port map (
      C => CLK_CORE,
      D => s_read_en_mux0002_160,
      R => ARESET,
      Q => s_read_en_161
    );
  RDF_WR_EN_156 : FDR
    port map (
      C => CLK_CORE,
      D => DATA_READ_VALID,
      R => ARESET,
      Q => RDF_WR_EN
    );
  ADDRESS_0 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(16),
      Q => ADDRESS(0)
    );
  ADDRESS_1 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(17),
      Q => ADDRESS(1)
    );
  ADDRESS_2 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(18),
      Q => ADDRESS(2)
    );
  ADDRESS_3 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(19),
      Q => ADDRESS(3)
    );
  ADDRESS_4 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(20),
      Q => ADDRESS(4)
    );
  ADDRESS_5 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(21),
      Q => ADDRESS(5)
    );
  ADDRESS_6 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(22),
      Q => ADDRESS(6)
    );
  ADDRESS_7 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(23),
      Q => ADDRESS(7)
    );
  ADDRESS_8 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(24),
      Q => ADDRESS(8)
    );
  ADDRESS_9 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(25),
      Q => ADDRESS(9)
    );
  ADDRESS_10 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(26),
      Q => ADDRESS(10)
    );
  ADDRESS_11 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(27),
      Q => ADDRESS(11)
    );
  ADDRESS_12 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(28),
      Q => ADDRESS(12)
    );
  ADDRESS_13 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(29),
      Q => ADDRESS(13)
    );
  ADDRESS_14 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(30),
      Q => ADDRESS(14)
    );
  ADDRESS_15 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(31),
      Q => ADDRESS(15)
    );
  ADDRESS_16 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(32),
      Q => ADDRESS(16)
    );
  ADDRESS_17 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(33),
      Q => ADDRESS(17)
    );
  ADDRESS_18 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(34),
      Q => ADDRESS(18)
    );
  ADDRESS_19 : FDE
    port map (
      C => CLK_CORE,
      CE => ADDRESS_not0001,
      D => ADDRESS_mux0000(35),
      Q => ADDRESS(19)
    );
  RAF_RD_EN_157 : FDR
    port map (
      C => CLK_CORE,
      D => RAF_RD_EN_mux0000_163,
      R => ARESET,
      Q => NlwRenamedSig_OI_RAF_RD_EN
    );
  CMD_VALID_158 : FDR
    port map (
      C => CLK_CORE,
      D => CMD_VALID_mux0003,
      R => ARESET,
      Q => CMD_VALID
    );
  DATA_TO_MEM_0 : FDE
    port map (
      C => CLK_CORE,
      CE => DATA_TO_MEM_not0001,
      D => WRF_DOUT(0),
      Q => DATA_TO_MEM(0)
    );
  DATA_TO_MEM_1 : FDE
    port map (
      C => CLK_CORE,
      CE => DATA_TO_MEM_not0001,
      D => WRF_DOUT(1),
      Q => DATA_TO_MEM(1)
    );
  DATA_TO_MEM_2 : FDE
    port map (
      C => CLK_CORE,
      CE => DATA_TO_MEM_not0001,
      D => WRF_DOUT(2),
      Q => DATA_TO_MEM(2)
    );
  DATA_TO_MEM_3 : FDE
    port map (
      C => CLK_CORE,
      CE => DATA_TO_MEM_not0001,
      D => WRF_DOUT(3),
      Q => DATA_TO_MEM(3)
    );
  DATA_TO_MEM_4 : FDE
    port map (
      C => CLK_CORE,
      CE => DATA_TO_MEM_not0001,
      D => WRF_DOUT(4),
      Q => DATA_TO_MEM(4)
    );
  DATA_TO_MEM_5 : FDE
    port map (
      C => CLK_CORE,
      CE => DATA_TO_MEM_not0001,
      D => WRF_DOUT(5),
      Q => DATA_TO_MEM(5)
    );
  DATA_TO_MEM_6 : FDE
    port map (
      C => CLK_CORE,
      CE => DATA_TO_MEM_not0001,
      D => WRF_DOUT(6),
      Q => DATA_TO_MEM(6)
    );
  DATA_TO_MEM_7 : FDE
    port map (
      C => CLK_CORE,
      CE => DATA_TO_MEM_not0001,
      D => WRF_DOUT(7),
      Q => DATA_TO_MEM(7)
    );
  DATA_TO_MEM_8 : FDE
    port map (
      C => CLK_CORE,
      CE => DATA_TO_MEM_not0001,
      D => WRF_DOUT(8),
      Q => DATA_TO_MEM(8)
    );
  DATA_TO_MEM_9 : FDE
    port map (
      C => CLK_CORE,
      CE => DATA_TO_MEM_not0001,
      D => WRF_DOUT(9),
      Q => DATA_TO_MEM(9)
    );
  DATA_TO_MEM_10 : FDE
    port map (
      C => CLK_CORE,
      CE => DATA_TO_MEM_not0001,
      D => WRF_DOUT(10),
      Q => DATA_TO_MEM(10)
    );
  DATA_TO_MEM_11 : FDE
    port map (
      C => CLK_CORE,
      CE => DATA_TO_MEM_not0001,
      D => WRF_DOUT(11),
      Q => DATA_TO_MEM(11)
    );
  DATA_TO_MEM_12 : FDE
    port map (
      C => CLK_CORE,
      CE => DATA_TO_MEM_not0001,
      D => WRF_DOUT(12),
      Q => DATA_TO_MEM(12)
    );
  DATA_TO_MEM_13 : FDE
    port map (
      C => CLK_CORE,
      CE => DATA_TO_MEM_not0001,
      D => WRF_DOUT(13),
      Q => DATA_TO_MEM(13)
    );
  DATA_TO_MEM_14 : FDE
    port map (
      C => CLK_CORE,
      CE => DATA_TO_MEM_not0001,
      D => WRF_DOUT(14),
      Q => DATA_TO_MEM(14)
    );
  DATA_TO_MEM_15 : FDE
    port map (
      C => CLK_CORE,
      CE => DATA_TO_MEM_not0001,
      D => WRF_DOUT(15),
      Q => DATA_TO_MEM(15)
    );
  RDF_DIN_0 : FDR
    port map (
      C => CLK_CORE,
      D => DATA_FROM_MEM(0),
      R => ARESET,
      Q => RDF_DIN(0)
    );
  RDF_DIN_1 : FDR
    port map (
      C => CLK_CORE,
      D => DATA_FROM_MEM(1),
      R => ARESET,
      Q => RDF_DIN(1)
    );
  RDF_DIN_2 : FDR
    port map (
      C => CLK_CORE,
      D => DATA_FROM_MEM(2),
      R => ARESET,
      Q => RDF_DIN(2)
    );
  RDF_DIN_3 : FDR
    port map (
      C => CLK_CORE,
      D => DATA_FROM_MEM(3),
      R => ARESET,
      Q => RDF_DIN(3)
    );
  RDF_DIN_4 : FDR
    port map (
      C => CLK_CORE,
      D => DATA_FROM_MEM(4),
      R => ARESET,
      Q => RDF_DIN(4)
    );
  RDF_DIN_5 : FDR
    port map (
      C => CLK_CORE,
      D => DATA_FROM_MEM(5),
      R => ARESET,
      Q => RDF_DIN(5)
    );
  RDF_DIN_6 : FDR
    port map (
      C => CLK_CORE,
      D => DATA_FROM_MEM(6),
      R => ARESET,
      Q => RDF_DIN(6)
    );
  RDF_DIN_7 : FDR
    port map (
      C => CLK_CORE,
      D => DATA_FROM_MEM(7),
      R => ARESET,
      Q => RDF_DIN(7)
    );
  RDF_DIN_8 : FDR
    port map (
      C => CLK_CORE,
      D => DATA_FROM_MEM(8),
      R => ARESET,
      Q => RDF_DIN(8)
    );
  RDF_DIN_9 : FDR
    port map (
      C => CLK_CORE,
      D => DATA_FROM_MEM(9),
      R => ARESET,
      Q => RDF_DIN(9)
    );
  RDF_DIN_10 : FDR
    port map (
      C => CLK_CORE,
      D => DATA_FROM_MEM(10),
      R => ARESET,
      Q => RDF_DIN(10)
    );
  RDF_DIN_11 : FDR
    port map (
      C => CLK_CORE,
      D => DATA_FROM_MEM(11),
      R => ARESET,
      Q => RDF_DIN(11)
    );
  RDF_DIN_12 : FDR
    port map (
      C => CLK_CORE,
      D => DATA_FROM_MEM(12),
      R => ARESET,
      Q => RDF_DIN(12)
    );
  RDF_DIN_13 : FDR
    port map (
      C => CLK_CORE,
      D => DATA_FROM_MEM(13),
      R => ARESET,
      Q => RDF_DIN(13)
    );
  RDF_DIN_14 : FDR
    port map (
      C => CLK_CORE,
      D => DATA_FROM_MEM(14),
      R => ARESET,
      Q => RDF_DIN(14)
    );
  RDF_DIN_15 : FDR
    port map (
      C => CLK_CORE,
      D => DATA_FROM_MEM(15),
      R => ARESET,
      Q => RDF_DIN(15)
    );
  FIFO_INTERF_SM_FFd2 : FDS
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      D => FIFO_INTERF_SM_FFd2_In,
      S => ARESET,
      Q => FIFO_INTERF_SM_FFd2_164
    );
  FIFO_INTERF_SM_FFd1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => CLK_CORE,
      D => FIFO_INTERF_SM_FFd1_In,
      R => ARESET,
      Q => FIFO_INTERF_SM_FFd1_165
    );
  ADDRESS_mux0000_35_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(19),
      I2 => WRF_DOUT(35),
      O => ADDRESS_mux0000(35)
    );
  ADDRESS_mux0000_34_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(18),
      I2 => WRF_DOUT(34),
      O => ADDRESS_mux0000(34)
    );
  ADDRESS_mux0000_33_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(17),
      I2 => WRF_DOUT(33),
      O => ADDRESS_mux0000(33)
    );
  ADDRESS_mux0000_32_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(16),
      I2 => WRF_DOUT(32),
      O => ADDRESS_mux0000(32)
    );
  ADDRESS_mux0000_31_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(15),
      I2 => WRF_DOUT(31),
      O => ADDRESS_mux0000(31)
    );
  ADDRESS_mux0000_30_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(14),
      I2 => WRF_DOUT(30),
      O => ADDRESS_mux0000(30)
    );
  ADDRESS_mux0000_29_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(13),
      I2 => WRF_DOUT(29),
      O => ADDRESS_mux0000(29)
    );
  ADDRESS_mux0000_28_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(12),
      I2 => WRF_DOUT(28),
      O => ADDRESS_mux0000(28)
    );
  ADDRESS_mux0000_27_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(11),
      I2 => WRF_DOUT(27),
      O => ADDRESS_mux0000(27)
    );
  ADDRESS_mux0000_26_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(10),
      I2 => WRF_DOUT(26),
      O => ADDRESS_mux0000(26)
    );
  ADDRESS_mux0000_25_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(9),
      I2 => WRF_DOUT(25),
      O => ADDRESS_mux0000(25)
    );
  ADDRESS_mux0000_24_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(8),
      I2 => WRF_DOUT(24),
      O => ADDRESS_mux0000(24)
    );
  ADDRESS_mux0000_23_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(7),
      I2 => WRF_DOUT(23),
      O => ADDRESS_mux0000(23)
    );
  ADDRESS_mux0000_22_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(6),
      I2 => WRF_DOUT(22),
      O => ADDRESS_mux0000(22)
    );
  ADDRESS_mux0000_21_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(5),
      I2 => WRF_DOUT(21),
      O => ADDRESS_mux0000(21)
    );
  ADDRESS_mux0000_20_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(4),
      I2 => WRF_DOUT(20),
      O => ADDRESS_mux0000(20)
    );
  ADDRESS_mux0000_19_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(3),
      I2 => WRF_DOUT(19),
      O => ADDRESS_mux0000(19)
    );
  ADDRESS_mux0000_18_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(2),
      I2 => WRF_DOUT(18),
      O => ADDRESS_mux0000(18)
    );
  ADDRESS_mux0000_17_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(1),
      I2 => WRF_DOUT(17),
      O => ADDRESS_mux0000(17)
    );
  ADDRESS_mux0000_16_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_DOUT(0),
      I2 => WRF_DOUT(16),
      O => ADDRESS_mux0000(16)
    );
  CMD_VALID_mux00031 : LUT4
    generic map(
      INIT => X"EA40"
    )
    port map (
      I0 => s_write_en_162,
      I1 => RAF_RD_ACK,
      I2 => s_read_en_161,
      I3 => WRF_RD_ACK,
      O => CMD_VALID_mux0003
    );
  DATA_TO_MEM_not00011 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => ARESET,
      I1 => s_write_en_162,
      O => DATA_TO_MEM_not0001
    );
  ADDRESS_not00011 : LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => ARESET,
      I1 => s_read_en_161,
      I2 => s_write_en_162,
      O => ADDRESS_not0001
    );
  WRITE_EN_N_or00001 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => s_write_en_162,
      I1 => ARESET,
      O => WRITE_EN_N_or0000
    );
  FIFO_INTERF_SM_FFd1_In1 : LUT4
    generic map(
      INIT => X"AF23"
    )
    port map (
      I0 => FIFO_INTERF_SM_FFd1_165,
      I1 => N4,
      I2 => FIFO_INTERF_SM_FFd2_164,
      I3 => WRF_RD_ACK,
      O => FIFO_INTERF_SM_FFd1_In
    );
  s_write_en_mux0000111 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => RAF_RD_ACK,
      I1 => RDF_AFULL,
      O => N4
    );
  WRF_RD_EN_mux000121 : LUT4
    generic map(
      INIT => X"80AA"
    )
    port map (
      I0 => WRF_RD_ACK,
      I1 => N4,
      I2 => FIFO_INTERF_SM_FFd1_165,
      I3 => FIFO_INTERF_SM_FFd2_164,
      O => FIFO_INTERF_SM_FFd2_In
    );
  WRF_RD_EN_159 : FDRS
    port map (
      C => CLK_CORE,
      D => N34,
      R => ARESET,
      S => FIFO_INTERF_SM_FFd2_In,
      Q => NlwRenamedSig_OI_WRF_RD_EN
    );
  WRF_RD_EN_mux000111 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => NlwRenamedSig_OI_WRF_RD_EN,
      I1 => FIFO_INTERF_SM_FFd1_165,
      I2 => FIFO_INTERF_SM_FFd2_164,
      O => N34
    );
  s_write_en : FDRS
    port map (
      C => CLK_CORE,
      D => N35,
      R => ARESET,
      S => FIFO_INTERF_SM_FFd2_In,
      Q => s_write_en_162
    );
  s_write_en_mux000011 : LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => FIFO_INTERF_SM_FFd1_165,
      I1 => FIFO_INTERF_SM_FFd2_164,
      I2 => s_write_en_162,
      O => N35
    );
  RAF_RD_EN_mux0000 : MUXF5
    port map (
      I0 => N36,
      I1 => N37,
      S => N4,
      O => RAF_RD_EN_mux0000_163
    );
  RAF_RD_EN_mux0000_F : LUT4
    generic map(
      INIT => X"E4EF"
    )
    port map (
      I0 => FIFO_INTERF_SM_FFd1_165,
      I1 => NlwRenamedSig_OI_RAF_RD_EN,
      I2 => FIFO_INTERF_SM_FFd2_164,
      I3 => WRF_RD_ACK,
      O => N36
    );
  RAF_RD_EN_mux0000_G : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => NlwRenamedSig_OI_RAF_RD_EN,
      I1 => FIFO_INTERF_SM_FFd1_165,
      I2 => FIFO_INTERF_SM_FFd2_164,
      O => N37
    );
  s_read_en_mux0002 : MUXF5
    port map (
      I0 => N38,
      I1 => N39,
      S => FIFO_INTERF_SM_FFd2_164,
      O => s_read_en_mux0002_160
    );
  s_read_en_mux0002_F : LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => WRF_RD_ACK,
      I1 => RAF_RD_ACK,
      I2 => RDF_AFULL,
      O => N38
    );
  s_read_en_mux0002_G : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => FIFO_INTERF_SM_FFd1_165,
      I1 => RAF_RD_ACK,
      I2 => RDF_AFULL,
      I3 => s_read_en_161,
      O => N39
    );
  XST_VCC : VCC
    port map (
      P => N40
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity ZBT_CONTROL is
  port (
    CLK : in STD_LOGIC := 'X'; 
    CLK_CORE : in STD_LOGIC := 'X'; 
    ZBT_CKE_N : out STD_LOGIC; 
    ZBT_BWA_N : out STD_LOGIC; 
    WR_IDLE : out STD_LOGIC; 
    ZBT_CE2 : out STD_LOGIC; 
    RD_ADD_EN : in STD_LOGIC := 'X'; 
    RD_DATA_EN : in STD_LOGIC := 'X'; 
    ZBT_BWB_N : out STD_LOGIC; 
    ZBT_OE_N : out STD_LOGIC; 
    SELF_TEST_PASS : out STD_LOGIC; 
    CTRL_BUSY : out STD_LOGIC; 
    WR_EN : in STD_LOGIC := 'X'; 
    ZBT_ZZ : out STD_LOGIC; 
    ZBT_WE_N : out STD_LOGIC; 
    RD_DVAL : out STD_LOGIC; 
    ZBT_CE_N : out STD_LOGIC; 
    ZBT_ADV_LD_N : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X'; 
    RD_IDLE : out STD_LOGIC; 
    FIFO_ERR : out STD_LOGIC; 
    ZBT_LBO_N : out STD_LOGIC; 
    TEST_ERROR_FOUND : out STD_LOGIC; 
    ZBT_CE2_N : out STD_LOGIC; 
    RD_DATA_BUSY : in STD_LOGIC := 'X'; 
    RD_ADD_AFULL : out STD_LOGIC; 
    WR_AFULL : out STD_LOGIC; 
    ZBT_DATA : inout STD_LOGIC_VECTOR ( 15 downto 0 ); 
    ZBT_ADD : out STD_LOGIC_VECTOR ( 19 downto 0 ); 
    RD_DATA : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    WR_ADD : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
    WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    RD_ADD : in STD_LOGIC_VECTOR ( 19 downto 0 ) 
  );
end ZBT_CONTROL;

architecture STRUCTURE of ZBT_CONTROL is
  component Memory_Rqst_Fifo_interface
    port (
      CLK_CORE : in STD_LOGIC := 'X'; 
      WRITE_EN_N : out STD_LOGIC; 
      RAF_EMPTY : in STD_LOGIC := 'X'; 
      WRF_RD_EN : out STD_LOGIC; 
      RAF_RD_ACK : in STD_LOGIC := 'X'; 
      RDF_AFULL : in STD_LOGIC := 'X'; 
      WRF_EMPTY : in STD_LOGIC := 'X'; 
      RDF_WR_EN : out STD_LOGIC; 
      DATA_READ_VALID : in STD_LOGIC := 'X'; 
      ARESET : in STD_LOGIC := 'X'; 
      CMD_VALID : out STD_LOGIC; 
      WRF_RD_ACK : in STD_LOGIC := 'X'; 
      RAF_RD_EN : out STD_LOGIC; 
      ADDRESS : out STD_LOGIC_VECTOR ( 19 downto 0 ); 
      DATA_TO_MEM : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      RDF_DIN : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      RAF_DOUT : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
      DATA_FROM_MEM : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      WRF_DOUT : in STD_LOGIC_VECTOR ( 35 downto 0 ) 
    );
  end component;
  component ZBT_Std_ctrler
    port (
      CLK_CORE : in STD_LOGIC := 'X'; 
      DATA_VALID : out STD_LOGIC; 
      BWB_N_IN : in STD_LOGIC := 'X'; 
      ZBT_CKE_N : out STD_LOGIC; 
      ZBT_BWA_N : out STD_LOGIC; 
      ZBT_CE2 : out STD_LOGIC; 
      SLEEP_MODE : in STD_LOGIC := 'X'; 
      ZBT_BWB_N : out STD_LOGIC; 
      BWC_N_IN : in STD_LOGIC := 'X'; 
      ZBT_OE_N : out STD_LOGIC; 
      ZBT_BWC_N : out STD_LOGIC; 
      IGNORE_CLK : in STD_LOGIC := 'X'; 
      BURST_MODE : in STD_LOGIC := 'X'; 
      ZBT_ZZ : out STD_LOGIC; 
      ZBT_WE_N : out STD_LOGIC; 
      BWD_N_IN : in STD_LOGIC := 'X'; 
      ZBT_BWD_N : out STD_LOGIC; 
      ZBT_CE_N : out STD_LOGIC; 
      ZBT_MODE : out STD_LOGIC; 
      ZBT_ADV_LD_N : out STD_LOGIC; 
      ARESET : in STD_LOGIC := 'X'; 
      CMD_VALID : in STD_LOGIC := 'X'; 
      WRITE_N : in STD_LOGIC := 'X'; 
      ZBT_CE2_N : out STD_LOGIC; 
      BWA_N_IN : in STD_LOGIC := 'X'; 
      BURST : in STD_LOGIC := 'X'; 
      ZBT_DATA : inout STD_LOGIC_VECTOR ( 15 downto 0 ); 
      ZBT_ADD : out STD_LOGIC_VECTOR ( 19 downto 0 ); 
      DATA_RD : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      ADDRESS : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
      WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
    );
  end component;
  component ZBT_Ctrl_Interface
    port (
      CLK : in STD_LOGIC := 'X'; 
      CLK_CORE : in STD_LOGIC := 'X'; 
      WR_IDLE : out STD_LOGIC; 
      RAF_EMPTY : out STD_LOGIC; 
      RD_ADD_EN : in STD_LOGIC := 'X'; 
      RD_DATA_EN : in STD_LOGIC := 'X'; 
      WRF_RD_EN : in STD_LOGIC := 'X'; 
      RAF_RD_ACK : out STD_LOGIC; 
      SELF_TEST_PASS : out STD_LOGIC; 
      CTRL_BUSY : out STD_LOGIC; 
      WR_EN : in STD_LOGIC := 'X'; 
      RDF_AFULL : out STD_LOGIC; 
      WRF_EMPTY : out STD_LOGIC; 
      RD_DVAL : out STD_LOGIC; 
      RDF_WR_EN : in STD_LOGIC := 'X'; 
      ARESET : in STD_LOGIC := 'X'; 
      RD_IDLE : out STD_LOGIC; 
      FIFO_ERR : out STD_LOGIC; 
      TEST_ERROR_FOUND : out STD_LOGIC; 
      WRF_RD_ACK : out STD_LOGIC; 
      RD_DATA_BUSY : in STD_LOGIC := 'X'; 
      RD_ADD_AFULL : out STD_LOGIC; 
      RAF_RD_EN : in STD_LOGIC := 'X'; 
      WR_AFULL : out STD_LOGIC; 
      RD_DATA : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      RAF_DOUT : out STD_LOGIC_VECTOR ( 19 downto 0 ); 
      WRF_DOUT : out STD_LOGIC_VECTOR ( 35 downto 0 ); 
      WR_ADD : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
      WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      RDF_DIN : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      RD_ADD : in STD_LOGIC_VECTOR ( 19 downto 0 ) 
    );
  end component;
  signal WRITE_en_n : STD_LOGIC; 
  signal NET4569 : STD_LOGIC; 
  signal CMD_valid : STD_LOGIC; 
  signal NET55 : STD_LOGIC; 
  signal NET61 : STD_LOGIC; 
  signal NET57 : STD_LOGIC; 
  signal NET63 : STD_LOGIC; 
  signal NET59 : STD_LOGIC; 
  signal NET65 : STD_LOGIC; 
  signal NET67 : STD_LOGIC; 
  signal NET69 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal NLW_ZBT_CTRLER_KERNEL_BWB_N_IN_UNCONNECTED : STD_LOGIC; 
  signal NLW_ZBT_CTRLER_KERNEL_SLEEP_MODE_UNCONNECTED : STD_LOGIC; 
  signal NLW_ZBT_CTRLER_KERNEL_BWC_N_IN_UNCONNECTED : STD_LOGIC; 
  signal NLW_ZBT_CTRLER_KERNEL_ZBT_BWC_N_UNCONNECTED : STD_LOGIC; 
  signal NLW_ZBT_CTRLER_KERNEL_IGNORE_CLK_UNCONNECTED : STD_LOGIC; 
  signal NLW_ZBT_CTRLER_KERNEL_BURST_MODE_UNCONNECTED : STD_LOGIC; 
  signal NLW_ZBT_CTRLER_KERNEL_BWD_N_IN_UNCONNECTED : STD_LOGIC; 
  signal NLW_ZBT_CTRLER_KERNEL_ZBT_BWD_N_UNCONNECTED : STD_LOGIC; 
  signal NLW_ZBT_CTRLER_KERNEL_BWA_N_IN_UNCONNECTED : STD_LOGIC; 
  signal NLW_ZBT_CTRLER_KERNEL_BURST_UNCONNECTED : STD_LOGIC; 
  signal data_from_mem : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal RAF_DOUT : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal WRF_DOUT : STD_LOGIC_VECTOR ( 35 downto 0 ); 
  signal adress : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal data_to_mem : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal RDF_DIN : STD_LOGIC_VECTOR ( 15 downto 0 ); 
begin
  RQST_FIFOs_INTERFACE : Memory_Rqst_Fifo_interface
    port map (
      CLK_CORE => CLK_CORE,
      WRITE_EN_N => WRITE_en_n,
      RAF_EMPTY => NET69,
      WRF_RD_EN => NET57,
      RAF_RD_ACK => NET65,
      RDF_AFULL => NET63,
      WRF_EMPTY => NET59,
      RDF_WR_EN => NET61,
      DATA_READ_VALID => NET4569,
      ARESET => ARESET,
      CMD_VALID => CMD_valid,
      WRF_RD_ACK => NET55,
      RAF_RD_EN => NET67,
      ADDRESS(19) => adress(19),
      ADDRESS(18) => adress(18),
      ADDRESS(17) => adress(17),
      ADDRESS(16) => adress(16),
      ADDRESS(15) => adress(15),
      ADDRESS(14) => adress(14),
      ADDRESS(13) => adress(13),
      ADDRESS(12) => adress(12),
      ADDRESS(11) => adress(11),
      ADDRESS(10) => adress(10),
      ADDRESS(9) => adress(9),
      ADDRESS(8) => adress(8),
      ADDRESS(7) => adress(7),
      ADDRESS(6) => adress(6),
      ADDRESS(5) => adress(5),
      ADDRESS(4) => adress(4),
      ADDRESS(3) => adress(3),
      ADDRESS(2) => adress(2),
      ADDRESS(1) => adress(1),
      ADDRESS(0) => adress(0),
      DATA_TO_MEM(15) => data_to_mem(15),
      DATA_TO_MEM(14) => data_to_mem(14),
      DATA_TO_MEM(13) => data_to_mem(13),
      DATA_TO_MEM(12) => data_to_mem(12),
      DATA_TO_MEM(11) => data_to_mem(11),
      DATA_TO_MEM(10) => data_to_mem(10),
      DATA_TO_MEM(9) => data_to_mem(9),
      DATA_TO_MEM(8) => data_to_mem(8),
      DATA_TO_MEM(7) => data_to_mem(7),
      DATA_TO_MEM(6) => data_to_mem(6),
      DATA_TO_MEM(5) => data_to_mem(5),
      DATA_TO_MEM(4) => data_to_mem(4),
      DATA_TO_MEM(3) => data_to_mem(3),
      DATA_TO_MEM(2) => data_to_mem(2),
      DATA_TO_MEM(1) => data_to_mem(1),
      DATA_TO_MEM(0) => data_to_mem(0),
      RDF_DIN(15) => RDF_DIN(15),
      RDF_DIN(14) => RDF_DIN(14),
      RDF_DIN(13) => RDF_DIN(13),
      RDF_DIN(12) => RDF_DIN(12),
      RDF_DIN(11) => RDF_DIN(11),
      RDF_DIN(10) => RDF_DIN(10),
      RDF_DIN(9) => RDF_DIN(9),
      RDF_DIN(8) => RDF_DIN(8),
      RDF_DIN(7) => RDF_DIN(7),
      RDF_DIN(6) => RDF_DIN(6),
      RDF_DIN(5) => RDF_DIN(5),
      RDF_DIN(4) => RDF_DIN(4),
      RDF_DIN(3) => RDF_DIN(3),
      RDF_DIN(2) => RDF_DIN(2),
      RDF_DIN(1) => RDF_DIN(1),
      RDF_DIN(0) => RDF_DIN(0),
      RAF_DOUT(19) => RAF_DOUT(19),
      RAF_DOUT(18) => RAF_DOUT(18),
      RAF_DOUT(17) => RAF_DOUT(17),
      RAF_DOUT(16) => RAF_DOUT(16),
      RAF_DOUT(15) => RAF_DOUT(15),
      RAF_DOUT(14) => RAF_DOUT(14),
      RAF_DOUT(13) => RAF_DOUT(13),
      RAF_DOUT(12) => RAF_DOUT(12),
      RAF_DOUT(11) => RAF_DOUT(11),
      RAF_DOUT(10) => RAF_DOUT(10),
      RAF_DOUT(9) => RAF_DOUT(9),
      RAF_DOUT(8) => RAF_DOUT(8),
      RAF_DOUT(7) => RAF_DOUT(7),
      RAF_DOUT(6) => RAF_DOUT(6),
      RAF_DOUT(5) => RAF_DOUT(5),
      RAF_DOUT(4) => RAF_DOUT(4),
      RAF_DOUT(3) => RAF_DOUT(3),
      RAF_DOUT(2) => RAF_DOUT(2),
      RAF_DOUT(1) => RAF_DOUT(1),
      RAF_DOUT(0) => RAF_DOUT(0),
      DATA_FROM_MEM(15) => data_from_mem(15),
      DATA_FROM_MEM(14) => data_from_mem(14),
      DATA_FROM_MEM(13) => data_from_mem(13),
      DATA_FROM_MEM(12) => data_from_mem(12),
      DATA_FROM_MEM(11) => data_from_mem(11),
      DATA_FROM_MEM(10) => data_from_mem(10),
      DATA_FROM_MEM(9) => data_from_mem(9),
      DATA_FROM_MEM(8) => data_from_mem(8),
      DATA_FROM_MEM(7) => data_from_mem(7),
      DATA_FROM_MEM(6) => data_from_mem(6),
      DATA_FROM_MEM(5) => data_from_mem(5),
      DATA_FROM_MEM(4) => data_from_mem(4),
      DATA_FROM_MEM(3) => data_from_mem(3),
      DATA_FROM_MEM(2) => data_from_mem(2),
      DATA_FROM_MEM(1) => data_from_mem(1),
      DATA_FROM_MEM(0) => data_from_mem(0),
      WRF_DOUT(35) => WRF_DOUT(35),
      WRF_DOUT(34) => WRF_DOUT(34),
      WRF_DOUT(33) => WRF_DOUT(33),
      WRF_DOUT(32) => WRF_DOUT(32),
      WRF_DOUT(31) => WRF_DOUT(31),
      WRF_DOUT(30) => WRF_DOUT(30),
      WRF_DOUT(29) => WRF_DOUT(29),
      WRF_DOUT(28) => WRF_DOUT(28),
      WRF_DOUT(27) => WRF_DOUT(27),
      WRF_DOUT(26) => WRF_DOUT(26),
      WRF_DOUT(25) => WRF_DOUT(25),
      WRF_DOUT(24) => WRF_DOUT(24),
      WRF_DOUT(23) => WRF_DOUT(23),
      WRF_DOUT(22) => WRF_DOUT(22),
      WRF_DOUT(21) => WRF_DOUT(21),
      WRF_DOUT(20) => WRF_DOUT(20),
      WRF_DOUT(19) => WRF_DOUT(19),
      WRF_DOUT(18) => WRF_DOUT(18),
      WRF_DOUT(17) => WRF_DOUT(17),
      WRF_DOUT(16) => WRF_DOUT(16),
      WRF_DOUT(15) => WRF_DOUT(15),
      WRF_DOUT(14) => WRF_DOUT(14),
      WRF_DOUT(13) => WRF_DOUT(13),
      WRF_DOUT(12) => WRF_DOUT(12),
      WRF_DOUT(11) => WRF_DOUT(11),
      WRF_DOUT(10) => WRF_DOUT(10),
      WRF_DOUT(9) => WRF_DOUT(9),
      WRF_DOUT(8) => WRF_DOUT(8),
      WRF_DOUT(7) => WRF_DOUT(7),
      WRF_DOUT(6) => WRF_DOUT(6),
      WRF_DOUT(5) => WRF_DOUT(5),
      WRF_DOUT(4) => WRF_DOUT(4),
      WRF_DOUT(3) => WRF_DOUT(3),
      WRF_DOUT(2) => WRF_DOUT(2),
      WRF_DOUT(1) => WRF_DOUT(1),
      WRF_DOUT(0) => WRF_DOUT(0)
    );
  ZBT_CTRLER_KERNEL : ZBT_Std_ctrler
    port map (
      CLK_CORE => CLK_CORE,
      DATA_VALID => NET4569,
      BWB_N_IN => NLW_ZBT_CTRLER_KERNEL_BWB_N_IN_UNCONNECTED,
      ZBT_CKE_N => ZBT_CKE_N,
      ZBT_BWA_N => ZBT_BWA_N,
      ZBT_CE2 => ZBT_CE2,
      SLEEP_MODE => NLW_ZBT_CTRLER_KERNEL_SLEEP_MODE_UNCONNECTED,
      ZBT_BWB_N => ZBT_BWB_N,
      BWC_N_IN => NLW_ZBT_CTRLER_KERNEL_BWC_N_IN_UNCONNECTED,
      ZBT_OE_N => ZBT_OE_N,
      ZBT_BWC_N => NLW_ZBT_CTRLER_KERNEL_ZBT_BWC_N_UNCONNECTED,
      IGNORE_CLK => NLW_ZBT_CTRLER_KERNEL_IGNORE_CLK_UNCONNECTED,
      BURST_MODE => NLW_ZBT_CTRLER_KERNEL_BURST_MODE_UNCONNECTED,
      ZBT_ZZ => ZBT_ZZ,
      ZBT_WE_N => ZBT_WE_N,
      BWD_N_IN => NLW_ZBT_CTRLER_KERNEL_BWD_N_IN_UNCONNECTED,
      ZBT_BWD_N => NLW_ZBT_CTRLER_KERNEL_ZBT_BWD_N_UNCONNECTED,
      ZBT_CE_N => ZBT_CE_N,
      ZBT_MODE => ZBT_LBO_N,
      ZBT_ADV_LD_N => ZBT_ADV_LD_N,
      ARESET => ARESET,
      CMD_VALID => CMD_valid,
      WRITE_N => WRITE_en_n,
      ZBT_CE2_N => ZBT_CE2_N,
      BWA_N_IN => NLW_ZBT_CTRLER_KERNEL_BWA_N_IN_UNCONNECTED,
      BURST => NLW_ZBT_CTRLER_KERNEL_BURST_UNCONNECTED,
      ZBT_DATA(15) => ZBT_DATA(15),
      ZBT_DATA(14) => ZBT_DATA(14),
      ZBT_DATA(13) => ZBT_DATA(13),
      ZBT_DATA(12) => ZBT_DATA(12),
      ZBT_DATA(11) => ZBT_DATA(11),
      ZBT_DATA(10) => ZBT_DATA(10),
      ZBT_DATA(9) => ZBT_DATA(9),
      ZBT_DATA(8) => ZBT_DATA(8),
      ZBT_DATA(7) => ZBT_DATA(7),
      ZBT_DATA(6) => ZBT_DATA(6),
      ZBT_DATA(5) => ZBT_DATA(5),
      ZBT_DATA(4) => ZBT_DATA(4),
      ZBT_DATA(3) => ZBT_DATA(3),
      ZBT_DATA(2) => ZBT_DATA(2),
      ZBT_DATA(1) => ZBT_DATA(1),
      ZBT_DATA(0) => ZBT_DATA(0),
      ZBT_ADD(19) => ZBT_ADD(19),
      ZBT_ADD(18) => ZBT_ADD(18),
      ZBT_ADD(17) => ZBT_ADD(17),
      ZBT_ADD(16) => ZBT_ADD(16),
      ZBT_ADD(15) => ZBT_ADD(15),
      ZBT_ADD(14) => ZBT_ADD(14),
      ZBT_ADD(13) => ZBT_ADD(13),
      ZBT_ADD(12) => ZBT_ADD(12),
      ZBT_ADD(11) => ZBT_ADD(11),
      ZBT_ADD(10) => ZBT_ADD(10),
      ZBT_ADD(9) => ZBT_ADD(9),
      ZBT_ADD(8) => ZBT_ADD(8),
      ZBT_ADD(7) => ZBT_ADD(7),
      ZBT_ADD(6) => ZBT_ADD(6),
      ZBT_ADD(5) => ZBT_ADD(5),
      ZBT_ADD(4) => ZBT_ADD(4),
      ZBT_ADD(3) => ZBT_ADD(3),
      ZBT_ADD(2) => ZBT_ADD(2),
      ZBT_ADD(1) => ZBT_ADD(1),
      ZBT_ADD(0) => ZBT_ADD(0),
      DATA_RD(15) => data_from_mem(15),
      DATA_RD(14) => data_from_mem(14),
      DATA_RD(13) => data_from_mem(13),
      DATA_RD(12) => data_from_mem(12),
      DATA_RD(11) => data_from_mem(11),
      DATA_RD(10) => data_from_mem(10),
      DATA_RD(9) => data_from_mem(9),
      DATA_RD(8) => data_from_mem(8),
      DATA_RD(7) => data_from_mem(7),
      DATA_RD(6) => data_from_mem(6),
      DATA_RD(5) => data_from_mem(5),
      DATA_RD(4) => data_from_mem(4),
      DATA_RD(3) => data_from_mem(3),
      DATA_RD(2) => data_from_mem(2),
      DATA_RD(1) => data_from_mem(1),
      DATA_RD(0) => data_from_mem(0),
      ADDRESS(19) => adress(19),
      ADDRESS(18) => adress(18),
      ADDRESS(17) => adress(17),
      ADDRESS(16) => adress(16),
      ADDRESS(15) => adress(15),
      ADDRESS(14) => adress(14),
      ADDRESS(13) => adress(13),
      ADDRESS(12) => adress(12),
      ADDRESS(11) => adress(11),
      ADDRESS(10) => adress(10),
      ADDRESS(9) => adress(9),
      ADDRESS(8) => adress(8),
      ADDRESS(7) => adress(7),
      ADDRESS(6) => adress(6),
      ADDRESS(5) => adress(5),
      ADDRESS(4) => adress(4),
      ADDRESS(3) => adress(3),
      ADDRESS(2) => adress(2),
      ADDRESS(1) => adress(1),
      ADDRESS(0) => adress(0),
      WR_DATA(15) => data_to_mem(15),
      WR_DATA(14) => data_to_mem(14),
      WR_DATA(13) => data_to_mem(13),
      WR_DATA(12) => data_to_mem(12),
      WR_DATA(11) => data_to_mem(11),
      WR_DATA(10) => data_to_mem(10),
      WR_DATA(9) => data_to_mem(9),
      WR_DATA(8) => data_to_mem(8),
      WR_DATA(7) => data_to_mem(7),
      WR_DATA(6) => data_to_mem(6),
      WR_DATA(5) => data_to_mem(5),
      WR_DATA(4) => data_to_mem(4),
      WR_DATA(3) => data_to_mem(3),
      WR_DATA(2) => data_to_mem(2),
      WR_DATA(1) => data_to_mem(1),
      WR_DATA(0) => data_to_mem(0)
    );
  ZBT_CONTRL_INTERFACE : ZBT_Ctrl_Interface
    port map (
      CLK => CLK,
      CLK_CORE => CLK_CORE,
      WR_IDLE => WR_IDLE,
      RAF_EMPTY => NET69,
      RD_ADD_EN => RD_ADD_EN,
      RD_DATA_EN => RD_DATA_EN,
      WRF_RD_EN => NET57,
      RAF_RD_ACK => NET65,
      SELF_TEST_PASS => SELF_TEST_PASS,
      CTRL_BUSY => CTRL_BUSY,
      WR_EN => WR_EN,
      RDF_AFULL => NET63,
      WRF_EMPTY => NET59,
      RD_DVAL => RD_DVAL,
      RDF_WR_EN => NET61,
      ARESET => ARESET,
      RD_IDLE => RD_IDLE,
      FIFO_ERR => FIFO_ERR,
      TEST_ERROR_FOUND => TEST_ERROR_FOUND,
      WRF_RD_ACK => NET55,
      RD_DATA_BUSY => RD_DATA_BUSY,
      RD_ADD_AFULL => RD_ADD_AFULL,
      RAF_RD_EN => NET67,
      WR_AFULL => WR_AFULL,
      RD_DATA(15) => RD_DATA(15),
      RD_DATA(14) => RD_DATA(14),
      RD_DATA(13) => RD_DATA(13),
      RD_DATA(12) => RD_DATA(12),
      RD_DATA(11) => RD_DATA(11),
      RD_DATA(10) => RD_DATA(10),
      RD_DATA(9) => RD_DATA(9),
      RD_DATA(8) => RD_DATA(8),
      RD_DATA(7) => RD_DATA(7),
      RD_DATA(6) => RD_DATA(6),
      RD_DATA(5) => RD_DATA(5),
      RD_DATA(4) => RD_DATA(4),
      RD_DATA(3) => RD_DATA(3),
      RD_DATA(2) => RD_DATA(2),
      RD_DATA(1) => RD_DATA(1),
      RD_DATA(0) => RD_DATA(0),
      RAF_DOUT(19) => RAF_DOUT(19),
      RAF_DOUT(18) => RAF_DOUT(18),
      RAF_DOUT(17) => RAF_DOUT(17),
      RAF_DOUT(16) => RAF_DOUT(16),
      RAF_DOUT(15) => RAF_DOUT(15),
      RAF_DOUT(14) => RAF_DOUT(14),
      RAF_DOUT(13) => RAF_DOUT(13),
      RAF_DOUT(12) => RAF_DOUT(12),
      RAF_DOUT(11) => RAF_DOUT(11),
      RAF_DOUT(10) => RAF_DOUT(10),
      RAF_DOUT(9) => RAF_DOUT(9),
      RAF_DOUT(8) => RAF_DOUT(8),
      RAF_DOUT(7) => RAF_DOUT(7),
      RAF_DOUT(6) => RAF_DOUT(6),
      RAF_DOUT(5) => RAF_DOUT(5),
      RAF_DOUT(4) => RAF_DOUT(4),
      RAF_DOUT(3) => RAF_DOUT(3),
      RAF_DOUT(2) => RAF_DOUT(2),
      RAF_DOUT(1) => RAF_DOUT(1),
      RAF_DOUT(0) => RAF_DOUT(0),
      WRF_DOUT(35) => WRF_DOUT(35),
      WRF_DOUT(34) => WRF_DOUT(34),
      WRF_DOUT(33) => WRF_DOUT(33),
      WRF_DOUT(32) => WRF_DOUT(32),
      WRF_DOUT(31) => WRF_DOUT(31),
      WRF_DOUT(30) => WRF_DOUT(30),
      WRF_DOUT(29) => WRF_DOUT(29),
      WRF_DOUT(28) => WRF_DOUT(28),
      WRF_DOUT(27) => WRF_DOUT(27),
      WRF_DOUT(26) => WRF_DOUT(26),
      WRF_DOUT(25) => WRF_DOUT(25),
      WRF_DOUT(24) => WRF_DOUT(24),
      WRF_DOUT(23) => WRF_DOUT(23),
      WRF_DOUT(22) => WRF_DOUT(22),
      WRF_DOUT(21) => WRF_DOUT(21),
      WRF_DOUT(20) => WRF_DOUT(20),
      WRF_DOUT(19) => WRF_DOUT(19),
      WRF_DOUT(18) => WRF_DOUT(18),
      WRF_DOUT(17) => WRF_DOUT(17),
      WRF_DOUT(16) => WRF_DOUT(16),
      WRF_DOUT(15) => WRF_DOUT(15),
      WRF_DOUT(14) => WRF_DOUT(14),
      WRF_DOUT(13) => WRF_DOUT(13),
      WRF_DOUT(12) => WRF_DOUT(12),
      WRF_DOUT(11) => WRF_DOUT(11),
      WRF_DOUT(10) => WRF_DOUT(10),
      WRF_DOUT(9) => WRF_DOUT(9),
      WRF_DOUT(8) => WRF_DOUT(8),
      WRF_DOUT(7) => WRF_DOUT(7),
      WRF_DOUT(6) => WRF_DOUT(6),
      WRF_DOUT(5) => WRF_DOUT(5),
      WRF_DOUT(4) => WRF_DOUT(4),
      WRF_DOUT(3) => WRF_DOUT(3),
      WRF_DOUT(2) => WRF_DOUT(2),
      WRF_DOUT(1) => WRF_DOUT(1),
      WRF_DOUT(0) => WRF_DOUT(0),
      WR_ADD(19) => WR_ADD(19),
      WR_ADD(18) => WR_ADD(18),
      WR_ADD(17) => WR_ADD(17),
      WR_ADD(16) => WR_ADD(16),
      WR_ADD(15) => WR_ADD(15),
      WR_ADD(14) => WR_ADD(14),
      WR_ADD(13) => WR_ADD(13),
      WR_ADD(12) => WR_ADD(12),
      WR_ADD(11) => WR_ADD(11),
      WR_ADD(10) => WR_ADD(10),
      WR_ADD(9) => WR_ADD(9),
      WR_ADD(8) => WR_ADD(8),
      WR_ADD(7) => WR_ADD(7),
      WR_ADD(6) => WR_ADD(6),
      WR_ADD(5) => WR_ADD(5),
      WR_ADD(4) => WR_ADD(4),
      WR_ADD(3) => WR_ADD(3),
      WR_ADD(2) => WR_ADD(2),
      WR_ADD(1) => WR_ADD(1),
      WR_ADD(0) => WR_ADD(0),
      WR_DATA(15) => WR_DATA(15),
      WR_DATA(14) => WR_DATA(14),
      WR_DATA(13) => WR_DATA(13),
      WR_DATA(12) => WR_DATA(12),
      WR_DATA(11) => WR_DATA(11),
      WR_DATA(10) => WR_DATA(10),
      WR_DATA(9) => WR_DATA(9),
      WR_DATA(8) => WR_DATA(8),
      WR_DATA(7) => WR_DATA(7),
      WR_DATA(6) => WR_DATA(6),
      WR_DATA(5) => WR_DATA(5),
      WR_DATA(4) => WR_DATA(4),
      WR_DATA(3) => WR_DATA(3),
      WR_DATA(2) => WR_DATA(2),
      WR_DATA(1) => WR_DATA(1),
      WR_DATA(0) => WR_DATA(0),
      RDF_DIN(15) => RDF_DIN(15),
      RDF_DIN(14) => RDF_DIN(14),
      RDF_DIN(13) => RDF_DIN(13),
      RDF_DIN(12) => RDF_DIN(12),
      RDF_DIN(11) => RDF_DIN(11),
      RDF_DIN(10) => RDF_DIN(10),
      RDF_DIN(9) => RDF_DIN(9),
      RDF_DIN(8) => RDF_DIN(8),
      RDF_DIN(7) => RDF_DIN(7),
      RDF_DIN(6) => RDF_DIN(6),
      RDF_DIN(5) => RDF_DIN(5),
      RDF_DIN(4) => RDF_DIN(4),
      RDF_DIN(3) => RDF_DIN(3),
      RDF_DIN(2) => RDF_DIN(2),
      RDF_DIN(1) => RDF_DIN(1),
      RDF_DIN(0) => RDF_DIN(0),
      RD_ADD(19) => RD_ADD(19),
      RD_ADD(18) => RD_ADD(18),
      RD_ADD(17) => RD_ADD(17),
      RD_ADD(16) => RD_ADD(16),
      RD_ADD(15) => RD_ADD(15),
      RD_ADD(14) => RD_ADD(14),
      RD_ADD(13) => RD_ADD(13),
      RD_ADD(12) => RD_ADD(12),
      RD_ADD(11) => RD_ADD(11),
      RD_ADD(10) => RD_ADD(10),
      RD_ADD(9) => RD_ADD(9),
      RD_ADD(8) => RD_ADD(8),
      RD_ADD(7) => RD_ADD(7),
      RD_ADD(6) => RD_ADD(6),
      RD_ADD(5) => RD_ADD(5),
      RD_ADD(4) => RD_ADD(4),
      RD_ADD(3) => RD_ADD(3),
      RD_ADD(2) => RD_ADD(2),
      RD_ADD(1) => RD_ADD(1),
      RD_ADD(0) => RD_ADD(0)
    );
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );

end STRUCTURE;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity zbt_ctrl_20a_16d is
  port (
    CLK : in STD_LOGIC := 'X'; 
    CLK_CORE : in STD_LOGIC := 'X'; 
    ZBT_CKE_N : out STD_LOGIC; 
    ZBT_BWA_N : out STD_LOGIC; 
    WR_IDLE : out STD_LOGIC; 
    ZBT_CE2 : out STD_LOGIC; 
    RD_ADD_EN : in STD_LOGIC := 'X'; 
    RD_DATA_EN : in STD_LOGIC := 'X'; 
    ZBT_BWB_N : out STD_LOGIC; 
    ZBT_OE_N : out STD_LOGIC; 
    CTRL_BUSY : out STD_LOGIC; 
    SELF_TEST_PASS : out STD_LOGIC; 
    WR_EN : in STD_LOGIC := 'X'; 
    ZBT_ZZ : out STD_LOGIC; 
    ZBT_WE_N : out STD_LOGIC; 
    RD_DVAL : out STD_LOGIC; 
    ZBT_CE_N : out STD_LOGIC; 
    ZBT_ADV_LD_N : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X'; 
    RD_IDLE : out STD_LOGIC; 
    FIFO_ERR : out STD_LOGIC; 
    ZBT_LBO_N : out STD_LOGIC; 
    ZBT_CE2_N : out STD_LOGIC; 
    RD_DATA_BUSY : in STD_LOGIC := 'X'; 
    RD_ADD_AFULL : out STD_LOGIC; 
    WR_AFULL : out STD_LOGIC; 
    ZBT_DATA : inout STD_LOGIC_VECTOR ( 15 downto 0 ); 
    ZBT_ADD : out STD_LOGIC_VECTOR ( 19 downto 0 ); 
    RD_DATA : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    WR_ADD : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
    WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    RD_ADD : in STD_LOGIC_VECTOR ( 19 downto 0 ) 
  );
end zbt_ctrl_20a_16d;

architecture STRUCTURE of zbt_ctrl_20a_16d is
  component ZBT_CONTROL
    port (
      CLK : in STD_LOGIC := 'X'; 
      CLK_CORE : in STD_LOGIC := 'X'; 
      ZBT_CKE_N : out STD_LOGIC; 
      ZBT_BWA_N : out STD_LOGIC; 
      WR_IDLE : out STD_LOGIC; 
      ZBT_CE2 : out STD_LOGIC; 
      RD_ADD_EN : in STD_LOGIC := 'X'; 
      RD_DATA_EN : in STD_LOGIC := 'X'; 
      ZBT_BWB_N : out STD_LOGIC; 
      ZBT_OE_N : out STD_LOGIC; 
      SELF_TEST_PASS : out STD_LOGIC; 
      CTRL_BUSY : out STD_LOGIC; 
      WR_EN : in STD_LOGIC := 'X'; 
      ZBT_ZZ : out STD_LOGIC; 
      ZBT_WE_N : out STD_LOGIC; 
      RD_DVAL : out STD_LOGIC; 
      ZBT_CE_N : out STD_LOGIC; 
      ZBT_ADV_LD_N : out STD_LOGIC; 
      ARESET : in STD_LOGIC := 'X'; 
      RD_IDLE : out STD_LOGIC; 
      FIFO_ERR : out STD_LOGIC; 
      ZBT_LBO_N : out STD_LOGIC; 
      TEST_ERROR_FOUND : out STD_LOGIC; 
      ZBT_CE2_N : out STD_LOGIC; 
      RD_DATA_BUSY : in STD_LOGIC := 'X'; 
      RD_ADD_AFULL : out STD_LOGIC; 
      WR_AFULL : out STD_LOGIC; 
      ZBT_DATA : inout STD_LOGIC_VECTOR ( 15 downto 0 ); 
      ZBT_ADD : out STD_LOGIC_VECTOR ( 19 downto 0 ); 
      RD_DATA : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
      WR_ADD : in STD_LOGIC_VECTOR ( 19 downto 0 ); 
      WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
      RD_ADD : in STD_LOGIC_VECTOR ( 19 downto 0 ) 
    );
  end component;
  signal N18 : STD_LOGIC; 
  signal N19 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N23 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N25 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N27 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N31 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal N33 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N35 : STD_LOGIC; 
  signal NLW_DP_ZBT_CONTROL_TEST_ERROR_FOUND_UNCONNECTED : STD_LOGIC; 
begin
  DP_ZBT_CONTROL : ZBT_CONTROL
    port map (
      CLK => CLK,
      CLK_CORE => CLK_CORE,
      ZBT_CKE_N => ZBT_CKE_N,
      ZBT_BWA_N => ZBT_BWA_N,
      WR_IDLE => WR_IDLE,
      ZBT_CE2 => ZBT_CE2,
      RD_ADD_EN => RD_ADD_EN,
      RD_DATA_EN => RD_DATA_EN,
      ZBT_BWB_N => ZBT_BWB_N,
      ZBT_OE_N => ZBT_OE_N,
      SELF_TEST_PASS => SELF_TEST_PASS,
      CTRL_BUSY => CTRL_BUSY,
      WR_EN => WR_EN,
      ZBT_ZZ => ZBT_ZZ,
      ZBT_WE_N => ZBT_WE_N,
      RD_DVAL => RD_DVAL,
      ZBT_CE_N => ZBT_CE_N,
      ZBT_ADV_LD_N => ZBT_ADV_LD_N,
      ARESET => ARESET,
      RD_IDLE => RD_IDLE,
      FIFO_ERR => FIFO_ERR,
      ZBT_LBO_N => ZBT_LBO_N,
      TEST_ERROR_FOUND => NLW_DP_ZBT_CONTROL_TEST_ERROR_FOUND_UNCONNECTED,
      ZBT_CE2_N => ZBT_CE2_N,
      RD_DATA_BUSY => RD_DATA_BUSY,
      RD_ADD_AFULL => RD_ADD_AFULL,
      WR_AFULL => WR_AFULL,
      ZBT_DATA(15) => ZBT_DATA(15),
      ZBT_DATA(14) => ZBT_DATA(14),
      ZBT_DATA(13) => ZBT_DATA(13),
      ZBT_DATA(12) => ZBT_DATA(12),
      ZBT_DATA(11) => ZBT_DATA(11),
      ZBT_DATA(10) => ZBT_DATA(10),
      ZBT_DATA(9) => ZBT_DATA(9),
      ZBT_DATA(8) => ZBT_DATA(8),
      ZBT_DATA(7) => ZBT_DATA(7),
      ZBT_DATA(6) => ZBT_DATA(6),
      ZBT_DATA(5) => ZBT_DATA(5),
      ZBT_DATA(4) => ZBT_DATA(4),
      ZBT_DATA(3) => ZBT_DATA(3),
      ZBT_DATA(2) => ZBT_DATA(2),
      ZBT_DATA(1) => ZBT_DATA(1),
      ZBT_DATA(0) => ZBT_DATA(0),
      ZBT_ADD(19) => ZBT_ADD(19),
      ZBT_ADD(18) => ZBT_ADD(18),
      ZBT_ADD(17) => ZBT_ADD(17),
      ZBT_ADD(16) => ZBT_ADD(16),
      ZBT_ADD(15) => ZBT_ADD(15),
      ZBT_ADD(14) => ZBT_ADD(14),
      ZBT_ADD(13) => ZBT_ADD(13),
      ZBT_ADD(12) => ZBT_ADD(12),
      ZBT_ADD(11) => ZBT_ADD(11),
      ZBT_ADD(10) => ZBT_ADD(10),
      ZBT_ADD(9) => ZBT_ADD(9),
      ZBT_ADD(8) => ZBT_ADD(8),
      ZBT_ADD(7) => ZBT_ADD(7),
      ZBT_ADD(6) => ZBT_ADD(6),
      ZBT_ADD(5) => ZBT_ADD(5),
      ZBT_ADD(4) => ZBT_ADD(4),
      ZBT_ADD(3) => ZBT_ADD(3),
      ZBT_ADD(2) => ZBT_ADD(2),
      ZBT_ADD(1) => ZBT_ADD(1),
      ZBT_ADD(0) => ZBT_ADD(0),
      RD_DATA(15) => RD_DATA(15),
      RD_DATA(14) => RD_DATA(14),
      RD_DATA(13) => RD_DATA(13),
      RD_DATA(12) => RD_DATA(12),
      RD_DATA(11) => RD_DATA(11),
      RD_DATA(10) => RD_DATA(10),
      RD_DATA(9) => RD_DATA(9),
      RD_DATA(8) => RD_DATA(8),
      RD_DATA(7) => RD_DATA(7),
      RD_DATA(6) => RD_DATA(6),
      RD_DATA(5) => RD_DATA(5),
      RD_DATA(4) => RD_DATA(4),
      RD_DATA(3) => RD_DATA(3),
      RD_DATA(2) => RD_DATA(2),
      RD_DATA(1) => RD_DATA(1),
      RD_DATA(0) => RD_DATA(0),
      WR_ADD(19) => WR_ADD(19),
      WR_ADD(18) => WR_ADD(18),
      WR_ADD(17) => WR_ADD(17),
      WR_ADD(16) => WR_ADD(16),
      WR_ADD(15) => WR_ADD(15),
      WR_ADD(14) => WR_ADD(14),
      WR_ADD(13) => WR_ADD(13),
      WR_ADD(12) => WR_ADD(12),
      WR_ADD(11) => WR_ADD(11),
      WR_ADD(10) => WR_ADD(10),
      WR_ADD(9) => WR_ADD(9),
      WR_ADD(8) => WR_ADD(8),
      WR_ADD(7) => WR_ADD(7),
      WR_ADD(6) => WR_ADD(6),
      WR_ADD(5) => WR_ADD(5),
      WR_ADD(4) => WR_ADD(4),
      WR_ADD(3) => WR_ADD(3),
      WR_ADD(2) => WR_ADD(2),
      WR_ADD(1) => WR_ADD(1),
      WR_ADD(0) => WR_ADD(0),
      WR_DATA(15) => WR_DATA(15),
      WR_DATA(14) => WR_DATA(14),
      WR_DATA(13) => WR_DATA(13),
      WR_DATA(12) => WR_DATA(12),
      WR_DATA(11) => WR_DATA(11),
      WR_DATA(10) => WR_DATA(10),
      WR_DATA(9) => WR_DATA(9),
      WR_DATA(8) => WR_DATA(8),
      WR_DATA(7) => WR_DATA(7),
      WR_DATA(6) => WR_DATA(6),
      WR_DATA(5) => WR_DATA(5),
      WR_DATA(4) => WR_DATA(4),
      WR_DATA(3) => WR_DATA(3),
      WR_DATA(2) => WR_DATA(2),
      WR_DATA(1) => WR_DATA(1),
      WR_DATA(0) => WR_DATA(0),
      RD_ADD(19) => RD_ADD(19),
      RD_ADD(18) => RD_ADD(18),
      RD_ADD(17) => RD_ADD(17),
      RD_ADD(16) => RD_ADD(16),
      RD_ADD(15) => RD_ADD(15),
      RD_ADD(14) => RD_ADD(14),
      RD_ADD(13) => RD_ADD(13),
      RD_ADD(12) => RD_ADD(12),
      RD_ADD(11) => RD_ADD(11),
      RD_ADD(10) => RD_ADD(10),
      RD_ADD(9) => RD_ADD(9),
      RD_ADD(8) => RD_ADD(8),
      RD_ADD(7) => RD_ADD(7),
      RD_ADD(6) => RD_ADD(6),
      RD_ADD(5) => RD_ADD(5),
      RD_ADD(4) => RD_ADD(4),
      RD_ADD(3) => RD_ADD(3),
      RD_ADD(2) => RD_ADD(2),
      RD_ADD(1) => RD_ADD(1),
      RD_ADD(0) => RD_ADD(0)
    );
  XST_GND : GND
    port map (
      G => N18
    );
  XST_VCC : VCC
    port map (
      P => N19
    );

end STRUCTURE;

