# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/DenseW4/sim/DenseW4.v" \
"../../../../project_1.srcs/sources_1/ip/DenseW3/sim/DenseW3.v" \
"../../../../project_1.srcs/sources_1/ip/DenseW2/sim/DenseW2.v" \
"../../../../project_1.srcs/sources_1/ip/DenseW1/sim/DenseW1.v" \
"../../../../project_1.srcs/sources_1/ip/DenseW0/sim/DenseW0.v" \
"../../../../project_1.srcs/sources_1/ip/Conv2_Weights/sim/Conv2_Weights.v" \
"../../../../project_1.srcs/sources_1/ip/Conv1_Weights/sim/Conv1_Weights.v" \
"../../../../project_1.srcs/sources_1/ip/MemBlk_3/sim/MemBlk_3.v" \
"../../../../project_1.srcs/sources_1/ip/MemBlk_2/sim/MemBlk_2.v" \
"../../../../project_1.srcs/sources_1/ip/MemBlk_1/sim/MemBlk_1.v" \
"../../../../project_1.srcs/sources_1/new/AdderTree.v" \
"../../../../project_1.srcs/sources_1/new/ControlUnit.v" \
"../../../../project_1.srcs/sources_1/new/Conv_Layer_Seq.v" \
"../../../../project_1.srcs/sources_1/new/Convulution.v" \
"../../../../project_1.srcs/sources_1/new/Dense_Seq.v" \
"../../../../project_1.srcs/sources_1/new/EMB_Layer.v" \
"../../../../project_1.srcs/sources_1/new/MaxPoolLayer.v" \
"../../../../project_1.srcs/sources_1/new/MaxPoolUnit.v" \
"../../../../project_1.srcs/sources_1/new/Register.v" \
"../../../../project_1.srcs/sources_1/new/RegisterFile.v" \
"../../../../project_1.srcs/sources_1/new/emb_mux.v" \
"../../../../project_1.srcs/sources_1/new/Top_Sequential_model.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
