#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002734190 .scope module, "testing" "testing" 2 5;
 .timescale 0 0;
v000000000278da80_0 .net "aluop", 1 0, v0000000002734d70_0;  1 drivers
v000000000278db20_0 .net "alusrc", 0 0, v00000000027259a0_0;  1 drivers
v000000000278dbc0_0 .net "branch", 0 0, v0000000002725a40_0;  1 drivers
v000000000278dc60_0 .var "clck", 0 0;
v000000000278dd00_0 .net "memtoread", 0 0, v0000000002725ae0_0;  1 drivers
v000000000278ecf0_0 .net "memtoreg", 0 0, v0000000002725b80_0;  1 drivers
v000000000278e390_0 .net "memtowrite", 0 0, v0000000002725c20_0;  1 drivers
v000000000278e9d0_0 .net "regdst", 0 0, v000000000278d810_0;  1 drivers
v000000000278e1b0_0 .net "regwrite", 0 0, v000000000278d8b0_0;  1 drivers
v000000000278e7f0_0 .var "sample_op", 5 0;
S_0000000002734b40 .scope module, "mycontrol" "control" 2 18, 3 1 0, S_0000000002734190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 6 "Opcode"
    .port_info 2 /OUTPUT 1 "RegDst"
    .port_info 3 /OUTPUT 1 "Branch"
    .port_info 4 /OUTPUT 1 "MemtoRead"
    .port_info 5 /OUTPUT 1 "MemtoReg"
    .port_info 6 /OUTPUT 2 "ALUOp"
    .port_info 7 /OUTPUT 1 "MemtoWrite"
    .port_info 8 /OUTPUT 1 "ALUSrc"
    .port_info 9 /OUTPUT 1 "RegWrite"
v0000000002734d70_0 .var "ALUOp", 1 0;
v00000000027259a0_0 .var "ALUSrc", 0 0;
v0000000002725a40_0 .var "Branch", 0 0;
v0000000002725ae0_0 .var "MemtoRead", 0 0;
v0000000002725b80_0 .var "MemtoReg", 0 0;
v0000000002725c20_0 .var "MemtoWrite", 0 0;
v0000000002725cc0_0 .net "Opcode", 5 0, v000000000278e7f0_0;  1 drivers
v000000000278d810_0 .var "RegDst", 0 0;
v000000000278d8b0_0 .var "RegWrite", 0 0;
v000000000278d9e0_0 .net "clock", 0 0, v000000000278dc60_0;  1 drivers
E_000000000272da30 .event posedge, v000000000278d9e0_0;
E_000000000272e270 .event edge, v0000000002725cc0_0;
    .scope S_0000000002734b40;
T_0 ;
    %wait E_000000000272e270;
    %load/vec4 v0000000002725cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %jmp T_0.3;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000278d810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002725a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002725b80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000002734d70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027259a0_0, 0, 1;
    %jmp T_0.3;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278d810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027259a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002725b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002725a40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002734d70_0, 0, 2;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027259a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278d8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002725ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002725c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002725a40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002734d70_0, 0, 2;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000002734b40;
T_1 ;
    %wait E_000000000272da30;
    %load/vec4 v0000000002725cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002725ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002725c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000278d8b0_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002725ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002725c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000278d8b0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002725ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002725c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000278d8b0_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002734190;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278dc60_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000000002734190;
T_3 ;
    %delay 1, 0;
    %load/vec4 v000000000278dc60_0;
    %inv;
    %store/vec4 v000000000278dc60_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002734190;
T_4 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000278e7f0_0, 0, 6;
    %delay 2, 0;
    %vpi_call 2 31 "$display", "%d,%d,%d,%d,%d,%d,%d,%d", v000000000278e9d0_0, v000000000278dbc0_0, v000000000278dd00_0, v000000000278ecf0_0, v000000000278da80_0, v000000000278e390_0, v000000000278db20_0, v000000000278e1b0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v000000000278e7f0_0, 0, 6;
    %delay 2, 0;
    %vpi_call 2 33 "$display", "%d,%d,%d,%d,%d,%d,%d,%d", v000000000278e9d0_0, v000000000278dbc0_0, v000000000278dd00_0, v000000000278ecf0_0, v000000000278da80_0, v000000000278e390_0, v000000000278db20_0, v000000000278e1b0_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v000000000278e7f0_0, 0, 6;
    %delay 2, 0;
    %vpi_call 2 35 "$display", "%d,%d,%d,%d,%d,%d,%d,%d", v000000000278e9d0_0, v000000000278dbc0_0, v000000000278dd00_0, v000000000278ecf0_0, v000000000278da80_0, v000000000278e390_0, v000000000278db20_0, v000000000278e1b0_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "control_pathtest.v";
    "control_path.v";
