From 1710a6326f4e29d38f9f2a47525717c4ff29905e Mon Sep 17 00:00:00 2001
From: Yukun Wan <wanyk0402@thundersoft.com>
Date: Fri, 8 Aug 2014 17:26:52 +0800
Subject: [PATCH 2/3] ARM:dts:msm: support l3gd20 devicetree

Devicetree support l3gd20

Change-Id: I853ad914714afb8d7f1917200c76ff6ba7de3e54
Signed-off-by: Yukun Wan <wanyk0402@thundersoft.com>
---
 arch/arm/boot/dts/qcom/msm8916-qrd-skuh.dtsi |   28 ++++++++++++++++++++++++++
 1 file changed, 28 insertions(+)

diff --git a/arch/arm/boot/dts/qcom/msm8916-qrd-skuh.dtsi b/arch/arm/boot/dts/qcom/msm8916-qrd-skuh.dtsi
index 9981e42..ff28a25 100644
--- a/arch/arm/boot/dts/qcom/msm8916-qrd-skuh.dtsi
+++ b/arch/arm/boot/dts/qcom/msm8916-qrd-skuh.dtsi
@@ -44,6 +44,20 @@
 		};
 	};
 
+	l3gd20_int1_pin {
+		qcom,pins = <&gp 113>;
+		qcom,num-grp-pins = <1>;
+		label = "l3gd20_int_pin";
+		l3gd20_int1_default: int1_default {
+			drive-strength = <6>;
+			bias-pull-down;
+		};
+		l3gd20_int1_sleep: int1_sleep {
+			drive-strength = <2>;
+			bias-pull-down;
+		};
+	};
+
 	tps65132-en-pin {
 		qcom,pins = <&gp 32>, <&gp 97>;
 		qcom,num-grp-pins = <2>;
@@ -129,6 +143,20 @@
 		st,negate-y;
 	};
 
+	st@6b {
+		compatible = "st,l3gd20";
+		reg = <0x6b>;
+		pinctrl-names = "l3gd20_default","l3gd20_sleep";
+		pinctrl-0 = <&l3gd20_int1_default>;
+		pinctrl-1 = <&l3gd20_int1_sleep>;
+		interrupt-parent = <&msm_gpio>;
+		interrupts = <113 0x2002>;
+		vdd-supply = <&pm8916_l17>;
+		vddio-supply = <&pm8916_l6>;
+		st,gpio-int = <&msm_gpio 113 0x2002>;
+		st,poll-interval = <200>;
+	};
+
 	tps65132@3e {
 		compatible = "ti,tps65132";
 		reg = <0x3e>;
-- 
1.7.9.5

