module ALU (Ain, Bin, ALUop, out, Z);
    input [15:0] Ain, Bin;
    input [1:0] ALUop;
    output [15:0] out;
    output Z;
    reg [15:0] out;
    reg Z;

    always @(*) begin
        // Compute the output value based on the ALU-operation input value
        case (ALUop)
            2'b00: out = Ain + Bin;
            2'b01: out = Ain - Bin;
            2'b10: out = Ain & Bin;
            2'b11: out = ~Bin;
            default: out = {16{1'bx}};
        endcase

        if (out ==15'b0) begin
            Z = 1'b1;
        end else begin  
            Z = 1'b0;
        end
            
    end
    
endmodule
















