do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:26 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/eb15_ctrl.v 
# -- Compiling module eb15_ctrl
# 
# Top level modules:
# 	eb15_ctrl
# End time: 12:55:26 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:26 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf_ctrl.v 
# -- Compiling module elbuf_ctrl
# 
# Top level modules:
# 	elbuf_ctrl
# End time: 12:55:26 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:26 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf.v 
# -- Compiling module elbuf
# 
# Top level modules:
# 	elbuf
# End time: 12:55:26 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:26 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/arbiter.v 
# -- Compiling module arbiter
# ** Error: ../hdl/arbiter.v(66): (vlog-2730) Undefined variable: 'next'.
# End time: 12:55:26 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/Modelsim/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./run.do line 12
# /opt/Modelsim/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -work work ../hdl/arbiter.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:37 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/eb15_ctrl.v 
# -- Compiling module eb15_ctrl
# 
# Top level modules:
# 	eb15_ctrl
# End time: 12:55:37 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:37 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf_ctrl.v 
# -- Compiling module elbuf_ctrl
# 
# Top level modules:
# 	elbuf_ctrl
# End time: 12:55:37 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:37 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf.v 
# -- Compiling module elbuf
# 
# Top level modules:
# 	elbuf
# End time: 12:55:37 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:37 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 12:55:37 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:37 on Feb 18,2019
# vlog -reportprogress 300 -sv -work work arbiter_tb.sv 
# -- Compiling module arbiter_tb
# 
# Top level modules:
# 	arbiter_tb
# End time: 12:55:37 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim arbiter_tb 
# Start time: 12:55:37 on Feb 18,2019
# Loading sv_std.std
# Loading work.arbiter_tb
# Loading work.arbiter
# Loading work.elbuf
# Loading work.elbuf_ctrl
# Loading work.eb15_ctrl
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
#                    0 << Starting the Simulation >>
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:45 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/eb15_ctrl.v 
# -- Compiling module eb15_ctrl
# 
# Top level modules:
# 	eb15_ctrl
# End time: 13:14:45 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:45 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf_ctrl.v 
# -- Compiling module elbuf_ctrl
# 
# Top level modules:
# 	elbuf_ctrl
# End time: 13:14:45 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:45 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf.v 
# -- Compiling module elbuf
# 
# Top level modules:
# 	elbuf
# End time: 13:14:45 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:45 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 13:14:45 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:14:45 on Feb 18,2019
# vlog -reportprogress 300 -sv -work work arbiter_tb.sv 
# -- Compiling module arbiter_tb
# 
# Top level modules:
# 	arbiter_tb
# End time: 13:14:45 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:14:45 on Feb 18,2019, Elapsed time: 0:19:08
# Errors: 0, Warnings: 0, Suppressed Warnings: 1
# vsim arbiter_tb 
# Start time: 13:14:45 on Feb 18,2019
# Loading sv_std.std
# Loading work.arbiter_tb
# Loading work.arbiter
# Loading work.elbuf
# Loading work.elbuf_ctrl
# Loading work.eb15_ctrl
# ** Error (suppressible): (vsim-3053) ../hdl/arbiter.v(51): Illegal output or inout port connection for port 'm0_valid'.
#    Time: 0 ps  Iteration: 0  Instance: /arbiter_tb/DUT/u_elbuf0 File: ../hdl/elbuf.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 16
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:01 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/eb15_ctrl.v 
# -- Compiling module eb15_ctrl
# 
# Top level modules:
# 	eb15_ctrl
# End time: 13:15:01 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:01 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf_ctrl.v 
# -- Compiling module elbuf_ctrl
# 
# Top level modules:
# 	elbuf_ctrl
# End time: 13:15:01 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:01 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf.v 
# -- Compiling module elbuf
# 
# Top level modules:
# 	elbuf
# End time: 13:15:01 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:01 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 13:15:01 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:01 on Feb 18,2019
# vlog -reportprogress 300 -sv -work work arbiter_tb.sv 
# -- Compiling module arbiter_tb
# 
# Top level modules:
# 	arbiter_tb
# End time: 13:15:01 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim arbiter_tb 
# Start time: 13:14:45 on Feb 18,2019
# Loading sv_std.std
# Loading work.arbiter_tb
# Loading work.arbiter
# Loading work.elbuf
# Loading work.elbuf_ctrl
# Loading work.eb15_ctrl
# ** Error (suppressible): (vsim-3053) ../hdl/arbiter.v(51): Illegal output or inout port connection for port 'm0_valid'.
#    Time: 0 ps  Iteration: 0  Instance: /arbiter_tb/DUT/u_elbuf0 File: ../hdl/elbuf.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 16
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:27 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/eb15_ctrl.v 
# -- Compiling module eb15_ctrl
# 
# Top level modules:
# 	eb15_ctrl
# End time: 13:16:27 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:27 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf_ctrl.v 
# -- Compiling module elbuf_ctrl
# 
# Top level modules:
# 	elbuf_ctrl
# End time: 13:16:27 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:27 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf.v 
# -- Compiling module elbuf
# 
# Top level modules:
# 	elbuf
# End time: 13:16:27 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:27 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 13:16:27 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:27 on Feb 18,2019
# vlog -reportprogress 300 -sv -work work arbiter_tb.sv 
# -- Compiling module arbiter_tb
# 
# Top level modules:
# 	arbiter_tb
# End time: 13:16:27 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim arbiter_tb 
# Start time: 13:14:45 on Feb 18,2019
# Loading sv_std.std
# Loading work.arbiter_tb
# Loading work.arbiter
# Loading work.elbuf
# Loading work.elbuf_ctrl
# Loading work.eb15_ctrl
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#                    0 << Starting the Simulation >>
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:45 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/eb15_ctrl.v 
# -- Compiling module eb15_ctrl
# 
# Top level modules:
# 	eb15_ctrl
# End time: 13:27:45 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:45 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf_ctrl.v 
# -- Compiling module elbuf_ctrl
# 
# Top level modules:
# 	elbuf_ctrl
# End time: 13:27:45 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:45 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf.v 
# -- Compiling module elbuf
# 
# Top level modules:
# 	elbuf
# End time: 13:27:45 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:27:45 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/arbiter.v 
# -- Compiling module arbiter
# ** Error: ../hdl/arbiter.v(61): (vlog-2730) Undefined variable: 'm0_data'.
# ** Error: (vlog-13069) ../hdl/arbiter.v(61): near "[": syntax error, unexpected '[', expecting ')'.
# End time: 13:27:45 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/Modelsim/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./run.do line 12
# /opt/Modelsim/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -work work ../hdl/arbiter.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:49 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/eb15_ctrl.v 
# -- Compiling module eb15_ctrl
# 
# Top level modules:
# 	eb15_ctrl
# End time: 13:28:49 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:49 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf_ctrl.v 
# -- Compiling module elbuf_ctrl
# 
# Top level modules:
# 	elbuf_ctrl
# End time: 13:28:49 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:49 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf.v 
# -- Compiling module elbuf
# 
# Top level modules:
# 	elbuf
# End time: 13:28:49 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:49 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 13:28:49 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:49 on Feb 18,2019
# vlog -reportprogress 300 -sv -work work arbiter_tb.sv 
# -- Compiling module arbiter_tb
# 
# Top level modules:
# 	arbiter_tb
# End time: 13:28:49 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:28:49 on Feb 18,2019, Elapsed time: 0:14:04
# Errors: 7, Warnings: 1
# vsim arbiter_tb 
# Start time: 13:28:49 on Feb 18,2019
# Loading sv_std.std
# Loading work.arbiter_tb
# Loading work.arbiter
# Loading work.elbuf
# Loading work.elbuf_ctrl
# Loading work.eb15_ctrl
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#                    0 << Starting the Simulation >>
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:02 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/eb15_ctrl.v 
# -- Compiling module eb15_ctrl
# 
# Top level modules:
# 	eb15_ctrl
# End time: 13:32:02 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:02 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf_ctrl.v 
# -- Compiling module elbuf_ctrl
# 
# Top level modules:
# 	elbuf_ctrl
# End time: 13:32:02 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:02 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf.v 
# -- Compiling module elbuf
# 
# Top level modules:
# 	elbuf
# End time: 13:32:02 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:02 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 13:32:02 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:32:02 on Feb 18,2019
# vlog -reportprogress 300 -sv -work work arbiter_tb.sv 
# -- Compiling module arbiter_tb
# 
# Top level modules:
# 	arbiter_tb
# End time: 13:32:02 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:32:02 on Feb 18,2019, Elapsed time: 0:03:13
# Errors: 0, Warnings: 1
# vsim arbiter_tb 
# Start time: 13:32:02 on Feb 18,2019
# Loading sv_std.std
# Loading work.arbiter_tb
# Loading work.arbiter
# Loading work.elbuf
# Loading work.elbuf_ctrl
# Loading work.eb15_ctrl
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#                    0 << Starting the Simulation >>
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/daniel/playground/bigstream/sim/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/daniel/playground/bigstream/sim/wave.do
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:02 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/eb15_ctrl.v 
# -- Compiling module eb15_ctrl
# 
# Top level modules:
# 	eb15_ctrl
# End time: 13:36:02 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:02 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf_ctrl.v 
# -- Compiling module elbuf_ctrl
# 
# Top level modules:
# 	elbuf_ctrl
# End time: 13:36:02 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:02 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf.v 
# -- Compiling module elbuf
# 
# Top level modules:
# 	elbuf
# End time: 13:36:02 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:02 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 13:36:02 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:02 on Feb 18,2019
# vlog -reportprogress 300 -sv -work work arbiter_tb.sv 
# -- Compiling module arbiter_tb
# 
# Top level modules:
# 	arbiter_tb
# End time: 13:36:02 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:36:02 on Feb 18,2019, Elapsed time: 0:04:00
# Errors: 0, Warnings: 1
# vsim arbiter_tb 
# Start time: 13:36:02 on Feb 18,2019
# Loading sv_std.std
# Loading work.arbiter_tb
# Loading work.arbiter
# Loading work.elbuf
# Loading work.elbuf_ctrl
# Loading work.eb15_ctrl
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#                    0 << Starting the Simulation >>
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:28 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/eb15_ctrl.v 
# -- Compiling module eb15_ctrl
# 
# Top level modules:
# 	eb15_ctrl
# End time: 13:41:28 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:28 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf_ctrl.v 
# -- Compiling module elbuf_ctrl
# 
# Top level modules:
# 	elbuf_ctrl
# End time: 13:41:28 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:28 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf.v 
# -- Compiling module elbuf
# 
# Top level modules:
# 	elbuf
# End time: 13:41:28 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:28 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 13:41:28 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:28 on Feb 18,2019
# vlog -reportprogress 300 -sv -work work arbiter_tb.sv 
# -- Compiling module arbiter_tb
# ** Error: arbiter_tb.sv(64): (vlog-13266) No actual value has been specified for a formal argument 'tlast' that does not have a default value.
# ** Error: arbiter_tb.sv(64): Number of actuals and formals does not match in task call.
# End time: 13:41:28 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/Modelsim/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./run.do line 13
# /opt/Modelsim/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -sv -work work arbiter_tb.sv"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:48 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/eb15_ctrl.v 
# -- Compiling module eb15_ctrl
# 
# Top level modules:
# 	eb15_ctrl
# End time: 13:41:48 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:48 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf_ctrl.v 
# -- Compiling module elbuf_ctrl
# 
# Top level modules:
# 	elbuf_ctrl
# End time: 13:41:48 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:48 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf.v 
# -- Compiling module elbuf
# 
# Top level modules:
# 	elbuf
# End time: 13:41:48 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:48 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 13:41:48 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:48 on Feb 18,2019
# vlog -reportprogress 300 -sv -work work arbiter_tb.sv 
# -- Compiling module arbiter_tb
# 
# Top level modules:
# 	arbiter_tb
# End time: 13:41:48 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:41:48 on Feb 18,2019, Elapsed time: 0:05:46
# Errors: 5, Warnings: 1
# vsim arbiter_tb 
# Start time: 13:41:48 on Feb 18,2019
# Loading sv_std.std
# Loading work.arbiter_tb
# Loading work.arbiter
# Loading work.elbuf
# Loading work.elbuf_ctrl
# Loading work.eb15_ctrl
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#                    0 << Starting the Simulation >>
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:00 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/eb15_ctrl.v 
# -- Compiling module eb15_ctrl
# 
# Top level modules:
# 	eb15_ctrl
# End time: 13:43:00 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:00 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf_ctrl.v 
# -- Compiling module elbuf_ctrl
# 
# Top level modules:
# 	elbuf_ctrl
# End time: 13:43:00 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:00 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/elbuf.v 
# -- Compiling module elbuf
# 
# Top level modules:
# 	elbuf
# End time: 13:43:00 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:00 on Feb 18,2019
# vlog -reportprogress 300 -work work ../hdl/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 13:43:00 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:00 on Feb 18,2019
# vlog -reportprogress 300 -sv -work work arbiter_tb.sv 
# -- Compiling module arbiter_tb
# 
# Top level modules:
# 	arbiter_tb
# End time: 13:43:00 on Feb 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:43:00 on Feb 18,2019, Elapsed time: 0:01:12
# Errors: 0, Warnings: 1
# vsim arbiter_tb 
# Start time: 13:43:00 on Feb 18,2019
# Loading sv_std.std
# Loading work.arbiter_tb
# Loading work.arbiter
# Loading work.elbuf
# Loading work.elbuf_ctrl
# Loading work.eb15_ctrl
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#                    0 << Starting the Simulation >>
