library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
	entity PWM_Generator is
		port (
			CLK : in std_logic;
			reset_n : in std_logic;
			duty_cycle : in std_logic_vector(15 downto 0);
			duty_load : in std_logic;
			PWM_out : out std_logic;
			cnt_en : out std_logic;
			
		);
end PWM_Generator;