set ::env(PROJECT_NAME) clock_test
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/clock_test/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/clock_test/rtl/AL4S3B_FPGA_top.v
set ::env(CLOCK_COUNT) 5
set ::env(DOMAIN) digital_design
