Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jan 10 18:22:55 2023
| Host         : LAPTOP-UF85CVI8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Cronometro_on_board_timing_summary_routed.rpt -pb Cronometro_on_board_timing_summary_routed.pb -rpx Cronometro_on_board_timing_summary_routed.rpx -warn_on_violation
| Design       : Cronometro_on_board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.361        0.000                      0                  645        0.170        0.000                      0                  645        4.500        0.000                       0                   324  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.361        0.000                      0                  645        0.170        0.000                      0                  645        4.500        0.000                       0                   324  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 cron_intertempi/cron/minutes_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/cron/hours_counter/Ty_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.610ns (27.769%)  route 1.587ns (72.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.724     5.327    cron_intertempi/cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  cron_intertempi/cron/minutes_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  cron_intertempi/cron/minutes_counter/Tcount_reg/Q
                         net (fo=1, routed)           0.808     6.591    cron_intertempi/cron/minutes_counter/count_minutes
    SLICE_X4Y93          LUT4 (Prop_lut4_I1_O)        0.154     6.745 r  cron_intertempi/cron/minutes_counter/Ty[4]_i_1/O
                         net (fo=5, routed)           0.779     7.523    cron_intertempi/cron/hours_counter/E[0]
    SLICE_X2Y95          FDRE                                         r  cron_intertempi/cron/hours_counter/Ty_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.605    10.028    cron_intertempi/cron/hours_counter/CLK_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  cron_intertempi/cron/hours_counter/Ty_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.287    
                         clock uncertainty           -0.035    10.251    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.367     9.884    cron_intertempi/cron/hours_counter/Ty_reg[0]
  -------------------------------------------------------------------
                         required time                          9.884    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 cron_intertempi/cron/minutes_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/cron/hours_counter/Ty_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.610ns (27.769%)  route 1.587ns (72.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.724     5.327    cron_intertempi/cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  cron_intertempi/cron/minutes_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  cron_intertempi/cron/minutes_counter/Tcount_reg/Q
                         net (fo=1, routed)           0.808     6.591    cron_intertempi/cron/minutes_counter/count_minutes
    SLICE_X4Y93          LUT4 (Prop_lut4_I1_O)        0.154     6.745 r  cron_intertempi/cron/minutes_counter/Ty[4]_i_1/O
                         net (fo=5, routed)           0.779     7.523    cron_intertempi/cron/hours_counter/E[0]
    SLICE_X2Y95          FDRE                                         r  cron_intertempi/cron/hours_counter/Ty_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.605    10.028    cron_intertempi/cron/hours_counter/CLK_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  cron_intertempi/cron/hours_counter/Ty_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.287    
                         clock uncertainty           -0.035    10.251    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.367     9.884    cron_intertempi/cron/hours_counter/Ty_reg[1]
  -------------------------------------------------------------------
                         required time                          9.884    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 cron_intertempi/cron/minutes_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/cron/hours_counter/Ty_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.610ns (27.769%)  route 1.587ns (72.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.724     5.327    cron_intertempi/cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  cron_intertempi/cron/minutes_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  cron_intertempi/cron/minutes_counter/Tcount_reg/Q
                         net (fo=1, routed)           0.808     6.591    cron_intertempi/cron/minutes_counter/count_minutes
    SLICE_X4Y93          LUT4 (Prop_lut4_I1_O)        0.154     6.745 r  cron_intertempi/cron/minutes_counter/Ty[4]_i_1/O
                         net (fo=5, routed)           0.779     7.523    cron_intertempi/cron/hours_counter/E[0]
    SLICE_X2Y95          FDRE                                         r  cron_intertempi/cron/hours_counter/Ty_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.605    10.028    cron_intertempi/cron/hours_counter/CLK_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  cron_intertempi/cron/hours_counter/Ty_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.287    
                         clock uncertainty           -0.035    10.251    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.367     9.884    cron_intertempi/cron/hours_counter/Ty_reg[3]
  -------------------------------------------------------------------
                         required time                          9.884    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 cron_intertempi/cron/minutes_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/cron/hours_counter/Ty_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.610ns (27.769%)  route 1.587ns (72.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.724     5.327    cron_intertempi/cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  cron_intertempi/cron/minutes_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  cron_intertempi/cron/minutes_counter/Tcount_reg/Q
                         net (fo=1, routed)           0.808     6.591    cron_intertempi/cron/minutes_counter/count_minutes
    SLICE_X4Y93          LUT4 (Prop_lut4_I1_O)        0.154     6.745 r  cron_intertempi/cron/minutes_counter/Ty[4]_i_1/O
                         net (fo=5, routed)           0.779     7.523    cron_intertempi/cron/hours_counter/E[0]
    SLICE_X2Y95          FDRE                                         r  cron_intertempi/cron/hours_counter/Ty_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.605    10.028    cron_intertempi/cron/hours_counter/CLK_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  cron_intertempi/cron/hours_counter/Ty_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.287    
                         clock uncertainty           -0.035    10.251    
    SLICE_X2Y95          FDRE (Setup_fdre_C_CE)      -0.367     9.884    cron_intertempi/cron/hours_counter/Ty_reg[4]
  -------------------------------------------------------------------
                         required time                          9.884    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 cron_intertempi/cron/minutes_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/cron/hours_counter/Ty_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.610ns (29.672%)  route 1.446ns (70.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.724     5.327    cron_intertempi/cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  cron_intertempi/cron/minutes_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  cron_intertempi/cron/minutes_counter/Tcount_reg/Q
                         net (fo=1, routed)           0.808     6.591    cron_intertempi/cron/minutes_counter/count_minutes
    SLICE_X4Y93          LUT4 (Prop_lut4_I1_O)        0.154     6.745 r  cron_intertempi/cron/minutes_counter/Ty[4]_i_1/O
                         net (fo=5, routed)           0.638     7.383    cron_intertempi/cron/hours_counter/E[0]
    SLICE_X3Y96          FDRE                                         r  cron_intertempi/cron/hours_counter/Ty_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.605    10.028    cron_intertempi/cron/hours_counter/CLK_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  cron_intertempi/cron/hours_counter/Ty_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.287    
                         clock uncertainty           -0.035    10.251    
    SLICE_X3Y96          FDRE (Setup_fdre_C_CE)      -0.405     9.846    cron_intertempi/cron/hours_counter/Ty_reg[2]
  -------------------------------------------------------------------
                         required time                          9.846    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 cron_intertempi/cron/minutes_counter/Ty_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/cron/minutes_counter/Tcount_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.052ns  (logic 0.583ns (28.408%)  route 1.469ns (71.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns = ( 10.326 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.723    10.326    cron_intertempi/cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  cron_intertempi/cron/minutes_counter/Ty_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.459    10.785 r  cron_intertempi/cron/minutes_counter/Ty_reg[5]/Q
                         net (fo=5, routed)           1.469    12.254    cron_intertempi/cron/minutes_counter/Q[5]
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.124    12.378 r  cron_intertempi/cron/minutes_counter/Tcount_i_1__0/O
                         net (fo=1, routed)           0.000    12.378    cron_intertempi/cron/minutes_counter/Tcount_i_1__0_n_0
    SLICE_X4Y93          FDRE                                         r  cron_intertempi/cron/minutes_counter/Tcount_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.603    15.026    cron_intertempi/cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  cron_intertempi/cron/minutes_counter/Tcount_reg/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.029    15.295    cron_intertempi/cron/minutes_counter/Tcount_reg
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 cron_intertempi/cron/seconds_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/cron/minutes_counter/Ty_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.580ns (32.697%)  route 1.194ns (67.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.724     5.327    cron_intertempi/cron/seconds_counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  cron_intertempi/cron/seconds_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  cron_intertempi/cron/seconds_counter/Tcount_reg/Q
                         net (fo=2, routed)           0.693     6.476    cron_intertempi/cron/seconds_counter/count
    SLICE_X4Y93          LUT3 (Prop_lut3_I1_O)        0.124     6.600 r  cron_intertempi/cron/seconds_counter/Ty[5]_i_1__0/O
                         net (fo=6, routed)           0.501     7.101    cron_intertempi/cron/minutes_counter/Ty_reg[5]_1[0]
    SLICE_X3Y92          FDRE                                         r  cron_intertempi/cron/minutes_counter/Ty_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.604    10.027    cron_intertempi/cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  cron_intertempi/cron/minutes_counter/Ty_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.286    
                         clock uncertainty           -0.035    10.250    
    SLICE_X3Y92          FDRE (Setup_fdre_C_CE)      -0.202    10.048    cron_intertempi/cron/minutes_counter/Ty_reg[2]
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 cron_intertempi/cron/seconds_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/cron/minutes_counter/Ty_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.580ns (32.697%)  route 1.194ns (67.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.724     5.327    cron_intertempi/cron/seconds_counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  cron_intertempi/cron/seconds_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  cron_intertempi/cron/seconds_counter/Tcount_reg/Q
                         net (fo=2, routed)           0.693     6.476    cron_intertempi/cron/seconds_counter/count
    SLICE_X4Y93          LUT3 (Prop_lut3_I1_O)        0.124     6.600 r  cron_intertempi/cron/seconds_counter/Ty[5]_i_1__0/O
                         net (fo=6, routed)           0.501     7.101    cron_intertempi/cron/minutes_counter/Ty_reg[5]_1[0]
    SLICE_X3Y92          FDRE                                         r  cron_intertempi/cron/minutes_counter/Ty_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.604    10.027    cron_intertempi/cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  cron_intertempi/cron/minutes_counter/Ty_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.286    
                         clock uncertainty           -0.035    10.250    
    SLICE_X3Y92          FDRE (Setup_fdre_C_CE)      -0.202    10.048    cron_intertempi/cron/minutes_counter/Ty_reg[3]
  -------------------------------------------------------------------
                         required time                         10.048    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 cron_intertempi/cron/seconds_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/cron/minutes_counter/Ty_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.580ns (32.591%)  route 1.200ns (67.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.724     5.327    cron_intertempi/cron/seconds_counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  cron_intertempi/cron/seconds_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  cron_intertempi/cron/seconds_counter/Tcount_reg/Q
                         net (fo=2, routed)           0.693     6.476    cron_intertempi/cron/seconds_counter/count
    SLICE_X4Y93          LUT3 (Prop_lut3_I1_O)        0.124     6.600 r  cron_intertempi/cron/seconds_counter/Ty[5]_i_1__0/O
                         net (fo=6, routed)           0.507     7.106    cron_intertempi/cron/minutes_counter/Ty_reg[5]_1[0]
    SLICE_X2Y91          FDRE                                         r  cron_intertempi/cron/minutes_counter/Ty_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.604    10.027    cron_intertempi/cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  cron_intertempi/cron/minutes_counter/Ty_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.286    
                         clock uncertainty           -0.035    10.250    
    SLICE_X2Y91          FDRE (Setup_fdre_C_CE)      -0.164    10.086    cron_intertempi/cron/minutes_counter/Ty_reg[0]
  -------------------------------------------------------------------
                         required time                         10.086    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 cron_intertempi/cron/seconds_counter/Tcount_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/cron/minutes_counter/Ty_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.580ns (32.591%)  route 1.200ns (67.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 10.027 - 5.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.724     5.327    cron_intertempi/cron/seconds_counter/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  cron_intertempi/cron/seconds_counter/Tcount_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  cron_intertempi/cron/seconds_counter/Tcount_reg/Q
                         net (fo=2, routed)           0.693     6.476    cron_intertempi/cron/seconds_counter/count
    SLICE_X4Y93          LUT3 (Prop_lut3_I1_O)        0.124     6.600 r  cron_intertempi/cron/seconds_counter/Ty[5]_i_1__0/O
                         net (fo=6, routed)           0.507     7.106    cron_intertempi/cron/minutes_counter/Ty_reg[5]_1[0]
    SLICE_X2Y91          FDRE                                         r  cron_intertempi/cron/minutes_counter/Ty_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.604    10.027    cron_intertempi/cron/minutes_counter/CLK_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  cron_intertempi/cron/minutes_counter/Ty_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.286    
                         clock uncertainty           -0.035    10.250    
    SLICE_X2Y91          FDRE (Setup_fdre_C_CE)      -0.164    10.086    cron_intertempi/cron/minutes_counter/Ty_reg[1]
  -------------------------------------------------------------------
                         required time                         10.086    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                  2.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 cron_intertempi/gt/br_s/reg_n_1_to_0[4].reg_i/tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/gt/br_s/reg_n_1_to_0[4].reg_i/tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.943%)  route 0.111ns (44.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.602     1.521    cron_intertempi/gt/br_s/reg_n_1_to_0[4].reg_i/CLK_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  cron_intertempi/gt/br_s/reg_n_1_to_0[4].reg_i/tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  cron_intertempi/gt/br_s/reg_n_1_to_0[4].reg_i/tmp_reg[6]/Q
                         net (fo=2, routed)           0.111     1.773    cron_intertempi/gt/br_s/reg_n_1_to_0[4].reg_i/tmp_reg_n_0_[6]
    SLICE_X7Y92          FDRE                                         r  cron_intertempi/gt/br_s/reg_n_1_to_0[4].reg_i/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.873     2.038    cron_intertempi/gt/br_s/reg_n_1_to_0[4].reg_i/CLK_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  cron_intertempi/gt/br_s/reg_n_1_to_0[4].reg_i/tmp_reg[5]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.066     1.603    cron_intertempi/gt/br_s/reg_n_1_to_0[4].reg_i/tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cron_intertempi/gt/br_m/reg_n_1_to_0[5].reg_i/tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/gt/br_m/reg_n_1_to_0[5].reg_i/tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.286%)  route 0.129ns (47.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.602     1.521    cron_intertempi/gt/br_m/reg_n_1_to_0[5].reg_i/CLK_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  cron_intertempi/gt/br_m/reg_n_1_to_0[5].reg_i/tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  cron_intertempi/gt/br_m/reg_n_1_to_0[5].reg_i/tmp_reg[4]/Q
                         net (fo=2, routed)           0.129     1.791    cron_intertempi/gt/br_m/reg_n_1_to_0[5].reg_i/tmp_reg_n_0_[4]
    SLICE_X4Y91          FDRE                                         r  cron_intertempi/gt/br_m/reg_n_1_to_0[5].reg_i/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.873     2.038    cron_intertempi/gt/br_m/reg_n_1_to_0[5].reg_i/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  cron_intertempi/gt/br_m/reg_n_1_to_0[5].reg_i/tmp_reg[3]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.072     1.609    cron_intertempi/gt/br_m/reg_n_1_to_0[5].reg_i/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 cron_intertempi/gt/br_m/reg_n_1_to_0[1].reg_i/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/gt/br_m/reg_n_1_to_0[1].reg_i/tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.604     1.523    cron_intertempi/gt/br_m/reg_n_1_to_0[1].reg_i/CLK_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  cron_intertempi/gt/br_m/reg_n_1_to_0[1].reg_i/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  cron_intertempi/gt/br_m/reg_n_1_to_0[1].reg_i/tmp_reg[1]/Q
                         net (fo=2, routed)           0.129     1.793    cron_intertempi/gt/br_m/reg_n_1_to_0[1].reg_i/tmp_reg_n_0_[1]
    SLICE_X1Y93          FDRE                                         r  cron_intertempi/gt/br_m/reg_n_1_to_0[1].reg_i/tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.877     2.042    cron_intertempi/gt/br_m/reg_n_1_to_0[1].reg_i/CLK_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  cron_intertempi/gt/br_m/reg_n_1_to_0[1].reg_i/tmp_reg[0]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.070     1.606    cron_intertempi/gt/br_m/reg_n_1_to_0[1].reg_i/tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cron_intertempi/gt/br_h/reg_n_1_to_0[2].reg_i/tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/gt/br_h/reg_n_1_to_0[2].reg_i/tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.249%)  route 0.114ns (44.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.604     1.523    cron_intertempi/gt/br_h/reg_n_1_to_0[2].reg_i/CLK_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  cron_intertempi/gt/br_h/reg_n_1_to_0[2].reg_i/tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  cron_intertempi/gt/br_h/reg_n_1_to_0[2].reg_i/tmp_reg[3]/Q
                         net (fo=2, routed)           0.114     1.779    cron_intertempi/gt/br_h/reg_n_1_to_0[2].reg_i/tmp_reg_n_0_[3]
    SLICE_X5Y97          FDRE                                         r  cron_intertempi/gt/br_h/reg_n_1_to_0[2].reg_i/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.875     2.040    cron_intertempi/gt/br_h/reg_n_1_to_0[2].reg_i/CLK_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  cron_intertempi/gt/br_h/reg_n_1_to_0[2].reg_i/tmp_reg[2]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.047     1.570    cron_intertempi/gt/br_h/reg_n_1_to_0[2].reg_i/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cron_intertempi/gt/br_m/reg_n_1_to_0[0].reg_i/tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/gt/br_m/reg_n_1_to_0[0].reg_i/tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.249%)  route 0.114ns (44.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.603     1.522    cron_intertempi/gt/br_m/reg_n_1_to_0[0].reg_i/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  cron_intertempi/gt/br_m/reg_n_1_to_0[0].reg_i/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  cron_intertempi/gt/br_m/reg_n_1_to_0[0].reg_i/tmp_reg[5]/Q
                         net (fo=2, routed)           0.114     1.778    cron_intertempi/gt/br_m/reg_n_1_to_0[0].reg_i/tmp_reg_n_0_[5]
    SLICE_X1Y90          FDRE                                         r  cron_intertempi/gt/br_m/reg_n_1_to_0[0].reg_i/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.876     2.041    cron_intertempi/gt/br_m/reg_n_1_to_0[0].reg_i/CLK_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  cron_intertempi/gt/br_m/reg_n_1_to_0[0].reg_i/tmp_reg[4]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.047     1.569    cron_intertempi/gt/br_m/reg_n_1_to_0[0].reg_i/tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cron_intertempi/gt/br_s/reg_n_1_to_0[0].reg_i/tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/gt/br_s/reg_n_1_to_0[0].reg_i/tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.249%)  route 0.114ns (44.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.603     1.522    cron_intertempi/gt/br_s/reg_n_1_to_0[0].reg_i/CLK_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  cron_intertempi/gt/br_s/reg_n_1_to_0[0].reg_i/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  cron_intertempi/gt/br_s/reg_n_1_to_0[0].reg_i/tmp_reg[2]/Q
                         net (fo=2, routed)           0.114     1.778    cron_intertempi/gt/br_s/reg_n_1_to_0[0].reg_i/tmp_reg_n_0_[2]
    SLICE_X7Y95          FDRE                                         r  cron_intertempi/gt/br_s/reg_n_1_to_0[0].reg_i/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.874     2.039    cron_intertempi/gt/br_s/reg_n_1_to_0[0].reg_i/CLK_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  cron_intertempi/gt/br_s/reg_n_1_to_0[0].reg_i/tmp_reg[1]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.047     1.569    cron_intertempi/gt/br_s/reg_n_1_to_0[0].reg_i/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cron_intertempi/gt/br_s/reg_n_1_to_0[1].reg_i/tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/gt/br_s/reg_n_1_to_0[1].reg_i/tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.249%)  route 0.114ns (44.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.603     1.522    cron_intertempi/gt/br_s/reg_n_1_to_0[1].reg_i/CLK_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  cron_intertempi/gt/br_s/reg_n_1_to_0[1].reg_i/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  cron_intertempi/gt/br_s/reg_n_1_to_0[1].reg_i/tmp_reg[2]/Q
                         net (fo=2, routed)           0.114     1.778    cron_intertempi/gt/br_s/reg_n_1_to_0[1].reg_i/tmp_reg_n_0_[2]
    SLICE_X5Y95          FDRE                                         r  cron_intertempi/gt/br_s/reg_n_1_to_0[1].reg_i/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.874     2.039    cron_intertempi/gt/br_s/reg_n_1_to_0[1].reg_i/CLK_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  cron_intertempi/gt/br_s/reg_n_1_to_0[1].reg_i/tmp_reg[1]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.047     1.569    cron_intertempi/gt/br_s/reg_n_1_to_0[1].reg_i/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cron_intertempi/gt/br_h/reg_n_1_to_0[3].reg_i/tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/gt/br_h/reg_n_1_to_0[3].reg_i/tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.249%)  route 0.114ns (44.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.605     1.524    cron_intertempi/gt/br_h/reg_n_1_to_0[3].reg_i/CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  cron_intertempi/gt/br_h/reg_n_1_to_0[3].reg_i/tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  cron_intertempi/gt/br_h/reg_n_1_to_0[3].reg_i/tmp_reg[3]/Q
                         net (fo=2, routed)           0.114     1.780    cron_intertempi/gt/br_h/reg_n_1_to_0[3].reg_i/tmp_reg_n_0_[3]
    SLICE_X3Y98          FDRE                                         r  cron_intertempi/gt/br_h/reg_n_1_to_0[3].reg_i/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.878     2.043    cron_intertempi/gt/br_h/reg_n_1_to_0[3].reg_i/CLK_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  cron_intertempi/gt/br_h/reg_n_1_to_0[3].reg_i/tmp_reg[2]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.047     1.571    cron_intertempi/gt/br_h/reg_n_1_to_0[3].reg_i/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cron_intertempi/gt/br_m/reg_n_1_to_0[4].reg_i/tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/gt/br_m/reg_n_1_to_0[4].reg_i/tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.249%)  route 0.114ns (44.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.602     1.521    cron_intertempi/gt/br_m/reg_n_1_to_0[4].reg_i/CLK_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  cron_intertempi/gt/br_m/reg_n_1_to_0[4].reg_i/tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  cron_intertempi/gt/br_m/reg_n_1_to_0[4].reg_i/tmp_reg[2]/Q
                         net (fo=2, routed)           0.114     1.777    cron_intertempi/gt/br_m/reg_n_1_to_0[4].reg_i/tmp_reg_n_0_[2]
    SLICE_X5Y91          FDRE                                         r  cron_intertempi/gt/br_m/reg_n_1_to_0[4].reg_i/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.873     2.038    cron_intertempi/gt/br_m/reg_n_1_to_0[4].reg_i/CLK_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  cron_intertempi/gt/br_m/reg_n_1_to_0[4].reg_i/tmp_reg[1]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.047     1.568    cron_intertempi/gt/br_m/reg_n_1_to_0[4].reg_i/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cron_intertempi/gt/br_s/reg_n_1_to_0[2].reg_i/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron_intertempi/gt/br_s/reg_n_1_to_0[2].reg_i/tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.603     1.522    cron_intertempi/gt/br_s/reg_n_1_to_0[2].reg_i/CLK_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  cron_intertempi/gt/br_s/reg_n_1_to_0[2].reg_i/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  cron_intertempi/gt/br_s/reg_n_1_to_0[2].reg_i/tmp_reg[1]/Q
                         net (fo=2, routed)           0.127     1.814    cron_intertempi/gt/br_s/reg_n_1_to_0[2].reg_i/tmp_reg_n_0_[1]
    SLICE_X7Y96          FDRE                                         r  cron_intertempi/gt/br_s/reg_n_1_to_0[2].reg_i/tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.874     2.039    cron_intertempi/gt/br_s/reg_n_1_to_0[2].reg_i/CLK_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  cron_intertempi/gt/br_s/reg_n_1_to_0[2].reg_i/tmp_reg[0]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X7Y96          FDRE (Hold_fdre_C_D)         0.070     1.605    cron_intertempi/gt/br_s/reg_n_1_to_0[2].reg_i/tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     OM/display/clk_divider_instance/clockfx_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     OM/display/clk_divider_instance/count_for_division.counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     OM/display/clk_divider_instance/count_for_division.counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     OM/display/clk_divider_instance/count_for_division.counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     OM/display/clk_divider_instance/count_for_division.counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     OM/display/clk_divider_instance/count_for_division.counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     OM/display/clk_divider_instance/count_for_division.counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     OM/display/clk_divider_instance/count_for_division.counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     OM/display/clk_divider_instance/count_for_division.counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     OM/display/clk_divider_instance/clockfx_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     OM/display/clk_divider_instance/clockfx_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     OM/display/clk_divider_instance/count_for_division.counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     OM/display/clk_divider_instance/count_for_division.counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     OM/display/clk_divider_instance/count_for_division.counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     OM/display/clk_divider_instance/count_for_division.counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     OM/display/clk_divider_instance/count_for_division.counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     OM/display/clk_divider_instance/count_for_division.counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     OM/display/clk_divider_instance/count_for_division.counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     OM/display/clk_divider_instance/count_for_division.counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     OM/display/clk_divider_instance/clockfx_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     OM/display/clk_divider_instance/clockfx_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     OM/display/clk_divider_instance/count_for_division.counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     OM/display/clk_divider_instance/count_for_division.counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     OM/display/clk_divider_instance/count_for_division.counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     OM/display/clk_divider_instance/count_for_division.counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     OM/display/clk_divider_instance/count_for_division.counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     OM/display/clk_divider_instance/count_for_division.counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     OM/display/clk_divider_instance/count_for_division.counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     OM/display/clk_divider_instance/count_for_division.counter_reg[12]/C



