# VSDOpen2020_TLV_RISC-V_Tutorial

First TLV project done as part of the VSDOpen2020 TL-Verilog RISC-V Tutorial, by Redwood EDA.

## Course Videos

Tutorial videos were available on YouTube at the following [link](https://www.youtube.com/playlist?list=PL5hpwuXY8XebJv7giIvVb69j7Te095J4-).

## Slides

Slides for the lab assignments are at the following [link](https://drive.google.com/file/d/1qpelF9nJ1VFkRIxKEfNy604nX93vkP4c/view?usp=sharing).

## Implemented design link

[comment]: <> (Implemented the design with the help of slides. The implemented design can be found in the completed_design.tlv file.)

The completed design can be found at the following link: <a href="https://makerchip.com/sandbox/0wpfLh9vv/0lOhV9#" target="_blank" atom_fix="_">Completed design</a>.

## Useful Links

  - Open-source TL-Verilog projects:
    - [WARP-V TL-Verilog RISC-V CPU](https://github.com/stevehoover/warp-v)
    - [1st CLaaS Framework for hardware acceleration of web/cloud applications](https://github.com/stevehoover/1st-CLaaS)
    - [etc...](https://github.com/stevehoover)
  - TL-Verilog in [Makerchip](https://makerchip.com)
 
