#VERSION#
1.06
#CRITTUPLE#
4
4
0
1
2
3
#CRITTRANSTUPLE#
<init_state>
1
<disabling_state>
18446744073709551615
4
7
0
0
0
2
1
1
1
3
2
1
2
2
3
0
#SIGNALTUPLE#
1
8
RST
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
2
105
count
15
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
3
89
i
3
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
4
121
state
1
0
<obsolete>
0
<reference>
0
0

u

#SIGNALTUPLE#
5
5460
automatic_out_of_bound_1_
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
6
5457
automatic_out_of_bound_1_precond_
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
7
85
cha
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
8
133
min
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
9
88
find
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
10
86
cntfin
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
11
87
sortfin
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
12
93
j
3
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
13
9
W
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
14
123
costmp
9
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
15
15
Cost
6
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
16
97
k
3
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
17
101
z
3
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
18
26
MinCost
9
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
19
22
MatchCount
3
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
20
12
J
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
21
37
work[15]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
22
40
work[14]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
23
43
work[13]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
24
46
work[12]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
25
49
work[11]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
26
52
work[10]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
27
55
work[9]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
28
58
work[8]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
29
61
work[7]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
30
64
work[6]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
31
67
work[5]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
32
70
work[4]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
33
73
work[3]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
34
76
work[2]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
35
79
work[1]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
36
82
work[0]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
37
9
W[0]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
38
7
CLK
0
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
39
133
min[2]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
40
121
state[1]
1
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
41
12
J[0]
2
0
<obsolete>
0
<reference>
0
1

u

#SIGNALTUPLE#
42
82
work[0][0]
2
0
<obsolete>
0
<reference>
0
1

u

#POITUPLE#
1
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
1
0
0
0
JAM.sv

29
38
86
86
#POITUPLE#
2
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
2
0
0
0
JAM.sv

29
38
92
92
#POITUPLE#
3
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
3
0
0
0
JAM.sv

25
32
101
101
#POITUPLE#
4
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
4
0
0
0
JAM.sv

25
34
104
104
#POITUPLE#
5
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
5
0
0
0
JAM.sv

25
32
112
112
#POITUPLE#
6
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
6
0
0
0
JAM.sv

25
34
114
114
#POITUPLE#
7
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
7
0
0
0
JAM.sv

21
40
145
145
#POITUPLE#
8
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
4
1
2
3
4
11
2
automatic_out_of_bound_0_
automatic_out_of_bound_0_precond_
<signalCorrelation-vector>
0
0
0
1
17
0
0
0
JAM.sv

24
33
79
79
#POITUPLE#
9
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
5
6
11
2
automatic_out_of_bound_1_
automatic_out_of_bound_1_precond_
<signalCorrelation-vector>
0
0
0
1
18
0
0
0
JAM.sv

42
51
81
81
#POITUPLE#
10
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
5
1
7
2
3
4
11
2
automatic_out_of_bound_2_
automatic_out_of_bound_2_precond_
<signalCorrelation-vector>
0
0
0
1
19
0
0
0
JAM.sv

36
45
123
123
#POITUPLE#
11
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
5
1
7
2
3
4
11
2
automatic_out_of_bound_3_
automatic_out_of_bound_3_precond_
<signalCorrelation-vector>
0
0
0
1
20
0
0
0
JAM.sv

25
34
124
124
#POITUPLE#
12
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
4
14
2
fsm
(state == 0)
<signalCorrelation-vector>
1

0
0
1
8
0
0
0
JAM.sv

31
35
28
28
#POITUPLE#
13
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
4
14
2
fsm
(state == 1)
<signalCorrelation-vector>
1

0
0
1
9
0
0
0
JAM.sv

31
35
32
32
#POITUPLE#
14
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
4
14
2
fsm
(state == 2)
<signalCorrelation-vector>
1

0
0
1
10
0
0
0
JAM.sv

40
44
26
26
#POITUPLE#
15
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
4
14
2
fsm
(state == 3)
<signalCorrelation-vector>
1

0
0
1
11
0
0
0
JAM.sv

42
46
31
31
#POITUPLE#
16
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
4
14
2
fsm
FSM_IS_LVLK (state != 1)
<signalCorrelation-vector>
1

0
0
1
12
0
0
0
JAM.sv

13
17
30
30
#POITUPLE#
17
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
4
14
2
fsm
FSM_IS_DDLK (state == 0)
<signalCorrelation-vector>
1

0
0
1
13
0
0
0
JAM.sv

13
17
25
25
#POITUPLE#
18
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
4
14
2
fsm
FSM_IS_DDLK (state == 1)
<signalCorrelation-vector>
1

0
0
1
14
0
0
0
JAM.sv

13
17
30
30
#POITUPLE#
19
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
4
14
2
fsm
FSM_IS_DDLK (state == 2)
<signalCorrelation-vector>
1

0
0
1
15
0
0
0
JAM.sv

13
17
34
34
#POITUPLE#
20
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
0
1
4
14
2
fsm
FSM_IS_DDLK (state == 3)
<signalCorrelation-vector>
1

0
0
1
16
0
0
0
JAM.sv

42
46
31
31
#POITUPLE#
21
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
8
20
0
<signalCorrelation-vector>
0
0
0
1
21
0
0
0
JAM.sv

13
16
18
18
#POITUPLE#
22
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
9
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
22
0
0
0
JAM.sv

20
29
26
26
#POITUPLE#
23
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
23
0
0
0
JAM.sv

20
29
26
26
#POITUPLE#
24
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
10
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
24
0
0
0
JAM.sv

20
31
31
31
#POITUPLE#
25
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
25
0
0
0
JAM.sv

20
31
31
31
#POITUPLE#
26
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
11
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
26
0
0
0
JAM.sv

20
32
35
35
#POITUPLE#
27
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
27
0
0
0
JAM.sv

20
32
35
35
#POITUPLE#
28
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
4
20
0
<signalCorrelation-vector>
0
0
0
1
28
0
0
0
JAM.sv

9
16
24
39
#POITUPLE#
29
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
29
0
0
0
JAM.sv

9
20
63
63
#POITUPLE#
30
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
30
0
0
0
JAM.sv

18
19
63
63
#POITUPLE#
31
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
31
0
0
0
JAM.sv

9
16
66
66
#POITUPLE#
32
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
32
0
0
0
JAM.sv

14
15
66
66
#POITUPLE#
33
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
33
0
0
0
JAM.sv

9
16
67
67
#POITUPLE#
34
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
34
0
0
0
JAM.sv

14
15
67
67
#POITUPLE#
35
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
35
0
0
0
JAM.sv

9
21
68
68
#POITUPLE#
36
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
36
0
0
0
JAM.sv

19
20
68
68
#POITUPLE#
37
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
37
0
0
0
JAM.sv

9
22
70
70
#POITUPLE#
38
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
38
0
0
0
JAM.sv

20
21
70
70
#POITUPLE#
39
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
39
0
0
0
JAM.sv

9
19
72
72
#POITUPLE#
40
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
40
0
0
0
JAM.sv

17
18
72
72
#POITUPLE#
41
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
41
0
0
0
JAM.sv

9
18
73
73
#POITUPLE#
42
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
42
0
0
0
JAM.sv

16
17
73
73
#POITUPLE#
43
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
43
0
0
0
JAM.sv

29
32
79
79
#POITUPLE#
44
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
44
0
0
0
JAM.sv

29
32
79
79
#POITUPLE#
45
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
45
0
0
0
JAM.sv

28
33
80
80
#POITUPLE#
46
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
46
0
0
0
JAM.sv

30
33
80
80
#POITUPLE#
47
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
47
0
0
0
JAM.sv

30
33
80
80
#POITUPLE#
48
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
48
0
0
0
JAM.sv

47
50
81
81
#POITUPLE#
49
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
49
0
0
0
JAM.sv

47
50
81
81
#POITUPLE#
50
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
12
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
50
0
0
0
JAM.sv

34
37
86
86
#POITUPLE#
51
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
12
20
2
JAM

<signalCorrelation-vector>
0
0
0
1
51
0
0
0
JAM.sv

34
37
86
86
#POITUPLE#
52
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
12
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
52
0
0
0
JAM.sv

34
37
86
86
#POITUPLE#
53
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
12
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
53
0
0
0
JAM.sv

34
37
86
86
#POITUPLE#
54
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
54
0
0
0
JAM.sv

30
40
88
88
#POITUPLE#
55
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
55
0
0
0
JAM.sv

38
39
88
88
#POITUPLE#
56
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
56
0
0
0
JAM.sv

34
37
92
92
#POITUPLE#
57
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
2
JAM

<signalCorrelation-vector>
0
0
0
1
57
0
0
0
JAM.sv

34
37
92
92
#POITUPLE#
58
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
58
0
0
0
JAM.sv

34
37
92
92
#POITUPLE#
59
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
59
0
0
0
JAM.sv

34
37
92
92
#POITUPLE#
60
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
60
0
0
0
JAM.sv

29
36
95
95
#POITUPLE#
61
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
61
0
0
0
JAM.sv

34
35
95
95
#POITUPLE#
62
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
62
0
0
0
JAM.sv

24
28
100
100
#POITUPLE#
63
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
63
0
0
0
JAM.sv

24
28
100
100
#POITUPLE#
64
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
13
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
64
0
0
0
JAM.sv

30
31
101
101
#POITUPLE#
65
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
65
0
0
0
JAM.sv

30
33
104
104
#POITUPLE#
66
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
2
JAM

<signalCorrelation-vector>
0
0
0
1
66
0
0
0
JAM.sv

30
33
104
104
#POITUPLE#
67
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
67
0
0
0
JAM.sv

30
33
104
104
#POITUPLE#
68
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
68
0
0
0
JAM.sv

30
33
104
104
#POITUPLE#
69
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
14
20
2
JAM

<signalCorrelation-vector>
0
0
0
1
69
0
0
0
JAM.sv

35
48
107
107
#POITUPLE#
70
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
14
15
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
70
0
0
0
JAM.sv

35
48
107
107
#POITUPLE#
71
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
71
0
0
0
JAM.sv

25
37
108
108
#POITUPLE#
72
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
72
0
0
0
JAM.sv

35
36
108
108
#POITUPLE#
73
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
73
0
0
0
JAM.sv

25
32
109
109
#POITUPLE#
74
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
74
0
0
0
JAM.sv

30
31
109
109
#POITUPLE#
75
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
13
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
75
0
0
0
JAM.sv

30
31
112
112
#POITUPLE#
76
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
76
0
0
0
JAM.sv

30
33
114
114
#POITUPLE#
77
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
2
JAM

<signalCorrelation-vector>
0
0
0
1
77
0
0
0
JAM.sv

30
33
114
114
#POITUPLE#
78
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
78
0
0
0
JAM.sv

30
33
114
114
#POITUPLE#
79
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
79
0
0
0
JAM.sv

30
33
114
114
#POITUPLE#
80
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
14
20
2
JAM

<signalCorrelation-vector>
0
0
0
1
80
0
0
0
JAM.sv

35
48
115
115
#POITUPLE#
81
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
14
15
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
81
0
0
0
JAM.sv

35
48
115
115
#POITUPLE#
82
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
82
0
0
0
JAM.sv

21
34
117
117
#POITUPLE#
83
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
83
0
0
0
JAM.sv

32
33
117
117
#POITUPLE#
84
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
84
0
0
0
JAM.sv

21
31
120
120
#POITUPLE#
85
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
85
0
0
0
JAM.sv

29
30
120
120
#POITUPLE#
86
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
7
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
86
0
0
0
JAM.sv

24
32
121
121
#POITUPLE#
87
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
87
0
0
0
JAM.sv

24
32
121
121
#POITUPLE#
88
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
88
0
0
0
JAM.sv

25
34
122
122
#POITUPLE#
89
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
89
0
0
0
JAM.sv

32
33
122
122
#POITUPLE#
90
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
90
0
0
0
JAM.sv

41
44
123
123
#POITUPLE#
91
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
91
0
0
0
JAM.sv

41
44
123
123
#POITUPLE#
92
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
16
20
0
<signalCorrelation-vector>
0
0
0
1
92
0
0
0
JAM.sv

25
32
123
123
#POITUPLE#
93
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
93
0
0
0
JAM.sv

30
33
124
124
#POITUPLE#
94
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
94
0
0
0
JAM.sv

30
33
124
124
#POITUPLE#
95
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
0
<signalCorrelation-vector>
0
0
0
1
95
0
0
0
JAM.sv

25
34
124
124
#POITUPLE#
96
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
17
20
0
<signalCorrelation-vector>
0
0
0
1
96
0
0
0
JAM.sv

29
30
128
128
#POITUPLE#
97
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
97
0
0
0
JAM.sv

29
32
128
128
#POITUPLE#
98
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
17
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
98
0
0
0
JAM.sv

33
36
128
128
#POITUPLE#
99
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
17
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
99
0
0
0
JAM.sv

39
42
128
128
#POITUPLE#
100
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
100
0
0
0
JAM.sv

34
37
129
129
#POITUPLE#
101
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
101
0
0
0
JAM.sv

34
37
129
129
#POITUPLE#
102
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
102
0
0
0
JAM.sv

25
34
132
132
#POITUPLE#
103
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
103
0
0
0
JAM.sv

32
33
132
132
#POITUPLE#
104
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
104
0
0
0
JAM.sv

25
38
133
133
#POITUPLE#
105
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
105
0
0
0
JAM.sv

36
37
133
133
#POITUPLE#
106
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
106
0
0
0
JAM.sv

25
32
134
134
#POITUPLE#
107
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
107
0
0
0
JAM.sv

30
31
134
134
#POITUPLE#
108
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
18
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
108
0
0
0
JAM.sv

33
40
138
138
#POITUPLE#
109
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
18
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
109
0
0
0
JAM.sv

39
46
142
142
#POITUPLE#
110
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
19
20
2
JAM

<signalCorrelation-vector>
0
0
0
1
110
0
0
0
JAM.sv

62
79
142
142
#POITUPLE#
111
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
19
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
111
0
0
0
JAM.sv

62
72
142
142
#POITUPLE#
112
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
112
0
0
0
JAM.sv

21
33
144
144
#POITUPLE#
113
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
113
0
0
0
JAM.sv

31
32
144
144
#POITUPLE#
114
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
2
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
114
0
0
0
JAM.sv

30
39
145
145
#POITUPLE#
115
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
2
20
2
JAM

<signalCorrelation-vector>
0
0
0
1
115
0
0
0
JAM.sv

30
39
145
145
#POITUPLE#
116
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
2
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
116
0
0
0
JAM.sv

30
39
145
145
#POITUPLE#
117
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
2
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
117
0
0
0
JAM.sv

30
39
145
145
#POITUPLE#
118
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
118
0
0
0
JAM.sv

21
28
146
146
#POITUPLE#
119
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
119
0
0
0
JAM.sv

26
27
146
146
#POITUPLE#
120
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
120
0
0
0
JAM.sv

21
28
147
147
#POITUPLE#
121
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
121
0
0
0
JAM.sv

26
27
147
147
#POITUPLE#
122
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
13
20
0
<signalCorrelation-vector>
0
0
0
1
122
0
0
0
JAM.sv

13
20
77
150
#POITUPLE#
123
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
20
20
0
<signalCorrelation-vector>
0
0
0
1
123
0
0
0
JAM.sv

13
20
77
150
#POITUPLE#
124
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
16
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
20
0
<signalCorrelation-vector>
0
0
0
1
124
0
0
0
JAM.sv

13
20
77
150
#POITUPLE#
125
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
7
20
0
<signalCorrelation-vector>
0
0
0
1
125
0
0
0
JAM.sv

13
20
77
150
#POITUPLE#
126
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
10
20
0
<signalCorrelation-vector>
0
0
0
1
126
0
0
0
JAM.sv

13
20
77
150
#POITUPLE#
127
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
11
20
0
<signalCorrelation-vector>
0
0
0
1
127
0
0
0
JAM.sv

13
20
77
150
#POITUPLE#
128
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
9
20
0
<signalCorrelation-vector>
0
0
0
1
128
0
0
0
JAM.sv

13
20
77
150
#POITUPLE#
129
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
0
<signalCorrelation-vector>
0
0
0
1
129
0
0
0
JAM.sv

13
20
77
150
#POITUPLE#
130
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
12
20
0
<signalCorrelation-vector>
0
0
0
1
130
0
0
0
JAM.sv

13
20
77
150
#POITUPLE#
131
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
16
20
0
<signalCorrelation-vector>
0
0
0
1
131
0
0
0
JAM.sv

13
20
77
150
#POITUPLE#
132
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
14
20
0
<signalCorrelation-vector>
0
0
0
1
132
0
0
0
JAM.sv

13
20
77
150
#POITUPLE#
133
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
8
20
0
<signalCorrelation-vector>
0
0
0
1
133
0
0
0
JAM.sv

13
20
77
150
#POITUPLE#
134
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
134
0
0
0
JAM.sv

14
25
152
152
#POITUPLE#
135
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
1
JAM
<signalCorrelation-vector>
0
0
0
1
135
0
0
0
JAM.sv

23
24
152
152
#POITUPLE#
136
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
20
12
20
0
<signalCorrelation-vector>
0
0
0
1
136
0
0
0
JAM.sv

18
19
5
5
#POITUPLE#
137
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
137
0
0
0
JAM.sv

29
32
79
79
#POITUPLE#
138
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
138
0
0
0
JAM.sv

47
50
81
81
#POITUPLE#
139
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
139
0
0
0
JAM.sv

41
44
123
123
#POITUPLE#
140
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock
:global_clock
1
clock
1
0
20
0
<signalCorrelation-vector>
0
0
0
1
140
0
0
0
JAM.sv

30
33
124
124
#POITUPLE#
141
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
15
20
0
<signalCorrelation-vector>
0
0
0
1
141
0
0
0
JAM.sv

13
17
6
6
#POITUPLE#
142
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
20
20
0
<signalCorrelation-vector>
0
0
0
1
142
0
0
0
JAM.sv

5
8
44
153
#POITUPLE#
143
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
17
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
20
0
<signalCorrelation-vector>
0
0
0
1
143
0
0
0
JAM.sv

13
17
10
10
#POITUPLE#
144
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
20
20
0
<signalCorrelation-vector>
0
0
0
1
144
0
0
0
JAM.sv

5
8
44
153
#POITUPLE#
145
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
20
20
0
<signalCorrelation-vector>
0
0
0
1
145
0
0
0
JAM.sv

5
8
44
153
#POITUPLE#
146
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
19
20
0
<signalCorrelation-vector>
0
0
0
1
146
0
0
0
JAM.sv

5
8
44
153
#POITUPLE#
147
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
13
20
0
<signalCorrelation-vector>
0
0
0
1
147
0
0
0
JAM.sv

5
8
44
153
#POITUPLE#
148
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
13
20
0
<signalCorrelation-vector>
0
0
0
1
148
0
0
0
JAM.sv

5
8
44
153
#POITUPLE#
149
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
7
20
0
<signalCorrelation-vector>
0
0
0
1
149
0
0
0
JAM.sv

5
8
44
153
#POITUPLE#
150
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
10
20
0
<signalCorrelation-vector>
0
0
0
1
150
0
0
0
JAM.sv

5
8
44
153
#POITUPLE#
151
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
14
20
0
<signalCorrelation-vector>
0
0
0
1
151
0
0
0
JAM.sv

5
8
44
153
#POITUPLE#
152
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
2
20
0
<signalCorrelation-vector>
0
0
0
1
152
0
0
0
JAM.sv

5
8
44
153
#POITUPLE#
153
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
9
20
0
<signalCorrelation-vector>
0
0
0
1
153
0
0
0
JAM.sv

5
8
44
153
#POITUPLE#
154
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
3
20
0
<signalCorrelation-vector>
0
0
0
1
154
0
0
0
JAM.sv

5
8
44
153
#POITUPLE#
155
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
12
20
0
<signalCorrelation-vector>
0
0
0
1
155
0
0
0
JAM.sv

5
8
44
153
#POITUPLE#
156
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
8
20
0
<signalCorrelation-vector>
0
0
0
1
156
0
0
0
JAM.sv

5
8
44
153
#POITUPLE#
157
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
11
20
0
<signalCorrelation-vector>
0
0
0
1
157
0
0
0
JAM.sv

5
8
44
153
#POITUPLE#
158
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
4
20
0
<signalCorrelation-vector>
0
0
0
1
158
0
0
0
JAM.sv

5
8
20
40
#POITUPLE#
159
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
16
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
20
0
<signalCorrelation-vector>
0
0
0
1
159
0
0
0
JAM.sv

5
8
44
153
#POITUPLE#
160
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
1
37
20
0
<signalCorrelation-vector>
0
0
0
1
160
0
0
0
JAM.sv

5
8
44
153
#POITUPLE#
161
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
3
38
39
40
20
0
<signalCorrelation-vector>
0
0
0
1
161
0
0
0
JAM.sv

5
8
20
40
#POITUPLE#
162
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
1
41
20
0
<signalCorrelation-vector>
0
0
0
1
162
0
0
0
JAM.sv

1
4
43
154
#POITUPLE#
163
11
2
1
0
0
0
0
<user-defined>
0
<obsolete>
0
<userdefined-clocks>
0
0
<clocks>
1
clock

1
clock
1
2
1
42
20
0
<signalCorrelation-vector>
0
0
0
1
163
0
0
0
JAM.sv

7
10
3
3
#PROPERTYTUPLE#
8
12
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_REACHABILITY>
1
<SL_AUTO_FORMAL_FSM_REACHABILITY>
unprocessed
?

0
0
1
0



fsm_state_cover_0_prop_8
0
<waiver-info>
1
0
<sva-suffix>state_cover
<nameToTag>

<property-progress-state-list>
1
1
1
<property-args>
0
state
</property-args>
<string-helpers>
</string-helpers>
(state == 0)
0
#PROPERTYTUPLE#
9
13
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_REACHABILITY>
1
<SL_AUTO_FORMAL_FSM_REACHABILITY>
unprocessed
?

0
0
1
0



fsm_state_cover_1_prop_9
0
<waiver-info>
1
0
<sva-suffix>state_cover
<nameToTag>

<property-progress-state-list>
1
1
1
<property-args>
1
state
</property-args>
<string-helpers>
</string-helpers>
(state == 1)
0
#PROPERTYTUPLE#
10
14
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_REACHABILITY>
1
<SL_AUTO_FORMAL_FSM_REACHABILITY>
unprocessed
?

0
0
1
0



fsm_state_cover_2_prop_10
0
<waiver-info>
1
0
<sva-suffix>state_cover
<nameToTag>

<property-progress-state-list>
1
1
1
<property-args>
2
state
</property-args>
<string-helpers>
</string-helpers>
(state == 2)
0
#PROPERTYTUPLE#
11
15
0
4
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
12
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_REACHABILITY>
1
<SL_AUTO_FORMAL_FSM_REACHABILITY>
unprocessed
?

0
0
1
0



fsm_state_cover_3_prop_11
0
<waiver-info>
1
0
<sva-suffix>state_cover
<nameToTag>

<property-progress-state-list>
1
1
1
<property-args>
3
state
</property-args>
<string-helpers>
</string-helpers>
(state == 3)
0
#PROPERTYTUPLE#
12
16
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
14
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_DEADLOCK_LIVELOCK>
1
<SL_AUTO_FORMAL_FSM_DEADLOCK_LIVELOCK>
unprocessed
?

0
0
1
0



fsm_livelock_1_prop_12
0
<waiver-info>
1
0
<sva-suffix>livelock
<nameToTag>
livelock
<property-progress-state-list>
1
16777217
1
<property-args>
state
</property-args>
<string-helpers>
</string-helpers>
N_A
0
#PROPERTYTUPLE#
13
17
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_DEADLOCK_LIVELOCK>
1
<SL_AUTO_FORMAL_FSM_DEADLOCK_LIVELOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_0_prop_13
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<nameToTag>
state_deadlock
<property-progress-state-list>
1
16777217
1
<property-args>

state
</property-args>
<string-helpers>
</string-helpers>
N_A
0
#PROPERTYTUPLE#
14
18
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_DEADLOCK_LIVELOCK>
1
<SL_AUTO_FORMAL_FSM_DEADLOCK_LIVELOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_1_prop_14
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<nameToTag>
state_deadlock
<property-progress-state-list>
1
16777217
1
<property-args>

state
</property-args>
<string-helpers>
</string-helpers>
N_A
0
#PROPERTYTUPLE#
15
19
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_DEADLOCK_LIVELOCK>
1
<SL_AUTO_FORMAL_FSM_DEADLOCK_LIVELOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_2_prop_15
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<nameToTag>
state_deadlock
<property-progress-state-list>
1
16777217
1
<property-args>

state
</property-args>
<string-helpers>
</string-helpers>
N_A
0
#PROPERTYTUPLE#
16
20
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
15
<fpv-status-info>
<SL_AUTO_FORMAL_FSM_DEADLOCK_LIVELOCK>
1
<SL_AUTO_FORMAL_FSM_DEADLOCK_LIVELOCK>
unprocessed
?

0
0
1
0



fsm_state_deadlock_3_prop_16
0
<waiver-info>
1
0
<sva-suffix>state_deadlock
<nameToTag>
state_deadlock
<property-progress-state-list>
1
16777217
1
<property-args>

state
</property-args>
<string-helpers>
</string-helpers>
N_A
0
#PROPERTYTUPLE#
17
8
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_17
0
<waiver-info>
1
0
<sva-suffix>
<nameToTag>

<property-progress-state-list>
1
16777217
1
<property-args>
(i + 1)
15
work
</property-args>
<string-helpers>
</string-helpers>
<propOdcExpr>
( ( (:tmp_511 & (:tmp_3570 | (:pr_167[3] | (:pr_169[2] | (:pr_172[2] | :pr_174[3]))))) ) & automatic_out_of_bound_0_precond_ ) |-> automatic_out_of_bound_0_
(~RST & (count < 16'b1001110110000000) & (state == 2'b0)) |-> (({28'b0, i} + 32'b1) <= 32'b1111)
0
#PROPERTYTUPLE#
18
9
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_18
0
<waiver-info>
1
0
<sva-suffix>
<nameToTag>

<property-progress-state-list>
1
16777217
1
<property-args>
(i + 1)
15
work
</property-args>
<string-helpers>
</string-helpers>
<propOdcExpr>
( ( (:tmp_511 & ((:tmp_3570 & (:tmp_623 & :tmp_736)) | (~:tmp_3570 & (:pr_167[3] & (:tmp_623 & :tmp_736))))) ) & automatic_out_of_bound_1_precond_ ) |-> automatic_out_of_bound_1_
N_A
0
#PROPERTYTUPLE#
19
10
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_19
0
<waiver-info>
1
0
<sva-suffix>
<nameToTag>

<property-progress-state-list>
1
16777217
1
<property-args>
(i + 1)
15
work
</property-args>
<string-helpers>
</string-helpers>
(~RST & (count < 16'b1001110110000000) & (state == 2'b10) & ({31'b0, cha} == 32'b0)) |-> (({28'b0, i} + 32'b1) <= 32'b1111)
0
#PROPERTYTUPLE#
20
11
0
1
4
1
1
4096
0
<obsolete>
0
<label>

<rank>
0
<tag_type>
10
<fpv-status-info>
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
1
<SL_AUTO_FORMAL_OUT_OF_BOUND_INDEXING>
unprocessed
?

0
0
1
0



out_of_bound_indexing_prop_20
0
<waiver-info>
1
0
<sva-suffix>
<nameToTag>

<property-progress-state-list>
1
16777217
1
<property-args>
(i + 1)
15
work
</property-args>
<string-helpers>
</string-helpers>
(~RST & (count < 16'b1001110110000000) & (state == 2'b10) & ({31'b0, cha} == 32'b0)) |-> (({28'b0, i} + 32'b1) <= 32'b1111)
0
#MESSAGETUPLE#
0
1
1
VERI-1209
Warning
"expression size 32 truncated to fit in target size 4"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
2
2
VERI-1209
Warning
"expression size 32 truncated to fit in target size 4"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
3
3
VERI-1209
Warning
"expression size 4 truncated to fit in target size 3"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
4
4
VERI-1209
Warning
"expression size 32 truncated to fit in target size 4"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
5
5
VERI-1209
Warning
"expression size 4 truncated to fit in target size 3"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
6
6
VERI-1209
Warning
"expression size 32 truncated to fit in target size 4"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
7
7
VERI-1209
Warning
"expression size 32 truncated to fit in target size 16"
0
<label>

<string-helpers>
</string-helpers>
<waivers>
0
0
1
#MESSAGETUPLE#
0
21
21
IDN_NR_AMKW
Warning
"AMS reserved word 'min' used as an identifier or label"
0
<label>

<string-helpers>
3 min
</string-helpers>
<message-args>
min
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
22
22
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '1' and unsigned 'find' expressions"
0
<label>

<string-helpers>
3 JAM
3 1
3 find
</string-helpers>
<message-args>
JAM
1
find
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
23
23
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered in design-unit/block JAM. LHS operand is 1 bits, RHS operand is 32 bits"
0
<label>

<string-helpers>
3 JAM
3 1
3 32
</string-helpers>
<message-args>
JAM
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
24
24
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '1' and unsigned 'cntfin' expressions"
0
<label>

<string-helpers>
3 JAM
3 1
3 cntfin
</string-helpers>
<message-args>
JAM
1
cntfin
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
25
25
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered in design-unit/block JAM. LHS operand is 1 bits, RHS operand is 32 bits"
0
<label>

<string-helpers>
3 JAM
3 1
3 32
</string-helpers>
<message-args>
JAM
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
26
26
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '1' and unsigned 'sortfin' expressions"
0
<label>

<string-helpers>
3 JAM
3 1
3 sortfin
</string-helpers>
<message-args>
JAM
1
sortfin
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
27
27
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered in design-unit/block JAM. LHS operand is 1 bits, RHS operand is 32 bits"
0
<label>

<string-helpers>
3 JAM
3 1
3 32
</string-helpers>
<message-args>
JAM
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
28
28
CAS_NR_DEFX
Warning
"Signal 'state' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 state
</string-helpers>
<message-args>
state
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
29
29
EXP_NR_STUS
Warning
"Expression '0' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 0
3 JAM
</string-helpers>
<message-args>
0
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
30
30
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
31
31
EXP_NR_STUS
Warning
"Expression '0' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 0
3 JAM
</string-helpers>
<message-args>
0
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
32
32
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
33
33
EXP_NR_STUS
Warning
"Expression '0' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 0
3 JAM
</string-helpers>
<message-args>
0
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
34
34
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
35
35
EXP_NR_STUS
Warning
"Expression '0' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 0
3 JAM
</string-helpers>
<message-args>
0
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
36
36
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
37
37
EXP_NR_STUS
Warning
"Expression '0' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 0
3 JAM
</string-helpers>
<message-args>
0
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
38
38
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
39
39
EXP_NR_STUS
Warning
"Expression '0' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 0
3 JAM
</string-helpers>
<message-args>
0
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
40
40
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
41
41
EXP_NR_STUS
Warning
"Expression '0' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 0
3 JAM
</string-helpers>
<message-args>
0
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
42
42
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
43
43
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '1' and unsigned 'i' expressions"
0
<label>

<string-helpers>
3 JAM
3 1
3 i
</string-helpers>
<message-args>
JAM
1
i
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
44
44
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block JAM. LHS operand 'i' is 4 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
3 addition
3 JAM
3 i
3 4
3 1
3 32
</string-helpers>
<message-args>
addition
JAM
i
4
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
45
45
OPR_NR_UREL
Warning
"Unequal length operands in relational operator (padding produces incorrect result) in design-unit/block JAM -- LHS operand is 4 bits, RHS operand is 32 bits"
0
<label>

<string-helpers>
3 JAM
3 4
3 32
</string-helpers>
<message-args>
JAM
4
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
46
46
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '1' and unsigned 'i' expressions"
0
<label>

<string-helpers>
3 JAM
3 1
3 i
</string-helpers>
<message-args>
JAM
1
i
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
47
47
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block JAM. LHS operand 'i' is 4 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
3 addition
3 JAM
3 i
3 4
3 1
3 32
</string-helpers>
<message-args>
addition
JAM
i
4
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
48
48
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '1' and unsigned 'i' expressions"
0
<label>

<string-helpers>
3 JAM
3 1
3 i
</string-helpers>
<message-args>
JAM
1
i
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
49
49
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block JAM. LHS operand 'i' is 4 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
3 addition
3 JAM
3 i
3 4
3 1
3 32
</string-helpers>
<message-args>
addition
JAM
i
4
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
50
50
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in design-unit/block 'JAM'. Length of RHS is greater than LHS: LHS 'j' (unsigned) - 4 bit(s), RHS '(j + 1)' (unsigned) - 32 bit(s). 28 most significant bit(s) will be lost"
0
<label>

<string-helpers>
3 JAM
3 j
3 unsigned
3 4
3 (j + 1)
3 unsigned
3 32
3 28
</string-helpers>
<message-args>
JAM
j
unsigned
4
(j + 1)
unsigned
32
28
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
51
51
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'JAM'. LHS 'j' (unsigned) is of 4 bit(s), RHS '(j + 1)' (unsigned) can be of 5 bit(s) "
0
<label>

<string-helpers>
3 JAM
3 j
3 unsigned
3 4
3 (j + 1)
3 unsigned
3 5
3 
</string-helpers>
<message-args>
JAM
j
unsigned
4
(j + 1)
unsigned
5

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
52
52
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '1' and unsigned 'j' expressions"
0
<label>

<string-helpers>
3 JAM
3 1
3 j
</string-helpers>
<message-args>
JAM
1
j
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
53
53
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block JAM. LHS operand 'j' is 4 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
3 addition
3 JAM
3 j
3 4
3 1
3 32
</string-helpers>
<message-args>
addition
JAM
j
4
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
54
54
EXP_NR_STUS
Warning
"Expression '1' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 1
3 JAM
</string-helpers>
<message-args>
1
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
55
55
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
56
56
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in design-unit/block 'JAM'. Length of RHS is greater than LHS: LHS 'i' (unsigned) - 4 bit(s), RHS '(i + 1)' (unsigned) - 32 bit(s). 28 most significant bit(s) will be lost"
0
<label>

<string-helpers>
3 JAM
3 i
3 unsigned
3 4
3 (i + 1)
3 unsigned
3 32
3 28
</string-helpers>
<message-args>
JAM
i
unsigned
4
(i + 1)
unsigned
32
28
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
57
57
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'JAM'. LHS 'i' (unsigned) is of 4 bit(s), RHS '(i + 1)' (unsigned) can be of 5 bit(s) "
0
<label>

<string-helpers>
3 JAM
3 i
3 unsigned
3 4
3 (i + 1)
3 unsigned
3 5
3 
</string-helpers>
<message-args>
JAM
i
unsigned
4
(i + 1)
unsigned
5

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
58
58
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '1' and unsigned 'i' expressions"
0
<label>

<string-helpers>
3 JAM
3 1
3 i
</string-helpers>
<message-args>
JAM
1
i
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
59
59
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block JAM. LHS operand 'i' is 4 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
3 addition
3 JAM
3 i
3 4
3 1
3 32
</string-helpers>
<message-args>
addition
JAM
i
4
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
60
60
EXP_NR_STUS
Warning
"Expression '0' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 0
3 JAM
</string-helpers>
<message-args>
0
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
61
61
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
62
62
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '1' and unsigned 'i' expressions"
0
<label>

<string-helpers>
3 JAM
3 1
3 i
</string-helpers>
<message-args>
JAM
1
i
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
63
63
OPR_NR_UREL
Warning
"Unequal length operands in relational operator (padding produces incorrect result) in design-unit/block JAM -- LHS operand is 4 bits, RHS operand is 32 bits"
0
<label>

<string-helpers>
3 JAM
3 4
3 32
</string-helpers>
<message-args>
JAM
4
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
64
64
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in design-unit/block 'JAM'. Length of RHS is greater than LHS: LHS 'W' (unsigned) - 3 bit(s), RHS 'i' (unsigned) - 4 bit(s). 1 most significant bit(s) will be lost"
0
<label>

<string-helpers>
3 JAM
3 W
3 unsigned
3 3
3 i
3 unsigned
3 4
3 1
</string-helpers>
<message-args>
JAM
W
unsigned
3
i
unsigned
4
1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
65
65
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in design-unit/block 'JAM'. Length of RHS is greater than LHS: LHS 'i' (unsigned) - 4 bit(s), RHS '(i + 1)' (unsigned) - 32 bit(s). 28 most significant bit(s) will be lost"
0
<label>

<string-helpers>
3 JAM
3 i
3 unsigned
3 4
3 (i + 1)
3 unsigned
3 32
3 28
</string-helpers>
<message-args>
JAM
i
unsigned
4
(i + 1)
unsigned
32
28
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
66
66
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'JAM'. LHS 'i' (unsigned) is of 4 bit(s), RHS '(i + 1)' (unsigned) can be of 5 bit(s) "
0
<label>

<string-helpers>
3 JAM
3 i
3 unsigned
3 4
3 (i + 1)
3 unsigned
3 5
3 
</string-helpers>
<message-args>
JAM
i
unsigned
4
(i + 1)
unsigned
5

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
67
67
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '1' and unsigned 'i' expressions"
0
<label>

<string-helpers>
3 JAM
3 1
3 i
</string-helpers>
<message-args>
JAM
1
i
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
68
68
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block JAM. LHS operand 'i' is 4 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
3 addition
3 JAM
3 i
3 4
3 1
3 32
</string-helpers>
<message-args>
addition
JAM
i
4
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
69
69
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'JAM'. LHS 'costmp' (unsigned) is of 10 bit(s), RHS '(costmp + Cost)' (unsigned) can be of 11 bit(s) "
0
<label>

<string-helpers>
3 JAM
3 costmp
3 unsigned
3 10
3 (costmp + Cost)
3 unsigned
3 11
3 
</string-helpers>
<message-args>
JAM
costmp
unsigned
10
(costmp + Cost)
unsigned
11

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
70
70
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block JAM. LHS operand 'costmp' is 10 bits, RHS operand 'Cost' is 7 bits"
0
<label>

<string-helpers>
3 addition
3 JAM
3 costmp
3 10
3 Cost
3 7
</string-helpers>
<message-args>
addition
JAM
costmp
10
Cost
7
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
71
71
EXP_NR_STUS
Warning
"Expression '1' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 1
3 JAM
</string-helpers>
<message-args>
1
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
72
72
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
73
73
EXP_NR_STUS
Warning
"Expression '0' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 0
3 JAM
</string-helpers>
<message-args>
0
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
74
74
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
75
75
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in design-unit/block 'JAM'. Length of RHS is greater than LHS: LHS 'W' (unsigned) - 3 bit(s), RHS 'i' (unsigned) - 4 bit(s). 1 most significant bit(s) will be lost"
0
<label>

<string-helpers>
3 JAM
3 W
3 unsigned
3 3
3 i
3 unsigned
3 4
3 1
</string-helpers>
<message-args>
JAM
W
unsigned
3
i
unsigned
4
1
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
76
76
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in design-unit/block 'JAM'. Length of RHS is greater than LHS: LHS 'i' (unsigned) - 4 bit(s), RHS '(i + 1)' (unsigned) - 32 bit(s). 28 most significant bit(s) will be lost"
0
<label>

<string-helpers>
3 JAM
3 i
3 unsigned
3 4
3 (i + 1)
3 unsigned
3 32
3 28
</string-helpers>
<message-args>
JAM
i
unsigned
4
(i + 1)
unsigned
32
28
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
77
77
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'JAM'. LHS 'i' (unsigned) is of 4 bit(s), RHS '(i + 1)' (unsigned) can be of 5 bit(s) "
0
<label>

<string-helpers>
3 JAM
3 i
3 unsigned
3 4
3 (i + 1)
3 unsigned
3 5
3 
</string-helpers>
<message-args>
JAM
i
unsigned
4
(i + 1)
unsigned
5

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
78
78
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '1' and unsigned 'i' expressions"
0
<label>

<string-helpers>
3 JAM
3 1
3 i
</string-helpers>
<message-args>
JAM
1
i
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
79
79
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block JAM. LHS operand 'i' is 4 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
3 addition
3 JAM
3 i
3 4
3 1
3 32
</string-helpers>
<message-args>
addition
JAM
i
4
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
80
80
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'JAM'. LHS 'costmp' (unsigned) is of 10 bit(s), RHS '(costmp + Cost)' (unsigned) can be of 11 bit(s) "
0
<label>

<string-helpers>
3 JAM
3 costmp
3 unsigned
3 10
3 (costmp + Cost)
3 unsigned
3 11
3 
</string-helpers>
<message-args>
JAM
costmp
unsigned
10
(costmp + Cost)
unsigned
11

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
81
81
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block JAM. LHS operand 'costmp' is 10 bits, RHS operand 'Cost' is 7 bits"
0
<label>

<string-helpers>
3 addition
3 JAM
3 costmp
3 10
3 Cost
3 7
</string-helpers>
<message-args>
addition
JAM
costmp
10
Cost
7
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
82
82
EXP_NR_STUS
Warning
"Expression '0' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 0
3 JAM
</string-helpers>
<message-args>
0
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
83
83
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
84
84
EXP_NR_STUS
Warning
"Expression '0' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 0
3 JAM
</string-helpers>
<message-args>
0
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
85
85
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
86
86
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '0' and unsigned 'cha' expressions"
0
<label>

<string-helpers>
3 JAM
3 0
3 cha
</string-helpers>
<message-args>
JAM
0
cha
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
87
87
OPR_NR_UCMP
Warning
"Unequal length operands in equality operator encountered in design-unit/block JAM. LHS operand is 1 bits, RHS operand is 32 bits"
0
<label>

<string-helpers>
3 JAM
3 1
3 32
</string-helpers>
<message-args>
JAM
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
88
88
EXP_NR_STUS
Warning
"Expression '1' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 1
3 JAM
</string-helpers>
<message-args>
1
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
89
89
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
90
90
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '1' and unsigned 'i' expressions"
0
<label>

<string-helpers>
3 JAM
3 1
3 i
</string-helpers>
<message-args>
JAM
1
i
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
91
91
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block JAM. LHS operand 'i' is 4 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
3 addition
3 JAM
3 i
3 4
3 1
3 32
</string-helpers>
<message-args>
addition
JAM
i
4
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
92
92
IDX_NR_DTTY
Warning
"Variable 'k' used as index in expression 'work[k]' should be 2-state data type"
0
<label>

<string-helpers>
3 k
3 work[k]
</string-helpers>
<message-args>
k
work[k]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
93
93
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '1' and unsigned 'i' expressions"
0
<label>

<string-helpers>
3 JAM
3 1
3 i
</string-helpers>
<message-args>
JAM
1
i
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
94
94
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block JAM. LHS operand 'i' is 4 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
3 addition
3 JAM
3 i
3 4
3 1
3 32
</string-helpers>
<message-args>
addition
JAM
i
4
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
95
95
IDX_NR_DTTY
Warning
"Variable 'i' used as index in expression 'work[(i + 1)]' should be 2-state data type"
0
<label>

<string-helpers>
3 i
3 work[(i + 1)]
</string-helpers>
<message-args>
i
work[(i + 1)]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
96
96
LOP_NR_IDTY
Warning
"Loop variable 'z' of the 'for' loop is not of recommended data type(s) (integer:int:shortint:longint)"
0
<label>

<string-helpers>
3 z
3 integer:int:shortint:longint
</string-helpers>
<message-args>
z
integer:int:shortint:longint
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
97
97
EXP_NR_STUS
Warning
"Expression '0' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 0
3 JAM
</string-helpers>
<message-args>
0
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
98
98
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '8' and unsigned 'z' expressions"
0
<label>

<string-helpers>
3 JAM
3 8
3 z
</string-helpers>
<message-args>
JAM
8
z
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
99
99
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '1' and unsigned 'z' expressions"
0
<label>

<string-helpers>
3 JAM
3 1
3 z
</string-helpers>
<message-args>
JAM
1
z
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
100
100
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '1' and unsigned 'i' expressions"
0
<label>

<string-helpers>
3 JAM
3 1
3 i
</string-helpers>
<message-args>
JAM
1
i
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
101
101
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block JAM. LHS operand 'i' is 4 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
3 addition
3 JAM
3 i
3 4
3 1
3 32
</string-helpers>
<message-args>
addition
JAM
i
4
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
102
102
EXP_NR_STUS
Warning
"Expression '0' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 0
3 JAM
</string-helpers>
<message-args>
0
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
103
103
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
104
104
EXP_NR_STUS
Warning
"Expression '1' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 1
3 JAM
</string-helpers>
<message-args>
1
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
105
105
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
106
106
EXP_NR_STUS
Warning
"Expression '0' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 0
3 JAM
</string-helpers>
<message-args>
0
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
107
107
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
108
108
OTP_NR_READ
Warning
"Output port 'MinCost' is read inside the design-unit 'JAM'"
0
<label>

<string-helpers>
3 MinCost
3 JAM
</string-helpers>
<message-args>
MinCost
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
109
109
OTP_NR_READ
Warning
"Output port 'MinCost' is read inside the design-unit 'JAM'"
0
<label>

<string-helpers>
3 MinCost
3 JAM
</string-helpers>
<message-args>
MinCost
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
110
110
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'JAM'. LHS 'MatchCount' (unsigned) is of 4 bit(s), RHS '(MatchCount + 4'b1)' (unsigned) can be of 5 bit(s) "
0
<label>

<string-helpers>
3 JAM
3 MatchCount
3 unsigned
3 4
3 (MatchCount + 4'b1)
3 unsigned
3 5
3 
</string-helpers>
<message-args>
JAM
MatchCount
unsigned
4
(MatchCount + 4'b1)
unsigned
5

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
111
111
OTP_NR_READ
Warning
"Output port 'MatchCount' is read inside the design-unit 'JAM'"
0
<label>

<string-helpers>
3 MatchCount
3 JAM
</string-helpers>
<message-args>
MatchCount
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
112
112
EXP_NR_STUS
Warning
"Expression '0' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 0
3 JAM
</string-helpers>
<message-args>
0
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
113
113
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
114
114
ASG_MS_RTRU
Warning
"Unequal length operands in assignment in design-unit/block 'JAM'. Length of RHS is greater than LHS: LHS 'count' (unsigned) - 16 bit(s), RHS '(count + 1)' (unsigned) - 32 bit(s). 16 most significant bit(s) will be lost"
0
<label>

<string-helpers>
3 JAM
3 count
3 unsigned
3 16
3 (count + 1)
3 unsigned
3 32
3 16
</string-helpers>
<message-args>
JAM
count
unsigned
16
(count + 1)
unsigned
32
16
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
115
115
ASG_NR_POVF
Warning
"Potential overflow in assignment in design-unit/block 'JAM'. LHS 'count' (unsigned) is of 16 bit(s), RHS '(count + 1)' (unsigned) can be of 17 bit(s) "
0
<label>

<string-helpers>
3 JAM
3 count
3 unsigned
3 16
3 (count + 1)
3 unsigned
3 17
3 
</string-helpers>
<message-args>
JAM
count
unsigned
16
(count + 1)
unsigned
17

</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
116
116
EXP_NR_MXSU
Warning
"Expression in design-unit 'JAM' has both signed '1' and unsigned 'count' expressions"
0
<label>

<string-helpers>
3 JAM
3 1
3 count
</string-helpers>
<message-args>
JAM
1
count
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
117
117
OPR_NR_UEAS
Warning
"Unequal length operand in arithmetic operator addition in design-unit/block JAM. LHS operand 'count' is 16 bits, RHS operand '1' is 32 bits"
0
<label>

<string-helpers>
3 addition
3 JAM
3 count
3 16
3 1
3 32
</string-helpers>
<message-args>
addition
JAM
count
16
1
32
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
118
118
EXP_NR_STUS
Warning
"Expression '0' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 0
3 JAM
</string-helpers>
<message-args>
0
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
119
119
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
120
120
EXP_NR_STUS
Warning
"Expression '0' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 0
3 JAM
</string-helpers>
<message-args>
0
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
121
121
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
122
122
CAS_NR_DEFX
Warning
"Signal 'W' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 W
</string-helpers>
<message-args>
W
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
123
123
CAS_NR_DEFX
Warning
"Signal 'J' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 J
</string-helpers>
<message-args>
J
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
124
124
CAS_NR_DEFX
Warning
"Signal 'work' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 work
</string-helpers>
<message-args>
work
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
125
125
CAS_NR_DEFX
Warning
"Signal 'cha' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 cha
</string-helpers>
<message-args>
cha
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
126
126
CAS_NR_DEFX
Warning
"Signal 'cntfin' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 cntfin
</string-helpers>
<message-args>
cntfin
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
127
127
CAS_NR_DEFX
Warning
"Signal 'sortfin' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 sortfin
</string-helpers>
<message-args>
sortfin
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
128
128
CAS_NR_DEFX
Warning
"Signal 'find' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 find
</string-helpers>
<message-args>
find
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
129
129
CAS_NR_DEFX
Warning
"Signal 'i' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 i
</string-helpers>
<message-args>
i
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
130
130
CAS_NR_DEFX
Warning
"Signal 'j' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 j
</string-helpers>
<message-args>
j
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
131
131
CAS_NR_DEFX
Warning
"Signal 'k' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 k
</string-helpers>
<message-args>
k
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
132
132
CAS_NR_DEFX
Warning
"Signal 'costmp' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 costmp
</string-helpers>
<message-args>
costmp
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
133
133
CAS_NR_DEFX
Warning
"Signal 'min' assigned in case statement is not assigned to X in default case"
0
<label>

<string-helpers>
3 min
</string-helpers>
<message-args>
min
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
134
134
EXP_NR_STUS
Warning
"Expression '1' in design-unit 'JAM' is implicitly converted to type 'unsigned' from type 'signed'"
0
<label>

<string-helpers>
3 1
3 JAM
</string-helpers>
<message-args>
1
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
135
135
ASG_NS_TRNB
Warning
"Truncation in constant conversion without a loss of bits in design-unit/block JAM"
0
<label>

<string-helpers>
3 JAM
</string-helpers>
<message-args>
JAM
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
136
136
NAM_NR_REPU
Warning
"Identifier name 'J' reused with just case difference as j"
0
<label>

<string-helpers>
3 J
3 j
</string-helpers>
<message-args>
J
j
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
137
137
IDX_NR_ORNG
Warning
"Variable index/range selection of '(i + 1)' is potentially outside the defined range"
0
<label>

<string-helpers>
3 (i + 1)
</string-helpers>
<message-args>
(i + 1)
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
138
138
IDX_NR_ORNG
Warning
"Variable index/range selection of '(i + 1)' is potentially outside the defined range"
0
<label>

<string-helpers>
3 (i + 1)
</string-helpers>
<message-args>
(i + 1)
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
139
139
IDX_NR_ORNG
Warning
"Variable index/range selection of '(i + 1)' is potentially outside the defined range"
0
<label>

<string-helpers>
3 (i + 1)
</string-helpers>
<message-args>
(i + 1)
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
140
140
IDX_NR_LBOU
Warning
"Variable index/range selection in LHS of assignment of '(i + 1)' is potentially outside the defined range"
0
<label>

<string-helpers>
3 (i + 1)
</string-helpers>
<message-args>
(i + 1)
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
141
141
MOD_NO_IPRG
Warning
"Input port 'Cost' of top-level design-unit is not registered"
0
<label>

<string-helpers>
3 Cost
</string-helpers>
<message-args>
Cost
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
142
142
FLP_XC_LDTH
Warning
"The Flop 'J' drives a combinational logic. Depth '0' exceeded at 'J'"
0
<label>

<string-helpers>
0 J
3 0
0 J
</string-helpers>
<message-args>
J
0
J
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
143
143
FLP_XC_LDTH
Warning
"The Flop 'J' drives a combinational logic. Depth '0' exceeded at 'work'"
0
<label>

<string-helpers>
0 J
3 0
0 work
</string-helpers>
<message-args>
J
0
work
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
144
144
FLP_NO_ASRT
Warning
"Flip-flop 'J' does not have any asynchronous set or reset"
0
<label>

<string-helpers>
3 J
</string-helpers>
<message-args>
J
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
145
145
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'J'"
0
<label>

<string-helpers>
3 J
</string-helpers>
<message-args>
J
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
146
146
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'MatchCount'"
0
<label>

<string-helpers>
3 MatchCount
</string-helpers>
<message-args>
MatchCount
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
147
147
FLP_NO_ASRT
Warning
"Flip-flop 'W' does not have any asynchronous set or reset"
0
<label>

<string-helpers>
3 W
</string-helpers>
<message-args>
W
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
148
148
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'W'"
0
<label>

<string-helpers>
3 W
</string-helpers>
<message-args>
W
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
149
149
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'cha'"
0
<label>

<string-helpers>
3 cha
</string-helpers>
<message-args>
cha
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
150
150
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'cntfin'"
0
<label>

<string-helpers>
3 cntfin
</string-helpers>
<message-args>
cntfin
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
151
151
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'costmp'"
0
<label>

<string-helpers>
3 costmp
</string-helpers>
<message-args>
costmp
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
152
152
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'count'"
0
<label>

<string-helpers>
3 count
</string-helpers>
<message-args>
count
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
153
153
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'find'"
0
<label>

<string-helpers>
3 find
</string-helpers>
<message-args>
find
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
154
154
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'i'"
0
<label>

<string-helpers>
3 i
</string-helpers>
<message-args>
i
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
155
155
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'j'"
0
<label>

<string-helpers>
3 j
</string-helpers>
<message-args>
j
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
156
156
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'min'"
0
<label>

<string-helpers>
3 min
</string-helpers>
<message-args>
min
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
157
157
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'sortfin'"
0
<label>

<string-helpers>
3 sortfin
</string-helpers>
<message-args>
sortfin
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
158
158
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'state'"
0
<label>

<string-helpers>
3 state
</string-helpers>
<message-args>
state
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
159
159
FLP_NR_MXCS
Warning
"Combinational logic detected in sequential block for flop 'work'"
0
<label>

<string-helpers>
3 work
</string-helpers>
<message-args>
work
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
160
160
RST_XC_LDTH
Warning
"The reset 'RST' drives a combinational logic. Depth '0' exceeded at 'W[0]'"
0
<label>

<string-helpers>
0 RST
3 0
0 W[0]
</string-helpers>
<message-args>
RST
0
W[0]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
161
161
CLK_NS_EDMX
Warning
"Both edges of clock 'CLK' used [Positive Flop: min[2], Negative Flop: state[1]]"
0
<label>

<string-helpers>
0 CLK
2 min[2]
2 state[1]
</string-helpers>
<message-args>
CLK
min[2]
state[1]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
162
162
FLP_NR_ASMX
Warning
"In the specified always/process block, descriptions of flip-flops with and without asynchronous reset are mixed. Flip-flops without asynchronous reset are: J[0]"
0
<label>

<string-helpers>
3 J[0]
</string-helpers>
<message-args>
J[0]
</message-args>
<waivers>
0
0
1
#MESSAGETUPLE#
0
163
163
SIG_IS_IRST
Info
"Signal 'RST' is inferred as async reset as it is driving reset of one or more flip-flops [Flip-flop: work[0][0]]"
0
<label>

<string-helpers>
0 RST
3 async
2 work[0][0]
</string-helpers>
<message-args>
RST
async
work[0][0]
</message-args>
<waivers>
0
0
1
#SCANHISTORYTUPLE#
0
0
0
<source-checksums>
0
<tag-defenition>
20

23

   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for count1, in which the signal
   does not toggle to its original value at any point of time.
ARY_IS_OOBI
20
   A bit/part select reference in an expression has an index specification
   outside of the defined range of the variable.
   This can lead to unexpected results. It is
   recommended that this reference be modified such that the index/subrange
   falls within the defined range.
   The following code illustrates the problem.
   module test1 (a, b, out1);
   input [3:0] a;
   input [3:0] b;
   output out1;
   wire [3:0] a;
   reg [2:0] out1;
   wire [2:-1] q;
   wire [2:-4] w;
   always @(a or b)
       out1 = q[4] & b[3];
       assign a[3] = out1[3];
     assign q = w[1+:3];
   endmodule
   In the above code, 'q[4]' and 'out1[3]' are used, which are outside the defined range.
ASG_IS_XRCH
12
   A reachable X assignment was detected in the design.
   If the X assignment is reachable, it will become
   an active X source. 'X' source present in the design can lead to unexpected functionality.

   The following examples illustrates this problem:
   always @(port_a or port_b or port_c or port_d)
   casez(port_d)
       2'b00: port_e = port_a;
       2'b01: port_e = port_b;
       2'b10: port_e = port_c;
       2'b11: port_e = 4'b00xx;
   endcase
BLK_NO_RCHB
20
   Unreachable block statement was detected. This needs to be reviewed to determine if this is intentional or undesired. RTL needs to be modified accordingly.
   The following example illustrates the issue:

   module blkif (out, a, b);
   input a, b;
   output out;
   reg out;
   wire sel;
   assign sel = 1'b1;
   always @(sel or a or b)
   begin
   if (sel)
       out <= a;
   else
       out <= b;
   end
  endmodule
  In the given example, a violation is reported as 'sel' has a
  a constant value due to which one branch of the 'if' block is not reachable.

BUS_IS_CONT
8
   The specified bus has multiple drivers which can
   be active simultaneously. This may lead to signal/register
   having undefined/unexpected value.

   The following example illustrates the problem:
   assign sig_a = var_a;
   assign sig_a = var_b;
   In the above example, 'sig_a' is multiply driven.
BUS_IS_FLOT
21
   A bus without any driver was detected. This could be unintentional and can lead to unexpected functionality.

   Following example illustrates this scenario:
   module mod_a(port_a, port_b, port_c, reg_a, reg_b, reg_c);
       input [1:0] port_a, port_b, port_c;
       output [1:0] reg_a, reg_b, reg_c;
       reg  [1:0] reg_a;
       reg  [1:0] reg_b;
       reg  [1:0] reg_c;
       wire [1:0] wir_a;
       wire [1:0] wir_b;
       wire [1:0] wir_c;

       assign wire_a = port_a;
       assign reg_a = wir_a;
       assign reg_b = wir_b;

   endmodule

   reg_b is a floating bus.
   Design needs to be remodelled to avoid this problem.
CAS_IS_DFRC
31
   The case statement has a default case which is reachable. This could be a result of an incompletely specified case.
   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [2:0] state, next;
   wire en;
   always @(posedge clk)
       if (rst)
           state <= 3'b000;
       else
           state <= next;
   always @(state)
   begin
   case(state)
       3'b000:
           next = 3'b001;
       3'b001:
           if (en)
               next = 3'b010;
           else
               next = 3'b011;
       3'b010:
               next = 3'b100;
       3'b011:
               next = 3'b101;
       default:
               next = 3'bxxx;
   endcase
   end
   endmodule
CAS_NO_PRIO
16
   The keywords 'unique' and 'priority' indicate the intent that the case statement will have exactly one case item that matches the case expression. However, the specified case statement, qualified with a'priority' keyword, does not have all the cases covered.
   The following example illustrates this problem:
   module mod_a (port_a, port_b, port_c);
       input [3:0] port_a;
       input [1:0] port_c;
       output port_b;
       reg port_b;
       always @(port_c)
       begin
           priority case(port_c)
           2'b01 : port_b = port_a[1];
           2'b10 : port_b = port_a[2];
           2'b11 : port_b = port_a[3];
       endcase
       end
   endmodule
CAS_NO_UNIQ
18
   The keywords 'unique' and 'priority' indicate the intent that the case statement will have exactly one case item that matches the case expression. However, the specified case statement, qualified with a'unique' keyword, has more than one case item that matches the
   case expression.
   The following example illustrates this problem:
   reg  [3:0]  reg_a;
   always @(posedge clk)
   begin
       reg_a = 12;
       unique case ( reg_a )
       6, 12, 14:  out_a = 32'd10012;
       2, 6, 7:    out_a = 32'd10015;
       3, 12, 10:  out_a = 32'd50009;
       default:    out_a = 32'd0;
   endcase
   end

   In the above code example, 'reg_a' is used as the case expression in a
   'unique case' statement, where two of the case item expressions are 12.
   It is recommended that case item expressions are mutually exclusive.
EXP_IS_OVFL
20
   Arithmetic operation results in overflow of bits leading to potential loss of data.
   The following example illustrates the problem:

   module mod_a();
       reg  [1:0] reg_a;
       reg  [1:0] reg_b;
       reg  [1:0] reg_c;
       wire [1:0] wir_a;
       wire [1:0] wir_b;
       wire [1:0] wir_c;
       assign wir_a = reg_a + 2'd2;
       assign wir_b = reg_b + 2'b11;
       assign wir_c = reg_c - 2'b11;
   endmodule

   In the above code, 2-bit wires, wir_a, wir_b, wir_c
   are being assigned a value that can be greater than
   the maximum value that it can hold. This can lead to loss
   of bits.
   Remodel the design to avoid this violation.
FSM_IS_DDLK
45
   A deadlock situation has been detected for a state of the FSM. This can occur if either
   there is no outgoing edge from the current state or the condition of the outgoing edge
   cannot be met. To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   module FSM (din, a_rst, clk, z_o);
      input  din, a_rst,clk;
      output z_o;
      reg z_o;
      parameter [1:0] s0=0, s1=1, s2=2;
      reg [1:0] ps, ns;
      // sequential block
      always @ (posedge clk or posedge a_rst)
      begin: seq_block
         if (a_rst)
            ps = s0;
         else
            ps = ns;
      end

      // combinational block
      always @ (ps or din)
      begin: comb_block
         ns  = s0;
         z_o = 1'b1;
         case (ps)
           s0: begin
             z_o = 1'b0;
              end
           s1: begin
                if (din == 1'b0)
                   ns = s0;
                else
                   ns = s2;
              end
           s2: begin
                if (din == 1'b1)
                   ns = s1;
                else
                   ns = s0;
              end
         endcase
      end
   endmodule
   In the given example, after reaching s0, the design remains in that state.
   This means that a deadlock has been reached, and a violation is reported.
FSM_IS_LVLK
62
   Livelock condition detected for the FSM. The states of the processes involved in this
   condition constantly change with regard to one another but do not progress to some other state.
   To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:
   module FSM (err, ack,req, clk, rst);
   output err;
   output [3:0] ack;
   input [3:0] req;
   input clk, rst;
   reg err;
   reg [3:0] ack;
   reg [2:0] state, next;
   integer i;
   always @(posedge clk)
      if (rst)
        state <= 3'b000;
      else
        state <= next;
   always @(state or req)
   begin
      next = 3'bxxx;
      err = 0;
      ack = 0;
    case(state)
           3'b000: begin
                  case(req)
                     4'b0001 : next = 3'b001;
                     default : next = 3'b000;
                 endcase
                 end
           3'b001: begin
                  case(req)
                     4'b0010 : next = 3'b010;
                     default : next = 3'b001;
                 endcase
                 ack[0] = 1;
                 ack[1] = 1;
               end
           3'b010: begin
                  case(req)
                     4'b0100 : next = 3'b011;
                 endcase
                 ack[1] = 1;
                 ack[2] = 1;
               end
           3'b011: begin
                  case(req)
                     4'b1000 : next = 3'b100; // missing default statement
                 endcase
                 ack[3] = 1;
               end
           3'b100: begin
                  case(req)
                     4'b0000 : next = 3'b000;
                     default : next = 3'b100;
                 endcase
                 err = 1;
                 end
      endcase
      end
   endmodule
   In the given example, a Livelock is detected at state 3'b011 and a violation is reported.
FSM_NO_MTRN
36
   An unreachable consequent transition in a FSM has been detected. There is no
   scenario where the mentioned source state will move to the first target state
   and then to the next target state in sequence.

   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [2:0] state, next;
   wire en;
   always @(posedge clk)
       if (rst)
           state <= 2'b00;
       else
           state <= next;
   always @(state)
   begin
   case(state)
          2'b00:
            next = 2'b01;
           2'b01:
             if (en)
                 next = 2'b10;
             else
                 next = 2'b11;
           2'b10:
             next = 2'b11;
           2'b11:
             next = 2'b00;
           default:
             next = 2'bxx;
   endcase
   end
   endmodule

   In this example, if 'en' is stuck at 1'b0, the transition from 2'b01 to 2'b10 and then to 2'b11 is unreachable.
FSM_NO_RCHB
33
   There are unreachable states in the specified FSM. The unreachable
   states may create extra states that were not intended.
   The tool is unable to perform analysis for reachable states if variables
   are used in the combinational logic for the next state computations
   and therefore, takes a pessimistic approach.

   params FSMURS { fsm_states_in_default_clause="no/yes" }
   The default value for this parameter is 'no'.
   By default, the states that can only be reached from the default clause
   of the case statement are not considered for next state computations
   and are reported as unreachable states in the FSM.
   When the value of the parameter is set to 'yes', the tool
   considers the states in the default clause of the case statement as
   reachable.

   The following code illustrates the occurrence of FSMURS

   pro_comb : process (fsm, d)
   begin
       case fsm is
         when State_0 =>
             z <= '0';
             next_fsm <= State_1;
         when State_1 =>
             z <= '1';
             next_fsm <= State_0;
         when State_2 =>
             z <= d;
             next_fsm <= State_0;
       end case;
   end process pro_comb;
   In the above code,'State_2' is reported as an unreachable state because
  there is no path to this state from any other valid state in the FSM.
FSM_NO_TRRN
33
   An unreachable transition in a FSM has been detected. There is no scenario where the mentioned source state will move to the mentioned target state.
   The following example illustrates this scenario:

   module FSM (clk, rst);
   input clk, rst;
   reg [1:0] state, next;
   wire en;
   always @(posedge clk)
      if (rst)
        state <= 2'b00;
      else
        state <= next;
   always @(state)
   begin
   case(state)
           2'b00:
             next = 2'b01;
           2'b01:
               if (en)
                   next = 2'b10;
               else
                   next = 2'b11;
           2'b10:
               next = 2'b11;
           2'b11:
               next = 2'b00;
           default:
               next = 2'bxx;
   endcase
   end
   endmodule

   In this example, if 'en' is stuck at 1'b0, the transition from 2'b01 to 2'b10 is unreachable.
MOD_IS_FCMB
55
    A combinational loop has been detected involving the listed
    signals/wires/expressions. As Per RMM section 5.5.3, you should avoid
    combinational feedback that is looping of combinational processes.
    The following code illustrates the occurrence of MOD_IS_FCMB.

    library ieee;
    use ieee.std_logic_1164.all;
    entity TEST is
      port (
      a,b,c,d,e,f: buffer std_logic;
      o ,o2 : out std_logic);
    end;

    Architecture structural of test is
    component NAND_2
    port (I0, I1: in std_logic;
          o: buffer std_logic);
    end component;

    component OR_2
       port (I0, I1: in std_logic;
             o:      buffer std_logic);
    end component;
    begin
       x1: NAND_2 port map (a, b,c);
       x2: OR_2 port map (c,d,b);
    end structural;
    library ieee;
    use ieee.std_logic_1164.all;

    entity nand_2 is
    port (I0, I1: in std_logic;
         o: buffer std_logic);
    end;
    architecture dataflow of NAND_2 is
    begin
       O <= I0 nand I1;
    end dataflow;

    library ieee;
    use ieee.std_logic_1164.all;

    entity OR_2 is
    port (I0, I1: in std_logic;
           o : buffer std_logic);
    end entity;

    architecture dataflow of OR_2 is
    begin
       O <= I0 or I1;
    end dataflow;

    In the above example, "c" is NAND of "a" and "b" and "b" is OR of "c" and "d"
    resulting in a combinational feedback loop between c and b. This kind of
    looping of combinational processes is not a good design practice.
SIG_IS_DLCK
46
   A deadlock situation has been detected for a signal.
   To avoid this violation, modify the RTL and rerun the design.
   Consider the given example:

   module FSM (din, a_rst, clk, z_o);
     input  din, a_rst,clk;
     output z_o;
     reg z_o;
     parameter [1:0] s0=0, s1=1, s2=2;
     reg [1:0] ps, ns;
     // sequential block
     always @ (posedge clk or posedge a_rst)
     begin: seq_block
       if (a_rst)
          ps = s0;
       else
          ps = ns;
     end

     // combinational block
     always @ (ps or din)
     begin: comb_block
        ns  = s0;
        z_o = 1'b1;
        case (ps)
          s0: begin
           z_o = 1'b0;
              end
          s1: begin
                if (din == 1'b0)
                  ns = s0;
                else
                  ns = s2;
              end
          s2: begin
                if (din == 1'b1)
                  ns = s1;
                else
                 ns = s0;
             end
           endcase
         end
    endmodule

   In the given example, after reaching s0, the design remains in that state.
   This means that a deadlock has been reached, and a violation is reported
SIG_IS_STCK
17
   A logic element stuck at a constant value has been detected. There is no design scenario where the logic element will get any other value.
   The following example illustrates this scenario

   module mod_a(clk, rst, port_a, port_b);
      input clk, rst, port_a;
      output port_b;
      reg port_b;
      always @(posedge clk or negedge rst)
      begin
      if (!rst)
          port_b = 1'b1;
      else
          port_b = port_a | 1'b1;
      end
   endmodule
   In this example 'port_b' is always stuck at '1'b1'.
   To avoid this violation, modify the RTL.
SIG_NO_TGFL
24
   The signal has not toggled from 1 to 0. Modify the RTL and rerun the design.
   Consider the given example:
   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for count1, in which the signal
   does not toggle from 1 to 0 at any point of time.
SIG_NO_TGRS
25
   The signal has not toggled from 0 to 1. Modify the RTL and rerun the design.
   Consider the given example:

   module top (clk1,reset,out);
   input clk1,reset;
   reg [7:0] count1;
   output [7:0] out;
   always @(posedge clk1)begin
     if(!reset)begin
       count1 <= 8'b00000000;
     end
     else begin
       if (count1 == 8'b11111110)
       begin
          count1 <= 8'b00000000;
       end
       else begin
         count1 = count1+ 8'b00000010;
       end
     end
   end
   assign out = count1;
   endmodule
   In the given example, a violation is reported for LSB of count1, in which
   the signal does not toggle from 0 to1 at any point of time.
<superLintPoiType-tagAndMessage>
24
ARITHMETIC_OVERFLOW
EXP_IS_OVFL
Arithmetic overflow failure found.
COMBINATIONAL_LOOP
MOD_IS_FCMB
Combinational loop detected passing through: "%1"
CONTENTION_BUS
BUS_IS_CONT
Contention bus failure found in bus "%1".
DEAD_CODE
BLK_NO_RCHB
The block is not reachable.
DEFAULT_CASE
CAS_IS_DFRC
A reachable default case was found.
FLOATING_BUS
BUS_IS_FLOT
Floating bus failure found in bus "%1".
FSM_FREE_LIVELOCK
FSM_IS_NLLK
No livelock condition found (%d) in the FSM "%1".
FSM_LIVELOCK
FSM_IS_LVLK
Livelock condition found (%d) in the FSM "%1".
FSM_MULTI_TRANS_COVER
FSM_NO_MTRN
Unreachable consequence transitions (%d1->%d2->%d3) found in the FSM "%1".
FSM_POTENTIAL_LIVELOCK
FSM_IS_PLLK
Potential livelock condition found (%d) in the FSM "%1".
FSM_STATE_COVER
FSM_NO_RCHB
Unreachable states found (%d) in the FSM "%1".
FSM_STATE_DEADLOCK
FSM_IS_DDLK
A deadlock situation was found (%d) for a state of the FSM "%1".
FSM_STATE_FREE_DEADLOCK
FSM_IS_NDLK
No deadlock situation was found (%d) for a state of the FSM "%1".
FSM_STATE_POTENTIAL_DEADLOCK
FSM_IS_PDLK
Potential deadlock situation was found (%d) for a state of the FSM "%1".
FSM_TRANS_COVER
FSM_NO_TRRN
Unreachable transitions found (%d1->%d2) in the FSM "%1".
OUT_OF_BOUND_INDEXING
ARY_IS_OOBI
Out-of-bound indexing failure found.
PRIORITY_CASE
CAS_NO_PRIO
Priority case failure found.
SIGNALS_DEADLOCK_SIGNALS
SIG_IS_DLCK
The signal "%1" is a deadlock signal.
SIGNALS_STUCKAT
SIG_IS_STCK
The signal "%1" is stuck-at %s.
SIGNALS_TOGGLE_FALL
SIG_NO_TGFL
The signal "%1" has not toggled from 1 to 0.
SIGNALS_TOGGLE_RISE
SIG_NO_TGRS
The signal "%1" has not toggled from 0 to 1.
SIGNALS_TOGGLE_STABLE
SIG_NO_TGST
The signal "%1" has not toggled stable.
UNIQUE_CASE
CAS_NO_UNIQ
Unique case failure found.
X_ASSIGNMENT
ASG_IS_XRCH
A reachable x-assignment was found.
<top-model-name>
JAM
<progress-events>
1
1675440000
1
<alias-tag>
0
<tag-mode>
0
<property-category-is-enabled>
4
AUTO_FORMAL_BUS
AUTO_FORMAL_FSM_DEADLOCK_LIVELOCK
AUTO_FORMAL_FSM_REACHABILITY
AUTO_FORMAL_OUT_OF_BOUND_INDEXING
<hal-category-is-enabled>
0
<candidate-merged-group>
237
$ARY_IS_OOBIJAM.sv7979
JAM.sv
79
79
ARY_IS_OOBI

<NewGroupType>
0
1
17
$ARY_IS_OOBIJAM.sv8181
JAM.sv
81
81
ARY_IS_OOBI

<NewGroupType>
0
1
18
$ARY_IS_OOBIJAM.sv123123
JAM.sv
123
123
ARY_IS_OOBI

<NewGroupType>
0
1
19
$ARY_IS_OOBIJAM.sv124124
JAM.sv
124
124
ARY_IS_OOBI

<NewGroupType>
0
1
20
$ASG_MS_RTRUJAM.sv8686
JAM.sv
86
86
ASG_MS_RTRU

<NewGroupType>
0
1
50
$ASG_MS_RTRUJAM.sv9292
JAM.sv
92
92
ASG_MS_RTRU

<NewGroupType>
0
1
56
$ASG_MS_RTRUJAM.sv101101
JAM.sv
101
101
ASG_MS_RTRU

<NewGroupType>
0
1
64
$ASG_MS_RTRUJAM.sv104104
JAM.sv
104
104
ASG_MS_RTRU

<NewGroupType>
0
1
65
$ASG_MS_RTRUJAM.sv112112
JAM.sv
112
112
ASG_MS_RTRU

<NewGroupType>
0
1
75
$ASG_MS_RTRUJAM.sv114114
JAM.sv
114
114
ASG_MS_RTRU

<NewGroupType>
0
1
76
$ASG_MS_RTRUJAM.sv145145
JAM.sv
145
145
ASG_MS_RTRU

<NewGroupType>
0
1
114
$ASG_NR_POVFJAM.sv8686
JAM.sv
86
86
ASG_NR_POVF

<NewGroupType>
0
1
51
$ASG_NR_POVFJAM.sv9292
JAM.sv
92
92
ASG_NR_POVF

<NewGroupType>
0
1
57
$ASG_NR_POVFJAM.sv104104
JAM.sv
104
104
ASG_NR_POVF

<NewGroupType>
0
1
66
$ASG_NR_POVFJAM.sv107107
JAM.sv
107
107
ASG_NR_POVF

<NewGroupType>
0
1
69
$ASG_NR_POVFJAM.sv114114
JAM.sv
114
114
ASG_NR_POVF

<NewGroupType>
0
1
77
$ASG_NR_POVFJAM.sv115115
JAM.sv
115
115
ASG_NR_POVF

<NewGroupType>
0
1
80
$ASG_NR_POVFJAM.sv142142
JAM.sv
142
142
ASG_NR_POVF

<NewGroupType>
0
1
110
$ASG_NR_POVFJAM.sv145145
JAM.sv
145
145
ASG_NR_POVF

<NewGroupType>
0
1
115
$ASG_NS_TRNBJAM.sv6363
JAM.sv
63
63
ASG_NS_TRNB

<NewGroupType>
0
1
30
$ASG_NS_TRNBJAM.sv6666
JAM.sv
66
66
ASG_NS_TRNB

<NewGroupType>
0
1
32
$ASG_NS_TRNBJAM.sv6767
JAM.sv
67
67
ASG_NS_TRNB

<NewGroupType>
0
1
34
$ASG_NS_TRNBJAM.sv6868
JAM.sv
68
68
ASG_NS_TRNB

<NewGroupType>
0
1
36
$ASG_NS_TRNBJAM.sv7070
JAM.sv
70
70
ASG_NS_TRNB

<NewGroupType>
0
1
38
$ASG_NS_TRNBJAM.sv7272
JAM.sv
72
72
ASG_NS_TRNB

<NewGroupType>
0
1
40
$ASG_NS_TRNBJAM.sv7373
JAM.sv
73
73
ASG_NS_TRNB

<NewGroupType>
0
1
42
$ASG_NS_TRNBJAM.sv8888
JAM.sv
88
88
ASG_NS_TRNB

<NewGroupType>
0
1
55
$ASG_NS_TRNBJAM.sv9595
JAM.sv
95
95
ASG_NS_TRNB

<NewGroupType>
0
1
61
$ASG_NS_TRNBJAM.sv108108
JAM.sv
108
108
ASG_NS_TRNB

<NewGroupType>
0
1
72
$ASG_NS_TRNBJAM.sv109109
JAM.sv
109
109
ASG_NS_TRNB

<NewGroupType>
0
1
74
$ASG_NS_TRNBJAM.sv117117
JAM.sv
117
117
ASG_NS_TRNB

<NewGroupType>
0
1
83
$ASG_NS_TRNBJAM.sv120120
JAM.sv
120
120
ASG_NS_TRNB

<NewGroupType>
0
1
85
$ASG_NS_TRNBJAM.sv122122
JAM.sv
122
122
ASG_NS_TRNB

<NewGroupType>
0
1
89
$ASG_NS_TRNBJAM.sv132132
JAM.sv
132
132
ASG_NS_TRNB

<NewGroupType>
0
1
103
$ASG_NS_TRNBJAM.sv133133
JAM.sv
133
133
ASG_NS_TRNB

<NewGroupType>
0
1
105
$ASG_NS_TRNBJAM.sv134134
JAM.sv
134
134
ASG_NS_TRNB

<NewGroupType>
0
1
107
$ASG_NS_TRNBJAM.sv144144
JAM.sv
144
144
ASG_NS_TRNB

<NewGroupType>
0
1
113
$ASG_NS_TRNBJAM.sv146146
JAM.sv
146
146
ASG_NS_TRNB

<NewGroupType>
0
1
119
$ASG_NS_TRNBJAM.sv147147
JAM.sv
147
147
ASG_NS_TRNB

<NewGroupType>
0
1
121
$ASG_NS_TRNBJAM.sv152152
JAM.sv
152
152
ASG_NS_TRNB

<NewGroupType>
0
1
135
$CAS_NR_DEFXJAM.sv2439
JAM.sv
24
39
CAS_NR_DEFX

<NewGroupType>
0
1
28
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

<NewGroupType>
0
12
122
123
124
125
126
127
128
129
130
131
132
133
$CLK_NS_EDMXJAM.sv2040
JAM.sv
20
40
CLK_NS_EDMX

<NewGroupType>
0
1
161
$EXP_NR_MXSUJAM.sv2626
JAM.sv
26
26
EXP_NR_MXSU

<NewGroupType>
0
1
22
$EXP_NR_MXSUJAM.sv3131
JAM.sv
31
31
EXP_NR_MXSU

<NewGroupType>
0
1
24
$EXP_NR_MXSUJAM.sv3535
JAM.sv
35
35
EXP_NR_MXSU

<NewGroupType>
0
1
26
$EXP_NR_MXSUJAM.sv7979
JAM.sv
79
79
EXP_NR_MXSU

<NewGroupType>
0
1
43
$EXP_NR_MXSUJAM.sv8080
JAM.sv
80
80
EXP_NR_MXSU

<NewGroupType>
0
1
46
$EXP_NR_MXSUJAM.sv8181
JAM.sv
81
81
EXP_NR_MXSU

<NewGroupType>
0
1
48
$EXP_NR_MXSUJAM.sv8686
JAM.sv
86
86
EXP_NR_MXSU

<NewGroupType>
0
1
52
$EXP_NR_MXSUJAM.sv9292
JAM.sv
92
92
EXP_NR_MXSU

<NewGroupType>
0
1
58
$EXP_NR_MXSUJAM.sv100100
JAM.sv
100
100
EXP_NR_MXSU

<NewGroupType>
0
1
62
$EXP_NR_MXSUJAM.sv104104
JAM.sv
104
104
EXP_NR_MXSU

<NewGroupType>
0
1
67
$EXP_NR_MXSUJAM.sv114114
JAM.sv
114
114
EXP_NR_MXSU

<NewGroupType>
0
1
78
$EXP_NR_MXSUJAM.sv121121
JAM.sv
121
121
EXP_NR_MXSU

<NewGroupType>
0
1
86
$EXP_NR_MXSUJAM.sv123123
JAM.sv
123
123
EXP_NR_MXSU

<NewGroupType>
0
1
90
$EXP_NR_MXSUJAM.sv124124
JAM.sv
124
124
EXP_NR_MXSU

<NewGroupType>
0
1
93
$EXP_NR_MXSUJAM.sv128128
JAM.sv
128
128
EXP_NR_MXSU

<NewGroupType>
0
2
98
99
$EXP_NR_MXSUJAM.sv129129
JAM.sv
129
129
EXP_NR_MXSU

<NewGroupType>
0
1
100
$EXP_NR_MXSUJAM.sv145145
JAM.sv
145
145
EXP_NR_MXSU

<NewGroupType>
0
1
116
$EXP_NR_STUSJAM.sv6363
JAM.sv
63
63
EXP_NR_STUS

<NewGroupType>
0
1
29
$EXP_NR_STUSJAM.sv6666
JAM.sv
66
66
EXP_NR_STUS

<NewGroupType>
0
1
31
$EXP_NR_STUSJAM.sv6767
JAM.sv
67
67
EXP_NR_STUS

<NewGroupType>
0
1
33
$EXP_NR_STUSJAM.sv6868
JAM.sv
68
68
EXP_NR_STUS

<NewGroupType>
0
1
35
$EXP_NR_STUSJAM.sv7070
JAM.sv
70
70
EXP_NR_STUS

<NewGroupType>
0
1
37
$EXP_NR_STUSJAM.sv7272
JAM.sv
72
72
EXP_NR_STUS

<NewGroupType>
0
1
39
$EXP_NR_STUSJAM.sv7373
JAM.sv
73
73
EXP_NR_STUS

<NewGroupType>
0
1
41
$EXP_NR_STUSJAM.sv8888
JAM.sv
88
88
EXP_NR_STUS

<NewGroupType>
0
1
54
$EXP_NR_STUSJAM.sv9595
JAM.sv
95
95
EXP_NR_STUS

<NewGroupType>
0
1
60
$EXP_NR_STUSJAM.sv108108
JAM.sv
108
108
EXP_NR_STUS

<NewGroupType>
0
1
71
$EXP_NR_STUSJAM.sv109109
JAM.sv
109
109
EXP_NR_STUS

<NewGroupType>
0
1
73
$EXP_NR_STUSJAM.sv117117
JAM.sv
117
117
EXP_NR_STUS

<NewGroupType>
0
1
82
$EXP_NR_STUSJAM.sv120120
JAM.sv
120
120
EXP_NR_STUS

<NewGroupType>
0
1
84
$EXP_NR_STUSJAM.sv122122
JAM.sv
122
122
EXP_NR_STUS

<NewGroupType>
0
1
88
$EXP_NR_STUSJAM.sv128128
JAM.sv
128
128
EXP_NR_STUS

<NewGroupType>
0
1
97
$EXP_NR_STUSJAM.sv132132
JAM.sv
132
132
EXP_NR_STUS

<NewGroupType>
0
1
102
$EXP_NR_STUSJAM.sv133133
JAM.sv
133
133
EXP_NR_STUS

<NewGroupType>
0
1
104
$EXP_NR_STUSJAM.sv134134
JAM.sv
134
134
EXP_NR_STUS

<NewGroupType>
0
1
106
$EXP_NR_STUSJAM.sv144144
JAM.sv
144
144
EXP_NR_STUS

<NewGroupType>
0
1
112
$EXP_NR_STUSJAM.sv146146
JAM.sv
146
146
EXP_NR_STUS

<NewGroupType>
0
1
118
$EXP_NR_STUSJAM.sv147147
JAM.sv
147
147
EXP_NR_STUS

<NewGroupType>
0
1
120
$EXP_NR_STUSJAM.sv152152
JAM.sv
152
152
EXP_NR_STUS

<NewGroupType>
0
1
134
$FLP_NO_ASRTJAM.sv44153
JAM.sv
44
153
FLP_NO_ASRT

<NewGroupType>
0
2
144
147
$FLP_NR_ASMXJAM.sv43154
JAM.sv
43
154
FLP_NR_ASMX

<NewGroupType>
0
1
162
$FLP_NR_MXCSJAM.sv2040
JAM.sv
20
40
FLP_NR_MXCS

<NewGroupType>
0
1
158
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

<NewGroupType>
0
13
145
146
148
149
150
151
152
153
154
155
156
157
159
$FLP_XC_LDTHJAM.sv1010
JAM.sv
10
10
FLP_XC_LDTH

<NewGroupType>
0
1
143
$FLP_XC_LDTHJAM.sv44153
JAM.sv
44
153
FLP_XC_LDTH

<NewGroupType>
0
1
142
$FSM_IS_DDLKJAM.sv2534
JAM.sv
25
34
FSM_IS_DDLK

<NewGroupType>
0
4
13
14
15
16
$FSM_IS_LVLKJAM.sv2534
JAM.sv
25
34
FSM_IS_LVLK

<NewGroupType>
0
1
12
$FSM_NO_RCHBJAM.sv2534
JAM.sv
25
34
FSM_NO_RCHB

<NewGroupType>
0
4
8
9
10
11
$IDN_NR_AMKWJAM.sv1818
JAM.sv
18
18
IDN_NR_AMKW

<NewGroupType>
0
1
21
$IDX_NR_DTTYJAM.sv123123
JAM.sv
123
123
IDX_NR_DTTY

<NewGroupType>
0
1
92
$IDX_NR_DTTYJAM.sv124124
JAM.sv
124
124
IDX_NR_DTTY

<NewGroupType>
0
1
95
$IDX_NR_LBOUJAM.sv124124
JAM.sv
124
124
IDX_NR_LBOU

<NewGroupType>
0
1
140
$IDX_NR_ORNGJAM.sv7979
JAM.sv
79
79
IDX_NR_ORNG

<NewGroupType>
0
1
137
$IDX_NR_ORNGJAM.sv8181
JAM.sv
81
81
IDX_NR_ORNG

<NewGroupType>
0
1
138
$IDX_NR_ORNGJAM.sv123123
JAM.sv
123
123
IDX_NR_ORNG

<NewGroupType>
0
1
139
$LOP_NR_IDTYJAM.sv128128
JAM.sv
128
128
LOP_NR_IDTY

<NewGroupType>
0
1
96
$MOD_NO_IPRGJAM.sv66
JAM.sv
6
6
MOD_NO_IPRG

<NewGroupType>
0
1
141
$NAM_NR_REPUJAM.sv55
JAM.sv
5
5
NAM_NR_REPU

<NewGroupType>
0
1
136
$OPR_NR_UCMPJAM.sv2626
JAM.sv
26
26
OPR_NR_UCMP

<NewGroupType>
0
1
23
$OPR_NR_UCMPJAM.sv3131
JAM.sv
31
31
OPR_NR_UCMP

<NewGroupType>
0
1
25
$OPR_NR_UCMPJAM.sv3535
JAM.sv
35
35
OPR_NR_UCMP

<NewGroupType>
0
1
27
$OPR_NR_UCMPJAM.sv121121
JAM.sv
121
121
OPR_NR_UCMP

<NewGroupType>
0
1
87
$OPR_NR_UEASJAM.sv7979
JAM.sv
79
79
OPR_NR_UEAS

<NewGroupType>
0
1
44
$OPR_NR_UEASJAM.sv8080
JAM.sv
80
80
OPR_NR_UEAS

<NewGroupType>
0
1
47
$OPR_NR_UEASJAM.sv8181
JAM.sv
81
81
OPR_NR_UEAS

<NewGroupType>
0
1
49
$OPR_NR_UEASJAM.sv8686
JAM.sv
86
86
OPR_NR_UEAS

<NewGroupType>
0
1
53
$OPR_NR_UEASJAM.sv9292
JAM.sv
92
92
OPR_NR_UEAS

<NewGroupType>
0
1
59
$OPR_NR_UEASJAM.sv104104
JAM.sv
104
104
OPR_NR_UEAS

<NewGroupType>
0
1
68
$OPR_NR_UEASJAM.sv107107
JAM.sv
107
107
OPR_NR_UEAS

<NewGroupType>
0
1
70
$OPR_NR_UEASJAM.sv114114
JAM.sv
114
114
OPR_NR_UEAS

<NewGroupType>
0
1
79
$OPR_NR_UEASJAM.sv115115
JAM.sv
115
115
OPR_NR_UEAS

<NewGroupType>
0
1
81
$OPR_NR_UEASJAM.sv123123
JAM.sv
123
123
OPR_NR_UEAS

<NewGroupType>
0
1
91
$OPR_NR_UEASJAM.sv124124
JAM.sv
124
124
OPR_NR_UEAS

<NewGroupType>
0
1
94
$OPR_NR_UEASJAM.sv129129
JAM.sv
129
129
OPR_NR_UEAS

<NewGroupType>
0
1
101
$OPR_NR_UEASJAM.sv145145
JAM.sv
145
145
OPR_NR_UEAS

<NewGroupType>
0
1
117
$OPR_NR_URELJAM.sv8080
JAM.sv
80
80
OPR_NR_UREL

<NewGroupType>
0
1
45
$OPR_NR_URELJAM.sv100100
JAM.sv
100
100
OPR_NR_UREL

<NewGroupType>
0
1
63
$OTP_NR_READJAM.sv138138
JAM.sv
138
138
OTP_NR_READ

<NewGroupType>
0
1
108
$OTP_NR_READJAM.sv142142
JAM.sv
142
142
OTP_NR_READ

<NewGroupType>
0
2
109
111
$RST_XC_LDTHJAM.sv44153
JAM.sv
44
153
RST_XC_LDTH

<NewGroupType>
0
1
160
$SIG_IS_IRSTJAM.sv33
JAM.sv
3
3
SIG_IS_IRST

<NewGroupType>
0
1
163
$2JAM.sv2534
JAM.sv
25
34
2

<NewGroupType>
1
9
8
9
10
11
12
13
14
15
16
$5JAM.sv7979
JAM.sv
79
79
5

<NewGroupType>
1
2
17
137
$5JAM.sv8181
JAM.sv
81
81
5

<NewGroupType>
1
2
18
138
$5JAM.sv123123
JAM.sv
123
123
5

<NewGroupType>
1
2
19
139
$5JAM.sv124124
JAM.sv
124
124
5

<NewGroupType>
1
2
20
140
$9JAM.sv8686
JAM.sv
86
86
9

<NewGroupType>
1
2
50
51
$9JAM.sv9292
JAM.sv
92
92
9

<NewGroupType>
1
2
56
57
$9JAM.sv101101
JAM.sv
101
101
9

<NewGroupType>
1
1
64
$9JAM.sv104104
JAM.sv
104
104
9

<NewGroupType>
1
2
65
66
$9JAM.sv107107
JAM.sv
107
107
9

<NewGroupType>
1
1
69
$9JAM.sv112112
JAM.sv
112
112
9

<NewGroupType>
1
1
75
$9JAM.sv114114
JAM.sv
114
114
9

<NewGroupType>
1
2
76
77
$9JAM.sv115115
JAM.sv
115
115
9

<NewGroupType>
1
1
80
$9JAM.sv142142
JAM.sv
142
142
9

<NewGroupType>
1
1
110
$9JAM.sv145145
JAM.sv
145
145
9

<NewGroupType>
1
2
114
115
$ASG_NS_TRNBJAM.sv6363
JAM.sv
63
63
ASG_NS_TRNB

<NewGroupType>
1
1
30
$ASG_NS_TRNBJAM.sv6666
JAM.sv
66
66
ASG_NS_TRNB

<NewGroupType>
1
1
32
$ASG_NS_TRNBJAM.sv6767
JAM.sv
67
67
ASG_NS_TRNB

<NewGroupType>
1
1
34
$ASG_NS_TRNBJAM.sv6868
JAM.sv
68
68
ASG_NS_TRNB

<NewGroupType>
1
1
36
$ASG_NS_TRNBJAM.sv7070
JAM.sv
70
70
ASG_NS_TRNB

<NewGroupType>
1
1
38
$ASG_NS_TRNBJAM.sv7272
JAM.sv
72
72
ASG_NS_TRNB

<NewGroupType>
1
1
40
$ASG_NS_TRNBJAM.sv7373
JAM.sv
73
73
ASG_NS_TRNB

<NewGroupType>
1
1
42
$ASG_NS_TRNBJAM.sv8888
JAM.sv
88
88
ASG_NS_TRNB

<NewGroupType>
1
1
55
$ASG_NS_TRNBJAM.sv9595
JAM.sv
95
95
ASG_NS_TRNB

<NewGroupType>
1
1
61
$ASG_NS_TRNBJAM.sv108108
JAM.sv
108
108
ASG_NS_TRNB

<NewGroupType>
1
1
72
$ASG_NS_TRNBJAM.sv109109
JAM.sv
109
109
ASG_NS_TRNB

<NewGroupType>
1
1
74
$ASG_NS_TRNBJAM.sv117117
JAM.sv
117
117
ASG_NS_TRNB

<NewGroupType>
1
1
83
$ASG_NS_TRNBJAM.sv120120
JAM.sv
120
120
ASG_NS_TRNB

<NewGroupType>
1
1
85
$ASG_NS_TRNBJAM.sv122122
JAM.sv
122
122
ASG_NS_TRNB

<NewGroupType>
1
1
89
$ASG_NS_TRNBJAM.sv132132
JAM.sv
132
132
ASG_NS_TRNB

<NewGroupType>
1
1
103
$ASG_NS_TRNBJAM.sv133133
JAM.sv
133
133
ASG_NS_TRNB

<NewGroupType>
1
1
105
$ASG_NS_TRNBJAM.sv134134
JAM.sv
134
134
ASG_NS_TRNB

<NewGroupType>
1
1
107
$ASG_NS_TRNBJAM.sv144144
JAM.sv
144
144
ASG_NS_TRNB

<NewGroupType>
1
1
113
$ASG_NS_TRNBJAM.sv146146
JAM.sv
146
146
ASG_NS_TRNB

<NewGroupType>
1
1
119
$ASG_NS_TRNBJAM.sv147147
JAM.sv
147
147
ASG_NS_TRNB

<NewGroupType>
1
1
121
$ASG_NS_TRNBJAM.sv152152
JAM.sv
152
152
ASG_NS_TRNB

<NewGroupType>
1
1
135
$CAS_NR_DEFXJAM.sv2439
JAM.sv
24
39
CAS_NR_DEFX

<NewGroupType>
1
1
28
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

<NewGroupType>
1
12
122
123
124
125
126
127
128
129
130
131
132
133
$CLK_NS_EDMXJAM.sv2040
JAM.sv
20
40
CLK_NS_EDMX

<NewGroupType>
1
1
161
$EXP_NR_MXSUJAM.sv2626
JAM.sv
26
26
EXP_NR_MXSU

<NewGroupType>
1
1
22
$EXP_NR_MXSUJAM.sv3131
JAM.sv
31
31
EXP_NR_MXSU

<NewGroupType>
1
1
24
$EXP_NR_MXSUJAM.sv3535
JAM.sv
35
35
EXP_NR_MXSU

<NewGroupType>
1
1
26
$EXP_NR_MXSUJAM.sv7979
JAM.sv
79
79
EXP_NR_MXSU

<NewGroupType>
1
1
43
$EXP_NR_MXSUJAM.sv8080
JAM.sv
80
80
EXP_NR_MXSU

<NewGroupType>
1
1
46
$EXP_NR_MXSUJAM.sv8181
JAM.sv
81
81
EXP_NR_MXSU

<NewGroupType>
1
1
48
$EXP_NR_MXSUJAM.sv8686
JAM.sv
86
86
EXP_NR_MXSU

<NewGroupType>
1
1
52
$EXP_NR_MXSUJAM.sv9292
JAM.sv
92
92
EXP_NR_MXSU

<NewGroupType>
1
1
58
$EXP_NR_MXSUJAM.sv100100
JAM.sv
100
100
EXP_NR_MXSU

<NewGroupType>
1
1
62
$EXP_NR_MXSUJAM.sv104104
JAM.sv
104
104
EXP_NR_MXSU

<NewGroupType>
1
1
67
$EXP_NR_MXSUJAM.sv114114
JAM.sv
114
114
EXP_NR_MXSU

<NewGroupType>
1
1
78
$EXP_NR_MXSUJAM.sv121121
JAM.sv
121
121
EXP_NR_MXSU

<NewGroupType>
1
1
86
$EXP_NR_MXSUJAM.sv123123
JAM.sv
123
123
EXP_NR_MXSU

<NewGroupType>
1
1
90
$EXP_NR_MXSUJAM.sv124124
JAM.sv
124
124
EXP_NR_MXSU

<NewGroupType>
1
1
93
$EXP_NR_MXSUJAM.sv128128
JAM.sv
128
128
EXP_NR_MXSU

<NewGroupType>
1
2
98
99
$EXP_NR_MXSUJAM.sv129129
JAM.sv
129
129
EXP_NR_MXSU

<NewGroupType>
1
1
100
$EXP_NR_MXSUJAM.sv145145
JAM.sv
145
145
EXP_NR_MXSU

<NewGroupType>
1
1
116
$EXP_NR_STUSJAM.sv6363
JAM.sv
63
63
EXP_NR_STUS

<NewGroupType>
1
1
29
$EXP_NR_STUSJAM.sv6666
JAM.sv
66
66
EXP_NR_STUS

<NewGroupType>
1
1
31
$EXP_NR_STUSJAM.sv6767
JAM.sv
67
67
EXP_NR_STUS

<NewGroupType>
1
1
33
$EXP_NR_STUSJAM.sv6868
JAM.sv
68
68
EXP_NR_STUS

<NewGroupType>
1
1
35
$EXP_NR_STUSJAM.sv7070
JAM.sv
70
70
EXP_NR_STUS

<NewGroupType>
1
1
37
$EXP_NR_STUSJAM.sv7272
JAM.sv
72
72
EXP_NR_STUS

<NewGroupType>
1
1
39
$EXP_NR_STUSJAM.sv7373
JAM.sv
73
73
EXP_NR_STUS

<NewGroupType>
1
1
41
$EXP_NR_STUSJAM.sv8888
JAM.sv
88
88
EXP_NR_STUS

<NewGroupType>
1
1
54
$EXP_NR_STUSJAM.sv9595
JAM.sv
95
95
EXP_NR_STUS

<NewGroupType>
1
1
60
$EXP_NR_STUSJAM.sv108108
JAM.sv
108
108
EXP_NR_STUS

<NewGroupType>
1
1
71
$EXP_NR_STUSJAM.sv109109
JAM.sv
109
109
EXP_NR_STUS

<NewGroupType>
1
1
73
$EXP_NR_STUSJAM.sv117117
JAM.sv
117
117
EXP_NR_STUS

<NewGroupType>
1
1
82
$EXP_NR_STUSJAM.sv120120
JAM.sv
120
120
EXP_NR_STUS

<NewGroupType>
1
1
84
$EXP_NR_STUSJAM.sv122122
JAM.sv
122
122
EXP_NR_STUS

<NewGroupType>
1
1
88
$EXP_NR_STUSJAM.sv128128
JAM.sv
128
128
EXP_NR_STUS

<NewGroupType>
1
1
97
$EXP_NR_STUSJAM.sv132132
JAM.sv
132
132
EXP_NR_STUS

<NewGroupType>
1
1
102
$EXP_NR_STUSJAM.sv133133
JAM.sv
133
133
EXP_NR_STUS

<NewGroupType>
1
1
104
$EXP_NR_STUSJAM.sv134134
JAM.sv
134
134
EXP_NR_STUS

<NewGroupType>
1
1
106
$EXP_NR_STUSJAM.sv144144
JAM.sv
144
144
EXP_NR_STUS

<NewGroupType>
1
1
112
$EXP_NR_STUSJAM.sv146146
JAM.sv
146
146
EXP_NR_STUS

<NewGroupType>
1
1
118
$EXP_NR_STUSJAM.sv147147
JAM.sv
147
147
EXP_NR_STUS

<NewGroupType>
1
1
120
$EXP_NR_STUSJAM.sv152152
JAM.sv
152
152
EXP_NR_STUS

<NewGroupType>
1
1
134
$FLP_NO_ASRTJAM.sv44153
JAM.sv
44
153
FLP_NO_ASRT

<NewGroupType>
1
2
144
147
$FLP_NR_ASMXJAM.sv43154
JAM.sv
43
154
FLP_NR_ASMX

<NewGroupType>
1
1
162
$FLP_NR_MXCSJAM.sv2040
JAM.sv
20
40
FLP_NR_MXCS

<NewGroupType>
1
1
158
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

<NewGroupType>
1
13
145
146
148
149
150
151
152
153
154
155
156
157
159
$FLP_XC_LDTHJAM.sv1010
JAM.sv
10
10
FLP_XC_LDTH

<NewGroupType>
1
1
143
$FLP_XC_LDTHJAM.sv44153
JAM.sv
44
153
FLP_XC_LDTH

<NewGroupType>
1
1
142
$IDN_NR_AMKWJAM.sv1818
JAM.sv
18
18
IDN_NR_AMKW

<NewGroupType>
1
1
21
$IDX_NR_DTTYJAM.sv123123
JAM.sv
123
123
IDX_NR_DTTY

<NewGroupType>
1
1
92
$IDX_NR_DTTYJAM.sv124124
JAM.sv
124
124
IDX_NR_DTTY

<NewGroupType>
1
1
95
$LOP_NR_IDTYJAM.sv128128
JAM.sv
128
128
LOP_NR_IDTY

<NewGroupType>
1
1
96
$MOD_NO_IPRGJAM.sv66
JAM.sv
6
6
MOD_NO_IPRG

<NewGroupType>
1
1
141
$NAM_NR_REPUJAM.sv55
JAM.sv
5
5
NAM_NR_REPU

<NewGroupType>
1
1
136
$OPR_NR_UCMPJAM.sv2626
JAM.sv
26
26
OPR_NR_UCMP

<NewGroupType>
1
1
23
$OPR_NR_UCMPJAM.sv3131
JAM.sv
31
31
OPR_NR_UCMP

<NewGroupType>
1
1
25
$OPR_NR_UCMPJAM.sv3535
JAM.sv
35
35
OPR_NR_UCMP

<NewGroupType>
1
1
27
$OPR_NR_UCMPJAM.sv121121
JAM.sv
121
121
OPR_NR_UCMP

<NewGroupType>
1
1
87
$OPR_NR_UEASJAM.sv7979
JAM.sv
79
79
OPR_NR_UEAS

<NewGroupType>
1
1
44
$OPR_NR_UEASJAM.sv8080
JAM.sv
80
80
OPR_NR_UEAS

<NewGroupType>
1
1
47
$OPR_NR_UEASJAM.sv8181
JAM.sv
81
81
OPR_NR_UEAS

<NewGroupType>
1
1
49
$OPR_NR_UEASJAM.sv8686
JAM.sv
86
86
OPR_NR_UEAS

<NewGroupType>
1
1
53
$OPR_NR_UEASJAM.sv9292
JAM.sv
92
92
OPR_NR_UEAS

<NewGroupType>
1
1
59
$OPR_NR_UEASJAM.sv104104
JAM.sv
104
104
OPR_NR_UEAS

<NewGroupType>
1
1
68
$OPR_NR_UEASJAM.sv107107
JAM.sv
107
107
OPR_NR_UEAS

<NewGroupType>
1
1
70
$OPR_NR_UEASJAM.sv114114
JAM.sv
114
114
OPR_NR_UEAS

<NewGroupType>
1
1
79
$OPR_NR_UEASJAM.sv115115
JAM.sv
115
115
OPR_NR_UEAS

<NewGroupType>
1
1
81
$OPR_NR_UEASJAM.sv123123
JAM.sv
123
123
OPR_NR_UEAS

<NewGroupType>
1
1
91
$OPR_NR_UEASJAM.sv124124
JAM.sv
124
124
OPR_NR_UEAS

<NewGroupType>
1
1
94
$OPR_NR_UEASJAM.sv129129
JAM.sv
129
129
OPR_NR_UEAS

<NewGroupType>
1
1
101
$OPR_NR_UEASJAM.sv145145
JAM.sv
145
145
OPR_NR_UEAS

<NewGroupType>
1
1
117
$OPR_NR_URELJAM.sv8080
JAM.sv
80
80
OPR_NR_UREL

<NewGroupType>
1
1
45
$OPR_NR_URELJAM.sv100100
JAM.sv
100
100
OPR_NR_UREL

<NewGroupType>
1
1
63
$OTP_NR_READJAM.sv138138
JAM.sv
138
138
OTP_NR_READ

<NewGroupType>
1
1
108
$OTP_NR_READJAM.sv142142
JAM.sv
142
142
OTP_NR_READ

<NewGroupType>
1
2
109
111
$RST_XC_LDTHJAM.sv44153
JAM.sv
44
153
RST_XC_LDTH

<NewGroupType>
1
1
160
$SIG_IS_IRSTJAM.sv33
JAM.sv
3
3
SIG_IS_IRST

<NewGroupType>
1
1
163
<id-to-merged-signature>
312
8
<NewGroupType>
0
$FSM_NO_RCHBJAM.sv2534
JAM.sv
25
34
FSM_NO_RCHB

0
8
<NewGroupType>
1
$2JAM.sv2534
JAM.sv
25
34
2

1
9
<NewGroupType>
0
$FSM_NO_RCHBJAM.sv2534
JAM.sv
25
34
FSM_NO_RCHB

0
9
<NewGroupType>
1
$2JAM.sv2534
JAM.sv
25
34
2

1
10
<NewGroupType>
0
$FSM_NO_RCHBJAM.sv2534
JAM.sv
25
34
FSM_NO_RCHB

0
10
<NewGroupType>
1
$2JAM.sv2534
JAM.sv
25
34
2

1
11
<NewGroupType>
0
$FSM_NO_RCHBJAM.sv2534
JAM.sv
25
34
FSM_NO_RCHB

0
11
<NewGroupType>
1
$2JAM.sv2534
JAM.sv
25
34
2

1
12
<NewGroupType>
0
$FSM_IS_LVLKJAM.sv2534
JAM.sv
25
34
FSM_IS_LVLK

0
12
<NewGroupType>
1
$2JAM.sv2534
JAM.sv
25
34
2

1
13
<NewGroupType>
0
$FSM_IS_DDLKJAM.sv2534
JAM.sv
25
34
FSM_IS_DDLK

0
13
<NewGroupType>
1
$2JAM.sv2534
JAM.sv
25
34
2

1
14
<NewGroupType>
0
$FSM_IS_DDLKJAM.sv2534
JAM.sv
25
34
FSM_IS_DDLK

0
14
<NewGroupType>
1
$2JAM.sv2534
JAM.sv
25
34
2

1
15
<NewGroupType>
0
$FSM_IS_DDLKJAM.sv2534
JAM.sv
25
34
FSM_IS_DDLK

0
15
<NewGroupType>
1
$2JAM.sv2534
JAM.sv
25
34
2

1
16
<NewGroupType>
0
$FSM_IS_DDLKJAM.sv2534
JAM.sv
25
34
FSM_IS_DDLK

0
16
<NewGroupType>
1
$2JAM.sv2534
JAM.sv
25
34
2

1
17
<NewGroupType>
0
$ARY_IS_OOBIJAM.sv7979
JAM.sv
79
79
ARY_IS_OOBI

0
17
<NewGroupType>
1
$5JAM.sv7979
JAM.sv
79
79
5

1
18
<NewGroupType>
0
$ARY_IS_OOBIJAM.sv8181
JAM.sv
81
81
ARY_IS_OOBI

0
18
<NewGroupType>
1
$5JAM.sv8181
JAM.sv
81
81
5

1
19
<NewGroupType>
0
$ARY_IS_OOBIJAM.sv123123
JAM.sv
123
123
ARY_IS_OOBI

0
19
<NewGroupType>
1
$5JAM.sv123123
JAM.sv
123
123
5

1
20
<NewGroupType>
0
$ARY_IS_OOBIJAM.sv124124
JAM.sv
124
124
ARY_IS_OOBI

0
20
<NewGroupType>
1
$5JAM.sv124124
JAM.sv
124
124
5

1
21
<NewGroupType>
0
$IDN_NR_AMKWJAM.sv1818
JAM.sv
18
18
IDN_NR_AMKW

0
21
<NewGroupType>
1
$IDN_NR_AMKWJAM.sv1818
JAM.sv
18
18
IDN_NR_AMKW

1
22
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv2626
JAM.sv
26
26
EXP_NR_MXSU

0
22
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv2626
JAM.sv
26
26
EXP_NR_MXSU

1
23
<NewGroupType>
0
$OPR_NR_UCMPJAM.sv2626
JAM.sv
26
26
OPR_NR_UCMP

0
23
<NewGroupType>
1
$OPR_NR_UCMPJAM.sv2626
JAM.sv
26
26
OPR_NR_UCMP

1
24
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv3131
JAM.sv
31
31
EXP_NR_MXSU

0
24
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv3131
JAM.sv
31
31
EXP_NR_MXSU

1
25
<NewGroupType>
0
$OPR_NR_UCMPJAM.sv3131
JAM.sv
31
31
OPR_NR_UCMP

0
25
<NewGroupType>
1
$OPR_NR_UCMPJAM.sv3131
JAM.sv
31
31
OPR_NR_UCMP

1
26
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv3535
JAM.sv
35
35
EXP_NR_MXSU

0
26
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv3535
JAM.sv
35
35
EXP_NR_MXSU

1
27
<NewGroupType>
0
$OPR_NR_UCMPJAM.sv3535
JAM.sv
35
35
OPR_NR_UCMP

0
27
<NewGroupType>
1
$OPR_NR_UCMPJAM.sv3535
JAM.sv
35
35
OPR_NR_UCMP

1
28
<NewGroupType>
0
$CAS_NR_DEFXJAM.sv2439
JAM.sv
24
39
CAS_NR_DEFX

0
28
<NewGroupType>
1
$CAS_NR_DEFXJAM.sv2439
JAM.sv
24
39
CAS_NR_DEFX

1
29
<NewGroupType>
0
$EXP_NR_STUSJAM.sv6363
JAM.sv
63
63
EXP_NR_STUS

0
29
<NewGroupType>
1
$EXP_NR_STUSJAM.sv6363
JAM.sv
63
63
EXP_NR_STUS

1
30
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv6363
JAM.sv
63
63
ASG_NS_TRNB

0
30
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv6363
JAM.sv
63
63
ASG_NS_TRNB

1
31
<NewGroupType>
0
$EXP_NR_STUSJAM.sv6666
JAM.sv
66
66
EXP_NR_STUS

0
31
<NewGroupType>
1
$EXP_NR_STUSJAM.sv6666
JAM.sv
66
66
EXP_NR_STUS

1
32
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv6666
JAM.sv
66
66
ASG_NS_TRNB

0
32
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv6666
JAM.sv
66
66
ASG_NS_TRNB

1
33
<NewGroupType>
0
$EXP_NR_STUSJAM.sv6767
JAM.sv
67
67
EXP_NR_STUS

0
33
<NewGroupType>
1
$EXP_NR_STUSJAM.sv6767
JAM.sv
67
67
EXP_NR_STUS

1
34
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv6767
JAM.sv
67
67
ASG_NS_TRNB

0
34
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv6767
JAM.sv
67
67
ASG_NS_TRNB

1
35
<NewGroupType>
0
$EXP_NR_STUSJAM.sv6868
JAM.sv
68
68
EXP_NR_STUS

0
35
<NewGroupType>
1
$EXP_NR_STUSJAM.sv6868
JAM.sv
68
68
EXP_NR_STUS

1
36
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv6868
JAM.sv
68
68
ASG_NS_TRNB

0
36
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv6868
JAM.sv
68
68
ASG_NS_TRNB

1
37
<NewGroupType>
0
$EXP_NR_STUSJAM.sv7070
JAM.sv
70
70
EXP_NR_STUS

0
37
<NewGroupType>
1
$EXP_NR_STUSJAM.sv7070
JAM.sv
70
70
EXP_NR_STUS

1
38
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv7070
JAM.sv
70
70
ASG_NS_TRNB

0
38
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv7070
JAM.sv
70
70
ASG_NS_TRNB

1
39
<NewGroupType>
0
$EXP_NR_STUSJAM.sv7272
JAM.sv
72
72
EXP_NR_STUS

0
39
<NewGroupType>
1
$EXP_NR_STUSJAM.sv7272
JAM.sv
72
72
EXP_NR_STUS

1
40
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv7272
JAM.sv
72
72
ASG_NS_TRNB

0
40
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv7272
JAM.sv
72
72
ASG_NS_TRNB

1
41
<NewGroupType>
0
$EXP_NR_STUSJAM.sv7373
JAM.sv
73
73
EXP_NR_STUS

0
41
<NewGroupType>
1
$EXP_NR_STUSJAM.sv7373
JAM.sv
73
73
EXP_NR_STUS

1
42
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv7373
JAM.sv
73
73
ASG_NS_TRNB

0
42
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv7373
JAM.sv
73
73
ASG_NS_TRNB

1
43
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv7979
JAM.sv
79
79
EXP_NR_MXSU

0
43
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv7979
JAM.sv
79
79
EXP_NR_MXSU

1
44
<NewGroupType>
0
$OPR_NR_UEASJAM.sv7979
JAM.sv
79
79
OPR_NR_UEAS

0
44
<NewGroupType>
1
$OPR_NR_UEASJAM.sv7979
JAM.sv
79
79
OPR_NR_UEAS

1
45
<NewGroupType>
0
$OPR_NR_URELJAM.sv8080
JAM.sv
80
80
OPR_NR_UREL

0
45
<NewGroupType>
1
$OPR_NR_URELJAM.sv8080
JAM.sv
80
80
OPR_NR_UREL

1
46
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv8080
JAM.sv
80
80
EXP_NR_MXSU

0
46
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv8080
JAM.sv
80
80
EXP_NR_MXSU

1
47
<NewGroupType>
0
$OPR_NR_UEASJAM.sv8080
JAM.sv
80
80
OPR_NR_UEAS

0
47
<NewGroupType>
1
$OPR_NR_UEASJAM.sv8080
JAM.sv
80
80
OPR_NR_UEAS

1
48
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv8181
JAM.sv
81
81
EXP_NR_MXSU

0
48
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv8181
JAM.sv
81
81
EXP_NR_MXSU

1
49
<NewGroupType>
0
$OPR_NR_UEASJAM.sv8181
JAM.sv
81
81
OPR_NR_UEAS

0
49
<NewGroupType>
1
$OPR_NR_UEASJAM.sv8181
JAM.sv
81
81
OPR_NR_UEAS

1
50
<NewGroupType>
0
$ASG_MS_RTRUJAM.sv8686
JAM.sv
86
86
ASG_MS_RTRU

0
50
<NewGroupType>
1
$9JAM.sv8686
JAM.sv
86
86
9

1
51
<NewGroupType>
0
$ASG_NR_POVFJAM.sv8686
JAM.sv
86
86
ASG_NR_POVF

0
51
<NewGroupType>
1
$9JAM.sv8686
JAM.sv
86
86
9

1
52
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv8686
JAM.sv
86
86
EXP_NR_MXSU

0
52
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv8686
JAM.sv
86
86
EXP_NR_MXSU

1
53
<NewGroupType>
0
$OPR_NR_UEASJAM.sv8686
JAM.sv
86
86
OPR_NR_UEAS

0
53
<NewGroupType>
1
$OPR_NR_UEASJAM.sv8686
JAM.sv
86
86
OPR_NR_UEAS

1
54
<NewGroupType>
0
$EXP_NR_STUSJAM.sv8888
JAM.sv
88
88
EXP_NR_STUS

0
54
<NewGroupType>
1
$EXP_NR_STUSJAM.sv8888
JAM.sv
88
88
EXP_NR_STUS

1
55
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv8888
JAM.sv
88
88
ASG_NS_TRNB

0
55
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv8888
JAM.sv
88
88
ASG_NS_TRNB

1
56
<NewGroupType>
0
$ASG_MS_RTRUJAM.sv9292
JAM.sv
92
92
ASG_MS_RTRU

0
56
<NewGroupType>
1
$9JAM.sv9292
JAM.sv
92
92
9

1
57
<NewGroupType>
0
$ASG_NR_POVFJAM.sv9292
JAM.sv
92
92
ASG_NR_POVF

0
57
<NewGroupType>
1
$9JAM.sv9292
JAM.sv
92
92
9

1
58
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv9292
JAM.sv
92
92
EXP_NR_MXSU

0
58
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv9292
JAM.sv
92
92
EXP_NR_MXSU

1
59
<NewGroupType>
0
$OPR_NR_UEASJAM.sv9292
JAM.sv
92
92
OPR_NR_UEAS

0
59
<NewGroupType>
1
$OPR_NR_UEASJAM.sv9292
JAM.sv
92
92
OPR_NR_UEAS

1
60
<NewGroupType>
0
$EXP_NR_STUSJAM.sv9595
JAM.sv
95
95
EXP_NR_STUS

0
60
<NewGroupType>
1
$EXP_NR_STUSJAM.sv9595
JAM.sv
95
95
EXP_NR_STUS

1
61
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv9595
JAM.sv
95
95
ASG_NS_TRNB

0
61
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv9595
JAM.sv
95
95
ASG_NS_TRNB

1
62
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv100100
JAM.sv
100
100
EXP_NR_MXSU

0
62
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv100100
JAM.sv
100
100
EXP_NR_MXSU

1
63
<NewGroupType>
0
$OPR_NR_URELJAM.sv100100
JAM.sv
100
100
OPR_NR_UREL

0
63
<NewGroupType>
1
$OPR_NR_URELJAM.sv100100
JAM.sv
100
100
OPR_NR_UREL

1
64
<NewGroupType>
0
$ASG_MS_RTRUJAM.sv101101
JAM.sv
101
101
ASG_MS_RTRU

0
64
<NewGroupType>
1
$9JAM.sv101101
JAM.sv
101
101
9

1
65
<NewGroupType>
0
$ASG_MS_RTRUJAM.sv104104
JAM.sv
104
104
ASG_MS_RTRU

0
65
<NewGroupType>
1
$9JAM.sv104104
JAM.sv
104
104
9

1
66
<NewGroupType>
0
$ASG_NR_POVFJAM.sv104104
JAM.sv
104
104
ASG_NR_POVF

0
66
<NewGroupType>
1
$9JAM.sv104104
JAM.sv
104
104
9

1
67
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv104104
JAM.sv
104
104
EXP_NR_MXSU

0
67
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv104104
JAM.sv
104
104
EXP_NR_MXSU

1
68
<NewGroupType>
0
$OPR_NR_UEASJAM.sv104104
JAM.sv
104
104
OPR_NR_UEAS

0
68
<NewGroupType>
1
$OPR_NR_UEASJAM.sv104104
JAM.sv
104
104
OPR_NR_UEAS

1
69
<NewGroupType>
0
$ASG_NR_POVFJAM.sv107107
JAM.sv
107
107
ASG_NR_POVF

0
69
<NewGroupType>
1
$9JAM.sv107107
JAM.sv
107
107
9

1
70
<NewGroupType>
0
$OPR_NR_UEASJAM.sv107107
JAM.sv
107
107
OPR_NR_UEAS

0
70
<NewGroupType>
1
$OPR_NR_UEASJAM.sv107107
JAM.sv
107
107
OPR_NR_UEAS

1
71
<NewGroupType>
0
$EXP_NR_STUSJAM.sv108108
JAM.sv
108
108
EXP_NR_STUS

0
71
<NewGroupType>
1
$EXP_NR_STUSJAM.sv108108
JAM.sv
108
108
EXP_NR_STUS

1
72
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv108108
JAM.sv
108
108
ASG_NS_TRNB

0
72
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv108108
JAM.sv
108
108
ASG_NS_TRNB

1
73
<NewGroupType>
0
$EXP_NR_STUSJAM.sv109109
JAM.sv
109
109
EXP_NR_STUS

0
73
<NewGroupType>
1
$EXP_NR_STUSJAM.sv109109
JAM.sv
109
109
EXP_NR_STUS

1
74
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv109109
JAM.sv
109
109
ASG_NS_TRNB

0
74
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv109109
JAM.sv
109
109
ASG_NS_TRNB

1
75
<NewGroupType>
0
$ASG_MS_RTRUJAM.sv112112
JAM.sv
112
112
ASG_MS_RTRU

0
75
<NewGroupType>
1
$9JAM.sv112112
JAM.sv
112
112
9

1
76
<NewGroupType>
0
$ASG_MS_RTRUJAM.sv114114
JAM.sv
114
114
ASG_MS_RTRU

0
76
<NewGroupType>
1
$9JAM.sv114114
JAM.sv
114
114
9

1
77
<NewGroupType>
0
$ASG_NR_POVFJAM.sv114114
JAM.sv
114
114
ASG_NR_POVF

0
77
<NewGroupType>
1
$9JAM.sv114114
JAM.sv
114
114
9

1
78
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv114114
JAM.sv
114
114
EXP_NR_MXSU

0
78
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv114114
JAM.sv
114
114
EXP_NR_MXSU

1
79
<NewGroupType>
0
$OPR_NR_UEASJAM.sv114114
JAM.sv
114
114
OPR_NR_UEAS

0
79
<NewGroupType>
1
$OPR_NR_UEASJAM.sv114114
JAM.sv
114
114
OPR_NR_UEAS

1
80
<NewGroupType>
0
$ASG_NR_POVFJAM.sv115115
JAM.sv
115
115
ASG_NR_POVF

0
80
<NewGroupType>
1
$9JAM.sv115115
JAM.sv
115
115
9

1
81
<NewGroupType>
0
$OPR_NR_UEASJAM.sv115115
JAM.sv
115
115
OPR_NR_UEAS

0
81
<NewGroupType>
1
$OPR_NR_UEASJAM.sv115115
JAM.sv
115
115
OPR_NR_UEAS

1
82
<NewGroupType>
0
$EXP_NR_STUSJAM.sv117117
JAM.sv
117
117
EXP_NR_STUS

0
82
<NewGroupType>
1
$EXP_NR_STUSJAM.sv117117
JAM.sv
117
117
EXP_NR_STUS

1
83
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv117117
JAM.sv
117
117
ASG_NS_TRNB

0
83
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv117117
JAM.sv
117
117
ASG_NS_TRNB

1
84
<NewGroupType>
0
$EXP_NR_STUSJAM.sv120120
JAM.sv
120
120
EXP_NR_STUS

0
84
<NewGroupType>
1
$EXP_NR_STUSJAM.sv120120
JAM.sv
120
120
EXP_NR_STUS

1
85
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv120120
JAM.sv
120
120
ASG_NS_TRNB

0
85
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv120120
JAM.sv
120
120
ASG_NS_TRNB

1
86
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv121121
JAM.sv
121
121
EXP_NR_MXSU

0
86
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv121121
JAM.sv
121
121
EXP_NR_MXSU

1
87
<NewGroupType>
0
$OPR_NR_UCMPJAM.sv121121
JAM.sv
121
121
OPR_NR_UCMP

0
87
<NewGroupType>
1
$OPR_NR_UCMPJAM.sv121121
JAM.sv
121
121
OPR_NR_UCMP

1
88
<NewGroupType>
0
$EXP_NR_STUSJAM.sv122122
JAM.sv
122
122
EXP_NR_STUS

0
88
<NewGroupType>
1
$EXP_NR_STUSJAM.sv122122
JAM.sv
122
122
EXP_NR_STUS

1
89
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv122122
JAM.sv
122
122
ASG_NS_TRNB

0
89
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv122122
JAM.sv
122
122
ASG_NS_TRNB

1
90
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv123123
JAM.sv
123
123
EXP_NR_MXSU

0
90
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv123123
JAM.sv
123
123
EXP_NR_MXSU

1
91
<NewGroupType>
0
$OPR_NR_UEASJAM.sv123123
JAM.sv
123
123
OPR_NR_UEAS

0
91
<NewGroupType>
1
$OPR_NR_UEASJAM.sv123123
JAM.sv
123
123
OPR_NR_UEAS

1
92
<NewGroupType>
0
$IDX_NR_DTTYJAM.sv123123
JAM.sv
123
123
IDX_NR_DTTY

0
92
<NewGroupType>
1
$IDX_NR_DTTYJAM.sv123123
JAM.sv
123
123
IDX_NR_DTTY

1
93
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv124124
JAM.sv
124
124
EXP_NR_MXSU

0
93
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv124124
JAM.sv
124
124
EXP_NR_MXSU

1
94
<NewGroupType>
0
$OPR_NR_UEASJAM.sv124124
JAM.sv
124
124
OPR_NR_UEAS

0
94
<NewGroupType>
1
$OPR_NR_UEASJAM.sv124124
JAM.sv
124
124
OPR_NR_UEAS

1
95
<NewGroupType>
0
$IDX_NR_DTTYJAM.sv124124
JAM.sv
124
124
IDX_NR_DTTY

0
95
<NewGroupType>
1
$IDX_NR_DTTYJAM.sv124124
JAM.sv
124
124
IDX_NR_DTTY

1
96
<NewGroupType>
0
$LOP_NR_IDTYJAM.sv128128
JAM.sv
128
128
LOP_NR_IDTY

0
96
<NewGroupType>
1
$LOP_NR_IDTYJAM.sv128128
JAM.sv
128
128
LOP_NR_IDTY

1
97
<NewGroupType>
0
$EXP_NR_STUSJAM.sv128128
JAM.sv
128
128
EXP_NR_STUS

0
97
<NewGroupType>
1
$EXP_NR_STUSJAM.sv128128
JAM.sv
128
128
EXP_NR_STUS

1
98
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv128128
JAM.sv
128
128
EXP_NR_MXSU

0
98
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv128128
JAM.sv
128
128
EXP_NR_MXSU

1
99
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv128128
JAM.sv
128
128
EXP_NR_MXSU

0
99
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv128128
JAM.sv
128
128
EXP_NR_MXSU

1
100
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv129129
JAM.sv
129
129
EXP_NR_MXSU

0
100
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv129129
JAM.sv
129
129
EXP_NR_MXSU

1
101
<NewGroupType>
0
$OPR_NR_UEASJAM.sv129129
JAM.sv
129
129
OPR_NR_UEAS

0
101
<NewGroupType>
1
$OPR_NR_UEASJAM.sv129129
JAM.sv
129
129
OPR_NR_UEAS

1
102
<NewGroupType>
0
$EXP_NR_STUSJAM.sv132132
JAM.sv
132
132
EXP_NR_STUS

0
102
<NewGroupType>
1
$EXP_NR_STUSJAM.sv132132
JAM.sv
132
132
EXP_NR_STUS

1
103
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv132132
JAM.sv
132
132
ASG_NS_TRNB

0
103
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv132132
JAM.sv
132
132
ASG_NS_TRNB

1
104
<NewGroupType>
0
$EXP_NR_STUSJAM.sv133133
JAM.sv
133
133
EXP_NR_STUS

0
104
<NewGroupType>
1
$EXP_NR_STUSJAM.sv133133
JAM.sv
133
133
EXP_NR_STUS

1
105
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv133133
JAM.sv
133
133
ASG_NS_TRNB

0
105
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv133133
JAM.sv
133
133
ASG_NS_TRNB

1
106
<NewGroupType>
0
$EXP_NR_STUSJAM.sv134134
JAM.sv
134
134
EXP_NR_STUS

0
106
<NewGroupType>
1
$EXP_NR_STUSJAM.sv134134
JAM.sv
134
134
EXP_NR_STUS

1
107
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv134134
JAM.sv
134
134
ASG_NS_TRNB

0
107
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv134134
JAM.sv
134
134
ASG_NS_TRNB

1
108
<NewGroupType>
0
$OTP_NR_READJAM.sv138138
JAM.sv
138
138
OTP_NR_READ

0
108
<NewGroupType>
1
$OTP_NR_READJAM.sv138138
JAM.sv
138
138
OTP_NR_READ

1
109
<NewGroupType>
0
$OTP_NR_READJAM.sv142142
JAM.sv
142
142
OTP_NR_READ

0
109
<NewGroupType>
1
$OTP_NR_READJAM.sv142142
JAM.sv
142
142
OTP_NR_READ

1
110
<NewGroupType>
0
$ASG_NR_POVFJAM.sv142142
JAM.sv
142
142
ASG_NR_POVF

0
110
<NewGroupType>
1
$9JAM.sv142142
JAM.sv
142
142
9

1
111
<NewGroupType>
0
$OTP_NR_READJAM.sv142142
JAM.sv
142
142
OTP_NR_READ

0
111
<NewGroupType>
1
$OTP_NR_READJAM.sv142142
JAM.sv
142
142
OTP_NR_READ

1
112
<NewGroupType>
0
$EXP_NR_STUSJAM.sv144144
JAM.sv
144
144
EXP_NR_STUS

0
112
<NewGroupType>
1
$EXP_NR_STUSJAM.sv144144
JAM.sv
144
144
EXP_NR_STUS

1
113
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv144144
JAM.sv
144
144
ASG_NS_TRNB

0
113
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv144144
JAM.sv
144
144
ASG_NS_TRNB

1
114
<NewGroupType>
0
$ASG_MS_RTRUJAM.sv145145
JAM.sv
145
145
ASG_MS_RTRU

0
114
<NewGroupType>
1
$9JAM.sv145145
JAM.sv
145
145
9

1
115
<NewGroupType>
0
$ASG_NR_POVFJAM.sv145145
JAM.sv
145
145
ASG_NR_POVF

0
115
<NewGroupType>
1
$9JAM.sv145145
JAM.sv
145
145
9

1
116
<NewGroupType>
0
$EXP_NR_MXSUJAM.sv145145
JAM.sv
145
145
EXP_NR_MXSU

0
116
<NewGroupType>
1
$EXP_NR_MXSUJAM.sv145145
JAM.sv
145
145
EXP_NR_MXSU

1
117
<NewGroupType>
0
$OPR_NR_UEASJAM.sv145145
JAM.sv
145
145
OPR_NR_UEAS

0
117
<NewGroupType>
1
$OPR_NR_UEASJAM.sv145145
JAM.sv
145
145
OPR_NR_UEAS

1
118
<NewGroupType>
0
$EXP_NR_STUSJAM.sv146146
JAM.sv
146
146
EXP_NR_STUS

0
118
<NewGroupType>
1
$EXP_NR_STUSJAM.sv146146
JAM.sv
146
146
EXP_NR_STUS

1
119
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv146146
JAM.sv
146
146
ASG_NS_TRNB

0
119
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv146146
JAM.sv
146
146
ASG_NS_TRNB

1
120
<NewGroupType>
0
$EXP_NR_STUSJAM.sv147147
JAM.sv
147
147
EXP_NR_STUS

0
120
<NewGroupType>
1
$EXP_NR_STUSJAM.sv147147
JAM.sv
147
147
EXP_NR_STUS

1
121
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv147147
JAM.sv
147
147
ASG_NS_TRNB

0
121
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv147147
JAM.sv
147
147
ASG_NS_TRNB

1
122
<NewGroupType>
0
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

0
122
<NewGroupType>
1
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

1
123
<NewGroupType>
0
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

0
123
<NewGroupType>
1
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

1
124
<NewGroupType>
0
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

0
124
<NewGroupType>
1
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

1
125
<NewGroupType>
0
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

0
125
<NewGroupType>
1
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

1
126
<NewGroupType>
0
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

0
126
<NewGroupType>
1
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

1
127
<NewGroupType>
0
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

0
127
<NewGroupType>
1
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

1
128
<NewGroupType>
0
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

0
128
<NewGroupType>
1
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

1
129
<NewGroupType>
0
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

0
129
<NewGroupType>
1
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

1
130
<NewGroupType>
0
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

0
130
<NewGroupType>
1
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

1
131
<NewGroupType>
0
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

0
131
<NewGroupType>
1
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

1
132
<NewGroupType>
0
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

0
132
<NewGroupType>
1
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

1
133
<NewGroupType>
0
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

0
133
<NewGroupType>
1
$CAS_NR_DEFXJAM.sv77150
JAM.sv
77
150
CAS_NR_DEFX

1
134
<NewGroupType>
0
$EXP_NR_STUSJAM.sv152152
JAM.sv
152
152
EXP_NR_STUS

0
134
<NewGroupType>
1
$EXP_NR_STUSJAM.sv152152
JAM.sv
152
152
EXP_NR_STUS

1
135
<NewGroupType>
0
$ASG_NS_TRNBJAM.sv152152
JAM.sv
152
152
ASG_NS_TRNB

0
135
<NewGroupType>
1
$ASG_NS_TRNBJAM.sv152152
JAM.sv
152
152
ASG_NS_TRNB

1
136
<NewGroupType>
0
$NAM_NR_REPUJAM.sv55
JAM.sv
5
5
NAM_NR_REPU

0
136
<NewGroupType>
1
$NAM_NR_REPUJAM.sv55
JAM.sv
5
5
NAM_NR_REPU

1
137
<NewGroupType>
0
$IDX_NR_ORNGJAM.sv7979
JAM.sv
79
79
IDX_NR_ORNG

0
137
<NewGroupType>
1
$5JAM.sv7979
JAM.sv
79
79
5

1
138
<NewGroupType>
0
$IDX_NR_ORNGJAM.sv8181
JAM.sv
81
81
IDX_NR_ORNG

0
138
<NewGroupType>
1
$5JAM.sv8181
JAM.sv
81
81
5

1
139
<NewGroupType>
0
$IDX_NR_ORNGJAM.sv123123
JAM.sv
123
123
IDX_NR_ORNG

0
139
<NewGroupType>
1
$5JAM.sv123123
JAM.sv
123
123
5

1
140
<NewGroupType>
0
$IDX_NR_LBOUJAM.sv124124
JAM.sv
124
124
IDX_NR_LBOU

0
140
<NewGroupType>
1
$5JAM.sv124124
JAM.sv
124
124
5

1
141
<NewGroupType>
0
$MOD_NO_IPRGJAM.sv66
JAM.sv
6
6
MOD_NO_IPRG

0
141
<NewGroupType>
1
$MOD_NO_IPRGJAM.sv66
JAM.sv
6
6
MOD_NO_IPRG

1
142
<NewGroupType>
0
$FLP_XC_LDTHJAM.sv44153
JAM.sv
44
153
FLP_XC_LDTH

0
142
<NewGroupType>
1
$FLP_XC_LDTHJAM.sv44153
JAM.sv
44
153
FLP_XC_LDTH

1
143
<NewGroupType>
0
$FLP_XC_LDTHJAM.sv1010
JAM.sv
10
10
FLP_XC_LDTH

0
143
<NewGroupType>
1
$FLP_XC_LDTHJAM.sv1010
JAM.sv
10
10
FLP_XC_LDTH

1
144
<NewGroupType>
0
$FLP_NO_ASRTJAM.sv44153
JAM.sv
44
153
FLP_NO_ASRT

0
144
<NewGroupType>
1
$FLP_NO_ASRTJAM.sv44153
JAM.sv
44
153
FLP_NO_ASRT

1
145
<NewGroupType>
0
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

0
145
<NewGroupType>
1
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

1
146
<NewGroupType>
0
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

0
146
<NewGroupType>
1
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

1
147
<NewGroupType>
0
$FLP_NO_ASRTJAM.sv44153
JAM.sv
44
153
FLP_NO_ASRT

0
147
<NewGroupType>
1
$FLP_NO_ASRTJAM.sv44153
JAM.sv
44
153
FLP_NO_ASRT

1
148
<NewGroupType>
0
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

0
148
<NewGroupType>
1
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

1
149
<NewGroupType>
0
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

0
149
<NewGroupType>
1
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

1
150
<NewGroupType>
0
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

0
150
<NewGroupType>
1
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

1
151
<NewGroupType>
0
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

0
151
<NewGroupType>
1
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

1
152
<NewGroupType>
0
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

0
152
<NewGroupType>
1
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

1
153
<NewGroupType>
0
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

0
153
<NewGroupType>
1
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

1
154
<NewGroupType>
0
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

0
154
<NewGroupType>
1
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

1
155
<NewGroupType>
0
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

0
155
<NewGroupType>
1
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

1
156
<NewGroupType>
0
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

0
156
<NewGroupType>
1
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

1
157
<NewGroupType>
0
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

0
157
<NewGroupType>
1
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

1
158
<NewGroupType>
0
$FLP_NR_MXCSJAM.sv2040
JAM.sv
20
40
FLP_NR_MXCS

0
158
<NewGroupType>
1
$FLP_NR_MXCSJAM.sv2040
JAM.sv
20
40
FLP_NR_MXCS

1
159
<NewGroupType>
0
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

0
159
<NewGroupType>
1
$FLP_NR_MXCSJAM.sv44153
JAM.sv
44
153
FLP_NR_MXCS

1
160
<NewGroupType>
0
$RST_XC_LDTHJAM.sv44153
JAM.sv
44
153
RST_XC_LDTH

0
160
<NewGroupType>
1
$RST_XC_LDTHJAM.sv44153
JAM.sv
44
153
RST_XC_LDTH

1
161
<NewGroupType>
0
$CLK_NS_EDMXJAM.sv2040
JAM.sv
20
40
CLK_NS_EDMX

0
161
<NewGroupType>
1
$CLK_NS_EDMXJAM.sv2040
JAM.sv
20
40
CLK_NS_EDMX

1
162
<NewGroupType>
0
$FLP_NR_ASMXJAM.sv43154
JAM.sv
43
154
FLP_NR_ASMX

0
162
<NewGroupType>
1
$FLP_NR_ASMXJAM.sv43154
JAM.sv
43
154
FLP_NR_ASMX

1
163
<NewGroupType>
0
$SIG_IS_IRSTJAM.sv33
JAM.sv
3
3
SIG_IS_IRST

0
163
<NewGroupType>
1
$SIG_IS_IRSTJAM.sv33
JAM.sv
3
3
SIG_IS_IRST

1
<propertyId-to-fsmInfo>
4
8
0
1
0
9
0
1
1
10
0
1
2
11
0
1
3
<fsmName-to-idleState>
0
<fsmName-to-disablingState>
0
<idToPrimaryGroupData>
143
163
1
-1
<priority>
3
0
162
2
-1
<priority>
2
0
161
2
-1
<priority>
1
0
160
2
-1
<priority>
1
0
159
2
-1
<priority>
4
0
158
2
-1
<priority>
4
0
157
2
-1
<priority>
4
0
156
2
-1
<priority>
4
0
155
2
-1
<priority>
4
0
154
2
-1
<priority>
4
0
153
2
-1
<priority>
4
0
152
2
-1
<priority>
4
0
151
2
-1
<priority>
4
0
150
2
-1
<priority>
4
0
149
2
-1
<priority>
4
0
148
2
-1
<priority>
4
0
147
2
-1
<priority>
1
0
146
2
-1
<priority>
4
0
145
2
-1
<priority>
4
0
144
2
-1
<priority>
1
0
143
2
-1
<priority>
1
0
142
2
-1
<priority>
1
0
141
2
-1
<priority>
1
0
140
2
-1
<priority>
2
0
139
2
-1
<priority>
2
0
138
2
-1
<priority>
2
0
137
2
-1
<priority>
2
0
136
2
-1
<priority>
3
0
135
2
-1
<priority>
3
0
134
2
-1
<priority>
3
0
133
2
-1
<priority>
3
0
132
2
-1
<priority>
3
0
131
2
-1
<priority>
3
0
130
2
-1
<priority>
3
0
129
2
-1
<priority>
3
0
128
2
-1
<priority>
3
0
127
2
-1
<priority>
3
0
126
2
-1
<priority>
3
0
125
2
-1
<priority>
3
0
124
2
-1
<priority>
3
0
123
2
-1
<priority>
3
0
122
2
-1
<priority>
3
0
121
2
-1
<priority>
3
0
120
2
-1
<priority>
3
0
119
2
-1
<priority>
3
0
118
2
-1
<priority>
3
0
117
2
-1
<priority>
3
0
116
2
-1
<priority>
3
0
115
2
-1
<priority>
3
0
114
2
-1
<priority>
3
0
113
2
-1
<priority>
3
0
112
2
-1
<priority>
3
0
111
2
-1
<priority>
3
0
110
2
-1
<priority>
3
0
109
2
-1
<priority>
3
0
108
2
-1
<priority>
3
0
107
2
-1
<priority>
3
0
106
2
-1
<priority>
3
0
105
2
-1
<priority>
3
0
104
2
-1
<priority>
3
0
103
2
-1
<priority>
3
0
102
2
-1
<priority>
3
0
101
2
-1
<priority>
3
0
100
2
-1
<priority>
3
0
99
2
-1
<priority>
3
0
98
2
-1
<priority>
3
0
97
2
-1
<priority>
3
0
96
2
-1
<priority>
3
0
95
2
-1
<priority>
1
0
94
2
-1
<priority>
3
0
93
2
-1
<priority>
3
0
92
2
-1
<priority>
1
0
91
2
-1
<priority>
3
0
90
2
-1
<priority>
3
0
89
2
-1
<priority>
3
0
88
2
-1
<priority>
3
0
87
2
-1
<priority>
3
0
86
2
-1
<priority>
3
0
85
2
-1
<priority>
3
0
84
2
-1
<priority>
3
0
83
2
-1
<priority>
3
0
82
2
-1
<priority>
3
0
81
2
-1
<priority>
3
0
80
2
-1
<priority>
3
0
79
2
-1
<priority>
3
0
78
2
-1
<priority>
3
0
77
2
-1
<priority>
3
0
76
2
-1
<priority>
3
0
75
2
-1
<priority>
3
0
74
2
-1
<priority>
3
0
73
2
-1
<priority>
3
0
72
2
-1
<priority>
3
0
71
2
-1
<priority>
3
0
70
2
-1
<priority>
3
0
69
2
-1
<priority>
3
0
68
2
-1
<priority>
3
0
67
2
-1
<priority>
3
0
66
2
-1
<priority>
3
0
65
2
-1
<priority>
3
0
64
2
-1
<priority>
3
0
63
2
-1
<priority>
3
0
62
2
-1
<priority>
3
0
61
2
-1
<priority>
3
0
60
2
-1
<priority>
3
0
59
2
-1
<priority>
3
0
58
2
-1
<priority>
3
0
57
2
-1
<priority>
3
0
56
2
-1
<priority>
3
0
55
2
-1
<priority>
3
0
54
2
-1
<priority>
3
0
53
2
-1
<priority>
3
0
52
2
-1
<priority>
3
0
51
2
-1
<priority>
3
0
50
2
-1
<priority>
3
0
49
2
-1
<priority>
3
0
48
2
-1
<priority>
3
0
47
2
-1
<priority>
3
0
46
2
-1
<priority>
3
0
45
2
-1
<priority>
3
0
44
2
-1
<priority>
3
0
43
2
-1
<priority>
3
0
42
2
-1
<priority>
3
0
41
2
-1
<priority>
3
0
40
2
-1
<priority>
3
0
39
2
-1
<priority>
3
0
38
2
-1
<priority>
3
0
37
2
-1
<priority>
3
0
36
2
-1
<priority>
3
0
35
2
-1
<priority>
3
0
34
2
-1
<priority>
3
0
33
2
-1
<priority>
3
0
32
2
-1
<priority>
3
0
31
2
-1
<priority>
3
0
30
2
-1
<priority>
3
0
29
2
-1
<priority>
3
0
28
2
-1
<priority>
3
0
27
2
-1
<priority>
3
0
26
2
-1
<priority>
3
0
25
2
-1
<priority>
3
0
24
2
-1
<priority>
3
0
23
2
-1
<priority>
3
0
22
2
-1
<priority>
3
0
21
2
-1
<priority>
3
0
<verificMsgData>
7
1
2
3
4
5
6
7
<isNewFlowUsed>
1
<propertyCtlLtlPairTable>
0
<ctlPoiToArgs>
5
20
2
3
state
19
2
2
state
18
2
1
state
16
2
1
state
17
2
0
state
