MUX VHDL design code with test bench
![Screenshot 2024-03-15 at 1.49.48 PM.png](https://prod-files-secure.s3.us-west-2.amazonaws.com/8fd0f414-9ecd-484d-af73-cc10ccdf4d4d/2b02343d-4a0b-4fd3-9ecf-a1d0b5f7ee36/Screenshot_2024-03-15_at_1.49.48_PM.png)
Simulated wave
![Screenshot 2024-03-15 at 2.34.49 PM.png](https://prod-files-secure.s3.us-west-2.amazonaws.com/8fd0f414-9ecd-484d-af73-cc10ccdf4d4d/66c69a82-da76-4c8c-bac7-eabc6cfe4ec0/Screenshot_2024-03-15_at_2.34.49_PM.png)
