Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Mar 28 11:44:09 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file ./report/add_top_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (82)
6. checking no_output_delay (68)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (82)
-------------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (68)
--------------------------------
 There are 68 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.976        0.000                      0                  540        0.132        0.000                      0                  540       24.500        0.000                       0                   298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             32.976        0.000                      0                  540        0.132        0.000                      0                  540       24.500        0.000                       0                   298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.976ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        17.049ns  (logic 6.961ns (40.828%)  route 10.088ns (59.172%))
  Logic Levels:           27  (CARRY4=16 LUT1=1 LUT2=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y39         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/trunc_ln691_reg_72_reg[66]/Q
                         net (fo=11, routed)          0.854     2.283    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9_0[34]
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.407 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_64/O
                         net (fo=49, routed)          0.877     3.284    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln691_reg_72_reg[70]
    SLICE_X25Y40         LUT2 (Prop_lut2_I1_O)        0.124     3.408 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42/O
                         net (fo=1, routed)           0.000     3.408    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98[8]_i_42_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.809 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/phi_ln609_reg_98_reg[8]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.809    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_n_25
    SLICE_X25Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.143 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_107/O[1]
                         net (fo=4, routed)           0.633     4.777    bd_0_i/hls_inst/inst/r_v_v_2_set_fu_125_value_r[13]
    SLICE_X26Y41         LUT2 (Prop_lut2_I0_O)        0.303     5.080 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110/O
                         net (fo=1, routed)           0.000     5.080    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_110_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.613 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.613    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_50_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.832 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90/O[0]
                         net (fo=3, routed)           0.758     6.590    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_90_n_7
    SLICE_X28Y40         LUT1 (Prop_lut1_I0_O)        0.295     6.885 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103/O
                         net (fo=1, routed)           0.000     6.885    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_103_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.286 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.286    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_49_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.508 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_89/O[0]
                         net (fo=2, routed)           0.835     8.343    bd_0_i/hls_inst/inst/sub_ln657_fu_582_p2[17]
    SLICE_X27Y41         LUT4 (Prop_lut4_I1_O)        0.299     8.642 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192/O
                         net (fo=1, routed)           0.000     8.642    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017[24]_i_192_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.192 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118/CO[3]
                         net (fo=1, routed)           0.000     9.192    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_118_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.306 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182/CO[3]
                         net (fo=1, routed)           0.000     9.306    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_182_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.420 r  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.420    bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_184_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.659 f  bd_0_i/hls_inst/inst/trunc_ln609_4_reg_1017_reg[24]_i_117/O[2]
                         net (fo=1, routed)           1.207    10.866    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/tmp_10_fu_660_p4[24]
    SLICE_X24Y39         LUT4 (Prop_lut4_I1_O)        0.302    11.168 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48/O
                         net (fo=2, routed)           0.685    11.853    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[2]_i_48_n_0
    SLICE_X24Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.977 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116/O
                         net (fo=1, routed)           0.279    12.256    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_116_n_0
    SLICE_X24Y39         LUT6 (Prop_lut6_I0_O)        0.124    12.380 f  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60/O
                         net (fo=23, routed)          2.053    14.433    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[24]_i_60_n_0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.557 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30/O
                         net (fo=1, routed)           0.833    15.390    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_30_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    15.514 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15/O
                         net (fo=2, routed)           0.884    16.398    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_15_n_0
    SLICE_X33Y32         LUT5 (Prop_lut5_I2_O)        0.124    16.522 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017[6]_i_4/O
                         net (fo=1, routed)           0.190    16.711    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/select_ln665_fu_858_p3[5]
    SLICE_X32Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.231 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.231    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[6]_i_1_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.348 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.348    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[10]_i_1_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.465 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[14]_i_1_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.582 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[18]_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.699 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.699    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[22]_i_1_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.022 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.022    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/add_ln609_fu_874_p2[25]
    SLICE_X32Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X32Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X32Y37         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/trunc_ln609_4_reg_1017_reg[24]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -18.022    
  -------------------------------------------------------------------
                         slack                                 32.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.410     0.410    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_clk
    SLICE_X47Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/ap_return_1_preg_reg[25]/Q
                         net (fo=2, routed)           0.087     0.638    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_return_1_preg[23]
    SLICE_X46Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252/grp_adjust_9_Pipeline_VITIS_LOOP_2139_1_fu_186/ap_return_1_preg[25]_i_1/O
                         net (fo=2, routed)           0.000     0.683    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/grp_adjust_9_s_fu_252_ap_return_1[25]
    SLICE_X46Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=297, unset)          0.432     0.432    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_clk
    SLICE_X46Y53         FDRE                                         r  bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49/ap_return_preg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         50.000      49.000     SLICE_X33Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         25.000      24.500     SLICE_X33Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         25.000      24.500     SLICE_X33Y42  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C



