<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p86" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_86{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_86{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_86{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_86{left:69px;bottom:826px;letter-spacing:0.12px;}
#t5_86{left:151px;bottom:826px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_86{left:69px;bottom:802px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_86{left:69px;bottom:785px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t8_86{left:69px;bottom:759px;}
#t9_86{left:95px;bottom:762px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ta_86{left:312px;bottom:762px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tb_86{left:69px;bottom:736px;}
#tc_86{left:95px;bottom:739px;letter-spacing:-0.16px;word-spacing:-0.81px;}
#td_86{left:316px;bottom:739px;letter-spacing:-0.17px;word-spacing:-0.8px;}
#te_86{left:69px;bottom:713px;}
#tf_86{left:95px;bottom:716px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tg_86{left:304px;bottom:716px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#th_86{left:69px;bottom:690px;}
#ti_86{left:95px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_86{left:310px;bottom:694px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tk_86{left:69px;bottom:667px;}
#tl_86{left:95px;bottom:671px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tm_86{left:307px;bottom:671px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_86{left:95px;bottom:654px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#to_86{left:69px;bottom:627px;}
#tp_86{left:95px;bottom:631px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tq_86{left:312px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_86{left:95px;bottom:614px;letter-spacing:-0.23px;word-spacing:-0.43px;}
#ts_86{left:69px;bottom:588px;}
#tt_86{left:95px;bottom:591px;letter-spacing:-0.16px;word-spacing:-1.26px;}
#tu_86{left:290px;bottom:591px;letter-spacing:-0.14px;word-spacing:-1.31px;}
#tv_86{left:95px;bottom:574px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tw_86{left:69px;bottom:548px;}
#tx_86{left:95px;bottom:551px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#ty_86{left:295px;bottom:551px;letter-spacing:-0.13px;word-spacing:-1.28px;}
#tz_86{left:95px;bottom:535px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#t10_86{left:69px;bottom:510px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_86{left:69px;bottom:493px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t12_86{left:69px;bottom:477px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t13_86{left:69px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_86{left:69px;bottom:435px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t15_86{left:69px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_86{left:69px;bottom:402px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_86{left:69px;bottom:385px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_86{left:69px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_86{left:69px;bottom:344px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_86{left:69px;bottom:327px;letter-spacing:-0.26px;word-spacing:-0.39px;}
#t1b_86{left:69px;bottom:268px;letter-spacing:0.12px;}
#t1c_86{left:151px;bottom:268px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1d_86{left:69px;bottom:244px;letter-spacing:-0.14px;word-spacing:-1.42px;}
#t1e_86{left:69px;bottom:228px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#t1f_86{left:69px;bottom:211px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1g_86{left:69px;bottom:194px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1h_86{left:69px;bottom:169px;letter-spacing:-0.13px;word-spacing:-1.14px;}
#t1i_86{left:69px;bottom:153px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1j_86{left:69px;bottom:136px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1k_86{left:69px;bottom:119px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1l_86{left:76px;bottom:1024px;letter-spacing:-0.16px;}
#t1m_86{left:76px;bottom:1006px;letter-spacing:-0.01px;}
#t1n_86{left:91px;bottom:1006px;word-spacing:-0.02px;}
#t1o_86{left:76px;bottom:988px;letter-spacing:-0.01px;}
#t1p_86{left:91px;bottom:988px;word-spacing:-0.01px;}
#t1q_86{left:76px;bottom:971px;letter-spacing:-0.01px;}
#t1r_86{left:91px;bottom:971px;word-spacing:-0.01px;}
#t1s_86{left:76px;bottom:953px;letter-spacing:-0.01px;}
#t1t_86{left:91px;bottom:953px;word-spacing:-0.29px;}
#t1u_86{left:91px;bottom:937px;letter-spacing:-0.01px;}
#t1v_86{left:76px;bottom:920px;}
#t1w_86{left:91px;bottom:920px;word-spacing:-0.01px;}
#t1x_86{left:76px;bottom:902px;letter-spacing:-0.01px;}
#t1y_86{left:91px;bottom:902px;word-spacing:-0.01px;}
#t1z_86{left:76px;bottom:885px;word-spacing:-0.01px;}
#t20_86{left:281px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t21_86{left:357px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t22_86{left:76px;bottom:1048px;letter-spacing:-0.13px;}
#t23_86{left:222px;bottom:1048px;letter-spacing:-0.12px;}
#t24_86{left:536px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t25_86{left:536px;bottom:1048px;letter-spacing:-0.12px;}
#t26_86{left:692px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t27_86{left:692px;bottom:1048px;letter-spacing:-0.12px;}

.s1_86{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_86{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_86{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_86{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_86{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_86{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_86{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_86{font-size:13px;font-family:NeoSansIntel_1uk1;color:#000;}
.s9_86{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.sa_86{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts86" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg86Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg86" style="-webkit-user-select: none;"><object width="935" height="1210" data="86/86.svg" type="image/svg+xml" id="pdf86" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_86" class="t s1_86">2-24 </span><span id="t2_86" class="t s1_86">Vol. 3A </span>
<span id="t3_86" class="t s2_86">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_86" class="t s3_86">2.8.1 </span><span id="t5_86" class="t s3_86">Loading and Storing System Registers </span>
<span id="t6_86" class="t s4_86">The GDTR, LDTR, IDTR, and TR registers each have a load and store instruction for loading data into and storing </span>
<span id="t7_86" class="t s4_86">data from the register: </span>
<span id="t8_86" class="t s5_86">• </span><span id="t9_86" class="t s6_86">LGDT (Load GDTR Register) </span><span id="ta_86" class="t s4_86">— Loads the GDT base address and limit from memory into the GDTR register. </span>
<span id="tb_86" class="t s5_86">• </span><span id="tc_86" class="t s6_86">SGDT (Store GDTR Register) </span><span id="td_86" class="t s4_86">— Stores the GDT base address and limit from the GDTR register into memory. </span>
<span id="te_86" class="t s5_86">• </span><span id="tf_86" class="t s6_86">LIDT (Load IDTR Register) </span><span id="tg_86" class="t s4_86">— Loads the IDT base address and limit from memory into the IDTR register. </span>
<span id="th_86" class="t s5_86">• </span><span id="ti_86" class="t s6_86">SIDT (Store IDTR Register) </span><span id="tj_86" class="t s4_86">— Stores the IDT base address and limit from the IDTR register into memory. </span>
<span id="tk_86" class="t s5_86">• </span><span id="tl_86" class="t s6_86">LLDT (Load LDTR Register) </span><span id="tm_86" class="t s4_86">— Loads the LDT segment selector and segment descriptor from memory into </span>
<span id="tn_86" class="t s4_86">the LDTR. (The segment selector operand can also be located in a general-purpose register.) </span>
<span id="to_86" class="t s5_86">• </span><span id="tp_86" class="t s6_86">SLDT (Store LDTR Register) </span><span id="tq_86" class="t s4_86">— Stores the LDT segment selector from the LDTR register into memory or a </span>
<span id="tr_86" class="t s4_86">general-purpose register. </span>
<span id="ts_86" class="t s5_86">• </span><span id="tt_86" class="t s6_86">LTR (Load Task Register) </span><span id="tu_86" class="t s4_86">— Loads segment selector and segment descriptor for a TSS from memory into the </span>
<span id="tv_86" class="t s4_86">task register. (The segment selector operand can also be located in a general-purpose register.) </span>
<span id="tw_86" class="t s5_86">• </span><span id="tx_86" class="t s6_86">STR (Store Task Register) </span><span id="ty_86" class="t s4_86">— Stores the segment selector for the current task TSS from the task register into </span>
<span id="tz_86" class="t s4_86">memory or a general-purpose register. </span>
<span id="t10_86" class="t s4_86">The LMSW (load machine status word) and SMSW (store machine status word) instructions operate on bits 0 </span>
<span id="t11_86" class="t s4_86">through 15 of control register CR0. These instructions are provided for compatibility with the 16-bit Intel 286 </span>
<span id="t12_86" class="t s4_86">processor. Programs written to run on 32-bit IA-32 processors should not use these instructions. Instead, they </span>
<span id="t13_86" class="t s4_86">should access the control register CR0 using the MOV CR instruction. </span>
<span id="t14_86" class="t s4_86">The CLTS (clear TS flag in CR0) instruction is provided for use in handling a device-not-available exception (#NM) </span>
<span id="t15_86" class="t s4_86">that occurs when the processor attempts to execute a floating-point instruction when the TS flag is set. This </span>
<span id="t16_86" class="t s4_86">instruction allows the TS flag to be cleared after the x87 FPU context has been saved, preventing further #NM </span>
<span id="t17_86" class="t s4_86">exceptions. See Section 2.5, “Control Registers,” for more information on the TS flag. </span>
<span id="t18_86" class="t s4_86">The control registers (CR0, CR1, CR2, CR3, CR4, and CR8) are loaded using the MOV instruction. The instruction </span>
<span id="t19_86" class="t s4_86">loads a control register from a general-purpose register or stores the content of a control register in a general- </span>
<span id="t1a_86" class="t s4_86">purpose register. </span>
<span id="t1b_86" class="t s3_86">2.8.2 </span><span id="t1c_86" class="t s3_86">Verifying of Access Privileges </span>
<span id="t1d_86" class="t s4_86">The processor provides several instructions for examining segment selectors and segment descriptors to determine </span>
<span id="t1e_86" class="t s4_86">if access to their associated segments is allowed. These instructions duplicate some of the automatic access rights </span>
<span id="t1f_86" class="t s4_86">and type checking done by the processor, thus allowing operating-system or executive software to prevent excep- </span>
<span id="t1g_86" class="t s4_86">tions from being generated. </span>
<span id="t1h_86" class="t s4_86">The ARPL (adjust RPL) instruction adjusts the RPL (requestor privilege level) of a segment selector to match that of </span>
<span id="t1i_86" class="t s4_86">the program or procedure that supplied the segment selector. See Section 5.10.4, “Checking Caller Access Privi- </span>
<span id="t1j_86" class="t s4_86">leges (ARPL Instruction),” for a detailed explanation of the function and use of this instruction. Note that ARPL is </span>
<span id="t1k_86" class="t s4_86">not supported in 64-bit mode. </span>
<span id="t1l_86" class="t s7_86">NOTES: </span>
<span id="t1m_86" class="t s8_86">1. </span><span id="t1n_86" class="t s8_86">Useful to application programs running at a CPL of 1 or 2. </span>
<span id="t1o_86" class="t s8_86">2. </span><span id="t1p_86" class="t s8_86">The TSD and PCE flags in control register CR4 control access to these instructions by application programs running at a CPL of 3. </span>
<span id="t1q_86" class="t s8_86">3. </span><span id="t1r_86" class="t s8_86">These instructions were introduced into the IA-32 Architecture with the Pentium processor. </span>
<span id="t1s_86" class="t s8_86">4. </span><span id="t1t_86" class="t s8_86">This instruction was introduced into the IA-32 Architecture with the Pentium Pro processor and the Pentium processor with MMX technol- </span>
<span id="t1u_86" class="t s8_86">ogy. </span>
<span id="t1v_86" class="t s8_86">5. </span><span id="t1w_86" class="t s8_86">This instruction is not supported in 64-bit mode. </span>
<span id="t1x_86" class="t s8_86">6. </span><span id="t1y_86" class="t s8_86">Application uses XGETBV to query which set of processor extended states are enabled. </span>
<span id="t1z_86" class="t s8_86">7. RDTSCP is introduced in Intel Core i7 processor. </span>
<span id="t20_86" class="t s9_86">Table 2-3. </span><span id="t21_86" class="t s9_86">Summary of System Instructions (Contd.) </span>
<span id="t22_86" class="t sa_86">Instruction </span><span id="t23_86" class="t sa_86">Description </span>
<span id="t24_86" class="t sa_86">Useful to </span>
<span id="t25_86" class="t sa_86">Application? </span>
<span id="t26_86" class="t sa_86">Protected from </span>
<span id="t27_86" class="t sa_86">Application? </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
