// Seed: 3093055271
module module_0 (
    output uwire id_0,
    output wand id_1,
    input uwire id_2
    , id_11,
    output tri id_3,
    input tri1 id_4
    , id_12,
    input wand id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wand id_8,
    output tri1 id_9
);
  assign id_0 = id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    output wor id_2,
    output tri0 id_3,
    input wire id_4,
    input supply0 id_5,
    input tri1 id_6
    , id_10,
    input wand id_7,
    input supply0 id_8
);
  assign id_3 = id_6;
  module_0(
      id_1, id_0, id_4, id_1, id_4, id_5, id_6, id_4, id_1, id_1
  );
endmodule
